
art_pi2_exp_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  70000000  70000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f024  700002b0  700002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  7000f2d8  7000f2d8  000102d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  7000fb0c  7000fb0c  00011770  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  7000fb0c  7000fb0c  00010b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  7000fb14  7000fb14  00011770  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  7000fb14  7000fb14  00010b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  7000fb20  7000fb20  00010b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000770  24000000  7000fb24  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b0  24000770  70010294  00011770  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000000  20000000  00001000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00011770  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021838  00000000  00000000  0001179e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f28  00000000  00000000  00032fd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ce0  00000000  00000000  00037f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000161c  00000000  00000000  00039be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000385f1  00000000  00000000  0003b1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027810  00000000  00000000  000737ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014cfa6  00000000  00000000  0009affd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e7fa3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000088dc  00000000  00000000  001e7fe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  001f08c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

700002b0 <__do_global_dtors_aux>:
700002b0:	b510      	push	{r4, lr}
700002b2:	4c05      	ldr	r4, [pc, #20]	@ (700002c8 <__do_global_dtors_aux+0x18>)
700002b4:	7823      	ldrb	r3, [r4, #0]
700002b6:	b933      	cbnz	r3, 700002c6 <__do_global_dtors_aux+0x16>
700002b8:	4b04      	ldr	r3, [pc, #16]	@ (700002cc <__do_global_dtors_aux+0x1c>)
700002ba:	b113      	cbz	r3, 700002c2 <__do_global_dtors_aux+0x12>
700002bc:	4804      	ldr	r0, [pc, #16]	@ (700002d0 <__do_global_dtors_aux+0x20>)
700002be:	f3af 8000 	nop.w
700002c2:	2301      	movs	r3, #1
700002c4:	7023      	strb	r3, [r4, #0]
700002c6:	bd10      	pop	{r4, pc}
700002c8:	24000770 	.word	0x24000770
700002cc:	00000000 	.word	0x00000000
700002d0:	7000f2bc 	.word	0x7000f2bc

700002d4 <frame_dummy>:
700002d4:	b508      	push	{r3, lr}
700002d6:	4b03      	ldr	r3, [pc, #12]	@ (700002e4 <frame_dummy+0x10>)
700002d8:	b11b      	cbz	r3, 700002e2 <frame_dummy+0xe>
700002da:	4903      	ldr	r1, [pc, #12]	@ (700002e8 <frame_dummy+0x14>)
700002dc:	4803      	ldr	r0, [pc, #12]	@ (700002ec <frame_dummy+0x18>)
700002de:	f3af 8000 	nop.w
700002e2:	bd08      	pop	{r3, pc}
700002e4:	00000000 	.word	0x00000000
700002e8:	24000774 	.word	0x24000774
700002ec:	7000f2bc 	.word	0x7000f2bc

700002f0 <strlen>:
700002f0:	4603      	mov	r3, r0
700002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
700002f6:	2a00      	cmp	r2, #0
700002f8:	d1fb      	bne.n	700002f2 <strlen+0x2>
700002fa:	1a18      	subs	r0, r3, r0
700002fc:	3801      	subs	r0, #1
700002fe:	4770      	bx	lr

70000300 <memchr>:
70000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
70000304:	2a10      	cmp	r2, #16
70000306:	db2b      	blt.n	70000360 <memchr+0x60>
70000308:	f010 0f07 	tst.w	r0, #7
7000030c:	d008      	beq.n	70000320 <memchr+0x20>
7000030e:	f810 3b01 	ldrb.w	r3, [r0], #1
70000312:	3a01      	subs	r2, #1
70000314:	428b      	cmp	r3, r1
70000316:	d02d      	beq.n	70000374 <memchr+0x74>
70000318:	f010 0f07 	tst.w	r0, #7
7000031c:	b342      	cbz	r2, 70000370 <memchr+0x70>
7000031e:	d1f6      	bne.n	7000030e <memchr+0xe>
70000320:	b4f0      	push	{r4, r5, r6, r7}
70000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
70000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
7000032a:	f022 0407 	bic.w	r4, r2, #7
7000032e:	f07f 0700 	mvns.w	r7, #0
70000332:	2300      	movs	r3, #0
70000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
70000338:	3c08      	subs	r4, #8
7000033a:	ea85 0501 	eor.w	r5, r5, r1
7000033e:	ea86 0601 	eor.w	r6, r6, r1
70000342:	fa85 f547 	uadd8	r5, r5, r7
70000346:	faa3 f587 	sel	r5, r3, r7
7000034a:	fa86 f647 	uadd8	r6, r6, r7
7000034e:	faa5 f687 	sel	r6, r5, r7
70000352:	b98e      	cbnz	r6, 70000378 <memchr+0x78>
70000354:	d1ee      	bne.n	70000334 <memchr+0x34>
70000356:	bcf0      	pop	{r4, r5, r6, r7}
70000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
7000035c:	f002 0207 	and.w	r2, r2, #7
70000360:	b132      	cbz	r2, 70000370 <memchr+0x70>
70000362:	f810 3b01 	ldrb.w	r3, [r0], #1
70000366:	3a01      	subs	r2, #1
70000368:	ea83 0301 	eor.w	r3, r3, r1
7000036c:	b113      	cbz	r3, 70000374 <memchr+0x74>
7000036e:	d1f8      	bne.n	70000362 <memchr+0x62>
70000370:	2000      	movs	r0, #0
70000372:	4770      	bx	lr
70000374:	3801      	subs	r0, #1
70000376:	4770      	bx	lr
70000378:	2d00      	cmp	r5, #0
7000037a:	bf06      	itte	eq
7000037c:	4635      	moveq	r5, r6
7000037e:	3803      	subeq	r0, #3
70000380:	3807      	subne	r0, #7
70000382:	f015 0f01 	tst.w	r5, #1
70000386:	d107      	bne.n	70000398 <memchr+0x98>
70000388:	3001      	adds	r0, #1
7000038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
7000038e:	bf02      	ittt	eq
70000390:	3001      	addeq	r0, #1
70000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
70000396:	3001      	addeq	r0, #1
70000398:	bcf0      	pop	{r4, r5, r6, r7}
7000039a:	3801      	subs	r0, #1
7000039c:	4770      	bx	lr
7000039e:	bf00      	nop

700003a0 <__aeabi_ldivmod>:
700003a0:	b97b      	cbnz	r3, 700003c2 <__aeabi_ldivmod+0x22>
700003a2:	b972      	cbnz	r2, 700003c2 <__aeabi_ldivmod+0x22>
700003a4:	2900      	cmp	r1, #0
700003a6:	bfbe      	ittt	lt
700003a8:	2000      	movlt	r0, #0
700003aa:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
700003ae:	e006      	blt.n	700003be <__aeabi_ldivmod+0x1e>
700003b0:	bf08      	it	eq
700003b2:	2800      	cmpeq	r0, #0
700003b4:	bf1c      	itt	ne
700003b6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
700003ba:	f04f 30ff 	movne.w	r0, #4294967295
700003be:	f000 b9d3 	b.w	70000768 <__aeabi_idiv0>
700003c2:	f1ad 0c08 	sub.w	ip, sp, #8
700003c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
700003ca:	2900      	cmp	r1, #0
700003cc:	db09      	blt.n	700003e2 <__aeabi_ldivmod+0x42>
700003ce:	2b00      	cmp	r3, #0
700003d0:	db1a      	blt.n	70000408 <__aeabi_ldivmod+0x68>
700003d2:	f000 f84d 	bl	70000470 <__udivmoddi4>
700003d6:	f8dd e004 	ldr.w	lr, [sp, #4]
700003da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
700003de:	b004      	add	sp, #16
700003e0:	4770      	bx	lr
700003e2:	4240      	negs	r0, r0
700003e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
700003e8:	2b00      	cmp	r3, #0
700003ea:	db1b      	blt.n	70000424 <__aeabi_ldivmod+0x84>
700003ec:	f000 f840 	bl	70000470 <__udivmoddi4>
700003f0:	f8dd e004 	ldr.w	lr, [sp, #4]
700003f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
700003f8:	b004      	add	sp, #16
700003fa:	4240      	negs	r0, r0
700003fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
70000400:	4252      	negs	r2, r2
70000402:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
70000406:	4770      	bx	lr
70000408:	4252      	negs	r2, r2
7000040a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
7000040e:	f000 f82f 	bl	70000470 <__udivmoddi4>
70000412:	f8dd e004 	ldr.w	lr, [sp, #4]
70000416:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
7000041a:	b004      	add	sp, #16
7000041c:	4240      	negs	r0, r0
7000041e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
70000422:	4770      	bx	lr
70000424:	4252      	negs	r2, r2
70000426:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
7000042a:	f000 f821 	bl	70000470 <__udivmoddi4>
7000042e:	f8dd e004 	ldr.w	lr, [sp, #4]
70000432:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
70000436:	b004      	add	sp, #16
70000438:	4252      	negs	r2, r2
7000043a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
7000043e:	4770      	bx	lr

70000440 <__aeabi_uldivmod>:
70000440:	b953      	cbnz	r3, 70000458 <__aeabi_uldivmod+0x18>
70000442:	b94a      	cbnz	r2, 70000458 <__aeabi_uldivmod+0x18>
70000444:	2900      	cmp	r1, #0
70000446:	bf08      	it	eq
70000448:	2800      	cmpeq	r0, #0
7000044a:	bf1c      	itt	ne
7000044c:	f04f 31ff 	movne.w	r1, #4294967295
70000450:	f04f 30ff 	movne.w	r0, #4294967295
70000454:	f000 b988 	b.w	70000768 <__aeabi_idiv0>
70000458:	f1ad 0c08 	sub.w	ip, sp, #8
7000045c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
70000460:	f000 f806 	bl	70000470 <__udivmoddi4>
70000464:	f8dd e004 	ldr.w	lr, [sp, #4]
70000468:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
7000046c:	b004      	add	sp, #16
7000046e:	4770      	bx	lr

70000470 <__udivmoddi4>:
70000470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
70000474:	9d08      	ldr	r5, [sp, #32]
70000476:	468e      	mov	lr, r1
70000478:	4604      	mov	r4, r0
7000047a:	4688      	mov	r8, r1
7000047c:	2b00      	cmp	r3, #0
7000047e:	d14a      	bne.n	70000516 <__udivmoddi4+0xa6>
70000480:	428a      	cmp	r2, r1
70000482:	4617      	mov	r7, r2
70000484:	d962      	bls.n	7000054c <__udivmoddi4+0xdc>
70000486:	fab2 f682 	clz	r6, r2
7000048a:	b14e      	cbz	r6, 700004a0 <__udivmoddi4+0x30>
7000048c:	f1c6 0320 	rsb	r3, r6, #32
70000490:	fa01 f806 	lsl.w	r8, r1, r6
70000494:	fa20 f303 	lsr.w	r3, r0, r3
70000498:	40b7      	lsls	r7, r6
7000049a:	ea43 0808 	orr.w	r8, r3, r8
7000049e:	40b4      	lsls	r4, r6
700004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
700004a4:	fa1f fc87 	uxth.w	ip, r7
700004a8:	fbb8 f1fe 	udiv	r1, r8, lr
700004ac:	0c23      	lsrs	r3, r4, #16
700004ae:	fb0e 8811 	mls	r8, lr, r1, r8
700004b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
700004b6:	fb01 f20c 	mul.w	r2, r1, ip
700004ba:	429a      	cmp	r2, r3
700004bc:	d909      	bls.n	700004d2 <__udivmoddi4+0x62>
700004be:	18fb      	adds	r3, r7, r3
700004c0:	f101 30ff 	add.w	r0, r1, #4294967295
700004c4:	f080 80ea 	bcs.w	7000069c <__udivmoddi4+0x22c>
700004c8:	429a      	cmp	r2, r3
700004ca:	f240 80e7 	bls.w	7000069c <__udivmoddi4+0x22c>
700004ce:	3902      	subs	r1, #2
700004d0:	443b      	add	r3, r7
700004d2:	1a9a      	subs	r2, r3, r2
700004d4:	b2a3      	uxth	r3, r4
700004d6:	fbb2 f0fe 	udiv	r0, r2, lr
700004da:	fb0e 2210 	mls	r2, lr, r0, r2
700004de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
700004e2:	fb00 fc0c 	mul.w	ip, r0, ip
700004e6:	459c      	cmp	ip, r3
700004e8:	d909      	bls.n	700004fe <__udivmoddi4+0x8e>
700004ea:	18fb      	adds	r3, r7, r3
700004ec:	f100 32ff 	add.w	r2, r0, #4294967295
700004f0:	f080 80d6 	bcs.w	700006a0 <__udivmoddi4+0x230>
700004f4:	459c      	cmp	ip, r3
700004f6:	f240 80d3 	bls.w	700006a0 <__udivmoddi4+0x230>
700004fa:	443b      	add	r3, r7
700004fc:	3802      	subs	r0, #2
700004fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
70000502:	eba3 030c 	sub.w	r3, r3, ip
70000506:	2100      	movs	r1, #0
70000508:	b11d      	cbz	r5, 70000512 <__udivmoddi4+0xa2>
7000050a:	40f3      	lsrs	r3, r6
7000050c:	2200      	movs	r2, #0
7000050e:	e9c5 3200 	strd	r3, r2, [r5]
70000512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
70000516:	428b      	cmp	r3, r1
70000518:	d905      	bls.n	70000526 <__udivmoddi4+0xb6>
7000051a:	b10d      	cbz	r5, 70000520 <__udivmoddi4+0xb0>
7000051c:	e9c5 0100 	strd	r0, r1, [r5]
70000520:	2100      	movs	r1, #0
70000522:	4608      	mov	r0, r1
70000524:	e7f5      	b.n	70000512 <__udivmoddi4+0xa2>
70000526:	fab3 f183 	clz	r1, r3
7000052a:	2900      	cmp	r1, #0
7000052c:	d146      	bne.n	700005bc <__udivmoddi4+0x14c>
7000052e:	4573      	cmp	r3, lr
70000530:	d302      	bcc.n	70000538 <__udivmoddi4+0xc8>
70000532:	4282      	cmp	r2, r0
70000534:	f200 8105 	bhi.w	70000742 <__udivmoddi4+0x2d2>
70000538:	1a84      	subs	r4, r0, r2
7000053a:	eb6e 0203 	sbc.w	r2, lr, r3
7000053e:	2001      	movs	r0, #1
70000540:	4690      	mov	r8, r2
70000542:	2d00      	cmp	r5, #0
70000544:	d0e5      	beq.n	70000512 <__udivmoddi4+0xa2>
70000546:	e9c5 4800 	strd	r4, r8, [r5]
7000054a:	e7e2      	b.n	70000512 <__udivmoddi4+0xa2>
7000054c:	2a00      	cmp	r2, #0
7000054e:	f000 8090 	beq.w	70000672 <__udivmoddi4+0x202>
70000552:	fab2 f682 	clz	r6, r2
70000556:	2e00      	cmp	r6, #0
70000558:	f040 80a4 	bne.w	700006a4 <__udivmoddi4+0x234>
7000055c:	1a8a      	subs	r2, r1, r2
7000055e:	0c03      	lsrs	r3, r0, #16
70000560:	ea4f 4e17 	mov.w	lr, r7, lsr #16
70000564:	b280      	uxth	r0, r0
70000566:	b2bc      	uxth	r4, r7
70000568:	2101      	movs	r1, #1
7000056a:	fbb2 fcfe 	udiv	ip, r2, lr
7000056e:	fb0e 221c 	mls	r2, lr, ip, r2
70000572:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
70000576:	fb04 f20c 	mul.w	r2, r4, ip
7000057a:	429a      	cmp	r2, r3
7000057c:	d907      	bls.n	7000058e <__udivmoddi4+0x11e>
7000057e:	18fb      	adds	r3, r7, r3
70000580:	f10c 38ff 	add.w	r8, ip, #4294967295
70000584:	d202      	bcs.n	7000058c <__udivmoddi4+0x11c>
70000586:	429a      	cmp	r2, r3
70000588:	f200 80e0 	bhi.w	7000074c <__udivmoddi4+0x2dc>
7000058c:	46c4      	mov	ip, r8
7000058e:	1a9b      	subs	r3, r3, r2
70000590:	fbb3 f2fe 	udiv	r2, r3, lr
70000594:	fb0e 3312 	mls	r3, lr, r2, r3
70000598:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
7000059c:	fb02 f404 	mul.w	r4, r2, r4
700005a0:	429c      	cmp	r4, r3
700005a2:	d907      	bls.n	700005b4 <__udivmoddi4+0x144>
700005a4:	18fb      	adds	r3, r7, r3
700005a6:	f102 30ff 	add.w	r0, r2, #4294967295
700005aa:	d202      	bcs.n	700005b2 <__udivmoddi4+0x142>
700005ac:	429c      	cmp	r4, r3
700005ae:	f200 80ca 	bhi.w	70000746 <__udivmoddi4+0x2d6>
700005b2:	4602      	mov	r2, r0
700005b4:	1b1b      	subs	r3, r3, r4
700005b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
700005ba:	e7a5      	b.n	70000508 <__udivmoddi4+0x98>
700005bc:	f1c1 0620 	rsb	r6, r1, #32
700005c0:	408b      	lsls	r3, r1
700005c2:	fa22 f706 	lsr.w	r7, r2, r6
700005c6:	431f      	orrs	r7, r3
700005c8:	fa0e f401 	lsl.w	r4, lr, r1
700005cc:	fa20 f306 	lsr.w	r3, r0, r6
700005d0:	fa2e fe06 	lsr.w	lr, lr, r6
700005d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
700005d8:	4323      	orrs	r3, r4
700005da:	fa00 f801 	lsl.w	r8, r0, r1
700005de:	fa1f fc87 	uxth.w	ip, r7
700005e2:	fbbe f0f9 	udiv	r0, lr, r9
700005e6:	0c1c      	lsrs	r4, r3, #16
700005e8:	fb09 ee10 	mls	lr, r9, r0, lr
700005ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
700005f0:	fb00 fe0c 	mul.w	lr, r0, ip
700005f4:	45a6      	cmp	lr, r4
700005f6:	fa02 f201 	lsl.w	r2, r2, r1
700005fa:	d909      	bls.n	70000610 <__udivmoddi4+0x1a0>
700005fc:	193c      	adds	r4, r7, r4
700005fe:	f100 3aff 	add.w	sl, r0, #4294967295
70000602:	f080 809c 	bcs.w	7000073e <__udivmoddi4+0x2ce>
70000606:	45a6      	cmp	lr, r4
70000608:	f240 8099 	bls.w	7000073e <__udivmoddi4+0x2ce>
7000060c:	3802      	subs	r0, #2
7000060e:	443c      	add	r4, r7
70000610:	eba4 040e 	sub.w	r4, r4, lr
70000614:	fa1f fe83 	uxth.w	lr, r3
70000618:	fbb4 f3f9 	udiv	r3, r4, r9
7000061c:	fb09 4413 	mls	r4, r9, r3, r4
70000620:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
70000624:	fb03 fc0c 	mul.w	ip, r3, ip
70000628:	45a4      	cmp	ip, r4
7000062a:	d908      	bls.n	7000063e <__udivmoddi4+0x1ce>
7000062c:	193c      	adds	r4, r7, r4
7000062e:	f103 3eff 	add.w	lr, r3, #4294967295
70000632:	f080 8082 	bcs.w	7000073a <__udivmoddi4+0x2ca>
70000636:	45a4      	cmp	ip, r4
70000638:	d97f      	bls.n	7000073a <__udivmoddi4+0x2ca>
7000063a:	3b02      	subs	r3, #2
7000063c:	443c      	add	r4, r7
7000063e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
70000642:	eba4 040c 	sub.w	r4, r4, ip
70000646:	fba0 ec02 	umull	lr, ip, r0, r2
7000064a:	4564      	cmp	r4, ip
7000064c:	4673      	mov	r3, lr
7000064e:	46e1      	mov	r9, ip
70000650:	d362      	bcc.n	70000718 <__udivmoddi4+0x2a8>
70000652:	d05f      	beq.n	70000714 <__udivmoddi4+0x2a4>
70000654:	b15d      	cbz	r5, 7000066e <__udivmoddi4+0x1fe>
70000656:	ebb8 0203 	subs.w	r2, r8, r3
7000065a:	eb64 0409 	sbc.w	r4, r4, r9
7000065e:	fa04 f606 	lsl.w	r6, r4, r6
70000662:	fa22 f301 	lsr.w	r3, r2, r1
70000666:	431e      	orrs	r6, r3
70000668:	40cc      	lsrs	r4, r1
7000066a:	e9c5 6400 	strd	r6, r4, [r5]
7000066e:	2100      	movs	r1, #0
70000670:	e74f      	b.n	70000512 <__udivmoddi4+0xa2>
70000672:	fbb1 fcf2 	udiv	ip, r1, r2
70000676:	0c01      	lsrs	r1, r0, #16
70000678:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
7000067c:	b280      	uxth	r0, r0
7000067e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
70000682:	463b      	mov	r3, r7
70000684:	4638      	mov	r0, r7
70000686:	463c      	mov	r4, r7
70000688:	46b8      	mov	r8, r7
7000068a:	46be      	mov	lr, r7
7000068c:	2620      	movs	r6, #32
7000068e:	fbb1 f1f7 	udiv	r1, r1, r7
70000692:	eba2 0208 	sub.w	r2, r2, r8
70000696:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
7000069a:	e766      	b.n	7000056a <__udivmoddi4+0xfa>
7000069c:	4601      	mov	r1, r0
7000069e:	e718      	b.n	700004d2 <__udivmoddi4+0x62>
700006a0:	4610      	mov	r0, r2
700006a2:	e72c      	b.n	700004fe <__udivmoddi4+0x8e>
700006a4:	f1c6 0220 	rsb	r2, r6, #32
700006a8:	fa2e f302 	lsr.w	r3, lr, r2
700006ac:	40b7      	lsls	r7, r6
700006ae:	40b1      	lsls	r1, r6
700006b0:	fa20 f202 	lsr.w	r2, r0, r2
700006b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
700006b8:	430a      	orrs	r2, r1
700006ba:	fbb3 f8fe 	udiv	r8, r3, lr
700006be:	b2bc      	uxth	r4, r7
700006c0:	fb0e 3318 	mls	r3, lr, r8, r3
700006c4:	0c11      	lsrs	r1, r2, #16
700006c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
700006ca:	fb08 f904 	mul.w	r9, r8, r4
700006ce:	40b0      	lsls	r0, r6
700006d0:	4589      	cmp	r9, r1
700006d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
700006d6:	b280      	uxth	r0, r0
700006d8:	d93e      	bls.n	70000758 <__udivmoddi4+0x2e8>
700006da:	1879      	adds	r1, r7, r1
700006dc:	f108 3cff 	add.w	ip, r8, #4294967295
700006e0:	d201      	bcs.n	700006e6 <__udivmoddi4+0x276>
700006e2:	4589      	cmp	r9, r1
700006e4:	d81f      	bhi.n	70000726 <__udivmoddi4+0x2b6>
700006e6:	eba1 0109 	sub.w	r1, r1, r9
700006ea:	fbb1 f9fe 	udiv	r9, r1, lr
700006ee:	fb09 f804 	mul.w	r8, r9, r4
700006f2:	fb0e 1119 	mls	r1, lr, r9, r1
700006f6:	b292      	uxth	r2, r2
700006f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
700006fc:	4542      	cmp	r2, r8
700006fe:	d229      	bcs.n	70000754 <__udivmoddi4+0x2e4>
70000700:	18ba      	adds	r2, r7, r2
70000702:	f109 31ff 	add.w	r1, r9, #4294967295
70000706:	d2c4      	bcs.n	70000692 <__udivmoddi4+0x222>
70000708:	4542      	cmp	r2, r8
7000070a:	d2c2      	bcs.n	70000692 <__udivmoddi4+0x222>
7000070c:	f1a9 0102 	sub.w	r1, r9, #2
70000710:	443a      	add	r2, r7
70000712:	e7be      	b.n	70000692 <__udivmoddi4+0x222>
70000714:	45f0      	cmp	r8, lr
70000716:	d29d      	bcs.n	70000654 <__udivmoddi4+0x1e4>
70000718:	ebbe 0302 	subs.w	r3, lr, r2
7000071c:	eb6c 0c07 	sbc.w	ip, ip, r7
70000720:	3801      	subs	r0, #1
70000722:	46e1      	mov	r9, ip
70000724:	e796      	b.n	70000654 <__udivmoddi4+0x1e4>
70000726:	eba7 0909 	sub.w	r9, r7, r9
7000072a:	4449      	add	r1, r9
7000072c:	f1a8 0c02 	sub.w	ip, r8, #2
70000730:	fbb1 f9fe 	udiv	r9, r1, lr
70000734:	fb09 f804 	mul.w	r8, r9, r4
70000738:	e7db      	b.n	700006f2 <__udivmoddi4+0x282>
7000073a:	4673      	mov	r3, lr
7000073c:	e77f      	b.n	7000063e <__udivmoddi4+0x1ce>
7000073e:	4650      	mov	r0, sl
70000740:	e766      	b.n	70000610 <__udivmoddi4+0x1a0>
70000742:	4608      	mov	r0, r1
70000744:	e6fd      	b.n	70000542 <__udivmoddi4+0xd2>
70000746:	443b      	add	r3, r7
70000748:	3a02      	subs	r2, #2
7000074a:	e733      	b.n	700005b4 <__udivmoddi4+0x144>
7000074c:	f1ac 0c02 	sub.w	ip, ip, #2
70000750:	443b      	add	r3, r7
70000752:	e71c      	b.n	7000058e <__udivmoddi4+0x11e>
70000754:	4649      	mov	r1, r9
70000756:	e79c      	b.n	70000692 <__udivmoddi4+0x222>
70000758:	eba1 0109 	sub.w	r1, r1, r9
7000075c:	46c4      	mov	ip, r8
7000075e:	fbb1 f9fe 	udiv	r9, r1, lr
70000762:	fb09 f804 	mul.w	r8, r9, r4
70000766:	e7c4      	b.n	700006f2 <__udivmoddi4+0x282>

70000768 <__aeabi_idiv0>:
70000768:	4770      	bx	lr
7000076a:	bf00      	nop

7000076c <MX_DCMIPP_Init>:

DCMIPP_HandleTypeDef phdcmipp;

/* DCMIPP init function */
void MX_DCMIPP_Init(void)
{
7000076c:	b580      	push	{r7, lr}
7000076e:	b08a      	sub	sp, #40	@ 0x28
70000770:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DCMIPP_Init 0 */

  /* USER CODE END DCMIPP_Init 0 */

  DCMIPP_ParallelConfTypeDef ParallelConfig = {0};
70000772:	1d3b      	adds	r3, r7, #4
70000774:	2224      	movs	r2, #36	@ 0x24
70000776:	2100      	movs	r1, #0
70000778:	4618      	mov	r0, r3
7000077a:	f00a fbec 	bl	7000af56 <memset>
  DCMIPP_PipeConfTypeDef PipeConfig = {0};
7000077e:	2300      	movs	r3, #0
70000780:	603b      	str	r3, [r7, #0]

  /* USER CODE END DCMIPP_Init 1 */

  /** Pipe 0 Config
  */
  phdcmipp.Instance = DCMIPP;
70000782:	4b19      	ldr	r3, [pc, #100]	@ (700007e8 <MX_DCMIPP_Init+0x7c>)
70000784:	4a19      	ldr	r2, [pc, #100]	@ (700007ec <MX_DCMIPP_Init+0x80>)
70000786:	601a      	str	r2, [r3, #0]
  if (HAL_DCMIPP_Init(&phdcmipp) != HAL_OK)
70000788:	4817      	ldr	r0, [pc, #92]	@ (700007e8 <MX_DCMIPP_Init+0x7c>)
7000078a:	f002 f823 	bl	700027d4 <HAL_DCMIPP_Init>
7000078e:	4603      	mov	r3, r0
70000790:	2b00      	cmp	r3, #0
70000792:	d001      	beq.n	70000798 <MX_DCMIPP_Init+0x2c>
  {
    Error_Handler();
70000794:	f000 fe58 	bl	70001448 <Error_Handler>
  }
  ParallelConfig.PCKPolarity = DCMIPP_PCKPOLARITY_FALLING;
70000798:	2300      	movs	r3, #0
7000079a:	613b      	str	r3, [r7, #16]
  ParallelConfig.HSPolarity = DCMIPP_HSPOLARITY_LOW ;
7000079c:	2300      	movs	r3, #0
7000079e:	60fb      	str	r3, [r7, #12]
  ParallelConfig.VSPolarity = DCMIPP_VSPOLARITY_LOW ;
700007a0:	2300      	movs	r3, #0
700007a2:	60bb      	str	r3, [r7, #8]
  ParallelConfig.ExtendedDataMode = DCMIPP_INTERFACE_8BITS;
700007a4:	2300      	movs	r3, #0
700007a6:	617b      	str	r3, [r7, #20]
  ParallelConfig.Format = DCMIPP_FORMAT_MONOCHROME_8B;
700007a8:	f44f 0394 	mov.w	r3, #4849664	@ 0x4a0000
700007ac:	607b      	str	r3, [r7, #4]
  ParallelConfig.SwapBits = DCMIPP_SWAPBITS_DISABLE;
700007ae:	2300      	movs	r3, #0
700007b0:	623b      	str	r3, [r7, #32]
  ParallelConfig.SwapCycles = DCMIPP_SWAPCYCLES_DISABLE;
700007b2:	2300      	movs	r3, #0
700007b4:	627b      	str	r3, [r7, #36]	@ 0x24
  ParallelConfig.SynchroMode = DCMIPP_SYNCHRO_HARDWARE;
700007b6:	2300      	movs	r3, #0
700007b8:	61bb      	str	r3, [r7, #24]
  HAL_DCMIPP_PARALLEL_SetConfig(&phdcmipp, &ParallelConfig);
700007ba:	1d3b      	adds	r3, r7, #4
700007bc:	4619      	mov	r1, r3
700007be:	480a      	ldr	r0, [pc, #40]	@ (700007e8 <MX_DCMIPP_Init+0x7c>)
700007c0:	f002 f836 	bl	70002830 <HAL_DCMIPP_PARALLEL_SetConfig>
  PipeConfig.FrameRate = DCMIPP_FRAME_RATE_ALL;
700007c4:	2300      	movs	r3, #0
700007c6:	603b      	str	r3, [r7, #0]
  if (HAL_DCMIPP_PIPE_SetConfig(&phdcmipp, DCMIPP_PIPE0, &PipeConfig) != HAL_OK)
700007c8:	463b      	mov	r3, r7
700007ca:	461a      	mov	r2, r3
700007cc:	2100      	movs	r1, #0
700007ce:	4806      	ldr	r0, [pc, #24]	@ (700007e8 <MX_DCMIPP_Init+0x7c>)
700007d0:	f002 f89b 	bl	7000290a <HAL_DCMIPP_PIPE_SetConfig>
700007d4:	4603      	mov	r3, r0
700007d6:	2b00      	cmp	r3, #0
700007d8:	d001      	beq.n	700007de <MX_DCMIPP_Init+0x72>
  {
    Error_Handler();
700007da:	f000 fe35 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN DCMIPP_Init 2 */

  /* USER CODE END DCMIPP_Init 2 */

}
700007de:	bf00      	nop
700007e0:	3728      	adds	r7, #40	@ 0x28
700007e2:	46bd      	mov	sp, r7
700007e4:	bd80      	pop	{r7, pc}
700007e6:	bf00      	nop
700007e8:	2400078c 	.word	0x2400078c
700007ec:	50002000 	.word	0x50002000

700007f0 <HAL_DCMIPP_MspInit>:

void HAL_DCMIPP_MspInit(DCMIPP_HandleTypeDef* dcmippHandle)
{
700007f0:	b580      	push	{r7, lr}
700007f2:	b08e      	sub	sp, #56	@ 0x38
700007f4:	af00      	add	r7, sp, #0
700007f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
700007f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700007fc:	2200      	movs	r2, #0
700007fe:	601a      	str	r2, [r3, #0]
70000800:	605a      	str	r2, [r3, #4]
70000802:	609a      	str	r2, [r3, #8]
70000804:	60da      	str	r2, [r3, #12]
70000806:	611a      	str	r2, [r3, #16]
  if(dcmippHandle->Instance==DCMIPP)
70000808:	687b      	ldr	r3, [r7, #4]
7000080a:	681b      	ldr	r3, [r3, #0]
7000080c:	4a4e      	ldr	r2, [pc, #312]	@ (70000948 <HAL_DCMIPP_MspInit+0x158>)
7000080e:	4293      	cmp	r3, r2
70000810:	f040 8095 	bne.w	7000093e <HAL_DCMIPP_MspInit+0x14e>
  {
  /* USER CODE BEGIN DCMIPP_MspInit 0 */

  /* USER CODE END DCMIPP_MspInit 0 */
    /* DCMIPP clock enable */
    __HAL_RCC_DCMIPP_CLK_ENABLE();
70000814:	4b4d      	ldr	r3, [pc, #308]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000816:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
7000081a:	4a4c      	ldr	r2, [pc, #304]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000081c:	f043 0304 	orr.w	r3, r3, #4
70000820:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
70000824:	4b49      	ldr	r3, [pc, #292]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000826:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
7000082a:	623b      	str	r3, [r7, #32]
7000082c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
7000082e:	4b47      	ldr	r3, [pc, #284]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000830:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000834:	4a45      	ldr	r2, [pc, #276]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000836:	f043 0310 	orr.w	r3, r3, #16
7000083a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000083e:	4b43      	ldr	r3, [pc, #268]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000840:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000844:	61fb      	str	r3, [r7, #28]
70000846:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
70000848:	4b40      	ldr	r3, [pc, #256]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000084a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000084e:	4a3f      	ldr	r2, [pc, #252]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000850:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70000854:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000858:	4b3c      	ldr	r3, [pc, #240]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000085a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000085e:	61bb      	str	r3, [r7, #24]
70000860:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
70000862:	4b3a      	ldr	r3, [pc, #232]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000864:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000868:	4a38      	ldr	r2, [pc, #224]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000086a:	f043 0302 	orr.w	r3, r3, #2
7000086e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000872:	4b36      	ldr	r3, [pc, #216]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000874:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000878:	617b      	str	r3, [r7, #20]
7000087a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
7000087c:	4b33      	ldr	r3, [pc, #204]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000087e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000882:	4a32      	ldr	r2, [pc, #200]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000884:	f043 0308 	orr.w	r3, r3, #8
70000888:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000088c:	4b2f      	ldr	r3, [pc, #188]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000088e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000892:	613b      	str	r3, [r7, #16]
70000894:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
70000896:	4b2d      	ldr	r3, [pc, #180]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
70000898:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000089c:	4a2b      	ldr	r2, [pc, #172]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
7000089e:	f043 0304 	orr.w	r3, r3, #4
700008a2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700008a6:	4b29      	ldr	r3, [pc, #164]	@ (7000094c <HAL_DCMIPP_MspInit+0x15c>)
700008a8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700008ac:	60fb      	str	r3, [r7, #12]
700008ae:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> DCMIPP_D0
    PE5     ------> DCMIPP_D6
    PC7     ------> DCMIPP_D1
    PD14     ------> DCMIPP_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
700008b0:	2333      	movs	r3, #51	@ 0x33
700008b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008b4:	2302      	movs	r3, #2
700008b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008b8:	2300      	movs	r3, #0
700008ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008bc:	230d      	movs	r3, #13
700008be:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
700008c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700008c4:	4619      	mov	r1, r3
700008c6:	4822      	ldr	r0, [pc, #136]	@ (70000950 <HAL_DCMIPP_MspInit+0x160>)
700008c8:	f002 fb0a 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
700008cc:	2308      	movs	r3, #8
700008ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008d0:	2302      	movs	r3, #2
700008d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008d4:	2300      	movs	r3, #0
700008d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
700008d8:	2305      	movs	r3, #5
700008da:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
700008dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700008e0:	4619      	mov	r1, r3
700008e2:	481c      	ldr	r0, [pc, #112]	@ (70000954 <HAL_DCMIPP_MspInit+0x164>)
700008e4:	f002 fafc 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
700008e8:	23c0      	movs	r3, #192	@ 0xc0
700008ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700008ec:	2302      	movs	r3, #2
700008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700008f0:	2300      	movs	r3, #0
700008f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
700008f4:	230d      	movs	r3, #13
700008f6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
700008f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700008fc:	4619      	mov	r1, r3
700008fe:	4816      	ldr	r0, [pc, #88]	@ (70000958 <HAL_DCMIPP_MspInit+0x168>)
70000900:	f002 faee 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_14;
70000904:	f244 0320 	movw	r3, #16416	@ 0x4020
70000908:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000090a:	2302      	movs	r3, #2
7000090c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000090e:	2300      	movs	r3, #0
70000910:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF5_DCMIPP;
70000912:	2305      	movs	r3, #5
70000914:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000916:	f107 0324 	add.w	r3, r7, #36	@ 0x24
7000091a:	4619      	mov	r1, r3
7000091c:	480f      	ldr	r0, [pc, #60]	@ (7000095c <HAL_DCMIPP_MspInit+0x16c>)
7000091e:	f002 fadf 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
70000922:	23c0      	movs	r3, #192	@ 0xc0
70000924:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000926:	2302      	movs	r3, #2
70000928:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000092a:	2300      	movs	r3, #0
7000092c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMIPP;
7000092e:	230d      	movs	r3, #13
70000930:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000932:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000936:	4619      	mov	r1, r3
70000938:	4809      	ldr	r0, [pc, #36]	@ (70000960 <HAL_DCMIPP_MspInit+0x170>)
7000093a:	f002 fad1 	bl	70002ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DCMIPP_MspInit 1 */

  /* USER CODE END DCMIPP_MspInit 1 */
  }
}
7000093e:	bf00      	nop
70000940:	3738      	adds	r7, #56	@ 0x38
70000942:	46bd      	mov	sp, r7
70000944:	bd80      	pop	{r7, pc}
70000946:	bf00      	nop
70000948:	50002000 	.word	0x50002000
7000094c:	58024400 	.word	0x58024400
70000950:	58021000 	.word	0x58021000
70000954:	58021800 	.word	0x58021800
70000958:	58020400 	.word	0x58020400
7000095c:	58020c00 	.word	0x58020c00
70000960:	58020800 	.word	0x58020800

70000964 <MX_FLASH_Init>:

/* USER CODE END 0 */

/* FLASH init function */
void MX_FLASH_Init(void)
{
70000964:	b580      	push	{r7, lr}
70000966:	b08c      	sub	sp, #48	@ 0x30
70000968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FLASH_Init 0 */

  /* USER CODE END FLASH_Init 0 */

  FLASH_OBProgramInitTypeDef pOBInit = {0};
7000096a:	1d3b      	adds	r3, r7, #4
7000096c:	222c      	movs	r2, #44	@ 0x2c
7000096e:	2100      	movs	r1, #0
70000970:	4618      	mov	r0, r3
70000972:	f00a faf0 	bl	7000af56 <memset>

  /* USER CODE BEGIN FLASH_Init 1 */

  /* USER CODE END FLASH_Init 1 */
  if (HAL_FLASH_Unlock() != HAL_OK)
70000976:	f002 f81d 	bl	700029b4 <HAL_FLASH_Unlock>
7000097a:	4603      	mov	r3, r0
7000097c:	2b00      	cmp	r3, #0
7000097e:	d001      	beq.n	70000984 <MX_FLASH_Init+0x20>
  {
    Error_Handler();
70000980:	f000 fd62 	bl	70001448 <Error_Handler>
  }
  if (HAL_FLASH_OB_Unlock() != HAL_OK)
70000984:	f002 f850 	bl	70002a28 <HAL_FLASH_OB_Unlock>
70000988:	4603      	mov	r3, r0
7000098a:	2b00      	cmp	r3, #0
7000098c:	d001      	beq.n	70000992 <MX_FLASH_Init+0x2e>
  {
    Error_Handler();
7000098e:	f000 fd5b 	bl	70001448 <Error_Handler>
  }
  pOBInit.OptionType = OPTIONBYTE_USER;
70000992:	2302      	movs	r3, #2
70000994:	607b      	str	r3, [r7, #4]
  pOBInit.USERType = OB_USER_I2C_NI3C;
70000996:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000099a:	613b      	str	r3, [r7, #16]
  pOBInit.USERConfig2 = OB_I2C_NI3C_I2C;
7000099c:	f44f 7300 	mov.w	r3, #512	@ 0x200
700009a0:	61bb      	str	r3, [r7, #24]
  if (HAL_FLASHEx_OBProgram(&pOBInit) != HAL_OK)
700009a2:	1d3b      	adds	r3, r7, #4
700009a4:	4618      	mov	r0, r3
700009a6:	f002 f8d7 	bl	70002b58 <HAL_FLASHEx_OBProgram>
700009aa:	4603      	mov	r3, r0
700009ac:	2b00      	cmp	r3, #0
700009ae:	d001      	beq.n	700009b4 <MX_FLASH_Init+0x50>
  {
    Error_Handler();
700009b0:	f000 fd4a 	bl	70001448 <Error_Handler>
  }
  if (HAL_FLASH_OB_Lock() != HAL_OK)
700009b4:	f002 f85e 	bl	70002a74 <HAL_FLASH_OB_Lock>
700009b8:	4603      	mov	r3, r0
700009ba:	2b00      	cmp	r3, #0
700009bc:	d001      	beq.n	700009c2 <MX_FLASH_Init+0x5e>
  {
    Error_Handler();
700009be:	f000 fd43 	bl	70001448 <Error_Handler>
  }
  if (HAL_FLASH_Lock() != HAL_OK)
700009c2:	f002 f819 	bl	700029f8 <HAL_FLASH_Lock>
700009c6:	4603      	mov	r3, r0
700009c8:	2b00      	cmp	r3, #0
700009ca:	d001      	beq.n	700009d0 <MX_FLASH_Init+0x6c>
  {
    Error_Handler();
700009cc:	f000 fd3c 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN FLASH_Init 2 */

  /* USER CODE END FLASH_Init 2 */

}
700009d0:	bf00      	nop
700009d2:	3730      	adds	r7, #48	@ 0x30
700009d4:	46bd      	mov	sp, r7
700009d6:	bd80      	pop	{r7, pc}

700009d8 <MX_GPIO_Init>:
     PC1   ------> SDMMC2_CK
     PB14   ------> SDMMC2_D0
     PB15   ------> SDMMC2_D1
*/
void MX_GPIO_Init(void)
{
700009d8:	b580      	push	{r7, lr}
700009da:	b08e      	sub	sp, #56	@ 0x38
700009dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
700009de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
700009e2:	2200      	movs	r2, #0
700009e4:	601a      	str	r2, [r3, #0]
700009e6:	605a      	str	r2, [r3, #4]
700009e8:	609a      	str	r2, [r3, #8]
700009ea:	60da      	str	r2, [r3, #12]
700009ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
700009ee:	4b57      	ldr	r3, [pc, #348]	@ (70000b4c <MX_GPIO_Init+0x174>)
700009f0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700009f4:	4a55      	ldr	r2, [pc, #340]	@ (70000b4c <MX_GPIO_Init+0x174>)
700009f6:	f043 0310 	orr.w	r3, r3, #16
700009fa:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700009fe:	4b53      	ldr	r3, [pc, #332]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a00:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a04:	623b      	str	r3, [r7, #32]
70000a06:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
70000a08:	4b50      	ldr	r3, [pc, #320]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a0a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a0e:	4a4f      	ldr	r2, [pc, #316]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70000a14:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a18:	4b4c      	ldr	r3, [pc, #304]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a1e:	61fb      	str	r3, [r7, #28]
70000a20:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOM_CLK_ENABLE();
70000a22:	4b4a      	ldr	r3, [pc, #296]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a24:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a28:	4a48      	ldr	r2, [pc, #288]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a2a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70000a2e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a32:	4b46      	ldr	r3, [pc, #280]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a34:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a38:	61bb      	str	r3, [r7, #24]
70000a3a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
70000a3c:	4b43      	ldr	r3, [pc, #268]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a3e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a42:	4a42      	ldr	r2, [pc, #264]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a44:	f043 0308 	orr.w	r3, r3, #8
70000a48:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a4c:	4b3f      	ldr	r3, [pc, #252]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a4e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a52:	617b      	str	r3, [r7, #20]
70000a54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
70000a56:	4b3d      	ldr	r3, [pc, #244]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a58:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a5c:	4a3b      	ldr	r2, [pc, #236]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a5e:	f043 0302 	orr.w	r3, r3, #2
70000a62:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a66:	4b39      	ldr	r3, [pc, #228]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a68:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a6c:	613b      	str	r3, [r7, #16]
70000a6e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
70000a70:	4b36      	ldr	r3, [pc, #216]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a72:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a76:	4a35      	ldr	r2, [pc, #212]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a78:	f043 0320 	orr.w	r3, r3, #32
70000a7c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a80:	4b32      	ldr	r3, [pc, #200]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a82:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a86:	60fb      	str	r3, [r7, #12]
70000a88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
70000a8a:	4b30      	ldr	r3, [pc, #192]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a8c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000a90:	4a2e      	ldr	r2, [pc, #184]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a92:	f043 0304 	orr.w	r3, r3, #4
70000a96:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000a9a:	4b2c      	ldr	r3, [pc, #176]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000a9c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000aa0:	60bb      	str	r3, [r7, #8]
70000aa2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
70000aa4:	4b29      	ldr	r3, [pc, #164]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000aa6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000aaa:	4a28      	ldr	r2, [pc, #160]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000aac:	f043 0301 	orr.w	r3, r3, #1
70000ab0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000ab4:	4b25      	ldr	r3, [pc, #148]	@ (70000b4c <MX_GPIO_Init+0x174>)
70000ab6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000aba:	607b      	str	r3, [r7, #4]
70000abc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
70000abe:	2380      	movs	r3, #128	@ 0x80
70000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000ac2:	2302      	movs	r3, #2
70000ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000ac6:	2300      	movs	r3, #0
70000ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000aca:	2303      	movs	r3, #3
70000acc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
70000ace:	230b      	movs	r3, #11
70000ad0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70000ad2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000ad6:	4619      	mov	r1, r3
70000ad8:	481d      	ldr	r0, [pc, #116]	@ (70000b50 <MX_GPIO_Init+0x178>)
70000ada:	f002 fa01 	bl	70002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG11 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
70000ade:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
70000ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000ae4:	2302      	movs	r3, #2
70000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000ae8:	2300      	movs	r3, #0
70000aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000aec:	2303      	movs	r3, #3
70000aee:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
70000af0:	230a      	movs	r3, #10
70000af2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
70000af4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000af8:	4619      	mov	r1, r3
70000afa:	4816      	ldr	r0, [pc, #88]	@ (70000b54 <MX_GPIO_Init+0x17c>)
70000afc:	f002 f9f0 	bl	70002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
70000b00:	2302      	movs	r3, #2
70000b02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b04:	2302      	movs	r3, #2
70000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b08:	2300      	movs	r3, #0
70000b0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b0c:	2303      	movs	r3, #3
70000b0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_SDMMC2;
70000b10:	2309      	movs	r3, #9
70000b12:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70000b14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000b18:	4619      	mov	r1, r3
70000b1a:	480f      	ldr	r0, [pc, #60]	@ (70000b58 <MX_GPIO_Init+0x180>)
70000b1c:	f002 f9e0 	bl	70002ee0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
70000b20:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
70000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70000b26:	2302      	movs	r3, #2
70000b28:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
70000b2a:	2300      	movs	r3, #0
70000b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70000b2e:	2303      	movs	r3, #3
70000b30:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_SDMMC2;
70000b32:	2309      	movs	r3, #9
70000b34:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000b36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
70000b3a:	4619      	mov	r1, r3
70000b3c:	4807      	ldr	r0, [pc, #28]	@ (70000b5c <MX_GPIO_Init+0x184>)
70000b3e:	f002 f9cf 	bl	70002ee0 <HAL_GPIO_Init>

}
70000b42:	bf00      	nop
70000b44:	3738      	adds	r7, #56	@ 0x38
70000b46:	46bd      	mov	sp, r7
70000b48:	bd80      	pop	{r7, pc}
70000b4a:	bf00      	nop
70000b4c:	58024400 	.word	0x58024400
70000b50:	58020c00 	.word	0x58020c00
70000b54:	58021800 	.word	0x58021800
70000b58:	58020800 	.word	0x58020800
70000b5c:	58020400 	.word	0x58020400

70000b60 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
70000b60:	b580      	push	{r7, lr}
70000b62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
70000b64:	4b1b      	ldr	r3, [pc, #108]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b66:	4a1c      	ldr	r2, [pc, #112]	@ (70000bd8 <MX_I2C1_Init+0x78>)
70000b68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20C0EDFF;
70000b6a:	4b1a      	ldr	r3, [pc, #104]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b6c:	4a1b      	ldr	r2, [pc, #108]	@ (70000bdc <MX_I2C1_Init+0x7c>)
70000b6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
70000b70:	4b18      	ldr	r3, [pc, #96]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b72:	2200      	movs	r2, #0
70000b74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
70000b76:	4b17      	ldr	r3, [pc, #92]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b78:	2201      	movs	r2, #1
70000b7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
70000b7c:	4b15      	ldr	r3, [pc, #84]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b7e:	2200      	movs	r2, #0
70000b80:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
70000b82:	4b14      	ldr	r3, [pc, #80]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b84:	2200      	movs	r2, #0
70000b86:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
70000b88:	4b12      	ldr	r3, [pc, #72]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b8a:	2200      	movs	r2, #0
70000b8c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
70000b8e:	4b11      	ldr	r3, [pc, #68]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b90:	2200      	movs	r2, #0
70000b92:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
70000b94:	4b0f      	ldr	r3, [pc, #60]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b96:	2200      	movs	r2, #0
70000b98:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
70000b9a:	480e      	ldr	r0, [pc, #56]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000b9c:	f002 fb00 	bl	700031a0 <HAL_I2C_Init>
70000ba0:	4603      	mov	r3, r0
70000ba2:	2b00      	cmp	r3, #0
70000ba4:	d001      	beq.n	70000baa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
70000ba6:	f000 fc4f 	bl	70001448 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
70000baa:	2100      	movs	r1, #0
70000bac:	4809      	ldr	r0, [pc, #36]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000bae:	f002 fb93 	bl	700032d8 <HAL_I2CEx_ConfigAnalogFilter>
70000bb2:	4603      	mov	r3, r0
70000bb4:	2b00      	cmp	r3, #0
70000bb6:	d001      	beq.n	70000bbc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
70000bb8:	f000 fc46 	bl	70001448 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
70000bbc:	2100      	movs	r1, #0
70000bbe:	4805      	ldr	r0, [pc, #20]	@ (70000bd4 <MX_I2C1_Init+0x74>)
70000bc0:	f002 fbd5 	bl	7000336e <HAL_I2CEx_ConfigDigitalFilter>
70000bc4:	4603      	mov	r3, r0
70000bc6:	2b00      	cmp	r3, #0
70000bc8:	d001      	beq.n	70000bce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
70000bca:	f000 fc3d 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
70000bce:	bf00      	nop
70000bd0:	bd80      	pop	{r7, pc}
70000bd2:	bf00      	nop
70000bd4:	24000798 	.word	0x24000798
70000bd8:	40005400 	.word	0x40005400
70000bdc:	20c0edff 	.word	0x20c0edff

70000be0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
70000be0:	b580      	push	{r7, lr}
70000be2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
70000be4:	4b1b      	ldr	r3, [pc, #108]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000be6:	4a1c      	ldr	r2, [pc, #112]	@ (70000c58 <MX_I2C2_Init+0x78>)
70000be8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20C0EDFF;
70000bea:	4b1a      	ldr	r3, [pc, #104]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000bec:	4a1b      	ldr	r2, [pc, #108]	@ (70000c5c <MX_I2C2_Init+0x7c>)
70000bee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
70000bf0:	4b18      	ldr	r3, [pc, #96]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000bf2:	2200      	movs	r2, #0
70000bf4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
70000bf6:	4b17      	ldr	r3, [pc, #92]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000bf8:	2201      	movs	r2, #1
70000bfa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
70000bfc:	4b15      	ldr	r3, [pc, #84]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000bfe:	2200      	movs	r2, #0
70000c00:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
70000c02:	4b14      	ldr	r3, [pc, #80]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000c04:	2200      	movs	r2, #0
70000c06:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
70000c08:	4b12      	ldr	r3, [pc, #72]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000c0a:	2200      	movs	r2, #0
70000c0c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
70000c0e:	4b11      	ldr	r3, [pc, #68]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000c10:	2200      	movs	r2, #0
70000c12:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
70000c14:	4b0f      	ldr	r3, [pc, #60]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000c16:	2200      	movs	r2, #0
70000c18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
70000c1a:	480e      	ldr	r0, [pc, #56]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000c1c:	f002 fac0 	bl	700031a0 <HAL_I2C_Init>
70000c20:	4603      	mov	r3, r0
70000c22:	2b00      	cmp	r3, #0
70000c24:	d001      	beq.n	70000c2a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
70000c26:	f000 fc0f 	bl	70001448 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
70000c2a:	2100      	movs	r1, #0
70000c2c:	4809      	ldr	r0, [pc, #36]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000c2e:	f002 fb53 	bl	700032d8 <HAL_I2CEx_ConfigAnalogFilter>
70000c32:	4603      	mov	r3, r0
70000c34:	2b00      	cmp	r3, #0
70000c36:	d001      	beq.n	70000c3c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
70000c38:	f000 fc06 	bl	70001448 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
70000c3c:	2100      	movs	r1, #0
70000c3e:	4805      	ldr	r0, [pc, #20]	@ (70000c54 <MX_I2C2_Init+0x74>)
70000c40:	f002 fb95 	bl	7000336e <HAL_I2CEx_ConfigDigitalFilter>
70000c44:	4603      	mov	r3, r0
70000c46:	2b00      	cmp	r3, #0
70000c48:	d001      	beq.n	70000c4e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
70000c4a:	f000 fbfd 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
70000c4e:	bf00      	nop
70000c50:	bd80      	pop	{r7, pc}
70000c52:	bf00      	nop
70000c54:	240007ec 	.word	0x240007ec
70000c58:	40005800 	.word	0x40005800
70000c5c:	20c0edff 	.word	0x20c0edff

70000c60 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
70000c60:	b580      	push	{r7, lr}
70000c62:	b0ac      	sub	sp, #176	@ 0xb0
70000c64:	af00      	add	r7, sp, #0
70000c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000c68:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70000c6c:	2200      	movs	r2, #0
70000c6e:	601a      	str	r2, [r3, #0]
70000c70:	605a      	str	r2, [r3, #4]
70000c72:	609a      	str	r2, [r3, #8]
70000c74:	60da      	str	r2, [r3, #12]
70000c76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70000c78:	f107 0318 	add.w	r3, r7, #24
70000c7c:	2284      	movs	r2, #132	@ 0x84
70000c7e:	2100      	movs	r1, #0
70000c80:	4618      	mov	r0, r3
70000c82:	f00a f968 	bl	7000af56 <memset>
  if(i2cHandle->Instance==I2C1)
70000c86:	687b      	ldr	r3, [r7, #4]
70000c88:	681b      	ldr	r3, [r3, #0]
70000c8a:	4a45      	ldr	r2, [pc, #276]	@ (70000da0 <HAL_I2C_MspInit+0x140>)
70000c8c:	4293      	cmp	r3, r2
70000c8e:	d13f      	bne.n	70000d10 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1_I3C1;
70000c90:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70000c94:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1_I3c1ClockSelection = RCC_I2C1_I3C1CLKSOURCE_PCLK1;
70000c96:	2300      	movs	r3, #0
70000c98:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70000c9a:	f107 0318 	add.w	r3, r7, #24
70000c9e:	4618      	mov	r0, r3
70000ca0:	f003 ff3c 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
70000ca4:	4603      	mov	r3, r0
70000ca6:	2b00      	cmp	r3, #0
70000ca8:	d001      	beq.n	70000cae <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
70000caa:	f000 fbcd 	bl	70001448 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
70000cae:	4b3d      	ldr	r3, [pc, #244]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000cb0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000cb4:	4a3b      	ldr	r2, [pc, #236]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000cb6:	f043 0302 	orr.w	r3, r3, #2
70000cba:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000cbe:	4b39      	ldr	r3, [pc, #228]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000cc0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000cc4:	617b      	str	r3, [r7, #20]
70000cc6:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
70000cc8:	f44f 7340 	mov.w	r3, #768	@ 0x300
70000ccc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
70000cd0:	2312      	movs	r3, #18
70000cd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000cd6:	2300      	movs	r3, #0
70000cd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70000cdc:	2300      	movs	r3, #0
70000cde:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
70000ce2:	2304      	movs	r3, #4
70000ce4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70000ce8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70000cec:	4619      	mov	r1, r3
70000cee:	482e      	ldr	r0, [pc, #184]	@ (70000da8 <HAL_I2C_MspInit+0x148>)
70000cf0:	f002 f8f6 	bl	70002ee0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
70000cf4:	4b2b      	ldr	r3, [pc, #172]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000cf6:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70000cfa:	4a2a      	ldr	r2, [pc, #168]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000cfc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
70000d00:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70000d04:	4b27      	ldr	r3, [pc, #156]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000d06:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70000d0a:	613b      	str	r3, [r7, #16]
70000d0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
70000d0e:	e042      	b.n	70000d96 <HAL_I2C_MspInit+0x136>
  else if(i2cHandle->Instance==I2C2)
70000d10:	687b      	ldr	r3, [r7, #4]
70000d12:	681b      	ldr	r3, [r3, #0]
70000d14:	4a25      	ldr	r2, [pc, #148]	@ (70000dac <HAL_I2C_MspInit+0x14c>)
70000d16:	4293      	cmp	r3, r2
70000d18:	d13d      	bne.n	70000d96 <HAL_I2C_MspInit+0x136>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C23;
70000d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70000d1e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c23ClockSelection = RCC_I2C23CLKSOURCE_PCLK1;
70000d20:	2300      	movs	r3, #0
70000d22:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70000d24:	f107 0318 	add.w	r3, r7, #24
70000d28:	4618      	mov	r0, r3
70000d2a:	f003 fef7 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
70000d2e:	4603      	mov	r3, r0
70000d30:	2b00      	cmp	r3, #0
70000d32:	d001      	beq.n	70000d38 <HAL_I2C_MspInit+0xd8>
      Error_Handler();
70000d34:	f000 fb88 	bl	70001448 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
70000d38:	4b1a      	ldr	r3, [pc, #104]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000d3a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000d3e:	4a19      	ldr	r2, [pc, #100]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000d40:	f043 0320 	orr.w	r3, r3, #32
70000d44:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000d48:	4b16      	ldr	r3, [pc, #88]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000d4a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000d4e:	60fb      	str	r3, [r7, #12]
70000d50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
70000d52:	2303      	movs	r3, #3
70000d54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
70000d58:	2312      	movs	r3, #18
70000d5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70000d5e:	2300      	movs	r3, #0
70000d60:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70000d64:	2300      	movs	r3, #0
70000d66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
70000d6a:	2304      	movs	r3, #4
70000d6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70000d70:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70000d74:	4619      	mov	r1, r3
70000d76:	480e      	ldr	r0, [pc, #56]	@ (70000db0 <HAL_I2C_MspInit+0x150>)
70000d78:	f002 f8b2 	bl	70002ee0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
70000d7c:	4b09      	ldr	r3, [pc, #36]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000d7e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70000d82:	4a08      	ldr	r2, [pc, #32]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000d84:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
70000d88:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70000d8c:	4b05      	ldr	r3, [pc, #20]	@ (70000da4 <HAL_I2C_MspInit+0x144>)
70000d8e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70000d92:	60bb      	str	r3, [r7, #8]
70000d94:	68bb      	ldr	r3, [r7, #8]
}
70000d96:	bf00      	nop
70000d98:	37b0      	adds	r7, #176	@ 0xb0
70000d9a:	46bd      	mov	sp, r7
70000d9c:	bd80      	pop	{r7, pc}
70000d9e:	bf00      	nop
70000da0:	40005400 	.word	0x40005400
70000da4:	58024400 	.word	0x58024400
70000da8:	58020400 	.word	0x58020400
70000dac:	40005800 	.word	0x40005800
70000db0:	58021400 	.word	0x58021400

70000db4 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
70000db4:	b580      	push	{r7, lr}
70000db6:	b09a      	sub	sp, #104	@ 0x68
70000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
70000dba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
70000dbe:	2234      	movs	r2, #52	@ 0x34
70000dc0:	2100      	movs	r1, #0
70000dc2:	4618      	mov	r0, r3
70000dc4:	f00a f8c7 	bl	7000af56 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
70000dc8:	463b      	mov	r3, r7
70000dca:	2234      	movs	r2, #52	@ 0x34
70000dcc:	2100      	movs	r1, #0
70000dce:	4618      	mov	r0, r3
70000dd0:	f00a f8c1 	bl	7000af56 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
70000dd4:	4b4e      	ldr	r3, [pc, #312]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000dd6:	4a4f      	ldr	r2, [pc, #316]	@ (70000f14 <MX_LTDC_Init+0x160>)
70000dd8:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
70000dda:	4b4d      	ldr	r3, [pc, #308]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000ddc:	2200      	movs	r2, #0
70000dde:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
70000de0:	4b4b      	ldr	r3, [pc, #300]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000de2:	2200      	movs	r2, #0
70000de4:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
70000de6:	4b4a      	ldr	r3, [pc, #296]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000de8:	2200      	movs	r2, #0
70000dea:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
70000dec:	4b48      	ldr	r3, [pc, #288]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000dee:	2200      	movs	r2, #0
70000df0:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
70000df2:	4b47      	ldr	r3, [pc, #284]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000df4:	2207      	movs	r2, #7
70000df6:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
70000df8:	4b45      	ldr	r3, [pc, #276]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000dfa:	2203      	movs	r2, #3
70000dfc:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
70000dfe:	4b44      	ldr	r3, [pc, #272]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e00:	220e      	movs	r2, #14
70000e02:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
70000e04:	4b42      	ldr	r3, [pc, #264]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e06:	2205      	movs	r2, #5
70000e08:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
70000e0a:	4b41      	ldr	r3, [pc, #260]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e0c:	f240 228e 	movw	r2, #654	@ 0x28e
70000e10:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 485;
70000e12:	4b3f      	ldr	r3, [pc, #252]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e14:	f240 12e5 	movw	r2, #485	@ 0x1e5
70000e18:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 660;
70000e1a:	4b3d      	ldr	r3, [pc, #244]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e1c:	f44f 7225 	mov.w	r2, #660	@ 0x294
70000e20:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 487;
70000e22:	4b3b      	ldr	r3, [pc, #236]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e24:	f240 12e7 	movw	r2, #487	@ 0x1e7
70000e28:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
70000e2a:	4b39      	ldr	r3, [pc, #228]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e2c:	2200      	movs	r2, #0
70000e2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
70000e32:	4b37      	ldr	r3, [pc, #220]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e34:	2200      	movs	r2, #0
70000e36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
70000e3a:	4b35      	ldr	r3, [pc, #212]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e3c:	2200      	movs	r2, #0
70000e3e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
70000e42:	4833      	ldr	r0, [pc, #204]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000e44:	f002 fae0 	bl	70003408 <HAL_LTDC_Init>
70000e48:	4603      	mov	r3, r0
70000e4a:	2b00      	cmp	r3, #0
70000e4c:	d001      	beq.n	70000e52 <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
70000e4e:	f000 fafb 	bl	70001448 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
70000e52:	2300      	movs	r3, #0
70000e54:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 0;
70000e56:	2300      	movs	r3, #0
70000e58:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
70000e5a:	2300      	movs	r3, #0
70000e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 0;
70000e5e:	2300      	movs	r3, #0
70000e60:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
70000e62:	2300      	movs	r3, #0
70000e64:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 0;
70000e66:	2300      	movs	r3, #0
70000e68:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
70000e6a:	2300      	movs	r3, #0
70000e6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
70000e6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70000e72:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
70000e74:	2305      	movs	r3, #5
70000e76:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
70000e78:	2300      	movs	r3, #0
70000e7a:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 0;
70000e7c:	2300      	movs	r3, #0
70000e7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 0;
70000e80:	2300      	movs	r3, #0
70000e82:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
70000e84:	2300      	movs	r3, #0
70000e86:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
70000e8a:	2300      	movs	r3, #0
70000e8c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
70000e90:	2300      	movs	r3, #0
70000e92:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
70000e96:	f107 0334 	add.w	r3, r7, #52	@ 0x34
70000e9a:	2200      	movs	r2, #0
70000e9c:	4619      	mov	r1, r3
70000e9e:	481c      	ldr	r0, [pc, #112]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000ea0:	f002 fb82 	bl	700035a8 <HAL_LTDC_ConfigLayer>
70000ea4:	4603      	mov	r3, r0
70000ea6:	2b00      	cmp	r3, #0
70000ea8:	d001      	beq.n	70000eae <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
70000eaa:	f000 facd 	bl	70001448 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
70000eae:	2300      	movs	r3, #0
70000eb0:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
70000eb2:	2300      	movs	r3, #0
70000eb4:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
70000eb6:	2300      	movs	r3, #0
70000eb8:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
70000eba:	2300      	movs	r3, #0
70000ebc:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
70000ebe:	2300      	movs	r3, #0
70000ec0:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
70000ec2:	2300      	movs	r3, #0
70000ec4:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
70000ec6:	2300      	movs	r3, #0
70000ec8:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
70000eca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70000ece:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
70000ed0:	2305      	movs	r3, #5
70000ed2:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
70000ed4:	2300      	movs	r3, #0
70000ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg1.ImageWidth = 0;
70000ed8:	2300      	movs	r3, #0
70000eda:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg1.ImageHeight = 0;
70000edc:	2300      	movs	r3, #0
70000ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
70000ee0:	2300      	movs	r3, #0
70000ee2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  pLayerCfg1.Backcolor.Green = 0;
70000ee6:	2300      	movs	r3, #0
70000ee8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  pLayerCfg1.Backcolor.Red = 0;
70000eec:	2300      	movs	r3, #0
70000eee:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
70000ef2:	463b      	mov	r3, r7
70000ef4:	2201      	movs	r2, #1
70000ef6:	4619      	mov	r1, r3
70000ef8:	4805      	ldr	r0, [pc, #20]	@ (70000f10 <MX_LTDC_Init+0x15c>)
70000efa:	f002 fb55 	bl	700035a8 <HAL_LTDC_ConfigLayer>
70000efe:	4603      	mov	r3, r0
70000f00:	2b00      	cmp	r3, #0
70000f02:	d001      	beq.n	70000f08 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
70000f04:	f000 faa0 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
70000f08:	bf00      	nop
70000f0a:	3768      	adds	r7, #104	@ 0x68
70000f0c:	46bd      	mov	sp, r7
70000f0e:	bd80      	pop	{r7, pc}
70000f10:	24000840 	.word	0x24000840
70000f14:	50001000 	.word	0x50001000

70000f18 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
70000f18:	b580      	push	{r7, lr}
70000f1a:	b0b0      	sub	sp, #192	@ 0xc0
70000f1c:	af00      	add	r7, sp, #0
70000f1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70000f20:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70000f24:	2200      	movs	r2, #0
70000f26:	601a      	str	r2, [r3, #0]
70000f28:	605a      	str	r2, [r3, #4]
70000f2a:	609a      	str	r2, [r3, #8]
70000f2c:	60da      	str	r2, [r3, #12]
70000f2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70000f30:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70000f34:	2284      	movs	r2, #132	@ 0x84
70000f36:	2100      	movs	r1, #0
70000f38:	4618      	mov	r0, r3
70000f3a:	f00a f80c 	bl	7000af56 <memset>
  if(ltdcHandle->Instance==LTDC)
70000f3e:	687b      	ldr	r3, [r7, #4]
70000f40:	681b      	ldr	r3, [r3, #0]
70000f42:	4aa6      	ldr	r2, [pc, #664]	@ (700011dc <HAL_LTDC_MspInit+0x2c4>)
70000f44:	4293      	cmp	r3, r2
70000f46:	f040 8145 	bne.w	700011d4 <HAL_LTDC_MspInit+0x2bc>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
70000f4a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
70000f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.LtdcClockSelection = RCC_LTDCCLKSOURCE_PLL3R;
70000f50:	2300      	movs	r3, #0
70000f52:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70000f54:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70000f58:	4618      	mov	r0, r3
70000f5a:	f003 fddf 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
70000f5e:	4603      	mov	r3, r0
70000f60:	2b00      	cmp	r3, #0
70000f62:	d001      	beq.n	70000f68 <HAL_LTDC_MspInit+0x50>
    {
      Error_Handler();
70000f64:	f000 fa70 	bl	70001448 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
70000f68:	4b9d      	ldr	r3, [pc, #628]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000f6a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000f6e:	4a9c      	ldr	r2, [pc, #624]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000f70:	f043 0302 	orr.w	r3, r3, #2
70000f74:	f8c2 3144 	str.w	r3, [r2, #324]	@ 0x144
70000f78:	4b99      	ldr	r3, [pc, #612]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000f7a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
70000f7e:	627b      	str	r3, [r7, #36]	@ 0x24
70000f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOB_CLK_ENABLE();
70000f82:	4b97      	ldr	r3, [pc, #604]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000f84:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000f88:	4a95      	ldr	r2, [pc, #596]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000f8a:	f043 0302 	orr.w	r3, r3, #2
70000f8e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000f92:	4b93      	ldr	r3, [pc, #588]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000f94:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000f98:	623b      	str	r3, [r7, #32]
70000f9a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOG_CLK_ENABLE();
70000f9c:	4b90      	ldr	r3, [pc, #576]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000f9e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000fa2:	4a8f      	ldr	r2, [pc, #572]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70000fa8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000fac:	4b8c      	ldr	r3, [pc, #560]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fae:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000fb2:	61fb      	str	r3, [r7, #28]
70000fb4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
70000fb6:	4b8a      	ldr	r3, [pc, #552]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fb8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000fbc:	4a88      	ldr	r2, [pc, #544]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fbe:	f043 0310 	orr.w	r3, r3, #16
70000fc2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000fc6:	4b86      	ldr	r3, [pc, #536]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fc8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000fcc:	61bb      	str	r3, [r7, #24]
70000fce:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
70000fd0:	4b83      	ldr	r3, [pc, #524]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fd2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000fd6:	4a82      	ldr	r2, [pc, #520]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fd8:	f043 0301 	orr.w	r3, r3, #1
70000fdc:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000fe0:	4b7f      	ldr	r3, [pc, #508]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fe2:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000fe6:	617b      	str	r3, [r7, #20]
70000fe8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
70000fea:	4b7d      	ldr	r3, [pc, #500]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000fec:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70000ff0:	4a7b      	ldr	r2, [pc, #492]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000ff2:	f043 0320 	orr.w	r3, r3, #32
70000ff6:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70000ffa:	4b79      	ldr	r3, [pc, #484]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70000ffc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001000:	613b      	str	r3, [r7, #16]
70001002:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
70001004:	4b76      	ldr	r3, [pc, #472]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70001006:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000100a:	4a75      	ldr	r2, [pc, #468]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
7000100c:	f043 0308 	orr.w	r3, r3, #8
70001010:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001014:	4b72      	ldr	r3, [pc, #456]	@ (700011e0 <HAL_LTDC_MspInit+0x2c8>)
70001016:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000101a:	60fb      	str	r3, [r7, #12]
7000101c:	68fb      	ldr	r3, [r7, #12]
    PB13     ------> LTDC_G4
    PA6     ------> LTDC_B7
    PF14     ------> LTDC_G0
    PB10     ------> LTDC_G7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_13;
7000101e:	f242 0320 	movw	r3, #8224	@ 0x2020
70001022:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001026:	2302      	movs	r3, #2
70001028:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000102c:	2300      	movs	r3, #0
7000102e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001032:	2300      	movs	r3, #0
70001034:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_LTDC;
70001038:	230a      	movs	r3, #10
7000103a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
7000103e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001042:	4619      	mov	r1, r3
70001044:	4867      	ldr	r0, [pc, #412]	@ (700011e4 <HAL_LTDC_MspInit+0x2cc>)
70001046:	f001 ff4b 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_14
7000104a:	f246 0307 	movw	r3, #24583	@ 0x6007
7000104e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001052:	2302      	movs	r3, #2
70001054:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001058:	2300      	movs	r3, #0
7000105a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000105e:	2300      	movs	r3, #0
70001060:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
70001064:	230d      	movs	r3, #13
70001066:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
7000106a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000106e:	4619      	mov	r1, r3
70001070:	485d      	ldr	r0, [pc, #372]	@ (700011e8 <HAL_LTDC_MspInit+0x2d0>)
70001072:	f001 ff35 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_12|GPIO_PIN_11
70001076:	f641 4318 	movw	r3, #7192	@ 0x1c18
7000107a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000107e:	2302      	movs	r3, #2
70001080:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001084:	2300      	movs	r3, #0
70001086:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000108a:	2300      	movs	r3, #0
7000108c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
70001090:	230d      	movs	r3, #13
70001092:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
70001096:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000109a:	4619      	mov	r1, r3
7000109c:	4851      	ldr	r0, [pc, #324]	@ (700011e4 <HAL_LTDC_MspInit+0x2cc>)
7000109e:	f001 ff1f 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
700010a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
700010a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700010aa:	2302      	movs	r3, #2
700010ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700010b0:	2300      	movs	r3, #0
700010b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700010b6:	2300      	movs	r3, #0
700010b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF11_LTDC;
700010bc:	230b      	movs	r3, #11
700010be:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
700010c2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700010c6:	4619      	mov	r1, r3
700010c8:	4848      	ldr	r0, [pc, #288]	@ (700011ec <HAL_LTDC_MspInit+0x2d4>)
700010ca:	f001 ff09 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_15
700010ce:	f649 1303 	movw	r3, #39171	@ 0x9903
700010d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700010d6:	2302      	movs	r3, #2
700010d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700010dc:	2300      	movs	r3, #0
700010de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700010e2:	2300      	movs	r3, #0
700010e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
700010e8:	230d      	movs	r3, #13
700010ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
700010ee:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700010f2:	4619      	mov	r1, r3
700010f4:	483e      	ldr	r0, [pc, #248]	@ (700011f0 <HAL_LTDC_MspInit+0x2d8>)
700010f6:	f001 fef3 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
700010fa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
700010fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001102:	2302      	movs	r3, #2
70001104:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001108:	2300      	movs	r3, #0
7000110a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000110e:	2300      	movs	r3, #0
70001110:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
70001114:	230e      	movs	r3, #14
70001116:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
7000111a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000111e:	4619      	mov	r1, r3
70001120:	4833      	ldr	r0, [pc, #204]	@ (700011f0 <HAL_LTDC_MspInit+0x2d8>)
70001122:	f001 fedd 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
70001126:	f44f 4342 	mov.w	r3, #49664	@ 0xc200
7000112a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000112e:	2302      	movs	r3, #2
70001130:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001134:	2300      	movs	r3, #0
70001136:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000113a:	2300      	movs	r3, #0
7000113c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF13_LTDC;
70001140:	230d      	movs	r3, #13
70001142:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70001146:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000114a:	4619      	mov	r1, r3
7000114c:	4829      	ldr	r0, [pc, #164]	@ (700011f4 <HAL_LTDC_MspInit+0x2dc>)
7000114e:	f001 fec7 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
70001152:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
70001156:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000115a:	2302      	movs	r3, #2
7000115c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001160:	2300      	movs	r3, #0
70001162:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001166:	2300      	movs	r3, #0
70001168:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
7000116c:	230e      	movs	r3, #14
7000116e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70001172:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001176:	4619      	mov	r1, r3
70001178:	481e      	ldr	r0, [pc, #120]	@ (700011f4 <HAL_LTDC_MspInit+0x2dc>)
7000117a:	f001 feb1 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
7000117e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70001182:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001186:	2302      	movs	r3, #2
70001188:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000118c:	2300      	movs	r3, #0
7000118e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001192:	2300      	movs	r3, #0
70001194:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
70001198:	230e      	movs	r3, #14
7000119a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
7000119e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700011a2:	4619      	mov	r1, r3
700011a4:	4814      	ldr	r0, [pc, #80]	@ (700011f8 <HAL_LTDC_MspInit+0x2e0>)
700011a6:	f001 fe9b 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
700011aa:	2340      	movs	r3, #64	@ 0x40
700011ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700011b0:	2302      	movs	r3, #2
700011b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700011b6:	2300      	movs	r3, #0
700011b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700011bc:	2300      	movs	r3, #0
700011be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF12_LTDC;
700011c2:	230c      	movs	r3, #12
700011c4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
700011c8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700011cc:	4619      	mov	r1, r3
700011ce:	4808      	ldr	r0, [pc, #32]	@ (700011f0 <HAL_LTDC_MspInit+0x2d8>)
700011d0:	f001 fe86 	bl	70002ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
700011d4:	bf00      	nop
700011d6:	37c0      	adds	r7, #192	@ 0xc0
700011d8:	46bd      	mov	sp, r7
700011da:	bd80      	pop	{r7, pc}
700011dc:	50001000 	.word	0x50001000
700011e0:	58024400 	.word	0x58024400
700011e4:	58020400 	.word	0x58020400
700011e8:	58021800 	.word	0x58021800
700011ec:	58021000 	.word	0x58021000
700011f0:	58020000 	.word	0x58020000
700011f4:	58021400 	.word	0x58021400
700011f8:	58020c00 	.word	0x58020c00

700011fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
700011fc:	b580      	push	{r7, lr}
700011fe:	b084      	sub	sp, #16
70001200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
70001202:	f000 f891 	bl	70001328 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
70001206:	4b47      	ldr	r3, [pc, #284]	@ (70001324 <main+0x128>)
70001208:	695b      	ldr	r3, [r3, #20]
7000120a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000120e:	2b00      	cmp	r3, #0
70001210:	d11b      	bne.n	7000124a <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
70001212:	f3bf 8f4f 	dsb	sy
}
70001216:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001218:	f3bf 8f6f 	isb	sy
}
7000121c:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
7000121e:	4b41      	ldr	r3, [pc, #260]	@ (70001324 <main+0x128>)
70001220:	2200      	movs	r2, #0
70001222:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
70001226:	f3bf 8f4f 	dsb	sy
}
7000122a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000122c:	f3bf 8f6f 	isb	sy
}
70001230:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
70001232:	4b3c      	ldr	r3, [pc, #240]	@ (70001324 <main+0x128>)
70001234:	695b      	ldr	r3, [r3, #20]
70001236:	4a3b      	ldr	r2, [pc, #236]	@ (70001324 <main+0x128>)
70001238:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
7000123c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
7000123e:	f3bf 8f4f 	dsb	sy
}
70001242:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70001244:	f3bf 8f6f 	isb	sy
}
70001248:	e000      	b.n	7000124c <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
7000124a:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
7000124c:	4b35      	ldr	r3, [pc, #212]	@ (70001324 <main+0x128>)
7000124e:	695b      	ldr	r3, [r3, #20]
70001250:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70001254:	2b00      	cmp	r3, #0
70001256:	d138      	bne.n	700012ca <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
70001258:	4b32      	ldr	r3, [pc, #200]	@ (70001324 <main+0x128>)
7000125a:	2200      	movs	r2, #0
7000125c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
70001260:	f3bf 8f4f 	dsb	sy
}
70001264:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
70001266:	4b2f      	ldr	r3, [pc, #188]	@ (70001324 <main+0x128>)
70001268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
7000126c:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
7000126e:	68fb      	ldr	r3, [r7, #12]
70001270:	0b5b      	lsrs	r3, r3, #13
70001272:	f3c3 030e 	ubfx	r3, r3, #0, #15
70001276:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
70001278:	68fb      	ldr	r3, [r7, #12]
7000127a:	08db      	lsrs	r3, r3, #3
7000127c:	f3c3 0309 	ubfx	r3, r3, #0, #10
70001280:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
70001282:	68bb      	ldr	r3, [r7, #8]
70001284:	015a      	lsls	r2, r3, #5
70001286:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
7000128a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
7000128c:	687a      	ldr	r2, [r7, #4]
7000128e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
70001290:	4924      	ldr	r1, [pc, #144]	@ (70001324 <main+0x128>)
70001292:	4313      	orrs	r3, r2
70001294:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
70001298:	687b      	ldr	r3, [r7, #4]
7000129a:	1e5a      	subs	r2, r3, #1
7000129c:	607a      	str	r2, [r7, #4]
7000129e:	2b00      	cmp	r3, #0
700012a0:	d1ef      	bne.n	70001282 <main+0x86>
    } while(sets-- != 0U);
700012a2:	68bb      	ldr	r3, [r7, #8]
700012a4:	1e5a      	subs	r2, r3, #1
700012a6:	60ba      	str	r2, [r7, #8]
700012a8:	2b00      	cmp	r3, #0
700012aa:	d1e5      	bne.n	70001278 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
700012ac:	f3bf 8f4f 	dsb	sy
}
700012b0:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
700012b2:	4b1c      	ldr	r3, [pc, #112]	@ (70001324 <main+0x128>)
700012b4:	695b      	ldr	r3, [r3, #20]
700012b6:	4a1b      	ldr	r2, [pc, #108]	@ (70001324 <main+0x128>)
700012b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700012bc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
700012be:	f3bf 8f4f 	dsb	sy
}
700012c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700012c4:	f3bf 8f6f 	isb	sy
}
700012c8:	e000      	b.n	700012cc <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
700012ca:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Update SystemCoreClock variable according to RCC registers values. */
  SystemCoreClockUpdate();
700012cc:	f000 fd08 	bl	70001ce0 <SystemCoreClockUpdate>

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
700012d0:	f001 f867 	bl	700023a2 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
700012d4:	f7ff fb80 	bl	700009d8 <MX_GPIO_Init>
  MX_UART4_Init();
700012d8:	f000 fe3a 	bl	70001f50 <MX_UART4_Init>
  MX_DCMIPP_Init();
700012dc:	f7ff fa46 	bl	7000076c <MX_DCMIPP_Init>
  MX_FLASH_Init();
700012e0:	f7ff fb40 	bl	70000964 <MX_FLASH_Init>
  MX_I2C1_Init();
700012e4:	f7ff fc3c 	bl	70000b60 <MX_I2C1_Init>
  MX_I2C2_Init();
700012e8:	f7ff fc7a 	bl	70000be0 <MX_I2C2_Init>
  MX_LTDC_Init();
700012ec:	f7ff fd62 	bl	70000db4 <MX_LTDC_Init>
  MX_SPI2_Init();
700012f0:	f000 f978 	bl	700015e4 <MX_SPI2_Init>
  MX_SPI4_Init();
700012f4:	f000 f9cc 	bl	70001690 <MX_SPI4_Init>
  MX_SPI5_Init();
700012f8:	f000 fa20 	bl	7000173c <MX_SPI5_Init>
  MX_UART7_Init();
700012fc:	f000 fe74 	bl	70001fe8 <MX_UART7_Init>
  MX_USART1_UART_Init();
70001300:	f000 fec0 	bl	70002084 <MX_USART1_UART_Init>
  MX_SBS_Init();
70001304:	f000 f8a6 	bl	70001454 <MX_SBS_Init>
  MX_SDMMC1_SD_Init();
70001308:	f000 f8ac 	bl	70001464 <MX_SDMMC1_SD_Init>
  /* USER CODE BEGIN 2 */
  std_cio_init();
7000130c:	f008 fd92 	bl	70009e34 <std_cio_init>

  //sd_card_erase_t();
  //sd_card_single_block_t();

  std_heap_stack_info();
70001310:	f008 fdca 	bl	70009ea8 <std_heap_stack_info>

  perfc_init(true);
70001314:	2001      	movs	r0, #1
70001316:	f009 f8bf 	bl	7000a498 <perfc_init>
  perf_counter_example_r7();
7000131a:	f008 fe29 	bl	70009f70 <perf_counter_example_r7>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
7000131e:	bf00      	nop
70001320:	e7fd      	b.n	7000131e <main+0x122>
70001322:	bf00      	nop
70001324:	e000ed00 	.word	0xe000ed00

70001328 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

static void MPU_Config(void)
{
70001328:	b580      	push	{r7, lr}
7000132a:	b086      	sub	sp, #24
7000132c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
7000132e:	1d3b      	adds	r3, r7, #4
70001330:	2200      	movs	r2, #0
70001332:	601a      	str	r2, [r3, #0]
70001334:	605a      	str	r2, [r3, #4]
70001336:	609a      	str	r2, [r3, #8]
70001338:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
7000133a:	f001 f9d1 	bl	700026e0 <HAL_MPU_Disable>

  /* Disables all MPU regions */
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
7000133e:	2300      	movs	r3, #0
70001340:	75fb      	strb	r3, [r7, #23]
70001342:	e006      	b.n	70001352 <MPU_Config+0x2a>
  {
    HAL_MPU_DisableRegion(i);
70001344:	7dfb      	ldrb	r3, [r7, #23]
70001346:	4618      	mov	r0, r3
70001348:	f001 f9e8 	bl	7000271c <HAL_MPU_DisableRegion>
  for(uint8_t i=0; i<__MPU_REGIONCOUNT; i++)
7000134c:	7dfb      	ldrb	r3, [r7, #23]
7000134e:	3301      	adds	r3, #1
70001350:	75fb      	strb	r3, [r7, #23]
70001352:	7dfb      	ldrb	r3, [r7, #23]
70001354:	2b0f      	cmp	r3, #15
70001356:	d9f5      	bls.n	70001344 <MPU_Config+0x1c>
  }

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
70001358:	2301      	movs	r3, #1
7000135a:	713b      	strb	r3, [r7, #4]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
7000135c:	2300      	movs	r3, #0
7000135e:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x0;
70001360:	2300      	movs	r3, #0
70001362:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
70001364:	231f      	movs	r3, #31
70001366:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x87;
70001368:	2387      	movs	r3, #135	@ 0x87
7000136a:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
7000136c:	2300      	movs	r3, #0
7000136e:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
70001370:	2300      	movs	r3, #0
70001372:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
70001374:	2301      	movs	r3, #1
70001376:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
70001378:	2301      	movs	r3, #1
7000137a:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
7000137c:	2300      	movs	r3, #0
7000137e:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
70001380:	2300      	movs	r3, #0
70001382:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001384:	1d3b      	adds	r3, r7, #4
70001386:	4618      	mov	r0, r3
70001388:	f001 f9de 	bl	70002748 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
7000138c:	2301      	movs	r3, #1
7000138e:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x70000000;
70001390:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
70001394:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64MB;
70001396:	2319      	movs	r3, #25
70001398:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x0;
7000139a:	2300      	movs	r3, #0
7000139c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
7000139e:	2301      	movs	r3, #1
700013a0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
700013a2:	2303      	movs	r3, #3
700013a4:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
700013a6:	2300      	movs	r3, #0
700013a8:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
700013aa:	2300      	movs	r3, #0
700013ac:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
700013ae:	2301      	movs	r3, #1
700013b0:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
700013b2:	2301      	movs	r3, #1
700013b4:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700013b6:	1d3b      	adds	r3, r7, #4
700013b8:	4618      	mov	r0, r3
700013ba:	f001 f9c5 	bl	70002748 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
700013be:	2302      	movs	r3, #2
700013c0:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x90000000;
700013c2:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
700013c6:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
700013c8:	2318      	movs	r3, #24
700013ca:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
700013cc:	2301      	movs	r3, #1
700013ce:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
700013d0:	2300      	movs	r3, #0
700013d2:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
700013d4:	2300      	movs	r3, #0
700013d6:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700013d8:	1d3b      	adds	r3, r7, #4
700013da:	4618      	mov	r0, r3
700013dc:	f001 f9b4 	bl	70002748 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
700013e0:	2303      	movs	r3, #3
700013e2:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x20000000;
700013e4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
700013e8:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64KB;
700013ea:	230f      	movs	r3, #15
700013ec:	733b      	strb	r3, [r7, #12]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
700013ee:	1d3b      	adds	r3, r7, #4
700013f0:	4618      	mov	r0, r3
700013f2:	f001 f9a9 	bl	70002748 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
700013f6:	2304      	movs	r3, #4
700013f8:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x24000000;
700013fa:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
700013fe:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
70001400:	2312      	movs	r3, #18
70001402:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
70001404:	2300      	movs	r3, #0
70001406:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
70001408:	2301      	movs	r3, #1
7000140a:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
7000140c:	2301      	movs	r3, #1
7000140e:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
70001410:	2301      	movs	r3, #1
70001412:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001414:	1d3b      	adds	r3, r7, #4
70001416:	4618      	mov	r0, r3
70001418:	f001 f996 	bl	70002748 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER5;
7000141c:	2305      	movs	r3, #5
7000141e:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x30000000;
70001420:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
70001424:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
70001426:	230e      	movs	r3, #14
70001428:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
7000142a:	2300      	movs	r3, #0
7000142c:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
7000142e:	2300      	movs	r3, #0
70001430:	74fb      	strb	r3, [r7, #19]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
70001432:	1d3b      	adds	r3, r7, #4
70001434:	4618      	mov	r0, r3
70001436:	f001 f987 	bl	70002748 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
7000143a:	2004      	movs	r0, #4
7000143c:	f001 f92e 	bl	7000269c <HAL_MPU_Enable>

}
70001440:	bf00      	nop
70001442:	3718      	adds	r7, #24
70001444:	46bd      	mov	sp, r7
70001446:	bd80      	pop	{r7, pc}

70001448 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
70001448:	b480      	push	{r7}
7000144a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
7000144c:	b672      	cpsid	i
}
7000144e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
70001450:	bf00      	nop
70001452:	e7fd      	b.n	70001450 <Error_Handler+0x8>

70001454 <MX_SBS_Init>:

/* USER CODE END 0 */

/* SBS init function */
void MX_SBS_Init(void)
{
70001454:	b480      	push	{r7}
70001456:	af00      	add	r7, sp, #0
  /* USER CODE END SBS_Init 1 */
  /* USER CODE BEGIN SBS_Init 2 */

  /* USER CODE END SBS_Init 2 */

}
70001458:	bf00      	nop
7000145a:	46bd      	mov	sp, r7
7000145c:	f85d 7b04 	ldr.w	r7, [sp], #4
70001460:	4770      	bx	lr
	...

70001464 <MX_SDMMC1_SD_Init>:
SD_HandleTypeDef hsd1;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
70001464:	b580      	push	{r7, lr}
70001466:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
70001468:	4b0e      	ldr	r3, [pc, #56]	@ (700014a4 <MX_SDMMC1_SD_Init+0x40>)
7000146a:	4a0f      	ldr	r2, [pc, #60]	@ (700014a8 <MX_SDMMC1_SD_Init+0x44>)
7000146c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
7000146e:	4b0d      	ldr	r3, [pc, #52]	@ (700014a4 <MX_SDMMC1_SD_Init+0x40>)
70001470:	2200      	movs	r2, #0
70001472:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
70001474:	4b0b      	ldr	r3, [pc, #44]	@ (700014a4 <MX_SDMMC1_SD_Init+0x40>)
70001476:	2200      	movs	r2, #0
70001478:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
7000147a:	4b0a      	ldr	r3, [pc, #40]	@ (700014a4 <MX_SDMMC1_SD_Init+0x40>)
7000147c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
70001480:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
70001482:	4b08      	ldr	r3, [pc, #32]	@ (700014a4 <MX_SDMMC1_SD_Init+0x40>)
70001484:	2200      	movs	r2, #0
70001486:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 4;
70001488:	4b06      	ldr	r3, [pc, #24]	@ (700014a4 <MX_SDMMC1_SD_Init+0x40>)
7000148a:	2204      	movs	r2, #4
7000148c:	615a      	str	r2, [r3, #20]
  if (HAL_SD_Init(&hsd1) != HAL_OK)
7000148e:	4805      	ldr	r0, [pc, #20]	@ (700014a4 <MX_SDMMC1_SD_Init+0x40>)
70001490:	f005 fdd4 	bl	7000703c <HAL_SD_Init>
70001494:	4603      	mov	r3, r0
70001496:	2b00      	cmp	r3, #0
70001498:	d001      	beq.n	7000149e <MX_SDMMC1_SD_Init+0x3a>
  {
    Error_Handler();
7000149a:	f7ff ffd5 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
7000149e:	bf00      	nop
700014a0:	bd80      	pop	{r7, pc}
700014a2:	bf00      	nop
700014a4:	240008e8 	.word	0x240008e8
700014a8:	52007000 	.word	0x52007000

700014ac <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
700014ac:	b580      	push	{r7, lr}
700014ae:	b0ac      	sub	sp, #176	@ 0xb0
700014b0:	af00      	add	r7, sp, #0
700014b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
700014b4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
700014b8:	2200      	movs	r2, #0
700014ba:	601a      	str	r2, [r3, #0]
700014bc:	605a      	str	r2, [r3, #4]
700014be:	609a      	str	r2, [r3, #8]
700014c0:	60da      	str	r2, [r3, #12]
700014c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
700014c4:	f107 0318 	add.w	r3, r7, #24
700014c8:	2284      	movs	r2, #132	@ 0x84
700014ca:	2100      	movs	r1, #0
700014cc:	4618      	mov	r0, r3
700014ce:	f009 fd42 	bl	7000af56 <memset>
  if(sdHandle->Instance==SDMMC1)
700014d2:	687b      	ldr	r3, [r7, #4]
700014d4:	681b      	ldr	r3, [r3, #0]
700014d6:	4a3f      	ldr	r2, [pc, #252]	@ (700015d4 <HAL_SD_MspInit+0x128>)
700014d8:	4293      	cmp	r3, r2
700014da:	d176      	bne.n	700015ca <HAL_SD_MspInit+0x11e>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC12;
700014dc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
700014e0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc12ClockSelection = RCC_SDMMC12CLKSOURCE_PLL2S;
700014e2:	2300      	movs	r3, #0
700014e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700014e6:	f107 0318 	add.w	r3, r7, #24
700014ea:	4618      	mov	r0, r3
700014ec:	f003 fb16 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
700014f0:	4603      	mov	r3, r0
700014f2:	2b00      	cmp	r3, #0
700014f4:	d001      	beq.n	700014fa <HAL_SD_MspInit+0x4e>
    {
      Error_Handler();
700014f6:	f7ff ffa7 	bl	70001448 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
700014fa:	4b37      	ldr	r3, [pc, #220]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
700014fc:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70001500:	4a35      	ldr	r2, [pc, #212]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
70001502:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70001506:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
7000150a:	4b33      	ldr	r3, [pc, #204]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
7000150c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
70001510:	617b      	str	r3, [r7, #20]
70001512:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
70001514:	4b30      	ldr	r3, [pc, #192]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
70001516:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000151a:	4a2f      	ldr	r2, [pc, #188]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
7000151c:	f043 0308 	orr.w	r3, r3, #8
70001520:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001524:	4b2c      	ldr	r3, [pc, #176]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
70001526:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000152a:	613b      	str	r3, [r7, #16]
7000152c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
7000152e:	4b2a      	ldr	r3, [pc, #168]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
70001530:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001534:	4a28      	ldr	r2, [pc, #160]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
70001536:	f043 0304 	orr.w	r3, r3, #4
7000153a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000153e:	4b26      	ldr	r3, [pc, #152]	@ (700015d8 <HAL_SD_MspInit+0x12c>)
70001540:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001544:	60fb      	str	r3, [r7, #12]
70001546:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
70001548:	2304      	movs	r3, #4
7000154a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000154e:	2302      	movs	r3, #2
70001550:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001554:	2300      	movs	r3, #0
70001556:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
7000155a:	2303      	movs	r3, #3
7000155c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC1;
70001560:	230b      	movs	r3, #11
70001562:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
70001566:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
7000156a:	4619      	mov	r1, r3
7000156c:	481b      	ldr	r0, [pc, #108]	@ (700015dc <HAL_SD_MspInit+0x130>)
7000156e:	f001 fcb7 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
70001572:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70001576:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000157a:	2302      	movs	r3, #2
7000157c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001580:	2300      	movs	r3, #0
70001582:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
70001586:	2303      	movs	r3, #3
70001588:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
7000158c:	230c      	movs	r3, #12
7000158e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
70001592:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
70001596:	4619      	mov	r1, r3
70001598:	4811      	ldr	r0, [pc, #68]	@ (700015e0 <HAL_SD_MspInit+0x134>)
7000159a:	f001 fca1 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9;
7000159e:	f44f 53d8 	mov.w	r3, #6912	@ 0x1b00
700015a2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700015a6:	2302      	movs	r3, #2
700015a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700015ac:	2300      	movs	r3, #0
700015ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
700015b2:	2303      	movs	r3, #3
700015b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC1;
700015b8:	230b      	movs	r3, #11
700015ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
700015be:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
700015c2:	4619      	mov	r1, r3
700015c4:	4806      	ldr	r0, [pc, #24]	@ (700015e0 <HAL_SD_MspInit+0x134>)
700015c6:	f001 fc8b 	bl	70002ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
700015ca:	bf00      	nop
700015cc:	37b0      	adds	r7, #176	@ 0xb0
700015ce:	46bd      	mov	sp, r7
700015d0:	bd80      	pop	{r7, pc}
700015d2:	bf00      	nop
700015d4:	52007000 	.word	0x52007000
700015d8:	58024400 	.word	0x58024400
700015dc:	58020c00 	.word	0x58020c00
700015e0:	58020800 	.word	0x58020800

700015e4 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi4;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
700015e4:	b580      	push	{r7, lr}
700015e6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
700015e8:	4b27      	ldr	r3, [pc, #156]	@ (70001688 <MX_SPI2_Init+0xa4>)
700015ea:	4a28      	ldr	r2, [pc, #160]	@ (7000168c <MX_SPI2_Init+0xa8>)
700015ec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
700015ee:	4b26      	ldr	r3, [pc, #152]	@ (70001688 <MX_SPI2_Init+0xa4>)
700015f0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
700015f4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
700015f6:	4b24      	ldr	r3, [pc, #144]	@ (70001688 <MX_SPI2_Init+0xa4>)
700015f8:	2200      	movs	r2, #0
700015fa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
700015fc:	4b22      	ldr	r3, [pc, #136]	@ (70001688 <MX_SPI2_Init+0xa4>)
700015fe:	2203      	movs	r2, #3
70001600:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
70001602:	4b21      	ldr	r3, [pc, #132]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001604:	2200      	movs	r2, #0
70001606:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
70001608:	4b1f      	ldr	r3, [pc, #124]	@ (70001688 <MX_SPI2_Init+0xa4>)
7000160a:	2200      	movs	r2, #0
7000160c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
7000160e:	4b1e      	ldr	r3, [pc, #120]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001610:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
70001614:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
70001616:	4b1c      	ldr	r3, [pc, #112]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001618:	2200      	movs	r2, #0
7000161a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
7000161c:	4b1a      	ldr	r3, [pc, #104]	@ (70001688 <MX_SPI2_Init+0xa4>)
7000161e:	2200      	movs	r2, #0
70001620:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
70001622:	4b19      	ldr	r3, [pc, #100]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001624:	2200      	movs	r2, #0
70001626:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
70001628:	4b17      	ldr	r3, [pc, #92]	@ (70001688 <MX_SPI2_Init+0xa4>)
7000162a:	2200      	movs	r2, #0
7000162c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
7000162e:	4b16      	ldr	r3, [pc, #88]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001630:	2207      	movs	r2, #7
70001632:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
70001634:	4b14      	ldr	r3, [pc, #80]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001636:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
7000163a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
7000163c:	4b12      	ldr	r3, [pc, #72]	@ (70001688 <MX_SPI2_Init+0xa4>)
7000163e:	2200      	movs	r2, #0
70001640:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
70001642:	4b11      	ldr	r3, [pc, #68]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001644:	2200      	movs	r2, #0
70001646:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
70001648:	4b0f      	ldr	r3, [pc, #60]	@ (70001688 <MX_SPI2_Init+0xa4>)
7000164a:	2200      	movs	r2, #0
7000164c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
7000164e:	4b0e      	ldr	r3, [pc, #56]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001650:	2200      	movs	r2, #0
70001652:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
70001654:	4b0c      	ldr	r3, [pc, #48]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001656:	2200      	movs	r2, #0
70001658:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
7000165a:	4b0b      	ldr	r3, [pc, #44]	@ (70001688 <MX_SPI2_Init+0xa4>)
7000165c:	2200      	movs	r2, #0
7000165e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
70001660:	4b09      	ldr	r3, [pc, #36]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001662:	2200      	movs	r2, #0
70001664:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
70001666:	4b08      	ldr	r3, [pc, #32]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001668:	2200      	movs	r2, #0
7000166a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
7000166c:	4b06      	ldr	r3, [pc, #24]	@ (70001688 <MX_SPI2_Init+0xa4>)
7000166e:	2200      	movs	r2, #0
70001670:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
70001672:	4805      	ldr	r0, [pc, #20]	@ (70001688 <MX_SPI2_Init+0xa4>)
70001674:	f006 fd4c 	bl	70008110 <HAL_SPI_Init>
70001678:	4603      	mov	r3, r0
7000167a:	2b00      	cmp	r3, #0
7000167c:	d001      	beq.n	70001682 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
7000167e:	f7ff fee3 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
70001682:	bf00      	nop
70001684:	bd80      	pop	{r7, pc}
70001686:	bf00      	nop
70001688:	24000964 	.word	0x24000964
7000168c:	40003800 	.word	0x40003800

70001690 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
70001690:	b580      	push	{r7, lr}
70001692:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
70001694:	4b27      	ldr	r3, [pc, #156]	@ (70001734 <MX_SPI4_Init+0xa4>)
70001696:	4a28      	ldr	r2, [pc, #160]	@ (70001738 <MX_SPI4_Init+0xa8>)
70001698:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
7000169a:	4b26      	ldr	r3, [pc, #152]	@ (70001734 <MX_SPI4_Init+0xa4>)
7000169c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
700016a0:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
700016a2:	4b24      	ldr	r3, [pc, #144]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016a4:	2200      	movs	r2, #0
700016a6:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
700016a8:	4b22      	ldr	r3, [pc, #136]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016aa:	2203      	movs	r2, #3
700016ac:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
700016ae:	4b21      	ldr	r3, [pc, #132]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016b0:	2200      	movs	r2, #0
700016b2:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
700016b4:	4b1f      	ldr	r3, [pc, #124]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016b6:	2200      	movs	r2, #0
700016b8:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
700016ba:	4b1e      	ldr	r3, [pc, #120]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016bc:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
700016c0:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
700016c2:	4b1c      	ldr	r3, [pc, #112]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016c4:	2200      	movs	r2, #0
700016c6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
700016c8:	4b1a      	ldr	r3, [pc, #104]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016ca:	2200      	movs	r2, #0
700016cc:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
700016ce:	4b19      	ldr	r3, [pc, #100]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016d0:	2200      	movs	r2, #0
700016d2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
700016d4:	4b17      	ldr	r3, [pc, #92]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016d6:	2200      	movs	r2, #0
700016d8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x7;
700016da:	4b16      	ldr	r3, [pc, #88]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016dc:	2207      	movs	r2, #7
700016de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
700016e0:	4b14      	ldr	r3, [pc, #80]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
700016e6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
700016e8:	4b12      	ldr	r3, [pc, #72]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016ea:	2200      	movs	r2, #0
700016ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
700016ee:	4b11      	ldr	r3, [pc, #68]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016f0:	2200      	movs	r2, #0
700016f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
700016f4:	4b0f      	ldr	r3, [pc, #60]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016f6:	2200      	movs	r2, #0
700016f8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
700016fa:	4b0e      	ldr	r3, [pc, #56]	@ (70001734 <MX_SPI4_Init+0xa4>)
700016fc:	2200      	movs	r2, #0
700016fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
70001700:	4b0c      	ldr	r3, [pc, #48]	@ (70001734 <MX_SPI4_Init+0xa4>)
70001702:	2200      	movs	r2, #0
70001704:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
70001706:	4b0b      	ldr	r3, [pc, #44]	@ (70001734 <MX_SPI4_Init+0xa4>)
70001708:	2200      	movs	r2, #0
7000170a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
7000170c:	4b09      	ldr	r3, [pc, #36]	@ (70001734 <MX_SPI4_Init+0xa4>)
7000170e:	2200      	movs	r2, #0
70001710:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi4.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
70001712:	4b08      	ldr	r3, [pc, #32]	@ (70001734 <MX_SPI4_Init+0xa4>)
70001714:	2200      	movs	r2, #0
70001716:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi4.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
70001718:	4b06      	ldr	r3, [pc, #24]	@ (70001734 <MX_SPI4_Init+0xa4>)
7000171a:	2200      	movs	r2, #0
7000171c:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
7000171e:	4805      	ldr	r0, [pc, #20]	@ (70001734 <MX_SPI4_Init+0xa4>)
70001720:	f006 fcf6 	bl	70008110 <HAL_SPI_Init>
70001724:	4603      	mov	r3, r0
70001726:	2b00      	cmp	r3, #0
70001728:	d001      	beq.n	7000172e <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
7000172a:	f7ff fe8d 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
7000172e:	bf00      	nop
70001730:	bd80      	pop	{r7, pc}
70001732:	bf00      	nop
70001734:	240009f4 	.word	0x240009f4
70001738:	42003400 	.word	0x42003400

7000173c <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
7000173c:	b580      	push	{r7, lr}
7000173e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
70001740:	4b27      	ldr	r3, [pc, #156]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001742:	4a28      	ldr	r2, [pc, #160]	@ (700017e4 <MX_SPI5_Init+0xa8>)
70001744:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
70001746:	4b26      	ldr	r3, [pc, #152]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001748:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
7000174c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
7000174e:	4b24      	ldr	r3, [pc, #144]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001750:	2200      	movs	r2, #0
70001752:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_4BIT;
70001754:	4b22      	ldr	r3, [pc, #136]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001756:	2203      	movs	r2, #3
70001758:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
7000175a:	4b21      	ldr	r3, [pc, #132]	@ (700017e0 <MX_SPI5_Init+0xa4>)
7000175c:	2200      	movs	r2, #0
7000175e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
70001760:	4b1f      	ldr	r3, [pc, #124]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001762:	2200      	movs	r2, #0
70001764:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
70001766:	4b1e      	ldr	r3, [pc, #120]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001768:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
7000176c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
7000176e:	4b1c      	ldr	r3, [pc, #112]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001770:	2200      	movs	r2, #0
70001772:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
70001774:	4b1a      	ldr	r3, [pc, #104]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001776:	2200      	movs	r2, #0
70001778:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
7000177a:	4b19      	ldr	r3, [pc, #100]	@ (700017e0 <MX_SPI5_Init+0xa4>)
7000177c:	2200      	movs	r2, #0
7000177e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
70001780:	4b17      	ldr	r3, [pc, #92]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001782:	2200      	movs	r2, #0
70001784:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x7;
70001786:	4b16      	ldr	r3, [pc, #88]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001788:	2207      	movs	r2, #7
7000178a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
7000178c:	4b14      	ldr	r3, [pc, #80]	@ (700017e0 <MX_SPI5_Init+0xa4>)
7000178e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
70001792:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
70001794:	4b12      	ldr	r3, [pc, #72]	@ (700017e0 <MX_SPI5_Init+0xa4>)
70001796:	2200      	movs	r2, #0
70001798:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
7000179a:	4b11      	ldr	r3, [pc, #68]	@ (700017e0 <MX_SPI5_Init+0xa4>)
7000179c:	2200      	movs	r2, #0
7000179e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
700017a0:	4b0f      	ldr	r3, [pc, #60]	@ (700017e0 <MX_SPI5_Init+0xa4>)
700017a2:	2200      	movs	r2, #0
700017a4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
700017a6:	4b0e      	ldr	r3, [pc, #56]	@ (700017e0 <MX_SPI5_Init+0xa4>)
700017a8:	2200      	movs	r2, #0
700017aa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
700017ac:	4b0c      	ldr	r3, [pc, #48]	@ (700017e0 <MX_SPI5_Init+0xa4>)
700017ae:	2200      	movs	r2, #0
700017b0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
700017b2:	4b0b      	ldr	r3, [pc, #44]	@ (700017e0 <MX_SPI5_Init+0xa4>)
700017b4:	2200      	movs	r2, #0
700017b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
700017b8:	4b09      	ldr	r3, [pc, #36]	@ (700017e0 <MX_SPI5_Init+0xa4>)
700017ba:	2200      	movs	r2, #0
700017bc:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi5.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
700017be:	4b08      	ldr	r3, [pc, #32]	@ (700017e0 <MX_SPI5_Init+0xa4>)
700017c0:	2200      	movs	r2, #0
700017c2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi5.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
700017c4:	4b06      	ldr	r3, [pc, #24]	@ (700017e0 <MX_SPI5_Init+0xa4>)
700017c6:	2200      	movs	r2, #0
700017c8:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
700017ca:	4805      	ldr	r0, [pc, #20]	@ (700017e0 <MX_SPI5_Init+0xa4>)
700017cc:	f006 fca0 	bl	70008110 <HAL_SPI_Init>
700017d0:	4603      	mov	r3, r0
700017d2:	2b00      	cmp	r3, #0
700017d4:	d001      	beq.n	700017da <MX_SPI5_Init+0x9e>
  {
    Error_Handler();
700017d6:	f7ff fe37 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
700017da:	bf00      	nop
700017dc:	bd80      	pop	{r7, pc}
700017de:	bf00      	nop
700017e0:	24000a84 	.word	0x24000a84
700017e4:	42005000 	.word	0x42005000

700017e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
700017e8:	b580      	push	{r7, lr}
700017ea:	b0b0      	sub	sp, #192	@ 0xc0
700017ec:	af00      	add	r7, sp, #0
700017ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
700017f0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700017f4:	2200      	movs	r2, #0
700017f6:	601a      	str	r2, [r3, #0]
700017f8:	605a      	str	r2, [r3, #4]
700017fa:	609a      	str	r2, [r3, #8]
700017fc:	60da      	str	r2, [r3, #12]
700017fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70001800:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001804:	2284      	movs	r2, #132	@ 0x84
70001806:	2100      	movs	r1, #0
70001808:	4618      	mov	r0, r3
7000180a:	f009 fba4 	bl	7000af56 <memset>
  if(spiHandle->Instance==SPI2)
7000180e:	687b      	ldr	r3, [r7, #4]
70001810:	681b      	ldr	r3, [r3, #0]
70001812:	4a8b      	ldr	r2, [pc, #556]	@ (70001a40 <HAL_SPI_MspInit+0x258>)
70001814:	4293      	cmp	r3, r2
70001816:	d161      	bne.n	700018dc <HAL_SPI_MspInit+0xf4>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI23;
70001818:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
7000181c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi23ClockSelection = RCC_SPI23CLKSOURCE_PLL1Q;
7000181e:	2300      	movs	r3, #0
70001820:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70001824:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001828:	4618      	mov	r0, r3
7000182a:	f003 f977 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
7000182e:	4603      	mov	r3, r0
70001830:	2b00      	cmp	r3, #0
70001832:	d001      	beq.n	70001838 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
70001834:	f7ff fe08 	bl	70001448 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
70001838:	4b82      	ldr	r3, [pc, #520]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
7000183a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
7000183e:	4a81      	ldr	r2, [pc, #516]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001840:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
70001844:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70001848:	4b7e      	ldr	r3, [pc, #504]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
7000184a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
7000184e:	627b      	str	r3, [r7, #36]	@ 0x24
70001850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
70001852:	4b7c      	ldr	r3, [pc, #496]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001854:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001858:	4a7a      	ldr	r2, [pc, #488]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
7000185a:	f043 0308 	orr.w	r3, r3, #8
7000185e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001862:	4b78      	ldr	r3, [pc, #480]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001864:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001868:	623b      	str	r3, [r7, #32]
7000186a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
7000186c:	4b75      	ldr	r3, [pc, #468]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
7000186e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001872:	4a74      	ldr	r2, [pc, #464]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001874:	f043 0304 	orr.w	r3, r3, #4
70001878:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000187c:	4b71      	ldr	r3, [pc, #452]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
7000187e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001882:	61fb      	str	r3, [r7, #28]
70001884:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PD3     ------> SPI2_SCK
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
70001886:	2308      	movs	r3, #8
70001888:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000188c:	2302      	movs	r3, #2
7000188e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001892:	2300      	movs	r3, #0
70001894:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001898:	2300      	movs	r3, #0
7000189a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
7000189e:	2305      	movs	r3, #5
700018a0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
700018a4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700018a8:	4619      	mov	r1, r3
700018aa:	4867      	ldr	r0, [pc, #412]	@ (70001a48 <HAL_SPI_MspInit+0x260>)
700018ac:	f001 fb18 	bl	70002ee0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
700018b0:	230c      	movs	r3, #12
700018b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700018b6:	2302      	movs	r3, #2
700018b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700018bc:	2300      	movs	r3, #0
700018be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700018c2:	2300      	movs	r3, #0
700018c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
700018c8:	2305      	movs	r3, #5
700018ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
700018ce:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700018d2:	4619      	mov	r1, r3
700018d4:	485d      	ldr	r0, [pc, #372]	@ (70001a4c <HAL_SPI_MspInit+0x264>)
700018d6:	f001 fb03 	bl	70002ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
700018da:	e0ac      	b.n	70001a36 <HAL_SPI_MspInit+0x24e>
  else if(spiHandle->Instance==SPI4)
700018dc:	687b      	ldr	r3, [r7, #4]
700018de:	681b      	ldr	r3, [r3, #0]
700018e0:	4a5b      	ldr	r2, [pc, #364]	@ (70001a50 <HAL_SPI_MspInit+0x268>)
700018e2:	4293      	cmp	r3, r2
700018e4:	d140      	bne.n	70001968 <HAL_SPI_MspInit+0x180>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI45;
700018e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
700018ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PCLK2;
700018ec:	2300      	movs	r3, #0
700018ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700018f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700018f6:	4618      	mov	r0, r3
700018f8:	f003 f910 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
700018fc:	4603      	mov	r3, r0
700018fe:	2b00      	cmp	r3, #0
70001900:	d001      	beq.n	70001906 <HAL_SPI_MspInit+0x11e>
      Error_Handler();
70001902:	f7ff fda1 	bl	70001448 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
70001906:	4b4f      	ldr	r3, [pc, #316]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001908:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
7000190c:	4a4d      	ldr	r2, [pc, #308]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
7000190e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
70001912:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
70001916:	4b4b      	ldr	r3, [pc, #300]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001918:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
7000191c:	61bb      	str	r3, [r7, #24]
7000191e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
70001920:	4b48      	ldr	r3, [pc, #288]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001922:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001926:	4a47      	ldr	r2, [pc, #284]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001928:	f043 0310 	orr.w	r3, r3, #16
7000192c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70001930:	4b44      	ldr	r3, [pc, #272]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001932:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70001936:	617b      	str	r3, [r7, #20]
70001938:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_6|GPIO_PIN_12;
7000193a:	f44f 5341 	mov.w	r3, #12352	@ 0x3040
7000193e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001942:	2302      	movs	r3, #2
70001944:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001948:	2300      	movs	r3, #0
7000194a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
7000194e:	2300      	movs	r3, #0
70001950:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
70001954:	2305      	movs	r3, #5
70001956:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
7000195a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
7000195e:	4619      	mov	r1, r3
70001960:	483c      	ldr	r0, [pc, #240]	@ (70001a54 <HAL_SPI_MspInit+0x26c>)
70001962:	f001 fabd 	bl	70002ee0 <HAL_GPIO_Init>
}
70001966:	e066      	b.n	70001a36 <HAL_SPI_MspInit+0x24e>
  else if(spiHandle->Instance==SPI5)
70001968:	687b      	ldr	r3, [r7, #4]
7000196a:	681b      	ldr	r3, [r3, #0]
7000196c:	4a3a      	ldr	r2, [pc, #232]	@ (70001a58 <HAL_SPI_MspInit+0x270>)
7000196e:	4293      	cmp	r3, r2
70001970:	d161      	bne.n	70001a36 <HAL_SPI_MspInit+0x24e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI45;
70001972:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
70001976:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Spi45ClockSelection = RCC_SPI45CLKSOURCE_PCLK2;
70001978:	2300      	movs	r3, #0
7000197a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
7000197e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70001982:	4618      	mov	r0, r3
70001984:	f003 f8ca 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
70001988:	4603      	mov	r3, r0
7000198a:	2b00      	cmp	r3, #0
7000198c:	d001      	beq.n	70001992 <HAL_SPI_MspInit+0x1aa>
      Error_Handler();
7000198e:	f7ff fd5b 	bl	70001448 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
70001992:	4b2c      	ldr	r3, [pc, #176]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
70001994:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
70001998:	4a2a      	ldr	r2, [pc, #168]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
7000199a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000199e:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
700019a2:	4b28      	ldr	r3, [pc, #160]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
700019a4:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
700019a8:	613b      	str	r3, [r7, #16]
700019aa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOM_CLK_ENABLE();
700019ac:	4b25      	ldr	r3, [pc, #148]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
700019ae:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700019b2:	4a24      	ldr	r2, [pc, #144]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
700019b4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
700019b8:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700019bc:	4b21      	ldr	r3, [pc, #132]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
700019be:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700019c2:	60fb      	str	r3, [r7, #12]
700019c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
700019c6:	4b1f      	ldr	r3, [pc, #124]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
700019c8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700019cc:	4a1d      	ldr	r2, [pc, #116]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
700019ce:	f043 0320 	orr.w	r3, r3, #32
700019d2:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700019d6:	4b1b      	ldr	r3, [pc, #108]	@ (70001a44 <HAL_SPI_MspInit+0x25c>)
700019d8:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700019dc:	60bb      	str	r3, [r7, #8]
700019de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
700019e0:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
700019e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700019e8:	2302      	movs	r3, #2
700019ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700019ee:	2300      	movs	r3, #0
700019f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700019f4:	2300      	movs	r3, #0
700019f6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
700019fa:	2305      	movs	r3, #5
700019fc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOM, &GPIO_InitStruct);
70001a00:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001a04:	4619      	mov	r1, r3
70001a06:	4815      	ldr	r0, [pc, #84]	@ (70001a5c <HAL_SPI_MspInit+0x274>)
70001a08:	f001 fa6a 	bl	70002ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
70001a0c:	23c0      	movs	r3, #192	@ 0xc0
70001a0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70001a12:	2302      	movs	r3, #2
70001a14:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70001a18:	2300      	movs	r3, #0
70001a1a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70001a1e:	2300      	movs	r3, #0
70001a20:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
70001a24:	2305      	movs	r3, #5
70001a26:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
70001a2a:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70001a2e:	4619      	mov	r1, r3
70001a30:	480b      	ldr	r0, [pc, #44]	@ (70001a60 <HAL_SPI_MspInit+0x278>)
70001a32:	f001 fa55 	bl	70002ee0 <HAL_GPIO_Init>
}
70001a36:	bf00      	nop
70001a38:	37c0      	adds	r7, #192	@ 0xc0
70001a3a:	46bd      	mov	sp, r7
70001a3c:	bd80      	pop	{r7, pc}
70001a3e:	bf00      	nop
70001a40:	40003800 	.word	0x40003800
70001a44:	58024400 	.word	0x58024400
70001a48:	58020c00 	.word	0x58020c00
70001a4c:	58020800 	.word	0x58020800
70001a50:	42003400 	.word	0x42003400
70001a54:	58021000 	.word	0x58021000
70001a58:	42005000 	.word	0x42005000
70001a5c:	58023000 	.word	0x58023000
70001a60:	58021400 	.word	0x58021400

70001a64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
70001a64:	b580      	push	{r7, lr}
70001a66:	b0a8      	sub	sp, #160	@ 0xa0
70001a68:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
70001a6a:	1d3b      	adds	r3, r7, #4
70001a6c:	229c      	movs	r2, #156	@ 0x9c
70001a6e:	2100      	movs	r1, #0
70001a70:	4618      	mov	r0, r3
70001a72:	f009 fa70 	bl	7000af56 <memset>

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SBS_CLK_ENABLE();
70001a76:	4b12      	ldr	r3, [pc, #72]	@ (70001ac0 <HAL_MspInit+0x5c>)
70001a78:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
70001a7c:	4a10      	ldr	r2, [pc, #64]	@ (70001ac0 <HAL_MspInit+0x5c>)
70001a7e:	f043 0302 	orr.w	r3, r3, #2
70001a82:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
70001a86:	4b0e      	ldr	r3, [pc, #56]	@ (70001ac0 <HAL_MspInit+0x5c>)
70001a88:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
70001a8c:	603b      	str	r3, [r7, #0]
70001a8e:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Enable USB Voltage detector */
  if(HAL_PWREx_EnableUSBVoltageDetector() != HAL_OK)
70001a90:	f001 ff3e 	bl	70003910 <HAL_PWREx_EnableUSBVoltageDetector>
70001a94:	4603      	mov	r3, r0
70001a96:	2b00      	cmp	r3, #0
70001a98:	d001      	beq.n	70001a9e <HAL_MspInit+0x3a>
  {
   /* Initialization error */
   Error_Handler();
70001a9a:	f7ff fcd5 	bl	70001448 <Error_Handler>

  /* The CSI is used by the compensation cells and must be enabled before enabling the
     compensation cells.
     For more details refer to RM0477 [SBS I/O compensation cell management] chapter.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
70001a9e:	2310      	movs	r3, #16
70001aa0:	607b      	str	r3, [r7, #4]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
70001aa2:	2380      	movs	r3, #128	@ 0x80
70001aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
70001aa6:	1d3b      	adds	r3, r7, #4
70001aa8:	4618      	mov	r0, r3
70001aaa:	f001 ff55 	bl	70003958 <HAL_RCC_OscConfig>
70001aae:	4603      	mov	r3, r0
70001ab0:	2b00      	cmp	r3, #0
70001ab2:	d001      	beq.n	70001ab8 <HAL_MspInit+0x54>
  {
    Error_Handler();
70001ab4:	f7ff fcc8 	bl	70001448 <Error_Handler>
  /* high speed low voltage config */

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
70001ab8:	bf00      	nop
70001aba:	37a0      	adds	r7, #160	@ 0xa0
70001abc:	46bd      	mov	sp, r7
70001abe:	bd80      	pop	{r7, pc}
70001ac0:	58024400 	.word	0x58024400

70001ac4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
70001ac4:	b480      	push	{r7}
70001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
70001ac8:	bf00      	nop
70001aca:	e7fd      	b.n	70001ac8 <NMI_Handler+0x4>

70001acc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
70001acc:	b480      	push	{r7}
70001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
70001ad0:	bf00      	nop
70001ad2:	e7fd      	b.n	70001ad0 <HardFault_Handler+0x4>

70001ad4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
70001ad4:	b480      	push	{r7}
70001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
70001ad8:	bf00      	nop
70001ada:	e7fd      	b.n	70001ad8 <MemManage_Handler+0x4>

70001adc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
70001adc:	b480      	push	{r7}
70001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
70001ae0:	bf00      	nop
70001ae2:	e7fd      	b.n	70001ae0 <BusFault_Handler+0x4>

70001ae4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
70001ae4:	b480      	push	{r7}
70001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
70001ae8:	bf00      	nop
70001aea:	e7fd      	b.n	70001ae8 <UsageFault_Handler+0x4>

70001aec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
70001aec:	b480      	push	{r7}
70001aee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
70001af0:	bf00      	nop
70001af2:	46bd      	mov	sp, r7
70001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
70001af8:	4770      	bx	lr

70001afa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
70001afa:	b480      	push	{r7}
70001afc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
70001afe:	bf00      	nop
70001b00:	46bd      	mov	sp, r7
70001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
70001b06:	4770      	bx	lr

70001b08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
70001b08:	b480      	push	{r7}
70001b0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
70001b0c:	bf00      	nop
70001b0e:	46bd      	mov	sp, r7
70001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
70001b14:	4770      	bx	lr

70001b16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
70001b16:	b580      	push	{r7, lr}
70001b18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
70001b1a:	f000 fc97 	bl	7000244c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  perfc_port_insert_to_system_timer_insert_ovf_handler();
70001b1e:	f008 fbdb 	bl	7000a2d8 <perfc_port_insert_to_system_timer_insert_ovf_handler>
  /* USER CODE END SysTick_IRQn 1 */
}
70001b22:	bf00      	nop
70001b24:	bd80      	pop	{r7, pc}

70001b26 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
70001b26:	b480      	push	{r7}
70001b28:	af00      	add	r7, sp, #0
  return 1;
70001b2a:	2301      	movs	r3, #1
}
70001b2c:	4618      	mov	r0, r3
70001b2e:	46bd      	mov	sp, r7
70001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
70001b34:	4770      	bx	lr

70001b36 <_kill>:

int _kill(int pid, int sig)
{
70001b36:	b580      	push	{r7, lr}
70001b38:	b082      	sub	sp, #8
70001b3a:	af00      	add	r7, sp, #0
70001b3c:	6078      	str	r0, [r7, #4]
70001b3e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
70001b40:	f009 fa58 	bl	7000aff4 <__errno>
70001b44:	4603      	mov	r3, r0
70001b46:	2216      	movs	r2, #22
70001b48:	601a      	str	r2, [r3, #0]
  return -1;
70001b4a:	f04f 33ff 	mov.w	r3, #4294967295
}
70001b4e:	4618      	mov	r0, r3
70001b50:	3708      	adds	r7, #8
70001b52:	46bd      	mov	sp, r7
70001b54:	bd80      	pop	{r7, pc}

70001b56 <_exit>:

void _exit (int status)
{
70001b56:	b580      	push	{r7, lr}
70001b58:	b082      	sub	sp, #8
70001b5a:	af00      	add	r7, sp, #0
70001b5c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
70001b5e:	f04f 31ff 	mov.w	r1, #4294967295
70001b62:	6878      	ldr	r0, [r7, #4]
70001b64:	f7ff ffe7 	bl	70001b36 <_kill>
  while (1) {}    /* Make sure we hang here */
70001b68:	bf00      	nop
70001b6a:	e7fd      	b.n	70001b68 <_exit+0x12>

70001b6c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
70001b6c:	b580      	push	{r7, lr}
70001b6e:	b086      	sub	sp, #24
70001b70:	af00      	add	r7, sp, #0
70001b72:	60f8      	str	r0, [r7, #12]
70001b74:	60b9      	str	r1, [r7, #8]
70001b76:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
70001b78:	2300      	movs	r3, #0
70001b7a:	617b      	str	r3, [r7, #20]
70001b7c:	e00a      	b.n	70001b94 <_read+0x28>
  {
    *ptr++ = __io_getchar();
70001b7e:	f3af 8000 	nop.w
70001b82:	4601      	mov	r1, r0
70001b84:	68bb      	ldr	r3, [r7, #8]
70001b86:	1c5a      	adds	r2, r3, #1
70001b88:	60ba      	str	r2, [r7, #8]
70001b8a:	b2ca      	uxtb	r2, r1
70001b8c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
70001b8e:	697b      	ldr	r3, [r7, #20]
70001b90:	3301      	adds	r3, #1
70001b92:	617b      	str	r3, [r7, #20]
70001b94:	697a      	ldr	r2, [r7, #20]
70001b96:	687b      	ldr	r3, [r7, #4]
70001b98:	429a      	cmp	r2, r3
70001b9a:	dbf0      	blt.n	70001b7e <_read+0x12>
  }

  return len;
70001b9c:	687b      	ldr	r3, [r7, #4]
}
70001b9e:	4618      	mov	r0, r3
70001ba0:	3718      	adds	r7, #24
70001ba2:	46bd      	mov	sp, r7
70001ba4:	bd80      	pop	{r7, pc}

70001ba6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
70001ba6:	b580      	push	{r7, lr}
70001ba8:	b086      	sub	sp, #24
70001baa:	af00      	add	r7, sp, #0
70001bac:	60f8      	str	r0, [r7, #12]
70001bae:	60b9      	str	r1, [r7, #8]
70001bb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
70001bb2:	2300      	movs	r3, #0
70001bb4:	617b      	str	r3, [r7, #20]
70001bb6:	e009      	b.n	70001bcc <_write+0x26>
  {
    __io_putchar(*ptr++);
70001bb8:	68bb      	ldr	r3, [r7, #8]
70001bba:	1c5a      	adds	r2, r3, #1
70001bbc:	60ba      	str	r2, [r7, #8]
70001bbe:	781b      	ldrb	r3, [r3, #0]
70001bc0:	4618      	mov	r0, r3
70001bc2:	f008 f925 	bl	70009e10 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
70001bc6:	697b      	ldr	r3, [r7, #20]
70001bc8:	3301      	adds	r3, #1
70001bca:	617b      	str	r3, [r7, #20]
70001bcc:	697a      	ldr	r2, [r7, #20]
70001bce:	687b      	ldr	r3, [r7, #4]
70001bd0:	429a      	cmp	r2, r3
70001bd2:	dbf1      	blt.n	70001bb8 <_write+0x12>
  }
  return len;
70001bd4:	687b      	ldr	r3, [r7, #4]
}
70001bd6:	4618      	mov	r0, r3
70001bd8:	3718      	adds	r7, #24
70001bda:	46bd      	mov	sp, r7
70001bdc:	bd80      	pop	{r7, pc}

70001bde <_close>:

int _close(int file)
{
70001bde:	b480      	push	{r7}
70001be0:	b083      	sub	sp, #12
70001be2:	af00      	add	r7, sp, #0
70001be4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
70001be6:	f04f 33ff 	mov.w	r3, #4294967295
}
70001bea:	4618      	mov	r0, r3
70001bec:	370c      	adds	r7, #12
70001bee:	46bd      	mov	sp, r7
70001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
70001bf4:	4770      	bx	lr

70001bf6 <_fstat>:


int _fstat(int file, struct stat *st)
{
70001bf6:	b480      	push	{r7}
70001bf8:	b083      	sub	sp, #12
70001bfa:	af00      	add	r7, sp, #0
70001bfc:	6078      	str	r0, [r7, #4]
70001bfe:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
70001c00:	683b      	ldr	r3, [r7, #0]
70001c02:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
70001c06:	605a      	str	r2, [r3, #4]
  return 0;
70001c08:	2300      	movs	r3, #0
}
70001c0a:	4618      	mov	r0, r3
70001c0c:	370c      	adds	r7, #12
70001c0e:	46bd      	mov	sp, r7
70001c10:	f85d 7b04 	ldr.w	r7, [sp], #4
70001c14:	4770      	bx	lr

70001c16 <_isatty>:

int _isatty(int file)
{
70001c16:	b480      	push	{r7}
70001c18:	b083      	sub	sp, #12
70001c1a:	af00      	add	r7, sp, #0
70001c1c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
70001c1e:	2301      	movs	r3, #1
}
70001c20:	4618      	mov	r0, r3
70001c22:	370c      	adds	r7, #12
70001c24:	46bd      	mov	sp, r7
70001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
70001c2a:	4770      	bx	lr

70001c2c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
70001c2c:	b480      	push	{r7}
70001c2e:	b085      	sub	sp, #20
70001c30:	af00      	add	r7, sp, #0
70001c32:	60f8      	str	r0, [r7, #12]
70001c34:	60b9      	str	r1, [r7, #8]
70001c36:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
70001c38:	2300      	movs	r3, #0
}
70001c3a:	4618      	mov	r0, r3
70001c3c:	3714      	adds	r7, #20
70001c3e:	46bd      	mov	sp, r7
70001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
70001c44:	4770      	bx	lr
	...

70001c48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
70001c48:	b580      	push	{r7, lr}
70001c4a:	b086      	sub	sp, #24
70001c4c:	af00      	add	r7, sp, #0
70001c4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
70001c50:	4a14      	ldr	r2, [pc, #80]	@ (70001ca4 <_sbrk+0x5c>)
70001c52:	4b15      	ldr	r3, [pc, #84]	@ (70001ca8 <_sbrk+0x60>)
70001c54:	1ad3      	subs	r3, r2, r3
70001c56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
70001c58:	697b      	ldr	r3, [r7, #20]
70001c5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
70001c5c:	4b13      	ldr	r3, [pc, #76]	@ (70001cac <_sbrk+0x64>)
70001c5e:	681b      	ldr	r3, [r3, #0]
70001c60:	2b00      	cmp	r3, #0
70001c62:	d102      	bne.n	70001c6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
70001c64:	4b11      	ldr	r3, [pc, #68]	@ (70001cac <_sbrk+0x64>)
70001c66:	4a12      	ldr	r2, [pc, #72]	@ (70001cb0 <_sbrk+0x68>)
70001c68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
70001c6a:	4b10      	ldr	r3, [pc, #64]	@ (70001cac <_sbrk+0x64>)
70001c6c:	681a      	ldr	r2, [r3, #0]
70001c6e:	687b      	ldr	r3, [r7, #4]
70001c70:	4413      	add	r3, r2
70001c72:	693a      	ldr	r2, [r7, #16]
70001c74:	429a      	cmp	r2, r3
70001c76:	d207      	bcs.n	70001c88 <_sbrk+0x40>
  {
    errno = ENOMEM;
70001c78:	f009 f9bc 	bl	7000aff4 <__errno>
70001c7c:	4603      	mov	r3, r0
70001c7e:	220c      	movs	r2, #12
70001c80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
70001c82:	f04f 33ff 	mov.w	r3, #4294967295
70001c86:	e009      	b.n	70001c9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
70001c88:	4b08      	ldr	r3, [pc, #32]	@ (70001cac <_sbrk+0x64>)
70001c8a:	681b      	ldr	r3, [r3, #0]
70001c8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
70001c8e:	4b07      	ldr	r3, [pc, #28]	@ (70001cac <_sbrk+0x64>)
70001c90:	681a      	ldr	r2, [r3, #0]
70001c92:	687b      	ldr	r3, [r7, #4]
70001c94:	4413      	add	r3, r2
70001c96:	4a05      	ldr	r2, [pc, #20]	@ (70001cac <_sbrk+0x64>)
70001c98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
70001c9a:	68fb      	ldr	r3, [r7, #12]
}
70001c9c:	4618      	mov	r0, r3
70001c9e:	3718      	adds	r7, #24
70001ca0:	46bd      	mov	sp, r7
70001ca2:	bd80      	pop	{r7, pc}
70001ca4:	20010000 	.word	0x20010000
70001ca8:	00000400 	.word	0x00000400
70001cac:	24000b14 	.word	0x24000b14
70001cb0:	20000000 	.word	0x20000000

70001cb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
70001cb4:	b480      	push	{r7}
70001cb6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
70001cb8:	4b07      	ldr	r3, [pc, #28]	@ (70001cd8 <SystemInit+0x24>)
70001cba:	4a08      	ldr	r2, [pc, #32]	@ (70001cdc <SystemInit+0x28>)
70001cbc:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
70001cbe:	4b06      	ldr	r3, [pc, #24]	@ (70001cd8 <SystemInit+0x24>)
70001cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
70001cc4:	4a04      	ldr	r2, [pc, #16]	@ (70001cd8 <SystemInit+0x24>)
70001cc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
70001cca:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
70001cce:	bf00      	nop
70001cd0:	46bd      	mov	sp, r7
70001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
70001cd6:	4770      	bx	lr
70001cd8:	e000ed00 	.word	0xe000ed00
70001cdc:	70000000 	.word	0x70000000

70001ce0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
70001ce0:	b480      	push	{r7}
70001ce2:	b089      	sub	sp, #36	@ 0x24
70001ce4:	af00      	add	r7, sp, #0
  uint32_t sysclk, hsivalue, pllsource, pllm, pllp, core_presc;
  float_t pllfracn, pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
70001ce6:	4b92      	ldr	r3, [pc, #584]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001ce8:	691b      	ldr	r3, [r3, #16]
70001cea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70001cee:	2b18      	cmp	r3, #24
70001cf0:	f200 80fb 	bhi.w	70001eea <SystemCoreClockUpdate+0x20a>
70001cf4:	a201      	add	r2, pc, #4	@ (adr r2, 70001cfc <SystemCoreClockUpdate+0x1c>)
70001cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70001cfa:	bf00      	nop
70001cfc:	70001d61 	.word	0x70001d61
70001d00:	70001eeb 	.word	0x70001eeb
70001d04:	70001eeb 	.word	0x70001eeb
70001d08:	70001eeb 	.word	0x70001eeb
70001d0c:	70001eeb 	.word	0x70001eeb
70001d10:	70001eeb 	.word	0x70001eeb
70001d14:	70001eeb 	.word	0x70001eeb
70001d18:	70001eeb 	.word	0x70001eeb
70001d1c:	70001d75 	.word	0x70001d75
70001d20:	70001eeb 	.word	0x70001eeb
70001d24:	70001eeb 	.word	0x70001eeb
70001d28:	70001eeb 	.word	0x70001eeb
70001d2c:	70001eeb 	.word	0x70001eeb
70001d30:	70001eeb 	.word	0x70001eeb
70001d34:	70001eeb 	.word	0x70001eeb
70001d38:	70001eeb 	.word	0x70001eeb
70001d3c:	70001d7b 	.word	0x70001d7b
70001d40:	70001eeb 	.word	0x70001eeb
70001d44:	70001eeb 	.word	0x70001eeb
70001d48:	70001eeb 	.word	0x70001eeb
70001d4c:	70001eeb 	.word	0x70001eeb
70001d50:	70001eeb 	.word	0x70001eeb
70001d54:	70001eeb 	.word	0x70001eeb
70001d58:	70001eeb 	.word	0x70001eeb
70001d5c:	70001d81 	.word	0x70001d81
  {
  case 0x00:  /* HSI used as system clock source (default after reset) */
    sysclk = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
70001d60:	4b73      	ldr	r3, [pc, #460]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001d62:	681b      	ldr	r3, [r3, #0]
70001d64:	08db      	lsrs	r3, r3, #3
70001d66:	f003 0303 	and.w	r3, r3, #3
70001d6a:	4a72      	ldr	r2, [pc, #456]	@ (70001f34 <SystemCoreClockUpdate+0x254>)
70001d6c:	fa22 f303 	lsr.w	r3, r2, r3
70001d70:	61fb      	str	r3, [r7, #28]
    break;
70001d72:	e0c4      	b.n	70001efe <SystemCoreClockUpdate+0x21e>

  case 0x08:  /* CSI used as system clock source */
    sysclk = CSI_VALUE;
70001d74:	4b70      	ldr	r3, [pc, #448]	@ (70001f38 <SystemCoreClockUpdate+0x258>)
70001d76:	61fb      	str	r3, [r7, #28]
    break;
70001d78:	e0c1      	b.n	70001efe <SystemCoreClockUpdate+0x21e>

  case 0x10:  /* HSE used as system clock source */
    sysclk = HSE_VALUE;
70001d7a:	4b70      	ldr	r3, [pc, #448]	@ (70001f3c <SystemCoreClockUpdate+0x25c>)
70001d7c:	61fb      	str	r3, [r7, #28]
    break;
70001d7e:	e0be      	b.n	70001efe <SystemCoreClockUpdate+0x21e>

  case 0x18:  /* PLL1 used as system clock  source */
    /* PLL1_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL1_VCO / PLL1R
       */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
70001d80:	4b6b      	ldr	r3, [pc, #428]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001d82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70001d84:	f003 0303 	and.w	r3, r3, #3
70001d88:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
70001d8a:	4b69      	ldr	r3, [pc, #420]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001d8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70001d8e:	091b      	lsrs	r3, r3, #4
70001d90:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70001d94:	60fb      	str	r3, [r7, #12]
    if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
70001d96:	4b66      	ldr	r3, [pc, #408]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70001d9a:	f003 0301 	and.w	r3, r3, #1
70001d9e:	2b00      	cmp	r3, #0
70001da0:	d00b      	beq.n	70001dba <SystemCoreClockUpdate+0xda>
    {
      pllfracn = (float_t)(uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN)>> RCC_PLL1FRACR_FRACN_Pos));
70001da2:	4b63      	ldr	r3, [pc, #396]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001da4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70001da6:	08db      	lsrs	r3, r3, #3
70001da8:	f3c3 030c 	ubfx	r3, r3, #0, #13
70001dac:	ee07 3a90 	vmov	s15, r3
70001db0:	eef8 7a67 	vcvt.f32.u32	s15, s15
70001db4:	edc7 7a06 	vstr	s15, [r7, #24]
70001db8:	e002      	b.n	70001dc0 <SystemCoreClockUpdate+0xe0>
    }
    else
    {
      pllfracn = (float_t)0U;
70001dba:	f04f 0300 	mov.w	r3, #0
70001dbe:	61bb      	str	r3, [r7, #24]
    }

    if (pllm != 0U)
70001dc0:	68fb      	ldr	r3, [r7, #12]
70001dc2:	2b00      	cmp	r3, #0
70001dc4:	f000 808e 	beq.w	70001ee4 <SystemCoreClockUpdate+0x204>
    {
      switch (pllsource)
70001dc8:	693b      	ldr	r3, [r7, #16]
70001dca:	2b01      	cmp	r3, #1
70001dcc:	d024      	beq.n	70001e18 <SystemCoreClockUpdate+0x138>
70001dce:	693b      	ldr	r3, [r7, #16]
70001dd0:	2b02      	cmp	r3, #2
70001dd2:	d143      	bne.n	70001e5c <SystemCoreClockUpdate+0x17c>
      {
      case 0x02:  /* HSE used as PLL1 clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
70001dd4:	68fb      	ldr	r3, [r7, #12]
70001dd6:	ee07 3a90 	vmov	s15, r3
70001dda:	eef8 7a67 	vcvt.f32.u32	s15, s15
70001dde:	eddf 6a58 	vldr	s13, [pc, #352]	@ 70001f40 <SystemCoreClockUpdate+0x260>
70001de2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70001de6:	4b52      	ldr	r3, [pc, #328]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70001dea:	f3c3 0308 	ubfx	r3, r3, #0, #9
70001dee:	ee07 3a90 	vmov	s15, r3
70001df2:	eef8 6a67 	vcvt.f32.u32	s13, s15
70001df6:	ed97 6a06 	vldr	s12, [r7, #24]
70001dfa:	eddf 5a52 	vldr	s11, [pc, #328]	@ 70001f44 <SystemCoreClockUpdate+0x264>
70001dfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
70001e02:	ee76 7aa7 	vadd.f32	s15, s13, s15
70001e06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70001e0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
70001e0e:	ee67 7a27 	vmul.f32	s15, s14, s15
70001e12:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
70001e16:	e04f      	b.n	70001eb8 <SystemCoreClockUpdate+0x1d8>

      case 0x01:  /* CSI used as PLL1 clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
70001e18:	68fb      	ldr	r3, [r7, #12]
70001e1a:	ee07 3a90 	vmov	s15, r3
70001e1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
70001e22:	eddf 6a49 	vldr	s13, [pc, #292]	@ 70001f48 <SystemCoreClockUpdate+0x268>
70001e26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70001e2a:	4b41      	ldr	r3, [pc, #260]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70001e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
70001e32:	ee07 3a90 	vmov	s15, r3
70001e36:	eef8 6a67 	vcvt.f32.u32	s13, s15
70001e3a:	ed97 6a06 	vldr	s12, [r7, #24]
70001e3e:	eddf 5a41 	vldr	s11, [pc, #260]	@ 70001f44 <SystemCoreClockUpdate+0x264>
70001e42:	eec6 7a25 	vdiv.f32	s15, s12, s11
70001e46:	ee76 7aa7 	vadd.f32	s15, s13, s15
70001e4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70001e4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
70001e52:	ee67 7a27 	vmul.f32	s15, s14, s15
70001e56:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
70001e5a:	e02d      	b.n	70001eb8 <SystemCoreClockUpdate+0x1d8>

      case 0x00:  /* HSI used as PLL1 clock source */
      default:
        hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
70001e5c:	4b34      	ldr	r3, [pc, #208]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001e5e:	681b      	ldr	r3, [r3, #0]
70001e60:	08db      	lsrs	r3, r3, #3
70001e62:	f003 0303 	and.w	r3, r3, #3
70001e66:	4a33      	ldr	r2, [pc, #204]	@ (70001f34 <SystemCoreClockUpdate+0x254>)
70001e68:	fa22 f303 	lsr.w	r3, r2, r3
70001e6c:	60bb      	str	r3, [r7, #8]
        pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
70001e6e:	68bb      	ldr	r3, [r7, #8]
70001e70:	ee07 3a90 	vmov	s15, r3
70001e74:	eef8 6a67 	vcvt.f32.u32	s13, s15
70001e78:	68fb      	ldr	r3, [r7, #12]
70001e7a:	ee07 3a90 	vmov	s15, r3
70001e7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
70001e82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70001e86:	4b2a      	ldr	r3, [pc, #168]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70001e8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
70001e8e:	ee07 3a90 	vmov	s15, r3
70001e92:	eef8 6a67 	vcvt.f32.u32	s13, s15
70001e96:	ed97 6a06 	vldr	s12, [r7, #24]
70001e9a:	eddf 5a2a 	vldr	s11, [pc, #168]	@ 70001f44 <SystemCoreClockUpdate+0x264>
70001e9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
70001ea2:	ee76 7aa7 	vadd.f32	s15, s13, s15
70001ea6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70001eaa:	ee77 7aa6 	vadd.f32	s15, s15, s13
70001eae:	ee67 7a27 	vmul.f32	s15, s14, s15
70001eb2:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
70001eb6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U ) ;
70001eb8:	4b1d      	ldr	r3, [pc, #116]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70001ebc:	0a5b      	lsrs	r3, r3, #9
70001ebe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70001ec2:	3301      	adds	r3, #1
70001ec4:	607b      	str	r3, [r7, #4]
      sysclk =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
70001ec6:	687b      	ldr	r3, [r7, #4]
70001ec8:	ee07 3a90 	vmov	s15, r3
70001ecc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
70001ed0:	edd7 6a05 	vldr	s13, [r7, #20]
70001ed4:	eec6 7a87 	vdiv.f32	s15, s13, s14
70001ed8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70001edc:	ee17 3a90 	vmov	r3, s15
70001ee0:	61fb      	str	r3, [r7, #28]
    }
    else
    {
      sysclk = 0U;
    }
    break;
70001ee2:	e00c      	b.n	70001efe <SystemCoreClockUpdate+0x21e>
      sysclk = 0U;
70001ee4:	2300      	movs	r3, #0
70001ee6:	61fb      	str	r3, [r7, #28]
    break;
70001ee8:	e009      	b.n	70001efe <SystemCoreClockUpdate+0x21e>

  default:  /* Unexpected, default to HSI used as system clock source (default after reset) */
    sysclk = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
70001eea:	4b11      	ldr	r3, [pc, #68]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001eec:	681b      	ldr	r3, [r3, #0]
70001eee:	08db      	lsrs	r3, r3, #3
70001ef0:	f003 0303 	and.w	r3, r3, #3
70001ef4:	4a0f      	ldr	r2, [pc, #60]	@ (70001f34 <SystemCoreClockUpdate+0x254>)
70001ef6:	fa22 f303 	lsr.w	r3, r2, r3
70001efa:	61fb      	str	r3, [r7, #28]
    break;
70001efc:	bf00      	nop
  }

  /* system clock frequency : CM7 CPU frequency  */
  core_presc = (RCC->CDCFGR & RCC_CDCFGR_CPRE);
70001efe:	4b0c      	ldr	r3, [pc, #48]	@ (70001f30 <SystemCoreClockUpdate+0x250>)
70001f00:	699b      	ldr	r3, [r3, #24]
70001f02:	f003 030f 	and.w	r3, r3, #15
70001f06:	603b      	str	r3, [r7, #0]
  if (core_presc >= 8U)
70001f08:	683b      	ldr	r3, [r7, #0]
70001f0a:	2b07      	cmp	r3, #7
70001f0c:	d907      	bls.n	70001f1e <SystemCoreClockUpdate+0x23e>
  {
    SystemCoreClock = (sysclk >> (core_presc - RCC_CDCFGR_CPRE_3 + 1U));
70001f0e:	683b      	ldr	r3, [r7, #0]
70001f10:	3b07      	subs	r3, #7
70001f12:	69fa      	ldr	r2, [r7, #28]
70001f14:	fa22 f303 	lsr.w	r3, r2, r3
70001f18:	4a0c      	ldr	r2, [pc, #48]	@ (70001f4c <SystemCoreClockUpdate+0x26c>)
70001f1a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock = sysclk;
  }
}
70001f1c:	e002      	b.n	70001f24 <SystemCoreClockUpdate+0x244>
    SystemCoreClock = sysclk;
70001f1e:	4a0b      	ldr	r2, [pc, #44]	@ (70001f4c <SystemCoreClockUpdate+0x26c>)
70001f20:	69fb      	ldr	r3, [r7, #28]
70001f22:	6013      	str	r3, [r2, #0]
}
70001f24:	bf00      	nop
70001f26:	3724      	adds	r7, #36	@ 0x24
70001f28:	46bd      	mov	sp, r7
70001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
70001f2e:	4770      	bx	lr
70001f30:	58024400 	.word	0x58024400
70001f34:	03d09000 	.word	0x03d09000
70001f38:	003d0900 	.word	0x003d0900
70001f3c:	016e3600 	.word	0x016e3600
70001f40:	4bb71b00 	.word	0x4bb71b00
70001f44:	46000000 	.word	0x46000000
70001f48:	4a742400 	.word	0x4a742400
70001f4c:	24000000 	.word	0x24000000

70001f50 <MX_UART4_Init>:
UART_HandleTypeDef huart7;
UART_HandleTypeDef huart1;

/* UART4 init function */
void MX_UART4_Init(void)
{
70001f50:	b580      	push	{r7, lr}
70001f52:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
70001f54:	4b22      	ldr	r3, [pc, #136]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f56:	4a23      	ldr	r2, [pc, #140]	@ (70001fe4 <MX_UART4_Init+0x94>)
70001f58:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
70001f5a:	4b21      	ldr	r3, [pc, #132]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
70001f60:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
70001f62:	4b1f      	ldr	r3, [pc, #124]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f64:	2200      	movs	r2, #0
70001f66:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
70001f68:	4b1d      	ldr	r3, [pc, #116]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f6a:	2200      	movs	r2, #0
70001f6c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
70001f6e:	4b1c      	ldr	r3, [pc, #112]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f70:	2200      	movs	r2, #0
70001f72:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
70001f74:	4b1a      	ldr	r3, [pc, #104]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f76:	220c      	movs	r2, #12
70001f78:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
70001f7a:	4b19      	ldr	r3, [pc, #100]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f7c:	2200      	movs	r2, #0
70001f7e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
70001f80:	4b17      	ldr	r3, [pc, #92]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f82:	2200      	movs	r2, #0
70001f84:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
70001f86:	4b16      	ldr	r3, [pc, #88]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f88:	2200      	movs	r2, #0
70001f8a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
70001f8c:	4b14      	ldr	r3, [pc, #80]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f8e:	2200      	movs	r2, #0
70001f90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
70001f92:	4b13      	ldr	r3, [pc, #76]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f94:	2200      	movs	r2, #0
70001f96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
70001f98:	4811      	ldr	r0, [pc, #68]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001f9a:	f006 fab2 	bl	70008502 <HAL_UART_Init>
70001f9e:	4603      	mov	r3, r0
70001fa0:	2b00      	cmp	r3, #0
70001fa2:	d001      	beq.n	70001fa8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
70001fa4:	f7ff fa50 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
70001fa8:	2100      	movs	r1, #0
70001faa:	480d      	ldr	r0, [pc, #52]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001fac:	f007 f977 	bl	7000929e <HAL_UARTEx_SetTxFifoThreshold>
70001fb0:	4603      	mov	r3, r0
70001fb2:	2b00      	cmp	r3, #0
70001fb4:	d001      	beq.n	70001fba <MX_UART4_Init+0x6a>
  {
    Error_Handler();
70001fb6:	f7ff fa47 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
70001fba:	2100      	movs	r1, #0
70001fbc:	4808      	ldr	r0, [pc, #32]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001fbe:	f007 f9ac 	bl	7000931a <HAL_UARTEx_SetRxFifoThreshold>
70001fc2:	4603      	mov	r3, r0
70001fc4:	2b00      	cmp	r3, #0
70001fc6:	d001      	beq.n	70001fcc <MX_UART4_Init+0x7c>
  {
    Error_Handler();
70001fc8:	f7ff fa3e 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
70001fcc:	4804      	ldr	r0, [pc, #16]	@ (70001fe0 <MX_UART4_Init+0x90>)
70001fce:	f007 f92d 	bl	7000922c <HAL_UARTEx_DisableFifoMode>
70001fd2:	4603      	mov	r3, r0
70001fd4:	2b00      	cmp	r3, #0
70001fd6:	d001      	beq.n	70001fdc <MX_UART4_Init+0x8c>
  {
    Error_Handler();
70001fd8:	f7ff fa36 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
70001fdc:	bf00      	nop
70001fde:	bd80      	pop	{r7, pc}
70001fe0:	24000b18 	.word	0x24000b18
70001fe4:	40004c00 	.word	0x40004c00

70001fe8 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
70001fe8:	b580      	push	{r7, lr}
70001fea:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
70001fec:	4b23      	ldr	r3, [pc, #140]	@ (7000207c <MX_UART7_Init+0x94>)
70001fee:	4a24      	ldr	r2, [pc, #144]	@ (70002080 <MX_UART7_Init+0x98>)
70001ff0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
70001ff2:	4b22      	ldr	r3, [pc, #136]	@ (7000207c <MX_UART7_Init+0x94>)
70001ff4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
70001ff8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
70001ffa:	4b20      	ldr	r3, [pc, #128]	@ (7000207c <MX_UART7_Init+0x94>)
70001ffc:	2200      	movs	r2, #0
70001ffe:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
70002000:	4b1e      	ldr	r3, [pc, #120]	@ (7000207c <MX_UART7_Init+0x94>)
70002002:	2200      	movs	r2, #0
70002004:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
70002006:	4b1d      	ldr	r3, [pc, #116]	@ (7000207c <MX_UART7_Init+0x94>)
70002008:	2200      	movs	r2, #0
7000200a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
7000200c:	4b1b      	ldr	r3, [pc, #108]	@ (7000207c <MX_UART7_Init+0x94>)
7000200e:	220c      	movs	r2, #12
70002010:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
70002012:	4b1a      	ldr	r3, [pc, #104]	@ (7000207c <MX_UART7_Init+0x94>)
70002014:	f44f 7240 	mov.w	r2, #768	@ 0x300
70002018:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
7000201a:	4b18      	ldr	r3, [pc, #96]	@ (7000207c <MX_UART7_Init+0x94>)
7000201c:	2200      	movs	r2, #0
7000201e:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
70002020:	4b16      	ldr	r3, [pc, #88]	@ (7000207c <MX_UART7_Init+0x94>)
70002022:	2200      	movs	r2, #0
70002024:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
70002026:	4b15      	ldr	r3, [pc, #84]	@ (7000207c <MX_UART7_Init+0x94>)
70002028:	2200      	movs	r2, #0
7000202a:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
7000202c:	4b13      	ldr	r3, [pc, #76]	@ (7000207c <MX_UART7_Init+0x94>)
7000202e:	2200      	movs	r2, #0
70002030:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
70002032:	4812      	ldr	r0, [pc, #72]	@ (7000207c <MX_UART7_Init+0x94>)
70002034:	f006 fa65 	bl	70008502 <HAL_UART_Init>
70002038:	4603      	mov	r3, r0
7000203a:	2b00      	cmp	r3, #0
7000203c:	d001      	beq.n	70002042 <MX_UART7_Init+0x5a>
  {
    Error_Handler();
7000203e:	f7ff fa03 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
70002042:	2100      	movs	r1, #0
70002044:	480d      	ldr	r0, [pc, #52]	@ (7000207c <MX_UART7_Init+0x94>)
70002046:	f007 f92a 	bl	7000929e <HAL_UARTEx_SetTxFifoThreshold>
7000204a:	4603      	mov	r3, r0
7000204c:	2b00      	cmp	r3, #0
7000204e:	d001      	beq.n	70002054 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
70002050:	f7ff f9fa 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
70002054:	2100      	movs	r1, #0
70002056:	4809      	ldr	r0, [pc, #36]	@ (7000207c <MX_UART7_Init+0x94>)
70002058:	f007 f95f 	bl	7000931a <HAL_UARTEx_SetRxFifoThreshold>
7000205c:	4603      	mov	r3, r0
7000205e:	2b00      	cmp	r3, #0
70002060:	d001      	beq.n	70002066 <MX_UART7_Init+0x7e>
  {
    Error_Handler();
70002062:	f7ff f9f1 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
70002066:	4805      	ldr	r0, [pc, #20]	@ (7000207c <MX_UART7_Init+0x94>)
70002068:	f007 f8e0 	bl	7000922c <HAL_UARTEx_DisableFifoMode>
7000206c:	4603      	mov	r3, r0
7000206e:	2b00      	cmp	r3, #0
70002070:	d001      	beq.n	70002076 <MX_UART7_Init+0x8e>
  {
    Error_Handler();
70002072:	f7ff f9e9 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
70002076:	bf00      	nop
70002078:	bd80      	pop	{r7, pc}
7000207a:	bf00      	nop
7000207c:	24000bac 	.word	0x24000bac
70002080:	40007800 	.word	0x40007800

70002084 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
70002084:	b580      	push	{r7, lr}
70002086:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
70002088:	4b22      	ldr	r3, [pc, #136]	@ (70002114 <MX_USART1_UART_Init+0x90>)
7000208a:	4a23      	ldr	r2, [pc, #140]	@ (70002118 <MX_USART1_UART_Init+0x94>)
7000208c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
7000208e:	4b21      	ldr	r3, [pc, #132]	@ (70002114 <MX_USART1_UART_Init+0x90>)
70002090:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
70002094:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
70002096:	4b1f      	ldr	r3, [pc, #124]	@ (70002114 <MX_USART1_UART_Init+0x90>)
70002098:	2200      	movs	r2, #0
7000209a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
7000209c:	4b1d      	ldr	r3, [pc, #116]	@ (70002114 <MX_USART1_UART_Init+0x90>)
7000209e:	2200      	movs	r2, #0
700020a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
700020a2:	4b1c      	ldr	r3, [pc, #112]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020a4:	2200      	movs	r2, #0
700020a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
700020a8:	4b1a      	ldr	r3, [pc, #104]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020aa:	220c      	movs	r2, #12
700020ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
700020ae:	4b19      	ldr	r3, [pc, #100]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020b0:	2200      	movs	r2, #0
700020b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
700020b4:	4b17      	ldr	r3, [pc, #92]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020b6:	2200      	movs	r2, #0
700020b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
700020ba:	4b16      	ldr	r3, [pc, #88]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020bc:	2200      	movs	r2, #0
700020be:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
700020c0:	4b14      	ldr	r3, [pc, #80]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020c2:	2200      	movs	r2, #0
700020c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
700020c6:	4b13      	ldr	r3, [pc, #76]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020c8:	2200      	movs	r2, #0
700020ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
700020cc:	4811      	ldr	r0, [pc, #68]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020ce:	f006 fa18 	bl	70008502 <HAL_UART_Init>
700020d2:	4603      	mov	r3, r0
700020d4:	2b00      	cmp	r3, #0
700020d6:	d001      	beq.n	700020dc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
700020d8:	f7ff f9b6 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
700020dc:	2100      	movs	r1, #0
700020de:	480d      	ldr	r0, [pc, #52]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020e0:	f007 f8dd 	bl	7000929e <HAL_UARTEx_SetTxFifoThreshold>
700020e4:	4603      	mov	r3, r0
700020e6:	2b00      	cmp	r3, #0
700020e8:	d001      	beq.n	700020ee <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
700020ea:	f7ff f9ad 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
700020ee:	2100      	movs	r1, #0
700020f0:	4808      	ldr	r0, [pc, #32]	@ (70002114 <MX_USART1_UART_Init+0x90>)
700020f2:	f007 f912 	bl	7000931a <HAL_UARTEx_SetRxFifoThreshold>
700020f6:	4603      	mov	r3, r0
700020f8:	2b00      	cmp	r3, #0
700020fa:	d001      	beq.n	70002100 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
700020fc:	f7ff f9a4 	bl	70001448 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
70002100:	4804      	ldr	r0, [pc, #16]	@ (70002114 <MX_USART1_UART_Init+0x90>)
70002102:	f007 f893 	bl	7000922c <HAL_UARTEx_DisableFifoMode>
70002106:	4603      	mov	r3, r0
70002108:	2b00      	cmp	r3, #0
7000210a:	d001      	beq.n	70002110 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
7000210c:	f7ff f99c 	bl	70001448 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
70002110:	bf00      	nop
70002112:	bd80      	pop	{r7, pc}
70002114:	24000c40 	.word	0x24000c40
70002118:	42001000 	.word	0x42001000

7000211c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
7000211c:	b580      	push	{r7, lr}
7000211e:	b0b0      	sub	sp, #192	@ 0xc0
70002120:	af00      	add	r7, sp, #0
70002122:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
70002124:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002128:	2200      	movs	r2, #0
7000212a:	601a      	str	r2, [r3, #0]
7000212c:	605a      	str	r2, [r3, #4]
7000212e:	609a      	str	r2, [r3, #8]
70002130:	60da      	str	r2, [r3, #12]
70002132:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
70002134:	f107 0328 	add.w	r3, r7, #40	@ 0x28
70002138:	2284      	movs	r2, #132	@ 0x84
7000213a:	2100      	movs	r1, #0
7000213c:	4618      	mov	r0, r3
7000213e:	f008 ff0a 	bl	7000af56 <memset>
  if(uartHandle->Instance==UART4)
70002142:	687b      	ldr	r3, [r7, #4]
70002144:	681b      	ldr	r3, [r3, #0]
70002146:	4a7a      	ldr	r2, [pc, #488]	@ (70002330 <HAL_UART_MspInit+0x214>)
70002148:	4293      	cmp	r3, r2
7000214a:	d13f      	bne.n	700021cc <HAL_UART_MspInit+0xb0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
7000214c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
70002150:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PCLK1;
70002152:	2300      	movs	r3, #0
70002154:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
70002158:	f107 0328 	add.w	r3, r7, #40	@ 0x28
7000215c:	4618      	mov	r0, r3
7000215e:	f002 fcdd 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
70002162:	4603      	mov	r3, r0
70002164:	2b00      	cmp	r3, #0
70002166:	d001      	beq.n	7000216c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
70002168:	f7ff f96e 	bl	70001448 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
7000216c:	4b71      	ldr	r3, [pc, #452]	@ (70002334 <HAL_UART_MspInit+0x218>)
7000216e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70002172:	4a70      	ldr	r2, [pc, #448]	@ (70002334 <HAL_UART_MspInit+0x218>)
70002174:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70002178:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
7000217c:	4b6d      	ldr	r3, [pc, #436]	@ (70002334 <HAL_UART_MspInit+0x218>)
7000217e:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
70002182:	627b      	str	r3, [r7, #36]	@ 0x24
70002184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
70002186:	4b6b      	ldr	r3, [pc, #428]	@ (70002334 <HAL_UART_MspInit+0x218>)
70002188:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000218c:	4a69      	ldr	r2, [pc, #420]	@ (70002334 <HAL_UART_MspInit+0x218>)
7000218e:	f043 0308 	orr.w	r3, r3, #8
70002192:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70002196:	4b67      	ldr	r3, [pc, #412]	@ (70002334 <HAL_UART_MspInit+0x218>)
70002198:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
7000219c:	623b      	str	r3, [r7, #32]
7000219e:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PD1     ------> UART4_TX
    PD0     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
700021a0:	2303      	movs	r3, #3
700021a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
700021a6:	2302      	movs	r3, #2
700021a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
700021ac:	2300      	movs	r3, #0
700021ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
700021b2:	2300      	movs	r3, #0
700021b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
700021b8:	2308      	movs	r3, #8
700021ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
700021be:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
700021c2:	4619      	mov	r1, r3
700021c4:	485c      	ldr	r0, [pc, #368]	@ (70002338 <HAL_UART_MspInit+0x21c>)
700021c6:	f000 fe8b 	bl	70002ee0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
700021ca:	e0ad      	b.n	70002328 <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==UART7)
700021cc:	687b      	ldr	r3, [r7, #4]
700021ce:	681b      	ldr	r3, [r3, #0]
700021d0:	4a5a      	ldr	r2, [pc, #360]	@ (7000233c <HAL_UART_MspInit+0x220>)
700021d2:	4293      	cmp	r3, r2
700021d4:	d163      	bne.n	7000229e <HAL_UART_MspInit+0x182>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
700021d6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
700021da:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PCLK1;
700021dc:	2300      	movs	r3, #0
700021de:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700021e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700021e6:	4618      	mov	r0, r3
700021e8:	f002 fc98 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
700021ec:	4603      	mov	r3, r0
700021ee:	2b00      	cmp	r3, #0
700021f0:	d001      	beq.n	700021f6 <HAL_UART_MspInit+0xda>
      Error_Handler();
700021f2:	f7ff f929 	bl	70001448 <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
700021f6:	4b4f      	ldr	r3, [pc, #316]	@ (70002334 <HAL_UART_MspInit+0x218>)
700021f8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
700021fc:	4a4d      	ldr	r2, [pc, #308]	@ (70002334 <HAL_UART_MspInit+0x218>)
700021fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70002202:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
70002206:	4b4b      	ldr	r3, [pc, #300]	@ (70002334 <HAL_UART_MspInit+0x218>)
70002208:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
7000220c:	61fb      	str	r3, [r7, #28]
7000220e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOM_CLK_ENABLE();
70002210:	4b48      	ldr	r3, [pc, #288]	@ (70002334 <HAL_UART_MspInit+0x218>)
70002212:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002216:	4a47      	ldr	r2, [pc, #284]	@ (70002334 <HAL_UART_MspInit+0x218>)
70002218:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
7000221c:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
70002220:	4b44      	ldr	r3, [pc, #272]	@ (70002334 <HAL_UART_MspInit+0x218>)
70002222:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002226:	61bb      	str	r3, [r7, #24]
70002228:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
7000222a:	4b42      	ldr	r3, [pc, #264]	@ (70002334 <HAL_UART_MspInit+0x218>)
7000222c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002230:	4a40      	ldr	r2, [pc, #256]	@ (70002334 <HAL_UART_MspInit+0x218>)
70002232:	f043 0310 	orr.w	r3, r3, #16
70002236:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
7000223a:	4b3e      	ldr	r3, [pc, #248]	@ (70002334 <HAL_UART_MspInit+0x218>)
7000223c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
70002240:	617b      	str	r3, [r7, #20]
70002242:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
70002244:	f44f 7340 	mov.w	r3, #768	@ 0x300
70002248:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
7000224c:	2302      	movs	r3, #2
7000224e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
70002252:	2300      	movs	r3, #0
70002254:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70002258:	2300      	movs	r3, #0
7000225a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
7000225e:	2307      	movs	r3, #7
70002260:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOM, &GPIO_InitStruct);
70002264:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002268:	4619      	mov	r1, r3
7000226a:	4835      	ldr	r0, [pc, #212]	@ (70002340 <HAL_UART_MspInit+0x224>)
7000226c:	f000 fe38 	bl	70002ee0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
70002270:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
70002274:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70002278:	2302      	movs	r3, #2
7000227a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000227e:	2300      	movs	r3, #0
70002280:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70002284:	2300      	movs	r3, #0
70002286:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
7000228a:	2307      	movs	r3, #7
7000228c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
70002290:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002294:	4619      	mov	r1, r3
70002296:	482b      	ldr	r0, [pc, #172]	@ (70002344 <HAL_UART_MspInit+0x228>)
70002298:	f000 fe22 	bl	70002ee0 <HAL_GPIO_Init>
}
7000229c:	e044      	b.n	70002328 <HAL_UART_MspInit+0x20c>
  else if(uartHandle->Instance==USART1)
7000229e:	687b      	ldr	r3, [r7, #4]
700022a0:	681b      	ldr	r3, [r3, #0]
700022a2:	4a29      	ldr	r2, [pc, #164]	@ (70002348 <HAL_UART_MspInit+0x22c>)
700022a4:	4293      	cmp	r3, r2
700022a6:	d13f      	bne.n	70002328 <HAL_UART_MspInit+0x20c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
700022a8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
700022ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
700022ae:	2300      	movs	r3, #0
700022b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
700022b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
700022b8:	4618      	mov	r0, r3
700022ba:	f002 fc2f 	bl	70004b1c <HAL_RCCEx_PeriphCLKConfig>
700022be:	4603      	mov	r3, r0
700022c0:	2b00      	cmp	r3, #0
700022c2:	d001      	beq.n	700022c8 <HAL_UART_MspInit+0x1ac>
      Error_Handler();
700022c4:	f7ff f8c0 	bl	70001448 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
700022c8:	4b1a      	ldr	r3, [pc, #104]	@ (70002334 <HAL_UART_MspInit+0x218>)
700022ca:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
700022ce:	4a19      	ldr	r2, [pc, #100]	@ (70002334 <HAL_UART_MspInit+0x218>)
700022d0:	f043 0310 	orr.w	r3, r3, #16
700022d4:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
700022d8:	4b16      	ldr	r3, [pc, #88]	@ (70002334 <HAL_UART_MspInit+0x218>)
700022da:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
700022de:	613b      	str	r3, [r7, #16]
700022e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
700022e2:	4b14      	ldr	r3, [pc, #80]	@ (70002334 <HAL_UART_MspInit+0x218>)
700022e4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700022e8:	4a12      	ldr	r2, [pc, #72]	@ (70002334 <HAL_UART_MspInit+0x218>)
700022ea:	f043 0320 	orr.w	r3, r3, #32
700022ee:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
700022f2:	4b10      	ldr	r3, [pc, #64]	@ (70002334 <HAL_UART_MspInit+0x218>)
700022f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
700022f8:	60fb      	str	r3, [r7, #12]
700022fa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12;
700022fc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
70002300:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
70002304:	2302      	movs	r3, #2
70002306:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
7000230a:	2300      	movs	r3, #0
7000230c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
70002310:	2300      	movs	r3, #0
70002312:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
70002316:	2304      	movs	r3, #4
70002318:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
7000231c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
70002320:	4619      	mov	r1, r3
70002322:	480a      	ldr	r0, [pc, #40]	@ (7000234c <HAL_UART_MspInit+0x230>)
70002324:	f000 fddc 	bl	70002ee0 <HAL_GPIO_Init>
}
70002328:	bf00      	nop
7000232a:	37c0      	adds	r7, #192	@ 0xc0
7000232c:	46bd      	mov	sp, r7
7000232e:	bd80      	pop	{r7, pc}
70002330:	40004c00 	.word	0x40004c00
70002334:	58024400 	.word	0x58024400
70002338:	58020c00 	.word	0x58020c00
7000233c:	40007800 	.word	0x40007800
70002340:	58023000 	.word	0x58023000
70002344:	58021000 	.word	0x58021000
70002348:	42001000 	.word	0x42001000
7000234c:	58021400 	.word	0x58021400

70002350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
70002350:	480d      	ldr	r0, [pc, #52]	@ (70002388 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
70002352:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
70002354:	f7ff fcae 	bl	70001cb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
70002358:	480c      	ldr	r0, [pc, #48]	@ (7000238c <LoopForever+0x6>)
  ldr r1, =_edata
7000235a:	490d      	ldr	r1, [pc, #52]	@ (70002390 <LoopForever+0xa>)
  ldr r2, =_sidata
7000235c:	4a0d      	ldr	r2, [pc, #52]	@ (70002394 <LoopForever+0xe>)
  movs r3, #0
7000235e:	2300      	movs	r3, #0
  b LoopCopyDataInit
70002360:	e002      	b.n	70002368 <LoopCopyDataInit>

70002362 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
70002362:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
70002364:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
70002366:	3304      	adds	r3, #4

70002368 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
70002368:	18c4      	adds	r4, r0, r3
  cmp r4, r1
7000236a:	428c      	cmp	r4, r1
  bcc CopyDataInit
7000236c:	d3f9      	bcc.n	70002362 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
7000236e:	4a0a      	ldr	r2, [pc, #40]	@ (70002398 <LoopForever+0x12>)
  ldr r4, =_ebss
70002370:	4c0a      	ldr	r4, [pc, #40]	@ (7000239c <LoopForever+0x16>)
  movs r3, #0
70002372:	2300      	movs	r3, #0
  b LoopFillZerobss
70002374:	e001      	b.n	7000237a <LoopFillZerobss>

70002376 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
70002376:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
70002378:	3204      	adds	r2, #4

7000237a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
7000237a:	42a2      	cmp	r2, r4
  bcc FillZerobss
7000237c:	d3fb      	bcc.n	70002376 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
7000237e:	f008 fe3f 	bl	7000b000 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
70002382:	f7fe ff3b 	bl	700011fc <main>

70002386 <LoopForever>:

LoopForever:
  b LoopForever
70002386:	e7fe      	b.n	70002386 <LoopForever>
  ldr   r0, =_estack
70002388:	20010000 	.word	0x20010000
  ldr r0, =_sdata
7000238c:	24000000 	.word	0x24000000
  ldr r1, =_edata
70002390:	24000770 	.word	0x24000770
  ldr r2, =_sidata
70002394:	7000fb24 	.word	0x7000fb24
  ldr r2, =_sbss
70002398:	24000770 	.word	0x24000770
  ldr r4, =_ebss
7000239c:	24001020 	.word	0x24001020

700023a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
700023a0:	e7fe      	b.n	700023a0 <ADC1_2_IRQHandler>

700023a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
700023a2:	b580      	push	{r7, lr}
700023a4:	b082      	sub	sp, #8
700023a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
700023a8:	2300      	movs	r3, #0
700023aa:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
700023ac:	2003      	movs	r0, #3
700023ae:	f000 f943 	bl	70002638 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
700023b2:	200f      	movs	r0, #15
700023b4:	f000 f80e 	bl	700023d4 <HAL_InitTick>
700023b8:	4603      	mov	r3, r0
700023ba:	2b00      	cmp	r3, #0
700023bc:	d002      	beq.n	700023c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
700023be:	2301      	movs	r3, #1
700023c0:	71fb      	strb	r3, [r7, #7]
700023c2:	e001      	b.n	700023c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
700023c4:	f7ff fb4e 	bl	70001a64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
700023c8:	79fb      	ldrb	r3, [r7, #7]
}
700023ca:	4618      	mov	r0, r3
700023cc:	3708      	adds	r7, #8
700023ce:	46bd      	mov	sp, r7
700023d0:	bd80      	pop	{r7, pc}
	...

700023d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
700023d4:	b580      	push	{r7, lr}
700023d6:	b084      	sub	sp, #16
700023d8:	af00      	add	r7, sp, #0
700023da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
700023dc:	2300      	movs	r3, #0
700023de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
700023e0:	4b17      	ldr	r3, [pc, #92]	@ (70002440 <HAL_InitTick+0x6c>)
700023e2:	781b      	ldrb	r3, [r3, #0]
700023e4:	2b00      	cmp	r3, #0
700023e6:	d023      	beq.n	70002430 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
700023e8:	4b16      	ldr	r3, [pc, #88]	@ (70002444 <HAL_InitTick+0x70>)
700023ea:	681a      	ldr	r2, [r3, #0]
700023ec:	4b14      	ldr	r3, [pc, #80]	@ (70002440 <HAL_InitTick+0x6c>)
700023ee:	781b      	ldrb	r3, [r3, #0]
700023f0:	4619      	mov	r1, r3
700023f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
700023f6:	fbb3 f3f1 	udiv	r3, r3, r1
700023fa:	fbb2 f3f3 	udiv	r3, r2, r3
700023fe:	4618      	mov	r0, r3
70002400:	f000 f93f 	bl	70002682 <HAL_SYSTICK_Config>
70002404:	4603      	mov	r3, r0
70002406:	2b00      	cmp	r3, #0
70002408:	d10f      	bne.n	7000242a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
7000240a:	687b      	ldr	r3, [r7, #4]
7000240c:	2b0f      	cmp	r3, #15
7000240e:	d809      	bhi.n	70002424 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
70002410:	2200      	movs	r2, #0
70002412:	6879      	ldr	r1, [r7, #4]
70002414:	f04f 30ff 	mov.w	r0, #4294967295
70002418:	f000 f919 	bl	7000264e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
7000241c:	4a0a      	ldr	r2, [pc, #40]	@ (70002448 <HAL_InitTick+0x74>)
7000241e:	687b      	ldr	r3, [r7, #4]
70002420:	6013      	str	r3, [r2, #0]
70002422:	e007      	b.n	70002434 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
70002424:	2301      	movs	r3, #1
70002426:	73fb      	strb	r3, [r7, #15]
70002428:	e004      	b.n	70002434 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
7000242a:	2301      	movs	r3, #1
7000242c:	73fb      	strb	r3, [r7, #15]
7000242e:	e001      	b.n	70002434 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
70002430:	2301      	movs	r3, #1
70002432:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
70002434:	7bfb      	ldrb	r3, [r7, #15]
}
70002436:	4618      	mov	r0, r3
70002438:	3710      	adds	r7, #16
7000243a:	46bd      	mov	sp, r7
7000243c:	bd80      	pop	{r7, pc}
7000243e:	bf00      	nop
70002440:	24000008 	.word	0x24000008
70002444:	24000000 	.word	0x24000000
70002448:	24000004 	.word	0x24000004

7000244c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
7000244c:	b480      	push	{r7}
7000244e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
70002450:	4b06      	ldr	r3, [pc, #24]	@ (7000246c <HAL_IncTick+0x20>)
70002452:	781b      	ldrb	r3, [r3, #0]
70002454:	461a      	mov	r2, r3
70002456:	4b06      	ldr	r3, [pc, #24]	@ (70002470 <HAL_IncTick+0x24>)
70002458:	681b      	ldr	r3, [r3, #0]
7000245a:	4413      	add	r3, r2
7000245c:	4a04      	ldr	r2, [pc, #16]	@ (70002470 <HAL_IncTick+0x24>)
7000245e:	6013      	str	r3, [r2, #0]
}
70002460:	bf00      	nop
70002462:	46bd      	mov	sp, r7
70002464:	f85d 7b04 	ldr.w	r7, [sp], #4
70002468:	4770      	bx	lr
7000246a:	bf00      	nop
7000246c:	24000008 	.word	0x24000008
70002470:	24000cd4 	.word	0x24000cd4

70002474 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
70002474:	b480      	push	{r7}
70002476:	af00      	add	r7, sp, #0
  return uwTick;
70002478:	4b03      	ldr	r3, [pc, #12]	@ (70002488 <HAL_GetTick+0x14>)
7000247a:	681b      	ldr	r3, [r3, #0]
}
7000247c:	4618      	mov	r0, r3
7000247e:	46bd      	mov	sp, r7
70002480:	f85d 7b04 	ldr.w	r7, [sp], #4
70002484:	4770      	bx	lr
70002486:	bf00      	nop
70002488:	24000cd4 	.word	0x24000cd4

7000248c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
7000248c:	b580      	push	{r7, lr}
7000248e:	b084      	sub	sp, #16
70002490:	af00      	add	r7, sp, #0
70002492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
70002494:	f7ff ffee 	bl	70002474 <HAL_GetTick>
70002498:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
7000249a:	687b      	ldr	r3, [r7, #4]
7000249c:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
7000249e:	68fb      	ldr	r3, [r7, #12]
700024a0:	f1b3 3fff 	cmp.w	r3, #4294967295
700024a4:	d005      	beq.n	700024b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
700024a6:	4b0a      	ldr	r3, [pc, #40]	@ (700024d0 <HAL_Delay+0x44>)
700024a8:	781b      	ldrb	r3, [r3, #0]
700024aa:	461a      	mov	r2, r3
700024ac:	68fb      	ldr	r3, [r7, #12]
700024ae:	4413      	add	r3, r2
700024b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
700024b2:	bf00      	nop
700024b4:	f7ff ffde 	bl	70002474 <HAL_GetTick>
700024b8:	4602      	mov	r2, r0
700024ba:	68bb      	ldr	r3, [r7, #8]
700024bc:	1ad3      	subs	r3, r2, r3
700024be:	68fa      	ldr	r2, [r7, #12]
700024c0:	429a      	cmp	r2, r3
700024c2:	d8f7      	bhi.n	700024b4 <HAL_Delay+0x28>
  {
  }
}
700024c4:	bf00      	nop
700024c6:	bf00      	nop
700024c8:	3710      	adds	r7, #16
700024ca:	46bd      	mov	sp, r7
700024cc:	bd80      	pop	{r7, pc}
700024ce:	bf00      	nop
700024d0:	24000008 	.word	0x24000008

700024d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
700024d4:	b480      	push	{r7}
700024d6:	b085      	sub	sp, #20
700024d8:	af00      	add	r7, sp, #0
700024da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
700024dc:	687b      	ldr	r3, [r7, #4]
700024de:	f003 0307 	and.w	r3, r3, #7
700024e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
700024e4:	4b0b      	ldr	r3, [pc, #44]	@ (70002514 <__NVIC_SetPriorityGrouping+0x40>)
700024e6:	68db      	ldr	r3, [r3, #12]
700024e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
700024ea:	68ba      	ldr	r2, [r7, #8]
700024ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
700024f0:	4013      	ands	r3, r2
700024f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
700024f4:	68fb      	ldr	r3, [r7, #12]
700024f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
700024f8:	68bb      	ldr	r3, [r7, #8]
700024fa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
700024fc:	4b06      	ldr	r3, [pc, #24]	@ (70002518 <__NVIC_SetPriorityGrouping+0x44>)
700024fe:	4313      	orrs	r3, r2
70002500:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
70002502:	4a04      	ldr	r2, [pc, #16]	@ (70002514 <__NVIC_SetPriorityGrouping+0x40>)
70002504:	68bb      	ldr	r3, [r7, #8]
70002506:	60d3      	str	r3, [r2, #12]
}
70002508:	bf00      	nop
7000250a:	3714      	adds	r7, #20
7000250c:	46bd      	mov	sp, r7
7000250e:	f85d 7b04 	ldr.w	r7, [sp], #4
70002512:	4770      	bx	lr
70002514:	e000ed00 	.word	0xe000ed00
70002518:	05fa0000 	.word	0x05fa0000

7000251c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
7000251c:	b480      	push	{r7}
7000251e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
70002520:	4b04      	ldr	r3, [pc, #16]	@ (70002534 <__NVIC_GetPriorityGrouping+0x18>)
70002522:	68db      	ldr	r3, [r3, #12]
70002524:	0a1b      	lsrs	r3, r3, #8
70002526:	f003 0307 	and.w	r3, r3, #7
}
7000252a:	4618      	mov	r0, r3
7000252c:	46bd      	mov	sp, r7
7000252e:	f85d 7b04 	ldr.w	r7, [sp], #4
70002532:	4770      	bx	lr
70002534:	e000ed00 	.word	0xe000ed00

70002538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
70002538:	b480      	push	{r7}
7000253a:	b083      	sub	sp, #12
7000253c:	af00      	add	r7, sp, #0
7000253e:	4603      	mov	r3, r0
70002540:	6039      	str	r1, [r7, #0]
70002542:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
70002544:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70002548:	2b00      	cmp	r3, #0
7000254a:	db0a      	blt.n	70002562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
7000254c:	683b      	ldr	r3, [r7, #0]
7000254e:	b2da      	uxtb	r2, r3
70002550:	490c      	ldr	r1, [pc, #48]	@ (70002584 <__NVIC_SetPriority+0x4c>)
70002552:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
70002556:	0112      	lsls	r2, r2, #4
70002558:	b2d2      	uxtb	r2, r2
7000255a:	440b      	add	r3, r1
7000255c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
70002560:	e00a      	b.n	70002578 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
70002562:	683b      	ldr	r3, [r7, #0]
70002564:	b2da      	uxtb	r2, r3
70002566:	4908      	ldr	r1, [pc, #32]	@ (70002588 <__NVIC_SetPriority+0x50>)
70002568:	88fb      	ldrh	r3, [r7, #6]
7000256a:	f003 030f 	and.w	r3, r3, #15
7000256e:	3b04      	subs	r3, #4
70002570:	0112      	lsls	r2, r2, #4
70002572:	b2d2      	uxtb	r2, r2
70002574:	440b      	add	r3, r1
70002576:	761a      	strb	r2, [r3, #24]
}
70002578:	bf00      	nop
7000257a:	370c      	adds	r7, #12
7000257c:	46bd      	mov	sp, r7
7000257e:	f85d 7b04 	ldr.w	r7, [sp], #4
70002582:	4770      	bx	lr
70002584:	e000e100 	.word	0xe000e100
70002588:	e000ed00 	.word	0xe000ed00

7000258c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
7000258c:	b480      	push	{r7}
7000258e:	b089      	sub	sp, #36	@ 0x24
70002590:	af00      	add	r7, sp, #0
70002592:	60f8      	str	r0, [r7, #12]
70002594:	60b9      	str	r1, [r7, #8]
70002596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
70002598:	68fb      	ldr	r3, [r7, #12]
7000259a:	f003 0307 	and.w	r3, r3, #7
7000259e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
700025a0:	69fb      	ldr	r3, [r7, #28]
700025a2:	f1c3 0307 	rsb	r3, r3, #7
700025a6:	2b04      	cmp	r3, #4
700025a8:	bf28      	it	cs
700025aa:	2304      	movcs	r3, #4
700025ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
700025ae:	69fb      	ldr	r3, [r7, #28]
700025b0:	3304      	adds	r3, #4
700025b2:	2b06      	cmp	r3, #6
700025b4:	d902      	bls.n	700025bc <NVIC_EncodePriority+0x30>
700025b6:	69fb      	ldr	r3, [r7, #28]
700025b8:	3b03      	subs	r3, #3
700025ba:	e000      	b.n	700025be <NVIC_EncodePriority+0x32>
700025bc:	2300      	movs	r3, #0
700025be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
700025c0:	f04f 32ff 	mov.w	r2, #4294967295
700025c4:	69bb      	ldr	r3, [r7, #24]
700025c6:	fa02 f303 	lsl.w	r3, r2, r3
700025ca:	43da      	mvns	r2, r3
700025cc:	68bb      	ldr	r3, [r7, #8]
700025ce:	401a      	ands	r2, r3
700025d0:	697b      	ldr	r3, [r7, #20]
700025d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
700025d4:	f04f 31ff 	mov.w	r1, #4294967295
700025d8:	697b      	ldr	r3, [r7, #20]
700025da:	fa01 f303 	lsl.w	r3, r1, r3
700025de:	43d9      	mvns	r1, r3
700025e0:	687b      	ldr	r3, [r7, #4]
700025e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
700025e4:	4313      	orrs	r3, r2
         );
}
700025e6:	4618      	mov	r0, r3
700025e8:	3724      	adds	r7, #36	@ 0x24
700025ea:	46bd      	mov	sp, r7
700025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
700025f0:	4770      	bx	lr
	...

700025f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
700025f4:	b580      	push	{r7, lr}
700025f6:	b082      	sub	sp, #8
700025f8:	af00      	add	r7, sp, #0
700025fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
700025fc:	687b      	ldr	r3, [r7, #4]
700025fe:	3b01      	subs	r3, #1
70002600:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70002604:	d301      	bcc.n	7000260a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
70002606:	2301      	movs	r3, #1
70002608:	e00f      	b.n	7000262a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
7000260a:	4a0a      	ldr	r2, [pc, #40]	@ (70002634 <SysTick_Config+0x40>)
7000260c:	687b      	ldr	r3, [r7, #4]
7000260e:	3b01      	subs	r3, #1
70002610:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
70002612:	210f      	movs	r1, #15
70002614:	f04f 30ff 	mov.w	r0, #4294967295
70002618:	f7ff ff8e 	bl	70002538 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
7000261c:	4b05      	ldr	r3, [pc, #20]	@ (70002634 <SysTick_Config+0x40>)
7000261e:	2200      	movs	r2, #0
70002620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
70002622:	4b04      	ldr	r3, [pc, #16]	@ (70002634 <SysTick_Config+0x40>)
70002624:	2207      	movs	r2, #7
70002626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
70002628:	2300      	movs	r3, #0
}
7000262a:	4618      	mov	r0, r3
7000262c:	3708      	adds	r7, #8
7000262e:	46bd      	mov	sp, r7
70002630:	bd80      	pop	{r7, pc}
70002632:	bf00      	nop
70002634:	e000e010 	.word	0xe000e010

70002638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
70002638:	b580      	push	{r7, lr}
7000263a:	b082      	sub	sp, #8
7000263c:	af00      	add	r7, sp, #0
7000263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
70002640:	6878      	ldr	r0, [r7, #4]
70002642:	f7ff ff47 	bl	700024d4 <__NVIC_SetPriorityGrouping>
}
70002646:	bf00      	nop
70002648:	3708      	adds	r7, #8
7000264a:	46bd      	mov	sp, r7
7000264c:	bd80      	pop	{r7, pc}

7000264e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
7000264e:	b580      	push	{r7, lr}
70002650:	b086      	sub	sp, #24
70002652:	af00      	add	r7, sp, #0
70002654:	4603      	mov	r3, r0
70002656:	60b9      	str	r1, [r7, #8]
70002658:	607a      	str	r2, [r7, #4]
7000265a:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
7000265c:	f7ff ff5e 	bl	7000251c <__NVIC_GetPriorityGrouping>
70002660:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
70002662:	687a      	ldr	r2, [r7, #4]
70002664:	68b9      	ldr	r1, [r7, #8]
70002666:	6978      	ldr	r0, [r7, #20]
70002668:	f7ff ff90 	bl	7000258c <NVIC_EncodePriority>
7000266c:	4602      	mov	r2, r0
7000266e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
70002672:	4611      	mov	r1, r2
70002674:	4618      	mov	r0, r3
70002676:	f7ff ff5f 	bl	70002538 <__NVIC_SetPriority>
}
7000267a:	bf00      	nop
7000267c:	3718      	adds	r7, #24
7000267e:	46bd      	mov	sp, r7
70002680:	bd80      	pop	{r7, pc}

70002682 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
70002682:	b580      	push	{r7, lr}
70002684:	b082      	sub	sp, #8
70002686:	af00      	add	r7, sp, #0
70002688:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
7000268a:	6878      	ldr	r0, [r7, #4]
7000268c:	f7ff ffb2 	bl	700025f4 <SysTick_Config>
70002690:	4603      	mov	r3, r0
}
70002692:	4618      	mov	r0, r3
70002694:	3708      	adds	r7, #8
70002696:	46bd      	mov	sp, r7
70002698:	bd80      	pop	{r7, pc}
	...

7000269c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
7000269c:	b480      	push	{r7}
7000269e:	b083      	sub	sp, #12
700026a0:	af00      	add	r7, sp, #0
700026a2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
700026a4:	f3bf 8f5f 	dmb	sy
}
700026a8:	bf00      	nop
  /* Force any outstanding transfers to complete before enabling MPU */
  __DMB();

  /* Enable the MPU */
  MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
700026aa:	4a0b      	ldr	r2, [pc, #44]	@ (700026d8 <HAL_MPU_Enable+0x3c>)
700026ac:	687b      	ldr	r3, [r7, #4]
700026ae:	f043 0301 	orr.w	r3, r3, #1
700026b2:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
700026b4:	4b09      	ldr	r3, [pc, #36]	@ (700026dc <HAL_MPU_Enable+0x40>)
700026b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700026b8:	4a08      	ldr	r2, [pc, #32]	@ (700026dc <HAL_MPU_Enable+0x40>)
700026ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700026be:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
700026c0:	f3bf 8f4f 	dsb	sy
}
700026c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
700026c6:	f3bf 8f6f 	isb	sy
}
700026ca:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
700026cc:	bf00      	nop
700026ce:	370c      	adds	r7, #12
700026d0:	46bd      	mov	sp, r7
700026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
700026d6:	4770      	bx	lr
700026d8:	e000ed90 	.word	0xe000ed90
700026dc:	e000ed00 	.word	0xe000ed00

700026e0 <HAL_MPU_Disable>:
/**
  * @brief  Disable the MPU.
  * @retval None
  */
void HAL_MPU_Disable(void)
{
700026e0:	b480      	push	{r7}
700026e2:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
700026e4:	f3bf 8f5f 	dmb	sy
}
700026e8:	bf00      	nop
  /* Force any outstanding transfers to complete before disabling MPU */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
700026ea:	4b0a      	ldr	r3, [pc, #40]	@ (70002714 <HAL_MPU_Disable+0x34>)
700026ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700026ee:	4a09      	ldr	r2, [pc, #36]	@ (70002714 <HAL_MPU_Disable+0x34>)
700026f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700026f4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register */
  MPU->CTRL = 0U;
700026f6:	4b08      	ldr	r3, [pc, #32]	@ (70002718 <HAL_MPU_Disable+0x38>)
700026f8:	2200      	movs	r2, #0
700026fa:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
700026fc:	f3bf 8f4f 	dsb	sy
}
70002700:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70002702:	f3bf 8f6f 	isb	sy
}
70002706:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
70002708:	bf00      	nop
7000270a:	46bd      	mov	sp, r7
7000270c:	f85d 7b04 	ldr.w	r7, [sp], #4
70002710:	4770      	bx	lr
70002712:	bf00      	nop
70002714:	e000ed00 	.word	0xe000ed00
70002718:	e000ed90 	.word	0xe000ed90

7000271c <HAL_MPU_DisableRegion>:
/**
  * @brief  Disable the MPU Region.
  * @retval None
  */
void HAL_MPU_DisableRegion(uint32_t RegionNumber)
{
7000271c:	b480      	push	{r7}
7000271e:	b083      	sub	sp, #12
70002720:	af00      	add	r7, sp, #0
70002722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));

  /* Set the Region number */
  MPU->RNR = RegionNumber;
70002724:	4a07      	ldr	r2, [pc, #28]	@ (70002744 <HAL_MPU_DisableRegion+0x28>)
70002726:	687b      	ldr	r3, [r7, #4]
70002728:	6093      	str	r3, [r2, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
7000272a:	4b06      	ldr	r3, [pc, #24]	@ (70002744 <HAL_MPU_DisableRegion+0x28>)
7000272c:	691b      	ldr	r3, [r3, #16]
7000272e:	4a05      	ldr	r2, [pc, #20]	@ (70002744 <HAL_MPU_DisableRegion+0x28>)
70002730:	f023 0301 	bic.w	r3, r3, #1
70002734:	6113      	str	r3, [r2, #16]
}
70002736:	bf00      	nop
70002738:	370c      	adds	r7, #12
7000273a:	46bd      	mov	sp, r7
7000273c:	f85d 7b04 	ldr.w	r7, [sp], #4
70002740:	4770      	bx	lr
70002742:	bf00      	nop
70002744:	e000ed90 	.word	0xe000ed90

70002748 <HAL_MPU_ConfigRegion>:
  *                  the initialization and configuration information.
  * @note   The region base address must be aligned to the size of the region.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
{
70002748:	b480      	push	{r7}
7000274a:	b083      	sub	sp, #12
7000274c:	af00      	add	r7, sp, #0
7000274e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
  assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));

  /* Set the Region number */
  MPU->RNR = pMPU_RegionInit->Number;
70002750:	687b      	ldr	r3, [r7, #4]
70002752:	785a      	ldrb	r2, [r3, #1]
70002754:	4b1e      	ldr	r3, [pc, #120]	@ (700027d0 <HAL_MPU_ConfigRegion+0x88>)
70002756:	609a      	str	r2, [r3, #8]
  assert_param(IS_MPU_SUB_REGION_DISABLE(pMPU_RegionInit->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(pMPU_RegionInit->Size));
  assert_param(IS_MPU_ADDRESS_MULTIPLE_SIZE(pMPU_RegionInit->BaseAddress, pMPU_RegionInit->Size));

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70002758:	4b1d      	ldr	r3, [pc, #116]	@ (700027d0 <HAL_MPU_ConfigRegion+0x88>)
7000275a:	691b      	ldr	r3, [r3, #16]
7000275c:	4a1c      	ldr	r2, [pc, #112]	@ (700027d0 <HAL_MPU_ConfigRegion+0x88>)
7000275e:	f023 0301 	bic.w	r3, r3, #1
70002762:	6113      	str	r3, [r2, #16]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
70002764:	4b1a      	ldr	r3, [pc, #104]	@ (700027d0 <HAL_MPU_ConfigRegion+0x88>)
70002766:	691b      	ldr	r3, [r3, #16]
70002768:	4a19      	ldr	r2, [pc, #100]	@ (700027d0 <HAL_MPU_ConfigRegion+0x88>)
7000276a:	f023 0301 	bic.w	r3, r3, #1
7000276e:	6113      	str	r3, [r2, #16]
  MPU->RBAR = pMPU_RegionInit->BaseAddress;
70002770:	4a17      	ldr	r2, [pc, #92]	@ (700027d0 <HAL_MPU_ConfigRegion+0x88>)
70002772:	687b      	ldr	r3, [r7, #4]
70002774:	685b      	ldr	r3, [r3, #4]
70002776:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70002778:	687b      	ldr	r3, [r7, #4]
7000277a:	7b1b      	ldrb	r3, [r3, #12]
7000277c:	071a      	lsls	r2, r3, #28
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
7000277e:	687b      	ldr	r3, [r7, #4]
70002780:	7adb      	ldrb	r3, [r3, #11]
70002782:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
70002784:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70002786:	687b      	ldr	r3, [r7, #4]
70002788:	7a9b      	ldrb	r3, [r3, #10]
7000278a:	04db      	lsls	r3, r3, #19
              ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RASR_AP_Pos)   |
7000278c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
7000278e:	687b      	ldr	r3, [r7, #4]
70002790:	7b5b      	ldrb	r3, [r3, #13]
70002792:	049b      	lsls	r3, r3, #18
              ((uint32_t)pMPU_RegionInit->TypeExtField     << MPU_RASR_TEX_Pos)  |
70002794:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
70002796:	687b      	ldr	r3, [r7, #4]
70002798:	7b9b      	ldrb	r3, [r3, #14]
7000279a:	045b      	lsls	r3, r3, #17
              ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RASR_S_Pos)    |
7000279c:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
7000279e:	687b      	ldr	r3, [r7, #4]
700027a0:	7bdb      	ldrb	r3, [r3, #15]
700027a2:	041b      	lsls	r3, r3, #16
              ((uint32_t)pMPU_RegionInit->IsCacheable      << MPU_RASR_C_Pos)    |
700027a4:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
700027a6:	687b      	ldr	r3, [r7, #4]
700027a8:	7a5b      	ldrb	r3, [r3, #9]
700027aa:	021b      	lsls	r3, r3, #8
              ((uint32_t)pMPU_RegionInit->IsBufferable     << MPU_RASR_B_Pos)    |
700027ac:	431a      	orrs	r2, r3
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
700027ae:	687b      	ldr	r3, [r7, #4]
700027b0:	7a1b      	ldrb	r3, [r3, #8]
700027b2:	005b      	lsls	r3, r3, #1
              ((uint32_t)pMPU_RegionInit->SubRegionDisable << MPU_RASR_SRD_Pos)  |
700027b4:	4313      	orrs	r3, r2
              ((uint32_t)pMPU_RegionInit->Enable           << MPU_RASR_ENABLE_Pos);
700027b6:	687a      	ldr	r2, [r7, #4]
700027b8:	7812      	ldrb	r2, [r2, #0]
700027ba:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
700027bc:	4a04      	ldr	r2, [pc, #16]	@ (700027d0 <HAL_MPU_ConfigRegion+0x88>)
              ((uint32_t)pMPU_RegionInit->Size             << MPU_RASR_SIZE_Pos) |
700027be:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RASR_XN_Pos)   |
700027c0:	6113      	str	r3, [r2, #16]
}
700027c2:	bf00      	nop
700027c4:	370c      	adds	r7, #12
700027c6:	46bd      	mov	sp, r7
700027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
700027cc:	4770      	bx	lr
700027ce:	bf00      	nop
700027d0:	e000ed90 	.word	0xe000ed90

700027d4 <HAL_DCMIPP_Init>:
  * @brief  Initialize the selected HAL DCMIPP handle and associate a DCMIPP peripheral instance.
  * @param  hdcmipp  Pointer to DCMIPP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_Init(DCMIPP_HandleTypeDef *hdcmipp)
{
700027d4:	b580      	push	{r7, lr}
700027d6:	b084      	sub	sp, #16
700027d8:	af00      	add	r7, sp, #0
700027da:	6078      	str	r0, [r7, #4]
  uint32_t pipe_index;

  /* Check pointer validity */
  if (hdcmipp == NULL)
700027dc:	687b      	ldr	r3, [r7, #4]
700027de:	2b00      	cmp	r3, #0
700027e0:	d101      	bne.n	700027e6 <HAL_DCMIPP_Init+0x12>
  {
    return HAL_ERROR;
700027e2:	2301      	movs	r3, #1
700027e4:	e020      	b.n	70002828 <HAL_DCMIPP_Init+0x54>
  }

  /* Check function parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));

  if (hdcmipp->State == HAL_DCMIPP_STATE_RESET)
700027e6:	687b      	ldr	r3, [r7, #4]
700027e8:	791b      	ldrb	r3, [r3, #4]
700027ea:	b2db      	uxtb	r3, r3
700027ec:	2b00      	cmp	r3, #0
700027ee:	d102      	bne.n	700027f6 <HAL_DCMIPP_Init+0x22>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmipp->MspInitCallback(hdcmipp);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMIPP_MspInit(hdcmipp);
700027f0:	6878      	ldr	r0, [r7, #4]
700027f2:	f7fd fffd 	bl	700007f0 <HAL_DCMIPP_MspInit>
#endif /* (USE_HAL_DCMIPP_REGISTER_CALLBACKS) */
  }

  /* Change the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_BUSY;
700027f6:	687b      	ldr	r3, [r7, #4]
700027f8:	2203      	movs	r2, #3
700027fa:	711a      	strb	r2, [r3, #4]

  /* Reset DCMIPP Pipe state */
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
700027fc:	2300      	movs	r3, #0
700027fe:	60fb      	str	r3, [r7, #12]
70002800:	e008      	b.n	70002814 <HAL_DCMIPP_Init+0x40>
  {
    hdcmipp->PipeState[pipe_index] = HAL_DCMIPP_PIPE_STATE_RESET;
70002802:	687a      	ldr	r2, [r7, #4]
70002804:	68fb      	ldr	r3, [r7, #12]
70002806:	4413      	add	r3, r2
70002808:	3305      	adds	r3, #5
7000280a:	2200      	movs	r2, #0
7000280c:	701a      	strb	r2, [r3, #0]
  for (pipe_index = 0U; pipe_index < DCMIPP_NUM_OF_PIPES; pipe_index++)
7000280e:	68fb      	ldr	r3, [r7, #12]
70002810:	3301      	adds	r3, #1
70002812:	60fb      	str	r3, [r7, #12]
70002814:	68fb      	ldr	r3, [r7, #12]
70002816:	2b00      	cmp	r3, #0
70002818:	d0f3      	beq.n	70002802 <HAL_DCMIPP_Init+0x2e>
  }

  /* Update error code */
  hdcmipp->ErrorCode = HAL_DCMIPP_ERROR_NONE;
7000281a:	687b      	ldr	r3, [r7, #4]
7000281c:	2200      	movs	r2, #0
7000281e:	609a      	str	r2, [r3, #8]

  /* Update the DCMIPP state*/
  hdcmipp->State = HAL_DCMIPP_STATE_INIT;
70002820:	687b      	ldr	r3, [r7, #4]
70002822:	2201      	movs	r2, #1
70002824:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
70002826:	2300      	movs	r3, #0
}
70002828:	4618      	mov	r0, r3
7000282a:	3710      	adds	r7, #16
7000282c:	46bd      	mov	sp, r7
7000282e:	bd80      	pop	{r7, pc}

70002830 <HAL_DCMIPP_PARALLEL_SetConfig>:
  *                         the parallel Interface configuration information for DCMIPP.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PARALLEL_SetConfig(DCMIPP_HandleTypeDef *hdcmipp,
                                                const DCMIPP_ParallelConfTypeDef *pParallelConfig)
{
70002830:	b480      	push	{r7}
70002832:	b085      	sub	sp, #20
70002834:	af00      	add	r7, sp, #0
70002836:	6078      	str	r0, [r7, #4]
70002838:	6039      	str	r1, [r7, #0]
  uint32_t prcr_reg;
  uint32_t prescr_reg;

  /* Check parameters */
  if ((hdcmipp == NULL) || (pParallelConfig == NULL))
7000283a:	687b      	ldr	r3, [r7, #4]
7000283c:	2b00      	cmp	r3, #0
7000283e:	d002      	beq.n	70002846 <HAL_DCMIPP_PARALLEL_SetConfig+0x16>
70002840:	683b      	ldr	r3, [r7, #0]
70002842:	2b00      	cmp	r3, #0
70002844:	d101      	bne.n	7000284a <HAL_DCMIPP_PARALLEL_SetConfig+0x1a>
  {
    return HAL_ERROR;
70002846:	2301      	movs	r3, #1
70002848:	e059      	b.n	700028fe <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  assert_param(IS_DCMIPP_SYNC_MODE(pParallelConfig->SynchroMode));
  assert_param(IS_DCMIPP_SWAP_BITS(pParallelConfig->SwapBits));
  assert_param(IS_DCMIPP_SWAP_CYCLES(pParallelConfig->SwapCycles));

  /* Check DCMIPP state */
  if (hdcmipp->State != HAL_DCMIPP_STATE_INIT)
7000284a:	687b      	ldr	r3, [r7, #4]
7000284c:	791b      	ldrb	r3, [r3, #4]
7000284e:	b2db      	uxtb	r3, r3
70002850:	2b01      	cmp	r3, #1
70002852:	d001      	beq.n	70002858 <HAL_DCMIPP_PARALLEL_SetConfig+0x28>
  {
    return HAL_ERROR;
70002854:	2301      	movs	r3, #1
70002856:	e052      	b.n	700028fe <HAL_DCMIPP_PARALLEL_SetConfig+0xce>
  }
  else
  {
    /* Configures the Format, VS, HS, PCK polarity, ExtendedDataMode, SynchronisationMode, Swap Cycles and bits */
    prcr_reg  = ((pParallelConfig->Format)           | \
70002858:	683b      	ldr	r3, [r7, #0]
7000285a:	681a      	ldr	r2, [r3, #0]
                 (pParallelConfig->VSPolarity)       | \
7000285c:	683b      	ldr	r3, [r7, #0]
7000285e:	685b      	ldr	r3, [r3, #4]
    prcr_reg  = ((pParallelConfig->Format)           | \
70002860:	431a      	orrs	r2, r3
                 (pParallelConfig->HSPolarity)       | \
70002862:	683b      	ldr	r3, [r7, #0]
70002864:	689b      	ldr	r3, [r3, #8]
                 (pParallelConfig->VSPolarity)       | \
70002866:	431a      	orrs	r2, r3
                 (pParallelConfig->PCKPolarity)      | \
70002868:	683b      	ldr	r3, [r7, #0]
7000286a:	68db      	ldr	r3, [r3, #12]
                 (pParallelConfig->HSPolarity)       | \
7000286c:	431a      	orrs	r2, r3
                 (pParallelConfig->ExtendedDataMode) | \
7000286e:	683b      	ldr	r3, [r7, #0]
70002870:	691b      	ldr	r3, [r3, #16]
                 (pParallelConfig->PCKPolarity)      | \
70002872:	431a      	orrs	r2, r3
                 (pParallelConfig->SynchroMode)      | \
70002874:	683b      	ldr	r3, [r7, #0]
70002876:	695b      	ldr	r3, [r3, #20]
                 (pParallelConfig->ExtendedDataMode) | \
70002878:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapCycles)       | \
7000287a:	683b      	ldr	r3, [r7, #0]
7000287c:	6a1b      	ldr	r3, [r3, #32]
                 (pParallelConfig->SynchroMode)      | \
7000287e:	431a      	orrs	r2, r3
                 (pParallelConfig->SwapBits));
70002880:	683b      	ldr	r3, [r7, #0]
70002882:	69db      	ldr	r3, [r3, #28]
    prcr_reg  = ((pParallelConfig->Format)           | \
70002884:	4313      	orrs	r3, r2
70002886:	60fb      	str	r3, [r7, #12]

    WRITE_REG(hdcmipp->Instance->PRCR, prcr_reg);
70002888:	687b      	ldr	r3, [r7, #4]
7000288a:	681b      	ldr	r3, [r3, #0]
7000288c:	68fa      	ldr	r2, [r7, #12]
7000288e:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

    if (pParallelConfig->SynchroMode == DCMIPP_SYNCHRO_EMBEDDED)
70002892:	683b      	ldr	r3, [r7, #0]
70002894:	695b      	ldr	r3, [r3, #20]
70002896:	2b10      	cmp	r3, #16
70002898:	d119      	bne.n	700028ce <HAL_DCMIPP_PARALLEL_SetConfig+0x9e>
    {
      /* Set Embedded Sync codes */
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
7000289a:	683b      	ldr	r3, [r7, #0]
7000289c:	7edb      	ldrb	r3, [r3, #27]
7000289e:	061a      	lsls	r2, r3, #24
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
700028a0:	683b      	ldr	r3, [r7, #0]
700028a2:	7e9b      	ldrb	r3, [r3, #26]
700028a4:	041b      	lsls	r3, r3, #16
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
700028a6:	4313      	orrs	r3, r2
                    ((uint32_t)pParallelConfig->SynchroCodes.FrameStartCode << DCMIPP_PRESCR_FSC_Pos) | \
700028a8:	683a      	ldr	r2, [r7, #0]
700028aa:	7e12      	ldrb	r2, [r2, #24]
                    ((uint32_t)pParallelConfig->SynchroCodes.LineEndCode << DCMIPP_PRESCR_LEC_Pos)    | \
700028ac:	431a      	orrs	r2, r3
                    ((uint32_t)pParallelConfig->SynchroCodes.LineStartCode << DCMIPP_PRESCR_LSC_Pos));
700028ae:	683b      	ldr	r3, [r7, #0]
700028b0:	7e5b      	ldrb	r3, [r3, #25]
700028b2:	021b      	lsls	r3, r3, #8
      prescr_reg = (((uint32_t)pParallelConfig->SynchroCodes.FrameEndCode << DCMIPP_PRESCR_FEC_Pos)   | \
700028b4:	4313      	orrs	r3, r2
700028b6:	60bb      	str	r3, [r7, #8]

      WRITE_REG(hdcmipp->Instance->PRESCR, prescr_reg);
700028b8:	687b      	ldr	r3, [r7, #4]
700028ba:	681b      	ldr	r3, [r3, #0]
700028bc:	68ba      	ldr	r2, [r7, #8]
700028be:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

      /* Set Embedded Sync Unmask codes : All codes are unmasked */
      WRITE_REG(hdcmipp->Instance->PRESUR, 0xFFFFFFFFU);
700028c2:	687b      	ldr	r3, [r7, #4]
700028c4:	681b      	ldr	r3, [r3, #0]
700028c6:	f04f 32ff 	mov.w	r2, #4294967295
700028ca:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }

    /* Enable the Synchronization error interrupt on parallel interface */
    __HAL_DCMIPP_ENABLE_IT(hdcmipp, DCMIPP_IT_PARALLEL_SYNC_ERROR);
700028ce:	687b      	ldr	r3, [r7, #4]
700028d0:	681b      	ldr	r3, [r3, #0]
700028d2:	f8d3 23f0 	ldr.w	r2, [r3, #1008]	@ 0x3f0
700028d6:	687b      	ldr	r3, [r7, #4]
700028d8:	681b      	ldr	r3, [r3, #0]
700028da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
700028de:	f8c3 23f0 	str.w	r2, [r3, #1008]	@ 0x3f0

    /* Enable Parallel interface */
    SET_BIT(hdcmipp->Instance->PRCR, DCMIPP_PRCR_ENABLE);
700028e2:	687b      	ldr	r3, [r7, #4]
700028e4:	681b      	ldr	r3, [r3, #0]
700028e6:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
700028ea:	687b      	ldr	r3, [r7, #4]
700028ec:	681b      	ldr	r3, [r3, #0]
700028ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
700028f2:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104

  }

  /* Update the DCMIPP state */
  hdcmipp->State = HAL_DCMIPP_STATE_READY;
700028f6:	687b      	ldr	r3, [r7, #4]
700028f8:	2202      	movs	r2, #2
700028fa:	711a      	strb	r2, [r3, #4]

  return HAL_OK;
700028fc:	2300      	movs	r3, #0
}
700028fe:	4618      	mov	r0, r3
70002900:	3714      	adds	r7, #20
70002902:	46bd      	mov	sp, r7
70002904:	f85d 7b04 	ldr.w	r7, [sp], #4
70002908:	4770      	bx	lr

7000290a <HAL_DCMIPP_PIPE_SetConfig>:
  * @param  pPipeConfig pointer to pipe configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMIPP_PIPE_SetConfig(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe,
                                            const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
7000290a:	b580      	push	{r7, lr}
7000290c:	b086      	sub	sp, #24
7000290e:	af00      	add	r7, sp, #0
70002910:	60f8      	str	r0, [r7, #12]
70002912:	60b9      	str	r1, [r7, #8]
70002914:	607a      	str	r2, [r7, #4]
  HAL_DCMIPP_PipeStateTypeDef pipe_state;

  /* Check the DCMIPP peripheral handle parameter and pPipeConfig parameter */
  if ((hdcmipp == NULL) || (pPipeConfig == NULL))
70002916:	68fb      	ldr	r3, [r7, #12]
70002918:	2b00      	cmp	r3, #0
7000291a:	d002      	beq.n	70002922 <HAL_DCMIPP_PIPE_SetConfig+0x18>
7000291c:	687b      	ldr	r3, [r7, #4]
7000291e:	2b00      	cmp	r3, #0
70002920:	d101      	bne.n	70002926 <HAL_DCMIPP_PIPE_SetConfig+0x1c>
  {
    return HAL_ERROR;
70002922:	2301      	movs	r3, #1
70002924:	e026      	b.n	70002974 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
  /* Check the parameters */
  assert_param(IS_DCMIPP_ALL_INSTANCE(hdcmipp->Instance));
  assert_param(IS_DCMIPP_PIPE(Pipe));
  assert_param(IS_DCMIPP_FRAME_RATE(pPipeConfig->FrameRate));
  /* Get Pipe State */
  pipe_state = hdcmipp->PipeState[Pipe];
70002926:	68fa      	ldr	r2, [r7, #12]
70002928:	68bb      	ldr	r3, [r7, #8]
7000292a:	4413      	add	r3, r2
7000292c:	3305      	adds	r3, #5
7000292e:	781b      	ldrb	r3, [r3, #0]
70002930:	75fb      	strb	r3, [r7, #23]

  if (hdcmipp->State == HAL_DCMIPP_STATE_READY)
70002932:	68fb      	ldr	r3, [r7, #12]
70002934:	791b      	ldrb	r3, [r3, #4]
70002936:	b2db      	uxtb	r3, r3
70002938:	2b02      	cmp	r3, #2
7000293a:	d11a      	bne.n	70002972 <HAL_DCMIPP_PIPE_SetConfig+0x68>
  {
    if ((pipe_state == HAL_DCMIPP_PIPE_STATE_RESET) || (pipe_state == HAL_DCMIPP_PIPE_STATE_ERROR))
7000293c:	7dfb      	ldrb	r3, [r7, #23]
7000293e:	2b00      	cmp	r3, #0
70002940:	d002      	beq.n	70002948 <HAL_DCMIPP_PIPE_SetConfig+0x3e>
70002942:	7dfb      	ldrb	r3, [r7, #23]
70002944:	2b04      	cmp	r3, #4
70002946:	d112      	bne.n	7000296e <HAL_DCMIPP_PIPE_SetConfig+0x64>
    {
      /* Update the DCMIPP PIPE state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_BUSY;
70002948:	68fa      	ldr	r2, [r7, #12]
7000294a:	68bb      	ldr	r3, [r7, #8]
7000294c:	4413      	add	r3, r2
7000294e:	3305      	adds	r3, #5
70002950:	2202      	movs	r2, #2
70002952:	701a      	strb	r2, [r3, #0]

      /* Initialize the DCMIPP Pipe registers */
      Pipe_Config(hdcmipp, Pipe, pPipeConfig);
70002954:	687a      	ldr	r2, [r7, #4]
70002956:	68b9      	ldr	r1, [r7, #8]
70002958:	68f8      	ldr	r0, [r7, #12]
7000295a:	f000 f80f 	bl	7000297c <Pipe_Config>

      /* Update the DCMIPP pipe state */
      hdcmipp->PipeState[Pipe] = HAL_DCMIPP_PIPE_STATE_READY;
7000295e:	68fa      	ldr	r2, [r7, #12]
70002960:	68bb      	ldr	r3, [r7, #8]
70002962:	4413      	add	r3, r2
70002964:	3305      	adds	r3, #5
70002966:	2201      	movs	r2, #1
70002968:	701a      	strb	r2, [r3, #0]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
7000296a:	2300      	movs	r3, #0
7000296c:	e002      	b.n	70002974 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
      return HAL_ERROR;
7000296e:	2301      	movs	r3, #1
70002970:	e000      	b.n	70002974 <HAL_DCMIPP_PIPE_SetConfig+0x6a>
    return HAL_ERROR;
70002972:	2301      	movs	r3, #1
}
70002974:	4618      	mov	r0, r3
70002976:	3718      	adds	r7, #24
70002978:	46bd      	mov	sp, r7
7000297a:	bd80      	pop	{r7, pc}

7000297c <Pipe_Config>:
  * @param  pPipeConfig pointer to the DCMIPP_PipeConfTypeDef structure that contains
  *                     the configuration information for the pipe.
  * @retval None
  */
static void Pipe_Config(DCMIPP_HandleTypeDef *hdcmipp, uint32_t Pipe, const DCMIPP_PipeConfTypeDef *pPipeConfig)
{
7000297c:	b480      	push	{r7}
7000297e:	b085      	sub	sp, #20
70002980:	af00      	add	r7, sp, #0
70002982:	60f8      	str	r0, [r7, #12]
70002984:	60b9      	str	r1, [r7, #8]
70002986:	607a      	str	r2, [r7, #4]
  if (Pipe == DCMIPP_PIPE0)
70002988:	68bb      	ldr	r3, [r7, #8]
7000298a:	2b00      	cmp	r3, #0
7000298c:	d10c      	bne.n	700029a8 <Pipe_Config+0x2c>
  {
    /* Configure Pipe0 */
    /* Configure Frame Rate */
    MODIFY_REG(hdcmipp->Instance->P0FCTCR, DCMIPP_P0FCTCR_FRATE, pPipeConfig->FrameRate);
7000298e:	68fb      	ldr	r3, [r7, #12]
70002990:	681b      	ldr	r3, [r3, #0]
70002992:	f8d3 3500 	ldr.w	r3, [r3, #1280]	@ 0x500
70002996:	f023 0103 	bic.w	r1, r3, #3
7000299a:	687b      	ldr	r3, [r7, #4]
7000299c:	681a      	ldr	r2, [r3, #0]
7000299e:	68fb      	ldr	r3, [r7, #12]
700029a0:	681b      	ldr	r3, [r3, #0]
700029a2:	430a      	orrs	r2, r1
700029a4:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  }
}
700029a8:	bf00      	nop
700029aa:	3714      	adds	r7, #20
700029ac:	46bd      	mov	sp, r7
700029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
700029b2:	4770      	bx	lr

700029b4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
700029b4:	b480      	push	{r7}
700029b6:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
700029b8:	4b0c      	ldr	r3, [pc, #48]	@ (700029ec <HAL_FLASH_Unlock+0x38>)
700029ba:	691b      	ldr	r3, [r3, #16]
700029bc:	f003 0301 	and.w	r3, r3, #1
700029c0:	2b00      	cmp	r3, #0
700029c2:	d00d      	beq.n	700029e0 <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
700029c4:	4b09      	ldr	r3, [pc, #36]	@ (700029ec <HAL_FLASH_Unlock+0x38>)
700029c6:	4a0a      	ldr	r2, [pc, #40]	@ (700029f0 <HAL_FLASH_Unlock+0x3c>)
700029c8:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
700029ca:	4b08      	ldr	r3, [pc, #32]	@ (700029ec <HAL_FLASH_Unlock+0x38>)
700029cc:	4a09      	ldr	r2, [pc, #36]	@ (700029f4 <HAL_FLASH_Unlock+0x40>)
700029ce:	605a      	str	r2, [r3, #4]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
700029d0:	4b06      	ldr	r3, [pc, #24]	@ (700029ec <HAL_FLASH_Unlock+0x38>)
700029d2:	691b      	ldr	r3, [r3, #16]
700029d4:	f003 0301 	and.w	r3, r3, #1
700029d8:	2b00      	cmp	r3, #0
700029da:	d001      	beq.n	700029e0 <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
700029dc:	2301      	movs	r3, #1
700029de:	e000      	b.n	700029e2 <HAL_FLASH_Unlock+0x2e>
    }
  }

  return HAL_OK;
700029e0:	2300      	movs	r3, #0
}
700029e2:	4618      	mov	r0, r3
700029e4:	46bd      	mov	sp, r7
700029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
700029ea:	4770      	bx	lr
700029ec:	52002000 	.word	0x52002000
700029f0:	45670123 	.word	0x45670123
700029f4:	cdef89ab 	.word	0xcdef89ab

700029f8 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
700029f8:	b480      	push	{r7}
700029fa:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
700029fc:	4b09      	ldr	r3, [pc, #36]	@ (70002a24 <HAL_FLASH_Lock+0x2c>)
700029fe:	691b      	ldr	r3, [r3, #16]
70002a00:	4a08      	ldr	r2, [pc, #32]	@ (70002a24 <HAL_FLASH_Lock+0x2c>)
70002a02:	f043 0301 	orr.w	r3, r3, #1
70002a06:	6113      	str	r3, [r2, #16]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
70002a08:	4b06      	ldr	r3, [pc, #24]	@ (70002a24 <HAL_FLASH_Lock+0x2c>)
70002a0a:	691b      	ldr	r3, [r3, #16]
70002a0c:	f003 0301 	and.w	r3, r3, #1
70002a10:	2b00      	cmp	r3, #0
70002a12:	d001      	beq.n	70002a18 <HAL_FLASH_Lock+0x20>
  {
    return HAL_OK;
70002a14:	2300      	movs	r3, #0
70002a16:	e000      	b.n	70002a1a <HAL_FLASH_Lock+0x22>
  }

  return HAL_ERROR;
70002a18:	2301      	movs	r3, #1
}
70002a1a:	4618      	mov	r0, r3
70002a1c:	46bd      	mov	sp, r7
70002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
70002a22:	4770      	bx	lr
70002a24:	52002000 	.word	0x52002000

70002a28 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
70002a28:	b480      	push	{r7}
70002a2a:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
70002a2c:	4b0e      	ldr	r3, [pc, #56]	@ (70002a68 <HAL_FLASH_OB_Unlock+0x40>)
70002a2e:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002a32:	f003 0301 	and.w	r3, r3, #1
70002a36:	2b00      	cmp	r3, #0
70002a38:	d010      	beq.n	70002a5c <HAL_FLASH_OB_Unlock+0x34>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1);
70002a3a:	4b0b      	ldr	r3, [pc, #44]	@ (70002a68 <HAL_FLASH_OB_Unlock+0x40>)
70002a3c:	4a0b      	ldr	r2, [pc, #44]	@ (70002a6c <HAL_FLASH_OB_Unlock+0x44>)
70002a3e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2);
70002a42:	4b09      	ldr	r3, [pc, #36]	@ (70002a68 <HAL_FLASH_OB_Unlock+0x40>)
70002a44:	4a0a      	ldr	r2, [pc, #40]	@ (70002a70 <HAL_FLASH_OB_Unlock+0x48>)
70002a46:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
70002a4a:	4b07      	ldr	r3, [pc, #28]	@ (70002a68 <HAL_FLASH_OB_Unlock+0x40>)
70002a4c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002a50:	f003 0301 	and.w	r3, r3, #1
70002a54:	2b00      	cmp	r3, #0
70002a56:	d001      	beq.n	70002a5c <HAL_FLASH_OB_Unlock+0x34>
    {
      return HAL_ERROR;
70002a58:	2301      	movs	r3, #1
70002a5a:	e000      	b.n	70002a5e <HAL_FLASH_OB_Unlock+0x36>
    }
  }

  return HAL_OK;
70002a5c:	2300      	movs	r3, #0
}
70002a5e:	4618      	mov	r0, r3
70002a60:	46bd      	mov	sp, r7
70002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
70002a66:	4770      	bx	lr
70002a68:	52002000 	.word	0x52002000
70002a6c:	08192a3b 	.word	0x08192a3b
70002a70:	4c5d6e7f 	.word	0x4c5d6e7f

70002a74 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
70002a74:	b480      	push	{r7}
70002a76:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK);
70002a78:	4b0b      	ldr	r3, [pc, #44]	@ (70002aa8 <HAL_FLASH_OB_Lock+0x34>)
70002a7a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002a7e:	4a0a      	ldr	r2, [pc, #40]	@ (70002aa8 <HAL_FLASH_OB_Lock+0x34>)
70002a80:	f043 0301 	orr.w	r3, r3, #1
70002a84:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
70002a88:	4b07      	ldr	r3, [pc, #28]	@ (70002aa8 <HAL_FLASH_OB_Lock+0x34>)
70002a8a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002a8e:	f003 0301 	and.w	r3, r3, #1
70002a92:	2b00      	cmp	r3, #0
70002a94:	d001      	beq.n	70002a9a <HAL_FLASH_OB_Lock+0x26>
  {
    return HAL_OK;
70002a96:	2300      	movs	r3, #0
70002a98:	e000      	b.n	70002a9c <HAL_FLASH_OB_Lock+0x28>
  }

  return HAL_ERROR;
70002a9a:	2301      	movs	r3, #1
}
70002a9c:	4618      	mov	r0, r3
70002a9e:	46bd      	mov	sp, r7
70002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
70002aa4:	4770      	bx	lr
70002aa6:	bf00      	nop
70002aa8:	52002000 	.word	0x52002000

70002aac <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
70002aac:	b580      	push	{r7, lr}
70002aae:	b084      	sub	sp, #16
70002ab0:	af00      	add	r7, sp, #0
70002ab2:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
70002ab4:	f7ff fcde 	bl	70002474 <HAL_GetTick>
70002ab8:	4602      	mov	r2, r0
70002aba:	687b      	ldr	r3, [r7, #4]
70002abc:	4413      	add	r3, r2
70002abe:	60fb      	str	r3, [r7, #12]
  uint32_t error;

  while ((FLASH->SR & FLASH_SR_QW) != 0U)
70002ac0:	e00b      	b.n	70002ada <FLASH_WaitForLastOperation+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
70002ac2:	687b      	ldr	r3, [r7, #4]
70002ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
70002ac8:	d007      	beq.n	70002ada <FLASH_WaitForLastOperation+0x2e>
    {
      if (HAL_GetTick() >= timeout)
70002aca:	f7ff fcd3 	bl	70002474 <HAL_GetTick>
70002ace:	4602      	mov	r2, r0
70002ad0:	68fb      	ldr	r3, [r7, #12]
70002ad2:	4293      	cmp	r3, r2
70002ad4:	d801      	bhi.n	70002ada <FLASH_WaitForLastOperation+0x2e>
      {
        return HAL_TIMEOUT;
70002ad6:	2303      	movs	r3, #3
70002ad8:	e033      	b.n	70002b42 <FLASH_WaitForLastOperation+0x96>
  while ((FLASH->SR & FLASH_SR_QW) != 0U)
70002ada:	4b1c      	ldr	r3, [pc, #112]	@ (70002b4c <FLASH_WaitForLastOperation+0xa0>)
70002adc:	695b      	ldr	r3, [r3, #20]
70002ade:	f003 0304 	and.w	r3, r3, #4
70002ae2:	2b00      	cmp	r3, #0
70002ae4:	d1ed      	bne.n	70002ac2 <FLASH_WaitForLastOperation+0x16>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->ISR & FLASH_FLAG_ISR_ERRORS);
70002ae6:	4b19      	ldr	r3, [pc, #100]	@ (70002b4c <FLASH_WaitForLastOperation+0xa0>)
70002ae8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
70002aea:	4b19      	ldr	r3, [pc, #100]	@ (70002b50 <FLASH_WaitForLastOperation+0xa4>)
70002aec:	4013      	ands	r3, r2
70002aee:	60bb      	str	r3, [r7, #8]
  error |= (FLASH->OPTISR & FLASH_FLAG_OPTISR_ERRORS);
70002af0:	4b16      	ldr	r3, [pc, #88]	@ (70002b4c <FLASH_WaitForLastOperation+0xa0>)
70002af2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
70002af6:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
70002afa:	68ba      	ldr	r2, [r7, #8]
70002afc:	4313      	orrs	r3, r2
70002afe:	60bb      	str	r3, [r7, #8]

  if (error != 0U)
70002b00:	68bb      	ldr	r3, [r7, #8]
70002b02:	2b00      	cmp	r3, #0
70002b04:	d012      	beq.n	70002b2c <FLASH_WaitForLastOperation+0x80>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
70002b06:	4b13      	ldr	r3, [pc, #76]	@ (70002b54 <FLASH_WaitForLastOperation+0xa8>)
70002b08:	685a      	ldr	r2, [r3, #4]
70002b0a:	68bb      	ldr	r3, [r7, #8]
70002b0c:	4313      	orrs	r3, r2
70002b0e:	4a11      	ldr	r2, [pc, #68]	@ (70002b54 <FLASH_WaitForLastOperation+0xa8>)
70002b10:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    FLASH->ICR = (error & FLASH_FLAG_ISR_ERRORS);
70002b12:	490e      	ldr	r1, [pc, #56]	@ (70002b4c <FLASH_WaitForLastOperation+0xa0>)
70002b14:	68ba      	ldr	r2, [r7, #8]
70002b16:	4b0e      	ldr	r3, [pc, #56]	@ (70002b50 <FLASH_WaitForLastOperation+0xa4>)
70002b18:	4013      	ands	r3, r2
70002b1a:	628b      	str	r3, [r1, #40]	@ 0x28
    FLASH->OPTICR = (error & FLASH_FLAG_OPTISR_ERRORS);
70002b1c:	4a0b      	ldr	r2, [pc, #44]	@ (70002b4c <FLASH_WaitForLastOperation+0xa0>)
70002b1e:	68bb      	ldr	r3, [r7, #8]
70002b20:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
70002b24:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    return HAL_ERROR;
70002b28:	2301      	movs	r3, #1
70002b2a:	e00a      	b.n	70002b42 <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if ((FLASH->ISR & FLASH_FLAG_EOP) != 0U)
70002b2c:	4b07      	ldr	r3, [pc, #28]	@ (70002b4c <FLASH_WaitForLastOperation+0xa0>)
70002b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70002b30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70002b34:	2b00      	cmp	r3, #0
70002b36:	d003      	beq.n	70002b40 <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    FLASH->ICR = FLASH_FLAG_EOP;
70002b38:	4b04      	ldr	r3, [pc, #16]	@ (70002b4c <FLASH_WaitForLastOperation+0xa0>)
70002b3a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
70002b3e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* If there is no error flag set */
  return HAL_OK;
70002b40:	2300      	movs	r3, #0
}
70002b42:	4618      	mov	r0, r3
70002b44:	3710      	adds	r7, #16
70002b46:	46bd      	mov	sp, r7
70002b48:	bd80      	pop	{r7, pc}
70002b4a:	bf00      	nop
70002b4c:	52002000 	.word	0x52002000
70002b50:	113e0000 	.word	0x113e0000
70002b54:	24000cd8 	.word	0x24000cd8

70002b58 <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(const FLASH_OBProgramInitTypeDef *pOBInit)
{
70002b58:	b580      	push	{r7, lr}
70002b5a:	b084      	sub	sp, #16
70002b5c:	af00      	add	r7, sp, #0
70002b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
70002b60:	4b36      	ldr	r3, [pc, #216]	@ (70002c3c <HAL_FLASHEx_OBProgram+0xe4>)
70002b62:	781b      	ldrb	r3, [r3, #0]
70002b64:	2b01      	cmp	r3, #1
70002b66:	d101      	bne.n	70002b6c <HAL_FLASHEx_OBProgram+0x14>
70002b68:	2302      	movs	r3, #2
70002b6a:	e062      	b.n	70002c32 <HAL_FLASHEx_OBProgram+0xda>
70002b6c:	4b33      	ldr	r3, [pc, #204]	@ (70002c3c <HAL_FLASHEx_OBProgram+0xe4>)
70002b6e:	2201      	movs	r2, #1
70002b70:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
70002b72:	4b32      	ldr	r3, [pc, #200]	@ (70002c3c <HAL_FLASHEx_OBProgram+0xe4>)
70002b74:	2200      	movs	r2, #0
70002b76:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
70002b78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
70002b7c:	f7ff ff96 	bl	70002aac <FLASH_WaitForLastOperation>
70002b80:	4603      	mov	r3, r0
70002b82:	73fb      	strb	r3, [r7, #15]

  if ((status == HAL_OK) && (pOBInit->OptionType != 0U))
70002b84:	7bfb      	ldrb	r3, [r7, #15]
70002b86:	2b00      	cmp	r3, #0
70002b88:	d14f      	bne.n	70002c2a <HAL_FLASHEx_OBProgram+0xd2>
70002b8a:	687b      	ldr	r3, [r7, #4]
70002b8c:	681b      	ldr	r3, [r3, #0]
70002b8e:	2b00      	cmp	r3, #0
70002b90:	d04b      	beq.n	70002c2a <HAL_FLASHEx_OBProgram+0xd2>
  {
    /* Set PG_OPT Bit */
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
70002b92:	4b2b      	ldr	r3, [pc, #172]	@ (70002c40 <HAL_FLASHEx_OBProgram+0xe8>)
70002b94:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002b98:	4a29      	ldr	r2, [pc, #164]	@ (70002c40 <HAL_FLASHEx_OBProgram+0xe8>)
70002b9a:	f043 0302 	orr.w	r3, r3, #2
70002b9e:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
70002ba2:	687b      	ldr	r3, [r7, #4]
70002ba4:	681b      	ldr	r3, [r3, #0]
70002ba6:	f003 0301 	and.w	r3, r3, #1
70002baa:	2b00      	cmp	r3, #0
70002bac:	d007      	beq.n	70002bbe <HAL_FLASHEx_OBProgram+0x66>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPState, pOBInit->WRPSector);
70002bae:	687b      	ldr	r3, [r7, #4]
70002bb0:	685a      	ldr	r2, [r3, #4]
70002bb2:	687b      	ldr	r3, [r7, #4]
70002bb4:	689b      	ldr	r3, [r3, #8]
70002bb6:	4619      	mov	r1, r3
70002bb8:	4610      	mov	r0, r2
70002bba:	f000 f843 	bl	70002c44 <FLASH_OB_WRPConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
70002bbe:	687b      	ldr	r3, [r7, #4]
70002bc0:	681b      	ldr	r3, [r3, #0]
70002bc2:	f003 0302 	and.w	r3, r3, #2
70002bc6:	2b00      	cmp	r3, #0
70002bc8:	d008      	beq.n	70002bdc <HAL_FLASHEx_OBProgram+0x84>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig1, pOBInit->USERConfig2);
70002bca:	687b      	ldr	r3, [r7, #4]
70002bcc:	68d8      	ldr	r0, [r3, #12]
70002bce:	687b      	ldr	r3, [r7, #4]
70002bd0:	6919      	ldr	r1, [r3, #16]
70002bd2:	687b      	ldr	r3, [r7, #4]
70002bd4:	695b      	ldr	r3, [r3, #20]
70002bd6:	461a      	mov	r2, r3
70002bd8:	f000 f85c 	bl	70002c94 <FLASH_OB_UserConfig>
    }

    /* HDP configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_HDP) != 0U)
70002bdc:	687b      	ldr	r3, [r7, #4]
70002bde:	681b      	ldr	r3, [r3, #0]
70002be0:	f003 0304 	and.w	r3, r3, #4
70002be4:	2b00      	cmp	r3, #0
70002be6:	d007      	beq.n	70002bf8 <HAL_FLASHEx_OBProgram+0xa0>
    {
      /* Configure the HDP Protection */
      FLASH_OB_HDPConfig(pOBInit->HDPStartPage, pOBInit->HDPEndPage);
70002be8:	687b      	ldr	r3, [r7, #4]
70002bea:	699a      	ldr	r2, [r3, #24]
70002bec:	687b      	ldr	r3, [r7, #4]
70002bee:	69db      	ldr	r3, [r3, #28]
70002bf0:	4619      	mov	r1, r3
70002bf2:	4610      	mov	r0, r2
70002bf4:	f000 f944 	bl	70002e80 <FLASH_OB_HDPConfig>
    }

    /* Non-volatile state configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_NV) != 0U)
70002bf8:	687b      	ldr	r3, [r7, #4]
70002bfa:	681b      	ldr	r3, [r3, #0]
70002bfc:	f003 0308 	and.w	r3, r3, #8
70002c00:	2b00      	cmp	r3, #0
70002c02:	d004      	beq.n	70002c0e <HAL_FLASHEx_OBProgram+0xb6>
    {
      /* Configure the non-volatile state */
      FLASH_OB_NVConfig(pOBInit->NVState);
70002c04:	687b      	ldr	r3, [r7, #4]
70002c06:	6a1b      	ldr	r3, [r3, #32]
70002c08:	4618      	mov	r0, r3
70002c0a:	f000 f953 	bl	70002eb4 <FLASH_OB_NVConfig>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
70002c0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
70002c12:	f7ff ff4b 	bl	70002aac <FLASH_WaitForLastOperation>
70002c16:	4603      	mov	r3, r0
70002c18:	73fb      	strb	r3, [r7, #15]

    /* Clear PG_OPT Bit */
    CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
70002c1a:	4b09      	ldr	r3, [pc, #36]	@ (70002c40 <HAL_FLASHEx_OBProgram+0xe8>)
70002c1c:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
70002c20:	4a07      	ldr	r2, [pc, #28]	@ (70002c40 <HAL_FLASHEx_OBProgram+0xe8>)
70002c22:	f023 0302 	bic.w	r3, r3, #2
70002c26:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
70002c2a:	4b04      	ldr	r3, [pc, #16]	@ (70002c3c <HAL_FLASHEx_OBProgram+0xe4>)
70002c2c:	2200      	movs	r2, #0
70002c2e:	701a      	strb	r2, [r3, #0]

  return status;
70002c30:	7bfb      	ldrb	r3, [r7, #15]
}
70002c32:	4618      	mov	r0, r3
70002c34:	3710      	adds	r7, #16
70002c36:	46bd      	mov	sp, r7
70002c38:	bd80      	pop	{r7, pc}
70002c3a:	bf00      	nop
70002c3c:	24000cd8 	.word	0x24000cd8
70002c40:	52002000 	.word	0x52002000

70002c44 <FLASH_OB_WRPConfig>:
  * @param  WRPSector
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPState, uint32_t WRPSector)
{
70002c44:	b480      	push	{r7}
70002c46:	b083      	sub	sp, #12
70002c48:	af00      	add	r7, sp, #0
70002c4a:	6078      	str	r0, [r7, #4]
70002c4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_WRPSTATE(WRPState));

  /* Configure the write protected area */
  if (WRPState == OB_WRPSTATE_DISABLE)
70002c4e:	687b      	ldr	r3, [r7, #4]
70002c50:	2b00      	cmp	r3, #0
70002c52:	d109      	bne.n	70002c68 <FLASH_OB_WRPConfig+0x24>
  {
    FLASH->WRPSRP |= (WRPSector & FLASH_WRPSRP_WRPS);
70002c54:	4b0e      	ldr	r3, [pc, #56]	@ (70002c90 <FLASH_OB_WRPConfig+0x4c>)
70002c56:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
70002c5a:	683b      	ldr	r3, [r7, #0]
70002c5c:	b2db      	uxtb	r3, r3
70002c5e:	490c      	ldr	r1, [pc, #48]	@ (70002c90 <FLASH_OB_WRPConfig+0x4c>)
70002c60:	4313      	orrs	r3, r2
70002c62:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
70002c66:	e00c      	b.n	70002c82 <FLASH_OB_WRPConfig+0x3e>
  else if (WRPState == OB_WRPSTATE_ENABLE)
70002c68:	687b      	ldr	r3, [r7, #4]
70002c6a:	2b01      	cmp	r3, #1
70002c6c:	d109      	bne.n	70002c82 <FLASH_OB_WRPConfig+0x3e>
    FLASH->WRPSRP &= (~(WRPSector & FLASH_WRPSRP_WRPS));
70002c6e:	4b08      	ldr	r3, [pc, #32]	@ (70002c90 <FLASH_OB_WRPConfig+0x4c>)
70002c70:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
70002c74:	683b      	ldr	r3, [r7, #0]
70002c76:	b2db      	uxtb	r3, r3
70002c78:	43db      	mvns	r3, r3
70002c7a:	4905      	ldr	r1, [pc, #20]	@ (70002c90 <FLASH_OB_WRPConfig+0x4c>)
70002c7c:	4013      	ands	r3, r2
70002c7e:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
}
70002c82:	bf00      	nop
70002c84:	370c      	adds	r7, #12
70002c86:	46bd      	mov	sp, r7
70002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
70002c8c:	4770      	bx	lr
70002c8e:	bf00      	nop
70002c90:	52002000 	.word	0x52002000

70002c94 <FLASH_OB_UserConfig>:
  * @param  UserConfig1 The selected User Option Bytes values
  * @param  UserConfig2 The selected User Option Bytes values
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig1, uint32_t UserConfig2)
{
70002c94:	b480      	push	{r7}
70002c96:	b087      	sub	sp, #28
70002c98:	af00      	add	r7, sp, #0
70002c9a:	60f8      	str	r0, [r7, #12]
70002c9c:	60b9      	str	r1, [r7, #8]
70002c9e:	607a      	str	r2, [r7, #4]
  uint32_t optr_reg_val = 0;
70002ca0:	2300      	movs	r3, #0
70002ca2:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
70002ca4:	2300      	movs	r3, #0
70002ca6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
70002ca8:	68fb      	ldr	r3, [r7, #12]
70002caa:	f003 0301 	and.w	r3, r3, #1
70002cae:	2b00      	cmp	r3, #0
70002cb0:	d009      	beq.n	70002cc6 <FLASH_OB_UserConfig+0x32>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig1 & FLASH_OBW1SR_BOR_LEVEL));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_BOR_LEVEL);
70002cb2:	68bb      	ldr	r3, [r7, #8]
70002cb4:	f003 030c 	and.w	r3, r3, #12
70002cb8:	697a      	ldr	r2, [r7, #20]
70002cba:	4313      	orrs	r3, r2
70002cbc:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_BOR_LEVEL;
70002cbe:	693b      	ldr	r3, [r7, #16]
70002cc0:	f043 030c 	orr.w	r3, r3, #12
70002cc4:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
70002cc6:	68fb      	ldr	r3, [r7, #12]
70002cc8:	f003 0302 	and.w	r3, r3, #2
70002ccc:	2b00      	cmp	r3, #0
70002cce:	d009      	beq.n	70002ce4 <FLASH_OB_UserConfig+0x50>
  {
    /* IWDG1_HW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig1 & FLASH_OBW1SR_IWDG_HW));

    /* Set value and mask for IWDG1_HW option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_HW);
70002cd0:	68bb      	ldr	r3, [r7, #8]
70002cd2:	f003 0310 	and.w	r3, r3, #16
70002cd6:	697a      	ldr	r2, [r7, #20]
70002cd8:	4313      	orrs	r3, r2
70002cda:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_HW;
70002cdc:	693b      	ldr	r3, [r7, #16]
70002cde:	f043 0310 	orr.w	r3, r3, #16
70002ce2:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
70002ce4:	68fb      	ldr	r3, [r7, #12]
70002ce6:	f003 0304 	and.w	r3, r3, #4
70002cea:	2b00      	cmp	r3, #0
70002cec:	d009      	beq.n	70002d02 <FLASH_OB_UserConfig+0x6e>
  {
    /* NRST_STOP_D1 option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig1 & FLASH_OBW1SR_NRST_STOP));

    /* Set value and mask for NRST_STOP_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STOP);
70002cee:	68bb      	ldr	r3, [r7, #8]
70002cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002cf4:	697a      	ldr	r2, [r7, #20]
70002cf6:	4313      	orrs	r3, r2
70002cf8:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STOP;
70002cfa:	693b      	ldr	r3, [r7, #16]
70002cfc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70002d00:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
70002d02:	68fb      	ldr	r3, [r7, #12]
70002d04:	f003 0308 	and.w	r3, r3, #8
70002d08:	2b00      	cmp	r3, #0
70002d0a:	d009      	beq.n	70002d20 <FLASH_OB_UserConfig+0x8c>
  {
    /* NRST_STBY_D1 option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig1 & FLASH_OBW1SR_NRST_STBY));

    /* Set value and mask for NRST_STBY_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STBY);
70002d0c:	68bb      	ldr	r3, [r7, #8]
70002d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002d12:	697a      	ldr	r2, [r7, #20]
70002d14:	4313      	orrs	r3, r2
70002d16:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STBY;
70002d18:	693b      	ldr	r3, [r7, #16]
70002d1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70002d1e:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI1_HSLV) != 0U)
70002d20:	68fb      	ldr	r3, [r7, #12]
70002d22:	f003 0310 	and.w	r3, r3, #16
70002d26:	2b00      	cmp	r3, #0
70002d28:	d009      	beq.n	70002d3e <FLASH_OB_UserConfig+0xaa>
  {
    /* XSPI1_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI1_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV));

    /* Set value and mask for XSPI1_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV);
70002d2a:	68bb      	ldr	r3, [r7, #8]
70002d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70002d30:	697a      	ldr	r2, [r7, #20]
70002d32:	4313      	orrs	r3, r2
70002d34:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI1_HSLV;
70002d36:	693b      	ldr	r3, [r7, #16]
70002d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70002d3c:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI2_HSLV) != 0U)
70002d3e:	68fb      	ldr	r3, [r7, #12]
70002d40:	f003 0320 	and.w	r3, r3, #32
70002d44:	2b00      	cmp	r3, #0
70002d46:	d009      	beq.n	70002d5c <FLASH_OB_UserConfig+0xc8>
  {
    /* XSPI2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI2_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV));

    /* Set value and mask for XSPI2_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV);
70002d48:	68bb      	ldr	r3, [r7, #8]
70002d4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70002d4e:	697a      	ldr	r2, [r7, #20]
70002d50:	4313      	orrs	r3, r2
70002d52:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI2_HSLV;
70002d54:	693b      	ldr	r3, [r7, #16]
70002d56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
70002d5a:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
70002d5c:	68fb      	ldr	r3, [r7, #12]
70002d5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70002d62:	2b00      	cmp	r3, #0
70002d64:	d009      	beq.n	70002d7a <FLASH_OB_UserConfig+0xe6>
  {
    /* IWDG_FZ_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP));

    /* Set value and mask for IWDG_FZ_STOP option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP);
70002d66:	68bb      	ldr	r3, [r7, #8]
70002d68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70002d6c:	697a      	ldr	r2, [r7, #20]
70002d6e:	4313      	orrs	r3, r2
70002d70:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STOP;
70002d72:	693b      	ldr	r3, [r7, #16]
70002d74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70002d78:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
70002d7a:	68fb      	ldr	r3, [r7, #12]
70002d7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70002d80:	2b00      	cmp	r3, #0
70002d82:	d009      	beq.n	70002d98 <FLASH_OB_UserConfig+0x104>
  {
    /* IWDG_FZ_SDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY));

    /* Set value and mask for IWDG_FZ_SDBY option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY);
70002d84:	68bb      	ldr	r3, [r7, #8]
70002d86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70002d8a:	697a      	ldr	r2, [r7, #20]
70002d8c:	4313      	orrs	r3, r2
70002d8e:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STBY;
70002d90:	693b      	ldr	r3, [r7, #16]
70002d92:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70002d96:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_VDDIO_HSLV) != 0U)
70002d98:	68fb      	ldr	r3, [r7, #12]
70002d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70002d9e:	2b00      	cmp	r3, #0
70002da0:	d009      	beq.n	70002db6 <FLASH_OB_UserConfig+0x122>
  {
    /* VDDIO_HSLV option byte should be modified */
    assert_param(IS_OB_USER_VDDIO_HSLV(UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV));

    /* Set value and mask for VDDIO_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV);
70002da2:	68bb      	ldr	r3, [r7, #8]
70002da4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70002da8:	697a      	ldr	r2, [r7, #20]
70002daa:	4313      	orrs	r3, r2
70002dac:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_VDDIO_HSLV;
70002dae:	693b      	ldr	r3, [r7, #16]
70002db0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70002db4:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 1 if necessary */
  if (optr_reg_mask != 0U)
70002db6:	693b      	ldr	r3, [r7, #16]
70002db8:	2b00      	cmp	r3, #0
70002dba:	d00a      	beq.n	70002dd2 <FLASH_OB_UserConfig+0x13e>
  {
    MODIFY_REG(FLASH->OBW1SRP, optr_reg_mask, optr_reg_val);
70002dbc:	4b2f      	ldr	r3, [pc, #188]	@ (70002e7c <FLASH_OB_UserConfig+0x1e8>)
70002dbe:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
70002dc2:	693b      	ldr	r3, [r7, #16]
70002dc4:	43db      	mvns	r3, r3
70002dc6:	401a      	ands	r2, r3
70002dc8:	492c      	ldr	r1, [pc, #176]	@ (70002e7c <FLASH_OB_UserConfig+0x1e8>)
70002dca:	697b      	ldr	r3, [r7, #20]
70002dcc:	4313      	orrs	r3, r2
70002dce:	f8c1 3264 	str.w	r3, [r1, #612]	@ 0x264
  }

  optr_reg_val = 0;
70002dd2:	2300      	movs	r3, #0
70002dd4:	617b      	str	r3, [r7, #20]
  optr_reg_mask = 0;
70002dd6:	2300      	movs	r3, #0
70002dd8:	613b      	str	r3, [r7, #16]

  if ((UserType & OB_USER_ITCM_AXI_SHARE) != 0U)
70002dda:	68fb      	ldr	r3, [r7, #12]
70002ddc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70002de0:	2b00      	cmp	r3, #0
70002de2:	d009      	beq.n	70002df8 <FLASH_OB_UserConfig+0x164>
  {
    /* ITCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_ITCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE));

    /* Set value and mask for ITCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE);
70002de4:	687b      	ldr	r3, [r7, #4]
70002de6:	f003 0307 	and.w	r3, r3, #7
70002dea:	697a      	ldr	r2, [r7, #20]
70002dec:	4313      	orrs	r3, r2
70002dee:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ITCM_AXI_SHARE;
70002df0:	693b      	ldr	r3, [r7, #16]
70002df2:	f043 0307 	orr.w	r3, r3, #7
70002df6:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_DTCM_AXI_SHARE) != 0U)
70002df8:	68fb      	ldr	r3, [r7, #12]
70002dfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
70002dfe:	2b00      	cmp	r3, #0
70002e00:	d009      	beq.n	70002e16 <FLASH_OB_UserConfig+0x182>
  {
    /* DTCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_DTCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE));

    /* Set value and mask for DTCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE);
70002e02:	687b      	ldr	r3, [r7, #4]
70002e04:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70002e08:	697a      	ldr	r2, [r7, #20]
70002e0a:	4313      	orrs	r3, r2
70002e0c:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_DTCM_AXI_SHARE;
70002e0e:	693b      	ldr	r3, [r7, #16]
70002e10:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
70002e14:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_SRAM_ECC) != 0U)
70002e16:	68fb      	ldr	r3, [r7, #12]
70002e18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70002e1c:	2b00      	cmp	r3, #0
70002e1e:	d009      	beq.n	70002e34 <FLASH_OB_UserConfig+0x1a0>
  {
    /* SRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_AXISRAM_ECC(UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM));

    /* Set value and mask for SRAM_ECC option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM);
70002e20:	687b      	ldr	r3, [r7, #4]
70002e22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70002e26:	697a      	ldr	r2, [r7, #20]
70002e28:	4313      	orrs	r3, r2
70002e2a:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ECC_ON_SRAM;
70002e2c:	693b      	ldr	r3, [r7, #16]
70002e2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70002e32:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_I2C_NI3C) != 0U)
70002e34:	68fb      	ldr	r3, [r7, #12]
70002e36:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70002e3a:	2b00      	cmp	r3, #0
70002e3c:	d009      	beq.n	70002e52 <FLASH_OB_UserConfig+0x1be>
  {
    /* I2C_NI3C option byte should be modified */
    assert_param(IS_OB_USER_I2C_NI3C(UserConfig2 & FLASH_OBW2SR_I2C_NI3C));

    /* Set value and mask for I2C_NI3C option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_I2C_NI3C);
70002e3e:	687b      	ldr	r3, [r7, #4]
70002e40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70002e44:	697a      	ldr	r2, [r7, #20]
70002e46:	4313      	orrs	r3, r2
70002e48:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_I2C_NI3C;
70002e4a:	693b      	ldr	r3, [r7, #16]
70002e4c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
70002e50:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 2 if necessary */
  if (optr_reg_mask != 0U)
70002e52:	693b      	ldr	r3, [r7, #16]
70002e54:	2b00      	cmp	r3, #0
70002e56:	d00a      	beq.n	70002e6e <FLASH_OB_UserConfig+0x1da>
  {
    MODIFY_REG(FLASH->OBW2SRP, optr_reg_mask, optr_reg_val);
70002e58:	4b08      	ldr	r3, [pc, #32]	@ (70002e7c <FLASH_OB_UserConfig+0x1e8>)
70002e5a:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
70002e5e:	693b      	ldr	r3, [r7, #16]
70002e60:	43db      	mvns	r3, r3
70002e62:	401a      	ands	r2, r3
70002e64:	4905      	ldr	r1, [pc, #20]	@ (70002e7c <FLASH_OB_UserConfig+0x1e8>)
70002e66:	697b      	ldr	r3, [r7, #20]
70002e68:	4313      	orrs	r3, r2
70002e6a:	f8c1 326c 	str.w	r3, [r1, #620]	@ 0x26c
  }
}
70002e6e:	bf00      	nop
70002e70:	371c      	adds	r7, #28
70002e72:	46bd      	mov	sp, r7
70002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
70002e78:	4770      	bx	lr
70002e7a:	bf00      	nop
70002e7c:	52002000 	.word	0x52002000

70002e80 <FLASH_OB_HDPConfig>:
  * @param  HDPEndPage
  *
  * @retval None
  */
static void FLASH_OB_HDPConfig(uint32_t HDPStartPage, uint32_t HDPEndPage)
{
70002e80:	b480      	push	{r7}
70002e82:	b083      	sub	sp, #12
70002e84:	af00      	add	r7, sp, #0
70002e86:	6078      	str	r0, [r7, #4]
70002e88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_HDP_PAGE(HDPStartPage));
  assert_param(IS_OB_HDP_PAGE(HDPEndPage));

  MODIFY_REG(FLASH->HDPSRP, (FLASH_HDPSRP_HDP_AREA_START | FLASH_HDPSRP_HDP_AREA_END), \
70002e8a:	4b09      	ldr	r3, [pc, #36]	@ (70002eb0 <FLASH_OB_HDPConfig+0x30>)
70002e8c:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
70002e90:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
70002e94:	683b      	ldr	r3, [r7, #0]
70002e96:	0419      	lsls	r1, r3, #16
70002e98:	687b      	ldr	r3, [r7, #4]
70002e9a:	430b      	orrs	r3, r1
70002e9c:	4904      	ldr	r1, [pc, #16]	@ (70002eb0 <FLASH_OB_HDPConfig+0x30>)
70002e9e:	4313      	orrs	r3, r2
70002ea0:	f8c1 3234 	str.w	r3, [r1, #564]	@ 0x234
             (HDPStartPage | (HDPEndPage << FLASH_HDPSRP_HDP_AREA_END_Pos)));
}
70002ea4:	bf00      	nop
70002ea6:	370c      	adds	r7, #12
70002ea8:	46bd      	mov	sp, r7
70002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
70002eae:	4770      	bx	lr
70002eb0:	52002000 	.word	0x52002000

70002eb4 <FLASH_OB_NVConfig>:
  * @param  NVState
  *
  * @retval None
  */
static void FLASH_OB_NVConfig(uint32_t NVState)
{
70002eb4:	b480      	push	{r7}
70002eb6:	b083      	sub	sp, #12
70002eb8:	af00      	add	r7, sp, #0
70002eba:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_OB_NVSTATE(NVState));

  MODIFY_REG(FLASH->NVSRP, FLASH_NVSRP_NVSTATE, NVState);
70002ebc:	4b07      	ldr	r3, [pc, #28]	@ (70002edc <FLASH_OB_NVConfig+0x28>)
70002ebe:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
70002ec2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
70002ec6:	4905      	ldr	r1, [pc, #20]	@ (70002edc <FLASH_OB_NVConfig+0x28>)
70002ec8:	687b      	ldr	r3, [r7, #4]
70002eca:	4313      	orrs	r3, r2
70002ecc:	f8c1 3204 	str.w	r3, [r1, #516]	@ 0x204
}
70002ed0:	bf00      	nop
70002ed2:	370c      	adds	r7, #12
70002ed4:	46bd      	mov	sp, r7
70002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
70002eda:	4770      	bx	lr
70002edc:	52002000 	.word	0x52002000

70002ee0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
70002ee0:	b480      	push	{r7}
70002ee2:	b087      	sub	sp, #28
70002ee4:	af00      	add	r7, sp, #0
70002ee6:	6078      	str	r0, [r7, #4]
70002ee8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
70002eea:	2300      	movs	r3, #0
70002eec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70002eee:	e143      	b.n	70003178 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
70002ef0:	683b      	ldr	r3, [r7, #0]
70002ef2:	681a      	ldr	r2, [r3, #0]
70002ef4:	2101      	movs	r1, #1
70002ef6:	697b      	ldr	r3, [r7, #20]
70002ef8:	fa01 f303 	lsl.w	r3, r1, r3
70002efc:	4013      	ands	r3, r2
70002efe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
70002f00:	68fb      	ldr	r3, [r7, #12]
70002f02:	2b00      	cmp	r3, #0
70002f04:	f000 8135 	beq.w	70003172 <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
70002f08:	683b      	ldr	r3, [r7, #0]
70002f0a:	685b      	ldr	r3, [r3, #4]
70002f0c:	f003 0303 	and.w	r3, r3, #3
70002f10:	2b01      	cmp	r3, #1
70002f12:	d005      	beq.n	70002f20 <HAL_GPIO_Init+0x40>
70002f14:	683b      	ldr	r3, [r7, #0]
70002f16:	685b      	ldr	r3, [r3, #4]
70002f18:	f003 0303 	and.w	r3, r3, #3
70002f1c:	2b02      	cmp	r3, #2
70002f1e:	d130      	bne.n	70002f82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
70002f20:	687b      	ldr	r3, [r7, #4]
70002f22:	689b      	ldr	r3, [r3, #8]
70002f24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70002f26:	697b      	ldr	r3, [r7, #20]
70002f28:	005b      	lsls	r3, r3, #1
70002f2a:	2203      	movs	r2, #3
70002f2c:	fa02 f303 	lsl.w	r3, r2, r3
70002f30:	43db      	mvns	r3, r3
70002f32:	693a      	ldr	r2, [r7, #16]
70002f34:	4013      	ands	r3, r2
70002f36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
70002f38:	683b      	ldr	r3, [r7, #0]
70002f3a:	68da      	ldr	r2, [r3, #12]
70002f3c:	697b      	ldr	r3, [r7, #20]
70002f3e:	005b      	lsls	r3, r3, #1
70002f40:	fa02 f303 	lsl.w	r3, r2, r3
70002f44:	693a      	ldr	r2, [r7, #16]
70002f46:	4313      	orrs	r3, r2
70002f48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
70002f4a:	687b      	ldr	r3, [r7, #4]
70002f4c:	693a      	ldr	r2, [r7, #16]
70002f4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
70002f50:	687b      	ldr	r3, [r7, #4]
70002f52:	685b      	ldr	r3, [r3, #4]
70002f54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
70002f56:	2201      	movs	r2, #1
70002f58:	697b      	ldr	r3, [r7, #20]
70002f5a:	fa02 f303 	lsl.w	r3, r2, r3
70002f5e:	43db      	mvns	r3, r3
70002f60:	693a      	ldr	r2, [r7, #16]
70002f62:	4013      	ands	r3, r2
70002f64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
70002f66:	683b      	ldr	r3, [r7, #0]
70002f68:	685b      	ldr	r3, [r3, #4]
70002f6a:	091b      	lsrs	r3, r3, #4
70002f6c:	f003 0201 	and.w	r2, r3, #1
70002f70:	697b      	ldr	r3, [r7, #20]
70002f72:	fa02 f303 	lsl.w	r3, r2, r3
70002f76:	693a      	ldr	r2, [r7, #16]
70002f78:	4313      	orrs	r3, r2
70002f7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
70002f7c:	687b      	ldr	r3, [r7, #4]
70002f7e:	693a      	ldr	r2, [r7, #16]
70002f80:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70002f82:	683b      	ldr	r3, [r7, #0]
70002f84:	685b      	ldr	r3, [r3, #4]
70002f86:	f003 0303 	and.w	r3, r3, #3
70002f8a:	2b03      	cmp	r3, #3
70002f8c:	d109      	bne.n	70002fa2 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70002f8e:	683b      	ldr	r3, [r7, #0]
70002f90:	685b      	ldr	r3, [r3, #4]
70002f92:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
70002f96:	2b03      	cmp	r3, #3
70002f98:	d11b      	bne.n	70002fd2 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
70002f9a:	683b      	ldr	r3, [r7, #0]
70002f9c:	689b      	ldr	r3, [r3, #8]
70002f9e:	2b01      	cmp	r3, #1
70002fa0:	d017      	beq.n	70002fd2 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
70002fa2:	687b      	ldr	r3, [r7, #4]
70002fa4:	68db      	ldr	r3, [r3, #12]
70002fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
70002fa8:	697b      	ldr	r3, [r7, #20]
70002faa:	005b      	lsls	r3, r3, #1
70002fac:	2203      	movs	r2, #3
70002fae:	fa02 f303 	lsl.w	r3, r2, r3
70002fb2:	43db      	mvns	r3, r3
70002fb4:	693a      	ldr	r2, [r7, #16]
70002fb6:	4013      	ands	r3, r2
70002fb8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
70002fba:	683b      	ldr	r3, [r7, #0]
70002fbc:	689a      	ldr	r2, [r3, #8]
70002fbe:	697b      	ldr	r3, [r7, #20]
70002fc0:	005b      	lsls	r3, r3, #1
70002fc2:	fa02 f303 	lsl.w	r3, r2, r3
70002fc6:	693a      	ldr	r2, [r7, #16]
70002fc8:	4313      	orrs	r3, r2
70002fca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
70002fcc:	687b      	ldr	r3, [r7, #4]
70002fce:	693a      	ldr	r2, [r7, #16]
70002fd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
70002fd2:	683b      	ldr	r3, [r7, #0]
70002fd4:	685b      	ldr	r3, [r3, #4]
70002fd6:	f003 0303 	and.w	r3, r3, #3
70002fda:	2b02      	cmp	r3, #2
70002fdc:	d123      	bne.n	70003026 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
70002fde:	697b      	ldr	r3, [r7, #20]
70002fe0:	08da      	lsrs	r2, r3, #3
70002fe2:	687b      	ldr	r3, [r7, #4]
70002fe4:	3208      	adds	r2, #8
70002fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
70002fea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70002fec:	697b      	ldr	r3, [r7, #20]
70002fee:	f003 0307 	and.w	r3, r3, #7
70002ff2:	009b      	lsls	r3, r3, #2
70002ff4:	220f      	movs	r2, #15
70002ff6:	fa02 f303 	lsl.w	r3, r2, r3
70002ffa:	43db      	mvns	r3, r3
70002ffc:	693a      	ldr	r2, [r7, #16]
70002ffe:	4013      	ands	r3, r2
70003000:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
70003002:	683b      	ldr	r3, [r7, #0]
70003004:	691a      	ldr	r2, [r3, #16]
70003006:	697b      	ldr	r3, [r7, #20]
70003008:	f003 0307 	and.w	r3, r3, #7
7000300c:	009b      	lsls	r3, r3, #2
7000300e:	fa02 f303 	lsl.w	r3, r2, r3
70003012:	693a      	ldr	r2, [r7, #16]
70003014:	4313      	orrs	r3, r2
70003016:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
70003018:	697b      	ldr	r3, [r7, #20]
7000301a:	08da      	lsrs	r2, r3, #3
7000301c:	687b      	ldr	r3, [r7, #4]
7000301e:	3208      	adds	r2, #8
70003020:	6939      	ldr	r1, [r7, #16]
70003022:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
70003026:	687b      	ldr	r3, [r7, #4]
70003028:	681b      	ldr	r3, [r3, #0]
7000302a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
7000302c:	697b      	ldr	r3, [r7, #20]
7000302e:	005b      	lsls	r3, r3, #1
70003030:	2203      	movs	r2, #3
70003032:	fa02 f303 	lsl.w	r3, r2, r3
70003036:	43db      	mvns	r3, r3
70003038:	693a      	ldr	r2, [r7, #16]
7000303a:	4013      	ands	r3, r2
7000303c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
7000303e:	683b      	ldr	r3, [r7, #0]
70003040:	685b      	ldr	r3, [r3, #4]
70003042:	f003 0203 	and.w	r2, r3, #3
70003046:	697b      	ldr	r3, [r7, #20]
70003048:	005b      	lsls	r3, r3, #1
7000304a:	fa02 f303 	lsl.w	r3, r2, r3
7000304e:	693a      	ldr	r2, [r7, #16]
70003050:	4313      	orrs	r3, r2
70003052:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
70003054:	687b      	ldr	r3, [r7, #4]
70003056:	693a      	ldr	r2, [r7, #16]
70003058:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
7000305a:	683b      	ldr	r3, [r7, #0]
7000305c:	685b      	ldr	r3, [r3, #4]
7000305e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
70003062:	2b00      	cmp	r3, #0
70003064:	f000 8085 	beq.w	70003172 <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
70003068:	4a4b      	ldr	r2, [pc, #300]	@ (70003198 <HAL_GPIO_Init+0x2b8>)
7000306a:	697b      	ldr	r3, [r7, #20]
7000306c:	089b      	lsrs	r3, r3, #2
7000306e:	334c      	adds	r3, #76	@ 0x4c
70003070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
70003074:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
70003076:	697b      	ldr	r3, [r7, #20]
70003078:	f003 0303 	and.w	r3, r3, #3
7000307c:	009b      	lsls	r3, r3, #2
7000307e:	220f      	movs	r2, #15
70003080:	fa02 f303 	lsl.w	r3, r2, r3
70003084:	43db      	mvns	r3, r3
70003086:	693a      	ldr	r2, [r7, #16]
70003088:	4013      	ands	r3, r2
7000308a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
7000308c:	687b      	ldr	r3, [r7, #4]
7000308e:	0a9a      	lsrs	r2, r3, #10
70003090:	4b42      	ldr	r3, [pc, #264]	@ (7000319c <HAL_GPIO_Init+0x2bc>)
70003092:	4013      	ands	r3, r2
70003094:	697a      	ldr	r2, [r7, #20]
70003096:	f002 0203 	and.w	r2, r2, #3
7000309a:	0092      	lsls	r2, r2, #2
7000309c:	4093      	lsls	r3, r2
7000309e:	693a      	ldr	r2, [r7, #16]
700030a0:	4313      	orrs	r3, r2
700030a2:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
700030a4:	493c      	ldr	r1, [pc, #240]	@ (70003198 <HAL_GPIO_Init+0x2b8>)
700030a6:	697b      	ldr	r3, [r7, #20]
700030a8:	089b      	lsrs	r3, r3, #2
700030aa:	334c      	adds	r3, #76	@ 0x4c
700030ac:	693a      	ldr	r2, [r7, #16]
700030ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
700030b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700030b6:	681b      	ldr	r3, [r3, #0]
700030b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
700030ba:	68fb      	ldr	r3, [r7, #12]
700030bc:	43db      	mvns	r3, r3
700030be:	693a      	ldr	r2, [r7, #16]
700030c0:	4013      	ands	r3, r2
700030c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
700030c4:	683b      	ldr	r3, [r7, #0]
700030c6:	685b      	ldr	r3, [r3, #4]
700030c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
700030cc:	2b00      	cmp	r3, #0
700030ce:	d003      	beq.n	700030d8 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
700030d0:	693a      	ldr	r2, [r7, #16]
700030d2:	68fb      	ldr	r3, [r7, #12]
700030d4:	4313      	orrs	r3, r2
700030d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
700030d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
700030dc:	693b      	ldr	r3, [r7, #16]
700030de:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
700030e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
700030e4:	685b      	ldr	r3, [r3, #4]
700030e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
700030e8:	68fb      	ldr	r3, [r7, #12]
700030ea:	43db      	mvns	r3, r3
700030ec:	693a      	ldr	r2, [r7, #16]
700030ee:	4013      	ands	r3, r2
700030f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
700030f2:	683b      	ldr	r3, [r7, #0]
700030f4:	685b      	ldr	r3, [r3, #4]
700030f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
700030fa:	2b00      	cmp	r3, #0
700030fc:	d003      	beq.n	70003106 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
700030fe:	693a      	ldr	r2, [r7, #16]
70003100:	68fb      	ldr	r3, [r7, #12]
70003102:	4313      	orrs	r3, r2
70003104:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
70003106:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000310a:	693b      	ldr	r3, [r7, #16]
7000310c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
7000310e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003112:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
70003116:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
70003118:	68fb      	ldr	r3, [r7, #12]
7000311a:	43db      	mvns	r3, r3
7000311c:	693a      	ldr	r2, [r7, #16]
7000311e:	4013      	ands	r3, r2
70003120:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
70003122:	683b      	ldr	r3, [r7, #0]
70003124:	685b      	ldr	r3, [r3, #4]
70003126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000312a:	2b00      	cmp	r3, #0
7000312c:	d003      	beq.n	70003136 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
7000312e:	693a      	ldr	r2, [r7, #16]
70003130:	68fb      	ldr	r3, [r7, #12]
70003132:	4313      	orrs	r3, r2
70003134:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
70003136:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000313a:	693b      	ldr	r3, [r7, #16]
7000313c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
70003140:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
70003144:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70003148:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
7000314a:	68fb      	ldr	r3, [r7, #12]
7000314c:	43db      	mvns	r3, r3
7000314e:	693a      	ldr	r2, [r7, #16]
70003150:	4013      	ands	r3, r2
70003152:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
70003154:	683b      	ldr	r3, [r7, #0]
70003156:	685b      	ldr	r3, [r3, #4]
70003158:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
7000315c:	2b00      	cmp	r3, #0
7000315e:	d003      	beq.n	70003168 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
70003160:	693a      	ldr	r2, [r7, #16]
70003162:	68fb      	ldr	r3, [r7, #12]
70003164:	4313      	orrs	r3, r2
70003166:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
70003168:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
7000316c:	693b      	ldr	r3, [r7, #16]
7000316e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
70003172:	697b      	ldr	r3, [r7, #20]
70003174:	3301      	adds	r3, #1
70003176:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
70003178:	683b      	ldr	r3, [r7, #0]
7000317a:	681a      	ldr	r2, [r3, #0]
7000317c:	697b      	ldr	r3, [r7, #20]
7000317e:	fa22 f303 	lsr.w	r3, r2, r3
70003182:	2b00      	cmp	r3, #0
70003184:	f47f aeb4 	bne.w	70002ef0 <HAL_GPIO_Init+0x10>
  }
}
70003188:	bf00      	nop
7000318a:	bf00      	nop
7000318c:	371c      	adds	r7, #28
7000318e:	46bd      	mov	sp, r7
70003190:	f85d 7b04 	ldr.w	r7, [sp], #4
70003194:	4770      	bx	lr
70003196:	bf00      	nop
70003198:	58000400 	.word	0x58000400
7000319c:	0029ff7f 	.word	0x0029ff7f

700031a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
700031a0:	b580      	push	{r7, lr}
700031a2:	b082      	sub	sp, #8
700031a4:	af00      	add	r7, sp, #0
700031a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
700031a8:	687b      	ldr	r3, [r7, #4]
700031aa:	2b00      	cmp	r3, #0
700031ac:	d101      	bne.n	700031b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
700031ae:	2301      	movs	r3, #1
700031b0:	e08b      	b.n	700032ca <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
700031b2:	687b      	ldr	r3, [r7, #4]
700031b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
700031b8:	b2db      	uxtb	r3, r3
700031ba:	2b00      	cmp	r3, #0
700031bc:	d106      	bne.n	700031cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
700031be:	687b      	ldr	r3, [r7, #4]
700031c0:	2200      	movs	r2, #0
700031c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
700031c6:	6878      	ldr	r0, [r7, #4]
700031c8:	f7fd fd4a 	bl	70000c60 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
700031cc:	687b      	ldr	r3, [r7, #4]
700031ce:	2224      	movs	r2, #36	@ 0x24
700031d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
700031d4:	687b      	ldr	r3, [r7, #4]
700031d6:	681b      	ldr	r3, [r3, #0]
700031d8:	681a      	ldr	r2, [r3, #0]
700031da:	687b      	ldr	r3, [r7, #4]
700031dc:	681b      	ldr	r3, [r3, #0]
700031de:	f022 0201 	bic.w	r2, r2, #1
700031e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
700031e4:	687b      	ldr	r3, [r7, #4]
700031e6:	685a      	ldr	r2, [r3, #4]
700031e8:	687b      	ldr	r3, [r7, #4]
700031ea:	681b      	ldr	r3, [r3, #0]
700031ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
700031f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
700031f2:	687b      	ldr	r3, [r7, #4]
700031f4:	681b      	ldr	r3, [r3, #0]
700031f6:	689a      	ldr	r2, [r3, #8]
700031f8:	687b      	ldr	r3, [r7, #4]
700031fa:	681b      	ldr	r3, [r3, #0]
700031fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
70003200:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
70003202:	687b      	ldr	r3, [r7, #4]
70003204:	68db      	ldr	r3, [r3, #12]
70003206:	2b01      	cmp	r3, #1
70003208:	d107      	bne.n	7000321a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
7000320a:	687b      	ldr	r3, [r7, #4]
7000320c:	689a      	ldr	r2, [r3, #8]
7000320e:	687b      	ldr	r3, [r7, #4]
70003210:	681b      	ldr	r3, [r3, #0]
70003212:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
70003216:	609a      	str	r2, [r3, #8]
70003218:	e006      	b.n	70003228 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
7000321a:	687b      	ldr	r3, [r7, #4]
7000321c:	689a      	ldr	r2, [r3, #8]
7000321e:	687b      	ldr	r3, [r7, #4]
70003220:	681b      	ldr	r3, [r3, #0]
70003222:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
70003226:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
70003228:	687b      	ldr	r3, [r7, #4]
7000322a:	68db      	ldr	r3, [r3, #12]
7000322c:	2b02      	cmp	r3, #2
7000322e:	d108      	bne.n	70003242 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
70003230:	687b      	ldr	r3, [r7, #4]
70003232:	681b      	ldr	r3, [r3, #0]
70003234:	685a      	ldr	r2, [r3, #4]
70003236:	687b      	ldr	r3, [r7, #4]
70003238:	681b      	ldr	r3, [r3, #0]
7000323a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
7000323e:	605a      	str	r2, [r3, #4]
70003240:	e007      	b.n	70003252 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
70003242:	687b      	ldr	r3, [r7, #4]
70003244:	681b      	ldr	r3, [r3, #0]
70003246:	685a      	ldr	r2, [r3, #4]
70003248:	687b      	ldr	r3, [r7, #4]
7000324a:	681b      	ldr	r3, [r3, #0]
7000324c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
70003250:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
70003252:	687b      	ldr	r3, [r7, #4]
70003254:	681b      	ldr	r3, [r3, #0]
70003256:	6859      	ldr	r1, [r3, #4]
70003258:	687b      	ldr	r3, [r7, #4]
7000325a:	681a      	ldr	r2, [r3, #0]
7000325c:	4b1d      	ldr	r3, [pc, #116]	@ (700032d4 <HAL_I2C_Init+0x134>)
7000325e:	430b      	orrs	r3, r1
70003260:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
70003262:	687b      	ldr	r3, [r7, #4]
70003264:	681b      	ldr	r3, [r3, #0]
70003266:	68da      	ldr	r2, [r3, #12]
70003268:	687b      	ldr	r3, [r7, #4]
7000326a:	681b      	ldr	r3, [r3, #0]
7000326c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
70003270:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
70003272:	687b      	ldr	r3, [r7, #4]
70003274:	691a      	ldr	r2, [r3, #16]
70003276:	687b      	ldr	r3, [r7, #4]
70003278:	695b      	ldr	r3, [r3, #20]
7000327a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
7000327e:	687b      	ldr	r3, [r7, #4]
70003280:	699b      	ldr	r3, [r3, #24]
70003282:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
70003284:	687b      	ldr	r3, [r7, #4]
70003286:	681b      	ldr	r3, [r3, #0]
70003288:	430a      	orrs	r2, r1
7000328a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
7000328c:	687b      	ldr	r3, [r7, #4]
7000328e:	69d9      	ldr	r1, [r3, #28]
70003290:	687b      	ldr	r3, [r7, #4]
70003292:	6a1a      	ldr	r2, [r3, #32]
70003294:	687b      	ldr	r3, [r7, #4]
70003296:	681b      	ldr	r3, [r3, #0]
70003298:	430a      	orrs	r2, r1
7000329a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
7000329c:	687b      	ldr	r3, [r7, #4]
7000329e:	681b      	ldr	r3, [r3, #0]
700032a0:	681a      	ldr	r2, [r3, #0]
700032a2:	687b      	ldr	r3, [r7, #4]
700032a4:	681b      	ldr	r3, [r3, #0]
700032a6:	f042 0201 	orr.w	r2, r2, #1
700032aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
700032ac:	687b      	ldr	r3, [r7, #4]
700032ae:	2200      	movs	r2, #0
700032b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
700032b2:	687b      	ldr	r3, [r7, #4]
700032b4:	2220      	movs	r2, #32
700032b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
700032ba:	687b      	ldr	r3, [r7, #4]
700032bc:	2200      	movs	r2, #0
700032be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
700032c0:	687b      	ldr	r3, [r7, #4]
700032c2:	2200      	movs	r2, #0
700032c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
700032c8:	2300      	movs	r3, #0
}
700032ca:	4618      	mov	r0, r3
700032cc:	3708      	adds	r7, #8
700032ce:	46bd      	mov	sp, r7
700032d0:	bd80      	pop	{r7, pc}
700032d2:	bf00      	nop
700032d4:	02008000 	.word	0x02008000

700032d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
700032d8:	b480      	push	{r7}
700032da:	b083      	sub	sp, #12
700032dc:	af00      	add	r7, sp, #0
700032de:	6078      	str	r0, [r7, #4]
700032e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
700032e2:	687b      	ldr	r3, [r7, #4]
700032e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
700032e8:	b2db      	uxtb	r3, r3
700032ea:	2b20      	cmp	r3, #32
700032ec:	d138      	bne.n	70003360 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
700032ee:	687b      	ldr	r3, [r7, #4]
700032f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
700032f4:	2b01      	cmp	r3, #1
700032f6:	d101      	bne.n	700032fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
700032f8:	2302      	movs	r3, #2
700032fa:	e032      	b.n	70003362 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
700032fc:	687b      	ldr	r3, [r7, #4]
700032fe:	2201      	movs	r2, #1
70003300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
70003304:	687b      	ldr	r3, [r7, #4]
70003306:	2224      	movs	r2, #36	@ 0x24
70003308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
7000330c:	687b      	ldr	r3, [r7, #4]
7000330e:	681b      	ldr	r3, [r3, #0]
70003310:	681a      	ldr	r2, [r3, #0]
70003312:	687b      	ldr	r3, [r7, #4]
70003314:	681b      	ldr	r3, [r3, #0]
70003316:	f022 0201 	bic.w	r2, r2, #1
7000331a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
7000331c:	687b      	ldr	r3, [r7, #4]
7000331e:	681b      	ldr	r3, [r3, #0]
70003320:	681a      	ldr	r2, [r3, #0]
70003322:	687b      	ldr	r3, [r7, #4]
70003324:	681b      	ldr	r3, [r3, #0]
70003326:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
7000332a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
7000332c:	687b      	ldr	r3, [r7, #4]
7000332e:	681b      	ldr	r3, [r3, #0]
70003330:	6819      	ldr	r1, [r3, #0]
70003332:	687b      	ldr	r3, [r7, #4]
70003334:	681b      	ldr	r3, [r3, #0]
70003336:	683a      	ldr	r2, [r7, #0]
70003338:	430a      	orrs	r2, r1
7000333a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
7000333c:	687b      	ldr	r3, [r7, #4]
7000333e:	681b      	ldr	r3, [r3, #0]
70003340:	681a      	ldr	r2, [r3, #0]
70003342:	687b      	ldr	r3, [r7, #4]
70003344:	681b      	ldr	r3, [r3, #0]
70003346:	f042 0201 	orr.w	r2, r2, #1
7000334a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
7000334c:	687b      	ldr	r3, [r7, #4]
7000334e:	2220      	movs	r2, #32
70003350:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
70003354:	687b      	ldr	r3, [r7, #4]
70003356:	2200      	movs	r2, #0
70003358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
7000335c:	2300      	movs	r3, #0
7000335e:	e000      	b.n	70003362 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
70003360:	2302      	movs	r3, #2
  }
}
70003362:	4618      	mov	r0, r3
70003364:	370c      	adds	r7, #12
70003366:	46bd      	mov	sp, r7
70003368:	f85d 7b04 	ldr.w	r7, [sp], #4
7000336c:	4770      	bx	lr

7000336e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
7000336e:	b480      	push	{r7}
70003370:	b085      	sub	sp, #20
70003372:	af00      	add	r7, sp, #0
70003374:	6078      	str	r0, [r7, #4]
70003376:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
70003378:	687b      	ldr	r3, [r7, #4]
7000337a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
7000337e:	b2db      	uxtb	r3, r3
70003380:	2b20      	cmp	r3, #32
70003382:	d139      	bne.n	700033f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
70003384:	687b      	ldr	r3, [r7, #4]
70003386:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
7000338a:	2b01      	cmp	r3, #1
7000338c:	d101      	bne.n	70003392 <HAL_I2CEx_ConfigDigitalFilter+0x24>
7000338e:	2302      	movs	r3, #2
70003390:	e033      	b.n	700033fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
70003392:	687b      	ldr	r3, [r7, #4]
70003394:	2201      	movs	r2, #1
70003396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
7000339a:	687b      	ldr	r3, [r7, #4]
7000339c:	2224      	movs	r2, #36	@ 0x24
7000339e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
700033a2:	687b      	ldr	r3, [r7, #4]
700033a4:	681b      	ldr	r3, [r3, #0]
700033a6:	681a      	ldr	r2, [r3, #0]
700033a8:	687b      	ldr	r3, [r7, #4]
700033aa:	681b      	ldr	r3, [r3, #0]
700033ac:	f022 0201 	bic.w	r2, r2, #1
700033b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
700033b2:	687b      	ldr	r3, [r7, #4]
700033b4:	681b      	ldr	r3, [r3, #0]
700033b6:	681b      	ldr	r3, [r3, #0]
700033b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
700033ba:	68fb      	ldr	r3, [r7, #12]
700033bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
700033c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
700033c2:	683b      	ldr	r3, [r7, #0]
700033c4:	021b      	lsls	r3, r3, #8
700033c6:	68fa      	ldr	r2, [r7, #12]
700033c8:	4313      	orrs	r3, r2
700033ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
700033cc:	687b      	ldr	r3, [r7, #4]
700033ce:	681b      	ldr	r3, [r3, #0]
700033d0:	68fa      	ldr	r2, [r7, #12]
700033d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
700033d4:	687b      	ldr	r3, [r7, #4]
700033d6:	681b      	ldr	r3, [r3, #0]
700033d8:	681a      	ldr	r2, [r3, #0]
700033da:	687b      	ldr	r3, [r7, #4]
700033dc:	681b      	ldr	r3, [r3, #0]
700033de:	f042 0201 	orr.w	r2, r2, #1
700033e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
700033e4:	687b      	ldr	r3, [r7, #4]
700033e6:	2220      	movs	r2, #32
700033e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
700033ec:	687b      	ldr	r3, [r7, #4]
700033ee:	2200      	movs	r2, #0
700033f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
700033f4:	2300      	movs	r3, #0
700033f6:	e000      	b.n	700033fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
700033f8:	2302      	movs	r3, #2
  }
}
700033fa:	4618      	mov	r0, r3
700033fc:	3714      	adds	r7, #20
700033fe:	46bd      	mov	sp, r7
70003400:	f85d 7b04 	ldr.w	r7, [sp], #4
70003404:	4770      	bx	lr
	...

70003408 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
70003408:	b580      	push	{r7, lr}
7000340a:	b084      	sub	sp, #16
7000340c:	af00      	add	r7, sp, #0
7000340e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
70003410:	687b      	ldr	r3, [r7, #4]
70003412:	2b00      	cmp	r3, #0
70003414:	d101      	bne.n	7000341a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
70003416:	2301      	movs	r3, #1
70003418:	e0bf      	b.n	7000359a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
7000341a:	687b      	ldr	r3, [r7, #4]
7000341c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
70003420:	b2db      	uxtb	r3, r3
70003422:	2b00      	cmp	r3, #0
70003424:	d106      	bne.n	70003434 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
70003426:	687b      	ldr	r3, [r7, #4]
70003428:	2200      	movs	r2, #0
7000342a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
7000342e:	6878      	ldr	r0, [r7, #4]
70003430:	f7fd fd72 	bl	70000f18 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
70003434:	687b      	ldr	r3, [r7, #4]
70003436:	2202      	movs	r2, #2
70003438:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
7000343c:	687b      	ldr	r3, [r7, #4]
7000343e:	681b      	ldr	r3, [r3, #0]
70003440:	699a      	ldr	r2, [r3, #24]
70003442:	687b      	ldr	r3, [r7, #4]
70003444:	681b      	ldr	r3, [r3, #0]
70003446:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
7000344a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
7000344c:	687b      	ldr	r3, [r7, #4]
7000344e:	681b      	ldr	r3, [r3, #0]
70003450:	6999      	ldr	r1, [r3, #24]
70003452:	687b      	ldr	r3, [r7, #4]
70003454:	685a      	ldr	r2, [r3, #4]
70003456:	687b      	ldr	r3, [r7, #4]
70003458:	689b      	ldr	r3, [r3, #8]
7000345a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
7000345c:	687b      	ldr	r3, [r7, #4]
7000345e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
70003460:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
70003462:	687b      	ldr	r3, [r7, #4]
70003464:	691b      	ldr	r3, [r3, #16]
70003466:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
70003468:	687b      	ldr	r3, [r7, #4]
7000346a:	681b      	ldr	r3, [r3, #0]
7000346c:	430a      	orrs	r2, r1
7000346e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
70003470:	687b      	ldr	r3, [r7, #4]
70003472:	681b      	ldr	r3, [r3, #0]
70003474:	6899      	ldr	r1, [r3, #8]
70003476:	687b      	ldr	r3, [r7, #4]
70003478:	681a      	ldr	r2, [r3, #0]
7000347a:	4b4a      	ldr	r3, [pc, #296]	@ (700035a4 <HAL_LTDC_Init+0x19c>)
7000347c:	400b      	ands	r3, r1
7000347e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
70003480:	687b      	ldr	r3, [r7, #4]
70003482:	695b      	ldr	r3, [r3, #20]
70003484:	041b      	lsls	r3, r3, #16
70003486:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
70003488:	687b      	ldr	r3, [r7, #4]
7000348a:	681b      	ldr	r3, [r3, #0]
7000348c:	6899      	ldr	r1, [r3, #8]
7000348e:	687b      	ldr	r3, [r7, #4]
70003490:	699a      	ldr	r2, [r3, #24]
70003492:	68fb      	ldr	r3, [r7, #12]
70003494:	431a      	orrs	r2, r3
70003496:	687b      	ldr	r3, [r7, #4]
70003498:	681b      	ldr	r3, [r3, #0]
7000349a:	430a      	orrs	r2, r1
7000349c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
7000349e:	687b      	ldr	r3, [r7, #4]
700034a0:	681b      	ldr	r3, [r3, #0]
700034a2:	68d9      	ldr	r1, [r3, #12]
700034a4:	687b      	ldr	r3, [r7, #4]
700034a6:	681a      	ldr	r2, [r3, #0]
700034a8:	4b3e      	ldr	r3, [pc, #248]	@ (700035a4 <HAL_LTDC_Init+0x19c>)
700034aa:	400b      	ands	r3, r1
700034ac:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
700034ae:	687b      	ldr	r3, [r7, #4]
700034b0:	69db      	ldr	r3, [r3, #28]
700034b2:	041b      	lsls	r3, r3, #16
700034b4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
700034b6:	687b      	ldr	r3, [r7, #4]
700034b8:	681b      	ldr	r3, [r3, #0]
700034ba:	68d9      	ldr	r1, [r3, #12]
700034bc:	687b      	ldr	r3, [r7, #4]
700034be:	6a1a      	ldr	r2, [r3, #32]
700034c0:	68fb      	ldr	r3, [r7, #12]
700034c2:	431a      	orrs	r2, r3
700034c4:	687b      	ldr	r3, [r7, #4]
700034c6:	681b      	ldr	r3, [r3, #0]
700034c8:	430a      	orrs	r2, r1
700034ca:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
700034cc:	687b      	ldr	r3, [r7, #4]
700034ce:	681b      	ldr	r3, [r3, #0]
700034d0:	6919      	ldr	r1, [r3, #16]
700034d2:	687b      	ldr	r3, [r7, #4]
700034d4:	681a      	ldr	r2, [r3, #0]
700034d6:	4b33      	ldr	r3, [pc, #204]	@ (700035a4 <HAL_LTDC_Init+0x19c>)
700034d8:	400b      	ands	r3, r1
700034da:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
700034dc:	687b      	ldr	r3, [r7, #4]
700034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700034e0:	041b      	lsls	r3, r3, #16
700034e2:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
700034e4:	687b      	ldr	r3, [r7, #4]
700034e6:	681b      	ldr	r3, [r3, #0]
700034e8:	6919      	ldr	r1, [r3, #16]
700034ea:	687b      	ldr	r3, [r7, #4]
700034ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
700034ee:	68fb      	ldr	r3, [r7, #12]
700034f0:	431a      	orrs	r2, r3
700034f2:	687b      	ldr	r3, [r7, #4]
700034f4:	681b      	ldr	r3, [r3, #0]
700034f6:	430a      	orrs	r2, r1
700034f8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
700034fa:	687b      	ldr	r3, [r7, #4]
700034fc:	681b      	ldr	r3, [r3, #0]
700034fe:	6959      	ldr	r1, [r3, #20]
70003500:	687b      	ldr	r3, [r7, #4]
70003502:	681a      	ldr	r2, [r3, #0]
70003504:	4b27      	ldr	r3, [pc, #156]	@ (700035a4 <HAL_LTDC_Init+0x19c>)
70003506:	400b      	ands	r3, r1
70003508:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
7000350a:	687b      	ldr	r3, [r7, #4]
7000350c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000350e:	041b      	lsls	r3, r3, #16
70003510:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
70003512:	687b      	ldr	r3, [r7, #4]
70003514:	681b      	ldr	r3, [r3, #0]
70003516:	6959      	ldr	r1, [r3, #20]
70003518:	687b      	ldr	r3, [r7, #4]
7000351a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
7000351c:	68fb      	ldr	r3, [r7, #12]
7000351e:	431a      	orrs	r2, r3
70003520:	687b      	ldr	r3, [r7, #4]
70003522:	681b      	ldr	r3, [r3, #0]
70003524:	430a      	orrs	r2, r1
70003526:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
70003528:	687b      	ldr	r3, [r7, #4]
7000352a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
7000352e:	021b      	lsls	r3, r3, #8
70003530:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
70003532:	687b      	ldr	r3, [r7, #4]
70003534:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
70003538:	041b      	lsls	r3, r3, #16
7000353a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
7000353c:	687b      	ldr	r3, [r7, #4]
7000353e:	681b      	ldr	r3, [r3, #0]
70003540:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
70003542:	687b      	ldr	r3, [r7, #4]
70003544:	681b      	ldr	r3, [r3, #0]
70003546:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
7000354a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
7000354c:	687b      	ldr	r3, [r7, #4]
7000354e:	681b      	ldr	r3, [r3, #0]
70003550:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70003552:	68ba      	ldr	r2, [r7, #8]
70003554:	68fb      	ldr	r3, [r7, #12]
70003556:	4313      	orrs	r3, r2
70003558:	687a      	ldr	r2, [r7, #4]
7000355a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
7000355e:	431a      	orrs	r2, r3
70003560:	687b      	ldr	r3, [r7, #4]
70003562:	681b      	ldr	r3, [r3, #0]
70003564:	430a      	orrs	r2, r1
70003566:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
70003568:	687b      	ldr	r3, [r7, #4]
7000356a:	681b      	ldr	r3, [r3, #0]
7000356c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000356e:	687b      	ldr	r3, [r7, #4]
70003570:	681b      	ldr	r3, [r3, #0]
70003572:	f042 0206 	orr.w	r2, r2, #6
70003576:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
70003578:	687b      	ldr	r3, [r7, #4]
7000357a:	681b      	ldr	r3, [r3, #0]
7000357c:	699a      	ldr	r2, [r3, #24]
7000357e:	687b      	ldr	r3, [r7, #4]
70003580:	681b      	ldr	r3, [r3, #0]
70003582:	f042 0201 	orr.w	r2, r2, #1
70003586:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
70003588:	687b      	ldr	r3, [r7, #4]
7000358a:	2200      	movs	r2, #0
7000358c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
70003590:	687b      	ldr	r3, [r7, #4]
70003592:	2201      	movs	r2, #1
70003594:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
70003598:	2300      	movs	r3, #0
}
7000359a:	4618      	mov	r0, r3
7000359c:	3710      	adds	r7, #16
7000359e:	46bd      	mov	sp, r7
700035a0:	bd80      	pop	{r7, pc}
700035a2:	bf00      	nop
700035a4:	f000f800 	.word	0xf000f800

700035a8 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
700035a8:	b5b0      	push	{r4, r5, r7, lr}
700035aa:	b084      	sub	sp, #16
700035ac:	af00      	add	r7, sp, #0
700035ae:	60f8      	str	r0, [r7, #12]
700035b0:	60b9      	str	r1, [r7, #8]
700035b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
700035b4:	68fb      	ldr	r3, [r7, #12]
700035b6:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
700035ba:	2b01      	cmp	r3, #1
700035bc:	d101      	bne.n	700035c2 <HAL_LTDC_ConfigLayer+0x1a>
700035be:	2302      	movs	r3, #2
700035c0:	e02c      	b.n	7000361c <HAL_LTDC_ConfigLayer+0x74>
700035c2:	68fb      	ldr	r3, [r7, #12]
700035c4:	2201      	movs	r2, #1
700035c6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
700035ca:	68fb      	ldr	r3, [r7, #12]
700035cc:	2202      	movs	r2, #2
700035ce:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
700035d2:	68fa      	ldr	r2, [r7, #12]
700035d4:	687b      	ldr	r3, [r7, #4]
700035d6:	2134      	movs	r1, #52	@ 0x34
700035d8:	fb01 f303 	mul.w	r3, r1, r3
700035dc:	4413      	add	r3, r2
700035de:	f103 0238 	add.w	r2, r3, #56	@ 0x38
700035e2:	68bb      	ldr	r3, [r7, #8]
700035e4:	4614      	mov	r4, r2
700035e6:	461d      	mov	r5, r3
700035e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
700035ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
700035ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
700035ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
700035f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
700035f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
700035f4:	682b      	ldr	r3, [r5, #0]
700035f6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
700035f8:	687a      	ldr	r2, [r7, #4]
700035fa:	68b9      	ldr	r1, [r7, #8]
700035fc:	68f8      	ldr	r0, [r7, #12]
700035fe:	f000 f811 	bl	70003624 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
70003602:	68fb      	ldr	r3, [r7, #12]
70003604:	681b      	ldr	r3, [r3, #0]
70003606:	2201      	movs	r2, #1
70003608:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
7000360a:	68fb      	ldr	r3, [r7, #12]
7000360c:	2201      	movs	r2, #1
7000360e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
70003612:	68fb      	ldr	r3, [r7, #12]
70003614:	2200      	movs	r2, #0
70003616:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
7000361a:	2300      	movs	r3, #0
}
7000361c:	4618      	mov	r0, r3
7000361e:	3710      	adds	r7, #16
70003620:	46bd      	mov	sp, r7
70003622:	bdb0      	pop	{r4, r5, r7, pc}

70003624 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
70003624:	b480      	push	{r7}
70003626:	b089      	sub	sp, #36	@ 0x24
70003628:	af00      	add	r7, sp, #0
7000362a:	60f8      	str	r0, [r7, #12]
7000362c:	60b9      	str	r1, [r7, #8]
7000362e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
70003630:	68bb      	ldr	r3, [r7, #8]
70003632:	685a      	ldr	r2, [r3, #4]
70003634:	68fb      	ldr	r3, [r7, #12]
70003636:	681b      	ldr	r3, [r3, #0]
70003638:	68db      	ldr	r3, [r3, #12]
7000363a:	0c1b      	lsrs	r3, r3, #16
7000363c:	f3c3 030b 	ubfx	r3, r3, #0, #12
70003640:	4413      	add	r3, r2
70003642:	041b      	lsls	r3, r3, #16
70003644:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
70003646:	68fb      	ldr	r3, [r7, #12]
70003648:	681b      	ldr	r3, [r3, #0]
7000364a:	461a      	mov	r2, r3
7000364c:	687b      	ldr	r3, [r7, #4]
7000364e:	01db      	lsls	r3, r3, #7
70003650:	4413      	add	r3, r2
70003652:	3384      	adds	r3, #132	@ 0x84
70003654:	685b      	ldr	r3, [r3, #4]
70003656:	68fa      	ldr	r2, [r7, #12]
70003658:	6812      	ldr	r2, [r2, #0]
7000365a:	4611      	mov	r1, r2
7000365c:	687a      	ldr	r2, [r7, #4]
7000365e:	01d2      	lsls	r2, r2, #7
70003660:	440a      	add	r2, r1
70003662:	3284      	adds	r2, #132	@ 0x84
70003664:	f003 23f0 	and.w	r3, r3, #4026593280	@ 0xf000f000
70003668:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
7000366a:	68bb      	ldr	r3, [r7, #8]
7000366c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
7000366e:	68fb      	ldr	r3, [r7, #12]
70003670:	681b      	ldr	r3, [r3, #0]
70003672:	68db      	ldr	r3, [r3, #12]
70003674:	0c1b      	lsrs	r3, r3, #16
70003676:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
7000367a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
7000367c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
7000367e:	68fb      	ldr	r3, [r7, #12]
70003680:	681b      	ldr	r3, [r3, #0]
70003682:	4619      	mov	r1, r3
70003684:	687b      	ldr	r3, [r7, #4]
70003686:	01db      	lsls	r3, r3, #7
70003688:	440b      	add	r3, r1
7000368a:	3384      	adds	r3, #132	@ 0x84
7000368c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
7000368e:	69fb      	ldr	r3, [r7, #28]
70003690:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
70003692:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
70003694:	68bb      	ldr	r3, [r7, #8]
70003696:	68da      	ldr	r2, [r3, #12]
70003698:	68fb      	ldr	r3, [r7, #12]
7000369a:	681b      	ldr	r3, [r3, #0]
7000369c:	68db      	ldr	r3, [r3, #12]
7000369e:	f3c3 030a 	ubfx	r3, r3, #0, #11
700036a2:	4413      	add	r3, r2
700036a4:	041b      	lsls	r3, r3, #16
700036a6:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
700036a8:	68fb      	ldr	r3, [r7, #12]
700036aa:	681b      	ldr	r3, [r3, #0]
700036ac:	461a      	mov	r2, r3
700036ae:	687b      	ldr	r3, [r7, #4]
700036b0:	01db      	lsls	r3, r3, #7
700036b2:	4413      	add	r3, r2
700036b4:	3384      	adds	r3, #132	@ 0x84
700036b6:	689b      	ldr	r3, [r3, #8]
700036b8:	68fa      	ldr	r2, [r7, #12]
700036ba:	6812      	ldr	r2, [r2, #0]
700036bc:	4611      	mov	r1, r2
700036be:	687a      	ldr	r2, [r7, #4]
700036c0:	01d2      	lsls	r2, r2, #7
700036c2:	440a      	add	r2, r1
700036c4:	3284      	adds	r2, #132	@ 0x84
700036c6:	f003 23f8 	and.w	r3, r3, #4160813056	@ 0xf800f800
700036ca:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
700036cc:	68bb      	ldr	r3, [r7, #8]
700036ce:	689a      	ldr	r2, [r3, #8]
700036d0:	68fb      	ldr	r3, [r7, #12]
700036d2:	681b      	ldr	r3, [r3, #0]
700036d4:	68db      	ldr	r3, [r3, #12]
700036d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
700036da:	4413      	add	r3, r2
700036dc:	1c5a      	adds	r2, r3, #1
700036de:	68fb      	ldr	r3, [r7, #12]
700036e0:	681b      	ldr	r3, [r3, #0]
700036e2:	4619      	mov	r1, r3
700036e4:	687b      	ldr	r3, [r7, #4]
700036e6:	01db      	lsls	r3, r3, #7
700036e8:	440b      	add	r3, r1
700036ea:	3384      	adds	r3, #132	@ 0x84
700036ec:	4619      	mov	r1, r3
700036ee:	69fb      	ldr	r3, [r7, #28]
700036f0:	4313      	orrs	r3, r2
700036f2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
700036f4:	68fb      	ldr	r3, [r7, #12]
700036f6:	681b      	ldr	r3, [r3, #0]
700036f8:	461a      	mov	r2, r3
700036fa:	687b      	ldr	r3, [r7, #4]
700036fc:	01db      	lsls	r3, r3, #7
700036fe:	4413      	add	r3, r2
70003700:	3384      	adds	r3, #132	@ 0x84
70003702:	691b      	ldr	r3, [r3, #16]
70003704:	68fa      	ldr	r2, [r7, #12]
70003706:	6812      	ldr	r2, [r2, #0]
70003708:	4611      	mov	r1, r2
7000370a:	687a      	ldr	r2, [r7, #4]
7000370c:	01d2      	lsls	r2, r2, #7
7000370e:	440a      	add	r2, r1
70003710:	3284      	adds	r2, #132	@ 0x84
70003712:	f023 0307 	bic.w	r3, r3, #7
70003716:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
70003718:	68fb      	ldr	r3, [r7, #12]
7000371a:	681b      	ldr	r3, [r3, #0]
7000371c:	461a      	mov	r2, r3
7000371e:	687b      	ldr	r3, [r7, #4]
70003720:	01db      	lsls	r3, r3, #7
70003722:	4413      	add	r3, r2
70003724:	3384      	adds	r3, #132	@ 0x84
70003726:	461a      	mov	r2, r3
70003728:	68bb      	ldr	r3, [r7, #8]
7000372a:	691b      	ldr	r3, [r3, #16]
7000372c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
7000372e:	68bb      	ldr	r3, [r7, #8]
70003730:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
70003734:	021b      	lsls	r3, r3, #8
70003736:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
70003738:	68bb      	ldr	r3, [r7, #8]
7000373a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
7000373e:	041b      	lsls	r3, r3, #16
70003740:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
70003742:	68bb      	ldr	r3, [r7, #8]
70003744:	699b      	ldr	r3, [r3, #24]
70003746:	061b      	lsls	r3, r3, #24
70003748:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
7000374a:	68bb      	ldr	r3, [r7, #8]
7000374c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
70003750:	461a      	mov	r2, r3
70003752:	69fb      	ldr	r3, [r7, #28]
70003754:	431a      	orrs	r2, r3
70003756:	69bb      	ldr	r3, [r7, #24]
70003758:	431a      	orrs	r2, r3
7000375a:	68fb      	ldr	r3, [r7, #12]
7000375c:	681b      	ldr	r3, [r3, #0]
7000375e:	4619      	mov	r1, r3
70003760:	687b      	ldr	r3, [r7, #4]
70003762:	01db      	lsls	r3, r3, #7
70003764:	440b      	add	r3, r1
70003766:	3384      	adds	r3, #132	@ 0x84
70003768:	4619      	mov	r1, r3
7000376a:	697b      	ldr	r3, [r7, #20]
7000376c:	4313      	orrs	r3, r2
7000376e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
70003770:	68fb      	ldr	r3, [r7, #12]
70003772:	681b      	ldr	r3, [r3, #0]
70003774:	461a      	mov	r2, r3
70003776:	687b      	ldr	r3, [r7, #4]
70003778:	01db      	lsls	r3, r3, #7
7000377a:	4413      	add	r3, r2
7000377c:	3384      	adds	r3, #132	@ 0x84
7000377e:	695b      	ldr	r3, [r3, #20]
70003780:	68fa      	ldr	r2, [r7, #12]
70003782:	6812      	ldr	r2, [r2, #0]
70003784:	4611      	mov	r1, r2
70003786:	687a      	ldr	r2, [r7, #4]
70003788:	01d2      	lsls	r2, r2, #7
7000378a:	440a      	add	r2, r1
7000378c:	3284      	adds	r2, #132	@ 0x84
7000378e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
70003792:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
70003794:	68fb      	ldr	r3, [r7, #12]
70003796:	681b      	ldr	r3, [r3, #0]
70003798:	461a      	mov	r2, r3
7000379a:	687b      	ldr	r3, [r7, #4]
7000379c:	01db      	lsls	r3, r3, #7
7000379e:	4413      	add	r3, r2
700037a0:	3384      	adds	r3, #132	@ 0x84
700037a2:	461a      	mov	r2, r3
700037a4:	68bb      	ldr	r3, [r7, #8]
700037a6:	695b      	ldr	r3, [r3, #20]
700037a8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
700037aa:	68fb      	ldr	r3, [r7, #12]
700037ac:	681b      	ldr	r3, [r3, #0]
700037ae:	461a      	mov	r2, r3
700037b0:	687b      	ldr	r3, [r7, #4]
700037b2:	01db      	lsls	r3, r3, #7
700037b4:	4413      	add	r3, r2
700037b6:	3384      	adds	r3, #132	@ 0x84
700037b8:	69da      	ldr	r2, [r3, #28]
700037ba:	68fb      	ldr	r3, [r7, #12]
700037bc:	681b      	ldr	r3, [r3, #0]
700037be:	4619      	mov	r1, r3
700037c0:	687b      	ldr	r3, [r7, #4]
700037c2:	01db      	lsls	r3, r3, #7
700037c4:	440b      	add	r3, r1
700037c6:	3384      	adds	r3, #132	@ 0x84
700037c8:	4619      	mov	r1, r3
700037ca:	4b4f      	ldr	r3, [pc, #316]	@ (70003908 <LTDC_SetConfig+0x2e4>)
700037cc:	4013      	ands	r3, r2
700037ce:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
700037d0:	68bb      	ldr	r3, [r7, #8]
700037d2:	69da      	ldr	r2, [r3, #28]
700037d4:	68bb      	ldr	r3, [r7, #8]
700037d6:	6a1b      	ldr	r3, [r3, #32]
700037d8:	68f9      	ldr	r1, [r7, #12]
700037da:	6809      	ldr	r1, [r1, #0]
700037dc:	4608      	mov	r0, r1
700037de:	6879      	ldr	r1, [r7, #4]
700037e0:	01c9      	lsls	r1, r1, #7
700037e2:	4401      	add	r1, r0
700037e4:	3184      	adds	r1, #132	@ 0x84
700037e6:	4313      	orrs	r3, r2
700037e8:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
700037ea:	68fb      	ldr	r3, [r7, #12]
700037ec:	681b      	ldr	r3, [r3, #0]
700037ee:	461a      	mov	r2, r3
700037f0:	687b      	ldr	r3, [r7, #4]
700037f2:	01db      	lsls	r3, r3, #7
700037f4:	4413      	add	r3, r2
700037f6:	3384      	adds	r3, #132	@ 0x84
700037f8:	461a      	mov	r2, r3
700037fa:	68bb      	ldr	r3, [r7, #8]
700037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
700037fe:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
70003800:	68bb      	ldr	r3, [r7, #8]
70003802:	691b      	ldr	r3, [r3, #16]
70003804:	2b00      	cmp	r3, #0
70003806:	d102      	bne.n	7000380e <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
70003808:	2304      	movs	r3, #4
7000380a:	61fb      	str	r3, [r7, #28]
7000380c:	e01b      	b.n	70003846 <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
7000380e:	68bb      	ldr	r3, [r7, #8]
70003810:	691b      	ldr	r3, [r3, #16]
70003812:	2b01      	cmp	r3, #1
70003814:	d102      	bne.n	7000381c <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
70003816:	2303      	movs	r3, #3
70003818:	61fb      	str	r3, [r7, #28]
7000381a:	e014      	b.n	70003846 <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
7000381c:	68bb      	ldr	r3, [r7, #8]
7000381e:	691b      	ldr	r3, [r3, #16]
70003820:	2b04      	cmp	r3, #4
70003822:	d00b      	beq.n	7000383c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
70003824:	68bb      	ldr	r3, [r7, #8]
70003826:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
70003828:	2b02      	cmp	r3, #2
7000382a:	d007      	beq.n	7000383c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
7000382c:	68bb      	ldr	r3, [r7, #8]
7000382e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
70003830:	2b03      	cmp	r3, #3
70003832:	d003      	beq.n	7000383c <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
70003834:	68bb      	ldr	r3, [r7, #8]
70003836:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
70003838:	2b07      	cmp	r3, #7
7000383a:	d102      	bne.n	70003842 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
7000383c:	2302      	movs	r3, #2
7000383e:	61fb      	str	r3, [r7, #28]
70003840:	e001      	b.n	70003846 <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
70003842:	2301      	movs	r3, #1
70003844:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
70003846:	68fb      	ldr	r3, [r7, #12]
70003848:	681b      	ldr	r3, [r3, #0]
7000384a:	461a      	mov	r2, r3
7000384c:	687b      	ldr	r3, [r7, #4]
7000384e:	01db      	lsls	r3, r3, #7
70003850:	4413      	add	r3, r2
70003852:	3384      	adds	r3, #132	@ 0x84
70003854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003856:	68fa      	ldr	r2, [r7, #12]
70003858:	6812      	ldr	r2, [r2, #0]
7000385a:	4611      	mov	r1, r2
7000385c:	687a      	ldr	r2, [r7, #4]
7000385e:	01d2      	lsls	r2, r2, #7
70003860:	440a      	add	r2, r1
70003862:	3284      	adds	r2, #132	@ 0x84
70003864:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
70003868:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
7000386a:	68bb      	ldr	r3, [r7, #8]
7000386c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000386e:	69fa      	ldr	r2, [r7, #28]
70003870:	fb02 f303 	mul.w	r3, r2, r3
70003874:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
70003876:	68bb      	ldr	r3, [r7, #8]
70003878:	6859      	ldr	r1, [r3, #4]
7000387a:	68bb      	ldr	r3, [r7, #8]
7000387c:	681b      	ldr	r3, [r3, #0]
7000387e:	1acb      	subs	r3, r1, r3
70003880:	69f9      	ldr	r1, [r7, #28]
70003882:	fb01 f303 	mul.w	r3, r1, r3
70003886:	3307      	adds	r3, #7
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) |
70003888:	68f9      	ldr	r1, [r7, #12]
7000388a:	6809      	ldr	r1, [r1, #0]
7000388c:	4608      	mov	r0, r1
7000388e:	6879      	ldr	r1, [r7, #4]
70003890:	01c9      	lsls	r1, r1, #7
70003892:	4401      	add	r1, r0
70003894:	3184      	adds	r1, #132	@ 0x84
70003896:	4313      	orrs	r3, r2
70003898:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
7000389a:	68fb      	ldr	r3, [r7, #12]
7000389c:	681b      	ldr	r3, [r3, #0]
7000389e:	461a      	mov	r2, r3
700038a0:	687b      	ldr	r3, [r7, #4]
700038a2:	01db      	lsls	r3, r3, #7
700038a4:	4413      	add	r3, r2
700038a6:	3384      	adds	r3, #132	@ 0x84
700038a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
700038aa:	68fb      	ldr	r3, [r7, #12]
700038ac:	681b      	ldr	r3, [r3, #0]
700038ae:	4619      	mov	r1, r3
700038b0:	687b      	ldr	r3, [r7, #4]
700038b2:	01db      	lsls	r3, r3, #7
700038b4:	440b      	add	r3, r1
700038b6:	3384      	adds	r3, #132	@ 0x84
700038b8:	4619      	mov	r1, r3
700038ba:	4b14      	ldr	r3, [pc, #80]	@ (7000390c <LTDC_SetConfig+0x2e8>)
700038bc:	4013      	ands	r3, r2
700038be:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
700038c0:	68fb      	ldr	r3, [r7, #12]
700038c2:	681b      	ldr	r3, [r3, #0]
700038c4:	461a      	mov	r2, r3
700038c6:	687b      	ldr	r3, [r7, #4]
700038c8:	01db      	lsls	r3, r3, #7
700038ca:	4413      	add	r3, r2
700038cc:	3384      	adds	r3, #132	@ 0x84
700038ce:	461a      	mov	r2, r3
700038d0:	68bb      	ldr	r3, [r7, #8]
700038d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700038d4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
700038d6:	68fb      	ldr	r3, [r7, #12]
700038d8:	681b      	ldr	r3, [r3, #0]
700038da:	461a      	mov	r2, r3
700038dc:	687b      	ldr	r3, [r7, #4]
700038de:	01db      	lsls	r3, r3, #7
700038e0:	4413      	add	r3, r2
700038e2:	3384      	adds	r3, #132	@ 0x84
700038e4:	681b      	ldr	r3, [r3, #0]
700038e6:	68fa      	ldr	r2, [r7, #12]
700038e8:	6812      	ldr	r2, [r2, #0]
700038ea:	4611      	mov	r1, r2
700038ec:	687a      	ldr	r2, [r7, #4]
700038ee:	01d2      	lsls	r2, r2, #7
700038f0:	440a      	add	r2, r1
700038f2:	3284      	adds	r2, #132	@ 0x84
700038f4:	f043 0301 	orr.w	r3, r3, #1
700038f8:	6013      	str	r3, [r2, #0]
}
700038fa:	bf00      	nop
700038fc:	3724      	adds	r7, #36	@ 0x24
700038fe:	46bd      	mov	sp, r7
70003900:	f85d 7b04 	ldr.w	r7, [sp], #4
70003904:	4770      	bx	lr
70003906:	bf00      	nop
70003908:	fffff8f8 	.word	0xfffff8f8
7000390c:	fffff800 	.word	0xfffff800

70003910 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
70003910:	b580      	push	{r7, lr}
70003912:	b082      	sub	sp, #8
70003914:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
70003916:	4b0f      	ldr	r3, [pc, #60]	@ (70003954 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003918:	68db      	ldr	r3, [r3, #12]
7000391a:	4a0e      	ldr	r2, [pc, #56]	@ (70003954 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
7000391c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
70003920:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
70003922:	f7fe fda7 	bl	70002474 <HAL_GetTick>
70003926:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
70003928:	e009      	b.n	7000393e <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
7000392a:	f7fe fda3 	bl	70002474 <HAL_GetTick>
7000392e:	4602      	mov	r2, r0
70003930:	687b      	ldr	r3, [r7, #4]
70003932:	1ad3      	subs	r3, r2, r3
70003934:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
70003938:	d901      	bls.n	7000393e <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
7000393a:	2301      	movs	r3, #1
7000393c:	e006      	b.n	7000394c <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
7000393e:	4b05      	ldr	r3, [pc, #20]	@ (70003954 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
70003940:	68db      	ldr	r3, [r3, #12]
70003942:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70003946:	2b00      	cmp	r3, #0
70003948:	d0ef      	beq.n	7000392a <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
7000394a:	2300      	movs	r3, #0
}
7000394c:	4618      	mov	r0, r3
7000394e:	3708      	adds	r7, #8
70003950:	46bd      	mov	sp, r7
70003952:	bd80      	pop	{r7, pc}
70003954:	58024800 	.word	0x58024800

70003958 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
70003958:	b580      	push	{r7, lr}
7000395a:	b088      	sub	sp, #32
7000395c:	af00      	add	r7, sp, #0
7000395e:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
70003960:	687b      	ldr	r3, [r7, #4]
70003962:	2b00      	cmp	r3, #0
70003964:	d101      	bne.n	7000396a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
70003966:	2301      	movs	r3, #1
70003968:	e328      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
7000396a:	4b97      	ldr	r3, [pc, #604]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
7000396c:	691b      	ldr	r3, [r3, #16]
7000396e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70003972:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
70003974:	4b94      	ldr	r3, [pc, #592]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70003978:	f003 0303 	and.w	r3, r3, #3
7000397c:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
7000397e:	4b92      	ldr	r3, [pc, #584]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003980:	681b      	ldr	r3, [r3, #0]
70003982:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
70003986:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
70003988:	687b      	ldr	r3, [r7, #4]
7000398a:	681b      	ldr	r3, [r3, #0]
7000398c:	f003 0301 	and.w	r3, r3, #1
70003990:	2b00      	cmp	r3, #0
70003992:	f000 809c 	beq.w	70003ace <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
70003996:	69fb      	ldr	r3, [r7, #28]
70003998:	2b10      	cmp	r3, #16
7000399a:	d005      	beq.n	700039a8 <HAL_RCC_OscConfig+0x50>
7000399c:	697b      	ldr	r3, [r7, #20]
7000399e:	2b00      	cmp	r3, #0
700039a0:	d009      	beq.n	700039b6 <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
700039a2:	69bb      	ldr	r3, [r7, #24]
700039a4:	2b02      	cmp	r3, #2
700039a6:	d106      	bne.n	700039b6 <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
700039a8:	687b      	ldr	r3, [r7, #4]
700039aa:	685b      	ldr	r3, [r3, #4]
700039ac:	2b00      	cmp	r3, #0
700039ae:	f040 808e 	bne.w	70003ace <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
700039b2:	2301      	movs	r3, #1
700039b4:	e302      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
700039b6:	687b      	ldr	r3, [r7, #4]
700039b8:	685b      	ldr	r3, [r3, #4]
700039ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700039be:	d106      	bne.n	700039ce <HAL_RCC_OscConfig+0x76>
700039c0:	4b81      	ldr	r3, [pc, #516]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
700039c2:	681b      	ldr	r3, [r3, #0]
700039c4:	4a80      	ldr	r2, [pc, #512]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
700039c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700039ca:	6013      	str	r3, [r2, #0]
700039cc:	e058      	b.n	70003a80 <HAL_RCC_OscConfig+0x128>
700039ce:	687b      	ldr	r3, [r7, #4]
700039d0:	685b      	ldr	r3, [r3, #4]
700039d2:	2b00      	cmp	r3, #0
700039d4:	d112      	bne.n	700039fc <HAL_RCC_OscConfig+0xa4>
700039d6:	4b7c      	ldr	r3, [pc, #496]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
700039d8:	681b      	ldr	r3, [r3, #0]
700039da:	4a7b      	ldr	r2, [pc, #492]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
700039dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
700039e0:	6013      	str	r3, [r2, #0]
700039e2:	4b79      	ldr	r3, [pc, #484]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
700039e4:	681b      	ldr	r3, [r3, #0]
700039e6:	4a78      	ldr	r2, [pc, #480]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
700039e8:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
700039ec:	6013      	str	r3, [r2, #0]
700039ee:	4b76      	ldr	r3, [pc, #472]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
700039f0:	681b      	ldr	r3, [r3, #0]
700039f2:	4a75      	ldr	r2, [pc, #468]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
700039f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
700039f8:	6013      	str	r3, [r2, #0]
700039fa:	e041      	b.n	70003a80 <HAL_RCC_OscConfig+0x128>
700039fc:	687b      	ldr	r3, [r7, #4]
700039fe:	685b      	ldr	r3, [r3, #4]
70003a00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70003a04:	d112      	bne.n	70003a2c <HAL_RCC_OscConfig+0xd4>
70003a06:	4b70      	ldr	r3, [pc, #448]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a08:	681b      	ldr	r3, [r3, #0]
70003a0a:	4a6f      	ldr	r2, [pc, #444]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70003a10:	6013      	str	r3, [r2, #0]
70003a12:	4b6d      	ldr	r3, [pc, #436]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a14:	681b      	ldr	r3, [r3, #0]
70003a16:	4a6c      	ldr	r2, [pc, #432]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a18:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003a1c:	6013      	str	r3, [r2, #0]
70003a1e:	4b6a      	ldr	r3, [pc, #424]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a20:	681b      	ldr	r3, [r3, #0]
70003a22:	4a69      	ldr	r2, [pc, #420]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003a28:	6013      	str	r3, [r2, #0]
70003a2a:	e029      	b.n	70003a80 <HAL_RCC_OscConfig+0x128>
70003a2c:	687b      	ldr	r3, [r7, #4]
70003a2e:	685b      	ldr	r3, [r3, #4]
70003a30:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
70003a34:	d112      	bne.n	70003a5c <HAL_RCC_OscConfig+0x104>
70003a36:	4b64      	ldr	r3, [pc, #400]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a38:	681b      	ldr	r3, [r3, #0]
70003a3a:	4a63      	ldr	r2, [pc, #396]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70003a40:	6013      	str	r3, [r2, #0]
70003a42:	4b61      	ldr	r3, [pc, #388]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a44:	681b      	ldr	r3, [r3, #0]
70003a46:	4a60      	ldr	r2, [pc, #384]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a48:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70003a4c:	6013      	str	r3, [r2, #0]
70003a4e:	4b5e      	ldr	r3, [pc, #376]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a50:	681b      	ldr	r3, [r3, #0]
70003a52:	4a5d      	ldr	r2, [pc, #372]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70003a58:	6013      	str	r3, [r2, #0]
70003a5a:	e011      	b.n	70003a80 <HAL_RCC_OscConfig+0x128>
70003a5c:	4b5a      	ldr	r3, [pc, #360]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a5e:	681b      	ldr	r3, [r3, #0]
70003a60:	4a59      	ldr	r2, [pc, #356]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70003a66:	6013      	str	r3, [r2, #0]
70003a68:	4b57      	ldr	r3, [pc, #348]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a6a:	681b      	ldr	r3, [r3, #0]
70003a6c:	4a56      	ldr	r2, [pc, #344]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
70003a72:	6013      	str	r3, [r2, #0]
70003a74:	4b54      	ldr	r3, [pc, #336]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a76:	681b      	ldr	r3, [r3, #0]
70003a78:	4a53      	ldr	r2, [pc, #332]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003a7a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
70003a7e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003a80:	f7fe fcf8 	bl	70002474 <HAL_GetTick>
70003a84:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
70003a86:	687b      	ldr	r3, [r7, #4]
70003a88:	685b      	ldr	r3, [r3, #4]
70003a8a:	2b00      	cmp	r3, #0
70003a8c:	d019      	beq.n	70003ac2 <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003a8e:	e008      	b.n	70003aa2 <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003a90:	f7fe fcf0 	bl	70002474 <HAL_GetTick>
70003a94:	4602      	mov	r2, r0
70003a96:	693b      	ldr	r3, [r7, #16]
70003a98:	1ad3      	subs	r3, r2, r3
70003a9a:	2b64      	cmp	r3, #100	@ 0x64
70003a9c:	d901      	bls.n	70003aa2 <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
70003a9e:	2303      	movs	r3, #3
70003aa0:	e28c      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
70003aa2:	4b49      	ldr	r3, [pc, #292]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003aa4:	681b      	ldr	r3, [r3, #0]
70003aa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003aaa:	2b00      	cmp	r3, #0
70003aac:	d0f0      	beq.n	70003a90 <HAL_RCC_OscConfig+0x138>
70003aae:	e00e      	b.n	70003ace <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
70003ab0:	f7fe fce0 	bl	70002474 <HAL_GetTick>
70003ab4:	4602      	mov	r2, r0
70003ab6:	693b      	ldr	r3, [r7, #16]
70003ab8:	1ad3      	subs	r3, r2, r3
70003aba:	2b64      	cmp	r3, #100	@ 0x64
70003abc:	d901      	bls.n	70003ac2 <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
70003abe:	2303      	movs	r3, #3
70003ac0:	e27c      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70003ac2:	4b41      	ldr	r3, [pc, #260]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003ac4:	681b      	ldr	r3, [r3, #0]
70003ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70003aca:	2b00      	cmp	r3, #0
70003acc:	d1f0      	bne.n	70003ab0 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
70003ace:	687b      	ldr	r3, [r7, #4]
70003ad0:	681b      	ldr	r3, [r3, #0]
70003ad2:	f003 0302 	and.w	r3, r3, #2
70003ad6:	2b00      	cmp	r3, #0
70003ad8:	f000 809e 	beq.w	70003c18 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
70003adc:	69fb      	ldr	r3, [r7, #28]
70003ade:	2b00      	cmp	r3, #0
70003ae0:	d005      	beq.n	70003aee <HAL_RCC_OscConfig+0x196>
70003ae2:	697b      	ldr	r3, [r7, #20]
70003ae4:	2b00      	cmp	r3, #0
70003ae6:	d047      	beq.n	70003b78 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
70003ae8:	69bb      	ldr	r3, [r7, #24]
70003aea:	2b00      	cmp	r3, #0
70003aec:	d144      	bne.n	70003b78 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
70003aee:	687b      	ldr	r3, [r7, #4]
70003af0:	68db      	ldr	r3, [r3, #12]
70003af2:	2b00      	cmp	r3, #0
70003af4:	d101      	bne.n	70003afa <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
70003af6:	2301      	movs	r3, #1
70003af8:	e260      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
70003afa:	4b33      	ldr	r3, [pc, #204]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003afc:	681b      	ldr	r3, [r3, #0]
70003afe:	f003 0318 	and.w	r3, r3, #24
70003b02:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70003b04:	69bb      	ldr	r3, [r7, #24]
70003b06:	2b00      	cmp	r3, #0
70003b08:	d109      	bne.n	70003b1e <HAL_RCC_OscConfig+0x1c6>
70003b0a:	697b      	ldr	r3, [r7, #20]
70003b0c:	2b00      	cmp	r3, #0
70003b0e:	d006      	beq.n	70003b1e <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
70003b10:	687b      	ldr	r3, [r7, #4]
70003b12:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
70003b14:	68fa      	ldr	r2, [r7, #12]
70003b16:	429a      	cmp	r2, r3
70003b18:	d001      	beq.n	70003b1e <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
70003b1a:	2301      	movs	r3, #1
70003b1c:	e24e      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
70003b1e:	4b2a      	ldr	r3, [pc, #168]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003b20:	681b      	ldr	r3, [r3, #0]
70003b22:	f023 0219 	bic.w	r2, r3, #25
70003b26:	687b      	ldr	r3, [r7, #4]
70003b28:	691b      	ldr	r3, [r3, #16]
70003b2a:	4313      	orrs	r3, r2
70003b2c:	4a26      	ldr	r2, [pc, #152]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003b2e:	f043 0301 	orr.w	r3, r3, #1
70003b32:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
70003b34:	69fb      	ldr	r3, [r7, #28]
70003b36:	2b00      	cmp	r3, #0
70003b38:	d109      	bne.n	70003b4e <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
70003b3a:	4b23      	ldr	r3, [pc, #140]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003b3c:	681b      	ldr	r3, [r3, #0]
70003b3e:	08db      	lsrs	r3, r3, #3
70003b40:	f003 0303 	and.w	r3, r3, #3
70003b44:	4a21      	ldr	r2, [pc, #132]	@ (70003bcc <HAL_RCC_OscConfig+0x274>)
70003b46:	fa22 f303 	lsr.w	r3, r2, r3
70003b4a:	4a21      	ldr	r2, [pc, #132]	@ (70003bd0 <HAL_RCC_OscConfig+0x278>)
70003b4c:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
70003b4e:	4b21      	ldr	r3, [pc, #132]	@ (70003bd4 <HAL_RCC_OscConfig+0x27c>)
70003b50:	681b      	ldr	r3, [r3, #0]
70003b52:	4618      	mov	r0, r3
70003b54:	f7fe fc3e 	bl	700023d4 <HAL_InitTick>
70003b58:	4603      	mov	r3, r0
70003b5a:	2b00      	cmp	r3, #0
70003b5c:	d001      	beq.n	70003b62 <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
70003b5e:	2301      	movs	r3, #1
70003b60:	e22c      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
70003b62:	4b19      	ldr	r3, [pc, #100]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003b64:	685b      	ldr	r3, [r3, #4]
70003b66:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003b6a:	687b      	ldr	r3, [r7, #4]
70003b6c:	695b      	ldr	r3, [r3, #20]
70003b6e:	061b      	lsls	r3, r3, #24
70003b70:	4915      	ldr	r1, [pc, #84]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003b72:	4313      	orrs	r3, r2
70003b74:	604b      	str	r3, [r1, #4]
70003b76:	e04f      	b.n	70003c18 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
70003b78:	687b      	ldr	r3, [r7, #4]
70003b7a:	68db      	ldr	r3, [r3, #12]
70003b7c:	2b00      	cmp	r3, #0
70003b7e:	d032      	beq.n	70003be6 <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
70003b80:	4b11      	ldr	r3, [pc, #68]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003b82:	681b      	ldr	r3, [r3, #0]
70003b84:	f023 0219 	bic.w	r2, r3, #25
70003b88:	687b      	ldr	r3, [r7, #4]
70003b8a:	68d9      	ldr	r1, [r3, #12]
70003b8c:	687b      	ldr	r3, [r7, #4]
70003b8e:	691b      	ldr	r3, [r3, #16]
70003b90:	430b      	orrs	r3, r1
70003b92:	490d      	ldr	r1, [pc, #52]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003b94:	4313      	orrs	r3, r2
70003b96:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
70003b98:	4b0b      	ldr	r3, [pc, #44]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003b9a:	685b      	ldr	r3, [r3, #4]
70003b9c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
70003ba0:	687b      	ldr	r3, [r7, #4]
70003ba2:	695b      	ldr	r3, [r3, #20]
70003ba4:	061b      	lsls	r3, r3, #24
70003ba6:	4908      	ldr	r1, [pc, #32]	@ (70003bc8 <HAL_RCC_OscConfig+0x270>)
70003ba8:	4313      	orrs	r3, r2
70003baa:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003bac:	f7fe fc62 	bl	70002474 <HAL_GetTick>
70003bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003bb2:	e011      	b.n	70003bd8 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70003bb4:	f7fe fc5e 	bl	70002474 <HAL_GetTick>
70003bb8:	4602      	mov	r2, r0
70003bba:	693b      	ldr	r3, [r7, #16]
70003bbc:	1ad3      	subs	r3, r2, r3
70003bbe:	2b01      	cmp	r3, #1
70003bc0:	d90a      	bls.n	70003bd8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
70003bc2:	2303      	movs	r3, #3
70003bc4:	e1fa      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
70003bc6:	bf00      	nop
70003bc8:	58024400 	.word	0x58024400
70003bcc:	03d09000 	.word	0x03d09000
70003bd0:	24000000 	.word	0x24000000
70003bd4:	24000004 	.word	0x24000004
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
70003bd8:	4b95      	ldr	r3, [pc, #596]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003bda:	681b      	ldr	r3, [r3, #0]
70003bdc:	f003 0304 	and.w	r3, r3, #4
70003be0:	2b00      	cmp	r3, #0
70003be2:	d0e7      	beq.n	70003bb4 <HAL_RCC_OscConfig+0x25c>
70003be4:	e018      	b.n	70003c18 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
70003be6:	4b92      	ldr	r3, [pc, #584]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003be8:	681b      	ldr	r3, [r3, #0]
70003bea:	4a91      	ldr	r2, [pc, #580]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003bec:	f023 0301 	bic.w	r3, r3, #1
70003bf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003bf2:	f7fe fc3f 	bl	70002474 <HAL_GetTick>
70003bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70003bf8:	e008      	b.n	70003c0c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
70003bfa:	f7fe fc3b 	bl	70002474 <HAL_GetTick>
70003bfe:	4602      	mov	r2, r0
70003c00:	693b      	ldr	r3, [r7, #16]
70003c02:	1ad3      	subs	r3, r2, r3
70003c04:	2b01      	cmp	r3, #1
70003c06:	d901      	bls.n	70003c0c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
70003c08:	2303      	movs	r3, #3
70003c0a:	e1d7      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70003c0c:	4b88      	ldr	r3, [pc, #544]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003c0e:	681b      	ldr	r3, [r3, #0]
70003c10:	f003 0304 	and.w	r3, r3, #4
70003c14:	2b00      	cmp	r3, #0
70003c16:	d1f0      	bne.n	70003bfa <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
70003c18:	687b      	ldr	r3, [r7, #4]
70003c1a:	681b      	ldr	r3, [r3, #0]
70003c1c:	f003 0310 	and.w	r3, r3, #16
70003c20:	2b00      	cmp	r3, #0
70003c22:	d045      	beq.n	70003cb0 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
70003c24:	69fb      	ldr	r3, [r7, #28]
70003c26:	2b08      	cmp	r3, #8
70003c28:	d005      	beq.n	70003c36 <HAL_RCC_OscConfig+0x2de>
70003c2a:	697b      	ldr	r3, [r7, #20]
70003c2c:	2b00      	cmp	r3, #0
70003c2e:	d008      	beq.n	70003c42 <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
70003c30:	69bb      	ldr	r3, [r7, #24]
70003c32:	2b01      	cmp	r3, #1
70003c34:	d105      	bne.n	70003c42 <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
70003c36:	687b      	ldr	r3, [r7, #4]
70003c38:	6a1b      	ldr	r3, [r3, #32]
70003c3a:	2b00      	cmp	r3, #0
70003c3c:	d138      	bne.n	70003cb0 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
70003c3e:	2301      	movs	r3, #1
70003c40:	e1bc      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
70003c42:	687b      	ldr	r3, [r7, #4]
70003c44:	6a1b      	ldr	r3, [r3, #32]
70003c46:	2b00      	cmp	r3, #0
70003c48:	d019      	beq.n	70003c7e <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
70003c4a:	4b79      	ldr	r3, [pc, #484]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003c4c:	681b      	ldr	r3, [r3, #0]
70003c4e:	4a78      	ldr	r2, [pc, #480]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003c50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70003c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003c56:	f7fe fc0d 	bl	70002474 <HAL_GetTick>
70003c5a:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003c5c:	e008      	b.n	70003c70 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003c5e:	f7fe fc09 	bl	70002474 <HAL_GetTick>
70003c62:	4602      	mov	r2, r0
70003c64:	693b      	ldr	r3, [r7, #16]
70003c66:	1ad3      	subs	r3, r2, r3
70003c68:	2b01      	cmp	r3, #1
70003c6a:	d901      	bls.n	70003c70 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
70003c6c:	2303      	movs	r3, #3
70003c6e:	e1a5      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
70003c70:	4b6f      	ldr	r3, [pc, #444]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003c72:	681b      	ldr	r3, [r3, #0]
70003c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003c78:	2b00      	cmp	r3, #0
70003c7a:	d0f0      	beq.n	70003c5e <HAL_RCC_OscConfig+0x306>
70003c7c:	e018      	b.n	70003cb0 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
70003c7e:	4b6c      	ldr	r3, [pc, #432]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003c80:	681b      	ldr	r3, [r3, #0]
70003c82:	4a6b      	ldr	r2, [pc, #428]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003c84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003c88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70003c8a:	f7fe fbf3 	bl	70002474 <HAL_GetTick>
70003c8e:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003c90:	e008      	b.n	70003ca4 <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
70003c92:	f7fe fbef 	bl	70002474 <HAL_GetTick>
70003c96:	4602      	mov	r2, r0
70003c98:	693b      	ldr	r3, [r7, #16]
70003c9a:	1ad3      	subs	r3, r2, r3
70003c9c:	2b01      	cmp	r3, #1
70003c9e:	d901      	bls.n	70003ca4 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
70003ca0:	2303      	movs	r3, #3
70003ca2:	e18b      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70003ca4:	4b62      	ldr	r3, [pc, #392]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003ca6:	681b      	ldr	r3, [r3, #0]
70003ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70003cac:	2b00      	cmp	r3, #0
70003cae:	d1f0      	bne.n	70003c92 <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
70003cb0:	687b      	ldr	r3, [r7, #4]
70003cb2:	681b      	ldr	r3, [r3, #0]
70003cb4:	f003 0308 	and.w	r3, r3, #8
70003cb8:	2b00      	cmp	r3, #0
70003cba:	d036      	beq.n	70003d2a <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
70003cbc:	687b      	ldr	r3, [r7, #4]
70003cbe:	699b      	ldr	r3, [r3, #24]
70003cc0:	2b00      	cmp	r3, #0
70003cc2:	d019      	beq.n	70003cf8 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
70003cc4:	4b5a      	ldr	r3, [pc, #360]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003cc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003cc8:	4a59      	ldr	r2, [pc, #356]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003cca:	f043 0301 	orr.w	r3, r3, #1
70003cce:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003cd0:	f7fe fbd0 	bl	70002474 <HAL_GetTick>
70003cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003cd6:	e008      	b.n	70003cea <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003cd8:	f7fe fbcc 	bl	70002474 <HAL_GetTick>
70003cdc:	4602      	mov	r2, r0
70003cde:	693b      	ldr	r3, [r7, #16]
70003ce0:	1ad3      	subs	r3, r2, r3
70003ce2:	2b01      	cmp	r3, #1
70003ce4:	d901      	bls.n	70003cea <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
70003ce6:	2303      	movs	r3, #3
70003ce8:	e168      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
70003cea:	4b51      	ldr	r3, [pc, #324]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003cec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003cee:	f003 0302 	and.w	r3, r3, #2
70003cf2:	2b00      	cmp	r3, #0
70003cf4:	d0f0      	beq.n	70003cd8 <HAL_RCC_OscConfig+0x380>
70003cf6:	e018      	b.n	70003d2a <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
70003cf8:	4b4d      	ldr	r3, [pc, #308]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003cfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003cfc:	4a4c      	ldr	r2, [pc, #304]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003cfe:	f023 0301 	bic.w	r3, r3, #1
70003d02:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003d04:	f7fe fbb6 	bl	70002474 <HAL_GetTick>
70003d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003d0a:	e008      	b.n	70003d1e <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
70003d0c:	f7fe fbb2 	bl	70002474 <HAL_GetTick>
70003d10:	4602      	mov	r2, r0
70003d12:	693b      	ldr	r3, [r7, #16]
70003d14:	1ad3      	subs	r3, r2, r3
70003d16:	2b01      	cmp	r3, #1
70003d18:	d901      	bls.n	70003d1e <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
70003d1a:	2303      	movs	r3, #3
70003d1c:	e14e      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70003d1e:	4b44      	ldr	r3, [pc, #272]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003d20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003d22:	f003 0302 	and.w	r3, r3, #2
70003d26:	2b00      	cmp	r3, #0
70003d28:	d1f0      	bne.n	70003d0c <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
70003d2a:	687b      	ldr	r3, [r7, #4]
70003d2c:	681b      	ldr	r3, [r3, #0]
70003d2e:	f003 0320 	and.w	r3, r3, #32
70003d32:	2b00      	cmp	r3, #0
70003d34:	d036      	beq.n	70003da4 <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
70003d36:	687b      	ldr	r3, [r7, #4]
70003d38:	69db      	ldr	r3, [r3, #28]
70003d3a:	2b00      	cmp	r3, #0
70003d3c:	d019      	beq.n	70003d72 <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
70003d3e:	4b3c      	ldr	r3, [pc, #240]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003d40:	681b      	ldr	r3, [r3, #0]
70003d42:	4a3b      	ldr	r2, [pc, #236]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003d44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
70003d48:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003d4a:	f7fe fb93 	bl	70002474 <HAL_GetTick>
70003d4e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003d50:	e008      	b.n	70003d64 <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
70003d52:	f7fe fb8f 	bl	70002474 <HAL_GetTick>
70003d56:	4602      	mov	r2, r0
70003d58:	693b      	ldr	r3, [r7, #16]
70003d5a:	1ad3      	subs	r3, r2, r3
70003d5c:	2b01      	cmp	r3, #1
70003d5e:	d901      	bls.n	70003d64 <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
70003d60:	2303      	movs	r3, #3
70003d62:	e12b      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
70003d64:	4b32      	ldr	r3, [pc, #200]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003d66:	681b      	ldr	r3, [r3, #0]
70003d68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003d6c:	2b00      	cmp	r3, #0
70003d6e:	d0f0      	beq.n	70003d52 <HAL_RCC_OscConfig+0x3fa>
70003d70:	e018      	b.n	70003da4 <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
70003d72:	4b2f      	ldr	r3, [pc, #188]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003d74:	681b      	ldr	r3, [r3, #0]
70003d76:	4a2e      	ldr	r2, [pc, #184]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003d78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
70003d7c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
70003d7e:	f7fe fb79 	bl	70002474 <HAL_GetTick>
70003d82:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003d84:	e008      	b.n	70003d98 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
70003d86:	f7fe fb75 	bl	70002474 <HAL_GetTick>
70003d8a:	4602      	mov	r2, r0
70003d8c:	693b      	ldr	r3, [r7, #16]
70003d8e:	1ad3      	subs	r3, r2, r3
70003d90:	2b01      	cmp	r3, #1
70003d92:	d901      	bls.n	70003d98 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
70003d94:	2303      	movs	r3, #3
70003d96:	e111      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70003d98:	4b25      	ldr	r3, [pc, #148]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003d9a:	681b      	ldr	r3, [r3, #0]
70003d9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70003da0:	2b00      	cmp	r3, #0
70003da2:	d1f0      	bne.n	70003d86 <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
70003da4:	687b      	ldr	r3, [r7, #4]
70003da6:	681b      	ldr	r3, [r3, #0]
70003da8:	f003 0304 	and.w	r3, r3, #4
70003dac:	2b00      	cmp	r3, #0
70003dae:	f000 809b 	beq.w	70003ee8 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
70003db2:	4b20      	ldr	r3, [pc, #128]	@ (70003e34 <HAL_RCC_OscConfig+0x4dc>)
70003db4:	681b      	ldr	r3, [r3, #0]
70003db6:	4a1f      	ldr	r2, [pc, #124]	@ (70003e34 <HAL_RCC_OscConfig+0x4dc>)
70003db8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70003dbc:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
70003dbe:	687b      	ldr	r3, [r7, #4]
70003dc0:	689b      	ldr	r3, [r3, #8]
70003dc2:	2b01      	cmp	r3, #1
70003dc4:	d106      	bne.n	70003dd4 <HAL_RCC_OscConfig+0x47c>
70003dc6:	4b1a      	ldr	r3, [pc, #104]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003dca:	4a19      	ldr	r2, [pc, #100]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003dcc:	f043 0301 	orr.w	r3, r3, #1
70003dd0:	6713      	str	r3, [r2, #112]	@ 0x70
70003dd2:	e05a      	b.n	70003e8a <HAL_RCC_OscConfig+0x532>
70003dd4:	687b      	ldr	r3, [r7, #4]
70003dd6:	689b      	ldr	r3, [r3, #8]
70003dd8:	2b00      	cmp	r3, #0
70003dda:	d112      	bne.n	70003e02 <HAL_RCC_OscConfig+0x4aa>
70003ddc:	4b14      	ldr	r3, [pc, #80]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003de0:	4a13      	ldr	r2, [pc, #76]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003de2:	f023 0301 	bic.w	r3, r3, #1
70003de6:	6713      	str	r3, [r2, #112]	@ 0x70
70003de8:	4b11      	ldr	r3, [pc, #68]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003dea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003dec:	4a10      	ldr	r2, [pc, #64]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003dee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003df2:	6713      	str	r3, [r2, #112]	@ 0x70
70003df4:	4b0e      	ldr	r3, [pc, #56]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003df6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003df8:	4a0d      	ldr	r2, [pc, #52]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003dfa:	f023 0304 	bic.w	r3, r3, #4
70003dfe:	6713      	str	r3, [r2, #112]	@ 0x70
70003e00:	e043      	b.n	70003e8a <HAL_RCC_OscConfig+0x532>
70003e02:	687b      	ldr	r3, [r7, #4]
70003e04:	689b      	ldr	r3, [r3, #8]
70003e06:	2b05      	cmp	r3, #5
70003e08:	d116      	bne.n	70003e38 <HAL_RCC_OscConfig+0x4e0>
70003e0a:	4b09      	ldr	r3, [pc, #36]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003e0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e0e:	4a08      	ldr	r2, [pc, #32]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003e10:	f043 0304 	orr.w	r3, r3, #4
70003e14:	6713      	str	r3, [r2, #112]	@ 0x70
70003e16:	4b06      	ldr	r3, [pc, #24]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e1a:	4a05      	ldr	r2, [pc, #20]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003e1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003e20:	6713      	str	r3, [r2, #112]	@ 0x70
70003e22:	4b03      	ldr	r3, [pc, #12]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e26:	4a02      	ldr	r2, [pc, #8]	@ (70003e30 <HAL_RCC_OscConfig+0x4d8>)
70003e28:	f043 0301 	orr.w	r3, r3, #1
70003e2c:	6713      	str	r3, [r2, #112]	@ 0x70
70003e2e:	e02c      	b.n	70003e8a <HAL_RCC_OscConfig+0x532>
70003e30:	58024400 	.word	0x58024400
70003e34:	58024800 	.word	0x58024800
70003e38:	687b      	ldr	r3, [r7, #4]
70003e3a:	689b      	ldr	r3, [r3, #8]
70003e3c:	2b85      	cmp	r3, #133	@ 0x85
70003e3e:	d112      	bne.n	70003e66 <HAL_RCC_OscConfig+0x50e>
70003e40:	4b60      	ldr	r3, [pc, #384]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e44:	4a5f      	ldr	r2, [pc, #380]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e46:	f043 0304 	orr.w	r3, r3, #4
70003e4a:	6713      	str	r3, [r2, #112]	@ 0x70
70003e4c:	4b5d      	ldr	r3, [pc, #372]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e50:	4a5c      	ldr	r2, [pc, #368]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
70003e56:	6713      	str	r3, [r2, #112]	@ 0x70
70003e58:	4b5a      	ldr	r3, [pc, #360]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e5c:	4a59      	ldr	r2, [pc, #356]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e5e:	f043 0301 	orr.w	r3, r3, #1
70003e62:	6713      	str	r3, [r2, #112]	@ 0x70
70003e64:	e011      	b.n	70003e8a <HAL_RCC_OscConfig+0x532>
70003e66:	4b57      	ldr	r3, [pc, #348]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e6a:	4a56      	ldr	r2, [pc, #344]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e6c:	f023 0301 	bic.w	r3, r3, #1
70003e70:	6713      	str	r3, [r2, #112]	@ 0x70
70003e72:	4b54      	ldr	r3, [pc, #336]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e76:	4a53      	ldr	r2, [pc, #332]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e78:	f023 0304 	bic.w	r3, r3, #4
70003e7c:	6713      	str	r3, [r2, #112]	@ 0x70
70003e7e:	4b51      	ldr	r3, [pc, #324]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003e82:	4a50      	ldr	r2, [pc, #320]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003e84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70003e88:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
70003e8a:	687b      	ldr	r3, [r7, #4]
70003e8c:	689b      	ldr	r3, [r3, #8]
70003e8e:	2b00      	cmp	r3, #0
70003e90:	d015      	beq.n	70003ebe <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003e92:	f7fe faef 	bl	70002474 <HAL_GetTick>
70003e96:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003e98:	e00a      	b.n	70003eb0 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003e9a:	f7fe faeb 	bl	70002474 <HAL_GetTick>
70003e9e:	4602      	mov	r2, r0
70003ea0:	693b      	ldr	r3, [r7, #16]
70003ea2:	1ad3      	subs	r3, r2, r3
70003ea4:	f241 3288 	movw	r2, #5000	@ 0x1388
70003ea8:	4293      	cmp	r3, r2
70003eaa:	d901      	bls.n	70003eb0 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
70003eac:	2303      	movs	r3, #3
70003eae:	e085      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70003eb0:	4b44      	ldr	r3, [pc, #272]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003eb4:	f003 0302 	and.w	r3, r3, #2
70003eb8:	2b00      	cmp	r3, #0
70003eba:	d0ee      	beq.n	70003e9a <HAL_RCC_OscConfig+0x542>
70003ebc:	e014      	b.n	70003ee8 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
70003ebe:	f7fe fad9 	bl	70002474 <HAL_GetTick>
70003ec2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003ec4:	e00a      	b.n	70003edc <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70003ec6:	f7fe fad5 	bl	70002474 <HAL_GetTick>
70003eca:	4602      	mov	r2, r0
70003ecc:	693b      	ldr	r3, [r7, #16]
70003ece:	1ad3      	subs	r3, r2, r3
70003ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
70003ed4:	4293      	cmp	r3, r2
70003ed6:	d901      	bls.n	70003edc <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
70003ed8:	2303      	movs	r3, #3
70003eda:	e06f      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70003edc:	4b39      	ldr	r3, [pc, #228]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003ede:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70003ee0:	f003 0302 	and.w	r3, r3, #2
70003ee4:	2b00      	cmp	r3, #0
70003ee6:	d1ee      	bne.n	70003ec6 <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
70003ee8:	687b      	ldr	r3, [r7, #4]
70003eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003eec:	2b00      	cmp	r3, #0
70003eee:	d042      	beq.n	70003f76 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
70003ef0:	69fb      	ldr	r3, [r7, #28]
70003ef2:	2b18      	cmp	r3, #24
70003ef4:	d131      	bne.n	70003f5a <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
70003ef6:	687b      	ldr	r3, [r7, #4]
70003ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70003efa:	2b01      	cmp	r3, #1
70003efc:	d101      	bne.n	70003f02 <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
70003efe:	2301      	movs	r3, #1
70003f00:	e05c      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
70003f02:	4b30      	ldr	r3, [pc, #192]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003f04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70003f06:	08db      	lsrs	r3, r3, #3
70003f08:	f3c3 030c 	ubfx	r3, r3, #0, #13
70003f0c:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
70003f0e:	687b      	ldr	r3, [r7, #4]
70003f10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70003f12:	68fa      	ldr	r2, [r7, #12]
70003f14:	429a      	cmp	r2, r3
70003f16:	d02e      	beq.n	70003f76 <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
70003f18:	4b2a      	ldr	r3, [pc, #168]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003f1c:	4a29      	ldr	r2, [pc, #164]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003f1e:	f023 0301 	bic.w	r3, r3, #1
70003f22:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
70003f24:	f7fe faa6 	bl	70002474 <HAL_GetTick>
70003f28:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
70003f2a:	bf00      	nop
70003f2c:	f7fe faa2 	bl	70002474 <HAL_GetTick>
70003f30:	4602      	mov	r2, r0
70003f32:	693b      	ldr	r3, [r7, #16]
70003f34:	4293      	cmp	r3, r2
70003f36:	d0f9      	beq.n	70003f2c <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
70003f38:	4b22      	ldr	r3, [pc, #136]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003f3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70003f3c:	4b22      	ldr	r3, [pc, #136]	@ (70003fc8 <HAL_RCC_OscConfig+0x670>)
70003f3e:	4013      	ands	r3, r2
70003f40:	687a      	ldr	r2, [r7, #4]
70003f42:	6c92      	ldr	r2, [r2, #72]	@ 0x48
70003f44:	00d2      	lsls	r2, r2, #3
70003f46:	491f      	ldr	r1, [pc, #124]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003f48:	4313      	orrs	r3, r2
70003f4a:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
70003f4c:	4b1d      	ldr	r3, [pc, #116]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70003f50:	4a1c      	ldr	r2, [pc, #112]	@ (70003fc4 <HAL_RCC_OscConfig+0x66c>)
70003f52:	f043 0301 	orr.w	r3, r3, #1
70003f56:	62d3      	str	r3, [r2, #44]	@ 0x2c
70003f58:	e00d      	b.n	70003f76 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
70003f5a:	687b      	ldr	r3, [r7, #4]
70003f5c:	2201      	movs	r2, #1
70003f5e:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
70003f60:	687b      	ldr	r3, [r7, #4]
70003f62:	3324      	adds	r3, #36	@ 0x24
70003f64:	4619      	mov	r1, r3
70003f66:	2000      	movs	r0, #0
70003f68:	f000 faf0 	bl	7000454c <RCC_PLL_Config>
70003f6c:	4603      	mov	r3, r0
70003f6e:	2b00      	cmp	r3, #0
70003f70:	d001      	beq.n	70003f76 <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
70003f72:	2301      	movs	r3, #1
70003f74:	e022      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
70003f76:	687b      	ldr	r3, [r7, #4]
70003f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70003f7a:	2b00      	cmp	r3, #0
70003f7c:	d00a      	beq.n	70003f94 <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
70003f7e:	687b      	ldr	r3, [r7, #4]
70003f80:	334c      	adds	r3, #76	@ 0x4c
70003f82:	4619      	mov	r1, r3
70003f84:	2001      	movs	r0, #1
70003f86:	f000 fae1 	bl	7000454c <RCC_PLL_Config>
70003f8a:	4603      	mov	r3, r0
70003f8c:	2b00      	cmp	r3, #0
70003f8e:	d001      	beq.n	70003f94 <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
70003f90:	2301      	movs	r3, #1
70003f92:	e013      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
70003f94:	687b      	ldr	r3, [r7, #4]
70003f96:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70003f98:	2b00      	cmp	r3, #0
70003f9a:	d00e      	beq.n	70003fba <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
70003f9c:	687b      	ldr	r3, [r7, #4]
70003f9e:	2201      	movs	r2, #1
70003fa0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
70003fa4:	687b      	ldr	r3, [r7, #4]
70003fa6:	3374      	adds	r3, #116	@ 0x74
70003fa8:	4619      	mov	r1, r3
70003faa:	2002      	movs	r0, #2
70003fac:	f000 face 	bl	7000454c <RCC_PLL_Config>
70003fb0:	4603      	mov	r3, r0
70003fb2:	2b00      	cmp	r3, #0
70003fb4:	d001      	beq.n	70003fba <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
70003fb6:	2301      	movs	r3, #1
70003fb8:	e000      	b.n	70003fbc <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
70003fba:	2300      	movs	r3, #0
}
70003fbc:	4618      	mov	r0, r3
70003fbe:	3720      	adds	r7, #32
70003fc0:	46bd      	mov	sp, r7
70003fc2:	bd80      	pop	{r7, pc}
70003fc4:	58024400 	.word	0x58024400
70003fc8:	ffff0007 	.word	0xffff0007

70003fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
70003fcc:	b480      	push	{r7}
70003fce:	b08b      	sub	sp, #44	@ 0x2c
70003fd0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
70003fd2:	4baa      	ldr	r3, [pc, #680]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
70003fd4:	691b      	ldr	r3, [r3, #16]
70003fd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
70003fda:	2b18      	cmp	r3, #24
70003fdc:	f200 8136 	bhi.w	7000424c <HAL_RCC_GetSysClockFreq+0x280>
70003fe0:	a201      	add	r2, pc, #4	@ (adr r2, 70003fe8 <HAL_RCC_GetSysClockFreq+0x1c>)
70003fe2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70003fe6:	bf00      	nop
70003fe8:	7000404d 	.word	0x7000404d
70003fec:	7000424d 	.word	0x7000424d
70003ff0:	7000424d 	.word	0x7000424d
70003ff4:	7000424d 	.word	0x7000424d
70003ff8:	7000424d 	.word	0x7000424d
70003ffc:	7000424d 	.word	0x7000424d
70004000:	7000424d 	.word	0x7000424d
70004004:	7000424d 	.word	0x7000424d
70004008:	70004073 	.word	0x70004073
7000400c:	7000424d 	.word	0x7000424d
70004010:	7000424d 	.word	0x7000424d
70004014:	7000424d 	.word	0x7000424d
70004018:	7000424d 	.word	0x7000424d
7000401c:	7000424d 	.word	0x7000424d
70004020:	7000424d 	.word	0x7000424d
70004024:	7000424d 	.word	0x7000424d
70004028:	70004079 	.word	0x70004079
7000402c:	7000424d 	.word	0x7000424d
70004030:	7000424d 	.word	0x7000424d
70004034:	7000424d 	.word	0x7000424d
70004038:	7000424d 	.word	0x7000424d
7000403c:	7000424d 	.word	0x7000424d
70004040:	7000424d 	.word	0x7000424d
70004044:	7000424d 	.word	0x7000424d
70004048:	7000407f 	.word	0x7000407f
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
7000404c:	4b8b      	ldr	r3, [pc, #556]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
7000404e:	681b      	ldr	r3, [r3, #0]
70004050:	f003 0320 	and.w	r3, r3, #32
70004054:	2b00      	cmp	r3, #0
70004056:	d009      	beq.n	7000406c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70004058:	4b88      	ldr	r3, [pc, #544]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
7000405a:	681b      	ldr	r3, [r3, #0]
7000405c:	08db      	lsrs	r3, r3, #3
7000405e:	f003 0303 	and.w	r3, r3, #3
70004062:	4a87      	ldr	r2, [pc, #540]	@ (70004280 <HAL_RCC_GetSysClockFreq+0x2b4>)
70004064:	fa22 f303 	lsr.w	r3, r2, r3
70004068:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
7000406a:	e0f2      	b.n	70004252 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
7000406c:	2300      	movs	r3, #0
7000406e:	623b      	str	r3, [r7, #32]
      break;
70004070:	e0ef      	b.n	70004252 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
70004072:	4b84      	ldr	r3, [pc, #528]	@ (70004284 <HAL_RCC_GetSysClockFreq+0x2b8>)
70004074:	623b      	str	r3, [r7, #32]
      break;
70004076:	e0ec      	b.n	70004252 <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
70004078:	4b83      	ldr	r3, [pc, #524]	@ (70004288 <HAL_RCC_GetSysClockFreq+0x2bc>)
7000407a:	623b      	str	r3, [r7, #32]
      break;
7000407c:	e0e9      	b.n	70004252 <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
7000407e:	4b7f      	ldr	r3, [pc, #508]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
70004080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004082:	f003 0303 	and.w	r3, r3, #3
70004086:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
70004088:	4b7c      	ldr	r3, [pc, #496]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
7000408a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000408c:	091b      	lsrs	r3, r3, #4
7000408e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70004092:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
70004094:	4b79      	ldr	r3, [pc, #484]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
70004096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004098:	f003 0301 	and.w	r3, r3, #1
7000409c:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
7000409e:	4b77      	ldr	r3, [pc, #476]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
700040a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700040a2:	08db      	lsrs	r3, r3, #3
700040a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
700040a8:	697a      	ldr	r2, [r7, #20]
700040aa:	fb02 f303 	mul.w	r3, r2, r3
700040ae:	ee07 3a90 	vmov	s15, r3
700040b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
700040b6:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
700040ba:	69bb      	ldr	r3, [r7, #24]
700040bc:	2b00      	cmp	r3, #0
700040be:	f000 80c2 	beq.w	70004246 <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
700040c2:	69fb      	ldr	r3, [r7, #28]
700040c4:	2b02      	cmp	r3, #2
700040c6:	d064      	beq.n	70004192 <HAL_RCC_GetSysClockFreq+0x1c6>
700040c8:	69fb      	ldr	r3, [r7, #28]
700040ca:	2b02      	cmp	r3, #2
700040cc:	f200 8083 	bhi.w	700041d6 <HAL_RCC_GetSysClockFreq+0x20a>
700040d0:	69fb      	ldr	r3, [r7, #28]
700040d2:	2b00      	cmp	r3, #0
700040d4:	d003      	beq.n	700040de <HAL_RCC_GetSysClockFreq+0x112>
700040d6:	69fb      	ldr	r3, [r7, #28]
700040d8:	2b01      	cmp	r3, #1
700040da:	d038      	beq.n	7000414e <HAL_RCC_GetSysClockFreq+0x182>
700040dc:	e07b      	b.n	700041d6 <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700040de:	4b67      	ldr	r3, [pc, #412]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
700040e0:	681b      	ldr	r3, [r3, #0]
700040e2:	f003 0320 	and.w	r3, r3, #32
700040e6:	2b00      	cmp	r3, #0
700040e8:	d02d      	beq.n	70004146 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700040ea:	4b64      	ldr	r3, [pc, #400]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
700040ec:	681b      	ldr	r3, [r3, #0]
700040ee:	08db      	lsrs	r3, r3, #3
700040f0:	f003 0303 	and.w	r3, r3, #3
700040f4:	4a62      	ldr	r2, [pc, #392]	@ (70004280 <HAL_RCC_GetSysClockFreq+0x2b4>)
700040f6:	fa22 f303 	lsr.w	r3, r2, r3
700040fa:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
700040fc:	68fb      	ldr	r3, [r7, #12]
700040fe:	ee07 3a90 	vmov	s15, r3
70004102:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004106:	69bb      	ldr	r3, [r7, #24]
70004108:	ee07 3a90 	vmov	s15, r3
7000410c:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004110:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004114:	4b59      	ldr	r3, [pc, #356]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
70004116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004118:	f3c3 0308 	ubfx	r3, r3, #0, #9
7000411c:	ee07 3a90 	vmov	s15, r3
70004120:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004124:	ed97 6a04 	vldr	s12, [r7, #16]
70004128:	eddf 5a58 	vldr	s11, [pc, #352]	@ 7000428c <HAL_RCC_GetSysClockFreq+0x2c0>
7000412c:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004130:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004134:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004138:	ee77 7aa6 	vadd.f32	s15, s15, s13
7000413c:	ee67 7a27 	vmul.f32	s15, s14, s15
70004140:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
70004144:	e069      	b.n	7000421a <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
70004146:	f04f 0300 	mov.w	r3, #0
7000414a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
7000414c:	e065      	b.n	7000421a <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
7000414e:	69bb      	ldr	r3, [r7, #24]
70004150:	ee07 3a90 	vmov	s15, r3
70004154:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004158:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 70004290 <HAL_RCC_GetSysClockFreq+0x2c4>
7000415c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004160:	4b46      	ldr	r3, [pc, #280]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
70004162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004164:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004168:	ee07 3a90 	vmov	s15, r3
7000416c:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004170:	ed97 6a04 	vldr	s12, [r7, #16]
70004174:	eddf 5a45 	vldr	s11, [pc, #276]	@ 7000428c <HAL_RCC_GetSysClockFreq+0x2c0>
70004178:	eec6 7a25 	vdiv.f32	s15, s12, s11
7000417c:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004180:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
70004184:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004188:	ee67 7a27 	vmul.f32	s15, s14, s15
7000418c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70004190:	e043      	b.n	7000421a <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
70004192:	69bb      	ldr	r3, [r7, #24]
70004194:	ee07 3a90 	vmov	s15, r3
70004198:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000419c:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 70004294 <HAL_RCC_GetSysClockFreq+0x2c8>
700041a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700041a4:	4b35      	ldr	r3, [pc, #212]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
700041a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700041a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
700041ac:	ee07 3a90 	vmov	s15, r3
700041b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
700041b4:	ed97 6a04 	vldr	s12, [r7, #16]
700041b8:	eddf 5a34 	vldr	s11, [pc, #208]	@ 7000428c <HAL_RCC_GetSysClockFreq+0x2c0>
700041bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
700041c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
700041c4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
700041c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
700041cc:	ee67 7a27 	vmul.f32	s15, s14, s15
700041d0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
700041d4:	e021      	b.n	7000421a <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
700041d6:	69bb      	ldr	r3, [r7, #24]
700041d8:	ee07 3a90 	vmov	s15, r3
700041dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
700041e0:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 70004290 <HAL_RCC_GetSysClockFreq+0x2c4>
700041e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700041e8:	4b24      	ldr	r3, [pc, #144]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
700041ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700041ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
700041f0:	ee07 3a90 	vmov	s15, r3
700041f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
700041f8:	ed97 6a04 	vldr	s12, [r7, #16]
700041fc:	eddf 5a23 	vldr	s11, [pc, #140]	@ 7000428c <HAL_RCC_GetSysClockFreq+0x2c0>
70004200:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004204:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004208:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
7000420c:	ee77 7aa6 	vadd.f32	s15, s15, s13
70004210:	ee67 7a27 	vmul.f32	s15, s14, s15
70004214:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
70004218:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
7000421a:	4b18      	ldr	r3, [pc, #96]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
7000421c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000421e:	0a5b      	lsrs	r3, r3, #9
70004220:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004224:	3301      	adds	r3, #1
70004226:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
70004228:	68bb      	ldr	r3, [r7, #8]
7000422a:	ee07 3a90 	vmov	s15, r3
7000422e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
70004232:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
70004236:	eec6 7a87 	vdiv.f32	s15, s13, s14
7000423a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
7000423e:	ee17 3a90 	vmov	r3, s15
70004242:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
70004244:	e005      	b.n	70004252 <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
70004246:	2300      	movs	r3, #0
70004248:	623b      	str	r3, [r7, #32]
      break;
7000424a:	e002      	b.n	70004252 <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
7000424c:	4b0d      	ldr	r3, [pc, #52]	@ (70004284 <HAL_RCC_GetSysClockFreq+0x2b8>)
7000424e:	623b      	str	r3, [r7, #32]
      break;
70004250:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
70004252:	4b0a      	ldr	r3, [pc, #40]	@ (7000427c <HAL_RCC_GetSysClockFreq+0x2b0>)
70004254:	699b      	ldr	r3, [r3, #24]
70004256:	f003 030f 	and.w	r3, r3, #15
7000425a:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
7000425c:	687b      	ldr	r3, [r7, #4]
7000425e:	2b07      	cmp	r3, #7
70004260:	d905      	bls.n	7000426e <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
70004262:	687b      	ldr	r3, [r7, #4]
70004264:	3b07      	subs	r3, #7
70004266:	6a3a      	ldr	r2, [r7, #32]
70004268:	fa22 f303 	lsr.w	r3, r2, r3
7000426c:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
7000426e:	6a3b      	ldr	r3, [r7, #32]
}
70004270:	4618      	mov	r0, r3
70004272:	372c      	adds	r7, #44	@ 0x2c
70004274:	46bd      	mov	sp, r7
70004276:	f85d 7b04 	ldr.w	r7, [sp], #4
7000427a:	4770      	bx	lr
7000427c:	58024400 	.word	0x58024400
70004280:	03d09000 	.word	0x03d09000
70004284:	003d0900 	.word	0x003d0900
70004288:	016e3600 	.word	0x016e3600
7000428c:	46000000 	.word	0x46000000
70004290:	4a742400 	.word	0x4a742400
70004294:	4bb71b00 	.word	0x4bb71b00

70004298 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
70004298:	b580      	push	{r7, lr}
7000429a:	b084      	sub	sp, #16
7000429c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
7000429e:	4a10      	ldr	r2, [pc, #64]	@ (700042e0 <HAL_RCC_GetHCLKFreq+0x48>)
700042a0:	463b      	mov	r3, r7
700042a2:	e892 0003 	ldmia.w	r2, {r0, r1}
700042a6:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
700042aa:	f7ff fe8f 	bl	70003fcc <HAL_RCC_GetSysClockFreq>
700042ae:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
700042b0:	4b0c      	ldr	r3, [pc, #48]	@ (700042e4 <HAL_RCC_GetHCLKFreq+0x4c>)
700042b2:	69db      	ldr	r3, [r3, #28]
700042b4:	f003 030f 	and.w	r3, r3, #15
700042b8:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
700042ba:	68bb      	ldr	r3, [r7, #8]
700042bc:	2b07      	cmp	r3, #7
700042be:	d909      	bls.n	700042d4 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
700042c0:	68bb      	ldr	r3, [r7, #8]
700042c2:	3b08      	subs	r3, #8
700042c4:	3310      	adds	r3, #16
700042c6:	443b      	add	r3, r7
700042c8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
700042cc:	461a      	mov	r2, r3
700042ce:	68fb      	ldr	r3, [r7, #12]
700042d0:	40d3      	lsrs	r3, r2
700042d2:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
700042d4:	68fb      	ldr	r3, [r7, #12]
}
700042d6:	4618      	mov	r0, r3
700042d8:	3710      	adds	r7, #16
700042da:	46bd      	mov	sp, r7
700042dc:	bd80      	pop	{r7, pc}
700042de:	bf00      	nop
700042e0:	7000f2d8 	.word	0x7000f2d8
700042e4:	58024400 	.word	0x58024400

700042e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
700042e8:	b580      	push	{r7, lr}
700042ea:	b082      	sub	sp, #8
700042ec:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK1 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
700042ee:	f7ff ffd3 	bl	70004298 <HAL_RCC_GetHCLKFreq>
700042f2:	6078      	str	r0, [r7, #4]
  /* APB1 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE1) >> RCC_APBCFGR_PPRE1_Pos;
700042f4:	4b09      	ldr	r3, [pc, #36]	@ (7000431c <HAL_RCC_GetPCLK1Freq+0x34>)
700042f6:	6a1b      	ldr	r3, [r3, #32]
700042f8:	f003 0307 	and.w	r3, r3, #7
700042fc:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
700042fe:	683b      	ldr	r3, [r7, #0]
70004300:	2b03      	cmp	r3, #3
70004302:	d905      	bls.n	70004310 <HAL_RCC_GetPCLK1Freq+0x28>
  {
    clock = clock >> (prescaler - 3U);
70004304:	683b      	ldr	r3, [r7, #0]
70004306:	3b03      	subs	r3, #3
70004308:	687a      	ldr	r2, [r7, #4]
7000430a:	fa22 f303 	lsr.w	r3, r2, r3
7000430e:	607b      	str	r3, [r7, #4]
  }
  return (clock);
70004310:	687b      	ldr	r3, [r7, #4]
}
70004312:	4618      	mov	r0, r3
70004314:	3708      	adds	r7, #8
70004316:	46bd      	mov	sp, r7
70004318:	bd80      	pop	{r7, pc}
7000431a:	bf00      	nop
7000431c:	58024400 	.word	0x58024400

70004320 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
70004320:	b580      	push	{r7, lr}
70004322:	b082      	sub	sp, #8
70004324:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK2 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
70004326:	f7ff ffb7 	bl	70004298 <HAL_RCC_GetHCLKFreq>
7000432a:	6078      	str	r0, [r7, #4]
  /* APB2 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE2) >> RCC_APBCFGR_PPRE2_Pos;
7000432c:	4b09      	ldr	r3, [pc, #36]	@ (70004354 <HAL_RCC_GetPCLK2Freq+0x34>)
7000432e:	6a1b      	ldr	r3, [r3, #32]
70004330:	091b      	lsrs	r3, r3, #4
70004332:	f003 0307 	and.w	r3, r3, #7
70004336:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
70004338:	683b      	ldr	r3, [r7, #0]
7000433a:	2b03      	cmp	r3, #3
7000433c:	d905      	bls.n	7000434a <HAL_RCC_GetPCLK2Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
7000433e:	683b      	ldr	r3, [r7, #0]
70004340:	3b03      	subs	r3, #3
70004342:	687a      	ldr	r2, [r7, #4]
70004344:	fa22 f303 	lsr.w	r3, r2, r3
70004348:	607b      	str	r3, [r7, #4]
  }
  return (clock);
7000434a:	687b      	ldr	r3, [r7, #4]
}
7000434c:	4618      	mov	r0, r3
7000434e:	3708      	adds	r7, #8
70004350:	46bd      	mov	sp, r7
70004352:	bd80      	pop	{r7, pc}
70004354:	58024400 	.word	0x58024400

70004358 <HAL_RCC_GetPCLK4Freq>:
  * @note   Each time PCLK4 changes, this function must be called to update the
  *         right PCLK4 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK4 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK4Freq(void)
{
70004358:	b580      	push	{r7, lr}
7000435a:	b082      	sub	sp, #8
7000435c:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK4 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
7000435e:	f7ff ff9b 	bl	70004298 <HAL_RCC_GetHCLKFreq>
70004362:	6078      	str	r0, [r7, #4]
  /* APB4 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE4) >> RCC_APBCFGR_PPRE4_Pos;
70004364:	4b09      	ldr	r3, [pc, #36]	@ (7000438c <HAL_RCC_GetPCLK4Freq+0x34>)
70004366:	6a1b      	ldr	r3, [r3, #32]
70004368:	0a1b      	lsrs	r3, r3, #8
7000436a:	f003 0307 	and.w	r3, r3, #7
7000436e:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
70004370:	683b      	ldr	r3, [r7, #0]
70004372:	2b03      	cmp	r3, #3
70004374:	d905      	bls.n	70004382 <HAL_RCC_GetPCLK4Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
70004376:	683b      	ldr	r3, [r7, #0]
70004378:	3b03      	subs	r3, #3
7000437a:	687a      	ldr	r2, [r7, #4]
7000437c:	fa22 f303 	lsr.w	r3, r2, r3
70004380:	607b      	str	r3, [r7, #4]
  }
  return (clock);
70004382:	687b      	ldr	r3, [r7, #4]
}
70004384:	4618      	mov	r0, r3
70004386:	3708      	adds	r7, #8
70004388:	46bd      	mov	sp, r7
7000438a:	bd80      	pop	{r7, pc}
7000438c:	58024400 	.word	0x58024400

70004390 <HAL_RCC_GetPLL1QFreq>:
/**
  * @brief  Return the PLL1Q frequency.
  * @retval PLL1Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1QFreq(void)
{
70004390:	b580      	push	{r7, lr}
70004392:	b082      	sub	sp, #8
70004394:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL1Q divider */
  pllq = ((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVQ) >> RCC_PLL1DIVR1_DIVQ_Pos) + 1U;
70004396:	4b08      	ldr	r3, [pc, #32]	@ (700043b8 <HAL_RCC_GetPLL1QFreq+0x28>)
70004398:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
7000439a:	0c1b      	lsrs	r3, r3, #16
7000439c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700043a0:	3301      	adds	r3, #1
700043a2:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1Q one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllq);
700043a4:	f000 fa28 	bl	700047f8 <RCC_PLL1_GetVCOOutputFreq>
700043a8:	4602      	mov	r2, r0
700043aa:	687b      	ldr	r3, [r7, #4]
700043ac:	fbb2 f3f3 	udiv	r3, r2, r3
}
700043b0:	4618      	mov	r0, r3
700043b2:	3708      	adds	r7, #8
700043b4:	46bd      	mov	sp, r7
700043b6:	bd80      	pop	{r7, pc}
700043b8:	58024400 	.word	0x58024400

700043bc <HAL_RCC_GetPLL2PFreq>:
/**
  * @brief  Return the PLL2P frequency.
  * @retval PLL2P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2PFreq(void)
{
700043bc:	b580      	push	{r7, lr}
700043be:	b082      	sub	sp, #8
700043c0:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL2P divider */
  pllp = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVP) >> RCC_PLL2DIVR1_DIVP_Pos) + 1U;
700043c2:	4b08      	ldr	r3, [pc, #32]	@ (700043e4 <HAL_RCC_GetPLL2PFreq+0x28>)
700043c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700043c6:	0a5b      	lsrs	r3, r3, #9
700043c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700043cc:	3301      	adds	r3, #1
700043ce:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2P one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllp);
700043d0:	f000 fa98 	bl	70004904 <RCC_PLL2_GetVCOOutputFreq>
700043d4:	4602      	mov	r2, r0
700043d6:	687b      	ldr	r3, [r7, #4]
700043d8:	fbb2 f3f3 	udiv	r3, r2, r3
}
700043dc:	4618      	mov	r0, r3
700043de:	3708      	adds	r7, #8
700043e0:	46bd      	mov	sp, r7
700043e2:	bd80      	pop	{r7, pc}
700043e4:	58024400 	.word	0x58024400

700043e8 <HAL_RCC_GetPLL2QFreq>:
/**
  * @brief  Return the PLL2Q frequency.
  * @retval PLL2Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2QFreq(void)
{
700043e8:	b580      	push	{r7, lr}
700043ea:	b082      	sub	sp, #8
700043ec:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL2Q divider */
  pllq = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVQ) >> RCC_PLL2DIVR1_DIVQ_Pos) + 1U;
700043ee:	4b08      	ldr	r3, [pc, #32]	@ (70004410 <HAL_RCC_GetPLL2QFreq+0x28>)
700043f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700043f2:	0c1b      	lsrs	r3, r3, #16
700043f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700043f8:	3301      	adds	r3, #1
700043fa:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2Q one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllq);
700043fc:	f000 fa82 	bl	70004904 <RCC_PLL2_GetVCOOutputFreq>
70004400:	4602      	mov	r2, r0
70004402:	687b      	ldr	r3, [r7, #4]
70004404:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004408:	4618      	mov	r0, r3
7000440a:	3708      	adds	r7, #8
7000440c:	46bd      	mov	sp, r7
7000440e:	bd80      	pop	{r7, pc}
70004410:	58024400 	.word	0x58024400

70004414 <HAL_RCC_GetPLL2RFreq>:
/**
  * @brief  Return the PLL2R frequency.
  * @retval PLL2R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2RFreq(void)
{
70004414:	b580      	push	{r7, lr}
70004416:	b082      	sub	sp, #8
70004418:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL2R divider */
  pllr = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVR) >> RCC_PLL2DIVR1_DIVR_Pos) + 1U;
7000441a:	4b08      	ldr	r3, [pc, #32]	@ (7000443c <HAL_RCC_GetPLL2RFreq+0x28>)
7000441c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
7000441e:	0e1b      	lsrs	r3, r3, #24
70004420:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004424:	3301      	adds	r3, #1
70004426:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllr);
70004428:	f000 fa6c 	bl	70004904 <RCC_PLL2_GetVCOOutputFreq>
7000442c:	4602      	mov	r2, r0
7000442e:	687b      	ldr	r3, [r7, #4]
70004430:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004434:	4618      	mov	r0, r3
70004436:	3708      	adds	r7, #8
70004438:	46bd      	mov	sp, r7
7000443a:	bd80      	pop	{r7, pc}
7000443c:	58024400 	.word	0x58024400

70004440 <HAL_RCC_GetPLL2SFreq>:
/**
  * @brief  Return the PLL2S frequency.
  * @retval PLL2S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2SFreq(void)
{
70004440:	b580      	push	{r7, lr}
70004442:	b082      	sub	sp, #8
70004444:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL2S divider */
  plls = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVS) >> RCC_PLL2DIVR2_DIVS_Pos) + 1U;
70004446:	4b08      	ldr	r3, [pc, #32]	@ (70004468 <HAL_RCC_GetPLL2SFreq+0x28>)
70004448:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
7000444c:	f003 0307 	and.w	r3, r3, #7
70004450:	3301      	adds	r3, #1
70004452:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / plls);
70004454:	f000 fa56 	bl	70004904 <RCC_PLL2_GetVCOOutputFreq>
70004458:	4602      	mov	r2, r0
7000445a:	687b      	ldr	r3, [r7, #4]
7000445c:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004460:	4618      	mov	r0, r3
70004462:	3708      	adds	r7, #8
70004464:	46bd      	mov	sp, r7
70004466:	bd80      	pop	{r7, pc}
70004468:	58024400 	.word	0x58024400

7000446c <HAL_RCC_GetPLL2TFreq>:
/**
  * @brief  Return the PLL2T frequency.
  * @retval PLL2T frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2TFreq(void)
{
7000446c:	b580      	push	{r7, lr}
7000446e:	b082      	sub	sp, #8
70004470:	af00      	add	r7, sp, #0
  uint32_t pllt;

  /* PLL2T divider */
  pllt = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVT) >> RCC_PLL2DIVR2_DIVT_Pos) + 1U;
70004472:	4b09      	ldr	r3, [pc, #36]	@ (70004498 <HAL_RCC_GetPLL2TFreq+0x2c>)
70004474:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
70004478:	0a1b      	lsrs	r3, r3, #8
7000447a:	f003 0307 	and.w	r3, r3, #7
7000447e:	3301      	adds	r3, #1
70004480:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2T one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllt);
70004482:	f000 fa3f 	bl	70004904 <RCC_PLL2_GetVCOOutputFreq>
70004486:	4602      	mov	r2, r0
70004488:	687b      	ldr	r3, [r7, #4]
7000448a:	fbb2 f3f3 	udiv	r3, r2, r3
}
7000448e:	4618      	mov	r0, r3
70004490:	3708      	adds	r7, #8
70004492:	46bd      	mov	sp, r7
70004494:	bd80      	pop	{r7, pc}
70004496:	bf00      	nop
70004498:	58024400 	.word	0x58024400

7000449c <HAL_RCC_GetPLL3PFreq>:
/**
  * @brief  Return the PLL3P frequency.
  * @retval PLL3P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3PFreq(void)
{
7000449c:	b580      	push	{r7, lr}
7000449e:	b082      	sub	sp, #8
700044a0:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL3P divider */
  pllp = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVP) >> RCC_PLL3DIVR1_DIVP_Pos) + 1U;
700044a2:	4b08      	ldr	r3, [pc, #32]	@ (700044c4 <HAL_RCC_GetPLL3PFreq+0x28>)
700044a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
700044a6:	0a5b      	lsrs	r3, r3, #9
700044a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700044ac:	3301      	adds	r3, #1
700044ae:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3P one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllp);
700044b0:	f000 faae 	bl	70004a10 <RCC_PLL3_GetVCOOutputFreq>
700044b4:	4602      	mov	r2, r0
700044b6:	687b      	ldr	r3, [r7, #4]
700044b8:	fbb2 f3f3 	udiv	r3, r2, r3
}
700044bc:	4618      	mov	r0, r3
700044be:	3708      	adds	r7, #8
700044c0:	46bd      	mov	sp, r7
700044c2:	bd80      	pop	{r7, pc}
700044c4:	58024400 	.word	0x58024400

700044c8 <HAL_RCC_GetPLL3QFreq>:
/**
  * @brief  Return the PLL3Q frequency.
  * @retval PLL3Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3QFreq(void)
{
700044c8:	b580      	push	{r7, lr}
700044ca:	b082      	sub	sp, #8
700044cc:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL3Q divider */
  pllq = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVQ) >> RCC_PLL3DIVR1_DIVQ_Pos) + 1U;
700044ce:	4b08      	ldr	r3, [pc, #32]	@ (700044f0 <HAL_RCC_GetPLL3QFreq+0x28>)
700044d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
700044d2:	0c1b      	lsrs	r3, r3, #16
700044d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700044d8:	3301      	adds	r3, #1
700044da:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3Q one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllq);
700044dc:	f000 fa98 	bl	70004a10 <RCC_PLL3_GetVCOOutputFreq>
700044e0:	4602      	mov	r2, r0
700044e2:	687b      	ldr	r3, [r7, #4]
700044e4:	fbb2 f3f3 	udiv	r3, r2, r3
}
700044e8:	4618      	mov	r0, r3
700044ea:	3708      	adds	r7, #8
700044ec:	46bd      	mov	sp, r7
700044ee:	bd80      	pop	{r7, pc}
700044f0:	58024400 	.word	0x58024400

700044f4 <HAL_RCC_GetPLL3RFreq>:
/**
  * @brief  Return the PLL3R frequency.
  * @retval PLL3R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3RFreq(void)
{
700044f4:	b580      	push	{r7, lr}
700044f6:	b082      	sub	sp, #8
700044f8:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL3R divider */
  pllr = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVR) >> RCC_PLL3DIVR1_DIVR_Pos) + 1U;
700044fa:	4b08      	ldr	r3, [pc, #32]	@ (7000451c <HAL_RCC_GetPLL3RFreq+0x28>)
700044fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
700044fe:	0e1b      	lsrs	r3, r3, #24
70004500:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70004504:	3301      	adds	r3, #1
70004506:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3R one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllr);
70004508:	f000 fa82 	bl	70004a10 <RCC_PLL3_GetVCOOutputFreq>
7000450c:	4602      	mov	r2, r0
7000450e:	687b      	ldr	r3, [r7, #4]
70004510:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004514:	4618      	mov	r0, r3
70004516:	3708      	adds	r7, #8
70004518:	46bd      	mov	sp, r7
7000451a:	bd80      	pop	{r7, pc}
7000451c:	58024400 	.word	0x58024400

70004520 <HAL_RCC_GetPLL3SFreq>:
/**
  * @brief  Return the PLL3S frequency.
  * @retval PLL3S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3SFreq(void)
{
70004520:	b580      	push	{r7, lr}
70004522:	b082      	sub	sp, #8
70004524:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL3S divider */
  plls = ((RCC->PLL3DIVR2 & RCC_PLL3DIVR2_DIVS) >> RCC_PLL3DIVR2_DIVS_Pos) + 1U;
70004526:	4b08      	ldr	r3, [pc, #32]	@ (70004548 <HAL_RCC_GetPLL3SFreq+0x28>)
70004528:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
7000452c:	f003 0307 	and.w	r3, r3, #7
70004530:	3301      	adds	r3, #1
70004532:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3S one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / plls);
70004534:	f000 fa6c 	bl	70004a10 <RCC_PLL3_GetVCOOutputFreq>
70004538:	4602      	mov	r2, r0
7000453a:	687b      	ldr	r3, [r7, #4]
7000453c:	fbb2 f3f3 	udiv	r3, r2, r3
}
70004540:	4618      	mov	r0, r3
70004542:	3708      	adds	r7, #8
70004544:	46bd      	mov	sp, r7
70004546:	bd80      	pop	{r7, pc}
70004548:	58024400 	.word	0x58024400

7000454c <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
7000454c:	b580      	push	{r7, lr}
7000454e:	b08a      	sub	sp, #40	@ 0x28
70004550:	af00      	add	r7, sp, #0
70004552:	6078      	str	r0, [r7, #4]
70004554:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
70004556:	2300      	movs	r3, #0
70004558:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
7000455c:	687b      	ldr	r3, [r7, #4]
7000455e:	00da      	lsls	r2, r3, #3
70004560:	4b9a      	ldr	r3, [pc, #616]	@ (700047cc <RCC_PLL_Config+0x280>)
70004562:	4413      	add	r3, r2
70004564:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
70004566:	687b      	ldr	r3, [r7, #4]
70004568:	009a      	lsls	r2, r3, #2
7000456a:	4b99      	ldr	r3, [pc, #612]	@ (700047d0 <RCC_PLL_Config+0x284>)
7000456c:	4413      	add	r3, r2
7000456e:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
70004570:	4b98      	ldr	r3, [pc, #608]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004572:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70004574:	687a      	ldr	r2, [r7, #4]
70004576:	4613      	mov	r3, r2
70004578:	009b      	lsls	r3, r3, #2
7000457a:	4413      	add	r3, r2
7000457c:	005b      	lsls	r3, r3, #1
7000457e:	4413      	add	r3, r2
70004580:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
70004584:	fa02 f303 	lsl.w	r3, r2, r3
70004588:	43db      	mvns	r3, r3
7000458a:	4a92      	ldr	r2, [pc, #584]	@ (700047d4 <RCC_PLL_Config+0x288>)
7000458c:	400b      	ands	r3, r1
7000458e:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004590:	4b90      	ldr	r3, [pc, #576]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004592:	681a      	ldr	r2, [r3, #0]
70004594:	687b      	ldr	r3, [r7, #4]
70004596:	005b      	lsls	r3, r3, #1
70004598:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
7000459c:	fa01 f303 	lsl.w	r3, r1, r3
700045a0:	43db      	mvns	r3, r3
700045a2:	498c      	ldr	r1, [pc, #560]	@ (700047d4 <RCC_PLL_Config+0x288>)
700045a4:	4013      	ands	r3, r2
700045a6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
700045a8:	f7fd ff64 	bl	70002474 <HAL_GetTick>
700045ac:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
700045ae:	e008      	b.n	700045c2 <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
700045b0:	f7fd ff60 	bl	70002474 <HAL_GetTick>
700045b4:	4602      	mov	r2, r0
700045b6:	697b      	ldr	r3, [r7, #20]
700045b8:	1ad3      	subs	r3, r2, r3
700045ba:	2b32      	cmp	r3, #50	@ 0x32
700045bc:	d901      	bls.n	700045c2 <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
700045be:	2303      	movs	r3, #3
700045c0:	e0ff      	b.n	700047c2 <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
700045c2:	4b84      	ldr	r3, [pc, #528]	@ (700047d4 <RCC_PLL_Config+0x288>)
700045c4:	681a      	ldr	r2, [r3, #0]
700045c6:	687b      	ldr	r3, [r7, #4]
700045c8:	005b      	lsls	r3, r3, #1
700045ca:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
700045ce:	fa01 f303 	lsl.w	r3, r1, r3
700045d2:	4013      	ands	r3, r2
700045d4:	2b00      	cmp	r3, #0
700045d6:	d1eb      	bne.n	700045b0 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
700045d8:	683b      	ldr	r3, [r7, #0]
700045da:	681b      	ldr	r3, [r3, #0]
700045dc:	2b02      	cmp	r3, #2
700045de:	f040 80dd 	bne.w	7000479c <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
700045e2:	683b      	ldr	r3, [r7, #0]
700045e4:	685b      	ldr	r3, [r3, #4]
700045e6:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
700045e8:	693b      	ldr	r3, [r7, #16]
700045ea:	2b00      	cmp	r3, #0
700045ec:	d109      	bne.n	70004602 <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
700045ee:	4b79      	ldr	r3, [pc, #484]	@ (700047d4 <RCC_PLL_Config+0x288>)
700045f0:	681b      	ldr	r3, [r3, #0]
700045f2:	08db      	lsrs	r3, r3, #3
700045f4:	f003 0303 	and.w	r3, r3, #3
700045f8:	4a77      	ldr	r2, [pc, #476]	@ (700047d8 <RCC_PLL_Config+0x28c>)
700045fa:	fa22 f303 	lsr.w	r3, r2, r3
700045fe:	627b      	str	r3, [r7, #36]	@ 0x24
70004600:	e007      	b.n	70004612 <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
70004602:	693b      	ldr	r3, [r7, #16]
70004604:	2b02      	cmp	r3, #2
70004606:	d102      	bne.n	7000460e <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
70004608:	4b74      	ldr	r3, [pc, #464]	@ (700047dc <RCC_PLL_Config+0x290>)
7000460a:	627b      	str	r3, [r7, #36]	@ 0x24
7000460c:	e001      	b.n	70004612 <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
7000460e:	4b74      	ldr	r3, [pc, #464]	@ (700047e0 <RCC_PLL_Config+0x294>)
70004610:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
70004612:	683b      	ldr	r3, [r7, #0]
70004614:	689b      	ldr	r3, [r3, #8]
70004616:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
70004618:	fbb2 f3f3 	udiv	r3, r2, r3
7000461c:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
7000461e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70004620:	4a70      	ldr	r2, [pc, #448]	@ (700047e4 <RCC_PLL_Config+0x298>)
70004622:	4293      	cmp	r3, r2
70004624:	d302      	bcc.n	7000462c <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
70004626:	2318      	movs	r3, #24
70004628:	627b      	str	r3, [r7, #36]	@ 0x24
7000462a:	e00f      	b.n	7000464c <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
7000462c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000462e:	4a6e      	ldr	r2, [pc, #440]	@ (700047e8 <RCC_PLL_Config+0x29c>)
70004630:	4293      	cmp	r3, r2
70004632:	d902      	bls.n	7000463a <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
70004634:	2310      	movs	r3, #16
70004636:	627b      	str	r3, [r7, #36]	@ 0x24
70004638:	e008      	b.n	7000464c <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
7000463a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000463c:	4a6b      	ldr	r2, [pc, #428]	@ (700047ec <RCC_PLL_Config+0x2a0>)
7000463e:	4293      	cmp	r3, r2
70004640:	d902      	bls.n	70004648 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
70004642:	2308      	movs	r3, #8
70004644:	627b      	str	r3, [r7, #36]	@ 0x24
70004646:	e001      	b.n	7000464c <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
70004648:	2302      	movs	r3, #2
7000464a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
7000464c:	687a      	ldr	r2, [r7, #4]
7000464e:	4613      	mov	r3, r2
70004650:	009b      	lsls	r3, r3, #2
70004652:	4413      	add	r3, r2
70004654:	005b      	lsls	r3, r3, #1
70004656:	4413      	add	r3, r2
70004658:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
7000465a:	fa02 f303 	lsl.w	r3, r2, r3
7000465e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
70004660:	4b5c      	ldr	r3, [pc, #368]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004662:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
70004664:	687b      	ldr	r3, [r7, #4]
70004666:	00db      	lsls	r3, r3, #3
70004668:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
7000466c:	fa01 f303 	lsl.w	r3, r1, r3
70004670:	f043 0303 	orr.w	r3, r3, #3
70004674:	43db      	mvns	r3, r3
70004676:	401a      	ands	r2, r3
70004678:	683b      	ldr	r3, [r7, #0]
7000467a:	6899      	ldr	r1, [r3, #8]
7000467c:	687b      	ldr	r3, [r7, #4]
7000467e:	00db      	lsls	r3, r3, #3
70004680:	3304      	adds	r3, #4
70004682:	4099      	lsls	r1, r3
70004684:	693b      	ldr	r3, [r7, #16]
70004686:	430b      	orrs	r3, r1
70004688:	4952      	ldr	r1, [pc, #328]	@ (700047d4 <RCC_PLL_Config+0x288>)
7000468a:	4313      	orrs	r3, r2
7000468c:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
7000468e:	4b51      	ldr	r3, [pc, #324]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004692:	f003 0303 	and.w	r3, r3, #3
70004696:	693a      	ldr	r2, [r7, #16]
70004698:	429a      	cmp	r2, r3
7000469a:	d001      	beq.n	700046a0 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
7000469c:	2301      	movs	r3, #1
7000469e:	e090      	b.n	700047c2 <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
700046a0:	4b4c      	ldr	r3, [pc, #304]	@ (700047d4 <RCC_PLL_Config+0x288>)
700046a2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
700046a4:	687a      	ldr	r2, [r7, #4]
700046a6:	4613      	mov	r3, r2
700046a8:	009b      	lsls	r3, r3, #2
700046aa:	4413      	add	r3, r2
700046ac:	005b      	lsls	r3, r3, #1
700046ae:	4413      	add	r3, r2
700046b0:	221b      	movs	r2, #27
700046b2:	fa02 f303 	lsl.w	r3, r2, r3
700046b6:	43db      	mvns	r3, r3
700046b8:	ea01 0203 	and.w	r2, r1, r3
700046bc:	4945      	ldr	r1, [pc, #276]	@ (700047d4 <RCC_PLL_Config+0x288>)
700046be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700046c0:	4313      	orrs	r3, r2
700046c2:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
700046c4:	683b      	ldr	r3, [r7, #0]
700046c6:	68db      	ldr	r3, [r3, #12]
700046c8:	1e5a      	subs	r2, r3, #1
700046ca:	683b      	ldr	r3, [r7, #0]
700046cc:	691b      	ldr	r3, [r3, #16]
700046ce:	3b01      	subs	r3, #1
700046d0:	025b      	lsls	r3, r3, #9
700046d2:	431a      	orrs	r2, r3
700046d4:	683b      	ldr	r3, [r7, #0]
700046d6:	695b      	ldr	r3, [r3, #20]
700046d8:	3b01      	subs	r3, #1
700046da:	041b      	lsls	r3, r3, #16
700046dc:	431a      	orrs	r2, r3
700046de:	683b      	ldr	r3, [r7, #0]
700046e0:	699b      	ldr	r3, [r3, #24]
700046e2:	3b01      	subs	r3, #1
700046e4:	061b      	lsls	r3, r3, #24
700046e6:	431a      	orrs	r2, r3
700046e8:	69fb      	ldr	r3, [r7, #28]
700046ea:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
700046ec:	683b      	ldr	r3, [r7, #0]
700046ee:	69db      	ldr	r3, [r3, #28]
700046f0:	1e5a      	subs	r2, r3, #1
700046f2:	683b      	ldr	r3, [r7, #0]
700046f4:	6a1b      	ldr	r3, [r3, #32]
700046f6:	3b01      	subs	r3, #1
700046f8:	021b      	lsls	r3, r3, #8
700046fa:	431a      	orrs	r2, r3
700046fc:	69bb      	ldr	r3, [r7, #24]
700046fe:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
70004700:	687b      	ldr	r3, [r7, #4]
70004702:	2b00      	cmp	r3, #0
70004704:	d105      	bne.n	70004712 <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
70004706:	4b33      	ldr	r3, [pc, #204]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000470a:	4a32      	ldr	r2, [pc, #200]	@ (700047d4 <RCC_PLL_Config+0x288>)
7000470c:	f043 0320 	orr.w	r3, r3, #32
70004710:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
70004712:	683b      	ldr	r3, [r7, #0]
70004714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004716:	2b00      	cmp	r3, #0
70004718:	d01c      	beq.n	70004754 <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
7000471a:	687b      	ldr	r3, [r7, #4]
7000471c:	00da      	lsls	r2, r3, #3
7000471e:	4b34      	ldr	r3, [pc, #208]	@ (700047f0 <RCC_PLL_Config+0x2a4>)
70004720:	4413      	add	r3, r2
70004722:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
70004724:	68fb      	ldr	r3, [r7, #12]
70004726:	681a      	ldr	r2, [r3, #0]
70004728:	4b32      	ldr	r3, [pc, #200]	@ (700047f4 <RCC_PLL_Config+0x2a8>)
7000472a:	4013      	ands	r3, r2
7000472c:	683a      	ldr	r2, [r7, #0]
7000472e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
70004730:	00d2      	lsls	r2, r2, #3
70004732:	431a      	orrs	r2, r3
70004734:	68fb      	ldr	r3, [r7, #12]
70004736:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
70004738:	4b26      	ldr	r3, [pc, #152]	@ (700047d4 <RCC_PLL_Config+0x288>)
7000473a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
7000473c:	687a      	ldr	r2, [r7, #4]
7000473e:	4613      	mov	r3, r2
70004740:	009b      	lsls	r3, r3, #2
70004742:	4413      	add	r3, r2
70004744:	005b      	lsls	r3, r3, #1
70004746:	4413      	add	r3, r2
70004748:	2201      	movs	r2, #1
7000474a:	fa02 f303 	lsl.w	r3, r2, r3
7000474e:	4a21      	ldr	r2, [pc, #132]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004750:	430b      	orrs	r3, r1
70004752:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
70004754:	4b1f      	ldr	r3, [pc, #124]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004756:	681a      	ldr	r2, [r3, #0]
70004758:	687b      	ldr	r3, [r7, #4]
7000475a:	005b      	lsls	r3, r3, #1
7000475c:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
70004760:	fa01 f303 	lsl.w	r3, r1, r3
70004764:	491b      	ldr	r1, [pc, #108]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004766:	4313      	orrs	r3, r2
70004768:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
7000476a:	f7fd fe83 	bl	70002474 <HAL_GetTick>
7000476e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004770:	e008      	b.n	70004784 <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
70004772:	f7fd fe7f 	bl	70002474 <HAL_GetTick>
70004776:	4602      	mov	r2, r0
70004778:	697b      	ldr	r3, [r7, #20]
7000477a:	1ad3      	subs	r3, r2, r3
7000477c:	2b32      	cmp	r3, #50	@ 0x32
7000477e:	d901      	bls.n	70004784 <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
70004780:	2303      	movs	r3, #3
70004782:	e01e      	b.n	700047c2 <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
70004784:	4b13      	ldr	r3, [pc, #76]	@ (700047d4 <RCC_PLL_Config+0x288>)
70004786:	681a      	ldr	r2, [r3, #0]
70004788:	687b      	ldr	r3, [r7, #4]
7000478a:	005b      	lsls	r3, r3, #1
7000478c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
70004790:	fa01 f303 	lsl.w	r3, r1, r3
70004794:	4013      	ands	r3, r2
70004796:	2b00      	cmp	r3, #0
70004798:	d0eb      	beq.n	70004772 <RCC_PLL_Config+0x226>
7000479a:	e010      	b.n	700047be <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
7000479c:	4b0d      	ldr	r3, [pc, #52]	@ (700047d4 <RCC_PLL_Config+0x288>)
7000479e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
700047a0:	687b      	ldr	r3, [r7, #4]
700047a2:	00db      	lsls	r3, r3, #3
700047a4:	3304      	adds	r3, #4
700047a6:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
700047aa:	fa01 f303 	lsl.w	r3, r1, r3
700047ae:	f043 0303 	orr.w	r3, r3, #3
700047b2:	43db      	mvns	r3, r3
700047b4:	4013      	ands	r3, r2
700047b6:	4a07      	ldr	r2, [pc, #28]	@ (700047d4 <RCC_PLL_Config+0x288>)
700047b8:	f043 0303 	orr.w	r3, r3, #3
700047bc:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
700047be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
700047c2:	4618      	mov	r0, r3
700047c4:	3728      	adds	r7, #40	@ 0x28
700047c6:	46bd      	mov	sp, r7
700047c8:	bd80      	pop	{r7, pc}
700047ca:	bf00      	nop
700047cc:	58024430 	.word	0x58024430
700047d0:	580244c0 	.word	0x580244c0
700047d4:	58024400 	.word	0x58024400
700047d8:	03d09000 	.word	0x03d09000
700047dc:	016e3600 	.word	0x016e3600
700047e0:	003d0900 	.word	0x003d0900
700047e4:	007a1200 	.word	0x007a1200
700047e8:	003d08ff 	.word	0x003d08ff
700047ec:	001e847f 	.word	0x001e847f
700047f0:	58024434 	.word	0x58024434
700047f4:	ffff0007 	.word	0xffff0007

700047f8 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static uint32_t RCC_PLL1_GetVCOOutputFreq(void)
{
700047f8:	b480      	push	{r7}
700047fa:	b089      	sub	sp, #36	@ 0x24
700047fc:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL1 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
700047fe:	4b3c      	ldr	r3, [pc, #240]	@ (700048f0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004802:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL1DIVR1;
70004804:	4b3a      	ldr	r3, [pc, #232]	@ (700048f0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70004808:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL1 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos;
7000480a:	697b      	ldr	r3, [r7, #20]
7000480c:	091b      	lsrs	r3, r3, #4
7000480e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70004812:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL1DIVR1_DIVN) + 1U;
70004814:	693b      	ldr	r3, [r7, #16]
70004816:	f3c3 0308 	ubfx	r3, r3, #0, #9
7000481a:	3301      	adds	r3, #1
7000481c:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
7000481e:	68fb      	ldr	r3, [r7, #12]
70004820:	2b00      	cmp	r3, #0
70004822:	d101      	bne.n	70004828 <RCC_PLL1_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
70004824:	2300      	movs	r3, #0
70004826:	e05c      	b.n	700048e2 <RCC_PLL1_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
70004828:	4b31      	ldr	r3, [pc, #196]	@ (700048f0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
7000482a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000482c:	f003 0301 	and.w	r3, r3, #1
70004830:	2b00      	cmp	r3, #0
70004832:	d006      	beq.n	70004842 <RCC_PLL1_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos;
70004834:	4b2e      	ldr	r3, [pc, #184]	@ (700048f0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70004838:	08db      	lsrs	r3, r3, #3
7000483a:	f3c3 030c 	ubfx	r3, r3, #0, #13
7000483e:	61bb      	str	r3, [r7, #24]
70004840:	e001      	b.n	70004846 <RCC_PLL1_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
70004842:	2300      	movs	r3, #0
70004844:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
70004846:	697b      	ldr	r3, [r7, #20]
70004848:	f003 0303 	and.w	r3, r3, #3
7000484c:	2b02      	cmp	r3, #2
7000484e:	d019      	beq.n	70004884 <RCC_PLL1_GetVCOOutputFreq+0x8c>
70004850:	2b02      	cmp	r3, #2
70004852:	d81d      	bhi.n	70004890 <RCC_PLL1_GetVCOOutputFreq+0x98>
70004854:	2b00      	cmp	r3, #0
70004856:	d002      	beq.n	7000485e <RCC_PLL1_GetVCOOutputFreq+0x66>
70004858:	2b01      	cmp	r3, #1
7000485a:	d016      	beq.n	7000488a <RCC_PLL1_GetVCOOutputFreq+0x92>
7000485c:	e018      	b.n	70004890 <RCC_PLL1_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
7000485e:	4b24      	ldr	r3, [pc, #144]	@ (700048f0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
70004860:	681b      	ldr	r3, [r3, #0]
70004862:	f003 0320 	and.w	r3, r3, #32
70004866:	2b00      	cmp	r3, #0
70004868:	d009      	beq.n	7000487e <RCC_PLL1_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
7000486a:	4b21      	ldr	r3, [pc, #132]	@ (700048f0 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
7000486c:	681b      	ldr	r3, [r3, #0]
7000486e:	08db      	lsrs	r3, r3, #3
70004870:	f003 0303 	and.w	r3, r3, #3
70004874:	4a1f      	ldr	r2, [pc, #124]	@ (700048f4 <RCC_PLL1_GetVCOOutputFreq+0xfc>)
70004876:	fa22 f303 	lsr.w	r3, r2, r3
7000487a:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
7000487c:	e00b      	b.n	70004896 <RCC_PLL1_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
7000487e:	2300      	movs	r3, #0
70004880:	61fb      	str	r3, [r7, #28]
      break;
70004882:	e008      	b.n	70004896 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
70004884:	4b1c      	ldr	r3, [pc, #112]	@ (700048f8 <RCC_PLL1_GetVCOOutputFreq+0x100>)
70004886:	61fb      	str	r3, [r7, #28]
      break;
70004888:	e005      	b.n	70004896 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL1 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
7000488a:	4b1c      	ldr	r3, [pc, #112]	@ (700048fc <RCC_PLL1_GetVCOOutputFreq+0x104>)
7000488c:	61fb      	str	r3, [r7, #28]
      break;
7000488e:	e002      	b.n	70004896 <RCC_PLL1_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
70004890:	2300      	movs	r3, #0
70004892:	61fb      	str	r3, [r7, #28]
      break;
70004894:	bf00      	nop
  }
  
  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
70004896:	69fb      	ldr	r3, [r7, #28]
70004898:	ee07 3a90 	vmov	s15, r3
7000489c:	eef8 6a67 	vcvt.f32.u32	s13, s15
700048a0:	68fb      	ldr	r3, [r7, #12]
700048a2:	ee07 3a90 	vmov	s15, r3
700048a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
700048aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700048ae:	68bb      	ldr	r3, [r7, #8]
700048b0:	ee07 3a90 	vmov	s15, r3
700048b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
700048b8:	69bb      	ldr	r3, [r7, #24]
700048ba:	ee07 3a90 	vmov	s15, r3
700048be:	eeb8 6a67 	vcvt.f32.u32	s12, s15
700048c2:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 70004900 <RCC_PLL1_GetVCOOutputFreq+0x108>
700048c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
700048ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
700048ce:	ee67 7a27 	vmul.f32	s15, s14, s15
700048d2:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
700048d6:	edd7 7a01 	vldr	s15, [r7, #4]
700048da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
700048de:	ee17 3a90 	vmov	r3, s15
}
700048e2:	4618      	mov	r0, r3
700048e4:	3724      	adds	r7, #36	@ 0x24
700048e6:	46bd      	mov	sp, r7
700048e8:	f85d 7b04 	ldr.w	r7, [sp], #4
700048ec:	4770      	bx	lr
700048ee:	bf00      	nop
700048f0:	58024400 	.word	0x58024400
700048f4:	03d09000 	.word	0x03d09000
700048f8:	016e3600 	.word	0x016e3600
700048fc:	003d0900 	.word	0x003d0900
70004900:	46000000 	.word	0x46000000

70004904 <RCC_PLL2_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_PLL2_GetVCOOutputFreq(void)
{
70004904:	b480      	push	{r7}
70004906:	b089      	sub	sp, #36	@ 0x24
70004908:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL2 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
7000490a:	4b3c      	ldr	r3, [pc, #240]	@ (700049fc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
7000490c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000490e:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL2DIVR1;
70004910:	4b3a      	ldr	r3, [pc, #232]	@ (700049fc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70004914:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL2 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos;
70004916:	697b      	ldr	r3, [r7, #20]
70004918:	0b1b      	lsrs	r3, r3, #12
7000491a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
7000491e:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL2DIVR1_DIVN) + 1U;
70004920:	693b      	ldr	r3, [r7, #16]
70004922:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004926:	3301      	adds	r3, #1
70004928:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
7000492a:	68fb      	ldr	r3, [r7, #12]
7000492c:	2b00      	cmp	r3, #0
7000492e:	d101      	bne.n	70004934 <RCC_PLL2_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
70004930:	2300      	movs	r3, #0
70004932:	e05c      	b.n	700049ee <RCC_PLL2_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) != 0U)
70004934:	4b31      	ldr	r3, [pc, #196]	@ (700049fc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004938:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
7000493c:	2b00      	cmp	r3, #0
7000493e:	d006      	beq.n	7000494e <RCC_PLL2_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN) >> RCC_PLL2FRACR_FRACN_Pos;
70004940:	4b2e      	ldr	r3, [pc, #184]	@ (700049fc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70004944:	08db      	lsrs	r3, r3, #3
70004946:	f3c3 030c 	ubfx	r3, r3, #0, #13
7000494a:	61bb      	str	r3, [r7, #24]
7000494c:	e001      	b.n	70004952 <RCC_PLL2_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
7000494e:	2300      	movs	r3, #0
70004950:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
70004952:	697b      	ldr	r3, [r7, #20]
70004954:	f003 0303 	and.w	r3, r3, #3
70004958:	2b02      	cmp	r3, #2
7000495a:	d019      	beq.n	70004990 <RCC_PLL2_GetVCOOutputFreq+0x8c>
7000495c:	2b02      	cmp	r3, #2
7000495e:	d81d      	bhi.n	7000499c <RCC_PLL2_GetVCOOutputFreq+0x98>
70004960:	2b00      	cmp	r3, #0
70004962:	d002      	beq.n	7000496a <RCC_PLL2_GetVCOOutputFreq+0x66>
70004964:	2b01      	cmp	r3, #1
70004966:	d016      	beq.n	70004996 <RCC_PLL2_GetVCOOutputFreq+0x92>
70004968:	e018      	b.n	7000499c <RCC_PLL2_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL2 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
7000496a:	4b24      	ldr	r3, [pc, #144]	@ (700049fc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
7000496c:	681b      	ldr	r3, [r3, #0]
7000496e:	f003 0320 	and.w	r3, r3, #32
70004972:	2b00      	cmp	r3, #0
70004974:	d009      	beq.n	7000498a <RCC_PLL2_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
70004976:	4b21      	ldr	r3, [pc, #132]	@ (700049fc <RCC_PLL2_GetVCOOutputFreq+0xf8>)
70004978:	681b      	ldr	r3, [r3, #0]
7000497a:	08db      	lsrs	r3, r3, #3
7000497c:	f003 0303 	and.w	r3, r3, #3
70004980:	4a1f      	ldr	r2, [pc, #124]	@ (70004a00 <RCC_PLL2_GetVCOOutputFreq+0xfc>)
70004982:	fa22 f303 	lsr.w	r3, r2, r3
70004986:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
70004988:	e00b      	b.n	700049a2 <RCC_PLL2_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
7000498a:	2300      	movs	r3, #0
7000498c:	61fb      	str	r3, [r7, #28]
      break;
7000498e:	e008      	b.n	700049a2 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL2 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
70004990:	4b1c      	ldr	r3, [pc, #112]	@ (70004a04 <RCC_PLL2_GetVCOOutputFreq+0x100>)
70004992:	61fb      	str	r3, [r7, #28]
      break;
70004994:	e005      	b.n	700049a2 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL2 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
70004996:	4b1c      	ldr	r3, [pc, #112]	@ (70004a08 <RCC_PLL2_GetVCOOutputFreq+0x104>)
70004998:	61fb      	str	r3, [r7, #28]
      break;
7000499a:	e002      	b.n	700049a2 <RCC_PLL2_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
7000499c:	2300      	movs	r3, #0
7000499e:	61fb      	str	r3, [r7, #28]
      break;
700049a0:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
700049a2:	69fb      	ldr	r3, [r7, #28]
700049a4:	ee07 3a90 	vmov	s15, r3
700049a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
700049ac:	68fb      	ldr	r3, [r7, #12]
700049ae:	ee07 3a90 	vmov	s15, r3
700049b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
700049b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
700049ba:	68bb      	ldr	r3, [r7, #8]
700049bc:	ee07 3a90 	vmov	s15, r3
700049c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
700049c4:	69bb      	ldr	r3, [r7, #24]
700049c6:	ee07 3a90 	vmov	s15, r3
700049ca:	eeb8 6a67 	vcvt.f32.u32	s12, s15
700049ce:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 70004a0c <RCC_PLL2_GetVCOOutputFreq+0x108>
700049d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
700049d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
700049da:	ee67 7a27 	vmul.f32	s15, s14, s15
700049de:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
700049e2:	edd7 7a01 	vldr	s15, [r7, #4]
700049e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
700049ea:	ee17 3a90 	vmov	r3, s15
}
700049ee:	4618      	mov	r0, r3
700049f0:	3724      	adds	r7, #36	@ 0x24
700049f2:	46bd      	mov	sp, r7
700049f4:	f85d 7b04 	ldr.w	r7, [sp], #4
700049f8:	4770      	bx	lr
700049fa:	bf00      	nop
700049fc:	58024400 	.word	0x58024400
70004a00:	03d09000 	.word	0x03d09000
70004a04:	016e3600 	.word	0x016e3600
70004a08:	003d0900 	.word	0x003d0900
70004a0c:	46000000 	.word	0x46000000

70004a10 <RCC_PLL3_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL3 VCO output frequency
  * @retval Value of PLL3 VCO output frequency
  */
static uint32_t RCC_PLL3_GetVCOOutputFreq(void)
{
70004a10:	b480      	push	{r7}
70004a12:	b089      	sub	sp, #36	@ 0x24
70004a14:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL3 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
70004a16:	4b3c      	ldr	r3, [pc, #240]	@ (70004b08 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004a1a:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL3DIVR1;
70004a1c:	4b3a      	ldr	r3, [pc, #232]	@ (70004b08 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70004a20:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL3 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos;
70004a22:	697b      	ldr	r3, [r7, #20]
70004a24:	0d1b      	lsrs	r3, r3, #20
70004a26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70004a2a:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL3DIVR1_DIVN) + 1U;
70004a2c:	693b      	ldr	r3, [r7, #16]
70004a2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
70004a32:	3301      	adds	r3, #1
70004a34:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
70004a36:	68fb      	ldr	r3, [r7, #12]
70004a38:	2b00      	cmp	r3, #0
70004a3a:	d101      	bne.n	70004a40 <RCC_PLL3_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
70004a3c:	2300      	movs	r3, #0
70004a3e:	e05c      	b.n	70004afa <RCC_PLL3_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) != 0U)
70004a40:	4b31      	ldr	r3, [pc, #196]	@ (70004b08 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004a44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70004a48:	2b00      	cmp	r3, #0
70004a4a:	d006      	beq.n	70004a5a <RCC_PLL3_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN) >> RCC_PLL3FRACR_FRACN_Pos;
70004a4c:	4b2e      	ldr	r3, [pc, #184]	@ (70004b08 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004a4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70004a50:	08db      	lsrs	r3, r3, #3
70004a52:	f3c3 030c 	ubfx	r3, r3, #0, #13
70004a56:	61bb      	str	r3, [r7, #24]
70004a58:	e001      	b.n	70004a5e <RCC_PLL3_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
70004a5a:	2300      	movs	r3, #0
70004a5c:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
70004a5e:	697b      	ldr	r3, [r7, #20]
70004a60:	f003 0303 	and.w	r3, r3, #3
70004a64:	2b02      	cmp	r3, #2
70004a66:	d019      	beq.n	70004a9c <RCC_PLL3_GetVCOOutputFreq+0x8c>
70004a68:	2b02      	cmp	r3, #2
70004a6a:	d81d      	bhi.n	70004aa8 <RCC_PLL3_GetVCOOutputFreq+0x98>
70004a6c:	2b00      	cmp	r3, #0
70004a6e:	d002      	beq.n	70004a76 <RCC_PLL3_GetVCOOutputFreq+0x66>
70004a70:	2b01      	cmp	r3, #1
70004a72:	d016      	beq.n	70004aa2 <RCC_PLL3_GetVCOOutputFreq+0x92>
70004a74:	e018      	b.n	70004aa8 <RCC_PLL3_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL3 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70004a76:	4b24      	ldr	r3, [pc, #144]	@ (70004b08 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004a78:	681b      	ldr	r3, [r3, #0]
70004a7a:	f003 0320 	and.w	r3, r3, #32
70004a7e:	2b00      	cmp	r3, #0
70004a80:	d009      	beq.n	70004a96 <RCC_PLL3_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
70004a82:	4b21      	ldr	r3, [pc, #132]	@ (70004b08 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
70004a84:	681b      	ldr	r3, [r3, #0]
70004a86:	08db      	lsrs	r3, r3, #3
70004a88:	f003 0303 	and.w	r3, r3, #3
70004a8c:	4a1f      	ldr	r2, [pc, #124]	@ (70004b0c <RCC_PLL3_GetVCOOutputFreq+0xfc>)
70004a8e:	fa22 f303 	lsr.w	r3, r2, r3
70004a92:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
70004a94:	e00b      	b.n	70004aae <RCC_PLL3_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
70004a96:	2300      	movs	r3, #0
70004a98:	61fb      	str	r3, [r7, #28]
      break;
70004a9a:	e008      	b.n	70004aae <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL3 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
70004a9c:	4b1c      	ldr	r3, [pc, #112]	@ (70004b10 <RCC_PLL3_GetVCOOutputFreq+0x100>)
70004a9e:	61fb      	str	r3, [r7, #28]
      break;
70004aa0:	e005      	b.n	70004aae <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL3 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
70004aa2:	4b1c      	ldr	r3, [pc, #112]	@ (70004b14 <RCC_PLL3_GetVCOOutputFreq+0x104>)
70004aa4:	61fb      	str	r3, [r7, #28]
      break;
70004aa6:	e002      	b.n	70004aae <RCC_PLL3_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
70004aa8:	2300      	movs	r3, #0
70004aaa:	61fb      	str	r3, [r7, #28]
      break;
70004aac:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
70004aae:	69fb      	ldr	r3, [r7, #28]
70004ab0:	ee07 3a90 	vmov	s15, r3
70004ab4:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004ab8:	68fb      	ldr	r3, [r7, #12]
70004aba:	ee07 3a90 	vmov	s15, r3
70004abe:	eef8 7a67 	vcvt.f32.u32	s15, s15
70004ac2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
70004ac6:	68bb      	ldr	r3, [r7, #8]
70004ac8:	ee07 3a90 	vmov	s15, r3
70004acc:	eef8 6a67 	vcvt.f32.u32	s13, s15
70004ad0:	69bb      	ldr	r3, [r7, #24]
70004ad2:	ee07 3a90 	vmov	s15, r3
70004ad6:	eeb8 6a67 	vcvt.f32.u32	s12, s15
70004ada:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 70004b18 <RCC_PLL3_GetVCOOutputFreq+0x108>
70004ade:	eec6 7a25 	vdiv.f32	s15, s12, s11
70004ae2:	ee76 7aa7 	vadd.f32	s15, s13, s15
70004ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
70004aea:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
70004aee:	edd7 7a01 	vldr	s15, [r7, #4]
70004af2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
70004af6:	ee17 3a90 	vmov	r3, s15
}
70004afa:	4618      	mov	r0, r3
70004afc:	3724      	adds	r7, #36	@ 0x24
70004afe:	46bd      	mov	sp, r7
70004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
70004b04:	4770      	bx	lr
70004b06:	bf00      	nop
70004b08:	58024400 	.word	0x58024400
70004b0c:	03d09000 	.word	0x03d09000
70004b10:	016e3600 	.word	0x016e3600
70004b14:	003d0900 	.word	0x003d0900
70004b18:	46000000 	.word	0x46000000

70004b1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
70004b1c:	b580      	push	{r7, lr}
70004b1e:	b086      	sub	sp, #24
70004b20:	af00      	add	r7, sp, #0
70004b22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
70004b24:	2300      	movs	r3, #0
70004b26:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
70004b28:	2300      	movs	r3, #0
70004b2a:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
70004b2c:	687b      	ldr	r3, [r7, #4]
70004b2e:	681b      	ldr	r3, [r3, #0]
70004b30:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70004b34:	2b00      	cmp	r3, #0
70004b36:	f000 8081 	beq.w	70004c3c <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
70004b3a:	4b8c      	ldr	r3, [pc, #560]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004b3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004b42:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
70004b44:	693b      	ldr	r3, [r7, #16]
70004b46:	2b00      	cmp	r3, #0
70004b48:	d029      	beq.n	70004b9e <HAL_RCCEx_PeriphCLKConfig+0x82>
70004b4a:	687b      	ldr	r3, [r7, #4]
70004b4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004b4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004b52:	693a      	ldr	r2, [r7, #16]
70004b54:	429a      	cmp	r2, r3
70004b56:	d022      	beq.n	70004b9e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
70004b58:	4b85      	ldr	r3, [pc, #532]	@ (70004d70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
70004b5a:	681b      	ldr	r3, [r3, #0]
70004b5c:	4a84      	ldr	r2, [pc, #528]	@ (70004d70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
70004b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
70004b62:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
70004b64:	4b82      	ldr	r3, [pc, #520]	@ (70004d70 <HAL_RCCEx_PeriphCLKConfig+0x254>)
70004b66:	681b      	ldr	r3, [r3, #0]
70004b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004b6c:	2b00      	cmp	r3, #0
70004b6e:	d102      	bne.n	70004b76 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
70004b70:	2301      	movs	r3, #1
70004b72:	75fb      	strb	r3, [r7, #23]
70004b74:	e013      	b.n	70004b9e <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
70004b76:	4b7d      	ldr	r3, [pc, #500]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004b7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
70004b7e:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
70004b80:	4b7a      	ldr	r3, [pc, #488]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004b84:	4a79      	ldr	r2, [pc, #484]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004b8a:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
70004b8c:	4b77      	ldr	r3, [pc, #476]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004b90:	4a76      	ldr	r2, [pc, #472]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
70004b96:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
70004b98:	4a74      	ldr	r2, [pc, #464]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004b9a:	693b      	ldr	r3, [r7, #16]
70004b9c:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
70004b9e:	7dfb      	ldrb	r3, [r7, #23]
70004ba0:	2b00      	cmp	r3, #0
70004ba2:	d149      	bne.n	70004c38 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
70004ba4:	687b      	ldr	r3, [r7, #4]
70004ba6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004ba8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70004bac:	d115      	bne.n	70004bda <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
70004bae:	f7fd fc61 	bl	70002474 <HAL_GetTick>
70004bb2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70004bb4:	e00b      	b.n	70004bce <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
70004bb6:	f7fd fc5d 	bl	70002474 <HAL_GetTick>
70004bba:	4602      	mov	r2, r0
70004bbc:	68fb      	ldr	r3, [r7, #12]
70004bbe:	1ad3      	subs	r3, r2, r3
70004bc0:	f241 3288 	movw	r2, #5000	@ 0x1388
70004bc4:	4293      	cmp	r3, r2
70004bc6:	d902      	bls.n	70004bce <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
70004bc8:	2303      	movs	r3, #3
70004bca:	75fb      	strb	r3, [r7, #23]
            break;
70004bcc:	e005      	b.n	70004bda <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
70004bce:	4b67      	ldr	r3, [pc, #412]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004bd2:	f003 0302 	and.w	r3, r3, #2
70004bd6:	2b00      	cmp	r3, #0
70004bd8:	d0ed      	beq.n	70004bb6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
70004bda:	7dfb      	ldrb	r3, [r7, #23]
70004bdc:	2b00      	cmp	r3, #0
70004bde:	d128      	bne.n	70004c32 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
70004be0:	687b      	ldr	r3, [r7, #4]
70004be2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004be4:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
70004be8:	2b00      	cmp	r3, #0
70004bea:	d00c      	beq.n	70004c06 <HAL_RCCEx_PeriphCLKConfig+0xea>
70004bec:	4b5f      	ldr	r3, [pc, #380]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004bee:	691b      	ldr	r3, [r3, #16]
70004bf0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
70004bf4:	687b      	ldr	r3, [r7, #4]
70004bf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004bf8:	0919      	lsrs	r1, r3, #4
70004bfa:	4b5e      	ldr	r3, [pc, #376]	@ (70004d74 <HAL_RCCEx_PeriphCLKConfig+0x258>)
70004bfc:	400b      	ands	r3, r1
70004bfe:	495b      	ldr	r1, [pc, #364]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c00:	4313      	orrs	r3, r2
70004c02:	610b      	str	r3, [r1, #16]
70004c04:	e005      	b.n	70004c12 <HAL_RCCEx_PeriphCLKConfig+0xf6>
70004c06:	4b59      	ldr	r3, [pc, #356]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c08:	691b      	ldr	r3, [r3, #16]
70004c0a:	4a58      	ldr	r2, [pc, #352]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
70004c10:	6113      	str	r3, [r2, #16]
70004c12:	4b56      	ldr	r3, [pc, #344]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c14:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
70004c16:	687b      	ldr	r3, [r7, #4]
70004c18:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
70004c1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70004c1e:	4953      	ldr	r1, [pc, #332]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c20:	4313      	orrs	r3, r2
70004c22:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
70004c24:	4b51      	ldr	r3, [pc, #324]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70004c28:	4a50      	ldr	r2, [pc, #320]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
70004c2e:	6713      	str	r3, [r2, #112]	@ 0x70
70004c30:	e004      	b.n	70004c3c <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
70004c32:	7dfb      	ldrb	r3, [r7, #23]
70004c34:	75bb      	strb	r3, [r7, #22]
70004c36:	e001      	b.n	70004c3c <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
70004c38:	7dfb      	ldrb	r3, [r7, #23]
70004c3a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
70004c3c:	687b      	ldr	r3, [r7, #4]
70004c3e:	681b      	ldr	r3, [r3, #0]
70004c40:	f003 0301 	and.w	r3, r3, #1
70004c44:	2b00      	cmp	r3, #0
70004c46:	d030      	beq.n	70004caa <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
70004c48:	687b      	ldr	r3, [r7, #4]
70004c4a:	685b      	ldr	r3, [r3, #4]
70004c4c:	2b03      	cmp	r3, #3
70004c4e:	d819      	bhi.n	70004c84 <HAL_RCCEx_PeriphCLKConfig+0x168>
70004c50:	a201      	add	r2, pc, #4	@ (adr r2, 70004c58 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
70004c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70004c56:	bf00      	nop
70004c58:	70004c8b 	.word	0x70004c8b
70004c5c:	70004c69 	.word	0x70004c69
70004c60:	70004c77 	.word	0x70004c77
70004c64:	70004c8b 	.word	0x70004c8b
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004c68:	4b40      	ldr	r3, [pc, #256]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c6c:	4a3f      	ldr	r2, [pc, #252]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004c72:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004c74:	e00a      	b.n	70004c8c <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
70004c76:	4b3d      	ldr	r3, [pc, #244]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004c7a:	4a3c      	ldr	r2, [pc, #240]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c7c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
70004c80:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
70004c82:	e003      	b.n	70004c8c <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004c84:	2301      	movs	r3, #1
70004c86:	75fb      	strb	r3, [r7, #23]
        break;
70004c88:	e000      	b.n	70004c8c <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
70004c8a:	bf00      	nop
    }

    if (ret == HAL_OK)
70004c8c:	7dfb      	ldrb	r3, [r7, #23]
70004c8e:	2b00      	cmp	r3, #0
70004c90:	d109      	bne.n	70004ca6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
70004c92:	4b36      	ldr	r3, [pc, #216]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004c96:	f023 0203 	bic.w	r2, r3, #3
70004c9a:	687b      	ldr	r3, [r7, #4]
70004c9c:	685b      	ldr	r3, [r3, #4]
70004c9e:	4933      	ldr	r1, [pc, #204]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004ca0:	4313      	orrs	r3, r2
70004ca2:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004ca4:	e001      	b.n	70004caa <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004ca6:	7dfb      	ldrb	r3, [r7, #23]
70004ca8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
70004caa:	687b      	ldr	r3, [r7, #4]
70004cac:	681b      	ldr	r3, [r3, #0]
70004cae:	f003 0302 	and.w	r3, r3, #2
70004cb2:	2b00      	cmp	r3, #0
70004cb4:	d02a      	beq.n	70004d0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
70004cb6:	687b      	ldr	r3, [r7, #4]
70004cb8:	689b      	ldr	r3, [r3, #8]
70004cba:	2b20      	cmp	r3, #32
70004cbc:	d00c      	beq.n	70004cd8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
70004cbe:	2b20      	cmp	r3, #32
70004cc0:	d811      	bhi.n	70004ce6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
70004cc2:	2b00      	cmp	r3, #0
70004cc4:	d012      	beq.n	70004cec <HAL_RCCEx_PeriphCLKConfig+0x1d0>
70004cc6:	2b10      	cmp	r3, #16
70004cc8:	d10d      	bne.n	70004ce6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004cca:	4b28      	ldr	r3, [pc, #160]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cce:	4a27      	ldr	r2, [pc, #156]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004cd0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004cd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004cd6:	e00a      	b.n	70004cee <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004cd8:	4b24      	ldr	r3, [pc, #144]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004cdc:	4a23      	ldr	r2, [pc, #140]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004cde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004ce2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
70004ce4:	e003      	b.n	70004cee <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
70004ce6:	2301      	movs	r3, #1
70004ce8:	75fb      	strb	r3, [r7, #23]
        break;
70004cea:	e000      	b.n	70004cee <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
70004cec:	bf00      	nop
    }

    if (ret == HAL_OK)
70004cee:	7dfb      	ldrb	r3, [r7, #23]
70004cf0:	2b00      	cmp	r3, #0
70004cf2:	d109      	bne.n	70004d08 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
70004cf4:	4b1d      	ldr	r3, [pc, #116]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004cf8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
70004cfc:	687b      	ldr	r3, [r7, #4]
70004cfe:	689b      	ldr	r3, [r3, #8]
70004d00:	491a      	ldr	r1, [pc, #104]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004d02:	4313      	orrs	r3, r2
70004d04:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004d06:	e001      	b.n	70004d0c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004d08:	7dfb      	ldrb	r3, [r7, #23]
70004d0a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
70004d0c:	687b      	ldr	r3, [r7, #4]
70004d0e:	681b      	ldr	r3, [r3, #0]
70004d10:	f003 0304 	and.w	r3, r3, #4
70004d14:	2b00      	cmp	r3, #0
70004d16:	d031      	beq.n	70004d7c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
70004d18:	687b      	ldr	r3, [r7, #4]
70004d1a:	68db      	ldr	r3, [r3, #12]
70004d1c:	2b80      	cmp	r3, #128	@ 0x80
70004d1e:	d00c      	beq.n	70004d3a <HAL_RCCEx_PeriphCLKConfig+0x21e>
70004d20:	2b80      	cmp	r3, #128	@ 0x80
70004d22:	d811      	bhi.n	70004d48 <HAL_RCCEx_PeriphCLKConfig+0x22c>
70004d24:	2b00      	cmp	r3, #0
70004d26:	d012      	beq.n	70004d4e <HAL_RCCEx_PeriphCLKConfig+0x232>
70004d28:	2b40      	cmp	r3, #64	@ 0x40
70004d2a:	d10d      	bne.n	70004d48 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004d2c:	4b0f      	ldr	r3, [pc, #60]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d30:	4a0e      	ldr	r2, [pc, #56]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004d32:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004d36:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
70004d38:	e00a      	b.n	70004d50 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004d3a:	4b0c      	ldr	r3, [pc, #48]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004d3e:	4a0b      	ldr	r2, [pc, #44]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004d40:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004d44:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
70004d46:	e003      	b.n	70004d50 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
70004d48:	2301      	movs	r3, #1
70004d4a:	75fb      	strb	r3, [r7, #23]
        break;
70004d4c:	e000      	b.n	70004d50 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
70004d4e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004d50:	7dfb      	ldrb	r3, [r7, #23]
70004d52:	2b00      	cmp	r3, #0
70004d54:	d110      	bne.n	70004d78 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
70004d56:	4b05      	ldr	r3, [pc, #20]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004d5a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
70004d5e:	687b      	ldr	r3, [r7, #4]
70004d60:	68db      	ldr	r3, [r3, #12]
70004d62:	4902      	ldr	r1, [pc, #8]	@ (70004d6c <HAL_RCCEx_PeriphCLKConfig+0x250>)
70004d64:	4313      	orrs	r3, r2
70004d66:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004d68:	e008      	b.n	70004d7c <HAL_RCCEx_PeriphCLKConfig+0x260>
70004d6a:	bf00      	nop
70004d6c:	58024400 	.word	0x58024400
70004d70:	58024800 	.word	0x58024800
70004d74:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
70004d78:	7dfb      	ldrb	r3, [r7, #23]
70004d7a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
70004d7c:	687b      	ldr	r3, [r7, #4]
70004d7e:	681b      	ldr	r3, [r3, #0]
70004d80:	f003 0308 	and.w	r3, r3, #8
70004d84:	2b00      	cmp	r3, #0
70004d86:	d008      	beq.n	70004d9a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
70004d88:	4b93      	ldr	r3, [pc, #588]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004d8c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004d90:	687b      	ldr	r3, [r7, #4]
70004d92:	691b      	ldr	r3, [r3, #16]
70004d94:	4990      	ldr	r1, [pc, #576]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004d96:	4313      	orrs	r3, r2
70004d98:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
70004d9a:	687b      	ldr	r3, [r7, #4]
70004d9c:	681b      	ldr	r3, [r3, #0]
70004d9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70004da2:	2b00      	cmp	r3, #0
70004da4:	d026      	beq.n	70004df4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
70004da6:	687b      	ldr	r3, [r7, #4]
70004da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004daa:	2b00      	cmp	r3, #0
70004dac:	d002      	beq.n	70004db4 <HAL_RCCEx_PeriphCLKConfig+0x298>
70004dae:	2b04      	cmp	r3, #4
70004db0:	d007      	beq.n	70004dc2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
70004db2:	e00d      	b.n	70004dd0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
70004db4:	4b88      	ldr	r3, [pc, #544]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004db8:	4a87      	ldr	r2, [pc, #540]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004dba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
70004dbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004dc0:	e009      	b.n	70004dd6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
70004dc2:	4b85      	ldr	r3, [pc, #532]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004dc6:	4a84      	ldr	r2, [pc, #528]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004dc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
70004dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
70004dce:	e002      	b.n	70004dd6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
70004dd0:	2301      	movs	r3, #1
70004dd2:	75fb      	strb	r3, [r7, #23]
        break;
70004dd4:	bf00      	nop
    }

    if (ret == HAL_OK)
70004dd6:	7dfb      	ldrb	r3, [r7, #23]
70004dd8:	2b00      	cmp	r3, #0
70004dda:	d109      	bne.n	70004df0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
70004ddc:	4b7e      	ldr	r3, [pc, #504]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004dde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004de0:	f023 0204 	bic.w	r2, r3, #4
70004de4:	687b      	ldr	r3, [r7, #4]
70004de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70004de8:	497b      	ldr	r1, [pc, #492]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004dea:	4313      	orrs	r3, r2
70004dec:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004dee:	e001      	b.n	70004df4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004df0:	7dfb      	ldrb	r3, [r7, #23]
70004df2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
70004df4:	687b      	ldr	r3, [r7, #4]
70004df6:	681b      	ldr	r3, [r3, #0]
70004df8:	f003 0310 	and.w	r3, r3, #16
70004dfc:	2b00      	cmp	r3, #0
70004dfe:	d02e      	beq.n	70004e5e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
70004e00:	687b      	ldr	r3, [r7, #4]
70004e02:	695b      	ldr	r3, [r3, #20]
70004e04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004e08:	d019      	beq.n	70004e3e <HAL_RCCEx_PeriphCLKConfig+0x322>
70004e0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70004e0e:	d813      	bhi.n	70004e38 <HAL_RCCEx_PeriphCLKConfig+0x31c>
70004e10:	2b00      	cmp	r3, #0
70004e12:	d003      	beq.n	70004e1c <HAL_RCCEx_PeriphCLKConfig+0x300>
70004e14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70004e18:	d007      	beq.n	70004e2a <HAL_RCCEx_PeriphCLKConfig+0x30e>
70004e1a:	e00d      	b.n	70004e38 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004e1c:	4b6e      	ldr	r3, [pc, #440]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e20:	4a6d      	ldr	r2, [pc, #436]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004e22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004e26:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
70004e28:	e00a      	b.n	70004e40 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70004e2a:	4b6b      	ldr	r3, [pc, #428]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004e2e:	4a6a      	ldr	r2, [pc, #424]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004e30:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70004e34:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
70004e36:	e003      	b.n	70004e40 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004e38:	2301      	movs	r3, #1
70004e3a:	75fb      	strb	r3, [r7, #23]
        break;
70004e3c:	e000      	b.n	70004e40 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
70004e3e:	bf00      	nop
    }

    if (ret == HAL_OK)
70004e40:	7dfb      	ldrb	r3, [r7, #23]
70004e42:	2b00      	cmp	r3, #0
70004e44:	d109      	bne.n	70004e5a <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
70004e46:	4b64      	ldr	r3, [pc, #400]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004e48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004e4a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70004e4e:	687b      	ldr	r3, [r7, #4]
70004e50:	695b      	ldr	r3, [r3, #20]
70004e52:	4961      	ldr	r1, [pc, #388]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004e54:	4313      	orrs	r3, r2
70004e56:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004e58:	e001      	b.n	70004e5e <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004e5a:	7dfb      	ldrb	r3, [r7, #23]
70004e5c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
70004e5e:	687b      	ldr	r3, [r7, #4]
70004e60:	681b      	ldr	r3, [r3, #0]
70004e62:	f003 0320 	and.w	r3, r3, #32
70004e66:	2b00      	cmp	r3, #0
70004e68:	d03f      	beq.n	70004eea <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
70004e6a:	687b      	ldr	r3, [r7, #4]
70004e6c:	699b      	ldr	r3, [r3, #24]
70004e6e:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004e72:	d02a      	beq.n	70004eca <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004e74:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70004e78:	d824      	bhi.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004e7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004e7e:	d024      	beq.n	70004eca <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004e80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004e84:	d81e      	bhi.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004e86:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004e8a:	d01e      	beq.n	70004eca <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004e8c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70004e90:	d818      	bhi.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004e92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004e96:	d00e      	beq.n	70004eb6 <HAL_RCCEx_PeriphCLKConfig+0x39a>
70004e98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70004e9c:	d812      	bhi.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
70004e9e:	2b00      	cmp	r3, #0
70004ea0:	d013      	beq.n	70004eca <HAL_RCCEx_PeriphCLKConfig+0x3ae>
70004ea2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70004ea6:	d10d      	bne.n	70004ec4 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004ea8:	4b4b      	ldr	r3, [pc, #300]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004eac:	4a4a      	ldr	r2, [pc, #296]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004eae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004eb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004eb4:	e00a      	b.n	70004ecc <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70004eb6:	4b48      	ldr	r3, [pc, #288]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004eba:	4a47      	ldr	r2, [pc, #284]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ebc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70004ec0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
70004ec2:	e003      	b.n	70004ecc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004ec4:	2301      	movs	r3, #1
70004ec6:	75fb      	strb	r3, [r7, #23]
        break;
70004ec8:	e000      	b.n	70004ecc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
70004eca:	bf00      	nop
    }

    if (ret == HAL_OK)
70004ecc:	7dfb      	ldrb	r3, [r7, #23]
70004ece:	2b00      	cmp	r3, #0
70004ed0:	d109      	bne.n	70004ee6 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
70004ed2:	4b41      	ldr	r3, [pc, #260]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004ed6:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
70004eda:	687b      	ldr	r3, [r7, #4]
70004edc:	699b      	ldr	r3, [r3, #24]
70004ede:	493e      	ldr	r1, [pc, #248]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ee0:	4313      	orrs	r3, r2
70004ee2:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004ee4:	e001      	b.n	70004eea <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004ee6:	7dfb      	ldrb	r3, [r7, #23]
70004ee8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
70004eea:	687b      	ldr	r3, [r7, #4]
70004eec:	681b      	ldr	r3, [r3, #0]
70004eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70004ef2:	2b00      	cmp	r3, #0
70004ef4:	d008      	beq.n	70004f08 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
70004ef6:	4b38      	ldr	r3, [pc, #224]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004ef8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004efa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
70004efe:	687b      	ldr	r3, [r7, #4]
70004f00:	69db      	ldr	r3, [r3, #28]
70004f02:	4935      	ldr	r1, [pc, #212]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004f04:	4313      	orrs	r3, r2
70004f06:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
70004f08:	687b      	ldr	r3, [r7, #4]
70004f0a:	681b      	ldr	r3, [r3, #0]
70004f0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70004f10:	2b00      	cmp	r3, #0
70004f12:	d008      	beq.n	70004f26 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
70004f14:	4b30      	ldr	r3, [pc, #192]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004f18:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
70004f1c:	687b      	ldr	r3, [r7, #4]
70004f1e:	6a1b      	ldr	r3, [r3, #32]
70004f20:	492d      	ldr	r1, [pc, #180]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004f22:	4313      	orrs	r3, r2
70004f24:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
70004f26:	687b      	ldr	r3, [r7, #4]
70004f28:	681b      	ldr	r3, [r3, #0]
70004f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70004f2e:	2b00      	cmp	r3, #0
70004f30:	d020      	beq.n	70004f74 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
70004f32:	687b      	ldr	r3, [r7, #4]
70004f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004f36:	2b00      	cmp	r3, #0
70004f38:	d00c      	beq.n	70004f54 <HAL_RCCEx_PeriphCLKConfig+0x438>
70004f3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70004f3e:	d106      	bne.n	70004f4e <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
70004f40:	4b25      	ldr	r3, [pc, #148]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f44:	4a24      	ldr	r2, [pc, #144]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004f46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
70004f4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
70004f4c:	e003      	b.n	70004f56 <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
70004f4e:	2301      	movs	r3, #1
70004f50:	75fb      	strb	r3, [r7, #23]
        break;
70004f52:	e000      	b.n	70004f56 <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
70004f54:	bf00      	nop
    }

    if (ret == HAL_OK)
70004f56:	7dfb      	ldrb	r3, [r7, #23]
70004f58:	2b00      	cmp	r3, #0
70004f5a:	d109      	bne.n	70004f70 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
70004f5c:	4b1e      	ldr	r3, [pc, #120]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004f5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70004f60:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
70004f64:	687b      	ldr	r3, [r7, #4]
70004f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70004f68:	491b      	ldr	r1, [pc, #108]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004f6a:	4313      	orrs	r3, r2
70004f6c:	64cb      	str	r3, [r1, #76]	@ 0x4c
70004f6e:	e001      	b.n	70004f74 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
70004f70:	7dfb      	ldrb	r3, [r7, #23]
70004f72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
70004f74:	687b      	ldr	r3, [r7, #4]
70004f76:	681b      	ldr	r3, [r3, #0]
70004f78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
70004f7c:	2b00      	cmp	r3, #0
70004f7e:	d02f      	beq.n	70004fe0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
70004f80:	687b      	ldr	r3, [r7, #4]
70004f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004f84:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004f88:	d00e      	beq.n	70004fa8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
70004f8a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70004f8e:	d812      	bhi.n	70004fb6 <HAL_RCCEx_PeriphCLKConfig+0x49a>
70004f90:	2b00      	cmp	r3, #0
70004f92:	d013      	beq.n	70004fbc <HAL_RCCEx_PeriphCLKConfig+0x4a0>
70004f94:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70004f98:	d10d      	bne.n	70004fb6 <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70004f9a:	4b0f      	ldr	r3, [pc, #60]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004f9e:	4a0e      	ldr	r2, [pc, #56]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004fa0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70004fa4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004fa6:	e00a      	b.n	70004fbe <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70004fa8:	4b0b      	ldr	r3, [pc, #44]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004fac:	4a0a      	ldr	r2, [pc, #40]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004fae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70004fb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
70004fb4:	e003      	b.n	70004fbe <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70004fb6:	2301      	movs	r3, #1
70004fb8:	75fb      	strb	r3, [r7, #23]
        break;
70004fba:	e000      	b.n	70004fbe <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
70004fbc:	bf00      	nop
    }

    if (ret == HAL_OK)
70004fbe:	7dfb      	ldrb	r3, [r7, #23]
70004fc0:	2b00      	cmp	r3, #0
70004fc2:	d10b      	bne.n	70004fdc <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
70004fc4:	4b04      	ldr	r3, [pc, #16]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004fc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70004fc8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
70004fcc:	687b      	ldr	r3, [r7, #4]
70004fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70004fd0:	4901      	ldr	r1, [pc, #4]	@ (70004fd8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
70004fd2:	4313      	orrs	r3, r2
70004fd4:	650b      	str	r3, [r1, #80]	@ 0x50
70004fd6:	e003      	b.n	70004fe0 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
70004fd8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70004fdc:	7dfb      	ldrb	r3, [r7, #23]
70004fde:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
70004fe0:	687b      	ldr	r3, [r7, #4]
70004fe2:	681b      	ldr	r3, [r3, #0]
70004fe4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
70004fe8:	2b00      	cmp	r3, #0
70004fea:	d02c      	beq.n	70005046 <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
70004fec:	687b      	ldr	r3, [r7, #4]
70004fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70004ff0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004ff4:	d017      	beq.n	70005026 <HAL_RCCEx_PeriphCLKConfig+0x50a>
70004ff6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70004ffa:	d811      	bhi.n	70005020 <HAL_RCCEx_PeriphCLKConfig+0x504>
70004ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005000:	d011      	beq.n	70005026 <HAL_RCCEx_PeriphCLKConfig+0x50a>
70005002:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005006:	d80b      	bhi.n	70005020 <HAL_RCCEx_PeriphCLKConfig+0x504>
70005008:	2b00      	cmp	r3, #0
7000500a:	d00c      	beq.n	70005026 <HAL_RCCEx_PeriphCLKConfig+0x50a>
7000500c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005010:	d106      	bne.n	70005020 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005012:	4b97      	ldr	r3, [pc, #604]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005016:	4a96      	ldr	r2, [pc, #600]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005018:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000501c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
7000501e:	e003      	b.n	70005028 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005020:	2301      	movs	r3, #1
70005022:	75fb      	strb	r3, [r7, #23]
        break;
70005024:	e000      	b.n	70005028 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
70005026:	bf00      	nop
    }

    if (ret == HAL_OK)
70005028:	7dfb      	ldrb	r3, [r7, #23]
7000502a:	2b00      	cmp	r3, #0
7000502c:	d109      	bne.n	70005042 <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
7000502e:	4b90      	ldr	r3, [pc, #576]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005030:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005032:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
70005036:	687b      	ldr	r3, [r7, #4]
70005038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000503a:	498d      	ldr	r1, [pc, #564]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000503c:	4313      	orrs	r3, r2
7000503e:	650b      	str	r3, [r1, #80]	@ 0x50
70005040:	e001      	b.n	70005046 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005042:	7dfb      	ldrb	r3, [r7, #23]
70005044:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
70005046:	687b      	ldr	r3, [r7, #4]
70005048:	681b      	ldr	r3, [r3, #0]
7000504a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
7000504e:	2b00      	cmp	r3, #0
70005050:	d02c      	beq.n	700050ac <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
70005052:	687b      	ldr	r3, [r7, #4]
70005054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70005056:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
7000505a:	d017      	beq.n	7000508c <HAL_RCCEx_PeriphCLKConfig+0x570>
7000505c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70005060:	d811      	bhi.n	70005086 <HAL_RCCEx_PeriphCLKConfig+0x56a>
70005062:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70005066:	d011      	beq.n	7000508c <HAL_RCCEx_PeriphCLKConfig+0x570>
70005068:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000506c:	d80b      	bhi.n	70005086 <HAL_RCCEx_PeriphCLKConfig+0x56a>
7000506e:	2b00      	cmp	r3, #0
70005070:	d00c      	beq.n	7000508c <HAL_RCCEx_PeriphCLKConfig+0x570>
70005072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70005076:	d106      	bne.n	70005086 <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005078:	4b7d      	ldr	r3, [pc, #500]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000507a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000507c:	4a7c      	ldr	r2, [pc, #496]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000507e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005082:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
70005084:	e003      	b.n	7000508e <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005086:	2301      	movs	r3, #1
70005088:	75fb      	strb	r3, [r7, #23]
        break;
7000508a:	e000      	b.n	7000508e <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
7000508c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000508e:	7dfb      	ldrb	r3, [r7, #23]
70005090:	2b00      	cmp	r3, #0
70005092:	d109      	bne.n	700050a8 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
70005094:	4b76      	ldr	r3, [pc, #472]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005098:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
7000509c:	687b      	ldr	r3, [r7, #4]
7000509e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700050a0:	4973      	ldr	r1, [pc, #460]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700050a2:	4313      	orrs	r3, r2
700050a4:	650b      	str	r3, [r1, #80]	@ 0x50
700050a6:	e001      	b.n	700050ac <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
700050a8:	7dfb      	ldrb	r3, [r7, #23]
700050aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
700050ac:	687b      	ldr	r3, [r7, #4]
700050ae:	681b      	ldr	r3, [r3, #0]
700050b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
700050b4:	2b00      	cmp	r3, #0
700050b6:	d045      	beq.n	70005144 <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
700050b8:	687b      	ldr	r3, [r7, #4]
700050ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700050bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
700050c0:	d02a      	beq.n	70005118 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
700050c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
700050c6:	d824      	bhi.n	70005112 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
700050c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700050cc:	d026      	beq.n	7000511c <HAL_RCCEx_PeriphCLKConfig+0x600>
700050ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700050d2:	d81e      	bhi.n	70005112 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
700050d4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
700050d8:	d022      	beq.n	70005120 <HAL_RCCEx_PeriphCLKConfig+0x604>
700050da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
700050de:	d818      	bhi.n	70005112 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
700050e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700050e4:	d00e      	beq.n	70005104 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
700050e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700050ea:	d812      	bhi.n	70005112 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
700050ec:	2b00      	cmp	r3, #0
700050ee:	d019      	beq.n	70005124 <HAL_RCCEx_PeriphCLKConfig+0x608>
700050f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700050f4:	d10d      	bne.n	70005112 <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700050f6:	4b5e      	ldr	r3, [pc, #376]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700050fa:	4a5d      	ldr	r2, [pc, #372]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700050fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005100:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70005102:	e010      	b.n	70005126 <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005104:	4b5a      	ldr	r3, [pc, #360]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005108:	4a59      	ldr	r2, [pc, #356]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000510a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000510e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
70005110:	e009      	b.n	70005126 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005112:	2301      	movs	r3, #1
70005114:	75fb      	strb	r3, [r7, #23]
        break;
70005116:	e006      	b.n	70005126 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70005118:	bf00      	nop
7000511a:	e004      	b.n	70005126 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
7000511c:	bf00      	nop
7000511e:	e002      	b.n	70005126 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70005120:	bf00      	nop
70005122:	e000      	b.n	70005126 <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
70005124:	bf00      	nop
    }

    if (ret == HAL_OK)
70005126:	7dfb      	ldrb	r3, [r7, #23]
70005128:	2b00      	cmp	r3, #0
7000512a:	d109      	bne.n	70005140 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
7000512c:	4b50      	ldr	r3, [pc, #320]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000512e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005130:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
70005134:	687b      	ldr	r3, [r7, #4]
70005136:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70005138:	494d      	ldr	r1, [pc, #308]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000513a:	4313      	orrs	r3, r2
7000513c:	650b      	str	r3, [r1, #80]	@ 0x50
7000513e:	e001      	b.n	70005144 <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005140:	7dfb      	ldrb	r3, [r7, #23]
70005142:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
70005144:	687b      	ldr	r3, [r7, #4]
70005146:	681b      	ldr	r3, [r3, #0]
70005148:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
7000514c:	2b00      	cmp	r3, #0
7000514e:	d045      	beq.n	700051dc <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
70005150:	687b      	ldr	r3, [r7, #4]
70005152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70005154:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
70005158:	d02a      	beq.n	700051b0 <HAL_RCCEx_PeriphCLKConfig+0x694>
7000515a:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
7000515e:	d824      	bhi.n	700051aa <HAL_RCCEx_PeriphCLKConfig+0x68e>
70005160:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005164:	d026      	beq.n	700051b4 <HAL_RCCEx_PeriphCLKConfig+0x698>
70005166:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
7000516a:	d81e      	bhi.n	700051aa <HAL_RCCEx_PeriphCLKConfig+0x68e>
7000516c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70005170:	d022      	beq.n	700051b8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
70005172:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70005176:	d818      	bhi.n	700051aa <HAL_RCCEx_PeriphCLKConfig+0x68e>
70005178:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000517c:	d00e      	beq.n	7000519c <HAL_RCCEx_PeriphCLKConfig+0x680>
7000517e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70005182:	d812      	bhi.n	700051aa <HAL_RCCEx_PeriphCLKConfig+0x68e>
70005184:	2b00      	cmp	r3, #0
70005186:	d019      	beq.n	700051bc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
70005188:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000518c:	d10d      	bne.n	700051aa <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
7000518e:	4b38      	ldr	r3, [pc, #224]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005192:	4a37      	ldr	r2, [pc, #220]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005198:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
7000519a:	e010      	b.n	700051be <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
7000519c:	4b34      	ldr	r3, [pc, #208]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000519e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700051a0:	4a33      	ldr	r2, [pc, #204]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700051a2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700051a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
700051a8:	e009      	b.n	700051be <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700051aa:	2301      	movs	r3, #1
700051ac:	75fb      	strb	r3, [r7, #23]
        break;
700051ae:	e006      	b.n	700051be <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
700051b0:	bf00      	nop
700051b2:	e004      	b.n	700051be <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
700051b4:	bf00      	nop
700051b6:	e002      	b.n	700051be <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
700051b8:	bf00      	nop
700051ba:	e000      	b.n	700051be <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
700051bc:	bf00      	nop
    }

    if (ret == HAL_OK)
700051be:	7dfb      	ldrb	r3, [r7, #23]
700051c0:	2b00      	cmp	r3, #0
700051c2:	d109      	bne.n	700051d8 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
700051c4:	4b2a      	ldr	r3, [pc, #168]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700051c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700051c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
700051cc:	687b      	ldr	r3, [r7, #4]
700051ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700051d0:	4927      	ldr	r1, [pc, #156]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
700051d2:	4313      	orrs	r3, r2
700051d4:	658b      	str	r3, [r1, #88]	@ 0x58
700051d6:	e001      	b.n	700051dc <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
700051d8:	7dfb      	ldrb	r3, [r7, #23]
700051da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
700051dc:	687b      	ldr	r3, [r7, #4]
700051de:	681b      	ldr	r3, [r3, #0]
700051e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
700051e4:	2b00      	cmp	r3, #0
700051e6:	d047      	beq.n	70005278 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
700051e8:	687b      	ldr	r3, [r7, #4]
700051ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
700051ec:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
700051f0:	d02a      	beq.n	70005248 <HAL_RCCEx_PeriphCLKConfig+0x72c>
700051f2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
700051f6:	d824      	bhi.n	70005242 <HAL_RCCEx_PeriphCLKConfig+0x726>
700051f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
700051fc:	d026      	beq.n	7000524c <HAL_RCCEx_PeriphCLKConfig+0x730>
700051fe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70005202:	d81e      	bhi.n	70005242 <HAL_RCCEx_PeriphCLKConfig+0x726>
70005204:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70005208:	d022      	beq.n	70005250 <HAL_RCCEx_PeriphCLKConfig+0x734>
7000520a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
7000520e:	d818      	bhi.n	70005242 <HAL_RCCEx_PeriphCLKConfig+0x726>
70005210:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005214:	d00e      	beq.n	70005234 <HAL_RCCEx_PeriphCLKConfig+0x718>
70005216:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
7000521a:	d812      	bhi.n	70005242 <HAL_RCCEx_PeriphCLKConfig+0x726>
7000521c:	2b00      	cmp	r3, #0
7000521e:	d019      	beq.n	70005254 <HAL_RCCEx_PeriphCLKConfig+0x738>
70005220:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005224:	d10d      	bne.n	70005242 <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005226:	4b12      	ldr	r3, [pc, #72]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000522a:	4a11      	ldr	r2, [pc, #68]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000522c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005230:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70005232:	e010      	b.n	70005256 <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005234:	4b0e      	ldr	r3, [pc, #56]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
70005236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005238:	4a0d      	ldr	r2, [pc, #52]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000523a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000523e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
70005240:	e009      	b.n	70005256 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005242:	2301      	movs	r3, #1
70005244:	75fb      	strb	r3, [r7, #23]
        break;
70005246:	e006      	b.n	70005256 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70005248:	bf00      	nop
7000524a:	e004      	b.n	70005256 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
7000524c:	bf00      	nop
7000524e:	e002      	b.n	70005256 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70005250:	bf00      	nop
70005252:	e000      	b.n	70005256 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
70005254:	bf00      	nop
    }

    if (ret == HAL_OK)
70005256:	7dfb      	ldrb	r3, [r7, #23]
70005258:	2b00      	cmp	r3, #0
7000525a:	d10b      	bne.n	70005274 <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
7000525c:	4b04      	ldr	r3, [pc, #16]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000525e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005260:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
70005264:	687b      	ldr	r3, [r7, #4]
70005266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70005268:	4901      	ldr	r1, [pc, #4]	@ (70005270 <HAL_RCCEx_PeriphCLKConfig+0x754>)
7000526a:	4313      	orrs	r3, r2
7000526c:	658b      	str	r3, [r1, #88]	@ 0x58
7000526e:	e003      	b.n	70005278 <HAL_RCCEx_PeriphCLKConfig+0x75c>
70005270:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70005274:	7dfb      	ldrb	r3, [r7, #23]
70005276:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
70005278:	687b      	ldr	r3, [r7, #4]
7000527a:	681b      	ldr	r3, [r3, #0]
7000527c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70005280:	2b00      	cmp	r3, #0
70005282:	d034      	beq.n	700052ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
70005284:	687b      	ldr	r3, [r7, #4]
70005286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
70005288:	2b05      	cmp	r3, #5
7000528a:	d81d      	bhi.n	700052c8 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
7000528c:	a201      	add	r2, pc, #4	@ (adr r2, 70005294 <HAL_RCCEx_PeriphCLKConfig+0x778>)
7000528e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005292:	bf00      	nop
70005294:	700052cf 	.word	0x700052cf
70005298:	700052ad 	.word	0x700052ad
7000529c:	700052bb 	.word	0x700052bb
700052a0:	700052cf 	.word	0x700052cf
700052a4:	700052cf 	.word	0x700052cf
700052a8:	700052cf 	.word	0x700052cf
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
700052ac:	4b91      	ldr	r3, [pc, #580]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700052b0:	4a90      	ldr	r2, [pc, #576]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700052b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
700052b8:	e00a      	b.n	700052d0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700052ba:	4b8e      	ldr	r3, [pc, #568]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700052be:	4a8d      	ldr	r2, [pc, #564]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700052c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
700052c6:	e003      	b.n	700052d0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700052c8:	2301      	movs	r3, #1
700052ca:	75fb      	strb	r3, [r7, #23]
        break;
700052cc:	e000      	b.n	700052d0 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
700052ce:	bf00      	nop
    }

    if (ret == HAL_OK)
700052d0:	7dfb      	ldrb	r3, [r7, #23]
700052d2:	2b00      	cmp	r3, #0
700052d4:	d109      	bne.n	700052ea <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
700052d6:	4b87      	ldr	r3, [pc, #540]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700052da:	f023 0207 	bic.w	r2, r3, #7
700052de:	687b      	ldr	r3, [r7, #4]
700052e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
700052e2:	4984      	ldr	r1, [pc, #528]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052e4:	4313      	orrs	r3, r2
700052e6:	658b      	str	r3, [r1, #88]	@ 0x58
700052e8:	e001      	b.n	700052ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
700052ea:	7dfb      	ldrb	r3, [r7, #23]
700052ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
700052ee:	687b      	ldr	r3, [r7, #4]
700052f0:	681b      	ldr	r3, [r3, #0]
700052f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700052f6:	2b00      	cmp	r3, #0
700052f8:	d005      	beq.n	70005306 <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700052fa:	4b7e      	ldr	r3, [pc, #504]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700052fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700052fe:	4a7d      	ldr	r2, [pc, #500]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005300:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
70005304:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
70005306:	687b      	ldr	r3, [r7, #4]
70005308:	681b      	ldr	r3, [r3, #0]
7000530a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000530e:	2b00      	cmp	r3, #0
70005310:	d021      	beq.n	70005356 <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
70005312:	687b      	ldr	r3, [r7, #4]
70005314:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70005316:	2b00      	cmp	r3, #0
70005318:	d003      	beq.n	70005322 <HAL_RCCEx_PeriphCLKConfig+0x806>
7000531a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
7000531e:	d00a      	beq.n	70005336 <HAL_RCCEx_PeriphCLKConfig+0x81a>
70005320:	e006      	b.n	70005330 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
70005322:	4b74      	ldr	r3, [pc, #464]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005326:	4a73      	ldr	r2, [pc, #460]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005328:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
7000532c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
7000532e:	e003      	b.n	70005338 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005330:	2301      	movs	r3, #1
70005332:	75fb      	strb	r3, [r7, #23]
        break;
70005334:	e000      	b.n	70005338 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
70005336:	bf00      	nop
    }

    if (ret == HAL_OK)
70005338:	7dfb      	ldrb	r3, [r7, #23]
7000533a:	2b00      	cmp	r3, #0
7000533c:	d109      	bne.n	70005352 <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
7000533e:	4b6d      	ldr	r3, [pc, #436]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005342:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
70005346:	687b      	ldr	r3, [r7, #4]
70005348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
7000534a:	496a      	ldr	r1, [pc, #424]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000534c:	4313      	orrs	r3, r2
7000534e:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005350:	e001      	b.n	70005356 <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005352:	7dfb      	ldrb	r3, [r7, #23]
70005354:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
70005356:	687b      	ldr	r3, [r7, #4]
70005358:	681b      	ldr	r3, [r3, #0]
7000535a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
7000535e:	2b00      	cmp	r3, #0
70005360:	d043      	beq.n	700053ea <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
70005362:	687b      	ldr	r3, [r7, #4]
70005364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005366:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000536a:	d02c      	beq.n	700053c6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
7000536c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70005370:	d826      	bhi.n	700053c0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
70005372:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70005376:	d028      	beq.n	700053ca <HAL_RCCEx_PeriphCLKConfig+0x8ae>
70005378:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
7000537c:	d820      	bhi.n	700053c0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
7000537e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70005382:	d016      	beq.n	700053b2 <HAL_RCCEx_PeriphCLKConfig+0x896>
70005384:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70005388:	d81a      	bhi.n	700053c0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
7000538a:	2b00      	cmp	r3, #0
7000538c:	d003      	beq.n	70005396 <HAL_RCCEx_PeriphCLKConfig+0x87a>
7000538e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70005392:	d007      	beq.n	700053a4 <HAL_RCCEx_PeriphCLKConfig+0x888>
70005394:	e014      	b.n	700053c0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005396:	4b57      	ldr	r3, [pc, #348]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000539a:	4a56      	ldr	r2, [pc, #344]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000539c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700053a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
700053a2:	e013      	b.n	700053cc <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700053a4:	4b53      	ldr	r3, [pc, #332]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700053a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700053a8:	4a52      	ldr	r2, [pc, #328]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700053aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700053ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
700053b0:	e00c      	b.n	700053cc <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
700053b2:	4b50      	ldr	r3, [pc, #320]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700053b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700053b6:	4a4f      	ldr	r2, [pc, #316]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700053b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
700053bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
700053be:	e005      	b.n	700053cc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700053c0:	2301      	movs	r3, #1
700053c2:	75fb      	strb	r3, [r7, #23]
        break;
700053c4:	e002      	b.n	700053cc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
700053c6:	bf00      	nop
700053c8:	e000      	b.n	700053cc <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
700053ca:	bf00      	nop
    }

    if (ret == HAL_OK)
700053cc:	7dfb      	ldrb	r3, [r7, #23]
700053ce:	2b00      	cmp	r3, #0
700053d0:	d109      	bne.n	700053e6 <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
700053d2:	4b48      	ldr	r3, [pc, #288]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700053d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700053d6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
700053da:	687b      	ldr	r3, [r7, #4]
700053dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700053de:	4945      	ldr	r1, [pc, #276]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700053e0:	4313      	orrs	r3, r2
700053e2:	654b      	str	r3, [r1, #84]	@ 0x54
700053e4:	e001      	b.n	700053ea <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
700053e6:	7dfb      	ldrb	r3, [r7, #23]
700053e8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
700053ea:	687b      	ldr	r3, [r7, #4]
700053ec:	681b      	ldr	r3, [r3, #0]
700053ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
700053f2:	2b00      	cmp	r3, #0
700053f4:	d04b      	beq.n	7000548e <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
700053f6:	687b      	ldr	r3, [r7, #4]
700053f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
700053fa:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
700053fe:	d032      	beq.n	70005466 <HAL_RCCEx_PeriphCLKConfig+0x94a>
70005400:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70005404:	d82c      	bhi.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0x944>
70005406:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000540a:	d02e      	beq.n	7000546a <HAL_RCCEx_PeriphCLKConfig+0x94e>
7000540c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70005410:	d826      	bhi.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0x944>
70005412:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70005416:	d02a      	beq.n	7000546e <HAL_RCCEx_PeriphCLKConfig+0x952>
70005418:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
7000541c:	d820      	bhi.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0x944>
7000541e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70005422:	d016      	beq.n	70005452 <HAL_RCCEx_PeriphCLKConfig+0x936>
70005424:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70005428:	d81a      	bhi.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0x944>
7000542a:	2b00      	cmp	r3, #0
7000542c:	d003      	beq.n	70005436 <HAL_RCCEx_PeriphCLKConfig+0x91a>
7000542e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70005432:	d007      	beq.n	70005444 <HAL_RCCEx_PeriphCLKConfig+0x928>
70005434:	e014      	b.n	70005460 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005436:	4b2f      	ldr	r3, [pc, #188]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000543a:	4a2e      	ldr	r2, [pc, #184]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000543c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005440:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70005442:	e015      	b.n	70005470 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005444:	4b2b      	ldr	r3, [pc, #172]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005448:	4a2a      	ldr	r2, [pc, #168]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
7000544a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
7000544e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
70005450:	e00e      	b.n	70005470 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70005452:	4b28      	ldr	r3, [pc, #160]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005456:	4a27      	ldr	r2, [pc, #156]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005458:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000545c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
7000545e:	e007      	b.n	70005470 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005460:	2301      	movs	r3, #1
70005462:	75fb      	strb	r3, [r7, #23]
        break;
70005464:	e004      	b.n	70005470 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
70005466:	bf00      	nop
70005468:	e002      	b.n	70005470 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
7000546a:	bf00      	nop
7000546c:	e000      	b.n	70005470 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
7000546e:	bf00      	nop
    }

    if (ret == HAL_OK)
70005470:	7dfb      	ldrb	r3, [r7, #23]
70005472:	2b00      	cmp	r3, #0
70005474:	d109      	bne.n	7000548a <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
70005476:	4b1f      	ldr	r3, [pc, #124]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005478:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000547a:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
7000547e:	687b      	ldr	r3, [r7, #4]
70005480:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005482:	491c      	ldr	r1, [pc, #112]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
70005484:	4313      	orrs	r3, r2
70005486:	654b      	str	r3, [r1, #84]	@ 0x54
70005488:	e001      	b.n	7000548e <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000548a:	7dfb      	ldrb	r3, [r7, #23]
7000548c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
7000548e:	687b      	ldr	r3, [r7, #4]
70005490:	681b      	ldr	r3, [r3, #0]
70005492:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70005496:	2b00      	cmp	r3, #0
70005498:	d03e      	beq.n	70005518 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
7000549a:	687b      	ldr	r3, [r7, #4]
7000549c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
7000549e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
700054a2:	d029      	beq.n	700054f8 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
700054a4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
700054a8:	d820      	bhi.n	700054ec <HAL_RCCEx_PeriphCLKConfig+0x9d0>
700054aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700054ae:	d016      	beq.n	700054de <HAL_RCCEx_PeriphCLKConfig+0x9c2>
700054b0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700054b4:	d81a      	bhi.n	700054ec <HAL_RCCEx_PeriphCLKConfig+0x9d0>
700054b6:	2b00      	cmp	r3, #0
700054b8:	d003      	beq.n	700054c2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
700054ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700054be:	d007      	beq.n	700054d0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
700054c0:	e014      	b.n	700054ec <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700054c2:	4b0c      	ldr	r3, [pc, #48]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700054c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700054c6:	4a0b      	ldr	r2, [pc, #44]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700054c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700054cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
700054ce:	e014      	b.n	700054fa <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
700054d0:	4b08      	ldr	r3, [pc, #32]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700054d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700054d4:	4a07      	ldr	r2, [pc, #28]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700054d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
700054da:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
700054dc:	e00d      	b.n	700054fa <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
700054de:	4b05      	ldr	r3, [pc, #20]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700054e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700054e2:	4a04      	ldr	r2, [pc, #16]	@ (700054f4 <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
700054e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
700054e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
700054ea:	e006      	b.n	700054fa <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700054ec:	2301      	movs	r3, #1
700054ee:	75fb      	strb	r3, [r7, #23]
        break;
700054f0:	e003      	b.n	700054fa <HAL_RCCEx_PeriphCLKConfig+0x9de>
700054f2:	bf00      	nop
700054f4:	58024400 	.word	0x58024400
        break;
700054f8:	bf00      	nop
    }

    if (ret == HAL_OK)
700054fa:	7dfb      	ldrb	r3, [r7, #23]
700054fc:	2b00      	cmp	r3, #0
700054fe:	d109      	bne.n	70005514 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
70005500:	4b8e      	ldr	r3, [pc, #568]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005504:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
70005508:	687b      	ldr	r3, [r7, #4]
7000550a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
7000550c:	498b      	ldr	r1, [pc, #556]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000550e:	4313      	orrs	r3, r2
70005510:	650b      	str	r3, [r1, #80]	@ 0x50
70005512:	e001      	b.n	70005518 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005514:	7dfb      	ldrb	r3, [r7, #23]
70005516:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
70005518:	687b      	ldr	r3, [r7, #4]
7000551a:	681b      	ldr	r3, [r3, #0]
7000551c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70005520:	2b00      	cmp	r3, #0
70005522:	d043      	beq.n	700055ac <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
70005524:	687b      	ldr	r3, [r7, #4]
70005526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70005528:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
7000552c:	d02c      	beq.n	70005588 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
7000552e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005532:	d826      	bhi.n	70005582 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70005534:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70005538:	d028      	beq.n	7000558c <HAL_RCCEx_PeriphCLKConfig+0xa70>
7000553a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
7000553e:	d820      	bhi.n	70005582 <HAL_RCCEx_PeriphCLKConfig+0xa66>
70005540:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70005544:	d016      	beq.n	70005574 <HAL_RCCEx_PeriphCLKConfig+0xa58>
70005546:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000554a:	d81a      	bhi.n	70005582 <HAL_RCCEx_PeriphCLKConfig+0xa66>
7000554c:	2b00      	cmp	r3, #0
7000554e:	d003      	beq.n	70005558 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
70005550:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70005554:	d007      	beq.n	70005566 <HAL_RCCEx_PeriphCLKConfig+0xa4a>
70005556:	e014      	b.n	70005582 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
70005558:	4b78      	ldr	r3, [pc, #480]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000555a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000555c:	4a77      	ldr	r2, [pc, #476]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000555e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
70005562:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005564:	e013      	b.n	7000558e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
70005566:	4b75      	ldr	r3, [pc, #468]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000556a:	4a74      	ldr	r2, [pc, #464]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000556c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
70005570:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005572:	e00c      	b.n	7000558e <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
70005574:	4b71      	ldr	r3, [pc, #452]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005578:	4a70      	ldr	r2, [pc, #448]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000557a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
7000557e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
70005580:	e005      	b.n	7000558e <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005582:	2301      	movs	r3, #1
70005584:	75fb      	strb	r3, [r7, #23]
        break;
70005586:	e002      	b.n	7000558e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
70005588:	bf00      	nop
7000558a:	e000      	b.n	7000558e <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
7000558c:	bf00      	nop
    }

    if (ret == HAL_OK)
7000558e:	7dfb      	ldrb	r3, [r7, #23]
70005590:	2b00      	cmp	r3, #0
70005592:	d109      	bne.n	700055a8 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
70005594:	4b69      	ldr	r3, [pc, #420]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70005598:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
7000559c:	687b      	ldr	r3, [r7, #4]
7000559e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700055a0:	4966      	ldr	r1, [pc, #408]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700055a2:	4313      	orrs	r3, r2
700055a4:	654b      	str	r3, [r1, #84]	@ 0x54
700055a6:	e001      	b.n	700055ac <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
700055a8:	7dfb      	ldrb	r3, [r7, #23]
700055aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
700055ac:	687b      	ldr	r3, [r7, #4]
700055ae:	681b      	ldr	r3, [r3, #0]
700055b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
700055b4:	2b00      	cmp	r3, #0
700055b6:	d03c      	beq.n	70005632 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
700055b8:	687b      	ldr	r3, [r7, #4]
700055ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700055bc:	2b40      	cmp	r3, #64	@ 0x40
700055be:	d026      	beq.n	7000560e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
700055c0:	2b40      	cmp	r3, #64	@ 0x40
700055c2:	d821      	bhi.n	70005608 <HAL_RCCEx_PeriphCLKConfig+0xaec>
700055c4:	2b30      	cmp	r3, #48	@ 0x30
700055c6:	d024      	beq.n	70005612 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
700055c8:	2b30      	cmp	r3, #48	@ 0x30
700055ca:	d81d      	bhi.n	70005608 <HAL_RCCEx_PeriphCLKConfig+0xaec>
700055cc:	2b20      	cmp	r3, #32
700055ce:	d014      	beq.n	700055fa <HAL_RCCEx_PeriphCLKConfig+0xade>
700055d0:	2b20      	cmp	r3, #32
700055d2:	d819      	bhi.n	70005608 <HAL_RCCEx_PeriphCLKConfig+0xaec>
700055d4:	2b00      	cmp	r3, #0
700055d6:	d002      	beq.n	700055de <HAL_RCCEx_PeriphCLKConfig+0xac2>
700055d8:	2b10      	cmp	r3, #16
700055da:	d007      	beq.n	700055ec <HAL_RCCEx_PeriphCLKConfig+0xad0>
700055dc:	e014      	b.n	70005608 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
700055de:	4b57      	ldr	r3, [pc, #348]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700055e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700055e2:	4a56      	ldr	r2, [pc, #344]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700055e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
700055e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
700055ea:	e013      	b.n	70005614 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
700055ec:	4b53      	ldr	r3, [pc, #332]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700055ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700055f0:	4a52      	ldr	r2, [pc, #328]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700055f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
700055f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
700055f8:	e00c      	b.n	70005614 <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
700055fa:	4b50      	ldr	r3, [pc, #320]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700055fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700055fe:	4a4f      	ldr	r2, [pc, #316]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005600:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
70005604:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
70005606:	e005      	b.n	70005614 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005608:	2301      	movs	r3, #1
7000560a:	75fb      	strb	r3, [r7, #23]
        break;
7000560c:	e002      	b.n	70005614 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
7000560e:	bf00      	nop
70005610:	e000      	b.n	70005614 <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
70005612:	bf00      	nop
    }

    if (ret == HAL_OK)
70005614:	7dfb      	ldrb	r3, [r7, #23]
70005616:	2b00      	cmp	r3, #0
70005618:	d109      	bne.n	7000562e <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
7000561a:	4b48      	ldr	r3, [pc, #288]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000561c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000561e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
70005622:	687b      	ldr	r3, [r7, #4]
70005624:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70005626:	4945      	ldr	r1, [pc, #276]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005628:	4313      	orrs	r3, r2
7000562a:	650b      	str	r3, [r1, #80]	@ 0x50
7000562c:	e001      	b.n	70005632 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000562e:	7dfb      	ldrb	r3, [r7, #23]
70005630:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
70005632:	687b      	ldr	r3, [r7, #4]
70005634:	681b      	ldr	r3, [r3, #0]
70005636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
7000563a:	2b00      	cmp	r3, #0
7000563c:	d03c      	beq.n	700056b8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
7000563e:	687b      	ldr	r3, [r7, #4]
70005640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70005642:	2b50      	cmp	r3, #80	@ 0x50
70005644:	d022      	beq.n	7000568c <HAL_RCCEx_PeriphCLKConfig+0xb70>
70005646:	2b50      	cmp	r3, #80	@ 0x50
70005648:	d81d      	bhi.n	70005686 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
7000564a:	2b40      	cmp	r3, #64	@ 0x40
7000564c:	d020      	beq.n	70005690 <HAL_RCCEx_PeriphCLKConfig+0xb74>
7000564e:	2b40      	cmp	r3, #64	@ 0x40
70005650:	d819      	bhi.n	70005686 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70005652:	2b30      	cmp	r3, #48	@ 0x30
70005654:	d01e      	beq.n	70005694 <HAL_RCCEx_PeriphCLKConfig+0xb78>
70005656:	2b30      	cmp	r3, #48	@ 0x30
70005658:	d815      	bhi.n	70005686 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
7000565a:	2b20      	cmp	r3, #32
7000565c:	d00c      	beq.n	70005678 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
7000565e:	2b20      	cmp	r3, #32
70005660:	d811      	bhi.n	70005686 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
70005662:	2b00      	cmp	r3, #0
70005664:	d018      	beq.n	70005698 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
70005666:	2b10      	cmp	r3, #16
70005668:	d10d      	bne.n	70005686 <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
7000566a:	4b34      	ldr	r3, [pc, #208]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000566c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000566e:	4a33      	ldr	r2, [pc, #204]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005674:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70005676:	e010      	b.n	7000569a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005678:	4b30      	ldr	r3, [pc, #192]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000567a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000567c:	4a2f      	ldr	r2, [pc, #188]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
7000567e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005682:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
70005684:	e009      	b.n	7000569a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005686:	2301      	movs	r3, #1
70005688:	75fb      	strb	r3, [r7, #23]
        break;
7000568a:	e006      	b.n	7000569a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
7000568c:	bf00      	nop
7000568e:	e004      	b.n	7000569a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005690:	bf00      	nop
70005692:	e002      	b.n	7000569a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005694:	bf00      	nop
70005696:	e000      	b.n	7000569a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
70005698:	bf00      	nop
    }

    if (ret == HAL_OK)
7000569a:	7dfb      	ldrb	r3, [r7, #23]
7000569c:	2b00      	cmp	r3, #0
7000569e:	d109      	bne.n	700056b4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
700056a0:	4b26      	ldr	r3, [pc, #152]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700056a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700056a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
700056a8:	687b      	ldr	r3, [r7, #4]
700056aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
700056ac:	4923      	ldr	r1, [pc, #140]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700056ae:	4313      	orrs	r3, r2
700056b0:	654b      	str	r3, [r1, #84]	@ 0x54
700056b2:	e001      	b.n	700056b8 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
700056b4:	7dfb      	ldrb	r3, [r7, #23]
700056b6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
700056b8:	687b      	ldr	r3, [r7, #4]
700056ba:	681b      	ldr	r3, [r3, #0]
700056bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
700056c0:	2b00      	cmp	r3, #0
700056c2:	d03f      	beq.n	70005744 <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
700056c4:	687b      	ldr	r3, [r7, #4]
700056c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700056c8:	2b50      	cmp	r3, #80	@ 0x50
700056ca:	d022      	beq.n	70005712 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
700056cc:	2b50      	cmp	r3, #80	@ 0x50
700056ce:	d81d      	bhi.n	7000570c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
700056d0:	2b40      	cmp	r3, #64	@ 0x40
700056d2:	d020      	beq.n	70005716 <HAL_RCCEx_PeriphCLKConfig+0xbfa>
700056d4:	2b40      	cmp	r3, #64	@ 0x40
700056d6:	d819      	bhi.n	7000570c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
700056d8:	2b30      	cmp	r3, #48	@ 0x30
700056da:	d01e      	beq.n	7000571a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
700056dc:	2b30      	cmp	r3, #48	@ 0x30
700056de:	d815      	bhi.n	7000570c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
700056e0:	2b20      	cmp	r3, #32
700056e2:	d00c      	beq.n	700056fe <HAL_RCCEx_PeriphCLKConfig+0xbe2>
700056e4:	2b20      	cmp	r3, #32
700056e6:	d811      	bhi.n	7000570c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
700056e8:	2b00      	cmp	r3, #0
700056ea:	d018      	beq.n	7000571e <HAL_RCCEx_PeriphCLKConfig+0xc02>
700056ec:	2b10      	cmp	r3, #16
700056ee:	d10d      	bne.n	7000570c <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
700056f0:	4b12      	ldr	r3, [pc, #72]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700056f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700056f4:	4a11      	ldr	r2, [pc, #68]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
700056f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700056fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
700056fc:	e010      	b.n	70005720 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700056fe:	4b0f      	ldr	r3, [pc, #60]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005702:	4a0e      	ldr	r2, [pc, #56]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005708:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
7000570a:	e009      	b.n	70005720 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
7000570c:	2301      	movs	r3, #1
7000570e:	75fb      	strb	r3, [r7, #23]
        break;
70005710:	e006      	b.n	70005720 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005712:	bf00      	nop
70005714:	e004      	b.n	70005720 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
70005716:	bf00      	nop
70005718:	e002      	b.n	70005720 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
7000571a:	bf00      	nop
7000571c:	e000      	b.n	70005720 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
7000571e:	bf00      	nop
    }

    if (ret == HAL_OK)
70005720:	7dfb      	ldrb	r3, [r7, #23]
70005722:	2b00      	cmp	r3, #0
70005724:	d10c      	bne.n	70005740 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
70005726:	4b05      	ldr	r3, [pc, #20]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
7000572a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
7000572e:	687b      	ldr	r3, [r7, #4]
70005730:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70005732:	4902      	ldr	r1, [pc, #8]	@ (7000573c <HAL_RCCEx_PeriphCLKConfig+0xc20>)
70005734:	4313      	orrs	r3, r2
70005736:	658b      	str	r3, [r1, #88]	@ 0x58
70005738:	e004      	b.n	70005744 <HAL_RCCEx_PeriphCLKConfig+0xc28>
7000573a:	bf00      	nop
7000573c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
70005740:	7dfb      	ldrb	r3, [r7, #23]
70005742:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
70005744:	687b      	ldr	r3, [r7, #4]
70005746:	681b      	ldr	r3, [r3, #0]
70005748:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
7000574c:	2b00      	cmp	r3, #0
7000574e:	d034      	beq.n	700057ba <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
70005750:	687b      	ldr	r3, [r7, #4]
70005752:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
70005754:	2b05      	cmp	r3, #5
70005756:	d81d      	bhi.n	70005794 <HAL_RCCEx_PeriphCLKConfig+0xc78>
70005758:	a201      	add	r2, pc, #4	@ (adr r2, 70005760 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
7000575a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
7000575e:	bf00      	nop
70005760:	7000579b 	.word	0x7000579b
70005764:	70005779 	.word	0x70005779
70005768:	70005787 	.word	0x70005787
7000576c:	7000579b 	.word	0x7000579b
70005770:	7000579b 	.word	0x7000579b
70005774:	7000579b 	.word	0x7000579b
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
70005778:	4b69      	ldr	r3, [pc, #420]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000577a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000577c:	4a68      	ldr	r2, [pc, #416]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000577e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
70005782:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005784:	e00a      	b.n	7000579c <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005786:	4b66      	ldr	r3, [pc, #408]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000578a:	4a65      	ldr	r2, [pc, #404]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000578c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005790:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
70005792:	e003      	b.n	7000579c <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005794:	2301      	movs	r3, #1
70005796:	75fb      	strb	r3, [r7, #23]
        break;
70005798:	e000      	b.n	7000579c <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
7000579a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000579c:	7dfb      	ldrb	r3, [r7, #23]
7000579e:	2b00      	cmp	r3, #0
700057a0:	d109      	bne.n	700057b6 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
700057a2:	4b5f      	ldr	r3, [pc, #380]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700057a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700057a6:	f023 0207 	bic.w	r2, r3, #7
700057aa:	687b      	ldr	r3, [r7, #4]
700057ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
700057ae:	495c      	ldr	r1, [pc, #368]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700057b0:	4313      	orrs	r3, r2
700057b2:	654b      	str	r3, [r1, #84]	@ 0x54
700057b4:	e001      	b.n	700057ba <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
700057b6:	7dfb      	ldrb	r3, [r7, #23]
700057b8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
700057ba:	687b      	ldr	r3, [r7, #4]
700057bc:	681b      	ldr	r3, [r3, #0]
700057be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
700057c2:	2b00      	cmp	r3, #0
700057c4:	d033      	beq.n	7000582e <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
700057c6:	687b      	ldr	r3, [r7, #4]
700057c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700057ca:	2b05      	cmp	r3, #5
700057cc:	d81c      	bhi.n	70005808 <HAL_RCCEx_PeriphCLKConfig+0xcec>
700057ce:	a201      	add	r2, pc, #4	@ (adr r2, 700057d4 <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
700057d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700057d4:	7000580f 	.word	0x7000580f
700057d8:	700057ed 	.word	0x700057ed
700057dc:	700057fb 	.word	0x700057fb
700057e0:	7000580f 	.word	0x7000580f
700057e4:	7000580f 	.word	0x7000580f
700057e8:	7000580f 	.word	0x7000580f
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
700057ec:	4b4c      	ldr	r3, [pc, #304]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700057ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700057f0:	4a4b      	ldr	r2, [pc, #300]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700057f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
700057f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
700057f8:	e00a      	b.n	70005810 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700057fa:	4b49      	ldr	r3, [pc, #292]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700057fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700057fe:	4a48      	ldr	r2, [pc, #288]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005804:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
70005806:	e003      	b.n	70005810 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005808:	2301      	movs	r3, #1
7000580a:	75fb      	strb	r3, [r7, #23]
        break;
7000580c:	e000      	b.n	70005810 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
7000580e:	bf00      	nop
    }

    if (ret == HAL_OK)
70005810:	7dfb      	ldrb	r3, [r7, #23]
70005812:	2b00      	cmp	r3, #0
70005814:	d109      	bne.n	7000582a <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
70005816:	4b42      	ldr	r3, [pc, #264]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005818:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000581a:	f023 0207 	bic.w	r2, r3, #7
7000581e:	687b      	ldr	r3, [r7, #4]
70005820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70005822:	493f      	ldr	r1, [pc, #252]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005824:	4313      	orrs	r3, r2
70005826:	650b      	str	r3, [r1, #80]	@ 0x50
70005828:	e001      	b.n	7000582e <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
7000582a:	7dfb      	ldrb	r3, [r7, #23]
7000582c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
7000582e:	687b      	ldr	r3, [r7, #4]
70005830:	681b      	ldr	r3, [r3, #0]
70005832:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70005836:	2b00      	cmp	r3, #0
70005838:	d027      	beq.n	7000588a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
7000583a:	687b      	ldr	r3, [r7, #4]
7000583c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000583e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005842:	d008      	beq.n	70005856 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
70005844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005848:	d80c      	bhi.n	70005864 <HAL_RCCEx_PeriphCLKConfig+0xd48>
7000584a:	2b00      	cmp	r3, #0
7000584c:	d00d      	beq.n	7000586a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
7000584e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005852:	d00a      	beq.n	7000586a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
70005854:	e006      	b.n	70005864 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
70005856:	4b32      	ldr	r3, [pc, #200]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000585a:	4a31      	ldr	r2, [pc, #196]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
7000585c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
70005860:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
70005862:	e003      	b.n	7000586c <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
70005864:	2301      	movs	r3, #1
70005866:	75fb      	strb	r3, [r7, #23]
        break;
70005868:	e000      	b.n	7000586c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
7000586a:	bf00      	nop
    }

    if (ret == HAL_OK)
7000586c:	7dfb      	ldrb	r3, [r7, #23]
7000586e:	2b00      	cmp	r3, #0
70005870:	d109      	bne.n	70005886 <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
70005872:	4b2b      	ldr	r3, [pc, #172]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005876:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
7000587a:	687b      	ldr	r3, [r7, #4]
7000587c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000587e:	4928      	ldr	r1, [pc, #160]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005880:	4313      	orrs	r3, r2
70005882:	64cb      	str	r3, [r1, #76]	@ 0x4c
70005884:	e001      	b.n	7000588a <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
70005886:	7dfb      	ldrb	r3, [r7, #23]
70005888:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
7000588a:	687b      	ldr	r3, [r7, #4]
7000588c:	681b      	ldr	r3, [r3, #0]
7000588e:	2b00      	cmp	r3, #0
70005890:	da2c      	bge.n	700058ec <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
70005892:	687b      	ldr	r3, [r7, #4]
70005894:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
70005896:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
7000589a:	d017      	beq.n	700058cc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
7000589c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
700058a0:	d811      	bhi.n	700058c6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
700058a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
700058a6:	d011      	beq.n	700058cc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
700058a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
700058ac:	d80b      	bhi.n	700058c6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
700058ae:	2b00      	cmp	r3, #0
700058b0:	d00c      	beq.n	700058cc <HAL_RCCEx_PeriphCLKConfig+0xdb0>
700058b2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
700058b6:	d106      	bne.n	700058c6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
700058b8:	4b19      	ldr	r3, [pc, #100]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700058ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700058bc:	4a18      	ldr	r2, [pc, #96]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700058be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
700058c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
700058c4:	e003      	b.n	700058ce <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
700058c6:	2301      	movs	r3, #1
700058c8:	75fb      	strb	r3, [r7, #23]
        break;
700058ca:	e000      	b.n	700058ce <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
700058cc:	bf00      	nop
    }

    if (ret == HAL_OK)
700058ce:	7dfb      	ldrb	r3, [r7, #23]
700058d0:	2b00      	cmp	r3, #0
700058d2:	d109      	bne.n	700058e8 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
700058d4:	4b12      	ldr	r3, [pc, #72]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700058d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700058d8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
700058dc:	687b      	ldr	r3, [r7, #4]
700058de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
700058e0:	490f      	ldr	r1, [pc, #60]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700058e2:	4313      	orrs	r3, r2
700058e4:	64cb      	str	r3, [r1, #76]	@ 0x4c
700058e6:	e001      	b.n	700058ec <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
700058e8:	7dfb      	ldrb	r3, [r7, #23]
700058ea:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
700058ec:	687b      	ldr	r3, [r7, #4]
700058ee:	681b      	ldr	r3, [r3, #0]
700058f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
700058f4:	2b00      	cmp	r3, #0
700058f6:	d009      	beq.n	7000590c <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
700058f8:	4b09      	ldr	r3, [pc, #36]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
700058fa:	691b      	ldr	r3, [r3, #16]
700058fc:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
70005900:	687b      	ldr	r3, [r7, #4]
70005902:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
70005906:	4906      	ldr	r1, [pc, #24]	@ (70005920 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
70005908:	4313      	orrs	r3, r2
7000590a:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
7000590c:	7dbb      	ldrb	r3, [r7, #22]
7000590e:	2b00      	cmp	r3, #0
70005910:	d101      	bne.n	70005916 <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
70005912:	2300      	movs	r3, #0
70005914:	e000      	b.n	70005918 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
70005916:	2301      	movs	r3, #1
}
70005918:	4618      	mov	r0, r3
7000591a:	3718      	adds	r7, #24
7000591c:	46bd      	mov	sp, r7
7000591e:	bd80      	pop	{r7, pc}
70005920:	58024400 	.word	0x58024400

70005924 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_USART234578 : USART2/3/5/7/8 peripheral clock
  *            @arg RCC_PERIPHCLK_USBOTGFS    : USBOTGFS peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
70005924:	b580      	push	{r7, lr}
70005926:	b086      	sub	sp, #24
70005928:	af00      	add	r7, sp, #0
7000592a:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0; /* Set to 0 for returned value if no source clock */
7000592c:	2300      	movs	r3, #0
7000592e:	617b      	str	r3, [r7, #20]
  uint32_t clocksource;
  uint32_t ethclocksource;
  uint32_t prescaler;

  switch (PeriphClk)
70005930:	687b      	ldr	r3, [r7, #4]
70005932:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005936:	f001 82db 	beq.w	70006ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x15cc>
7000593a:	687b      	ldr	r3, [r7, #4]
7000593c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70005940:	f201 8326 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005944:	687b      	ldr	r3, [r7, #4]
70005946:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
7000594a:	f001 8298 	beq.w	70006e7e <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
7000594e:	687b      	ldr	r3, [r7, #4]
70005950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
70005954:	f201 831c 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005958:	687b      	ldr	r3, [r7, #4]
7000595a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
7000595e:	f001 822a 	beq.w	70006db6 <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
70005962:	687b      	ldr	r3, [r7, #4]
70005964:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70005968:	f201 8312 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
7000596c:	687b      	ldr	r3, [r7, #4]
7000596e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70005972:	f001 81bb 	beq.w	70006cec <HAL_RCCEx_GetPeriphCLKFreq+0x13c8>
70005976:	687b      	ldr	r3, [r7, #4]
70005978:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
7000597c:	f201 8308 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005980:	687b      	ldr	r3, [r7, #4]
70005982:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70005986:	f001 8139 	beq.w	70006bfc <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
7000598a:	687b      	ldr	r3, [r7, #4]
7000598c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70005990:	f201 82fe 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005994:	687b      	ldr	r3, [r7, #4]
70005996:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
7000599a:	f001 80bf 	beq.w	70006b1c <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
7000599e:	687b      	ldr	r3, [r7, #4]
700059a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
700059a4:	f201 82f4 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700059a8:	687b      	ldr	r3, [r7, #4]
700059aa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700059ae:	f001 8069 	beq.w	70006a84 <HAL_RCCEx_GetPeriphCLKFreq+0x1160>
700059b2:	687b      	ldr	r3, [r7, #4]
700059b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
700059b8:	f201 82ea 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700059bc:	687b      	ldr	r3, [r7, #4]
700059be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
700059c2:	f001 8007 	beq.w	700069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>
700059c6:	687b      	ldr	r3, [r7, #4]
700059c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
700059cc:	f201 82e0 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700059d0:	687b      	ldr	r3, [r7, #4]
700059d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700059d6:	f000 87a2 	beq.w	7000691e <HAL_RCCEx_GetPeriphCLKFreq+0xffa>
700059da:	687b      	ldr	r3, [r7, #4]
700059dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700059e0:	f201 82d6 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700059e4:	687b      	ldr	r3, [r7, #4]
700059e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700059ea:	f000 877a 	beq.w	700068e2 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
700059ee:	687b      	ldr	r3, [r7, #4]
700059f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
700059f4:	f201 82cc 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
700059f8:	687b      	ldr	r3, [r7, #4]
700059fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
700059fe:	f000 8713 	beq.w	70006828 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
70005a02:	687b      	ldr	r3, [r7, #4]
70005a04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70005a08:	f201 82c2 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005a0c:	687b      	ldr	r3, [r7, #4]
70005a0e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
70005a12:	f000 86ad 	beq.w	70006770 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
70005a16:	687b      	ldr	r3, [r7, #4]
70005a18:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
70005a1c:	f201 82b8 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005a20:	687b      	ldr	r3, [r7, #4]
70005a22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70005a26:	f000 8644 	beq.w	700066b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
70005a2a:	687b      	ldr	r3, [r7, #4]
70005a2c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70005a30:	f201 82ae 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005a34:	687b      	ldr	r3, [r7, #4]
70005a36:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70005a3a:	f000 861c 	beq.w	70006676 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
70005a3e:	687b      	ldr	r3, [r7, #4]
70005a40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70005a44:	f201 82a4 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005a48:	687b      	ldr	r3, [r7, #4]
70005a4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70005a4e:	f000 8606 	beq.w	7000665e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
70005a52:	687b      	ldr	r3, [r7, #4]
70005a54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70005a58:	f201 829a 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005a5c:	687b      	ldr	r3, [r7, #4]
70005a5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005a62:	f000 8592 	beq.w	7000658a <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
70005a66:	687b      	ldr	r3, [r7, #4]
70005a68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70005a6c:	f201 8290 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005a70:	687b      	ldr	r3, [r7, #4]
70005a72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70005a76:	f000 8519 	beq.w	700064ac <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
70005a7a:	687b      	ldr	r3, [r7, #4]
70005a7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70005a80:	f201 8286 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005a84:	687b      	ldr	r3, [r7, #4]
70005a86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005a8a:	f000 84a3 	beq.w	700063d4 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
70005a8e:	687b      	ldr	r3, [r7, #4]
70005a90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70005a94:	f201 827c 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005a98:	687b      	ldr	r3, [r7, #4]
70005a9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005a9e:	f000 842d 	beq.w	700062fc <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
70005aa2:	687b      	ldr	r3, [r7, #4]
70005aa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70005aa8:	f201 8272 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005aac:	687b      	ldr	r3, [r7, #4]
70005aae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
70005ab2:	f000 83c5 	beq.w	70006240 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
70005ab6:	687b      	ldr	r3, [r7, #4]
70005ab8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
70005abc:	f201 8268 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005ac0:	687b      	ldr	r3, [r7, #4]
70005ac2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005ac6:	f000 8365 	beq.w	70006194 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
70005aca:	687b      	ldr	r3, [r7, #4]
70005acc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005ad0:	f201 825e 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005ad4:	687b      	ldr	r3, [r7, #4]
70005ad6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70005ada:	f000 831d 	beq.w	70006118 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
70005ade:	687b      	ldr	r3, [r7, #4]
70005ae0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70005ae4:	f201 8254 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005ae8:	687b      	ldr	r3, [r7, #4]
70005aea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70005aee:	f000 82ed 	beq.w	700060cc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
70005af2:	687b      	ldr	r3, [r7, #4]
70005af4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70005af8:	f201 824a 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005afc:	687b      	ldr	r3, [r7, #4]
70005afe:	2b80      	cmp	r3, #128	@ 0x80
70005b00:	f000 8291 	beq.w	70006026 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
70005b04:	687b      	ldr	r3, [r7, #4]
70005b06:	2b80      	cmp	r3, #128	@ 0x80
70005b08:	f201 8242 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005b0c:	687b      	ldr	r3, [r7, #4]
70005b0e:	2b20      	cmp	r3, #32
70005b10:	d84c      	bhi.n	70005bac <HAL_RCCEx_GetPeriphCLKFreq+0x288>
70005b12:	687b      	ldr	r3, [r7, #4]
70005b14:	2b00      	cmp	r3, #0
70005b16:	f001 823b 	beq.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005b1a:	687b      	ldr	r3, [r7, #4]
70005b1c:	3b01      	subs	r3, #1
70005b1e:	2b1f      	cmp	r3, #31
70005b20:	f201 8236 	bhi.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
70005b24:	a201      	add	r2, pc, #4	@ (adr r2, 70005b2c <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
70005b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005b2a:	bf00      	nop
70005b2c:	70005bb9 	.word	0x70005bb9
70005b30:	70005c87 	.word	0x70005c87
70005b34:	70006f91 	.word	0x70006f91
70005b38:	70005d17 	.word	0x70005d17
70005b3c:	70006f91 	.word	0x70006f91
70005b40:	70006f91 	.word	0x70006f91
70005b44:	70006f91 	.word	0x70006f91
70005b48:	70005daf 	.word	0x70005daf
70005b4c:	70006f91 	.word	0x70006f91
70005b50:	70006f91 	.word	0x70006f91
70005b54:	70006f91 	.word	0x70006f91
70005b58:	70006f91 	.word	0x70006f91
70005b5c:	70006f91 	.word	0x70006f91
70005b60:	70006f91 	.word	0x70006f91
70005b64:	70006f91 	.word	0x70006f91
70005b68:	70005e51 	.word	0x70005e51
70005b6c:	70006f91 	.word	0x70006f91
70005b70:	70006f91 	.word	0x70006f91
70005b74:	70006f91 	.word	0x70006f91
70005b78:	70006f91 	.word	0x70006f91
70005b7c:	70006f91 	.word	0x70006f91
70005b80:	70006f91 	.word	0x70006f91
70005b84:	70006f91 	.word	0x70006f91
70005b88:	70006f91 	.word	0x70006f91
70005b8c:	70006f91 	.word	0x70006f91
70005b90:	70006f91 	.word	0x70006f91
70005b94:	70006f91 	.word	0x70006f91
70005b98:	70006f91 	.word	0x70006f91
70005b9c:	70006f91 	.word	0x70006f91
70005ba0:	70006f91 	.word	0x70006f91
70005ba4:	70006f91 	.word	0x70006f91
70005ba8:	70005ebd 	.word	0x70005ebd
70005bac:	687b      	ldr	r3, [r7, #4]
70005bae:	2b40      	cmp	r3, #64	@ 0x40
70005bb0:	f000 81fb 	beq.w	70005faa <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      }
      break;

    default:
      /* Nothing to do, frequency is by default set to 0 */
      break;
70005bb4:	f001 b9ec 	b.w	70006f90 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
      clocksource = __HAL_RCC_GET_FMC_SOURCE();
70005bb8:	4ba1      	ldr	r3, [pc, #644]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005bba:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
70005bbe:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
70005bc2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70005bc6:	d004      	beq.n	70005bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
70005bc8:	4b9d      	ldr	r3, [pc, #628]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005bcc:	f003 0303 	and.w	r3, r3, #3
70005bd0:	e001      	b.n	70005bd6 <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
70005bd2:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
70005bd6:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70005bd8:	693b      	ldr	r3, [r7, #16]
70005bda:	2b03      	cmp	r3, #3
70005bdc:	d80e      	bhi.n	70005bfc <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
70005bde:	693b      	ldr	r3, [r7, #16]
70005be0:	2b03      	cmp	r3, #3
70005be2:	d844      	bhi.n	70005c6e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
70005be4:	a201      	add	r2, pc, #4	@ (adr r2, 70005bec <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
70005be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70005bea:	bf00      	nop
70005bec:	70005c07 	.word	0x70005c07
70005bf0:	70005c0f 	.word	0x70005c0f
70005bf4:	70005c23 	.word	0x70005c23
70005bf8:	70005c37 	.word	0x70005c37
70005bfc:	693b      	ldr	r3, [r7, #16]
70005bfe:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
70005c02:	d02e      	beq.n	70005c62 <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
          break;
70005c04:	e033      	b.n	70005c6e <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
          frequency = HAL_RCC_GetHCLKFreq();
70005c06:	f7fe fb47 	bl	70004298 <HAL_RCC_GetHCLKFreq>
70005c0a:	6178      	str	r0, [r7, #20]
          break;
70005c0c:	e039      	b.n	70005c82 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70005c0e:	4b8c      	ldr	r3, [pc, #560]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70005c16:	2b00      	cmp	r3, #0
70005c18:	d02c      	beq.n	70005c74 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
            frequency = HAL_RCC_GetPLL1QFreq();
70005c1a:	f7fe fbb9 	bl	70004390 <HAL_RCC_GetPLL1QFreq>
70005c1e:	6178      	str	r0, [r7, #20]
          break;
70005c20:	e028      	b.n	70005c74 <HAL_RCCEx_GetPeriphCLKFreq+0x350>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70005c22:	4b87      	ldr	r3, [pc, #540]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005c26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70005c2a:	2b00      	cmp	r3, #0
70005c2c:	d025      	beq.n	70005c7a <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = HAL_RCC_GetPLL2RFreq();
70005c2e:	f7fe fbf1 	bl	70004414 <HAL_RCC_GetPLL2RFreq>
70005c32:	6178      	str	r0, [r7, #20]
          break;
70005c34:	e021      	b.n	70005c7a <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70005c36:	4b82      	ldr	r3, [pc, #520]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005c38:	681b      	ldr	r3, [r3, #0]
70005c3a:	f003 0304 	and.w	r3, r3, #4
70005c3e:	2b00      	cmp	r3, #0
70005c40:	d01e      	beq.n	70005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70005c42:	4b7f      	ldr	r3, [pc, #508]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005c44:	681b      	ldr	r3, [r3, #0]
70005c46:	f003 0320 	and.w	r3, r3, #32
70005c4a:	2b00      	cmp	r3, #0
70005c4c:	d018      	beq.n	70005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70005c4e:	4b7c      	ldr	r3, [pc, #496]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005c50:	681b      	ldr	r3, [r3, #0]
70005c52:	08db      	lsrs	r3, r3, #3
70005c54:	f003 0303 	and.w	r3, r3, #3
70005c58:	4a7a      	ldr	r2, [pc, #488]	@ (70005e44 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
70005c5a:	fa22 f303 	lsr.w	r3, r2, r3
70005c5e:	617b      	str	r3, [r7, #20]
          break;
70005c60:	e00e      	b.n	70005c80 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
70005c62:	f7fe fb19 	bl	70004298 <HAL_RCC_GetHCLKFreq>
70005c66:	4603      	mov	r3, r0
70005c68:	089b      	lsrs	r3, r3, #2
70005c6a:	617b      	str	r3, [r7, #20]
          break;
70005c6c:	e009      	b.n	70005c82 <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
70005c6e:	bf00      	nop
70005c70:	f001 b993 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005c74:	bf00      	nop
70005c76:	f001 b990 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005c7a:	bf00      	nop
70005c7c:	f001 b98d 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005c80:	bf00      	nop
      break;
70005c82:	f001 b98a 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI1_SOURCE();
70005c86:	4b6e      	ldr	r3, [pc, #440]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005c88:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
70005c8c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70005c90:	2b40      	cmp	r3, #64	@ 0x40
70005c92:	d004      	beq.n	70005c9e <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
70005c94:	4b6a      	ldr	r3, [pc, #424]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005c96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005c98:	f003 0330 	and.w	r3, r3, #48	@ 0x30
70005c9c:	e000      	b.n	70005ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
70005c9e:	2340      	movs	r3, #64	@ 0x40
70005ca0:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70005ca2:	693b      	ldr	r3, [r7, #16]
70005ca4:	2b40      	cmp	r3, #64	@ 0x40
70005ca6:	d027      	beq.n	70005cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
70005ca8:	693b      	ldr	r3, [r7, #16]
70005caa:	2b40      	cmp	r3, #64	@ 0x40
70005cac:	d82a      	bhi.n	70005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
70005cae:	693b      	ldr	r3, [r7, #16]
70005cb0:	2b20      	cmp	r3, #32
70005cb2:	d017      	beq.n	70005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
70005cb4:	693b      	ldr	r3, [r7, #16]
70005cb6:	2b20      	cmp	r3, #32
70005cb8:	d824      	bhi.n	70005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
70005cba:	693b      	ldr	r3, [r7, #16]
70005cbc:	2b00      	cmp	r3, #0
70005cbe:	d003      	beq.n	70005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
70005cc0:	693b      	ldr	r3, [r7, #16]
70005cc2:	2b10      	cmp	r3, #16
70005cc4:	d004      	beq.n	70005cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
          break;
70005cc6:	e01d      	b.n	70005d04 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          frequency = HAL_RCC_GetHCLKFreq();
70005cc8:	f7fe fae6 	bl	70004298 <HAL_RCC_GetHCLKFreq>
70005ccc:	6178      	str	r0, [r7, #20]
          break;
70005cce:	e020      	b.n	70005d12 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
70005cd0:	4b5b      	ldr	r3, [pc, #364]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005cd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70005cd8:	2b00      	cmp	r3, #0
70005cda:	d016      	beq.n	70005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = HAL_RCC_GetPLL2SFreq();
70005cdc:	f7fe fbb0 	bl	70004440 <HAL_RCC_GetPLL2SFreq>
70005ce0:	6178      	str	r0, [r7, #20]
          break;
70005ce2:	e012      	b.n	70005d0a <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
70005ce4:	4b56      	ldr	r3, [pc, #344]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005ce8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70005cec:	2b00      	cmp	r3, #0
70005cee:	d00f      	beq.n	70005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
            frequency = HAL_RCC_GetPLL2TFreq();
70005cf0:	f7fe fbbc 	bl	7000446c <HAL_RCC_GetPLL2TFreq>
70005cf4:	6178      	str	r0, [r7, #20]
          break;
70005cf6:	e00b      	b.n	70005d10 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
70005cf8:	f7fe face 	bl	70004298 <HAL_RCC_GetHCLKFreq>
70005cfc:	4603      	mov	r3, r0
70005cfe:	089b      	lsrs	r3, r3, #2
70005d00:	617b      	str	r3, [r7, #20]
          break;
70005d02:	e006      	b.n	70005d12 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          break;
70005d04:	bf00      	nop
70005d06:	f001 b948 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005d0a:	bf00      	nop
70005d0c:	f001 b945 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005d10:	bf00      	nop
      break;
70005d12:	f001 b942 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI2_SOURCE();
70005d16:	4b4a      	ldr	r3, [pc, #296]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005d18:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
70005d1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
70005d20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005d24:	d004      	beq.n	70005d30 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
70005d26:	4b46      	ldr	r3, [pc, #280]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005d2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
70005d2e:	e001      	b.n	70005d34 <HAL_RCCEx_GetPeriphCLKFreq+0x410>
70005d30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70005d34:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70005d36:	693b      	ldr	r3, [r7, #16]
70005d38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005d3c:	d028      	beq.n	70005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
70005d3e:	693b      	ldr	r3, [r7, #16]
70005d40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
70005d44:	d82a      	bhi.n	70005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
70005d46:	693b      	ldr	r3, [r7, #16]
70005d48:	2b80      	cmp	r3, #128	@ 0x80
70005d4a:	d017      	beq.n	70005d7c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
70005d4c:	693b      	ldr	r3, [r7, #16]
70005d4e:	2b80      	cmp	r3, #128	@ 0x80
70005d50:	d824      	bhi.n	70005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
70005d52:	693b      	ldr	r3, [r7, #16]
70005d54:	2b00      	cmp	r3, #0
70005d56:	d003      	beq.n	70005d60 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
70005d58:	693b      	ldr	r3, [r7, #16]
70005d5a:	2b40      	cmp	r3, #64	@ 0x40
70005d5c:	d004      	beq.n	70005d68 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
          break;
70005d5e:	e01d      	b.n	70005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HAL_RCC_GetHCLKFreq();
70005d60:	f7fe fa9a 	bl	70004298 <HAL_RCC_GetHCLKFreq>
70005d64:	6178      	str	r0, [r7, #20]
          break;
70005d66:	e020      	b.n	70005daa <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
70005d68:	4b35      	ldr	r3, [pc, #212]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005d6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70005d70:	2b00      	cmp	r3, #0
70005d72:	d016      	beq.n	70005da2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HAL_RCC_GetPLL2SFreq();
70005d74:	f7fe fb64 	bl	70004440 <HAL_RCC_GetPLL2SFreq>
70005d78:	6178      	str	r0, [r7, #20]
          break;
70005d7a:	e012      	b.n	70005da2 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
70005d7c:	4b30      	ldr	r3, [pc, #192]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005d80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70005d84:	2b00      	cmp	r3, #0
70005d86:	d00f      	beq.n	70005da8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HAL_RCC_GetPLL2TFreq();
70005d88:	f7fe fb70 	bl	7000446c <HAL_RCC_GetPLL2TFreq>
70005d8c:	6178      	str	r0, [r7, #20]
          break;
70005d8e:	e00b      	b.n	70005da8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
70005d90:	f7fe fa82 	bl	70004298 <HAL_RCC_GetHCLKFreq>
70005d94:	4603      	mov	r3, r0
70005d96:	089b      	lsrs	r3, r3, #2
70005d98:	617b      	str	r3, [r7, #20]
          break;
70005d9a:	e006      	b.n	70005daa <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          break;
70005d9c:	bf00      	nop
70005d9e:	f001 b8fc 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005da2:	bf00      	nop
70005da4:	f001 b8f9 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005da8:	bf00      	nop
      break;
70005daa:	f001 b8f6 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CLKP_SOURCE();
70005dae:	4b24      	ldr	r3, [pc, #144]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005db2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
70005db6:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70005db8:	693b      	ldr	r3, [r7, #16]
70005dba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70005dbe:	d02a      	beq.n	70005e16 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
70005dc0:	693b      	ldr	r3, [r7, #16]
70005dc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70005dc6:	d82f      	bhi.n	70005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
70005dc8:	693b      	ldr	r3, [r7, #16]
70005dca:	2b00      	cmp	r3, #0
70005dcc:	d004      	beq.n	70005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
70005dce:	693b      	ldr	r3, [r7, #16]
70005dd0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70005dd4:	d016      	beq.n	70005e04 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>
          break;
70005dd6:	e027      	b.n	70005e28 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70005dd8:	4b19      	ldr	r3, [pc, #100]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005dda:	681b      	ldr	r3, [r3, #0]
70005ddc:	f003 0304 	and.w	r3, r3, #4
70005de0:	2b00      	cmp	r3, #0
70005de2:	d024      	beq.n	70005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70005de4:	4b16      	ldr	r3, [pc, #88]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005de6:	681b      	ldr	r3, [r3, #0]
70005de8:	f003 0320 	and.w	r3, r3, #32
70005dec:	2b00      	cmp	r3, #0
70005dee:	d01e      	beq.n	70005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70005df0:	4b13      	ldr	r3, [pc, #76]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005df2:	681b      	ldr	r3, [r3, #0]
70005df4:	08db      	lsrs	r3, r3, #3
70005df6:	f003 0303 	and.w	r3, r3, #3
70005dfa:	4a12      	ldr	r2, [pc, #72]	@ (70005e44 <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
70005dfc:	fa22 f303 	lsr.w	r3, r2, r3
70005e00:	617b      	str	r3, [r7, #20]
          break;
70005e02:	e014      	b.n	70005e2e <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70005e04:	4b0e      	ldr	r3, [pc, #56]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005e06:	681b      	ldr	r3, [r3, #0]
70005e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005e0c:	2b00      	cmp	r3, #0
70005e0e:	d011      	beq.n	70005e34 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
            frequency = CSI_VALUE;
70005e10:	4b0d      	ldr	r3, [pc, #52]	@ (70005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
70005e12:	617b      	str	r3, [r7, #20]
          break;
70005e14:	e00e      	b.n	70005e34 <HAL_RCCEx_GetPeriphCLKFreq+0x510>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70005e16:	4b0a      	ldr	r3, [pc, #40]	@ (70005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
70005e18:	681b      	ldr	r3, [r3, #0]
70005e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70005e1e:	2b00      	cmp	r3, #0
70005e20:	d00b      	beq.n	70005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            frequency = HSE_VALUE;
70005e22:	4b0a      	ldr	r3, [pc, #40]	@ (70005e4c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
70005e24:	617b      	str	r3, [r7, #20]
          break;
70005e26:	e008      	b.n	70005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
70005e28:	bf00      	nop
70005e2a:	f001 b8b6 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005e2e:	bf00      	nop
70005e30:	f001 b8b3 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005e34:	bf00      	nop
70005e36:	f001 b8b0 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005e3a:	bf00      	nop
      break;
70005e3c:	f001 b8ad 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70005e40:	58024400 	.word	0x58024400
70005e44:	03d09000 	.word	0x03d09000
70005e48:	003d0900 	.word	0x003d0900
70005e4c:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ADC_SOURCE();
70005e50:	4b9a      	ldr	r3, [pc, #616]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005e54:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
70005e58:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70005e5a:	693b      	ldr	r3, [r7, #16]
70005e5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005e60:	d01f      	beq.n	70005ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
70005e62:	693b      	ldr	r3, [r7, #16]
70005e64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70005e68:	d81f      	bhi.n	70005eaa <HAL_RCCEx_GetPeriphCLKFreq+0x586>
70005e6a:	693b      	ldr	r3, [r7, #16]
70005e6c:	2b00      	cmp	r3, #0
70005e6e:	d004      	beq.n	70005e7a <HAL_RCCEx_GetPeriphCLKFreq+0x556>
70005e70:	693b      	ldr	r3, [r7, #16]
70005e72:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70005e76:	d00a      	beq.n	70005e8e <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
          break;
70005e78:	e017      	b.n	70005eaa <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70005e7a:	4b90      	ldr	r3, [pc, #576]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005e7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70005e82:	2b00      	cmp	r3, #0
70005e84:	d014      	beq.n	70005eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
            frequency = HAL_RCC_GetPLL2PFreq();
70005e86:	f7fe fa99 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
70005e8a:	6178      	str	r0, [r7, #20]
          break;
70005e8c:	e010      	b.n	70005eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70005e8e:	4b8b      	ldr	r3, [pc, #556]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005e90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005e92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70005e96:	2b00      	cmp	r3, #0
70005e98:	d00d      	beq.n	70005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HAL_RCC_GetPLL3RFreq();
70005e9a:	f7fe fb2b 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
70005e9e:	6178      	str	r0, [r7, #20]
          break;
70005ea0:	e009      	b.n	70005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = RCC_GetCLKPFreq();
70005ea2:	f001 f87f 	bl	70006fa4 <RCC_GetCLKPFreq>
70005ea6:	6178      	str	r0, [r7, #20]
          break;
70005ea8:	e006      	b.n	70005eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
          break;
70005eaa:	bf00      	nop
70005eac:	f001 b875 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005eb0:	bf00      	nop
70005eb2:	f001 b872 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005eb6:	bf00      	nop
      break;
70005eb8:	f001 b86f 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ADF1_SOURCE();
70005ebc:	4b7f      	ldr	r3, [pc, #508]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005ebe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70005ec0:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
70005ec4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70005ec6:	693b      	ldr	r3, [r7, #16]
70005ec8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70005ecc:	d048      	beq.n	70005f60 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
70005ece:	693b      	ldr	r3, [r7, #16]
70005ed0:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70005ed4:	d85a      	bhi.n	70005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
70005ed6:	693b      	ldr	r3, [r7, #16]
70005ed8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70005edc:	d037      	beq.n	70005f4e <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
70005ede:	693b      	ldr	r3, [r7, #16]
70005ee0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70005ee4:	d852      	bhi.n	70005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
70005ee6:	693b      	ldr	r3, [r7, #16]
70005ee8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70005eec:	d02b      	beq.n	70005f46 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
70005eee:	693b      	ldr	r3, [r7, #16]
70005ef0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70005ef4:	d84a      	bhi.n	70005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
70005ef6:	693b      	ldr	r3, [r7, #16]
70005ef8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70005efc:	d019      	beq.n	70005f32 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
70005efe:	693b      	ldr	r3, [r7, #16]
70005f00:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70005f04:	d842      	bhi.n	70005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
70005f06:	693b      	ldr	r3, [r7, #16]
70005f08:	2b00      	cmp	r3, #0
70005f0a:	d004      	beq.n	70005f16 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
70005f0c:	693b      	ldr	r3, [r7, #16]
70005f0e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70005f12:	d004      	beq.n	70005f1e <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
          break;
70005f14:	e03a      	b.n	70005f8c <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = HAL_RCC_GetHCLKFreq();
70005f16:	f7fe f9bf 	bl	70004298 <HAL_RCC_GetHCLKFreq>
70005f1a:	6178      	str	r0, [r7, #20]
          break;
70005f1c:	e043      	b.n	70005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70005f1e:	4b67      	ldr	r3, [pc, #412]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005f22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70005f26:	2b00      	cmp	r3, #0
70005f28:	d033      	beq.n	70005f92 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            frequency = HAL_RCC_GetPLL2PFreq();
70005f2a:	f7fe fa47 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
70005f2e:	6178      	str	r0, [r7, #20]
          break;
70005f30:	e02f      	b.n	70005f92 <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70005f32:	4b62      	ldr	r3, [pc, #392]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70005f36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70005f3a:	2b00      	cmp	r3, #0
70005f3c:	d02c      	beq.n	70005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HAL_RCC_GetPLL3PFreq();
70005f3e:	f7fe faad 	bl	7000449c <HAL_RCC_GetPLL3PFreq>
70005f42:	6178      	str	r0, [r7, #20]
          break;
70005f44:	e028      	b.n	70005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = EXTERNAL_CLOCK_VALUE;
70005f46:	f64b 3380 	movw	r3, #48000	@ 0xbb80
70005f4a:	617b      	str	r3, [r7, #20]
          break;
70005f4c:	e02b      	b.n	70005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70005f4e:	4b5b      	ldr	r3, [pc, #364]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005f50:	681b      	ldr	r3, [r3, #0]
70005f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70005f56:	2b00      	cmp	r3, #0
70005f58:	d021      	beq.n	70005f9e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
            frequency = CSI_VALUE;
70005f5a:	4b59      	ldr	r3, [pc, #356]	@ (700060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
70005f5c:	617b      	str	r3, [r7, #20]
          break;
70005f5e:	e01e      	b.n	70005f9e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70005f60:	4b56      	ldr	r3, [pc, #344]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005f62:	681b      	ldr	r3, [r3, #0]
70005f64:	f003 0304 	and.w	r3, r3, #4
70005f68:	2b00      	cmp	r3, #0
70005f6a:	d01b      	beq.n	70005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70005f6c:	4b53      	ldr	r3, [pc, #332]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005f6e:	681b      	ldr	r3, [r3, #0]
70005f70:	f003 0320 	and.w	r3, r3, #32
70005f74:	2b00      	cmp	r3, #0
70005f76:	d015      	beq.n	70005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70005f78:	4b50      	ldr	r3, [pc, #320]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005f7a:	681b      	ldr	r3, [r3, #0]
70005f7c:	08db      	lsrs	r3, r3, #3
70005f7e:	f003 0303 	and.w	r3, r3, #3
70005f82:	4a50      	ldr	r2, [pc, #320]	@ (700060c4 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
70005f84:	fa22 f303 	lsr.w	r3, r2, r3
70005f88:	617b      	str	r3, [r7, #20]
          break;
70005f8a:	e00b      	b.n	70005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          break;
70005f8c:	bf00      	nop
70005f8e:	f001 b804 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005f92:	bf00      	nop
70005f94:	f001 b801 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005f98:	bf00      	nop
70005f9a:	f000 bffe 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005f9e:	bf00      	nop
70005fa0:	f000 bffb 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70005fa4:	bf00      	nop
      break;
70005fa6:	f000 bff8 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CEC_SOURCE();
70005faa:	4b44      	ldr	r3, [pc, #272]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005fac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70005fae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
70005fb2:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70005fb4:	693b      	ldr	r3, [r7, #16]
70005fb6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70005fba:	d01f      	beq.n	70005ffc <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
70005fbc:	693b      	ldr	r3, [r7, #16]
70005fbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
70005fc2:	d824      	bhi.n	7000600e <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
70005fc4:	693b      	ldr	r3, [r7, #16]
70005fc6:	2b00      	cmp	r3, #0
70005fc8:	d004      	beq.n	70005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
70005fca:	693b      	ldr	r3, [r7, #16]
70005fcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70005fd0:	d00a      	beq.n	70005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
          break;
70005fd2:	e01c      	b.n	7000600e <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70005fd4:	4b39      	ldr	r3, [pc, #228]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005fd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70005fd8:	f003 0302 	and.w	r3, r3, #2
70005fdc:	2b00      	cmp	r3, #0
70005fde:	d019      	beq.n	70006014 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
            frequency = LSE_VALUE;
70005fe0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70005fe4:	617b      	str	r3, [r7, #20]
          break;
70005fe6:	e015      	b.n	70006014 <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70005fe8:	4b34      	ldr	r3, [pc, #208]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005fea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70005fec:	f003 0302 	and.w	r3, r3, #2
70005ff0:	2b00      	cmp	r3, #0
70005ff2:	d012      	beq.n	7000601a <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
            frequency = LSI_VALUE;
70005ff4:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
70005ff8:	617b      	str	r3, [r7, #20]
          break;
70005ffa:	e00e      	b.n	7000601a <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70005ffc:	4b2f      	ldr	r3, [pc, #188]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70005ffe:	681b      	ldr	r3, [r3, #0]
70006000:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006004:	2b00      	cmp	r3, #0
70006006:	d00b      	beq.n	70006020 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
            frequency = CSI_VALUE;
70006008:	4b2d      	ldr	r3, [pc, #180]	@ (700060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
7000600a:	617b      	str	r3, [r7, #20]
          break;
7000600c:	e008      	b.n	70006020 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          break;
7000600e:	bf00      	nop
70006010:	f000 bfc3 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006014:	bf00      	nop
70006016:	f000 bfc0 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000601a:	bf00      	nop
7000601c:	f000 bfbd 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006020:	bf00      	nop
      break;
70006022:	f000 bfba 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ETH1REF_SOURCE();
70006026:	4b25      	ldr	r3, [pc, #148]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006028:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000602a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
7000602e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006030:	693b      	ldr	r3, [r7, #16]
70006032:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70006036:	d014      	beq.n	70006062 <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
70006038:	693b      	ldr	r3, [r7, #16]
7000603a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
7000603e:	d834      	bhi.n	700060aa <HAL_RCCEx_GetPeriphCLKFreq+0x786>
70006040:	693b      	ldr	r3, [r7, #16]
70006042:	2b00      	cmp	r3, #0
70006044:	d034      	beq.n	700060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
70006046:	693b      	ldr	r3, [r7, #16]
70006048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
7000604c:	d000      	beq.n	70006050 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
7000604e:	e02c      	b.n	700060aa <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006050:	4b1a      	ldr	r3, [pc, #104]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006052:	681b      	ldr	r3, [r3, #0]
70006054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006058:	2b00      	cmp	r3, #0
7000605a:	d02c      	beq.n	700060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            frequency = HSE_VALUE;
7000605c:	4b1a      	ldr	r3, [pc, #104]	@ (700060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
7000605e:	617b      	str	r3, [r7, #20]
          break;
70006060:	e029      	b.n	700060b6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
          ethclocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
70006062:	4b16      	ldr	r3, [pc, #88]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006066:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
7000606a:	60bb      	str	r3, [r7, #8]
          switch (ethclocksource)
7000606c:	68bb      	ldr	r3, [r7, #8]
7000606e:	2b00      	cmp	r3, #0
70006070:	d004      	beq.n	7000607c <HAL_RCCEx_GetPeriphCLKFreq+0x758>
70006072:	68bb      	ldr	r3, [r7, #8]
70006074:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006078:	d009      	beq.n	7000608e <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
              break;
7000607a:	e015      	b.n	700060a8 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
              if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000607c:	4b0f      	ldr	r3, [pc, #60]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
7000607e:	681b      	ldr	r3, [r3, #0]
70006080:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006084:	2b00      	cmp	r3, #0
70006086:	d00c      	beq.n	700060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
                frequency = HSE_VALUE;
70006088:	4b0f      	ldr	r3, [pc, #60]	@ (700060c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
7000608a:	617b      	str	r3, [r7, #20]
              break;
7000608c:	e009      	b.n	700060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
              if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
7000608e:	4b0b      	ldr	r3, [pc, #44]	@ (700060bc <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
70006090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006092:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70006096:	2b00      	cmp	r3, #0
70006098:	d005      	beq.n	700060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
                frequency = HAL_RCC_GetPLL3SFreq();
7000609a:	f7fe fa41 	bl	70004520 <HAL_RCC_GetPLL3SFreq>
7000609e:	6178      	str	r0, [r7, #20]
              break;
700060a0:	e001      	b.n	700060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
              break;
700060a2:	bf00      	nop
700060a4:	e008      	b.n	700060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
              break;
700060a6:	bf00      	nop
          break;
700060a8:	e006      	b.n	700060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          break;
700060aa:	bf00      	nop
700060ac:	f000 bf75 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700060b0:	bf00      	nop
700060b2:	f000 bf72 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700060b6:	bf00      	nop
      break;
700060b8:	f000 bf6f 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
700060bc:	58024400 	.word	0x58024400
700060c0:	003d0900 	.word	0x003d0900
700060c4:	03d09000 	.word	0x03d09000
700060c8:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
700060cc:	4b87      	ldr	r3, [pc, #540]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700060ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700060d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
700060d4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700060d6:	693b      	ldr	r3, [r7, #16]
700060d8:	2b00      	cmp	r3, #0
700060da:	d004      	beq.n	700060e6 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
700060dc:	693b      	ldr	r3, [r7, #16]
700060de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
700060e2:	d009      	beq.n	700060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          break;
700060e4:	e016      	b.n	70006114 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
700060e6:	4b81      	ldr	r3, [pc, #516]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700060e8:	681b      	ldr	r3, [r3, #0]
700060ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700060ee:	2b00      	cmp	r3, #0
700060f0:	d00c      	beq.n	7000610c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            frequency = HSE_VALUE;
700060f2:	4b7f      	ldr	r3, [pc, #508]	@ (700062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
700060f4:	617b      	str	r3, [r7, #20]
          break;
700060f6:	e009      	b.n	7000610c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
700060f8:	4b7c      	ldr	r3, [pc, #496]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700060fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700060fc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70006100:	2b00      	cmp	r3, #0
70006102:	d006      	beq.n	70006112 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = HAL_RCC_GetPLL3SFreq();
70006104:	f7fe fa0c 	bl	70004520 <HAL_RCC_GetPLL3SFreq>
70006108:	6178      	str	r0, [r7, #20]
          break;
7000610a:	e002      	b.n	70006112 <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
7000610c:	bf00      	nop
7000610e:	f000 bf44 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006112:	bf00      	nop
      break;
70006114:	f000 bf41 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_FDCAN_SOURCE();
70006118:	4b74      	ldr	r3, [pc, #464]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
7000611a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
7000611c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
70006120:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006122:	693b      	ldr	r3, [r7, #16]
70006124:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70006128:	d01e      	beq.n	70006168 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
7000612a:	693b      	ldr	r3, [r7, #16]
7000612c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
70006130:	d824      	bhi.n	7000617c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
70006132:	693b      	ldr	r3, [r7, #16]
70006134:	2b00      	cmp	r3, #0
70006136:	d004      	beq.n	70006142 <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
70006138:	693b      	ldr	r3, [r7, #16]
7000613a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000613e:	d009      	beq.n	70006154 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
          break;
70006140:	e01c      	b.n	7000617c <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006142:	4b6a      	ldr	r3, [pc, #424]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006144:	681b      	ldr	r3, [r3, #0]
70006146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
7000614a:	2b00      	cmp	r3, #0
7000614c:	d019      	beq.n	70006182 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
            frequency = HSE_VALUE;
7000614e:	4b68      	ldr	r3, [pc, #416]	@ (700062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
70006150:	617b      	str	r3, [r7, #20]
          break;
70006152:	e016      	b.n	70006182 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006154:	4b65      	ldr	r3, [pc, #404]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000615c:	2b00      	cmp	r3, #0
7000615e:	d013      	beq.n	70006188 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
            frequency = HAL_RCC_GetPLL1QFreq();
70006160:	f7fe f916 	bl	70004390 <HAL_RCC_GetPLL1QFreq>
70006164:	6178      	str	r0, [r7, #20]
          break;
70006166:	e00f      	b.n	70006188 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006168:	4b60      	ldr	r3, [pc, #384]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
7000616a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000616c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006170:	2b00      	cmp	r3, #0
70006172:	d00c      	beq.n	7000618e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HAL_RCC_GetPLL2PFreq();
70006174:	f7fe f922 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
70006178:	6178      	str	r0, [r7, #20]
          break;
7000617a:	e008      	b.n	7000618e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          break;
7000617c:	bf00      	nop
7000617e:	f000 bf0c 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006182:	bf00      	nop
70006184:	f000 bf09 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006188:	bf00      	nop
7000618a:	f000 bf06 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000618e:	bf00      	nop
      break;
70006190:	f000 bf03 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C23_SOURCE();
70006194:	4b55      	ldr	r3, [pc, #340]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70006198:	f403 7340 	and.w	r3, r3, #768	@ 0x300
7000619c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
7000619e:	693b      	ldr	r3, [r7, #16]
700061a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700061a4:	d037      	beq.n	70006216 <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
700061a6:	693b      	ldr	r3, [r7, #16]
700061a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700061ac:	d83c      	bhi.n	70006228 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
700061ae:	693b      	ldr	r3, [r7, #16]
700061b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700061b4:	d019      	beq.n	700061ea <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
700061b6:	693b      	ldr	r3, [r7, #16]
700061b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700061bc:	d834      	bhi.n	70006228 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
700061be:	693b      	ldr	r3, [r7, #16]
700061c0:	2b00      	cmp	r3, #0
700061c2:	d004      	beq.n	700061ce <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
700061c4:	693b      	ldr	r3, [r7, #16]
700061c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700061ca:	d004      	beq.n	700061d6 <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
700061cc:	e02c      	b.n	70006228 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
          frequency = HAL_RCC_GetPCLK1Freq();
700061ce:	f7fe f88b 	bl	700042e8 <HAL_RCC_GetPCLK1Freq>
700061d2:	6178      	str	r0, [r7, #20]
          break;
700061d4:	e032      	b.n	7000623c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
700061d6:	4b45      	ldr	r3, [pc, #276]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700061d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700061da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
700061de:	2b00      	cmp	r3, #0
700061e0:	d025      	beq.n	7000622e <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
            frequency = HAL_RCC_GetPLL3RFreq();
700061e2:	f7fe f987 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
700061e6:	6178      	str	r0, [r7, #20]
          break;
700061e8:	e021      	b.n	7000622e <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700061ea:	4b40      	ldr	r3, [pc, #256]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700061ec:	681b      	ldr	r3, [r3, #0]
700061ee:	f003 0304 	and.w	r3, r3, #4
700061f2:	2b00      	cmp	r3, #0
700061f4:	d01e      	beq.n	70006234 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700061f6:	4b3d      	ldr	r3, [pc, #244]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700061f8:	681b      	ldr	r3, [r3, #0]
700061fa:	f003 0320 	and.w	r3, r3, #32
700061fe:	2b00      	cmp	r3, #0
70006200:	d018      	beq.n	70006234 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70006202:	4b3a      	ldr	r3, [pc, #232]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006204:	681b      	ldr	r3, [r3, #0]
70006206:	08db      	lsrs	r3, r3, #3
70006208:	f003 0303 	and.w	r3, r3, #3
7000620c:	4a39      	ldr	r2, [pc, #228]	@ (700062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
7000620e:	fa22 f303 	lsr.w	r3, r2, r3
70006212:	617b      	str	r3, [r7, #20]
          break;
70006214:	e00e      	b.n	70006234 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006216:	4b35      	ldr	r3, [pc, #212]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006218:	681b      	ldr	r3, [r3, #0]
7000621a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000621e:	2b00      	cmp	r3, #0
70006220:	d00b      	beq.n	7000623a <HAL_RCCEx_GetPeriphCLKFreq+0x916>
            frequency = CSI_VALUE;
70006222:	4b35      	ldr	r3, [pc, #212]	@ (700062f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
70006224:	617b      	str	r3, [r7, #20]
          break;
70006226:	e008      	b.n	7000623a <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
70006228:	bf00      	nop
7000622a:	f000 beb6 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000622e:	bf00      	nop
70006230:	f000 beb3 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006234:	bf00      	nop
70006236:	f000 beb0 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000623a:	bf00      	nop
      break;
7000623c:	f000 bead 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C1_I3C1_SOURCE();
70006240:	4b2a      	ldr	r3, [pc, #168]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006242:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70006244:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
70006248:	613b      	str	r3, [r7, #16]
      switch (clocksource)
7000624a:	693b      	ldr	r3, [r7, #16]
7000624c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70006250:	d037      	beq.n	700062c2 <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
70006252:	693b      	ldr	r3, [r7, #16]
70006254:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
70006258:	d83c      	bhi.n	700062d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
7000625a:	693b      	ldr	r3, [r7, #16]
7000625c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70006260:	d019      	beq.n	70006296 <HAL_RCCEx_GetPeriphCLKFreq+0x972>
70006262:	693b      	ldr	r3, [r7, #16]
70006264:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70006268:	d834      	bhi.n	700062d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
7000626a:	693b      	ldr	r3, [r7, #16]
7000626c:	2b00      	cmp	r3, #0
7000626e:	d004      	beq.n	7000627a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
70006270:	693b      	ldr	r3, [r7, #16]
70006272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70006276:	d004      	beq.n	70006282 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          break;
70006278:	e02c      	b.n	700062d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
7000627a:	f7fe f835 	bl	700042e8 <HAL_RCC_GetPCLK1Freq>
7000627e:	6178      	str	r0, [r7, #20]
          break;
70006280:	e032      	b.n	700062e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006282:	4b1a      	ldr	r3, [pc, #104]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006286:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
7000628a:	2b00      	cmp	r3, #0
7000628c:	d025      	beq.n	700062da <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
            frequency = HAL_RCC_GetPLL3RFreq();
7000628e:	f7fe f931 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
70006292:	6178      	str	r0, [r7, #20]
          break;
70006294:	e021      	b.n	700062da <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006296:	4b15      	ldr	r3, [pc, #84]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
70006298:	681b      	ldr	r3, [r3, #0]
7000629a:	f003 0304 	and.w	r3, r3, #4
7000629e:	2b00      	cmp	r3, #0
700062a0:	d01e      	beq.n	700062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700062a2:	4b12      	ldr	r3, [pc, #72]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700062a4:	681b      	ldr	r3, [r3, #0]
700062a6:	f003 0320 	and.w	r3, r3, #32
700062aa:	2b00      	cmp	r3, #0
700062ac:	d018      	beq.n	700062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700062ae:	4b0f      	ldr	r3, [pc, #60]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700062b0:	681b      	ldr	r3, [r3, #0]
700062b2:	08db      	lsrs	r3, r3, #3
700062b4:	f003 0303 	and.w	r3, r3, #3
700062b8:	4a0e      	ldr	r2, [pc, #56]	@ (700062f4 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
700062ba:	fa22 f303 	lsr.w	r3, r2, r3
700062be:	617b      	str	r3, [r7, #20]
          break;
700062c0:	e00e      	b.n	700062e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
700062c2:	4b0a      	ldr	r3, [pc, #40]	@ (700062ec <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
700062c4:	681b      	ldr	r3, [r3, #0]
700062c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
700062ca:	2b00      	cmp	r3, #0
700062cc:	d00b      	beq.n	700062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
            frequency = CSI_VALUE;
700062ce:	4b0a      	ldr	r3, [pc, #40]	@ (700062f8 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
700062d0:	617b      	str	r3, [r7, #20]
          break;
700062d2:	e008      	b.n	700062e6 <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
          break;
700062d4:	bf00      	nop
700062d6:	f000 be60 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700062da:	bf00      	nop
700062dc:	f000 be5d 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700062e0:	bf00      	nop
700062e2:	f000 be5a 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700062e6:	bf00      	nop
      break;
700062e8:	f000 be57 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
700062ec:	58024400 	.word	0x58024400
700062f0:	016e3600 	.word	0x016e3600
700062f4:	03d09000 	.word	0x03d09000
700062f8:	003d0900 	.word	0x003d0900
      clocksource = __HAL_RCC_GET_LPTIM1_SOURCE();
700062fc:	4ba0      	ldr	r3, [pc, #640]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
700062fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70006300:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
70006304:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006306:	693b      	ldr	r3, [r7, #16]
70006308:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
7000630c:	d04f      	beq.n	700063ae <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
7000630e:	693b      	ldr	r3, [r7, #16]
70006310:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
70006314:	d84f      	bhi.n	700063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
70006316:	693b      	ldr	r3, [r7, #16]
70006318:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
7000631c:	d03d      	beq.n	7000639a <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
7000631e:	693b      	ldr	r3, [r7, #16]
70006320:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006324:	d847      	bhi.n	700063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
70006326:	693b      	ldr	r3, [r7, #16]
70006328:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
7000632c:	d02b      	beq.n	70006386 <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
7000632e:	693b      	ldr	r3, [r7, #16]
70006330:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70006334:	d83f      	bhi.n	700063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
70006336:	693b      	ldr	r3, [r7, #16]
70006338:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
7000633c:	d019      	beq.n	70006372 <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
7000633e:	693b      	ldr	r3, [r7, #16]
70006340:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
70006344:	d837      	bhi.n	700063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
70006346:	693b      	ldr	r3, [r7, #16]
70006348:	2b00      	cmp	r3, #0
7000634a:	d004      	beq.n	70006356 <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
7000634c:	693b      	ldr	r3, [r7, #16]
7000634e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70006352:	d004      	beq.n	7000635e <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
          break;
70006354:	e02f      	b.n	700063b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = HAL_RCC_GetPCLK1Freq();
70006356:	f7fd ffc7 	bl	700042e8 <HAL_RCC_GetPCLK1Freq>
7000635a:	6178      	str	r0, [r7, #20]
          break;
7000635c:	e038      	b.n	700063d0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
7000635e:	4b88      	ldr	r3, [pc, #544]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006362:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006366:	2b00      	cmp	r3, #0
70006368:	d028      	beq.n	700063bc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
            frequency = HAL_RCC_GetPLL2PFreq();
7000636a:	f7fe f827 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
7000636e:	6178      	str	r0, [r7, #20]
          break;
70006370:	e024      	b.n	700063bc <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006372:	4b83      	ldr	r3, [pc, #524]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006376:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
7000637a:	2b00      	cmp	r3, #0
7000637c:	d021      	beq.n	700063c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HAL_RCC_GetPLL3RFreq();
7000637e:	f7fe f8b9 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
70006382:	6178      	str	r0, [r7, #20]
          break;
70006384:	e01d      	b.n	700063c2 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006386:	4b7e      	ldr	r3, [pc, #504]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000638a:	f003 0302 	and.w	r3, r3, #2
7000638e:	2b00      	cmp	r3, #0
70006390:	d01a      	beq.n	700063c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
            frequency = LSE_VALUE;
70006392:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006396:	617b      	str	r3, [r7, #20]
          break;
70006398:	e016      	b.n	700063c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
7000639a:	4b79      	ldr	r3, [pc, #484]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
7000639c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000639e:	f003 0302 	and.w	r3, r3, #2
700063a2:	2b00      	cmp	r3, #0
700063a4:	d013      	beq.n	700063ce <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = LSI_VALUE;
700063a6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
700063aa:	617b      	str	r3, [r7, #20]
          break;
700063ac:	e00f      	b.n	700063ce <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = RCC_GetCLKPFreq();
700063ae:	f000 fdf9 	bl	70006fa4 <RCC_GetCLKPFreq>
700063b2:	6178      	str	r0, [r7, #20]
          break;
700063b4:	e00c      	b.n	700063d0 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          break;
700063b6:	bf00      	nop
700063b8:	f000 bdef 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700063bc:	bf00      	nop
700063be:	f000 bdec 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700063c2:	bf00      	nop
700063c4:	f000 bde9 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700063c8:	bf00      	nop
700063ca:	f000 bde6 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700063ce:	bf00      	nop
      break;
700063d0:	f000 bde3 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM23_SOURCE();
700063d4:	4b6a      	ldr	r3, [pc, #424]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
700063d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700063d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
700063dc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700063de:	693b      	ldr	r3, [r7, #16]
700063e0:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
700063e4:	d04f      	beq.n	70006486 <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
700063e6:	693b      	ldr	r3, [r7, #16]
700063e8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
700063ec:	d84f      	bhi.n	7000648e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
700063ee:	693b      	ldr	r3, [r7, #16]
700063f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700063f4:	d03d      	beq.n	70006472 <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
700063f6:	693b      	ldr	r3, [r7, #16]
700063f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700063fc:	d847      	bhi.n	7000648e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
700063fe:	693b      	ldr	r3, [r7, #16]
70006400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70006404:	d02b      	beq.n	7000645e <HAL_RCCEx_GetPeriphCLKFreq+0xb3a>
70006406:	693b      	ldr	r3, [r7, #16]
70006408:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
7000640c:	d83f      	bhi.n	7000648e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
7000640e:	693b      	ldr	r3, [r7, #16]
70006410:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006414:	d019      	beq.n	7000644a <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
70006416:	693b      	ldr	r3, [r7, #16]
70006418:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000641c:	d837      	bhi.n	7000648e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
7000641e:	693b      	ldr	r3, [r7, #16]
70006420:	2b00      	cmp	r3, #0
70006422:	d004      	beq.n	7000642e <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
70006424:	693b      	ldr	r3, [r7, #16]
70006426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000642a:	d004      	beq.n	70006436 <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          break;
7000642c:	e02f      	b.n	7000648e <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetPCLK4Freq();
7000642e:	f7fd ff93 	bl	70004358 <HAL_RCC_GetPCLK4Freq>
70006432:	6178      	str	r0, [r7, #20]
          break;
70006434:	e038      	b.n	700064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006436:	4b52      	ldr	r3, [pc, #328]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000643a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
7000643e:	2b00      	cmp	r3, #0
70006440:	d028      	beq.n	70006494 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
            frequency = HAL_RCC_GetPLL2PFreq();
70006442:	f7fd ffbb 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
70006446:	6178      	str	r0, [r7, #20]
          break;
70006448:	e024      	b.n	70006494 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
7000644a:	4b4d      	ldr	r3, [pc, #308]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
7000644c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000644e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006452:	2b00      	cmp	r3, #0
70006454:	d021      	beq.n	7000649a <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
            frequency = HAL_RCC_GetPLL3RFreq();
70006456:	f7fe f84d 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
7000645a:	6178      	str	r0, [r7, #20]
          break;
7000645c:	e01d      	b.n	7000649a <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
7000645e:	4b48      	ldr	r3, [pc, #288]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006462:	f003 0302 	and.w	r3, r3, #2
70006466:	2b00      	cmp	r3, #0
70006468:	d01a      	beq.n	700064a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
            frequency = LSE_VALUE;
7000646a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
7000646e:	617b      	str	r3, [r7, #20]
          break;
70006470:	e016      	b.n	700064a0 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
70006472:	4b43      	ldr	r3, [pc, #268]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006474:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70006476:	f003 0302 	and.w	r3, r3, #2
7000647a:	2b00      	cmp	r3, #0
7000647c:	d013      	beq.n	700064a6 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
            frequency = LSI_VALUE;
7000647e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
70006482:	617b      	str	r3, [r7, #20]
          break;
70006484:	e00f      	b.n	700064a6 <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
          frequency = RCC_GetCLKPFreq();
70006486:	f000 fd8d 	bl	70006fa4 <RCC_GetCLKPFreq>
7000648a:	6178      	str	r0, [r7, #20]
          break;
7000648c:	e00c      	b.n	700064a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          break;
7000648e:	bf00      	nop
70006490:	f000 bd83 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006494:	bf00      	nop
70006496:	f000 bd80 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000649a:	bf00      	nop
7000649c:	f000 bd7d 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700064a0:	bf00      	nop
700064a2:	f000 bd7a 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700064a6:	bf00      	nop
      break;
700064a8:	f000 bd77 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM45_SOURCE();
700064ac:	4b34      	ldr	r3, [pc, #208]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
700064ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
700064b0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
700064b4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700064b6:	693b      	ldr	r3, [r7, #16]
700064b8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
700064bc:	d04f      	beq.n	7000655e <HAL_RCCEx_GetPeriphCLKFreq+0xc3a>
700064be:	693b      	ldr	r3, [r7, #16]
700064c0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
700064c4:	d84f      	bhi.n	70006566 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
700064c6:	693b      	ldr	r3, [r7, #16]
700064c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
700064cc:	d03d      	beq.n	7000654a <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
700064ce:	693b      	ldr	r3, [r7, #16]
700064d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
700064d4:	d847      	bhi.n	70006566 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
700064d6:	693b      	ldr	r3, [r7, #16]
700064d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
700064dc:	d02b      	beq.n	70006536 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
700064de:	693b      	ldr	r3, [r7, #16]
700064e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
700064e4:	d83f      	bhi.n	70006566 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
700064e6:	693b      	ldr	r3, [r7, #16]
700064e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700064ec:	d019      	beq.n	70006522 <HAL_RCCEx_GetPeriphCLKFreq+0xbfe>
700064ee:	693b      	ldr	r3, [r7, #16]
700064f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
700064f4:	d837      	bhi.n	70006566 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
700064f6:	693b      	ldr	r3, [r7, #16]
700064f8:	2b00      	cmp	r3, #0
700064fa:	d004      	beq.n	70006506 <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
700064fc:	693b      	ldr	r3, [r7, #16]
700064fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70006502:	d004      	beq.n	7000650e <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
          break;
70006504:	e02f      	b.n	70006566 <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          frequency = HAL_RCC_GetPCLK4Freq();
70006506:	f7fd ff27 	bl	70004358 <HAL_RCC_GetPCLK4Freq>
7000650a:	6178      	str	r0, [r7, #20]
          break;
7000650c:	e03b      	b.n	70006586 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
7000650e:	4b1c      	ldr	r3, [pc, #112]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006512:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006516:	2b00      	cmp	r3, #0
70006518:	d028      	beq.n	7000656c <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
            frequency = HAL_RCC_GetPLL2PFreq();
7000651a:	f7fd ff4f 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
7000651e:	6178      	str	r0, [r7, #20]
          break;
70006520:	e024      	b.n	7000656c <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006522:	4b17      	ldr	r3, [pc, #92]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006526:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
7000652a:	2b00      	cmp	r3, #0
7000652c:	d021      	beq.n	70006572 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
            frequency = HAL_RCC_GetPLL3RFreq();
7000652e:	f7fd ffe1 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
70006532:	6178      	str	r0, [r7, #20]
          break;
70006534:	e01d      	b.n	70006572 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006536:	4b12      	ldr	r3, [pc, #72]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
70006538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000653a:	f003 0302 	and.w	r3, r3, #2
7000653e:	2b00      	cmp	r3, #0
70006540:	d01a      	beq.n	70006578 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
            frequency = LSE_VALUE;
70006542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006546:	617b      	str	r3, [r7, #20]
          break;
70006548:	e016      	b.n	70006578 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
7000654a:	4b0d      	ldr	r3, [pc, #52]	@ (70006580 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
7000654c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
7000654e:	f003 0302 	and.w	r3, r3, #2
70006552:	2b00      	cmp	r3, #0
70006554:	d016      	beq.n	70006584 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
            frequency = LSI_VALUE;
70006556:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
7000655a:	617b      	str	r3, [r7, #20]
          break;
7000655c:	e012      	b.n	70006584 <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
          frequency = RCC_GetCLKPFreq();
7000655e:	f000 fd21 	bl	70006fa4 <RCC_GetCLKPFreq>
70006562:	6178      	str	r0, [r7, #20]
          break;
70006564:	e00f      	b.n	70006586 <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          break;
70006566:	bf00      	nop
70006568:	f000 bd17 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000656c:	bf00      	nop
7000656e:	f000 bd14 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006572:	bf00      	nop
70006574:	f000 bd11 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006578:	bf00      	nop
7000657a:	f000 bd0e 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
7000657e:	bf00      	nop
70006580:	58024400 	.word	0x58024400
          break;
70006584:	bf00      	nop
      break;
70006586:	f000 bd08 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPUART1_SOURCE();
7000658a:	4ba3      	ldr	r3, [pc, #652]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
7000658c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
7000658e:	f003 0307 	and.w	r3, r3, #7
70006592:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006594:	693b      	ldr	r3, [r7, #16]
70006596:	2b05      	cmp	r3, #5
70006598:	d84f      	bhi.n	7000663a <HAL_RCCEx_GetPeriphCLKFreq+0xd16>
7000659a:	a201      	add	r2, pc, #4	@ (adr r2, 700065a0 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>)
7000659c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700065a0:	700065b9 	.word	0x700065b9
700065a4:	700065c1 	.word	0x700065c1
700065a8:	700065d5 	.word	0x700065d5
700065ac:	700065e9 	.word	0x700065e9
700065b0:	70006615 	.word	0x70006615
700065b4:	70006627 	.word	0x70006627
          frequency = HAL_RCC_GetPCLK4Freq();
700065b8:	f7fd fece 	bl	70004358 <HAL_RCC_GetPCLK4Freq>
700065bc:	6178      	str	r0, [r7, #20]
          break;
700065be:	e04c      	b.n	7000665a <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
700065c0:	4b95      	ldr	r3, [pc, #596]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700065c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700065c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
700065c8:	2b00      	cmp	r3, #0
700065ca:	d039      	beq.n	70006640 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
            frequency = HAL_RCC_GetPLL2QFreq();
700065cc:	f7fd ff0c 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
700065d0:	6178      	str	r0, [r7, #20]
          break;
700065d2:	e035      	b.n	70006640 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
700065d4:	4b90      	ldr	r3, [pc, #576]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700065d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700065d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
700065dc:	2b00      	cmp	r3, #0
700065de:	d032      	beq.n	70006646 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
            frequency = HAL_RCC_GetPLL3QFreq();
700065e0:	f7fd ff72 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
700065e4:	6178      	str	r0, [r7, #20]
          break;
700065e6:	e02e      	b.n	70006646 <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
700065e8:	4b8b      	ldr	r3, [pc, #556]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700065ea:	681b      	ldr	r3, [r3, #0]
700065ec:	f003 0304 	and.w	r3, r3, #4
700065f0:	2b00      	cmp	r3, #0
700065f2:	d02b      	beq.n	7000664c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700065f4:	4b88      	ldr	r3, [pc, #544]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700065f6:	681b      	ldr	r3, [r3, #0]
700065f8:	f003 0320 	and.w	r3, r3, #32
700065fc:	2b00      	cmp	r3, #0
700065fe:	d025      	beq.n	7000664c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70006600:	4b85      	ldr	r3, [pc, #532]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006602:	681b      	ldr	r3, [r3, #0]
70006604:	08db      	lsrs	r3, r3, #3
70006606:	f003 0303 	and.w	r3, r3, #3
7000660a:	4a84      	ldr	r2, [pc, #528]	@ (7000681c <HAL_RCCEx_GetPeriphCLKFreq+0xef8>)
7000660c:	fa22 f303 	lsr.w	r3, r2, r3
70006610:	617b      	str	r3, [r7, #20]
          break;
70006612:	e01b      	b.n	7000664c <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006614:	4b80      	ldr	r3, [pc, #512]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006616:	681b      	ldr	r3, [r3, #0]
70006618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
7000661c:	2b00      	cmp	r3, #0
7000661e:	d018      	beq.n	70006652 <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
            frequency = CSI_VALUE;
70006620:	4b7f      	ldr	r3, [pc, #508]	@ (70006820 <HAL_RCCEx_GetPeriphCLKFreq+0xefc>)
70006622:	617b      	str	r3, [r7, #20]
          break;
70006624:	e015      	b.n	70006652 <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006626:	4b7c      	ldr	r3, [pc, #496]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
7000662a:	f003 0302 	and.w	r3, r3, #2
7000662e:	2b00      	cmp	r3, #0
70006630:	d012      	beq.n	70006658 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
            frequency = LSE_VALUE;
70006632:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006636:	617b      	str	r3, [r7, #20]
          break;
70006638:	e00e      	b.n	70006658 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
          break;
7000663a:	bf00      	nop
7000663c:	f000 bcad 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006640:	bf00      	nop
70006642:	f000 bcaa 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006646:	bf00      	nop
70006648:	f000 bca7 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000664c:	bf00      	nop
7000664e:	f000 bca4 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006652:	bf00      	nop
70006654:	f000 bca1 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006658:	bf00      	nop
      break;
7000665a:	f000 bc9e 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
7000665e:	4b6e      	ldr	r3, [pc, #440]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006662:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006666:	2b00      	cmp	r3, #0
70006668:	f000 8494 	beq.w	70006f94 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
        frequency = HAL_RCC_GetPLL3RFreq();
7000666c:	f7fd ff42 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
70006670:	6178      	str	r0, [r7, #20]
      break;
70006672:	f000 bc8f 	b.w	70006f94 <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
      clocksource = __HAL_RCC_GET_PSSI_SOURCE();
70006676:	4b68      	ldr	r3, [pc, #416]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006678:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
7000667a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
7000667e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006680:	693b      	ldr	r3, [r7, #16]
70006682:	2b00      	cmp	r3, #0
70006684:	d004      	beq.n	70006690 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>
70006686:	693b      	ldr	r3, [r7, #16]
70006688:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
7000668c:	d00a      	beq.n	700066a4 <HAL_RCCEx_GetPeriphCLKFreq+0xd80>
          break;
7000668e:	e00e      	b.n	700066ae <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006690:	4b61      	ldr	r3, [pc, #388]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006692:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006694:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006698:	2b00      	cmp	r3, #0
7000669a:	d007      	beq.n	700066ac <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
            frequency = HAL_RCC_GetPLL3RFreq();
7000669c:	f7fd ff2a 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
700066a0:	6178      	str	r0, [r7, #20]
          break;
700066a2:	e003      	b.n	700066ac <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
          frequency = RCC_GetCLKPFreq();
700066a4:	f000 fc7e 	bl	70006fa4 <RCC_GetCLKPFreq>
700066a8:	6178      	str	r0, [r7, #20]
          break;
700066aa:	e000      	b.n	700066ae <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          break;
700066ac:	bf00      	nop
      break;
700066ae:	f000 bc74 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_RTC_SOURCE();
700066b2:	4b59      	ldr	r3, [pc, #356]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700066b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700066b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700066ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700066be:	d107      	bne.n	700066d0 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
700066c0:	4b55      	ldr	r3, [pc, #340]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700066c2:	691b      	ldr	r3, [r3, #16]
700066c4:	011b      	lsls	r3, r3, #4
700066c6:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
700066ca:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
700066ce:	e003      	b.n	700066d8 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
700066d0:	4b51      	ldr	r3, [pc, #324]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700066d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700066d4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
700066d8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700066da:	693b      	ldr	r3, [r7, #16]
700066dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700066e0:	d014      	beq.n	7000670c <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
700066e2:	693b      	ldr	r3, [r7, #16]
700066e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
700066e8:	d81a      	bhi.n	70006720 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
700066ea:	693b      	ldr	r3, [r7, #16]
700066ec:	2b00      	cmp	r3, #0
700066ee:	d033      	beq.n	70006758 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
700066f0:	693b      	ldr	r3, [r7, #16]
700066f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
700066f6:	d113      	bne.n	70006720 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
700066f8:	4b47      	ldr	r3, [pc, #284]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700066fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
700066fc:	f003 0302 	and.w	r3, r3, #2
70006700:	2b00      	cmp	r3, #0
70006702:	d02c      	beq.n	7000675e <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
            frequency = LSE_VALUE;
70006704:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006708:	617b      	str	r3, [r7, #20]
          break;
7000670a:	e028      	b.n	7000675e <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
7000670c:	4b42      	ldr	r3, [pc, #264]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
7000670e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
70006710:	f003 0302 	and.w	r3, r3, #2
70006714:	2b00      	cmp	r3, #0
70006716:	d025      	beq.n	70006764 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
            frequency = LSI_VALUE;
70006718:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
7000671c:	617b      	str	r3, [r7, #20]
          break;
7000671e:	e021      	b.n	70006764 <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) /*!< HSE is the clock source for RTC */
70006720:	4b3d      	ldr	r3, [pc, #244]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006722:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006724:	f403 7340 	and.w	r3, r3, #768	@ 0x300
70006728:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
7000672c:	d11d      	bne.n	7000676a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000672e:	4b3a      	ldr	r3, [pc, #232]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006730:	681b      	ldr	r3, [r3, #0]
70006732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006736:	2b00      	cmp	r3, #0
70006738:	d017      	beq.n	7000676a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
              prescaler = READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) >> RCC_CFGR_RTCPRE_Pos;
7000673a:	4b37      	ldr	r3, [pc, #220]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
7000673c:	691b      	ldr	r3, [r3, #16]
7000673e:	0a1b      	lsrs	r3, r3, #8
70006740:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
70006744:	60fb      	str	r3, [r7, #12]
              if (prescaler > 1U)
70006746:	68fb      	ldr	r3, [r7, #12]
70006748:	2b01      	cmp	r3, #1
7000674a:	d90e      	bls.n	7000676a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
                frequency = HSE_VALUE / prescaler;
7000674c:	4a35      	ldr	r2, [pc, #212]	@ (70006824 <HAL_RCCEx_GetPeriphCLKFreq+0xf00>)
7000674e:	68fb      	ldr	r3, [r7, #12]
70006750:	fbb2 f3f3 	udiv	r3, r2, r3
70006754:	617b      	str	r3, [r7, #20]
          break;
70006756:	e008      	b.n	7000676a <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
          break;
70006758:	bf00      	nop
7000675a:	f000 bc1e 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000675e:	bf00      	nop
70006760:	f000 bc1b 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006764:	bf00      	nop
70006766:	f000 bc18 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000676a:	bf00      	nop
      break;
7000676c:	f000 bc15 	b.w	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SAI1_SOURCE();
70006770:	4b29      	ldr	r3, [pc, #164]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
70006772:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70006774:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
70006778:	613b      	str	r3, [r7, #16]
      switch (clocksource)
7000677a:	693b      	ldr	r3, [r7, #16]
7000677c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006780:	d039      	beq.n	700067f6 <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
70006782:	693b      	ldr	r3, [r7, #16]
70006784:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
70006788:	d83d      	bhi.n	70006806 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
7000678a:	693b      	ldr	r3, [r7, #16]
7000678c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70006790:	d035      	beq.n	700067fe <HAL_RCCEx_GetPeriphCLKFreq+0xeda>
70006792:	693b      	ldr	r3, [r7, #16]
70006794:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
70006798:	d835      	bhi.n	70006806 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
7000679a:	693b      	ldr	r3, [r7, #16]
7000679c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700067a0:	d01f      	beq.n	700067e2 <HAL_RCCEx_GetPeriphCLKFreq+0xebe>
700067a2:	693b      	ldr	r3, [r7, #16]
700067a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
700067a8:	d82d      	bhi.n	70006806 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
700067aa:	693b      	ldr	r3, [r7, #16]
700067ac:	2b00      	cmp	r3, #0
700067ae:	d004      	beq.n	700067ba <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
700067b0:	693b      	ldr	r3, [r7, #16]
700067b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
700067b6:	d00a      	beq.n	700067ce <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
          break;
700067b8:	e025      	b.n	70006806 <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
700067ba:	4b17      	ldr	r3, [pc, #92]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700067bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700067be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
700067c2:	2b00      	cmp	r3, #0
700067c4:	d021      	beq.n	7000680a <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
            frequency = HAL_RCC_GetPLL1QFreq();
700067c6:	f7fd fde3 	bl	70004390 <HAL_RCC_GetPLL1QFreq>
700067ca:	6178      	str	r0, [r7, #20]
          break;
700067cc:	e01d      	b.n	7000680a <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
700067ce:	4b12      	ldr	r3, [pc, #72]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700067d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700067d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
700067d6:	2b00      	cmp	r3, #0
700067d8:	d019      	beq.n	7000680e <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
            frequency = HAL_RCC_GetPLL2PFreq();
700067da:	f7fd fdef 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
700067de:	6178      	str	r0, [r7, #20]
          break;
700067e0:	e015      	b.n	7000680e <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
700067e2:	4b0d      	ldr	r3, [pc, #52]	@ (70006818 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
700067e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700067e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
700067ea:	2b00      	cmp	r3, #0
700067ec:	d011      	beq.n	70006812 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
            frequency = HAL_RCC_GetPLL3PFreq();
700067ee:	f7fd fe55 	bl	7000449c <HAL_RCC_GetPLL3PFreq>
700067f2:	6178      	str	r0, [r7, #20]
          break;
700067f4:	e00d      	b.n	70006812 <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
          frequency = RCC_GetCLKPFreq();
700067f6:	f000 fbd5 	bl	70006fa4 <RCC_GetCLKPFreq>
700067fa:	6178      	str	r0, [r7, #20]
          break;
700067fc:	e00a      	b.n	70006814 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          frequency = EXTERNAL_CLOCK_VALUE;
700067fe:	f64b 3380 	movw	r3, #48000	@ 0xbb80
70006802:	617b      	str	r3, [r7, #20]
          break;
70006804:	e006      	b.n	70006814 <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          break;
70006806:	bf00      	nop
70006808:	e3c7      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000680a:	bf00      	nop
7000680c:	e3c5      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
7000680e:	bf00      	nop
70006810:	e3c3      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006812:	bf00      	nop
      break;
70006814:	e3c1      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70006816:	bf00      	nop
70006818:	58024400 	.word	0x58024400
7000681c:	03d09000 	.word	0x03d09000
70006820:	003d0900 	.word	0x003d0900
70006824:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_SAI2_SOURCE();
70006828:	4b94      	ldr	r3, [pc, #592]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
7000682a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
7000682c:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
70006830:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006832:	693b      	ldr	r3, [r7, #16]
70006834:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70006838:	d049      	beq.n	700068ce <HAL_RCCEx_GetPeriphCLKFreq+0xfaa>
7000683a:	693b      	ldr	r3, [r7, #16]
7000683c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
70006840:	d847      	bhi.n	700068d2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
70006842:	693b      	ldr	r3, [r7, #16]
70006844:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70006848:	d039      	beq.n	700068be <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
7000684a:	693b      	ldr	r3, [r7, #16]
7000684c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70006850:	d83f      	bhi.n	700068d2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
70006852:	693b      	ldr	r3, [r7, #16]
70006854:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70006858:	d035      	beq.n	700068c6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa2>
7000685a:	693b      	ldr	r3, [r7, #16]
7000685c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
70006860:	d837      	bhi.n	700068d2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
70006862:	693b      	ldr	r3, [r7, #16]
70006864:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70006868:	d01f      	beq.n	700068aa <HAL_RCCEx_GetPeriphCLKFreq+0xf86>
7000686a:	693b      	ldr	r3, [r7, #16]
7000686c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
70006870:	d82f      	bhi.n	700068d2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
70006872:	693b      	ldr	r3, [r7, #16]
70006874:	2b00      	cmp	r3, #0
70006876:	d004      	beq.n	70006882 <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
70006878:	693b      	ldr	r3, [r7, #16]
7000687a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
7000687e:	d00a      	beq.n	70006896 <HAL_RCCEx_GetPeriphCLKFreq+0xf72>
          break;
70006880:	e027      	b.n	700068d2 <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006882:	4b7e      	ldr	r3, [pc, #504]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006886:	f003 0340 	and.w	r3, r3, #64	@ 0x40
7000688a:	2b00      	cmp	r3, #0
7000688c:	d023      	beq.n	700068d6 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
            frequency = HAL_RCC_GetPLL1QFreq();
7000688e:	f7fd fd7f 	bl	70004390 <HAL_RCC_GetPLL1QFreq>
70006892:	6178      	str	r0, [r7, #20]
          break;
70006894:	e01f      	b.n	700068d6 <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006896:	4b79      	ldr	r3, [pc, #484]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000689a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
7000689e:	2b00      	cmp	r3, #0
700068a0:	d01b      	beq.n	700068da <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
            frequency = HAL_RCC_GetPLL2PFreq();
700068a2:	f7fd fd8b 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
700068a6:	6178      	str	r0, [r7, #20]
          break;
700068a8:	e017      	b.n	700068da <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
700068aa:	4b74      	ldr	r3, [pc, #464]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
700068ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700068ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
700068b2:	2b00      	cmp	r3, #0
700068b4:	d013      	beq.n	700068de <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
            frequency = HAL_RCC_GetPLL3PFreq();
700068b6:	f7fd fdf1 	bl	7000449c <HAL_RCC_GetPLL3PFreq>
700068ba:	6178      	str	r0, [r7, #20]
          break;
700068bc:	e00f      	b.n	700068de <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
          frequency = RCC_GetCLKPFreq();
700068be:	f000 fb71 	bl	70006fa4 <RCC_GetCLKPFreq>
700068c2:	6178      	str	r0, [r7, #20]
          break;
700068c4:	e00c      	b.n	700068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          frequency = EXTERNAL_CLOCK_VALUE;
700068c6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
700068ca:	617b      	str	r3, [r7, #20]
          break;
700068cc:	e008      	b.n	700068e0 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          break;
700068ce:	bf00      	nop
700068d0:	e363      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700068d2:	bf00      	nop
700068d4:	e361      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700068d6:	bf00      	nop
700068d8:	e35f      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700068da:	bf00      	nop
700068dc:	e35d      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700068de:	bf00      	nop
      break;
700068e0:	e35b      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SDMMC12_SOURCE();
700068e2:	4b66      	ldr	r3, [pc, #408]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
700068e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
700068e6:	f003 0304 	and.w	r3, r3, #4
700068ea:	613b      	str	r3, [r7, #16]
      if (clocksource ==
700068ec:	693b      	ldr	r3, [r7, #16]
700068ee:	2b00      	cmp	r3, #0
700068f0:	d10a      	bne.n	70006908 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
700068f2:	4b62      	ldr	r3, [pc, #392]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
700068f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700068f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
700068fa:	2b00      	cmp	r3, #0
700068fc:	f000 834c 	beq.w	70006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2SFreq();
70006900:	f7fd fd9e 	bl	70004440 <HAL_RCC_GetPLL2SFreq>
70006904:	6178      	str	r0, [r7, #20]
      break;
70006906:	e347      	b.n	70006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
70006908:	4b5c      	ldr	r3, [pc, #368]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
7000690a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000690c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70006910:	2b00      	cmp	r3, #0
70006912:	f000 8341 	beq.w	70006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2TFreq();
70006916:	f7fd fda9 	bl	7000446c <HAL_RCC_GetPLL2TFreq>
7000691a:	6178      	str	r0, [r7, #20]
      break;
7000691c:	e33c      	b.n	70006f98 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
      clocksource = __HAL_RCC_GET_SPDIFRX_SOURCE();
7000691e:	4b57      	ldr	r3, [pc, #348]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70006922:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
70006926:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006928:	693b      	ldr	r3, [r7, #16]
7000692a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
7000692e:	d031      	beq.n	70006994 <HAL_RCCEx_GetPeriphCLKFreq+0x1070>
70006930:	693b      	ldr	r3, [r7, #16]
70006932:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
70006936:	d843      	bhi.n	700069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
70006938:	693b      	ldr	r3, [r7, #16]
7000693a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
7000693e:	d01f      	beq.n	70006980 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
70006940:	693b      	ldr	r3, [r7, #16]
70006942:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70006946:	d83b      	bhi.n	700069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
70006948:	693b      	ldr	r3, [r7, #16]
7000694a:	2b00      	cmp	r3, #0
7000694c:	d004      	beq.n	70006958 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
7000694e:	693b      	ldr	r3, [r7, #16]
70006950:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
70006954:	d00a      	beq.n	7000696c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
          break;
70006956:	e033      	b.n	700069c0 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006958:	4b48      	ldr	r3, [pc, #288]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
7000695a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
7000695c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70006960:	2b00      	cmp	r3, #0
70006962:	d02f      	beq.n	700069c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
            frequency = HAL_RCC_GetPLL1QFreq();
70006964:	f7fd fd14 	bl	70004390 <HAL_RCC_GetPLL1QFreq>
70006968:	6178      	str	r0, [r7, #20]
          break;
7000696a:	e02b      	b.n	700069c4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
7000696c:	4b43      	ldr	r3, [pc, #268]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
7000696e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006970:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70006974:	2b00      	cmp	r3, #0
70006976:	d027      	beq.n	700069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
            frequency = HAL_RCC_GetPLL2RFreq();
70006978:	f7fd fd4c 	bl	70004414 <HAL_RCC_GetPLL2RFreq>
7000697c:	6178      	str	r0, [r7, #20]
          break;
7000697e:	e023      	b.n	700069c8 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
70006980:	4b3e      	ldr	r3, [pc, #248]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006984:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
70006988:	2b00      	cmp	r3, #0
7000698a:	d01f      	beq.n	700069cc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
            frequency = HAL_RCC_GetPLL3RFreq();
7000698c:	f7fd fdb2 	bl	700044f4 <HAL_RCC_GetPLL3RFreq>
70006990:	6178      	str	r0, [r7, #20]
          break;
70006992:	e01b      	b.n	700069cc <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006994:	4b39      	ldr	r3, [pc, #228]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006996:	681b      	ldr	r3, [r3, #0]
70006998:	f003 0304 	and.w	r3, r3, #4
7000699c:	2b00      	cmp	r3, #0
7000699e:	d017      	beq.n	700069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
700069a0:	4b36      	ldr	r3, [pc, #216]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
700069a2:	681b      	ldr	r3, [r3, #0]
700069a4:	f003 0320 	and.w	r3, r3, #32
700069a8:	2b00      	cmp	r3, #0
700069aa:	d011      	beq.n	700069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
700069ac:	4b33      	ldr	r3, [pc, #204]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
700069ae:	681b      	ldr	r3, [r3, #0]
700069b0:	08db      	lsrs	r3, r3, #3
700069b2:	f003 0303 	and.w	r3, r3, #3
700069b6:	4a32      	ldr	r2, [pc, #200]	@ (70006a80 <HAL_RCCEx_GetPeriphCLKFreq+0x115c>)
700069b8:	fa22 f303 	lsr.w	r3, r2, r3
700069bc:	617b      	str	r3, [r7, #20]
          break;
700069be:	e007      	b.n	700069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
          break;
700069c0:	bf00      	nop
700069c2:	e2ea      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700069c4:	bf00      	nop
700069c6:	e2e8      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700069c8:	bf00      	nop
700069ca:	e2e6      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700069cc:	bf00      	nop
700069ce:	e2e4      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
700069d0:	bf00      	nop
      break;
700069d2:	e2e2      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI1_SOURCE();
700069d4:	4b29      	ldr	r3, [pc, #164]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
700069d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
700069d8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
700069dc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
700069de:	693b      	ldr	r3, [r7, #16]
700069e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700069e4:	d039      	beq.n	70006a5a <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
700069e6:	693b      	ldr	r3, [r7, #16]
700069e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
700069ec:	d83d      	bhi.n	70006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
700069ee:	693b      	ldr	r3, [r7, #16]
700069f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700069f4:	d035      	beq.n	70006a62 <HAL_RCCEx_GetPeriphCLKFreq+0x113e>
700069f6:	693b      	ldr	r3, [r7, #16]
700069f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
700069fc:	d835      	bhi.n	70006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
700069fe:	693b      	ldr	r3, [r7, #16]
70006a00:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006a04:	d01f      	beq.n	70006a46 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
70006a06:	693b      	ldr	r3, [r7, #16]
70006a08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70006a0c:	d82d      	bhi.n	70006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
70006a0e:	693b      	ldr	r3, [r7, #16]
70006a10:	2b00      	cmp	r3, #0
70006a12:	d004      	beq.n	70006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x10fa>
70006a14:	693b      	ldr	r3, [r7, #16]
70006a16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
70006a1a:	d00a      	beq.n	70006a32 <HAL_RCCEx_GetPeriphCLKFreq+0x110e>
          break;
70006a1c:	e025      	b.n	70006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006a1e:	4b17      	ldr	r3, [pc, #92]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006a20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006a22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70006a26:	2b00      	cmp	r3, #0
70006a28:	d021      	beq.n	70006a6e <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
            frequency = HAL_RCC_GetPLL1QFreq();
70006a2a:	f7fd fcb1 	bl	70004390 <HAL_RCC_GetPLL1QFreq>
70006a2e:	6178      	str	r0, [r7, #20]
          break;
70006a30:	e01d      	b.n	70006a6e <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006a32:	4b12      	ldr	r3, [pc, #72]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006a36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006a3a:	2b00      	cmp	r3, #0
70006a3c:	d019      	beq.n	70006a72 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
            frequency = HAL_RCC_GetPLL2PFreq();
70006a3e:	f7fd fcbd 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
70006a42:	6178      	str	r0, [r7, #20]
          break;
70006a44:	e015      	b.n	70006a72 <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006a46:	4b0d      	ldr	r3, [pc, #52]	@ (70006a7c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
70006a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006a4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70006a4e:	2b00      	cmp	r3, #0
70006a50:	d011      	beq.n	70006a76 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
            frequency = HAL_RCC_GetPLL3PFreq();
70006a52:	f7fd fd23 	bl	7000449c <HAL_RCC_GetPLL3PFreq>
70006a56:	6178      	str	r0, [r7, #20]
          break;
70006a58:	e00d      	b.n	70006a76 <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
          frequency = RCC_GetCLKPFreq();
70006a5a:	f000 faa3 	bl	70006fa4 <RCC_GetCLKPFreq>
70006a5e:	6178      	str	r0, [r7, #20]
          break;
70006a60:	e00a      	b.n	70006a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          frequency = EXTERNAL_CLOCK_VALUE;
70006a62:	f64b 3380 	movw	r3, #48000	@ 0xbb80
70006a66:	617b      	str	r3, [r7, #20]
          break;
70006a68:	e006      	b.n	70006a78 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          break;
70006a6a:	bf00      	nop
70006a6c:	e295      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006a6e:	bf00      	nop
70006a70:	e293      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006a72:	bf00      	nop
70006a74:	e291      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006a76:	bf00      	nop
      break;
70006a78:	e28f      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70006a7a:	bf00      	nop
70006a7c:	58024400 	.word	0x58024400
70006a80:	03d09000 	.word	0x03d09000
      clocksource = __HAL_RCC_GET_SPI23_SOURCE();
70006a84:	4b92      	ldr	r3, [pc, #584]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70006a88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70006a8c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006a8e:	693b      	ldr	r3, [r7, #16]
70006a90:	2b40      	cmp	r3, #64	@ 0x40
70006a92:	d033      	beq.n	70006afc <HAL_RCCEx_GetPeriphCLKFreq+0x11d8>
70006a94:	693b      	ldr	r3, [r7, #16]
70006a96:	2b40      	cmp	r3, #64	@ 0x40
70006a98:	d838      	bhi.n	70006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
70006a9a:	693b      	ldr	r3, [r7, #16]
70006a9c:	2b30      	cmp	r3, #48	@ 0x30
70006a9e:	d031      	beq.n	70006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x11e0>
70006aa0:	693b      	ldr	r3, [r7, #16]
70006aa2:	2b30      	cmp	r3, #48	@ 0x30
70006aa4:	d832      	bhi.n	70006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
70006aa6:	693b      	ldr	r3, [r7, #16]
70006aa8:	2b20      	cmp	r3, #32
70006aaa:	d01d      	beq.n	70006ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
70006aac:	693b      	ldr	r3, [r7, #16]
70006aae:	2b20      	cmp	r3, #32
70006ab0:	d82c      	bhi.n	70006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
70006ab2:	693b      	ldr	r3, [r7, #16]
70006ab4:	2b00      	cmp	r3, #0
70006ab6:	d003      	beq.n	70006ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x119c>
70006ab8:	693b      	ldr	r3, [r7, #16]
70006aba:	2b10      	cmp	r3, #16
70006abc:	d00a      	beq.n	70006ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
          break;
70006abe:	e025      	b.n	70006b0c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006ac0:	4b83      	ldr	r3, [pc, #524]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70006ac8:	2b00      	cmp	r3, #0
70006aca:	d021      	beq.n	70006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
            frequency = HAL_RCC_GetPLL1QFreq();
70006acc:	f7fd fc60 	bl	70004390 <HAL_RCC_GetPLL1QFreq>
70006ad0:	6178      	str	r0, [r7, #20]
          break;
70006ad2:	e01d      	b.n	70006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006ad4:	4b7e      	ldr	r3, [pc, #504]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70006adc:	2b00      	cmp	r3, #0
70006ade:	d019      	beq.n	70006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
            frequency = HAL_RCC_GetPLL2PFreq();
70006ae0:	f7fd fc6c 	bl	700043bc <HAL_RCC_GetPLL2PFreq>
70006ae4:	6178      	str	r0, [r7, #20]
          break;
70006ae6:	e015      	b.n	70006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
70006ae8:	4b79      	ldr	r3, [pc, #484]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006aec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70006af0:	2b00      	cmp	r3, #0
70006af2:	d011      	beq.n	70006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
            frequency = HAL_RCC_GetPLL3PFreq();
70006af4:	f7fd fcd2 	bl	7000449c <HAL_RCC_GetPLL3PFreq>
70006af8:	6178      	str	r0, [r7, #20]
          break;
70006afa:	e00d      	b.n	70006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
          frequency = RCC_GetCLKPFreq();
70006afc:	f000 fa52 	bl	70006fa4 <RCC_GetCLKPFreq>
70006b00:	6178      	str	r0, [r7, #20]
          break;
70006b02:	e00a      	b.n	70006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          frequency = EXTERNAL_CLOCK_VALUE;
70006b04:	f64b 3380 	movw	r3, #48000	@ 0xbb80
70006b08:	617b      	str	r3, [r7, #20]
          break;
70006b0a:	e006      	b.n	70006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          break;
70006b0c:	bf00      	nop
70006b0e:	e244      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006b10:	bf00      	nop
70006b12:	e242      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006b14:	bf00      	nop
70006b16:	e240      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006b18:	bf00      	nop
      break;
70006b1a:	e23e      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI45_SOURCE();
70006b1c:	4b6c      	ldr	r3, [pc, #432]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006b1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70006b20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70006b24:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006b26:	693b      	ldr	r3, [r7, #16]
70006b28:	2b50      	cmp	r3, #80	@ 0x50
70006b2a:	d052      	beq.n	70006bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
70006b2c:	693b      	ldr	r3, [r7, #16]
70006b2e:	2b50      	cmp	r3, #80	@ 0x50
70006b30:	d858      	bhi.n	70006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
70006b32:	693b      	ldr	r3, [r7, #16]
70006b34:	2b40      	cmp	r3, #64	@ 0x40
70006b36:	d043      	beq.n	70006bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
70006b38:	693b      	ldr	r3, [r7, #16]
70006b3a:	2b40      	cmp	r3, #64	@ 0x40
70006b3c:	d852      	bhi.n	70006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
70006b3e:	693b      	ldr	r3, [r7, #16]
70006b40:	2b30      	cmp	r3, #48	@ 0x30
70006b42:	d027      	beq.n	70006b94 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
70006b44:	693b      	ldr	r3, [r7, #16]
70006b46:	2b30      	cmp	r3, #48	@ 0x30
70006b48:	d84c      	bhi.n	70006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
70006b4a:	693b      	ldr	r3, [r7, #16]
70006b4c:	2b20      	cmp	r3, #32
70006b4e:	d017      	beq.n	70006b80 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
70006b50:	693b      	ldr	r3, [r7, #16]
70006b52:	2b20      	cmp	r3, #32
70006b54:	d846      	bhi.n	70006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
70006b56:	693b      	ldr	r3, [r7, #16]
70006b58:	2b00      	cmp	r3, #0
70006b5a:	d003      	beq.n	70006b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
70006b5c:	693b      	ldr	r3, [r7, #16]
70006b5e:	2b10      	cmp	r3, #16
70006b60:	d004      	beq.n	70006b6c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
          break;
70006b62:	e03f      	b.n	70006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
          frequency = HAL_RCC_GetPCLK2Freq();
70006b64:	f7fd fbdc 	bl	70004320 <HAL_RCC_GetPCLK2Freq>
70006b68:	6178      	str	r0, [r7, #20]
          break;
70006b6a:	e046      	b.n	70006bfa <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006b6c:	4b58      	ldr	r3, [pc, #352]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006b74:	2b00      	cmp	r3, #0
70006b76:	d037      	beq.n	70006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
            frequency = HAL_RCC_GetPLL2QFreq();
70006b78:	f7fd fc36 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70006b7c:	6178      	str	r0, [r7, #20]
          break;
70006b7e:	e033      	b.n	70006be8 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006b80:	4b53      	ldr	r3, [pc, #332]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006b84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70006b88:	2b00      	cmp	r3, #0
70006b8a:	d02f      	beq.n	70006bec <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
            frequency = HAL_RCC_GetPLL3QFreq();
70006b8c:	f7fd fc9c 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
70006b90:	6178      	str	r0, [r7, #20]
          break;
70006b92:	e02b      	b.n	70006bec <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006b94:	4b4e      	ldr	r3, [pc, #312]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006b96:	681b      	ldr	r3, [r3, #0]
70006b98:	f003 0304 	and.w	r3, r3, #4
70006b9c:	2b00      	cmp	r3, #0
70006b9e:	d027      	beq.n	70006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006ba0:	4b4b      	ldr	r3, [pc, #300]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006ba2:	681b      	ldr	r3, [r3, #0]
70006ba4:	f003 0320 	and.w	r3, r3, #32
70006ba8:	2b00      	cmp	r3, #0
70006baa:	d021      	beq.n	70006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70006bac:	4b48      	ldr	r3, [pc, #288]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006bae:	681b      	ldr	r3, [r3, #0]
70006bb0:	08db      	lsrs	r3, r3, #3
70006bb2:	f003 0303 	and.w	r3, r3, #3
70006bb6:	4a47      	ldr	r2, [pc, #284]	@ (70006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
70006bb8:	fa22 f303 	lsr.w	r3, r2, r3
70006bbc:	617b      	str	r3, [r7, #20]
          break;
70006bbe:	e017      	b.n	70006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006bc0:	4b43      	ldr	r3, [pc, #268]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006bc2:	681b      	ldr	r3, [r3, #0]
70006bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006bc8:	2b00      	cmp	r3, #0
70006bca:	d013      	beq.n	70006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
            frequency = CSI_VALUE;
70006bcc:	4b42      	ldr	r3, [pc, #264]	@ (70006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
70006bce:	617b      	str	r3, [r7, #20]
          break;
70006bd0:	e010      	b.n	70006bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006bd2:	4b3f      	ldr	r3, [pc, #252]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006bd4:	681b      	ldr	r3, [r3, #0]
70006bd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006bda:	2b00      	cmp	r3, #0
70006bdc:	d00c      	beq.n	70006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
            frequency = HSE_VALUE;
70006bde:	4b3f      	ldr	r3, [pc, #252]	@ (70006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
70006be0:	617b      	str	r3, [r7, #20]
          break;
70006be2:	e009      	b.n	70006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
          break;
70006be4:	bf00      	nop
70006be6:	e1d8      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006be8:	bf00      	nop
70006bea:	e1d6      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006bec:	bf00      	nop
70006bee:	e1d4      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006bf0:	bf00      	nop
70006bf2:	e1d2      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006bf4:	bf00      	nop
70006bf6:	e1d0      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006bf8:	bf00      	nop
      break;
70006bfa:	e1ce      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI6_SOURCE();
70006bfc:	4b34      	ldr	r3, [pc, #208]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70006c00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
70006c04:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006c06:	693b      	ldr	r3, [r7, #16]
70006c08:	2b50      	cmp	r3, #80	@ 0x50
70006c0a:	d052      	beq.n	70006cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x138e>
70006c0c:	693b      	ldr	r3, [r7, #16]
70006c0e:	2b50      	cmp	r3, #80	@ 0x50
70006c10:	d858      	bhi.n	70006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
70006c12:	693b      	ldr	r3, [r7, #16]
70006c14:	2b40      	cmp	r3, #64	@ 0x40
70006c16:	d043      	beq.n	70006ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x137c>
70006c18:	693b      	ldr	r3, [r7, #16]
70006c1a:	2b40      	cmp	r3, #64	@ 0x40
70006c1c:	d852      	bhi.n	70006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
70006c1e:	693b      	ldr	r3, [r7, #16]
70006c20:	2b30      	cmp	r3, #48	@ 0x30
70006c22:	d027      	beq.n	70006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
70006c24:	693b      	ldr	r3, [r7, #16]
70006c26:	2b30      	cmp	r3, #48	@ 0x30
70006c28:	d84c      	bhi.n	70006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
70006c2a:	693b      	ldr	r3, [r7, #16]
70006c2c:	2b20      	cmp	r3, #32
70006c2e:	d017      	beq.n	70006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
70006c30:	693b      	ldr	r3, [r7, #16]
70006c32:	2b20      	cmp	r3, #32
70006c34:	d846      	bhi.n	70006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
70006c36:	693b      	ldr	r3, [r7, #16]
70006c38:	2b00      	cmp	r3, #0
70006c3a:	d003      	beq.n	70006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x1320>
70006c3c:	693b      	ldr	r3, [r7, #16]
70006c3e:	2b10      	cmp	r3, #16
70006c40:	d004      	beq.n	70006c4c <HAL_RCCEx_GetPeriphCLKFreq+0x1328>
          break;
70006c42:	e03f      	b.n	70006cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
          frequency = HAL_RCC_GetPCLK4Freq();
70006c44:	f7fd fb88 	bl	70004358 <HAL_RCC_GetPCLK4Freq>
70006c48:	6178      	str	r0, [r7, #20]
          break;
70006c4a:	e04e      	b.n	70006cea <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006c4c:	4b20      	ldr	r3, [pc, #128]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006c50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006c54:	2b00      	cmp	r3, #0
70006c56:	d037      	beq.n	70006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
            frequency = HAL_RCC_GetPLL2QFreq();
70006c58:	f7fd fbc6 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70006c5c:	6178      	str	r0, [r7, #20]
          break;
70006c5e:	e033      	b.n	70006cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006c60:	4b1b      	ldr	r3, [pc, #108]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006c62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70006c68:	2b00      	cmp	r3, #0
70006c6a:	d02f      	beq.n	70006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = HAL_RCC_GetPLL3QFreq();
70006c6c:	f7fd fc2c 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
70006c70:	6178      	str	r0, [r7, #20]
          break;
70006c72:	e02b      	b.n	70006ccc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006c74:	4b16      	ldr	r3, [pc, #88]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006c76:	681b      	ldr	r3, [r3, #0]
70006c78:	f003 0304 	and.w	r3, r3, #4
70006c7c:	2b00      	cmp	r3, #0
70006c7e:	d02f      	beq.n	70006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006c80:	4b13      	ldr	r3, [pc, #76]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006c82:	681b      	ldr	r3, [r3, #0]
70006c84:	f003 0320 	and.w	r3, r3, #32
70006c88:	2b00      	cmp	r3, #0
70006c8a:	d029      	beq.n	70006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70006c8c:	4b10      	ldr	r3, [pc, #64]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006c8e:	681b      	ldr	r3, [r3, #0]
70006c90:	08db      	lsrs	r3, r3, #3
70006c92:	f003 0303 	and.w	r3, r3, #3
70006c96:	4a0f      	ldr	r2, [pc, #60]	@ (70006cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
70006c98:	fa22 f303 	lsr.w	r3, r2, r3
70006c9c:	617b      	str	r3, [r7, #20]
          break;
70006c9e:	e01f      	b.n	70006ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006ca0:	4b0b      	ldr	r3, [pc, #44]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006ca2:	681b      	ldr	r3, [r3, #0]
70006ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006ca8:	2b00      	cmp	r3, #0
70006caa:	d01b      	beq.n	70006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
            frequency = CSI_VALUE;
70006cac:	4b0a      	ldr	r3, [pc, #40]	@ (70006cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
70006cae:	617b      	str	r3, [r7, #20]
          break;
70006cb0:	e018      	b.n	70006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006cb2:	4b07      	ldr	r3, [pc, #28]	@ (70006cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
70006cb4:	681b      	ldr	r3, [r3, #0]
70006cb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006cba:	2b00      	cmp	r3, #0
70006cbc:	d014      	beq.n	70006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
            frequency = HSE_VALUE;
70006cbe:	4b07      	ldr	r3, [pc, #28]	@ (70006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
70006cc0:	617b      	str	r3, [r7, #20]
          break;
70006cc2:	e011      	b.n	70006ce8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
          break;
70006cc4:	bf00      	nop
70006cc6:	e168      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006cc8:	bf00      	nop
70006cca:	e166      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006ccc:	bf00      	nop
70006cce:	e164      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70006cd0:	58024400 	.word	0x58024400
70006cd4:	03d09000 	.word	0x03d09000
70006cd8:	003d0900 	.word	0x003d0900
70006cdc:	016e3600 	.word	0x016e3600
          break;
70006ce0:	bf00      	nop
70006ce2:	e15a      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006ce4:	bf00      	nop
70006ce6:	e158      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006ce8:	bf00      	nop
      break;
70006cea:	e156      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART1_SOURCE();
70006cec:	4b9e      	ldr	r3, [pc, #632]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70006cf0:	f003 0307 	and.w	r3, r3, #7
70006cf4:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006cf6:	693b      	ldr	r3, [r7, #16]
70006cf8:	2b05      	cmp	r3, #5
70006cfa:	d850      	bhi.n	70006d9e <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
70006cfc:	a201      	add	r2, pc, #4	@ (adr r2, 70006d04 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>)
70006cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70006d02:	bf00      	nop
70006d04:	70006d1d 	.word	0x70006d1d
70006d08:	70006d25 	.word	0x70006d25
70006d0c:	70006d39 	.word	0x70006d39
70006d10:	70006d4d 	.word	0x70006d4d
70006d14:	70006d79 	.word	0x70006d79
70006d18:	70006d8b 	.word	0x70006d8b
          frequency = HAL_RCC_GetPCLK2Freq();
70006d1c:	f7fd fb00 	bl	70004320 <HAL_RCC_GetPCLK2Freq>
70006d20:	6178      	str	r0, [r7, #20]
          break;
70006d22:	e047      	b.n	70006db4 <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006d24:	4b90      	ldr	r3, [pc, #576]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006d2c:	2b00      	cmp	r3, #0
70006d2e:	d038      	beq.n	70006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
            frequency = HAL_RCC_GetPLL2QFreq();
70006d30:	f7fd fb5a 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70006d34:	6178      	str	r0, [r7, #20]
          break;
70006d36:	e034      	b.n	70006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006d38:	4b8b      	ldr	r3, [pc, #556]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006d3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70006d40:	2b00      	cmp	r3, #0
70006d42:	d030      	beq.n	70006da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
            frequency = HAL_RCC_GetPLL3QFreq();
70006d44:	f7fd fbc0 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
70006d48:	6178      	str	r0, [r7, #20]
          break;
70006d4a:	e02c      	b.n	70006da6 <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006d4c:	4b86      	ldr	r3, [pc, #536]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006d4e:	681b      	ldr	r3, [r3, #0]
70006d50:	f003 0304 	and.w	r3, r3, #4
70006d54:	2b00      	cmp	r3, #0
70006d56:	d028      	beq.n	70006daa <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006d58:	4b83      	ldr	r3, [pc, #524]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006d5a:	681b      	ldr	r3, [r3, #0]
70006d5c:	f003 0320 	and.w	r3, r3, #32
70006d60:	2b00      	cmp	r3, #0
70006d62:	d022      	beq.n	70006daa <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70006d64:	4b80      	ldr	r3, [pc, #512]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006d66:	681b      	ldr	r3, [r3, #0]
70006d68:	08db      	lsrs	r3, r3, #3
70006d6a:	f003 0303 	and.w	r3, r3, #3
70006d6e:	4a7f      	ldr	r2, [pc, #508]	@ (70006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
70006d70:	fa22 f303 	lsr.w	r3, r2, r3
70006d74:	617b      	str	r3, [r7, #20]
          break;
70006d76:	e018      	b.n	70006daa <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006d78:	4b7b      	ldr	r3, [pc, #492]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006d7a:	681b      	ldr	r3, [r3, #0]
70006d7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006d80:	2b00      	cmp	r3, #0
70006d82:	d014      	beq.n	70006dae <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
            frequency = CSI_VALUE;
70006d84:	4b7a      	ldr	r3, [pc, #488]	@ (70006f70 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
70006d86:	617b      	str	r3, [r7, #20]
          break;
70006d88:	e011      	b.n	70006dae <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006d8a:	4b77      	ldr	r3, [pc, #476]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006d8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006d8e:	f003 0302 	and.w	r3, r3, #2
70006d92:	2b00      	cmp	r3, #0
70006d94:	d00d      	beq.n	70006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
            frequency = LSE_VALUE;
70006d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006d9a:	617b      	str	r3, [r7, #20]
          break;
70006d9c:	e009      	b.n	70006db2 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          break;
70006d9e:	bf00      	nop
70006da0:	e0fb      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006da2:	bf00      	nop
70006da4:	e0f9      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006da6:	bf00      	nop
70006da8:	e0f7      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006daa:	bf00      	nop
70006dac:	e0f5      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006dae:	bf00      	nop
70006db0:	e0f3      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006db2:	bf00      	nop
      break;
70006db4:	e0f1      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART234578_SOURCE();
70006db6:	4b6c      	ldr	r3, [pc, #432]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006db8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70006dba:	f003 0307 	and.w	r3, r3, #7
70006dbe:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006dc0:	693b      	ldr	r3, [r7, #16]
70006dc2:	2b05      	cmp	r3, #5
70006dc4:	d84f      	bhi.n	70006e66 <HAL_RCCEx_GetPeriphCLKFreq+0x1542>
70006dc6:	a201      	add	r2, pc, #4	@ (adr r2, 70006dcc <HAL_RCCEx_GetPeriphCLKFreq+0x14a8>)
70006dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70006dcc:	70006de5 	.word	0x70006de5
70006dd0:	70006ded 	.word	0x70006ded
70006dd4:	70006e01 	.word	0x70006e01
70006dd8:	70006e15 	.word	0x70006e15
70006ddc:	70006e41 	.word	0x70006e41
70006de0:	70006e53 	.word	0x70006e53
          frequency = HAL_RCC_GetPCLK1Freq();
70006de4:	f7fd fa80 	bl	700042e8 <HAL_RCC_GetPCLK1Freq>
70006de8:	6178      	str	r0, [r7, #20]
          break;
70006dea:	e047      	b.n	70006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006dec:	4b5e      	ldr	r3, [pc, #376]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006df4:	2b00      	cmp	r3, #0
70006df6:	d038      	beq.n	70006e6a <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
            frequency = HAL_RCC_GetPLL2QFreq();
70006df8:	f7fd faf6 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70006dfc:	6178      	str	r0, [r7, #20]
          break;
70006dfe:	e034      	b.n	70006e6a <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006e00:	4b59      	ldr	r3, [pc, #356]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006e04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70006e08:	2b00      	cmp	r3, #0
70006e0a:	d030      	beq.n	70006e6e <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
            frequency = HAL_RCC_GetPLL3QFreq();
70006e0c:	f7fd fb5c 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
70006e10:	6178      	str	r0, [r7, #20]
          break;
70006e12:	e02c      	b.n	70006e6e <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006e14:	4b54      	ldr	r3, [pc, #336]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006e16:	681b      	ldr	r3, [r3, #0]
70006e18:	f003 0304 	and.w	r3, r3, #4
70006e1c:	2b00      	cmp	r3, #0
70006e1e:	d028      	beq.n	70006e72 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006e20:	4b51      	ldr	r3, [pc, #324]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006e22:	681b      	ldr	r3, [r3, #0]
70006e24:	f003 0320 	and.w	r3, r3, #32
70006e28:	2b00      	cmp	r3, #0
70006e2a:	d022      	beq.n	70006e72 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70006e2c:	4b4e      	ldr	r3, [pc, #312]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006e2e:	681b      	ldr	r3, [r3, #0]
70006e30:	08db      	lsrs	r3, r3, #3
70006e32:	f003 0303 	and.w	r3, r3, #3
70006e36:	4a4d      	ldr	r2, [pc, #308]	@ (70006f6c <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
70006e38:	fa22 f303 	lsr.w	r3, r2, r3
70006e3c:	617b      	str	r3, [r7, #20]
          break;
70006e3e:	e018      	b.n	70006e72 <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006e40:	4b49      	ldr	r3, [pc, #292]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006e42:	681b      	ldr	r3, [r3, #0]
70006e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006e48:	2b00      	cmp	r3, #0
70006e4a:	d014      	beq.n	70006e76 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
            frequency = CSI_VALUE;
70006e4c:	4b48      	ldr	r3, [pc, #288]	@ (70006f70 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
70006e4e:	617b      	str	r3, [r7, #20]
          break;
70006e50:	e011      	b.n	70006e76 <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
70006e52:	4b45      	ldr	r3, [pc, #276]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006e54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
70006e56:	f003 0302 	and.w	r3, r3, #2
70006e5a:	2b00      	cmp	r3, #0
70006e5c:	d00d      	beq.n	70006e7a <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
            frequency = LSE_VALUE;
70006e5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70006e62:	617b      	str	r3, [r7, #20]
          break;
70006e64:	e009      	b.n	70006e7a <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
          break;
70006e66:	bf00      	nop
70006e68:	e097      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006e6a:	bf00      	nop
70006e6c:	e095      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006e6e:	bf00      	nop
70006e70:	e093      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006e72:	bf00      	nop
70006e74:	e091      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006e76:	bf00      	nop
70006e78:	e08f      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006e7a:	bf00      	nop
      break;
70006e7c:	e08d      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBPHYC_SOURCE();
70006e7e:	4b3a      	ldr	r3, [pc, #232]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006e82:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
70006e86:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006e88:	693b      	ldr	r3, [r7, #16]
70006e8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70006e8e:	d01d      	beq.n	70006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x15a8>
70006e90:	693b      	ldr	r3, [r7, #16]
70006e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
70006e96:	d823      	bhi.n	70006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
70006e98:	693b      	ldr	r3, [r7, #16]
70006e9a:	2b00      	cmp	r3, #0
70006e9c:	d004      	beq.n	70006ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
70006e9e:	693b      	ldr	r3, [r7, #16]
70006ea0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
70006ea4:	d009      	beq.n	70006eba <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
          break;
70006ea6:	e01b      	b.n	70006ee0 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006ea8:	4b2f      	ldr	r3, [pc, #188]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006eaa:	681b      	ldr	r3, [r3, #0]
70006eac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006eb0:	2b00      	cmp	r3, #0
70006eb2:	d017      	beq.n	70006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
            frequency = HSE_VALUE;
70006eb4:	4b2f      	ldr	r3, [pc, #188]	@ (70006f74 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
70006eb6:	617b      	str	r3, [r7, #20]
          break;
70006eb8:	e014      	b.n	70006ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006eba:	4b2b      	ldr	r3, [pc, #172]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006ebc:	681b      	ldr	r3, [r3, #0]
70006ebe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006ec2:	2b00      	cmp	r3, #0
70006ec4:	d010      	beq.n	70006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
            frequency = (HSE_VALUE >> 1UL);
70006ec6:	4b2c      	ldr	r3, [pc, #176]	@ (70006f78 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>)
70006ec8:	617b      	str	r3, [r7, #20]
          break;
70006eca:	e00d      	b.n	70006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006ecc:	4b26      	ldr	r3, [pc, #152]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006ed0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70006ed4:	2b00      	cmp	r3, #0
70006ed6:	d009      	beq.n	70006eec <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
            frequency = HAL_RCC_GetPLL3QFreq();
70006ed8:	f7fd faf6 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
70006edc:	6178      	str	r0, [r7, #20]
          break;
70006ede:	e005      	b.n	70006eec <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
          break;
70006ee0:	bf00      	nop
70006ee2:	e05a      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006ee4:	bf00      	nop
70006ee6:	e058      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006ee8:	bf00      	nop
70006eea:	e056      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006eec:	bf00      	nop
      break;
70006eee:	e054      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBOTGFS_SOURCE();
70006ef0:	4b1d      	ldr	r3, [pc, #116]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006ef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006ef4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
70006ef8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
70006efa:	693b      	ldr	r3, [r7, #16]
70006efc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70006f00:	d02f      	beq.n	70006f62 <HAL_RCCEx_GetPeriphCLKFreq+0x163e>
70006f02:	693b      	ldr	r3, [r7, #16]
70006f04:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
70006f08:	d83a      	bhi.n	70006f80 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
70006f0a:	693b      	ldr	r3, [r7, #16]
70006f0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70006f10:	d01e      	beq.n	70006f50 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
70006f12:	693b      	ldr	r3, [r7, #16]
70006f14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70006f18:	d832      	bhi.n	70006f80 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
70006f1a:	693b      	ldr	r3, [r7, #16]
70006f1c:	2b00      	cmp	r3, #0
70006f1e:	d004      	beq.n	70006f2a <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
70006f20:	693b      	ldr	r3, [r7, #16]
70006f22:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70006f26:	d009      	beq.n	70006f3c <HAL_RCCEx_GetPeriphCLKFreq+0x1618>
          break;
70006f28:	e02a      	b.n	70006f80 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
          if (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
70006f2a:	4b0f      	ldr	r3, [pc, #60]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006f2c:	681b      	ldr	r3, [r3, #0]
70006f2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70006f32:	2b00      	cmp	r3, #0
70006f34:	d026      	beq.n	70006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
            frequency = HSI48_VALUE;
70006f36:	4b11      	ldr	r3, [pc, #68]	@ (70006f7c <HAL_RCCEx_GetPeriphCLKFreq+0x1658>)
70006f38:	617b      	str	r3, [r7, #20]
          break;
70006f3a:	e023      	b.n	70006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
70006f3c:	4b0a      	ldr	r3, [pc, #40]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006f3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70006f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70006f44:	2b00      	cmp	r3, #0
70006f46:	d01f      	beq.n	70006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
            frequency = HAL_RCC_GetPLL3QFreq();
70006f48:	f7fd fabe 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
70006f4c:	6178      	str	r0, [r7, #20]
          break;
70006f4e:	e01b      	b.n	70006f88 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
70006f50:	4b05      	ldr	r3, [pc, #20]	@ (70006f68 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
70006f52:	681b      	ldr	r3, [r3, #0]
70006f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70006f58:	2b00      	cmp	r3, #0
70006f5a:	d017      	beq.n	70006f8c <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
            frequency = HSE_VALUE;
70006f5c:	4b05      	ldr	r3, [pc, #20]	@ (70006f74 <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
70006f5e:	617b      	str	r3, [r7, #20]
          break;
70006f60:	e014      	b.n	70006f8c <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
          break;
70006f62:	bf00      	nop
70006f64:	e019      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
70006f66:	bf00      	nop
70006f68:	58024400 	.word	0x58024400
70006f6c:	03d09000 	.word	0x03d09000
70006f70:	003d0900 	.word	0x003d0900
70006f74:	016e3600 	.word	0x016e3600
70006f78:	00b71b00 	.word	0x00b71b00
70006f7c:	02dc6c00 	.word	0x02dc6c00
          break;
70006f80:	bf00      	nop
70006f82:	e00a      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006f84:	bf00      	nop
70006f86:	e008      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006f88:	bf00      	nop
70006f8a:	e006      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
70006f8c:	bf00      	nop
      break;
70006f8e:	e004      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
70006f90:	bf00      	nop
70006f92:	e002      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
70006f94:	bf00      	nop
70006f96:	e000      	b.n	70006f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
70006f98:	bf00      	nop
  }

  return frequency;
70006f9a:	697b      	ldr	r3, [r7, #20]
}
70006f9c:	4618      	mov	r0, r3
70006f9e:	3718      	adds	r7, #24
70006fa0:	46bd      	mov	sp, r7
70006fa2:	bd80      	pop	{r7, pc}

70006fa4 <RCC_GetCLKPFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_GetCLKPFreq(void)
{
70006fa4:	b480      	push	{r7}
70006fa6:	b083      	sub	sp, #12
70006fa8:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
70006faa:	2300      	movs	r3, #0
70006fac:	607b      	str	r3, [r7, #4]
  uint32_t ckpclocksource;

  ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
70006fae:	4b1f      	ldr	r3, [pc, #124]	@ (7000702c <RCC_GetCLKPFreq+0x88>)
70006fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70006fb2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
70006fb6:	603b      	str	r3, [r7, #0]

  if (ckpclocksource == RCC_CLKPSOURCE_HSI)
70006fb8:	683b      	ldr	r3, [r7, #0]
70006fba:	2b00      	cmp	r3, #0
70006fbc:	d115      	bne.n	70006fea <RCC_GetCLKPFreq+0x46>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
70006fbe:	4b1b      	ldr	r3, [pc, #108]	@ (7000702c <RCC_GetCLKPFreq+0x88>)
70006fc0:	681b      	ldr	r3, [r3, #0]
70006fc2:	f003 0304 	and.w	r3, r3, #4
70006fc6:	2b00      	cmp	r3, #0
70006fc8:	d028      	beq.n	7000701c <RCC_GetCLKPFreq+0x78>
    {
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
70006fca:	4b18      	ldr	r3, [pc, #96]	@ (7000702c <RCC_GetCLKPFreq+0x88>)
70006fcc:	681b      	ldr	r3, [r3, #0]
70006fce:	f003 0320 	and.w	r3, r3, #32
70006fd2:	2b00      	cmp	r3, #0
70006fd4:	d022      	beq.n	7000701c <RCC_GetCLKPFreq+0x78>
      {
        frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
70006fd6:	4b15      	ldr	r3, [pc, #84]	@ (7000702c <RCC_GetCLKPFreq+0x88>)
70006fd8:	681b      	ldr	r3, [r3, #0]
70006fda:	08db      	lsrs	r3, r3, #3
70006fdc:	f003 0303 	and.w	r3, r3, #3
70006fe0:	4a13      	ldr	r2, [pc, #76]	@ (70007030 <RCC_GetCLKPFreq+0x8c>)
70006fe2:	fa22 f303 	lsr.w	r3, r2, r3
70006fe6:	607b      	str	r3, [r7, #4]
70006fe8:	e018      	b.n	7000701c <RCC_GetCLKPFreq+0x78>
      {
        /* Can't retrieve HSIDIV value */
      }
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_CSI)
70006fea:	683b      	ldr	r3, [r7, #0]
70006fec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70006ff0:	d108      	bne.n	70007004 <RCC_GetCLKPFreq+0x60>
  {
    if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
70006ff2:	4b0e      	ldr	r3, [pc, #56]	@ (7000702c <RCC_GetCLKPFreq+0x88>)
70006ff4:	681b      	ldr	r3, [r3, #0]
70006ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
70006ffa:	2b00      	cmp	r3, #0
70006ffc:	d00e      	beq.n	7000701c <RCC_GetCLKPFreq+0x78>
    {
      frequency = CSI_VALUE;
70006ffe:	4b0d      	ldr	r3, [pc, #52]	@ (70007034 <RCC_GetCLKPFreq+0x90>)
70007000:	607b      	str	r3, [r7, #4]
70007002:	e00b      	b.n	7000701c <RCC_GetCLKPFreq+0x78>
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_HSE)
70007004:	683b      	ldr	r3, [r7, #0]
70007006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
7000700a:	d107      	bne.n	7000701c <RCC_GetCLKPFreq+0x78>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
7000700c:	4b07      	ldr	r3, [pc, #28]	@ (7000702c <RCC_GetCLKPFreq+0x88>)
7000700e:	681b      	ldr	r3, [r3, #0]
70007010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70007014:	2b00      	cmp	r3, #0
70007016:	d001      	beq.n	7000701c <RCC_GetCLKPFreq+0x78>
    {
      frequency = HSE_VALUE;
70007018:	4b07      	ldr	r3, [pc, #28]	@ (70007038 <RCC_GetCLKPFreq+0x94>)
7000701a:	607b      	str	r3, [r7, #4]
  {
    /* Nothing to do, case the CKPER is disabled */
    /* frequency is by default set to 0          */
  }

  return frequency;
7000701c:	687b      	ldr	r3, [r7, #4]
}
7000701e:	4618      	mov	r0, r3
70007020:	370c      	adds	r7, #12
70007022:	46bd      	mov	sp, r7
70007024:	f85d 7b04 	ldr.w	r7, [sp], #4
70007028:	4770      	bx	lr
7000702a:	bf00      	nop
7000702c:	58024400 	.word	0x58024400
70007030:	03d09000 	.word	0x03d09000
70007034:	003d0900 	.word	0x003d0900
70007038:	016e3600 	.word	0x016e3600

7000703c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
7000703c:	b580      	push	{r7, lr}
7000703e:	b08a      	sub	sp, #40	@ 0x28
70007040:	af00      	add	r7, sp, #0
70007042:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
70007044:	687b      	ldr	r3, [r7, #4]
70007046:	2b00      	cmp	r3, #0
70007048:	d101      	bne.n	7000704e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
7000704a:	2301      	movs	r3, #1
7000704c:	e075      	b.n	7000713a <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
7000704e:	687b      	ldr	r3, [r7, #4]
70007050:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
70007054:	b2db      	uxtb	r3, r3
70007056:	2b00      	cmp	r3, #0
70007058:	d105      	bne.n	70007066 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
7000705a:	687b      	ldr	r3, [r7, #4]
7000705c:	2200      	movs	r2, #0
7000705e:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
70007060:	6878      	ldr	r0, [r7, #4]
70007062:	f7fa fa23 	bl	700014ac <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
70007066:	687b      	ldr	r3, [r7, #4]
70007068:	2204      	movs	r2, #4
7000706a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
7000706e:	6878      	ldr	r0, [r7, #4]
70007070:	f000 f868 	bl	70007144 <HAL_SD_InitCard>
70007074:	4603      	mov	r3, r0
70007076:	2b00      	cmp	r3, #0
70007078:	d001      	beq.n	7000707e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
7000707a:	2301      	movs	r3, #1
7000707c:	e05d      	b.n	7000713a <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
7000707e:	f107 0308 	add.w	r3, r7, #8
70007082:	4619      	mov	r1, r3
70007084:	6878      	ldr	r0, [r7, #4]
70007086:	f000 fa9b 	bl	700075c0 <HAL_SD_GetCardStatus>
7000708a:	4603      	mov	r3, r0
7000708c:	2b00      	cmp	r3, #0
7000708e:	d001      	beq.n	70007094 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
70007090:	2301      	movs	r3, #1
70007092:	e052      	b.n	7000713a <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
70007094:	7e3b      	ldrb	r3, [r7, #24]
70007096:	b2db      	uxtb	r3, r3
70007098:	627b      	str	r3, [r7, #36]	@ 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
7000709a:	7e7b      	ldrb	r3, [r7, #25]
7000709c:	b2db      	uxtb	r3, r3
7000709e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
700070a0:	687b      	ldr	r3, [r7, #4]
700070a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700070a4:	2b01      	cmp	r3, #1
700070a6:	d10a      	bne.n	700070be <HAL_SD_Init+0x82>
700070a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700070aa:	2b00      	cmp	r3, #0
700070ac:	d102      	bne.n	700070b4 <HAL_SD_Init+0x78>
700070ae:	6a3b      	ldr	r3, [r7, #32]
700070b0:	2b00      	cmp	r3, #0
700070b2:	d004      	beq.n	700070be <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
700070b4:	687b      	ldr	r3, [r7, #4]
700070b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
700070ba:	659a      	str	r2, [r3, #88]	@ 0x58
700070bc:	e00b      	b.n	700070d6 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
700070be:	687b      	ldr	r3, [r7, #4]
700070c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700070c2:	2b01      	cmp	r3, #1
700070c4:	d104      	bne.n	700070d0 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
700070c6:	687b      	ldr	r3, [r7, #4]
700070c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
700070cc:	659a      	str	r2, [r3, #88]	@ 0x58
700070ce:	e002      	b.n	700070d6 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
700070d0:	687b      	ldr	r3, [r7, #4]
700070d2:	2200      	movs	r2, #0
700070d4:	659a      	str	r2, [r3, #88]	@ 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
700070d6:	687b      	ldr	r3, [r7, #4]
700070d8:	68db      	ldr	r3, [r3, #12]
700070da:	4619      	mov	r1, r3
700070dc:	6878      	ldr	r0, [r7, #4]
700070de:	f000 fb2d 	bl	7000773c <HAL_SD_ConfigWideBusOperation>
700070e2:	4603      	mov	r3, r0
700070e4:	2b00      	cmp	r3, #0
700070e6:	d001      	beq.n	700070ec <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
700070e8:	2301      	movs	r3, #1
700070ea:	e026      	b.n	7000713a <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
700070ec:	f7fb f9c2 	bl	70002474 <HAL_GetTick>
700070f0:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
700070f2:	e011      	b.n	70007118 <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
700070f4:	f7fb f9be 	bl	70002474 <HAL_GetTick>
700070f8:	4602      	mov	r2, r0
700070fa:	69fb      	ldr	r3, [r7, #28]
700070fc:	1ad3      	subs	r3, r2, r3
700070fe:	f1b3 3fff 	cmp.w	r3, #4294967295
70007102:	d109      	bne.n	70007118 <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
70007104:	687b      	ldr	r3, [r7, #4]
70007106:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
7000710a:	635a      	str	r2, [r3, #52]	@ 0x34
      hsd->State = HAL_SD_STATE_READY;
7000710c:	687b      	ldr	r3, [r7, #4]
7000710e:	2201      	movs	r2, #1
70007110:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
70007114:	2303      	movs	r3, #3
70007116:	e010      	b.n	7000713a <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
70007118:	6878      	ldr	r0, [r7, #4]
7000711a:	f000 fc1f 	bl	7000795c <HAL_SD_GetCardState>
7000711e:	4603      	mov	r3, r0
70007120:	2b04      	cmp	r3, #4
70007122:	d1e7      	bne.n	700070f4 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
70007124:	687b      	ldr	r3, [r7, #4]
70007126:	2200      	movs	r2, #0
70007128:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
7000712a:	687b      	ldr	r3, [r7, #4]
7000712c:	2200      	movs	r2, #0
7000712e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
70007130:	687b      	ldr	r3, [r7, #4]
70007132:	2201      	movs	r2, #1
70007134:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
70007138:	2300      	movs	r3, #0
}
7000713a:	4618      	mov	r0, r3
7000713c:	3728      	adds	r7, #40	@ 0x28
7000713e:	46bd      	mov	sp, r7
70007140:	bd80      	pop	{r7, pc}
	...

70007144 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
70007144:	b590      	push	{r4, r7, lr}
70007146:	b08d      	sub	sp, #52	@ 0x34
70007148:	af02      	add	r7, sp, #8
7000714a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
7000714c:	2300      	movs	r3, #0
7000714e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
70007150:	2300      	movs	r3, #0
70007152:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
70007154:	2300      	movs	r3, #0
70007156:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
70007158:	2300      	movs	r3, #0
7000715a:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC12);
7000715c:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
70007160:	f7fe fbe0 	bl	70005924 <HAL_RCCEx_GetPeriphCLKFreq>
70007164:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
70007166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70007168:	2b00      	cmp	r3, #0
7000716a:	d109      	bne.n	70007180 <HAL_SD_InitCard+0x3c>
  {
    hsd->State = HAL_SD_STATE_READY;
7000716c:	687b      	ldr	r3, [r7, #4]
7000716e:	2201      	movs	r2, #1
70007170:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
70007174:	687b      	ldr	r3, [r7, #4]
70007176:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
7000717a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
7000717c:	2301      	movs	r3, #1
7000717e:	e070      	b.n	70007262 <HAL_SD_InitCard+0x11e>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
70007180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70007182:	0a1b      	lsrs	r3, r3, #8
70007184:	4a39      	ldr	r2, [pc, #228]	@ (7000726c <HAL_SD_InitCard+0x128>)
70007186:	fba2 2303 	umull	r2, r3, r2, r3
7000718a:	091b      	lsrs	r3, r3, #4
7000718c:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
7000718e:	687b      	ldr	r3, [r7, #4]
70007190:	681c      	ldr	r4, [r3, #0]
70007192:	466a      	mov	r2, sp
70007194:	f107 0318 	add.w	r3, r7, #24
70007198:	e893 0003 	ldmia.w	r3, {r0, r1}
7000719c:	e882 0003 	stmia.w	r2, {r0, r1}
700071a0:	f107 030c 	add.w	r3, r7, #12
700071a4:	cb0e      	ldmia	r3, {r1, r2, r3}
700071a6:	4620      	mov	r0, r4
700071a8:	f002 f944 	bl	70009434 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
700071ac:	687b      	ldr	r3, [r7, #4]
700071ae:	681b      	ldr	r3, [r3, #0]
700071b0:	4618      	mov	r0, r3
700071b2:	f002 f976 	bl	700094a2 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
700071b6:	69fb      	ldr	r3, [r7, #28]
700071b8:	2b00      	cmp	r3, #0
700071ba:	d005      	beq.n	700071c8 <HAL_SD_InitCard+0x84>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
700071bc:	69fb      	ldr	r3, [r7, #28]
700071be:	005b      	lsls	r3, r3, #1
700071c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
700071c2:	fbb2 f3f3 	udiv	r3, r2, r3
700071c6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
700071c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700071ca:	2b00      	cmp	r3, #0
700071cc:	d007      	beq.n	700071de <HAL_SD_InitCard+0x9a>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
700071ce:	4a28      	ldr	r2, [pc, #160]	@ (70007270 <HAL_SD_InitCard+0x12c>)
700071d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700071d2:	fbb2 f3f3 	udiv	r3, r2, r3
700071d6:	3301      	adds	r3, #1
700071d8:	4618      	mov	r0, r3
700071da:	f7fb f957 	bl	7000248c <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
700071de:	6878      	ldr	r0, [r7, #4]
700071e0:	f000 fcaa 	bl	70007b38 <SD_PowerON>
700071e4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
700071e6:	6a3b      	ldr	r3, [r7, #32]
700071e8:	2b00      	cmp	r3, #0
700071ea:	d00b      	beq.n	70007204 <HAL_SD_InitCard+0xc0>
  {
    hsd->State = HAL_SD_STATE_READY;
700071ec:	687b      	ldr	r3, [r7, #4]
700071ee:	2201      	movs	r2, #1
700071f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
700071f4:	687b      	ldr	r3, [r7, #4]
700071f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
700071f8:	6a3b      	ldr	r3, [r7, #32]
700071fa:	431a      	orrs	r2, r3
700071fc:	687b      	ldr	r3, [r7, #4]
700071fe:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
70007200:	2301      	movs	r3, #1
70007202:	e02e      	b.n	70007262 <HAL_SD_InitCard+0x11e>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
70007204:	6878      	ldr	r0, [r7, #4]
70007206:	f000 fbc9 	bl	7000799c <SD_InitCard>
7000720a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
7000720c:	6a3b      	ldr	r3, [r7, #32]
7000720e:	2b00      	cmp	r3, #0
70007210:	d00b      	beq.n	7000722a <HAL_SD_InitCard+0xe6>
  {
    hsd->State = HAL_SD_STATE_READY;
70007212:	687b      	ldr	r3, [r7, #4]
70007214:	2201      	movs	r2, #1
70007216:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hsd->ErrorCode |= errorstate;
7000721a:	687b      	ldr	r3, [r7, #4]
7000721c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000721e:	6a3b      	ldr	r3, [r7, #32]
70007220:	431a      	orrs	r2, r3
70007222:	687b      	ldr	r3, [r7, #4]
70007224:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
70007226:	2301      	movs	r3, #1
70007228:	e01b      	b.n	70007262 <HAL_SD_InitCard+0x11e>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
7000722a:	687b      	ldr	r3, [r7, #4]
7000722c:	681b      	ldr	r3, [r3, #0]
7000722e:	f44f 7100 	mov.w	r1, #512	@ 0x200
70007232:	4618      	mov	r0, r3
70007234:	f002 f9ca 	bl	700095cc <SDMMC_CmdBlockLength>
70007238:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
7000723a:	6a3b      	ldr	r3, [r7, #32]
7000723c:	2b00      	cmp	r3, #0
7000723e:	d00f      	beq.n	70007260 <HAL_SD_InitCard+0x11c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
70007240:	687b      	ldr	r3, [r7, #4]
70007242:	681b      	ldr	r3, [r3, #0]
70007244:	4a0b      	ldr	r2, [pc, #44]	@ (70007274 <HAL_SD_InitCard+0x130>)
70007246:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
70007248:	687b      	ldr	r3, [r7, #4]
7000724a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000724c:	6a3b      	ldr	r3, [r7, #32]
7000724e:	431a      	orrs	r2, r3
70007250:	687b      	ldr	r3, [r7, #4]
70007252:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
70007254:	687b      	ldr	r3, [r7, #4]
70007256:	2201      	movs	r2, #1
70007258:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
7000725c:	2301      	movs	r3, #1
7000725e:	e000      	b.n	70007262 <HAL_SD_InitCard+0x11e>
  }

  return HAL_OK;
70007260:	2300      	movs	r3, #0
}
70007262:	4618      	mov	r0, r3
70007264:	372c      	adds	r7, #44	@ 0x2c
70007266:	46bd      	mov	sp, r7
70007268:	bd90      	pop	{r4, r7, pc}
7000726a:	bf00      	nop
7000726c:	014f8b59 	.word	0x014f8b59
70007270:	00012110 	.word	0x00012110
70007274:	1fe00fff 	.word	0x1fe00fff

70007278 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
70007278:	b480      	push	{r7}
7000727a:	b083      	sub	sp, #12
7000727c:	af00      	add	r7, sp, #0
7000727e:	6078      	str	r0, [r7, #4]
70007280:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
70007282:	687b      	ldr	r3, [r7, #4]
70007284:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70007286:	0f9b      	lsrs	r3, r3, #30
70007288:	b2da      	uxtb	r2, r3
7000728a:	683b      	ldr	r3, [r7, #0]
7000728c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
7000728e:	687b      	ldr	r3, [r7, #4]
70007290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
70007292:	0e9b      	lsrs	r3, r3, #26
70007294:	b2db      	uxtb	r3, r3
70007296:	f003 030f 	and.w	r3, r3, #15
7000729a:	b2da      	uxtb	r2, r3
7000729c:	683b      	ldr	r3, [r7, #0]
7000729e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
700072a0:	687b      	ldr	r3, [r7, #4]
700072a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700072a4:	0e1b      	lsrs	r3, r3, #24
700072a6:	b2db      	uxtb	r3, r3
700072a8:	f003 0303 	and.w	r3, r3, #3
700072ac:	b2da      	uxtb	r2, r3
700072ae:	683b      	ldr	r3, [r7, #0]
700072b0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
700072b2:	687b      	ldr	r3, [r7, #4]
700072b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700072b6:	0c1b      	lsrs	r3, r3, #16
700072b8:	b2da      	uxtb	r2, r3
700072ba:	683b      	ldr	r3, [r7, #0]
700072bc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
700072be:	687b      	ldr	r3, [r7, #4]
700072c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700072c2:	0a1b      	lsrs	r3, r3, #8
700072c4:	b2da      	uxtb	r2, r3
700072c6:	683b      	ldr	r3, [r7, #0]
700072c8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
700072ca:	687b      	ldr	r3, [r7, #4]
700072cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
700072ce:	b2da      	uxtb	r2, r3
700072d0:	683b      	ldr	r3, [r7, #0]
700072d2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
700072d4:	687b      	ldr	r3, [r7, #4]
700072d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
700072d8:	0d1b      	lsrs	r3, r3, #20
700072da:	b29a      	uxth	r2, r3
700072dc:	683b      	ldr	r3, [r7, #0]
700072de:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
700072e0:	687b      	ldr	r3, [r7, #4]
700072e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
700072e4:	0c1b      	lsrs	r3, r3, #16
700072e6:	b2db      	uxtb	r3, r3
700072e8:	f003 030f 	and.w	r3, r3, #15
700072ec:	b2da      	uxtb	r2, r3
700072ee:	683b      	ldr	r3, [r7, #0]
700072f0:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
700072f2:	687b      	ldr	r3, [r7, #4]
700072f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
700072f6:	0bdb      	lsrs	r3, r3, #15
700072f8:	b2db      	uxtb	r3, r3
700072fa:	f003 0301 	and.w	r3, r3, #1
700072fe:	b2da      	uxtb	r2, r3
70007300:	683b      	ldr	r3, [r7, #0]
70007302:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
70007304:	687b      	ldr	r3, [r7, #4]
70007306:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
70007308:	0b9b      	lsrs	r3, r3, #14
7000730a:	b2db      	uxtb	r3, r3
7000730c:	f003 0301 	and.w	r3, r3, #1
70007310:	b2da      	uxtb	r2, r3
70007312:	683b      	ldr	r3, [r7, #0]
70007314:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
70007316:	687b      	ldr	r3, [r7, #4]
70007318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
7000731a:	0b5b      	lsrs	r3, r3, #13
7000731c:	b2db      	uxtb	r3, r3
7000731e:	f003 0301 	and.w	r3, r3, #1
70007322:	b2da      	uxtb	r2, r3
70007324:	683b      	ldr	r3, [r7, #0]
70007326:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
70007328:	687b      	ldr	r3, [r7, #4]
7000732a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
7000732c:	0b1b      	lsrs	r3, r3, #12
7000732e:	b2db      	uxtb	r3, r3
70007330:	f003 0301 	and.w	r3, r3, #1
70007334:	b2da      	uxtb	r2, r3
70007336:	683b      	ldr	r3, [r7, #0]
70007338:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
7000733a:	683b      	ldr	r3, [r7, #0]
7000733c:	2200      	movs	r2, #0
7000733e:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
70007340:	687b      	ldr	r3, [r7, #4]
70007342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70007344:	2b00      	cmp	r3, #0
70007346:	d163      	bne.n	70007410 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
70007348:	687b      	ldr	r3, [r7, #4]
7000734a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
7000734c:	009a      	lsls	r2, r3, #2
7000734e:	f640 73fc 	movw	r3, #4092	@ 0xffc
70007352:	4013      	ands	r3, r2
70007354:	687a      	ldr	r2, [r7, #4]
70007356:	6e52      	ldr	r2, [r2, #100]	@ 0x64
70007358:	0f92      	lsrs	r2, r2, #30
7000735a:	431a      	orrs	r2, r3
7000735c:	683b      	ldr	r3, [r7, #0]
7000735e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
70007360:	687b      	ldr	r3, [r7, #4]
70007362:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007364:	0edb      	lsrs	r3, r3, #27
70007366:	b2db      	uxtb	r3, r3
70007368:	f003 0307 	and.w	r3, r3, #7
7000736c:	b2da      	uxtb	r2, r3
7000736e:	683b      	ldr	r3, [r7, #0]
70007370:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
70007372:	687b      	ldr	r3, [r7, #4]
70007374:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007376:	0e1b      	lsrs	r3, r3, #24
70007378:	b2db      	uxtb	r3, r3
7000737a:	f003 0307 	and.w	r3, r3, #7
7000737e:	b2da      	uxtb	r2, r3
70007380:	683b      	ldr	r3, [r7, #0]
70007382:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
70007384:	687b      	ldr	r3, [r7, #4]
70007386:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007388:	0d5b      	lsrs	r3, r3, #21
7000738a:	b2db      	uxtb	r3, r3
7000738c:	f003 0307 	and.w	r3, r3, #7
70007390:	b2da      	uxtb	r2, r3
70007392:	683b      	ldr	r3, [r7, #0]
70007394:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
70007396:	687b      	ldr	r3, [r7, #4]
70007398:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
7000739a:	0c9b      	lsrs	r3, r3, #18
7000739c:	b2db      	uxtb	r3, r3
7000739e:	f003 0307 	and.w	r3, r3, #7
700073a2:	b2da      	uxtb	r2, r3
700073a4:	683b      	ldr	r3, [r7, #0]
700073a6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
700073a8:	687b      	ldr	r3, [r7, #4]
700073aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700073ac:	0bdb      	lsrs	r3, r3, #15
700073ae:	b2db      	uxtb	r3, r3
700073b0:	f003 0307 	and.w	r3, r3, #7
700073b4:	b2da      	uxtb	r2, r3
700073b6:	683b      	ldr	r3, [r7, #0]
700073b8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
700073ba:	683b      	ldr	r3, [r7, #0]
700073bc:	691b      	ldr	r3, [r3, #16]
700073be:	1c5a      	adds	r2, r3, #1
700073c0:	687b      	ldr	r3, [r7, #4]
700073c2:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
700073c4:	683b      	ldr	r3, [r7, #0]
700073c6:	7e1b      	ldrb	r3, [r3, #24]
700073c8:	b2db      	uxtb	r3, r3
700073ca:	f003 0307 	and.w	r3, r3, #7
700073ce:	3302      	adds	r3, #2
700073d0:	2201      	movs	r2, #1
700073d2:	fa02 f303 	lsl.w	r3, r2, r3
700073d6:	687a      	ldr	r2, [r7, #4]
700073d8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
700073da:	fb03 f202 	mul.w	r2, r3, r2
700073de:	687b      	ldr	r3, [r7, #4]
700073e0:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
700073e2:	683b      	ldr	r3, [r7, #0]
700073e4:	7a1b      	ldrb	r3, [r3, #8]
700073e6:	b2db      	uxtb	r3, r3
700073e8:	f003 030f 	and.w	r3, r3, #15
700073ec:	2201      	movs	r2, #1
700073ee:	409a      	lsls	r2, r3
700073f0:	687b      	ldr	r3, [r7, #4]
700073f2:	64da      	str	r2, [r3, #76]	@ 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / BLOCKSIZE);
700073f4:	687b      	ldr	r3, [r7, #4]
700073f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
700073f8:	687a      	ldr	r2, [r7, #4]
700073fa:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
700073fc:	0a52      	lsrs	r2, r2, #9
700073fe:	fb03 f202 	mul.w	r2, r3, r2
70007402:	687b      	ldr	r3, [r7, #4]
70007404:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.LogBlockSize = BLOCKSIZE;
70007406:	687b      	ldr	r3, [r7, #4]
70007408:	f44f 7200 	mov.w	r2, #512	@ 0x200
7000740c:	655a      	str	r2, [r3, #84]	@ 0x54
7000740e:	e031      	b.n	70007474 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
70007410:	687b      	ldr	r3, [r7, #4]
70007412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70007414:	2b01      	cmp	r3, #1
70007416:	d11d      	bne.n	70007454 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
70007418:	687b      	ldr	r3, [r7, #4]
7000741a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
7000741c:	041b      	lsls	r3, r3, #16
7000741e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
70007422:	687b      	ldr	r3, [r7, #4]
70007424:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007426:	0c1b      	lsrs	r3, r3, #16
70007428:	431a      	orrs	r2, r3
7000742a:	683b      	ldr	r3, [r7, #0]
7000742c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
7000742e:	683b      	ldr	r3, [r7, #0]
70007430:	691b      	ldr	r3, [r3, #16]
70007432:	3301      	adds	r3, #1
70007434:	029a      	lsls	r2, r3, #10
70007436:	687b      	ldr	r3, [r7, #4]
70007438:	649a      	str	r2, [r3, #72]	@ 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
7000743a:	687b      	ldr	r3, [r7, #4]
7000743c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
7000743e:	687b      	ldr	r3, [r7, #4]
70007440:	651a      	str	r2, [r3, #80]	@ 0x50
    hsd->SdCard.BlockSize = BLOCKSIZE;
70007442:	687b      	ldr	r3, [r7, #4]
70007444:	f44f 7200 	mov.w	r2, #512	@ 0x200
70007448:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
7000744a:	687b      	ldr	r3, [r7, #4]
7000744c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
7000744e:	687b      	ldr	r3, [r7, #4]
70007450:	655a      	str	r2, [r3, #84]	@ 0x54
70007452:	e00f      	b.n	70007474 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
70007454:	687b      	ldr	r3, [r7, #4]
70007456:	681b      	ldr	r3, [r3, #0]
70007458:	4a58      	ldr	r2, [pc, #352]	@ (700075bc <HAL_SD_GetCardCSD+0x344>)
7000745a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
7000745c:	687b      	ldr	r3, [r7, #4]
7000745e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007460:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
70007464:	687b      	ldr	r3, [r7, #4]
70007466:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
70007468:	687b      	ldr	r3, [r7, #4]
7000746a:	2201      	movs	r2, #1
7000746c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
70007470:	2301      	movs	r3, #1
70007472:	e09d      	b.n	700075b0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
70007474:	687b      	ldr	r3, [r7, #4]
70007476:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
70007478:	0b9b      	lsrs	r3, r3, #14
7000747a:	b2db      	uxtb	r3, r3
7000747c:	f003 0301 	and.w	r3, r3, #1
70007480:	b2da      	uxtb	r2, r3
70007482:	683b      	ldr	r3, [r7, #0]
70007484:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
70007486:	687b      	ldr	r3, [r7, #4]
70007488:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
7000748a:	09db      	lsrs	r3, r3, #7
7000748c:	b2db      	uxtb	r3, r3
7000748e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
70007492:	b2da      	uxtb	r2, r3
70007494:	683b      	ldr	r3, [r7, #0]
70007496:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
70007498:	687b      	ldr	r3, [r7, #4]
7000749a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
7000749c:	b2db      	uxtb	r3, r3
7000749e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
700074a2:	b2da      	uxtb	r2, r3
700074a4:	683b      	ldr	r3, [r7, #0]
700074a6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
700074a8:	687b      	ldr	r3, [r7, #4]
700074aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
700074ac:	0fdb      	lsrs	r3, r3, #31
700074ae:	b2da      	uxtb	r2, r3
700074b0:	683b      	ldr	r3, [r7, #0]
700074b2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
700074b4:	687b      	ldr	r3, [r7, #4]
700074b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
700074b8:	0f5b      	lsrs	r3, r3, #29
700074ba:	b2db      	uxtb	r3, r3
700074bc:	f003 0303 	and.w	r3, r3, #3
700074c0:	b2da      	uxtb	r2, r3
700074c2:	683b      	ldr	r3, [r7, #0]
700074c4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
700074c6:	687b      	ldr	r3, [r7, #4]
700074c8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
700074ca:	0e9b      	lsrs	r3, r3, #26
700074cc:	b2db      	uxtb	r3, r3
700074ce:	f003 0307 	and.w	r3, r3, #7
700074d2:	b2da      	uxtb	r2, r3
700074d4:	683b      	ldr	r3, [r7, #0]
700074d6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
700074d8:	687b      	ldr	r3, [r7, #4]
700074da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
700074dc:	0d9b      	lsrs	r3, r3, #22
700074de:	b2db      	uxtb	r3, r3
700074e0:	f003 030f 	and.w	r3, r3, #15
700074e4:	b2da      	uxtb	r2, r3
700074e6:	683b      	ldr	r3, [r7, #0]
700074e8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
700074ea:	687b      	ldr	r3, [r7, #4]
700074ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
700074ee:	0d5b      	lsrs	r3, r3, #21
700074f0:	b2db      	uxtb	r3, r3
700074f2:	f003 0301 	and.w	r3, r3, #1
700074f6:	b2da      	uxtb	r2, r3
700074f8:	683b      	ldr	r3, [r7, #0]
700074fa:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
700074fe:	683b      	ldr	r3, [r7, #0]
70007500:	2200      	movs	r2, #0
70007502:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
70007506:	687b      	ldr	r3, [r7, #4]
70007508:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
7000750a:	0c1b      	lsrs	r3, r3, #16
7000750c:	b2db      	uxtb	r3, r3
7000750e:	f003 0301 	and.w	r3, r3, #1
70007512:	b2da      	uxtb	r2, r3
70007514:	683b      	ldr	r3, [r7, #0]
70007516:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
7000751a:	687b      	ldr	r3, [r7, #4]
7000751c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
7000751e:	0bdb      	lsrs	r3, r3, #15
70007520:	b2db      	uxtb	r3, r3
70007522:	f003 0301 	and.w	r3, r3, #1
70007526:	b2da      	uxtb	r2, r3
70007528:	683b      	ldr	r3, [r7, #0]
7000752a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
7000752e:	687b      	ldr	r3, [r7, #4]
70007530:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007532:	0b9b      	lsrs	r3, r3, #14
70007534:	b2db      	uxtb	r3, r3
70007536:	f003 0301 	and.w	r3, r3, #1
7000753a:	b2da      	uxtb	r2, r3
7000753c:	683b      	ldr	r3, [r7, #0]
7000753e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
70007542:	687b      	ldr	r3, [r7, #4]
70007544:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007546:	0b5b      	lsrs	r3, r3, #13
70007548:	b2db      	uxtb	r3, r3
7000754a:	f003 0301 	and.w	r3, r3, #1
7000754e:	b2da      	uxtb	r2, r3
70007550:	683b      	ldr	r3, [r7, #0]
70007552:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
70007556:	687b      	ldr	r3, [r7, #4]
70007558:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
7000755a:	0b1b      	lsrs	r3, r3, #12
7000755c:	b2db      	uxtb	r3, r3
7000755e:	f003 0301 	and.w	r3, r3, #1
70007562:	b2da      	uxtb	r2, r3
70007564:	683b      	ldr	r3, [r7, #0]
70007566:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
7000756a:	687b      	ldr	r3, [r7, #4]
7000756c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
7000756e:	0a9b      	lsrs	r3, r3, #10
70007570:	b2db      	uxtb	r3, r3
70007572:	f003 0303 	and.w	r3, r3, #3
70007576:	b2da      	uxtb	r2, r3
70007578:	683b      	ldr	r3, [r7, #0]
7000757a:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
7000757e:	687b      	ldr	r3, [r7, #4]
70007580:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007582:	0a1b      	lsrs	r3, r3, #8
70007584:	b2db      	uxtb	r3, r3
70007586:	f003 0303 	and.w	r3, r3, #3
7000758a:	b2da      	uxtb	r2, r3
7000758c:	683b      	ldr	r3, [r7, #0]
7000758e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
70007592:	687b      	ldr	r3, [r7, #4]
70007594:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
70007596:	085b      	lsrs	r3, r3, #1
70007598:	b2db      	uxtb	r3, r3
7000759a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
7000759e:	b2da      	uxtb	r2, r3
700075a0:	683b      	ldr	r3, [r7, #0]
700075a2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
700075a6:	683b      	ldr	r3, [r7, #0]
700075a8:	2201      	movs	r2, #1
700075aa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
700075ae:	2300      	movs	r3, #0
}
700075b0:	4618      	mov	r0, r3
700075b2:	370c      	adds	r7, #12
700075b4:	46bd      	mov	sp, r7
700075b6:	f85d 7b04 	ldr.w	r7, [sp], #4
700075ba:	4770      	bx	lr
700075bc:	1fe00fff 	.word	0x1fe00fff

700075c0 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
700075c0:	b580      	push	{r7, lr}
700075c2:	b094      	sub	sp, #80	@ 0x50
700075c4:	af00      	add	r7, sp, #0
700075c6:	6078      	str	r0, [r7, #4]
700075c8:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
700075ca:	2300      	movs	r3, #0
700075cc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
700075d0:	687b      	ldr	r3, [r7, #4]
700075d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
700075d6:	b2db      	uxtb	r3, r3
700075d8:	2b03      	cmp	r3, #3
700075da:	d101      	bne.n	700075e0 <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
700075dc:	2301      	movs	r3, #1
700075de:	e0a7      	b.n	70007730 <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
700075e0:	f107 0308 	add.w	r3, r7, #8
700075e4:	4619      	mov	r1, r3
700075e6:	6878      	ldr	r0, [r7, #4]
700075e8:	f000 fb34 	bl	70007c54 <SD_SendSDStatus>
700075ec:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
700075ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
700075f0:	2b00      	cmp	r3, #0
700075f2:	d011      	beq.n	70007618 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
700075f4:	687b      	ldr	r3, [r7, #4]
700075f6:	681b      	ldr	r3, [r3, #0]
700075f8:	4a4f      	ldr	r2, [pc, #316]	@ (70007738 <HAL_SD_GetCardStatus+0x178>)
700075fa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
700075fc:	687b      	ldr	r3, [r7, #4]
700075fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007600:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
70007602:	431a      	orrs	r2, r3
70007604:	687b      	ldr	r3, [r7, #4]
70007606:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
70007608:	687b      	ldr	r3, [r7, #4]
7000760a:	2201      	movs	r2, #1
7000760c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
70007610:	2301      	movs	r3, #1
70007612:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
70007616:	e070      	b.n	700076fa <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
70007618:	68bb      	ldr	r3, [r7, #8]
7000761a:	099b      	lsrs	r3, r3, #6
7000761c:	b2db      	uxtb	r3, r3
7000761e:	f003 0303 	and.w	r3, r3, #3
70007622:	b2da      	uxtb	r2, r3
70007624:	683b      	ldr	r3, [r7, #0]
70007626:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
70007628:	68bb      	ldr	r3, [r7, #8]
7000762a:	095b      	lsrs	r3, r3, #5
7000762c:	b2db      	uxtb	r3, r3
7000762e:	f003 0301 	and.w	r3, r3, #1
70007632:	b2da      	uxtb	r2, r3
70007634:	683b      	ldr	r3, [r7, #0]
70007636:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
70007638:	68bb      	ldr	r3, [r7, #8]
7000763a:	0a1b      	lsrs	r3, r3, #8
7000763c:	b29b      	uxth	r3, r3
7000763e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
70007642:	b29a      	uxth	r2, r3
70007644:	68bb      	ldr	r3, [r7, #8]
70007646:	0e1b      	lsrs	r3, r3, #24
70007648:	b29b      	uxth	r3, r3
7000764a:	4313      	orrs	r3, r2
7000764c:	b29a      	uxth	r2, r3
7000764e:	683b      	ldr	r3, [r7, #0]
70007650:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
70007652:	68fb      	ldr	r3, [r7, #12]
70007654:	061a      	lsls	r2, r3, #24
70007656:	68fb      	ldr	r3, [r7, #12]
70007658:	021b      	lsls	r3, r3, #8
7000765a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
7000765e:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
70007660:	68fb      	ldr	r3, [r7, #12]
70007662:	0a1b      	lsrs	r3, r3, #8
70007664:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
70007668:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
7000766a:	68fb      	ldr	r3, [r7, #12]
7000766c:	0e1b      	lsrs	r3, r3, #24
7000766e:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
70007670:	683b      	ldr	r3, [r7, #0]
70007672:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
70007674:	693b      	ldr	r3, [r7, #16]
70007676:	b2da      	uxtb	r2, r3
70007678:	683b      	ldr	r3, [r7, #0]
7000767a:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
7000767c:	693b      	ldr	r3, [r7, #16]
7000767e:	0a1b      	lsrs	r3, r3, #8
70007680:	b2da      	uxtb	r2, r3
70007682:	683b      	ldr	r3, [r7, #0]
70007684:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
70007686:	693b      	ldr	r3, [r7, #16]
70007688:	0d1b      	lsrs	r3, r3, #20
7000768a:	b2db      	uxtb	r3, r3
7000768c:	f003 030f 	and.w	r3, r3, #15
70007690:	b2da      	uxtb	r2, r3
70007692:	683b      	ldr	r3, [r7, #0]
70007694:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
70007696:	693b      	ldr	r3, [r7, #16]
70007698:	0c1b      	lsrs	r3, r3, #16
7000769a:	b29b      	uxth	r3, r3
7000769c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
700076a0:	b29a      	uxth	r2, r3
700076a2:	697b      	ldr	r3, [r7, #20]
700076a4:	b29b      	uxth	r3, r3
700076a6:	b2db      	uxtb	r3, r3
700076a8:	b29b      	uxth	r3, r3
700076aa:	4313      	orrs	r3, r2
700076ac:	b29a      	uxth	r2, r3
700076ae:	683b      	ldr	r3, [r7, #0]
700076b0:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
700076b2:	697b      	ldr	r3, [r7, #20]
700076b4:	0a9b      	lsrs	r3, r3, #10
700076b6:	b2db      	uxtb	r3, r3
700076b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
700076bc:	b2da      	uxtb	r2, r3
700076be:	683b      	ldr	r3, [r7, #0]
700076c0:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
700076c2:	697b      	ldr	r3, [r7, #20]
700076c4:	0a1b      	lsrs	r3, r3, #8
700076c6:	b2db      	uxtb	r3, r3
700076c8:	f003 0303 	and.w	r3, r3, #3
700076cc:	b2da      	uxtb	r2, r3
700076ce:	683b      	ldr	r3, [r7, #0]
700076d0:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
700076d2:	697b      	ldr	r3, [r7, #20]
700076d4:	091b      	lsrs	r3, r3, #4
700076d6:	b2db      	uxtb	r3, r3
700076d8:	f003 030f 	and.w	r3, r3, #15
700076dc:	b2da      	uxtb	r2, r3
700076de:	683b      	ldr	r3, [r7, #0]
700076e0:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
700076e2:	697b      	ldr	r3, [r7, #20]
700076e4:	b2db      	uxtb	r3, r3
700076e6:	f003 030f 	and.w	r3, r3, #15
700076ea:	b2da      	uxtb	r2, r3
700076ec:	683b      	ldr	r3, [r7, #0]
700076ee:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
700076f0:	69bb      	ldr	r3, [r7, #24]
700076f2:	0e1b      	lsrs	r3, r3, #24
700076f4:	b2da      	uxtb	r2, r3
700076f6:	683b      	ldr	r3, [r7, #0]
700076f8:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
700076fa:	687b      	ldr	r3, [r7, #4]
700076fc:	681b      	ldr	r3, [r3, #0]
700076fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
70007702:	4618      	mov	r0, r3
70007704:	f001 ff62 	bl	700095cc <SDMMC_CmdBlockLength>
70007708:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
7000770a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
7000770c:	2b00      	cmp	r3, #0
7000770e:	d00d      	beq.n	7000772c <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
70007710:	687b      	ldr	r3, [r7, #4]
70007712:	681b      	ldr	r3, [r3, #0]
70007714:	4a08      	ldr	r2, [pc, #32]	@ (70007738 <HAL_SD_GetCardStatus+0x178>)
70007716:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode = errorstate;
70007718:	687b      	ldr	r3, [r7, #4]
7000771a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
7000771c:	635a      	str	r2, [r3, #52]	@ 0x34
    hsd->State = HAL_SD_STATE_READY;
7000771e:	687b      	ldr	r3, [r7, #4]
70007720:	2201      	movs	r2, #1
70007722:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    status = HAL_ERROR;
70007726:	2301      	movs	r3, #1
70007728:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  }

  return status;
7000772c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
70007730:	4618      	mov	r0, r3
70007732:	3750      	adds	r7, #80	@ 0x50
70007734:	46bd      	mov	sp, r7
70007736:	bd80      	pop	{r7, pc}
70007738:	1fe00fff 	.word	0x1fe00fff

7000773c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
7000773c:	b590      	push	{r4, r7, lr}
7000773e:	b08d      	sub	sp, #52	@ 0x34
70007740:	af02      	add	r7, sp, #8
70007742:	6078      	str	r0, [r7, #4]
70007744:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;

  HAL_StatusTypeDef status = HAL_OK;
70007746:	2300      	movs	r3, #0
70007748:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
7000774c:	687b      	ldr	r3, [r7, #4]
7000774e:	2203      	movs	r2, #3
70007750:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
70007754:	687b      	ldr	r3, [r7, #4]
70007756:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70007758:	2b03      	cmp	r3, #3
7000775a:	d02e      	beq.n	700077ba <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
7000775c:	683b      	ldr	r3, [r7, #0]
7000775e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70007762:	d106      	bne.n	70007772 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70007764:	687b      	ldr	r3, [r7, #4]
70007766:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007768:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
7000776c:	687b      	ldr	r3, [r7, #4]
7000776e:	635a      	str	r2, [r3, #52]	@ 0x34
70007770:	e029      	b.n	700077c6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
70007772:	683b      	ldr	r3, [r7, #0]
70007774:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
70007778:	d10a      	bne.n	70007790 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
7000777a:	6878      	ldr	r0, [r7, #4]
7000777c:	f000 fb62 	bl	70007e44 <SD_WideBus_Enable>
70007780:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
70007782:	687b      	ldr	r3, [r7, #4]
70007784:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007786:	6a3b      	ldr	r3, [r7, #32]
70007788:	431a      	orrs	r2, r3
7000778a:	687b      	ldr	r3, [r7, #4]
7000778c:	635a      	str	r2, [r3, #52]	@ 0x34
7000778e:	e01a      	b.n	700077c6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
70007790:	683b      	ldr	r3, [r7, #0]
70007792:	2b00      	cmp	r3, #0
70007794:	d10a      	bne.n	700077ac <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
70007796:	6878      	ldr	r0, [r7, #4]
70007798:	f000 fb9f 	bl	70007eda <SD_WideBus_Disable>
7000779c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
7000779e:	687b      	ldr	r3, [r7, #4]
700077a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
700077a2:	6a3b      	ldr	r3, [r7, #32]
700077a4:	431a      	orrs	r2, r3
700077a6:	687b      	ldr	r3, [r7, #4]
700077a8:	635a      	str	r2, [r3, #52]	@ 0x34
700077aa:	e00c      	b.n	700077c6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
700077ac:	687b      	ldr	r3, [r7, #4]
700077ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700077b0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
700077b4:	687b      	ldr	r3, [r7, #4]
700077b6:	635a      	str	r2, [r3, #52]	@ 0x34
700077b8:	e005      	b.n	700077c6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
700077ba:	687b      	ldr	r3, [r7, #4]
700077bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700077be:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
700077c2:	687b      	ldr	r3, [r7, #4]
700077c4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
700077c6:	687b      	ldr	r3, [r7, #4]
700077c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700077ca:	2b00      	cmp	r3, #0
700077cc:	d007      	beq.n	700077de <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
700077ce:	687b      	ldr	r3, [r7, #4]
700077d0:	681b      	ldr	r3, [r3, #0]
700077d2:	4a5e      	ldr	r2, [pc, #376]	@ (7000794c <HAL_SD_ConfigWideBusOperation+0x210>)
700077d4:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
700077d6:	2301      	movs	r3, #1
700077d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
700077dc:	e094      	b.n	70007908 <HAL_SD_ConfigWideBusOperation+0x1cc>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC12);
700077de:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
700077e2:	f7fe f89f 	bl	70005924 <HAL_RCCEx_GetPeriphCLKFreq>
700077e6:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
700077e8:	69fb      	ldr	r3, [r7, #28]
700077ea:	2b00      	cmp	r3, #0
700077ec:	f000 8083 	beq.w	700078f6 <HAL_SD_ConfigWideBusOperation+0x1ba>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
700077f0:	687b      	ldr	r3, [r7, #4]
700077f2:	685b      	ldr	r3, [r3, #4]
700077f4:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
700077f6:	687b      	ldr	r3, [r7, #4]
700077f8:	689b      	ldr	r3, [r3, #8]
700077fa:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
700077fc:	683b      	ldr	r3, [r7, #0]
700077fe:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
70007800:	687b      	ldr	r3, [r7, #4]
70007802:	691b      	ldr	r3, [r3, #16]
70007804:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
70007806:	687b      	ldr	r3, [r7, #4]
70007808:	695a      	ldr	r2, [r3, #20]
7000780a:	69fb      	ldr	r3, [r7, #28]
7000780c:	4950      	ldr	r1, [pc, #320]	@ (70007950 <HAL_SD_ConfigWideBusOperation+0x214>)
7000780e:	fba1 1303 	umull	r1, r3, r1, r3
70007812:	0e1b      	lsrs	r3, r3, #24
70007814:	429a      	cmp	r2, r3
70007816:	d303      	bcc.n	70007820 <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
70007818:	687b      	ldr	r3, [r7, #4]
7000781a:	695b      	ldr	r3, [r3, #20]
7000781c:	61bb      	str	r3, [r7, #24]
7000781e:	e05a      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
70007820:	687b      	ldr	r3, [r7, #4]
70007822:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70007824:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
70007828:	d103      	bne.n	70007832 <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
7000782a:	687b      	ldr	r3, [r7, #4]
7000782c:	695b      	ldr	r3, [r3, #20]
7000782e:	61bb      	str	r3, [r7, #24]
70007830:	e051      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
70007832:	687b      	ldr	r3, [r7, #4]
70007834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70007836:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
7000783a:	d126      	bne.n	7000788a <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
7000783c:	687b      	ldr	r3, [r7, #4]
7000783e:	695b      	ldr	r3, [r3, #20]
70007840:	2b00      	cmp	r3, #0
70007842:	d10e      	bne.n	70007862 <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
70007844:	69fb      	ldr	r3, [r7, #28]
70007846:	4a43      	ldr	r2, [pc, #268]	@ (70007954 <HAL_SD_ConfigWideBusOperation+0x218>)
70007848:	4293      	cmp	r3, r2
7000784a:	d906      	bls.n	7000785a <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
7000784c:	69fb      	ldr	r3, [r7, #28]
7000784e:	4a40      	ldr	r2, [pc, #256]	@ (70007950 <HAL_SD_ConfigWideBusOperation+0x214>)
70007850:	fba2 2303 	umull	r2, r3, r2, r3
70007854:	0e5b      	lsrs	r3, r3, #25
70007856:	61bb      	str	r3, [r7, #24]
70007858:	e03d      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
7000785a:	687b      	ldr	r3, [r7, #4]
7000785c:	695b      	ldr	r3, [r3, #20]
7000785e:	61bb      	str	r3, [r7, #24]
70007860:	e039      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
70007862:	687b      	ldr	r3, [r7, #4]
70007864:	695b      	ldr	r3, [r3, #20]
70007866:	005b      	lsls	r3, r3, #1
70007868:	69fa      	ldr	r2, [r7, #28]
7000786a:	fbb2 f3f3 	udiv	r3, r2, r3
7000786e:	4a39      	ldr	r2, [pc, #228]	@ (70007954 <HAL_SD_ConfigWideBusOperation+0x218>)
70007870:	4293      	cmp	r3, r2
70007872:	d906      	bls.n	70007882 <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
70007874:	69fb      	ldr	r3, [r7, #28]
70007876:	4a36      	ldr	r2, [pc, #216]	@ (70007950 <HAL_SD_ConfigWideBusOperation+0x214>)
70007878:	fba2 2303 	umull	r2, r3, r2, r3
7000787c:	0e5b      	lsrs	r3, r3, #25
7000787e:	61bb      	str	r3, [r7, #24]
70007880:	e029      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
70007882:	687b      	ldr	r3, [r7, #4]
70007884:	695b      	ldr	r3, [r3, #20]
70007886:	61bb      	str	r3, [r7, #24]
70007888:	e025      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
7000788a:	687b      	ldr	r3, [r7, #4]
7000788c:	695b      	ldr	r3, [r3, #20]
7000788e:	2b00      	cmp	r3, #0
70007890:	d10e      	bne.n	700078b0 <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
70007892:	69fb      	ldr	r3, [r7, #28]
70007894:	4a30      	ldr	r2, [pc, #192]	@ (70007958 <HAL_SD_ConfigWideBusOperation+0x21c>)
70007896:	4293      	cmp	r3, r2
70007898:	d906      	bls.n	700078a8 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
7000789a:	69fb      	ldr	r3, [r7, #28]
7000789c:	4a2c      	ldr	r2, [pc, #176]	@ (70007950 <HAL_SD_ConfigWideBusOperation+0x214>)
7000789e:	fba2 2303 	umull	r2, r3, r2, r3
700078a2:	0e1b      	lsrs	r3, r3, #24
700078a4:	61bb      	str	r3, [r7, #24]
700078a6:	e016      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
700078a8:	687b      	ldr	r3, [r7, #4]
700078aa:	695b      	ldr	r3, [r3, #20]
700078ac:	61bb      	str	r3, [r7, #24]
700078ae:	e012      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
700078b0:	687b      	ldr	r3, [r7, #4]
700078b2:	695b      	ldr	r3, [r3, #20]
700078b4:	005b      	lsls	r3, r3, #1
700078b6:	69fa      	ldr	r2, [r7, #28]
700078b8:	fbb2 f3f3 	udiv	r3, r2, r3
700078bc:	4a26      	ldr	r2, [pc, #152]	@ (70007958 <HAL_SD_ConfigWideBusOperation+0x21c>)
700078be:	4293      	cmp	r3, r2
700078c0:	d906      	bls.n	700078d0 <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
700078c2:	69fb      	ldr	r3, [r7, #28]
700078c4:	4a22      	ldr	r2, [pc, #136]	@ (70007950 <HAL_SD_ConfigWideBusOperation+0x214>)
700078c6:	fba2 2303 	umull	r2, r3, r2, r3
700078ca:	0e1b      	lsrs	r3, r3, #24
700078cc:	61bb      	str	r3, [r7, #24]
700078ce:	e002      	b.n	700078d6 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
700078d0:	687b      	ldr	r3, [r7, #4]
700078d2:	695b      	ldr	r3, [r3, #20]
700078d4:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
700078d6:	687b      	ldr	r3, [r7, #4]
700078d8:	681c      	ldr	r4, [r3, #0]
700078da:	466a      	mov	r2, sp
700078dc:	f107 0314 	add.w	r3, r7, #20
700078e0:	e893 0003 	ldmia.w	r3, {r0, r1}
700078e4:	e882 0003 	stmia.w	r2, {r0, r1}
700078e8:	f107 0308 	add.w	r3, r7, #8
700078ec:	cb0e      	ldmia	r3, {r1, r2, r3}
700078ee:	4620      	mov	r0, r4
700078f0:	f001 fda0 	bl	70009434 <SDMMC_Init>
700078f4:	e008      	b.n	70007908 <HAL_SD_ConfigWideBusOperation+0x1cc>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
700078f6:	687b      	ldr	r3, [r7, #4]
700078f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
700078fa:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
700078fe:	687b      	ldr	r3, [r7, #4]
70007900:	635a      	str	r2, [r3, #52]	@ 0x34
      status = HAL_ERROR;
70007902:	2301      	movs	r3, #1
70007904:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
70007908:	687b      	ldr	r3, [r7, #4]
7000790a:	681b      	ldr	r3, [r3, #0]
7000790c:	f44f 7100 	mov.w	r1, #512	@ 0x200
70007910:	4618      	mov	r0, r3
70007912:	f001 fe5b 	bl	700095cc <SDMMC_CmdBlockLength>
70007916:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70007918:	6a3b      	ldr	r3, [r7, #32]
7000791a:	2b00      	cmp	r3, #0
7000791c:	d00c      	beq.n	70007938 <HAL_SD_ConfigWideBusOperation+0x1fc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
7000791e:	687b      	ldr	r3, [r7, #4]
70007920:	681b      	ldr	r3, [r3, #0]
70007922:	4a0a      	ldr	r2, [pc, #40]	@ (7000794c <HAL_SD_ConfigWideBusOperation+0x210>)
70007924:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
70007926:	687b      	ldr	r3, [r7, #4]
70007928:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
7000792a:	6a3b      	ldr	r3, [r7, #32]
7000792c:	431a      	orrs	r2, r3
7000792e:	687b      	ldr	r3, [r7, #4]
70007930:	635a      	str	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
70007932:	2301      	movs	r3, #1
70007934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
70007938:	687b      	ldr	r3, [r7, #4]
7000793a:	2201      	movs	r2, #1
7000793c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return status;
70007940:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
70007944:	4618      	mov	r0, r3
70007946:	372c      	adds	r7, #44	@ 0x2c
70007948:	46bd      	mov	sp, r7
7000794a:	bd90      	pop	{r4, r7, pc}
7000794c:	1fe00fff 	.word	0x1fe00fff
70007950:	55e63b89 	.word	0x55e63b89
70007954:	02faf080 	.word	0x02faf080
70007958:	017d7840 	.word	0x017d7840

7000795c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
7000795c:	b580      	push	{r7, lr}
7000795e:	b086      	sub	sp, #24
70007960:	af00      	add	r7, sp, #0
70007962:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
70007964:	2300      	movs	r3, #0
70007966:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
70007968:	f107 030c 	add.w	r3, r7, #12
7000796c:	4619      	mov	r1, r3
7000796e:	6878      	ldr	r0, [r7, #4]
70007970:	f000 fa40 	bl	70007df4 <SD_SendStatus>
70007974:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
70007976:	697b      	ldr	r3, [r7, #20]
70007978:	2b00      	cmp	r3, #0
7000797a:	d005      	beq.n	70007988 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
7000797c:	687b      	ldr	r3, [r7, #4]
7000797e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007980:	697b      	ldr	r3, [r7, #20]
70007982:	431a      	orrs	r2, r3
70007984:	687b      	ldr	r3, [r7, #4]
70007986:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
70007988:	68fb      	ldr	r3, [r7, #12]
7000798a:	0a5b      	lsrs	r3, r3, #9
7000798c:	f003 030f 	and.w	r3, r3, #15
70007990:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
70007992:	693b      	ldr	r3, [r7, #16]
}
70007994:	4618      	mov	r0, r3
70007996:	3718      	adds	r7, #24
70007998:	46bd      	mov	sp, r7
7000799a:	bd80      	pop	{r7, pc}

7000799c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
7000799c:	b580      	push	{r7, lr}
7000799e:	b090      	sub	sp, #64	@ 0x40
700079a0:	af00      	add	r7, sp, #0
700079a2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
700079a4:	2300      	movs	r3, #0
700079a6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
700079a8:	f7fa fd64 	bl	70002474 <HAL_GetTick>
700079ac:	63f8      	str	r0, [r7, #60]	@ 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
700079ae:	687b      	ldr	r3, [r7, #4]
700079b0:	681b      	ldr	r3, [r3, #0]
700079b2:	4618      	mov	r0, r3
700079b4:	f001 fd86 	bl	700094c4 <SDMMC_GetPowerState>
700079b8:	4603      	mov	r3, r0
700079ba:	2b00      	cmp	r3, #0
700079bc:	d102      	bne.n	700079c4 <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
700079be:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
700079c2:	e0b5      	b.n	70007b30 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
700079c4:	687b      	ldr	r3, [r7, #4]
700079c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
700079c8:	2b03      	cmp	r3, #3
700079ca:	d02e      	beq.n	70007a2a <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
700079cc:	687b      	ldr	r3, [r7, #4]
700079ce:	681b      	ldr	r3, [r3, #0]
700079d0:	4618      	mov	r0, r3
700079d2:	f001 ff07 	bl	700097e4 <SDMMC_CmdSendCID>
700079d6:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
700079d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
700079da:	2b00      	cmp	r3, #0
700079dc:	d001      	beq.n	700079e2 <SD_InitCard+0x46>
    {
      return errorstate;
700079de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
700079e0:	e0a6      	b.n	70007b30 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
700079e2:	687b      	ldr	r3, [r7, #4]
700079e4:	681b      	ldr	r3, [r3, #0]
700079e6:	2100      	movs	r1, #0
700079e8:	4618      	mov	r0, r3
700079ea:	f001 fdb0 	bl	7000954e <SDMMC_GetResponse>
700079ee:	4602      	mov	r2, r0
700079f0:	687b      	ldr	r3, [r7, #4]
700079f2:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
700079f4:	687b      	ldr	r3, [r7, #4]
700079f6:	681b      	ldr	r3, [r3, #0]
700079f8:	2104      	movs	r1, #4
700079fa:	4618      	mov	r0, r3
700079fc:	f001 fda7 	bl	7000954e <SDMMC_GetResponse>
70007a00:	4602      	mov	r2, r0
70007a02:	687b      	ldr	r3, [r7, #4]
70007a04:	671a      	str	r2, [r3, #112]	@ 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
70007a06:	687b      	ldr	r3, [r7, #4]
70007a08:	681b      	ldr	r3, [r3, #0]
70007a0a:	2108      	movs	r1, #8
70007a0c:	4618      	mov	r0, r3
70007a0e:	f001 fd9e 	bl	7000954e <SDMMC_GetResponse>
70007a12:	4602      	mov	r2, r0
70007a14:	687b      	ldr	r3, [r7, #4]
70007a16:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
70007a18:	687b      	ldr	r3, [r7, #4]
70007a1a:	681b      	ldr	r3, [r3, #0]
70007a1c:	210c      	movs	r1, #12
70007a1e:	4618      	mov	r0, r3
70007a20:	f001 fd95 	bl	7000954e <SDMMC_GetResponse>
70007a24:	4602      	mov	r2, r0
70007a26:	687b      	ldr	r3, [r7, #4]
70007a28:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
70007a2a:	687b      	ldr	r3, [r7, #4]
70007a2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70007a2e:	2b03      	cmp	r3, #3
70007a30:	d01d      	beq.n	70007a6e <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
70007a32:	e019      	b.n	70007a68 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
70007a34:	687b      	ldr	r3, [r7, #4]
70007a36:	681b      	ldr	r3, [r3, #0]
70007a38:	f107 020a 	add.w	r2, r7, #10
70007a3c:	4611      	mov	r1, r2
70007a3e:	4618      	mov	r0, r3
70007a40:	f001 ff0f 	bl	70009862 <SDMMC_CmdSetRelAdd>
70007a44:	63b8      	str	r0, [r7, #56]	@ 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
70007a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70007a48:	2b00      	cmp	r3, #0
70007a4a:	d001      	beq.n	70007a50 <SD_InitCard+0xb4>
      {
        return errorstate;
70007a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70007a4e:	e06f      	b.n	70007b30 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
70007a50:	f7fa fd10 	bl	70002474 <HAL_GetTick>
70007a54:	4602      	mov	r2, r0
70007a56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
70007a58:	1ad3      	subs	r3, r2, r3
70007a5a:	f241 3287 	movw	r2, #4999	@ 0x1387
70007a5e:	4293      	cmp	r3, r2
70007a60:	d902      	bls.n	70007a68 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
70007a62:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70007a66:	e063      	b.n	70007b30 <SD_InitCard+0x194>
    while (sd_rca == 0U)
70007a68:	897b      	ldrh	r3, [r7, #10]
70007a6a:	2b00      	cmp	r3, #0
70007a6c:	d0e2      	beq.n	70007a34 <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
70007a6e:	687b      	ldr	r3, [r7, #4]
70007a70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70007a72:	2b03      	cmp	r3, #3
70007a74:	d036      	beq.n	70007ae4 <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
70007a76:	897b      	ldrh	r3, [r7, #10]
70007a78:	461a      	mov	r2, r3
70007a7a:	687b      	ldr	r3, [r7, #4]
70007a7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
70007a7e:	687b      	ldr	r3, [r7, #4]
70007a80:	681a      	ldr	r2, [r3, #0]
70007a82:	687b      	ldr	r3, [r7, #4]
70007a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70007a86:	041b      	lsls	r3, r3, #16
70007a88:	4619      	mov	r1, r3
70007a8a:	4610      	mov	r0, r2
70007a8c:	f001 fec9 	bl	70009822 <SDMMC_CmdSendCSD>
70007a90:	63b8      	str	r0, [r7, #56]	@ 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
70007a92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70007a94:	2b00      	cmp	r3, #0
70007a96:	d001      	beq.n	70007a9c <SD_InitCard+0x100>
    {
      return errorstate;
70007a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70007a9a:	e049      	b.n	70007b30 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
70007a9c:	687b      	ldr	r3, [r7, #4]
70007a9e:	681b      	ldr	r3, [r3, #0]
70007aa0:	2100      	movs	r1, #0
70007aa2:	4618      	mov	r0, r3
70007aa4:	f001 fd53 	bl	7000954e <SDMMC_GetResponse>
70007aa8:	4602      	mov	r2, r0
70007aaa:	687b      	ldr	r3, [r7, #4]
70007aac:	65da      	str	r2, [r3, #92]	@ 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
70007aae:	687b      	ldr	r3, [r7, #4]
70007ab0:	681b      	ldr	r3, [r3, #0]
70007ab2:	2104      	movs	r1, #4
70007ab4:	4618      	mov	r0, r3
70007ab6:	f001 fd4a 	bl	7000954e <SDMMC_GetResponse>
70007aba:	4602      	mov	r2, r0
70007abc:	687b      	ldr	r3, [r7, #4]
70007abe:	661a      	str	r2, [r3, #96]	@ 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
70007ac0:	687b      	ldr	r3, [r7, #4]
70007ac2:	681b      	ldr	r3, [r3, #0]
70007ac4:	2108      	movs	r1, #8
70007ac6:	4618      	mov	r0, r3
70007ac8:	f001 fd41 	bl	7000954e <SDMMC_GetResponse>
70007acc:	4602      	mov	r2, r0
70007ace:	687b      	ldr	r3, [r7, #4]
70007ad0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
70007ad2:	687b      	ldr	r3, [r7, #4]
70007ad4:	681b      	ldr	r3, [r3, #0]
70007ad6:	210c      	movs	r1, #12
70007ad8:	4618      	mov	r0, r3
70007ada:	f001 fd38 	bl	7000954e <SDMMC_GetResponse>
70007ade:	4602      	mov	r2, r0
70007ae0:	687b      	ldr	r3, [r7, #4]
70007ae2:	669a      	str	r2, [r3, #104]	@ 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
70007ae4:	687b      	ldr	r3, [r7, #4]
70007ae6:	681b      	ldr	r3, [r3, #0]
70007ae8:	2104      	movs	r1, #4
70007aea:	4618      	mov	r0, r3
70007aec:	f001 fd2f 	bl	7000954e <SDMMC_GetResponse>
70007af0:	4603      	mov	r3, r0
70007af2:	0d1a      	lsrs	r2, r3, #20
70007af4:	687b      	ldr	r3, [r7, #4]
70007af6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
70007af8:	f107 030c 	add.w	r3, r7, #12
70007afc:	4619      	mov	r1, r3
70007afe:	6878      	ldr	r0, [r7, #4]
70007b00:	f7ff fbba 	bl	70007278 <HAL_SD_GetCardCSD>
70007b04:	4603      	mov	r3, r0
70007b06:	2b00      	cmp	r3, #0
70007b08:	d002      	beq.n	70007b10 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70007b0a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
70007b0e:	e00f      	b.n	70007b30 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
70007b10:	687b      	ldr	r3, [r7, #4]
70007b12:	681a      	ldr	r2, [r3, #0]
70007b14:	687b      	ldr	r3, [r7, #4]
70007b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70007b18:	041b      	lsls	r3, r3, #16
70007b1a:	4619      	mov	r1, r3
70007b1c:	4610      	mov	r0, r2
70007b1e:	f001 fd78 	bl	70009612 <SDMMC_CmdSelDesel>
70007b22:	63b8      	str	r0, [r7, #56]	@ 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
70007b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70007b26:	2b00      	cmp	r3, #0
70007b28:	d001      	beq.n	70007b2e <SD_InitCard+0x192>
  {
    return errorstate;
70007b2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70007b2c:	e000      	b.n	70007b30 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
70007b2e:	2300      	movs	r3, #0
}
70007b30:	4618      	mov	r0, r3
70007b32:	3740      	adds	r7, #64	@ 0x40
70007b34:	46bd      	mov	sp, r7
70007b36:	bd80      	pop	{r7, pc}

70007b38 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
70007b38:	b580      	push	{r7, lr}
70007b3a:	b086      	sub	sp, #24
70007b3c:	af00      	add	r7, sp, #0
70007b3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
70007b40:	2300      	movs	r3, #0
70007b42:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
70007b44:	2300      	movs	r3, #0
70007b46:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
70007b48:	2300      	movs	r3, #0
70007b4a:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
70007b4c:	687b      	ldr	r3, [r7, #4]
70007b4e:	681b      	ldr	r3, [r3, #0]
70007b50:	4618      	mov	r0, r3
70007b52:	f001 fd81 	bl	70009658 <SDMMC_CmdGoIdleState>
70007b56:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
70007b58:	68fb      	ldr	r3, [r7, #12]
70007b5a:	2b00      	cmp	r3, #0
70007b5c:	d001      	beq.n	70007b62 <SD_PowerON+0x2a>
  {
    return errorstate;
70007b5e:	68fb      	ldr	r3, [r7, #12]
70007b60:	e072      	b.n	70007c48 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
70007b62:	687b      	ldr	r3, [r7, #4]
70007b64:	681b      	ldr	r3, [r3, #0]
70007b66:	4618      	mov	r0, r3
70007b68:	f001 fd94 	bl	70009694 <SDMMC_CmdOperCond>
70007b6c:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
70007b6e:	68fb      	ldr	r3, [r7, #12]
70007b70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
70007b74:	d10d      	bne.n	70007b92 <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
70007b76:	687b      	ldr	r3, [r7, #4]
70007b78:	2200      	movs	r2, #0
70007b7a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
70007b7c:	687b      	ldr	r3, [r7, #4]
70007b7e:	681b      	ldr	r3, [r3, #0]
70007b80:	4618      	mov	r0, r3
70007b82:	f001 fd69 	bl	70009658 <SDMMC_CmdGoIdleState>
70007b86:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
70007b88:	68fb      	ldr	r3, [r7, #12]
70007b8a:	2b00      	cmp	r3, #0
70007b8c:	d004      	beq.n	70007b98 <SD_PowerON+0x60>
    {
      return errorstate;
70007b8e:	68fb      	ldr	r3, [r7, #12]
70007b90:	e05a      	b.n	70007c48 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
70007b92:	687b      	ldr	r3, [r7, #4]
70007b94:	2201      	movs	r2, #1
70007b96:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
70007b98:	687b      	ldr	r3, [r7, #4]
70007b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
70007b9c:	2b01      	cmp	r3, #1
70007b9e:	d137      	bne.n	70007c10 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
70007ba0:	687b      	ldr	r3, [r7, #4]
70007ba2:	681b      	ldr	r3, [r3, #0]
70007ba4:	2100      	movs	r1, #0
70007ba6:	4618      	mov	r0, r3
70007ba8:	f001 fd94 	bl	700096d4 <SDMMC_CmdAppCommand>
70007bac:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
70007bae:	68fb      	ldr	r3, [r7, #12]
70007bb0:	2b00      	cmp	r3, #0
70007bb2:	d02d      	beq.n	70007c10 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70007bb4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
70007bb8:	e046      	b.n	70007c48 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
70007bba:	687b      	ldr	r3, [r7, #4]
70007bbc:	681b      	ldr	r3, [r3, #0]
70007bbe:	2100      	movs	r1, #0
70007bc0:	4618      	mov	r0, r3
70007bc2:	f001 fd87 	bl	700096d4 <SDMMC_CmdAppCommand>
70007bc6:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
70007bc8:	68fb      	ldr	r3, [r7, #12]
70007bca:	2b00      	cmp	r3, #0
70007bcc:	d001      	beq.n	70007bd2 <SD_PowerON+0x9a>
    {
      return errorstate;
70007bce:	68fb      	ldr	r3, [r7, #12]
70007bd0:	e03a      	b.n	70007c48 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
70007bd2:	687b      	ldr	r3, [r7, #4]
70007bd4:	681b      	ldr	r3, [r3, #0]
70007bd6:	491e      	ldr	r1, [pc, #120]	@ (70007c50 <SD_PowerON+0x118>)
70007bd8:	4618      	mov	r0, r3
70007bda:	f001 fd9e 	bl	7000971a <SDMMC_CmdAppOperCommand>
70007bde:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
70007be0:	68fb      	ldr	r3, [r7, #12]
70007be2:	2b00      	cmp	r3, #0
70007be4:	d002      	beq.n	70007bec <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
70007be6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
70007bea:	e02d      	b.n	70007c48 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
70007bec:	687b      	ldr	r3, [r7, #4]
70007bee:	681b      	ldr	r3, [r3, #0]
70007bf0:	2100      	movs	r1, #0
70007bf2:	4618      	mov	r0, r3
70007bf4:	f001 fcab 	bl	7000954e <SDMMC_GetResponse>
70007bf8:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
70007bfa:	697b      	ldr	r3, [r7, #20]
70007bfc:	0fdb      	lsrs	r3, r3, #31
70007bfe:	2b01      	cmp	r3, #1
70007c00:	d101      	bne.n	70007c06 <SD_PowerON+0xce>
70007c02:	2301      	movs	r3, #1
70007c04:	e000      	b.n	70007c08 <SD_PowerON+0xd0>
70007c06:	2300      	movs	r3, #0
70007c08:	613b      	str	r3, [r7, #16]

    count++;
70007c0a:	68bb      	ldr	r3, [r7, #8]
70007c0c:	3301      	adds	r3, #1
70007c0e:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
70007c10:	68bb      	ldr	r3, [r7, #8]
70007c12:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
70007c16:	4293      	cmp	r3, r2
70007c18:	d802      	bhi.n	70007c20 <SD_PowerON+0xe8>
70007c1a:	693b      	ldr	r3, [r7, #16]
70007c1c:	2b00      	cmp	r3, #0
70007c1e:	d0cc      	beq.n	70007bba <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
70007c20:	68bb      	ldr	r3, [r7, #8]
70007c22:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
70007c26:	4293      	cmp	r3, r2
70007c28:	d902      	bls.n	70007c30 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
70007c2a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
70007c2e:	e00b      	b.n	70007c48 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
70007c30:	687b      	ldr	r3, [r7, #4]
70007c32:	2200      	movs	r2, #0
70007c34:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
70007c36:	697b      	ldr	r3, [r7, #20]
70007c38:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
70007c3c:	2b00      	cmp	r3, #0
70007c3e:	d002      	beq.n	70007c46 <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
70007c40:	687b      	ldr	r3, [r7, #4]
70007c42:	2201      	movs	r2, #1
70007c44:	639a      	str	r2, [r3, #56]	@ 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
70007c46:	2300      	movs	r3, #0
}
70007c48:	4618      	mov	r0, r3
70007c4a:	3718      	adds	r7, #24
70007c4c:	46bd      	mov	sp, r7
70007c4e:	bd80      	pop	{r7, pc}
70007c50:	c1100000 	.word	0xc1100000

70007c54 <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
70007c54:	b580      	push	{r7, lr}
70007c56:	b08c      	sub	sp, #48	@ 0x30
70007c58:	af00      	add	r7, sp, #0
70007c5a:	6078      	str	r0, [r7, #4]
70007c5c:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
70007c5e:	f7fa fc09 	bl	70002474 <HAL_GetTick>
70007c62:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
70007c64:	683b      	ldr	r3, [r7, #0]
70007c66:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
70007c68:	687b      	ldr	r3, [r7, #4]
70007c6a:	681b      	ldr	r3, [r3, #0]
70007c6c:	2100      	movs	r1, #0
70007c6e:	4618      	mov	r0, r3
70007c70:	f001 fc6d 	bl	7000954e <SDMMC_GetResponse>
70007c74:	4603      	mov	r3, r0
70007c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70007c7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70007c7e:	d102      	bne.n	70007c86 <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
70007c80:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70007c84:	e0b0      	b.n	70007de8 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
70007c86:	687b      	ldr	r3, [r7, #4]
70007c88:	681b      	ldr	r3, [r3, #0]
70007c8a:	2140      	movs	r1, #64	@ 0x40
70007c8c:	4618      	mov	r0, r3
70007c8e:	f001 fc9d 	bl	700095cc <SDMMC_CmdBlockLength>
70007c92:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70007c94:	6a3b      	ldr	r3, [r7, #32]
70007c96:	2b00      	cmp	r3, #0
70007c98:	d005      	beq.n	70007ca6 <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
70007c9a:	687b      	ldr	r3, [r7, #4]
70007c9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007c9e:	687b      	ldr	r3, [r7, #4]
70007ca0:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
70007ca2:	6a3b      	ldr	r3, [r7, #32]
70007ca4:	e0a0      	b.n	70007de8 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
70007ca6:	687b      	ldr	r3, [r7, #4]
70007ca8:	681a      	ldr	r2, [r3, #0]
70007caa:	687b      	ldr	r3, [r7, #4]
70007cac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70007cae:	041b      	lsls	r3, r3, #16
70007cb0:	4619      	mov	r1, r3
70007cb2:	4610      	mov	r0, r2
70007cb4:	f001 fd0e 	bl	700096d4 <SDMMC_CmdAppCommand>
70007cb8:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70007cba:	6a3b      	ldr	r3, [r7, #32]
70007cbc:	2b00      	cmp	r3, #0
70007cbe:	d005      	beq.n	70007ccc <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
70007cc0:	687b      	ldr	r3, [r7, #4]
70007cc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007cc4:	687b      	ldr	r3, [r7, #4]
70007cc6:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
70007cc8:	6a3b      	ldr	r3, [r7, #32]
70007cca:	e08d      	b.n	70007de8 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
70007ccc:	f04f 33ff 	mov.w	r3, #4294967295
70007cd0:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
70007cd2:	2340      	movs	r3, #64	@ 0x40
70007cd4:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
70007cd6:	2360      	movs	r3, #96	@ 0x60
70007cd8:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
70007cda:	2302      	movs	r3, #2
70007cdc:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
70007cde:	2300      	movs	r3, #0
70007ce0:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
70007ce2:	2301      	movs	r3, #1
70007ce4:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
70007ce6:	687b      	ldr	r3, [r7, #4]
70007ce8:	681b      	ldr	r3, [r3, #0]
70007cea:	f107 0208 	add.w	r2, r7, #8
70007cee:	4611      	mov	r1, r2
70007cf0:	4618      	mov	r0, r3
70007cf2:	f001 fc3f 	bl	70009574 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
70007cf6:	687b      	ldr	r3, [r7, #4]
70007cf8:	681b      	ldr	r3, [r3, #0]
70007cfa:	4618      	mov	r0, r3
70007cfc:	f001 fdf6 	bl	700098ec <SDMMC_CmdStatusRegister>
70007d00:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
70007d02:	6a3b      	ldr	r3, [r7, #32]
70007d04:	2b00      	cmp	r3, #0
70007d06:	d02b      	beq.n	70007d60 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
70007d08:	687b      	ldr	r3, [r7, #4]
70007d0a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70007d0c:	687b      	ldr	r3, [r7, #4]
70007d0e:	635a      	str	r2, [r3, #52]	@ 0x34
    return errorstate;
70007d10:	6a3b      	ldr	r3, [r7, #32]
70007d12:	e069      	b.n	70007de8 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
70007d14:	687b      	ldr	r3, [r7, #4]
70007d16:	681b      	ldr	r3, [r3, #0]
70007d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007d1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70007d1e:	2b00      	cmp	r3, #0
70007d20:	d013      	beq.n	70007d4a <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
70007d22:	2300      	movs	r3, #0
70007d24:	62fb      	str	r3, [r7, #44]	@ 0x2c
70007d26:	e00d      	b.n	70007d44 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
70007d28:	687b      	ldr	r3, [r7, #4]
70007d2a:	681b      	ldr	r3, [r3, #0]
70007d2c:	4618      	mov	r0, r3
70007d2e:	f001 fbab 	bl	70009488 <SDMMC_ReadFIFO>
70007d32:	4602      	mov	r2, r0
70007d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007d36:	601a      	str	r2, [r3, #0]
        pData++;
70007d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007d3a:	3304      	adds	r3, #4
70007d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
      for (count = 0U; count < 8U; count++)
70007d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70007d40:	3301      	adds	r3, #1
70007d42:	62fb      	str	r3, [r7, #44]	@ 0x2c
70007d44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70007d46:	2b07      	cmp	r3, #7
70007d48:	d9ee      	bls.n	70007d28 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
70007d4a:	f7fa fb93 	bl	70002474 <HAL_GetTick>
70007d4e:	4602      	mov	r2, r0
70007d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70007d52:	1ad3      	subs	r3, r2, r3
70007d54:	f1b3 3fff 	cmp.w	r3, #4294967295
70007d58:	d102      	bne.n	70007d60 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
70007d5a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70007d5e:	e043      	b.n	70007de8 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
70007d60:	687b      	ldr	r3, [r7, #4]
70007d62:	681b      	ldr	r3, [r3, #0]
70007d64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007d66:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
70007d6a:	2b00      	cmp	r3, #0
70007d6c:	d0d2      	beq.n	70007d14 <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
70007d6e:	687b      	ldr	r3, [r7, #4]
70007d70:	681b      	ldr	r3, [r3, #0]
70007d72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007d74:	f003 0308 	and.w	r3, r3, #8
70007d78:	2b00      	cmp	r3, #0
70007d7a:	d001      	beq.n	70007d80 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
70007d7c:	2308      	movs	r3, #8
70007d7e:	e033      	b.n	70007de8 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
70007d80:	687b      	ldr	r3, [r7, #4]
70007d82:	681b      	ldr	r3, [r3, #0]
70007d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007d86:	f003 0302 	and.w	r3, r3, #2
70007d8a:	2b00      	cmp	r3, #0
70007d8c:	d001      	beq.n	70007d92 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
70007d8e:	2302      	movs	r3, #2
70007d90:	e02a      	b.n	70007de8 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
70007d92:	687b      	ldr	r3, [r7, #4]
70007d94:	681b      	ldr	r3, [r3, #0]
70007d96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007d98:	f003 0320 	and.w	r3, r3, #32
70007d9c:	2b00      	cmp	r3, #0
70007d9e:	d017      	beq.n	70007dd0 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
70007da0:	2320      	movs	r3, #32
70007da2:	e021      	b.n	70007de8 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
70007da4:	687b      	ldr	r3, [r7, #4]
70007da6:	681b      	ldr	r3, [r3, #0]
70007da8:	4618      	mov	r0, r3
70007daa:	f001 fb6d 	bl	70009488 <SDMMC_ReadFIFO>
70007dae:	4602      	mov	r2, r0
70007db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007db2:	601a      	str	r2, [r3, #0]
    pData++;
70007db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007db6:	3304      	adds	r3, #4
70007db8:	62bb      	str	r3, [r7, #40]	@ 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
70007dba:	f7fa fb5b 	bl	70002474 <HAL_GetTick>
70007dbe:	4602      	mov	r2, r0
70007dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70007dc2:	1ad3      	subs	r3, r2, r3
70007dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
70007dc8:	d102      	bne.n	70007dd0 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
70007dca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70007dce:	e00b      	b.n	70007de8 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
70007dd0:	687b      	ldr	r3, [r7, #4]
70007dd2:	681b      	ldr	r3, [r3, #0]
70007dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70007dd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
70007dda:	2b00      	cmp	r3, #0
70007ddc:	d1e2      	bne.n	70007da4 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
70007dde:	687b      	ldr	r3, [r7, #4]
70007de0:	681b      	ldr	r3, [r3, #0]
70007de2:	4a03      	ldr	r2, [pc, #12]	@ (70007df0 <SD_SendSDStatus+0x19c>)
70007de4:	639a      	str	r2, [r3, #56]	@ 0x38

  return HAL_SD_ERROR_NONE;
70007de6:	2300      	movs	r3, #0
}
70007de8:	4618      	mov	r0, r3
70007dea:	3730      	adds	r7, #48	@ 0x30
70007dec:	46bd      	mov	sp, r7
70007dee:	bd80      	pop	{r7, pc}
70007df0:	18000f3a 	.word	0x18000f3a

70007df4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
70007df4:	b580      	push	{r7, lr}
70007df6:	b084      	sub	sp, #16
70007df8:	af00      	add	r7, sp, #0
70007dfa:	6078      	str	r0, [r7, #4]
70007dfc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
70007dfe:	683b      	ldr	r3, [r7, #0]
70007e00:	2b00      	cmp	r3, #0
70007e02:	d102      	bne.n	70007e0a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
70007e04:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
70007e08:	e018      	b.n	70007e3c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
70007e0a:	687b      	ldr	r3, [r7, #4]
70007e0c:	681a      	ldr	r2, [r3, #0]
70007e0e:	687b      	ldr	r3, [r7, #4]
70007e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70007e12:	041b      	lsls	r3, r3, #16
70007e14:	4619      	mov	r1, r3
70007e16:	4610      	mov	r0, r2
70007e18:	f001 fd45 	bl	700098a6 <SDMMC_CmdSendStatus>
70007e1c:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
70007e1e:	68fb      	ldr	r3, [r7, #12]
70007e20:	2b00      	cmp	r3, #0
70007e22:	d001      	beq.n	70007e28 <SD_SendStatus+0x34>
  {
    return errorstate;
70007e24:	68fb      	ldr	r3, [r7, #12]
70007e26:	e009      	b.n	70007e3c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
70007e28:	687b      	ldr	r3, [r7, #4]
70007e2a:	681b      	ldr	r3, [r3, #0]
70007e2c:	2100      	movs	r1, #0
70007e2e:	4618      	mov	r0, r3
70007e30:	f001 fb8d 	bl	7000954e <SDMMC_GetResponse>
70007e34:	4602      	mov	r2, r0
70007e36:	683b      	ldr	r3, [r7, #0]
70007e38:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
70007e3a:	2300      	movs	r3, #0
}
70007e3c:	4618      	mov	r0, r3
70007e3e:	3710      	adds	r7, #16
70007e40:	46bd      	mov	sp, r7
70007e42:	bd80      	pop	{r7, pc}

70007e44 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
70007e44:	b580      	push	{r7, lr}
70007e46:	b086      	sub	sp, #24
70007e48:	af00      	add	r7, sp, #0
70007e4a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
70007e4c:	2300      	movs	r3, #0
70007e4e:	60fb      	str	r3, [r7, #12]
70007e50:	2300      	movs	r3, #0
70007e52:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
70007e54:	687b      	ldr	r3, [r7, #4]
70007e56:	681b      	ldr	r3, [r3, #0]
70007e58:	2100      	movs	r1, #0
70007e5a:	4618      	mov	r0, r3
70007e5c:	f001 fb77 	bl	7000954e <SDMMC_GetResponse>
70007e60:	4603      	mov	r3, r0
70007e62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70007e66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70007e6a:	d102      	bne.n	70007e72 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
70007e6c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70007e70:	e02f      	b.n	70007ed2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
70007e72:	f107 030c 	add.w	r3, r7, #12
70007e76:	4619      	mov	r1, r3
70007e78:	6878      	ldr	r0, [r7, #4]
70007e7a:	f000 f879 	bl	70007f70 <SD_FindSCR>
70007e7e:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
70007e80:	697b      	ldr	r3, [r7, #20]
70007e82:	2b00      	cmp	r3, #0
70007e84:	d001      	beq.n	70007e8a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
70007e86:	697b      	ldr	r3, [r7, #20]
70007e88:	e023      	b.n	70007ed2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
70007e8a:	693b      	ldr	r3, [r7, #16]
70007e8c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70007e90:	2b00      	cmp	r3, #0
70007e92:	d01c      	beq.n	70007ece <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
70007e94:	687b      	ldr	r3, [r7, #4]
70007e96:	681a      	ldr	r2, [r3, #0]
70007e98:	687b      	ldr	r3, [r7, #4]
70007e9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70007e9c:	041b      	lsls	r3, r3, #16
70007e9e:	4619      	mov	r1, r3
70007ea0:	4610      	mov	r0, r2
70007ea2:	f001 fc17 	bl	700096d4 <SDMMC_CmdAppCommand>
70007ea6:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
70007ea8:	697b      	ldr	r3, [r7, #20]
70007eaa:	2b00      	cmp	r3, #0
70007eac:	d001      	beq.n	70007eb2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
70007eae:	697b      	ldr	r3, [r7, #20]
70007eb0:	e00f      	b.n	70007ed2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
70007eb2:	687b      	ldr	r3, [r7, #4]
70007eb4:	681b      	ldr	r3, [r3, #0]
70007eb6:	2102      	movs	r1, #2
70007eb8:	4618      	mov	r0, r3
70007eba:	f001 fc4e 	bl	7000975a <SDMMC_CmdBusWidth>
70007ebe:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
70007ec0:	697b      	ldr	r3, [r7, #20]
70007ec2:	2b00      	cmp	r3, #0
70007ec4:	d001      	beq.n	70007eca <SD_WideBus_Enable+0x86>
    {
      return errorstate;
70007ec6:	697b      	ldr	r3, [r7, #20]
70007ec8:	e003      	b.n	70007ed2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
70007eca:	2300      	movs	r3, #0
70007ecc:	e001      	b.n	70007ed2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
70007ece:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
70007ed2:	4618      	mov	r0, r3
70007ed4:	3718      	adds	r7, #24
70007ed6:	46bd      	mov	sp, r7
70007ed8:	bd80      	pop	{r7, pc}

70007eda <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
70007eda:	b580      	push	{r7, lr}
70007edc:	b086      	sub	sp, #24
70007ede:	af00      	add	r7, sp, #0
70007ee0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
70007ee2:	2300      	movs	r3, #0
70007ee4:	60fb      	str	r3, [r7, #12]
70007ee6:	2300      	movs	r3, #0
70007ee8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
70007eea:	687b      	ldr	r3, [r7, #4]
70007eec:	681b      	ldr	r3, [r3, #0]
70007eee:	2100      	movs	r1, #0
70007ef0:	4618      	mov	r0, r3
70007ef2:	f001 fb2c 	bl	7000954e <SDMMC_GetResponse>
70007ef6:	4603      	mov	r3, r0
70007ef8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
70007efc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
70007f00:	d102      	bne.n	70007f08 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
70007f02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70007f06:	e02f      	b.n	70007f68 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
70007f08:	f107 030c 	add.w	r3, r7, #12
70007f0c:	4619      	mov	r1, r3
70007f0e:	6878      	ldr	r0, [r7, #4]
70007f10:	f000 f82e 	bl	70007f70 <SD_FindSCR>
70007f14:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
70007f16:	697b      	ldr	r3, [r7, #20]
70007f18:	2b00      	cmp	r3, #0
70007f1a:	d001      	beq.n	70007f20 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
70007f1c:	697b      	ldr	r3, [r7, #20]
70007f1e:	e023      	b.n	70007f68 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
70007f20:	693b      	ldr	r3, [r7, #16]
70007f22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70007f26:	2b00      	cmp	r3, #0
70007f28:	d01c      	beq.n	70007f64 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
70007f2a:	687b      	ldr	r3, [r7, #4]
70007f2c:	681a      	ldr	r2, [r3, #0]
70007f2e:	687b      	ldr	r3, [r7, #4]
70007f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70007f32:	041b      	lsls	r3, r3, #16
70007f34:	4619      	mov	r1, r3
70007f36:	4610      	mov	r0, r2
70007f38:	f001 fbcc 	bl	700096d4 <SDMMC_CmdAppCommand>
70007f3c:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
70007f3e:	697b      	ldr	r3, [r7, #20]
70007f40:	2b00      	cmp	r3, #0
70007f42:	d001      	beq.n	70007f48 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
70007f44:	697b      	ldr	r3, [r7, #20]
70007f46:	e00f      	b.n	70007f68 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
70007f48:	687b      	ldr	r3, [r7, #4]
70007f4a:	681b      	ldr	r3, [r3, #0]
70007f4c:	2100      	movs	r1, #0
70007f4e:	4618      	mov	r0, r3
70007f50:	f001 fc03 	bl	7000975a <SDMMC_CmdBusWidth>
70007f54:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
70007f56:	697b      	ldr	r3, [r7, #20]
70007f58:	2b00      	cmp	r3, #0
70007f5a:	d001      	beq.n	70007f60 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
70007f5c:	697b      	ldr	r3, [r7, #20]
70007f5e:	e003      	b.n	70007f68 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
70007f60:	2300      	movs	r3, #0
70007f62:	e001      	b.n	70007f68 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
70007f64:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
70007f68:	4618      	mov	r0, r3
70007f6a:	3718      	adds	r7, #24
70007f6c:	46bd      	mov	sp, r7
70007f6e:	bd80      	pop	{r7, pc}

70007f70 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
70007f70:	b580      	push	{r7, lr}
70007f72:	b08e      	sub	sp, #56	@ 0x38
70007f74:	af00      	add	r7, sp, #0
70007f76:	6078      	str	r0, [r7, #4]
70007f78:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
70007f7a:	f7fa fa7b 	bl	70002474 <HAL_GetTick>
70007f7e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
70007f80:	2300      	movs	r3, #0
70007f82:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
70007f84:	2300      	movs	r3, #0
70007f86:	60bb      	str	r3, [r7, #8]
70007f88:	2300      	movs	r3, #0
70007f8a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
70007f8c:	683b      	ldr	r3, [r7, #0]
70007f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
70007f90:	687b      	ldr	r3, [r7, #4]
70007f92:	681b      	ldr	r3, [r3, #0]
70007f94:	2108      	movs	r1, #8
70007f96:	4618      	mov	r0, r3
70007f98:	f001 fb18 	bl	700095cc <SDMMC_CmdBlockLength>
70007f9c:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
70007f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007fa0:	2b00      	cmp	r3, #0
70007fa2:	d001      	beq.n	70007fa8 <SD_FindSCR+0x38>
  {
    return errorstate;
70007fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007fa6:	e0ad      	b.n	70008104 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
70007fa8:	687b      	ldr	r3, [r7, #4]
70007faa:	681a      	ldr	r2, [r3, #0]
70007fac:	687b      	ldr	r3, [r7, #4]
70007fae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70007fb0:	041b      	lsls	r3, r3, #16
70007fb2:	4619      	mov	r1, r3
70007fb4:	4610      	mov	r0, r2
70007fb6:	f001 fb8d 	bl	700096d4 <SDMMC_CmdAppCommand>
70007fba:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
70007fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007fbe:	2b00      	cmp	r3, #0
70007fc0:	d001      	beq.n	70007fc6 <SD_FindSCR+0x56>
  {
    return errorstate;
70007fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007fc4:	e09e      	b.n	70008104 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
70007fc6:	f04f 33ff 	mov.w	r3, #4294967295
70007fca:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
70007fcc:	2308      	movs	r3, #8
70007fce:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
70007fd0:	2330      	movs	r3, #48	@ 0x30
70007fd2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
70007fd4:	2302      	movs	r3, #2
70007fd6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
70007fd8:	2300      	movs	r3, #0
70007fda:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
70007fdc:	2301      	movs	r3, #1
70007fde:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
70007fe0:	687b      	ldr	r3, [r7, #4]
70007fe2:	681b      	ldr	r3, [r3, #0]
70007fe4:	f107 0210 	add.w	r2, r7, #16
70007fe8:	4611      	mov	r1, r2
70007fea:	4618      	mov	r0, r3
70007fec:	f001 fac2 	bl	70009574 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
70007ff0:	687b      	ldr	r3, [r7, #4]
70007ff2:	681b      	ldr	r3, [r3, #0]
70007ff4:	4618      	mov	r0, r3
70007ff6:	f001 fbd3 	bl	700097a0 <SDMMC_CmdSendSCR>
70007ffa:	62b8      	str	r0, [r7, #40]	@ 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
70007ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70007ffe:	2b00      	cmp	r3, #0
70008000:	d027      	beq.n	70008052 <SD_FindSCR+0xe2>
  {
    return errorstate;
70008002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
70008004:	e07e      	b.n	70008104 <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
70008006:	687b      	ldr	r3, [r7, #4]
70008008:	681b      	ldr	r3, [r3, #0]
7000800a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000800c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
70008010:	2b00      	cmp	r3, #0
70008012:	d113      	bne.n	7000803c <SD_FindSCR+0xcc>
70008014:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
70008016:	2b00      	cmp	r3, #0
70008018:	d110      	bne.n	7000803c <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
7000801a:	687b      	ldr	r3, [r7, #4]
7000801c:	681b      	ldr	r3, [r3, #0]
7000801e:	4618      	mov	r0, r3
70008020:	f001 fa32 	bl	70009488 <SDMMC_ReadFIFO>
70008024:	4603      	mov	r3, r0
70008026:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
70008028:	687b      	ldr	r3, [r7, #4]
7000802a:	681b      	ldr	r3, [r3, #0]
7000802c:	4618      	mov	r0, r3
7000802e:	f001 fa2b 	bl	70009488 <SDMMC_ReadFIFO>
70008032:	4603      	mov	r3, r0
70008034:	60fb      	str	r3, [r7, #12]
      index++;
70008036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
70008038:	3301      	adds	r3, #1
7000803a:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
7000803c:	f7fa fa1a 	bl	70002474 <HAL_GetTick>
70008040:	4602      	mov	r2, r0
70008042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
70008044:	1ad3      	subs	r3, r2, r3
70008046:	f1b3 3fff 	cmp.w	r3, #4294967295
7000804a:	d102      	bne.n	70008052 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
7000804c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70008050:	e058      	b.n	70008104 <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
70008052:	687b      	ldr	r3, [r7, #4]
70008054:	681b      	ldr	r3, [r3, #0]
70008056:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70008058:	f240 532a 	movw	r3, #1322	@ 0x52a
7000805c:	4013      	ands	r3, r2
7000805e:	2b00      	cmp	r3, #0
70008060:	d0d1      	beq.n	70008006 <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
70008062:	687b      	ldr	r3, [r7, #4]
70008064:	681b      	ldr	r3, [r3, #0]
70008066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70008068:	f003 0308 	and.w	r3, r3, #8
7000806c:	2b00      	cmp	r3, #0
7000806e:	d005      	beq.n	7000807c <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
70008070:	687b      	ldr	r3, [r7, #4]
70008072:	681b      	ldr	r3, [r3, #0]
70008074:	2208      	movs	r2, #8
70008076:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
70008078:	2308      	movs	r3, #8
7000807a:	e043      	b.n	70008104 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
7000807c:	687b      	ldr	r3, [r7, #4]
7000807e:	681b      	ldr	r3, [r3, #0]
70008080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70008082:	f003 0302 	and.w	r3, r3, #2
70008086:	2b00      	cmp	r3, #0
70008088:	d005      	beq.n	70008096 <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
7000808a:	687b      	ldr	r3, [r7, #4]
7000808c:	681b      	ldr	r3, [r3, #0]
7000808e:	2202      	movs	r2, #2
70008090:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
70008092:	2302      	movs	r3, #2
70008094:	e036      	b.n	70008104 <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
70008096:	687b      	ldr	r3, [r7, #4]
70008098:	681b      	ldr	r3, [r3, #0]
7000809a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000809c:	f003 0320 	and.w	r3, r3, #32
700080a0:	2b00      	cmp	r3, #0
700080a2:	d005      	beq.n	700080b0 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
700080a4:	687b      	ldr	r3, [r7, #4]
700080a6:	681b      	ldr	r3, [r3, #0]
700080a8:	2220      	movs	r2, #32
700080aa:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
700080ac:	2320      	movs	r3, #32
700080ae:	e029      	b.n	70008104 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
700080b0:	687b      	ldr	r3, [r7, #4]
700080b2:	681b      	ldr	r3, [r3, #0]
700080b4:	4a15      	ldr	r2, [pc, #84]	@ (7000810c <SD_FindSCR+0x19c>)
700080b6:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
700080b8:	68fb      	ldr	r3, [r7, #12]
700080ba:	061a      	lsls	r2, r3, #24
700080bc:	68fb      	ldr	r3, [r7, #12]
700080be:	021b      	lsls	r3, r3, #8
700080c0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
700080c4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
700080c6:	68fb      	ldr	r3, [r7, #12]
700080c8:	0a1b      	lsrs	r3, r3, #8
700080ca:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
700080ce:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24U));
700080d0:	68fb      	ldr	r3, [r7, #12]
700080d2:	0e1b      	lsrs	r3, r3, #24
700080d4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8U) | \
700080d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700080d8:	601a      	str	r2, [r3, #0]
    scr++;
700080da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
700080dc:	3304      	adds	r3, #4
700080de:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
700080e0:	68bb      	ldr	r3, [r7, #8]
700080e2:	061a      	lsls	r2, r3, #24
700080e4:	68bb      	ldr	r3, [r7, #8]
700080e6:	021b      	lsls	r3, r3, #8
700080e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
700080ec:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
700080ee:	68bb      	ldr	r3, [r7, #8]
700080f0:	0a1b      	lsrs	r3, r3, #8
700080f2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
700080f6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8U) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24U));
700080f8:	68bb      	ldr	r3, [r7, #8]
700080fa:	0e1b      	lsrs	r3, r3, #24
700080fc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24U)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8U) | \
700080fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
70008100:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
70008102:	2300      	movs	r3, #0
}
70008104:	4618      	mov	r0, r3
70008106:	3738      	adds	r7, #56	@ 0x38
70008108:	46bd      	mov	sp, r7
7000810a:	bd80      	pop	{r7, pc}
7000810c:	18000f3a 	.word	0x18000f3a

70008110 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
70008110:	b580      	push	{r7, lr}
70008112:	b086      	sub	sp, #24
70008114:	af00      	add	r7, sp, #0
70008116:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
70008118:	687b      	ldr	r3, [r7, #4]
7000811a:	2b00      	cmp	r3, #0
7000811c:	d101      	bne.n	70008122 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
7000811e:	2301      	movs	r3, #1
70008120:	e1c3      	b.n	700084aa <HAL_SPI_Init+0x39a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
70008122:	687b      	ldr	r3, [r7, #4]
70008124:	681b      	ldr	r3, [r3, #0]
70008126:	4a64      	ldr	r2, [pc, #400]	@ (700082b8 <HAL_SPI_Init+0x1a8>)
70008128:	4293      	cmp	r3, r2
7000812a:	d004      	beq.n	70008136 <HAL_SPI_Init+0x26>
7000812c:	687b      	ldr	r3, [r7, #4]
7000812e:	681b      	ldr	r3, [r3, #0]
70008130:	4a62      	ldr	r2, [pc, #392]	@ (700082bc <HAL_SPI_Init+0x1ac>)
70008132:	4293      	cmp	r3, r2
70008134:	e000      	b.n	70008138 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
70008136:	bf00      	nop
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
  }
#if (USE_SPI_CRC != 0UL)
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
70008138:	687b      	ldr	r3, [r7, #4]
7000813a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
7000813c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70008140:	d103      	bne.n	7000814a <HAL_SPI_Init+0x3a>
  {
    if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
70008142:	687b      	ldr	r3, [r7, #4]
70008144:	681b      	ldr	r3, [r3, #0]
70008146:	4a5c      	ldr	r2, [pc, #368]	@ (700082b8 <HAL_SPI_Init+0x1a8>)
70008148:	4293      	cmp	r3, r2
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
7000814a:	687b      	ldr	r3, [r7, #4]
7000814c:	681b      	ldr	r3, [r3, #0]
7000814e:	4a5a      	ldr	r2, [pc, #360]	@ (700082b8 <HAL_SPI_Init+0x1a8>)
70008150:	4293      	cmp	r3, r2
70008152:	d004      	beq.n	7000815e <HAL_SPI_Init+0x4e>
70008154:	687b      	ldr	r3, [r7, #4]
70008156:	681b      	ldr	r3, [r3, #0]
70008158:	4a58      	ldr	r2, [pc, #352]	@ (700082bc <HAL_SPI_Init+0x1ac>)
7000815a:	4293      	cmp	r3, r2
7000815c:	d105      	bne.n	7000816a <HAL_SPI_Init+0x5a>
7000815e:	687b      	ldr	r3, [r7, #4]
70008160:	68db      	ldr	r3, [r3, #12]
70008162:	2b0f      	cmp	r3, #15
70008164:	d901      	bls.n	7000816a <HAL_SPI_Init+0x5a>
  {
    return HAL_ERROR;
70008166:	2301      	movs	r3, #1
70008168:	e19f      	b.n	700084aa <HAL_SPI_Init+0x39a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
7000816a:	6878      	ldr	r0, [r7, #4]
7000816c:	f000 f9ae 	bl	700084cc <SPI_GetPacketSize>
70008170:	6138      	str	r0, [r7, #16]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
70008172:	687b      	ldr	r3, [r7, #4]
70008174:	681b      	ldr	r3, [r3, #0]
70008176:	4a50      	ldr	r2, [pc, #320]	@ (700082b8 <HAL_SPI_Init+0x1a8>)
70008178:	4293      	cmp	r3, r2
7000817a:	d004      	beq.n	70008186 <HAL_SPI_Init+0x76>
7000817c:	687b      	ldr	r3, [r7, #4]
7000817e:	681b      	ldr	r3, [r3, #0]
70008180:	4a4e      	ldr	r2, [pc, #312]	@ (700082bc <HAL_SPI_Init+0x1ac>)
70008182:	4293      	cmp	r3, r2
70008184:	d102      	bne.n	7000818c <HAL_SPI_Init+0x7c>
70008186:	693b      	ldr	r3, [r7, #16]
70008188:	2b08      	cmp	r3, #8
7000818a:	d816      	bhi.n	700081ba <HAL_SPI_Init+0xaa>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
7000818c:	687b      	ldr	r3, [r7, #4]
7000818e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
70008190:	4a4b      	ldr	r2, [pc, #300]	@ (700082c0 <HAL_SPI_Init+0x1b0>)
70008192:	4293      	cmp	r3, r2
70008194:	d00e      	beq.n	700081b4 <HAL_SPI_Init+0xa4>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
70008196:	687b      	ldr	r3, [r7, #4]
70008198:	681b      	ldr	r3, [r3, #0]
7000819a:	4a4a      	ldr	r2, [pc, #296]	@ (700082c4 <HAL_SPI_Init+0x1b4>)
7000819c:	4293      	cmp	r3, r2
7000819e:	d009      	beq.n	700081b4 <HAL_SPI_Init+0xa4>
700081a0:	687b      	ldr	r3, [r7, #4]
700081a2:	681b      	ldr	r3, [r3, #0]
700081a4:	4a48      	ldr	r2, [pc, #288]	@ (700082c8 <HAL_SPI_Init+0x1b8>)
700081a6:	4293      	cmp	r3, r2
700081a8:	d004      	beq.n	700081b4 <HAL_SPI_Init+0xa4>
700081aa:	687b      	ldr	r3, [r7, #4]
700081ac:	681b      	ldr	r3, [r3, #0]
700081ae:	4a47      	ldr	r2, [pc, #284]	@ (700082cc <HAL_SPI_Init+0x1bc>)
700081b0:	4293      	cmp	r3, r2
700081b2:	d104      	bne.n	700081be <HAL_SPI_Init+0xae>
700081b4:	693b      	ldr	r3, [r7, #16]
700081b6:	2b10      	cmp	r3, #16
700081b8:	d901      	bls.n	700081be <HAL_SPI_Init+0xae>
  {
    return HAL_ERROR;
700081ba:	2301      	movs	r3, #1
700081bc:	e175      	b.n	700084aa <HAL_SPI_Init+0x39a>
  }
#if (USE_SPI_CRC != 0UL)
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
700081be:	687b      	ldr	r3, [r7, #4]
700081c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700081c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
700081c6:	d124      	bne.n	70008212 <HAL_SPI_Init+0x102>
  {
    /* Verify that the SPI instance supports CRC Length higher than 16bits */
    if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.CRCLength > SPI_CRC_LENGTH_16BIT))
700081c8:	687b      	ldr	r3, [r7, #4]
700081ca:	681b      	ldr	r3, [r3, #0]
700081cc:	4a3a      	ldr	r2, [pc, #232]	@ (700082b8 <HAL_SPI_Init+0x1a8>)
700081ce:	4293      	cmp	r3, r2
700081d0:	d004      	beq.n	700081dc <HAL_SPI_Init+0xcc>
700081d2:	687b      	ldr	r3, [r7, #4]
700081d4:	681b      	ldr	r3, [r3, #0]
700081d6:	4a39      	ldr	r2, [pc, #228]	@ (700082bc <HAL_SPI_Init+0x1ac>)
700081d8:	4293      	cmp	r3, r2
700081da:	d106      	bne.n	700081ea <HAL_SPI_Init+0xda>
700081dc:	687b      	ldr	r3, [r7, #4]
700081de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700081e0:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
700081e4:	d901      	bls.n	700081ea <HAL_SPI_Init+0xda>
    {
      return HAL_ERROR;
700081e6:	2301      	movs	r3, #1
700081e8:	e15f      	b.n	700084aa <HAL_SPI_Init+0x39a>
    }

    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
700081ea:	687b      	ldr	r3, [r7, #4]
700081ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
700081ee:	2b00      	cmp	r3, #0
700081f0:	d104      	bne.n	700081fc <HAL_SPI_Init+0xec>
    {
      crc_length = (hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) << SPI_CFG1_CRCSIZE_Pos;
700081f2:	687b      	ldr	r3, [r7, #4]
700081f4:	68db      	ldr	r3, [r3, #12]
700081f6:	041b      	lsls	r3, r3, #16
700081f8:	617b      	str	r3, [r7, #20]
700081fa:	e002      	b.n	70008202 <HAL_SPI_Init+0xf2>
    }
    else
    {
      crc_length = hspi->Init.CRCLength;
700081fc:	687b      	ldr	r3, [r7, #4]
700081fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
70008200:	617b      	str	r3, [r7, #20]

    /* Verify the correctness of polynom size */
    assert_param(IS_SPI_CRC_POLYNOMIAL_SIZE(hspi->Init.CRCPolynomial, crc_length));

    /* Verify that the CRC Length is higher than DataSize */
    if ((hspi->Init.DataSize >> SPI_CFG1_DSIZE_Pos) > (crc_length >> SPI_CFG1_CRCSIZE_Pos))
70008202:	687b      	ldr	r3, [r7, #4]
70008204:	68da      	ldr	r2, [r3, #12]
70008206:	697b      	ldr	r3, [r7, #20]
70008208:	0c1b      	lsrs	r3, r3, #16
7000820a:	429a      	cmp	r2, r3
7000820c:	d905      	bls.n	7000821a <HAL_SPI_Init+0x10a>
    {
      return HAL_ERROR;
7000820e:	2301      	movs	r3, #1
70008210:	e14b      	b.n	700084aa <HAL_SPI_Init+0x39a>
    }
  }
  else
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
70008212:	687b      	ldr	r3, [r7, #4]
70008214:	68db      	ldr	r3, [r3, #12]
70008216:	041b      	lsls	r3, r3, #16
70008218:	617b      	str	r3, [r7, #20]
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
7000821a:	687b      	ldr	r3, [r7, #4]
7000821c:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
70008220:	b2db      	uxtb	r3, r3
70008222:	2b00      	cmp	r3, #0
70008224:	d106      	bne.n	70008234 <HAL_SPI_Init+0x124>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
70008226:	687b      	ldr	r3, [r7, #4]
70008228:	2200      	movs	r2, #0
7000822a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
7000822e:	6878      	ldr	r0, [r7, #4]
70008230:	f7f9 fada 	bl	700017e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
70008234:	687b      	ldr	r3, [r7, #4]
70008236:	2202      	movs	r2, #2
70008238:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
7000823c:	687b      	ldr	r3, [r7, #4]
7000823e:	681b      	ldr	r3, [r3, #0]
70008240:	681a      	ldr	r2, [r3, #0]
70008242:	687b      	ldr	r3, [r7, #4]
70008244:	681b      	ldr	r3, [r3, #0]
70008246:	f022 0201 	bic.w	r2, r2, #1
7000824a:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
7000824c:	687b      	ldr	r3, [r7, #4]
7000824e:	699b      	ldr	r3, [r3, #24]
70008250:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
70008254:	d119      	bne.n	7000828a <HAL_SPI_Init+0x17a>
70008256:	687b      	ldr	r3, [r7, #4]
70008258:	685b      	ldr	r3, [r3, #4]
7000825a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
7000825e:	d103      	bne.n	70008268 <HAL_SPI_Init+0x158>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
70008260:	687b      	ldr	r3, [r7, #4]
70008262:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
70008264:	2b00      	cmp	r3, #0
70008266:	d008      	beq.n	7000827a <HAL_SPI_Init+0x16a>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
70008268:	687b      	ldr	r3, [r7, #4]
7000826a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
7000826c:	2b00      	cmp	r3, #0
7000826e:	d10c      	bne.n	7000828a <HAL_SPI_Init+0x17a>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
70008270:	687b      	ldr	r3, [r7, #4]
70008272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
70008274:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
70008278:	d107      	bne.n	7000828a <HAL_SPI_Init+0x17a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
7000827a:	687b      	ldr	r3, [r7, #4]
7000827c:	681b      	ldr	r3, [r3, #0]
7000827e:	681a      	ldr	r2, [r3, #0]
70008280:	687b      	ldr	r3, [r7, #4]
70008282:	681b      	ldr	r3, [r3, #0]
70008284:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
70008288:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
7000828a:	687b      	ldr	r3, [r7, #4]
7000828c:	685b      	ldr	r3, [r3, #4]
7000828e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70008292:	2b00      	cmp	r3, #0
70008294:	d01c      	beq.n	700082d0 <HAL_SPI_Init+0x1c0>
70008296:	687b      	ldr	r3, [r7, #4]
70008298:	68db      	ldr	r3, [r3, #12]
7000829a:	2b06      	cmp	r3, #6
7000829c:	d918      	bls.n	700082d0 <HAL_SPI_Init+0x1c0>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
7000829e:	687b      	ldr	r3, [r7, #4]
700082a0:	681b      	ldr	r3, [r3, #0]
700082a2:	681b      	ldr	r3, [r3, #0]
700082a4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
700082a8:	687b      	ldr	r3, [r7, #4]
700082aa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
700082ac:	687b      	ldr	r3, [r7, #4]
700082ae:	681b      	ldr	r3, [r3, #0]
700082b0:	430a      	orrs	r2, r1
700082b2:	601a      	str	r2, [r3, #0]
700082b4:	e014      	b.n	700082e0 <HAL_SPI_Init+0x1d0>
700082b6:	bf00      	nop
700082b8:	42003400 	.word	0x42003400
700082bc:	42005000 	.word	0x42005000
700082c0:	42003000 	.word	0x42003000
700082c4:	40003800 	.word	0x40003800
700082c8:	40003c00 	.word	0x40003c00
700082cc:	58001400 	.word	0x58001400
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
700082d0:	687b      	ldr	r3, [r7, #4]
700082d2:	681b      	ldr	r3, [r3, #0]
700082d4:	681a      	ldr	r2, [r3, #0]
700082d6:	687b      	ldr	r3, [r7, #4]
700082d8:	681b      	ldr	r3, [r3, #0]
700082da:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
700082de:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
700082e0:	687b      	ldr	r3, [r7, #4]
700082e2:	69da      	ldr	r2, [r3, #28]
700082e4:	687b      	ldr	r3, [r7, #4]
700082e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
700082e8:	431a      	orrs	r2, r3
700082ea:	697b      	ldr	r3, [r7, #20]
700082ec:	431a      	orrs	r2, r3
700082ee:	687b      	ldr	r3, [r7, #4]
700082f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
700082f2:	ea42 0103 	orr.w	r1, r2, r3
700082f6:	687b      	ldr	r3, [r7, #4]
700082f8:	68da      	ldr	r2, [r3, #12]
700082fa:	687b      	ldr	r3, [r7, #4]
700082fc:	681b      	ldr	r3, [r3, #0]
700082fe:	430a      	orrs	r2, r1
70008300:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
70008302:	687b      	ldr	r3, [r7, #4]
70008304:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70008306:	687b      	ldr	r3, [r7, #4]
70008308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
7000830a:	431a      	orrs	r2, r3
7000830c:	687b      	ldr	r3, [r7, #4]
7000830e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
70008310:	431a      	orrs	r2, r3
70008312:	687b      	ldr	r3, [r7, #4]
70008314:	699b      	ldr	r3, [r3, #24]
70008316:	431a      	orrs	r2, r3
70008318:	687b      	ldr	r3, [r7, #4]
7000831a:	691b      	ldr	r3, [r3, #16]
7000831c:	431a      	orrs	r2, r3
7000831e:	687b      	ldr	r3, [r7, #4]
70008320:	695b      	ldr	r3, [r3, #20]
70008322:	431a      	orrs	r2, r3
70008324:	687b      	ldr	r3, [r7, #4]
70008326:	6a1b      	ldr	r3, [r3, #32]
70008328:	431a      	orrs	r2, r3
7000832a:	687b      	ldr	r3, [r7, #4]
7000832c:	685b      	ldr	r3, [r3, #4]
7000832e:	431a      	orrs	r2, r3
70008330:	687b      	ldr	r3, [r7, #4]
70008332:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
70008334:	431a      	orrs	r2, r3
70008336:	687b      	ldr	r3, [r7, #4]
70008338:	689b      	ldr	r3, [r3, #8]
7000833a:	431a      	orrs	r2, r3
7000833c:	687b      	ldr	r3, [r7, #4]
7000833e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
70008340:	431a      	orrs	r2, r3
70008342:	687b      	ldr	r3, [r7, #4]
70008344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70008346:	431a      	orrs	r2, r3
70008348:	687b      	ldr	r3, [r7, #4]
7000834a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
7000834c:	ea42 0103 	orr.w	r1, r2, r3
70008350:	687b      	ldr	r3, [r7, #4]
70008352:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
70008354:	687b      	ldr	r3, [r7, #4]
70008356:	681b      	ldr	r3, [r3, #0]
70008358:	430a      	orrs	r2, r1
7000835a:	60da      	str	r2, [r3, #12]
                                   hspi->Init.ReadyMasterManagement   | hspi->Init.ReadyPolarity));

#if (USE_SPI_CRC != 0UL)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
7000835c:	687b      	ldr	r3, [r7, #4]
7000835e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008360:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
70008364:	d173      	bne.n	7000844e <HAL_SPI_Init+0x33e>
  {
    /* Initialize TXCRC Pattern Initial Value */
    if (hspi->Init.TxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
70008366:	687b      	ldr	r3, [r7, #4]
70008368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
7000836a:	2b01      	cmp	r3, #1
7000836c:	d108      	bne.n	70008380 <HAL_SPI_Init+0x270>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
7000836e:	687b      	ldr	r3, [r7, #4]
70008370:	681b      	ldr	r3, [r3, #0]
70008372:	681a      	ldr	r2, [r3, #0]
70008374:	687b      	ldr	r3, [r7, #4]
70008376:	681b      	ldr	r3, [r3, #0]
70008378:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
7000837c:	601a      	str	r2, [r3, #0]
7000837e:	e007      	b.n	70008390 <HAL_SPI_Init+0x280>
    }
    else
    {
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_TCRCINI);
70008380:	687b      	ldr	r3, [r7, #4]
70008382:	681b      	ldr	r3, [r3, #0]
70008384:	681a      	ldr	r2, [r3, #0]
70008386:	687b      	ldr	r3, [r7, #4]
70008388:	681b      	ldr	r3, [r3, #0]
7000838a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
7000838e:	601a      	str	r2, [r3, #0]
    }

    /* Initialize RXCRC Pattern Initial Value */
    if (hspi->Init.RxCRCInitializationPattern == SPI_CRC_INITIALIZATION_ALL_ONE_PATTERN)
70008390:	687b      	ldr	r3, [r7, #4]
70008392:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70008394:	2b01      	cmp	r3, #1
70008396:	d108      	bne.n	700083aa <HAL_SPI_Init+0x29a>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
70008398:	687b      	ldr	r3, [r7, #4]
7000839a:	681b      	ldr	r3, [r3, #0]
7000839c:	681a      	ldr	r2, [r3, #0]
7000839e:	687b      	ldr	r3, [r7, #4]
700083a0:	681b      	ldr	r3, [r3, #0]
700083a2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
700083a6:	601a      	str	r2, [r3, #0]
700083a8:	e007      	b.n	700083ba <HAL_SPI_Init+0x2aa>
    }
    else
    {
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_RCRCINI);
700083aa:	687b      	ldr	r3, [r7, #4]
700083ac:	681b      	ldr	r3, [r3, #0]
700083ae:	681a      	ldr	r2, [r3, #0]
700083b0:	687b      	ldr	r3, [r7, #4]
700083b2:	681b      	ldr	r3, [r3, #0]
700083b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
700083b8:	601a      	str	r2, [r3, #0]
    }

    /* Enable 33/17 bits CRC computation */
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
700083ba:	687b      	ldr	r3, [r7, #4]
700083bc:	681b      	ldr	r3, [r3, #0]
700083be:	4a3d      	ldr	r2, [pc, #244]	@ (700084b4 <HAL_SPI_Init+0x3a4>)
700083c0:	4293      	cmp	r3, r2
700083c2:	d004      	beq.n	700083ce <HAL_SPI_Init+0x2be>
700083c4:	687b      	ldr	r3, [r7, #4]
700083c6:	681b      	ldr	r3, [r3, #0]
700083c8:	4a3b      	ldr	r2, [pc, #236]	@ (700084b8 <HAL_SPI_Init+0x3a8>)
700083ca:	4293      	cmp	r3, r2
700083cc:	d103      	bne.n	700083d6 <HAL_SPI_Init+0x2c6>
700083ce:	697b      	ldr	r3, [r7, #20]
700083d0:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
700083d4:	d017      	beq.n	70008406 <HAL_SPI_Init+0x2f6>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
700083d6:	687b      	ldr	r3, [r7, #4]
700083d8:	681b      	ldr	r3, [r3, #0]
    if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_16BIT)) ||
700083da:	4a38      	ldr	r2, [pc, #224]	@ (700084bc <HAL_SPI_Init+0x3ac>)
700083dc:	4293      	cmp	r3, r2
700083de:	d00e      	beq.n	700083fe <HAL_SPI_Init+0x2ee>
        ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (crc_length == SPI_CRC_LENGTH_32BIT)))
700083e0:	687b      	ldr	r3, [r7, #4]
700083e2:	681b      	ldr	r3, [r3, #0]
700083e4:	4a36      	ldr	r2, [pc, #216]	@ (700084c0 <HAL_SPI_Init+0x3b0>)
700083e6:	4293      	cmp	r3, r2
700083e8:	d009      	beq.n	700083fe <HAL_SPI_Init+0x2ee>
700083ea:	687b      	ldr	r3, [r7, #4]
700083ec:	681b      	ldr	r3, [r3, #0]
700083ee:	4a35      	ldr	r2, [pc, #212]	@ (700084c4 <HAL_SPI_Init+0x3b4>)
700083f0:	4293      	cmp	r3, r2
700083f2:	d004      	beq.n	700083fe <HAL_SPI_Init+0x2ee>
700083f4:	687b      	ldr	r3, [r7, #4]
700083f6:	681b      	ldr	r3, [r3, #0]
700083f8:	4a33      	ldr	r2, [pc, #204]	@ (700084c8 <HAL_SPI_Init+0x3b8>)
700083fa:	4293      	cmp	r3, r2
700083fc:	d111      	bne.n	70008422 <HAL_SPI_Init+0x312>
700083fe:	697b      	ldr	r3, [r7, #20]
70008400:	f5b3 1ff8 	cmp.w	r3, #2031616	@ 0x1f0000
70008404:	d10d      	bne.n	70008422 <HAL_SPI_Init+0x312>
    {
      /* Set SPI_CR1_CRC33_17 bit */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
70008406:	687b      	ldr	r3, [r7, #4]
70008408:	681b      	ldr	r3, [r3, #0]
7000840a:	681a      	ldr	r2, [r3, #0]
7000840c:	687b      	ldr	r3, [r7, #4]
7000840e:	681b      	ldr	r3, [r3, #0]
70008410:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
70008414:	601a      	str	r2, [r3, #0]
      /* Write CRC polynomial in SPI Register */
      WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
70008416:	687b      	ldr	r3, [r7, #4]
70008418:	681b      	ldr	r3, [r3, #0]
7000841a:	687a      	ldr	r2, [r7, #4]
7000841c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
7000841e:	641a      	str	r2, [r3, #64]	@ 0x40
70008420:	e015      	b.n	7000844e <HAL_SPI_Init+0x33e>
    }
    else
    {
      /* Clear SPI_CR1_CRC33_17 bit */
      CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_CRC33_17);
70008422:	687b      	ldr	r3, [r7, #4]
70008424:	681b      	ldr	r3, [r3, #0]
70008426:	681a      	ldr	r2, [r3, #0]
70008428:	687b      	ldr	r3, [r7, #4]
7000842a:	681b      	ldr	r3, [r3, #0]
7000842c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
70008430:	601a      	str	r2, [r3, #0]

      /* Write CRC polynomial and set MSB bit at 1 in SPI Register */
      /* Set MSB is mandatory for a correct CRC computation        */
      crc_poly_msb_mask = (0x1UL << ((crc_length >> SPI_CFG1_CRCSIZE_Pos) + 0x1U));
70008432:	697b      	ldr	r3, [r7, #20]
70008434:	0c1b      	lsrs	r3, r3, #16
70008436:	3301      	adds	r3, #1
70008438:	2201      	movs	r2, #1
7000843a:	fa02 f303 	lsl.w	r3, r2, r3
7000843e:	60fb      	str	r3, [r7, #12]
      WRITE_REG(hspi->Instance->CRCPOLY, (hspi->Init.CRCPolynomial) | crc_poly_msb_mask);
70008440:	687b      	ldr	r3, [r7, #4]
70008442:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
70008444:	687b      	ldr	r3, [r7, #4]
70008446:	681b      	ldr	r3, [r3, #0]
70008448:	68fa      	ldr	r2, [r7, #12]
7000844a:	430a      	orrs	r2, r1
7000844c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
7000844e:	687b      	ldr	r3, [r7, #4]
70008450:	685b      	ldr	r3, [r3, #4]
70008452:	2b00      	cmp	r3, #0
70008454:	d107      	bne.n	70008466 <HAL_SPI_Init+0x356>
  {
#if (USE_SPI_CRC != 0UL)
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG);
70008456:	687b      	ldr	r3, [r7, #4]
70008458:	681b      	ldr	r3, [r3, #0]
7000845a:	689a      	ldr	r2, [r3, #8]
7000845c:	687b      	ldr	r3, [r7, #4]
7000845e:	681b      	ldr	r3, [r3, #0]
70008460:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
70008464:	609a      	str	r2, [r3, #8]
#endif /* USE_SPI_CRC */
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
70008466:	687b      	ldr	r3, [r7, #4]
70008468:	681b      	ldr	r3, [r3, #0]
7000846a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
7000846c:	687b      	ldr	r3, [r7, #4]
7000846e:	681b      	ldr	r3, [r3, #0]
70008470:	f022 0201 	bic.w	r2, r2, #1
70008474:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
70008476:	687b      	ldr	r3, [r7, #4]
70008478:	685b      	ldr	r3, [r3, #4]
7000847a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
7000847e:	2b00      	cmp	r3, #0
70008480:	d00a      	beq.n	70008498 <HAL_SPI_Init+0x388>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
70008482:	687b      	ldr	r3, [r7, #4]
70008484:	681b      	ldr	r3, [r3, #0]
70008486:	68db      	ldr	r3, [r3, #12]
70008488:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
7000848c:	687b      	ldr	r3, [r7, #4]
7000848e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
70008490:	687b      	ldr	r3, [r7, #4]
70008492:	681b      	ldr	r3, [r3, #0]
70008494:	430a      	orrs	r2, r1
70008496:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
70008498:	687b      	ldr	r3, [r7, #4]
7000849a:	2200      	movs	r2, #0
7000849c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
700084a0:	687b      	ldr	r3, [r7, #4]
700084a2:	2201      	movs	r2, #1
700084a4:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
700084a8:	2300      	movs	r3, #0
}
700084aa:	4618      	mov	r0, r3
700084ac:	3718      	adds	r7, #24
700084ae:	46bd      	mov	sp, r7
700084b0:	bd80      	pop	{r7, pc}
700084b2:	bf00      	nop
700084b4:	42003400 	.word	0x42003400
700084b8:	42005000 	.word	0x42005000
700084bc:	42003000 	.word	0x42003000
700084c0:	40003800 	.word	0x40003800
700084c4:	40003c00 	.word	0x40003c00
700084c8:	58001400 	.word	0x58001400

700084cc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
700084cc:	b480      	push	{r7}
700084ce:	b085      	sub	sp, #20
700084d0:	af00      	add	r7, sp, #0
700084d2:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
700084d4:	687b      	ldr	r3, [r7, #4]
700084d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
700084d8:	095b      	lsrs	r3, r3, #5
700084da:	3301      	adds	r3, #1
700084dc:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
700084de:	687b      	ldr	r3, [r7, #4]
700084e0:	68db      	ldr	r3, [r3, #12]
700084e2:	3301      	adds	r3, #1
700084e4:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
700084e6:	68bb      	ldr	r3, [r7, #8]
700084e8:	3307      	adds	r3, #7
700084ea:	08db      	lsrs	r3, r3, #3
700084ec:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
700084ee:	68bb      	ldr	r3, [r7, #8]
700084f0:	68fa      	ldr	r2, [r7, #12]
700084f2:	fb02 f303 	mul.w	r3, r2, r3
}
700084f6:	4618      	mov	r0, r3
700084f8:	3714      	adds	r7, #20
700084fa:	46bd      	mov	sp, r7
700084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
70008500:	4770      	bx	lr

70008502 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
70008502:	b580      	push	{r7, lr}
70008504:	b082      	sub	sp, #8
70008506:	af00      	add	r7, sp, #0
70008508:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
7000850a:	687b      	ldr	r3, [r7, #4]
7000850c:	2b00      	cmp	r3, #0
7000850e:	d101      	bne.n	70008514 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
70008510:	2301      	movs	r3, #1
70008512:	e042      	b.n	7000859a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
70008514:	687b      	ldr	r3, [r7, #4]
70008516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
7000851a:	2b00      	cmp	r3, #0
7000851c:	d106      	bne.n	7000852c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
7000851e:	687b      	ldr	r3, [r7, #4]
70008520:	2200      	movs	r2, #0
70008522:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
70008526:	6878      	ldr	r0, [r7, #4]
70008528:	f7f9 fdf8 	bl	7000211c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
7000852c:	687b      	ldr	r3, [r7, #4]
7000852e:	2224      	movs	r2, #36	@ 0x24
70008530:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
70008534:	687b      	ldr	r3, [r7, #4]
70008536:	681b      	ldr	r3, [r3, #0]
70008538:	681a      	ldr	r2, [r3, #0]
7000853a:	687b      	ldr	r3, [r7, #4]
7000853c:	681b      	ldr	r3, [r3, #0]
7000853e:	f022 0201 	bic.w	r2, r2, #1
70008542:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
70008544:	687b      	ldr	r3, [r7, #4]
70008546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008548:	2b00      	cmp	r3, #0
7000854a:	d002      	beq.n	70008552 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
7000854c:	6878      	ldr	r0, [r7, #4]
7000854e:	f000 fc4d 	bl	70008dec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
70008552:	6878      	ldr	r0, [r7, #4]
70008554:	f000 f8b4 	bl	700086c0 <UART_SetConfig>
70008558:	4603      	mov	r3, r0
7000855a:	2b01      	cmp	r3, #1
7000855c:	d101      	bne.n	70008562 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
7000855e:	2301      	movs	r3, #1
70008560:	e01b      	b.n	7000859a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
70008562:	687b      	ldr	r3, [r7, #4]
70008564:	681b      	ldr	r3, [r3, #0]
70008566:	685a      	ldr	r2, [r3, #4]
70008568:	687b      	ldr	r3, [r7, #4]
7000856a:	681b      	ldr	r3, [r3, #0]
7000856c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
70008570:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
70008572:	687b      	ldr	r3, [r7, #4]
70008574:	681b      	ldr	r3, [r3, #0]
70008576:	689a      	ldr	r2, [r3, #8]
70008578:	687b      	ldr	r3, [r7, #4]
7000857a:	681b      	ldr	r3, [r3, #0]
7000857c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
70008580:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
70008582:	687b      	ldr	r3, [r7, #4]
70008584:	681b      	ldr	r3, [r3, #0]
70008586:	681a      	ldr	r2, [r3, #0]
70008588:	687b      	ldr	r3, [r7, #4]
7000858a:	681b      	ldr	r3, [r3, #0]
7000858c:	f042 0201 	orr.w	r2, r2, #1
70008590:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
70008592:	6878      	ldr	r0, [r7, #4]
70008594:	f000 fccc 	bl	70008f30 <UART_CheckIdleState>
70008598:	4603      	mov	r3, r0
}
7000859a:	4618      	mov	r0, r3
7000859c:	3708      	adds	r7, #8
7000859e:	46bd      	mov	sp, r7
700085a0:	bd80      	pop	{r7, pc}

700085a2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
700085a2:	b580      	push	{r7, lr}
700085a4:	b08a      	sub	sp, #40	@ 0x28
700085a6:	af02      	add	r7, sp, #8
700085a8:	60f8      	str	r0, [r7, #12]
700085aa:	60b9      	str	r1, [r7, #8]
700085ac:	603b      	str	r3, [r7, #0]
700085ae:	4613      	mov	r3, r2
700085b0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
700085b2:	68fb      	ldr	r3, [r7, #12]
700085b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
700085b8:	2b20      	cmp	r3, #32
700085ba:	d17b      	bne.n	700086b4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
700085bc:	68bb      	ldr	r3, [r7, #8]
700085be:	2b00      	cmp	r3, #0
700085c0:	d002      	beq.n	700085c8 <HAL_UART_Transmit+0x26>
700085c2:	88fb      	ldrh	r3, [r7, #6]
700085c4:	2b00      	cmp	r3, #0
700085c6:	d101      	bne.n	700085cc <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
700085c8:	2301      	movs	r3, #1
700085ca:	e074      	b.n	700086b6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
700085cc:	68fb      	ldr	r3, [r7, #12]
700085ce:	2200      	movs	r2, #0
700085d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
700085d4:	68fb      	ldr	r3, [r7, #12]
700085d6:	2221      	movs	r2, #33	@ 0x21
700085d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
700085dc:	f7f9 ff4a 	bl	70002474 <HAL_GetTick>
700085e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
700085e2:	68fb      	ldr	r3, [r7, #12]
700085e4:	88fa      	ldrh	r2, [r7, #6]
700085e6:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
700085ea:	68fb      	ldr	r3, [r7, #12]
700085ec:	88fa      	ldrh	r2, [r7, #6]
700085ee:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
700085f2:	68fb      	ldr	r3, [r7, #12]
700085f4:	689b      	ldr	r3, [r3, #8]
700085f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
700085fa:	d108      	bne.n	7000860e <HAL_UART_Transmit+0x6c>
700085fc:	68fb      	ldr	r3, [r7, #12]
700085fe:	691b      	ldr	r3, [r3, #16]
70008600:	2b00      	cmp	r3, #0
70008602:	d104      	bne.n	7000860e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
70008604:	2300      	movs	r3, #0
70008606:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
70008608:	68bb      	ldr	r3, [r7, #8]
7000860a:	61bb      	str	r3, [r7, #24]
7000860c:	e003      	b.n	70008616 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
7000860e:	68bb      	ldr	r3, [r7, #8]
70008610:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
70008612:	2300      	movs	r3, #0
70008614:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
70008616:	e030      	b.n	7000867a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
70008618:	683b      	ldr	r3, [r7, #0]
7000861a:	9300      	str	r3, [sp, #0]
7000861c:	697b      	ldr	r3, [r7, #20]
7000861e:	2200      	movs	r2, #0
70008620:	2180      	movs	r1, #128	@ 0x80
70008622:	68f8      	ldr	r0, [r7, #12]
70008624:	f000 fd2e 	bl	70009084 <UART_WaitOnFlagUntilTimeout>
70008628:	4603      	mov	r3, r0
7000862a:	2b00      	cmp	r3, #0
7000862c:	d005      	beq.n	7000863a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
7000862e:	68fb      	ldr	r3, [r7, #12]
70008630:	2220      	movs	r2, #32
70008632:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
70008636:	2303      	movs	r3, #3
70008638:	e03d      	b.n	700086b6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
7000863a:	69fb      	ldr	r3, [r7, #28]
7000863c:	2b00      	cmp	r3, #0
7000863e:	d10b      	bne.n	70008658 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
70008640:	69bb      	ldr	r3, [r7, #24]
70008642:	881b      	ldrh	r3, [r3, #0]
70008644:	461a      	mov	r2, r3
70008646:	68fb      	ldr	r3, [r7, #12]
70008648:	681b      	ldr	r3, [r3, #0]
7000864a:	f3c2 0208 	ubfx	r2, r2, #0, #9
7000864e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
70008650:	69bb      	ldr	r3, [r7, #24]
70008652:	3302      	adds	r3, #2
70008654:	61bb      	str	r3, [r7, #24]
70008656:	e007      	b.n	70008668 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
70008658:	69fb      	ldr	r3, [r7, #28]
7000865a:	781a      	ldrb	r2, [r3, #0]
7000865c:	68fb      	ldr	r3, [r7, #12]
7000865e:	681b      	ldr	r3, [r3, #0]
70008660:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
70008662:	69fb      	ldr	r3, [r7, #28]
70008664:	3301      	adds	r3, #1
70008666:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
70008668:	68fb      	ldr	r3, [r7, #12]
7000866a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
7000866e:	b29b      	uxth	r3, r3
70008670:	3b01      	subs	r3, #1
70008672:	b29a      	uxth	r2, r3
70008674:	68fb      	ldr	r3, [r7, #12]
70008676:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
7000867a:	68fb      	ldr	r3, [r7, #12]
7000867c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
70008680:	b29b      	uxth	r3, r3
70008682:	2b00      	cmp	r3, #0
70008684:	d1c8      	bne.n	70008618 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
70008686:	683b      	ldr	r3, [r7, #0]
70008688:	9300      	str	r3, [sp, #0]
7000868a:	697b      	ldr	r3, [r7, #20]
7000868c:	2200      	movs	r2, #0
7000868e:	2140      	movs	r1, #64	@ 0x40
70008690:	68f8      	ldr	r0, [r7, #12]
70008692:	f000 fcf7 	bl	70009084 <UART_WaitOnFlagUntilTimeout>
70008696:	4603      	mov	r3, r0
70008698:	2b00      	cmp	r3, #0
7000869a:	d005      	beq.n	700086a8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
7000869c:	68fb      	ldr	r3, [r7, #12]
7000869e:	2220      	movs	r2, #32
700086a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
700086a4:	2303      	movs	r3, #3
700086a6:	e006      	b.n	700086b6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
700086a8:	68fb      	ldr	r3, [r7, #12]
700086aa:	2220      	movs	r2, #32
700086ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
700086b0:	2300      	movs	r3, #0
700086b2:	e000      	b.n	700086b6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
700086b4:	2302      	movs	r3, #2
  }
}
700086b6:	4618      	mov	r0, r3
700086b8:	3720      	adds	r7, #32
700086ba:	46bd      	mov	sp, r7
700086bc:	bd80      	pop	{r7, pc}
	...

700086c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
700086c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
700086c4:	b08c      	sub	sp, #48	@ 0x30
700086c6:	af00      	add	r7, sp, #0
700086c8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
700086ca:	2300      	movs	r3, #0
700086cc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
700086d0:	697b      	ldr	r3, [r7, #20]
700086d2:	689a      	ldr	r2, [r3, #8]
700086d4:	697b      	ldr	r3, [r7, #20]
700086d6:	691b      	ldr	r3, [r3, #16]
700086d8:	431a      	orrs	r2, r3
700086da:	697b      	ldr	r3, [r7, #20]
700086dc:	695b      	ldr	r3, [r3, #20]
700086de:	431a      	orrs	r2, r3
700086e0:	697b      	ldr	r3, [r7, #20]
700086e2:	69db      	ldr	r3, [r3, #28]
700086e4:	4313      	orrs	r3, r2
700086e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
700086e8:	697b      	ldr	r3, [r7, #20]
700086ea:	681b      	ldr	r3, [r3, #0]
700086ec:	681a      	ldr	r2, [r3, #0]
700086ee:	4bb3      	ldr	r3, [pc, #716]	@ (700089bc <UART_SetConfig+0x2fc>)
700086f0:	4013      	ands	r3, r2
700086f2:	697a      	ldr	r2, [r7, #20]
700086f4:	6812      	ldr	r2, [r2, #0]
700086f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
700086f8:	430b      	orrs	r3, r1
700086fa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
700086fc:	697b      	ldr	r3, [r7, #20]
700086fe:	681b      	ldr	r3, [r3, #0]
70008700:	685b      	ldr	r3, [r3, #4]
70008702:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
70008706:	697b      	ldr	r3, [r7, #20]
70008708:	68da      	ldr	r2, [r3, #12]
7000870a:	697b      	ldr	r3, [r7, #20]
7000870c:	681b      	ldr	r3, [r3, #0]
7000870e:	430a      	orrs	r2, r1
70008710:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
70008712:	697b      	ldr	r3, [r7, #20]
70008714:	699b      	ldr	r3, [r3, #24]
70008716:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
70008718:	697b      	ldr	r3, [r7, #20]
7000871a:	681b      	ldr	r3, [r3, #0]
7000871c:	4aa8      	ldr	r2, [pc, #672]	@ (700089c0 <UART_SetConfig+0x300>)
7000871e:	4293      	cmp	r3, r2
70008720:	d004      	beq.n	7000872c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
70008722:	697b      	ldr	r3, [r7, #20]
70008724:	6a1b      	ldr	r3, [r3, #32]
70008726:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
70008728:	4313      	orrs	r3, r2
7000872a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
7000872c:	697b      	ldr	r3, [r7, #20]
7000872e:	681b      	ldr	r3, [r3, #0]
70008730:	689a      	ldr	r2, [r3, #8]
70008732:	4ba4      	ldr	r3, [pc, #656]	@ (700089c4 <UART_SetConfig+0x304>)
70008734:	4013      	ands	r3, r2
70008736:	697a      	ldr	r2, [r7, #20]
70008738:	6812      	ldr	r2, [r2, #0]
7000873a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
7000873c:	430b      	orrs	r3, r1
7000873e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
70008740:	697b      	ldr	r3, [r7, #20]
70008742:	681b      	ldr	r3, [r3, #0]
70008744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
70008746:	f023 010f 	bic.w	r1, r3, #15
7000874a:	697b      	ldr	r3, [r7, #20]
7000874c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
7000874e:	697b      	ldr	r3, [r7, #20]
70008750:	681b      	ldr	r3, [r3, #0]
70008752:	430a      	orrs	r2, r1
70008754:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
70008756:	697b      	ldr	r3, [r7, #20]
70008758:	681b      	ldr	r3, [r3, #0]
7000875a:	4a9b      	ldr	r2, [pc, #620]	@ (700089c8 <UART_SetConfig+0x308>)
7000875c:	4293      	cmp	r3, r2
7000875e:	d131      	bne.n	700087c4 <UART_SetConfig+0x104>
70008760:	4b9a      	ldr	r3, [pc, #616]	@ (700089cc <UART_SetConfig+0x30c>)
70008762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
70008764:	f003 0307 	and.w	r3, r3, #7
70008768:	2b05      	cmp	r3, #5
7000876a:	d827      	bhi.n	700087bc <UART_SetConfig+0xfc>
7000876c:	a201      	add	r2, pc, #4	@ (adr r2, 70008774 <UART_SetConfig+0xb4>)
7000876e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70008772:	bf00      	nop
70008774:	7000878d 	.word	0x7000878d
70008778:	70008795 	.word	0x70008795
7000877c:	7000879d 	.word	0x7000879d
70008780:	700087a5 	.word	0x700087a5
70008784:	700087ad 	.word	0x700087ad
70008788:	700087b5 	.word	0x700087b5
7000878c:	2301      	movs	r3, #1
7000878e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70008792:	e0a0      	b.n	700088d6 <UART_SetConfig+0x216>
70008794:	2304      	movs	r3, #4
70008796:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000879a:	e09c      	b.n	700088d6 <UART_SetConfig+0x216>
7000879c:	2308      	movs	r3, #8
7000879e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700087a2:	e098      	b.n	700088d6 <UART_SetConfig+0x216>
700087a4:	2310      	movs	r3, #16
700087a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700087aa:	e094      	b.n	700088d6 <UART_SetConfig+0x216>
700087ac:	2320      	movs	r3, #32
700087ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700087b2:	e090      	b.n	700088d6 <UART_SetConfig+0x216>
700087b4:	2340      	movs	r3, #64	@ 0x40
700087b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700087ba:	e08c      	b.n	700088d6 <UART_SetConfig+0x216>
700087bc:	2380      	movs	r3, #128	@ 0x80
700087be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700087c2:	e088      	b.n	700088d6 <UART_SetConfig+0x216>
700087c4:	697b      	ldr	r3, [r7, #20]
700087c6:	681b      	ldr	r3, [r3, #0]
700087c8:	4a81      	ldr	r2, [pc, #516]	@ (700089d0 <UART_SetConfig+0x310>)
700087ca:	4293      	cmp	r3, r2
700087cc:	d018      	beq.n	70008800 <UART_SetConfig+0x140>
700087ce:	697b      	ldr	r3, [r7, #20]
700087d0:	681b      	ldr	r3, [r3, #0]
700087d2:	4a80      	ldr	r2, [pc, #512]	@ (700089d4 <UART_SetConfig+0x314>)
700087d4:	4293      	cmp	r3, r2
700087d6:	d013      	beq.n	70008800 <UART_SetConfig+0x140>
700087d8:	697b      	ldr	r3, [r7, #20]
700087da:	681b      	ldr	r3, [r3, #0]
700087dc:	4a7e      	ldr	r2, [pc, #504]	@ (700089d8 <UART_SetConfig+0x318>)
700087de:	4293      	cmp	r3, r2
700087e0:	d00e      	beq.n	70008800 <UART_SetConfig+0x140>
700087e2:	697b      	ldr	r3, [r7, #20]
700087e4:	681b      	ldr	r3, [r3, #0]
700087e6:	4a7d      	ldr	r2, [pc, #500]	@ (700089dc <UART_SetConfig+0x31c>)
700087e8:	4293      	cmp	r3, r2
700087ea:	d009      	beq.n	70008800 <UART_SetConfig+0x140>
700087ec:	697b      	ldr	r3, [r7, #20]
700087ee:	681b      	ldr	r3, [r3, #0]
700087f0:	4a7b      	ldr	r2, [pc, #492]	@ (700089e0 <UART_SetConfig+0x320>)
700087f2:	4293      	cmp	r3, r2
700087f4:	d004      	beq.n	70008800 <UART_SetConfig+0x140>
700087f6:	697b      	ldr	r3, [r7, #20]
700087f8:	681b      	ldr	r3, [r3, #0]
700087fa:	4a7a      	ldr	r2, [pc, #488]	@ (700089e4 <UART_SetConfig+0x324>)
700087fc:	4293      	cmp	r3, r2
700087fe:	d131      	bne.n	70008864 <UART_SetConfig+0x1a4>
70008800:	4b72      	ldr	r3, [pc, #456]	@ (700089cc <UART_SetConfig+0x30c>)
70008802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
70008804:	f003 0307 	and.w	r3, r3, #7
70008808:	2b05      	cmp	r3, #5
7000880a:	d827      	bhi.n	7000885c <UART_SetConfig+0x19c>
7000880c:	a201      	add	r2, pc, #4	@ (adr r2, 70008814 <UART_SetConfig+0x154>)
7000880e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70008812:	bf00      	nop
70008814:	7000882d 	.word	0x7000882d
70008818:	70008835 	.word	0x70008835
7000881c:	7000883d 	.word	0x7000883d
70008820:	70008845 	.word	0x70008845
70008824:	7000884d 	.word	0x7000884d
70008828:	70008855 	.word	0x70008855
7000882c:	2300      	movs	r3, #0
7000882e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70008832:	e016      	b.n	70008862 <UART_SetConfig+0x1a2>
70008834:	2304      	movs	r3, #4
70008836:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000883a:	e012      	b.n	70008862 <UART_SetConfig+0x1a2>
7000883c:	2308      	movs	r3, #8
7000883e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70008842:	e00e      	b.n	70008862 <UART_SetConfig+0x1a2>
70008844:	2310      	movs	r3, #16
70008846:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000884a:	e00a      	b.n	70008862 <UART_SetConfig+0x1a2>
7000884c:	2320      	movs	r3, #32
7000884e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70008852:	e006      	b.n	70008862 <UART_SetConfig+0x1a2>
70008854:	2340      	movs	r3, #64	@ 0x40
70008856:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000885a:	e002      	b.n	70008862 <UART_SetConfig+0x1a2>
7000885c:	2380      	movs	r3, #128	@ 0x80
7000885e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
70008862:	e038      	b.n	700088d6 <UART_SetConfig+0x216>
70008864:	697b      	ldr	r3, [r7, #20]
70008866:	681b      	ldr	r3, [r3, #0]
70008868:	4a55      	ldr	r2, [pc, #340]	@ (700089c0 <UART_SetConfig+0x300>)
7000886a:	4293      	cmp	r3, r2
7000886c:	d130      	bne.n	700088d0 <UART_SetConfig+0x210>
7000886e:	4b57      	ldr	r3, [pc, #348]	@ (700089cc <UART_SetConfig+0x30c>)
70008870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
70008872:	f003 0307 	and.w	r3, r3, #7
70008876:	2b05      	cmp	r3, #5
70008878:	d826      	bhi.n	700088c8 <UART_SetConfig+0x208>
7000887a:	a201      	add	r2, pc, #4	@ (adr r2, 70008880 <UART_SetConfig+0x1c0>)
7000887c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70008880:	70008899 	.word	0x70008899
70008884:	700088a1 	.word	0x700088a1
70008888:	700088a9 	.word	0x700088a9
7000888c:	700088b1 	.word	0x700088b1
70008890:	700088b9 	.word	0x700088b9
70008894:	700088c1 	.word	0x700088c1
70008898:	2302      	movs	r3, #2
7000889a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
7000889e:	e01a      	b.n	700088d6 <UART_SetConfig+0x216>
700088a0:	2304      	movs	r3, #4
700088a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700088a6:	e016      	b.n	700088d6 <UART_SetConfig+0x216>
700088a8:	2308      	movs	r3, #8
700088aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700088ae:	e012      	b.n	700088d6 <UART_SetConfig+0x216>
700088b0:	2310      	movs	r3, #16
700088b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700088b6:	e00e      	b.n	700088d6 <UART_SetConfig+0x216>
700088b8:	2320      	movs	r3, #32
700088ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700088be:	e00a      	b.n	700088d6 <UART_SetConfig+0x216>
700088c0:	2340      	movs	r3, #64	@ 0x40
700088c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700088c6:	e006      	b.n	700088d6 <UART_SetConfig+0x216>
700088c8:	2380      	movs	r3, #128	@ 0x80
700088ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
700088ce:	e002      	b.n	700088d6 <UART_SetConfig+0x216>
700088d0:	2380      	movs	r3, #128	@ 0x80
700088d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
700088d6:	697b      	ldr	r3, [r7, #20]
700088d8:	681b      	ldr	r3, [r3, #0]
700088da:	4a39      	ldr	r2, [pc, #228]	@ (700089c0 <UART_SetConfig+0x300>)
700088dc:	4293      	cmp	r3, r2
700088de:	f040 80fe 	bne.w	70008ade <UART_SetConfig+0x41e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
700088e2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
700088e6:	2b20      	cmp	r3, #32
700088e8:	dc48      	bgt.n	7000897c <UART_SetConfig+0x2bc>
700088ea:	2b02      	cmp	r3, #2
700088ec:	f2c0 8088 	blt.w	70008a00 <UART_SetConfig+0x340>
700088f0:	3b02      	subs	r3, #2
700088f2:	2b1e      	cmp	r3, #30
700088f4:	f200 8084 	bhi.w	70008a00 <UART_SetConfig+0x340>
700088f8:	a201      	add	r2, pc, #4	@ (adr r2, 70008900 <UART_SetConfig+0x240>)
700088fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
700088fe:	bf00      	nop
70008900:	70008993 	.word	0x70008993
70008904:	70008a01 	.word	0x70008a01
70008908:	70008983 	.word	0x70008983
7000890c:	70008a01 	.word	0x70008a01
70008910:	70008a01 	.word	0x70008a01
70008914:	70008a01 	.word	0x70008a01
70008918:	7000898b 	.word	0x7000898b
7000891c:	70008a01 	.word	0x70008a01
70008920:	70008a01 	.word	0x70008a01
70008924:	70008a01 	.word	0x70008a01
70008928:	70008a01 	.word	0x70008a01
7000892c:	70008a01 	.word	0x70008a01
70008930:	70008a01 	.word	0x70008a01
70008934:	70008a01 	.word	0x70008a01
70008938:	7000899b 	.word	0x7000899b
7000893c:	70008a01 	.word	0x70008a01
70008940:	70008a01 	.word	0x70008a01
70008944:	70008a01 	.word	0x70008a01
70008948:	70008a01 	.word	0x70008a01
7000894c:	70008a01 	.word	0x70008a01
70008950:	70008a01 	.word	0x70008a01
70008954:	70008a01 	.word	0x70008a01
70008958:	70008a01 	.word	0x70008a01
7000895c:	70008a01 	.word	0x70008a01
70008960:	70008a01 	.word	0x70008a01
70008964:	70008a01 	.word	0x70008a01
70008968:	70008a01 	.word	0x70008a01
7000896c:	70008a01 	.word	0x70008a01
70008970:	70008a01 	.word	0x70008a01
70008974:	70008a01 	.word	0x70008a01
70008978:	700089f3 	.word	0x700089f3
7000897c:	2b40      	cmp	r3, #64	@ 0x40
7000897e:	d03b      	beq.n	700089f8 <UART_SetConfig+0x338>
70008980:	e03e      	b.n	70008a00 <UART_SetConfig+0x340>
    {
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70008982:	f7fb fd31 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70008986:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008988:	e040      	b.n	70008a0c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
7000898a:	f7fb fd9d 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
7000898e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008990:	e03c      	b.n	70008a0c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PCLK4:
        pclk = HAL_RCC_GetPCLK4Freq();
70008992:	f7fb fce1 	bl	70004358 <HAL_RCC_GetPCLK4Freq>
70008996:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008998:	e038      	b.n	70008a0c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
7000899a:	4b0c      	ldr	r3, [pc, #48]	@ (700089cc <UART_SetConfig+0x30c>)
7000899c:	681b      	ldr	r3, [r3, #0]
7000899e:	f003 0320 	and.w	r3, r3, #32
700089a2:	2b00      	cmp	r3, #0
700089a4:	d022      	beq.n	700089ec <UART_SetConfig+0x32c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
700089a6:	4b09      	ldr	r3, [pc, #36]	@ (700089cc <UART_SetConfig+0x30c>)
700089a8:	681b      	ldr	r3, [r3, #0]
700089aa:	08db      	lsrs	r3, r3, #3
700089ac:	f003 0303 	and.w	r3, r3, #3
700089b0:	4a0d      	ldr	r2, [pc, #52]	@ (700089e8 <UART_SetConfig+0x328>)
700089b2:	fa22 f303 	lsr.w	r3, r2, r3
700089b6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
700089b8:	e028      	b.n	70008a0c <UART_SetConfig+0x34c>
700089ba:	bf00      	nop
700089bc:	cfff69f3 	.word	0xcfff69f3
700089c0:	58000c00 	.word	0x58000c00
700089c4:	11fff4ff 	.word	0x11fff4ff
700089c8:	42001000 	.word	0x42001000
700089cc:	58024400 	.word	0x58024400
700089d0:	40004400 	.word	0x40004400
700089d4:	40004800 	.word	0x40004800
700089d8:	40004c00 	.word	0x40004c00
700089dc:	40005000 	.word	0x40005000
700089e0:	40007800 	.word	0x40007800
700089e4:	40007c00 	.word	0x40007c00
700089e8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
700089ec:	4b99      	ldr	r3, [pc, #612]	@ (70008c54 <UART_SetConfig+0x594>)
700089ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
700089f0:	e00c      	b.n	70008a0c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
700089f2:	4b99      	ldr	r3, [pc, #612]	@ (70008c58 <UART_SetConfig+0x598>)
700089f4:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
700089f6:	e009      	b.n	70008a0c <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
700089f8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
700089fc:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
700089fe:	e005      	b.n	70008a0c <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
70008a00:	2300      	movs	r3, #0
70008a02:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
70008a04:	2301      	movs	r3, #1
70008a06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
70008a0a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
70008a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70008a0e:	2b00      	cmp	r3, #0
70008a10:	f000 81ce 	beq.w	70008db0 <UART_SetConfig+0x6f0>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
70008a14:	697b      	ldr	r3, [r7, #20]
70008a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70008a18:	4a90      	ldr	r2, [pc, #576]	@ (70008c5c <UART_SetConfig+0x59c>)
70008a1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70008a1e:	461a      	mov	r2, r3
70008a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70008a22:	fbb3 f3f2 	udiv	r3, r3, r2
70008a26:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
70008a28:	697b      	ldr	r3, [r7, #20]
70008a2a:	685a      	ldr	r2, [r3, #4]
70008a2c:	4613      	mov	r3, r2
70008a2e:	005b      	lsls	r3, r3, #1
70008a30:	4413      	add	r3, r2
70008a32:	69ba      	ldr	r2, [r7, #24]
70008a34:	429a      	cmp	r2, r3
70008a36:	d305      	bcc.n	70008a44 <UART_SetConfig+0x384>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
70008a38:	697b      	ldr	r3, [r7, #20]
70008a3a:	685b      	ldr	r3, [r3, #4]
70008a3c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
70008a3e:	69ba      	ldr	r2, [r7, #24]
70008a40:	429a      	cmp	r2, r3
70008a42:	d903      	bls.n	70008a4c <UART_SetConfig+0x38c>
      {
        ret = HAL_ERROR;
70008a44:	2301      	movs	r3, #1
70008a46:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
70008a4a:	e1b1      	b.n	70008db0 <UART_SetConfig+0x6f0>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
70008a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70008a4e:	2200      	movs	r2, #0
70008a50:	60bb      	str	r3, [r7, #8]
70008a52:	60fa      	str	r2, [r7, #12]
70008a54:	697b      	ldr	r3, [r7, #20]
70008a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70008a58:	4a80      	ldr	r2, [pc, #512]	@ (70008c5c <UART_SetConfig+0x59c>)
70008a5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70008a5e:	b29b      	uxth	r3, r3
70008a60:	2200      	movs	r2, #0
70008a62:	603b      	str	r3, [r7, #0]
70008a64:	607a      	str	r2, [r7, #4]
70008a66:	e9d7 2300 	ldrd	r2, r3, [r7]
70008a6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
70008a6e:	f7f7 fce7 	bl	70000440 <__aeabi_uldivmod>
70008a72:	4602      	mov	r2, r0
70008a74:	460b      	mov	r3, r1
70008a76:	4610      	mov	r0, r2
70008a78:	4619      	mov	r1, r3
70008a7a:	f04f 0200 	mov.w	r2, #0
70008a7e:	f04f 0300 	mov.w	r3, #0
70008a82:	020b      	lsls	r3, r1, #8
70008a84:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
70008a88:	0202      	lsls	r2, r0, #8
70008a8a:	6979      	ldr	r1, [r7, #20]
70008a8c:	6849      	ldr	r1, [r1, #4]
70008a8e:	0849      	lsrs	r1, r1, #1
70008a90:	2000      	movs	r0, #0
70008a92:	460c      	mov	r4, r1
70008a94:	4605      	mov	r5, r0
70008a96:	eb12 0804 	adds.w	r8, r2, r4
70008a9a:	eb43 0905 	adc.w	r9, r3, r5
70008a9e:	697b      	ldr	r3, [r7, #20]
70008aa0:	685b      	ldr	r3, [r3, #4]
70008aa2:	2200      	movs	r2, #0
70008aa4:	469a      	mov	sl, r3
70008aa6:	4693      	mov	fp, r2
70008aa8:	4652      	mov	r2, sl
70008aaa:	465b      	mov	r3, fp
70008aac:	4640      	mov	r0, r8
70008aae:	4649      	mov	r1, r9
70008ab0:	f7f7 fcc6 	bl	70000440 <__aeabi_uldivmod>
70008ab4:	4602      	mov	r2, r0
70008ab6:	460b      	mov	r3, r1
70008ab8:	4613      	mov	r3, r2
70008aba:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
70008abc:	6a3b      	ldr	r3, [r7, #32]
70008abe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
70008ac2:	d308      	bcc.n	70008ad6 <UART_SetConfig+0x416>
70008ac4:	6a3b      	ldr	r3, [r7, #32]
70008ac6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70008aca:	d204      	bcs.n	70008ad6 <UART_SetConfig+0x416>
        {
          huart->Instance->BRR = usartdiv;
70008acc:	697b      	ldr	r3, [r7, #20]
70008ace:	681b      	ldr	r3, [r3, #0]
70008ad0:	6a3a      	ldr	r2, [r7, #32]
70008ad2:	60da      	str	r2, [r3, #12]
70008ad4:	e16c      	b.n	70008db0 <UART_SetConfig+0x6f0>
        }
        else
        {
          ret = HAL_ERROR;
70008ad6:	2301      	movs	r3, #1
70008ad8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
70008adc:	e168      	b.n	70008db0 <UART_SetConfig+0x6f0>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
70008ade:	697b      	ldr	r3, [r7, #20]
70008ae0:	69db      	ldr	r3, [r3, #28]
70008ae2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
70008ae6:	f040 80bd 	bne.w	70008c64 <UART_SetConfig+0x5a4>
  {
    switch (clocksource)
70008aea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
70008aee:	2b20      	cmp	r3, #32
70008af0:	dc48      	bgt.n	70008b84 <UART_SetConfig+0x4c4>
70008af2:	2b00      	cmp	r3, #0
70008af4:	db73      	blt.n	70008bde <UART_SetConfig+0x51e>
70008af6:	2b20      	cmp	r3, #32
70008af8:	d871      	bhi.n	70008bde <UART_SetConfig+0x51e>
70008afa:	a201      	add	r2, pc, #4	@ (adr r2, 70008b00 <UART_SetConfig+0x440>)
70008afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70008b00:	70008b8b 	.word	0x70008b8b
70008b04:	70008b93 	.word	0x70008b93
70008b08:	70008bdf 	.word	0x70008bdf
70008b0c:	70008bdf 	.word	0x70008bdf
70008b10:	70008b9b 	.word	0x70008b9b
70008b14:	70008bdf 	.word	0x70008bdf
70008b18:	70008bdf 	.word	0x70008bdf
70008b1c:	70008bdf 	.word	0x70008bdf
70008b20:	70008ba3 	.word	0x70008ba3
70008b24:	70008bdf 	.word	0x70008bdf
70008b28:	70008bdf 	.word	0x70008bdf
70008b2c:	70008bdf 	.word	0x70008bdf
70008b30:	70008bdf 	.word	0x70008bdf
70008b34:	70008bdf 	.word	0x70008bdf
70008b38:	70008bdf 	.word	0x70008bdf
70008b3c:	70008bdf 	.word	0x70008bdf
70008b40:	70008bab 	.word	0x70008bab
70008b44:	70008bdf 	.word	0x70008bdf
70008b48:	70008bdf 	.word	0x70008bdf
70008b4c:	70008bdf 	.word	0x70008bdf
70008b50:	70008bdf 	.word	0x70008bdf
70008b54:	70008bdf 	.word	0x70008bdf
70008b58:	70008bdf 	.word	0x70008bdf
70008b5c:	70008bdf 	.word	0x70008bdf
70008b60:	70008bdf 	.word	0x70008bdf
70008b64:	70008bdf 	.word	0x70008bdf
70008b68:	70008bdf 	.word	0x70008bdf
70008b6c:	70008bdf 	.word	0x70008bdf
70008b70:	70008bdf 	.word	0x70008bdf
70008b74:	70008bdf 	.word	0x70008bdf
70008b78:	70008bdf 	.word	0x70008bdf
70008b7c:	70008bdf 	.word	0x70008bdf
70008b80:	70008bd1 	.word	0x70008bd1
70008b84:	2b40      	cmp	r3, #64	@ 0x40
70008b86:	d026      	beq.n	70008bd6 <UART_SetConfig+0x516>
70008b88:	e029      	b.n	70008bde <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
70008b8a:	f7fb fbad 	bl	700042e8 <HAL_RCC_GetPCLK1Freq>
70008b8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008b90:	e02b      	b.n	70008bea <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
70008b92:	f7fb fbc5 	bl	70004320 <HAL_RCC_GetPCLK2Freq>
70008b96:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008b98:	e027      	b.n	70008bea <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70008b9a:	f7fb fc25 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70008b9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008ba0:	e023      	b.n	70008bea <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
70008ba2:	f7fb fc91 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
70008ba6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008ba8:	e01f      	b.n	70008bea <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
70008baa:	4b2d      	ldr	r3, [pc, #180]	@ (70008c60 <UART_SetConfig+0x5a0>)
70008bac:	681b      	ldr	r3, [r3, #0]
70008bae:	f003 0320 	and.w	r3, r3, #32
70008bb2:	2b00      	cmp	r3, #0
70008bb4:	d009      	beq.n	70008bca <UART_SetConfig+0x50a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
70008bb6:	4b2a      	ldr	r3, [pc, #168]	@ (70008c60 <UART_SetConfig+0x5a0>)
70008bb8:	681b      	ldr	r3, [r3, #0]
70008bba:	08db      	lsrs	r3, r3, #3
70008bbc:	f003 0303 	and.w	r3, r3, #3
70008bc0:	4a24      	ldr	r2, [pc, #144]	@ (70008c54 <UART_SetConfig+0x594>)
70008bc2:	fa22 f303 	lsr.w	r3, r2, r3
70008bc6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
70008bc8:	e00f      	b.n	70008bea <UART_SetConfig+0x52a>
          pclk = (uint32_t) HSI_VALUE;
70008bca:	4b22      	ldr	r3, [pc, #136]	@ (70008c54 <UART_SetConfig+0x594>)
70008bcc:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70008bce:	e00c      	b.n	70008bea <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
70008bd0:	4b21      	ldr	r3, [pc, #132]	@ (70008c58 <UART_SetConfig+0x598>)
70008bd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70008bd4:	e009      	b.n	70008bea <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
70008bd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70008bda:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70008bdc:	e005      	b.n	70008bea <UART_SetConfig+0x52a>
      default:
        pclk = 0U;
70008bde:	2300      	movs	r3, #0
70008be0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
70008be2:	2301      	movs	r3, #1
70008be4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
70008be8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
70008bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70008bec:	2b00      	cmp	r3, #0
70008bee:	f000 80df 	beq.w	70008db0 <UART_SetConfig+0x6f0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
70008bf2:	697b      	ldr	r3, [r7, #20]
70008bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70008bf6:	4a19      	ldr	r2, [pc, #100]	@ (70008c5c <UART_SetConfig+0x59c>)
70008bf8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70008bfc:	461a      	mov	r2, r3
70008bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70008c00:	fbb3 f3f2 	udiv	r3, r3, r2
70008c04:	005a      	lsls	r2, r3, #1
70008c06:	697b      	ldr	r3, [r7, #20]
70008c08:	685b      	ldr	r3, [r3, #4]
70008c0a:	085b      	lsrs	r3, r3, #1
70008c0c:	441a      	add	r2, r3
70008c0e:	697b      	ldr	r3, [r7, #20]
70008c10:	685b      	ldr	r3, [r3, #4]
70008c12:	fbb2 f3f3 	udiv	r3, r2, r3
70008c16:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
70008c18:	6a3b      	ldr	r3, [r7, #32]
70008c1a:	2b0f      	cmp	r3, #15
70008c1c:	d916      	bls.n	70008c4c <UART_SetConfig+0x58c>
70008c1e:	6a3b      	ldr	r3, [r7, #32]
70008c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70008c24:	d212      	bcs.n	70008c4c <UART_SetConfig+0x58c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
70008c26:	6a3b      	ldr	r3, [r7, #32]
70008c28:	b29b      	uxth	r3, r3
70008c2a:	f023 030f 	bic.w	r3, r3, #15
70008c2e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
70008c30:	6a3b      	ldr	r3, [r7, #32]
70008c32:	085b      	lsrs	r3, r3, #1
70008c34:	b29b      	uxth	r3, r3
70008c36:	f003 0307 	and.w	r3, r3, #7
70008c3a:	b29a      	uxth	r2, r3
70008c3c:	8bfb      	ldrh	r3, [r7, #30]
70008c3e:	4313      	orrs	r3, r2
70008c40:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
70008c42:	697b      	ldr	r3, [r7, #20]
70008c44:	681b      	ldr	r3, [r3, #0]
70008c46:	8bfa      	ldrh	r2, [r7, #30]
70008c48:	60da      	str	r2, [r3, #12]
70008c4a:	e0b1      	b.n	70008db0 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
70008c4c:	2301      	movs	r3, #1
70008c4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
70008c52:	e0ad      	b.n	70008db0 <UART_SetConfig+0x6f0>
70008c54:	03d09000 	.word	0x03d09000
70008c58:	003d0900 	.word	0x003d0900
70008c5c:	7000f758 	.word	0x7000f758
70008c60:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
70008c64:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
70008c68:	2b20      	cmp	r3, #32
70008c6a:	dc49      	bgt.n	70008d00 <UART_SetConfig+0x640>
70008c6c:	2b00      	cmp	r3, #0
70008c6e:	db74      	blt.n	70008d5a <UART_SetConfig+0x69a>
70008c70:	2b20      	cmp	r3, #32
70008c72:	d872      	bhi.n	70008d5a <UART_SetConfig+0x69a>
70008c74:	a201      	add	r2, pc, #4	@ (adr r2, 70008c7c <UART_SetConfig+0x5bc>)
70008c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
70008c7a:	bf00      	nop
70008c7c:	70008d07 	.word	0x70008d07
70008c80:	70008d0f 	.word	0x70008d0f
70008c84:	70008d5b 	.word	0x70008d5b
70008c88:	70008d5b 	.word	0x70008d5b
70008c8c:	70008d17 	.word	0x70008d17
70008c90:	70008d5b 	.word	0x70008d5b
70008c94:	70008d5b 	.word	0x70008d5b
70008c98:	70008d5b 	.word	0x70008d5b
70008c9c:	70008d1f 	.word	0x70008d1f
70008ca0:	70008d5b 	.word	0x70008d5b
70008ca4:	70008d5b 	.word	0x70008d5b
70008ca8:	70008d5b 	.word	0x70008d5b
70008cac:	70008d5b 	.word	0x70008d5b
70008cb0:	70008d5b 	.word	0x70008d5b
70008cb4:	70008d5b 	.word	0x70008d5b
70008cb8:	70008d5b 	.word	0x70008d5b
70008cbc:	70008d27 	.word	0x70008d27
70008cc0:	70008d5b 	.word	0x70008d5b
70008cc4:	70008d5b 	.word	0x70008d5b
70008cc8:	70008d5b 	.word	0x70008d5b
70008ccc:	70008d5b 	.word	0x70008d5b
70008cd0:	70008d5b 	.word	0x70008d5b
70008cd4:	70008d5b 	.word	0x70008d5b
70008cd8:	70008d5b 	.word	0x70008d5b
70008cdc:	70008d5b 	.word	0x70008d5b
70008ce0:	70008d5b 	.word	0x70008d5b
70008ce4:	70008d5b 	.word	0x70008d5b
70008ce8:	70008d5b 	.word	0x70008d5b
70008cec:	70008d5b 	.word	0x70008d5b
70008cf0:	70008d5b 	.word	0x70008d5b
70008cf4:	70008d5b 	.word	0x70008d5b
70008cf8:	70008d5b 	.word	0x70008d5b
70008cfc:	70008d4d 	.word	0x70008d4d
70008d00:	2b40      	cmp	r3, #64	@ 0x40
70008d02:	d026      	beq.n	70008d52 <UART_SetConfig+0x692>
70008d04:	e029      	b.n	70008d5a <UART_SetConfig+0x69a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
70008d06:	f7fb faef 	bl	700042e8 <HAL_RCC_GetPCLK1Freq>
70008d0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008d0c:	e02b      	b.n	70008d66 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
70008d0e:	f7fb fb07 	bl	70004320 <HAL_RCC_GetPCLK2Freq>
70008d12:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008d14:	e027      	b.n	70008d66 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
70008d16:	f7fb fb67 	bl	700043e8 <HAL_RCC_GetPLL2QFreq>
70008d1a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008d1c:	e023      	b.n	70008d66 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
70008d1e:	f7fb fbd3 	bl	700044c8 <HAL_RCC_GetPLL3QFreq>
70008d22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
70008d24:	e01f      	b.n	70008d66 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
70008d26:	4b2d      	ldr	r3, [pc, #180]	@ (70008ddc <UART_SetConfig+0x71c>)
70008d28:	681b      	ldr	r3, [r3, #0]
70008d2a:	f003 0320 	and.w	r3, r3, #32
70008d2e:	2b00      	cmp	r3, #0
70008d30:	d009      	beq.n	70008d46 <UART_SetConfig+0x686>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
70008d32:	4b2a      	ldr	r3, [pc, #168]	@ (70008ddc <UART_SetConfig+0x71c>)
70008d34:	681b      	ldr	r3, [r3, #0]
70008d36:	08db      	lsrs	r3, r3, #3
70008d38:	f003 0303 	and.w	r3, r3, #3
70008d3c:	4a28      	ldr	r2, [pc, #160]	@ (70008de0 <UART_SetConfig+0x720>)
70008d3e:	fa22 f303 	lsr.w	r3, r2, r3
70008d42:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
70008d44:	e00f      	b.n	70008d66 <UART_SetConfig+0x6a6>
          pclk = (uint32_t) HSI_VALUE;
70008d46:	4b26      	ldr	r3, [pc, #152]	@ (70008de0 <UART_SetConfig+0x720>)
70008d48:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70008d4a:	e00c      	b.n	70008d66 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
70008d4c:	4b25      	ldr	r3, [pc, #148]	@ (70008de4 <UART_SetConfig+0x724>)
70008d4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70008d50:	e009      	b.n	70008d66 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
70008d52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70008d56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
70008d58:	e005      	b.n	70008d66 <UART_SetConfig+0x6a6>
      default:
        pclk = 0U;
70008d5a:	2300      	movs	r3, #0
70008d5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
70008d5e:	2301      	movs	r3, #1
70008d60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
70008d64:	bf00      	nop
    }

    if (pclk != 0U)
70008d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70008d68:	2b00      	cmp	r3, #0
70008d6a:	d021      	beq.n	70008db0 <UART_SetConfig+0x6f0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
70008d6c:	697b      	ldr	r3, [r7, #20]
70008d6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
70008d70:	4a1d      	ldr	r2, [pc, #116]	@ (70008de8 <UART_SetConfig+0x728>)
70008d72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
70008d76:	461a      	mov	r2, r3
70008d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70008d7a:	fbb3 f2f2 	udiv	r2, r3, r2
70008d7e:	697b      	ldr	r3, [r7, #20]
70008d80:	685b      	ldr	r3, [r3, #4]
70008d82:	085b      	lsrs	r3, r3, #1
70008d84:	441a      	add	r2, r3
70008d86:	697b      	ldr	r3, [r7, #20]
70008d88:	685b      	ldr	r3, [r3, #4]
70008d8a:	fbb2 f3f3 	udiv	r3, r2, r3
70008d8e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
70008d90:	6a3b      	ldr	r3, [r7, #32]
70008d92:	2b0f      	cmp	r3, #15
70008d94:	d909      	bls.n	70008daa <UART_SetConfig+0x6ea>
70008d96:	6a3b      	ldr	r3, [r7, #32]
70008d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
70008d9c:	d205      	bcs.n	70008daa <UART_SetConfig+0x6ea>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
70008d9e:	6a3b      	ldr	r3, [r7, #32]
70008da0:	b29a      	uxth	r2, r3
70008da2:	697b      	ldr	r3, [r7, #20]
70008da4:	681b      	ldr	r3, [r3, #0]
70008da6:	60da      	str	r2, [r3, #12]
70008da8:	e002      	b.n	70008db0 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
70008daa:	2301      	movs	r3, #1
70008dac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
70008db0:	697b      	ldr	r3, [r7, #20]
70008db2:	2201      	movs	r2, #1
70008db4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
70008db8:	697b      	ldr	r3, [r7, #20]
70008dba:	2201      	movs	r2, #1
70008dbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
70008dc0:	697b      	ldr	r3, [r7, #20]
70008dc2:	2200      	movs	r2, #0
70008dc4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
70008dc6:	697b      	ldr	r3, [r7, #20]
70008dc8:	2200      	movs	r2, #0
70008dca:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
70008dcc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
70008dd0:	4618      	mov	r0, r3
70008dd2:	3730      	adds	r7, #48	@ 0x30
70008dd4:	46bd      	mov	sp, r7
70008dd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
70008dda:	bf00      	nop
70008ddc:	58024400 	.word	0x58024400
70008de0:	03d09000 	.word	0x03d09000
70008de4:	003d0900 	.word	0x003d0900
70008de8:	7000f758 	.word	0x7000f758

70008dec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
70008dec:	b480      	push	{r7}
70008dee:	b083      	sub	sp, #12
70008df0:	af00      	add	r7, sp, #0
70008df2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
70008df4:	687b      	ldr	r3, [r7, #4]
70008df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008df8:	f003 0308 	and.w	r3, r3, #8
70008dfc:	2b00      	cmp	r3, #0
70008dfe:	d00a      	beq.n	70008e16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
70008e00:	687b      	ldr	r3, [r7, #4]
70008e02:	681b      	ldr	r3, [r3, #0]
70008e04:	685b      	ldr	r3, [r3, #4]
70008e06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
70008e0a:	687b      	ldr	r3, [r7, #4]
70008e0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
70008e0e:	687b      	ldr	r3, [r7, #4]
70008e10:	681b      	ldr	r3, [r3, #0]
70008e12:	430a      	orrs	r2, r1
70008e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
70008e16:	687b      	ldr	r3, [r7, #4]
70008e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008e1a:	f003 0301 	and.w	r3, r3, #1
70008e1e:	2b00      	cmp	r3, #0
70008e20:	d00a      	beq.n	70008e38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
70008e22:	687b      	ldr	r3, [r7, #4]
70008e24:	681b      	ldr	r3, [r3, #0]
70008e26:	685b      	ldr	r3, [r3, #4]
70008e28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
70008e2c:	687b      	ldr	r3, [r7, #4]
70008e2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
70008e30:	687b      	ldr	r3, [r7, #4]
70008e32:	681b      	ldr	r3, [r3, #0]
70008e34:	430a      	orrs	r2, r1
70008e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
70008e38:	687b      	ldr	r3, [r7, #4]
70008e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008e3c:	f003 0302 	and.w	r3, r3, #2
70008e40:	2b00      	cmp	r3, #0
70008e42:	d00a      	beq.n	70008e5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
70008e44:	687b      	ldr	r3, [r7, #4]
70008e46:	681b      	ldr	r3, [r3, #0]
70008e48:	685b      	ldr	r3, [r3, #4]
70008e4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
70008e4e:	687b      	ldr	r3, [r7, #4]
70008e50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
70008e52:	687b      	ldr	r3, [r7, #4]
70008e54:	681b      	ldr	r3, [r3, #0]
70008e56:	430a      	orrs	r2, r1
70008e58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
70008e5a:	687b      	ldr	r3, [r7, #4]
70008e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008e5e:	f003 0304 	and.w	r3, r3, #4
70008e62:	2b00      	cmp	r3, #0
70008e64:	d00a      	beq.n	70008e7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
70008e66:	687b      	ldr	r3, [r7, #4]
70008e68:	681b      	ldr	r3, [r3, #0]
70008e6a:	685b      	ldr	r3, [r3, #4]
70008e6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
70008e70:	687b      	ldr	r3, [r7, #4]
70008e72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
70008e74:	687b      	ldr	r3, [r7, #4]
70008e76:	681b      	ldr	r3, [r3, #0]
70008e78:	430a      	orrs	r2, r1
70008e7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
70008e7c:	687b      	ldr	r3, [r7, #4]
70008e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008e80:	f003 0310 	and.w	r3, r3, #16
70008e84:	2b00      	cmp	r3, #0
70008e86:	d00a      	beq.n	70008e9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
70008e88:	687b      	ldr	r3, [r7, #4]
70008e8a:	681b      	ldr	r3, [r3, #0]
70008e8c:	689b      	ldr	r3, [r3, #8]
70008e8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
70008e92:	687b      	ldr	r3, [r7, #4]
70008e94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
70008e96:	687b      	ldr	r3, [r7, #4]
70008e98:	681b      	ldr	r3, [r3, #0]
70008e9a:	430a      	orrs	r2, r1
70008e9c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
70008e9e:	687b      	ldr	r3, [r7, #4]
70008ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008ea2:	f003 0320 	and.w	r3, r3, #32
70008ea6:	2b00      	cmp	r3, #0
70008ea8:	d00a      	beq.n	70008ec0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
70008eaa:	687b      	ldr	r3, [r7, #4]
70008eac:	681b      	ldr	r3, [r3, #0]
70008eae:	689b      	ldr	r3, [r3, #8]
70008eb0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
70008eb4:	687b      	ldr	r3, [r7, #4]
70008eb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
70008eb8:	687b      	ldr	r3, [r7, #4]
70008eba:	681b      	ldr	r3, [r3, #0]
70008ebc:	430a      	orrs	r2, r1
70008ebe:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
70008ec0:	687b      	ldr	r3, [r7, #4]
70008ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70008ec8:	2b00      	cmp	r3, #0
70008eca:	d01a      	beq.n	70008f02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
70008ecc:	687b      	ldr	r3, [r7, #4]
70008ece:	681b      	ldr	r3, [r3, #0]
70008ed0:	685b      	ldr	r3, [r3, #4]
70008ed2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
70008ed6:	687b      	ldr	r3, [r7, #4]
70008ed8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
70008eda:	687b      	ldr	r3, [r7, #4]
70008edc:	681b      	ldr	r3, [r3, #0]
70008ede:	430a      	orrs	r2, r1
70008ee0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
70008ee2:	687b      	ldr	r3, [r7, #4]
70008ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
70008ee6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
70008eea:	d10a      	bne.n	70008f02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
70008eec:	687b      	ldr	r3, [r7, #4]
70008eee:	681b      	ldr	r3, [r3, #0]
70008ef0:	685b      	ldr	r3, [r3, #4]
70008ef2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
70008ef6:	687b      	ldr	r3, [r7, #4]
70008ef8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
70008efa:	687b      	ldr	r3, [r7, #4]
70008efc:	681b      	ldr	r3, [r3, #0]
70008efe:	430a      	orrs	r2, r1
70008f00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
70008f02:	687b      	ldr	r3, [r7, #4]
70008f04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
70008f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70008f0a:	2b00      	cmp	r3, #0
70008f0c:	d00a      	beq.n	70008f24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
70008f0e:	687b      	ldr	r3, [r7, #4]
70008f10:	681b      	ldr	r3, [r3, #0]
70008f12:	685b      	ldr	r3, [r3, #4]
70008f14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
70008f18:	687b      	ldr	r3, [r7, #4]
70008f1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
70008f1c:	687b      	ldr	r3, [r7, #4]
70008f1e:	681b      	ldr	r3, [r3, #0]
70008f20:	430a      	orrs	r2, r1
70008f22:	605a      	str	r2, [r3, #4]
  }
}
70008f24:	bf00      	nop
70008f26:	370c      	adds	r7, #12
70008f28:	46bd      	mov	sp, r7
70008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
70008f2e:	4770      	bx	lr

70008f30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
70008f30:	b580      	push	{r7, lr}
70008f32:	b098      	sub	sp, #96	@ 0x60
70008f34:	af02      	add	r7, sp, #8
70008f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
70008f38:	687b      	ldr	r3, [r7, #4]
70008f3a:	2200      	movs	r2, #0
70008f3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
70008f40:	f7f9 fa98 	bl	70002474 <HAL_GetTick>
70008f44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
70008f46:	687b      	ldr	r3, [r7, #4]
70008f48:	681b      	ldr	r3, [r3, #0]
70008f4a:	681b      	ldr	r3, [r3, #0]
70008f4c:	f003 0308 	and.w	r3, r3, #8
70008f50:	2b08      	cmp	r3, #8
70008f52:	d12f      	bne.n	70008fb4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
70008f54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
70008f58:	9300      	str	r3, [sp, #0]
70008f5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
70008f5c:	2200      	movs	r2, #0
70008f5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
70008f62:	6878      	ldr	r0, [r7, #4]
70008f64:	f000 f88e 	bl	70009084 <UART_WaitOnFlagUntilTimeout>
70008f68:	4603      	mov	r3, r0
70008f6a:	2b00      	cmp	r3, #0
70008f6c:	d022      	beq.n	70008fb4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
70008f6e:	687b      	ldr	r3, [r7, #4]
70008f70:	681b      	ldr	r3, [r3, #0]
70008f72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
70008f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70008f76:	e853 3f00 	ldrex	r3, [r3]
70008f7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
70008f7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
70008f7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
70008f82:	653b      	str	r3, [r7, #80]	@ 0x50
70008f84:	687b      	ldr	r3, [r7, #4]
70008f86:	681b      	ldr	r3, [r3, #0]
70008f88:	461a      	mov	r2, r3
70008f8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
70008f8c:	647b      	str	r3, [r7, #68]	@ 0x44
70008f8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
70008f90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
70008f92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
70008f94:	e841 2300 	strex	r3, r2, [r1]
70008f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
70008f9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
70008f9c:	2b00      	cmp	r3, #0
70008f9e:	d1e6      	bne.n	70008f6e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
70008fa0:	687b      	ldr	r3, [r7, #4]
70008fa2:	2220      	movs	r2, #32
70008fa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
70008fa8:	687b      	ldr	r3, [r7, #4]
70008faa:	2200      	movs	r2, #0
70008fac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
70008fb0:	2303      	movs	r3, #3
70008fb2:	e063      	b.n	7000907c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
70008fb4:	687b      	ldr	r3, [r7, #4]
70008fb6:	681b      	ldr	r3, [r3, #0]
70008fb8:	681b      	ldr	r3, [r3, #0]
70008fba:	f003 0304 	and.w	r3, r3, #4
70008fbe:	2b04      	cmp	r3, #4
70008fc0:	d149      	bne.n	70009056 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
70008fc2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
70008fc6:	9300      	str	r3, [sp, #0]
70008fc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
70008fca:	2200      	movs	r2, #0
70008fcc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
70008fd0:	6878      	ldr	r0, [r7, #4]
70008fd2:	f000 f857 	bl	70009084 <UART_WaitOnFlagUntilTimeout>
70008fd6:	4603      	mov	r3, r0
70008fd8:	2b00      	cmp	r3, #0
70008fda:	d03c      	beq.n	70009056 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
70008fdc:	687b      	ldr	r3, [r7, #4]
70008fde:	681b      	ldr	r3, [r3, #0]
70008fe0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
70008fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
70008fe4:	e853 3f00 	ldrex	r3, [r3]
70008fe8:	623b      	str	r3, [r7, #32]
   return(result);
70008fea:	6a3b      	ldr	r3, [r7, #32]
70008fec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
70008ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
70008ff2:	687b      	ldr	r3, [r7, #4]
70008ff4:	681b      	ldr	r3, [r3, #0]
70008ff6:	461a      	mov	r2, r3
70008ff8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
70008ffa:	633b      	str	r3, [r7, #48]	@ 0x30
70008ffc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
70008ffe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
70009000:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
70009002:	e841 2300 	strex	r3, r2, [r1]
70009006:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
70009008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
7000900a:	2b00      	cmp	r3, #0
7000900c:	d1e6      	bne.n	70008fdc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
7000900e:	687b      	ldr	r3, [r7, #4]
70009010:	681b      	ldr	r3, [r3, #0]
70009012:	3308      	adds	r3, #8
70009014:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
70009016:	693b      	ldr	r3, [r7, #16]
70009018:	e853 3f00 	ldrex	r3, [r3]
7000901c:	60fb      	str	r3, [r7, #12]
   return(result);
7000901e:	68fb      	ldr	r3, [r7, #12]
70009020:	f023 0301 	bic.w	r3, r3, #1
70009024:	64bb      	str	r3, [r7, #72]	@ 0x48
70009026:	687b      	ldr	r3, [r7, #4]
70009028:	681b      	ldr	r3, [r3, #0]
7000902a:	3308      	adds	r3, #8
7000902c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
7000902e:	61fa      	str	r2, [r7, #28]
70009030:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
70009032:	69b9      	ldr	r1, [r7, #24]
70009034:	69fa      	ldr	r2, [r7, #28]
70009036:	e841 2300 	strex	r3, r2, [r1]
7000903a:	617b      	str	r3, [r7, #20]
   return(result);
7000903c:	697b      	ldr	r3, [r7, #20]
7000903e:	2b00      	cmp	r3, #0
70009040:	d1e5      	bne.n	7000900e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
70009042:	687b      	ldr	r3, [r7, #4]
70009044:	2220      	movs	r2, #32
70009046:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
7000904a:	687b      	ldr	r3, [r7, #4]
7000904c:	2200      	movs	r2, #0
7000904e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
70009052:	2303      	movs	r3, #3
70009054:	e012      	b.n	7000907c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
70009056:	687b      	ldr	r3, [r7, #4]
70009058:	2220      	movs	r2, #32
7000905a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
7000905e:	687b      	ldr	r3, [r7, #4]
70009060:	2220      	movs	r2, #32
70009062:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
70009066:	687b      	ldr	r3, [r7, #4]
70009068:	2200      	movs	r2, #0
7000906a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
7000906c:	687b      	ldr	r3, [r7, #4]
7000906e:	2200      	movs	r2, #0
70009070:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
70009072:	687b      	ldr	r3, [r7, #4]
70009074:	2200      	movs	r2, #0
70009076:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
7000907a:	2300      	movs	r3, #0
}
7000907c:	4618      	mov	r0, r3
7000907e:	3758      	adds	r7, #88	@ 0x58
70009080:	46bd      	mov	sp, r7
70009082:	bd80      	pop	{r7, pc}

70009084 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
70009084:	b580      	push	{r7, lr}
70009086:	b084      	sub	sp, #16
70009088:	af00      	add	r7, sp, #0
7000908a:	60f8      	str	r0, [r7, #12]
7000908c:	60b9      	str	r1, [r7, #8]
7000908e:	603b      	str	r3, [r7, #0]
70009090:	4613      	mov	r3, r2
70009092:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
70009094:	e04f      	b.n	70009136 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
70009096:	69bb      	ldr	r3, [r7, #24]
70009098:	f1b3 3fff 	cmp.w	r3, #4294967295
7000909c:	d04b      	beq.n	70009136 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
7000909e:	f7f9 f9e9 	bl	70002474 <HAL_GetTick>
700090a2:	4602      	mov	r2, r0
700090a4:	683b      	ldr	r3, [r7, #0]
700090a6:	1ad3      	subs	r3, r2, r3
700090a8:	69ba      	ldr	r2, [r7, #24]
700090aa:	429a      	cmp	r2, r3
700090ac:	d302      	bcc.n	700090b4 <UART_WaitOnFlagUntilTimeout+0x30>
700090ae:	69bb      	ldr	r3, [r7, #24]
700090b0:	2b00      	cmp	r3, #0
700090b2:	d101      	bne.n	700090b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
700090b4:	2303      	movs	r3, #3
700090b6:	e04e      	b.n	70009156 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
700090b8:	68fb      	ldr	r3, [r7, #12]
700090ba:	681b      	ldr	r3, [r3, #0]
700090bc:	681b      	ldr	r3, [r3, #0]
700090be:	f003 0304 	and.w	r3, r3, #4
700090c2:	2b00      	cmp	r3, #0
700090c4:	d037      	beq.n	70009136 <UART_WaitOnFlagUntilTimeout+0xb2>
700090c6:	68bb      	ldr	r3, [r7, #8]
700090c8:	2b80      	cmp	r3, #128	@ 0x80
700090ca:	d034      	beq.n	70009136 <UART_WaitOnFlagUntilTimeout+0xb2>
700090cc:	68bb      	ldr	r3, [r7, #8]
700090ce:	2b40      	cmp	r3, #64	@ 0x40
700090d0:	d031      	beq.n	70009136 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
700090d2:	68fb      	ldr	r3, [r7, #12]
700090d4:	681b      	ldr	r3, [r3, #0]
700090d6:	69db      	ldr	r3, [r3, #28]
700090d8:	f003 0308 	and.w	r3, r3, #8
700090dc:	2b08      	cmp	r3, #8
700090de:	d110      	bne.n	70009102 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
700090e0:	68fb      	ldr	r3, [r7, #12]
700090e2:	681b      	ldr	r3, [r3, #0]
700090e4:	2208      	movs	r2, #8
700090e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
700090e8:	68f8      	ldr	r0, [r7, #12]
700090ea:	f000 f839 	bl	70009160 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
700090ee:	68fb      	ldr	r3, [r7, #12]
700090f0:	2208      	movs	r2, #8
700090f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
700090f6:	68fb      	ldr	r3, [r7, #12]
700090f8:	2200      	movs	r2, #0
700090fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
700090fe:	2301      	movs	r3, #1
70009100:	e029      	b.n	70009156 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
70009102:	68fb      	ldr	r3, [r7, #12]
70009104:	681b      	ldr	r3, [r3, #0]
70009106:	69db      	ldr	r3, [r3, #28]
70009108:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
7000910c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
70009110:	d111      	bne.n	70009136 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
70009112:	68fb      	ldr	r3, [r7, #12]
70009114:	681b      	ldr	r3, [r3, #0]
70009116:	f44f 6200 	mov.w	r2, #2048	@ 0x800
7000911a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
7000911c:	68f8      	ldr	r0, [r7, #12]
7000911e:	f000 f81f 	bl	70009160 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
70009122:	68fb      	ldr	r3, [r7, #12]
70009124:	2220      	movs	r2, #32
70009126:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
7000912a:	68fb      	ldr	r3, [r7, #12]
7000912c:	2200      	movs	r2, #0
7000912e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
70009132:	2303      	movs	r3, #3
70009134:	e00f      	b.n	70009156 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
70009136:	68fb      	ldr	r3, [r7, #12]
70009138:	681b      	ldr	r3, [r3, #0]
7000913a:	69da      	ldr	r2, [r3, #28]
7000913c:	68bb      	ldr	r3, [r7, #8]
7000913e:	4013      	ands	r3, r2
70009140:	68ba      	ldr	r2, [r7, #8]
70009142:	429a      	cmp	r2, r3
70009144:	bf0c      	ite	eq
70009146:	2301      	moveq	r3, #1
70009148:	2300      	movne	r3, #0
7000914a:	b2db      	uxtb	r3, r3
7000914c:	461a      	mov	r2, r3
7000914e:	79fb      	ldrb	r3, [r7, #7]
70009150:	429a      	cmp	r2, r3
70009152:	d0a0      	beq.n	70009096 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
70009154:	2300      	movs	r3, #0
}
70009156:	4618      	mov	r0, r3
70009158:	3710      	adds	r7, #16
7000915a:	46bd      	mov	sp, r7
7000915c:	bd80      	pop	{r7, pc}
	...

70009160 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
70009160:	b480      	push	{r7}
70009162:	b095      	sub	sp, #84	@ 0x54
70009164:	af00      	add	r7, sp, #0
70009166:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
70009168:	687b      	ldr	r3, [r7, #4]
7000916a:	681b      	ldr	r3, [r3, #0]
7000916c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
7000916e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
70009170:	e853 3f00 	ldrex	r3, [r3]
70009174:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
70009176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
70009178:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
7000917c:	64fb      	str	r3, [r7, #76]	@ 0x4c
7000917e:	687b      	ldr	r3, [r7, #4]
70009180:	681b      	ldr	r3, [r3, #0]
70009182:	461a      	mov	r2, r3
70009184:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
70009186:	643b      	str	r3, [r7, #64]	@ 0x40
70009188:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
7000918a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
7000918c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
7000918e:	e841 2300 	strex	r3, r2, [r1]
70009192:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
70009194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
70009196:	2b00      	cmp	r3, #0
70009198:	d1e6      	bne.n	70009168 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
7000919a:	687b      	ldr	r3, [r7, #4]
7000919c:	681b      	ldr	r3, [r3, #0]
7000919e:	3308      	adds	r3, #8
700091a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
700091a2:	6a3b      	ldr	r3, [r7, #32]
700091a4:	e853 3f00 	ldrex	r3, [r3]
700091a8:	61fb      	str	r3, [r7, #28]
   return(result);
700091aa:	69fa      	ldr	r2, [r7, #28]
700091ac:	4b1e      	ldr	r3, [pc, #120]	@ (70009228 <UART_EndRxTransfer+0xc8>)
700091ae:	4013      	ands	r3, r2
700091b0:	64bb      	str	r3, [r7, #72]	@ 0x48
700091b2:	687b      	ldr	r3, [r7, #4]
700091b4:	681b      	ldr	r3, [r3, #0]
700091b6:	3308      	adds	r3, #8
700091b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
700091ba:	62fa      	str	r2, [r7, #44]	@ 0x2c
700091bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
700091be:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
700091c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
700091c2:	e841 2300 	strex	r3, r2, [r1]
700091c6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
700091c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
700091ca:	2b00      	cmp	r3, #0
700091cc:	d1e5      	bne.n	7000919a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
700091ce:	687b      	ldr	r3, [r7, #4]
700091d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
700091d2:	2b01      	cmp	r3, #1
700091d4:	d118      	bne.n	70009208 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
700091d6:	687b      	ldr	r3, [r7, #4]
700091d8:	681b      	ldr	r3, [r3, #0]
700091da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
700091dc:	68fb      	ldr	r3, [r7, #12]
700091de:	e853 3f00 	ldrex	r3, [r3]
700091e2:	60bb      	str	r3, [r7, #8]
   return(result);
700091e4:	68bb      	ldr	r3, [r7, #8]
700091e6:	f023 0310 	bic.w	r3, r3, #16
700091ea:	647b      	str	r3, [r7, #68]	@ 0x44
700091ec:	687b      	ldr	r3, [r7, #4]
700091ee:	681b      	ldr	r3, [r3, #0]
700091f0:	461a      	mov	r2, r3
700091f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
700091f4:	61bb      	str	r3, [r7, #24]
700091f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
700091f8:	6979      	ldr	r1, [r7, #20]
700091fa:	69ba      	ldr	r2, [r7, #24]
700091fc:	e841 2300 	strex	r3, r2, [r1]
70009200:	613b      	str	r3, [r7, #16]
   return(result);
70009202:	693b      	ldr	r3, [r7, #16]
70009204:	2b00      	cmp	r3, #0
70009206:	d1e6      	bne.n	700091d6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
70009208:	687b      	ldr	r3, [r7, #4]
7000920a:	2220      	movs	r2, #32
7000920c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
70009210:	687b      	ldr	r3, [r7, #4]
70009212:	2200      	movs	r2, #0
70009214:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
70009216:	687b      	ldr	r3, [r7, #4]
70009218:	2200      	movs	r2, #0
7000921a:	675a      	str	r2, [r3, #116]	@ 0x74
}
7000921c:	bf00      	nop
7000921e:	3754      	adds	r7, #84	@ 0x54
70009220:	46bd      	mov	sp, r7
70009222:	f85d 7b04 	ldr.w	r7, [sp], #4
70009226:	4770      	bx	lr
70009228:	effffffe 	.word	0xeffffffe

7000922c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
7000922c:	b480      	push	{r7}
7000922e:	b085      	sub	sp, #20
70009230:	af00      	add	r7, sp, #0
70009232:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
70009234:	687b      	ldr	r3, [r7, #4]
70009236:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
7000923a:	2b01      	cmp	r3, #1
7000923c:	d101      	bne.n	70009242 <HAL_UARTEx_DisableFifoMode+0x16>
7000923e:	2302      	movs	r3, #2
70009240:	e027      	b.n	70009292 <HAL_UARTEx_DisableFifoMode+0x66>
70009242:	687b      	ldr	r3, [r7, #4]
70009244:	2201      	movs	r2, #1
70009246:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
7000924a:	687b      	ldr	r3, [r7, #4]
7000924c:	2224      	movs	r2, #36	@ 0x24
7000924e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
70009252:	687b      	ldr	r3, [r7, #4]
70009254:	681b      	ldr	r3, [r3, #0]
70009256:	681b      	ldr	r3, [r3, #0]
70009258:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
7000925a:	687b      	ldr	r3, [r7, #4]
7000925c:	681b      	ldr	r3, [r3, #0]
7000925e:	681a      	ldr	r2, [r3, #0]
70009260:	687b      	ldr	r3, [r7, #4]
70009262:	681b      	ldr	r3, [r3, #0]
70009264:	f022 0201 	bic.w	r2, r2, #1
70009268:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
7000926a:	68fb      	ldr	r3, [r7, #12]
7000926c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
70009270:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
70009272:	687b      	ldr	r3, [r7, #4]
70009274:	2200      	movs	r2, #0
70009276:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
70009278:	687b      	ldr	r3, [r7, #4]
7000927a:	681b      	ldr	r3, [r3, #0]
7000927c:	68fa      	ldr	r2, [r7, #12]
7000927e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
70009280:	687b      	ldr	r3, [r7, #4]
70009282:	2220      	movs	r2, #32
70009284:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
70009288:	687b      	ldr	r3, [r7, #4]
7000928a:	2200      	movs	r2, #0
7000928c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
70009290:	2300      	movs	r3, #0
}
70009292:	4618      	mov	r0, r3
70009294:	3714      	adds	r7, #20
70009296:	46bd      	mov	sp, r7
70009298:	f85d 7b04 	ldr.w	r7, [sp], #4
7000929c:	4770      	bx	lr

7000929e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
7000929e:	b580      	push	{r7, lr}
700092a0:	b084      	sub	sp, #16
700092a2:	af00      	add	r7, sp, #0
700092a4:	6078      	str	r0, [r7, #4]
700092a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
700092a8:	687b      	ldr	r3, [r7, #4]
700092aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
700092ae:	2b01      	cmp	r3, #1
700092b0:	d101      	bne.n	700092b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
700092b2:	2302      	movs	r3, #2
700092b4:	e02d      	b.n	70009312 <HAL_UARTEx_SetTxFifoThreshold+0x74>
700092b6:	687b      	ldr	r3, [r7, #4]
700092b8:	2201      	movs	r2, #1
700092ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
700092be:	687b      	ldr	r3, [r7, #4]
700092c0:	2224      	movs	r2, #36	@ 0x24
700092c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
700092c6:	687b      	ldr	r3, [r7, #4]
700092c8:	681b      	ldr	r3, [r3, #0]
700092ca:	681b      	ldr	r3, [r3, #0]
700092cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
700092ce:	687b      	ldr	r3, [r7, #4]
700092d0:	681b      	ldr	r3, [r3, #0]
700092d2:	681a      	ldr	r2, [r3, #0]
700092d4:	687b      	ldr	r3, [r7, #4]
700092d6:	681b      	ldr	r3, [r3, #0]
700092d8:	f022 0201 	bic.w	r2, r2, #1
700092dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
700092de:	687b      	ldr	r3, [r7, #4]
700092e0:	681b      	ldr	r3, [r3, #0]
700092e2:	689b      	ldr	r3, [r3, #8]
700092e4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
700092e8:	687b      	ldr	r3, [r7, #4]
700092ea:	681b      	ldr	r3, [r3, #0]
700092ec:	683a      	ldr	r2, [r7, #0]
700092ee:	430a      	orrs	r2, r1
700092f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
700092f2:	6878      	ldr	r0, [r7, #4]
700092f4:	f000 f850 	bl	70009398 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
700092f8:	687b      	ldr	r3, [r7, #4]
700092fa:	681b      	ldr	r3, [r3, #0]
700092fc:	68fa      	ldr	r2, [r7, #12]
700092fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
70009300:	687b      	ldr	r3, [r7, #4]
70009302:	2220      	movs	r2, #32
70009304:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
70009308:	687b      	ldr	r3, [r7, #4]
7000930a:	2200      	movs	r2, #0
7000930c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
70009310:	2300      	movs	r3, #0
}
70009312:	4618      	mov	r0, r3
70009314:	3710      	adds	r7, #16
70009316:	46bd      	mov	sp, r7
70009318:	bd80      	pop	{r7, pc}

7000931a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
7000931a:	b580      	push	{r7, lr}
7000931c:	b084      	sub	sp, #16
7000931e:	af00      	add	r7, sp, #0
70009320:	6078      	str	r0, [r7, #4]
70009322:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
70009324:	687b      	ldr	r3, [r7, #4]
70009326:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
7000932a:	2b01      	cmp	r3, #1
7000932c:	d101      	bne.n	70009332 <HAL_UARTEx_SetRxFifoThreshold+0x18>
7000932e:	2302      	movs	r3, #2
70009330:	e02d      	b.n	7000938e <HAL_UARTEx_SetRxFifoThreshold+0x74>
70009332:	687b      	ldr	r3, [r7, #4]
70009334:	2201      	movs	r2, #1
70009336:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
7000933a:	687b      	ldr	r3, [r7, #4]
7000933c:	2224      	movs	r2, #36	@ 0x24
7000933e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
70009342:	687b      	ldr	r3, [r7, #4]
70009344:	681b      	ldr	r3, [r3, #0]
70009346:	681b      	ldr	r3, [r3, #0]
70009348:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
7000934a:	687b      	ldr	r3, [r7, #4]
7000934c:	681b      	ldr	r3, [r3, #0]
7000934e:	681a      	ldr	r2, [r3, #0]
70009350:	687b      	ldr	r3, [r7, #4]
70009352:	681b      	ldr	r3, [r3, #0]
70009354:	f022 0201 	bic.w	r2, r2, #1
70009358:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
7000935a:	687b      	ldr	r3, [r7, #4]
7000935c:	681b      	ldr	r3, [r3, #0]
7000935e:	689b      	ldr	r3, [r3, #8]
70009360:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
70009364:	687b      	ldr	r3, [r7, #4]
70009366:	681b      	ldr	r3, [r3, #0]
70009368:	683a      	ldr	r2, [r7, #0]
7000936a:	430a      	orrs	r2, r1
7000936c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
7000936e:	6878      	ldr	r0, [r7, #4]
70009370:	f000 f812 	bl	70009398 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
70009374:	687b      	ldr	r3, [r7, #4]
70009376:	681b      	ldr	r3, [r3, #0]
70009378:	68fa      	ldr	r2, [r7, #12]
7000937a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
7000937c:	687b      	ldr	r3, [r7, #4]
7000937e:	2220      	movs	r2, #32
70009380:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
70009384:	687b      	ldr	r3, [r7, #4]
70009386:	2200      	movs	r2, #0
70009388:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
7000938c:	2300      	movs	r3, #0
}
7000938e:	4618      	mov	r0, r3
70009390:	3710      	adds	r7, #16
70009392:	46bd      	mov	sp, r7
70009394:	bd80      	pop	{r7, pc}
	...

70009398 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
70009398:	b480      	push	{r7}
7000939a:	b085      	sub	sp, #20
7000939c:	af00      	add	r7, sp, #0
7000939e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
700093a0:	687b      	ldr	r3, [r7, #4]
700093a2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
700093a4:	2b00      	cmp	r3, #0
700093a6:	d108      	bne.n	700093ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
700093a8:	687b      	ldr	r3, [r7, #4]
700093aa:	2201      	movs	r2, #1
700093ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
700093b0:	687b      	ldr	r3, [r7, #4]
700093b2:	2201      	movs	r2, #1
700093b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
700093b8:	e031      	b.n	7000941e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
700093ba:	2310      	movs	r3, #16
700093bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
700093be:	2310      	movs	r3, #16
700093c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
700093c2:	687b      	ldr	r3, [r7, #4]
700093c4:	681b      	ldr	r3, [r3, #0]
700093c6:	689b      	ldr	r3, [r3, #8]
700093c8:	0e5b      	lsrs	r3, r3, #25
700093ca:	b2db      	uxtb	r3, r3
700093cc:	f003 0307 	and.w	r3, r3, #7
700093d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
700093d2:	687b      	ldr	r3, [r7, #4]
700093d4:	681b      	ldr	r3, [r3, #0]
700093d6:	689b      	ldr	r3, [r3, #8]
700093d8:	0f5b      	lsrs	r3, r3, #29
700093da:	b2db      	uxtb	r3, r3
700093dc:	f003 0307 	and.w	r3, r3, #7
700093e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
700093e2:	7bbb      	ldrb	r3, [r7, #14]
700093e4:	7b3a      	ldrb	r2, [r7, #12]
700093e6:	4911      	ldr	r1, [pc, #68]	@ (7000942c <UARTEx_SetNbDataToProcess+0x94>)
700093e8:	5c8a      	ldrb	r2, [r1, r2]
700093ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
700093ee:	7b3a      	ldrb	r2, [r7, #12]
700093f0:	490f      	ldr	r1, [pc, #60]	@ (70009430 <UARTEx_SetNbDataToProcess+0x98>)
700093f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
700093f4:	fb93 f3f2 	sdiv	r3, r3, r2
700093f8:	b29a      	uxth	r2, r3
700093fa:	687b      	ldr	r3, [r7, #4]
700093fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
70009400:	7bfb      	ldrb	r3, [r7, #15]
70009402:	7b7a      	ldrb	r2, [r7, #13]
70009404:	4909      	ldr	r1, [pc, #36]	@ (7000942c <UARTEx_SetNbDataToProcess+0x94>)
70009406:	5c8a      	ldrb	r2, [r1, r2]
70009408:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
7000940c:	7b7a      	ldrb	r2, [r7, #13]
7000940e:	4908      	ldr	r1, [pc, #32]	@ (70009430 <UARTEx_SetNbDataToProcess+0x98>)
70009410:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
70009412:	fb93 f3f2 	sdiv	r3, r3, r2
70009416:	b29a      	uxth	r2, r3
70009418:	687b      	ldr	r3, [r7, #4]
7000941a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
7000941e:	bf00      	nop
70009420:	3714      	adds	r7, #20
70009422:	46bd      	mov	sp, r7
70009424:	f85d 7b04 	ldr.w	r7, [sp], #4
70009428:	4770      	bx	lr
7000942a:	bf00      	nop
7000942c:	7000f770 	.word	0x7000f770
70009430:	7000f778 	.word	0x7000f778

70009434 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
70009434:	b084      	sub	sp, #16
70009436:	b480      	push	{r7}
70009438:	b085      	sub	sp, #20
7000943a:	af00      	add	r7, sp, #0
7000943c:	6078      	str	r0, [r7, #4]
7000943e:	f107 001c 	add.w	r0, r7, #28
70009442:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
70009446:	2300      	movs	r3, #0
70009448:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
7000944a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
7000944c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
7000944e:	431a      	orrs	r2, r3
             Init.BusWide             | \
70009450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
70009452:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
70009454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
70009456:	431a      	orrs	r2, r3
             Init.ClockDiv
70009458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
7000945a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
7000945c:	68fa      	ldr	r2, [r7, #12]
7000945e:	4313      	orrs	r3, r2
70009460:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
70009462:	687b      	ldr	r3, [r7, #4]
70009464:	685a      	ldr	r2, [r3, #4]
70009466:	4b07      	ldr	r3, [pc, #28]	@ (70009484 <SDMMC_Init+0x50>)
70009468:	4013      	ands	r3, r2
7000946a:	68fa      	ldr	r2, [r7, #12]
7000946c:	431a      	orrs	r2, r3
7000946e:	687b      	ldr	r3, [r7, #4]
70009470:	605a      	str	r2, [r3, #4]

  return HAL_OK;
70009472:	2300      	movs	r3, #0
}
70009474:	4618      	mov	r0, r3
70009476:	3714      	adds	r7, #20
70009478:	46bd      	mov	sp, r7
7000947a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000947e:	b004      	add	sp, #16
70009480:	4770      	bx	lr
70009482:	bf00      	nop
70009484:	ffc02c00 	.word	0xffc02c00

70009488 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
70009488:	b480      	push	{r7}
7000948a:	b083      	sub	sp, #12
7000948c:	af00      	add	r7, sp, #0
7000948e:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
70009490:	687b      	ldr	r3, [r7, #4]
70009492:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
70009496:	4618      	mov	r0, r3
70009498:	370c      	adds	r7, #12
7000949a:	46bd      	mov	sp, r7
7000949c:	f85d 7b04 	ldr.w	r7, [sp], #4
700094a0:	4770      	bx	lr

700094a2 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
700094a2:	b480      	push	{r7}
700094a4:	b083      	sub	sp, #12
700094a6:	af00      	add	r7, sp, #0
700094a8:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
700094aa:	687b      	ldr	r3, [r7, #4]
700094ac:	681b      	ldr	r3, [r3, #0]
700094ae:	f043 0203 	orr.w	r2, r3, #3
700094b2:	687b      	ldr	r3, [r7, #4]
700094b4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
700094b6:	2300      	movs	r3, #0
}
700094b8:	4618      	mov	r0, r3
700094ba:	370c      	adds	r7, #12
700094bc:	46bd      	mov	sp, r7
700094be:	f85d 7b04 	ldr.w	r7, [sp], #4
700094c2:	4770      	bx	lr

700094c4 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
700094c4:	b480      	push	{r7}
700094c6:	b083      	sub	sp, #12
700094c8:	af00      	add	r7, sp, #0
700094ca:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
700094cc:	687b      	ldr	r3, [r7, #4]
700094ce:	681b      	ldr	r3, [r3, #0]
700094d0:	f003 0303 	and.w	r3, r3, #3
}
700094d4:	4618      	mov	r0, r3
700094d6:	370c      	adds	r7, #12
700094d8:	46bd      	mov	sp, r7
700094da:	f85d 7b04 	ldr.w	r7, [sp], #4
700094de:	4770      	bx	lr

700094e0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
700094e0:	b480      	push	{r7}
700094e2:	b085      	sub	sp, #20
700094e4:	af00      	add	r7, sp, #0
700094e6:	6078      	str	r0, [r7, #4]
700094e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
700094ea:	2300      	movs	r3, #0
700094ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
700094ee:	683b      	ldr	r3, [r7, #0]
700094f0:	681a      	ldr	r2, [r3, #0]
700094f2:	687b      	ldr	r3, [r7, #4]
700094f4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
700094f6:	683b      	ldr	r3, [r7, #0]
700094f8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
700094fa:	683b      	ldr	r3, [r7, #0]
700094fc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
700094fe:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
70009500:	683b      	ldr	r3, [r7, #0]
70009502:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
70009504:	431a      	orrs	r2, r3
                       Command->CPSM);
70009506:	683b      	ldr	r3, [r7, #0]
70009508:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
7000950a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
7000950c:	68fa      	ldr	r2, [r7, #12]
7000950e:	4313      	orrs	r3, r2
70009510:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
70009512:	687b      	ldr	r3, [r7, #4]
70009514:	68da      	ldr	r2, [r3, #12]
70009516:	4b06      	ldr	r3, [pc, #24]	@ (70009530 <SDMMC_SendCommand+0x50>)
70009518:	4013      	ands	r3, r2
7000951a:	68fa      	ldr	r2, [r7, #12]
7000951c:	431a      	orrs	r2, r3
7000951e:	687b      	ldr	r3, [r7, #4]
70009520:	60da      	str	r2, [r3, #12]

  return HAL_OK;
70009522:	2300      	movs	r3, #0
}
70009524:	4618      	mov	r0, r3
70009526:	3714      	adds	r7, #20
70009528:	46bd      	mov	sp, r7
7000952a:	f85d 7b04 	ldr.w	r7, [sp], #4
7000952e:	4770      	bx	lr
70009530:	fffee0c0 	.word	0xfffee0c0

70009534 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
70009534:	b480      	push	{r7}
70009536:	b083      	sub	sp, #12
70009538:	af00      	add	r7, sp, #0
7000953a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
7000953c:	687b      	ldr	r3, [r7, #4]
7000953e:	691b      	ldr	r3, [r3, #16]
70009540:	b2db      	uxtb	r3, r3
}
70009542:	4618      	mov	r0, r3
70009544:	370c      	adds	r7, #12
70009546:	46bd      	mov	sp, r7
70009548:	f85d 7b04 	ldr.w	r7, [sp], #4
7000954c:	4770      	bx	lr

7000954e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
7000954e:	b480      	push	{r7}
70009550:	b085      	sub	sp, #20
70009552:	af00      	add	r7, sp, #0
70009554:	6078      	str	r0, [r7, #4]
70009556:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
70009558:	687b      	ldr	r3, [r7, #4]
7000955a:	3314      	adds	r3, #20
7000955c:	461a      	mov	r2, r3
7000955e:	683b      	ldr	r3, [r7, #0]
70009560:	4413      	add	r3, r2
70009562:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
70009564:	68fb      	ldr	r3, [r7, #12]
70009566:	681b      	ldr	r3, [r3, #0]
}
70009568:	4618      	mov	r0, r3
7000956a:	3714      	adds	r7, #20
7000956c:	46bd      	mov	sp, r7
7000956e:	f85d 7b04 	ldr.w	r7, [sp], #4
70009572:	4770      	bx	lr

70009574 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
70009574:	b480      	push	{r7}
70009576:	b085      	sub	sp, #20
70009578:	af00      	add	r7, sp, #0
7000957a:	6078      	str	r0, [r7, #4]
7000957c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
7000957e:	2300      	movs	r3, #0
70009580:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
70009582:	683b      	ldr	r3, [r7, #0]
70009584:	681a      	ldr	r2, [r3, #0]
70009586:	687b      	ldr	r3, [r7, #4]
70009588:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
7000958a:	683b      	ldr	r3, [r7, #0]
7000958c:	685a      	ldr	r2, [r3, #4]
7000958e:	687b      	ldr	r3, [r7, #4]
70009590:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
70009592:	683b      	ldr	r3, [r7, #0]
70009594:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
70009596:	683b      	ldr	r3, [r7, #0]
70009598:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
7000959a:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
7000959c:	683b      	ldr	r3, [r7, #0]
7000959e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
700095a0:	431a      	orrs	r2, r3
                       Data->DPSM);
700095a2:	683b      	ldr	r3, [r7, #0]
700095a4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
700095a6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
700095a8:	68fa      	ldr	r2, [r7, #12]
700095aa:	4313      	orrs	r3, r2
700095ac:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
700095ae:	687b      	ldr	r3, [r7, #4]
700095b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
700095b2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
700095b6:	68fb      	ldr	r3, [r7, #12]
700095b8:	431a      	orrs	r2, r3
700095ba:	687b      	ldr	r3, [r7, #4]
700095bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
700095be:	2300      	movs	r3, #0

}
700095c0:	4618      	mov	r0, r3
700095c2:	3714      	adds	r7, #20
700095c4:	46bd      	mov	sp, r7
700095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
700095ca:	4770      	bx	lr

700095cc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
700095cc:	b580      	push	{r7, lr}
700095ce:	b088      	sub	sp, #32
700095d0:	af00      	add	r7, sp, #0
700095d2:	6078      	str	r0, [r7, #4]
700095d4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
700095d6:	683b      	ldr	r3, [r7, #0]
700095d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
700095da:	2310      	movs	r3, #16
700095dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
700095de:	f44f 7380 	mov.w	r3, #256	@ 0x100
700095e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
700095e4:	2300      	movs	r3, #0
700095e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
700095e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
700095ec:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
700095ee:	f107 0308 	add.w	r3, r7, #8
700095f2:	4619      	mov	r1, r3
700095f4:	6878      	ldr	r0, [r7, #4]
700095f6:	f7ff ff73 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
700095fa:	f241 3288 	movw	r2, #5000	@ 0x1388
700095fe:	2110      	movs	r1, #16
70009600:	6878      	ldr	r0, [r7, #4]
70009602:	f000 f995 	bl	70009930 <SDMMC_GetCmdResp1>
70009606:	61f8      	str	r0, [r7, #28]

  return errorstate;
70009608:	69fb      	ldr	r3, [r7, #28]
}
7000960a:	4618      	mov	r0, r3
7000960c:	3720      	adds	r7, #32
7000960e:	46bd      	mov	sp, r7
70009610:	bd80      	pop	{r7, pc}

70009612 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
70009612:	b580      	push	{r7, lr}
70009614:	b088      	sub	sp, #32
70009616:	af00      	add	r7, sp, #0
70009618:	6078      	str	r0, [r7, #4]
7000961a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
7000961c:	683b      	ldr	r3, [r7, #0]
7000961e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
70009620:	2307      	movs	r3, #7
70009622:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
70009624:	f44f 7380 	mov.w	r3, #256	@ 0x100
70009628:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000962a:	2300      	movs	r3, #0
7000962c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000962e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70009632:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
70009634:	f107 0308 	add.w	r3, r7, #8
70009638:	4619      	mov	r1, r3
7000963a:	6878      	ldr	r0, [r7, #4]
7000963c:	f7ff ff50 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
70009640:	f241 3288 	movw	r2, #5000	@ 0x1388
70009644:	2107      	movs	r1, #7
70009646:	6878      	ldr	r0, [r7, #4]
70009648:	f000 f972 	bl	70009930 <SDMMC_GetCmdResp1>
7000964c:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000964e:	69fb      	ldr	r3, [r7, #28]
}
70009650:	4618      	mov	r0, r3
70009652:	3720      	adds	r7, #32
70009654:	46bd      	mov	sp, r7
70009656:	bd80      	pop	{r7, pc}

70009658 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
70009658:	b580      	push	{r7, lr}
7000965a:	b088      	sub	sp, #32
7000965c:	af00      	add	r7, sp, #0
7000965e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
70009660:	2300      	movs	r3, #0
70009662:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
70009664:	2300      	movs	r3, #0
70009666:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
70009668:	2300      	movs	r3, #0
7000966a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000966c:	2300      	movs	r3, #0
7000966e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
70009670:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70009674:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
70009676:	f107 0308 	add.w	r3, r7, #8
7000967a:	4619      	mov	r1, r3
7000967c:	6878      	ldr	r0, [r7, #4]
7000967e:	f7ff ff2f 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
70009682:	6878      	ldr	r0, [r7, #4]
70009684:	f000 fb96 	bl	70009db4 <SDMMC_GetCmdError>
70009688:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000968a:	69fb      	ldr	r3, [r7, #28]
}
7000968c:	4618      	mov	r0, r3
7000968e:	3720      	adds	r7, #32
70009690:	46bd      	mov	sp, r7
70009692:	bd80      	pop	{r7, pc}

70009694 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
70009694:	b580      	push	{r7, lr}
70009696:	b088      	sub	sp, #32
70009698:	af00      	add	r7, sp, #0
7000969a:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
7000969c:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
700096a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
700096a2:	2308      	movs	r3, #8
700096a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
700096a6:	f44f 7380 	mov.w	r3, #256	@ 0x100
700096aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
700096ac:	2300      	movs	r3, #0
700096ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
700096b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
700096b4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
700096b6:	f107 0308 	add.w	r3, r7, #8
700096ba:	4619      	mov	r1, r3
700096bc:	6878      	ldr	r0, [r7, #4]
700096be:	f7ff ff0f 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
700096c2:	6878      	ldr	r0, [r7, #4]
700096c4:	f000 fb28 	bl	70009d18 <SDMMC_GetCmdResp7>
700096c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
700096ca:	69fb      	ldr	r3, [r7, #28]
}
700096cc:	4618      	mov	r0, r3
700096ce:	3720      	adds	r7, #32
700096d0:	46bd      	mov	sp, r7
700096d2:	bd80      	pop	{r7, pc}

700096d4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
700096d4:	b580      	push	{r7, lr}
700096d6:	b088      	sub	sp, #32
700096d8:	af00      	add	r7, sp, #0
700096da:	6078      	str	r0, [r7, #4]
700096dc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
700096de:	683b      	ldr	r3, [r7, #0]
700096e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
700096e2:	2337      	movs	r3, #55	@ 0x37
700096e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
700096e6:	f44f 7380 	mov.w	r3, #256	@ 0x100
700096ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
700096ec:	2300      	movs	r3, #0
700096ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
700096f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
700096f4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
700096f6:	f107 0308 	add.w	r3, r7, #8
700096fa:	4619      	mov	r1, r3
700096fc:	6878      	ldr	r0, [r7, #4]
700096fe:	f7ff feef 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
70009702:	f241 3288 	movw	r2, #5000	@ 0x1388
70009706:	2137      	movs	r1, #55	@ 0x37
70009708:	6878      	ldr	r0, [r7, #4]
7000970a:	f000 f911 	bl	70009930 <SDMMC_GetCmdResp1>
7000970e:	61f8      	str	r0, [r7, #28]

  return errorstate;
70009710:	69fb      	ldr	r3, [r7, #28]
}
70009712:	4618      	mov	r0, r3
70009714:	3720      	adds	r7, #32
70009716:	46bd      	mov	sp, r7
70009718:	bd80      	pop	{r7, pc}

7000971a <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
7000971a:	b580      	push	{r7, lr}
7000971c:	b088      	sub	sp, #32
7000971e:	af00      	add	r7, sp, #0
70009720:	6078      	str	r0, [r7, #4]
70009722:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
70009724:	683b      	ldr	r3, [r7, #0]
70009726:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
70009728:	2329      	movs	r3, #41	@ 0x29
7000972a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000972c:	f44f 7380 	mov.w	r3, #256	@ 0x100
70009730:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
70009732:	2300      	movs	r3, #0
70009734:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
70009736:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000973a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000973c:	f107 0308 	add.w	r3, r7, #8
70009740:	4619      	mov	r1, r3
70009742:	6878      	ldr	r0, [r7, #4]
70009744:	f7ff fecc 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
70009748:	6878      	ldr	r0, [r7, #4]
7000974a:	f000 fa2d 	bl	70009ba8 <SDMMC_GetCmdResp3>
7000974e:	61f8      	str	r0, [r7, #28]

  return errorstate;
70009750:	69fb      	ldr	r3, [r7, #28]
}
70009752:	4618      	mov	r0, r3
70009754:	3720      	adds	r7, #32
70009756:	46bd      	mov	sp, r7
70009758:	bd80      	pop	{r7, pc}

7000975a <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
7000975a:	b580      	push	{r7, lr}
7000975c:	b088      	sub	sp, #32
7000975e:	af00      	add	r7, sp, #0
70009760:	6078      	str	r0, [r7, #4]
70009762:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
70009764:	683b      	ldr	r3, [r7, #0]
70009766:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
70009768:	2306      	movs	r3, #6
7000976a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
7000976c:	f44f 7380 	mov.w	r3, #256	@ 0x100
70009770:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
70009772:	2300      	movs	r3, #0
70009774:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
70009776:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000977a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000977c:	f107 0308 	add.w	r3, r7, #8
70009780:	4619      	mov	r1, r3
70009782:	6878      	ldr	r0, [r7, #4]
70009784:	f7ff feac 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
70009788:	f241 3288 	movw	r2, #5000	@ 0x1388
7000978c:	2106      	movs	r1, #6
7000978e:	6878      	ldr	r0, [r7, #4]
70009790:	f000 f8ce 	bl	70009930 <SDMMC_GetCmdResp1>
70009794:	61f8      	str	r0, [r7, #28]

  return errorstate;
70009796:	69fb      	ldr	r3, [r7, #28]
}
70009798:	4618      	mov	r0, r3
7000979a:	3720      	adds	r7, #32
7000979c:	46bd      	mov	sp, r7
7000979e:	bd80      	pop	{r7, pc}

700097a0 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
700097a0:	b580      	push	{r7, lr}
700097a2:	b088      	sub	sp, #32
700097a4:	af00      	add	r7, sp, #0
700097a6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
700097a8:	2300      	movs	r3, #0
700097aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
700097ac:	2333      	movs	r3, #51	@ 0x33
700097ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
700097b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
700097b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
700097b6:	2300      	movs	r3, #0
700097b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
700097ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
700097be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
700097c0:	f107 0308 	add.w	r3, r7, #8
700097c4:	4619      	mov	r1, r3
700097c6:	6878      	ldr	r0, [r7, #4]
700097c8:	f7ff fe8a 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
700097cc:	f241 3288 	movw	r2, #5000	@ 0x1388
700097d0:	2133      	movs	r1, #51	@ 0x33
700097d2:	6878      	ldr	r0, [r7, #4]
700097d4:	f000 f8ac 	bl	70009930 <SDMMC_GetCmdResp1>
700097d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
700097da:	69fb      	ldr	r3, [r7, #28]
}
700097dc:	4618      	mov	r0, r3
700097de:	3720      	adds	r7, #32
700097e0:	46bd      	mov	sp, r7
700097e2:	bd80      	pop	{r7, pc}

700097e4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
700097e4:	b580      	push	{r7, lr}
700097e6:	b088      	sub	sp, #32
700097e8:	af00      	add	r7, sp, #0
700097ea:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
700097ec:	2300      	movs	r3, #0
700097ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
700097f0:	2302      	movs	r3, #2
700097f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
700097f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
700097f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
700097fa:	2300      	movs	r3, #0
700097fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
700097fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70009802:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
70009804:	f107 0308 	add.w	r3, r7, #8
70009808:	4619      	mov	r1, r3
7000980a:	6878      	ldr	r0, [r7, #4]
7000980c:	f7ff fe68 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
70009810:	6878      	ldr	r0, [r7, #4]
70009812:	f000 f97f 	bl	70009b14 <SDMMC_GetCmdResp2>
70009816:	61f8      	str	r0, [r7, #28]

  return errorstate;
70009818:	69fb      	ldr	r3, [r7, #28]
}
7000981a:	4618      	mov	r0, r3
7000981c:	3720      	adds	r7, #32
7000981e:	46bd      	mov	sp, r7
70009820:	bd80      	pop	{r7, pc}

70009822 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
70009822:	b580      	push	{r7, lr}
70009824:	b088      	sub	sp, #32
70009826:	af00      	add	r7, sp, #0
70009828:	6078      	str	r0, [r7, #4]
7000982a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
7000982c:	683b      	ldr	r3, [r7, #0]
7000982e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
70009830:	2309      	movs	r3, #9
70009832:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
70009834:	f44f 7340 	mov.w	r3, #768	@ 0x300
70009838:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000983a:	2300      	movs	r3, #0
7000983c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000983e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70009842:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
70009844:	f107 0308 	add.w	r3, r7, #8
70009848:	4619      	mov	r1, r3
7000984a:	6878      	ldr	r0, [r7, #4]
7000984c:	f7ff fe48 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
70009850:	6878      	ldr	r0, [r7, #4]
70009852:	f000 f95f 	bl	70009b14 <SDMMC_GetCmdResp2>
70009856:	61f8      	str	r0, [r7, #28]

  return errorstate;
70009858:	69fb      	ldr	r3, [r7, #28]
}
7000985a:	4618      	mov	r0, r3
7000985c:	3720      	adds	r7, #32
7000985e:	46bd      	mov	sp, r7
70009860:	bd80      	pop	{r7, pc}

70009862 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
70009862:	b580      	push	{r7, lr}
70009864:	b088      	sub	sp, #32
70009866:	af00      	add	r7, sp, #0
70009868:	6078      	str	r0, [r7, #4]
7000986a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
7000986c:	2300      	movs	r3, #0
7000986e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
70009870:	2303      	movs	r3, #3
70009872:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
70009874:	f44f 7380 	mov.w	r3, #256	@ 0x100
70009878:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
7000987a:	2300      	movs	r3, #0
7000987c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
7000987e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70009882:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
70009884:	f107 0308 	add.w	r3, r7, #8
70009888:	4619      	mov	r1, r3
7000988a:	6878      	ldr	r0, [r7, #4]
7000988c:	f7ff fe28 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
70009890:	683a      	ldr	r2, [r7, #0]
70009892:	2103      	movs	r1, #3
70009894:	6878      	ldr	r0, [r7, #4]
70009896:	f000 f9c7 	bl	70009c28 <SDMMC_GetCmdResp6>
7000989a:	61f8      	str	r0, [r7, #28]

  return errorstate;
7000989c:	69fb      	ldr	r3, [r7, #28]
}
7000989e:	4618      	mov	r0, r3
700098a0:	3720      	adds	r7, #32
700098a2:	46bd      	mov	sp, r7
700098a4:	bd80      	pop	{r7, pc}

700098a6 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
700098a6:	b580      	push	{r7, lr}
700098a8:	b088      	sub	sp, #32
700098aa:	af00      	add	r7, sp, #0
700098ac:	6078      	str	r0, [r7, #4]
700098ae:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
700098b0:	683b      	ldr	r3, [r7, #0]
700098b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
700098b4:	230d      	movs	r3, #13
700098b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
700098b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
700098bc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
700098be:	2300      	movs	r3, #0
700098c0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
700098c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
700098c6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
700098c8:	f107 0308 	add.w	r3, r7, #8
700098cc:	4619      	mov	r1, r3
700098ce:	6878      	ldr	r0, [r7, #4]
700098d0:	f7ff fe06 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
700098d4:	f241 3288 	movw	r2, #5000	@ 0x1388
700098d8:	210d      	movs	r1, #13
700098da:	6878      	ldr	r0, [r7, #4]
700098dc:	f000 f828 	bl	70009930 <SDMMC_GetCmdResp1>
700098e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
700098e2:	69fb      	ldr	r3, [r7, #28]
}
700098e4:	4618      	mov	r0, r3
700098e6:	3720      	adds	r7, #32
700098e8:	46bd      	mov	sp, r7
700098ea:	bd80      	pop	{r7, pc}

700098ec <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
700098ec:	b580      	push	{r7, lr}
700098ee:	b088      	sub	sp, #32
700098f0:	af00      	add	r7, sp, #0
700098f2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
700098f4:	2300      	movs	r3, #0
700098f6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
700098f8:	230d      	movs	r3, #13
700098fa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
700098fc:	f44f 7380 	mov.w	r3, #256	@ 0x100
70009900:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
70009902:	2300      	movs	r3, #0
70009904:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
70009906:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
7000990a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
7000990c:	f107 0308 	add.w	r3, r7, #8
70009910:	4619      	mov	r1, r3
70009912:	6878      	ldr	r0, [r7, #4]
70009914:	f7ff fde4 	bl	700094e0 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
70009918:	f241 3288 	movw	r2, #5000	@ 0x1388
7000991c:	210d      	movs	r1, #13
7000991e:	6878      	ldr	r0, [r7, #4]
70009920:	f000 f806 	bl	70009930 <SDMMC_GetCmdResp1>
70009924:	61f8      	str	r0, [r7, #28]

  return errorstate;
70009926:	69fb      	ldr	r3, [r7, #28]
}
70009928:	4618      	mov	r0, r3
7000992a:	3720      	adds	r7, #32
7000992c:	46bd      	mov	sp, r7
7000992e:	bd80      	pop	{r7, pc}

70009930 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
70009930:	b580      	push	{r7, lr}
70009932:	b088      	sub	sp, #32
70009934:	af00      	add	r7, sp, #0
70009936:	60f8      	str	r0, [r7, #12]
70009938:	460b      	mov	r3, r1
7000993a:	607a      	str	r2, [r7, #4]
7000993c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
7000993e:	4b70      	ldr	r3, [pc, #448]	@ (70009b00 <SDMMC_GetCmdResp1+0x1d0>)
70009940:	681b      	ldr	r3, [r3, #0]
70009942:	4a70      	ldr	r2, [pc, #448]	@ (70009b04 <SDMMC_GetCmdResp1+0x1d4>)
70009944:	fba2 2303 	umull	r2, r3, r2, r3
70009948:	0a5a      	lsrs	r2, r3, #9
7000994a:	687b      	ldr	r3, [r7, #4]
7000994c:	fb02 f303 	mul.w	r3, r2, r3
70009950:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
70009952:	69fb      	ldr	r3, [r7, #28]
70009954:	1e5a      	subs	r2, r3, #1
70009956:	61fa      	str	r2, [r7, #28]
70009958:	2b00      	cmp	r3, #0
7000995a:	d102      	bne.n	70009962 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
7000995c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70009960:	e0c9      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
70009962:	68fb      	ldr	r3, [r7, #12]
70009964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009966:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
70009968:	69ba      	ldr	r2, [r7, #24]
7000996a:	4b67      	ldr	r3, [pc, #412]	@ (70009b08 <SDMMC_GetCmdResp1+0x1d8>)
7000996c:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
7000996e:	2b00      	cmp	r3, #0
70009970:	d0ef      	beq.n	70009952 <SDMMC_GetCmdResp1+0x22>
70009972:	69bb      	ldr	r3, [r7, #24]
70009974:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70009978:	2b00      	cmp	r3, #0
7000997a:	d1ea      	bne.n	70009952 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
7000997c:	68fb      	ldr	r3, [r7, #12]
7000997e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009980:	f003 0304 	and.w	r3, r3, #4
70009984:	2b00      	cmp	r3, #0
70009986:	d004      	beq.n	70009992 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
70009988:	68fb      	ldr	r3, [r7, #12]
7000998a:	2204      	movs	r2, #4
7000998c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
7000998e:	2304      	movs	r3, #4
70009990:	e0b1      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
70009992:	68fb      	ldr	r3, [r7, #12]
70009994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009996:	f003 0301 	and.w	r3, r3, #1
7000999a:	2b00      	cmp	r3, #0
7000999c:	d004      	beq.n	700099a8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
7000999e:	68fb      	ldr	r3, [r7, #12]
700099a0:	2201      	movs	r2, #1
700099a2:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
700099a4:	2301      	movs	r3, #1
700099a6:	e0a6      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
700099a8:	68fb      	ldr	r3, [r7, #12]
700099aa:	4a58      	ldr	r2, [pc, #352]	@ (70009b0c <SDMMC_GetCmdResp1+0x1dc>)
700099ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
700099ae:	68f8      	ldr	r0, [r7, #12]
700099b0:	f7ff fdc0 	bl	70009534 <SDMMC_GetCommandResponse>
700099b4:	4603      	mov	r3, r0
700099b6:	461a      	mov	r2, r3
700099b8:	7afb      	ldrb	r3, [r7, #11]
700099ba:	4293      	cmp	r3, r2
700099bc:	d001      	beq.n	700099c2 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
700099be:	2301      	movs	r3, #1
700099c0:	e099      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
700099c2:	2100      	movs	r1, #0
700099c4:	68f8      	ldr	r0, [r7, #12]
700099c6:	f7ff fdc2 	bl	7000954e <SDMMC_GetResponse>
700099ca:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
700099cc:	697a      	ldr	r2, [r7, #20]
700099ce:	4b50      	ldr	r3, [pc, #320]	@ (70009b10 <SDMMC_GetCmdResp1+0x1e0>)
700099d0:	4013      	ands	r3, r2
700099d2:	2b00      	cmp	r3, #0
700099d4:	d101      	bne.n	700099da <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
700099d6:	2300      	movs	r3, #0
700099d8:	e08d      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
700099da:	697b      	ldr	r3, [r7, #20]
700099dc:	2b00      	cmp	r3, #0
700099de:	da02      	bge.n	700099e6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
700099e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
700099e4:	e087      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
700099e6:	697b      	ldr	r3, [r7, #20]
700099e8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
700099ec:	2b00      	cmp	r3, #0
700099ee:	d001      	beq.n	700099f4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
700099f0:	2340      	movs	r3, #64	@ 0x40
700099f2:	e080      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
700099f4:	697b      	ldr	r3, [r7, #20]
700099f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
700099fa:	2b00      	cmp	r3, #0
700099fc:	d001      	beq.n	70009a02 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
700099fe:	2380      	movs	r3, #128	@ 0x80
70009a00:	e079      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
70009a02:	697b      	ldr	r3, [r7, #20]
70009a04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
70009a08:	2b00      	cmp	r3, #0
70009a0a:	d002      	beq.n	70009a12 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
70009a0c:	f44f 7380 	mov.w	r3, #256	@ 0x100
70009a10:	e071      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
70009a12:	697b      	ldr	r3, [r7, #20]
70009a14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
70009a18:	2b00      	cmp	r3, #0
70009a1a:	d002      	beq.n	70009a22 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
70009a1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
70009a20:	e069      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
70009a22:	697b      	ldr	r3, [r7, #20]
70009a24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
70009a28:	2b00      	cmp	r3, #0
70009a2a:	d002      	beq.n	70009a32 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
70009a2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
70009a30:	e061      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
70009a32:	697b      	ldr	r3, [r7, #20]
70009a34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
70009a38:	2b00      	cmp	r3, #0
70009a3a:	d002      	beq.n	70009a42 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
70009a3c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
70009a40:	e059      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
70009a42:	697b      	ldr	r3, [r7, #20]
70009a44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
70009a48:	2b00      	cmp	r3, #0
70009a4a:	d002      	beq.n	70009a52 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
70009a4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70009a50:	e051      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
70009a52:	697b      	ldr	r3, [r7, #20]
70009a54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
70009a58:	2b00      	cmp	r3, #0
70009a5a:	d002      	beq.n	70009a62 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
70009a5c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
70009a60:	e049      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
70009a62:	697b      	ldr	r3, [r7, #20]
70009a64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
70009a68:	2b00      	cmp	r3, #0
70009a6a:	d002      	beq.n	70009a72 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
70009a6c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
70009a70:	e041      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
70009a72:	697b      	ldr	r3, [r7, #20]
70009a74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
70009a78:	2b00      	cmp	r3, #0
70009a7a:	d002      	beq.n	70009a82 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
70009a7c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
70009a80:	e039      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
70009a82:	697b      	ldr	r3, [r7, #20]
70009a84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
70009a88:	2b00      	cmp	r3, #0
70009a8a:	d002      	beq.n	70009a92 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
70009a8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
70009a90:	e031      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
70009a92:	697b      	ldr	r3, [r7, #20]
70009a94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
70009a98:	2b00      	cmp	r3, #0
70009a9a:	d002      	beq.n	70009aa2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
70009a9c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
70009aa0:	e029      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
70009aa2:	697b      	ldr	r3, [r7, #20]
70009aa4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
70009aa8:	2b00      	cmp	r3, #0
70009aaa:	d002      	beq.n	70009ab2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
70009aac:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
70009ab0:	e021      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
70009ab2:	697b      	ldr	r3, [r7, #20]
70009ab4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70009ab8:	2b00      	cmp	r3, #0
70009aba:	d002      	beq.n	70009ac2 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
70009abc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
70009ac0:	e019      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
70009ac2:	697b      	ldr	r3, [r7, #20]
70009ac4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70009ac8:	2b00      	cmp	r3, #0
70009aca:	d002      	beq.n	70009ad2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
70009acc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
70009ad0:	e011      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
70009ad2:	697b      	ldr	r3, [r7, #20]
70009ad4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
70009ad8:	2b00      	cmp	r3, #0
70009ada:	d002      	beq.n	70009ae2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
70009adc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
70009ae0:	e009      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
70009ae2:	697b      	ldr	r3, [r7, #20]
70009ae4:	f003 0308 	and.w	r3, r3, #8
70009ae8:	2b00      	cmp	r3, #0
70009aea:	d002      	beq.n	70009af2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
70009aec:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
70009af0:	e001      	b.n	70009af6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
70009af2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
70009af6:	4618      	mov	r0, r3
70009af8:	3720      	adds	r7, #32
70009afa:	46bd      	mov	sp, r7
70009afc:	bd80      	pop	{r7, pc}
70009afe:	bf00      	nop
70009b00:	24000000 	.word	0x24000000
70009b04:	10624dd3 	.word	0x10624dd3
70009b08:	00200045 	.word	0x00200045
70009b0c:	002000c5 	.word	0x002000c5
70009b10:	fdffe008 	.word	0xfdffe008

70009b14 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
70009b14:	b480      	push	{r7}
70009b16:	b085      	sub	sp, #20
70009b18:	af00      	add	r7, sp, #0
70009b1a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
70009b1c:	4b1f      	ldr	r3, [pc, #124]	@ (70009b9c <SDMMC_GetCmdResp2+0x88>)
70009b1e:	681b      	ldr	r3, [r3, #0]
70009b20:	4a1f      	ldr	r2, [pc, #124]	@ (70009ba0 <SDMMC_GetCmdResp2+0x8c>)
70009b22:	fba2 2303 	umull	r2, r3, r2, r3
70009b26:	0a5b      	lsrs	r3, r3, #9
70009b28:	f241 3288 	movw	r2, #5000	@ 0x1388
70009b2c:	fb02 f303 	mul.w	r3, r2, r3
70009b30:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
70009b32:	68fb      	ldr	r3, [r7, #12]
70009b34:	1e5a      	subs	r2, r3, #1
70009b36:	60fa      	str	r2, [r7, #12]
70009b38:	2b00      	cmp	r3, #0
70009b3a:	d102      	bne.n	70009b42 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
70009b3c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70009b40:	e026      	b.n	70009b90 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
70009b42:	687b      	ldr	r3, [r7, #4]
70009b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009b46:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
70009b48:	68bb      	ldr	r3, [r7, #8]
70009b4a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
70009b4e:	2b00      	cmp	r3, #0
70009b50:	d0ef      	beq.n	70009b32 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
70009b52:	68bb      	ldr	r3, [r7, #8]
70009b54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
70009b58:	2b00      	cmp	r3, #0
70009b5a:	d1ea      	bne.n	70009b32 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
70009b5c:	687b      	ldr	r3, [r7, #4]
70009b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009b60:	f003 0304 	and.w	r3, r3, #4
70009b64:	2b00      	cmp	r3, #0
70009b66:	d004      	beq.n	70009b72 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
70009b68:	687b      	ldr	r3, [r7, #4]
70009b6a:	2204      	movs	r2, #4
70009b6c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
70009b6e:	2304      	movs	r3, #4
70009b70:	e00e      	b.n	70009b90 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
70009b72:	687b      	ldr	r3, [r7, #4]
70009b74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009b76:	f003 0301 	and.w	r3, r3, #1
70009b7a:	2b00      	cmp	r3, #0
70009b7c:	d004      	beq.n	70009b88 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
70009b7e:	687b      	ldr	r3, [r7, #4]
70009b80:	2201      	movs	r2, #1
70009b82:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
70009b84:	2301      	movs	r3, #1
70009b86:	e003      	b.n	70009b90 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
70009b88:	687b      	ldr	r3, [r7, #4]
70009b8a:	4a06      	ldr	r2, [pc, #24]	@ (70009ba4 <SDMMC_GetCmdResp2+0x90>)
70009b8c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
70009b8e:	2300      	movs	r3, #0
}
70009b90:	4618      	mov	r0, r3
70009b92:	3714      	adds	r7, #20
70009b94:	46bd      	mov	sp, r7
70009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
70009b9a:	4770      	bx	lr
70009b9c:	24000000 	.word	0x24000000
70009ba0:	10624dd3 	.word	0x10624dd3
70009ba4:	002000c5 	.word	0x002000c5

70009ba8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
70009ba8:	b480      	push	{r7}
70009baa:	b085      	sub	sp, #20
70009bac:	af00      	add	r7, sp, #0
70009bae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
70009bb0:	4b1a      	ldr	r3, [pc, #104]	@ (70009c1c <SDMMC_GetCmdResp3+0x74>)
70009bb2:	681b      	ldr	r3, [r3, #0]
70009bb4:	4a1a      	ldr	r2, [pc, #104]	@ (70009c20 <SDMMC_GetCmdResp3+0x78>)
70009bb6:	fba2 2303 	umull	r2, r3, r2, r3
70009bba:	0a5b      	lsrs	r3, r3, #9
70009bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
70009bc0:	fb02 f303 	mul.w	r3, r2, r3
70009bc4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
70009bc6:	68fb      	ldr	r3, [r7, #12]
70009bc8:	1e5a      	subs	r2, r3, #1
70009bca:	60fa      	str	r2, [r7, #12]
70009bcc:	2b00      	cmp	r3, #0
70009bce:	d102      	bne.n	70009bd6 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
70009bd0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70009bd4:	e01b      	b.n	70009c0e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
70009bd6:	687b      	ldr	r3, [r7, #4]
70009bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009bda:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
70009bdc:	68bb      	ldr	r3, [r7, #8]
70009bde:	f003 0345 	and.w	r3, r3, #69	@ 0x45
70009be2:	2b00      	cmp	r3, #0
70009be4:	d0ef      	beq.n	70009bc6 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
70009be6:	68bb      	ldr	r3, [r7, #8]
70009be8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
70009bec:	2b00      	cmp	r3, #0
70009bee:	d1ea      	bne.n	70009bc6 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
70009bf0:	687b      	ldr	r3, [r7, #4]
70009bf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009bf4:	f003 0304 	and.w	r3, r3, #4
70009bf8:	2b00      	cmp	r3, #0
70009bfa:	d004      	beq.n	70009c06 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
70009bfc:	687b      	ldr	r3, [r7, #4]
70009bfe:	2204      	movs	r2, #4
70009c00:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
70009c02:	2304      	movs	r3, #4
70009c04:	e003      	b.n	70009c0e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
70009c06:	687b      	ldr	r3, [r7, #4]
70009c08:	4a06      	ldr	r2, [pc, #24]	@ (70009c24 <SDMMC_GetCmdResp3+0x7c>)
70009c0a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
70009c0c:	2300      	movs	r3, #0
}
70009c0e:	4618      	mov	r0, r3
70009c10:	3714      	adds	r7, #20
70009c12:	46bd      	mov	sp, r7
70009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
70009c18:	4770      	bx	lr
70009c1a:	bf00      	nop
70009c1c:	24000000 	.word	0x24000000
70009c20:	10624dd3 	.word	0x10624dd3
70009c24:	002000c5 	.word	0x002000c5

70009c28 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
70009c28:	b580      	push	{r7, lr}
70009c2a:	b088      	sub	sp, #32
70009c2c:	af00      	add	r7, sp, #0
70009c2e:	60f8      	str	r0, [r7, #12]
70009c30:	460b      	mov	r3, r1
70009c32:	607a      	str	r2, [r7, #4]
70009c34:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
70009c36:	4b35      	ldr	r3, [pc, #212]	@ (70009d0c <SDMMC_GetCmdResp6+0xe4>)
70009c38:	681b      	ldr	r3, [r3, #0]
70009c3a:	4a35      	ldr	r2, [pc, #212]	@ (70009d10 <SDMMC_GetCmdResp6+0xe8>)
70009c3c:	fba2 2303 	umull	r2, r3, r2, r3
70009c40:	0a5b      	lsrs	r3, r3, #9
70009c42:	f241 3288 	movw	r2, #5000	@ 0x1388
70009c46:	fb02 f303 	mul.w	r3, r2, r3
70009c4a:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
70009c4c:	69fb      	ldr	r3, [r7, #28]
70009c4e:	1e5a      	subs	r2, r3, #1
70009c50:	61fa      	str	r2, [r7, #28]
70009c52:	2b00      	cmp	r3, #0
70009c54:	d102      	bne.n	70009c5c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
70009c56:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70009c5a:	e052      	b.n	70009d02 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
70009c5c:	68fb      	ldr	r3, [r7, #12]
70009c5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009c60:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
70009c62:	69bb      	ldr	r3, [r7, #24]
70009c64:	f003 0345 	and.w	r3, r3, #69	@ 0x45
70009c68:	2b00      	cmp	r3, #0
70009c6a:	d0ef      	beq.n	70009c4c <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
70009c6c:	69bb      	ldr	r3, [r7, #24]
70009c6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
70009c72:	2b00      	cmp	r3, #0
70009c74:	d1ea      	bne.n	70009c4c <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
70009c76:	68fb      	ldr	r3, [r7, #12]
70009c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009c7a:	f003 0304 	and.w	r3, r3, #4
70009c7e:	2b00      	cmp	r3, #0
70009c80:	d004      	beq.n	70009c8c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
70009c82:	68fb      	ldr	r3, [r7, #12]
70009c84:	2204      	movs	r2, #4
70009c86:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
70009c88:	2304      	movs	r3, #4
70009c8a:	e03a      	b.n	70009d02 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
70009c8c:	68fb      	ldr	r3, [r7, #12]
70009c8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009c90:	f003 0301 	and.w	r3, r3, #1
70009c94:	2b00      	cmp	r3, #0
70009c96:	d004      	beq.n	70009ca2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
70009c98:	68fb      	ldr	r3, [r7, #12]
70009c9a:	2201      	movs	r2, #1
70009c9c:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
70009c9e:	2301      	movs	r3, #1
70009ca0:	e02f      	b.n	70009d02 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
70009ca2:	68f8      	ldr	r0, [r7, #12]
70009ca4:	f7ff fc46 	bl	70009534 <SDMMC_GetCommandResponse>
70009ca8:	4603      	mov	r3, r0
70009caa:	461a      	mov	r2, r3
70009cac:	7afb      	ldrb	r3, [r7, #11]
70009cae:	4293      	cmp	r3, r2
70009cb0:	d001      	beq.n	70009cb6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
70009cb2:	2301      	movs	r3, #1
70009cb4:	e025      	b.n	70009d02 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
70009cb6:	68fb      	ldr	r3, [r7, #12]
70009cb8:	4a16      	ldr	r2, [pc, #88]	@ (70009d14 <SDMMC_GetCmdResp6+0xec>)
70009cba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
70009cbc:	2100      	movs	r1, #0
70009cbe:	68f8      	ldr	r0, [r7, #12]
70009cc0:	f7ff fc45 	bl	7000954e <SDMMC_GetResponse>
70009cc4:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
70009cc6:	697b      	ldr	r3, [r7, #20]
70009cc8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
70009ccc:	2b00      	cmp	r3, #0
70009cce:	d106      	bne.n	70009cde <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
70009cd0:	697b      	ldr	r3, [r7, #20]
70009cd2:	0c1b      	lsrs	r3, r3, #16
70009cd4:	b29a      	uxth	r2, r3
70009cd6:	687b      	ldr	r3, [r7, #4]
70009cd8:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
70009cda:	2300      	movs	r3, #0
70009cdc:	e011      	b.n	70009d02 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
70009cde:	697b      	ldr	r3, [r7, #20]
70009ce0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
70009ce4:	2b00      	cmp	r3, #0
70009ce6:	d002      	beq.n	70009cee <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
70009ce8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
70009cec:	e009      	b.n	70009d02 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
70009cee:	697b      	ldr	r3, [r7, #20]
70009cf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
70009cf4:	2b00      	cmp	r3, #0
70009cf6:	d002      	beq.n	70009cfe <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
70009cf8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
70009cfc:	e001      	b.n	70009d02 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
70009cfe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
70009d02:	4618      	mov	r0, r3
70009d04:	3720      	adds	r7, #32
70009d06:	46bd      	mov	sp, r7
70009d08:	bd80      	pop	{r7, pc}
70009d0a:	bf00      	nop
70009d0c:	24000000 	.word	0x24000000
70009d10:	10624dd3 	.word	0x10624dd3
70009d14:	002000c5 	.word	0x002000c5

70009d18 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
70009d18:	b480      	push	{r7}
70009d1a:	b085      	sub	sp, #20
70009d1c:	af00      	add	r7, sp, #0
70009d1e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
70009d20:	4b22      	ldr	r3, [pc, #136]	@ (70009dac <SDMMC_GetCmdResp7+0x94>)
70009d22:	681b      	ldr	r3, [r3, #0]
70009d24:	4a22      	ldr	r2, [pc, #136]	@ (70009db0 <SDMMC_GetCmdResp7+0x98>)
70009d26:	fba2 2303 	umull	r2, r3, r2, r3
70009d2a:	0a5b      	lsrs	r3, r3, #9
70009d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
70009d30:	fb02 f303 	mul.w	r3, r2, r3
70009d34:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
70009d36:	68fb      	ldr	r3, [r7, #12]
70009d38:	1e5a      	subs	r2, r3, #1
70009d3a:	60fa      	str	r2, [r7, #12]
70009d3c:	2b00      	cmp	r3, #0
70009d3e:	d102      	bne.n	70009d46 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
70009d40:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70009d44:	e02c      	b.n	70009da0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
70009d46:	687b      	ldr	r3, [r7, #4]
70009d48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009d4a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
70009d4c:	68bb      	ldr	r3, [r7, #8]
70009d4e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
70009d52:	2b00      	cmp	r3, #0
70009d54:	d0ef      	beq.n	70009d36 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
70009d56:	68bb      	ldr	r3, [r7, #8]
70009d58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
70009d5c:	2b00      	cmp	r3, #0
70009d5e:	d1ea      	bne.n	70009d36 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
70009d60:	687b      	ldr	r3, [r7, #4]
70009d62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009d64:	f003 0304 	and.w	r3, r3, #4
70009d68:	2b00      	cmp	r3, #0
70009d6a:	d004      	beq.n	70009d76 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
70009d6c:	687b      	ldr	r3, [r7, #4]
70009d6e:	2204      	movs	r2, #4
70009d70:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
70009d72:	2304      	movs	r3, #4
70009d74:	e014      	b.n	70009da0 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
70009d76:	687b      	ldr	r3, [r7, #4]
70009d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009d7a:	f003 0301 	and.w	r3, r3, #1
70009d7e:	2b00      	cmp	r3, #0
70009d80:	d004      	beq.n	70009d8c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
70009d82:	687b      	ldr	r3, [r7, #4]
70009d84:	2201      	movs	r2, #1
70009d86:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
70009d88:	2301      	movs	r3, #1
70009d8a:	e009      	b.n	70009da0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
70009d8c:	687b      	ldr	r3, [r7, #4]
70009d8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009d90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
70009d94:	2b00      	cmp	r3, #0
70009d96:	d002      	beq.n	70009d9e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
70009d98:	687b      	ldr	r3, [r7, #4]
70009d9a:	2240      	movs	r2, #64	@ 0x40
70009d9c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
70009d9e:	2300      	movs	r3, #0

}
70009da0:	4618      	mov	r0, r3
70009da2:	3714      	adds	r7, #20
70009da4:	46bd      	mov	sp, r7
70009da6:	f85d 7b04 	ldr.w	r7, [sp], #4
70009daa:	4770      	bx	lr
70009dac:	24000000 	.word	0x24000000
70009db0:	10624dd3 	.word	0x10624dd3

70009db4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
70009db4:	b480      	push	{r7}
70009db6:	b085      	sub	sp, #20
70009db8:	af00      	add	r7, sp, #0
70009dba:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
70009dbc:	4b11      	ldr	r3, [pc, #68]	@ (70009e04 <SDMMC_GetCmdError+0x50>)
70009dbe:	681b      	ldr	r3, [r3, #0]
70009dc0:	4a11      	ldr	r2, [pc, #68]	@ (70009e08 <SDMMC_GetCmdError+0x54>)
70009dc2:	fba2 2303 	umull	r2, r3, r2, r3
70009dc6:	0a5b      	lsrs	r3, r3, #9
70009dc8:	f241 3288 	movw	r2, #5000	@ 0x1388
70009dcc:	fb02 f303 	mul.w	r3, r2, r3
70009dd0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
70009dd2:	68fb      	ldr	r3, [r7, #12]
70009dd4:	1e5a      	subs	r2, r3, #1
70009dd6:	60fa      	str	r2, [r7, #12]
70009dd8:	2b00      	cmp	r3, #0
70009dda:	d102      	bne.n	70009de2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
70009ddc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
70009de0:	e009      	b.n	70009df6 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
70009de2:	687b      	ldr	r3, [r7, #4]
70009de4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
70009de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
70009dea:	2b00      	cmp	r3, #0
70009dec:	d0f1      	beq.n	70009dd2 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
70009dee:	687b      	ldr	r3, [r7, #4]
70009df0:	4a06      	ldr	r2, [pc, #24]	@ (70009e0c <SDMMC_GetCmdError+0x58>)
70009df2:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
70009df4:	2300      	movs	r3, #0
}
70009df6:	4618      	mov	r0, r3
70009df8:	3714      	adds	r7, #20
70009dfa:	46bd      	mov	sp, r7
70009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
70009e00:	4770      	bx	lr
70009e02:	bf00      	nop
70009e04:	24000000 	.word	0x24000000
70009e08:	10624dd3 	.word	0x10624dd3
70009e0c:	002000c5 	.word	0x002000c5

70009e10 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
70009e10:	b580      	push	{r7, lr}
70009e12:	b082      	sub	sp, #8
70009e14:	af00      	add	r7, sp, #0
70009e16:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&STD_CIO_UART_HANDLE, (uint8_t*) &ch, 1, 100);
70009e18:	1d39      	adds	r1, r7, #4
70009e1a:	2364      	movs	r3, #100	@ 0x64
70009e1c:	2201      	movs	r2, #1
70009e1e:	4804      	ldr	r0, [pc, #16]	@ (70009e30 <__io_putchar+0x20>)
70009e20:	f7fe fbbf 	bl	700085a2 <HAL_UART_Transmit>
	return ch;
70009e24:	687b      	ldr	r3, [r7, #4]
}
70009e26:	4618      	mov	r0, r3
70009e28:	3708      	adds	r7, #8
70009e2a:	46bd      	mov	sp, r7
70009e2c:	bd80      	pop	{r7, pc}
70009e2e:	bf00      	nop
70009e30:	24000b18 	.word	0x24000b18

70009e34 <std_cio_init>:
 * @param[in]       None
 * @param[in]       None
 * @return          None
 */
void std_cio_init(void)
{
70009e34:	b580      	push	{r7, lr}
70009e36:	af00      	add	r7, sp, #0
	lwprintf_printf(paon_creator);
	lwprintf_printf("\r\n" "Initializing LwPrintf..." "\r\n");
#endif

#if STD_CIO_PRINT
	std_printf(paon_logo);
70009e38:	4b16      	ldr	r3, [pc, #88]	@ (70009e94 <std_cio_init+0x60>)
70009e3a:	681b      	ldr	r3, [r3, #0]
70009e3c:	4618      	mov	r0, r3
70009e3e:	f000 ffe3 	bl	7000ae08 <printf>
70009e42:	4b15      	ldr	r3, [pc, #84]	@ (70009e98 <std_cio_init+0x64>)
70009e44:	681b      	ldr	r3, [r3, #0]
70009e46:	689b      	ldr	r3, [r3, #8]
70009e48:	4618      	mov	r0, r3
70009e4a:	f000 ff07 	bl	7000ac5c <fflush>
	std_printf(paon_version);
70009e4e:	4b13      	ldr	r3, [pc, #76]	@ (70009e9c <std_cio_init+0x68>)
70009e50:	681b      	ldr	r3, [r3, #0]
70009e52:	4618      	mov	r0, r3
70009e54:	f000 ffd8 	bl	7000ae08 <printf>
70009e58:	4b0f      	ldr	r3, [pc, #60]	@ (70009e98 <std_cio_init+0x64>)
70009e5a:	681b      	ldr	r3, [r3, #0]
70009e5c:	689b      	ldr	r3, [r3, #8]
70009e5e:	4618      	mov	r0, r3
70009e60:	f000 fefc 	bl	7000ac5c <fflush>
	std_printf(paon_date);
70009e64:	4b0e      	ldr	r3, [pc, #56]	@ (70009ea0 <std_cio_init+0x6c>)
70009e66:	681b      	ldr	r3, [r3, #0]
70009e68:	4618      	mov	r0, r3
70009e6a:	f000 ffcd 	bl	7000ae08 <printf>
70009e6e:	4b0a      	ldr	r3, [pc, #40]	@ (70009e98 <std_cio_init+0x64>)
70009e70:	681b      	ldr	r3, [r3, #0]
70009e72:	689b      	ldr	r3, [r3, #8]
70009e74:	4618      	mov	r0, r3
70009e76:	f000 fef1 	bl	7000ac5c <fflush>
	std_printf(paon_creator);
70009e7a:	4b0a      	ldr	r3, [pc, #40]	@ (70009ea4 <std_cio_init+0x70>)
70009e7c:	681b      	ldr	r3, [r3, #0]
70009e7e:	4618      	mov	r0, r3
70009e80:	f000 ffc2 	bl	7000ae08 <printf>
70009e84:	4b04      	ldr	r3, [pc, #16]	@ (70009e98 <std_cio_init+0x64>)
70009e86:	681b      	ldr	r3, [r3, #0]
70009e88:	689b      	ldr	r3, [r3, #8]
70009e8a:	4618      	mov	r0, r3
70009e8c:	f000 fee6 	bl	7000ac5c <fflush>
#endif
}
70009e90:	bf00      	nop
70009e92:	bd80      	pop	{r7, pc}
70009e94:	2400000c 	.word	0x2400000c
70009e98:	240000a8 	.word	0x240000a8
70009e9c:	24000010 	.word	0x24000010
70009ea0:	24000014 	.word	0x24000014
70009ea4:	24000018 	.word	0x24000018

70009ea8 <std_heap_stack_info>:
/**
  * @brief  Prints the start and end addresses along with sizes of the heap and stack.
  * @retval None
  */
void std_heap_stack_info(void)
{
70009ea8:	b580      	push	{r7, lr}
70009eaa:	b086      	sub	sp, #24
70009eac:	af00      	add	r7, sp, #0
    uintptr_t stack_start = (uintptr_t)(&_estack);
70009eae:	4b16      	ldr	r3, [pc, #88]	@ (70009f08 <std_heap_stack_info+0x60>)
70009eb0:	617b      	str	r3, [r7, #20]
    uintptr_t heap_size   = (uintptr_t)(&_Min_Heap_Size);
70009eb2:	4b16      	ldr	r3, [pc, #88]	@ (70009f0c <std_heap_stack_info+0x64>)
70009eb4:	613b      	str	r3, [r7, #16]
    uintptr_t stack_size  = (uintptr_t)(&_Min_Stack_Size);
70009eb6:	4b16      	ldr	r3, [pc, #88]	@ (70009f10 <std_heap_stack_info+0x68>)
70009eb8:	60fb      	str	r3, [r7, #12]

    uintptr_t stack_end   = stack_start - stack_size;
70009eba:	697a      	ldr	r2, [r7, #20]
70009ebc:	68fb      	ldr	r3, [r7, #12]
70009ebe:	1ad3      	subs	r3, r2, r3
70009ec0:	60bb      	str	r3, [r7, #8]
    uintptr_t heap_end    = stack_end;
70009ec2:	68bb      	ldr	r3, [r7, #8]
70009ec4:	607b      	str	r3, [r7, #4]
    uintptr_t heap_start  = heap_end - heap_size;
70009ec6:	687a      	ldr	r2, [r7, #4]
70009ec8:	693b      	ldr	r3, [r7, #16]
70009eca:	1ad3      	subs	r3, r2, r3
70009ecc:	603b      	str	r3, [r7, #0]

    // Print Heap Information
    printf("Heap Start Address : 0x%08" PRIxPTR "\r\n", heap_start);
70009ece:	6839      	ldr	r1, [r7, #0]
70009ed0:	4810      	ldr	r0, [pc, #64]	@ (70009f14 <std_heap_stack_info+0x6c>)
70009ed2:	f000 ff99 	bl	7000ae08 <printf>
    printf("Heap End Address   : 0x%08" PRIxPTR "\r\n", heap_end);
70009ed6:	6879      	ldr	r1, [r7, #4]
70009ed8:	480f      	ldr	r0, [pc, #60]	@ (70009f18 <std_heap_stack_info+0x70>)
70009eda:	f000 ff95 	bl	7000ae08 <printf>
    printf("Heap Size          : %" PRIuPTR " bytes\r\n", heap_size);
70009ede:	6939      	ldr	r1, [r7, #16]
70009ee0:	480e      	ldr	r0, [pc, #56]	@ (70009f1c <std_heap_stack_info+0x74>)
70009ee2:	f000 ff91 	bl	7000ae08 <printf>

    // Print Stack Information
    printf("Stack Start Address: 0x%08" PRIxPTR "\r\n", stack_start);
70009ee6:	6979      	ldr	r1, [r7, #20]
70009ee8:	480d      	ldr	r0, [pc, #52]	@ (70009f20 <std_heap_stack_info+0x78>)
70009eea:	f000 ff8d 	bl	7000ae08 <printf>
    printf("Stack End Address  : 0x%08" PRIxPTR "\r\n", stack_end);
70009eee:	68b9      	ldr	r1, [r7, #8]
70009ef0:	480c      	ldr	r0, [pc, #48]	@ (70009f24 <std_heap_stack_info+0x7c>)
70009ef2:	f000 ff89 	bl	7000ae08 <printf>
    printf("Stack Size         : %" PRIuPTR " bytes\r\n", stack_size);
70009ef6:	68f9      	ldr	r1, [r7, #12]
70009ef8:	480b      	ldr	r0, [pc, #44]	@ (70009f28 <std_heap_stack_info+0x80>)
70009efa:	f000 ff85 	bl	7000ae08 <printf>
}
70009efe:	bf00      	nop
70009f00:	3718      	adds	r7, #24
70009f02:	46bd      	mov	sp, r7
70009f04:	bd80      	pop	{r7, pc}
70009f06:	bf00      	nop
70009f08:	20010000 	.word	0x20010000
70009f0c:	00000200 	.word	0x00000200
70009f10:	00000400 	.word	0x00000400
70009f14:	7000f4e0 	.word	0x7000f4e0
70009f18:	7000f500 	.word	0x7000f500
70009f1c:	7000f520 	.word	0x7000f520
70009f20:	7000f540 	.word	0x7000f540
70009f24:	7000f560 	.word	0x7000f560
70009f28:	7000f580 	.word	0x7000f580

70009f2c <perfc_port_disable_global_interrupt>:
/*============================ PROTOTYPES ====================================*/
/*============================ IMPLEMENTATION ================================*/

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_disable_global_interrupt(void)
{
70009f2c:	b480      	push	{r7}
70009f2e:	b083      	sub	sp, #12
70009f30:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
70009f32:	f3ef 8310 	mrs	r3, PRIMASK
70009f36:	603b      	str	r3, [r7, #0]
  return(result);
70009f38:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
70009f3a:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
70009f3c:	b672      	cpsid	i
}
70009f3e:	bf00      	nop
    __disable_irq();
    
    return tStatus;
70009f40:	687b      	ldr	r3, [r7, #4]
}
70009f42:	4618      	mov	r0, r3
70009f44:	370c      	adds	r7, #12
70009f46:	46bd      	mov	sp, r7
70009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
70009f4c:	4770      	bx	lr

70009f4e <perfc_port_resume_global_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_global_interrupt(perfc_global_interrupt_status_t tStatus)
{
70009f4e:	b480      	push	{r7}
70009f50:	b085      	sub	sp, #20
70009f52:	af00      	add	r7, sp, #0
70009f54:	6078      	str	r0, [r7, #4]
70009f56:	687b      	ldr	r3, [r7, #4]
70009f58:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
70009f5a:	68fb      	ldr	r3, [r7, #12]
70009f5c:	f383 8810 	msr	PRIMASK, r3
}
70009f60:	bf00      	nop
    __set_PRIMASK(tStatus);
}
70009f62:	bf00      	nop
70009f64:	3714      	adds	r7, #20
70009f66:	46bd      	mov	sp, r7
70009f68:	f85d 7b04 	ldr.w	r7, [sp], #4
70009f6c:	4770      	bx	lr
	...

70009f70 <perf_counter_example_r7>:
  * @brief  Performance Counter Example for R7
  * @param  None
  * @retval None
  */
void perf_counter_example_r7(void)
{
70009f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
70009f74:	b0a2      	sub	sp, #136	@ 0x88
70009f76:	af02      	add	r7, sp, #8
    int32_t iCycleResult = 0;
70009f78:	2300      	movs	r3, #0
70009f7a:	67fb      	str	r3, [r7, #124]	@ 0x7c

    __perf_counter_printf__("Performance Counter Example for R7 Start...\r\n");
70009f7c:	4890      	ldr	r0, [pc, #576]	@ (7000a1c0 <perf_counter_example_r7+0x250>)
70009f7e:	f000 ff9f 	bl	7000aec0 <puts>


    /*! demo of using() block */
    using(int a = 0,printf("========= On Enter =======\r\n"),
70009f82:	2300      	movs	r3, #0
70009f84:	67bb      	str	r3, [r7, #120]	@ 0x78
70009f86:	2300      	movs	r3, #0
70009f88:	677b      	str	r3, [r7, #116]	@ 0x74
70009f8a:	e009      	b.n	70009fa0 <perf_counter_example_r7+0x30>
                    printf("========= On Leave =======\r\n")) {
        __perf_counter_printf__("\t In Body a=%d \r\n", ++a);
70009f8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
70009f8e:	3301      	adds	r3, #1
70009f90:	67bb      	str	r3, [r7, #120]	@ 0x78
70009f92:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
70009f94:	488b      	ldr	r0, [pc, #556]	@ (7000a1c4 <perf_counter_example_r7+0x254>)
70009f96:	f000 ff37 	bl	7000ae08 <printf>
    using(int a = 0,printf("========= On Enter =======\r\n"),
70009f9a:	488b      	ldr	r0, [pc, #556]	@ (7000a1c8 <perf_counter_example_r7+0x258>)
70009f9c:	f000 ff90 	bl	7000aec0 <puts>
70009fa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
70009fa2:	1d1a      	adds	r2, r3, #4
70009fa4:	677a      	str	r2, [r7, #116]	@ 0x74
70009fa6:	2b00      	cmp	r3, #0
70009fa8:	d104      	bne.n	70009fb4 <perf_counter_example_r7+0x44>
70009faa:	4888      	ldr	r0, [pc, #544]	@ (7000a1cc <perf_counter_example_r7+0x25c>)
70009fac:	f000 ff88 	bl	7000aec0 <puts>
70009fb0:	2301      	movs	r3, #1
70009fb2:	e000      	b.n	70009fb6 <perf_counter_example_r7+0x46>
70009fb4:	2300      	movs	r3, #0
70009fb6:	2b00      	cmp	r3, #0
70009fb8:	d1e8      	bne.n	70009f8c <perf_counter_example_r7+0x1c>
    }

    __cycleof__("Calibration") {}
70009fba:	f000 fbf5 	bl	7000a7a8 <get_system_ticks>
70009fbe:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
70009fc2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
70009fc6:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
70009fca:	2300      	movs	r3, #0
70009fcc:	667b      	str	r3, [r7, #100]	@ 0x64
70009fce:	e037      	b.n	7000a040 <perf_counter_example_r7+0xd0>
  __ASM volatile ("dsb 0xF":::"memory");
70009fd0:	f3bf 8f4f 	dsb	sy
}
70009fd4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
70009fd6:	f3bf 8f6f 	isb	sy
}
70009fda:	bf00      	nop
70009fdc:	f000 fbe4 	bl	7000a7a8 <get_system_ticks>
70009fe0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
70009fe4:	ebb0 0802 	subs.w	r8, r0, r2
70009fe8:	eb61 0903 	sbc.w	r9, r1, r3
70009fec:	4b78      	ldr	r3, [pc, #480]	@ (7000a1d0 <perf_counter_example_r7+0x260>)
70009fee:	681b      	ldr	r3, [r3, #0]
70009ff0:	17da      	asrs	r2, r3, #31
70009ff2:	613b      	str	r3, [r7, #16]
70009ff4:	617a      	str	r2, [r7, #20]
70009ff6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
70009ffa:	460b      	mov	r3, r1
70009ffc:	ebb8 0303 	subs.w	r3, r8, r3
7000a000:	60bb      	str	r3, [r7, #8]
7000a002:	4613      	mov	r3, r2
7000a004:	eb69 0303 	sbc.w	r3, r9, r3
7000a008:	60fb      	str	r3, [r7, #12]
7000a00a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
7000a00e:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
7000a012:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
7000a016:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
7000a01a:	486e      	ldr	r0, [pc, #440]	@ (7000a1d4 <perf_counter_example_r7+0x264>)
7000a01c:	f000 ff50 	bl	7000aec0 <puts>
7000a020:	486d      	ldr	r0, [pc, #436]	@ (7000a1d8 <perf_counter_example_r7+0x268>)
7000a022:	f000 fef1 	bl	7000ae08 <printf>
7000a026:	486d      	ldr	r0, [pc, #436]	@ (7000a1dc <perf_counter_example_r7+0x26c>)
7000a028:	f000 ff4a 	bl	7000aec0 <puts>
7000a02c:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
7000a030:	e9cd 2300 	strd	r2, r3, [sp]
7000a034:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
7000a038:	4969      	ldr	r1, [pc, #420]	@ (7000a1e0 <perf_counter_example_r7+0x270>)
7000a03a:	486a      	ldr	r0, [pc, #424]	@ (7000a1e4 <perf_counter_example_r7+0x274>)
7000a03c:	f000 fee4 	bl	7000ae08 <printf>
7000a040:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000a042:	f103 0208 	add.w	r2, r3, #8
7000a046:	667a      	str	r2, [r7, #100]	@ 0x64
7000a048:	2b00      	cmp	r3, #0
7000a04a:	d107      	bne.n	7000a05c <perf_counter_example_r7+0xec>
  __ASM volatile ("dsb 0xF":::"memory");
7000a04c:	f3bf 8f4f 	dsb	sy
}
7000a050:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000a052:	f3bf 8f6f 	isb	sy
}
7000a056:	bf00      	nop
7000a058:	2301      	movs	r3, #1
7000a05a:	e000      	b.n	7000a05e <perf_counter_example_r7+0xee>
7000a05c:	2300      	movs	r3, #0
7000a05e:	2b00      	cmp	r3, #0
7000a060:	d1b6      	bne.n	70009fd0 <perf_counter_example_r7+0x60>

    __perf_counter_printf__("\r\n\r\n\r\n\r\n");
7000a062:	4861      	ldr	r0, [pc, #388]	@ (7000a1e8 <perf_counter_example_r7+0x278>)
7000a064:	f000 ff2c 	bl	7000aec0 <puts>

    /* measure cycles and store it in a dedicated variable without printf */
    __cycleof__("delay_us(1000ul)",
7000a068:	f000 fb9e 	bl	7000a7a8 <get_system_ticks>
7000a06c:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
7000a070:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
7000a074:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
7000a078:	2300      	movs	r3, #0
7000a07a:	657b      	str	r3, [r7, #84]	@ 0x54
7000a07c:	e025      	b.n	7000a0ca <perf_counter_example_r7+0x15a>
        /* insert code to __cycleof__ body, "{}" can be omitted  */
        {
            iCycleResult = __cycle_count__;   /*< "__cycle_count__" stores the result */
        }) {
        perfc_delay_us(1000ul);
7000a07e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000a082:	f000 fab5 	bl	7000a5f0 <perfc_delay_us>
  __ASM volatile ("dsb 0xF":::"memory");
7000a086:	f3bf 8f4f 	dsb	sy
}
7000a08a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000a08c:	f3bf 8f6f 	isb	sy
}
7000a090:	bf00      	nop
    __cycleof__("delay_us(1000ul)",
7000a092:	f000 fb89 	bl	7000a7a8 <get_system_ticks>
7000a096:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
7000a09a:	1a84      	subs	r4, r0, r2
7000a09c:	eb61 0503 	sbc.w	r5, r1, r3
7000a0a0:	4b4b      	ldr	r3, [pc, #300]	@ (7000a1d0 <perf_counter_example_r7+0x260>)
7000a0a2:	681b      	ldr	r3, [r3, #0]
7000a0a4:	17da      	asrs	r2, r3, #31
7000a0a6:	469a      	mov	sl, r3
7000a0a8:	4693      	mov	fp, r2
7000a0aa:	ebb4 030a 	subs.w	r3, r4, sl
7000a0ae:	603b      	str	r3, [r7, #0]
7000a0b0:	eb65 030b 	sbc.w	r3, r5, fp
7000a0b4:	607b      	str	r3, [r7, #4]
7000a0b6:	e9d7 2300 	ldrd	r2, r3, [r7]
7000a0ba:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
7000a0be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
7000a0c2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
7000a0c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
7000a0c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
7000a0ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
7000a0cc:	f103 0208 	add.w	r2, r3, #8
7000a0d0:	657a      	str	r2, [r7, #84]	@ 0x54
7000a0d2:	2b00      	cmp	r3, #0
7000a0d4:	d107      	bne.n	7000a0e6 <perf_counter_example_r7+0x176>
  __ASM volatile ("dsb 0xF":::"memory");
7000a0d6:	f3bf 8f4f 	dsb	sy
}
7000a0da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000a0dc:	f3bf 8f6f 	isb	sy
}
7000a0e0:	bf00      	nop
7000a0e2:	2301      	movs	r3, #1
7000a0e4:	e000      	b.n	7000a0e8 <perf_counter_example_r7+0x178>
7000a0e6:	2300      	movs	r3, #0
7000a0e8:	2b00      	cmp	r3, #0
7000a0ea:	d1c8      	bne.n	7000a07e <perf_counter_example_r7+0x10e>
    }

    perfc_delay_ms(500);
7000a0ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
7000a0f0:	f000 faf2 	bl	7000a6d8 <perfc_delay_ms>

    __perf_counter_printf__("\r\n delay_us(1000ul) takes %"PRIi32" cycles\r\n", (int32_t)iCycleResult);
7000a0f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
7000a0f6:	483d      	ldr	r0, [pc, #244]	@ (7000a1ec <perf_counter_example_r7+0x27c>)
7000a0f8:	f000 fe86 	bl	7000ae08 <printf>

    __perf_counter_printf__("Long Delay Test Start...Please wait for 10s...\r\n");
7000a0fc:	483c      	ldr	r0, [pc, #240]	@ (7000a1f0 <perf_counter_example_r7+0x280>)
7000a0fe:	f000 fedf 	bl	7000aec0 <puts>
    //__IRQ_SAFE {
        perfc_delay_ms(1000);
7000a102:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
7000a106:	f000 fae7 	bl	7000a6d8 <perfc_delay_ms>
    //}
    __perf_counter_printf__("Long Delay Test End...\r\n");
7000a10a:	483a      	ldr	r0, [pc, #232]	@ (7000a1f4 <perf_counter_example_r7+0x284>)
7000a10c:	f000 fed8 	bl	7000aec0 <puts>

    /*! demo of with block */
    with(example_lv0_t, &s_tItem[0], pitem) {
7000a110:	4b39      	ldr	r3, [pc, #228]	@ (7000a1f8 <perf_counter_example_r7+0x288>)
7000a112:	653b      	str	r3, [r7, #80]	@ 0x50
7000a114:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
7000a116:	62fb      	str	r3, [r7, #44]	@ 0x2c
7000a118:	2300      	movs	r3, #0
7000a11a:	64fb      	str	r3, [r7, #76]	@ 0x4c
7000a11c:	e01d      	b.n	7000a15a <perf_counter_example_r7+0x1ea>
        _->wA = 1;
7000a11e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
7000a120:	2201      	movs	r2, #1
7000a122:	601a      	str	r2, [r3, #0]
        _->hwB = 2;
7000a124:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
7000a126:	2202      	movs	r2, #2
7000a128:	809a      	strh	r2, [r3, #4]
        _->chC = 3;
7000a12a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
7000a12c:	2203      	movs	r2, #3
7000a12e:	719a      	strb	r2, [r3, #6]

        with(&pitem->tLV1) {
7000a130:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
7000a132:	3308      	adds	r3, #8
7000a134:	61bb      	str	r3, [r7, #24]
7000a136:	2300      	movs	r3, #0
7000a138:	64bb      	str	r3, [r7, #72]	@ 0x48
7000a13a:	e008      	b.n	7000a14e <perf_counter_example_r7+0x1de>
            _->wLV1A = 4;
7000a13c:	69bb      	ldr	r3, [r7, #24]
7000a13e:	2204      	movs	r2, #4
7000a140:	601a      	str	r2, [r3, #0]
            _->hwLV1B = 5;
7000a142:	69bb      	ldr	r3, [r7, #24]
7000a144:	2205      	movs	r2, #5
7000a146:	809a      	strh	r2, [r3, #4]
            _->chLV1C = 6;
7000a148:	69bb      	ldr	r3, [r7, #24]
7000a14a:	2206      	movs	r2, #6
7000a14c:	719a      	strb	r2, [r3, #6]
        with(&pitem->tLV1) {
7000a14e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
7000a150:	f103 0208 	add.w	r2, r3, #8
7000a154:	64ba      	str	r2, [r7, #72]	@ 0x48
7000a156:	2b00      	cmp	r3, #0
7000a158:	d0f0      	beq.n	7000a13c <perf_counter_example_r7+0x1cc>
    with(example_lv0_t, &s_tItem[0], pitem) {
7000a15a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
7000a15c:	f103 0210 	add.w	r2, r3, #16
7000a160:	64fa      	str	r2, [r7, #76]	@ 0x4c
7000a162:	2b00      	cmp	r3, #0
7000a164:	d101      	bne.n	7000a16a <perf_counter_example_r7+0x1fa>
7000a166:	2301      	movs	r3, #1
7000a168:	e000      	b.n	7000a16c <perf_counter_example_r7+0x1fc>
7000a16a:	2300      	movs	r3, #0
7000a16c:	2b00      	cmp	r3, #0
7000a16e:	d1d6      	bne.n	7000a11e <perf_counter_example_r7+0x1ae>
        }
    }

    //! demo of using clock() in timer.h
    do {
        int64_t tStart = get_system_ticks();
7000a170:	f000 fb1a 	bl	7000a7a8 <get_system_ticks>
7000a174:	e9c7 0108 	strd	r0, r1, [r7, #32]
        __IRQ_SAFE {
7000a178:	f7ff fed8 	bl	70009f2c <perfc_port_disable_global_interrupt>
7000a17c:	61f8      	str	r0, [r7, #28]
7000a17e:	2300      	movs	r3, #0
7000a180:	647b      	str	r3, [r7, #68]	@ 0x44
7000a182:	e005      	b.n	7000a190 <perf_counter_example_r7+0x220>
            printf("no interrupt \r\n");
7000a184:	481d      	ldr	r0, [pc, #116]	@ (7000a1fc <perf_counter_example_r7+0x28c>)
7000a186:	f000 fe9b 	bl	7000aec0 <puts>
        __IRQ_SAFE {
7000a18a:	69f8      	ldr	r0, [r7, #28]
7000a18c:	f7ff fedf 	bl	70009f4e <perfc_port_resume_global_interrupt>
7000a190:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
7000a192:	1d1a      	adds	r2, r3, #4
7000a194:	647a      	str	r2, [r7, #68]	@ 0x44
7000a196:	2b00      	cmp	r3, #0
7000a198:	d0f4      	beq.n	7000a184 <perf_counter_example_r7+0x214>
        }
        __perf_counter_printf__("used clock cycle: %"PRIi32, (int32_t)(get_system_ticks() - tStart));
7000a19a:	f000 fb05 	bl	7000a7a8 <get_system_ticks>
7000a19e:	4602      	mov	r2, r0
7000a1a0:	460b      	mov	r3, r1
7000a1a2:	6a3b      	ldr	r3, [r7, #32]
7000a1a4:	1ad3      	subs	r3, r2, r3
7000a1a6:	4619      	mov	r1, r3
7000a1a8:	4815      	ldr	r0, [pc, #84]	@ (7000a200 <perf_counter_example_r7+0x290>)
7000a1aa:	f000 fe2d 	bl	7000ae08 <printf>
        __perf_counter_printf__("\r[%010"PRIi64"]\r\n", get_system_ticks());
    }
    */


    __perf_counter_printf__("Performance Counter Example for R7 End.\r\n");
7000a1ae:	4815      	ldr	r0, [pc, #84]	@ (7000a204 <perf_counter_example_r7+0x294>)
7000a1b0:	f000 fe86 	bl	7000aec0 <puts>
}
7000a1b4:	bf00      	nop
7000a1b6:	3780      	adds	r7, #128	@ 0x80
7000a1b8:	46bd      	mov	sp, r7
7000a1ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000a1be:	bf00      	nop
7000a1c0:	7000f5a0 	.word	0x7000f5a0
7000a1c4:	7000f5d0 	.word	0x7000f5d0
7000a1c8:	7000f5e4 	.word	0x7000f5e4
7000a1cc:	7000f600 	.word	0x7000f600
7000a1d0:	24000d10 	.word	0x24000d10
7000a1d4:	7000f61c 	.word	0x7000f61c
7000a1d8:	7000f620 	.word	0x7000f620
7000a1dc:	7000f630 	.word	0x7000f630
7000a1e0:	7000f658 	.word	0x7000f658
7000a1e4:	7000f664 	.word	0x7000f664
7000a1e8:	7000f68c 	.word	0x7000f68c
7000a1ec:	7000f694 	.word	0x7000f694
7000a1f0:	7000f6bc 	.word	0x7000f6bc
7000a1f4:	7000f6ec 	.word	0x7000f6ec
7000a1f8:	2400001c 	.word	0x2400001c
7000a1fc:	7000f704 	.word	0x7000f704
7000a200:	7000f714 	.word	0x7000f714
7000a204:	7000f72c 	.word	0x7000f72c

7000a208 <perfc_port_disable_global_interrupt>:
/*============================ PROTOTYPES ====================================*/
/*============================ IMPLEMENTATION ================================*/

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_disable_global_interrupt(void)
{
7000a208:	b480      	push	{r7}
7000a20a:	b083      	sub	sp, #12
7000a20c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
7000a20e:	f3ef 8310 	mrs	r3, PRIMASK
7000a212:	603b      	str	r3, [r7, #0]
  return(result);
7000a214:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
7000a216:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
7000a218:	b672      	cpsid	i
}
7000a21a:	bf00      	nop
    __disable_irq();
    
    return tStatus;
7000a21c:	687b      	ldr	r3, [r7, #4]
}
7000a21e:	4618      	mov	r0, r3
7000a220:	370c      	adds	r7, #12
7000a222:	46bd      	mov	sp, r7
7000a224:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a228:	4770      	bx	lr

7000a22a <perfc_port_resume_global_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_global_interrupt(perfc_global_interrupt_status_t tStatus)
{
7000a22a:	b480      	push	{r7}
7000a22c:	b085      	sub	sp, #20
7000a22e:	af00      	add	r7, sp, #0
7000a230:	6078      	str	r0, [r7, #4]
7000a232:	687b      	ldr	r3, [r7, #4]
7000a234:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
7000a236:	68fb      	ldr	r3, [r7, #12]
7000a238:	f383 8810 	msr	PRIMASK, r3
}
7000a23c:	bf00      	nop
    __set_PRIMASK(tStatus);
}
7000a23e:	bf00      	nop
7000a240:	3714      	adds	r7, #20
7000a242:	46bd      	mov	sp, r7
7000a244:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a248:	4770      	bx	lr

7000a24a <perfc_port_mask_systimer_interrupt>:

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_mask_systimer_interrupt(void)
{
7000a24a:	b480      	push	{r7}
7000a24c:	b083      	sub	sp, #12
7000a24e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
7000a250:	f3ef 8310 	mrs	r3, PRIMASK
7000a254:	603b      	str	r3, [r7, #0]
  return(result);
7000a256:	683b      	ldr	r3, [r7, #0]
#if (defined(__ARM_ARCH) && __ARM_ARCH_PROFILE == 'M' && (__ARM_ARCH_ISA_THUMB < 2)) ||  __PERFC_SYSTIMER_PRIORITY__ == 0
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
7000a258:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
7000a25a:	b672      	cpsid	i
}
7000a25c:	bf00      	nop
    __disable_irq();
    
    return tStatus;
7000a25e:	687b      	ldr	r3, [r7, #4]

#else
    /* this should not happen */
    return 0;
#endif
}
7000a260:	4618      	mov	r0, r3
7000a262:	370c      	adds	r7, #12
7000a264:	46bd      	mov	sp, r7
7000a266:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a26a:	4770      	bx	lr

7000a26c <perfc_port_resume_systimer_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_systimer_interrupt(perfc_global_interrupt_status_t tStatus)
{
7000a26c:	b480      	push	{r7}
7000a26e:	b085      	sub	sp, #20
7000a270:	af00      	add	r7, sp, #0
7000a272:	6078      	str	r0, [r7, #4]
7000a274:	687b      	ldr	r3, [r7, #4]
7000a276:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
7000a278:	68fb      	ldr	r3, [r7, #12]
7000a27a:	f383 8810 	msr	PRIMASK, r3
}
7000a27e:	bf00      	nop
#else
    /* this should not happen */
    return 0;
#endif
    
}
7000a280:	bf00      	nop
7000a282:	3714      	adds	r7, #20
7000a284:	46bd      	mov	sp, r7
7000a286:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a28a:	4770      	bx	lr

7000a28c <reinterpret_q16_f32>:


__STATIC_INLINE 
q16_t
reinterpret_q16_f32(float fIn0)
{
7000a28c:	b480      	push	{r7}
7000a28e:	b083      	sub	sp, #12
7000a290:	af00      	add	r7, sp, #0
7000a292:	ed87 0a01 	vstr	s0, [r7, #4]
    return ((q16_t)((fIn0) * 65536.0f + ((fIn0) >= 0 ? 0.5f : -0.5f)));
7000a296:	edd7 7a01 	vldr	s15, [r7, #4]
7000a29a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 7000a2d4 <reinterpret_q16_f32+0x48>
7000a29e:	ee67 7a87 	vmul.f32	s15, s15, s14
7000a2a2:	ed97 7a01 	vldr	s14, [r7, #4]
7000a2a6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
7000a2aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000a2ae:	db02      	blt.n	7000a2b6 <reinterpret_q16_f32+0x2a>
7000a2b0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
7000a2b4:	e001      	b.n	7000a2ba <reinterpret_q16_f32+0x2e>
7000a2b6:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
7000a2ba:	ee77 7a27 	vadd.f32	s15, s14, s15
7000a2be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
7000a2c2:	ee17 3a90 	vmov	r3, s15
}
7000a2c6:	4618      	mov	r0, r3
7000a2c8:	370c      	adds	r7, #12
7000a2ca:	46bd      	mov	sp, r7
7000a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a2d0:	4770      	bx	lr
7000a2d2:	bf00      	nop
7000a2d4:	47800000 	.word	0x47800000

7000a2d8 <perfc_port_insert_to_system_timer_insert_ovf_handler>:
 *            priorities than __PERFC_SYSTIMER_PRIORITY__, please make sure
 *            the System Timer ISR (i.e. SysTick_Handler) have the same or 
 *            higher priority.
 */
void perfc_port_insert_to_system_timer_insert_ovf_handler(void)
{
7000a2d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
7000a2dc:	b086      	sub	sp, #24
7000a2de:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
7000a2e0:	f000 fbd4 	bl	7000aa8c <perfc_port_get_system_timer_top>
7000a2e4:	4602      	mov	r2, r0
7000a2e6:	460b      	mov	r3, r1
7000a2e8:	f112 0801 	adds.w	r8, r2, #1
7000a2ec:	f143 0900 	adc.w	r9, r3, #0
7000a2f0:	e9c7 8902 	strd	r8, r9, [r7, #8]

    /* prevent high priority exceptions from preempting the system timer OVF 
     * exception handling
     */
    __PERFC_SAFE {
7000a2f4:	f7ff ffa9 	bl	7000a24a <perfc_port_mask_systimer_interrupt>
7000a2f8:	6078      	str	r0, [r7, #4]
7000a2fa:	2300      	movs	r3, #0
7000a2fc:	617b      	str	r3, [r7, #20]
7000a2fe:	e00d      	b.n	7000a31c <perfc_port_insert_to_system_timer_insert_ovf_handler+0x44>
        PERFC.Ticks.lTimestampBase += lLoad;
7000a300:	4b0c      	ldr	r3, [pc, #48]	@ (7000a334 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
7000a302:	e9d3 0100 	ldrd	r0, r1, [r3]
7000a306:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
7000a30a:	1884      	adds	r4, r0, r2
7000a30c:	eb41 0503 	adc.w	r5, r1, r3
7000a310:	4b08      	ldr	r3, [pc, #32]	@ (7000a334 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
7000a312:	e9c3 4500 	strd	r4, r5, [r3]
    __PERFC_SAFE {
7000a316:	6878      	ldr	r0, [r7, #4]
7000a318:	f7ff ffa8 	bl	7000a26c <perfc_port_resume_systimer_interrupt>
7000a31c:	697b      	ldr	r3, [r7, #20]
7000a31e:	1d1a      	adds	r2, r3, #4
7000a320:	617a      	str	r2, [r7, #20]
7000a322:	2b00      	cmp	r3, #0
7000a324:	d0ec      	beq.n	7000a300 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x28>
        } else {
            PERFC.US.wResidule = wResidule;
        }
    }
#endif
}
7000a326:	bf00      	nop
7000a328:	bf00      	nop
7000a32a:	3718      	adds	r7, #24
7000a32c:	46bd      	mov	sp, r7
7000a32e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
7000a332:	bf00      	nop
7000a334:	24000cf0 	.word	0x24000cf0

7000a338 <__perf_os_patch_init>:
}

__WEAK
__attribute__((noinline))
void __perf_os_patch_init(void)
{
7000a338:	b480      	push	{r7}
7000a33a:	af00      	add	r7, sp, #0
}
7000a33c:	bf00      	nop
7000a33e:	46bd      	mov	sp, r7
7000a340:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a344:	4770      	bx	lr
	...

7000a348 <update_perf_counter>:


void update_perf_counter(void)
{
7000a348:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
7000a34c:	b08e      	sub	sp, #56	@ 0x38
7000a34e:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
7000a350:	f000 fb9c 	bl	7000aa8c <perfc_port_get_system_timer_top>
7000a354:	4602      	mov	r2, r0
7000a356:	460b      	mov	r3, r1
7000a358:	1c51      	adds	r1, r2, #1
7000a35a:	6039      	str	r1, [r7, #0]
7000a35c:	f143 0300 	adc.w	r3, r3, #0
7000a360:	607b      	str	r3, [r7, #4]
7000a362:	e9d7 2300 	ldrd	r2, r3, [r7]
7000a366:	e9c7 2306 	strd	r2, r3, [r7, #24]
    UNUSED_PARAM(lLoad);
    
    
    uint32_t wSystemFrequency = perfc_port_get_system_timer_freq();
7000a36a:	f000 fb71 	bl	7000aa50 <perfc_port_get_system_timer_freq>
7000a36e:	6178      	str	r0, [r7, #20]

    PERFC.bLessThan1MHz = (wSystemFrequency < 1000000ul);
7000a370:	697b      	ldr	r3, [r7, #20]
7000a372:	4a44      	ldr	r2, [pc, #272]	@ (7000a484 <update_perf_counter+0x13c>)
7000a374:	4293      	cmp	r3, r2
7000a376:	bf94      	ite	ls
7000a378:	2301      	movls	r3, #1
7000a37a:	2300      	movhi	r3, #0
7000a37c:	b2da      	uxtb	r2, r3
7000a37e:	4b42      	ldr	r3, [pc, #264]	@ (7000a488 <update_perf_counter+0x140>)
7000a380:	765a      	strb	r2, [r3, #25]

    if (PERFC.bLessThan1MHz) {
7000a382:	4b41      	ldr	r3, [pc, #260]	@ (7000a488 <update_perf_counter+0x140>)
7000a384:	7e5b      	ldrb	r3, [r3, #25]
7000a386:	b2db      	uxtb	r3, r3
7000a388:	2b00      	cmp	r3, #0
7000a38a:	d010      	beq.n	7000a3ae <update_perf_counter+0x66>
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
                                              / (float)wSystemFrequency);
7000a38c:	697b      	ldr	r3, [r7, #20]
7000a38e:	ee07 3a90 	vmov	s15, r3
7000a392:	eef8 7a67 	vcvt.f32.u32	s15, s15
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
7000a396:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 7000a48c <update_perf_counter+0x144>
7000a39a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
7000a39e:	eeb0 0a47 	vmov.f32	s0, s14
7000a3a2:	f7ff ff73 	bl	7000a28c <reinterpret_q16_f32>
7000a3a6:	4603      	mov	r3, r0
7000a3a8:	4a37      	ldr	r2, [pc, #220]	@ (7000a488 <update_perf_counter+0x140>)
7000a3aa:	6113      	str	r3, [r2, #16]
7000a3ac:	e00f      	b.n	7000a3ce <update_perf_counter+0x86>
    } else {
    #if defined(__PERFC_NO_Q16__)
        PERFC.US.wUnit = wSystemFrequency / 1000000ul;
    #else
        PERFC.US.q16Unit = reinterpret_q16_f32( (float)wSystemFrequency 
7000a3ae:	697b      	ldr	r3, [r7, #20]
7000a3b0:	ee07 3a90 	vmov	s15, r3
7000a3b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
7000a3b8:	eddf 6a34 	vldr	s13, [pc, #208]	@ 7000a48c <update_perf_counter+0x144>
7000a3bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
7000a3c0:	eeb0 0a47 	vmov.f32	s0, s14
7000a3c4:	f7ff ff62 	bl	7000a28c <reinterpret_q16_f32>
7000a3c8:	4603      	mov	r3, r0
7000a3ca:	4a2f      	ldr	r2, [pc, #188]	@ (7000a488 <update_perf_counter+0x140>)
7000a3cc:	6113      	str	r3, [r2, #16]
                                              / 1000000.0f);
    #endif
    }
    
    PERFC.MS.wUnit = wSystemFrequency / 1000ul;
7000a3ce:	697b      	ldr	r3, [r7, #20]
7000a3d0:	4a2f      	ldr	r2, [pc, #188]	@ (7000a490 <update_perf_counter+0x148>)
7000a3d2:	fba2 2303 	umull	r2, r3, r2, r3
7000a3d6:	099b      	lsrs	r3, r3, #6
7000a3d8:	4a2b      	ldr	r2, [pc, #172]	@ (7000a488 <update_perf_counter+0x140>)
7000a3da:	6153      	str	r3, [r2, #20]
    PERFC.MS.Overflow.wResidule = lLoad 
                                - perfc_convert_ms_to_ticks(
                                            PERFC.MS.Overflow.lCompensation);
#endif

    __PERFC_SAFE {
7000a3dc:	f7ff ff35 	bl	7000a24a <perfc_port_mask_systimer_interrupt>
7000a3e0:	6138      	str	r0, [r7, #16]
7000a3e2:	2300      	movs	r3, #0
7000a3e4:	637b      	str	r3, [r7, #52]	@ 0x34
7000a3e6:	e041      	b.n	7000a46c <update_perf_counter+0x124>
        g_nOffset = 0;
7000a3e8:	4b2a      	ldr	r3, [pc, #168]	@ (7000a494 <update_perf_counter+0x14c>)
7000a3ea:	2200      	movs	r2, #0
7000a3ec:	601a      	str	r2, [r3, #0]
        __cycleof__("", {g_nOffset = __cycle_count__;}) { __NOP(); }
7000a3ee:	f000 f9db 	bl	7000a7a8 <get_system_ticks>
7000a3f2:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
7000a3f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a3fa:	e9c7 2302 	strd	r2, r3, [r7, #8]
7000a3fe:	2300      	movs	r3, #0
7000a400:	627b      	str	r3, [r7, #36]	@ 0x24
7000a402:	e01f      	b.n	7000a444 <update_perf_counter+0xfc>
7000a404:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
7000a406:	f3bf 8f4f 	dsb	sy
}
7000a40a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000a40c:	f3bf 8f6f 	isb	sy
}
7000a410:	bf00      	nop
7000a412:	f000 f9c9 	bl	7000a7a8 <get_system_ticks>
7000a416:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a41a:	1a84      	subs	r4, r0, r2
7000a41c:	eb61 0503 	sbc.w	r5, r1, r3
7000a420:	4b1c      	ldr	r3, [pc, #112]	@ (7000a494 <update_perf_counter+0x14c>)
7000a422:	681b      	ldr	r3, [r3, #0]
7000a424:	17da      	asrs	r2, r3, #31
7000a426:	4698      	mov	r8, r3
7000a428:	4691      	mov	r9, r2
7000a42a:	ebb4 0a08 	subs.w	sl, r4, r8
7000a42e:	eb65 0b09 	sbc.w	fp, r5, r9
7000a432:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
7000a436:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a43a:	e9c7 2302 	strd	r2, r3, [r7, #8]
7000a43e:	68bb      	ldr	r3, [r7, #8]
7000a440:	4a14      	ldr	r2, [pc, #80]	@ (7000a494 <update_perf_counter+0x14c>)
7000a442:	6013      	str	r3, [r2, #0]
7000a444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000a446:	f103 0208 	add.w	r2, r3, #8
7000a44a:	627a      	str	r2, [r7, #36]	@ 0x24
7000a44c:	2b00      	cmp	r3, #0
7000a44e:	d107      	bne.n	7000a460 <update_perf_counter+0x118>
  __ASM volatile ("dsb 0xF":::"memory");
7000a450:	f3bf 8f4f 	dsb	sy
}
7000a454:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
7000a456:	f3bf 8f6f 	isb	sy
}
7000a45a:	bf00      	nop
7000a45c:	2301      	movs	r3, #1
7000a45e:	e000      	b.n	7000a462 <update_perf_counter+0x11a>
7000a460:	2300      	movs	r3, #0
7000a462:	2b00      	cmp	r3, #0
7000a464:	d1ce      	bne.n	7000a404 <update_perf_counter+0xbc>
    __PERFC_SAFE {
7000a466:	6938      	ldr	r0, [r7, #16]
7000a468:	f7ff ff00 	bl	7000a26c <perfc_port_resume_systimer_interrupt>
7000a46c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
7000a46e:	1d1a      	adds	r2, r3, #4
7000a470:	637a      	str	r2, [r7, #52]	@ 0x34
7000a472:	2b00      	cmp	r3, #0
7000a474:	d0b8      	beq.n	7000a3e8 <update_perf_counter+0xa0>
    }
}
7000a476:	bf00      	nop
7000a478:	bf00      	nop
7000a47a:	3738      	adds	r7, #56	@ 0x38
7000a47c:	46bd      	mov	sp, r7
7000a47e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000a482:	bf00      	nop
7000a484:	000f423f 	.word	0x000f423f
7000a488:	24000cf0 	.word	0x24000cf0
7000a48c:	49742400 	.word	0x49742400
7000a490:	10624dd3 	.word	0x10624dd3
7000a494:	24000d10 	.word	0x24000d10

7000a498 <perfc_init>:

bool perfc_init(bool bIsSysTimerOccupied)
{
7000a498:	b580      	push	{r7, lr}
7000a49a:	b086      	sub	sp, #24
7000a49c:	af00      	add	r7, sp, #0
7000a49e:	4603      	mov	r3, r0
7000a4a0:	71fb      	strb	r3, [r7, #7]
    bool bResult = false;
7000a4a2:	2300      	movs	r3, #0
7000a4a4:	75fb      	strb	r3, [r7, #23]
    __PERFC_SAFE {
7000a4a6:	f7ff fed0 	bl	7000a24a <perfc_port_mask_systimer_interrupt>
7000a4aa:	60f8      	str	r0, [r7, #12]
7000a4ac:	2300      	movs	r3, #0
7000a4ae:	613b      	str	r3, [r7, #16]
7000a4b0:	e00d      	b.n	7000a4ce <perfc_init+0x36>
        PERFC.bIsSysTimerOccupied = bIsSysTimerOccupied;
7000a4b2:	4a15      	ldr	r2, [pc, #84]	@ (7000a508 <perfc_init+0x70>)
7000a4b4:	79fb      	ldrb	r3, [r7, #7]
7000a4b6:	7613      	strb	r3, [r2, #24]
        bResult = perfc_port_init_system_timer(bIsSysTimerOccupied);            // use the longest period
7000a4b8:	79fb      	ldrb	r3, [r7, #7]
7000a4ba:	4618      	mov	r0, r3
7000a4bc:	f000 fa92 	bl	7000a9e4 <perfc_port_init_system_timer>
7000a4c0:	4603      	mov	r3, r0
7000a4c2:	75fb      	strb	r3, [r7, #23]
        perfc_port_clear_system_timer_ovf_pending();
7000a4c4:	f000 fb0e 	bl	7000aae4 <perfc_port_clear_system_timer_ovf_pending>
    __PERFC_SAFE {
7000a4c8:	68f8      	ldr	r0, [r7, #12]
7000a4ca:	f7ff fecf 	bl	7000a26c <perfc_port_resume_systimer_interrupt>
7000a4ce:	693b      	ldr	r3, [r7, #16]
7000a4d0:	1d1a      	adds	r2, r3, #4
7000a4d2:	613a      	str	r2, [r7, #16]
7000a4d4:	2b00      	cmp	r3, #0
7000a4d6:	d0ec      	beq.n	7000a4b2 <perfc_init+0x1a>
    }
    
    update_perf_counter();
7000a4d8:	f7ff ff36 	bl	7000a348 <update_perf_counter>

    PERFC.Ticks.lTimestampBase = 0;                                             // reset system cycle counter
7000a4dc:	490a      	ldr	r1, [pc, #40]	@ (7000a508 <perfc_init+0x70>)
7000a4de:	f04f 0200 	mov.w	r2, #0
7000a4e2:	f04f 0300 	mov.w	r3, #0
7000a4e6:	e9c1 2300 	strd	r2, r3, [r1]
    PERFC.Ticks.lOldTimestamp = 0;
7000a4ea:	4907      	ldr	r1, [pc, #28]	@ (7000a508 <perfc_init+0x70>)
7000a4ec:	f04f 0200 	mov.w	r2, #0
7000a4f0:	f04f 0300 	mov.w	r3, #0
7000a4f4:	e9c1 2302 	strd	r2, r3, [r1, #8]
    PERFC.MS.lOldTimestamp = 0;
    PERFC.US.lTimestampBase = 0;                                                // reset system microsecond counter
    PERFC.US.lOldTimestamp = 0;
#endif

    __perf_os_patch_init();
7000a4f8:	f7ff ff1e 	bl	7000a338 <__perf_os_patch_init>
    
    return bResult;
7000a4fc:	7dfb      	ldrb	r3, [r7, #23]
}
7000a4fe:	4618      	mov	r0, r3
7000a500:	3718      	adds	r7, #24
7000a502:	46bd      	mov	sp, r7
7000a504:	bd80      	pop	{r7, pc}
7000a506:	bf00      	nop
7000a508:	24000cf0 	.word	0x24000cf0

7000a50c <__check_and_handle_ovf>:

__STATIC_INLINE int64_t __check_and_handle_ovf(int64_t lTemp)
{
7000a50c:	b580      	push	{r7, lr}
7000a50e:	b084      	sub	sp, #16
7000a510:	af00      	add	r7, sp, #0
7000a512:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
7000a516:	f7ff fe77 	bl	7000a208 <perfc_port_disable_global_interrupt>
7000a51a:	60b8      	str	r0, [r7, #8]
7000a51c:	2300      	movs	r3, #0
7000a51e:	60fb      	str	r3, [r7, #12]
7000a520:	e00f      	b.n	7000a542 <__check_and_handle_ovf+0x36>
        if (perfc_port_is_system_timer_ovf_pending()){
7000a522:	f000 faa1 	bl	7000aa68 <perfc_port_is_system_timer_ovf_pending>
7000a526:	4603      	mov	r3, r0
7000a528:	2b00      	cmp	r3, #0
7000a52a:	d007      	beq.n	7000a53c <__check_and_handle_ovf+0x30>

            perfc_port_clear_system_timer_ovf_pending();
7000a52c:	f000 fada 	bl	7000aae4 <perfc_port_clear_system_timer_ovf_pending>
            perfc_port_insert_to_system_timer_insert_ovf_handler();
7000a530:	f7ff fed2 	bl	7000a2d8 <perfc_port_insert_to_system_timer_insert_ovf_handler>

            /* refresh the elapsed just in case the counter has just overflowed/underflowed
             * after we called the perfc_port_get_system_timer_elapsed()
             */
            lTemp = perfc_port_get_system_timer_elapsed();
7000a534:	f000 fabc 	bl	7000aab0 <perfc_port_get_system_timer_elapsed>
7000a538:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
7000a53c:	68b8      	ldr	r0, [r7, #8]
7000a53e:	f7ff fe74 	bl	7000a22a <perfc_port_resume_global_interrupt>
7000a542:	68fb      	ldr	r3, [r7, #12]
7000a544:	1d1a      	adds	r2, r3, #4
7000a546:	60fa      	str	r2, [r7, #12]
7000a548:	2b00      	cmp	r3, #0
7000a54a:	d0ea      	beq.n	7000a522 <__check_and_handle_ovf+0x16>
        }
    }
    
    return lTemp;
7000a54c:	e9d7 2300 	ldrd	r2, r3, [r7]
}
7000a550:	4610      	mov	r0, r2
7000a552:	4619      	mov	r1, r3
7000a554:	3710      	adds	r7, #16
7000a556:	46bd      	mov	sp, r7
7000a558:	bd80      	pop	{r7, pc}
	...

7000a55c <check_systick>:
/*! \note this function should only be called when irq is disabled
 *        hence SysTick-LOAD and (SCB->ICSR & SCB_ICSR_PENDSTSET_Msk)
 *        won't change.
 */
__STATIC_INLINE int64_t check_systick(void)
{
7000a55c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
7000a560:	b082      	sub	sp, #8
7000a562:	af00      	add	r7, sp, #0
    int64_t lTemp = perfc_port_get_system_timer_elapsed();
7000a564:	f000 faa4 	bl	7000aab0 <perfc_port_get_system_timer_elapsed>
7000a568:	e9c7 0100 	strd	r0, r1, [r7]
     *            the underflow didn't happen but when we check the PENDSTSET bit,
     *            the underflow happens, for this condition, we should recall the
     *            perfc_port_get_system_timer_elapsed().
     *        The following code implements an equivalent logic.
     */
    if (PERFC.bIsSysTimerOccupied) {
7000a56c:	4b15      	ldr	r3, [pc, #84]	@ (7000a5c4 <check_systick+0x68>)
7000a56e:	7e1b      	ldrb	r3, [r3, #24]
7000a570:	b2db      	uxtb	r3, r3
7000a572:	2b00      	cmp	r3, #0
7000a574:	d018      	beq.n	7000a5a8 <check_systick+0x4c>

    #if defined(__PERFC_ALLOWS_RUNNING_WIHTOUT_SYSTIMER_ISR__)
        lTemp = __check_and_handle_ovf(lTemp);
    #else
        if (perfc_port_is_system_timer_ovf_pending()){
7000a576:	f000 fa77 	bl	7000aa68 <perfc_port_is_system_timer_ovf_pending>
7000a57a:	4603      	mov	r3, r0
7000a57c:	2b00      	cmp	r3, #0
7000a57e:	d019      	beq.n	7000a5b4 <check_systick+0x58>
            lTemp = perfc_port_get_system_timer_elapsed();
7000a580:	f000 fa96 	bl	7000aab0 <perfc_port_get_system_timer_elapsed>
7000a584:	e9c7 0100 	strd	r0, r1, [r7]
            lTemp += perfc_port_get_system_timer_top() + 1;
7000a588:	f000 fa80 	bl	7000aa8c <perfc_port_get_system_timer_top>
7000a58c:	4602      	mov	r2, r0
7000a58e:	460b      	mov	r3, r1
7000a590:	1c54      	adds	r4, r2, #1
7000a592:	f143 0500 	adc.w	r5, r3, #0
7000a596:	e9d7 2300 	ldrd	r2, r3, [r7]
7000a59a:	eb12 0804 	adds.w	r8, r2, r4
7000a59e:	eb43 0905 	adc.w	r9, r3, r5
7000a5a2:	e9c7 8900 	strd	r8, r9, [r7]
7000a5a6:	e005      	b.n	7000a5b4 <check_systick+0x58>
        }
    #endif
    } else {
        lTemp = __check_and_handle_ovf(lTemp);
7000a5a8:	e9d7 0100 	ldrd	r0, r1, [r7]
7000a5ac:	f7ff ffae 	bl	7000a50c <__check_and_handle_ovf>
7000a5b0:	e9c7 0100 	strd	r0, r1, [r7]
    }

    return lTemp;
7000a5b4:	e9d7 2300 	ldrd	r2, r3, [r7]
}
7000a5b8:	4610      	mov	r0, r2
7000a5ba:	4619      	mov	r1, r3
7000a5bc:	3708      	adds	r7, #8
7000a5be:	46bd      	mov	sp, r7
7000a5c0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
7000a5c4:	24000cf0 	.word	0x24000cf0

7000a5c8 <__perf_counter_init>:
    }
}

__attribute__((constructor))
void __perf_counter_init(void)
{
7000a5c8:	b580      	push	{r7, lr}
7000a5ca:	af00      	add	r7, sp, #0
    perfc_init(true);
7000a5cc:	2001      	movs	r0, #1
7000a5ce:	f7ff ff63 	bl	7000a498 <perfc_init>
}
7000a5d2:	bf00      	nop
7000a5d4:	bd80      	pop	{r7, pc}

7000a5d6 <perfc_delay_us_user_code_in_loop>:

__WEAK
__attribute__((noinline))
bool perfc_delay_us_user_code_in_loop(int64_t lRemainInUs)
{
7000a5d6:	b480      	push	{r7}
7000a5d8:	b083      	sub	sp, #12
7000a5da:	af00      	add	r7, sp, #0
7000a5dc:	e9c7 0100 	strd	r0, r1, [r7]
    UNUSED_PARAM(lRemainInUs);

    return true;
7000a5e0:	2301      	movs	r3, #1
}
7000a5e2:	4618      	mov	r0, r3
7000a5e4:	370c      	adds	r7, #12
7000a5e6:	46bd      	mov	sp, r7
7000a5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a5ec:	4770      	bx	lr
	...

7000a5f0 <perfc_delay_us>:

void perfc_delay_us(uint32_t wUs)
{
7000a5f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
7000a5f4:	b08c      	sub	sp, #48	@ 0x30
7000a5f6:	af00      	add	r7, sp, #0
7000a5f8:	6178      	str	r0, [r7, #20]
    int64_t lTicks = perfc_convert_us_to_ticks(wUs);
7000a5fa:	6978      	ldr	r0, [r7, #20]
7000a5fc:	f000 f992 	bl	7000a924 <perfc_convert_us_to_ticks>
7000a600:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
7000a604:	4b2d      	ldr	r3, [pc, #180]	@ (7000a6bc <perfc_delay_us+0xcc>)
7000a606:	681b      	ldr	r3, [r3, #0]
                        ? g_nOffset 
                        : PERF_CNT_DELAY_US_COMPENSATION;
7000a608:	2b5a      	cmp	r3, #90	@ 0x5a
7000a60a:	dd02      	ble.n	7000a612 <perfc_delay_us+0x22>
7000a60c:	4b2b      	ldr	r3, [pc, #172]	@ (7000a6bc <perfc_delay_us+0xcc>)
7000a60e:	681b      	ldr	r3, [r3, #0]
7000a610:	e000      	b.n	7000a614 <perfc_delay_us+0x24>
7000a612:	235a      	movs	r3, #90	@ 0x5a
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
7000a614:	627b      	str	r3, [r7, #36]	@ 0x24

    if (lTicks <= iCompensate) {
7000a616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000a618:	17da      	asrs	r2, r3, #31
7000a61a:	4698      	mov	r8, r3
7000a61c:	4691      	mov	r9, r2
7000a61e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a622:	4590      	cmp	r8, r2
7000a624:	eb79 0303 	sbcs.w	r3, r9, r3
7000a628:	da3e      	bge.n	7000a6a8 <perfc_delay_us+0xb8>
        return ;
    }

    lTicks -= iCompensate;
7000a62a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000a62c:	17da      	asrs	r2, r3, #31
7000a62e:	461c      	mov	r4, r3
7000a630:	4615      	mov	r5, r2
7000a632:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a636:	1b11      	subs	r1, r2, r4
7000a638:	6039      	str	r1, [r7, #0]
7000a63a:	eb63 0305 	sbc.w	r3, r3, r5
7000a63e:	607b      	str	r3, [r7, #4]
7000a640:	e9d7 3400 	ldrd	r3, r4, [r7]
7000a644:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28

    lTicks += get_system_ticks();
7000a648:	f000 f8ae 	bl	7000a7a8 <get_system_ticks>
7000a64c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a650:	eb12 0a00 	adds.w	sl, r2, r0
7000a654:	eb43 0b01 	adc.w	fp, r3, r1
7000a658:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
    do {
        int64_t lTimestamp = get_system_ticks();
7000a65c:	f000 f8a4 	bl	7000a7a8 <get_system_ticks>
7000a660:	e9c7 0106 	strd	r0, r1, [r7, #24]
        if (lTimestamp >= lTicks) {
7000a664:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
7000a668:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a66c:	4290      	cmp	r0, r2
7000a66e:	eb71 0303 	sbcs.w	r3, r1, r3
7000a672:	da1b      	bge.n	7000a6ac <perfc_delay_us+0xbc>
            break;
        }
        if (!perfc_delay_us_user_code_in_loop( 
7000a674:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
7000a678:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
7000a67c:	1a84      	subs	r4, r0, r2
7000a67e:	60bc      	str	r4, [r7, #8]
7000a680:	eb61 0303 	sbc.w	r3, r1, r3
7000a684:	60fb      	str	r3, [r7, #12]
7000a686:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
7000a68a:	f000 f903 	bl	7000a894 <perfc_convert_ticks_to_us>
7000a68e:	4602      	mov	r2, r0
7000a690:	460b      	mov	r3, r1
7000a692:	4610      	mov	r0, r2
7000a694:	4619      	mov	r1, r3
7000a696:	f7ff ff9e 	bl	7000a5d6 <perfc_delay_us_user_code_in_loop>
7000a69a:	4603      	mov	r3, r0
7000a69c:	f083 0301 	eor.w	r3, r3, #1
7000a6a0:	b2db      	uxtb	r3, r3
7000a6a2:	2b00      	cmp	r3, #0
7000a6a4:	d104      	bne.n	7000a6b0 <perfc_delay_us+0xc0>
    do {
7000a6a6:	e7d9      	b.n	7000a65c <perfc_delay_us+0x6c>
        return ;
7000a6a8:	bf00      	nop
7000a6aa:	e002      	b.n	7000a6b2 <perfc_delay_us+0xc2>
            break;
7000a6ac:	bf00      	nop
7000a6ae:	e000      	b.n	7000a6b2 <perfc_delay_us+0xc2>
                perfc_convert_ticks_to_us(lTicks - lTimestamp) )) {
            break;
7000a6b0:	bf00      	nop
        }
    } while(1);
}
7000a6b2:	3730      	adds	r7, #48	@ 0x30
7000a6b4:	46bd      	mov	sp, r7
7000a6b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000a6ba:	bf00      	nop
7000a6bc:	24000d10 	.word	0x24000d10

7000a6c0 <perfc_delay_ms_user_code_in_loop>:

__WEAK
__attribute__((noinline))
bool perfc_delay_ms_user_code_in_loop(int64_t lRemainInMs)
{
7000a6c0:	b480      	push	{r7}
7000a6c2:	b083      	sub	sp, #12
7000a6c4:	af00      	add	r7, sp, #0
7000a6c6:	e9c7 0100 	strd	r0, r1, [r7]
    UNUSED_PARAM(lRemainInMs);

    return true;
7000a6ca:	2301      	movs	r3, #1
}
7000a6cc:	4618      	mov	r0, r3
7000a6ce:	370c      	adds	r7, #12
7000a6d0:	46bd      	mov	sp, r7
7000a6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a6d6:	4770      	bx	lr

7000a6d8 <perfc_delay_ms>:
#if __C_LANGUAGE_EXTENSIONS_PERFC_COROUTINE__
void __perfc_delay_ms(uint32_t wMs, perfc_coroutine_t *ptCoroutine)
#else
void perfc_delay_ms(uint32_t wMs)
#endif
{
7000a6d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
7000a6dc:	b08c      	sub	sp, #48	@ 0x30
7000a6de:	af00      	add	r7, sp, #0
7000a6e0:	6178      	str	r0, [r7, #20]
    int64_t lTicks = perfc_convert_ms_to_ticks(wMs);
7000a6e2:	6978      	ldr	r0, [r7, #20]
7000a6e4:	f000 f8b6 	bl	7000a854 <perfc_convert_ms_to_ticks>
7000a6e8:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
7000a6ec:	4b2d      	ldr	r3, [pc, #180]	@ (7000a7a4 <perfc_delay_ms+0xcc>)
7000a6ee:	681b      	ldr	r3, [r3, #0]
                        ? g_nOffset 
                        : PERF_CNT_DELAY_US_COMPENSATION;
7000a6f0:	2b5a      	cmp	r3, #90	@ 0x5a
7000a6f2:	dd02      	ble.n	7000a6fa <perfc_delay_ms+0x22>
7000a6f4:	4b2b      	ldr	r3, [pc, #172]	@ (7000a7a4 <perfc_delay_ms+0xcc>)
7000a6f6:	681b      	ldr	r3, [r3, #0]
7000a6f8:	e000      	b.n	7000a6fc <perfc_delay_ms+0x24>
7000a6fa:	235a      	movs	r3, #90	@ 0x5a
    int32_t iCompensate = g_nOffset > PERF_CNT_DELAY_US_COMPENSATION
7000a6fc:	627b      	str	r3, [r7, #36]	@ 0x24

    if (lTicks <= iCompensate) {
7000a6fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000a700:	17da      	asrs	r2, r3, #31
7000a702:	4698      	mov	r8, r3
7000a704:	4691      	mov	r9, r2
7000a706:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a70a:	4590      	cmp	r8, r2
7000a70c:	eb79 0303 	sbcs.w	r3, r9, r3
7000a710:	da3e      	bge.n	7000a790 <perfc_delay_ms+0xb8>
        return ;
    }

    lTicks -= iCompensate;
7000a712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
7000a714:	17da      	asrs	r2, r3, #31
7000a716:	461c      	mov	r4, r3
7000a718:	4615      	mov	r5, r2
7000a71a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a71e:	1b11      	subs	r1, r2, r4
7000a720:	6039      	str	r1, [r7, #0]
7000a722:	eb63 0305 	sbc.w	r3, r3, r5
7000a726:	607b      	str	r3, [r7, #4]
7000a728:	e9d7 3400 	ldrd	r3, r4, [r7]
7000a72c:	e9c7 340a 	strd	r3, r4, [r7, #40]	@ 0x28

    lTicks += get_system_ticks();
7000a730:	f000 f83a 	bl	7000a7a8 <get_system_ticks>
7000a734:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a738:	eb12 0a00 	adds.w	sl, r2, r0
7000a73c:	eb43 0b01 	adc.w	fp, r3, r1
7000a740:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
    do {
        int64_t lTimestamp = get_system_ticks();
7000a744:	f000 f830 	bl	7000a7a8 <get_system_ticks>
7000a748:	e9c7 0106 	strd	r0, r1, [r7, #24]
        if (lTimestamp >= lTicks) {
7000a74c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
7000a750:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
7000a754:	4290      	cmp	r0, r2
7000a756:	eb71 0303 	sbcs.w	r3, r1, r3
7000a75a:	da1b      	bge.n	7000a794 <perfc_delay_ms+0xbc>
            break;
        }
        if (!perfc_delay_ms_user_code_in_loop(
7000a75c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
7000a760:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
7000a764:	1a84      	subs	r4, r0, r2
7000a766:	60bc      	str	r4, [r7, #8]
7000a768:	eb61 0303 	sbc.w	r3, r1, r3
7000a76c:	60fb      	str	r3, [r7, #12]
7000a76e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
7000a772:	f000 f857 	bl	7000a824 <perfc_convert_ticks_to_ms>
7000a776:	4602      	mov	r2, r0
7000a778:	460b      	mov	r3, r1
7000a77a:	4610      	mov	r0, r2
7000a77c:	4619      	mov	r1, r3
7000a77e:	f7ff ff9f 	bl	7000a6c0 <perfc_delay_ms_user_code_in_loop>
7000a782:	4603      	mov	r3, r0
7000a784:	f083 0301 	eor.w	r3, r3, #1
7000a788:	b2db      	uxtb	r3, r3
7000a78a:	2b00      	cmp	r3, #0
7000a78c:	d104      	bne.n	7000a798 <perfc_delay_ms+0xc0>
    do {
7000a78e:	e7d9      	b.n	7000a744 <perfc_delay_ms+0x6c>
        return ;
7000a790:	bf00      	nop
7000a792:	e002      	b.n	7000a79a <perfc_delay_ms+0xc2>
            break;
7000a794:	bf00      	nop
7000a796:	e000      	b.n	7000a79a <perfc_delay_ms+0xc2>
                perfc_convert_ticks_to_ms(lTicks - lTimestamp) )) {
            break;
7000a798:	bf00      	nop
        }
#if __C_LANGUAGE_EXTENSIONS_PERFC_COROUTINE__
        perfc_coroutine_yield(ptCoroutine);
#endif
    } while(1);
}
7000a79a:	3730      	adds	r7, #48	@ 0x30
7000a79c:	46bd      	mov	sp, r7
7000a79e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
7000a7a2:	bf00      	nop
7000a7a4:	24000d10 	.word	0x24000d10

7000a7a8 <get_system_ticks>:

__attribute__((noinline))
int64_t get_system_ticks(void)
{
7000a7a8:	b5b0      	push	{r4, r5, r7, lr}
7000a7aa:	b084      	sub	sp, #16
7000a7ac:	af00      	add	r7, sp, #0
    int64_t lTemp = 0;
7000a7ae:	f04f 0200 	mov.w	r2, #0
7000a7b2:	f04f 0300 	mov.w	r3, #0
7000a7b6:	e9c7 2302 	strd	r2, r3, [r7, #8]

    __PERFC_SAFE {
7000a7ba:	f7ff fd46 	bl	7000a24a <perfc_port_mask_systimer_interrupt>
7000a7be:	6038      	str	r0, [r7, #0]
7000a7c0:	2300      	movs	r3, #0
7000a7c2:	607b      	str	r3, [r7, #4]
7000a7c4:	e020      	b.n	7000a808 <get_system_ticks+0x60>
        lTemp = check_systick() + PERFC.Ticks.lTimestampBase;
7000a7c6:	f7ff fec9 	bl	7000a55c <check_systick>
7000a7ca:	4b15      	ldr	r3, [pc, #84]	@ (7000a820 <get_system_ticks+0x78>)
7000a7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
7000a7d0:	1884      	adds	r4, r0, r2
7000a7d2:	eb41 0503 	adc.w	r5, r1, r3
7000a7d6:	e9c7 4502 	strd	r4, r5, [r7, #8]
         * we use the following code to avoid time-rolling-back issue.
         * 
         * NOTE: the issue mentioned above doesn't accumulate or have long-lasting
         *       effects.
         */
        if (lTemp < PERFC.Ticks.lOldTimestamp) {
7000a7da:	4b11      	ldr	r3, [pc, #68]	@ (7000a820 <get_system_ticks+0x78>)
7000a7dc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
7000a7e0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
7000a7e4:	4290      	cmp	r0, r2
7000a7e6:	eb71 0303 	sbcs.w	r3, r1, r3
7000a7ea:	da05      	bge.n	7000a7f8 <get_system_ticks+0x50>
            lTemp = PERFC.Ticks.lOldTimestamp;
7000a7ec:	4b0c      	ldr	r3, [pc, #48]	@ (7000a820 <get_system_ticks+0x78>)
7000a7ee:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
7000a7f2:	e9c7 2302 	strd	r2, r3, [r7, #8]
7000a7f6:	e004      	b.n	7000a802 <get_system_ticks+0x5a>
        } else {
            PERFC.Ticks.lOldTimestamp = lTemp;
7000a7f8:	4909      	ldr	r1, [pc, #36]	@ (7000a820 <get_system_ticks+0x78>)
7000a7fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
7000a7fe:	e9c1 2302 	strd	r2, r3, [r1, #8]
    __PERFC_SAFE {
7000a802:	6838      	ldr	r0, [r7, #0]
7000a804:	f7ff fd32 	bl	7000a26c <perfc_port_resume_systimer_interrupt>
7000a808:	687b      	ldr	r3, [r7, #4]
7000a80a:	1d1a      	adds	r2, r3, #4
7000a80c:	607a      	str	r2, [r7, #4]
7000a80e:	2b00      	cmp	r3, #0
7000a810:	d0d9      	beq.n	7000a7c6 <get_system_ticks+0x1e>
        }
    }

    return lTemp;
7000a812:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
7000a816:	4610      	mov	r0, r2
7000a818:	4619      	mov	r1, r3
7000a81a:	3710      	adds	r7, #16
7000a81c:	46bd      	mov	sp, r7
7000a81e:	bdb0      	pop	{r4, r5, r7, pc}
7000a820:	24000cf0 	.word	0x24000cf0

7000a824 <perfc_convert_ticks_to_ms>:
{
    return get_system_ticks();
}

int64_t perfc_convert_ticks_to_ms(int64_t lTick)
{
7000a824:	b580      	push	{r7, lr}
7000a826:	b082      	sub	sp, #8
7000a828:	af00      	add	r7, sp, #0
7000a82a:	e9c7 0100 	strd	r0, r1, [r7]
    return lTick / (int64_t)PERFC.MS.wUnit;
7000a82e:	4908      	ldr	r1, [pc, #32]	@ (7000a850 <perfc_convert_ticks_to_ms+0x2c>)
7000a830:	6949      	ldr	r1, [r1, #20]
7000a832:	2000      	movs	r0, #0
7000a834:	460a      	mov	r2, r1
7000a836:	4603      	mov	r3, r0
7000a838:	e9d7 0100 	ldrd	r0, r1, [r7]
7000a83c:	f7f5 fdb0 	bl	700003a0 <__aeabi_ldivmod>
7000a840:	4602      	mov	r2, r0
7000a842:	460b      	mov	r3, r1
}
7000a844:	4610      	mov	r0, r2
7000a846:	4619      	mov	r1, r3
7000a848:	3708      	adds	r7, #8
7000a84a:	46bd      	mov	sp, r7
7000a84c:	bd80      	pop	{r7, pc}
7000a84e:	bf00      	nop
7000a850:	24000cf0 	.word	0x24000cf0

7000a854 <perfc_convert_ms_to_ticks>:

int64_t perfc_convert_ms_to_ticks(uint32_t wMS)
{
7000a854:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
7000a858:	b083      	sub	sp, #12
7000a85a:	af00      	add	r7, sp, #0
7000a85c:	6078      	str	r0, [r7, #4]
    return (int64_t)PERFC.MS.wUnit * (int64_t)wMS;
7000a85e:	490c      	ldr	r1, [pc, #48]	@ (7000a890 <perfc_convert_ms_to_ticks+0x3c>)
7000a860:	6949      	ldr	r1, [r1, #20]
7000a862:	2000      	movs	r0, #0
7000a864:	4688      	mov	r8, r1
7000a866:	4681      	mov	r9, r0
7000a868:	6879      	ldr	r1, [r7, #4]
7000a86a:	2000      	movs	r0, #0
7000a86c:	460c      	mov	r4, r1
7000a86e:	4605      	mov	r5, r0
7000a870:	fb04 f009 	mul.w	r0, r4, r9
7000a874:	fb08 f105 	mul.w	r1, r8, r5
7000a878:	4401      	add	r1, r0
7000a87a:	fba8 2304 	umull	r2, r3, r8, r4
7000a87e:	4419      	add	r1, r3
7000a880:	460b      	mov	r3, r1
}
7000a882:	4610      	mov	r0, r2
7000a884:	4619      	mov	r1, r3
7000a886:	370c      	adds	r7, #12
7000a888:	46bd      	mov	sp, r7
7000a88a:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
7000a88e:	4770      	bx	lr
7000a890:	24000cf0 	.word	0x24000cf0

7000a894 <perfc_convert_ticks_to_us>:


int64_t perfc_convert_ticks_to_us(int64_t lTick)
{
7000a894:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
7000a898:	b084      	sub	sp, #16
7000a89a:	af00      	add	r7, sp, #0
7000a89c:	e9c7 0100 	strd	r0, r1, [r7]
    int64_t lResult;
    
    if (PERFC.bLessThan1MHz) {
7000a8a0:	491f      	ldr	r1, [pc, #124]	@ (7000a920 <perfc_convert_ticks_to_us+0x8c>)
7000a8a2:	7e49      	ldrb	r1, [r1, #25]
7000a8a4:	b2c9      	uxtb	r1, r1
7000a8a6:	2900      	cmp	r1, #0
7000a8a8:	d01b      	beq.n	7000a8e2 <perfc_convert_ticks_to_us+0x4e>
        lResult = Q16_TO_INT(lTick * PERFC.US.q16Unit);
7000a8aa:	491d      	ldr	r1, [pc, #116]	@ (7000a920 <perfc_convert_ticks_to_us+0x8c>)
7000a8ac:	6909      	ldr	r1, [r1, #16]
7000a8ae:	17c8      	asrs	r0, r1, #31
7000a8b0:	460c      	mov	r4, r1
7000a8b2:	4605      	mov	r5, r0
7000a8b4:	6839      	ldr	r1, [r7, #0]
7000a8b6:	fb05 f001 	mul.w	r0, r5, r1
7000a8ba:	6879      	ldr	r1, [r7, #4]
7000a8bc:	fb04 f101 	mul.w	r1, r4, r1
7000a8c0:	4401      	add	r1, r0
7000a8c2:	6838      	ldr	r0, [r7, #0]
7000a8c4:	fba0 2304 	umull	r2, r3, r0, r4
7000a8c8:	4419      	add	r1, r3
7000a8ca:	460b      	mov	r3, r1
7000a8cc:	f04f 0000 	mov.w	r0, #0
7000a8d0:	f04f 0100 	mov.w	r1, #0
7000a8d4:	0c10      	lsrs	r0, r2, #16
7000a8d6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
7000a8da:	1419      	asrs	r1, r3, #16
7000a8dc:	e9c7 0102 	strd	r0, r1, [r7, #8]
7000a8e0:	e016      	b.n	7000a910 <perfc_convert_ticks_to_us+0x7c>
    } else {
    #if defined(__PERFC_NO_Q16__)
        lResult = lTick / (int64_t)PERFC.US.wUnit
    #else
        lResult = INT_TO_Q16(lTick) / PERFC.US.q16Unit;
7000a8e2:	e9d7 2300 	ldrd	r2, r3, [r7]
7000a8e6:	f04f 0000 	mov.w	r0, #0
7000a8ea:	f04f 0100 	mov.w	r1, #0
7000a8ee:	0419      	lsls	r1, r3, #16
7000a8f0:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
7000a8f4:	0410      	lsls	r0, r2, #16
7000a8f6:	4b0a      	ldr	r3, [pc, #40]	@ (7000a920 <perfc_convert_ticks_to_us+0x8c>)
7000a8f8:	691b      	ldr	r3, [r3, #16]
7000a8fa:	17da      	asrs	r2, r3, #31
7000a8fc:	4698      	mov	r8, r3
7000a8fe:	4691      	mov	r9, r2
7000a900:	4642      	mov	r2, r8
7000a902:	464b      	mov	r3, r9
7000a904:	f7f5 fd4c 	bl	700003a0 <__aeabi_ldivmod>
7000a908:	4602      	mov	r2, r0
7000a90a:	460b      	mov	r3, r1
7000a90c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    #endif
    }
    
    return lResult;
7000a910:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
7000a914:	4610      	mov	r0, r2
7000a916:	4619      	mov	r1, r3
7000a918:	3710      	adds	r7, #16
7000a91a:	46bd      	mov	sp, r7
7000a91c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
7000a920:	24000cf0 	.word	0x24000cf0

7000a924 <perfc_convert_us_to_ticks>:

int64_t perfc_convert_us_to_ticks(uint32_t wUS)
{
7000a924:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
7000a928:	b085      	sub	sp, #20
7000a92a:	af00      	add	r7, sp, #0
7000a92c:	6078      	str	r0, [r7, #4]
    int64_t lResult;
    
    if (PERFC.bLessThan1MHz) {
7000a92e:	491b      	ldr	r1, [pc, #108]	@ (7000a99c <perfc_convert_us_to_ticks+0x78>)
7000a930:	7e49      	ldrb	r1, [r1, #25]
7000a932:	b2c9      	uxtb	r1, r1
7000a934:	2900      	cmp	r1, #0
7000a936:	d00b      	beq.n	7000a950 <perfc_convert_us_to_ticks+0x2c>
        lResult = INT_TO_Q16(wUS) / PERFC.US.q16Unit;
7000a938:	687b      	ldr	r3, [r7, #4]
7000a93a:	041b      	lsls	r3, r3, #16
7000a93c:	4a17      	ldr	r2, [pc, #92]	@ (7000a99c <perfc_convert_us_to_ticks+0x78>)
7000a93e:	6912      	ldr	r2, [r2, #16]
7000a940:	fbb3 f3f2 	udiv	r3, r3, r2
7000a944:	2200      	movs	r2, #0
7000a946:	469a      	mov	sl, r3
7000a948:	4693      	mov	fp, r2
7000a94a:	e9c7 ab02 	strd	sl, fp, [r7, #8]
7000a94e:	e01b      	b.n	7000a988 <perfc_convert_us_to_ticks+0x64>
        
    } else {
    #if defined(__PERFC_NO_Q16__)
        lResult = (int64_t)PERFC.US.wUnit * (int64_t)wUS;
    #else
        lResult = Q16_TO_INT((int64_t)wUS * (int64_t)PERFC.US.q16Unit);
7000a950:	6879      	ldr	r1, [r7, #4]
7000a952:	2000      	movs	r0, #0
7000a954:	4688      	mov	r8, r1
7000a956:	4681      	mov	r9, r0
7000a958:	4910      	ldr	r1, [pc, #64]	@ (7000a99c <perfc_convert_us_to_ticks+0x78>)
7000a95a:	6909      	ldr	r1, [r1, #16]
7000a95c:	17c8      	asrs	r0, r1, #31
7000a95e:	460c      	mov	r4, r1
7000a960:	4605      	mov	r5, r0
7000a962:	fb04 f009 	mul.w	r0, r4, r9
7000a966:	fb08 f105 	mul.w	r1, r8, r5
7000a96a:	4401      	add	r1, r0
7000a96c:	fba8 2304 	umull	r2, r3, r8, r4
7000a970:	4419      	add	r1, r3
7000a972:	460b      	mov	r3, r1
7000a974:	f04f 0000 	mov.w	r0, #0
7000a978:	f04f 0100 	mov.w	r1, #0
7000a97c:	0c10      	lsrs	r0, r2, #16
7000a97e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
7000a982:	1419      	asrs	r1, r3, #16
7000a984:	e9c7 0102 	strd	r0, r1, [r7, #8]
    #endif
    }
    return lResult;
7000a988:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
7000a98c:	4610      	mov	r0, r2
7000a98e:	4619      	mov	r1, r3
7000a990:	3714      	adds	r7, #20
7000a992:	46bd      	mov	sp, r7
7000a994:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
7000a998:	4770      	bx	lr
7000a99a:	bf00      	nop
7000a99c:	24000cf0 	.word	0x24000cf0

7000a9a0 <perfc_port_mask_systimer_interrupt>:
{
7000a9a0:	b480      	push	{r7}
7000a9a2:	b083      	sub	sp, #12
7000a9a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
7000a9a6:	f3ef 8310 	mrs	r3, PRIMASK
7000a9aa:	603b      	str	r3, [r7, #0]
  return(result);
7000a9ac:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
7000a9ae:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
7000a9b0:	b672      	cpsid	i
}
7000a9b2:	bf00      	nop
    return tStatus;
7000a9b4:	687b      	ldr	r3, [r7, #4]
}
7000a9b6:	4618      	mov	r0, r3
7000a9b8:	370c      	adds	r7, #12
7000a9ba:	46bd      	mov	sp, r7
7000a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a9c0:	4770      	bx	lr

7000a9c2 <perfc_port_resume_systimer_interrupt>:
{
7000a9c2:	b480      	push	{r7}
7000a9c4:	b085      	sub	sp, #20
7000a9c6:	af00      	add	r7, sp, #0
7000a9c8:	6078      	str	r0, [r7, #4]
7000a9ca:	687b      	ldr	r3, [r7, #4]
7000a9cc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
7000a9ce:	68fb      	ldr	r3, [r7, #12]
7000a9d0:	f383 8810 	msr	PRIMASK, r3
}
7000a9d4:	bf00      	nop
}
7000a9d6:	bf00      	nop
7000a9d8:	3714      	adds	r7, #20
7000a9da:	46bd      	mov	sp, r7
7000a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
7000a9e0:	4770      	bx	lr
	...

7000a9e4 <perfc_port_init_system_timer>:

#if !__PERFC_CFG_DISABLE_DEFAULT_SYSTICK_PORTING__
__WEAK
__attribute__((noinline))
bool perfc_port_init_system_timer(bool bTimerOccupied)
{
7000a9e4:	b580      	push	{r7, lr}
7000a9e6:	b084      	sub	sp, #16
7000a9e8:	af00      	add	r7, sp, #0
7000a9ea:	4603      	mov	r3, r0
7000a9ec:	71fb      	strb	r3, [r7, #7]
    do {
        if (bTimerOccupied) {
7000a9ee:	79fb      	ldrb	r3, [r7, #7]
7000a9f0:	2b00      	cmp	r3, #0
7000a9f2:	d123      	bne.n	7000aa3c <perfc_port_init_system_timer+0x58>
            break;
        }

        __PERFC_SAFE {
7000a9f4:	f7ff ffd4 	bl	7000a9a0 <perfc_port_mask_systimer_interrupt>
7000a9f8:	60b8      	str	r0, [r7, #8]
7000a9fa:	2300      	movs	r3, #0
7000a9fc:	60fb      	str	r3, [r7, #12]
7000a9fe:	e017      	b.n	7000aa30 <perfc_port_init_system_timer+0x4c>
            SysTick->CTRL  = 0;
7000aa00:	4b11      	ldr	r3, [pc, #68]	@ (7000aa48 <perfc_port_init_system_timer+0x64>)
7000aa02:	2200      	movs	r2, #0
7000aa04:	601a      	str	r2, [r3, #0]
            SysTick->LOAD  = SysTick_LOAD_RELOAD_Msk;                               /* set reload register */
7000aa06:	4b10      	ldr	r3, [pc, #64]	@ (7000aa48 <perfc_port_init_system_timer+0x64>)
7000aa08:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
7000aa0c:	605a      	str	r2, [r3, #4]
            SCB->SHPR[11]  = __PERFC_SYSTIMER_PRIORITY__;                           /* set priority */
7000aa0e:	4b0f      	ldr	r3, [pc, #60]	@ (7000aa4c <perfc_port_init_system_timer+0x68>)
7000aa10:	2200      	movs	r2, #0
7000aa12:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            SysTick->VAL   = 0UL;                                                   /* Load the SysTick Counter Value */
7000aa16:	4b0c      	ldr	r3, [pc, #48]	@ (7000aa48 <perfc_port_init_system_timer+0x64>)
7000aa18:	2200      	movs	r2, #0
7000aa1a:	609a      	str	r2, [r3, #8]
            SysTick->CTRL  =   SysTick_CTRL_CLKSOURCE_Msk |
7000aa1c:	4b0a      	ldr	r3, [pc, #40]	@ (7000aa48 <perfc_port_init_system_timer+0x64>)
7000aa1e:	2207      	movs	r2, #7
7000aa20:	601a      	str	r2, [r3, #0]
                               SysTick_CTRL_TICKINT_Msk   |
                               SysTick_CTRL_ENABLE_Msk;                             /* Enable SysTick IRQ and SysTick Timer */
            SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
7000aa22:	4b0a      	ldr	r3, [pc, #40]	@ (7000aa4c <perfc_port_init_system_timer+0x68>)
7000aa24:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
7000aa28:	605a      	str	r2, [r3, #4]
        __PERFC_SAFE {
7000aa2a:	68b8      	ldr	r0, [r7, #8]
7000aa2c:	f7ff ffc9 	bl	7000a9c2 <perfc_port_resume_systimer_interrupt>
7000aa30:	68fb      	ldr	r3, [r7, #12]
7000aa32:	1d1a      	adds	r2, r3, #4
7000aa34:	60fa      	str	r2, [r7, #12]
7000aa36:	2b00      	cmp	r3, #0
7000aa38:	d0e2      	beq.n	7000aa00 <perfc_port_init_system_timer+0x1c>
7000aa3a:	e000      	b.n	7000aa3e <perfc_port_init_system_timer+0x5a>
            break;
7000aa3c:	bf00      	nop
        }
    } while(0);
    
    return true;
7000aa3e:	2301      	movs	r3, #1
}
7000aa40:	4618      	mov	r0, r3
7000aa42:	3710      	adds	r7, #16
7000aa44:	46bd      	mov	sp, r7
7000aa46:	bd80      	pop	{r7, pc}
7000aa48:	e000e010 	.word	0xe000e010
7000aa4c:	e000ed00 	.word	0xe000ed00

7000aa50 <perfc_port_get_system_timer_freq>:

__WEAK
__attribute__((noinline))
uint32_t perfc_port_get_system_timer_freq(void)
{
7000aa50:	b480      	push	{r7}
7000aa52:	af00      	add	r7, sp, #0
    return SystemCoreClock;
7000aa54:	4b03      	ldr	r3, [pc, #12]	@ (7000aa64 <perfc_port_get_system_timer_freq+0x14>)
7000aa56:	681b      	ldr	r3, [r3, #0]
}
7000aa58:	4618      	mov	r0, r3
7000aa5a:	46bd      	mov	sp, r7
7000aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
7000aa60:	4770      	bx	lr
7000aa62:	bf00      	nop
7000aa64:	24000000 	.word	0x24000000

7000aa68 <perfc_port_is_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
bool perfc_port_is_system_timer_ovf_pending(void)
{
7000aa68:	b480      	push	{r7}
7000aa6a:	af00      	add	r7, sp, #0
    return SCB->ICSR & SCB_ICSR_PENDSTSET_Msk;
7000aa6c:	4b06      	ldr	r3, [pc, #24]	@ (7000aa88 <perfc_port_is_system_timer_ovf_pending+0x20>)
7000aa6e:	685b      	ldr	r3, [r3, #4]
7000aa70:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
7000aa74:	2b00      	cmp	r3, #0
7000aa76:	bf14      	ite	ne
7000aa78:	2301      	movne	r3, #1
7000aa7a:	2300      	moveq	r3, #0
7000aa7c:	b2db      	uxtb	r3, r3
}
7000aa7e:	4618      	mov	r0, r3
7000aa80:	46bd      	mov	sp, r7
7000aa82:	f85d 7b04 	ldr.w	r7, [sp], #4
7000aa86:	4770      	bx	lr
7000aa88:	e000ed00 	.word	0xe000ed00

7000aa8c <perfc_port_get_system_timer_top>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_top(void)
{
7000aa8c:	b480      	push	{r7}
7000aa8e:	af00      	add	r7, sp, #0
    return SysTick->LOAD;
7000aa90:	4b06      	ldr	r3, [pc, #24]	@ (7000aaac <perfc_port_get_system_timer_top+0x20>)
7000aa92:	685b      	ldr	r3, [r3, #4]
7000aa94:	2200      	movs	r2, #0
7000aa96:	4618      	mov	r0, r3
7000aa98:	4611      	mov	r1, r2
7000aa9a:	4602      	mov	r2, r0
7000aa9c:	460b      	mov	r3, r1
}
7000aa9e:	4610      	mov	r0, r2
7000aaa0:	4619      	mov	r1, r3
7000aaa2:	46bd      	mov	sp, r7
7000aaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
7000aaa8:	4770      	bx	lr
7000aaaa:	bf00      	nop
7000aaac:	e000e010 	.word	0xe000e010

7000aab0 <perfc_port_get_system_timer_elapsed>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_elapsed(void)
{
7000aab0:	b4f0      	push	{r4, r5, r6, r7}
7000aab2:	af00      	add	r7, sp, #0
    return (int64_t)SysTick->LOAD - (uint32_t)SysTick->VAL;
7000aab4:	4e0a      	ldr	r6, [pc, #40]	@ (7000aae0 <perfc_port_get_system_timer_elapsed+0x30>)
7000aab6:	6876      	ldr	r6, [r6, #4]
7000aab8:	f04f 0c00 	mov.w	ip, #0
7000aabc:	4630      	mov	r0, r6
7000aabe:	4661      	mov	r1, ip
7000aac0:	4e07      	ldr	r6, [pc, #28]	@ (7000aae0 <perfc_port_get_system_timer_elapsed+0x30>)
7000aac2:	68b6      	ldr	r6, [r6, #8]
7000aac4:	f04f 0c00 	mov.w	ip, #0
7000aac8:	4632      	mov	r2, r6
7000aaca:	4663      	mov	r3, ip
7000aacc:	1a84      	subs	r4, r0, r2
7000aace:	eb61 0503 	sbc.w	r5, r1, r3
7000aad2:	4622      	mov	r2, r4
7000aad4:	462b      	mov	r3, r5
}
7000aad6:	4610      	mov	r0, r2
7000aad8:	4619      	mov	r1, r3
7000aada:	46bd      	mov	sp, r7
7000aadc:	bcf0      	pop	{r4, r5, r6, r7}
7000aade:	4770      	bx	lr
7000aae0:	e000e010 	.word	0xe000e010

7000aae4 <perfc_port_clear_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
void perfc_port_clear_system_timer_ovf_pending(void)
{
7000aae4:	b480      	push	{r7}
7000aae6:	af00      	add	r7, sp, #0
    SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
7000aae8:	4b04      	ldr	r3, [pc, #16]	@ (7000aafc <perfc_port_clear_system_timer_ovf_pending+0x18>)
7000aaea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
7000aaee:	605a      	str	r2, [r3, #4]
}
7000aaf0:	bf00      	nop
7000aaf2:	46bd      	mov	sp, r7
7000aaf4:	f85d 7b04 	ldr.w	r7, [sp], #4
7000aaf8:	4770      	bx	lr
7000aafa:	bf00      	nop
7000aafc:	e000ed00 	.word	0xe000ed00

7000ab00 <__sflush_r>:
7000ab00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
7000ab04:	4605      	mov	r5, r0
7000ab06:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
7000ab0a:	0706      	lsls	r6, r0, #28
7000ab0c:	460c      	mov	r4, r1
7000ab0e:	d457      	bmi.n	7000abc0 <__sflush_r+0xc0>
7000ab10:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
7000ab14:	818b      	strh	r3, [r1, #12]
7000ab16:	684b      	ldr	r3, [r1, #4]
7000ab18:	2b00      	cmp	r3, #0
7000ab1a:	dc02      	bgt.n	7000ab22 <__sflush_r+0x22>
7000ab1c:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
7000ab1e:	2b00      	cmp	r3, #0
7000ab20:	dd4c      	ble.n	7000abbc <__sflush_r+0xbc>
7000ab22:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
7000ab24:	2e00      	cmp	r6, #0
7000ab26:	d049      	beq.n	7000abbc <__sflush_r+0xbc>
7000ab28:	2300      	movs	r3, #0
7000ab2a:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
7000ab2e:	682f      	ldr	r7, [r5, #0]
7000ab30:	69e1      	ldr	r1, [r4, #28]
7000ab32:	602b      	str	r3, [r5, #0]
7000ab34:	d034      	beq.n	7000aba0 <__sflush_r+0xa0>
7000ab36:	6d22      	ldr	r2, [r4, #80]	@ 0x50
7000ab38:	89a3      	ldrh	r3, [r4, #12]
7000ab3a:	0759      	lsls	r1, r3, #29
7000ab3c:	d505      	bpl.n	7000ab4a <__sflush_r+0x4a>
7000ab3e:	6863      	ldr	r3, [r4, #4]
7000ab40:	1ad2      	subs	r2, r2, r3
7000ab42:	6b23      	ldr	r3, [r4, #48]	@ 0x30
7000ab44:	b10b      	cbz	r3, 7000ab4a <__sflush_r+0x4a>
7000ab46:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
7000ab48:	1ad2      	subs	r2, r2, r3
7000ab4a:	2300      	movs	r3, #0
7000ab4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
7000ab4e:	69e1      	ldr	r1, [r4, #28]
7000ab50:	4628      	mov	r0, r5
7000ab52:	47b0      	blx	r6
7000ab54:	1c43      	adds	r3, r0, #1
7000ab56:	d106      	bne.n	7000ab66 <__sflush_r+0x66>
7000ab58:	682a      	ldr	r2, [r5, #0]
7000ab5a:	2a1d      	cmp	r2, #29
7000ab5c:	d848      	bhi.n	7000abf0 <__sflush_r+0xf0>
7000ab5e:	4b2b      	ldr	r3, [pc, #172]	@ (7000ac0c <__sflush_r+0x10c>)
7000ab60:	40d3      	lsrs	r3, r2
7000ab62:	07de      	lsls	r6, r3, #31
7000ab64:	d544      	bpl.n	7000abf0 <__sflush_r+0xf0>
7000ab66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000ab6a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
7000ab6e:	81a2      	strh	r2, [r4, #12]
7000ab70:	2200      	movs	r2, #0
7000ab72:	6062      	str	r2, [r4, #4]
7000ab74:	04d9      	lsls	r1, r3, #19
7000ab76:	6922      	ldr	r2, [r4, #16]
7000ab78:	6022      	str	r2, [r4, #0]
7000ab7a:	d504      	bpl.n	7000ab86 <__sflush_r+0x86>
7000ab7c:	1c42      	adds	r2, r0, #1
7000ab7e:	d101      	bne.n	7000ab84 <__sflush_r+0x84>
7000ab80:	682b      	ldr	r3, [r5, #0]
7000ab82:	b903      	cbnz	r3, 7000ab86 <__sflush_r+0x86>
7000ab84:	6520      	str	r0, [r4, #80]	@ 0x50
7000ab86:	6b21      	ldr	r1, [r4, #48]	@ 0x30
7000ab88:	602f      	str	r7, [r5, #0]
7000ab8a:	b1b9      	cbz	r1, 7000abbc <__sflush_r+0xbc>
7000ab8c:	f104 0340 	add.w	r3, r4, #64	@ 0x40
7000ab90:	4299      	cmp	r1, r3
7000ab92:	d002      	beq.n	7000ab9a <__sflush_r+0x9a>
7000ab94:	4628      	mov	r0, r5
7000ab96:	f000 fac1 	bl	7000b11c <_free_r>
7000ab9a:	2300      	movs	r3, #0
7000ab9c:	6323      	str	r3, [r4, #48]	@ 0x30
7000ab9e:	e00d      	b.n	7000abbc <__sflush_r+0xbc>
7000aba0:	2301      	movs	r3, #1
7000aba2:	4628      	mov	r0, r5
7000aba4:	47b0      	blx	r6
7000aba6:	4602      	mov	r2, r0
7000aba8:	1c50      	adds	r0, r2, #1
7000abaa:	d1c5      	bne.n	7000ab38 <__sflush_r+0x38>
7000abac:	682b      	ldr	r3, [r5, #0]
7000abae:	2b00      	cmp	r3, #0
7000abb0:	d0c2      	beq.n	7000ab38 <__sflush_r+0x38>
7000abb2:	2b1d      	cmp	r3, #29
7000abb4:	d001      	beq.n	7000abba <__sflush_r+0xba>
7000abb6:	2b16      	cmp	r3, #22
7000abb8:	d11a      	bne.n	7000abf0 <__sflush_r+0xf0>
7000abba:	602f      	str	r7, [r5, #0]
7000abbc:	2000      	movs	r0, #0
7000abbe:	e01e      	b.n	7000abfe <__sflush_r+0xfe>
7000abc0:	690f      	ldr	r7, [r1, #16]
7000abc2:	2f00      	cmp	r7, #0
7000abc4:	d0fa      	beq.n	7000abbc <__sflush_r+0xbc>
7000abc6:	0783      	lsls	r3, r0, #30
7000abc8:	680e      	ldr	r6, [r1, #0]
7000abca:	bf08      	it	eq
7000abcc:	694b      	ldreq	r3, [r1, #20]
7000abce:	600f      	str	r7, [r1, #0]
7000abd0:	bf18      	it	ne
7000abd2:	2300      	movne	r3, #0
7000abd4:	eba6 0807 	sub.w	r8, r6, r7
7000abd8:	608b      	str	r3, [r1, #8]
7000abda:	f1b8 0f00 	cmp.w	r8, #0
7000abde:	dded      	ble.n	7000abbc <__sflush_r+0xbc>
7000abe0:	69e1      	ldr	r1, [r4, #28]
7000abe2:	6a66      	ldr	r6, [r4, #36]	@ 0x24
7000abe4:	4643      	mov	r3, r8
7000abe6:	463a      	mov	r2, r7
7000abe8:	4628      	mov	r0, r5
7000abea:	47b0      	blx	r6
7000abec:	2800      	cmp	r0, #0
7000abee:	dc08      	bgt.n	7000ac02 <__sflush_r+0x102>
7000abf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000abf4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000abf8:	81a3      	strh	r3, [r4, #12]
7000abfa:	f04f 30ff 	mov.w	r0, #4294967295
7000abfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
7000ac02:	4407      	add	r7, r0
7000ac04:	eba8 0800 	sub.w	r8, r8, r0
7000ac08:	e7e7      	b.n	7000abda <__sflush_r+0xda>
7000ac0a:	bf00      	nop
7000ac0c:	20400001 	.word	0x20400001

7000ac10 <_fflush_r>:
7000ac10:	b538      	push	{r3, r4, r5, lr}
7000ac12:	460c      	mov	r4, r1
7000ac14:	4605      	mov	r5, r0
7000ac16:	b118      	cbz	r0, 7000ac20 <_fflush_r+0x10>
7000ac18:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000ac1a:	b90b      	cbnz	r3, 7000ac20 <_fflush_r+0x10>
7000ac1c:	f000 f8be 	bl	7000ad9c <__sinit>
7000ac20:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
7000ac24:	b1b8      	cbz	r0, 7000ac56 <_fflush_r+0x46>
7000ac26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000ac28:	07db      	lsls	r3, r3, #31
7000ac2a:	d404      	bmi.n	7000ac36 <_fflush_r+0x26>
7000ac2c:	0581      	lsls	r1, r0, #22
7000ac2e:	d402      	bmi.n	7000ac36 <_fflush_r+0x26>
7000ac30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000ac32:	f000 fa0b 	bl	7000b04c <__retarget_lock_acquire_recursive>
7000ac36:	4628      	mov	r0, r5
7000ac38:	4621      	mov	r1, r4
7000ac3a:	f7ff ff61 	bl	7000ab00 <__sflush_r>
7000ac3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000ac40:	07da      	lsls	r2, r3, #31
7000ac42:	4605      	mov	r5, r0
7000ac44:	d405      	bmi.n	7000ac52 <_fflush_r+0x42>
7000ac46:	89a3      	ldrh	r3, [r4, #12]
7000ac48:	059b      	lsls	r3, r3, #22
7000ac4a:	d402      	bmi.n	7000ac52 <_fflush_r+0x42>
7000ac4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000ac4e:	f000 f9fe 	bl	7000b04e <__retarget_lock_release_recursive>
7000ac52:	4628      	mov	r0, r5
7000ac54:	bd38      	pop	{r3, r4, r5, pc}
7000ac56:	4605      	mov	r5, r0
7000ac58:	e7fb      	b.n	7000ac52 <_fflush_r+0x42>
	...

7000ac5c <fflush>:
7000ac5c:	4601      	mov	r1, r0
7000ac5e:	b920      	cbnz	r0, 7000ac6a <fflush+0xe>
7000ac60:	4a04      	ldr	r2, [pc, #16]	@ (7000ac74 <fflush+0x18>)
7000ac62:	4905      	ldr	r1, [pc, #20]	@ (7000ac78 <fflush+0x1c>)
7000ac64:	4805      	ldr	r0, [pc, #20]	@ (7000ac7c <fflush+0x20>)
7000ac66:	f000 b8b1 	b.w	7000adcc <_fwalk_sglue>
7000ac6a:	4b05      	ldr	r3, [pc, #20]	@ (7000ac80 <fflush+0x24>)
7000ac6c:	6818      	ldr	r0, [r3, #0]
7000ac6e:	f7ff bfcf 	b.w	7000ac10 <_fflush_r>
7000ac72:	bf00      	nop
7000ac74:	2400009c 	.word	0x2400009c
7000ac78:	7000ac11 	.word	0x7000ac11
7000ac7c:	240000b0 	.word	0x240000b0
7000ac80:	240000a8 	.word	0x240000a8

7000ac84 <std>:
7000ac84:	2300      	movs	r3, #0
7000ac86:	b510      	push	{r4, lr}
7000ac88:	4604      	mov	r4, r0
7000ac8a:	e9c0 3300 	strd	r3, r3, [r0]
7000ac8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
7000ac92:	6083      	str	r3, [r0, #8]
7000ac94:	8181      	strh	r1, [r0, #12]
7000ac96:	6643      	str	r3, [r0, #100]	@ 0x64
7000ac98:	81c2      	strh	r2, [r0, #14]
7000ac9a:	6183      	str	r3, [r0, #24]
7000ac9c:	4619      	mov	r1, r3
7000ac9e:	2208      	movs	r2, #8
7000aca0:	305c      	adds	r0, #92	@ 0x5c
7000aca2:	f000 f958 	bl	7000af56 <memset>
7000aca6:	4b0d      	ldr	r3, [pc, #52]	@ (7000acdc <std+0x58>)
7000aca8:	6223      	str	r3, [r4, #32]
7000acaa:	4b0d      	ldr	r3, [pc, #52]	@ (7000ace0 <std+0x5c>)
7000acac:	6263      	str	r3, [r4, #36]	@ 0x24
7000acae:	4b0d      	ldr	r3, [pc, #52]	@ (7000ace4 <std+0x60>)
7000acb0:	62a3      	str	r3, [r4, #40]	@ 0x28
7000acb2:	4b0d      	ldr	r3, [pc, #52]	@ (7000ace8 <std+0x64>)
7000acb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
7000acb6:	4b0d      	ldr	r3, [pc, #52]	@ (7000acec <std+0x68>)
7000acb8:	61e4      	str	r4, [r4, #28]
7000acba:	429c      	cmp	r4, r3
7000acbc:	d006      	beq.n	7000accc <std+0x48>
7000acbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
7000acc2:	4294      	cmp	r4, r2
7000acc4:	d002      	beq.n	7000accc <std+0x48>
7000acc6:	33d0      	adds	r3, #208	@ 0xd0
7000acc8:	429c      	cmp	r4, r3
7000acca:	d105      	bne.n	7000acd8 <std+0x54>
7000accc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
7000acd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000acd4:	f000 b9b8 	b.w	7000b048 <__retarget_lock_init_recursive>
7000acd8:	bd10      	pop	{r4, pc}
7000acda:	bf00      	nop
7000acdc:	7000aed1 	.word	0x7000aed1
7000ace0:	7000aef3 	.word	0x7000aef3
7000ace4:	7000af2b 	.word	0x7000af2b
7000ace8:	7000af4f 	.word	0x7000af4f
7000acec:	24000d14 	.word	0x24000d14

7000acf0 <stdio_exit_handler>:
7000acf0:	4a02      	ldr	r2, [pc, #8]	@ (7000acfc <stdio_exit_handler+0xc>)
7000acf2:	4903      	ldr	r1, [pc, #12]	@ (7000ad00 <stdio_exit_handler+0x10>)
7000acf4:	4803      	ldr	r0, [pc, #12]	@ (7000ad04 <stdio_exit_handler+0x14>)
7000acf6:	f000 b869 	b.w	7000adcc <_fwalk_sglue>
7000acfa:	bf00      	nop
7000acfc:	2400009c 	.word	0x2400009c
7000ad00:	7000cb87 	.word	0x7000cb87
7000ad04:	240000b0 	.word	0x240000b0

7000ad08 <cleanup_stdio>:
7000ad08:	6841      	ldr	r1, [r0, #4]
7000ad0a:	4b0c      	ldr	r3, [pc, #48]	@ (7000ad3c <cleanup_stdio+0x34>)
7000ad0c:	4299      	cmp	r1, r3
7000ad0e:	b510      	push	{r4, lr}
7000ad10:	4604      	mov	r4, r0
7000ad12:	d001      	beq.n	7000ad18 <cleanup_stdio+0x10>
7000ad14:	f001 ff37 	bl	7000cb86 <_fclose_r>
7000ad18:	68a1      	ldr	r1, [r4, #8]
7000ad1a:	4b09      	ldr	r3, [pc, #36]	@ (7000ad40 <cleanup_stdio+0x38>)
7000ad1c:	4299      	cmp	r1, r3
7000ad1e:	d002      	beq.n	7000ad26 <cleanup_stdio+0x1e>
7000ad20:	4620      	mov	r0, r4
7000ad22:	f001 ff30 	bl	7000cb86 <_fclose_r>
7000ad26:	68e1      	ldr	r1, [r4, #12]
7000ad28:	4b06      	ldr	r3, [pc, #24]	@ (7000ad44 <cleanup_stdio+0x3c>)
7000ad2a:	4299      	cmp	r1, r3
7000ad2c:	d004      	beq.n	7000ad38 <cleanup_stdio+0x30>
7000ad2e:	4620      	mov	r0, r4
7000ad30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000ad34:	f001 bf27 	b.w	7000cb86 <_fclose_r>
7000ad38:	bd10      	pop	{r4, pc}
7000ad3a:	bf00      	nop
7000ad3c:	24000d14 	.word	0x24000d14
7000ad40:	24000d7c 	.word	0x24000d7c
7000ad44:	24000de4 	.word	0x24000de4

7000ad48 <global_stdio_init.part.0>:
7000ad48:	b510      	push	{r4, lr}
7000ad4a:	4b0b      	ldr	r3, [pc, #44]	@ (7000ad78 <global_stdio_init.part.0+0x30>)
7000ad4c:	4c0b      	ldr	r4, [pc, #44]	@ (7000ad7c <global_stdio_init.part.0+0x34>)
7000ad4e:	4a0c      	ldr	r2, [pc, #48]	@ (7000ad80 <global_stdio_init.part.0+0x38>)
7000ad50:	601a      	str	r2, [r3, #0]
7000ad52:	4620      	mov	r0, r4
7000ad54:	2200      	movs	r2, #0
7000ad56:	2104      	movs	r1, #4
7000ad58:	f7ff ff94 	bl	7000ac84 <std>
7000ad5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
7000ad60:	2201      	movs	r2, #1
7000ad62:	2109      	movs	r1, #9
7000ad64:	f7ff ff8e 	bl	7000ac84 <std>
7000ad68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
7000ad6c:	2202      	movs	r2, #2
7000ad6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000ad72:	2112      	movs	r1, #18
7000ad74:	f7ff bf86 	b.w	7000ac84 <std>
7000ad78:	24000e4c 	.word	0x24000e4c
7000ad7c:	24000d14 	.word	0x24000d14
7000ad80:	7000acf1 	.word	0x7000acf1

7000ad84 <__sfp_lock_acquire>:
7000ad84:	4801      	ldr	r0, [pc, #4]	@ (7000ad8c <__sfp_lock_acquire+0x8>)
7000ad86:	f000 b961 	b.w	7000b04c <__retarget_lock_acquire_recursive>
7000ad8a:	bf00      	nop
7000ad8c:	24000e56 	.word	0x24000e56

7000ad90 <__sfp_lock_release>:
7000ad90:	4801      	ldr	r0, [pc, #4]	@ (7000ad98 <__sfp_lock_release+0x8>)
7000ad92:	f000 b95c 	b.w	7000b04e <__retarget_lock_release_recursive>
7000ad96:	bf00      	nop
7000ad98:	24000e56 	.word	0x24000e56

7000ad9c <__sinit>:
7000ad9c:	b510      	push	{r4, lr}
7000ad9e:	4604      	mov	r4, r0
7000ada0:	f7ff fff0 	bl	7000ad84 <__sfp_lock_acquire>
7000ada4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
7000ada6:	b11b      	cbz	r3, 7000adb0 <__sinit+0x14>
7000ada8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
7000adac:	f7ff bff0 	b.w	7000ad90 <__sfp_lock_release>
7000adb0:	4b04      	ldr	r3, [pc, #16]	@ (7000adc4 <__sinit+0x28>)
7000adb2:	6363      	str	r3, [r4, #52]	@ 0x34
7000adb4:	4b04      	ldr	r3, [pc, #16]	@ (7000adc8 <__sinit+0x2c>)
7000adb6:	681b      	ldr	r3, [r3, #0]
7000adb8:	2b00      	cmp	r3, #0
7000adba:	d1f5      	bne.n	7000ada8 <__sinit+0xc>
7000adbc:	f7ff ffc4 	bl	7000ad48 <global_stdio_init.part.0>
7000adc0:	e7f2      	b.n	7000ada8 <__sinit+0xc>
7000adc2:	bf00      	nop
7000adc4:	7000ad09 	.word	0x7000ad09
7000adc8:	24000e4c 	.word	0x24000e4c

7000adcc <_fwalk_sglue>:
7000adcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
7000add0:	4607      	mov	r7, r0
7000add2:	4688      	mov	r8, r1
7000add4:	4614      	mov	r4, r2
7000add6:	2600      	movs	r6, #0
7000add8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
7000addc:	f1b9 0901 	subs.w	r9, r9, #1
7000ade0:	d505      	bpl.n	7000adee <_fwalk_sglue+0x22>
7000ade2:	6824      	ldr	r4, [r4, #0]
7000ade4:	2c00      	cmp	r4, #0
7000ade6:	d1f7      	bne.n	7000add8 <_fwalk_sglue+0xc>
7000ade8:	4630      	mov	r0, r6
7000adea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
7000adee:	89ab      	ldrh	r3, [r5, #12]
7000adf0:	2b01      	cmp	r3, #1
7000adf2:	d907      	bls.n	7000ae04 <_fwalk_sglue+0x38>
7000adf4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
7000adf8:	3301      	adds	r3, #1
7000adfa:	d003      	beq.n	7000ae04 <_fwalk_sglue+0x38>
7000adfc:	4629      	mov	r1, r5
7000adfe:	4638      	mov	r0, r7
7000ae00:	47c0      	blx	r8
7000ae02:	4306      	orrs	r6, r0
7000ae04:	3568      	adds	r5, #104	@ 0x68
7000ae06:	e7e9      	b.n	7000addc <_fwalk_sglue+0x10>

7000ae08 <printf>:
7000ae08:	b40f      	push	{r0, r1, r2, r3}
7000ae0a:	b507      	push	{r0, r1, r2, lr}
7000ae0c:	4906      	ldr	r1, [pc, #24]	@ (7000ae28 <printf+0x20>)
7000ae0e:	ab04      	add	r3, sp, #16
7000ae10:	6808      	ldr	r0, [r1, #0]
7000ae12:	f853 2b04 	ldr.w	r2, [r3], #4
7000ae16:	6881      	ldr	r1, [r0, #8]
7000ae18:	9301      	str	r3, [sp, #4]
7000ae1a:	f000 fc85 	bl	7000b728 <_vfprintf_r>
7000ae1e:	b003      	add	sp, #12
7000ae20:	f85d eb04 	ldr.w	lr, [sp], #4
7000ae24:	b004      	add	sp, #16
7000ae26:	4770      	bx	lr
7000ae28:	240000a8 	.word	0x240000a8

7000ae2c <_puts_r>:
7000ae2c:	b530      	push	{r4, r5, lr}
7000ae2e:	4605      	mov	r5, r0
7000ae30:	b089      	sub	sp, #36	@ 0x24
7000ae32:	4608      	mov	r0, r1
7000ae34:	460c      	mov	r4, r1
7000ae36:	f7f5 fa5b 	bl	700002f0 <strlen>
7000ae3a:	4b20      	ldr	r3, [pc, #128]	@ (7000aebc <_puts_r+0x90>)
7000ae3c:	9306      	str	r3, [sp, #24]
7000ae3e:	2301      	movs	r3, #1
7000ae40:	e9cd 4004 	strd	r4, r0, [sp, #16]
7000ae44:	9307      	str	r3, [sp, #28]
7000ae46:	4418      	add	r0, r3
7000ae48:	ab04      	add	r3, sp, #16
7000ae4a:	9301      	str	r3, [sp, #4]
7000ae4c:	2302      	movs	r3, #2
7000ae4e:	9302      	str	r3, [sp, #8]
7000ae50:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
7000ae52:	68ac      	ldr	r4, [r5, #8]
7000ae54:	9003      	str	r0, [sp, #12]
7000ae56:	b913      	cbnz	r3, 7000ae5e <_puts_r+0x32>
7000ae58:	4628      	mov	r0, r5
7000ae5a:	f7ff ff9f 	bl	7000ad9c <__sinit>
7000ae5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000ae60:	07da      	lsls	r2, r3, #31
7000ae62:	d405      	bmi.n	7000ae70 <_puts_r+0x44>
7000ae64:	89a3      	ldrh	r3, [r4, #12]
7000ae66:	059b      	lsls	r3, r3, #22
7000ae68:	d402      	bmi.n	7000ae70 <_puts_r+0x44>
7000ae6a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000ae6c:	f000 f8ee 	bl	7000b04c <__retarget_lock_acquire_recursive>
7000ae70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000ae74:	0498      	lsls	r0, r3, #18
7000ae76:	d406      	bmi.n	7000ae86 <_puts_r+0x5a>
7000ae78:	6e62      	ldr	r2, [r4, #100]	@ 0x64
7000ae7a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
7000ae7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
7000ae82:	81a3      	strh	r3, [r4, #12]
7000ae84:	6662      	str	r2, [r4, #100]	@ 0x64
7000ae86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000ae88:	0499      	lsls	r1, r3, #18
7000ae8a:	d50d      	bpl.n	7000aea8 <_puts_r+0x7c>
7000ae8c:	f04f 35ff 	mov.w	r5, #4294967295
7000ae90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000ae92:	07da      	lsls	r2, r3, #31
7000ae94:	d405      	bmi.n	7000aea2 <_puts_r+0x76>
7000ae96:	89a3      	ldrh	r3, [r4, #12]
7000ae98:	059b      	lsls	r3, r3, #22
7000ae9a:	d402      	bmi.n	7000aea2 <_puts_r+0x76>
7000ae9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000ae9e:	f000 f8d6 	bl	7000b04e <__retarget_lock_release_recursive>
7000aea2:	4628      	mov	r0, r5
7000aea4:	b009      	add	sp, #36	@ 0x24
7000aea6:	bd30      	pop	{r4, r5, pc}
7000aea8:	aa01      	add	r2, sp, #4
7000aeaa:	4621      	mov	r1, r4
7000aeac:	4628      	mov	r0, r5
7000aeae:	f001 fec1 	bl	7000cc34 <__sfvwrite_r>
7000aeb2:	2800      	cmp	r0, #0
7000aeb4:	d1ea      	bne.n	7000ae8c <_puts_r+0x60>
7000aeb6:	250a      	movs	r5, #10
7000aeb8:	e7ea      	b.n	7000ae90 <_puts_r+0x64>
7000aeba:	bf00      	nop
7000aebc:	7000f8c7 	.word	0x7000f8c7

7000aec0 <puts>:
7000aec0:	4b02      	ldr	r3, [pc, #8]	@ (7000aecc <puts+0xc>)
7000aec2:	4601      	mov	r1, r0
7000aec4:	6818      	ldr	r0, [r3, #0]
7000aec6:	f7ff bfb1 	b.w	7000ae2c <_puts_r>
7000aeca:	bf00      	nop
7000aecc:	240000a8 	.word	0x240000a8

7000aed0 <__sread>:
7000aed0:	b510      	push	{r4, lr}
7000aed2:	460c      	mov	r4, r1
7000aed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000aed8:	f000 f868 	bl	7000afac <_read_r>
7000aedc:	2800      	cmp	r0, #0
7000aede:	bfab      	itete	ge
7000aee0:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
7000aee2:	89a3      	ldrhlt	r3, [r4, #12]
7000aee4:	181b      	addge	r3, r3, r0
7000aee6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
7000aeea:	bfac      	ite	ge
7000aeec:	6523      	strge	r3, [r4, #80]	@ 0x50
7000aeee:	81a3      	strhlt	r3, [r4, #12]
7000aef0:	bd10      	pop	{r4, pc}

7000aef2 <__swrite>:
7000aef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
7000aef6:	461f      	mov	r7, r3
7000aef8:	898b      	ldrh	r3, [r1, #12]
7000aefa:	05db      	lsls	r3, r3, #23
7000aefc:	4605      	mov	r5, r0
7000aefe:	460c      	mov	r4, r1
7000af00:	4616      	mov	r6, r2
7000af02:	d505      	bpl.n	7000af10 <__swrite+0x1e>
7000af04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000af08:	2302      	movs	r3, #2
7000af0a:	2200      	movs	r2, #0
7000af0c:	f000 f83c 	bl	7000af88 <_lseek_r>
7000af10:	89a3      	ldrh	r3, [r4, #12]
7000af12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
7000af16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
7000af1a:	81a3      	strh	r3, [r4, #12]
7000af1c:	4632      	mov	r2, r6
7000af1e:	463b      	mov	r3, r7
7000af20:	4628      	mov	r0, r5
7000af22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
7000af26:	f000 b853 	b.w	7000afd0 <_write_r>

7000af2a <__sseek>:
7000af2a:	b510      	push	{r4, lr}
7000af2c:	460c      	mov	r4, r1
7000af2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000af32:	f000 f829 	bl	7000af88 <_lseek_r>
7000af36:	1c43      	adds	r3, r0, #1
7000af38:	89a3      	ldrh	r3, [r4, #12]
7000af3a:	bf15      	itete	ne
7000af3c:	6520      	strne	r0, [r4, #80]	@ 0x50
7000af3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
7000af42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
7000af46:	81a3      	strheq	r3, [r4, #12]
7000af48:	bf18      	it	ne
7000af4a:	81a3      	strhne	r3, [r4, #12]
7000af4c:	bd10      	pop	{r4, pc}

7000af4e <__sclose>:
7000af4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000af52:	f000 b809 	b.w	7000af68 <_close_r>

7000af56 <memset>:
7000af56:	4402      	add	r2, r0
7000af58:	4603      	mov	r3, r0
7000af5a:	4293      	cmp	r3, r2
7000af5c:	d100      	bne.n	7000af60 <memset+0xa>
7000af5e:	4770      	bx	lr
7000af60:	f803 1b01 	strb.w	r1, [r3], #1
7000af64:	e7f9      	b.n	7000af5a <memset+0x4>
	...

7000af68 <_close_r>:
7000af68:	b538      	push	{r3, r4, r5, lr}
7000af6a:	4d06      	ldr	r5, [pc, #24]	@ (7000af84 <_close_r+0x1c>)
7000af6c:	2300      	movs	r3, #0
7000af6e:	4604      	mov	r4, r0
7000af70:	4608      	mov	r0, r1
7000af72:	602b      	str	r3, [r5, #0]
7000af74:	f7f6 fe33 	bl	70001bde <_close>
7000af78:	1c43      	adds	r3, r0, #1
7000af7a:	d102      	bne.n	7000af82 <_close_r+0x1a>
7000af7c:	682b      	ldr	r3, [r5, #0]
7000af7e:	b103      	cbz	r3, 7000af82 <_close_r+0x1a>
7000af80:	6023      	str	r3, [r4, #0]
7000af82:	bd38      	pop	{r3, r4, r5, pc}
7000af84:	24000e50 	.word	0x24000e50

7000af88 <_lseek_r>:
7000af88:	b538      	push	{r3, r4, r5, lr}
7000af8a:	4d07      	ldr	r5, [pc, #28]	@ (7000afa8 <_lseek_r+0x20>)
7000af8c:	4604      	mov	r4, r0
7000af8e:	4608      	mov	r0, r1
7000af90:	4611      	mov	r1, r2
7000af92:	2200      	movs	r2, #0
7000af94:	602a      	str	r2, [r5, #0]
7000af96:	461a      	mov	r2, r3
7000af98:	f7f6 fe48 	bl	70001c2c <_lseek>
7000af9c:	1c43      	adds	r3, r0, #1
7000af9e:	d102      	bne.n	7000afa6 <_lseek_r+0x1e>
7000afa0:	682b      	ldr	r3, [r5, #0]
7000afa2:	b103      	cbz	r3, 7000afa6 <_lseek_r+0x1e>
7000afa4:	6023      	str	r3, [r4, #0]
7000afa6:	bd38      	pop	{r3, r4, r5, pc}
7000afa8:	24000e50 	.word	0x24000e50

7000afac <_read_r>:
7000afac:	b538      	push	{r3, r4, r5, lr}
7000afae:	4d07      	ldr	r5, [pc, #28]	@ (7000afcc <_read_r+0x20>)
7000afb0:	4604      	mov	r4, r0
7000afb2:	4608      	mov	r0, r1
7000afb4:	4611      	mov	r1, r2
7000afb6:	2200      	movs	r2, #0
7000afb8:	602a      	str	r2, [r5, #0]
7000afba:	461a      	mov	r2, r3
7000afbc:	f7f6 fdd6 	bl	70001b6c <_read>
7000afc0:	1c43      	adds	r3, r0, #1
7000afc2:	d102      	bne.n	7000afca <_read_r+0x1e>
7000afc4:	682b      	ldr	r3, [r5, #0]
7000afc6:	b103      	cbz	r3, 7000afca <_read_r+0x1e>
7000afc8:	6023      	str	r3, [r4, #0]
7000afca:	bd38      	pop	{r3, r4, r5, pc}
7000afcc:	24000e50 	.word	0x24000e50

7000afd0 <_write_r>:
7000afd0:	b538      	push	{r3, r4, r5, lr}
7000afd2:	4d07      	ldr	r5, [pc, #28]	@ (7000aff0 <_write_r+0x20>)
7000afd4:	4604      	mov	r4, r0
7000afd6:	4608      	mov	r0, r1
7000afd8:	4611      	mov	r1, r2
7000afda:	2200      	movs	r2, #0
7000afdc:	602a      	str	r2, [r5, #0]
7000afde:	461a      	mov	r2, r3
7000afe0:	f7f6 fde1 	bl	70001ba6 <_write>
7000afe4:	1c43      	adds	r3, r0, #1
7000afe6:	d102      	bne.n	7000afee <_write_r+0x1e>
7000afe8:	682b      	ldr	r3, [r5, #0]
7000afea:	b103      	cbz	r3, 7000afee <_write_r+0x1e>
7000afec:	6023      	str	r3, [r4, #0]
7000afee:	bd38      	pop	{r3, r4, r5, pc}
7000aff0:	24000e50 	.word	0x24000e50

7000aff4 <__errno>:
7000aff4:	4b01      	ldr	r3, [pc, #4]	@ (7000affc <__errno+0x8>)
7000aff6:	6818      	ldr	r0, [r3, #0]
7000aff8:	4770      	bx	lr
7000affa:	bf00      	nop
7000affc:	240000a8 	.word	0x240000a8

7000b000 <__libc_init_array>:
7000b000:	b570      	push	{r4, r5, r6, lr}
7000b002:	4d0d      	ldr	r5, [pc, #52]	@ (7000b038 <__libc_init_array+0x38>)
7000b004:	4c0d      	ldr	r4, [pc, #52]	@ (7000b03c <__libc_init_array+0x3c>)
7000b006:	1b64      	subs	r4, r4, r5
7000b008:	10a4      	asrs	r4, r4, #2
7000b00a:	2600      	movs	r6, #0
7000b00c:	42a6      	cmp	r6, r4
7000b00e:	d109      	bne.n	7000b024 <__libc_init_array+0x24>
7000b010:	4d0b      	ldr	r5, [pc, #44]	@ (7000b040 <__libc_init_array+0x40>)
7000b012:	4c0c      	ldr	r4, [pc, #48]	@ (7000b044 <__libc_init_array+0x44>)
7000b014:	f004 f952 	bl	7000f2bc <_init>
7000b018:	1b64      	subs	r4, r4, r5
7000b01a:	10a4      	asrs	r4, r4, #2
7000b01c:	2600      	movs	r6, #0
7000b01e:	42a6      	cmp	r6, r4
7000b020:	d105      	bne.n	7000b02e <__libc_init_array+0x2e>
7000b022:	bd70      	pop	{r4, r5, r6, pc}
7000b024:	f855 3b04 	ldr.w	r3, [r5], #4
7000b028:	4798      	blx	r3
7000b02a:	3601      	adds	r6, #1
7000b02c:	e7ee      	b.n	7000b00c <__libc_init_array+0xc>
7000b02e:	f855 3b04 	ldr.w	r3, [r5], #4
7000b032:	4798      	blx	r3
7000b034:	3601      	adds	r6, #1
7000b036:	e7f2      	b.n	7000b01e <__libc_init_array+0x1e>
7000b038:	7000fb14 	.word	0x7000fb14
7000b03c:	7000fb14 	.word	0x7000fb14
7000b040:	7000fb14 	.word	0x7000fb14
7000b044:	7000fb20 	.word	0x7000fb20

7000b048 <__retarget_lock_init_recursive>:
7000b048:	4770      	bx	lr

7000b04a <__retarget_lock_close_recursive>:
7000b04a:	4770      	bx	lr

7000b04c <__retarget_lock_acquire_recursive>:
7000b04c:	4770      	bx	lr

7000b04e <__retarget_lock_release_recursive>:
7000b04e:	4770      	bx	lr

7000b050 <register_fini>:
7000b050:	4b02      	ldr	r3, [pc, #8]	@ (7000b05c <register_fini+0xc>)
7000b052:	b113      	cbz	r3, 7000b05a <register_fini+0xa>
7000b054:	4802      	ldr	r0, [pc, #8]	@ (7000b060 <register_fini+0x10>)
7000b056:	f000 b805 	b.w	7000b064 <atexit>
7000b05a:	4770      	bx	lr
7000b05c:	00000000 	.word	0x00000000
7000b060:	7000cffd 	.word	0x7000cffd

7000b064 <atexit>:
7000b064:	2300      	movs	r3, #0
7000b066:	4601      	mov	r1, r0
7000b068:	461a      	mov	r2, r3
7000b06a:	4618      	mov	r0, r3
7000b06c:	f002 b828 	b.w	7000d0c0 <__register_exitproc>

7000b070 <_malloc_trim_r>:
7000b070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
7000b074:	4606      	mov	r6, r0
7000b076:	2008      	movs	r0, #8
7000b078:	4689      	mov	r9, r1
7000b07a:	f001 ffd3 	bl	7000d024 <sysconf>
7000b07e:	4f24      	ldr	r7, [pc, #144]	@ (7000b110 <_malloc_trim_r+0xa0>)
7000b080:	4680      	mov	r8, r0
7000b082:	4630      	mov	r0, r6
7000b084:	f000 fb44 	bl	7000b710 <__malloc_lock>
7000b088:	68bb      	ldr	r3, [r7, #8]
7000b08a:	685d      	ldr	r5, [r3, #4]
7000b08c:	f025 0503 	bic.w	r5, r5, #3
7000b090:	f1a5 0411 	sub.w	r4, r5, #17
7000b094:	eba4 0409 	sub.w	r4, r4, r9
7000b098:	4444      	add	r4, r8
7000b09a:	fbb4 f4f8 	udiv	r4, r4, r8
7000b09e:	3c01      	subs	r4, #1
7000b0a0:	fb08 f404 	mul.w	r4, r8, r4
7000b0a4:	45a0      	cmp	r8, r4
7000b0a6:	dd05      	ble.n	7000b0b4 <_malloc_trim_r+0x44>
7000b0a8:	4630      	mov	r0, r6
7000b0aa:	f000 fb37 	bl	7000b71c <__malloc_unlock>
7000b0ae:	2000      	movs	r0, #0
7000b0b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
7000b0b4:	2100      	movs	r1, #0
7000b0b6:	4630      	mov	r0, r6
7000b0b8:	f001 ff90 	bl	7000cfdc <_sbrk_r>
7000b0bc:	68bb      	ldr	r3, [r7, #8]
7000b0be:	442b      	add	r3, r5
7000b0c0:	4298      	cmp	r0, r3
7000b0c2:	d1f1      	bne.n	7000b0a8 <_malloc_trim_r+0x38>
7000b0c4:	4261      	negs	r1, r4
7000b0c6:	4630      	mov	r0, r6
7000b0c8:	f001 ff88 	bl	7000cfdc <_sbrk_r>
7000b0cc:	3001      	adds	r0, #1
7000b0ce:	d110      	bne.n	7000b0f2 <_malloc_trim_r+0x82>
7000b0d0:	2100      	movs	r1, #0
7000b0d2:	4630      	mov	r0, r6
7000b0d4:	f001 ff82 	bl	7000cfdc <_sbrk_r>
7000b0d8:	68ba      	ldr	r2, [r7, #8]
7000b0da:	1a83      	subs	r3, r0, r2
7000b0dc:	2b0f      	cmp	r3, #15
7000b0de:	dde3      	ble.n	7000b0a8 <_malloc_trim_r+0x38>
7000b0e0:	490c      	ldr	r1, [pc, #48]	@ (7000b114 <_malloc_trim_r+0xa4>)
7000b0e2:	6809      	ldr	r1, [r1, #0]
7000b0e4:	1a40      	subs	r0, r0, r1
7000b0e6:	490c      	ldr	r1, [pc, #48]	@ (7000b118 <_malloc_trim_r+0xa8>)
7000b0e8:	f043 0301 	orr.w	r3, r3, #1
7000b0ec:	6008      	str	r0, [r1, #0]
7000b0ee:	6053      	str	r3, [r2, #4]
7000b0f0:	e7da      	b.n	7000b0a8 <_malloc_trim_r+0x38>
7000b0f2:	68bb      	ldr	r3, [r7, #8]
7000b0f4:	4a08      	ldr	r2, [pc, #32]	@ (7000b118 <_malloc_trim_r+0xa8>)
7000b0f6:	1b2d      	subs	r5, r5, r4
7000b0f8:	f045 0501 	orr.w	r5, r5, #1
7000b0fc:	605d      	str	r5, [r3, #4]
7000b0fe:	6813      	ldr	r3, [r2, #0]
7000b100:	4630      	mov	r0, r6
7000b102:	1b1b      	subs	r3, r3, r4
7000b104:	6013      	str	r3, [r2, #0]
7000b106:	f000 fb09 	bl	7000b71c <__malloc_unlock>
7000b10a:	2001      	movs	r0, #1
7000b10c:	e7d0      	b.n	7000b0b0 <_malloc_trim_r+0x40>
7000b10e:	bf00      	nop
7000b110:	240001fc 	.word	0x240001fc
7000b114:	240001f4 	.word	0x240001f4
7000b118:	24000e5c 	.word	0x24000e5c

7000b11c <_free_r>:
7000b11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000b11e:	4604      	mov	r4, r0
7000b120:	460f      	mov	r7, r1
7000b122:	2900      	cmp	r1, #0
7000b124:	f000 80b1 	beq.w	7000b28a <_free_r+0x16e>
7000b128:	f000 faf2 	bl	7000b710 <__malloc_lock>
7000b12c:	f857 2c04 	ldr.w	r2, [r7, #-4]
7000b130:	4d56      	ldr	r5, [pc, #344]	@ (7000b28c <_free_r+0x170>)
7000b132:	f022 0001 	bic.w	r0, r2, #1
7000b136:	f1a7 0308 	sub.w	r3, r7, #8
7000b13a:	eb03 0c00 	add.w	ip, r3, r0
7000b13e:	68a9      	ldr	r1, [r5, #8]
7000b140:	f8dc 6004 	ldr.w	r6, [ip, #4]
7000b144:	4561      	cmp	r1, ip
7000b146:	f026 0603 	bic.w	r6, r6, #3
7000b14a:	f002 0201 	and.w	r2, r2, #1
7000b14e:	d11b      	bne.n	7000b188 <_free_r+0x6c>
7000b150:	4406      	add	r6, r0
7000b152:	b93a      	cbnz	r2, 7000b164 <_free_r+0x48>
7000b154:	f857 2c08 	ldr.w	r2, [r7, #-8]
7000b158:	1a9b      	subs	r3, r3, r2
7000b15a:	4416      	add	r6, r2
7000b15c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
7000b160:	60ca      	str	r2, [r1, #12]
7000b162:	6091      	str	r1, [r2, #8]
7000b164:	f046 0201 	orr.w	r2, r6, #1
7000b168:	605a      	str	r2, [r3, #4]
7000b16a:	60ab      	str	r3, [r5, #8]
7000b16c:	4b48      	ldr	r3, [pc, #288]	@ (7000b290 <_free_r+0x174>)
7000b16e:	681b      	ldr	r3, [r3, #0]
7000b170:	42b3      	cmp	r3, r6
7000b172:	d804      	bhi.n	7000b17e <_free_r+0x62>
7000b174:	4b47      	ldr	r3, [pc, #284]	@ (7000b294 <_free_r+0x178>)
7000b176:	4620      	mov	r0, r4
7000b178:	6819      	ldr	r1, [r3, #0]
7000b17a:	f7ff ff79 	bl	7000b070 <_malloc_trim_r>
7000b17e:	4620      	mov	r0, r4
7000b180:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
7000b184:	f000 baca 	b.w	7000b71c <__malloc_unlock>
7000b188:	f8cc 6004 	str.w	r6, [ip, #4]
7000b18c:	2a00      	cmp	r2, #0
7000b18e:	d138      	bne.n	7000b202 <_free_r+0xe6>
7000b190:	f857 1c08 	ldr.w	r1, [r7, #-8]
7000b194:	1a5b      	subs	r3, r3, r1
7000b196:	4408      	add	r0, r1
7000b198:	6899      	ldr	r1, [r3, #8]
7000b19a:	f105 0708 	add.w	r7, r5, #8
7000b19e:	42b9      	cmp	r1, r7
7000b1a0:	d031      	beq.n	7000b206 <_free_r+0xea>
7000b1a2:	68df      	ldr	r7, [r3, #12]
7000b1a4:	60cf      	str	r7, [r1, #12]
7000b1a6:	60b9      	str	r1, [r7, #8]
7000b1a8:	eb0c 0106 	add.w	r1, ip, r6
7000b1ac:	6849      	ldr	r1, [r1, #4]
7000b1ae:	07c9      	lsls	r1, r1, #31
7000b1b0:	d40b      	bmi.n	7000b1ca <_free_r+0xae>
7000b1b2:	f8dc 1008 	ldr.w	r1, [ip, #8]
7000b1b6:	4430      	add	r0, r6
7000b1b8:	bb3a      	cbnz	r2, 7000b20a <_free_r+0xee>
7000b1ba:	4e37      	ldr	r6, [pc, #220]	@ (7000b298 <_free_r+0x17c>)
7000b1bc:	42b1      	cmp	r1, r6
7000b1be:	d124      	bne.n	7000b20a <_free_r+0xee>
7000b1c0:	e9c5 3304 	strd	r3, r3, [r5, #16]
7000b1c4:	e9c3 1102 	strd	r1, r1, [r3, #8]
7000b1c8:	2201      	movs	r2, #1
7000b1ca:	f040 0101 	orr.w	r1, r0, #1
7000b1ce:	6059      	str	r1, [r3, #4]
7000b1d0:	5018      	str	r0, [r3, r0]
7000b1d2:	2a00      	cmp	r2, #0
7000b1d4:	d1d3      	bne.n	7000b17e <_free_r+0x62>
7000b1d6:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
7000b1da:	d21b      	bcs.n	7000b214 <_free_r+0xf8>
7000b1dc:	08c2      	lsrs	r2, r0, #3
7000b1de:	2101      	movs	r1, #1
7000b1e0:	0940      	lsrs	r0, r0, #5
7000b1e2:	4081      	lsls	r1, r0
7000b1e4:	6868      	ldr	r0, [r5, #4]
7000b1e6:	3201      	adds	r2, #1
7000b1e8:	4301      	orrs	r1, r0
7000b1ea:	6069      	str	r1, [r5, #4]
7000b1ec:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
7000b1f0:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
7000b1f4:	3908      	subs	r1, #8
7000b1f6:	e9c3 0102 	strd	r0, r1, [r3, #8]
7000b1fa:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
7000b1fe:	60c3      	str	r3, [r0, #12]
7000b200:	e7bd      	b.n	7000b17e <_free_r+0x62>
7000b202:	2200      	movs	r2, #0
7000b204:	e7d0      	b.n	7000b1a8 <_free_r+0x8c>
7000b206:	2201      	movs	r2, #1
7000b208:	e7ce      	b.n	7000b1a8 <_free_r+0x8c>
7000b20a:	f8dc 600c 	ldr.w	r6, [ip, #12]
7000b20e:	60ce      	str	r6, [r1, #12]
7000b210:	60b1      	str	r1, [r6, #8]
7000b212:	e7da      	b.n	7000b1ca <_free_r+0xae>
7000b214:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
7000b218:	ea4f 2250 	mov.w	r2, r0, lsr #9
7000b21c:	d214      	bcs.n	7000b248 <_free_r+0x12c>
7000b21e:	0982      	lsrs	r2, r0, #6
7000b220:	3238      	adds	r2, #56	@ 0x38
7000b222:	1c51      	adds	r1, r2, #1
7000b224:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
7000b228:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
7000b22c:	428e      	cmp	r6, r1
7000b22e:	d125      	bne.n	7000b27c <_free_r+0x160>
7000b230:	2001      	movs	r0, #1
7000b232:	1092      	asrs	r2, r2, #2
7000b234:	fa00 f202 	lsl.w	r2, r0, r2
7000b238:	6868      	ldr	r0, [r5, #4]
7000b23a:	4302      	orrs	r2, r0
7000b23c:	606a      	str	r2, [r5, #4]
7000b23e:	e9c3 1602 	strd	r1, r6, [r3, #8]
7000b242:	60b3      	str	r3, [r6, #8]
7000b244:	60cb      	str	r3, [r1, #12]
7000b246:	e79a      	b.n	7000b17e <_free_r+0x62>
7000b248:	2a14      	cmp	r2, #20
7000b24a:	d801      	bhi.n	7000b250 <_free_r+0x134>
7000b24c:	325b      	adds	r2, #91	@ 0x5b
7000b24e:	e7e8      	b.n	7000b222 <_free_r+0x106>
7000b250:	2a54      	cmp	r2, #84	@ 0x54
7000b252:	d802      	bhi.n	7000b25a <_free_r+0x13e>
7000b254:	0b02      	lsrs	r2, r0, #12
7000b256:	326e      	adds	r2, #110	@ 0x6e
7000b258:	e7e3      	b.n	7000b222 <_free_r+0x106>
7000b25a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
7000b25e:	d802      	bhi.n	7000b266 <_free_r+0x14a>
7000b260:	0bc2      	lsrs	r2, r0, #15
7000b262:	3277      	adds	r2, #119	@ 0x77
7000b264:	e7dd      	b.n	7000b222 <_free_r+0x106>
7000b266:	f240 5154 	movw	r1, #1364	@ 0x554
7000b26a:	428a      	cmp	r2, r1
7000b26c:	bf9a      	itte	ls
7000b26e:	0c82      	lsrls	r2, r0, #18
7000b270:	327c      	addls	r2, #124	@ 0x7c
7000b272:	227e      	movhi	r2, #126	@ 0x7e
7000b274:	e7d5      	b.n	7000b222 <_free_r+0x106>
7000b276:	6889      	ldr	r1, [r1, #8]
7000b278:	428e      	cmp	r6, r1
7000b27a:	d004      	beq.n	7000b286 <_free_r+0x16a>
7000b27c:	684a      	ldr	r2, [r1, #4]
7000b27e:	f022 0203 	bic.w	r2, r2, #3
7000b282:	4282      	cmp	r2, r0
7000b284:	d8f7      	bhi.n	7000b276 <_free_r+0x15a>
7000b286:	68ce      	ldr	r6, [r1, #12]
7000b288:	e7d9      	b.n	7000b23e <_free_r+0x122>
7000b28a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
7000b28c:	240001fc 	.word	0x240001fc
7000b290:	240001f8 	.word	0x240001f8
7000b294:	24000e8c 	.word	0x24000e8c
7000b298:	24000204 	.word	0x24000204

7000b29c <_malloc_r>:
7000b29c:	f101 030b 	add.w	r3, r1, #11
7000b2a0:	2b16      	cmp	r3, #22
7000b2a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000b2a6:	4605      	mov	r5, r0
7000b2a8:	d906      	bls.n	7000b2b8 <_malloc_r+0x1c>
7000b2aa:	f033 0707 	bics.w	r7, r3, #7
7000b2ae:	d504      	bpl.n	7000b2ba <_malloc_r+0x1e>
7000b2b0:	230c      	movs	r3, #12
7000b2b2:	602b      	str	r3, [r5, #0]
7000b2b4:	2400      	movs	r4, #0
7000b2b6:	e1a3      	b.n	7000b600 <_malloc_r+0x364>
7000b2b8:	2710      	movs	r7, #16
7000b2ba:	42b9      	cmp	r1, r7
7000b2bc:	d8f8      	bhi.n	7000b2b0 <_malloc_r+0x14>
7000b2be:	4628      	mov	r0, r5
7000b2c0:	f000 fa26 	bl	7000b710 <__malloc_lock>
7000b2c4:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
7000b2c8:	4eaf      	ldr	r6, [pc, #700]	@ (7000b588 <_malloc_r+0x2ec>)
7000b2ca:	d237      	bcs.n	7000b33c <_malloc_r+0xa0>
7000b2cc:	f107 0208 	add.w	r2, r7, #8
7000b2d0:	4432      	add	r2, r6
7000b2d2:	f1a2 0108 	sub.w	r1, r2, #8
7000b2d6:	6854      	ldr	r4, [r2, #4]
7000b2d8:	428c      	cmp	r4, r1
7000b2da:	ea4f 03d7 	mov.w	r3, r7, lsr #3
7000b2de:	d102      	bne.n	7000b2e6 <_malloc_r+0x4a>
7000b2e0:	68d4      	ldr	r4, [r2, #12]
7000b2e2:	42a2      	cmp	r2, r4
7000b2e4:	d010      	beq.n	7000b308 <_malloc_r+0x6c>
7000b2e6:	6863      	ldr	r3, [r4, #4]
7000b2e8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
7000b2ec:	f023 0303 	bic.w	r3, r3, #3
7000b2f0:	60ca      	str	r2, [r1, #12]
7000b2f2:	4423      	add	r3, r4
7000b2f4:	6091      	str	r1, [r2, #8]
7000b2f6:	685a      	ldr	r2, [r3, #4]
7000b2f8:	f042 0201 	orr.w	r2, r2, #1
7000b2fc:	605a      	str	r2, [r3, #4]
7000b2fe:	4628      	mov	r0, r5
7000b300:	f000 fa0c 	bl	7000b71c <__malloc_unlock>
7000b304:	3408      	adds	r4, #8
7000b306:	e17b      	b.n	7000b600 <_malloc_r+0x364>
7000b308:	3302      	adds	r3, #2
7000b30a:	6934      	ldr	r4, [r6, #16]
7000b30c:	499f      	ldr	r1, [pc, #636]	@ (7000b58c <_malloc_r+0x2f0>)
7000b30e:	428c      	cmp	r4, r1
7000b310:	d077      	beq.n	7000b402 <_malloc_r+0x166>
7000b312:	6862      	ldr	r2, [r4, #4]
7000b314:	f022 0c03 	bic.w	ip, r2, #3
7000b318:	ebac 0007 	sub.w	r0, ip, r7
7000b31c:	280f      	cmp	r0, #15
7000b31e:	dd48      	ble.n	7000b3b2 <_malloc_r+0x116>
7000b320:	19e2      	adds	r2, r4, r7
7000b322:	f040 0301 	orr.w	r3, r0, #1
7000b326:	f047 0701 	orr.w	r7, r7, #1
7000b32a:	6067      	str	r7, [r4, #4]
7000b32c:	e9c6 2204 	strd	r2, r2, [r6, #16]
7000b330:	e9c2 1102 	strd	r1, r1, [r2, #8]
7000b334:	6053      	str	r3, [r2, #4]
7000b336:	f844 000c 	str.w	r0, [r4, ip]
7000b33a:	e7e0      	b.n	7000b2fe <_malloc_r+0x62>
7000b33c:	0a7b      	lsrs	r3, r7, #9
7000b33e:	d02a      	beq.n	7000b396 <_malloc_r+0xfa>
7000b340:	2b04      	cmp	r3, #4
7000b342:	d812      	bhi.n	7000b36a <_malloc_r+0xce>
7000b344:	09bb      	lsrs	r3, r7, #6
7000b346:	3338      	adds	r3, #56	@ 0x38
7000b348:	1c5a      	adds	r2, r3, #1
7000b34a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
7000b34e:	f1a2 0c08 	sub.w	ip, r2, #8
7000b352:	6854      	ldr	r4, [r2, #4]
7000b354:	4564      	cmp	r4, ip
7000b356:	d006      	beq.n	7000b366 <_malloc_r+0xca>
7000b358:	6862      	ldr	r2, [r4, #4]
7000b35a:	f022 0203 	bic.w	r2, r2, #3
7000b35e:	1bd0      	subs	r0, r2, r7
7000b360:	280f      	cmp	r0, #15
7000b362:	dd1c      	ble.n	7000b39e <_malloc_r+0x102>
7000b364:	3b01      	subs	r3, #1
7000b366:	3301      	adds	r3, #1
7000b368:	e7cf      	b.n	7000b30a <_malloc_r+0x6e>
7000b36a:	2b14      	cmp	r3, #20
7000b36c:	d801      	bhi.n	7000b372 <_malloc_r+0xd6>
7000b36e:	335b      	adds	r3, #91	@ 0x5b
7000b370:	e7ea      	b.n	7000b348 <_malloc_r+0xac>
7000b372:	2b54      	cmp	r3, #84	@ 0x54
7000b374:	d802      	bhi.n	7000b37c <_malloc_r+0xe0>
7000b376:	0b3b      	lsrs	r3, r7, #12
7000b378:	336e      	adds	r3, #110	@ 0x6e
7000b37a:	e7e5      	b.n	7000b348 <_malloc_r+0xac>
7000b37c:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
7000b380:	d802      	bhi.n	7000b388 <_malloc_r+0xec>
7000b382:	0bfb      	lsrs	r3, r7, #15
7000b384:	3377      	adds	r3, #119	@ 0x77
7000b386:	e7df      	b.n	7000b348 <_malloc_r+0xac>
7000b388:	f240 5254 	movw	r2, #1364	@ 0x554
7000b38c:	4293      	cmp	r3, r2
7000b38e:	d804      	bhi.n	7000b39a <_malloc_r+0xfe>
7000b390:	0cbb      	lsrs	r3, r7, #18
7000b392:	337c      	adds	r3, #124	@ 0x7c
7000b394:	e7d8      	b.n	7000b348 <_malloc_r+0xac>
7000b396:	233f      	movs	r3, #63	@ 0x3f
7000b398:	e7d6      	b.n	7000b348 <_malloc_r+0xac>
7000b39a:	237e      	movs	r3, #126	@ 0x7e
7000b39c:	e7d4      	b.n	7000b348 <_malloc_r+0xac>
7000b39e:	2800      	cmp	r0, #0
7000b3a0:	68e1      	ldr	r1, [r4, #12]
7000b3a2:	db04      	blt.n	7000b3ae <_malloc_r+0x112>
7000b3a4:	68a3      	ldr	r3, [r4, #8]
7000b3a6:	60d9      	str	r1, [r3, #12]
7000b3a8:	608b      	str	r3, [r1, #8]
7000b3aa:	18a3      	adds	r3, r4, r2
7000b3ac:	e7a3      	b.n	7000b2f6 <_malloc_r+0x5a>
7000b3ae:	460c      	mov	r4, r1
7000b3b0:	e7d0      	b.n	7000b354 <_malloc_r+0xb8>
7000b3b2:	2800      	cmp	r0, #0
7000b3b4:	e9c6 1104 	strd	r1, r1, [r6, #16]
7000b3b8:	db07      	blt.n	7000b3ca <_malloc_r+0x12e>
7000b3ba:	44a4      	add	ip, r4
7000b3bc:	f8dc 3004 	ldr.w	r3, [ip, #4]
7000b3c0:	f043 0301 	orr.w	r3, r3, #1
7000b3c4:	f8cc 3004 	str.w	r3, [ip, #4]
7000b3c8:	e799      	b.n	7000b2fe <_malloc_r+0x62>
7000b3ca:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
7000b3ce:	6870      	ldr	r0, [r6, #4]
7000b3d0:	f080 8095 	bcs.w	7000b4fe <_malloc_r+0x262>
7000b3d4:	ea4f 02dc 	mov.w	r2, ip, lsr #3
7000b3d8:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
7000b3dc:	f04f 0c01 	mov.w	ip, #1
7000b3e0:	3201      	adds	r2, #1
7000b3e2:	fa0c fc0e 	lsl.w	ip, ip, lr
7000b3e6:	ea4c 0000 	orr.w	r0, ip, r0
7000b3ea:	6070      	str	r0, [r6, #4]
7000b3ec:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
7000b3f0:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
7000b3f4:	3808      	subs	r0, #8
7000b3f6:	e9c4 c002 	strd	ip, r0, [r4, #8]
7000b3fa:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
7000b3fe:	f8cc 400c 	str.w	r4, [ip, #12]
7000b402:	1098      	asrs	r0, r3, #2
7000b404:	2201      	movs	r2, #1
7000b406:	4082      	lsls	r2, r0
7000b408:	6870      	ldr	r0, [r6, #4]
7000b40a:	4290      	cmp	r0, r2
7000b40c:	d326      	bcc.n	7000b45c <_malloc_r+0x1c0>
7000b40e:	4210      	tst	r0, r2
7000b410:	d106      	bne.n	7000b420 <_malloc_r+0x184>
7000b412:	f023 0303 	bic.w	r3, r3, #3
7000b416:	0052      	lsls	r2, r2, #1
7000b418:	4210      	tst	r0, r2
7000b41a:	f103 0304 	add.w	r3, r3, #4
7000b41e:	d0fa      	beq.n	7000b416 <_malloc_r+0x17a>
7000b420:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
7000b424:	46c1      	mov	r9, r8
7000b426:	469e      	mov	lr, r3
7000b428:	f8d9 400c 	ldr.w	r4, [r9, #12]
7000b42c:	454c      	cmp	r4, r9
7000b42e:	f040 80b9 	bne.w	7000b5a4 <_malloc_r+0x308>
7000b432:	f10e 0e01 	add.w	lr, lr, #1
7000b436:	f01e 0f03 	tst.w	lr, #3
7000b43a:	f109 0908 	add.w	r9, r9, #8
7000b43e:	d1f3      	bne.n	7000b428 <_malloc_r+0x18c>
7000b440:	0798      	lsls	r0, r3, #30
7000b442:	f040 80e3 	bne.w	7000b60c <_malloc_r+0x370>
7000b446:	6873      	ldr	r3, [r6, #4]
7000b448:	ea23 0302 	bic.w	r3, r3, r2
7000b44c:	6073      	str	r3, [r6, #4]
7000b44e:	6870      	ldr	r0, [r6, #4]
7000b450:	0052      	lsls	r2, r2, #1
7000b452:	4290      	cmp	r0, r2
7000b454:	d302      	bcc.n	7000b45c <_malloc_r+0x1c0>
7000b456:	2a00      	cmp	r2, #0
7000b458:	f040 80e5 	bne.w	7000b626 <_malloc_r+0x38a>
7000b45c:	f8d6 a008 	ldr.w	sl, [r6, #8]
7000b460:	f8da 3004 	ldr.w	r3, [sl, #4]
7000b464:	f023 0903 	bic.w	r9, r3, #3
7000b468:	45b9      	cmp	r9, r7
7000b46a:	d304      	bcc.n	7000b476 <_malloc_r+0x1da>
7000b46c:	eba9 0207 	sub.w	r2, r9, r7
7000b470:	2a0f      	cmp	r2, #15
7000b472:	f300 8141 	bgt.w	7000b6f8 <_malloc_r+0x45c>
7000b476:	4b46      	ldr	r3, [pc, #280]	@ (7000b590 <_malloc_r+0x2f4>)
7000b478:	6819      	ldr	r1, [r3, #0]
7000b47a:	3110      	adds	r1, #16
7000b47c:	4439      	add	r1, r7
7000b47e:	2008      	movs	r0, #8
7000b480:	9101      	str	r1, [sp, #4]
7000b482:	f001 fdcf 	bl	7000d024 <sysconf>
7000b486:	4a43      	ldr	r2, [pc, #268]	@ (7000b594 <_malloc_r+0x2f8>)
7000b488:	9901      	ldr	r1, [sp, #4]
7000b48a:	6813      	ldr	r3, [r2, #0]
7000b48c:	3301      	adds	r3, #1
7000b48e:	bf1f      	itttt	ne
7000b490:	f101 31ff 	addne.w	r1, r1, #4294967295
7000b494:	1809      	addne	r1, r1, r0
7000b496:	4243      	negne	r3, r0
7000b498:	4019      	andne	r1, r3
7000b49a:	4680      	mov	r8, r0
7000b49c:	4628      	mov	r0, r5
7000b49e:	9101      	str	r1, [sp, #4]
7000b4a0:	f001 fd9c 	bl	7000cfdc <_sbrk_r>
7000b4a4:	1c42      	adds	r2, r0, #1
7000b4a6:	eb0a 0b09 	add.w	fp, sl, r9
7000b4aa:	4604      	mov	r4, r0
7000b4ac:	f000 80f7 	beq.w	7000b69e <_malloc_r+0x402>
7000b4b0:	4583      	cmp	fp, r0
7000b4b2:	9901      	ldr	r1, [sp, #4]
7000b4b4:	4a37      	ldr	r2, [pc, #220]	@ (7000b594 <_malloc_r+0x2f8>)
7000b4b6:	d902      	bls.n	7000b4be <_malloc_r+0x222>
7000b4b8:	45b2      	cmp	sl, r6
7000b4ba:	f040 80f0 	bne.w	7000b69e <_malloc_r+0x402>
7000b4be:	4b36      	ldr	r3, [pc, #216]	@ (7000b598 <_malloc_r+0x2fc>)
7000b4c0:	6818      	ldr	r0, [r3, #0]
7000b4c2:	45a3      	cmp	fp, r4
7000b4c4:	eb00 0e01 	add.w	lr, r0, r1
7000b4c8:	f8c3 e000 	str.w	lr, [r3]
7000b4cc:	f108 3cff 	add.w	ip, r8, #4294967295
7000b4d0:	f040 80ab 	bne.w	7000b62a <_malloc_r+0x38e>
7000b4d4:	ea1b 0f0c 	tst.w	fp, ip
7000b4d8:	f040 80a7 	bne.w	7000b62a <_malloc_r+0x38e>
7000b4dc:	68b2      	ldr	r2, [r6, #8]
7000b4de:	4449      	add	r1, r9
7000b4e0:	f041 0101 	orr.w	r1, r1, #1
7000b4e4:	6051      	str	r1, [r2, #4]
7000b4e6:	4a2d      	ldr	r2, [pc, #180]	@ (7000b59c <_malloc_r+0x300>)
7000b4e8:	681b      	ldr	r3, [r3, #0]
7000b4ea:	6811      	ldr	r1, [r2, #0]
7000b4ec:	428b      	cmp	r3, r1
7000b4ee:	bf88      	it	hi
7000b4f0:	6013      	strhi	r3, [r2, #0]
7000b4f2:	4a2b      	ldr	r2, [pc, #172]	@ (7000b5a0 <_malloc_r+0x304>)
7000b4f4:	6811      	ldr	r1, [r2, #0]
7000b4f6:	428b      	cmp	r3, r1
7000b4f8:	bf88      	it	hi
7000b4fa:	6013      	strhi	r3, [r2, #0]
7000b4fc:	e0cf      	b.n	7000b69e <_malloc_r+0x402>
7000b4fe:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
7000b502:	ea4f 225c 	mov.w	r2, ip, lsr #9
7000b506:	d218      	bcs.n	7000b53a <_malloc_r+0x29e>
7000b508:	ea4f 129c 	mov.w	r2, ip, lsr #6
7000b50c:	3238      	adds	r2, #56	@ 0x38
7000b50e:	f102 0e01 	add.w	lr, r2, #1
7000b512:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
7000b516:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
7000b51a:	45f0      	cmp	r8, lr
7000b51c:	d12b      	bne.n	7000b576 <_malloc_r+0x2da>
7000b51e:	1092      	asrs	r2, r2, #2
7000b520:	f04f 0c01 	mov.w	ip, #1
7000b524:	fa0c f202 	lsl.w	r2, ip, r2
7000b528:	4302      	orrs	r2, r0
7000b52a:	6072      	str	r2, [r6, #4]
7000b52c:	e9c4 e802 	strd	lr, r8, [r4, #8]
7000b530:	f8c8 4008 	str.w	r4, [r8, #8]
7000b534:	f8ce 400c 	str.w	r4, [lr, #12]
7000b538:	e763      	b.n	7000b402 <_malloc_r+0x166>
7000b53a:	2a14      	cmp	r2, #20
7000b53c:	d801      	bhi.n	7000b542 <_malloc_r+0x2a6>
7000b53e:	325b      	adds	r2, #91	@ 0x5b
7000b540:	e7e5      	b.n	7000b50e <_malloc_r+0x272>
7000b542:	2a54      	cmp	r2, #84	@ 0x54
7000b544:	d803      	bhi.n	7000b54e <_malloc_r+0x2b2>
7000b546:	ea4f 321c 	mov.w	r2, ip, lsr #12
7000b54a:	326e      	adds	r2, #110	@ 0x6e
7000b54c:	e7df      	b.n	7000b50e <_malloc_r+0x272>
7000b54e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
7000b552:	d803      	bhi.n	7000b55c <_malloc_r+0x2c0>
7000b554:	ea4f 32dc 	mov.w	r2, ip, lsr #15
7000b558:	3277      	adds	r2, #119	@ 0x77
7000b55a:	e7d8      	b.n	7000b50e <_malloc_r+0x272>
7000b55c:	f240 5e54 	movw	lr, #1364	@ 0x554
7000b560:	4572      	cmp	r2, lr
7000b562:	bf9a      	itte	ls
7000b564:	ea4f 429c 	movls.w	r2, ip, lsr #18
7000b568:	327c      	addls	r2, #124	@ 0x7c
7000b56a:	227e      	movhi	r2, #126	@ 0x7e
7000b56c:	e7cf      	b.n	7000b50e <_malloc_r+0x272>
7000b56e:	f8de e008 	ldr.w	lr, [lr, #8]
7000b572:	45f0      	cmp	r8, lr
7000b574:	d005      	beq.n	7000b582 <_malloc_r+0x2e6>
7000b576:	f8de 2004 	ldr.w	r2, [lr, #4]
7000b57a:	f022 0203 	bic.w	r2, r2, #3
7000b57e:	4562      	cmp	r2, ip
7000b580:	d8f5      	bhi.n	7000b56e <_malloc_r+0x2d2>
7000b582:	f8de 800c 	ldr.w	r8, [lr, #12]
7000b586:	e7d1      	b.n	7000b52c <_malloc_r+0x290>
7000b588:	240001fc 	.word	0x240001fc
7000b58c:	24000204 	.word	0x24000204
7000b590:	24000e8c 	.word	0x24000e8c
7000b594:	240001f4 	.word	0x240001f4
7000b598:	24000e5c 	.word	0x24000e5c
7000b59c:	24000e88 	.word	0x24000e88
7000b5a0:	24000e84 	.word	0x24000e84
7000b5a4:	6860      	ldr	r0, [r4, #4]
7000b5a6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
7000b5aa:	f020 0003 	bic.w	r0, r0, #3
7000b5ae:	eba0 0a07 	sub.w	sl, r0, r7
7000b5b2:	f1ba 0f0f 	cmp.w	sl, #15
7000b5b6:	dd12      	ble.n	7000b5de <_malloc_r+0x342>
7000b5b8:	68a3      	ldr	r3, [r4, #8]
7000b5ba:	19e2      	adds	r2, r4, r7
7000b5bc:	f047 0701 	orr.w	r7, r7, #1
7000b5c0:	6067      	str	r7, [r4, #4]
7000b5c2:	f8c3 c00c 	str.w	ip, [r3, #12]
7000b5c6:	f8cc 3008 	str.w	r3, [ip, #8]
7000b5ca:	f04a 0301 	orr.w	r3, sl, #1
7000b5ce:	e9c6 2204 	strd	r2, r2, [r6, #16]
7000b5d2:	e9c2 1102 	strd	r1, r1, [r2, #8]
7000b5d6:	6053      	str	r3, [r2, #4]
7000b5d8:	f844 a000 	str.w	sl, [r4, r0]
7000b5dc:	e68f      	b.n	7000b2fe <_malloc_r+0x62>
7000b5de:	f1ba 0f00 	cmp.w	sl, #0
7000b5e2:	db11      	blt.n	7000b608 <_malloc_r+0x36c>
7000b5e4:	4420      	add	r0, r4
7000b5e6:	6843      	ldr	r3, [r0, #4]
7000b5e8:	f043 0301 	orr.w	r3, r3, #1
7000b5ec:	6043      	str	r3, [r0, #4]
7000b5ee:	f854 3f08 	ldr.w	r3, [r4, #8]!
7000b5f2:	4628      	mov	r0, r5
7000b5f4:	f8c3 c00c 	str.w	ip, [r3, #12]
7000b5f8:	f8cc 3008 	str.w	r3, [ip, #8]
7000b5fc:	f000 f88e 	bl	7000b71c <__malloc_unlock>
7000b600:	4620      	mov	r0, r4
7000b602:	b003      	add	sp, #12
7000b604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000b608:	4664      	mov	r4, ip
7000b60a:	e70f      	b.n	7000b42c <_malloc_r+0x190>
7000b60c:	f858 0908 	ldr.w	r0, [r8], #-8
7000b610:	4540      	cmp	r0, r8
7000b612:	f103 33ff 	add.w	r3, r3, #4294967295
7000b616:	f43f af13 	beq.w	7000b440 <_malloc_r+0x1a4>
7000b61a:	e718      	b.n	7000b44e <_malloc_r+0x1b2>
7000b61c:	3304      	adds	r3, #4
7000b61e:	0052      	lsls	r2, r2, #1
7000b620:	4210      	tst	r0, r2
7000b622:	d0fb      	beq.n	7000b61c <_malloc_r+0x380>
7000b624:	e6fc      	b.n	7000b420 <_malloc_r+0x184>
7000b626:	4673      	mov	r3, lr
7000b628:	e7fa      	b.n	7000b620 <_malloc_r+0x384>
7000b62a:	6810      	ldr	r0, [r2, #0]
7000b62c:	3001      	adds	r0, #1
7000b62e:	bf1b      	ittet	ne
7000b630:	eba4 0b0b 	subne.w	fp, r4, fp
7000b634:	eb0b 020e 	addne.w	r2, fp, lr
7000b638:	6014      	streq	r4, [r2, #0]
7000b63a:	601a      	strne	r2, [r3, #0]
7000b63c:	f014 0b07 	ands.w	fp, r4, #7
7000b640:	bf1a      	itte	ne
7000b642:	f1cb 0008 	rsbne	r0, fp, #8
7000b646:	1824      	addne	r4, r4, r0
7000b648:	4658      	moveq	r0, fp
7000b64a:	1862      	adds	r2, r4, r1
7000b64c:	ea02 010c 	and.w	r1, r2, ip
7000b650:	4480      	add	r8, r0
7000b652:	eba8 0801 	sub.w	r8, r8, r1
7000b656:	ea08 080c 	and.w	r8, r8, ip
7000b65a:	4641      	mov	r1, r8
7000b65c:	4628      	mov	r0, r5
7000b65e:	9201      	str	r2, [sp, #4]
7000b660:	f001 fcbc 	bl	7000cfdc <_sbrk_r>
7000b664:	1c43      	adds	r3, r0, #1
7000b666:	9a01      	ldr	r2, [sp, #4]
7000b668:	4b28      	ldr	r3, [pc, #160]	@ (7000b70c <_malloc_r+0x470>)
7000b66a:	d107      	bne.n	7000b67c <_malloc_r+0x3e0>
7000b66c:	f1bb 0f00 	cmp.w	fp, #0
7000b670:	d023      	beq.n	7000b6ba <_malloc_r+0x41e>
7000b672:	f1ab 0008 	sub.w	r0, fp, #8
7000b676:	4410      	add	r0, r2
7000b678:	f04f 0800 	mov.w	r8, #0
7000b67c:	681a      	ldr	r2, [r3, #0]
7000b67e:	60b4      	str	r4, [r6, #8]
7000b680:	1b00      	subs	r0, r0, r4
7000b682:	4440      	add	r0, r8
7000b684:	4442      	add	r2, r8
7000b686:	f040 0001 	orr.w	r0, r0, #1
7000b68a:	45b2      	cmp	sl, r6
7000b68c:	601a      	str	r2, [r3, #0]
7000b68e:	6060      	str	r0, [r4, #4]
7000b690:	f43f af29 	beq.w	7000b4e6 <_malloc_r+0x24a>
7000b694:	f1b9 0f0f 	cmp.w	r9, #15
7000b698:	d812      	bhi.n	7000b6c0 <_malloc_r+0x424>
7000b69a:	2301      	movs	r3, #1
7000b69c:	6063      	str	r3, [r4, #4]
7000b69e:	68b3      	ldr	r3, [r6, #8]
7000b6a0:	685b      	ldr	r3, [r3, #4]
7000b6a2:	f023 0303 	bic.w	r3, r3, #3
7000b6a6:	42bb      	cmp	r3, r7
7000b6a8:	eba3 0207 	sub.w	r2, r3, r7
7000b6ac:	d301      	bcc.n	7000b6b2 <_malloc_r+0x416>
7000b6ae:	2a0f      	cmp	r2, #15
7000b6b0:	dc22      	bgt.n	7000b6f8 <_malloc_r+0x45c>
7000b6b2:	4628      	mov	r0, r5
7000b6b4:	f000 f832 	bl	7000b71c <__malloc_unlock>
7000b6b8:	e5fc      	b.n	7000b2b4 <_malloc_r+0x18>
7000b6ba:	4610      	mov	r0, r2
7000b6bc:	46d8      	mov	r8, fp
7000b6be:	e7dd      	b.n	7000b67c <_malloc_r+0x3e0>
7000b6c0:	f8da 2004 	ldr.w	r2, [sl, #4]
7000b6c4:	f1a9 090c 	sub.w	r9, r9, #12
7000b6c8:	f029 0907 	bic.w	r9, r9, #7
7000b6cc:	f002 0201 	and.w	r2, r2, #1
7000b6d0:	ea42 0209 	orr.w	r2, r2, r9
7000b6d4:	f8ca 2004 	str.w	r2, [sl, #4]
7000b6d8:	2105      	movs	r1, #5
7000b6da:	eb0a 0209 	add.w	r2, sl, r9
7000b6de:	f1b9 0f0f 	cmp.w	r9, #15
7000b6e2:	e9c2 1101 	strd	r1, r1, [r2, #4]
7000b6e6:	f67f aefe 	bls.w	7000b4e6 <_malloc_r+0x24a>
7000b6ea:	f10a 0108 	add.w	r1, sl, #8
7000b6ee:	4628      	mov	r0, r5
7000b6f0:	f7ff fd14 	bl	7000b11c <_free_r>
7000b6f4:	4b05      	ldr	r3, [pc, #20]	@ (7000b70c <_malloc_r+0x470>)
7000b6f6:	e6f6      	b.n	7000b4e6 <_malloc_r+0x24a>
7000b6f8:	68b4      	ldr	r4, [r6, #8]
7000b6fa:	f047 0301 	orr.w	r3, r7, #1
7000b6fe:	4427      	add	r7, r4
7000b700:	f042 0201 	orr.w	r2, r2, #1
7000b704:	6063      	str	r3, [r4, #4]
7000b706:	60b7      	str	r7, [r6, #8]
7000b708:	607a      	str	r2, [r7, #4]
7000b70a:	e5f8      	b.n	7000b2fe <_malloc_r+0x62>
7000b70c:	24000e5c 	.word	0x24000e5c

7000b710 <__malloc_lock>:
7000b710:	4801      	ldr	r0, [pc, #4]	@ (7000b718 <__malloc_lock+0x8>)
7000b712:	f7ff bc9b 	b.w	7000b04c <__retarget_lock_acquire_recursive>
7000b716:	bf00      	nop
7000b718:	24000e54 	.word	0x24000e54

7000b71c <__malloc_unlock>:
7000b71c:	4801      	ldr	r0, [pc, #4]	@ (7000b724 <__malloc_unlock+0x8>)
7000b71e:	f7ff bc96 	b.w	7000b04e <__retarget_lock_release_recursive>
7000b722:	bf00      	nop
7000b724:	24000e54 	.word	0x24000e54

7000b728 <_vfprintf_r>:
7000b728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000b72c:	ed2d 8b04 	vpush	{d8-d9}
7000b730:	b0cb      	sub	sp, #300	@ 0x12c
7000b732:	468b      	mov	fp, r1
7000b734:	4692      	mov	sl, r2
7000b736:	461c      	mov	r4, r3
7000b738:	461f      	mov	r7, r3
7000b73a:	9002      	str	r0, [sp, #8]
7000b73c:	f001 fc4a 	bl	7000cfd4 <_localeconv_r>
7000b740:	6803      	ldr	r3, [r0, #0]
7000b742:	930f      	str	r3, [sp, #60]	@ 0x3c
7000b744:	4618      	mov	r0, r3
7000b746:	f7f4 fdd3 	bl	700002f0 <strlen>
7000b74a:	9b02      	ldr	r3, [sp, #8]
7000b74c:	9009      	str	r0, [sp, #36]	@ 0x24
7000b74e:	b123      	cbz	r3, 7000b75a <_vfprintf_r+0x32>
7000b750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
7000b752:	b913      	cbnz	r3, 7000b75a <_vfprintf_r+0x32>
7000b754:	9802      	ldr	r0, [sp, #8]
7000b756:	f7ff fb21 	bl	7000ad9c <__sinit>
7000b75a:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000b75e:	07dd      	lsls	r5, r3, #31
7000b760:	d407      	bmi.n	7000b772 <_vfprintf_r+0x4a>
7000b762:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000b766:	0598      	lsls	r0, r3, #22
7000b768:	d403      	bmi.n	7000b772 <_vfprintf_r+0x4a>
7000b76a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000b76e:	f7ff fc6d 	bl	7000b04c <__retarget_lock_acquire_recursive>
7000b772:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
7000b776:	0499      	lsls	r1, r3, #18
7000b778:	d409      	bmi.n	7000b78e <_vfprintf_r+0x66>
7000b77a:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
7000b77e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
7000b782:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
7000b786:	f8ab 300c 	strh.w	r3, [fp, #12]
7000b78a:	f8cb 2064 	str.w	r2, [fp, #100]	@ 0x64
7000b78e:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000b792:	049a      	lsls	r2, r3, #18
7000b794:	d50a      	bpl.n	7000b7ac <_vfprintf_r+0x84>
7000b796:	07de      	lsls	r6, r3, #31
7000b798:	d517      	bpl.n	7000b7ca <_vfprintf_r+0xa2>
7000b79a:	f04f 33ff 	mov.w	r3, #4294967295
7000b79e:	930b      	str	r3, [sp, #44]	@ 0x2c
7000b7a0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
7000b7a2:	b04b      	add	sp, #300	@ 0x12c
7000b7a4:	ecbd 8b04 	vpop	{d8-d9}
7000b7a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000b7ac:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000b7b0:	071d      	lsls	r5, r3, #28
7000b7b2:	d502      	bpl.n	7000b7ba <_vfprintf_r+0x92>
7000b7b4:	f8db 3010 	ldr.w	r3, [fp, #16]
7000b7b8:	b983      	cbnz	r3, 7000b7dc <_vfprintf_r+0xb4>
7000b7ba:	9802      	ldr	r0, [sp, #8]
7000b7bc:	4659      	mov	r1, fp
7000b7be:	f001 fb85 	bl	7000cecc <__swsetup_r>
7000b7c2:	b158      	cbz	r0, 7000b7dc <_vfprintf_r+0xb4>
7000b7c4:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000b7c8:	e7e5      	b.n	7000b796 <_vfprintf_r+0x6e>
7000b7ca:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000b7ce:	0598      	lsls	r0, r3, #22
7000b7d0:	d4e3      	bmi.n	7000b79a <_vfprintf_r+0x72>
7000b7d2:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000b7d6:	f7ff fc3a 	bl	7000b04e <__retarget_lock_release_recursive>
7000b7da:	e7de      	b.n	7000b79a <_vfprintf_r+0x72>
7000b7dc:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
7000b7e0:	f003 021a 	and.w	r2, r3, #26
7000b7e4:	2a0a      	cmp	r2, #10
7000b7e6:	d118      	bne.n	7000b81a <_vfprintf_r+0xf2>
7000b7e8:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
7000b7ec:	2a00      	cmp	r2, #0
7000b7ee:	db14      	blt.n	7000b81a <_vfprintf_r+0xf2>
7000b7f0:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
7000b7f4:	07d1      	lsls	r1, r2, #31
7000b7f6:	d405      	bmi.n	7000b804 <_vfprintf_r+0xdc>
7000b7f8:	059a      	lsls	r2, r3, #22
7000b7fa:	d403      	bmi.n	7000b804 <_vfprintf_r+0xdc>
7000b7fc:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000b800:	f7ff fc25 	bl	7000b04e <__retarget_lock_release_recursive>
7000b804:	9802      	ldr	r0, [sp, #8]
7000b806:	4623      	mov	r3, r4
7000b808:	4652      	mov	r2, sl
7000b80a:	4659      	mov	r1, fp
7000b80c:	b04b      	add	sp, #300	@ 0x12c
7000b80e:	ecbd 8b04 	vpop	{d8-d9}
7000b812:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000b816:	f001 b969 	b.w	7000caec <__sbprintf>
7000b81a:	2300      	movs	r3, #0
7000b81c:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
7000b820:	ed9f 8b97 	vldr	d8, [pc, #604]	@ 7000ba80 <_vfprintf_r+0x358>
7000b824:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
7000b828:	ac21      	add	r4, sp, #132	@ 0x84
7000b82a:	941e      	str	r4, [sp, #120]	@ 0x78
7000b82c:	9303      	str	r3, [sp, #12]
7000b82e:	9307      	str	r3, [sp, #28]
7000b830:	930e      	str	r3, [sp, #56]	@ 0x38
7000b832:	9310      	str	r3, [sp, #64]	@ 0x40
7000b834:	930b      	str	r3, [sp, #44]	@ 0x2c
7000b836:	4653      	mov	r3, sl
7000b838:	461d      	mov	r5, r3
7000b83a:	f813 2b01 	ldrb.w	r2, [r3], #1
7000b83e:	b10a      	cbz	r2, 7000b844 <_vfprintf_r+0x11c>
7000b840:	2a25      	cmp	r2, #37	@ 0x25
7000b842:	d1f9      	bne.n	7000b838 <_vfprintf_r+0x110>
7000b844:	ebb5 060a 	subs.w	r6, r5, sl
7000b848:	d00d      	beq.n	7000b866 <_vfprintf_r+0x13e>
7000b84a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000b84c:	4433      	add	r3, r6
7000b84e:	9320      	str	r3, [sp, #128]	@ 0x80
7000b850:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000b852:	3301      	adds	r3, #1
7000b854:	2b07      	cmp	r3, #7
7000b856:	e9c4 a600 	strd	sl, r6, [r4]
7000b85a:	931f      	str	r3, [sp, #124]	@ 0x7c
7000b85c:	dc75      	bgt.n	7000b94a <_vfprintf_r+0x222>
7000b85e:	3408      	adds	r4, #8
7000b860:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
7000b862:	4433      	add	r3, r6
7000b864:	930b      	str	r3, [sp, #44]	@ 0x2c
7000b866:	782b      	ldrb	r3, [r5, #0]
7000b868:	2b00      	cmp	r3, #0
7000b86a:	f001 80fa 	beq.w	7000ca62 <_vfprintf_r+0x133a>
7000b86e:	2200      	movs	r2, #0
7000b870:	1c6b      	adds	r3, r5, #1
7000b872:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
7000b876:	f04f 36ff 	mov.w	r6, #4294967295
7000b87a:	920a      	str	r2, [sp, #40]	@ 0x28
7000b87c:	4615      	mov	r5, r2
7000b87e:	f813 2b01 	ldrb.w	r2, [r3], #1
7000b882:	9204      	str	r2, [sp, #16]
7000b884:	9308      	str	r3, [sp, #32]
7000b886:	9b04      	ldr	r3, [sp, #16]
7000b888:	3b20      	subs	r3, #32
7000b88a:	2b5a      	cmp	r3, #90	@ 0x5a
7000b88c:	f200 8571 	bhi.w	7000c372 <_vfprintf_r+0xc4a>
7000b890:	e8df f013 	tbh	[pc, r3, lsl #1]
7000b894:	056f009d 	.word	0x056f009d
7000b898:	00a5056f 	.word	0x00a5056f
7000b89c:	056f056f 	.word	0x056f056f
7000b8a0:	0085056f 	.word	0x0085056f
7000b8a4:	056f056f 	.word	0x056f056f
7000b8a8:	00b200a8 	.word	0x00b200a8
7000b8ac:	00af056f 	.word	0x00af056f
7000b8b0:	056f00b4 	.word	0x056f00b4
7000b8b4:	00d200cf 	.word	0x00d200cf
7000b8b8:	00d200d2 	.word	0x00d200d2
7000b8bc:	00d200d2 	.word	0x00d200d2
7000b8c0:	00d200d2 	.word	0x00d200d2
7000b8c4:	00d200d2 	.word	0x00d200d2
7000b8c8:	056f056f 	.word	0x056f056f
7000b8cc:	056f056f 	.word	0x056f056f
7000b8d0:	056f056f 	.word	0x056f056f
7000b8d4:	014a056f 	.word	0x014a056f
7000b8d8:	0109056f 	.word	0x0109056f
7000b8dc:	014a011b 	.word	0x014a011b
7000b8e0:	014a014a 	.word	0x014a014a
7000b8e4:	056f056f 	.word	0x056f056f
7000b8e8:	056f056f 	.word	0x056f056f
7000b8ec:	056f00e5 	.word	0x056f00e5
7000b8f0:	0467056f 	.word	0x0467056f
7000b8f4:	056f056f 	.word	0x056f056f
7000b8f8:	04b1056f 	.word	0x04b1056f
7000b8fc:	04d0056f 	.word	0x04d0056f
7000b900:	056f056f 	.word	0x056f056f
7000b904:	056f04f3 	.word	0x056f04f3
7000b908:	056f056f 	.word	0x056f056f
7000b90c:	056f056f 	.word	0x056f056f
7000b910:	056f056f 	.word	0x056f056f
7000b914:	014a056f 	.word	0x014a056f
7000b918:	0109056f 	.word	0x0109056f
7000b91c:	014a011d 	.word	0x014a011d
7000b920:	014a014a 	.word	0x014a014a
7000b924:	011d00e8 	.word	0x011d00e8
7000b928:	056f0103 	.word	0x056f0103
7000b92c:	056f00fc 	.word	0x056f00fc
7000b930:	0469044b 	.word	0x0469044b
7000b934:	0103049f 	.word	0x0103049f
7000b938:	04b1056f 	.word	0x04b1056f
7000b93c:	04d2009b 	.word	0x04d2009b
7000b940:	056f056f 	.word	0x056f056f
7000b944:	056f0065 	.word	0x056f0065
7000b948:	009b      	.short	0x009b
7000b94a:	9802      	ldr	r0, [sp, #8]
7000b94c:	aa1e      	add	r2, sp, #120	@ 0x78
7000b94e:	4659      	mov	r1, fp
7000b950:	f001 f90c 	bl	7000cb6c <__sprint_r>
7000b954:	2800      	cmp	r0, #0
7000b956:	f040 8139 	bne.w	7000bbcc <_vfprintf_r+0x4a4>
7000b95a:	ac21      	add	r4, sp, #132	@ 0x84
7000b95c:	e780      	b.n	7000b860 <_vfprintf_r+0x138>
7000b95e:	4b4a      	ldr	r3, [pc, #296]	@ (7000ba88 <_vfprintf_r+0x360>)
7000b960:	9312      	str	r3, [sp, #72]	@ 0x48
7000b962:	f015 0320 	ands.w	r3, r5, #32
7000b966:	f000 848b 	beq.w	7000c280 <_vfprintf_r+0xb58>
7000b96a:	3707      	adds	r7, #7
7000b96c:	f027 0307 	bic.w	r3, r7, #7
7000b970:	461a      	mov	r2, r3
7000b972:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000b976:	f852 7b08 	ldr.w	r7, [r2], #8
7000b97a:	9205      	str	r2, [sp, #20]
7000b97c:	07eb      	lsls	r3, r5, #31
7000b97e:	d50a      	bpl.n	7000b996 <_vfprintf_r+0x26e>
7000b980:	ea57 0308 	orrs.w	r3, r7, r8
7000b984:	d007      	beq.n	7000b996 <_vfprintf_r+0x26e>
7000b986:	2330      	movs	r3, #48	@ 0x30
7000b988:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
7000b98c:	9b04      	ldr	r3, [sp, #16]
7000b98e:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
7000b992:	f045 0502 	orr.w	r5, r5, #2
7000b996:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
7000b99a:	2302      	movs	r3, #2
7000b99c:	e3f2      	b.n	7000c184 <_vfprintf_r+0xa5c>
7000b99e:	9802      	ldr	r0, [sp, #8]
7000b9a0:	f001 fb18 	bl	7000cfd4 <_localeconv_r>
7000b9a4:	6843      	ldr	r3, [r0, #4]
7000b9a6:	9310      	str	r3, [sp, #64]	@ 0x40
7000b9a8:	4618      	mov	r0, r3
7000b9aa:	f7f4 fca1 	bl	700002f0 <strlen>
7000b9ae:	900e      	str	r0, [sp, #56]	@ 0x38
7000b9b0:	9802      	ldr	r0, [sp, #8]
7000b9b2:	f001 fb0f 	bl	7000cfd4 <_localeconv_r>
7000b9b6:	6883      	ldr	r3, [r0, #8]
7000b9b8:	9307      	str	r3, [sp, #28]
7000b9ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
7000b9bc:	b12b      	cbz	r3, 7000b9ca <_vfprintf_r+0x2a2>
7000b9be:	9b07      	ldr	r3, [sp, #28]
7000b9c0:	b11b      	cbz	r3, 7000b9ca <_vfprintf_r+0x2a2>
7000b9c2:	781b      	ldrb	r3, [r3, #0]
7000b9c4:	b10b      	cbz	r3, 7000b9ca <_vfprintf_r+0x2a2>
7000b9c6:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
7000b9ca:	9b08      	ldr	r3, [sp, #32]
7000b9cc:	e757      	b.n	7000b87e <_vfprintf_r+0x156>
7000b9ce:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
7000b9d2:	2b00      	cmp	r3, #0
7000b9d4:	d1f9      	bne.n	7000b9ca <_vfprintf_r+0x2a2>
7000b9d6:	2320      	movs	r3, #32
7000b9d8:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000b9dc:	e7f5      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000b9de:	f045 0501 	orr.w	r5, r5, #1
7000b9e2:	e7f2      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000b9e4:	f857 3b04 	ldr.w	r3, [r7], #4
7000b9e8:	930a      	str	r3, [sp, #40]	@ 0x28
7000b9ea:	2b00      	cmp	r3, #0
7000b9ec:	daed      	bge.n	7000b9ca <_vfprintf_r+0x2a2>
7000b9ee:	425b      	negs	r3, r3
7000b9f0:	930a      	str	r3, [sp, #40]	@ 0x28
7000b9f2:	f045 0504 	orr.w	r5, r5, #4
7000b9f6:	e7e8      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000b9f8:	232b      	movs	r3, #43	@ 0x2b
7000b9fa:	e7ed      	b.n	7000b9d8 <_vfprintf_r+0x2b0>
7000b9fc:	9b08      	ldr	r3, [sp, #32]
7000b9fe:	f813 2b01 	ldrb.w	r2, [r3], #1
7000ba02:	9204      	str	r2, [sp, #16]
7000ba04:	2a2a      	cmp	r2, #42	@ 0x2a
7000ba06:	d111      	bne.n	7000ba2c <_vfprintf_r+0x304>
7000ba08:	f857 6b04 	ldr.w	r6, [r7], #4
7000ba0c:	9308      	str	r3, [sp, #32]
7000ba0e:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
7000ba12:	e7da      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000ba14:	fb01 2606 	mla	r6, r1, r6, r2
7000ba18:	f813 2b01 	ldrb.w	r2, [r3], #1
7000ba1c:	9204      	str	r2, [sp, #16]
7000ba1e:	9a04      	ldr	r2, [sp, #16]
7000ba20:	3a30      	subs	r2, #48	@ 0x30
7000ba22:	2a09      	cmp	r2, #9
7000ba24:	d9f6      	bls.n	7000ba14 <_vfprintf_r+0x2ec>
7000ba26:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
7000ba2a:	e72b      	b.n	7000b884 <_vfprintf_r+0x15c>
7000ba2c:	2600      	movs	r6, #0
7000ba2e:	210a      	movs	r1, #10
7000ba30:	e7f5      	b.n	7000ba1e <_vfprintf_r+0x2f6>
7000ba32:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
7000ba36:	e7c8      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000ba38:	2300      	movs	r3, #0
7000ba3a:	930a      	str	r3, [sp, #40]	@ 0x28
7000ba3c:	220a      	movs	r2, #10
7000ba3e:	9b04      	ldr	r3, [sp, #16]
7000ba40:	990a      	ldr	r1, [sp, #40]	@ 0x28
7000ba42:	3b30      	subs	r3, #48	@ 0x30
7000ba44:	fb02 3301 	mla	r3, r2, r1, r3
7000ba48:	930a      	str	r3, [sp, #40]	@ 0x28
7000ba4a:	9b08      	ldr	r3, [sp, #32]
7000ba4c:	f813 1b01 	ldrb.w	r1, [r3], #1
7000ba50:	9308      	str	r3, [sp, #32]
7000ba52:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
7000ba56:	2b09      	cmp	r3, #9
7000ba58:	9104      	str	r1, [sp, #16]
7000ba5a:	d9f0      	bls.n	7000ba3e <_vfprintf_r+0x316>
7000ba5c:	e713      	b.n	7000b886 <_vfprintf_r+0x15e>
7000ba5e:	f045 0508 	orr.w	r5, r5, #8
7000ba62:	e7b2      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000ba64:	9b08      	ldr	r3, [sp, #32]
7000ba66:	781b      	ldrb	r3, [r3, #0]
7000ba68:	2b68      	cmp	r3, #104	@ 0x68
7000ba6a:	bf01      	itttt	eq
7000ba6c:	9b08      	ldreq	r3, [sp, #32]
7000ba6e:	3301      	addeq	r3, #1
7000ba70:	9308      	streq	r3, [sp, #32]
7000ba72:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
7000ba76:	bf18      	it	ne
7000ba78:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
7000ba7c:	e7a5      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000ba7e:	bf00      	nop
	...
7000ba88:	7000f790 	.word	0x7000f790
7000ba8c:	9b08      	ldr	r3, [sp, #32]
7000ba8e:	781b      	ldrb	r3, [r3, #0]
7000ba90:	2b6c      	cmp	r3, #108	@ 0x6c
7000ba92:	d105      	bne.n	7000baa0 <_vfprintf_r+0x378>
7000ba94:	9b08      	ldr	r3, [sp, #32]
7000ba96:	3301      	adds	r3, #1
7000ba98:	9308      	str	r3, [sp, #32]
7000ba9a:	f045 0520 	orr.w	r5, r5, #32
7000ba9e:	e794      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000baa0:	f045 0510 	orr.w	r5, r5, #16
7000baa4:	e791      	b.n	7000b9ca <_vfprintf_r+0x2a2>
7000baa6:	463a      	mov	r2, r7
7000baa8:	f852 3b04 	ldr.w	r3, [r2], #4
7000baac:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
7000bab0:	2300      	movs	r3, #0
7000bab2:	9205      	str	r2, [sp, #20]
7000bab4:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000bab8:	4699      	mov	r9, r3
7000baba:	2601      	movs	r6, #1
7000babc:	930c      	str	r3, [sp, #48]	@ 0x30
7000babe:	4698      	mov	r8, r3
7000bac0:	9306      	str	r3, [sp, #24]
7000bac2:	461f      	mov	r7, r3
7000bac4:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
7000bac8:	e18f      	b.n	7000bdea <_vfprintf_r+0x6c2>
7000baca:	f045 0510 	orr.w	r5, r5, #16
7000bace:	06ab      	lsls	r3, r5, #26
7000bad0:	d514      	bpl.n	7000bafc <_vfprintf_r+0x3d4>
7000bad2:	3707      	adds	r7, #7
7000bad4:	f027 0307 	bic.w	r3, r7, #7
7000bad8:	461a      	mov	r2, r3
7000bada:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000bade:	f852 7b08 	ldr.w	r7, [r2], #8
7000bae2:	9205      	str	r2, [sp, #20]
7000bae4:	f1b8 0f00 	cmp.w	r8, #0
7000bae8:	da06      	bge.n	7000baf8 <_vfprintf_r+0x3d0>
7000baea:	427f      	negs	r7, r7
7000baec:	f04f 032d 	mov.w	r3, #45	@ 0x2d
7000baf0:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
7000baf4:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000baf8:	2301      	movs	r3, #1
7000bafa:	e346      	b.n	7000c18a <_vfprintf_r+0xa62>
7000bafc:	463a      	mov	r2, r7
7000bafe:	06e8      	lsls	r0, r5, #27
7000bb00:	f852 3b04 	ldr.w	r3, [r2], #4
7000bb04:	9205      	str	r2, [sp, #20]
7000bb06:	d503      	bpl.n	7000bb10 <_vfprintf_r+0x3e8>
7000bb08:	461f      	mov	r7, r3
7000bb0a:	ea4f 78e3 	mov.w	r8, r3, asr #31
7000bb0e:	e7e9      	b.n	7000bae4 <_vfprintf_r+0x3bc>
7000bb10:	0669      	lsls	r1, r5, #25
7000bb12:	d503      	bpl.n	7000bb1c <_vfprintf_r+0x3f4>
7000bb14:	b21f      	sxth	r7, r3
7000bb16:	f343 38c0 	sbfx	r8, r3, #15, #1
7000bb1a:	e7e3      	b.n	7000bae4 <_vfprintf_r+0x3bc>
7000bb1c:	05aa      	lsls	r2, r5, #22
7000bb1e:	d5f3      	bpl.n	7000bb08 <_vfprintf_r+0x3e0>
7000bb20:	b25f      	sxtb	r7, r3
7000bb22:	f343 18c0 	sbfx	r8, r3, #7, #1
7000bb26:	e7dd      	b.n	7000bae4 <_vfprintf_r+0x3bc>
7000bb28:	3707      	adds	r7, #7
7000bb2a:	f027 0307 	bic.w	r3, r7, #7
7000bb2e:	ecb3 8b02 	vldmia	r3!, {d8}
7000bb32:	ed9f 7b63 	vldr	d7, [pc, #396]	@ 7000bcc0 <_vfprintf_r+0x598>
7000bb36:	eeb0 6bc8 	vabs.f64	d6, d8
7000bb3a:	eeb4 6b47 	vcmp.f64	d6, d7
7000bb3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000bb42:	9305      	str	r3, [sp, #20]
7000bb44:	dd17      	ble.n	7000bb76 <_vfprintf_r+0x44e>
7000bb46:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
7000bb4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000bb4e:	d502      	bpl.n	7000bb56 <_vfprintf_r+0x42e>
7000bb50:	232d      	movs	r3, #45	@ 0x2d
7000bb52:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000bb56:	4a5c      	ldr	r2, [pc, #368]	@ (7000bcc8 <_vfprintf_r+0x5a0>)
7000bb58:	4b5c      	ldr	r3, [pc, #368]	@ (7000bccc <_vfprintf_r+0x5a4>)
7000bb5a:	9904      	ldr	r1, [sp, #16]
7000bb5c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
7000bb60:	2947      	cmp	r1, #71	@ 0x47
7000bb62:	bfcc      	ite	gt
7000bb64:	4692      	movgt	sl, r2
7000bb66:	469a      	movle	sl, r3
7000bb68:	f04f 0900 	mov.w	r9, #0
7000bb6c:	2603      	movs	r6, #3
7000bb6e:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
7000bb72:	f000 bfb1 	b.w	7000cad8 <_vfprintf_r+0x13b0>
7000bb76:	eeb4 8b48 	vcmp.f64	d8, d8
7000bb7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000bb7e:	d709      	bvc.n	7000bb94 <_vfprintf_r+0x46c>
7000bb80:	ee18 3a90 	vmov	r3, s17
7000bb84:	2b00      	cmp	r3, #0
7000bb86:	bfbc      	itt	lt
7000bb88:	232d      	movlt	r3, #45	@ 0x2d
7000bb8a:	f88d 305b 	strblt.w	r3, [sp, #91]	@ 0x5b
7000bb8e:	4a50      	ldr	r2, [pc, #320]	@ (7000bcd0 <_vfprintf_r+0x5a8>)
7000bb90:	4b50      	ldr	r3, [pc, #320]	@ (7000bcd4 <_vfprintf_r+0x5ac>)
7000bb92:	e7e2      	b.n	7000bb5a <_vfprintf_r+0x432>
7000bb94:	9b04      	ldr	r3, [sp, #16]
7000bb96:	2b61      	cmp	r3, #97	@ 0x61
7000bb98:	d02a      	beq.n	7000bbf0 <_vfprintf_r+0x4c8>
7000bb9a:	2b41      	cmp	r3, #65	@ 0x41
7000bb9c:	d12a      	bne.n	7000bbf4 <_vfprintf_r+0x4cc>
7000bb9e:	2358      	movs	r3, #88	@ 0x58
7000bba0:	2230      	movs	r2, #48	@ 0x30
7000bba2:	2e63      	cmp	r6, #99	@ 0x63
7000bba4:	f88d 205c 	strb.w	r2, [sp, #92]	@ 0x5c
7000bba8:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
7000bbac:	f045 0502 	orr.w	r5, r5, #2
7000bbb0:	dd2c      	ble.n	7000bc0c <_vfprintf_r+0x4e4>
7000bbb2:	9802      	ldr	r0, [sp, #8]
7000bbb4:	1c71      	adds	r1, r6, #1
7000bbb6:	f7ff fb71 	bl	7000b29c <_malloc_r>
7000bbba:	4682      	mov	sl, r0
7000bbbc:	2800      	cmp	r0, #0
7000bbbe:	d16f      	bne.n	7000bca0 <_vfprintf_r+0x578>
7000bbc0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000bbc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000bbc8:	f8ab 300c 	strh.w	r3, [fp, #12]
7000bbcc:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
7000bbd0:	07d9      	lsls	r1, r3, #31
7000bbd2:	d407      	bmi.n	7000bbe4 <_vfprintf_r+0x4bc>
7000bbd4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000bbd8:	059a      	lsls	r2, r3, #22
7000bbda:	d403      	bmi.n	7000bbe4 <_vfprintf_r+0x4bc>
7000bbdc:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
7000bbe0:	f7ff fa35 	bl	7000b04e <__retarget_lock_release_recursive>
7000bbe4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
7000bbe8:	065b      	lsls	r3, r3, #25
7000bbea:	f57f add9 	bpl.w	7000b7a0 <_vfprintf_r+0x78>
7000bbee:	e5d4      	b.n	7000b79a <_vfprintf_r+0x72>
7000bbf0:	2378      	movs	r3, #120	@ 0x78
7000bbf2:	e7d5      	b.n	7000bba0 <_vfprintf_r+0x478>
7000bbf4:	1c77      	adds	r7, r6, #1
7000bbf6:	d055      	beq.n	7000bca4 <_vfprintf_r+0x57c>
7000bbf8:	9b04      	ldr	r3, [sp, #16]
7000bbfa:	f023 0320 	bic.w	r3, r3, #32
7000bbfe:	2b47      	cmp	r3, #71	@ 0x47
7000bc00:	d101      	bne.n	7000bc06 <_vfprintf_r+0x4de>
7000bc02:	2e00      	cmp	r6, #0
7000bc04:	d052      	beq.n	7000bcac <_vfprintf_r+0x584>
7000bc06:	f04f 0900 	mov.w	r9, #0
7000bc0a:	e003      	b.n	7000bc14 <_vfprintf_r+0x4ec>
7000bc0c:	f04f 0900 	mov.w	r9, #0
7000bc10:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
7000bc14:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
7000bc18:	930c      	str	r3, [sp, #48]	@ 0x30
7000bc1a:	ee18 3a90 	vmov	r3, s17
7000bc1e:	2b00      	cmp	r3, #0
7000bc20:	da47      	bge.n	7000bcb2 <_vfprintf_r+0x58a>
7000bc22:	eeb1 9b48 	vneg.f64	d9, d8
7000bc26:	232d      	movs	r3, #45	@ 0x2d
7000bc28:	930d      	str	r3, [sp, #52]	@ 0x34
7000bc2a:	9b04      	ldr	r3, [sp, #16]
7000bc2c:	f023 0820 	bic.w	r8, r3, #32
7000bc30:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
7000bc34:	f040 81b5 	bne.w	7000bfa2 <_vfprintf_r+0x87a>
7000bc38:	eeb0 0b49 	vmov.f64	d0, d9
7000bc3c:	a818      	add	r0, sp, #96	@ 0x60
7000bc3e:	f001 fa0b 	bl	7000d058 <frexp>
7000bc42:	eeb4 7b00 	vmov.f64	d7, #64	@ 0x3e000000  0.125
7000bc46:	ee20 0b07 	vmul.f64	d0, d0, d7
7000bc4a:	eeb5 0b40 	vcmp.f64	d0, #0.0
7000bc4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000bc52:	bf04      	itt	eq
7000bc54:	2301      	moveq	r3, #1
7000bc56:	9318      	streq	r3, [sp, #96]	@ 0x60
7000bc58:	491f      	ldr	r1, [pc, #124]	@ (7000bcd8 <_vfprintf_r+0x5b0>)
7000bc5a:	4b20      	ldr	r3, [pc, #128]	@ (7000bcdc <_vfprintf_r+0x5b4>)
7000bc5c:	9a04      	ldr	r2, [sp, #16]
7000bc5e:	eeb3 7b00 	vmov.f64	d7, #48	@ 0x41800000  16.0
7000bc62:	2a61      	cmp	r2, #97	@ 0x61
7000bc64:	bf08      	it	eq
7000bc66:	4619      	moveq	r1, r3
7000bc68:	3e01      	subs	r6, #1
7000bc6a:	4653      	mov	r3, sl
7000bc6c:	ee20 0b07 	vmul.f64	d0, d0, d7
7000bc70:	eefd 6bc0 	vcvt.s32.f64	s13, d0
7000bc74:	ee16 2a90 	vmov	r2, s13
7000bc78:	5c88      	ldrb	r0, [r1, r2]
7000bc7a:	f803 0b01 	strb.w	r0, [r3], #1
7000bc7e:	1c70      	adds	r0, r6, #1
7000bc80:	eeb8 6be6 	vcvt.f64.s32	d6, s13
7000bc84:	ee30 0b46 	vsub.f64	d0, d0, d6
7000bc88:	d02a      	beq.n	7000bce0 <_vfprintf_r+0x5b8>
7000bc8a:	eeb5 0b40 	vcmp.f64	d0, #0.0
7000bc8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000bc92:	f106 32ff 	add.w	r2, r6, #4294967295
7000bc96:	d110      	bne.n	7000bcba <_vfprintf_r+0x592>
7000bc98:	461a      	mov	r2, r3
7000bc9a:	1998      	adds	r0, r3, r6
7000bc9c:	2730      	movs	r7, #48	@ 0x30
7000bc9e:	e177      	b.n	7000bf90 <_vfprintf_r+0x868>
7000bca0:	4681      	mov	r9, r0
7000bca2:	e7b7      	b.n	7000bc14 <_vfprintf_r+0x4ec>
7000bca4:	f04f 0900 	mov.w	r9, #0
7000bca8:	2606      	movs	r6, #6
7000bcaa:	e7b3      	b.n	7000bc14 <_vfprintf_r+0x4ec>
7000bcac:	46b1      	mov	r9, r6
7000bcae:	2601      	movs	r6, #1
7000bcb0:	e7b0      	b.n	7000bc14 <_vfprintf_r+0x4ec>
7000bcb2:	2300      	movs	r3, #0
7000bcb4:	eeb0 9b48 	vmov.f64	d9, d8
7000bcb8:	e7b6      	b.n	7000bc28 <_vfprintf_r+0x500>
7000bcba:	4616      	mov	r6, r2
7000bcbc:	e7d6      	b.n	7000bc6c <_vfprintf_r+0x544>
7000bcbe:	bf00      	nop
7000bcc0:	ffffffff 	.word	0xffffffff
7000bcc4:	7fefffff 	.word	0x7fefffff
7000bcc8:	7000f784 	.word	0x7000f784
7000bccc:	7000f780 	.word	0x7000f780
7000bcd0:	7000f78c 	.word	0x7000f78c
7000bcd4:	7000f788 	.word	0x7000f788
7000bcd8:	7000f7a1 	.word	0x7000f7a1
7000bcdc:	7000f790 	.word	0x7000f790
7000bce0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
7000bce4:	eeb4 0bc7 	vcmpe.f64	d0, d7
7000bce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000bcec:	dc06      	bgt.n	7000bcfc <_vfprintf_r+0x5d4>
7000bcee:	eeb4 0b47 	vcmp.f64	d0, d7
7000bcf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000bcf6:	d1cf      	bne.n	7000bc98 <_vfprintf_r+0x570>
7000bcf8:	07d7      	lsls	r7, r2, #31
7000bcfa:	d5cd      	bpl.n	7000bc98 <_vfprintf_r+0x570>
7000bcfc:	7bce      	ldrb	r6, [r1, #15]
7000bcfe:	931c      	str	r3, [sp, #112]	@ 0x70
7000bd00:	2730      	movs	r7, #48	@ 0x30
7000bd02:	981c      	ldr	r0, [sp, #112]	@ 0x70
7000bd04:	1e42      	subs	r2, r0, #1
7000bd06:	921c      	str	r2, [sp, #112]	@ 0x70
7000bd08:	f810 2c01 	ldrb.w	r2, [r0, #-1]
7000bd0c:	42b2      	cmp	r2, r6
7000bd0e:	f000 813a 	beq.w	7000bf86 <_vfprintf_r+0x85e>
7000bd12:	2a39      	cmp	r2, #57	@ 0x39
7000bd14:	bf16      	itet	ne
7000bd16:	3201      	addne	r2, #1
7000bd18:	7a8a      	ldrbeq	r2, [r1, #10]
7000bd1a:	b2d2      	uxtbne	r2, r2
7000bd1c:	f800 2c01 	strb.w	r2, [r0, #-1]
7000bd20:	eba3 030a 	sub.w	r3, r3, sl
7000bd24:	9303      	str	r3, [sp, #12]
7000bd26:	9904      	ldr	r1, [sp, #16]
7000bd28:	f89d 2010 	ldrb.w	r2, [sp, #16]
7000bd2c:	9818      	ldr	r0, [sp, #96]	@ 0x60
7000bd2e:	f021 0120 	bic.w	r1, r1, #32
7000bd32:	2941      	cmp	r1, #65	@ 0x41
7000bd34:	bf08      	it	eq
7000bd36:	320f      	addeq	r2, #15
7000bd38:	f100 33ff 	add.w	r3, r0, #4294967295
7000bd3c:	bf06      	itte	eq
7000bd3e:	b2d2      	uxtbeq	r2, r2
7000bd40:	2101      	moveq	r1, #1
7000bd42:	2100      	movne	r1, #0
7000bd44:	2b00      	cmp	r3, #0
7000bd46:	9318      	str	r3, [sp, #96]	@ 0x60
7000bd48:	bfb8      	it	lt
7000bd4a:	f1c0 0301 	rsblt	r3, r0, #1
7000bd4e:	f88d 2068 	strb.w	r2, [sp, #104]	@ 0x68
7000bd52:	bfb4      	ite	lt
7000bd54:	222d      	movlt	r2, #45	@ 0x2d
7000bd56:	222b      	movge	r2, #43	@ 0x2b
7000bd58:	2b09      	cmp	r3, #9
7000bd5a:	f88d 2069 	strb.w	r2, [sp, #105]	@ 0x69
7000bd5e:	f340 8188 	ble.w	7000c072 <_vfprintf_r+0x94a>
7000bd62:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
7000bd66:	270a      	movs	r7, #10
7000bd68:	4602      	mov	r2, r0
7000bd6a:	fbb3 f6f7 	udiv	r6, r3, r7
7000bd6e:	fb07 3116 	mls	r1, r7, r6, r3
7000bd72:	3130      	adds	r1, #48	@ 0x30
7000bd74:	f802 1c01 	strb.w	r1, [r2, #-1]
7000bd78:	4619      	mov	r1, r3
7000bd7a:	2963      	cmp	r1, #99	@ 0x63
7000bd7c:	f100 30ff 	add.w	r0, r0, #4294967295
7000bd80:	4633      	mov	r3, r6
7000bd82:	dcf1      	bgt.n	7000bd68 <_vfprintf_r+0x640>
7000bd84:	3330      	adds	r3, #48	@ 0x30
7000bd86:	1e91      	subs	r1, r2, #2
7000bd88:	f800 3c01 	strb.w	r3, [r0, #-1]
7000bd8c:	f10d 0669 	add.w	r6, sp, #105	@ 0x69
7000bd90:	460b      	mov	r3, r1
7000bd92:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
7000bd96:	4283      	cmp	r3, r0
7000bd98:	f0c0 8166 	bcc.w	7000c068 <_vfprintf_r+0x940>
7000bd9c:	f10d 0379 	add.w	r3, sp, #121	@ 0x79
7000bda0:	1a9b      	subs	r3, r3, r2
7000bda2:	4281      	cmp	r1, r0
7000bda4:	bf88      	it	hi
7000bda6:	2300      	movhi	r3, #0
7000bda8:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
7000bdac:	441a      	add	r2, r3
7000bdae:	ab1a      	add	r3, sp, #104	@ 0x68
7000bdb0:	1ad3      	subs	r3, r2, r3
7000bdb2:	9311      	str	r3, [sp, #68]	@ 0x44
7000bdb4:	9b03      	ldr	r3, [sp, #12]
7000bdb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
7000bdb8:	2b01      	cmp	r3, #1
7000bdba:	eb03 0602 	add.w	r6, r3, r2
7000bdbe:	dc01      	bgt.n	7000bdc4 <_vfprintf_r+0x69c>
7000bdc0:	07ea      	lsls	r2, r5, #31
7000bdc2:	d501      	bpl.n	7000bdc8 <_vfprintf_r+0x6a0>
7000bdc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000bdc6:	441e      	add	r6, r3
7000bdc8:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
7000bdcc:	f04f 0800 	mov.w	r8, #0
7000bdd0:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
7000bdd4:	930c      	str	r3, [sp, #48]	@ 0x30
7000bdd6:	f8cd 8018 	str.w	r8, [sp, #24]
7000bdda:	4647      	mov	r7, r8
7000bddc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
7000bdde:	2b00      	cmp	r3, #0
7000bde0:	f040 819f 	bne.w	7000c122 <_vfprintf_r+0x9fa>
7000bde4:	2300      	movs	r3, #0
7000bde6:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
7000bde8:	930c      	str	r3, [sp, #48]	@ 0x30
7000bdea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000bdec:	42b3      	cmp	r3, r6
7000bdee:	bfb8      	it	lt
7000bdf0:	4633      	movlt	r3, r6
7000bdf2:	930d      	str	r3, [sp, #52]	@ 0x34
7000bdf4:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
7000bdf8:	b113      	cbz	r3, 7000be00 <_vfprintf_r+0x6d8>
7000bdfa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
7000bdfc:	3301      	adds	r3, #1
7000bdfe:	930d      	str	r3, [sp, #52]	@ 0x34
7000be00:	f015 0302 	ands.w	r3, r5, #2
7000be04:	9313      	str	r3, [sp, #76]	@ 0x4c
7000be06:	bf1e      	ittt	ne
7000be08:	9b0d      	ldrne	r3, [sp, #52]	@ 0x34
7000be0a:	3302      	addne	r3, #2
7000be0c:	930d      	strne	r3, [sp, #52]	@ 0x34
7000be0e:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
7000be12:	9314      	str	r3, [sp, #80]	@ 0x50
7000be14:	d120      	bne.n	7000be58 <_vfprintf_r+0x730>
7000be16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000be18:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000be1a:	1a9b      	subs	r3, r3, r2
7000be1c:	2b00      	cmp	r3, #0
7000be1e:	dd1b      	ble.n	7000be58 <_vfprintf_r+0x730>
7000be20:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
7000be24:	49a6      	ldr	r1, [pc, #664]	@ (7000c0c0 <_vfprintf_r+0x998>)
7000be26:	6021      	str	r1, [r4, #0]
7000be28:	2b10      	cmp	r3, #16
7000be2a:	f102 0201 	add.w	r2, r2, #1
7000be2e:	f104 0008 	add.w	r0, r4, #8
7000be32:	f300 82aa 	bgt.w	7000c38a <_vfprintf_r+0xc62>
7000be36:	eb0c 0103 	add.w	r1, ip, r3
7000be3a:	2a07      	cmp	r2, #7
7000be3c:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000be40:	6063      	str	r3, [r4, #4]
7000be42:	f340 82b7 	ble.w	7000c3b4 <_vfprintf_r+0xc8c>
7000be46:	9802      	ldr	r0, [sp, #8]
7000be48:	aa1e      	add	r2, sp, #120	@ 0x78
7000be4a:	4659      	mov	r1, fp
7000be4c:	f000 fe8e 	bl	7000cb6c <__sprint_r>
7000be50:	2800      	cmp	r0, #0
7000be52:	f040 85e4 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000be56:	ac21      	add	r4, sp, #132	@ 0x84
7000be58:	f89d 205b 	ldrb.w	r2, [sp, #91]	@ 0x5b
7000be5c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000be5e:	b16a      	cbz	r2, 7000be7c <_vfprintf_r+0x754>
7000be60:	f10d 025b 	add.w	r2, sp, #91	@ 0x5b
7000be64:	6022      	str	r2, [r4, #0]
7000be66:	2201      	movs	r2, #1
7000be68:	4413      	add	r3, r2
7000be6a:	9320      	str	r3, [sp, #128]	@ 0x80
7000be6c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000be6e:	6062      	str	r2, [r4, #4]
7000be70:	4413      	add	r3, r2
7000be72:	2b07      	cmp	r3, #7
7000be74:	931f      	str	r3, [sp, #124]	@ 0x7c
7000be76:	f300 829f 	bgt.w	7000c3b8 <_vfprintf_r+0xc90>
7000be7a:	3408      	adds	r4, #8
7000be7c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
7000be7e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000be80:	b162      	cbz	r2, 7000be9c <_vfprintf_r+0x774>
7000be82:	aa17      	add	r2, sp, #92	@ 0x5c
7000be84:	6022      	str	r2, [r4, #0]
7000be86:	2202      	movs	r2, #2
7000be88:	4413      	add	r3, r2
7000be8a:	9320      	str	r3, [sp, #128]	@ 0x80
7000be8c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000be8e:	6062      	str	r2, [r4, #4]
7000be90:	3301      	adds	r3, #1
7000be92:	2b07      	cmp	r3, #7
7000be94:	931f      	str	r3, [sp, #124]	@ 0x7c
7000be96:	f300 8299 	bgt.w	7000c3cc <_vfprintf_r+0xca4>
7000be9a:	3408      	adds	r4, #8
7000be9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
7000be9e:	2b80      	cmp	r3, #128	@ 0x80
7000bea0:	d120      	bne.n	7000bee4 <_vfprintf_r+0x7bc>
7000bea2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000bea4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000bea6:	1a9b      	subs	r3, r3, r2
7000bea8:	2b00      	cmp	r3, #0
7000beaa:	dd1b      	ble.n	7000bee4 <_vfprintf_r+0x7bc>
7000beac:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
7000beb0:	4984      	ldr	r1, [pc, #528]	@ (7000c0c4 <_vfprintf_r+0x99c>)
7000beb2:	6021      	str	r1, [r4, #0]
7000beb4:	2b10      	cmp	r3, #16
7000beb6:	f102 0201 	add.w	r2, r2, #1
7000beba:	f104 0008 	add.w	r0, r4, #8
7000bebe:	f300 828f 	bgt.w	7000c3e0 <_vfprintf_r+0xcb8>
7000bec2:	eb0c 0103 	add.w	r1, ip, r3
7000bec6:	2a07      	cmp	r2, #7
7000bec8:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000becc:	6063      	str	r3, [r4, #4]
7000bece:	f340 829c 	ble.w	7000c40a <_vfprintf_r+0xce2>
7000bed2:	9802      	ldr	r0, [sp, #8]
7000bed4:	aa1e      	add	r2, sp, #120	@ 0x78
7000bed6:	4659      	mov	r1, fp
7000bed8:	f000 fe48 	bl	7000cb6c <__sprint_r>
7000bedc:	2800      	cmp	r0, #0
7000bede:	f040 859e 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000bee2:	ac21      	add	r4, sp, #132	@ 0x84
7000bee4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000bee6:	1b9b      	subs	r3, r3, r6
7000bee8:	2b00      	cmp	r3, #0
7000beea:	930c      	str	r3, [sp, #48]	@ 0x30
7000beec:	dd1c      	ble.n	7000bf28 <_vfprintf_r+0x800>
7000beee:	980c      	ldr	r0, [sp, #48]	@ 0x30
7000bef0:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
7000bef4:	2810      	cmp	r0, #16
7000bef6:	4873      	ldr	r0, [pc, #460]	@ (7000c0c4 <_vfprintf_r+0x99c>)
7000bef8:	6020      	str	r0, [r4, #0]
7000befa:	f102 0201 	add.w	r2, r2, #1
7000befe:	f104 0108 	add.w	r1, r4, #8
7000bf02:	f300 8284 	bgt.w	7000c40e <_vfprintf_r+0xce6>
7000bf06:	980c      	ldr	r0, [sp, #48]	@ 0x30
7000bf08:	6060      	str	r0, [r4, #4]
7000bf0a:	4403      	add	r3, r0
7000bf0c:	2a07      	cmp	r2, #7
7000bf0e:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
7000bf12:	f340 8291 	ble.w	7000c438 <_vfprintf_r+0xd10>
7000bf16:	9802      	ldr	r0, [sp, #8]
7000bf18:	aa1e      	add	r2, sp, #120	@ 0x78
7000bf1a:	4659      	mov	r1, fp
7000bf1c:	f000 fe26 	bl	7000cb6c <__sprint_r>
7000bf20:	2800      	cmp	r0, #0
7000bf22:	f040 857c 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000bf26:	ac21      	add	r4, sp, #132	@ 0x84
7000bf28:	05e8      	lsls	r0, r5, #23
7000bf2a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000bf2c:	f100 828a 	bmi.w	7000c444 <_vfprintf_r+0xd1c>
7000bf30:	4433      	add	r3, r6
7000bf32:	9320      	str	r3, [sp, #128]	@ 0x80
7000bf34:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000bf36:	3301      	adds	r3, #1
7000bf38:	2b07      	cmp	r3, #7
7000bf3a:	e9c4 a600 	strd	sl, r6, [r4]
7000bf3e:	931f      	str	r3, [sp, #124]	@ 0x7c
7000bf40:	f300 82c2 	bgt.w	7000c4c8 <_vfprintf_r+0xda0>
7000bf44:	3408      	adds	r4, #8
7000bf46:	0768      	lsls	r0, r5, #29
7000bf48:	f100 854b 	bmi.w	7000c9e2 <_vfprintf_r+0x12ba>
7000bf4c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
7000bf50:	990d      	ldr	r1, [sp, #52]	@ 0x34
7000bf52:	428a      	cmp	r2, r1
7000bf54:	bfac      	ite	ge
7000bf56:	189b      	addge	r3, r3, r2
7000bf58:	185b      	addlt	r3, r3, r1
7000bf5a:	930b      	str	r3, [sp, #44]	@ 0x2c
7000bf5c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000bf5e:	b13b      	cbz	r3, 7000bf70 <_vfprintf_r+0x848>
7000bf60:	9802      	ldr	r0, [sp, #8]
7000bf62:	aa1e      	add	r2, sp, #120	@ 0x78
7000bf64:	4659      	mov	r1, fp
7000bf66:	f000 fe01 	bl	7000cb6c <__sprint_r>
7000bf6a:	2800      	cmp	r0, #0
7000bf6c:	f040 8557 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000bf70:	2300      	movs	r3, #0
7000bf72:	931f      	str	r3, [sp, #124]	@ 0x7c
7000bf74:	f1b9 0f00 	cmp.w	r9, #0
7000bf78:	f040 856d 	bne.w	7000ca56 <_vfprintf_r+0x132e>
7000bf7c:	9f05      	ldr	r7, [sp, #20]
7000bf7e:	ac21      	add	r4, sp, #132	@ 0x84
7000bf80:	f8dd a020 	ldr.w	sl, [sp, #32]
7000bf84:	e457      	b.n	7000b836 <_vfprintf_r+0x10e>
7000bf86:	f800 7c01 	strb.w	r7, [r0, #-1]
7000bf8a:	e6ba      	b.n	7000bd02 <_vfprintf_r+0x5da>
7000bf8c:	f802 7b01 	strb.w	r7, [r2], #1
7000bf90:	1a81      	subs	r1, r0, r2
7000bf92:	2900      	cmp	r1, #0
7000bf94:	dafa      	bge.n	7000bf8c <_vfprintf_r+0x864>
7000bf96:	1c72      	adds	r2, r6, #1
7000bf98:	3601      	adds	r6, #1
7000bf9a:	bfb8      	it	lt
7000bf9c:	2200      	movlt	r2, #0
7000bf9e:	4413      	add	r3, r2
7000bfa0:	e6be      	b.n	7000bd20 <_vfprintf_r+0x5f8>
7000bfa2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
7000bfa6:	d005      	beq.n	7000bfb4 <_vfprintf_r+0x88c>
7000bfa8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
7000bfac:	d12f      	bne.n	7000c00e <_vfprintf_r+0x8e6>
7000bfae:	1c77      	adds	r7, r6, #1
7000bfb0:	2102      	movs	r1, #2
7000bfb2:	e001      	b.n	7000bfb8 <_vfprintf_r+0x890>
7000bfb4:	4637      	mov	r7, r6
7000bfb6:	2103      	movs	r1, #3
7000bfb8:	ab1c      	add	r3, sp, #112	@ 0x70
7000bfba:	9301      	str	r3, [sp, #4]
7000bfbc:	ab19      	add	r3, sp, #100	@ 0x64
7000bfbe:	9300      	str	r3, [sp, #0]
7000bfc0:	9802      	ldr	r0, [sp, #8]
7000bfc2:	eeb0 0b49 	vmov.f64	d0, d9
7000bfc6:	ab18      	add	r3, sp, #96	@ 0x60
7000bfc8:	463a      	mov	r2, r7
7000bfca:	f001 f941 	bl	7000d250 <_dtoa_r>
7000bfce:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
7000bfd2:	4682      	mov	sl, r0
7000bfd4:	d12d      	bne.n	7000c032 <_vfprintf_r+0x90a>
7000bfd6:	07e8      	lsls	r0, r5, #31
7000bfd8:	d41b      	bmi.n	7000c012 <_vfprintf_r+0x8ea>
7000bfda:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
7000bfdc:	9f18      	ldr	r7, [sp, #96]	@ 0x60
7000bfde:	eba3 030a 	sub.w	r3, r3, sl
7000bfe2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
7000bfe6:	9303      	str	r3, [sp, #12]
7000bfe8:	d036      	beq.n	7000c058 <_vfprintf_r+0x930>
7000bfea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
7000bfee:	f47f ae9a 	bne.w	7000bd26 <_vfprintf_r+0x5fe>
7000bff2:	f005 0301 	and.w	r3, r5, #1
7000bff6:	2f00      	cmp	r7, #0
7000bff8:	ea43 0306 	orr.w	r3, r3, r6
7000bffc:	dd53      	ble.n	7000c0a6 <_vfprintf_r+0x97e>
7000bffe:	2b00      	cmp	r3, #0
7000c000:	d05b      	beq.n	7000c0ba <_vfprintf_r+0x992>
7000c002:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000c004:	18fb      	adds	r3, r7, r3
7000c006:	441e      	add	r6, r3
7000c008:	2366      	movs	r3, #102	@ 0x66
7000c00a:	9304      	str	r3, [sp, #16]
7000c00c:	e05f      	b.n	7000c0ce <_vfprintf_r+0x9a6>
7000c00e:	4637      	mov	r7, r6
7000c010:	e7ce      	b.n	7000bfb0 <_vfprintf_r+0x888>
7000c012:	eb0a 0307 	add.w	r3, sl, r7
7000c016:	eeb5 9b40 	vcmp.f64	d9, #0.0
7000c01a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000c01e:	bf08      	it	eq
7000c020:	931c      	streq	r3, [sp, #112]	@ 0x70
7000c022:	2130      	movs	r1, #48	@ 0x30
7000c024:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
7000c026:	4293      	cmp	r3, r2
7000c028:	d9d7      	bls.n	7000bfda <_vfprintf_r+0x8b2>
7000c02a:	1c50      	adds	r0, r2, #1
7000c02c:	901c      	str	r0, [sp, #112]	@ 0x70
7000c02e:	7011      	strb	r1, [r2, #0]
7000c030:	e7f8      	b.n	7000c024 <_vfprintf_r+0x8fc>
7000c032:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
7000c036:	eb00 0307 	add.w	r3, r0, r7
7000c03a:	d1ec      	bne.n	7000c016 <_vfprintf_r+0x8ee>
7000c03c:	7802      	ldrb	r2, [r0, #0]
7000c03e:	2a30      	cmp	r2, #48	@ 0x30
7000c040:	d107      	bne.n	7000c052 <_vfprintf_r+0x92a>
7000c042:	eeb5 9b40 	vcmp.f64	d9, #0.0
7000c046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000c04a:	bf1c      	itt	ne
7000c04c:	f1c7 0701 	rsbne	r7, r7, #1
7000c050:	9718      	strne	r7, [sp, #96]	@ 0x60
7000c052:	9a18      	ldr	r2, [sp, #96]	@ 0x60
7000c054:	4413      	add	r3, r2
7000c056:	e7de      	b.n	7000c016 <_vfprintf_r+0x8ee>
7000c058:	1cf9      	adds	r1, r7, #3
7000c05a:	db01      	blt.n	7000c060 <_vfprintf_r+0x938>
7000c05c:	42be      	cmp	r6, r7
7000c05e:	da15      	bge.n	7000c08c <_vfprintf_r+0x964>
7000c060:	9b04      	ldr	r3, [sp, #16]
7000c062:	3b02      	subs	r3, #2
7000c064:	9304      	str	r3, [sp, #16]
7000c066:	e65e      	b.n	7000bd26 <_vfprintf_r+0x5fe>
7000c068:	f813 7b01 	ldrb.w	r7, [r3], #1
7000c06c:	f806 7f01 	strb.w	r7, [r6, #1]!
7000c070:	e691      	b.n	7000bd96 <_vfprintf_r+0x66e>
7000c072:	b941      	cbnz	r1, 7000c086 <_vfprintf_r+0x95e>
7000c074:	2230      	movs	r2, #48	@ 0x30
7000c076:	f88d 206a 	strb.w	r2, [sp, #106]	@ 0x6a
7000c07a:	f10d 026b 	add.w	r2, sp, #107	@ 0x6b
7000c07e:	3330      	adds	r3, #48	@ 0x30
7000c080:	f802 3b01 	strb.w	r3, [r2], #1
7000c084:	e693      	b.n	7000bdae <_vfprintf_r+0x686>
7000c086:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
7000c08a:	e7f8      	b.n	7000c07e <_vfprintf_r+0x956>
7000c08c:	9b03      	ldr	r3, [sp, #12]
7000c08e:	42bb      	cmp	r3, r7
7000c090:	dd0d      	ble.n	7000c0ae <_vfprintf_r+0x986>
7000c092:	9b03      	ldr	r3, [sp, #12]
7000c094:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000c096:	2f00      	cmp	r7, #0
7000c098:	eb03 0602 	add.w	r6, r3, r2
7000c09c:	dc0b      	bgt.n	7000c0b6 <_vfprintf_r+0x98e>
7000c09e:	f1c7 0301 	rsb	r3, r7, #1
7000c0a2:	441e      	add	r6, r3
7000c0a4:	e007      	b.n	7000c0b6 <_vfprintf_r+0x98e>
7000c0a6:	b17b      	cbz	r3, 7000c0c8 <_vfprintf_r+0x9a0>
7000c0a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000c0aa:	3301      	adds	r3, #1
7000c0ac:	e7ab      	b.n	7000c006 <_vfprintf_r+0x8de>
7000c0ae:	07eb      	lsls	r3, r5, #31
7000c0b0:	d522      	bpl.n	7000c0f8 <_vfprintf_r+0x9d0>
7000c0b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000c0b4:	18fe      	adds	r6, r7, r3
7000c0b6:	2367      	movs	r3, #103	@ 0x67
7000c0b8:	e7a7      	b.n	7000c00a <_vfprintf_r+0x8e2>
7000c0ba:	463e      	mov	r6, r7
7000c0bc:	e7a4      	b.n	7000c008 <_vfprintf_r+0x8e0>
7000c0be:	bf00      	nop
7000c0c0:	7000f8d9 	.word	0x7000f8d9
7000c0c4:	7000f8c9 	.word	0x7000f8c9
7000c0c8:	2366      	movs	r3, #102	@ 0x66
7000c0ca:	9304      	str	r3, [sp, #16]
7000c0cc:	2601      	movs	r6, #1
7000c0ce:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
7000c0d2:	9306      	str	r3, [sp, #24]
7000c0d4:	d022      	beq.n	7000c11c <_vfprintf_r+0x9f4>
7000c0d6:	f04f 0800 	mov.w	r8, #0
7000c0da:	2f00      	cmp	r7, #0
7000c0dc:	f8cd 8018 	str.w	r8, [sp, #24]
7000c0e0:	f77f ae7c 	ble.w	7000bddc <_vfprintf_r+0x6b4>
7000c0e4:	9b07      	ldr	r3, [sp, #28]
7000c0e6:	781b      	ldrb	r3, [r3, #0]
7000c0e8:	2bff      	cmp	r3, #255	@ 0xff
7000c0ea:	d107      	bne.n	7000c0fc <_vfprintf_r+0x9d4>
7000c0ec:	9b06      	ldr	r3, [sp, #24]
7000c0ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000c0f0:	4443      	add	r3, r8
7000c0f2:	fb02 6603 	mla	r6, r2, r3, r6
7000c0f6:	e671      	b.n	7000bddc <_vfprintf_r+0x6b4>
7000c0f8:	463e      	mov	r6, r7
7000c0fa:	e7dc      	b.n	7000c0b6 <_vfprintf_r+0x98e>
7000c0fc:	42bb      	cmp	r3, r7
7000c0fe:	daf5      	bge.n	7000c0ec <_vfprintf_r+0x9c4>
7000c100:	1aff      	subs	r7, r7, r3
7000c102:	9b07      	ldr	r3, [sp, #28]
7000c104:	785b      	ldrb	r3, [r3, #1]
7000c106:	b133      	cbz	r3, 7000c116 <_vfprintf_r+0x9ee>
7000c108:	9b06      	ldr	r3, [sp, #24]
7000c10a:	3301      	adds	r3, #1
7000c10c:	9306      	str	r3, [sp, #24]
7000c10e:	9b07      	ldr	r3, [sp, #28]
7000c110:	3301      	adds	r3, #1
7000c112:	9307      	str	r3, [sp, #28]
7000c114:	e7e6      	b.n	7000c0e4 <_vfprintf_r+0x9bc>
7000c116:	f108 0801 	add.w	r8, r8, #1
7000c11a:	e7e3      	b.n	7000c0e4 <_vfprintf_r+0x9bc>
7000c11c:	f8dd 8018 	ldr.w	r8, [sp, #24]
7000c120:	e65c      	b.n	7000bddc <_vfprintf_r+0x6b4>
7000c122:	232d      	movs	r3, #45	@ 0x2d
7000c124:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000c128:	e65c      	b.n	7000bde4 <_vfprintf_r+0x6bc>
7000c12a:	06ae      	lsls	r6, r5, #26
7000c12c:	d507      	bpl.n	7000c13e <_vfprintf_r+0xa16>
7000c12e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
7000c130:	683b      	ldr	r3, [r7, #0]
7000c132:	990b      	ldr	r1, [sp, #44]	@ 0x2c
7000c134:	17d2      	asrs	r2, r2, #31
7000c136:	e9c3 1200 	strd	r1, r2, [r3]
7000c13a:	3704      	adds	r7, #4
7000c13c:	e720      	b.n	7000bf80 <_vfprintf_r+0x858>
7000c13e:	06e8      	lsls	r0, r5, #27
7000c140:	d503      	bpl.n	7000c14a <_vfprintf_r+0xa22>
7000c142:	683b      	ldr	r3, [r7, #0]
7000c144:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
7000c146:	601a      	str	r2, [r3, #0]
7000c148:	e7f7      	b.n	7000c13a <_vfprintf_r+0xa12>
7000c14a:	0669      	lsls	r1, r5, #25
7000c14c:	d503      	bpl.n	7000c156 <_vfprintf_r+0xa2e>
7000c14e:	683b      	ldr	r3, [r7, #0]
7000c150:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
7000c152:	801a      	strh	r2, [r3, #0]
7000c154:	e7f1      	b.n	7000c13a <_vfprintf_r+0xa12>
7000c156:	05aa      	lsls	r2, r5, #22
7000c158:	d5f3      	bpl.n	7000c142 <_vfprintf_r+0xa1a>
7000c15a:	683b      	ldr	r3, [r7, #0]
7000c15c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
7000c15e:	701a      	strb	r2, [r3, #0]
7000c160:	e7eb      	b.n	7000c13a <_vfprintf_r+0xa12>
7000c162:	f045 0510 	orr.w	r5, r5, #16
7000c166:	f015 0320 	ands.w	r3, r5, #32
7000c16a:	d01f      	beq.n	7000c1ac <_vfprintf_r+0xa84>
7000c16c:	3707      	adds	r7, #7
7000c16e:	f027 0307 	bic.w	r3, r7, #7
7000c172:	461a      	mov	r2, r3
7000c174:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000c178:	f852 7b08 	ldr.w	r7, [r2], #8
7000c17c:	9205      	str	r2, [sp, #20]
7000c17e:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
7000c182:	2300      	movs	r3, #0
7000c184:	2200      	movs	r2, #0
7000c186:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
7000c18a:	2e00      	cmp	r6, #0
7000c18c:	f2c0 8478 	blt.w	7000ca80 <_vfprintf_r+0x1358>
7000c190:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
7000c194:	9206      	str	r2, [sp, #24]
7000c196:	ea57 0208 	orrs.w	r2, r7, r8
7000c19a:	f040 8476 	bne.w	7000ca8a <_vfprintf_r+0x1362>
7000c19e:	2e00      	cmp	r6, #0
7000c1a0:	f000 80df 	beq.w	7000c362 <_vfprintf_r+0xc3a>
7000c1a4:	2b01      	cmp	r3, #1
7000c1a6:	f040 8473 	bne.w	7000ca90 <_vfprintf_r+0x1368>
7000c1aa:	e083      	b.n	7000c2b4 <_vfprintf_r+0xb8c>
7000c1ac:	463a      	mov	r2, r7
7000c1ae:	f015 0810 	ands.w	r8, r5, #16
7000c1b2:	f852 7b04 	ldr.w	r7, [r2], #4
7000c1b6:	9205      	str	r2, [sp, #20]
7000c1b8:	d001      	beq.n	7000c1be <_vfprintf_r+0xa96>
7000c1ba:	4698      	mov	r8, r3
7000c1bc:	e7df      	b.n	7000c17e <_vfprintf_r+0xa56>
7000c1be:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
7000c1c2:	d001      	beq.n	7000c1c8 <_vfprintf_r+0xaa0>
7000c1c4:	b2bf      	uxth	r7, r7
7000c1c6:	e7da      	b.n	7000c17e <_vfprintf_r+0xa56>
7000c1c8:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
7000c1cc:	d0d7      	beq.n	7000c17e <_vfprintf_r+0xa56>
7000c1ce:	b2ff      	uxtb	r7, r7
7000c1d0:	e7f3      	b.n	7000c1ba <_vfprintf_r+0xa92>
7000c1d2:	463b      	mov	r3, r7
7000c1d4:	2278      	movs	r2, #120	@ 0x78
7000c1d6:	f853 7b04 	ldr.w	r7, [r3], #4
7000c1da:	9305      	str	r3, [sp, #20]
7000c1dc:	f647 0330 	movw	r3, #30768	@ 0x7830
7000c1e0:	f8ad 305c 	strh.w	r3, [sp, #92]	@ 0x5c
7000c1e4:	4b95      	ldr	r3, [pc, #596]	@ (7000c43c <_vfprintf_r+0xd14>)
7000c1e6:	9312      	str	r3, [sp, #72]	@ 0x48
7000c1e8:	f04f 0800 	mov.w	r8, #0
7000c1ec:	f045 0502 	orr.w	r5, r5, #2
7000c1f0:	2302      	movs	r3, #2
7000c1f2:	9204      	str	r2, [sp, #16]
7000c1f4:	e7c6      	b.n	7000c184 <_vfprintf_r+0xa5c>
7000c1f6:	463b      	mov	r3, r7
7000c1f8:	2700      	movs	r7, #0
7000c1fa:	f853 ab04 	ldr.w	sl, [r3], #4
7000c1fe:	9305      	str	r3, [sp, #20]
7000c200:	42be      	cmp	r6, r7
7000c202:	f88d 705b 	strb.w	r7, [sp, #91]	@ 0x5b
7000c206:	db0f      	blt.n	7000c228 <_vfprintf_r+0xb00>
7000c208:	4632      	mov	r2, r6
7000c20a:	4639      	mov	r1, r7
7000c20c:	4650      	mov	r0, sl
7000c20e:	f7f4 f877 	bl	70000300 <memchr>
7000c212:	4681      	mov	r9, r0
7000c214:	2800      	cmp	r0, #0
7000c216:	f43f acaa 	beq.w	7000bb6e <_vfprintf_r+0x446>
7000c21a:	eba0 060a 	sub.w	r6, r0, sl
7000c21e:	46b9      	mov	r9, r7
7000c220:	970c      	str	r7, [sp, #48]	@ 0x30
7000c222:	46b8      	mov	r8, r7
7000c224:	9706      	str	r7, [sp, #24]
7000c226:	e5e0      	b.n	7000bdea <_vfprintf_r+0x6c2>
7000c228:	4650      	mov	r0, sl
7000c22a:	f7f4 f861 	bl	700002f0 <strlen>
7000c22e:	46b9      	mov	r9, r7
7000c230:	4606      	mov	r6, r0
7000c232:	e49c      	b.n	7000bb6e <_vfprintf_r+0x446>
7000c234:	f045 0510 	orr.w	r5, r5, #16
7000c238:	f015 0320 	ands.w	r3, r5, #32
7000c23c:	d00a      	beq.n	7000c254 <_vfprintf_r+0xb2c>
7000c23e:	3707      	adds	r7, #7
7000c240:	f027 0307 	bic.w	r3, r7, #7
7000c244:	461a      	mov	r2, r3
7000c246:	f8d3 8004 	ldr.w	r8, [r3, #4]
7000c24a:	f852 7b08 	ldr.w	r7, [r2], #8
7000c24e:	9205      	str	r2, [sp, #20]
7000c250:	2301      	movs	r3, #1
7000c252:	e797      	b.n	7000c184 <_vfprintf_r+0xa5c>
7000c254:	463a      	mov	r2, r7
7000c256:	f015 0810 	ands.w	r8, r5, #16
7000c25a:	f852 7b04 	ldr.w	r7, [r2], #4
7000c25e:	9205      	str	r2, [sp, #20]
7000c260:	d001      	beq.n	7000c266 <_vfprintf_r+0xb3e>
7000c262:	4698      	mov	r8, r3
7000c264:	e7f4      	b.n	7000c250 <_vfprintf_r+0xb28>
7000c266:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
7000c26a:	d001      	beq.n	7000c270 <_vfprintf_r+0xb48>
7000c26c:	b2bf      	uxth	r7, r7
7000c26e:	e7ef      	b.n	7000c250 <_vfprintf_r+0xb28>
7000c270:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
7000c274:	d0ec      	beq.n	7000c250 <_vfprintf_r+0xb28>
7000c276:	b2ff      	uxtb	r7, r7
7000c278:	e7f3      	b.n	7000c262 <_vfprintf_r+0xb3a>
7000c27a:	4b71      	ldr	r3, [pc, #452]	@ (7000c440 <_vfprintf_r+0xd18>)
7000c27c:	f7ff bb70 	b.w	7000b960 <_vfprintf_r+0x238>
7000c280:	463a      	mov	r2, r7
7000c282:	f015 0810 	ands.w	r8, r5, #16
7000c286:	f852 7b04 	ldr.w	r7, [r2], #4
7000c28a:	9205      	str	r2, [sp, #20]
7000c28c:	d002      	beq.n	7000c294 <_vfprintf_r+0xb6c>
7000c28e:	4698      	mov	r8, r3
7000c290:	f7ff bb74 	b.w	7000b97c <_vfprintf_r+0x254>
7000c294:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
7000c298:	d002      	beq.n	7000c2a0 <_vfprintf_r+0xb78>
7000c29a:	b2bf      	uxth	r7, r7
7000c29c:	f7ff bb6e 	b.w	7000b97c <_vfprintf_r+0x254>
7000c2a0:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
7000c2a4:	f43f ab6a 	beq.w	7000b97c <_vfprintf_r+0x254>
7000c2a8:	b2ff      	uxtb	r7, r7
7000c2aa:	e7f0      	b.n	7000c28e <_vfprintf_r+0xb66>
7000c2ac:	2f0a      	cmp	r7, #10
7000c2ae:	f178 0300 	sbcs.w	r3, r8, #0
7000c2b2:	d207      	bcs.n	7000c2c4 <_vfprintf_r+0xb9c>
7000c2b4:	3730      	adds	r7, #48	@ 0x30
7000c2b6:	b2ff      	uxtb	r7, r7
7000c2b8:	f88d 7127 	strb.w	r7, [sp, #295]	@ 0x127
7000c2bc:	f20d 1a27 	addw	sl, sp, #295	@ 0x127
7000c2c0:	f000 bc03 	b.w	7000caca <_vfprintf_r+0x13a2>
7000c2c4:	2300      	movs	r3, #0
7000c2c6:	9303      	str	r3, [sp, #12]
7000c2c8:	9b06      	ldr	r3, [sp, #24]
7000c2ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
7000c2ce:	ad4a      	add	r5, sp, #296	@ 0x128
7000c2d0:	930c      	str	r3, [sp, #48]	@ 0x30
7000c2d2:	220a      	movs	r2, #10
7000c2d4:	2300      	movs	r3, #0
7000c2d6:	4638      	mov	r0, r7
7000c2d8:	4641      	mov	r1, r8
7000c2da:	f7f4 f8b1 	bl	70000440 <__aeabi_uldivmod>
7000c2de:	3230      	adds	r2, #48	@ 0x30
7000c2e0:	f805 2c01 	strb.w	r2, [r5, #-1]
7000c2e4:	9a03      	ldr	r2, [sp, #12]
7000c2e6:	3201      	adds	r2, #1
7000c2e8:	9203      	str	r2, [sp, #12]
7000c2ea:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
7000c2ec:	4603      	mov	r3, r0
7000c2ee:	4689      	mov	r9, r1
7000c2f0:	f105 3aff 	add.w	sl, r5, #4294967295
7000c2f4:	b30a      	cbz	r2, 7000c33a <_vfprintf_r+0xc12>
7000c2f6:	9a07      	ldr	r2, [sp, #28]
7000c2f8:	9903      	ldr	r1, [sp, #12]
7000c2fa:	7812      	ldrb	r2, [r2, #0]
7000c2fc:	4291      	cmp	r1, r2
7000c2fe:	d11c      	bne.n	7000c33a <_vfprintf_r+0xc12>
7000c300:	29ff      	cmp	r1, #255	@ 0xff
7000c302:	d01a      	beq.n	7000c33a <_vfprintf_r+0xc12>
7000c304:	2f0a      	cmp	r7, #10
7000c306:	f178 0800 	sbcs.w	r8, r8, #0
7000c30a:	f0c0 83de 	bcc.w	7000caca <_vfprintf_r+0x13a2>
7000c30e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
7000c310:	9003      	str	r0, [sp, #12]
7000c312:	ebaa 0a03 	sub.w	sl, sl, r3
7000c316:	461a      	mov	r2, r3
7000c318:	9910      	ldr	r1, [sp, #64]	@ 0x40
7000c31a:	4650      	mov	r0, sl
7000c31c:	f000 fe46 	bl	7000cfac <strncpy>
7000c320:	9b07      	ldr	r3, [sp, #28]
7000c322:	785a      	ldrb	r2, [r3, #1]
7000c324:	9b03      	ldr	r3, [sp, #12]
7000c326:	b11a      	cbz	r2, 7000c330 <_vfprintf_r+0xc08>
7000c328:	9a07      	ldr	r2, [sp, #28]
7000c32a:	3201      	adds	r2, #1
7000c32c:	9207      	str	r2, [sp, #28]
7000c32e:	2200      	movs	r2, #0
7000c330:	9203      	str	r2, [sp, #12]
7000c332:	461f      	mov	r7, r3
7000c334:	46c8      	mov	r8, r9
7000c336:	4655      	mov	r5, sl
7000c338:	e7cb      	b.n	7000c2d2 <_vfprintf_r+0xbaa>
7000c33a:	2f0a      	cmp	r7, #10
7000c33c:	f178 0800 	sbcs.w	r8, r8, #0
7000c340:	d2f7      	bcs.n	7000c332 <_vfprintf_r+0xc0a>
7000c342:	e3c2      	b.n	7000caca <_vfprintf_r+0x13a2>
7000c344:	f007 030f 	and.w	r3, r7, #15
7000c348:	9a12      	ldr	r2, [sp, #72]	@ 0x48
7000c34a:	093f      	lsrs	r7, r7, #4
7000c34c:	5cd3      	ldrb	r3, [r2, r3]
7000c34e:	f80a 3d01 	strb.w	r3, [sl, #-1]!
7000c352:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
7000c356:	ea4f 1818 	mov.w	r8, r8, lsr #4
7000c35a:	ea57 0308 	orrs.w	r3, r7, r8
7000c35e:	d1f1      	bne.n	7000c344 <_vfprintf_r+0xc1c>
7000c360:	e3b3      	b.n	7000caca <_vfprintf_r+0x13a2>
7000c362:	b91b      	cbnz	r3, 7000c36c <_vfprintf_r+0xc44>
7000c364:	07ed      	lsls	r5, r5, #31
7000c366:	d501      	bpl.n	7000c36c <_vfprintf_r+0xc44>
7000c368:	2730      	movs	r7, #48	@ 0x30
7000c36a:	e7a5      	b.n	7000c2b8 <_vfprintf_r+0xb90>
7000c36c:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
7000c370:	e3ab      	b.n	7000caca <_vfprintf_r+0x13a2>
7000c372:	9b04      	ldr	r3, [sp, #16]
7000c374:	2b00      	cmp	r3, #0
7000c376:	f000 8374 	beq.w	7000ca62 <_vfprintf_r+0x133a>
7000c37a:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
7000c37e:	2300      	movs	r3, #0
7000c380:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
7000c384:	9705      	str	r7, [sp, #20]
7000c386:	f7ff bb97 	b.w	7000bab8 <_vfprintf_r+0x390>
7000c38a:	2110      	movs	r1, #16
7000c38c:	6061      	str	r1, [r4, #4]
7000c38e:	2a07      	cmp	r2, #7
7000c390:	4461      	add	r1, ip
7000c392:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000c396:	dd0a      	ble.n	7000c3ae <_vfprintf_r+0xc86>
7000c398:	9802      	ldr	r0, [sp, #8]
7000c39a:	9315      	str	r3, [sp, #84]	@ 0x54
7000c39c:	aa1e      	add	r2, sp, #120	@ 0x78
7000c39e:	4659      	mov	r1, fp
7000c3a0:	f000 fbe4 	bl	7000cb6c <__sprint_r>
7000c3a4:	2800      	cmp	r0, #0
7000c3a6:	f040 833a 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c3aa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
7000c3ac:	a821      	add	r0, sp, #132	@ 0x84
7000c3ae:	3b10      	subs	r3, #16
7000c3b0:	4604      	mov	r4, r0
7000c3b2:	e535      	b.n	7000be20 <_vfprintf_r+0x6f8>
7000c3b4:	4604      	mov	r4, r0
7000c3b6:	e54f      	b.n	7000be58 <_vfprintf_r+0x730>
7000c3b8:	9802      	ldr	r0, [sp, #8]
7000c3ba:	aa1e      	add	r2, sp, #120	@ 0x78
7000c3bc:	4659      	mov	r1, fp
7000c3be:	f000 fbd5 	bl	7000cb6c <__sprint_r>
7000c3c2:	2800      	cmp	r0, #0
7000c3c4:	f040 832b 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c3c8:	ac21      	add	r4, sp, #132	@ 0x84
7000c3ca:	e557      	b.n	7000be7c <_vfprintf_r+0x754>
7000c3cc:	9802      	ldr	r0, [sp, #8]
7000c3ce:	aa1e      	add	r2, sp, #120	@ 0x78
7000c3d0:	4659      	mov	r1, fp
7000c3d2:	f000 fbcb 	bl	7000cb6c <__sprint_r>
7000c3d6:	2800      	cmp	r0, #0
7000c3d8:	f040 8321 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c3dc:	ac21      	add	r4, sp, #132	@ 0x84
7000c3de:	e55d      	b.n	7000be9c <_vfprintf_r+0x774>
7000c3e0:	2110      	movs	r1, #16
7000c3e2:	6061      	str	r1, [r4, #4]
7000c3e4:	2a07      	cmp	r2, #7
7000c3e6:	4461      	add	r1, ip
7000c3e8:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000c3ec:	dd0a      	ble.n	7000c404 <_vfprintf_r+0xcdc>
7000c3ee:	9802      	ldr	r0, [sp, #8]
7000c3f0:	9313      	str	r3, [sp, #76]	@ 0x4c
7000c3f2:	aa1e      	add	r2, sp, #120	@ 0x78
7000c3f4:	4659      	mov	r1, fp
7000c3f6:	f000 fbb9 	bl	7000cb6c <__sprint_r>
7000c3fa:	2800      	cmp	r0, #0
7000c3fc:	f040 830f 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c400:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
7000c402:	a821      	add	r0, sp, #132	@ 0x84
7000c404:	3b10      	subs	r3, #16
7000c406:	4604      	mov	r4, r0
7000c408:	e550      	b.n	7000beac <_vfprintf_r+0x784>
7000c40a:	4604      	mov	r4, r0
7000c40c:	e56a      	b.n	7000bee4 <_vfprintf_r+0x7bc>
7000c40e:	2010      	movs	r0, #16
7000c410:	4403      	add	r3, r0
7000c412:	2a07      	cmp	r2, #7
7000c414:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
7000c418:	6060      	str	r0, [r4, #4]
7000c41a:	dd08      	ble.n	7000c42e <_vfprintf_r+0xd06>
7000c41c:	9802      	ldr	r0, [sp, #8]
7000c41e:	aa1e      	add	r2, sp, #120	@ 0x78
7000c420:	4659      	mov	r1, fp
7000c422:	f000 fba3 	bl	7000cb6c <__sprint_r>
7000c426:	2800      	cmp	r0, #0
7000c428:	f040 82f9 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c42c:	a921      	add	r1, sp, #132	@ 0x84
7000c42e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000c430:	3b10      	subs	r3, #16
7000c432:	930c      	str	r3, [sp, #48]	@ 0x30
7000c434:	460c      	mov	r4, r1
7000c436:	e55a      	b.n	7000beee <_vfprintf_r+0x7c6>
7000c438:	460c      	mov	r4, r1
7000c43a:	e575      	b.n	7000bf28 <_vfprintf_r+0x800>
7000c43c:	7000f790 	.word	0x7000f790
7000c440:	7000f7a1 	.word	0x7000f7a1
7000c444:	9a04      	ldr	r2, [sp, #16]
7000c446:	2a65      	cmp	r2, #101	@ 0x65
7000c448:	f340 823e 	ble.w	7000c8c8 <_vfprintf_r+0x11a0>
7000c44c:	eeb5 8b40 	vcmp.f64	d8, #0.0
7000c450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000c454:	d169      	bne.n	7000c52a <_vfprintf_r+0xe02>
7000c456:	4a72      	ldr	r2, [pc, #456]	@ (7000c620 <_vfprintf_r+0xef8>)
7000c458:	6022      	str	r2, [r4, #0]
7000c45a:	2201      	movs	r2, #1
7000c45c:	4413      	add	r3, r2
7000c45e:	9320      	str	r3, [sp, #128]	@ 0x80
7000c460:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c462:	6062      	str	r2, [r4, #4]
7000c464:	4413      	add	r3, r2
7000c466:	2b07      	cmp	r3, #7
7000c468:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c46a:	dc37      	bgt.n	7000c4dc <_vfprintf_r+0xdb4>
7000c46c:	3408      	adds	r4, #8
7000c46e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
7000c470:	9a03      	ldr	r2, [sp, #12]
7000c472:	4293      	cmp	r3, r2
7000c474:	db02      	blt.n	7000c47c <_vfprintf_r+0xd54>
7000c476:	07e9      	lsls	r1, r5, #31
7000c478:	f57f ad65 	bpl.w	7000bf46 <_vfprintf_r+0x81e>
7000c47c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000c47e:	6023      	str	r3, [r4, #0]
7000c480:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000c482:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000c484:	6063      	str	r3, [r4, #4]
7000c486:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000c488:	4413      	add	r3, r2
7000c48a:	9320      	str	r3, [sp, #128]	@ 0x80
7000c48c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c48e:	3301      	adds	r3, #1
7000c490:	2b07      	cmp	r3, #7
7000c492:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c494:	dc2c      	bgt.n	7000c4f0 <_vfprintf_r+0xdc8>
7000c496:	3408      	adds	r4, #8
7000c498:	9b03      	ldr	r3, [sp, #12]
7000c49a:	1e5e      	subs	r6, r3, #1
7000c49c:	2e00      	cmp	r6, #0
7000c49e:	f77f ad52 	ble.w	7000bf46 <_vfprintf_r+0x81e>
7000c4a2:	4f60      	ldr	r7, [pc, #384]	@ (7000c624 <_vfprintf_r+0xefc>)
7000c4a4:	f04f 0810 	mov.w	r8, #16
7000c4a8:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000c4ac:	2e10      	cmp	r6, #16
7000c4ae:	f103 0301 	add.w	r3, r3, #1
7000c4b2:	f104 0108 	add.w	r1, r4, #8
7000c4b6:	6027      	str	r7, [r4, #0]
7000c4b8:	dc24      	bgt.n	7000c504 <_vfprintf_r+0xddc>
7000c4ba:	6066      	str	r6, [r4, #4]
7000c4bc:	2b07      	cmp	r3, #7
7000c4be:	4416      	add	r6, r2
7000c4c0:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
7000c4c4:	f340 828a 	ble.w	7000c9dc <_vfprintf_r+0x12b4>
7000c4c8:	9802      	ldr	r0, [sp, #8]
7000c4ca:	aa1e      	add	r2, sp, #120	@ 0x78
7000c4cc:	4659      	mov	r1, fp
7000c4ce:	f000 fb4d 	bl	7000cb6c <__sprint_r>
7000c4d2:	2800      	cmp	r0, #0
7000c4d4:	f040 82a3 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c4d8:	ac21      	add	r4, sp, #132	@ 0x84
7000c4da:	e534      	b.n	7000bf46 <_vfprintf_r+0x81e>
7000c4dc:	9802      	ldr	r0, [sp, #8]
7000c4de:	aa1e      	add	r2, sp, #120	@ 0x78
7000c4e0:	4659      	mov	r1, fp
7000c4e2:	f000 fb43 	bl	7000cb6c <__sprint_r>
7000c4e6:	2800      	cmp	r0, #0
7000c4e8:	f040 8299 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c4ec:	ac21      	add	r4, sp, #132	@ 0x84
7000c4ee:	e7be      	b.n	7000c46e <_vfprintf_r+0xd46>
7000c4f0:	9802      	ldr	r0, [sp, #8]
7000c4f2:	aa1e      	add	r2, sp, #120	@ 0x78
7000c4f4:	4659      	mov	r1, fp
7000c4f6:	f000 fb39 	bl	7000cb6c <__sprint_r>
7000c4fa:	2800      	cmp	r0, #0
7000c4fc:	f040 828f 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c500:	ac21      	add	r4, sp, #132	@ 0x84
7000c502:	e7c9      	b.n	7000c498 <_vfprintf_r+0xd70>
7000c504:	3210      	adds	r2, #16
7000c506:	2b07      	cmp	r3, #7
7000c508:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000c50c:	f8c4 8004 	str.w	r8, [r4, #4]
7000c510:	dd08      	ble.n	7000c524 <_vfprintf_r+0xdfc>
7000c512:	9802      	ldr	r0, [sp, #8]
7000c514:	aa1e      	add	r2, sp, #120	@ 0x78
7000c516:	4659      	mov	r1, fp
7000c518:	f000 fb28 	bl	7000cb6c <__sprint_r>
7000c51c:	2800      	cmp	r0, #0
7000c51e:	f040 827e 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c522:	a921      	add	r1, sp, #132	@ 0x84
7000c524:	3e10      	subs	r6, #16
7000c526:	460c      	mov	r4, r1
7000c528:	e7be      	b.n	7000c4a8 <_vfprintf_r+0xd80>
7000c52a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
7000c52c:	2a00      	cmp	r2, #0
7000c52e:	dc7b      	bgt.n	7000c628 <_vfprintf_r+0xf00>
7000c530:	4a3b      	ldr	r2, [pc, #236]	@ (7000c620 <_vfprintf_r+0xef8>)
7000c532:	6022      	str	r2, [r4, #0]
7000c534:	2201      	movs	r2, #1
7000c536:	4413      	add	r3, r2
7000c538:	9320      	str	r3, [sp, #128]	@ 0x80
7000c53a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c53c:	6062      	str	r2, [r4, #4]
7000c53e:	4413      	add	r3, r2
7000c540:	2b07      	cmp	r3, #7
7000c542:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c544:	dc46      	bgt.n	7000c5d4 <_vfprintf_r+0xeac>
7000c546:	3408      	adds	r4, #8
7000c548:	9903      	ldr	r1, [sp, #12]
7000c54a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
7000c54c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
7000c54e:	430b      	orrs	r3, r1
7000c550:	f005 0101 	and.w	r1, r5, #1
7000c554:	430b      	orrs	r3, r1
7000c556:	f43f acf6 	beq.w	7000bf46 <_vfprintf_r+0x81e>
7000c55a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000c55c:	6023      	str	r3, [r4, #0]
7000c55e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000c560:	6063      	str	r3, [r4, #4]
7000c562:	441a      	add	r2, r3
7000c564:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c566:	9220      	str	r2, [sp, #128]	@ 0x80
7000c568:	3301      	adds	r3, #1
7000c56a:	2b07      	cmp	r3, #7
7000c56c:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c56e:	dc3b      	bgt.n	7000c5e8 <_vfprintf_r+0xec0>
7000c570:	f104 0308 	add.w	r3, r4, #8
7000c574:	9e18      	ldr	r6, [sp, #96]	@ 0x60
7000c576:	2e00      	cmp	r6, #0
7000c578:	da1b      	bge.n	7000c5b2 <_vfprintf_r+0xe8a>
7000c57a:	4f2a      	ldr	r7, [pc, #168]	@ (7000c624 <_vfprintf_r+0xefc>)
7000c57c:	4276      	negs	r6, r6
7000c57e:	461a      	mov	r2, r3
7000c580:	2410      	movs	r4, #16
7000c582:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	@ 0x7c
7000c586:	2e10      	cmp	r6, #16
7000c588:	f101 0101 	add.w	r1, r1, #1
7000c58c:	f103 0308 	add.w	r3, r3, #8
7000c590:	6017      	str	r7, [r2, #0]
7000c592:	dc33      	bgt.n	7000c5fc <_vfprintf_r+0xed4>
7000c594:	6056      	str	r6, [r2, #4]
7000c596:	2907      	cmp	r1, #7
7000c598:	4406      	add	r6, r0
7000c59a:	e9cd 161f 	strd	r1, r6, [sp, #124]	@ 0x7c
7000c59e:	dd08      	ble.n	7000c5b2 <_vfprintf_r+0xe8a>
7000c5a0:	9802      	ldr	r0, [sp, #8]
7000c5a2:	aa1e      	add	r2, sp, #120	@ 0x78
7000c5a4:	4659      	mov	r1, fp
7000c5a6:	f000 fae1 	bl	7000cb6c <__sprint_r>
7000c5aa:	2800      	cmp	r0, #0
7000c5ac:	f040 8237 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c5b0:	ab21      	add	r3, sp, #132	@ 0x84
7000c5b2:	9a03      	ldr	r2, [sp, #12]
7000c5b4:	605a      	str	r2, [r3, #4]
7000c5b6:	9903      	ldr	r1, [sp, #12]
7000c5b8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
7000c5ba:	f8c3 a000 	str.w	sl, [r3]
7000c5be:	440a      	add	r2, r1
7000c5c0:	9220      	str	r2, [sp, #128]	@ 0x80
7000c5c2:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
7000c5c4:	3201      	adds	r2, #1
7000c5c6:	2a07      	cmp	r2, #7
7000c5c8:	921f      	str	r2, [sp, #124]	@ 0x7c
7000c5ca:	f73f af7d 	bgt.w	7000c4c8 <_vfprintf_r+0xda0>
7000c5ce:	f103 0408 	add.w	r4, r3, #8
7000c5d2:	e4b8      	b.n	7000bf46 <_vfprintf_r+0x81e>
7000c5d4:	9802      	ldr	r0, [sp, #8]
7000c5d6:	aa1e      	add	r2, sp, #120	@ 0x78
7000c5d8:	4659      	mov	r1, fp
7000c5da:	f000 fac7 	bl	7000cb6c <__sprint_r>
7000c5de:	2800      	cmp	r0, #0
7000c5e0:	f040 821d 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c5e4:	ac21      	add	r4, sp, #132	@ 0x84
7000c5e6:	e7af      	b.n	7000c548 <_vfprintf_r+0xe20>
7000c5e8:	9802      	ldr	r0, [sp, #8]
7000c5ea:	aa1e      	add	r2, sp, #120	@ 0x78
7000c5ec:	4659      	mov	r1, fp
7000c5ee:	f000 fabd 	bl	7000cb6c <__sprint_r>
7000c5f2:	2800      	cmp	r0, #0
7000c5f4:	f040 8213 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c5f8:	ab21      	add	r3, sp, #132	@ 0x84
7000c5fa:	e7bb      	b.n	7000c574 <_vfprintf_r+0xe4c>
7000c5fc:	3010      	adds	r0, #16
7000c5fe:	2907      	cmp	r1, #7
7000c600:	e9cd 101f 	strd	r1, r0, [sp, #124]	@ 0x7c
7000c604:	6054      	str	r4, [r2, #4]
7000c606:	dd08      	ble.n	7000c61a <_vfprintf_r+0xef2>
7000c608:	9802      	ldr	r0, [sp, #8]
7000c60a:	aa1e      	add	r2, sp, #120	@ 0x78
7000c60c:	4659      	mov	r1, fp
7000c60e:	f000 faad 	bl	7000cb6c <__sprint_r>
7000c612:	2800      	cmp	r0, #0
7000c614:	f040 8203 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c618:	ab21      	add	r3, sp, #132	@ 0x84
7000c61a:	3e10      	subs	r6, #16
7000c61c:	461a      	mov	r2, r3
7000c61e:	e7b0      	b.n	7000c582 <_vfprintf_r+0xe5a>
7000c620:	7000f7b2 	.word	0x7000f7b2
7000c624:	7000f8c9 	.word	0x7000f8c9
7000c628:	9a03      	ldr	r2, [sp, #12]
7000c62a:	42ba      	cmp	r2, r7
7000c62c:	bfa8      	it	ge
7000c62e:	463a      	movge	r2, r7
7000c630:	2a00      	cmp	r2, #0
7000c632:	4616      	mov	r6, r2
7000c634:	dd0a      	ble.n	7000c64c <_vfprintf_r+0xf24>
7000c636:	4413      	add	r3, r2
7000c638:	9320      	str	r3, [sp, #128]	@ 0x80
7000c63a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c63c:	3301      	adds	r3, #1
7000c63e:	2b07      	cmp	r3, #7
7000c640:	e9c4 a200 	strd	sl, r2, [r4]
7000c644:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c646:	f300 808c 	bgt.w	7000c762 <_vfprintf_r+0x103a>
7000c64a:	3408      	adds	r4, #8
7000c64c:	2e00      	cmp	r6, #0
7000c64e:	bfac      	ite	ge
7000c650:	1bbe      	subge	r6, r7, r6
7000c652:	463e      	movlt	r6, r7
7000c654:	2e00      	cmp	r6, #0
7000c656:	dd1a      	ble.n	7000c68e <_vfprintf_r+0xf66>
7000c658:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000c65c:	4899      	ldr	r0, [pc, #612]	@ (7000c8c4 <_vfprintf_r+0x119c>)
7000c65e:	6020      	str	r0, [r4, #0]
7000c660:	2e10      	cmp	r6, #16
7000c662:	f103 0301 	add.w	r3, r3, #1
7000c666:	f104 0108 	add.w	r1, r4, #8
7000c66a:	f300 8084 	bgt.w	7000c776 <_vfprintf_r+0x104e>
7000c66e:	6066      	str	r6, [r4, #4]
7000c670:	2b07      	cmp	r3, #7
7000c672:	4416      	add	r6, r2
7000c674:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
7000c678:	f340 8090 	ble.w	7000c79c <_vfprintf_r+0x1074>
7000c67c:	9802      	ldr	r0, [sp, #8]
7000c67e:	aa1e      	add	r2, sp, #120	@ 0x78
7000c680:	4659      	mov	r1, fp
7000c682:	f000 fa73 	bl	7000cb6c <__sprint_r>
7000c686:	2800      	cmp	r0, #0
7000c688:	f040 81c9 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c68c:	ac21      	add	r4, sp, #132	@ 0x84
7000c68e:	056a      	lsls	r2, r5, #21
7000c690:	4457      	add	r7, sl
7000c692:	d50c      	bpl.n	7000c6ae <_vfprintf_r+0xf86>
7000c694:	9b06      	ldr	r3, [sp, #24]
7000c696:	2b00      	cmp	r3, #0
7000c698:	f300 8082 	bgt.w	7000c7a0 <_vfprintf_r+0x1078>
7000c69c:	f1b8 0f00 	cmp.w	r8, #0
7000c6a0:	f300 8081 	bgt.w	7000c7a6 <_vfprintf_r+0x107e>
7000c6a4:	9b03      	ldr	r3, [sp, #12]
7000c6a6:	4453      	add	r3, sl
7000c6a8:	429f      	cmp	r7, r3
7000c6aa:	bf28      	it	cs
7000c6ac:	461f      	movcs	r7, r3
7000c6ae:	9b18      	ldr	r3, [sp, #96]	@ 0x60
7000c6b0:	9a03      	ldr	r2, [sp, #12]
7000c6b2:	4293      	cmp	r3, r2
7000c6b4:	db01      	blt.n	7000c6ba <_vfprintf_r+0xf92>
7000c6b6:	07eb      	lsls	r3, r5, #31
7000c6b8:	d50e      	bpl.n	7000c6d8 <_vfprintf_r+0xfb0>
7000c6ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000c6bc:	6023      	str	r3, [r4, #0]
7000c6be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000c6c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000c6c2:	6063      	str	r3, [r4, #4]
7000c6c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000c6c6:	4413      	add	r3, r2
7000c6c8:	9320      	str	r3, [sp, #128]	@ 0x80
7000c6ca:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c6cc:	3301      	adds	r3, #1
7000c6ce:	2b07      	cmp	r3, #7
7000c6d0:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c6d2:	f300 80e3 	bgt.w	7000c89c <_vfprintf_r+0x1174>
7000c6d6:	3408      	adds	r4, #8
7000c6d8:	9b18      	ldr	r3, [sp, #96]	@ 0x60
7000c6da:	9a03      	ldr	r2, [sp, #12]
7000c6dc:	eba2 0803 	sub.w	r8, r2, r3
7000c6e0:	eb0a 0302 	add.w	r3, sl, r2
7000c6e4:	1bdb      	subs	r3, r3, r7
7000c6e6:	4598      	cmp	r8, r3
7000c6e8:	bfa8      	it	ge
7000c6ea:	4698      	movge	r8, r3
7000c6ec:	f1b8 0f00 	cmp.w	r8, #0
7000c6f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000c6f2:	dd0a      	ble.n	7000c70a <_vfprintf_r+0xfe2>
7000c6f4:	4443      	add	r3, r8
7000c6f6:	9320      	str	r3, [sp, #128]	@ 0x80
7000c6f8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c6fa:	3301      	adds	r3, #1
7000c6fc:	2b07      	cmp	r3, #7
7000c6fe:	e9c4 7800 	strd	r7, r8, [r4]
7000c702:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c704:	f300 80d4 	bgt.w	7000c8b0 <_vfprintf_r+0x1188>
7000c708:	3408      	adds	r4, #8
7000c70a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
7000c70c:	9b03      	ldr	r3, [sp, #12]
7000c70e:	f1b8 0f00 	cmp.w	r8, #0
7000c712:	eba3 0606 	sub.w	r6, r3, r6
7000c716:	bfa8      	it	ge
7000c718:	eba6 0608 	subge.w	r6, r6, r8
7000c71c:	2e00      	cmp	r6, #0
7000c71e:	f77f ac12 	ble.w	7000bf46 <_vfprintf_r+0x81e>
7000c722:	4f68      	ldr	r7, [pc, #416]	@ (7000c8c4 <_vfprintf_r+0x119c>)
7000c724:	f04f 0810 	mov.w	r8, #16
7000c728:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000c72c:	2e10      	cmp	r6, #16
7000c72e:	f103 0301 	add.w	r3, r3, #1
7000c732:	f104 0108 	add.w	r1, r4, #8
7000c736:	6027      	str	r7, [r4, #0]
7000c738:	f77f aebf 	ble.w	7000c4ba <_vfprintf_r+0xd92>
7000c73c:	3210      	adds	r2, #16
7000c73e:	2b07      	cmp	r3, #7
7000c740:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000c744:	f8c4 8004 	str.w	r8, [r4, #4]
7000c748:	dd08      	ble.n	7000c75c <_vfprintf_r+0x1034>
7000c74a:	9802      	ldr	r0, [sp, #8]
7000c74c:	aa1e      	add	r2, sp, #120	@ 0x78
7000c74e:	4659      	mov	r1, fp
7000c750:	f000 fa0c 	bl	7000cb6c <__sprint_r>
7000c754:	2800      	cmp	r0, #0
7000c756:	f040 8162 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c75a:	a921      	add	r1, sp, #132	@ 0x84
7000c75c:	3e10      	subs	r6, #16
7000c75e:	460c      	mov	r4, r1
7000c760:	e7e2      	b.n	7000c728 <_vfprintf_r+0x1000>
7000c762:	9802      	ldr	r0, [sp, #8]
7000c764:	aa1e      	add	r2, sp, #120	@ 0x78
7000c766:	4659      	mov	r1, fp
7000c768:	f000 fa00 	bl	7000cb6c <__sprint_r>
7000c76c:	2800      	cmp	r0, #0
7000c76e:	f040 8156 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c772:	ac21      	add	r4, sp, #132	@ 0x84
7000c774:	e76a      	b.n	7000c64c <_vfprintf_r+0xf24>
7000c776:	2010      	movs	r0, #16
7000c778:	4402      	add	r2, r0
7000c77a:	2b07      	cmp	r3, #7
7000c77c:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000c780:	6060      	str	r0, [r4, #4]
7000c782:	dd08      	ble.n	7000c796 <_vfprintf_r+0x106e>
7000c784:	9802      	ldr	r0, [sp, #8]
7000c786:	aa1e      	add	r2, sp, #120	@ 0x78
7000c788:	4659      	mov	r1, fp
7000c78a:	f000 f9ef 	bl	7000cb6c <__sprint_r>
7000c78e:	2800      	cmp	r0, #0
7000c790:	f040 8145 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c794:	a921      	add	r1, sp, #132	@ 0x84
7000c796:	3e10      	subs	r6, #16
7000c798:	460c      	mov	r4, r1
7000c79a:	e75d      	b.n	7000c658 <_vfprintf_r+0xf30>
7000c79c:	460c      	mov	r4, r1
7000c79e:	e776      	b.n	7000c68e <_vfprintf_r+0xf66>
7000c7a0:	f1b8 0f00 	cmp.w	r8, #0
7000c7a4:	dd4a      	ble.n	7000c83c <_vfprintf_r+0x1114>
7000c7a6:	f108 38ff 	add.w	r8, r8, #4294967295
7000c7aa:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000c7ac:	6023      	str	r3, [r4, #0]
7000c7ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
7000c7b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000c7b2:	6063      	str	r3, [r4, #4]
7000c7b4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000c7b6:	4413      	add	r3, r2
7000c7b8:	9320      	str	r3, [sp, #128]	@ 0x80
7000c7ba:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c7bc:	3301      	adds	r3, #1
7000c7be:	2b07      	cmp	r3, #7
7000c7c0:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c7c2:	dc42      	bgt.n	7000c84a <_vfprintf_r+0x1122>
7000c7c4:	3408      	adds	r4, #8
7000c7c6:	9b03      	ldr	r3, [sp, #12]
7000c7c8:	4453      	add	r3, sl
7000c7ca:	1bda      	subs	r2, r3, r7
7000c7cc:	9b07      	ldr	r3, [sp, #28]
7000c7ce:	781b      	ldrb	r3, [r3, #0]
7000c7d0:	429a      	cmp	r2, r3
7000c7d2:	bfa8      	it	ge
7000c7d4:	461a      	movge	r2, r3
7000c7d6:	2a00      	cmp	r2, #0
7000c7d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000c7da:	9204      	str	r2, [sp, #16]
7000c7dc:	dd09      	ble.n	7000c7f2 <_vfprintf_r+0x10ca>
7000c7de:	4413      	add	r3, r2
7000c7e0:	9320      	str	r3, [sp, #128]	@ 0x80
7000c7e2:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
7000c7e4:	3301      	adds	r3, #1
7000c7e6:	2b07      	cmp	r3, #7
7000c7e8:	e9c4 7200 	strd	r7, r2, [r4]
7000c7ec:	931f      	str	r3, [sp, #124]	@ 0x7c
7000c7ee:	dc36      	bgt.n	7000c85e <_vfprintf_r+0x1136>
7000c7f0:	3408      	adds	r4, #8
7000c7f2:	9b07      	ldr	r3, [sp, #28]
7000c7f4:	781e      	ldrb	r6, [r3, #0]
7000c7f6:	9b04      	ldr	r3, [sp, #16]
7000c7f8:	2b00      	cmp	r3, #0
7000c7fa:	bfa8      	it	ge
7000c7fc:	1af6      	subge	r6, r6, r3
7000c7fe:	2e00      	cmp	r6, #0
7000c800:	dd18      	ble.n	7000c834 <_vfprintf_r+0x110c>
7000c802:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000c806:	482f      	ldr	r0, [pc, #188]	@ (7000c8c4 <_vfprintf_r+0x119c>)
7000c808:	6020      	str	r0, [r4, #0]
7000c80a:	2e10      	cmp	r6, #16
7000c80c:	f103 0301 	add.w	r3, r3, #1
7000c810:	f104 0108 	add.w	r1, r4, #8
7000c814:	dc2d      	bgt.n	7000c872 <_vfprintf_r+0x114a>
7000c816:	6066      	str	r6, [r4, #4]
7000c818:	2b07      	cmp	r3, #7
7000c81a:	4416      	add	r6, r2
7000c81c:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
7000c820:	dd3a      	ble.n	7000c898 <_vfprintf_r+0x1170>
7000c822:	9802      	ldr	r0, [sp, #8]
7000c824:	aa1e      	add	r2, sp, #120	@ 0x78
7000c826:	4659      	mov	r1, fp
7000c828:	f000 f9a0 	bl	7000cb6c <__sprint_r>
7000c82c:	2800      	cmp	r0, #0
7000c82e:	f040 80f6 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c832:	ac21      	add	r4, sp, #132	@ 0x84
7000c834:	9b07      	ldr	r3, [sp, #28]
7000c836:	781b      	ldrb	r3, [r3, #0]
7000c838:	441f      	add	r7, r3
7000c83a:	e72b      	b.n	7000c694 <_vfprintf_r+0xf6c>
7000c83c:	9b07      	ldr	r3, [sp, #28]
7000c83e:	3b01      	subs	r3, #1
7000c840:	9307      	str	r3, [sp, #28]
7000c842:	9b06      	ldr	r3, [sp, #24]
7000c844:	3b01      	subs	r3, #1
7000c846:	9306      	str	r3, [sp, #24]
7000c848:	e7af      	b.n	7000c7aa <_vfprintf_r+0x1082>
7000c84a:	9802      	ldr	r0, [sp, #8]
7000c84c:	aa1e      	add	r2, sp, #120	@ 0x78
7000c84e:	4659      	mov	r1, fp
7000c850:	f000 f98c 	bl	7000cb6c <__sprint_r>
7000c854:	2800      	cmp	r0, #0
7000c856:	f040 80e2 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c85a:	ac21      	add	r4, sp, #132	@ 0x84
7000c85c:	e7b3      	b.n	7000c7c6 <_vfprintf_r+0x109e>
7000c85e:	9802      	ldr	r0, [sp, #8]
7000c860:	aa1e      	add	r2, sp, #120	@ 0x78
7000c862:	4659      	mov	r1, fp
7000c864:	f000 f982 	bl	7000cb6c <__sprint_r>
7000c868:	2800      	cmp	r0, #0
7000c86a:	f040 80d8 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c86e:	ac21      	add	r4, sp, #132	@ 0x84
7000c870:	e7bf      	b.n	7000c7f2 <_vfprintf_r+0x10ca>
7000c872:	2010      	movs	r0, #16
7000c874:	4402      	add	r2, r0
7000c876:	2b07      	cmp	r3, #7
7000c878:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000c87c:	6060      	str	r0, [r4, #4]
7000c87e:	dd08      	ble.n	7000c892 <_vfprintf_r+0x116a>
7000c880:	9802      	ldr	r0, [sp, #8]
7000c882:	aa1e      	add	r2, sp, #120	@ 0x78
7000c884:	4659      	mov	r1, fp
7000c886:	f000 f971 	bl	7000cb6c <__sprint_r>
7000c88a:	2800      	cmp	r0, #0
7000c88c:	f040 80c7 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c890:	a921      	add	r1, sp, #132	@ 0x84
7000c892:	3e10      	subs	r6, #16
7000c894:	460c      	mov	r4, r1
7000c896:	e7b4      	b.n	7000c802 <_vfprintf_r+0x10da>
7000c898:	460c      	mov	r4, r1
7000c89a:	e7cb      	b.n	7000c834 <_vfprintf_r+0x110c>
7000c89c:	9802      	ldr	r0, [sp, #8]
7000c89e:	aa1e      	add	r2, sp, #120	@ 0x78
7000c8a0:	4659      	mov	r1, fp
7000c8a2:	f000 f963 	bl	7000cb6c <__sprint_r>
7000c8a6:	2800      	cmp	r0, #0
7000c8a8:	f040 80b9 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c8ac:	ac21      	add	r4, sp, #132	@ 0x84
7000c8ae:	e713      	b.n	7000c6d8 <_vfprintf_r+0xfb0>
7000c8b0:	9802      	ldr	r0, [sp, #8]
7000c8b2:	aa1e      	add	r2, sp, #120	@ 0x78
7000c8b4:	4659      	mov	r1, fp
7000c8b6:	f000 f959 	bl	7000cb6c <__sprint_r>
7000c8ba:	2800      	cmp	r0, #0
7000c8bc:	f040 80af 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c8c0:	ac21      	add	r4, sp, #132	@ 0x84
7000c8c2:	e722      	b.n	7000c70a <_vfprintf_r+0xfe2>
7000c8c4:	7000f8c9 	.word	0x7000f8c9
7000c8c8:	9803      	ldr	r0, [sp, #12]
7000c8ca:	991f      	ldr	r1, [sp, #124]	@ 0x7c
7000c8cc:	2801      	cmp	r0, #1
7000c8ce:	f103 0201 	add.w	r2, r3, #1
7000c8d2:	f101 0101 	add.w	r1, r1, #1
7000c8d6:	f104 0308 	add.w	r3, r4, #8
7000c8da:	dc01      	bgt.n	7000c8e0 <_vfprintf_r+0x11b8>
7000c8dc:	07ee      	lsls	r6, r5, #31
7000c8de:	d572      	bpl.n	7000c9c6 <_vfprintf_r+0x129e>
7000c8e0:	2001      	movs	r0, #1
7000c8e2:	2907      	cmp	r1, #7
7000c8e4:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
7000c8e8:	f8c4 a000 	str.w	sl, [r4]
7000c8ec:	6060      	str	r0, [r4, #4]
7000c8ee:	dd08      	ble.n	7000c902 <_vfprintf_r+0x11da>
7000c8f0:	9802      	ldr	r0, [sp, #8]
7000c8f2:	aa1e      	add	r2, sp, #120	@ 0x78
7000c8f4:	4659      	mov	r1, fp
7000c8f6:	f000 f939 	bl	7000cb6c <__sprint_r>
7000c8fa:	2800      	cmp	r0, #0
7000c8fc:	f040 808f 	bne.w	7000ca1e <_vfprintf_r+0x12f6>
7000c900:	ab21      	add	r3, sp, #132	@ 0x84
7000c902:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
7000c904:	601a      	str	r2, [r3, #0]
7000c906:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000c908:	9909      	ldr	r1, [sp, #36]	@ 0x24
7000c90a:	605a      	str	r2, [r3, #4]
7000c90c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
7000c90e:	440a      	add	r2, r1
7000c910:	9220      	str	r2, [sp, #128]	@ 0x80
7000c912:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
7000c914:	3201      	adds	r2, #1
7000c916:	2a07      	cmp	r2, #7
7000c918:	921f      	str	r2, [sp, #124]	@ 0x7c
7000c91a:	dc25      	bgt.n	7000c968 <_vfprintf_r+0x1240>
7000c91c:	3308      	adds	r3, #8
7000c91e:	9803      	ldr	r0, [sp, #12]
7000c920:	eeb5 8b40 	vcmp.f64	d8, #0.0
7000c924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000c928:	e9dd 121f 	ldrd	r1, r2, [sp, #124]	@ 0x7c
7000c92c:	f100 34ff 	add.w	r4, r0, #4294967295
7000c930:	d023      	beq.n	7000c97a <_vfprintf_r+0x1252>
7000c932:	f10a 0001 	add.w	r0, sl, #1
7000c936:	e9c3 0400 	strd	r0, r4, [r3]
7000c93a:	9803      	ldr	r0, [sp, #12]
7000c93c:	3101      	adds	r1, #1
7000c93e:	3a01      	subs	r2, #1
7000c940:	4402      	add	r2, r0
7000c942:	2907      	cmp	r1, #7
7000c944:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
7000c948:	dd46      	ble.n	7000c9d8 <_vfprintf_r+0x12b0>
7000c94a:	9802      	ldr	r0, [sp, #8]
7000c94c:	aa1e      	add	r2, sp, #120	@ 0x78
7000c94e:	4659      	mov	r1, fp
7000c950:	f000 f90c 	bl	7000cb6c <__sprint_r>
7000c954:	2800      	cmp	r0, #0
7000c956:	d162      	bne.n	7000ca1e <_vfprintf_r+0x12f6>
7000c958:	ab21      	add	r3, sp, #132	@ 0x84
7000c95a:	aa1a      	add	r2, sp, #104	@ 0x68
7000c95c:	601a      	str	r2, [r3, #0]
7000c95e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
7000c960:	605a      	str	r2, [r3, #4]
7000c962:	9911      	ldr	r1, [sp, #68]	@ 0x44
7000c964:	9a20      	ldr	r2, [sp, #128]	@ 0x80
7000c966:	e62a      	b.n	7000c5be <_vfprintf_r+0xe96>
7000c968:	9802      	ldr	r0, [sp, #8]
7000c96a:	aa1e      	add	r2, sp, #120	@ 0x78
7000c96c:	4659      	mov	r1, fp
7000c96e:	f000 f8fd 	bl	7000cb6c <__sprint_r>
7000c972:	2800      	cmp	r0, #0
7000c974:	d153      	bne.n	7000ca1e <_vfprintf_r+0x12f6>
7000c976:	ab21      	add	r3, sp, #132	@ 0x84
7000c978:	e7d1      	b.n	7000c91e <_vfprintf_r+0x11f6>
7000c97a:	9a03      	ldr	r2, [sp, #12]
7000c97c:	2a01      	cmp	r2, #1
7000c97e:	ddec      	ble.n	7000c95a <_vfprintf_r+0x1232>
7000c980:	4e58      	ldr	r6, [pc, #352]	@ (7000cae4 <_vfprintf_r+0x13bc>)
7000c982:	2710      	movs	r7, #16
7000c984:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	@ 0x7c
7000c988:	2c10      	cmp	r4, #16
7000c98a:	f102 0201 	add.w	r2, r2, #1
7000c98e:	f103 0008 	add.w	r0, r3, #8
7000c992:	601e      	str	r6, [r3, #0]
7000c994:	dc07      	bgt.n	7000c9a6 <_vfprintf_r+0x127e>
7000c996:	4421      	add	r1, r4
7000c998:	2a07      	cmp	r2, #7
7000c99a:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000c99e:	605c      	str	r4, [r3, #4]
7000c9a0:	dcd3      	bgt.n	7000c94a <_vfprintf_r+0x1222>
7000c9a2:	4603      	mov	r3, r0
7000c9a4:	e7d9      	b.n	7000c95a <_vfprintf_r+0x1232>
7000c9a6:	3110      	adds	r1, #16
7000c9a8:	2a07      	cmp	r2, #7
7000c9aa:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
7000c9ae:	605f      	str	r7, [r3, #4]
7000c9b0:	dd06      	ble.n	7000c9c0 <_vfprintf_r+0x1298>
7000c9b2:	9802      	ldr	r0, [sp, #8]
7000c9b4:	aa1e      	add	r2, sp, #120	@ 0x78
7000c9b6:	4659      	mov	r1, fp
7000c9b8:	f000 f8d8 	bl	7000cb6c <__sprint_r>
7000c9bc:	bb78      	cbnz	r0, 7000ca1e <_vfprintf_r+0x12f6>
7000c9be:	a821      	add	r0, sp, #132	@ 0x84
7000c9c0:	3c10      	subs	r4, #16
7000c9c2:	4603      	mov	r3, r0
7000c9c4:	e7de      	b.n	7000c984 <_vfprintf_r+0x125c>
7000c9c6:	2001      	movs	r0, #1
7000c9c8:	2907      	cmp	r1, #7
7000c9ca:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
7000c9ce:	f8c4 a000 	str.w	sl, [r4]
7000c9d2:	6060      	str	r0, [r4, #4]
7000c9d4:	ddc1      	ble.n	7000c95a <_vfprintf_r+0x1232>
7000c9d6:	e7b8      	b.n	7000c94a <_vfprintf_r+0x1222>
7000c9d8:	3308      	adds	r3, #8
7000c9da:	e7be      	b.n	7000c95a <_vfprintf_r+0x1232>
7000c9dc:	460c      	mov	r4, r1
7000c9de:	f7ff bab2 	b.w	7000bf46 <_vfprintf_r+0x81e>
7000c9e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000c9e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000c9e6:	1a9d      	subs	r5, r3, r2
7000c9e8:	2d00      	cmp	r5, #0
7000c9ea:	f77f aaaf 	ble.w	7000bf4c <_vfprintf_r+0x824>
7000c9ee:	4e3e      	ldr	r6, [pc, #248]	@ (7000cae8 <_vfprintf_r+0x13c0>)
7000c9f0:	2710      	movs	r7, #16
7000c9f2:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
7000c9f6:	2d10      	cmp	r5, #16
7000c9f8:	f103 0301 	add.w	r3, r3, #1
7000c9fc:	6026      	str	r6, [r4, #0]
7000c9fe:	dc18      	bgt.n	7000ca32 <_vfprintf_r+0x130a>
7000ca00:	6065      	str	r5, [r4, #4]
7000ca02:	2b07      	cmp	r3, #7
7000ca04:	4415      	add	r5, r2
7000ca06:	e9cd 351f 	strd	r3, r5, [sp, #124]	@ 0x7c
7000ca0a:	f77f aa9f 	ble.w	7000bf4c <_vfprintf_r+0x824>
7000ca0e:	9802      	ldr	r0, [sp, #8]
7000ca10:	aa1e      	add	r2, sp, #120	@ 0x78
7000ca12:	4659      	mov	r1, fp
7000ca14:	f000 f8aa 	bl	7000cb6c <__sprint_r>
7000ca18:	2800      	cmp	r0, #0
7000ca1a:	f43f aa97 	beq.w	7000bf4c <_vfprintf_r+0x824>
7000ca1e:	f1b9 0f00 	cmp.w	r9, #0
7000ca22:	f43f a8d3 	beq.w	7000bbcc <_vfprintf_r+0x4a4>
7000ca26:	9802      	ldr	r0, [sp, #8]
7000ca28:	4649      	mov	r1, r9
7000ca2a:	f7fe fb77 	bl	7000b11c <_free_r>
7000ca2e:	f7ff b8cd 	b.w	7000bbcc <_vfprintf_r+0x4a4>
7000ca32:	3210      	adds	r2, #16
7000ca34:	2b07      	cmp	r3, #7
7000ca36:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
7000ca3a:	6067      	str	r7, [r4, #4]
7000ca3c:	dc02      	bgt.n	7000ca44 <_vfprintf_r+0x131c>
7000ca3e:	3408      	adds	r4, #8
7000ca40:	3d10      	subs	r5, #16
7000ca42:	e7d6      	b.n	7000c9f2 <_vfprintf_r+0x12ca>
7000ca44:	9802      	ldr	r0, [sp, #8]
7000ca46:	aa1e      	add	r2, sp, #120	@ 0x78
7000ca48:	4659      	mov	r1, fp
7000ca4a:	f000 f88f 	bl	7000cb6c <__sprint_r>
7000ca4e:	2800      	cmp	r0, #0
7000ca50:	d1e5      	bne.n	7000ca1e <_vfprintf_r+0x12f6>
7000ca52:	ac21      	add	r4, sp, #132	@ 0x84
7000ca54:	e7f4      	b.n	7000ca40 <_vfprintf_r+0x1318>
7000ca56:	9802      	ldr	r0, [sp, #8]
7000ca58:	4649      	mov	r1, r9
7000ca5a:	f7fe fb5f 	bl	7000b11c <_free_r>
7000ca5e:	f7ff ba8d 	b.w	7000bf7c <_vfprintf_r+0x854>
7000ca62:	9b20      	ldr	r3, [sp, #128]	@ 0x80
7000ca64:	b91b      	cbnz	r3, 7000ca6e <_vfprintf_r+0x1346>
7000ca66:	2300      	movs	r3, #0
7000ca68:	931f      	str	r3, [sp, #124]	@ 0x7c
7000ca6a:	f7ff b8af 	b.w	7000bbcc <_vfprintf_r+0x4a4>
7000ca6e:	9802      	ldr	r0, [sp, #8]
7000ca70:	aa1e      	add	r2, sp, #120	@ 0x78
7000ca72:	4659      	mov	r1, fp
7000ca74:	f000 f87a 	bl	7000cb6c <__sprint_r>
7000ca78:	2800      	cmp	r0, #0
7000ca7a:	d0f4      	beq.n	7000ca66 <_vfprintf_r+0x133e>
7000ca7c:	f7ff b8a6 	b.w	7000bbcc <_vfprintf_r+0x4a4>
7000ca80:	ea57 0208 	orrs.w	r2, r7, r8
7000ca84:	9506      	str	r5, [sp, #24]
7000ca86:	f43f ab8d 	beq.w	7000c1a4 <_vfprintf_r+0xa7c>
7000ca8a:	2b01      	cmp	r3, #1
7000ca8c:	f43f ac0e 	beq.w	7000c2ac <_vfprintf_r+0xb84>
7000ca90:	2b02      	cmp	r3, #2
7000ca92:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
7000ca96:	f43f ac55 	beq.w	7000c344 <_vfprintf_r+0xc1c>
7000ca9a:	f007 0307 	and.w	r3, r7, #7
7000ca9e:	08ff      	lsrs	r7, r7, #3
7000caa0:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
7000caa4:	ea4f 08d8 	mov.w	r8, r8, lsr #3
7000caa8:	3330      	adds	r3, #48	@ 0x30
7000caaa:	ea57 0108 	orrs.w	r1, r7, r8
7000caae:	4652      	mov	r2, sl
7000cab0:	f80a 3d01 	strb.w	r3, [sl, #-1]!
7000cab4:	d1f1      	bne.n	7000ca9a <_vfprintf_r+0x1372>
7000cab6:	9906      	ldr	r1, [sp, #24]
7000cab8:	07cf      	lsls	r7, r1, #31
7000caba:	d506      	bpl.n	7000caca <_vfprintf_r+0x13a2>
7000cabc:	2b30      	cmp	r3, #48	@ 0x30
7000cabe:	d004      	beq.n	7000caca <_vfprintf_r+0x13a2>
7000cac0:	2330      	movs	r3, #48	@ 0x30
7000cac2:	f80a 3c01 	strb.w	r3, [sl, #-1]
7000cac6:	f1a2 0a02 	sub.w	sl, r2, #2
7000caca:	ab4a      	add	r3, sp, #296	@ 0x128
7000cacc:	9d06      	ldr	r5, [sp, #24]
7000cace:	960c      	str	r6, [sp, #48]	@ 0x30
7000cad0:	f04f 0900 	mov.w	r9, #0
7000cad4:	eba3 060a 	sub.w	r6, r3, sl
7000cad8:	46c8      	mov	r8, r9
7000cada:	f8cd 9018 	str.w	r9, [sp, #24]
7000cade:	464f      	mov	r7, r9
7000cae0:	f7ff b983 	b.w	7000bdea <_vfprintf_r+0x6c2>
7000cae4:	7000f8c9 	.word	0x7000f8c9
7000cae8:	7000f8d9 	.word	0x7000f8d9

7000caec <__sbprintf>:
7000caec:	b5f0      	push	{r4, r5, r6, r7, lr}
7000caee:	461f      	mov	r7, r3
7000caf0:	898b      	ldrh	r3, [r1, #12]
7000caf2:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
7000caf6:	f023 0302 	bic.w	r3, r3, #2
7000cafa:	f8ad 300c 	strh.w	r3, [sp, #12]
7000cafe:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
7000cb00:	9319      	str	r3, [sp, #100]	@ 0x64
7000cb02:	89cb      	ldrh	r3, [r1, #14]
7000cb04:	f8ad 300e 	strh.w	r3, [sp, #14]
7000cb08:	69cb      	ldr	r3, [r1, #28]
7000cb0a:	9307      	str	r3, [sp, #28]
7000cb0c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
7000cb0e:	9309      	str	r3, [sp, #36]	@ 0x24
7000cb10:	ab1a      	add	r3, sp, #104	@ 0x68
7000cb12:	9300      	str	r3, [sp, #0]
7000cb14:	9304      	str	r3, [sp, #16]
7000cb16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000cb1a:	4615      	mov	r5, r2
7000cb1c:	4606      	mov	r6, r0
7000cb1e:	9302      	str	r3, [sp, #8]
7000cb20:	9305      	str	r3, [sp, #20]
7000cb22:	a816      	add	r0, sp, #88	@ 0x58
7000cb24:	2300      	movs	r3, #0
7000cb26:	460c      	mov	r4, r1
7000cb28:	9306      	str	r3, [sp, #24]
7000cb2a:	f7fe fa8d 	bl	7000b048 <__retarget_lock_init_recursive>
7000cb2e:	462a      	mov	r2, r5
7000cb30:	463b      	mov	r3, r7
7000cb32:	4669      	mov	r1, sp
7000cb34:	4630      	mov	r0, r6
7000cb36:	f7fe fdf7 	bl	7000b728 <_vfprintf_r>
7000cb3a:	1e05      	subs	r5, r0, #0
7000cb3c:	db07      	blt.n	7000cb4e <__sbprintf+0x62>
7000cb3e:	4669      	mov	r1, sp
7000cb40:	4630      	mov	r0, r6
7000cb42:	f7fe f865 	bl	7000ac10 <_fflush_r>
7000cb46:	2800      	cmp	r0, #0
7000cb48:	bf18      	it	ne
7000cb4a:	f04f 35ff 	movne.w	r5, #4294967295
7000cb4e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
7000cb52:	9816      	ldr	r0, [sp, #88]	@ 0x58
7000cb54:	065b      	lsls	r3, r3, #25
7000cb56:	bf42      	ittt	mi
7000cb58:	89a3      	ldrhmi	r3, [r4, #12]
7000cb5a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
7000cb5e:	81a3      	strhmi	r3, [r4, #12]
7000cb60:	f7fe fa73 	bl	7000b04a <__retarget_lock_close_recursive>
7000cb64:	4628      	mov	r0, r5
7000cb66:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
7000cb6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

7000cb6c <__sprint_r>:
7000cb6c:	6893      	ldr	r3, [r2, #8]
7000cb6e:	b510      	push	{r4, lr}
7000cb70:	4614      	mov	r4, r2
7000cb72:	b133      	cbz	r3, 7000cb82 <__sprint_r+0x16>
7000cb74:	f000 f85e 	bl	7000cc34 <__sfvwrite_r>
7000cb78:	2300      	movs	r3, #0
7000cb7a:	60a3      	str	r3, [r4, #8]
7000cb7c:	2300      	movs	r3, #0
7000cb7e:	6063      	str	r3, [r4, #4]
7000cb80:	bd10      	pop	{r4, pc}
7000cb82:	4618      	mov	r0, r3
7000cb84:	e7fa      	b.n	7000cb7c <__sprint_r+0x10>

7000cb86 <_fclose_r>:
7000cb86:	b570      	push	{r4, r5, r6, lr}
7000cb88:	4605      	mov	r5, r0
7000cb8a:	460c      	mov	r4, r1
7000cb8c:	b1b9      	cbz	r1, 7000cbbe <_fclose_r+0x38>
7000cb8e:	b118      	cbz	r0, 7000cb98 <_fclose_r+0x12>
7000cb90:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000cb92:	b90b      	cbnz	r3, 7000cb98 <_fclose_r+0x12>
7000cb94:	f7fe f902 	bl	7000ad9c <__sinit>
7000cb98:	6e62      	ldr	r2, [r4, #100]	@ 0x64
7000cb9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000cb9e:	07d6      	lsls	r6, r2, #31
7000cba0:	d404      	bmi.n	7000cbac <_fclose_r+0x26>
7000cba2:	0598      	lsls	r0, r3, #22
7000cba4:	d40e      	bmi.n	7000cbc4 <_fclose_r+0x3e>
7000cba6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000cba8:	f7fe fa50 	bl	7000b04c <__retarget_lock_acquire_recursive>
7000cbac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000cbb0:	b943      	cbnz	r3, 7000cbc4 <_fclose_r+0x3e>
7000cbb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000cbb4:	07d9      	lsls	r1, r3, #31
7000cbb6:	d402      	bmi.n	7000cbbe <_fclose_r+0x38>
7000cbb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000cbba:	f7fe fa48 	bl	7000b04e <__retarget_lock_release_recursive>
7000cbbe:	2600      	movs	r6, #0
7000cbc0:	4630      	mov	r0, r6
7000cbc2:	bd70      	pop	{r4, r5, r6, pc}
7000cbc4:	4621      	mov	r1, r4
7000cbc6:	4628      	mov	r0, r5
7000cbc8:	f7fd ff9a 	bl	7000ab00 <__sflush_r>
7000cbcc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
7000cbce:	4606      	mov	r6, r0
7000cbd0:	b133      	cbz	r3, 7000cbe0 <_fclose_r+0x5a>
7000cbd2:	69e1      	ldr	r1, [r4, #28]
7000cbd4:	4628      	mov	r0, r5
7000cbd6:	4798      	blx	r3
7000cbd8:	2800      	cmp	r0, #0
7000cbda:	bfb8      	it	lt
7000cbdc:	f04f 36ff 	movlt.w	r6, #4294967295
7000cbe0:	89a3      	ldrh	r3, [r4, #12]
7000cbe2:	061a      	lsls	r2, r3, #24
7000cbe4:	d503      	bpl.n	7000cbee <_fclose_r+0x68>
7000cbe6:	6921      	ldr	r1, [r4, #16]
7000cbe8:	4628      	mov	r0, r5
7000cbea:	f7fe fa97 	bl	7000b11c <_free_r>
7000cbee:	6b21      	ldr	r1, [r4, #48]	@ 0x30
7000cbf0:	b141      	cbz	r1, 7000cc04 <_fclose_r+0x7e>
7000cbf2:	f104 0340 	add.w	r3, r4, #64	@ 0x40
7000cbf6:	4299      	cmp	r1, r3
7000cbf8:	d002      	beq.n	7000cc00 <_fclose_r+0x7a>
7000cbfa:	4628      	mov	r0, r5
7000cbfc:	f7fe fa8e 	bl	7000b11c <_free_r>
7000cc00:	2300      	movs	r3, #0
7000cc02:	6323      	str	r3, [r4, #48]	@ 0x30
7000cc04:	6c61      	ldr	r1, [r4, #68]	@ 0x44
7000cc06:	b121      	cbz	r1, 7000cc12 <_fclose_r+0x8c>
7000cc08:	4628      	mov	r0, r5
7000cc0a:	f7fe fa87 	bl	7000b11c <_free_r>
7000cc0e:	2300      	movs	r3, #0
7000cc10:	6463      	str	r3, [r4, #68]	@ 0x44
7000cc12:	f7fe f8b7 	bl	7000ad84 <__sfp_lock_acquire>
7000cc16:	2300      	movs	r3, #0
7000cc18:	81a3      	strh	r3, [r4, #12]
7000cc1a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
7000cc1c:	07db      	lsls	r3, r3, #31
7000cc1e:	d402      	bmi.n	7000cc26 <_fclose_r+0xa0>
7000cc20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000cc22:	f7fe fa14 	bl	7000b04e <__retarget_lock_release_recursive>
7000cc26:	6da0      	ldr	r0, [r4, #88]	@ 0x58
7000cc28:	f7fe fa0f 	bl	7000b04a <__retarget_lock_close_recursive>
7000cc2c:	f7fe f8b0 	bl	7000ad90 <__sfp_lock_release>
7000cc30:	e7c6      	b.n	7000cbc0 <_fclose_r+0x3a>
	...

7000cc34 <__sfvwrite_r>:
7000cc34:	6893      	ldr	r3, [r2, #8]
7000cc36:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000cc3a:	4606      	mov	r6, r0
7000cc3c:	460c      	mov	r4, r1
7000cc3e:	4691      	mov	r9, r2
7000cc40:	b91b      	cbnz	r3, 7000cc4a <__sfvwrite_r+0x16>
7000cc42:	2000      	movs	r0, #0
7000cc44:	b003      	add	sp, #12
7000cc46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000cc4a:	898b      	ldrh	r3, [r1, #12]
7000cc4c:	0718      	lsls	r0, r3, #28
7000cc4e:	d550      	bpl.n	7000ccf2 <__sfvwrite_r+0xbe>
7000cc50:	690b      	ldr	r3, [r1, #16]
7000cc52:	2b00      	cmp	r3, #0
7000cc54:	d04d      	beq.n	7000ccf2 <__sfvwrite_r+0xbe>
7000cc56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000cc5a:	f8d9 8000 	ldr.w	r8, [r9]
7000cc5e:	f013 0702 	ands.w	r7, r3, #2
7000cc62:	d16b      	bne.n	7000cd3c <__sfvwrite_r+0x108>
7000cc64:	f013 0301 	ands.w	r3, r3, #1
7000cc68:	f000 809c 	beq.w	7000cda4 <__sfvwrite_r+0x170>
7000cc6c:	4638      	mov	r0, r7
7000cc6e:	46ba      	mov	sl, r7
7000cc70:	46bb      	mov	fp, r7
7000cc72:	f1bb 0f00 	cmp.w	fp, #0
7000cc76:	f000 8103 	beq.w	7000ce80 <__sfvwrite_r+0x24c>
7000cc7a:	b950      	cbnz	r0, 7000cc92 <__sfvwrite_r+0x5e>
7000cc7c:	465a      	mov	r2, fp
7000cc7e:	210a      	movs	r1, #10
7000cc80:	4650      	mov	r0, sl
7000cc82:	f7f3 fb3d 	bl	70000300 <memchr>
7000cc86:	2800      	cmp	r0, #0
7000cc88:	f000 8100 	beq.w	7000ce8c <__sfvwrite_r+0x258>
7000cc8c:	3001      	adds	r0, #1
7000cc8e:	eba0 070a 	sub.w	r7, r0, sl
7000cc92:	6820      	ldr	r0, [r4, #0]
7000cc94:	6921      	ldr	r1, [r4, #16]
7000cc96:	68a5      	ldr	r5, [r4, #8]
7000cc98:	6963      	ldr	r3, [r4, #20]
7000cc9a:	455f      	cmp	r7, fp
7000cc9c:	463a      	mov	r2, r7
7000cc9e:	bf28      	it	cs
7000cca0:	465a      	movcs	r2, fp
7000cca2:	4288      	cmp	r0, r1
7000cca4:	f240 80f5 	bls.w	7000ce92 <__sfvwrite_r+0x25e>
7000cca8:	441d      	add	r5, r3
7000ccaa:	42aa      	cmp	r2, r5
7000ccac:	f340 80f1 	ble.w	7000ce92 <__sfvwrite_r+0x25e>
7000ccb0:	4651      	mov	r1, sl
7000ccb2:	462a      	mov	r2, r5
7000ccb4:	f000 f960 	bl	7000cf78 <memmove>
7000ccb8:	6823      	ldr	r3, [r4, #0]
7000ccba:	442b      	add	r3, r5
7000ccbc:	6023      	str	r3, [r4, #0]
7000ccbe:	4621      	mov	r1, r4
7000ccc0:	4630      	mov	r0, r6
7000ccc2:	f7fd ffa5 	bl	7000ac10 <_fflush_r>
7000ccc6:	2800      	cmp	r0, #0
7000ccc8:	d167      	bne.n	7000cd9a <__sfvwrite_r+0x166>
7000ccca:	1b7f      	subs	r7, r7, r5
7000cccc:	f040 80f9 	bne.w	7000cec2 <__sfvwrite_r+0x28e>
7000ccd0:	4621      	mov	r1, r4
7000ccd2:	4630      	mov	r0, r6
7000ccd4:	f7fd ff9c 	bl	7000ac10 <_fflush_r>
7000ccd8:	2800      	cmp	r0, #0
7000ccda:	d15e      	bne.n	7000cd9a <__sfvwrite_r+0x166>
7000ccdc:	f8d9 3008 	ldr.w	r3, [r9, #8]
7000cce0:	1b5b      	subs	r3, r3, r5
7000cce2:	44aa      	add	sl, r5
7000cce4:	ebab 0b05 	sub.w	fp, fp, r5
7000cce8:	f8c9 3008 	str.w	r3, [r9, #8]
7000ccec:	2b00      	cmp	r3, #0
7000ccee:	d1c0      	bne.n	7000cc72 <__sfvwrite_r+0x3e>
7000ccf0:	e7a7      	b.n	7000cc42 <__sfvwrite_r+0xe>
7000ccf2:	4621      	mov	r1, r4
7000ccf4:	4630      	mov	r0, r6
7000ccf6:	f000 f8e9 	bl	7000cecc <__swsetup_r>
7000ccfa:	2800      	cmp	r0, #0
7000ccfc:	d0ab      	beq.n	7000cc56 <__sfvwrite_r+0x22>
7000ccfe:	f04f 30ff 	mov.w	r0, #4294967295
7000cd02:	e79f      	b.n	7000cc44 <__sfvwrite_r+0x10>
7000cd04:	e9d8 a500 	ldrd	sl, r5, [r8]
7000cd08:	f108 0808 	add.w	r8, r8, #8
7000cd0c:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
7000cd10:	69e1      	ldr	r1, [r4, #28]
7000cd12:	2d00      	cmp	r5, #0
7000cd14:	d0f6      	beq.n	7000cd04 <__sfvwrite_r+0xd0>
7000cd16:	42bd      	cmp	r5, r7
7000cd18:	462b      	mov	r3, r5
7000cd1a:	4652      	mov	r2, sl
7000cd1c:	bf28      	it	cs
7000cd1e:	463b      	movcs	r3, r7
7000cd20:	4630      	mov	r0, r6
7000cd22:	47d8      	blx	fp
7000cd24:	2800      	cmp	r0, #0
7000cd26:	dd38      	ble.n	7000cd9a <__sfvwrite_r+0x166>
7000cd28:	f8d9 3008 	ldr.w	r3, [r9, #8]
7000cd2c:	1a1b      	subs	r3, r3, r0
7000cd2e:	4482      	add	sl, r0
7000cd30:	1a2d      	subs	r5, r5, r0
7000cd32:	f8c9 3008 	str.w	r3, [r9, #8]
7000cd36:	2b00      	cmp	r3, #0
7000cd38:	d1e8      	bne.n	7000cd0c <__sfvwrite_r+0xd8>
7000cd3a:	e782      	b.n	7000cc42 <__sfvwrite_r+0xe>
7000cd3c:	f04f 0a00 	mov.w	sl, #0
7000cd40:	4f61      	ldr	r7, [pc, #388]	@ (7000cec8 <__sfvwrite_r+0x294>)
7000cd42:	4655      	mov	r5, sl
7000cd44:	e7e2      	b.n	7000cd0c <__sfvwrite_r+0xd8>
7000cd46:	e9d8 7a00 	ldrd	r7, sl, [r8]
7000cd4a:	f108 0808 	add.w	r8, r8, #8
7000cd4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000cd52:	6820      	ldr	r0, [r4, #0]
7000cd54:	68a2      	ldr	r2, [r4, #8]
7000cd56:	f1ba 0f00 	cmp.w	sl, #0
7000cd5a:	d0f4      	beq.n	7000cd46 <__sfvwrite_r+0x112>
7000cd5c:	0599      	lsls	r1, r3, #22
7000cd5e:	d563      	bpl.n	7000ce28 <__sfvwrite_r+0x1f4>
7000cd60:	4552      	cmp	r2, sl
7000cd62:	d836      	bhi.n	7000cdd2 <__sfvwrite_r+0x19e>
7000cd64:	f413 6f90 	tst.w	r3, #1152	@ 0x480
7000cd68:	d033      	beq.n	7000cdd2 <__sfvwrite_r+0x19e>
7000cd6a:	6921      	ldr	r1, [r4, #16]
7000cd6c:	6965      	ldr	r5, [r4, #20]
7000cd6e:	eba0 0b01 	sub.w	fp, r0, r1
7000cd72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
7000cd76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
7000cd7a:	f10b 0201 	add.w	r2, fp, #1
7000cd7e:	106d      	asrs	r5, r5, #1
7000cd80:	4452      	add	r2, sl
7000cd82:	4295      	cmp	r5, r2
7000cd84:	bf38      	it	cc
7000cd86:	4615      	movcc	r5, r2
7000cd88:	055b      	lsls	r3, r3, #21
7000cd8a:	d53d      	bpl.n	7000ce08 <__sfvwrite_r+0x1d4>
7000cd8c:	4629      	mov	r1, r5
7000cd8e:	4630      	mov	r0, r6
7000cd90:	f7fe fa84 	bl	7000b29c <_malloc_r>
7000cd94:	b948      	cbnz	r0, 7000cdaa <__sfvwrite_r+0x176>
7000cd96:	230c      	movs	r3, #12
7000cd98:	6033      	str	r3, [r6, #0]
7000cd9a:	89a3      	ldrh	r3, [r4, #12]
7000cd9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000cda0:	81a3      	strh	r3, [r4, #12]
7000cda2:	e7ac      	b.n	7000ccfe <__sfvwrite_r+0xca>
7000cda4:	461f      	mov	r7, r3
7000cda6:	469a      	mov	sl, r3
7000cda8:	e7d1      	b.n	7000cd4e <__sfvwrite_r+0x11a>
7000cdaa:	465a      	mov	r2, fp
7000cdac:	6921      	ldr	r1, [r4, #16]
7000cdae:	9001      	str	r0, [sp, #4]
7000cdb0:	f000 f944 	bl	7000d03c <memcpy>
7000cdb4:	89a2      	ldrh	r2, [r4, #12]
7000cdb6:	9b01      	ldr	r3, [sp, #4]
7000cdb8:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
7000cdbc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
7000cdc0:	81a2      	strh	r2, [r4, #12]
7000cdc2:	6123      	str	r3, [r4, #16]
7000cdc4:	6165      	str	r5, [r4, #20]
7000cdc6:	445b      	add	r3, fp
7000cdc8:	eba5 050b 	sub.w	r5, r5, fp
7000cdcc:	6023      	str	r3, [r4, #0]
7000cdce:	4652      	mov	r2, sl
7000cdd0:	60a5      	str	r5, [r4, #8]
7000cdd2:	4552      	cmp	r2, sl
7000cdd4:	bf28      	it	cs
7000cdd6:	4652      	movcs	r2, sl
7000cdd8:	6820      	ldr	r0, [r4, #0]
7000cdda:	9201      	str	r2, [sp, #4]
7000cddc:	4639      	mov	r1, r7
7000cdde:	f000 f8cb 	bl	7000cf78 <memmove>
7000cde2:	68a3      	ldr	r3, [r4, #8]
7000cde4:	9a01      	ldr	r2, [sp, #4]
7000cde6:	1a9b      	subs	r3, r3, r2
7000cde8:	60a3      	str	r3, [r4, #8]
7000cdea:	6823      	ldr	r3, [r4, #0]
7000cdec:	4413      	add	r3, r2
7000cdee:	4655      	mov	r5, sl
7000cdf0:	6023      	str	r3, [r4, #0]
7000cdf2:	f8d9 3008 	ldr.w	r3, [r9, #8]
7000cdf6:	1b5b      	subs	r3, r3, r5
7000cdf8:	442f      	add	r7, r5
7000cdfa:	ebaa 0a05 	sub.w	sl, sl, r5
7000cdfe:	f8c9 3008 	str.w	r3, [r9, #8]
7000ce02:	2b00      	cmp	r3, #0
7000ce04:	d1a3      	bne.n	7000cd4e <__sfvwrite_r+0x11a>
7000ce06:	e71c      	b.n	7000cc42 <__sfvwrite_r+0xe>
7000ce08:	462a      	mov	r2, r5
7000ce0a:	4630      	mov	r0, r6
7000ce0c:	f001 fa90 	bl	7000e330 <_realloc_r>
7000ce10:	4603      	mov	r3, r0
7000ce12:	2800      	cmp	r0, #0
7000ce14:	d1d5      	bne.n	7000cdc2 <__sfvwrite_r+0x18e>
7000ce16:	6921      	ldr	r1, [r4, #16]
7000ce18:	4630      	mov	r0, r6
7000ce1a:	f7fe f97f 	bl	7000b11c <_free_r>
7000ce1e:	89a3      	ldrh	r3, [r4, #12]
7000ce20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
7000ce24:	81a3      	strh	r3, [r4, #12]
7000ce26:	e7b6      	b.n	7000cd96 <__sfvwrite_r+0x162>
7000ce28:	6923      	ldr	r3, [r4, #16]
7000ce2a:	4283      	cmp	r3, r0
7000ce2c:	d302      	bcc.n	7000ce34 <__sfvwrite_r+0x200>
7000ce2e:	6961      	ldr	r1, [r4, #20]
7000ce30:	4551      	cmp	r1, sl
7000ce32:	d915      	bls.n	7000ce60 <__sfvwrite_r+0x22c>
7000ce34:	4552      	cmp	r2, sl
7000ce36:	bf28      	it	cs
7000ce38:	4652      	movcs	r2, sl
7000ce3a:	4639      	mov	r1, r7
7000ce3c:	4615      	mov	r5, r2
7000ce3e:	f000 f89b 	bl	7000cf78 <memmove>
7000ce42:	68a3      	ldr	r3, [r4, #8]
7000ce44:	6822      	ldr	r2, [r4, #0]
7000ce46:	1b5b      	subs	r3, r3, r5
7000ce48:	442a      	add	r2, r5
7000ce4a:	60a3      	str	r3, [r4, #8]
7000ce4c:	6022      	str	r2, [r4, #0]
7000ce4e:	2b00      	cmp	r3, #0
7000ce50:	d1cf      	bne.n	7000cdf2 <__sfvwrite_r+0x1be>
7000ce52:	4621      	mov	r1, r4
7000ce54:	4630      	mov	r0, r6
7000ce56:	f7fd fedb 	bl	7000ac10 <_fflush_r>
7000ce5a:	2800      	cmp	r0, #0
7000ce5c:	d0c9      	beq.n	7000cdf2 <__sfvwrite_r+0x1be>
7000ce5e:	e79c      	b.n	7000cd9a <__sfvwrite_r+0x166>
7000ce60:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
7000ce64:	4553      	cmp	r3, sl
7000ce66:	bf28      	it	cs
7000ce68:	4653      	movcs	r3, sl
7000ce6a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
7000ce6c:	fb93 f3f1 	sdiv	r3, r3, r1
7000ce70:	463a      	mov	r2, r7
7000ce72:	434b      	muls	r3, r1
7000ce74:	4630      	mov	r0, r6
7000ce76:	69e1      	ldr	r1, [r4, #28]
7000ce78:	47a8      	blx	r5
7000ce7a:	1e05      	subs	r5, r0, #0
7000ce7c:	dcb9      	bgt.n	7000cdf2 <__sfvwrite_r+0x1be>
7000ce7e:	e78c      	b.n	7000cd9a <__sfvwrite_r+0x166>
7000ce80:	e9d8 ab00 	ldrd	sl, fp, [r8]
7000ce84:	2000      	movs	r0, #0
7000ce86:	f108 0808 	add.w	r8, r8, #8
7000ce8a:	e6f2      	b.n	7000cc72 <__sfvwrite_r+0x3e>
7000ce8c:	f10b 0701 	add.w	r7, fp, #1
7000ce90:	e6ff      	b.n	7000cc92 <__sfvwrite_r+0x5e>
7000ce92:	4293      	cmp	r3, r2
7000ce94:	dc08      	bgt.n	7000cea8 <__sfvwrite_r+0x274>
7000ce96:	6a65      	ldr	r5, [r4, #36]	@ 0x24
7000ce98:	69e1      	ldr	r1, [r4, #28]
7000ce9a:	4652      	mov	r2, sl
7000ce9c:	4630      	mov	r0, r6
7000ce9e:	47a8      	blx	r5
7000cea0:	1e05      	subs	r5, r0, #0
7000cea2:	f73f af12 	bgt.w	7000ccca <__sfvwrite_r+0x96>
7000cea6:	e778      	b.n	7000cd9a <__sfvwrite_r+0x166>
7000cea8:	4651      	mov	r1, sl
7000ceaa:	9201      	str	r2, [sp, #4]
7000ceac:	f000 f864 	bl	7000cf78 <memmove>
7000ceb0:	9a01      	ldr	r2, [sp, #4]
7000ceb2:	68a3      	ldr	r3, [r4, #8]
7000ceb4:	1a9b      	subs	r3, r3, r2
7000ceb6:	60a3      	str	r3, [r4, #8]
7000ceb8:	6823      	ldr	r3, [r4, #0]
7000ceba:	4413      	add	r3, r2
7000cebc:	6023      	str	r3, [r4, #0]
7000cebe:	4615      	mov	r5, r2
7000cec0:	e703      	b.n	7000ccca <__sfvwrite_r+0x96>
7000cec2:	2001      	movs	r0, #1
7000cec4:	e70a      	b.n	7000ccdc <__sfvwrite_r+0xa8>
7000cec6:	bf00      	nop
7000cec8:	7ffffc00 	.word	0x7ffffc00

7000cecc <__swsetup_r>:
7000cecc:	b538      	push	{r3, r4, r5, lr}
7000cece:	4b29      	ldr	r3, [pc, #164]	@ (7000cf74 <__swsetup_r+0xa8>)
7000ced0:	4605      	mov	r5, r0
7000ced2:	6818      	ldr	r0, [r3, #0]
7000ced4:	460c      	mov	r4, r1
7000ced6:	b118      	cbz	r0, 7000cee0 <__swsetup_r+0x14>
7000ced8:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000ceda:	b90b      	cbnz	r3, 7000cee0 <__swsetup_r+0x14>
7000cedc:	f7fd ff5e 	bl	7000ad9c <__sinit>
7000cee0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000cee4:	0719      	lsls	r1, r3, #28
7000cee6:	d422      	bmi.n	7000cf2e <__swsetup_r+0x62>
7000cee8:	06da      	lsls	r2, r3, #27
7000ceea:	d407      	bmi.n	7000cefc <__swsetup_r+0x30>
7000ceec:	2209      	movs	r2, #9
7000ceee:	602a      	str	r2, [r5, #0]
7000cef0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
7000cef4:	81a3      	strh	r3, [r4, #12]
7000cef6:	f04f 30ff 	mov.w	r0, #4294967295
7000cefa:	e033      	b.n	7000cf64 <__swsetup_r+0x98>
7000cefc:	0758      	lsls	r0, r3, #29
7000cefe:	d512      	bpl.n	7000cf26 <__swsetup_r+0x5a>
7000cf00:	6b21      	ldr	r1, [r4, #48]	@ 0x30
7000cf02:	b141      	cbz	r1, 7000cf16 <__swsetup_r+0x4a>
7000cf04:	f104 0340 	add.w	r3, r4, #64	@ 0x40
7000cf08:	4299      	cmp	r1, r3
7000cf0a:	d002      	beq.n	7000cf12 <__swsetup_r+0x46>
7000cf0c:	4628      	mov	r0, r5
7000cf0e:	f7fe f905 	bl	7000b11c <_free_r>
7000cf12:	2300      	movs	r3, #0
7000cf14:	6323      	str	r3, [r4, #48]	@ 0x30
7000cf16:	89a3      	ldrh	r3, [r4, #12]
7000cf18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
7000cf1c:	81a3      	strh	r3, [r4, #12]
7000cf1e:	2300      	movs	r3, #0
7000cf20:	6063      	str	r3, [r4, #4]
7000cf22:	6923      	ldr	r3, [r4, #16]
7000cf24:	6023      	str	r3, [r4, #0]
7000cf26:	89a3      	ldrh	r3, [r4, #12]
7000cf28:	f043 0308 	orr.w	r3, r3, #8
7000cf2c:	81a3      	strh	r3, [r4, #12]
7000cf2e:	6923      	ldr	r3, [r4, #16]
7000cf30:	b94b      	cbnz	r3, 7000cf46 <__swsetup_r+0x7a>
7000cf32:	89a3      	ldrh	r3, [r4, #12]
7000cf34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
7000cf38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
7000cf3c:	d003      	beq.n	7000cf46 <__swsetup_r+0x7a>
7000cf3e:	4621      	mov	r1, r4
7000cf40:	4628      	mov	r0, r5
7000cf42:	f001 fbc5 	bl	7000e6d0 <__smakebuf_r>
7000cf46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000cf4a:	f013 0201 	ands.w	r2, r3, #1
7000cf4e:	d00a      	beq.n	7000cf66 <__swsetup_r+0x9a>
7000cf50:	2200      	movs	r2, #0
7000cf52:	60a2      	str	r2, [r4, #8]
7000cf54:	6962      	ldr	r2, [r4, #20]
7000cf56:	4252      	negs	r2, r2
7000cf58:	61a2      	str	r2, [r4, #24]
7000cf5a:	6922      	ldr	r2, [r4, #16]
7000cf5c:	b942      	cbnz	r2, 7000cf70 <__swsetup_r+0xa4>
7000cf5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
7000cf62:	d1c5      	bne.n	7000cef0 <__swsetup_r+0x24>
7000cf64:	bd38      	pop	{r3, r4, r5, pc}
7000cf66:	0799      	lsls	r1, r3, #30
7000cf68:	bf58      	it	pl
7000cf6a:	6962      	ldrpl	r2, [r4, #20]
7000cf6c:	60a2      	str	r2, [r4, #8]
7000cf6e:	e7f4      	b.n	7000cf5a <__swsetup_r+0x8e>
7000cf70:	2000      	movs	r0, #0
7000cf72:	e7f7      	b.n	7000cf64 <__swsetup_r+0x98>
7000cf74:	240000a8 	.word	0x240000a8

7000cf78 <memmove>:
7000cf78:	4288      	cmp	r0, r1
7000cf7a:	b510      	push	{r4, lr}
7000cf7c:	eb01 0402 	add.w	r4, r1, r2
7000cf80:	d902      	bls.n	7000cf88 <memmove+0x10>
7000cf82:	4284      	cmp	r4, r0
7000cf84:	4623      	mov	r3, r4
7000cf86:	d807      	bhi.n	7000cf98 <memmove+0x20>
7000cf88:	1e43      	subs	r3, r0, #1
7000cf8a:	42a1      	cmp	r1, r4
7000cf8c:	d008      	beq.n	7000cfa0 <memmove+0x28>
7000cf8e:	f811 2b01 	ldrb.w	r2, [r1], #1
7000cf92:	f803 2f01 	strb.w	r2, [r3, #1]!
7000cf96:	e7f8      	b.n	7000cf8a <memmove+0x12>
7000cf98:	4402      	add	r2, r0
7000cf9a:	4601      	mov	r1, r0
7000cf9c:	428a      	cmp	r2, r1
7000cf9e:	d100      	bne.n	7000cfa2 <memmove+0x2a>
7000cfa0:	bd10      	pop	{r4, pc}
7000cfa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
7000cfa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
7000cfaa:	e7f7      	b.n	7000cf9c <memmove+0x24>

7000cfac <strncpy>:
7000cfac:	b510      	push	{r4, lr}
7000cfae:	3901      	subs	r1, #1
7000cfb0:	4603      	mov	r3, r0
7000cfb2:	b132      	cbz	r2, 7000cfc2 <strncpy+0x16>
7000cfb4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
7000cfb8:	f803 4b01 	strb.w	r4, [r3], #1
7000cfbc:	3a01      	subs	r2, #1
7000cfbe:	2c00      	cmp	r4, #0
7000cfc0:	d1f7      	bne.n	7000cfb2 <strncpy+0x6>
7000cfc2:	441a      	add	r2, r3
7000cfc4:	2100      	movs	r1, #0
7000cfc6:	4293      	cmp	r3, r2
7000cfc8:	d100      	bne.n	7000cfcc <strncpy+0x20>
7000cfca:	bd10      	pop	{r4, pc}
7000cfcc:	f803 1b01 	strb.w	r1, [r3], #1
7000cfd0:	e7f9      	b.n	7000cfc6 <strncpy+0x1a>
	...

7000cfd4 <_localeconv_r>:
7000cfd4:	4800      	ldr	r0, [pc, #0]	@ (7000cfd8 <_localeconv_r+0x4>)
7000cfd6:	4770      	bx	lr
7000cfd8:	240006f4 	.word	0x240006f4

7000cfdc <_sbrk_r>:
7000cfdc:	b538      	push	{r3, r4, r5, lr}
7000cfde:	4d06      	ldr	r5, [pc, #24]	@ (7000cff8 <_sbrk_r+0x1c>)
7000cfe0:	2300      	movs	r3, #0
7000cfe2:	4604      	mov	r4, r0
7000cfe4:	4608      	mov	r0, r1
7000cfe6:	602b      	str	r3, [r5, #0]
7000cfe8:	f7f4 fe2e 	bl	70001c48 <_sbrk>
7000cfec:	1c43      	adds	r3, r0, #1
7000cfee:	d102      	bne.n	7000cff6 <_sbrk_r+0x1a>
7000cff0:	682b      	ldr	r3, [r5, #0]
7000cff2:	b103      	cbz	r3, 7000cff6 <_sbrk_r+0x1a>
7000cff4:	6023      	str	r3, [r4, #0]
7000cff6:	bd38      	pop	{r3, r4, r5, pc}
7000cff8:	24000e50 	.word	0x24000e50

7000cffc <__libc_fini_array>:
7000cffc:	b538      	push	{r3, r4, r5, lr}
7000cffe:	4d07      	ldr	r5, [pc, #28]	@ (7000d01c <__libc_fini_array+0x20>)
7000d000:	4c07      	ldr	r4, [pc, #28]	@ (7000d020 <__libc_fini_array+0x24>)
7000d002:	1b64      	subs	r4, r4, r5
7000d004:	10a4      	asrs	r4, r4, #2
7000d006:	b91c      	cbnz	r4, 7000d010 <__libc_fini_array+0x14>
7000d008:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
7000d00c:	f002 b95c 	b.w	7000f2c8 <_fini>
7000d010:	3c01      	subs	r4, #1
7000d012:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
7000d016:	4798      	blx	r3
7000d018:	e7f5      	b.n	7000d006 <__libc_fini_array+0xa>
7000d01a:	bf00      	nop
7000d01c:	7000fb20 	.word	0x7000fb20
7000d020:	7000fb24 	.word	0x7000fb24

7000d024 <sysconf>:
7000d024:	2808      	cmp	r0, #8
7000d026:	b508      	push	{r3, lr}
7000d028:	d006      	beq.n	7000d038 <sysconf+0x14>
7000d02a:	f7fd ffe3 	bl	7000aff4 <__errno>
7000d02e:	2316      	movs	r3, #22
7000d030:	6003      	str	r3, [r0, #0]
7000d032:	f04f 30ff 	mov.w	r0, #4294967295
7000d036:	bd08      	pop	{r3, pc}
7000d038:	2080      	movs	r0, #128	@ 0x80
7000d03a:	e7fc      	b.n	7000d036 <sysconf+0x12>

7000d03c <memcpy>:
7000d03c:	440a      	add	r2, r1
7000d03e:	4291      	cmp	r1, r2
7000d040:	f100 33ff 	add.w	r3, r0, #4294967295
7000d044:	d100      	bne.n	7000d048 <memcpy+0xc>
7000d046:	4770      	bx	lr
7000d048:	b510      	push	{r4, lr}
7000d04a:	f811 4b01 	ldrb.w	r4, [r1], #1
7000d04e:	f803 4f01 	strb.w	r4, [r3, #1]!
7000d052:	4291      	cmp	r1, r2
7000d054:	d1f9      	bne.n	7000d04a <memcpy+0xe>
7000d056:	bd10      	pop	{r4, pc}

7000d058 <frexp>:
7000d058:	2200      	movs	r2, #0
7000d05a:	ee10 1a90 	vmov	r1, s1
7000d05e:	6002      	str	r2, [r0, #0]
7000d060:	4a15      	ldr	r2, [pc, #84]	@ (7000d0b8 <frexp+0x60>)
7000d062:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
7000d066:	4293      	cmp	r3, r2
7000d068:	d821      	bhi.n	7000d0ae <frexp+0x56>
7000d06a:	ee10 2a10 	vmov	r2, s0
7000d06e:	431a      	orrs	r2, r3
7000d070:	d01d      	beq.n	7000d0ae <frexp+0x56>
7000d072:	4a12      	ldr	r2, [pc, #72]	@ (7000d0bc <frexp+0x64>)
7000d074:	400a      	ands	r2, r1
7000d076:	b952      	cbnz	r2, 7000d08e <frexp+0x36>
7000d078:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 7000d0b0 <frexp+0x58>
7000d07c:	ee20 0b07 	vmul.f64	d0, d0, d7
7000d080:	ee10 1a90 	vmov	r1, s1
7000d084:	f06f 0235 	mvn.w	r2, #53	@ 0x35
7000d088:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
7000d08c:	6002      	str	r2, [r0, #0]
7000d08e:	6802      	ldr	r2, [r0, #0]
7000d090:	151b      	asrs	r3, r3, #20
7000d092:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
7000d096:	441a      	add	r2, r3
7000d098:	f36f 511e 	bfc	r1, #20, #11
7000d09c:	6002      	str	r2, [r0, #0]
7000d09e:	ec53 2b10 	vmov	r2, r3, d0
7000d0a2:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
7000d0a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
7000d0aa:	ec43 2b10 	vmov	d0, r2, r3
7000d0ae:	4770      	bx	lr
7000d0b0:	00000000 	.word	0x00000000
7000d0b4:	43500000 	.word	0x43500000
7000d0b8:	7fefffff 	.word	0x7fefffff
7000d0bc:	7ff00000 	.word	0x7ff00000

7000d0c0 <__register_exitproc>:
7000d0c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
7000d0c4:	f8df a074 	ldr.w	sl, [pc, #116]	@ 7000d13c <__register_exitproc+0x7c>
7000d0c8:	4606      	mov	r6, r0
7000d0ca:	f8da 0000 	ldr.w	r0, [sl]
7000d0ce:	4698      	mov	r8, r3
7000d0d0:	460f      	mov	r7, r1
7000d0d2:	4691      	mov	r9, r2
7000d0d4:	f7fd ffba 	bl	7000b04c <__retarget_lock_acquire_recursive>
7000d0d8:	4b16      	ldr	r3, [pc, #88]	@ (7000d134 <__register_exitproc+0x74>)
7000d0da:	681c      	ldr	r4, [r3, #0]
7000d0dc:	b90c      	cbnz	r4, 7000d0e2 <__register_exitproc+0x22>
7000d0de:	4c16      	ldr	r4, [pc, #88]	@ (7000d138 <__register_exitproc+0x78>)
7000d0e0:	601c      	str	r4, [r3, #0]
7000d0e2:	6865      	ldr	r5, [r4, #4]
7000d0e4:	f8da 0000 	ldr.w	r0, [sl]
7000d0e8:	2d1f      	cmp	r5, #31
7000d0ea:	dd05      	ble.n	7000d0f8 <__register_exitproc+0x38>
7000d0ec:	f7fd ffaf 	bl	7000b04e <__retarget_lock_release_recursive>
7000d0f0:	f04f 30ff 	mov.w	r0, #4294967295
7000d0f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
7000d0f8:	b19e      	cbz	r6, 7000d122 <__register_exitproc+0x62>
7000d0fa:	eb04 0185 	add.w	r1, r4, r5, lsl #2
7000d0fe:	2201      	movs	r2, #1
7000d100:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
7000d104:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
7000d108:	40aa      	lsls	r2, r5
7000d10a:	4313      	orrs	r3, r2
7000d10c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
7000d110:	2e02      	cmp	r6, #2
7000d112:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
7000d116:	bf02      	ittt	eq
7000d118:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
7000d11c:	4313      	orreq	r3, r2
7000d11e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
7000d122:	1c6b      	adds	r3, r5, #1
7000d124:	3502      	adds	r5, #2
7000d126:	6063      	str	r3, [r4, #4]
7000d128:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
7000d12c:	f7fd ff8f 	bl	7000b04e <__retarget_lock_release_recursive>
7000d130:	2000      	movs	r0, #0
7000d132:	e7df      	b.n	7000d0f4 <__register_exitproc+0x34>
7000d134:	24000e58 	.word	0x24000e58
7000d138:	24000e90 	.word	0x24000e90
7000d13c:	240001f0 	.word	0x240001f0

7000d140 <quorem>:
7000d140:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000d144:	6903      	ldr	r3, [r0, #16]
7000d146:	690c      	ldr	r4, [r1, #16]
7000d148:	42a3      	cmp	r3, r4
7000d14a:	4607      	mov	r7, r0
7000d14c:	db7e      	blt.n	7000d24c <quorem+0x10c>
7000d14e:	3c01      	subs	r4, #1
7000d150:	f101 0814 	add.w	r8, r1, #20
7000d154:	00a3      	lsls	r3, r4, #2
7000d156:	f100 0514 	add.w	r5, r0, #20
7000d15a:	9300      	str	r3, [sp, #0]
7000d15c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
7000d160:	9301      	str	r3, [sp, #4]
7000d162:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
7000d166:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
7000d16a:	3301      	adds	r3, #1
7000d16c:	429a      	cmp	r2, r3
7000d16e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
7000d172:	fbb2 f6f3 	udiv	r6, r2, r3
7000d176:	d32e      	bcc.n	7000d1d6 <quorem+0x96>
7000d178:	f04f 0a00 	mov.w	sl, #0
7000d17c:	46c4      	mov	ip, r8
7000d17e:	46ae      	mov	lr, r5
7000d180:	46d3      	mov	fp, sl
7000d182:	f85c 3b04 	ldr.w	r3, [ip], #4
7000d186:	b298      	uxth	r0, r3
7000d188:	fb06 a000 	mla	r0, r6, r0, sl
7000d18c:	0c02      	lsrs	r2, r0, #16
7000d18e:	0c1b      	lsrs	r3, r3, #16
7000d190:	fb06 2303 	mla	r3, r6, r3, r2
7000d194:	f8de 2000 	ldr.w	r2, [lr]
7000d198:	b280      	uxth	r0, r0
7000d19a:	b292      	uxth	r2, r2
7000d19c:	1a12      	subs	r2, r2, r0
7000d19e:	445a      	add	r2, fp
7000d1a0:	f8de 0000 	ldr.w	r0, [lr]
7000d1a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
7000d1a8:	b29b      	uxth	r3, r3
7000d1aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
7000d1ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
7000d1b2:	b292      	uxth	r2, r2
7000d1b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
7000d1b8:	45e1      	cmp	r9, ip
7000d1ba:	f84e 2b04 	str.w	r2, [lr], #4
7000d1be:	ea4f 4b23 	mov.w	fp, r3, asr #16
7000d1c2:	d2de      	bcs.n	7000d182 <quorem+0x42>
7000d1c4:	9b00      	ldr	r3, [sp, #0]
7000d1c6:	58eb      	ldr	r3, [r5, r3]
7000d1c8:	b92b      	cbnz	r3, 7000d1d6 <quorem+0x96>
7000d1ca:	9b01      	ldr	r3, [sp, #4]
7000d1cc:	3b04      	subs	r3, #4
7000d1ce:	429d      	cmp	r5, r3
7000d1d0:	461a      	mov	r2, r3
7000d1d2:	d32f      	bcc.n	7000d234 <quorem+0xf4>
7000d1d4:	613c      	str	r4, [r7, #16]
7000d1d6:	4638      	mov	r0, r7
7000d1d8:	f000 ffa2 	bl	7000e120 <__mcmp>
7000d1dc:	2800      	cmp	r0, #0
7000d1de:	db25      	blt.n	7000d22c <quorem+0xec>
7000d1e0:	4629      	mov	r1, r5
7000d1e2:	2000      	movs	r0, #0
7000d1e4:	f858 2b04 	ldr.w	r2, [r8], #4
7000d1e8:	f8d1 c000 	ldr.w	ip, [r1]
7000d1ec:	fa1f fe82 	uxth.w	lr, r2
7000d1f0:	fa1f f38c 	uxth.w	r3, ip
7000d1f4:	eba3 030e 	sub.w	r3, r3, lr
7000d1f8:	4403      	add	r3, r0
7000d1fa:	0c12      	lsrs	r2, r2, #16
7000d1fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
7000d200:	eb02 421c 	add.w	r2, r2, ip, lsr #16
7000d204:	b29b      	uxth	r3, r3
7000d206:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000d20a:	45c1      	cmp	r9, r8
7000d20c:	f841 3b04 	str.w	r3, [r1], #4
7000d210:	ea4f 4022 	mov.w	r0, r2, asr #16
7000d214:	d2e6      	bcs.n	7000d1e4 <quorem+0xa4>
7000d216:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
7000d21a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
7000d21e:	b922      	cbnz	r2, 7000d22a <quorem+0xea>
7000d220:	3b04      	subs	r3, #4
7000d222:	429d      	cmp	r5, r3
7000d224:	461a      	mov	r2, r3
7000d226:	d30b      	bcc.n	7000d240 <quorem+0x100>
7000d228:	613c      	str	r4, [r7, #16]
7000d22a:	3601      	adds	r6, #1
7000d22c:	4630      	mov	r0, r6
7000d22e:	b003      	add	sp, #12
7000d230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000d234:	6812      	ldr	r2, [r2, #0]
7000d236:	3b04      	subs	r3, #4
7000d238:	2a00      	cmp	r2, #0
7000d23a:	d1cb      	bne.n	7000d1d4 <quorem+0x94>
7000d23c:	3c01      	subs	r4, #1
7000d23e:	e7c6      	b.n	7000d1ce <quorem+0x8e>
7000d240:	6812      	ldr	r2, [r2, #0]
7000d242:	3b04      	subs	r3, #4
7000d244:	2a00      	cmp	r2, #0
7000d246:	d1ef      	bne.n	7000d228 <quorem+0xe8>
7000d248:	3c01      	subs	r4, #1
7000d24a:	e7ea      	b.n	7000d222 <quorem+0xe2>
7000d24c:	2000      	movs	r0, #0
7000d24e:	e7ee      	b.n	7000d22e <quorem+0xee>

7000d250 <_dtoa_r>:
7000d250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000d254:	ed2d 8b02 	vpush	{d8}
7000d258:	b091      	sub	sp, #68	@ 0x44
7000d25a:	ed8d 0b02 	vstr	d0, [sp, #8]
7000d25e:	9107      	str	r1, [sp, #28]
7000d260:	6b81      	ldr	r1, [r0, #56]	@ 0x38
7000d262:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
7000d264:	9209      	str	r2, [sp, #36]	@ 0x24
7000d266:	ec55 4b10 	vmov	r4, r5, d0
7000d26a:	4681      	mov	r9, r0
7000d26c:	930d      	str	r3, [sp, #52]	@ 0x34
7000d26e:	b149      	cbz	r1, 7000d284 <_dtoa_r+0x34>
7000d270:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
7000d272:	604a      	str	r2, [r1, #4]
7000d274:	2301      	movs	r3, #1
7000d276:	4093      	lsls	r3, r2
7000d278:	608b      	str	r3, [r1, #8]
7000d27a:	f000 fd52 	bl	7000dd22 <_Bfree>
7000d27e:	2300      	movs	r3, #0
7000d280:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
7000d284:	1e2b      	subs	r3, r5, #0
7000d286:	bfbb      	ittet	lt
7000d288:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
7000d28c:	9303      	strlt	r3, [sp, #12]
7000d28e:	2300      	movge	r3, #0
7000d290:	2201      	movlt	r2, #1
7000d292:	bfac      	ite	ge
7000d294:	6033      	strge	r3, [r6, #0]
7000d296:	6032      	strlt	r2, [r6, #0]
7000d298:	4b8f      	ldr	r3, [pc, #572]	@ (7000d4d8 <_dtoa_r+0x288>)
7000d29a:	9e03      	ldr	r6, [sp, #12]
7000d29c:	43b3      	bics	r3, r6
7000d29e:	d114      	bne.n	7000d2ca <_dtoa_r+0x7a>
7000d2a0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000d2a2:	f242 730f 	movw	r3, #9999	@ 0x270f
7000d2a6:	6013      	str	r3, [r2, #0]
7000d2a8:	f3c6 0313 	ubfx	r3, r6, #0, #20
7000d2ac:	4323      	orrs	r3, r4
7000d2ae:	f000 84e5 	beq.w	7000dc7c <_dtoa_r+0xa2c>
7000d2b2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000d2b4:	4f89      	ldr	r7, [pc, #548]	@ (7000d4dc <_dtoa_r+0x28c>)
7000d2b6:	b113      	cbz	r3, 7000d2be <_dtoa_r+0x6e>
7000d2b8:	1cfb      	adds	r3, r7, #3
7000d2ba:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
7000d2bc:	6013      	str	r3, [r2, #0]
7000d2be:	4638      	mov	r0, r7
7000d2c0:	b011      	add	sp, #68	@ 0x44
7000d2c2:	ecbd 8b02 	vpop	{d8}
7000d2c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000d2ca:	ed9d 8b02 	vldr	d8, [sp, #8]
7000d2ce:	eeb5 8b40 	vcmp.f64	d8, #0.0
7000d2d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d2d6:	d109      	bne.n	7000d2ec <_dtoa_r+0x9c>
7000d2d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000d2da:	2301      	movs	r3, #1
7000d2dc:	6013      	str	r3, [r2, #0]
7000d2de:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000d2e0:	b113      	cbz	r3, 7000d2e8 <_dtoa_r+0x98>
7000d2e2:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
7000d2e4:	4b7e      	ldr	r3, [pc, #504]	@ (7000d4e0 <_dtoa_r+0x290>)
7000d2e6:	6013      	str	r3, [r2, #0]
7000d2e8:	4f7e      	ldr	r7, [pc, #504]	@ (7000d4e4 <_dtoa_r+0x294>)
7000d2ea:	e7e8      	b.n	7000d2be <_dtoa_r+0x6e>
7000d2ec:	aa0e      	add	r2, sp, #56	@ 0x38
7000d2ee:	a90f      	add	r1, sp, #60	@ 0x3c
7000d2f0:	4648      	mov	r0, r9
7000d2f2:	eeb0 0b48 	vmov.f64	d0, d8
7000d2f6:	f000 ffc3 	bl	7000e280 <__d2b>
7000d2fa:	f3c6 530a 	ubfx	r3, r6, #20, #11
7000d2fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000d300:	9001      	str	r0, [sp, #4]
7000d302:	2b00      	cmp	r3, #0
7000d304:	d045      	beq.n	7000d392 <_dtoa_r+0x142>
7000d306:	eeb0 7b48 	vmov.f64	d7, d8
7000d30a:	ee18 1a90 	vmov	r1, s17
7000d30e:	f3c1 0113 	ubfx	r1, r1, #0, #20
7000d312:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
7000d316:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
7000d31a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
7000d31e:	2500      	movs	r5, #0
7000d320:	ee07 1a90 	vmov	s15, r1
7000d324:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
7000d328:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 7000d4c0 <_dtoa_r+0x270>
7000d32c:	ee37 7b46 	vsub.f64	d7, d7, d6
7000d330:	ed9f 6b65 	vldr	d6, [pc, #404]	@ 7000d4c8 <_dtoa_r+0x278>
7000d334:	eea7 6b05 	vfma.f64	d6, d7, d5
7000d338:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 7000d4d0 <_dtoa_r+0x280>
7000d33c:	ee07 3a90 	vmov	s15, r3
7000d340:	eeb8 4be7 	vcvt.f64.s32	d4, s15
7000d344:	eeb0 7b46 	vmov.f64	d7, d6
7000d348:	eea4 7b05 	vfma.f64	d7, d4, d5
7000d34c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
7000d350:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
7000d354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d358:	ee16 8a90 	vmov	r8, s13
7000d35c:	d508      	bpl.n	7000d370 <_dtoa_r+0x120>
7000d35e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
7000d362:	eeb4 6b47 	vcmp.f64	d6, d7
7000d366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d36a:	bf18      	it	ne
7000d36c:	f108 38ff 	addne.w	r8, r8, #4294967295
7000d370:	f1b8 0f16 	cmp.w	r8, #22
7000d374:	d82b      	bhi.n	7000d3ce <_dtoa_r+0x17e>
7000d376:	495c      	ldr	r1, [pc, #368]	@ (7000d4e8 <_dtoa_r+0x298>)
7000d378:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
7000d37c:	ed91 7b00 	vldr	d7, [r1]
7000d380:	eeb4 8bc7 	vcmpe.f64	d8, d7
7000d384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d388:	d501      	bpl.n	7000d38e <_dtoa_r+0x13e>
7000d38a:	f108 38ff 	add.w	r8, r8, #4294967295
7000d38e:	2100      	movs	r1, #0
7000d390:	e01e      	b.n	7000d3d0 <_dtoa_r+0x180>
7000d392:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000d394:	4413      	add	r3, r2
7000d396:	f203 4132 	addw	r1, r3, #1074	@ 0x432
7000d39a:	2920      	cmp	r1, #32
7000d39c:	bfc1      	itttt	gt
7000d39e:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
7000d3a2:	408e      	lslgt	r6, r1
7000d3a4:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
7000d3a8:	fa24 f101 	lsrgt.w	r1, r4, r1
7000d3ac:	bfd6      	itet	le
7000d3ae:	f1c1 0120 	rsble	r1, r1, #32
7000d3b2:	4331      	orrgt	r1, r6
7000d3b4:	fa04 f101 	lslle.w	r1, r4, r1
7000d3b8:	ee07 1a90 	vmov	s15, r1
7000d3bc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
7000d3c0:	3b01      	subs	r3, #1
7000d3c2:	ee17 1a90 	vmov	r1, s15
7000d3c6:	2501      	movs	r5, #1
7000d3c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
7000d3cc:	e7a8      	b.n	7000d320 <_dtoa_r+0xd0>
7000d3ce:	2101      	movs	r1, #1
7000d3d0:	1ad2      	subs	r2, r2, r3
7000d3d2:	1e53      	subs	r3, r2, #1
7000d3d4:	9306      	str	r3, [sp, #24]
7000d3d6:	bf45      	ittet	mi
7000d3d8:	f1c2 0301 	rsbmi	r3, r2, #1
7000d3dc:	9304      	strmi	r3, [sp, #16]
7000d3de:	2300      	movpl	r3, #0
7000d3e0:	2300      	movmi	r3, #0
7000d3e2:	bf4c      	ite	mi
7000d3e4:	9306      	strmi	r3, [sp, #24]
7000d3e6:	9304      	strpl	r3, [sp, #16]
7000d3e8:	f1b8 0f00 	cmp.w	r8, #0
7000d3ec:	910c      	str	r1, [sp, #48]	@ 0x30
7000d3ee:	db18      	blt.n	7000d422 <_dtoa_r+0x1d2>
7000d3f0:	9b06      	ldr	r3, [sp, #24]
7000d3f2:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
7000d3f6:	4443      	add	r3, r8
7000d3f8:	9306      	str	r3, [sp, #24]
7000d3fa:	2300      	movs	r3, #0
7000d3fc:	9a07      	ldr	r2, [sp, #28]
7000d3fe:	2a09      	cmp	r2, #9
7000d400:	d846      	bhi.n	7000d490 <_dtoa_r+0x240>
7000d402:	2a05      	cmp	r2, #5
7000d404:	bfc4      	itt	gt
7000d406:	3a04      	subgt	r2, #4
7000d408:	9207      	strgt	r2, [sp, #28]
7000d40a:	9a07      	ldr	r2, [sp, #28]
7000d40c:	f1a2 0202 	sub.w	r2, r2, #2
7000d410:	bfcc      	ite	gt
7000d412:	2400      	movgt	r4, #0
7000d414:	2401      	movle	r4, #1
7000d416:	2a03      	cmp	r2, #3
7000d418:	d845      	bhi.n	7000d4a6 <_dtoa_r+0x256>
7000d41a:	e8df f002 	tbb	[pc, r2]
7000d41e:	3735      	.short	0x3735
7000d420:	0b17      	.short	0x0b17
7000d422:	9b04      	ldr	r3, [sp, #16]
7000d424:	2200      	movs	r2, #0
7000d426:	eba3 0308 	sub.w	r3, r3, r8
7000d42a:	9304      	str	r3, [sp, #16]
7000d42c:	920a      	str	r2, [sp, #40]	@ 0x28
7000d42e:	f1c8 0300 	rsb	r3, r8, #0
7000d432:	e7e3      	b.n	7000d3fc <_dtoa_r+0x1ac>
7000d434:	2201      	movs	r2, #1
7000d436:	9208      	str	r2, [sp, #32]
7000d438:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000d43a:	eb08 0b02 	add.w	fp, r8, r2
7000d43e:	f10b 0a01 	add.w	sl, fp, #1
7000d442:	4652      	mov	r2, sl
7000d444:	2a01      	cmp	r2, #1
7000d446:	bfb8      	it	lt
7000d448:	2201      	movlt	r2, #1
7000d44a:	e006      	b.n	7000d45a <_dtoa_r+0x20a>
7000d44c:	2201      	movs	r2, #1
7000d44e:	9208      	str	r2, [sp, #32]
7000d450:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000d452:	2a00      	cmp	r2, #0
7000d454:	dd2a      	ble.n	7000d4ac <_dtoa_r+0x25c>
7000d456:	4693      	mov	fp, r2
7000d458:	4692      	mov	sl, r2
7000d45a:	2100      	movs	r1, #0
7000d45c:	2004      	movs	r0, #4
7000d45e:	f100 0614 	add.w	r6, r0, #20
7000d462:	4296      	cmp	r6, r2
7000d464:	d929      	bls.n	7000d4ba <_dtoa_r+0x26a>
7000d466:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
7000d46a:	4648      	mov	r0, r9
7000d46c:	9305      	str	r3, [sp, #20]
7000d46e:	f000 fc33 	bl	7000dcd8 <_Balloc>
7000d472:	9b05      	ldr	r3, [sp, #20]
7000d474:	4607      	mov	r7, r0
7000d476:	2800      	cmp	r0, #0
7000d478:	d13c      	bne.n	7000d4f4 <_dtoa_r+0x2a4>
7000d47a:	4b1c      	ldr	r3, [pc, #112]	@ (7000d4ec <_dtoa_r+0x29c>)
7000d47c:	4602      	mov	r2, r0
7000d47e:	f240 11af 	movw	r1, #431	@ 0x1af
7000d482:	481b      	ldr	r0, [pc, #108]	@ (7000d4f0 <_dtoa_r+0x2a0>)
7000d484:	f001 f982 	bl	7000e78c <__assert_func>
7000d488:	2200      	movs	r2, #0
7000d48a:	e7e0      	b.n	7000d44e <_dtoa_r+0x1fe>
7000d48c:	2200      	movs	r2, #0
7000d48e:	e7d2      	b.n	7000d436 <_dtoa_r+0x1e6>
7000d490:	2401      	movs	r4, #1
7000d492:	2200      	movs	r2, #0
7000d494:	e9cd 2407 	strd	r2, r4, [sp, #28]
7000d498:	f04f 3bff 	mov.w	fp, #4294967295
7000d49c:	2100      	movs	r1, #0
7000d49e:	46da      	mov	sl, fp
7000d4a0:	2212      	movs	r2, #18
7000d4a2:	9109      	str	r1, [sp, #36]	@ 0x24
7000d4a4:	e7d9      	b.n	7000d45a <_dtoa_r+0x20a>
7000d4a6:	2201      	movs	r2, #1
7000d4a8:	9208      	str	r2, [sp, #32]
7000d4aa:	e7f5      	b.n	7000d498 <_dtoa_r+0x248>
7000d4ac:	f04f 0b01 	mov.w	fp, #1
7000d4b0:	46da      	mov	sl, fp
7000d4b2:	465a      	mov	r2, fp
7000d4b4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
7000d4b8:	e7cf      	b.n	7000d45a <_dtoa_r+0x20a>
7000d4ba:	3101      	adds	r1, #1
7000d4bc:	0040      	lsls	r0, r0, #1
7000d4be:	e7ce      	b.n	7000d45e <_dtoa_r+0x20e>
7000d4c0:	636f4361 	.word	0x636f4361
7000d4c4:	3fd287a7 	.word	0x3fd287a7
7000d4c8:	8b60c8b3 	.word	0x8b60c8b3
7000d4cc:	3fc68a28 	.word	0x3fc68a28
7000d4d0:	509f79fb 	.word	0x509f79fb
7000d4d4:	3fd34413 	.word	0x3fd34413
7000d4d8:	7ff00000 	.word	0x7ff00000
7000d4dc:	7000f7bd 	.word	0x7000f7bd
7000d4e0:	7000f7b3 	.word	0x7000f7b3
7000d4e4:	7000f7b2 	.word	0x7000f7b2
7000d4e8:	7000f920 	.word	0x7000f920
7000d4ec:	7000f7c1 	.word	0x7000f7c1
7000d4f0:	7000f7d2 	.word	0x7000f7d2
7000d4f4:	f1ba 0f0e 	cmp.w	sl, #14
7000d4f8:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
7000d4fc:	d86e      	bhi.n	7000d5dc <_dtoa_r+0x38c>
7000d4fe:	2c00      	cmp	r4, #0
7000d500:	d06c      	beq.n	7000d5dc <_dtoa_r+0x38c>
7000d502:	f1b8 0f00 	cmp.w	r8, #0
7000d506:	f340 80b4 	ble.w	7000d672 <_dtoa_r+0x422>
7000d50a:	4ac9      	ldr	r2, [pc, #804]	@ (7000d830 <_dtoa_r+0x5e0>)
7000d50c:	f008 010f 	and.w	r1, r8, #15
7000d510:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
7000d514:	f418 7f80 	tst.w	r8, #256	@ 0x100
7000d518:	ed92 7b00 	vldr	d7, [r2]
7000d51c:	ea4f 1128 	mov.w	r1, r8, asr #4
7000d520:	f000 809b 	beq.w	7000d65a <_dtoa_r+0x40a>
7000d524:	4ac3      	ldr	r2, [pc, #780]	@ (7000d834 <_dtoa_r+0x5e4>)
7000d526:	ed92 6b08 	vldr	d6, [r2, #32]
7000d52a:	ee88 6b06 	vdiv.f64	d6, d8, d6
7000d52e:	ed8d 6b02 	vstr	d6, [sp, #8]
7000d532:	f001 010f 	and.w	r1, r1, #15
7000d536:	2203      	movs	r2, #3
7000d538:	48be      	ldr	r0, [pc, #760]	@ (7000d834 <_dtoa_r+0x5e4>)
7000d53a:	2900      	cmp	r1, #0
7000d53c:	f040 808f 	bne.w	7000d65e <_dtoa_r+0x40e>
7000d540:	ed9d 6b02 	vldr	d6, [sp, #8]
7000d544:	ee86 7b07 	vdiv.f64	d7, d6, d7
7000d548:	ed8d 7b02 	vstr	d7, [sp, #8]
7000d54c:	990c      	ldr	r1, [sp, #48]	@ 0x30
7000d54e:	ed9d 7b02 	vldr	d7, [sp, #8]
7000d552:	2900      	cmp	r1, #0
7000d554:	f000 80b3 	beq.w	7000d6be <_dtoa_r+0x46e>
7000d558:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
7000d55c:	eeb4 7bc6 	vcmpe.f64	d7, d6
7000d560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d564:	f140 80ab 	bpl.w	7000d6be <_dtoa_r+0x46e>
7000d568:	f1ba 0f00 	cmp.w	sl, #0
7000d56c:	f000 80a7 	beq.w	7000d6be <_dtoa_r+0x46e>
7000d570:	f1bb 0f00 	cmp.w	fp, #0
7000d574:	dd30      	ble.n	7000d5d8 <_dtoa_r+0x388>
7000d576:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
7000d57a:	ee27 7b06 	vmul.f64	d7, d7, d6
7000d57e:	ed8d 7b02 	vstr	d7, [sp, #8]
7000d582:	f108 31ff 	add.w	r1, r8, #4294967295
7000d586:	9105      	str	r1, [sp, #20]
7000d588:	3201      	adds	r2, #1
7000d58a:	465c      	mov	r4, fp
7000d58c:	ed9d 6b02 	vldr	d6, [sp, #8]
7000d590:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
7000d594:	ee07 2a90 	vmov	s15, r2
7000d598:	eeb8 7be7 	vcvt.f64.s32	d7, s15
7000d59c:	eea7 5b06 	vfma.f64	d5, d7, d6
7000d5a0:	ee15 2a90 	vmov	r2, s11
7000d5a4:	ec51 0b15 	vmov	r0, r1, d5
7000d5a8:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
7000d5ac:	2c00      	cmp	r4, #0
7000d5ae:	f040 808a 	bne.w	7000d6c6 <_dtoa_r+0x476>
7000d5b2:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
7000d5b6:	ee36 6b47 	vsub.f64	d6, d6, d7
7000d5ba:	ec41 0b17 	vmov	d7, r0, r1
7000d5be:	eeb4 6bc7 	vcmpe.f64	d6, d7
7000d5c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d5c6:	f300 826b 	bgt.w	7000daa0 <_dtoa_r+0x850>
7000d5ca:	eeb1 7b47 	vneg.f64	d7, d7
7000d5ce:	eeb4 6bc7 	vcmpe.f64	d6, d7
7000d5d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d5d6:	d423      	bmi.n	7000d620 <_dtoa_r+0x3d0>
7000d5d8:	ed8d 8b02 	vstr	d8, [sp, #8]
7000d5dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
7000d5de:	2a00      	cmp	r2, #0
7000d5e0:	f2c0 812a 	blt.w	7000d838 <_dtoa_r+0x5e8>
7000d5e4:	f1b8 0f0e 	cmp.w	r8, #14
7000d5e8:	f300 8126 	bgt.w	7000d838 <_dtoa_r+0x5e8>
7000d5ec:	4b90      	ldr	r3, [pc, #576]	@ (7000d830 <_dtoa_r+0x5e0>)
7000d5ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
7000d5f2:	ed93 6b00 	vldr	d6, [r3]
7000d5f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000d5f8:	2b00      	cmp	r3, #0
7000d5fa:	f280 80c8 	bge.w	7000d78e <_dtoa_r+0x53e>
7000d5fe:	f1ba 0f00 	cmp.w	sl, #0
7000d602:	f300 80c4 	bgt.w	7000d78e <_dtoa_r+0x53e>
7000d606:	d10b      	bne.n	7000d620 <_dtoa_r+0x3d0>
7000d608:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
7000d60c:	ee26 6b07 	vmul.f64	d6, d6, d7
7000d610:	ed9d 7b02 	vldr	d7, [sp, #8]
7000d614:	eeb4 6bc7 	vcmpe.f64	d6, d7
7000d618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d61c:	f2c0 823d 	blt.w	7000da9a <_dtoa_r+0x84a>
7000d620:	2400      	movs	r4, #0
7000d622:	4625      	mov	r5, r4
7000d624:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000d626:	43db      	mvns	r3, r3
7000d628:	9305      	str	r3, [sp, #20]
7000d62a:	463e      	mov	r6, r7
7000d62c:	f04f 0800 	mov.w	r8, #0
7000d630:	4621      	mov	r1, r4
7000d632:	4648      	mov	r0, r9
7000d634:	f000 fb75 	bl	7000dd22 <_Bfree>
7000d638:	2d00      	cmp	r5, #0
7000d63a:	f000 80a2 	beq.w	7000d782 <_dtoa_r+0x532>
7000d63e:	f1b8 0f00 	cmp.w	r8, #0
7000d642:	d005      	beq.n	7000d650 <_dtoa_r+0x400>
7000d644:	45a8      	cmp	r8, r5
7000d646:	d003      	beq.n	7000d650 <_dtoa_r+0x400>
7000d648:	4641      	mov	r1, r8
7000d64a:	4648      	mov	r0, r9
7000d64c:	f000 fb69 	bl	7000dd22 <_Bfree>
7000d650:	4629      	mov	r1, r5
7000d652:	4648      	mov	r0, r9
7000d654:	f000 fb65 	bl	7000dd22 <_Bfree>
7000d658:	e093      	b.n	7000d782 <_dtoa_r+0x532>
7000d65a:	2202      	movs	r2, #2
7000d65c:	e76c      	b.n	7000d538 <_dtoa_r+0x2e8>
7000d65e:	07cc      	lsls	r4, r1, #31
7000d660:	d504      	bpl.n	7000d66c <_dtoa_r+0x41c>
7000d662:	ed90 6b00 	vldr	d6, [r0]
7000d666:	3201      	adds	r2, #1
7000d668:	ee27 7b06 	vmul.f64	d7, d7, d6
7000d66c:	1049      	asrs	r1, r1, #1
7000d66e:	3008      	adds	r0, #8
7000d670:	e763      	b.n	7000d53a <_dtoa_r+0x2ea>
7000d672:	d022      	beq.n	7000d6ba <_dtoa_r+0x46a>
7000d674:	f1c8 0100 	rsb	r1, r8, #0
7000d678:	4a6d      	ldr	r2, [pc, #436]	@ (7000d830 <_dtoa_r+0x5e0>)
7000d67a:	f001 000f 	and.w	r0, r1, #15
7000d67e:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
7000d682:	ed92 7b00 	vldr	d7, [r2]
7000d686:	ee28 7b07 	vmul.f64	d7, d8, d7
7000d68a:	ed8d 7b02 	vstr	d7, [sp, #8]
7000d68e:	4869      	ldr	r0, [pc, #420]	@ (7000d834 <_dtoa_r+0x5e4>)
7000d690:	1109      	asrs	r1, r1, #4
7000d692:	2400      	movs	r4, #0
7000d694:	2202      	movs	r2, #2
7000d696:	b929      	cbnz	r1, 7000d6a4 <_dtoa_r+0x454>
7000d698:	2c00      	cmp	r4, #0
7000d69a:	f43f af57 	beq.w	7000d54c <_dtoa_r+0x2fc>
7000d69e:	ed8d 7b02 	vstr	d7, [sp, #8]
7000d6a2:	e753      	b.n	7000d54c <_dtoa_r+0x2fc>
7000d6a4:	07ce      	lsls	r6, r1, #31
7000d6a6:	d505      	bpl.n	7000d6b4 <_dtoa_r+0x464>
7000d6a8:	ed90 6b00 	vldr	d6, [r0]
7000d6ac:	3201      	adds	r2, #1
7000d6ae:	2401      	movs	r4, #1
7000d6b0:	ee27 7b06 	vmul.f64	d7, d7, d6
7000d6b4:	1049      	asrs	r1, r1, #1
7000d6b6:	3008      	adds	r0, #8
7000d6b8:	e7ed      	b.n	7000d696 <_dtoa_r+0x446>
7000d6ba:	2202      	movs	r2, #2
7000d6bc:	e746      	b.n	7000d54c <_dtoa_r+0x2fc>
7000d6be:	f8cd 8014 	str.w	r8, [sp, #20]
7000d6c2:	4654      	mov	r4, sl
7000d6c4:	e762      	b.n	7000d58c <_dtoa_r+0x33c>
7000d6c6:	4a5a      	ldr	r2, [pc, #360]	@ (7000d830 <_dtoa_r+0x5e0>)
7000d6c8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
7000d6cc:	ed12 4b02 	vldr	d4, [r2, #-8]
7000d6d0:	9a08      	ldr	r2, [sp, #32]
7000d6d2:	ec41 0b17 	vmov	d7, r0, r1
7000d6d6:	443c      	add	r4, r7
7000d6d8:	b34a      	cbz	r2, 7000d72e <_dtoa_r+0x4de>
7000d6da:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
7000d6de:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
7000d6e2:	463e      	mov	r6, r7
7000d6e4:	ee83 5b04 	vdiv.f64	d5, d3, d4
7000d6e8:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
7000d6ec:	ee35 7b47 	vsub.f64	d7, d5, d7
7000d6f0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
7000d6f4:	ee14 2a90 	vmov	r2, s9
7000d6f8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
7000d6fc:	3230      	adds	r2, #48	@ 0x30
7000d6fe:	ee36 6b45 	vsub.f64	d6, d6, d5
7000d702:	eeb4 6bc7 	vcmpe.f64	d6, d7
7000d706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d70a:	f806 2b01 	strb.w	r2, [r6], #1
7000d70e:	d438      	bmi.n	7000d782 <_dtoa_r+0x532>
7000d710:	ee32 5b46 	vsub.f64	d5, d2, d6
7000d714:	eeb4 5bc7 	vcmpe.f64	d5, d7
7000d718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d71c:	d46e      	bmi.n	7000d7fc <_dtoa_r+0x5ac>
7000d71e:	42a6      	cmp	r6, r4
7000d720:	f43f af5a 	beq.w	7000d5d8 <_dtoa_r+0x388>
7000d724:	ee27 7b03 	vmul.f64	d7, d7, d3
7000d728:	ee26 6b03 	vmul.f64	d6, d6, d3
7000d72c:	e7e0      	b.n	7000d6f0 <_dtoa_r+0x4a0>
7000d72e:	4621      	mov	r1, r4
7000d730:	463e      	mov	r6, r7
7000d732:	ee27 7b04 	vmul.f64	d7, d7, d4
7000d736:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
7000d73a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
7000d73e:	ee14 2a90 	vmov	r2, s9
7000d742:	3230      	adds	r2, #48	@ 0x30
7000d744:	f806 2b01 	strb.w	r2, [r6], #1
7000d748:	42a6      	cmp	r6, r4
7000d74a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
7000d74e:	ee36 6b45 	vsub.f64	d6, d6, d5
7000d752:	d119      	bne.n	7000d788 <_dtoa_r+0x538>
7000d754:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
7000d758:	ee37 4b05 	vadd.f64	d4, d7, d5
7000d75c:	eeb4 6bc4 	vcmpe.f64	d6, d4
7000d760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d764:	dc4a      	bgt.n	7000d7fc <_dtoa_r+0x5ac>
7000d766:	ee35 5b47 	vsub.f64	d5, d5, d7
7000d76a:	eeb4 6bc5 	vcmpe.f64	d6, d5
7000d76e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d772:	f57f af31 	bpl.w	7000d5d8 <_dtoa_r+0x388>
7000d776:	460e      	mov	r6, r1
7000d778:	3901      	subs	r1, #1
7000d77a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
7000d77e:	2b30      	cmp	r3, #48	@ 0x30
7000d780:	d0f9      	beq.n	7000d776 <_dtoa_r+0x526>
7000d782:	f8dd 8014 	ldr.w	r8, [sp, #20]
7000d786:	e027      	b.n	7000d7d8 <_dtoa_r+0x588>
7000d788:	ee26 6b03 	vmul.f64	d6, d6, d3
7000d78c:	e7d5      	b.n	7000d73a <_dtoa_r+0x4ea>
7000d78e:	ed9d 7b02 	vldr	d7, [sp, #8]
7000d792:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
7000d796:	463e      	mov	r6, r7
7000d798:	ee87 5b06 	vdiv.f64	d5, d7, d6
7000d79c:	eebd 5bc5 	vcvt.s32.f64	s10, d5
7000d7a0:	ee15 3a10 	vmov	r3, s10
7000d7a4:	3330      	adds	r3, #48	@ 0x30
7000d7a6:	f806 3b01 	strb.w	r3, [r6], #1
7000d7aa:	1bf3      	subs	r3, r6, r7
7000d7ac:	459a      	cmp	sl, r3
7000d7ae:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
7000d7b2:	eea3 7b46 	vfms.f64	d7, d3, d6
7000d7b6:	d132      	bne.n	7000d81e <_dtoa_r+0x5ce>
7000d7b8:	ee37 7b07 	vadd.f64	d7, d7, d7
7000d7bc:	eeb4 7bc6 	vcmpe.f64	d7, d6
7000d7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d7c4:	dc18      	bgt.n	7000d7f8 <_dtoa_r+0x5a8>
7000d7c6:	eeb4 7b46 	vcmp.f64	d7, d6
7000d7ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d7ce:	d103      	bne.n	7000d7d8 <_dtoa_r+0x588>
7000d7d0:	ee15 3a10 	vmov	r3, s10
7000d7d4:	07db      	lsls	r3, r3, #31
7000d7d6:	d40f      	bmi.n	7000d7f8 <_dtoa_r+0x5a8>
7000d7d8:	9901      	ldr	r1, [sp, #4]
7000d7da:	4648      	mov	r0, r9
7000d7dc:	f000 faa1 	bl	7000dd22 <_Bfree>
7000d7e0:	2300      	movs	r3, #0
7000d7e2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
7000d7e4:	7033      	strb	r3, [r6, #0]
7000d7e6:	f108 0301 	add.w	r3, r8, #1
7000d7ea:	6013      	str	r3, [r2, #0]
7000d7ec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000d7ee:	2b00      	cmp	r3, #0
7000d7f0:	f43f ad65 	beq.w	7000d2be <_dtoa_r+0x6e>
7000d7f4:	601e      	str	r6, [r3, #0]
7000d7f6:	e562      	b.n	7000d2be <_dtoa_r+0x6e>
7000d7f8:	f8cd 8014 	str.w	r8, [sp, #20]
7000d7fc:	4633      	mov	r3, r6
7000d7fe:	461e      	mov	r6, r3
7000d800:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
7000d804:	2a39      	cmp	r2, #57	@ 0x39
7000d806:	d106      	bne.n	7000d816 <_dtoa_r+0x5c6>
7000d808:	429f      	cmp	r7, r3
7000d80a:	d1f8      	bne.n	7000d7fe <_dtoa_r+0x5ae>
7000d80c:	9a05      	ldr	r2, [sp, #20]
7000d80e:	3201      	adds	r2, #1
7000d810:	9205      	str	r2, [sp, #20]
7000d812:	2230      	movs	r2, #48	@ 0x30
7000d814:	703a      	strb	r2, [r7, #0]
7000d816:	781a      	ldrb	r2, [r3, #0]
7000d818:	3201      	adds	r2, #1
7000d81a:	701a      	strb	r2, [r3, #0]
7000d81c:	e7b1      	b.n	7000d782 <_dtoa_r+0x532>
7000d81e:	ee27 7b04 	vmul.f64	d7, d7, d4
7000d822:	eeb5 7b40 	vcmp.f64	d7, #0.0
7000d826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
7000d82a:	d1b5      	bne.n	7000d798 <_dtoa_r+0x548>
7000d82c:	e7d4      	b.n	7000d7d8 <_dtoa_r+0x588>
7000d82e:	bf00      	nop
7000d830:	7000f920 	.word	0x7000f920
7000d834:	7000f8f8 	.word	0x7000f8f8
7000d838:	9908      	ldr	r1, [sp, #32]
7000d83a:	2900      	cmp	r1, #0
7000d83c:	f000 80e9 	beq.w	7000da12 <_dtoa_r+0x7c2>
7000d840:	9907      	ldr	r1, [sp, #28]
7000d842:	2901      	cmp	r1, #1
7000d844:	f300 80cb 	bgt.w	7000d9de <_dtoa_r+0x78e>
7000d848:	2d00      	cmp	r5, #0
7000d84a:	f000 80c4 	beq.w	7000d9d6 <_dtoa_r+0x786>
7000d84e:	f202 4233 	addw	r2, r2, #1075	@ 0x433
7000d852:	9e04      	ldr	r6, [sp, #16]
7000d854:	461c      	mov	r4, r3
7000d856:	9305      	str	r3, [sp, #20]
7000d858:	9b04      	ldr	r3, [sp, #16]
7000d85a:	4413      	add	r3, r2
7000d85c:	9304      	str	r3, [sp, #16]
7000d85e:	9b06      	ldr	r3, [sp, #24]
7000d860:	2101      	movs	r1, #1
7000d862:	4413      	add	r3, r2
7000d864:	4648      	mov	r0, r9
7000d866:	9306      	str	r3, [sp, #24]
7000d868:	f000 faf6 	bl	7000de58 <__i2b>
7000d86c:	9b05      	ldr	r3, [sp, #20]
7000d86e:	4605      	mov	r5, r0
7000d870:	b166      	cbz	r6, 7000d88c <_dtoa_r+0x63c>
7000d872:	9a06      	ldr	r2, [sp, #24]
7000d874:	2a00      	cmp	r2, #0
7000d876:	dd09      	ble.n	7000d88c <_dtoa_r+0x63c>
7000d878:	42b2      	cmp	r2, r6
7000d87a:	9904      	ldr	r1, [sp, #16]
7000d87c:	bfa8      	it	ge
7000d87e:	4632      	movge	r2, r6
7000d880:	1a89      	subs	r1, r1, r2
7000d882:	9104      	str	r1, [sp, #16]
7000d884:	9906      	ldr	r1, [sp, #24]
7000d886:	1ab6      	subs	r6, r6, r2
7000d888:	1a8a      	subs	r2, r1, r2
7000d88a:	9206      	str	r2, [sp, #24]
7000d88c:	b30b      	cbz	r3, 7000d8d2 <_dtoa_r+0x682>
7000d88e:	9a08      	ldr	r2, [sp, #32]
7000d890:	2a00      	cmp	r2, #0
7000d892:	f000 80c5 	beq.w	7000da20 <_dtoa_r+0x7d0>
7000d896:	2c00      	cmp	r4, #0
7000d898:	f000 80bf 	beq.w	7000da1a <_dtoa_r+0x7ca>
7000d89c:	4629      	mov	r1, r5
7000d89e:	4622      	mov	r2, r4
7000d8a0:	4648      	mov	r0, r9
7000d8a2:	930b      	str	r3, [sp, #44]	@ 0x2c
7000d8a4:	f000 fb90 	bl	7000dfc8 <__pow5mult>
7000d8a8:	9a01      	ldr	r2, [sp, #4]
7000d8aa:	4601      	mov	r1, r0
7000d8ac:	4605      	mov	r5, r0
7000d8ae:	4648      	mov	r0, r9
7000d8b0:	f000 fae8 	bl	7000de84 <__multiply>
7000d8b4:	9901      	ldr	r1, [sp, #4]
7000d8b6:	9005      	str	r0, [sp, #20]
7000d8b8:	4648      	mov	r0, r9
7000d8ba:	f000 fa32 	bl	7000dd22 <_Bfree>
7000d8be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
7000d8c0:	1b1b      	subs	r3, r3, r4
7000d8c2:	f000 80b0 	beq.w	7000da26 <_dtoa_r+0x7d6>
7000d8c6:	9905      	ldr	r1, [sp, #20]
7000d8c8:	461a      	mov	r2, r3
7000d8ca:	4648      	mov	r0, r9
7000d8cc:	f000 fb7c 	bl	7000dfc8 <__pow5mult>
7000d8d0:	9001      	str	r0, [sp, #4]
7000d8d2:	2101      	movs	r1, #1
7000d8d4:	4648      	mov	r0, r9
7000d8d6:	f000 fabf 	bl	7000de58 <__i2b>
7000d8da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000d8dc:	4604      	mov	r4, r0
7000d8de:	2b00      	cmp	r3, #0
7000d8e0:	f000 81d5 	beq.w	7000dc8e <_dtoa_r+0xa3e>
7000d8e4:	461a      	mov	r2, r3
7000d8e6:	4601      	mov	r1, r0
7000d8e8:	4648      	mov	r0, r9
7000d8ea:	f000 fb6d 	bl	7000dfc8 <__pow5mult>
7000d8ee:	9b07      	ldr	r3, [sp, #28]
7000d8f0:	2b01      	cmp	r3, #1
7000d8f2:	4604      	mov	r4, r0
7000d8f4:	f300 80a0 	bgt.w	7000da38 <_dtoa_r+0x7e8>
7000d8f8:	9b02      	ldr	r3, [sp, #8]
7000d8fa:	2b00      	cmp	r3, #0
7000d8fc:	f040 8096 	bne.w	7000da2c <_dtoa_r+0x7dc>
7000d900:	9b03      	ldr	r3, [sp, #12]
7000d902:	f3c3 0213 	ubfx	r2, r3, #0, #20
7000d906:	2a00      	cmp	r2, #0
7000d908:	f040 8092 	bne.w	7000da30 <_dtoa_r+0x7e0>
7000d90c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
7000d910:	0d12      	lsrs	r2, r2, #20
7000d912:	0512      	lsls	r2, r2, #20
7000d914:	2a00      	cmp	r2, #0
7000d916:	f000 808d 	beq.w	7000da34 <_dtoa_r+0x7e4>
7000d91a:	9b04      	ldr	r3, [sp, #16]
7000d91c:	3301      	adds	r3, #1
7000d91e:	9304      	str	r3, [sp, #16]
7000d920:	9b06      	ldr	r3, [sp, #24]
7000d922:	3301      	adds	r3, #1
7000d924:	9306      	str	r3, [sp, #24]
7000d926:	2301      	movs	r3, #1
7000d928:	930b      	str	r3, [sp, #44]	@ 0x2c
7000d92a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000d92c:	2b00      	cmp	r3, #0
7000d92e:	f000 81b4 	beq.w	7000dc9a <_dtoa_r+0xa4a>
7000d932:	6922      	ldr	r2, [r4, #16]
7000d934:	eb04 0282 	add.w	r2, r4, r2, lsl #2
7000d938:	6910      	ldr	r0, [r2, #16]
7000d93a:	f000 fa41 	bl	7000ddc0 <__hi0bits>
7000d93e:	f1c0 0020 	rsb	r0, r0, #32
7000d942:	9b06      	ldr	r3, [sp, #24]
7000d944:	4418      	add	r0, r3
7000d946:	f010 001f 	ands.w	r0, r0, #31
7000d94a:	f000 8081 	beq.w	7000da50 <_dtoa_r+0x800>
7000d94e:	f1c0 0220 	rsb	r2, r0, #32
7000d952:	2a04      	cmp	r2, #4
7000d954:	dd73      	ble.n	7000da3e <_dtoa_r+0x7ee>
7000d956:	9b04      	ldr	r3, [sp, #16]
7000d958:	f1c0 001c 	rsb	r0, r0, #28
7000d95c:	4403      	add	r3, r0
7000d95e:	9304      	str	r3, [sp, #16]
7000d960:	9b06      	ldr	r3, [sp, #24]
7000d962:	4406      	add	r6, r0
7000d964:	4403      	add	r3, r0
7000d966:	9306      	str	r3, [sp, #24]
7000d968:	9b04      	ldr	r3, [sp, #16]
7000d96a:	2b00      	cmp	r3, #0
7000d96c:	dd05      	ble.n	7000d97a <_dtoa_r+0x72a>
7000d96e:	9901      	ldr	r1, [sp, #4]
7000d970:	461a      	mov	r2, r3
7000d972:	4648      	mov	r0, r9
7000d974:	f000 fb68 	bl	7000e048 <__lshift>
7000d978:	9001      	str	r0, [sp, #4]
7000d97a:	9b06      	ldr	r3, [sp, #24]
7000d97c:	2b00      	cmp	r3, #0
7000d97e:	dd05      	ble.n	7000d98c <_dtoa_r+0x73c>
7000d980:	4621      	mov	r1, r4
7000d982:	461a      	mov	r2, r3
7000d984:	4648      	mov	r0, r9
7000d986:	f000 fb5f 	bl	7000e048 <__lshift>
7000d98a:	4604      	mov	r4, r0
7000d98c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
7000d98e:	2b00      	cmp	r3, #0
7000d990:	d060      	beq.n	7000da54 <_dtoa_r+0x804>
7000d992:	9801      	ldr	r0, [sp, #4]
7000d994:	4621      	mov	r1, r4
7000d996:	f000 fbc3 	bl	7000e120 <__mcmp>
7000d99a:	2800      	cmp	r0, #0
7000d99c:	da5a      	bge.n	7000da54 <_dtoa_r+0x804>
7000d99e:	f108 33ff 	add.w	r3, r8, #4294967295
7000d9a2:	9305      	str	r3, [sp, #20]
7000d9a4:	9901      	ldr	r1, [sp, #4]
7000d9a6:	2300      	movs	r3, #0
7000d9a8:	220a      	movs	r2, #10
7000d9aa:	4648      	mov	r0, r9
7000d9ac:	f000 f9c2 	bl	7000dd34 <__multadd>
7000d9b0:	9b08      	ldr	r3, [sp, #32]
7000d9b2:	9001      	str	r0, [sp, #4]
7000d9b4:	2b00      	cmp	r3, #0
7000d9b6:	f000 8172 	beq.w	7000dc9e <_dtoa_r+0xa4e>
7000d9ba:	4629      	mov	r1, r5
7000d9bc:	2300      	movs	r3, #0
7000d9be:	220a      	movs	r2, #10
7000d9c0:	4648      	mov	r0, r9
7000d9c2:	f000 f9b7 	bl	7000dd34 <__multadd>
7000d9c6:	f1bb 0f00 	cmp.w	fp, #0
7000d9ca:	4605      	mov	r5, r0
7000d9cc:	dc6e      	bgt.n	7000daac <_dtoa_r+0x85c>
7000d9ce:	9b07      	ldr	r3, [sp, #28]
7000d9d0:	2b02      	cmp	r3, #2
7000d9d2:	dc48      	bgt.n	7000da66 <_dtoa_r+0x816>
7000d9d4:	e06a      	b.n	7000daac <_dtoa_r+0x85c>
7000d9d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
7000d9d8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
7000d9dc:	e739      	b.n	7000d852 <_dtoa_r+0x602>
7000d9de:	f10a 34ff 	add.w	r4, sl, #4294967295
7000d9e2:	42a3      	cmp	r3, r4
7000d9e4:	db07      	blt.n	7000d9f6 <_dtoa_r+0x7a6>
7000d9e6:	f1ba 0f00 	cmp.w	sl, #0
7000d9ea:	eba3 0404 	sub.w	r4, r3, r4
7000d9ee:	db0b      	blt.n	7000da08 <_dtoa_r+0x7b8>
7000d9f0:	9e04      	ldr	r6, [sp, #16]
7000d9f2:	4652      	mov	r2, sl
7000d9f4:	e72f      	b.n	7000d856 <_dtoa_r+0x606>
7000d9f6:	1ae2      	subs	r2, r4, r3
7000d9f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000d9fa:	9e04      	ldr	r6, [sp, #16]
7000d9fc:	4413      	add	r3, r2
7000d9fe:	930a      	str	r3, [sp, #40]	@ 0x28
7000da00:	4652      	mov	r2, sl
7000da02:	4623      	mov	r3, r4
7000da04:	2400      	movs	r4, #0
7000da06:	e726      	b.n	7000d856 <_dtoa_r+0x606>
7000da08:	9a04      	ldr	r2, [sp, #16]
7000da0a:	eba2 060a 	sub.w	r6, r2, sl
7000da0e:	2200      	movs	r2, #0
7000da10:	e721      	b.n	7000d856 <_dtoa_r+0x606>
7000da12:	9e04      	ldr	r6, [sp, #16]
7000da14:	9d08      	ldr	r5, [sp, #32]
7000da16:	461c      	mov	r4, r3
7000da18:	e72a      	b.n	7000d870 <_dtoa_r+0x620>
7000da1a:	9a01      	ldr	r2, [sp, #4]
7000da1c:	9205      	str	r2, [sp, #20]
7000da1e:	e752      	b.n	7000d8c6 <_dtoa_r+0x676>
7000da20:	9901      	ldr	r1, [sp, #4]
7000da22:	461a      	mov	r2, r3
7000da24:	e751      	b.n	7000d8ca <_dtoa_r+0x67a>
7000da26:	9b05      	ldr	r3, [sp, #20]
7000da28:	9301      	str	r3, [sp, #4]
7000da2a:	e752      	b.n	7000d8d2 <_dtoa_r+0x682>
7000da2c:	2300      	movs	r3, #0
7000da2e:	e77b      	b.n	7000d928 <_dtoa_r+0x6d8>
7000da30:	9b02      	ldr	r3, [sp, #8]
7000da32:	e779      	b.n	7000d928 <_dtoa_r+0x6d8>
7000da34:	920b      	str	r2, [sp, #44]	@ 0x2c
7000da36:	e778      	b.n	7000d92a <_dtoa_r+0x6da>
7000da38:	2300      	movs	r3, #0
7000da3a:	930b      	str	r3, [sp, #44]	@ 0x2c
7000da3c:	e779      	b.n	7000d932 <_dtoa_r+0x6e2>
7000da3e:	d093      	beq.n	7000d968 <_dtoa_r+0x718>
7000da40:	9b04      	ldr	r3, [sp, #16]
7000da42:	321c      	adds	r2, #28
7000da44:	4413      	add	r3, r2
7000da46:	9304      	str	r3, [sp, #16]
7000da48:	9b06      	ldr	r3, [sp, #24]
7000da4a:	4416      	add	r6, r2
7000da4c:	4413      	add	r3, r2
7000da4e:	e78a      	b.n	7000d966 <_dtoa_r+0x716>
7000da50:	4602      	mov	r2, r0
7000da52:	e7f5      	b.n	7000da40 <_dtoa_r+0x7f0>
7000da54:	f1ba 0f00 	cmp.w	sl, #0
7000da58:	f8cd 8014 	str.w	r8, [sp, #20]
7000da5c:	46d3      	mov	fp, sl
7000da5e:	dc21      	bgt.n	7000daa4 <_dtoa_r+0x854>
7000da60:	9b07      	ldr	r3, [sp, #28]
7000da62:	2b02      	cmp	r3, #2
7000da64:	dd1e      	ble.n	7000daa4 <_dtoa_r+0x854>
7000da66:	f1bb 0f00 	cmp.w	fp, #0
7000da6a:	f47f addb 	bne.w	7000d624 <_dtoa_r+0x3d4>
7000da6e:	4621      	mov	r1, r4
7000da70:	465b      	mov	r3, fp
7000da72:	2205      	movs	r2, #5
7000da74:	4648      	mov	r0, r9
7000da76:	f000 f95d 	bl	7000dd34 <__multadd>
7000da7a:	4601      	mov	r1, r0
7000da7c:	4604      	mov	r4, r0
7000da7e:	9801      	ldr	r0, [sp, #4]
7000da80:	f000 fb4e 	bl	7000e120 <__mcmp>
7000da84:	2800      	cmp	r0, #0
7000da86:	f77f adcd 	ble.w	7000d624 <_dtoa_r+0x3d4>
7000da8a:	463e      	mov	r6, r7
7000da8c:	2331      	movs	r3, #49	@ 0x31
7000da8e:	f806 3b01 	strb.w	r3, [r6], #1
7000da92:	9b05      	ldr	r3, [sp, #20]
7000da94:	3301      	adds	r3, #1
7000da96:	9305      	str	r3, [sp, #20]
7000da98:	e5c8      	b.n	7000d62c <_dtoa_r+0x3dc>
7000da9a:	f8cd 8014 	str.w	r8, [sp, #20]
7000da9e:	4654      	mov	r4, sl
7000daa0:	4625      	mov	r5, r4
7000daa2:	e7f2      	b.n	7000da8a <_dtoa_r+0x83a>
7000daa4:	9b08      	ldr	r3, [sp, #32]
7000daa6:	2b00      	cmp	r3, #0
7000daa8:	f000 80fd 	beq.w	7000dca6 <_dtoa_r+0xa56>
7000daac:	2e00      	cmp	r6, #0
7000daae:	dd05      	ble.n	7000dabc <_dtoa_r+0x86c>
7000dab0:	4629      	mov	r1, r5
7000dab2:	4632      	mov	r2, r6
7000dab4:	4648      	mov	r0, r9
7000dab6:	f000 fac7 	bl	7000e048 <__lshift>
7000daba:	4605      	mov	r5, r0
7000dabc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
7000dabe:	2b00      	cmp	r3, #0
7000dac0:	d057      	beq.n	7000db72 <_dtoa_r+0x922>
7000dac2:	6869      	ldr	r1, [r5, #4]
7000dac4:	4648      	mov	r0, r9
7000dac6:	f000 f907 	bl	7000dcd8 <_Balloc>
7000daca:	4606      	mov	r6, r0
7000dacc:	b920      	cbnz	r0, 7000dad8 <_dtoa_r+0x888>
7000dace:	4b80      	ldr	r3, [pc, #512]	@ (7000dcd0 <_dtoa_r+0xa80>)
7000dad0:	4602      	mov	r2, r0
7000dad2:	f240 21ef 	movw	r1, #751	@ 0x2ef
7000dad6:	e4d4      	b.n	7000d482 <_dtoa_r+0x232>
7000dad8:	692a      	ldr	r2, [r5, #16]
7000dada:	3202      	adds	r2, #2
7000dadc:	0092      	lsls	r2, r2, #2
7000dade:	f105 010c 	add.w	r1, r5, #12
7000dae2:	300c      	adds	r0, #12
7000dae4:	f7ff faaa 	bl	7000d03c <memcpy>
7000dae8:	2201      	movs	r2, #1
7000daea:	4631      	mov	r1, r6
7000daec:	4648      	mov	r0, r9
7000daee:	f000 faab 	bl	7000e048 <__lshift>
7000daf2:	1c7b      	adds	r3, r7, #1
7000daf4:	9304      	str	r3, [sp, #16]
7000daf6:	eb07 030b 	add.w	r3, r7, fp
7000dafa:	9309      	str	r3, [sp, #36]	@ 0x24
7000dafc:	9b02      	ldr	r3, [sp, #8]
7000dafe:	f003 0301 	and.w	r3, r3, #1
7000db02:	46a8      	mov	r8, r5
7000db04:	9308      	str	r3, [sp, #32]
7000db06:	4605      	mov	r5, r0
7000db08:	9b04      	ldr	r3, [sp, #16]
7000db0a:	9801      	ldr	r0, [sp, #4]
7000db0c:	4621      	mov	r1, r4
7000db0e:	f103 3bff 	add.w	fp, r3, #4294967295
7000db12:	f7ff fb15 	bl	7000d140 <quorem>
7000db16:	4641      	mov	r1, r8
7000db18:	9002      	str	r0, [sp, #8]
7000db1a:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
7000db1e:	9801      	ldr	r0, [sp, #4]
7000db20:	f000 fafe 	bl	7000e120 <__mcmp>
7000db24:	462a      	mov	r2, r5
7000db26:	9006      	str	r0, [sp, #24]
7000db28:	4621      	mov	r1, r4
7000db2a:	4648      	mov	r0, r9
7000db2c:	f000 fb14 	bl	7000e158 <__mdiff>
7000db30:	68c2      	ldr	r2, [r0, #12]
7000db32:	4606      	mov	r6, r0
7000db34:	b9fa      	cbnz	r2, 7000db76 <_dtoa_r+0x926>
7000db36:	4601      	mov	r1, r0
7000db38:	9801      	ldr	r0, [sp, #4]
7000db3a:	f000 faf1 	bl	7000e120 <__mcmp>
7000db3e:	4602      	mov	r2, r0
7000db40:	4631      	mov	r1, r6
7000db42:	4648      	mov	r0, r9
7000db44:	920a      	str	r2, [sp, #40]	@ 0x28
7000db46:	f000 f8ec 	bl	7000dd22 <_Bfree>
7000db4a:	9b07      	ldr	r3, [sp, #28]
7000db4c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
7000db4e:	9e04      	ldr	r6, [sp, #16]
7000db50:	ea42 0103 	orr.w	r1, r2, r3
7000db54:	9b08      	ldr	r3, [sp, #32]
7000db56:	4319      	orrs	r1, r3
7000db58:	d10f      	bne.n	7000db7a <_dtoa_r+0x92a>
7000db5a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000db5e:	d028      	beq.n	7000dbb2 <_dtoa_r+0x962>
7000db60:	9b06      	ldr	r3, [sp, #24]
7000db62:	2b00      	cmp	r3, #0
7000db64:	dd02      	ble.n	7000db6c <_dtoa_r+0x91c>
7000db66:	9b02      	ldr	r3, [sp, #8]
7000db68:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
7000db6c:	f88b a000 	strb.w	sl, [fp]
7000db70:	e55e      	b.n	7000d630 <_dtoa_r+0x3e0>
7000db72:	4628      	mov	r0, r5
7000db74:	e7bd      	b.n	7000daf2 <_dtoa_r+0x8a2>
7000db76:	2201      	movs	r2, #1
7000db78:	e7e2      	b.n	7000db40 <_dtoa_r+0x8f0>
7000db7a:	9b06      	ldr	r3, [sp, #24]
7000db7c:	2b00      	cmp	r3, #0
7000db7e:	db04      	blt.n	7000db8a <_dtoa_r+0x93a>
7000db80:	9907      	ldr	r1, [sp, #28]
7000db82:	430b      	orrs	r3, r1
7000db84:	9908      	ldr	r1, [sp, #32]
7000db86:	430b      	orrs	r3, r1
7000db88:	d120      	bne.n	7000dbcc <_dtoa_r+0x97c>
7000db8a:	2a00      	cmp	r2, #0
7000db8c:	ddee      	ble.n	7000db6c <_dtoa_r+0x91c>
7000db8e:	9901      	ldr	r1, [sp, #4]
7000db90:	2201      	movs	r2, #1
7000db92:	4648      	mov	r0, r9
7000db94:	f000 fa58 	bl	7000e048 <__lshift>
7000db98:	4621      	mov	r1, r4
7000db9a:	9001      	str	r0, [sp, #4]
7000db9c:	f000 fac0 	bl	7000e120 <__mcmp>
7000dba0:	2800      	cmp	r0, #0
7000dba2:	dc03      	bgt.n	7000dbac <_dtoa_r+0x95c>
7000dba4:	d1e2      	bne.n	7000db6c <_dtoa_r+0x91c>
7000dba6:	f01a 0f01 	tst.w	sl, #1
7000dbaa:	d0df      	beq.n	7000db6c <_dtoa_r+0x91c>
7000dbac:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000dbb0:	d1d9      	bne.n	7000db66 <_dtoa_r+0x916>
7000dbb2:	2339      	movs	r3, #57	@ 0x39
7000dbb4:	f88b 3000 	strb.w	r3, [fp]
7000dbb8:	4633      	mov	r3, r6
7000dbba:	461e      	mov	r6, r3
7000dbbc:	3b01      	subs	r3, #1
7000dbbe:	f816 2c01 	ldrb.w	r2, [r6, #-1]
7000dbc2:	2a39      	cmp	r2, #57	@ 0x39
7000dbc4:	d052      	beq.n	7000dc6c <_dtoa_r+0xa1c>
7000dbc6:	3201      	adds	r2, #1
7000dbc8:	701a      	strb	r2, [r3, #0]
7000dbca:	e531      	b.n	7000d630 <_dtoa_r+0x3e0>
7000dbcc:	2a00      	cmp	r2, #0
7000dbce:	dd07      	ble.n	7000dbe0 <_dtoa_r+0x990>
7000dbd0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
7000dbd4:	d0ed      	beq.n	7000dbb2 <_dtoa_r+0x962>
7000dbd6:	f10a 0301 	add.w	r3, sl, #1
7000dbda:	f88b 3000 	strb.w	r3, [fp]
7000dbde:	e527      	b.n	7000d630 <_dtoa_r+0x3e0>
7000dbe0:	9b04      	ldr	r3, [sp, #16]
7000dbe2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
7000dbe4:	f803 ac01 	strb.w	sl, [r3, #-1]
7000dbe8:	4293      	cmp	r3, r2
7000dbea:	d029      	beq.n	7000dc40 <_dtoa_r+0x9f0>
7000dbec:	9901      	ldr	r1, [sp, #4]
7000dbee:	2300      	movs	r3, #0
7000dbf0:	220a      	movs	r2, #10
7000dbf2:	4648      	mov	r0, r9
7000dbf4:	f000 f89e 	bl	7000dd34 <__multadd>
7000dbf8:	45a8      	cmp	r8, r5
7000dbfa:	9001      	str	r0, [sp, #4]
7000dbfc:	f04f 0300 	mov.w	r3, #0
7000dc00:	f04f 020a 	mov.w	r2, #10
7000dc04:	4641      	mov	r1, r8
7000dc06:	4648      	mov	r0, r9
7000dc08:	d107      	bne.n	7000dc1a <_dtoa_r+0x9ca>
7000dc0a:	f000 f893 	bl	7000dd34 <__multadd>
7000dc0e:	4680      	mov	r8, r0
7000dc10:	4605      	mov	r5, r0
7000dc12:	9b04      	ldr	r3, [sp, #16]
7000dc14:	3301      	adds	r3, #1
7000dc16:	9304      	str	r3, [sp, #16]
7000dc18:	e776      	b.n	7000db08 <_dtoa_r+0x8b8>
7000dc1a:	f000 f88b 	bl	7000dd34 <__multadd>
7000dc1e:	4629      	mov	r1, r5
7000dc20:	4680      	mov	r8, r0
7000dc22:	2300      	movs	r3, #0
7000dc24:	220a      	movs	r2, #10
7000dc26:	4648      	mov	r0, r9
7000dc28:	f000 f884 	bl	7000dd34 <__multadd>
7000dc2c:	4605      	mov	r5, r0
7000dc2e:	e7f0      	b.n	7000dc12 <_dtoa_r+0x9c2>
7000dc30:	f1bb 0f00 	cmp.w	fp, #0
7000dc34:	bfcc      	ite	gt
7000dc36:	465e      	movgt	r6, fp
7000dc38:	2601      	movle	r6, #1
7000dc3a:	443e      	add	r6, r7
7000dc3c:	f04f 0800 	mov.w	r8, #0
7000dc40:	9901      	ldr	r1, [sp, #4]
7000dc42:	2201      	movs	r2, #1
7000dc44:	4648      	mov	r0, r9
7000dc46:	f000 f9ff 	bl	7000e048 <__lshift>
7000dc4a:	4621      	mov	r1, r4
7000dc4c:	9001      	str	r0, [sp, #4]
7000dc4e:	f000 fa67 	bl	7000e120 <__mcmp>
7000dc52:	2800      	cmp	r0, #0
7000dc54:	dcb0      	bgt.n	7000dbb8 <_dtoa_r+0x968>
7000dc56:	d102      	bne.n	7000dc5e <_dtoa_r+0xa0e>
7000dc58:	f01a 0f01 	tst.w	sl, #1
7000dc5c:	d1ac      	bne.n	7000dbb8 <_dtoa_r+0x968>
7000dc5e:	4633      	mov	r3, r6
7000dc60:	461e      	mov	r6, r3
7000dc62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
7000dc66:	2a30      	cmp	r2, #48	@ 0x30
7000dc68:	d0fa      	beq.n	7000dc60 <_dtoa_r+0xa10>
7000dc6a:	e4e1      	b.n	7000d630 <_dtoa_r+0x3e0>
7000dc6c:	429f      	cmp	r7, r3
7000dc6e:	d1a4      	bne.n	7000dbba <_dtoa_r+0x96a>
7000dc70:	9b05      	ldr	r3, [sp, #20]
7000dc72:	3301      	adds	r3, #1
7000dc74:	9305      	str	r3, [sp, #20]
7000dc76:	2331      	movs	r3, #49	@ 0x31
7000dc78:	703b      	strb	r3, [r7, #0]
7000dc7a:	e4d9      	b.n	7000d630 <_dtoa_r+0x3e0>
7000dc7c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
7000dc7e:	4f15      	ldr	r7, [pc, #84]	@ (7000dcd4 <_dtoa_r+0xa84>)
7000dc80:	2b00      	cmp	r3, #0
7000dc82:	f43f ab1c 	beq.w	7000d2be <_dtoa_r+0x6e>
7000dc86:	f107 0308 	add.w	r3, r7, #8
7000dc8a:	f7ff bb16 	b.w	7000d2ba <_dtoa_r+0x6a>
7000dc8e:	9b07      	ldr	r3, [sp, #28]
7000dc90:	2b01      	cmp	r3, #1
7000dc92:	f77f ae31 	ble.w	7000d8f8 <_dtoa_r+0x6a8>
7000dc96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000dc98:	930b      	str	r3, [sp, #44]	@ 0x2c
7000dc9a:	2001      	movs	r0, #1
7000dc9c:	e651      	b.n	7000d942 <_dtoa_r+0x6f2>
7000dc9e:	f1bb 0f00 	cmp.w	fp, #0
7000dca2:	f77f aedd 	ble.w	7000da60 <_dtoa_r+0x810>
7000dca6:	463e      	mov	r6, r7
7000dca8:	9801      	ldr	r0, [sp, #4]
7000dcaa:	4621      	mov	r1, r4
7000dcac:	f7ff fa48 	bl	7000d140 <quorem>
7000dcb0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
7000dcb4:	f806 ab01 	strb.w	sl, [r6], #1
7000dcb8:	1bf2      	subs	r2, r6, r7
7000dcba:	4593      	cmp	fp, r2
7000dcbc:	ddb8      	ble.n	7000dc30 <_dtoa_r+0x9e0>
7000dcbe:	9901      	ldr	r1, [sp, #4]
7000dcc0:	2300      	movs	r3, #0
7000dcc2:	220a      	movs	r2, #10
7000dcc4:	4648      	mov	r0, r9
7000dcc6:	f000 f835 	bl	7000dd34 <__multadd>
7000dcca:	9001      	str	r0, [sp, #4]
7000dccc:	e7ec      	b.n	7000dca8 <_dtoa_r+0xa58>
7000dcce:	bf00      	nop
7000dcd0:	7000f7c1 	.word	0x7000f7c1
7000dcd4:	7000f7b4 	.word	0x7000f7b4

7000dcd8 <_Balloc>:
7000dcd8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
7000dcda:	b570      	push	{r4, r5, r6, lr}
7000dcdc:	4605      	mov	r5, r0
7000dcde:	460c      	mov	r4, r1
7000dce0:	b17b      	cbz	r3, 7000dd02 <_Balloc+0x2a>
7000dce2:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
7000dce4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
7000dce8:	b9a0      	cbnz	r0, 7000dd14 <_Balloc+0x3c>
7000dcea:	2101      	movs	r1, #1
7000dcec:	fa01 f604 	lsl.w	r6, r1, r4
7000dcf0:	1d72      	adds	r2, r6, #5
7000dcf2:	0092      	lsls	r2, r2, #2
7000dcf4:	4628      	mov	r0, r5
7000dcf6:	f000 fd67 	bl	7000e7c8 <_calloc_r>
7000dcfa:	b148      	cbz	r0, 7000dd10 <_Balloc+0x38>
7000dcfc:	e9c0 4601 	strd	r4, r6, [r0, #4]
7000dd00:	e00b      	b.n	7000dd1a <_Balloc+0x42>
7000dd02:	2221      	movs	r2, #33	@ 0x21
7000dd04:	2104      	movs	r1, #4
7000dd06:	f000 fd5f 	bl	7000e7c8 <_calloc_r>
7000dd0a:	6468      	str	r0, [r5, #68]	@ 0x44
7000dd0c:	2800      	cmp	r0, #0
7000dd0e:	d1e8      	bne.n	7000dce2 <_Balloc+0xa>
7000dd10:	2000      	movs	r0, #0
7000dd12:	bd70      	pop	{r4, r5, r6, pc}
7000dd14:	6802      	ldr	r2, [r0, #0]
7000dd16:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
7000dd1a:	2300      	movs	r3, #0
7000dd1c:	e9c0 3303 	strd	r3, r3, [r0, #12]
7000dd20:	e7f7      	b.n	7000dd12 <_Balloc+0x3a>

7000dd22 <_Bfree>:
7000dd22:	b131      	cbz	r1, 7000dd32 <_Bfree+0x10>
7000dd24:	6c43      	ldr	r3, [r0, #68]	@ 0x44
7000dd26:	684a      	ldr	r2, [r1, #4]
7000dd28:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
7000dd2c:	6008      	str	r0, [r1, #0]
7000dd2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
7000dd32:	4770      	bx	lr

7000dd34 <__multadd>:
7000dd34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
7000dd38:	690d      	ldr	r5, [r1, #16]
7000dd3a:	4607      	mov	r7, r0
7000dd3c:	460c      	mov	r4, r1
7000dd3e:	461e      	mov	r6, r3
7000dd40:	f101 0c14 	add.w	ip, r1, #20
7000dd44:	2000      	movs	r0, #0
7000dd46:	f8dc 3000 	ldr.w	r3, [ip]
7000dd4a:	b299      	uxth	r1, r3
7000dd4c:	fb02 6101 	mla	r1, r2, r1, r6
7000dd50:	0c1e      	lsrs	r6, r3, #16
7000dd52:	0c0b      	lsrs	r3, r1, #16
7000dd54:	fb02 3306 	mla	r3, r2, r6, r3
7000dd58:	b289      	uxth	r1, r1
7000dd5a:	3001      	adds	r0, #1
7000dd5c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
7000dd60:	4285      	cmp	r5, r0
7000dd62:	f84c 1b04 	str.w	r1, [ip], #4
7000dd66:	ea4f 4613 	mov.w	r6, r3, lsr #16
7000dd6a:	dcec      	bgt.n	7000dd46 <__multadd+0x12>
7000dd6c:	b30e      	cbz	r6, 7000ddb2 <__multadd+0x7e>
7000dd6e:	68a3      	ldr	r3, [r4, #8]
7000dd70:	42ab      	cmp	r3, r5
7000dd72:	dc19      	bgt.n	7000dda8 <__multadd+0x74>
7000dd74:	6861      	ldr	r1, [r4, #4]
7000dd76:	4638      	mov	r0, r7
7000dd78:	3101      	adds	r1, #1
7000dd7a:	f7ff ffad 	bl	7000dcd8 <_Balloc>
7000dd7e:	4680      	mov	r8, r0
7000dd80:	b928      	cbnz	r0, 7000dd8e <__multadd+0x5a>
7000dd82:	4602      	mov	r2, r0
7000dd84:	4b0c      	ldr	r3, [pc, #48]	@ (7000ddb8 <__multadd+0x84>)
7000dd86:	480d      	ldr	r0, [pc, #52]	@ (7000ddbc <__multadd+0x88>)
7000dd88:	21ba      	movs	r1, #186	@ 0xba
7000dd8a:	f000 fcff 	bl	7000e78c <__assert_func>
7000dd8e:	6922      	ldr	r2, [r4, #16]
7000dd90:	3202      	adds	r2, #2
7000dd92:	f104 010c 	add.w	r1, r4, #12
7000dd96:	0092      	lsls	r2, r2, #2
7000dd98:	300c      	adds	r0, #12
7000dd9a:	f7ff f94f 	bl	7000d03c <memcpy>
7000dd9e:	4621      	mov	r1, r4
7000dda0:	4638      	mov	r0, r7
7000dda2:	f7ff ffbe 	bl	7000dd22 <_Bfree>
7000dda6:	4644      	mov	r4, r8
7000dda8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
7000ddac:	3501      	adds	r5, #1
7000ddae:	615e      	str	r6, [r3, #20]
7000ddb0:	6125      	str	r5, [r4, #16]
7000ddb2:	4620      	mov	r0, r4
7000ddb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
7000ddb8:	7000f7c1 	.word	0x7000f7c1
7000ddbc:	7000f82a 	.word	0x7000f82a

7000ddc0 <__hi0bits>:
7000ddc0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
7000ddc4:	4603      	mov	r3, r0
7000ddc6:	bf36      	itet	cc
7000ddc8:	0403      	lslcc	r3, r0, #16
7000ddca:	2000      	movcs	r0, #0
7000ddcc:	2010      	movcc	r0, #16
7000ddce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
7000ddd2:	bf3c      	itt	cc
7000ddd4:	021b      	lslcc	r3, r3, #8
7000ddd6:	3008      	addcc	r0, #8
7000ddd8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
7000dddc:	bf3c      	itt	cc
7000ddde:	011b      	lslcc	r3, r3, #4
7000dde0:	3004      	addcc	r0, #4
7000dde2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
7000dde6:	bf3c      	itt	cc
7000dde8:	009b      	lslcc	r3, r3, #2
7000ddea:	3002      	addcc	r0, #2
7000ddec:	2b00      	cmp	r3, #0
7000ddee:	db05      	blt.n	7000ddfc <__hi0bits+0x3c>
7000ddf0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
7000ddf4:	f100 0001 	add.w	r0, r0, #1
7000ddf8:	bf08      	it	eq
7000ddfa:	2020      	moveq	r0, #32
7000ddfc:	4770      	bx	lr

7000ddfe <__lo0bits>:
7000ddfe:	6803      	ldr	r3, [r0, #0]
7000de00:	4602      	mov	r2, r0
7000de02:	f013 0007 	ands.w	r0, r3, #7
7000de06:	d00b      	beq.n	7000de20 <__lo0bits+0x22>
7000de08:	07d9      	lsls	r1, r3, #31
7000de0a:	d421      	bmi.n	7000de50 <__lo0bits+0x52>
7000de0c:	0798      	lsls	r0, r3, #30
7000de0e:	bf49      	itett	mi
7000de10:	085b      	lsrmi	r3, r3, #1
7000de12:	089b      	lsrpl	r3, r3, #2
7000de14:	2001      	movmi	r0, #1
7000de16:	6013      	strmi	r3, [r2, #0]
7000de18:	bf5c      	itt	pl
7000de1a:	6013      	strpl	r3, [r2, #0]
7000de1c:	2002      	movpl	r0, #2
7000de1e:	4770      	bx	lr
7000de20:	b299      	uxth	r1, r3
7000de22:	b909      	cbnz	r1, 7000de28 <__lo0bits+0x2a>
7000de24:	0c1b      	lsrs	r3, r3, #16
7000de26:	2010      	movs	r0, #16
7000de28:	b2d9      	uxtb	r1, r3
7000de2a:	b909      	cbnz	r1, 7000de30 <__lo0bits+0x32>
7000de2c:	3008      	adds	r0, #8
7000de2e:	0a1b      	lsrs	r3, r3, #8
7000de30:	0719      	lsls	r1, r3, #28
7000de32:	bf04      	itt	eq
7000de34:	091b      	lsreq	r3, r3, #4
7000de36:	3004      	addeq	r0, #4
7000de38:	0799      	lsls	r1, r3, #30
7000de3a:	bf04      	itt	eq
7000de3c:	089b      	lsreq	r3, r3, #2
7000de3e:	3002      	addeq	r0, #2
7000de40:	07d9      	lsls	r1, r3, #31
7000de42:	d403      	bmi.n	7000de4c <__lo0bits+0x4e>
7000de44:	085b      	lsrs	r3, r3, #1
7000de46:	f100 0001 	add.w	r0, r0, #1
7000de4a:	d003      	beq.n	7000de54 <__lo0bits+0x56>
7000de4c:	6013      	str	r3, [r2, #0]
7000de4e:	4770      	bx	lr
7000de50:	2000      	movs	r0, #0
7000de52:	4770      	bx	lr
7000de54:	2020      	movs	r0, #32
7000de56:	4770      	bx	lr

7000de58 <__i2b>:
7000de58:	b510      	push	{r4, lr}
7000de5a:	460c      	mov	r4, r1
7000de5c:	2101      	movs	r1, #1
7000de5e:	f7ff ff3b 	bl	7000dcd8 <_Balloc>
7000de62:	4602      	mov	r2, r0
7000de64:	b928      	cbnz	r0, 7000de72 <__i2b+0x1a>
7000de66:	4b05      	ldr	r3, [pc, #20]	@ (7000de7c <__i2b+0x24>)
7000de68:	4805      	ldr	r0, [pc, #20]	@ (7000de80 <__i2b+0x28>)
7000de6a:	f240 1145 	movw	r1, #325	@ 0x145
7000de6e:	f000 fc8d 	bl	7000e78c <__assert_func>
7000de72:	2301      	movs	r3, #1
7000de74:	6144      	str	r4, [r0, #20]
7000de76:	6103      	str	r3, [r0, #16]
7000de78:	bd10      	pop	{r4, pc}
7000de7a:	bf00      	nop
7000de7c:	7000f7c1 	.word	0x7000f7c1
7000de80:	7000f82a 	.word	0x7000f82a

7000de84 <__multiply>:
7000de84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000de88:	4617      	mov	r7, r2
7000de8a:	690a      	ldr	r2, [r1, #16]
7000de8c:	693b      	ldr	r3, [r7, #16]
7000de8e:	429a      	cmp	r2, r3
7000de90:	bfa8      	it	ge
7000de92:	463b      	movge	r3, r7
7000de94:	4689      	mov	r9, r1
7000de96:	bfa4      	itt	ge
7000de98:	460f      	movge	r7, r1
7000de9a:	4699      	movge	r9, r3
7000de9c:	693d      	ldr	r5, [r7, #16]
7000de9e:	f8d9 a010 	ldr.w	sl, [r9, #16]
7000dea2:	68bb      	ldr	r3, [r7, #8]
7000dea4:	6879      	ldr	r1, [r7, #4]
7000dea6:	eb05 060a 	add.w	r6, r5, sl
7000deaa:	42b3      	cmp	r3, r6
7000deac:	b085      	sub	sp, #20
7000deae:	bfb8      	it	lt
7000deb0:	3101      	addlt	r1, #1
7000deb2:	f7ff ff11 	bl	7000dcd8 <_Balloc>
7000deb6:	b930      	cbnz	r0, 7000dec6 <__multiply+0x42>
7000deb8:	4602      	mov	r2, r0
7000deba:	4b41      	ldr	r3, [pc, #260]	@ (7000dfc0 <__multiply+0x13c>)
7000debc:	4841      	ldr	r0, [pc, #260]	@ (7000dfc4 <__multiply+0x140>)
7000debe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
7000dec2:	f000 fc63 	bl	7000e78c <__assert_func>
7000dec6:	f100 0414 	add.w	r4, r0, #20
7000deca:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
7000dece:	4623      	mov	r3, r4
7000ded0:	2200      	movs	r2, #0
7000ded2:	4573      	cmp	r3, lr
7000ded4:	d320      	bcc.n	7000df18 <__multiply+0x94>
7000ded6:	f107 0814 	add.w	r8, r7, #20
7000deda:	f109 0114 	add.w	r1, r9, #20
7000dede:	eb08 0585 	add.w	r5, r8, r5, lsl #2
7000dee2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
7000dee6:	9302      	str	r3, [sp, #8]
7000dee8:	1beb      	subs	r3, r5, r7
7000deea:	3b15      	subs	r3, #21
7000deec:	f023 0303 	bic.w	r3, r3, #3
7000def0:	3304      	adds	r3, #4
7000def2:	3715      	adds	r7, #21
7000def4:	42bd      	cmp	r5, r7
7000def6:	bf38      	it	cc
7000def8:	2304      	movcc	r3, #4
7000defa:	9301      	str	r3, [sp, #4]
7000defc:	9b02      	ldr	r3, [sp, #8]
7000defe:	9103      	str	r1, [sp, #12]
7000df00:	428b      	cmp	r3, r1
7000df02:	d80c      	bhi.n	7000df1e <__multiply+0x9a>
7000df04:	2e00      	cmp	r6, #0
7000df06:	dd03      	ble.n	7000df10 <__multiply+0x8c>
7000df08:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
7000df0c:	2b00      	cmp	r3, #0
7000df0e:	d055      	beq.n	7000dfbc <__multiply+0x138>
7000df10:	6106      	str	r6, [r0, #16]
7000df12:	b005      	add	sp, #20
7000df14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000df18:	f843 2b04 	str.w	r2, [r3], #4
7000df1c:	e7d9      	b.n	7000ded2 <__multiply+0x4e>
7000df1e:	f8b1 a000 	ldrh.w	sl, [r1]
7000df22:	f1ba 0f00 	cmp.w	sl, #0
7000df26:	d01f      	beq.n	7000df68 <__multiply+0xe4>
7000df28:	46c4      	mov	ip, r8
7000df2a:	46a1      	mov	r9, r4
7000df2c:	2700      	movs	r7, #0
7000df2e:	f85c 2b04 	ldr.w	r2, [ip], #4
7000df32:	f8d9 3000 	ldr.w	r3, [r9]
7000df36:	fa1f fb82 	uxth.w	fp, r2
7000df3a:	b29b      	uxth	r3, r3
7000df3c:	fb0a 330b 	mla	r3, sl, fp, r3
7000df40:	443b      	add	r3, r7
7000df42:	f8d9 7000 	ldr.w	r7, [r9]
7000df46:	0c12      	lsrs	r2, r2, #16
7000df48:	0c3f      	lsrs	r7, r7, #16
7000df4a:	fb0a 7202 	mla	r2, sl, r2, r7
7000df4e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
7000df52:	b29b      	uxth	r3, r3
7000df54:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000df58:	4565      	cmp	r5, ip
7000df5a:	f849 3b04 	str.w	r3, [r9], #4
7000df5e:	ea4f 4712 	mov.w	r7, r2, lsr #16
7000df62:	d8e4      	bhi.n	7000df2e <__multiply+0xaa>
7000df64:	9b01      	ldr	r3, [sp, #4]
7000df66:	50e7      	str	r7, [r4, r3]
7000df68:	9b03      	ldr	r3, [sp, #12]
7000df6a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
7000df6e:	3104      	adds	r1, #4
7000df70:	f1b9 0f00 	cmp.w	r9, #0
7000df74:	d020      	beq.n	7000dfb8 <__multiply+0x134>
7000df76:	6823      	ldr	r3, [r4, #0]
7000df78:	4647      	mov	r7, r8
7000df7a:	46a4      	mov	ip, r4
7000df7c:	f04f 0a00 	mov.w	sl, #0
7000df80:	f8b7 b000 	ldrh.w	fp, [r7]
7000df84:	f8bc 2002 	ldrh.w	r2, [ip, #2]
7000df88:	fb09 220b 	mla	r2, r9, fp, r2
7000df8c:	4452      	add	r2, sl
7000df8e:	b29b      	uxth	r3, r3
7000df90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
7000df94:	f84c 3b04 	str.w	r3, [ip], #4
7000df98:	f857 3b04 	ldr.w	r3, [r7], #4
7000df9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
7000dfa0:	f8bc 3000 	ldrh.w	r3, [ip]
7000dfa4:	fb09 330a 	mla	r3, r9, sl, r3
7000dfa8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
7000dfac:	42bd      	cmp	r5, r7
7000dfae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
7000dfb2:	d8e5      	bhi.n	7000df80 <__multiply+0xfc>
7000dfb4:	9a01      	ldr	r2, [sp, #4]
7000dfb6:	50a3      	str	r3, [r4, r2]
7000dfb8:	3404      	adds	r4, #4
7000dfba:	e79f      	b.n	7000defc <__multiply+0x78>
7000dfbc:	3e01      	subs	r6, #1
7000dfbe:	e7a1      	b.n	7000df04 <__multiply+0x80>
7000dfc0:	7000f7c1 	.word	0x7000f7c1
7000dfc4:	7000f82a 	.word	0x7000f82a

7000dfc8 <__pow5mult>:
7000dfc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
7000dfcc:	4615      	mov	r5, r2
7000dfce:	f012 0203 	ands.w	r2, r2, #3
7000dfd2:	4607      	mov	r7, r0
7000dfd4:	460e      	mov	r6, r1
7000dfd6:	d007      	beq.n	7000dfe8 <__pow5mult+0x20>
7000dfd8:	4c1a      	ldr	r4, [pc, #104]	@ (7000e044 <__pow5mult+0x7c>)
7000dfda:	3a01      	subs	r2, #1
7000dfdc:	2300      	movs	r3, #0
7000dfde:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
7000dfe2:	f7ff fea7 	bl	7000dd34 <__multadd>
7000dfe6:	4606      	mov	r6, r0
7000dfe8:	10ad      	asrs	r5, r5, #2
7000dfea:	d027      	beq.n	7000e03c <__pow5mult+0x74>
7000dfec:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
7000dfee:	b944      	cbnz	r4, 7000e002 <__pow5mult+0x3a>
7000dff0:	f240 2171 	movw	r1, #625	@ 0x271
7000dff4:	4638      	mov	r0, r7
7000dff6:	f7ff ff2f 	bl	7000de58 <__i2b>
7000dffa:	2300      	movs	r3, #0
7000dffc:	6438      	str	r0, [r7, #64]	@ 0x40
7000dffe:	4604      	mov	r4, r0
7000e000:	6003      	str	r3, [r0, #0]
7000e002:	f04f 0900 	mov.w	r9, #0
7000e006:	07eb      	lsls	r3, r5, #31
7000e008:	d50a      	bpl.n	7000e020 <__pow5mult+0x58>
7000e00a:	4631      	mov	r1, r6
7000e00c:	4622      	mov	r2, r4
7000e00e:	4638      	mov	r0, r7
7000e010:	f7ff ff38 	bl	7000de84 <__multiply>
7000e014:	4631      	mov	r1, r6
7000e016:	4680      	mov	r8, r0
7000e018:	4638      	mov	r0, r7
7000e01a:	f7ff fe82 	bl	7000dd22 <_Bfree>
7000e01e:	4646      	mov	r6, r8
7000e020:	106d      	asrs	r5, r5, #1
7000e022:	d00b      	beq.n	7000e03c <__pow5mult+0x74>
7000e024:	6820      	ldr	r0, [r4, #0]
7000e026:	b938      	cbnz	r0, 7000e038 <__pow5mult+0x70>
7000e028:	4622      	mov	r2, r4
7000e02a:	4621      	mov	r1, r4
7000e02c:	4638      	mov	r0, r7
7000e02e:	f7ff ff29 	bl	7000de84 <__multiply>
7000e032:	6020      	str	r0, [r4, #0]
7000e034:	f8c0 9000 	str.w	r9, [r0]
7000e038:	4604      	mov	r4, r0
7000e03a:	e7e4      	b.n	7000e006 <__pow5mult+0x3e>
7000e03c:	4630      	mov	r0, r6
7000e03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
7000e042:	bf00      	nop
7000e044:	7000f8ec 	.word	0x7000f8ec

7000e048 <__lshift>:
7000e048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
7000e04c:	460c      	mov	r4, r1
7000e04e:	6849      	ldr	r1, [r1, #4]
7000e050:	6923      	ldr	r3, [r4, #16]
7000e052:	eb03 1862 	add.w	r8, r3, r2, asr #5
7000e056:	68a3      	ldr	r3, [r4, #8]
7000e058:	4607      	mov	r7, r0
7000e05a:	4691      	mov	r9, r2
7000e05c:	ea4f 1a62 	mov.w	sl, r2, asr #5
7000e060:	f108 0601 	add.w	r6, r8, #1
7000e064:	42b3      	cmp	r3, r6
7000e066:	db0b      	blt.n	7000e080 <__lshift+0x38>
7000e068:	4638      	mov	r0, r7
7000e06a:	f7ff fe35 	bl	7000dcd8 <_Balloc>
7000e06e:	4605      	mov	r5, r0
7000e070:	b948      	cbnz	r0, 7000e086 <__lshift+0x3e>
7000e072:	4602      	mov	r2, r0
7000e074:	4b28      	ldr	r3, [pc, #160]	@ (7000e118 <__lshift+0xd0>)
7000e076:	4829      	ldr	r0, [pc, #164]	@ (7000e11c <__lshift+0xd4>)
7000e078:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
7000e07c:	f000 fb86 	bl	7000e78c <__assert_func>
7000e080:	3101      	adds	r1, #1
7000e082:	005b      	lsls	r3, r3, #1
7000e084:	e7ee      	b.n	7000e064 <__lshift+0x1c>
7000e086:	2300      	movs	r3, #0
7000e088:	f100 0114 	add.w	r1, r0, #20
7000e08c:	f100 0210 	add.w	r2, r0, #16
7000e090:	4618      	mov	r0, r3
7000e092:	4553      	cmp	r3, sl
7000e094:	db33      	blt.n	7000e0fe <__lshift+0xb6>
7000e096:	6920      	ldr	r0, [r4, #16]
7000e098:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
7000e09c:	f104 0314 	add.w	r3, r4, #20
7000e0a0:	f019 091f 	ands.w	r9, r9, #31
7000e0a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
7000e0a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
7000e0ac:	d02b      	beq.n	7000e106 <__lshift+0xbe>
7000e0ae:	f1c9 0e20 	rsb	lr, r9, #32
7000e0b2:	468a      	mov	sl, r1
7000e0b4:	2200      	movs	r2, #0
7000e0b6:	6818      	ldr	r0, [r3, #0]
7000e0b8:	fa00 f009 	lsl.w	r0, r0, r9
7000e0bc:	4310      	orrs	r0, r2
7000e0be:	f84a 0b04 	str.w	r0, [sl], #4
7000e0c2:	f853 2b04 	ldr.w	r2, [r3], #4
7000e0c6:	459c      	cmp	ip, r3
7000e0c8:	fa22 f20e 	lsr.w	r2, r2, lr
7000e0cc:	d8f3      	bhi.n	7000e0b6 <__lshift+0x6e>
7000e0ce:	ebac 0304 	sub.w	r3, ip, r4
7000e0d2:	3b15      	subs	r3, #21
7000e0d4:	f023 0303 	bic.w	r3, r3, #3
7000e0d8:	3304      	adds	r3, #4
7000e0da:	f104 0015 	add.w	r0, r4, #21
7000e0de:	4560      	cmp	r0, ip
7000e0e0:	bf88      	it	hi
7000e0e2:	2304      	movhi	r3, #4
7000e0e4:	50ca      	str	r2, [r1, r3]
7000e0e6:	b10a      	cbz	r2, 7000e0ec <__lshift+0xa4>
7000e0e8:	f108 0602 	add.w	r6, r8, #2
7000e0ec:	3e01      	subs	r6, #1
7000e0ee:	4638      	mov	r0, r7
7000e0f0:	612e      	str	r6, [r5, #16]
7000e0f2:	4621      	mov	r1, r4
7000e0f4:	f7ff fe15 	bl	7000dd22 <_Bfree>
7000e0f8:	4628      	mov	r0, r5
7000e0fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
7000e0fe:	f842 0f04 	str.w	r0, [r2, #4]!
7000e102:	3301      	adds	r3, #1
7000e104:	e7c5      	b.n	7000e092 <__lshift+0x4a>
7000e106:	3904      	subs	r1, #4
7000e108:	f853 2b04 	ldr.w	r2, [r3], #4
7000e10c:	f841 2f04 	str.w	r2, [r1, #4]!
7000e110:	459c      	cmp	ip, r3
7000e112:	d8f9      	bhi.n	7000e108 <__lshift+0xc0>
7000e114:	e7ea      	b.n	7000e0ec <__lshift+0xa4>
7000e116:	bf00      	nop
7000e118:	7000f7c1 	.word	0x7000f7c1
7000e11c:	7000f82a 	.word	0x7000f82a

7000e120 <__mcmp>:
7000e120:	690a      	ldr	r2, [r1, #16]
7000e122:	4603      	mov	r3, r0
7000e124:	6900      	ldr	r0, [r0, #16]
7000e126:	1a80      	subs	r0, r0, r2
7000e128:	b530      	push	{r4, r5, lr}
7000e12a:	d10e      	bne.n	7000e14a <__mcmp+0x2a>
7000e12c:	3314      	adds	r3, #20
7000e12e:	3114      	adds	r1, #20
7000e130:	eb03 0482 	add.w	r4, r3, r2, lsl #2
7000e134:	eb01 0182 	add.w	r1, r1, r2, lsl #2
7000e138:	f854 5d04 	ldr.w	r5, [r4, #-4]!
7000e13c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
7000e140:	4295      	cmp	r5, r2
7000e142:	d003      	beq.n	7000e14c <__mcmp+0x2c>
7000e144:	d205      	bcs.n	7000e152 <__mcmp+0x32>
7000e146:	f04f 30ff 	mov.w	r0, #4294967295
7000e14a:	bd30      	pop	{r4, r5, pc}
7000e14c:	42a3      	cmp	r3, r4
7000e14e:	d3f3      	bcc.n	7000e138 <__mcmp+0x18>
7000e150:	e7fb      	b.n	7000e14a <__mcmp+0x2a>
7000e152:	2001      	movs	r0, #1
7000e154:	e7f9      	b.n	7000e14a <__mcmp+0x2a>
	...

7000e158 <__mdiff>:
7000e158:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000e15c:	4689      	mov	r9, r1
7000e15e:	4606      	mov	r6, r0
7000e160:	4611      	mov	r1, r2
7000e162:	4648      	mov	r0, r9
7000e164:	4614      	mov	r4, r2
7000e166:	f7ff ffdb 	bl	7000e120 <__mcmp>
7000e16a:	1e05      	subs	r5, r0, #0
7000e16c:	d112      	bne.n	7000e194 <__mdiff+0x3c>
7000e16e:	4629      	mov	r1, r5
7000e170:	4630      	mov	r0, r6
7000e172:	f7ff fdb1 	bl	7000dcd8 <_Balloc>
7000e176:	4602      	mov	r2, r0
7000e178:	b928      	cbnz	r0, 7000e186 <__mdiff+0x2e>
7000e17a:	4b3f      	ldr	r3, [pc, #252]	@ (7000e278 <__mdiff+0x120>)
7000e17c:	f240 2137 	movw	r1, #567	@ 0x237
7000e180:	483e      	ldr	r0, [pc, #248]	@ (7000e27c <__mdiff+0x124>)
7000e182:	f000 fb03 	bl	7000e78c <__assert_func>
7000e186:	2301      	movs	r3, #1
7000e188:	e9c0 3504 	strd	r3, r5, [r0, #16]
7000e18c:	4610      	mov	r0, r2
7000e18e:	b003      	add	sp, #12
7000e190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000e194:	bfbc      	itt	lt
7000e196:	464b      	movlt	r3, r9
7000e198:	46a1      	movlt	r9, r4
7000e19a:	4630      	mov	r0, r6
7000e19c:	f8d9 1004 	ldr.w	r1, [r9, #4]
7000e1a0:	bfba      	itte	lt
7000e1a2:	461c      	movlt	r4, r3
7000e1a4:	2501      	movlt	r5, #1
7000e1a6:	2500      	movge	r5, #0
7000e1a8:	f7ff fd96 	bl	7000dcd8 <_Balloc>
7000e1ac:	4602      	mov	r2, r0
7000e1ae:	b918      	cbnz	r0, 7000e1b8 <__mdiff+0x60>
7000e1b0:	4b31      	ldr	r3, [pc, #196]	@ (7000e278 <__mdiff+0x120>)
7000e1b2:	f240 2145 	movw	r1, #581	@ 0x245
7000e1b6:	e7e3      	b.n	7000e180 <__mdiff+0x28>
7000e1b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
7000e1bc:	6926      	ldr	r6, [r4, #16]
7000e1be:	60c5      	str	r5, [r0, #12]
7000e1c0:	f109 0310 	add.w	r3, r9, #16
7000e1c4:	f109 0514 	add.w	r5, r9, #20
7000e1c8:	f104 0e14 	add.w	lr, r4, #20
7000e1cc:	f100 0b14 	add.w	fp, r0, #20
7000e1d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
7000e1d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
7000e1d8:	9301      	str	r3, [sp, #4]
7000e1da:	46d9      	mov	r9, fp
7000e1dc:	f04f 0c00 	mov.w	ip, #0
7000e1e0:	9b01      	ldr	r3, [sp, #4]
7000e1e2:	f85e 0b04 	ldr.w	r0, [lr], #4
7000e1e6:	f853 af04 	ldr.w	sl, [r3, #4]!
7000e1ea:	9301      	str	r3, [sp, #4]
7000e1ec:	fa1f f38a 	uxth.w	r3, sl
7000e1f0:	4619      	mov	r1, r3
7000e1f2:	b283      	uxth	r3, r0
7000e1f4:	1acb      	subs	r3, r1, r3
7000e1f6:	0c00      	lsrs	r0, r0, #16
7000e1f8:	4463      	add	r3, ip
7000e1fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
7000e1fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
7000e202:	b29b      	uxth	r3, r3
7000e204:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
7000e208:	4576      	cmp	r6, lr
7000e20a:	f849 3b04 	str.w	r3, [r9], #4
7000e20e:	ea4f 4c20 	mov.w	ip, r0, asr #16
7000e212:	d8e5      	bhi.n	7000e1e0 <__mdiff+0x88>
7000e214:	1b33      	subs	r3, r6, r4
7000e216:	3b15      	subs	r3, #21
7000e218:	f023 0303 	bic.w	r3, r3, #3
7000e21c:	3415      	adds	r4, #21
7000e21e:	3304      	adds	r3, #4
7000e220:	42a6      	cmp	r6, r4
7000e222:	bf38      	it	cc
7000e224:	2304      	movcc	r3, #4
7000e226:	441d      	add	r5, r3
7000e228:	445b      	add	r3, fp
7000e22a:	461e      	mov	r6, r3
7000e22c:	462c      	mov	r4, r5
7000e22e:	4544      	cmp	r4, r8
7000e230:	d30e      	bcc.n	7000e250 <__mdiff+0xf8>
7000e232:	f108 0103 	add.w	r1, r8, #3
7000e236:	1b49      	subs	r1, r1, r5
7000e238:	f021 0103 	bic.w	r1, r1, #3
7000e23c:	3d03      	subs	r5, #3
7000e23e:	45a8      	cmp	r8, r5
7000e240:	bf38      	it	cc
7000e242:	2100      	movcc	r1, #0
7000e244:	440b      	add	r3, r1
7000e246:	f853 1d04 	ldr.w	r1, [r3, #-4]!
7000e24a:	b191      	cbz	r1, 7000e272 <__mdiff+0x11a>
7000e24c:	6117      	str	r7, [r2, #16]
7000e24e:	e79d      	b.n	7000e18c <__mdiff+0x34>
7000e250:	f854 1b04 	ldr.w	r1, [r4], #4
7000e254:	46e6      	mov	lr, ip
7000e256:	0c08      	lsrs	r0, r1, #16
7000e258:	fa1c fc81 	uxtah	ip, ip, r1
7000e25c:	4471      	add	r1, lr
7000e25e:	eb00 402c 	add.w	r0, r0, ip, asr #16
7000e262:	b289      	uxth	r1, r1
7000e264:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
7000e268:	f846 1b04 	str.w	r1, [r6], #4
7000e26c:	ea4f 4c20 	mov.w	ip, r0, asr #16
7000e270:	e7dd      	b.n	7000e22e <__mdiff+0xd6>
7000e272:	3f01      	subs	r7, #1
7000e274:	e7e7      	b.n	7000e246 <__mdiff+0xee>
7000e276:	bf00      	nop
7000e278:	7000f7c1 	.word	0x7000f7c1
7000e27c:	7000f82a 	.word	0x7000f82a

7000e280 <__d2b>:
7000e280:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
7000e284:	460f      	mov	r7, r1
7000e286:	2101      	movs	r1, #1
7000e288:	ec59 8b10 	vmov	r8, r9, d0
7000e28c:	4616      	mov	r6, r2
7000e28e:	f7ff fd23 	bl	7000dcd8 <_Balloc>
7000e292:	4604      	mov	r4, r0
7000e294:	b930      	cbnz	r0, 7000e2a4 <__d2b+0x24>
7000e296:	4602      	mov	r2, r0
7000e298:	4b23      	ldr	r3, [pc, #140]	@ (7000e328 <__d2b+0xa8>)
7000e29a:	4824      	ldr	r0, [pc, #144]	@ (7000e32c <__d2b+0xac>)
7000e29c:	f240 310f 	movw	r1, #783	@ 0x30f
7000e2a0:	f000 fa74 	bl	7000e78c <__assert_func>
7000e2a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
7000e2a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
7000e2ac:	b10d      	cbz	r5, 7000e2b2 <__d2b+0x32>
7000e2ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
7000e2b2:	9301      	str	r3, [sp, #4]
7000e2b4:	f1b8 0300 	subs.w	r3, r8, #0
7000e2b8:	d023      	beq.n	7000e302 <__d2b+0x82>
7000e2ba:	4668      	mov	r0, sp
7000e2bc:	9300      	str	r3, [sp, #0]
7000e2be:	f7ff fd9e 	bl	7000ddfe <__lo0bits>
7000e2c2:	e9dd 1200 	ldrd	r1, r2, [sp]
7000e2c6:	b1d0      	cbz	r0, 7000e2fe <__d2b+0x7e>
7000e2c8:	f1c0 0320 	rsb	r3, r0, #32
7000e2cc:	fa02 f303 	lsl.w	r3, r2, r3
7000e2d0:	430b      	orrs	r3, r1
7000e2d2:	40c2      	lsrs	r2, r0
7000e2d4:	6163      	str	r3, [r4, #20]
7000e2d6:	9201      	str	r2, [sp, #4]
7000e2d8:	9b01      	ldr	r3, [sp, #4]
7000e2da:	61a3      	str	r3, [r4, #24]
7000e2dc:	2b00      	cmp	r3, #0
7000e2de:	bf0c      	ite	eq
7000e2e0:	2201      	moveq	r2, #1
7000e2e2:	2202      	movne	r2, #2
7000e2e4:	6122      	str	r2, [r4, #16]
7000e2e6:	b1a5      	cbz	r5, 7000e312 <__d2b+0x92>
7000e2e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
7000e2ec:	4405      	add	r5, r0
7000e2ee:	603d      	str	r5, [r7, #0]
7000e2f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
7000e2f4:	6030      	str	r0, [r6, #0]
7000e2f6:	4620      	mov	r0, r4
7000e2f8:	b003      	add	sp, #12
7000e2fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
7000e2fe:	6161      	str	r1, [r4, #20]
7000e300:	e7ea      	b.n	7000e2d8 <__d2b+0x58>
7000e302:	a801      	add	r0, sp, #4
7000e304:	f7ff fd7b 	bl	7000ddfe <__lo0bits>
7000e308:	9b01      	ldr	r3, [sp, #4]
7000e30a:	6163      	str	r3, [r4, #20]
7000e30c:	3020      	adds	r0, #32
7000e30e:	2201      	movs	r2, #1
7000e310:	e7e8      	b.n	7000e2e4 <__d2b+0x64>
7000e312:	eb04 0382 	add.w	r3, r4, r2, lsl #2
7000e316:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
7000e31a:	6038      	str	r0, [r7, #0]
7000e31c:	6918      	ldr	r0, [r3, #16]
7000e31e:	f7ff fd4f 	bl	7000ddc0 <__hi0bits>
7000e322:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
7000e326:	e7e5      	b.n	7000e2f4 <__d2b+0x74>
7000e328:	7000f7c1 	.word	0x7000f7c1
7000e32c:	7000f82a 	.word	0x7000f82a

7000e330 <_realloc_r>:
7000e330:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000e334:	4682      	mov	sl, r0
7000e336:	4693      	mov	fp, r2
7000e338:	460c      	mov	r4, r1
7000e33a:	b929      	cbnz	r1, 7000e348 <_realloc_r+0x18>
7000e33c:	4611      	mov	r1, r2
7000e33e:	b003      	add	sp, #12
7000e340:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000e344:	f7fc bfaa 	b.w	7000b29c <_malloc_r>
7000e348:	f7fd f9e2 	bl	7000b710 <__malloc_lock>
7000e34c:	f10b 080b 	add.w	r8, fp, #11
7000e350:	f854 5c04 	ldr.w	r5, [r4, #-4]
7000e354:	f1b8 0f16 	cmp.w	r8, #22
7000e358:	f1a4 0908 	sub.w	r9, r4, #8
7000e35c:	f025 0603 	bic.w	r6, r5, #3
7000e360:	d908      	bls.n	7000e374 <_realloc_r+0x44>
7000e362:	f038 0807 	bics.w	r8, r8, #7
7000e366:	d507      	bpl.n	7000e378 <_realloc_r+0x48>
7000e368:	230c      	movs	r3, #12
7000e36a:	f8ca 3000 	str.w	r3, [sl]
7000e36e:	f04f 0b00 	mov.w	fp, #0
7000e372:	e032      	b.n	7000e3da <_realloc_r+0xaa>
7000e374:	f04f 0810 	mov.w	r8, #16
7000e378:	45c3      	cmp	fp, r8
7000e37a:	d8f5      	bhi.n	7000e368 <_realloc_r+0x38>
7000e37c:	4546      	cmp	r6, r8
7000e37e:	f280 8174 	bge.w	7000e66a <_realloc_r+0x33a>
7000e382:	4b9e      	ldr	r3, [pc, #632]	@ (7000e5fc <_realloc_r+0x2cc>)
7000e384:	f8d3 c008 	ldr.w	ip, [r3, #8]
7000e388:	eb09 0106 	add.w	r1, r9, r6
7000e38c:	458c      	cmp	ip, r1
7000e38e:	6848      	ldr	r0, [r1, #4]
7000e390:	d005      	beq.n	7000e39e <_realloc_r+0x6e>
7000e392:	f020 0201 	bic.w	r2, r0, #1
7000e396:	440a      	add	r2, r1
7000e398:	6852      	ldr	r2, [r2, #4]
7000e39a:	07d7      	lsls	r7, r2, #31
7000e39c:	d449      	bmi.n	7000e432 <_realloc_r+0x102>
7000e39e:	f020 0003 	bic.w	r0, r0, #3
7000e3a2:	458c      	cmp	ip, r1
7000e3a4:	eb06 0700 	add.w	r7, r6, r0
7000e3a8:	d11b      	bne.n	7000e3e2 <_realloc_r+0xb2>
7000e3aa:	f108 0210 	add.w	r2, r8, #16
7000e3ae:	42ba      	cmp	r2, r7
7000e3b0:	dc41      	bgt.n	7000e436 <_realloc_r+0x106>
7000e3b2:	eb09 0208 	add.w	r2, r9, r8
7000e3b6:	eba7 0708 	sub.w	r7, r7, r8
7000e3ba:	f047 0701 	orr.w	r7, r7, #1
7000e3be:	609a      	str	r2, [r3, #8]
7000e3c0:	6057      	str	r7, [r2, #4]
7000e3c2:	f854 3c04 	ldr.w	r3, [r4, #-4]
7000e3c6:	f003 0301 	and.w	r3, r3, #1
7000e3ca:	ea43 0308 	orr.w	r3, r3, r8
7000e3ce:	f844 3c04 	str.w	r3, [r4, #-4]
7000e3d2:	4650      	mov	r0, sl
7000e3d4:	f7fd f9a2 	bl	7000b71c <__malloc_unlock>
7000e3d8:	46a3      	mov	fp, r4
7000e3da:	4658      	mov	r0, fp
7000e3dc:	b003      	add	sp, #12
7000e3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000e3e2:	45b8      	cmp	r8, r7
7000e3e4:	dc27      	bgt.n	7000e436 <_realloc_r+0x106>
7000e3e6:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
7000e3ea:	60d3      	str	r3, [r2, #12]
7000e3ec:	609a      	str	r2, [r3, #8]
7000e3ee:	f8d9 3004 	ldr.w	r3, [r9, #4]
7000e3f2:	eba7 0008 	sub.w	r0, r7, r8
7000e3f6:	280f      	cmp	r0, #15
7000e3f8:	f003 0301 	and.w	r3, r3, #1
7000e3fc:	eb09 0207 	add.w	r2, r9, r7
7000e400:	f240 8135 	bls.w	7000e66e <_realloc_r+0x33e>
7000e404:	eb09 0108 	add.w	r1, r9, r8
7000e408:	ea48 0303 	orr.w	r3, r8, r3
7000e40c:	f040 0001 	orr.w	r0, r0, #1
7000e410:	f8c9 3004 	str.w	r3, [r9, #4]
7000e414:	6048      	str	r0, [r1, #4]
7000e416:	6853      	ldr	r3, [r2, #4]
7000e418:	f043 0301 	orr.w	r3, r3, #1
7000e41c:	6053      	str	r3, [r2, #4]
7000e41e:	3108      	adds	r1, #8
7000e420:	4650      	mov	r0, sl
7000e422:	f7fc fe7b 	bl	7000b11c <_free_r>
7000e426:	4650      	mov	r0, sl
7000e428:	f7fd f978 	bl	7000b71c <__malloc_unlock>
7000e42c:	f109 0b08 	add.w	fp, r9, #8
7000e430:	e7d3      	b.n	7000e3da <_realloc_r+0xaa>
7000e432:	2000      	movs	r0, #0
7000e434:	4601      	mov	r1, r0
7000e436:	07ea      	lsls	r2, r5, #31
7000e438:	f100 80c7 	bmi.w	7000e5ca <_realloc_r+0x29a>
7000e43c:	f854 5c08 	ldr.w	r5, [r4, #-8]
7000e440:	eba9 0505 	sub.w	r5, r9, r5
7000e444:	686a      	ldr	r2, [r5, #4]
7000e446:	f022 0203 	bic.w	r2, r2, #3
7000e44a:	4432      	add	r2, r6
7000e44c:	9201      	str	r2, [sp, #4]
7000e44e:	2900      	cmp	r1, #0
7000e450:	f000 8086 	beq.w	7000e560 <_realloc_r+0x230>
7000e454:	458c      	cmp	ip, r1
7000e456:	eb00 0702 	add.w	r7, r0, r2
7000e45a:	d149      	bne.n	7000e4f0 <_realloc_r+0x1c0>
7000e45c:	f108 0210 	add.w	r2, r8, #16
7000e460:	42ba      	cmp	r2, r7
7000e462:	dc7d      	bgt.n	7000e560 <_realloc_r+0x230>
7000e464:	46ab      	mov	fp, r5
7000e466:	68ea      	ldr	r2, [r5, #12]
7000e468:	f85b 1f08 	ldr.w	r1, [fp, #8]!
7000e46c:	60ca      	str	r2, [r1, #12]
7000e46e:	6091      	str	r1, [r2, #8]
7000e470:	1f32      	subs	r2, r6, #4
7000e472:	2a24      	cmp	r2, #36	@ 0x24
7000e474:	d836      	bhi.n	7000e4e4 <_realloc_r+0x1b4>
7000e476:	2a13      	cmp	r2, #19
7000e478:	d932      	bls.n	7000e4e0 <_realloc_r+0x1b0>
7000e47a:	6821      	ldr	r1, [r4, #0]
7000e47c:	60a9      	str	r1, [r5, #8]
7000e47e:	6861      	ldr	r1, [r4, #4]
7000e480:	60e9      	str	r1, [r5, #12]
7000e482:	2a1b      	cmp	r2, #27
7000e484:	d81a      	bhi.n	7000e4bc <_realloc_r+0x18c>
7000e486:	3408      	adds	r4, #8
7000e488:	f105 0210 	add.w	r2, r5, #16
7000e48c:	6821      	ldr	r1, [r4, #0]
7000e48e:	6011      	str	r1, [r2, #0]
7000e490:	6861      	ldr	r1, [r4, #4]
7000e492:	6051      	str	r1, [r2, #4]
7000e494:	68a1      	ldr	r1, [r4, #8]
7000e496:	6091      	str	r1, [r2, #8]
7000e498:	eb05 0208 	add.w	r2, r5, r8
7000e49c:	eba7 0708 	sub.w	r7, r7, r8
7000e4a0:	f047 0701 	orr.w	r7, r7, #1
7000e4a4:	609a      	str	r2, [r3, #8]
7000e4a6:	6057      	str	r7, [r2, #4]
7000e4a8:	686b      	ldr	r3, [r5, #4]
7000e4aa:	f003 0301 	and.w	r3, r3, #1
7000e4ae:	ea43 0308 	orr.w	r3, r3, r8
7000e4b2:	606b      	str	r3, [r5, #4]
7000e4b4:	4650      	mov	r0, sl
7000e4b6:	f7fd f931 	bl	7000b71c <__malloc_unlock>
7000e4ba:	e78e      	b.n	7000e3da <_realloc_r+0xaa>
7000e4bc:	68a1      	ldr	r1, [r4, #8]
7000e4be:	6129      	str	r1, [r5, #16]
7000e4c0:	68e1      	ldr	r1, [r4, #12]
7000e4c2:	6169      	str	r1, [r5, #20]
7000e4c4:	2a24      	cmp	r2, #36	@ 0x24
7000e4c6:	bf01      	itttt	eq
7000e4c8:	6922      	ldreq	r2, [r4, #16]
7000e4ca:	61aa      	streq	r2, [r5, #24]
7000e4cc:	6961      	ldreq	r1, [r4, #20]
7000e4ce:	61e9      	streq	r1, [r5, #28]
7000e4d0:	bf19      	ittee	ne
7000e4d2:	3410      	addne	r4, #16
7000e4d4:	f105 0218 	addne.w	r2, r5, #24
7000e4d8:	f105 0220 	addeq.w	r2, r5, #32
7000e4dc:	3418      	addeq	r4, #24
7000e4de:	e7d5      	b.n	7000e48c <_realloc_r+0x15c>
7000e4e0:	465a      	mov	r2, fp
7000e4e2:	e7d3      	b.n	7000e48c <_realloc_r+0x15c>
7000e4e4:	4621      	mov	r1, r4
7000e4e6:	4658      	mov	r0, fp
7000e4e8:	f7fe fd46 	bl	7000cf78 <memmove>
7000e4ec:	4b43      	ldr	r3, [pc, #268]	@ (7000e5fc <_realloc_r+0x2cc>)
7000e4ee:	e7d3      	b.n	7000e498 <_realloc_r+0x168>
7000e4f0:	45b8      	cmp	r8, r7
7000e4f2:	dc35      	bgt.n	7000e560 <_realloc_r+0x230>
7000e4f4:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
7000e4f8:	4628      	mov	r0, r5
7000e4fa:	60d3      	str	r3, [r2, #12]
7000e4fc:	609a      	str	r2, [r3, #8]
7000e4fe:	f850 2f08 	ldr.w	r2, [r0, #8]!
7000e502:	68eb      	ldr	r3, [r5, #12]
7000e504:	60d3      	str	r3, [r2, #12]
7000e506:	609a      	str	r2, [r3, #8]
7000e508:	1f32      	subs	r2, r6, #4
7000e50a:	2a24      	cmp	r2, #36	@ 0x24
7000e50c:	d824      	bhi.n	7000e558 <_realloc_r+0x228>
7000e50e:	2a13      	cmp	r2, #19
7000e510:	d908      	bls.n	7000e524 <_realloc_r+0x1f4>
7000e512:	6823      	ldr	r3, [r4, #0]
7000e514:	60ab      	str	r3, [r5, #8]
7000e516:	6863      	ldr	r3, [r4, #4]
7000e518:	60eb      	str	r3, [r5, #12]
7000e51a:	2a1b      	cmp	r2, #27
7000e51c:	d80a      	bhi.n	7000e534 <_realloc_r+0x204>
7000e51e:	3408      	adds	r4, #8
7000e520:	f105 0010 	add.w	r0, r5, #16
7000e524:	6823      	ldr	r3, [r4, #0]
7000e526:	6003      	str	r3, [r0, #0]
7000e528:	6863      	ldr	r3, [r4, #4]
7000e52a:	6043      	str	r3, [r0, #4]
7000e52c:	68a3      	ldr	r3, [r4, #8]
7000e52e:	6083      	str	r3, [r0, #8]
7000e530:	46a9      	mov	r9, r5
7000e532:	e75c      	b.n	7000e3ee <_realloc_r+0xbe>
7000e534:	68a3      	ldr	r3, [r4, #8]
7000e536:	612b      	str	r3, [r5, #16]
7000e538:	68e3      	ldr	r3, [r4, #12]
7000e53a:	616b      	str	r3, [r5, #20]
7000e53c:	2a24      	cmp	r2, #36	@ 0x24
7000e53e:	bf01      	itttt	eq
7000e540:	6923      	ldreq	r3, [r4, #16]
7000e542:	61ab      	streq	r3, [r5, #24]
7000e544:	6963      	ldreq	r3, [r4, #20]
7000e546:	61eb      	streq	r3, [r5, #28]
7000e548:	bf19      	ittee	ne
7000e54a:	3410      	addne	r4, #16
7000e54c:	f105 0018 	addne.w	r0, r5, #24
7000e550:	f105 0020 	addeq.w	r0, r5, #32
7000e554:	3418      	addeq	r4, #24
7000e556:	e7e5      	b.n	7000e524 <_realloc_r+0x1f4>
7000e558:	4621      	mov	r1, r4
7000e55a:	f7fe fd0d 	bl	7000cf78 <memmove>
7000e55e:	e7e7      	b.n	7000e530 <_realloc_r+0x200>
7000e560:	9b01      	ldr	r3, [sp, #4]
7000e562:	4598      	cmp	r8, r3
7000e564:	dc31      	bgt.n	7000e5ca <_realloc_r+0x29a>
7000e566:	4628      	mov	r0, r5
7000e568:	68eb      	ldr	r3, [r5, #12]
7000e56a:	f850 2f08 	ldr.w	r2, [r0, #8]!
7000e56e:	60d3      	str	r3, [r2, #12]
7000e570:	609a      	str	r2, [r3, #8]
7000e572:	1f32      	subs	r2, r6, #4
7000e574:	2a24      	cmp	r2, #36	@ 0x24
7000e576:	d824      	bhi.n	7000e5c2 <_realloc_r+0x292>
7000e578:	2a13      	cmp	r2, #19
7000e57a:	d908      	bls.n	7000e58e <_realloc_r+0x25e>
7000e57c:	6823      	ldr	r3, [r4, #0]
7000e57e:	60ab      	str	r3, [r5, #8]
7000e580:	6863      	ldr	r3, [r4, #4]
7000e582:	60eb      	str	r3, [r5, #12]
7000e584:	2a1b      	cmp	r2, #27
7000e586:	d80a      	bhi.n	7000e59e <_realloc_r+0x26e>
7000e588:	3408      	adds	r4, #8
7000e58a:	f105 0010 	add.w	r0, r5, #16
7000e58e:	6823      	ldr	r3, [r4, #0]
7000e590:	6003      	str	r3, [r0, #0]
7000e592:	6863      	ldr	r3, [r4, #4]
7000e594:	6043      	str	r3, [r0, #4]
7000e596:	68a3      	ldr	r3, [r4, #8]
7000e598:	6083      	str	r3, [r0, #8]
7000e59a:	9f01      	ldr	r7, [sp, #4]
7000e59c:	e7c8      	b.n	7000e530 <_realloc_r+0x200>
7000e59e:	68a3      	ldr	r3, [r4, #8]
7000e5a0:	612b      	str	r3, [r5, #16]
7000e5a2:	68e3      	ldr	r3, [r4, #12]
7000e5a4:	616b      	str	r3, [r5, #20]
7000e5a6:	2a24      	cmp	r2, #36	@ 0x24
7000e5a8:	bf01      	itttt	eq
7000e5aa:	6923      	ldreq	r3, [r4, #16]
7000e5ac:	61ab      	streq	r3, [r5, #24]
7000e5ae:	6963      	ldreq	r3, [r4, #20]
7000e5b0:	61eb      	streq	r3, [r5, #28]
7000e5b2:	bf19      	ittee	ne
7000e5b4:	3410      	addne	r4, #16
7000e5b6:	f105 0018 	addne.w	r0, r5, #24
7000e5ba:	f105 0020 	addeq.w	r0, r5, #32
7000e5be:	3418      	addeq	r4, #24
7000e5c0:	e7e5      	b.n	7000e58e <_realloc_r+0x25e>
7000e5c2:	4621      	mov	r1, r4
7000e5c4:	f7fe fcd8 	bl	7000cf78 <memmove>
7000e5c8:	e7e7      	b.n	7000e59a <_realloc_r+0x26a>
7000e5ca:	4659      	mov	r1, fp
7000e5cc:	4650      	mov	r0, sl
7000e5ce:	f7fc fe65 	bl	7000b29c <_malloc_r>
7000e5d2:	4683      	mov	fp, r0
7000e5d4:	b918      	cbnz	r0, 7000e5de <_realloc_r+0x2ae>
7000e5d6:	4650      	mov	r0, sl
7000e5d8:	f7fd f8a0 	bl	7000b71c <__malloc_unlock>
7000e5dc:	e6c7      	b.n	7000e36e <_realloc_r+0x3e>
7000e5de:	f854 3c04 	ldr.w	r3, [r4, #-4]
7000e5e2:	f023 0301 	bic.w	r3, r3, #1
7000e5e6:	444b      	add	r3, r9
7000e5e8:	f1a0 0208 	sub.w	r2, r0, #8
7000e5ec:	4293      	cmp	r3, r2
7000e5ee:	d107      	bne.n	7000e600 <_realloc_r+0x2d0>
7000e5f0:	f850 7c04 	ldr.w	r7, [r0, #-4]
7000e5f4:	f027 0703 	bic.w	r7, r7, #3
7000e5f8:	4437      	add	r7, r6
7000e5fa:	e6f8      	b.n	7000e3ee <_realloc_r+0xbe>
7000e5fc:	240001fc 	.word	0x240001fc
7000e600:	1f32      	subs	r2, r6, #4
7000e602:	2a24      	cmp	r2, #36	@ 0x24
7000e604:	d82d      	bhi.n	7000e662 <_realloc_r+0x332>
7000e606:	2a13      	cmp	r2, #19
7000e608:	d928      	bls.n	7000e65c <_realloc_r+0x32c>
7000e60a:	6823      	ldr	r3, [r4, #0]
7000e60c:	6003      	str	r3, [r0, #0]
7000e60e:	6863      	ldr	r3, [r4, #4]
7000e610:	6043      	str	r3, [r0, #4]
7000e612:	2a1b      	cmp	r2, #27
7000e614:	d80e      	bhi.n	7000e634 <_realloc_r+0x304>
7000e616:	f104 0208 	add.w	r2, r4, #8
7000e61a:	f100 0308 	add.w	r3, r0, #8
7000e61e:	6811      	ldr	r1, [r2, #0]
7000e620:	6019      	str	r1, [r3, #0]
7000e622:	6851      	ldr	r1, [r2, #4]
7000e624:	6059      	str	r1, [r3, #4]
7000e626:	6892      	ldr	r2, [r2, #8]
7000e628:	609a      	str	r2, [r3, #8]
7000e62a:	4621      	mov	r1, r4
7000e62c:	4650      	mov	r0, sl
7000e62e:	f7fc fd75 	bl	7000b11c <_free_r>
7000e632:	e73f      	b.n	7000e4b4 <_realloc_r+0x184>
7000e634:	68a3      	ldr	r3, [r4, #8]
7000e636:	6083      	str	r3, [r0, #8]
7000e638:	68e3      	ldr	r3, [r4, #12]
7000e63a:	60c3      	str	r3, [r0, #12]
7000e63c:	2a24      	cmp	r2, #36	@ 0x24
7000e63e:	bf01      	itttt	eq
7000e640:	6923      	ldreq	r3, [r4, #16]
7000e642:	6103      	streq	r3, [r0, #16]
7000e644:	6961      	ldreq	r1, [r4, #20]
7000e646:	6141      	streq	r1, [r0, #20]
7000e648:	bf19      	ittee	ne
7000e64a:	f104 0210 	addne.w	r2, r4, #16
7000e64e:	f100 0310 	addne.w	r3, r0, #16
7000e652:	f104 0218 	addeq.w	r2, r4, #24
7000e656:	f100 0318 	addeq.w	r3, r0, #24
7000e65a:	e7e0      	b.n	7000e61e <_realloc_r+0x2ee>
7000e65c:	4603      	mov	r3, r0
7000e65e:	4622      	mov	r2, r4
7000e660:	e7dd      	b.n	7000e61e <_realloc_r+0x2ee>
7000e662:	4621      	mov	r1, r4
7000e664:	f7fe fc88 	bl	7000cf78 <memmove>
7000e668:	e7df      	b.n	7000e62a <_realloc_r+0x2fa>
7000e66a:	4637      	mov	r7, r6
7000e66c:	e6bf      	b.n	7000e3ee <_realloc_r+0xbe>
7000e66e:	431f      	orrs	r7, r3
7000e670:	f8c9 7004 	str.w	r7, [r9, #4]
7000e674:	6853      	ldr	r3, [r2, #4]
7000e676:	f043 0301 	orr.w	r3, r3, #1
7000e67a:	6053      	str	r3, [r2, #4]
7000e67c:	e6d3      	b.n	7000e426 <_realloc_r+0xf6>
7000e67e:	bf00      	nop

7000e680 <__swhatbuf_r>:
7000e680:	b570      	push	{r4, r5, r6, lr}
7000e682:	460c      	mov	r4, r1
7000e684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
7000e688:	2900      	cmp	r1, #0
7000e68a:	b096      	sub	sp, #88	@ 0x58
7000e68c:	4615      	mov	r5, r2
7000e68e:	461e      	mov	r6, r3
7000e690:	da07      	bge.n	7000e6a2 <__swhatbuf_r+0x22>
7000e692:	89a1      	ldrh	r1, [r4, #12]
7000e694:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
7000e698:	d117      	bne.n	7000e6ca <__swhatbuf_r+0x4a>
7000e69a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000e69e:	4608      	mov	r0, r1
7000e6a0:	e00f      	b.n	7000e6c2 <__swhatbuf_r+0x42>
7000e6a2:	466a      	mov	r2, sp
7000e6a4:	f000 f850 	bl	7000e748 <_fstat_r>
7000e6a8:	2800      	cmp	r0, #0
7000e6aa:	dbf2      	blt.n	7000e692 <__swhatbuf_r+0x12>
7000e6ac:	9901      	ldr	r1, [sp, #4]
7000e6ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
7000e6b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
7000e6b6:	4259      	negs	r1, r3
7000e6b8:	4159      	adcs	r1, r3
7000e6ba:	f44f 6000 	mov.w	r0, #2048	@ 0x800
7000e6be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000e6c2:	6031      	str	r1, [r6, #0]
7000e6c4:	602b      	str	r3, [r5, #0]
7000e6c6:	b016      	add	sp, #88	@ 0x58
7000e6c8:	bd70      	pop	{r4, r5, r6, pc}
7000e6ca:	2100      	movs	r1, #0
7000e6cc:	2340      	movs	r3, #64	@ 0x40
7000e6ce:	e7e6      	b.n	7000e69e <__swhatbuf_r+0x1e>

7000e6d0 <__smakebuf_r>:
7000e6d0:	898b      	ldrh	r3, [r1, #12]
7000e6d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
7000e6d4:	079d      	lsls	r5, r3, #30
7000e6d6:	4606      	mov	r6, r0
7000e6d8:	460c      	mov	r4, r1
7000e6da:	d507      	bpl.n	7000e6ec <__smakebuf_r+0x1c>
7000e6dc:	f104 0343 	add.w	r3, r4, #67	@ 0x43
7000e6e0:	6023      	str	r3, [r4, #0]
7000e6e2:	6123      	str	r3, [r4, #16]
7000e6e4:	2301      	movs	r3, #1
7000e6e6:	6163      	str	r3, [r4, #20]
7000e6e8:	b003      	add	sp, #12
7000e6ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
7000e6ec:	ab01      	add	r3, sp, #4
7000e6ee:	466a      	mov	r2, sp
7000e6f0:	f7ff ffc6 	bl	7000e680 <__swhatbuf_r>
7000e6f4:	9f00      	ldr	r7, [sp, #0]
7000e6f6:	4605      	mov	r5, r0
7000e6f8:	4639      	mov	r1, r7
7000e6fa:	4630      	mov	r0, r6
7000e6fc:	f7fc fdce 	bl	7000b29c <_malloc_r>
7000e700:	b948      	cbnz	r0, 7000e716 <__smakebuf_r+0x46>
7000e702:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
7000e706:	059a      	lsls	r2, r3, #22
7000e708:	d4ee      	bmi.n	7000e6e8 <__smakebuf_r+0x18>
7000e70a:	f023 0303 	bic.w	r3, r3, #3
7000e70e:	f043 0302 	orr.w	r3, r3, #2
7000e712:	81a3      	strh	r3, [r4, #12]
7000e714:	e7e2      	b.n	7000e6dc <__smakebuf_r+0xc>
7000e716:	89a3      	ldrh	r3, [r4, #12]
7000e718:	6020      	str	r0, [r4, #0]
7000e71a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
7000e71e:	81a3      	strh	r3, [r4, #12]
7000e720:	9b01      	ldr	r3, [sp, #4]
7000e722:	e9c4 0704 	strd	r0, r7, [r4, #16]
7000e726:	b15b      	cbz	r3, 7000e740 <__smakebuf_r+0x70>
7000e728:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
7000e72c:	4630      	mov	r0, r6
7000e72e:	f000 f81d 	bl	7000e76c <_isatty_r>
7000e732:	b128      	cbz	r0, 7000e740 <__smakebuf_r+0x70>
7000e734:	89a3      	ldrh	r3, [r4, #12]
7000e736:	f023 0303 	bic.w	r3, r3, #3
7000e73a:	f043 0301 	orr.w	r3, r3, #1
7000e73e:	81a3      	strh	r3, [r4, #12]
7000e740:	89a3      	ldrh	r3, [r4, #12]
7000e742:	431d      	orrs	r5, r3
7000e744:	81a5      	strh	r5, [r4, #12]
7000e746:	e7cf      	b.n	7000e6e8 <__smakebuf_r+0x18>

7000e748 <_fstat_r>:
7000e748:	b538      	push	{r3, r4, r5, lr}
7000e74a:	4d07      	ldr	r5, [pc, #28]	@ (7000e768 <_fstat_r+0x20>)
7000e74c:	2300      	movs	r3, #0
7000e74e:	4604      	mov	r4, r0
7000e750:	4608      	mov	r0, r1
7000e752:	4611      	mov	r1, r2
7000e754:	602b      	str	r3, [r5, #0]
7000e756:	f7f3 fa4e 	bl	70001bf6 <_fstat>
7000e75a:	1c43      	adds	r3, r0, #1
7000e75c:	d102      	bne.n	7000e764 <_fstat_r+0x1c>
7000e75e:	682b      	ldr	r3, [r5, #0]
7000e760:	b103      	cbz	r3, 7000e764 <_fstat_r+0x1c>
7000e762:	6023      	str	r3, [r4, #0]
7000e764:	bd38      	pop	{r3, r4, r5, pc}
7000e766:	bf00      	nop
7000e768:	24000e50 	.word	0x24000e50

7000e76c <_isatty_r>:
7000e76c:	b538      	push	{r3, r4, r5, lr}
7000e76e:	4d06      	ldr	r5, [pc, #24]	@ (7000e788 <_isatty_r+0x1c>)
7000e770:	2300      	movs	r3, #0
7000e772:	4604      	mov	r4, r0
7000e774:	4608      	mov	r0, r1
7000e776:	602b      	str	r3, [r5, #0]
7000e778:	f7f3 fa4d 	bl	70001c16 <_isatty>
7000e77c:	1c43      	adds	r3, r0, #1
7000e77e:	d102      	bne.n	7000e786 <_isatty_r+0x1a>
7000e780:	682b      	ldr	r3, [r5, #0]
7000e782:	b103      	cbz	r3, 7000e786 <_isatty_r+0x1a>
7000e784:	6023      	str	r3, [r4, #0]
7000e786:	bd38      	pop	{r3, r4, r5, pc}
7000e788:	24000e50 	.word	0x24000e50

7000e78c <__assert_func>:
7000e78c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
7000e78e:	4614      	mov	r4, r2
7000e790:	461a      	mov	r2, r3
7000e792:	4b09      	ldr	r3, [pc, #36]	@ (7000e7b8 <__assert_func+0x2c>)
7000e794:	681b      	ldr	r3, [r3, #0]
7000e796:	4605      	mov	r5, r0
7000e798:	68d8      	ldr	r0, [r3, #12]
7000e79a:	b14c      	cbz	r4, 7000e7b0 <__assert_func+0x24>
7000e79c:	4b07      	ldr	r3, [pc, #28]	@ (7000e7bc <__assert_func+0x30>)
7000e79e:	9100      	str	r1, [sp, #0]
7000e7a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
7000e7a4:	4906      	ldr	r1, [pc, #24]	@ (7000e7c0 <__assert_func+0x34>)
7000e7a6:	462b      	mov	r3, r5
7000e7a8:	f000 f862 	bl	7000e870 <fiprintf>
7000e7ac:	f000 fd3a 	bl	7000f224 <abort>
7000e7b0:	4b04      	ldr	r3, [pc, #16]	@ (7000e7c4 <__assert_func+0x38>)
7000e7b2:	461c      	mov	r4, r3
7000e7b4:	e7f3      	b.n	7000e79e <__assert_func+0x12>
7000e7b6:	bf00      	nop
7000e7b8:	240000a8 	.word	0x240000a8
7000e7bc:	7000f88d 	.word	0x7000f88d
7000e7c0:	7000f89a 	.word	0x7000f89a
7000e7c4:	7000f8c8 	.word	0x7000f8c8

7000e7c8 <_calloc_r>:
7000e7c8:	b538      	push	{r3, r4, r5, lr}
7000e7ca:	fba1 1502 	umull	r1, r5, r1, r2
7000e7ce:	b935      	cbnz	r5, 7000e7de <_calloc_r+0x16>
7000e7d0:	f7fc fd64 	bl	7000b29c <_malloc_r>
7000e7d4:	4604      	mov	r4, r0
7000e7d6:	b938      	cbnz	r0, 7000e7e8 <_calloc_r+0x20>
7000e7d8:	2400      	movs	r4, #0
7000e7da:	4620      	mov	r0, r4
7000e7dc:	bd38      	pop	{r3, r4, r5, pc}
7000e7de:	f7fc fc09 	bl	7000aff4 <__errno>
7000e7e2:	230c      	movs	r3, #12
7000e7e4:	6003      	str	r3, [r0, #0]
7000e7e6:	e7f7      	b.n	7000e7d8 <_calloc_r+0x10>
7000e7e8:	f850 2c04 	ldr.w	r2, [r0, #-4]
7000e7ec:	f022 0203 	bic.w	r2, r2, #3
7000e7f0:	3a04      	subs	r2, #4
7000e7f2:	2a24      	cmp	r2, #36	@ 0x24
7000e7f4:	d819      	bhi.n	7000e82a <_calloc_r+0x62>
7000e7f6:	2a13      	cmp	r2, #19
7000e7f8:	d915      	bls.n	7000e826 <_calloc_r+0x5e>
7000e7fa:	2a1b      	cmp	r2, #27
7000e7fc:	e9c0 5500 	strd	r5, r5, [r0]
7000e800:	d806      	bhi.n	7000e810 <_calloc_r+0x48>
7000e802:	f100 0308 	add.w	r3, r0, #8
7000e806:	2200      	movs	r2, #0
7000e808:	e9c3 2200 	strd	r2, r2, [r3]
7000e80c:	609a      	str	r2, [r3, #8]
7000e80e:	e7e4      	b.n	7000e7da <_calloc_r+0x12>
7000e810:	2a24      	cmp	r2, #36	@ 0x24
7000e812:	e9c0 5502 	strd	r5, r5, [r0, #8]
7000e816:	bf11      	iteee	ne
7000e818:	f100 0310 	addne.w	r3, r0, #16
7000e81c:	6105      	streq	r5, [r0, #16]
7000e81e:	f100 0318 	addeq.w	r3, r0, #24
7000e822:	6145      	streq	r5, [r0, #20]
7000e824:	e7ef      	b.n	7000e806 <_calloc_r+0x3e>
7000e826:	4603      	mov	r3, r0
7000e828:	e7ed      	b.n	7000e806 <_calloc_r+0x3e>
7000e82a:	4629      	mov	r1, r5
7000e82c:	f7fc fb93 	bl	7000af56 <memset>
7000e830:	e7d3      	b.n	7000e7da <_calloc_r+0x12>

7000e832 <__ascii_mbtowc>:
7000e832:	b082      	sub	sp, #8
7000e834:	b901      	cbnz	r1, 7000e838 <__ascii_mbtowc+0x6>
7000e836:	a901      	add	r1, sp, #4
7000e838:	b142      	cbz	r2, 7000e84c <__ascii_mbtowc+0x1a>
7000e83a:	b14b      	cbz	r3, 7000e850 <__ascii_mbtowc+0x1e>
7000e83c:	7813      	ldrb	r3, [r2, #0]
7000e83e:	600b      	str	r3, [r1, #0]
7000e840:	7812      	ldrb	r2, [r2, #0]
7000e842:	1e10      	subs	r0, r2, #0
7000e844:	bf18      	it	ne
7000e846:	2001      	movne	r0, #1
7000e848:	b002      	add	sp, #8
7000e84a:	4770      	bx	lr
7000e84c:	4610      	mov	r0, r2
7000e84e:	e7fb      	b.n	7000e848 <__ascii_mbtowc+0x16>
7000e850:	f06f 0001 	mvn.w	r0, #1
7000e854:	e7f8      	b.n	7000e848 <__ascii_mbtowc+0x16>

7000e856 <__ascii_wctomb>:
7000e856:	4603      	mov	r3, r0
7000e858:	4608      	mov	r0, r1
7000e85a:	b141      	cbz	r1, 7000e86e <__ascii_wctomb+0x18>
7000e85c:	2aff      	cmp	r2, #255	@ 0xff
7000e85e:	d904      	bls.n	7000e86a <__ascii_wctomb+0x14>
7000e860:	228a      	movs	r2, #138	@ 0x8a
7000e862:	601a      	str	r2, [r3, #0]
7000e864:	f04f 30ff 	mov.w	r0, #4294967295
7000e868:	4770      	bx	lr
7000e86a:	700a      	strb	r2, [r1, #0]
7000e86c:	2001      	movs	r0, #1
7000e86e:	4770      	bx	lr

7000e870 <fiprintf>:
7000e870:	b40e      	push	{r1, r2, r3}
7000e872:	b503      	push	{r0, r1, lr}
7000e874:	4601      	mov	r1, r0
7000e876:	ab03      	add	r3, sp, #12
7000e878:	4805      	ldr	r0, [pc, #20]	@ (7000e890 <fiprintf+0x20>)
7000e87a:	f853 2b04 	ldr.w	r2, [r3], #4
7000e87e:	6800      	ldr	r0, [r0, #0]
7000e880:	9301      	str	r3, [sp, #4]
7000e882:	f000 f807 	bl	7000e894 <_vfiprintf_r>
7000e886:	b002      	add	sp, #8
7000e888:	f85d eb04 	ldr.w	lr, [sp], #4
7000e88c:	b003      	add	sp, #12
7000e88e:	4770      	bx	lr
7000e890:	240000a8 	.word	0x240000a8

7000e894 <_vfiprintf_r>:
7000e894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000e898:	b0bb      	sub	sp, #236	@ 0xec
7000e89a:	460f      	mov	r7, r1
7000e89c:	4693      	mov	fp, r2
7000e89e:	461c      	mov	r4, r3
7000e8a0:	461d      	mov	r5, r3
7000e8a2:	9000      	str	r0, [sp, #0]
7000e8a4:	b118      	cbz	r0, 7000e8ae <_vfiprintf_r+0x1a>
7000e8a6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
7000e8a8:	b90b      	cbnz	r3, 7000e8ae <_vfiprintf_r+0x1a>
7000e8aa:	f7fc fa77 	bl	7000ad9c <__sinit>
7000e8ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000e8b0:	07da      	lsls	r2, r3, #31
7000e8b2:	d405      	bmi.n	7000e8c0 <_vfiprintf_r+0x2c>
7000e8b4:	89bb      	ldrh	r3, [r7, #12]
7000e8b6:	059b      	lsls	r3, r3, #22
7000e8b8:	d402      	bmi.n	7000e8c0 <_vfiprintf_r+0x2c>
7000e8ba:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7000e8bc:	f7fc fbc6 	bl	7000b04c <__retarget_lock_acquire_recursive>
7000e8c0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
7000e8c4:	049e      	lsls	r6, r3, #18
7000e8c6:	d406      	bmi.n	7000e8d6 <_vfiprintf_r+0x42>
7000e8c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
7000e8ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
7000e8ce:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
7000e8d2:	81bb      	strh	r3, [r7, #12]
7000e8d4:	667a      	str	r2, [r7, #100]	@ 0x64
7000e8d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000e8d8:	0498      	lsls	r0, r3, #18
7000e8da:	d508      	bpl.n	7000e8ee <_vfiprintf_r+0x5a>
7000e8dc:	07d9      	lsls	r1, r3, #31
7000e8de:	d512      	bpl.n	7000e906 <_vfiprintf_r+0x72>
7000e8e0:	f04f 33ff 	mov.w	r3, #4294967295
7000e8e4:	9303      	str	r3, [sp, #12]
7000e8e6:	9803      	ldr	r0, [sp, #12]
7000e8e8:	b03b      	add	sp, #236	@ 0xec
7000e8ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
7000e8ee:	89bb      	ldrh	r3, [r7, #12]
7000e8f0:	071a      	lsls	r2, r3, #28
7000e8f2:	d501      	bpl.n	7000e8f8 <_vfiprintf_r+0x64>
7000e8f4:	693b      	ldr	r3, [r7, #16]
7000e8f6:	b96b      	cbnz	r3, 7000e914 <_vfiprintf_r+0x80>
7000e8f8:	9800      	ldr	r0, [sp, #0]
7000e8fa:	4639      	mov	r1, r7
7000e8fc:	f7fe fae6 	bl	7000cecc <__swsetup_r>
7000e900:	b140      	cbz	r0, 7000e914 <_vfiprintf_r+0x80>
7000e902:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000e904:	e7ea      	b.n	7000e8dc <_vfiprintf_r+0x48>
7000e906:	89bb      	ldrh	r3, [r7, #12]
7000e908:	059b      	lsls	r3, r3, #22
7000e90a:	d4e9      	bmi.n	7000e8e0 <_vfiprintf_r+0x4c>
7000e90c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7000e90e:	f7fc fb9e 	bl	7000b04e <__retarget_lock_release_recursive>
7000e912:	e7e5      	b.n	7000e8e0 <_vfiprintf_r+0x4c>
7000e914:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
7000e918:	f003 021a 	and.w	r2, r3, #26
7000e91c:	2a0a      	cmp	r2, #10
7000e91e:	d114      	bne.n	7000e94a <_vfiprintf_r+0xb6>
7000e920:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
7000e924:	2a00      	cmp	r2, #0
7000e926:	db10      	blt.n	7000e94a <_vfiprintf_r+0xb6>
7000e928:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
7000e92a:	07d6      	lsls	r6, r2, #31
7000e92c:	d404      	bmi.n	7000e938 <_vfiprintf_r+0xa4>
7000e92e:	059d      	lsls	r5, r3, #22
7000e930:	d402      	bmi.n	7000e938 <_vfiprintf_r+0xa4>
7000e932:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7000e934:	f7fc fb8b 	bl	7000b04e <__retarget_lock_release_recursive>
7000e938:	9800      	ldr	r0, [sp, #0]
7000e93a:	4623      	mov	r3, r4
7000e93c:	465a      	mov	r2, fp
7000e93e:	4639      	mov	r1, r7
7000e940:	b03b      	add	sp, #236	@ 0xec
7000e942:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
7000e946:	f000 bc2d 	b.w	7000f1a4 <__sbprintf>
7000e94a:	2300      	movs	r3, #0
7000e94c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
7000e950:	e9cd 3305 	strd	r3, r3, [sp, #20]
7000e954:	e9cd 3307 	strd	r3, r3, [sp, #28]
7000e958:	ae11      	add	r6, sp, #68	@ 0x44
7000e95a:	960e      	str	r6, [sp, #56]	@ 0x38
7000e95c:	9303      	str	r3, [sp, #12]
7000e95e:	465b      	mov	r3, fp
7000e960:	461c      	mov	r4, r3
7000e962:	f813 2b01 	ldrb.w	r2, [r3], #1
7000e966:	b10a      	cbz	r2, 7000e96c <_vfiprintf_r+0xd8>
7000e968:	2a25      	cmp	r2, #37	@ 0x25
7000e96a:	d1f9      	bne.n	7000e960 <_vfiprintf_r+0xcc>
7000e96c:	ebb4 080b 	subs.w	r8, r4, fp
7000e970:	d00d      	beq.n	7000e98e <_vfiprintf_r+0xfa>
7000e972:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000e974:	4443      	add	r3, r8
7000e976:	9310      	str	r3, [sp, #64]	@ 0x40
7000e978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000e97a:	3301      	adds	r3, #1
7000e97c:	2b07      	cmp	r3, #7
7000e97e:	e9c6 b800 	strd	fp, r8, [r6]
7000e982:	930f      	str	r3, [sp, #60]	@ 0x3c
7000e984:	dc75      	bgt.n	7000ea72 <_vfiprintf_r+0x1de>
7000e986:	3608      	adds	r6, #8
7000e988:	9b03      	ldr	r3, [sp, #12]
7000e98a:	4443      	add	r3, r8
7000e98c:	9303      	str	r3, [sp, #12]
7000e98e:	7823      	ldrb	r3, [r4, #0]
7000e990:	2b00      	cmp	r3, #0
7000e992:	f000 83c9 	beq.w	7000f128 <_vfiprintf_r+0x894>
7000e996:	2300      	movs	r3, #0
7000e998:	f04f 32ff 	mov.w	r2, #4294967295
7000e99c:	e9cd 2301 	strd	r2, r3, [sp, #4]
7000e9a0:	3401      	adds	r4, #1
7000e9a2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
7000e9a6:	469a      	mov	sl, r3
7000e9a8:	46a3      	mov	fp, r4
7000e9aa:	f81b 3b01 	ldrb.w	r3, [fp], #1
7000e9ae:	f1a3 0220 	sub.w	r2, r3, #32
7000e9b2:	2a5a      	cmp	r2, #90	@ 0x5a
7000e9b4:	f200 8312 	bhi.w	7000efdc <_vfiprintf_r+0x748>
7000e9b8:	e8df f012 	tbh	[pc, r2, lsl #1]
7000e9bc:	0310009a 	.word	0x0310009a
7000e9c0:	00a20310 	.word	0x00a20310
7000e9c4:	03100310 	.word	0x03100310
7000e9c8:	00820310 	.word	0x00820310
7000e9cc:	03100310 	.word	0x03100310
7000e9d0:	00af00a5 	.word	0x00af00a5
7000e9d4:	00ac0310 	.word	0x00ac0310
7000e9d8:	031000b1 	.word	0x031000b1
7000e9dc:	00d000cd 	.word	0x00d000cd
7000e9e0:	00d000d0 	.word	0x00d000d0
7000e9e4:	00d000d0 	.word	0x00d000d0
7000e9e8:	00d000d0 	.word	0x00d000d0
7000e9ec:	00d000d0 	.word	0x00d000d0
7000e9f0:	03100310 	.word	0x03100310
7000e9f4:	03100310 	.word	0x03100310
7000e9f8:	03100310 	.word	0x03100310
7000e9fc:	03100310 	.word	0x03100310
7000ea00:	00f60310 	.word	0x00f60310
7000ea04:	03100103 	.word	0x03100103
7000ea08:	03100310 	.word	0x03100310
7000ea0c:	03100310 	.word	0x03100310
7000ea10:	03100310 	.word	0x03100310
7000ea14:	03100310 	.word	0x03100310
7000ea18:	01510310 	.word	0x01510310
7000ea1c:	03100310 	.word	0x03100310
7000ea20:	01980310 	.word	0x01980310
7000ea24:	02770310 	.word	0x02770310
7000ea28:	03100310 	.word	0x03100310
7000ea2c:	03100297 	.word	0x03100297
7000ea30:	03100310 	.word	0x03100310
7000ea34:	03100310 	.word	0x03100310
7000ea38:	03100310 	.word	0x03100310
7000ea3c:	03100310 	.word	0x03100310
7000ea40:	00f60310 	.word	0x00f60310
7000ea44:	03100105 	.word	0x03100105
7000ea48:	03100310 	.word	0x03100310
7000ea4c:	010500df 	.word	0x010500df
7000ea50:	031000f0 	.word	0x031000f0
7000ea54:	031000ea 	.word	0x031000ea
7000ea58:	01530131 	.word	0x01530131
7000ea5c:	00f00188 	.word	0x00f00188
7000ea60:	01980310 	.word	0x01980310
7000ea64:	02790098 	.word	0x02790098
7000ea68:	03100310 	.word	0x03100310
7000ea6c:	03100065 	.word	0x03100065
7000ea70:	0098      	.short	0x0098
7000ea72:	9800      	ldr	r0, [sp, #0]
7000ea74:	aa0e      	add	r2, sp, #56	@ 0x38
7000ea76:	4639      	mov	r1, r7
7000ea78:	f7fe f878 	bl	7000cb6c <__sprint_r>
7000ea7c:	2800      	cmp	r0, #0
7000ea7e:	f040 8332 	bne.w	7000f0e6 <_vfiprintf_r+0x852>
7000ea82:	ae11      	add	r6, sp, #68	@ 0x44
7000ea84:	e780      	b.n	7000e988 <_vfiprintf_r+0xf4>
7000ea86:	4a98      	ldr	r2, [pc, #608]	@ (7000ece8 <_vfiprintf_r+0x454>)
7000ea88:	9205      	str	r2, [sp, #20]
7000ea8a:	f01a 0220 	ands.w	r2, sl, #32
7000ea8e:	f000 822e 	beq.w	7000eeee <_vfiprintf_r+0x65a>
7000ea92:	3507      	adds	r5, #7
7000ea94:	f025 0507 	bic.w	r5, r5, #7
7000ea98:	46a8      	mov	r8, r5
7000ea9a:	686d      	ldr	r5, [r5, #4]
7000ea9c:	f858 4b08 	ldr.w	r4, [r8], #8
7000eaa0:	f01a 0f01 	tst.w	sl, #1
7000eaa4:	d009      	beq.n	7000eaba <_vfiprintf_r+0x226>
7000eaa6:	ea54 0205 	orrs.w	r2, r4, r5
7000eaaa:	bf1f      	itttt	ne
7000eaac:	2230      	movne	r2, #48	@ 0x30
7000eaae:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
7000eab2:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
7000eab6:	f04a 0a02 	orrne.w	sl, sl, #2
7000eaba:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
7000eabe:	e111      	b.n	7000ece4 <_vfiprintf_r+0x450>
7000eac0:	9800      	ldr	r0, [sp, #0]
7000eac2:	f7fe fa87 	bl	7000cfd4 <_localeconv_r>
7000eac6:	6843      	ldr	r3, [r0, #4]
7000eac8:	9308      	str	r3, [sp, #32]
7000eaca:	4618      	mov	r0, r3
7000eacc:	f7f1 fc10 	bl	700002f0 <strlen>
7000ead0:	9007      	str	r0, [sp, #28]
7000ead2:	9800      	ldr	r0, [sp, #0]
7000ead4:	f7fe fa7e 	bl	7000cfd4 <_localeconv_r>
7000ead8:	6883      	ldr	r3, [r0, #8]
7000eada:	9306      	str	r3, [sp, #24]
7000eadc:	9b07      	ldr	r3, [sp, #28]
7000eade:	b12b      	cbz	r3, 7000eaec <_vfiprintf_r+0x258>
7000eae0:	9b06      	ldr	r3, [sp, #24]
7000eae2:	b11b      	cbz	r3, 7000eaec <_vfiprintf_r+0x258>
7000eae4:	781b      	ldrb	r3, [r3, #0]
7000eae6:	b10b      	cbz	r3, 7000eaec <_vfiprintf_r+0x258>
7000eae8:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
7000eaec:	465c      	mov	r4, fp
7000eaee:	e75b      	b.n	7000e9a8 <_vfiprintf_r+0x114>
7000eaf0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
7000eaf4:	2b00      	cmp	r3, #0
7000eaf6:	d1f9      	bne.n	7000eaec <_vfiprintf_r+0x258>
7000eaf8:	2320      	movs	r3, #32
7000eafa:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
7000eafe:	e7f5      	b.n	7000eaec <_vfiprintf_r+0x258>
7000eb00:	f04a 0a01 	orr.w	sl, sl, #1
7000eb04:	e7f2      	b.n	7000eaec <_vfiprintf_r+0x258>
7000eb06:	f855 3b04 	ldr.w	r3, [r5], #4
7000eb0a:	9302      	str	r3, [sp, #8]
7000eb0c:	2b00      	cmp	r3, #0
7000eb0e:	daed      	bge.n	7000eaec <_vfiprintf_r+0x258>
7000eb10:	425b      	negs	r3, r3
7000eb12:	9302      	str	r3, [sp, #8]
7000eb14:	f04a 0a04 	orr.w	sl, sl, #4
7000eb18:	e7e8      	b.n	7000eaec <_vfiprintf_r+0x258>
7000eb1a:	232b      	movs	r3, #43	@ 0x2b
7000eb1c:	e7ed      	b.n	7000eafa <_vfiprintf_r+0x266>
7000eb1e:	465a      	mov	r2, fp
7000eb20:	f812 3b01 	ldrb.w	r3, [r2], #1
7000eb24:	2b2a      	cmp	r3, #42	@ 0x2a
7000eb26:	d113      	bne.n	7000eb50 <_vfiprintf_r+0x2bc>
7000eb28:	f855 3b04 	ldr.w	r3, [r5], #4
7000eb2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
7000eb30:	9301      	str	r3, [sp, #4]
7000eb32:	4693      	mov	fp, r2
7000eb34:	e7da      	b.n	7000eaec <_vfiprintf_r+0x258>
7000eb36:	f812 3b01 	ldrb.w	r3, [r2], #1
7000eb3a:	fb04 0101 	mla	r1, r4, r1, r0
7000eb3e:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
7000eb42:	2809      	cmp	r0, #9
7000eb44:	d9f7      	bls.n	7000eb36 <_vfiprintf_r+0x2a2>
7000eb46:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
7000eb4a:	9101      	str	r1, [sp, #4]
7000eb4c:	4693      	mov	fp, r2
7000eb4e:	e72e      	b.n	7000e9ae <_vfiprintf_r+0x11a>
7000eb50:	2100      	movs	r1, #0
7000eb52:	240a      	movs	r4, #10
7000eb54:	e7f3      	b.n	7000eb3e <_vfiprintf_r+0x2aa>
7000eb56:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
7000eb5a:	e7c7      	b.n	7000eaec <_vfiprintf_r+0x258>
7000eb5c:	2200      	movs	r2, #0
7000eb5e:	9202      	str	r2, [sp, #8]
7000eb60:	210a      	movs	r1, #10
7000eb62:	9a02      	ldr	r2, [sp, #8]
7000eb64:	3b30      	subs	r3, #48	@ 0x30
7000eb66:	fb01 3302 	mla	r3, r1, r2, r3
7000eb6a:	9302      	str	r3, [sp, #8]
7000eb6c:	f81b 3b01 	ldrb.w	r3, [fp], #1
7000eb70:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
7000eb74:	2a09      	cmp	r2, #9
7000eb76:	d9f4      	bls.n	7000eb62 <_vfiprintf_r+0x2ce>
7000eb78:	e719      	b.n	7000e9ae <_vfiprintf_r+0x11a>
7000eb7a:	f89b 3000 	ldrb.w	r3, [fp]
7000eb7e:	2b68      	cmp	r3, #104	@ 0x68
7000eb80:	bf06      	itte	eq
7000eb82:	f10b 0b01 	addeq.w	fp, fp, #1
7000eb86:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
7000eb8a:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
7000eb8e:	e7ad      	b.n	7000eaec <_vfiprintf_r+0x258>
7000eb90:	f89b 3000 	ldrb.w	r3, [fp]
7000eb94:	2b6c      	cmp	r3, #108	@ 0x6c
7000eb96:	d104      	bne.n	7000eba2 <_vfiprintf_r+0x30e>
7000eb98:	f10b 0b01 	add.w	fp, fp, #1
7000eb9c:	f04a 0a20 	orr.w	sl, sl, #32
7000eba0:	e7a4      	b.n	7000eaec <_vfiprintf_r+0x258>
7000eba2:	f04a 0a10 	orr.w	sl, sl, #16
7000eba6:	e7a1      	b.n	7000eaec <_vfiprintf_r+0x258>
7000eba8:	46a8      	mov	r8, r5
7000ebaa:	2400      	movs	r4, #0
7000ebac:	f858 3b04 	ldr.w	r3, [r8], #4
7000ebb0:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
7000ebb4:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
7000ebb8:	2301      	movs	r3, #1
7000ebba:	9301      	str	r3, [sp, #4]
7000ebbc:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
7000ebc0:	e0a9      	b.n	7000ed16 <_vfiprintf_r+0x482>
7000ebc2:	f04a 0a10 	orr.w	sl, sl, #16
7000ebc6:	f01a 0f20 	tst.w	sl, #32
7000ebca:	d011      	beq.n	7000ebf0 <_vfiprintf_r+0x35c>
7000ebcc:	3507      	adds	r5, #7
7000ebce:	f025 0507 	bic.w	r5, r5, #7
7000ebd2:	46a8      	mov	r8, r5
7000ebd4:	686d      	ldr	r5, [r5, #4]
7000ebd6:	f858 4b08 	ldr.w	r4, [r8], #8
7000ebda:	2d00      	cmp	r5, #0
7000ebdc:	da06      	bge.n	7000ebec <_vfiprintf_r+0x358>
7000ebde:	4264      	negs	r4, r4
7000ebe0:	f04f 032d 	mov.w	r3, #45	@ 0x2d
7000ebe4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
7000ebe8:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
7000ebec:	2301      	movs	r3, #1
7000ebee:	e048      	b.n	7000ec82 <_vfiprintf_r+0x3ee>
7000ebf0:	46a8      	mov	r8, r5
7000ebf2:	f01a 0f10 	tst.w	sl, #16
7000ebf6:	f858 5b04 	ldr.w	r5, [r8], #4
7000ebfa:	d002      	beq.n	7000ec02 <_vfiprintf_r+0x36e>
7000ebfc:	462c      	mov	r4, r5
7000ebfe:	17ed      	asrs	r5, r5, #31
7000ec00:	e7eb      	b.n	7000ebda <_vfiprintf_r+0x346>
7000ec02:	f01a 0f40 	tst.w	sl, #64	@ 0x40
7000ec06:	d003      	beq.n	7000ec10 <_vfiprintf_r+0x37c>
7000ec08:	b22c      	sxth	r4, r5
7000ec0a:	f345 35c0 	sbfx	r5, r5, #15, #1
7000ec0e:	e7e4      	b.n	7000ebda <_vfiprintf_r+0x346>
7000ec10:	f41a 7f00 	tst.w	sl, #512	@ 0x200
7000ec14:	d0f2      	beq.n	7000ebfc <_vfiprintf_r+0x368>
7000ec16:	b26c      	sxtb	r4, r5
7000ec18:	f345 15c0 	sbfx	r5, r5, #7, #1
7000ec1c:	e7dd      	b.n	7000ebda <_vfiprintf_r+0x346>
7000ec1e:	f01a 0f20 	tst.w	sl, #32
7000ec22:	d007      	beq.n	7000ec34 <_vfiprintf_r+0x3a0>
7000ec24:	9a03      	ldr	r2, [sp, #12]
7000ec26:	682b      	ldr	r3, [r5, #0]
7000ec28:	9903      	ldr	r1, [sp, #12]
7000ec2a:	17d2      	asrs	r2, r2, #31
7000ec2c:	e9c3 1200 	strd	r1, r2, [r3]
7000ec30:	3504      	adds	r5, #4
7000ec32:	e694      	b.n	7000e95e <_vfiprintf_r+0xca>
7000ec34:	f01a 0f10 	tst.w	sl, #16
7000ec38:	d003      	beq.n	7000ec42 <_vfiprintf_r+0x3ae>
7000ec3a:	682b      	ldr	r3, [r5, #0]
7000ec3c:	9a03      	ldr	r2, [sp, #12]
7000ec3e:	601a      	str	r2, [r3, #0]
7000ec40:	e7f6      	b.n	7000ec30 <_vfiprintf_r+0x39c>
7000ec42:	f01a 0f40 	tst.w	sl, #64	@ 0x40
7000ec46:	d003      	beq.n	7000ec50 <_vfiprintf_r+0x3bc>
7000ec48:	682b      	ldr	r3, [r5, #0]
7000ec4a:	9a03      	ldr	r2, [sp, #12]
7000ec4c:	801a      	strh	r2, [r3, #0]
7000ec4e:	e7ef      	b.n	7000ec30 <_vfiprintf_r+0x39c>
7000ec50:	f41a 7f00 	tst.w	sl, #512	@ 0x200
7000ec54:	d0f1      	beq.n	7000ec3a <_vfiprintf_r+0x3a6>
7000ec56:	682b      	ldr	r3, [r5, #0]
7000ec58:	9a03      	ldr	r2, [sp, #12]
7000ec5a:	701a      	strb	r2, [r3, #0]
7000ec5c:	e7e8      	b.n	7000ec30 <_vfiprintf_r+0x39c>
7000ec5e:	f04a 0a10 	orr.w	sl, sl, #16
7000ec62:	f01a 0320 	ands.w	r3, sl, #32
7000ec66:	d01f      	beq.n	7000eca8 <_vfiprintf_r+0x414>
7000ec68:	3507      	adds	r5, #7
7000ec6a:	f025 0507 	bic.w	r5, r5, #7
7000ec6e:	46a8      	mov	r8, r5
7000ec70:	686d      	ldr	r5, [r5, #4]
7000ec72:	f858 4b08 	ldr.w	r4, [r8], #8
7000ec76:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
7000ec7a:	2300      	movs	r3, #0
7000ec7c:	2200      	movs	r2, #0
7000ec7e:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
7000ec82:	9a01      	ldr	r2, [sp, #4]
7000ec84:	2a00      	cmp	r2, #0
7000ec86:	f2c0 825c 	blt.w	7000f142 <_vfiprintf_r+0x8ae>
7000ec8a:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
7000ec8e:	9204      	str	r2, [sp, #16]
7000ec90:	ea54 0205 	orrs.w	r2, r4, r5
7000ec94:	f040 825b 	bne.w	7000f14e <_vfiprintf_r+0x8ba>
7000ec98:	9a01      	ldr	r2, [sp, #4]
7000ec9a:	2a00      	cmp	r2, #0
7000ec9c:	f000 8195 	beq.w	7000efca <_vfiprintf_r+0x736>
7000eca0:	2b01      	cmp	r3, #1
7000eca2:	f040 8257 	bne.w	7000f154 <_vfiprintf_r+0x8c0>
7000eca6:	e139      	b.n	7000ef1c <_vfiprintf_r+0x688>
7000eca8:	46a8      	mov	r8, r5
7000ecaa:	f01a 0510 	ands.w	r5, sl, #16
7000ecae:	f858 4b04 	ldr.w	r4, [r8], #4
7000ecb2:	d001      	beq.n	7000ecb8 <_vfiprintf_r+0x424>
7000ecb4:	461d      	mov	r5, r3
7000ecb6:	e7de      	b.n	7000ec76 <_vfiprintf_r+0x3e2>
7000ecb8:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
7000ecbc:	d001      	beq.n	7000ecc2 <_vfiprintf_r+0x42e>
7000ecbe:	b2a4      	uxth	r4, r4
7000ecc0:	e7d9      	b.n	7000ec76 <_vfiprintf_r+0x3e2>
7000ecc2:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
7000ecc6:	d0d6      	beq.n	7000ec76 <_vfiprintf_r+0x3e2>
7000ecc8:	b2e4      	uxtb	r4, r4
7000ecca:	e7f3      	b.n	7000ecb4 <_vfiprintf_r+0x420>
7000eccc:	46a8      	mov	r8, r5
7000ecce:	f647 0330 	movw	r3, #30768	@ 0x7830
7000ecd2:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
7000ecd6:	f858 4b04 	ldr.w	r4, [r8], #4
7000ecda:	4b03      	ldr	r3, [pc, #12]	@ (7000ece8 <_vfiprintf_r+0x454>)
7000ecdc:	9305      	str	r3, [sp, #20]
7000ecde:	2500      	movs	r5, #0
7000ece0:	f04a 0a02 	orr.w	sl, sl, #2
7000ece4:	2302      	movs	r3, #2
7000ece6:	e7c9      	b.n	7000ec7c <_vfiprintf_r+0x3e8>
7000ece8:	7000f790 	.word	0x7000f790
7000ecec:	9b01      	ldr	r3, [sp, #4]
7000ecee:	46a8      	mov	r8, r5
7000ecf0:	2500      	movs	r5, #0
7000ecf2:	42ab      	cmp	r3, r5
7000ecf4:	f858 9b04 	ldr.w	r9, [r8], #4
7000ecf8:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
7000ecfc:	f2c0 80d0 	blt.w	7000eea0 <_vfiprintf_r+0x60c>
7000ed00:	461a      	mov	r2, r3
7000ed02:	4629      	mov	r1, r5
7000ed04:	4648      	mov	r0, r9
7000ed06:	f7f1 fafb 	bl	70000300 <memchr>
7000ed0a:	4604      	mov	r4, r0
7000ed0c:	b118      	cbz	r0, 7000ed16 <_vfiprintf_r+0x482>
7000ed0e:	eba0 0309 	sub.w	r3, r0, r9
7000ed12:	9301      	str	r3, [sp, #4]
7000ed14:	462c      	mov	r4, r5
7000ed16:	9b01      	ldr	r3, [sp, #4]
7000ed18:	42a3      	cmp	r3, r4
7000ed1a:	bfb8      	it	lt
7000ed1c:	4623      	movlt	r3, r4
7000ed1e:	9304      	str	r3, [sp, #16]
7000ed20:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
7000ed24:	b113      	cbz	r3, 7000ed2c <_vfiprintf_r+0x498>
7000ed26:	9b04      	ldr	r3, [sp, #16]
7000ed28:	3301      	adds	r3, #1
7000ed2a:	9304      	str	r3, [sp, #16]
7000ed2c:	f01a 0302 	ands.w	r3, sl, #2
7000ed30:	9309      	str	r3, [sp, #36]	@ 0x24
7000ed32:	bf1e      	ittt	ne
7000ed34:	9b04      	ldrne	r3, [sp, #16]
7000ed36:	3302      	addne	r3, #2
7000ed38:	9304      	strne	r3, [sp, #16]
7000ed3a:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
7000ed3e:	930a      	str	r3, [sp, #40]	@ 0x28
7000ed40:	d11f      	bne.n	7000ed82 <_vfiprintf_r+0x4ee>
7000ed42:	9b02      	ldr	r3, [sp, #8]
7000ed44:	9a04      	ldr	r2, [sp, #16]
7000ed46:	1a9d      	subs	r5, r3, r2
7000ed48:	2d00      	cmp	r5, #0
7000ed4a:	dd1a      	ble.n	7000ed82 <_vfiprintf_r+0x4ee>
7000ed4c:	4ba8      	ldr	r3, [pc, #672]	@ (7000eff0 <_vfiprintf_r+0x75c>)
7000ed4e:	6033      	str	r3, [r6, #0]
7000ed50:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
7000ed54:	2d10      	cmp	r5, #16
7000ed56:	f102 0201 	add.w	r2, r2, #1
7000ed5a:	f106 0008 	add.w	r0, r6, #8
7000ed5e:	f300 814d 	bgt.w	7000effc <_vfiprintf_r+0x768>
7000ed62:	6075      	str	r5, [r6, #4]
7000ed64:	2a07      	cmp	r2, #7
7000ed66:	4465      	add	r5, ip
7000ed68:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
7000ed6c:	f340 8159 	ble.w	7000f022 <_vfiprintf_r+0x78e>
7000ed70:	9800      	ldr	r0, [sp, #0]
7000ed72:	aa0e      	add	r2, sp, #56	@ 0x38
7000ed74:	4639      	mov	r1, r7
7000ed76:	f7fd fef9 	bl	7000cb6c <__sprint_r>
7000ed7a:	2800      	cmp	r0, #0
7000ed7c:	f040 81b3 	bne.w	7000f0e6 <_vfiprintf_r+0x852>
7000ed80:	ae11      	add	r6, sp, #68	@ 0x44
7000ed82:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
7000ed86:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
7000ed8a:	b161      	cbz	r1, 7000eda6 <_vfiprintf_r+0x512>
7000ed8c:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
7000ed90:	3301      	adds	r3, #1
7000ed92:	6031      	str	r1, [r6, #0]
7000ed94:	2101      	movs	r1, #1
7000ed96:	440a      	add	r2, r1
7000ed98:	2b07      	cmp	r3, #7
7000ed9a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
7000ed9e:	6071      	str	r1, [r6, #4]
7000eda0:	f300 8141 	bgt.w	7000f026 <_vfiprintf_r+0x792>
7000eda4:	3608      	adds	r6, #8
7000eda6:	9909      	ldr	r1, [sp, #36]	@ 0x24
7000eda8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
7000edac:	b159      	cbz	r1, 7000edc6 <_vfiprintf_r+0x532>
7000edae:	a90d      	add	r1, sp, #52	@ 0x34
7000edb0:	3301      	adds	r3, #1
7000edb2:	6031      	str	r1, [r6, #0]
7000edb4:	2102      	movs	r1, #2
7000edb6:	440a      	add	r2, r1
7000edb8:	2b07      	cmp	r3, #7
7000edba:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
7000edbe:	6071      	str	r1, [r6, #4]
7000edc0:	f300 813a 	bgt.w	7000f038 <_vfiprintf_r+0x7a4>
7000edc4:	3608      	adds	r6, #8
7000edc6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
7000edc8:	2b80      	cmp	r3, #128	@ 0x80
7000edca:	d11f      	bne.n	7000ee0c <_vfiprintf_r+0x578>
7000edcc:	9b02      	ldr	r3, [sp, #8]
7000edce:	9a04      	ldr	r2, [sp, #16]
7000edd0:	1a9d      	subs	r5, r3, r2
7000edd2:	2d00      	cmp	r5, #0
7000edd4:	dd1a      	ble.n	7000ee0c <_vfiprintf_r+0x578>
7000edd6:	4b87      	ldr	r3, [pc, #540]	@ (7000eff4 <_vfiprintf_r+0x760>)
7000edd8:	6033      	str	r3, [r6, #0]
7000edda:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
7000edde:	2d10      	cmp	r5, #16
7000ede0:	f102 0201 	add.w	r2, r2, #1
7000ede4:	f106 0008 	add.w	r0, r6, #8
7000ede8:	f300 812f 	bgt.w	7000f04a <_vfiprintf_r+0x7b6>
7000edec:	6075      	str	r5, [r6, #4]
7000edee:	2a07      	cmp	r2, #7
7000edf0:	4465      	add	r5, ip
7000edf2:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
7000edf6:	f340 813b 	ble.w	7000f070 <_vfiprintf_r+0x7dc>
7000edfa:	9800      	ldr	r0, [sp, #0]
7000edfc:	aa0e      	add	r2, sp, #56	@ 0x38
7000edfe:	4639      	mov	r1, r7
7000ee00:	f7fd feb4 	bl	7000cb6c <__sprint_r>
7000ee04:	2800      	cmp	r0, #0
7000ee06:	f040 816e 	bne.w	7000f0e6 <_vfiprintf_r+0x852>
7000ee0a:	ae11      	add	r6, sp, #68	@ 0x44
7000ee0c:	9b01      	ldr	r3, [sp, #4]
7000ee0e:	1ae4      	subs	r4, r4, r3
7000ee10:	2c00      	cmp	r4, #0
7000ee12:	dd1a      	ble.n	7000ee4a <_vfiprintf_r+0x5b6>
7000ee14:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
7000ee18:	4876      	ldr	r0, [pc, #472]	@ (7000eff4 <_vfiprintf_r+0x760>)
7000ee1a:	6030      	str	r0, [r6, #0]
7000ee1c:	2c10      	cmp	r4, #16
7000ee1e:	f103 0301 	add.w	r3, r3, #1
7000ee22:	f106 0108 	add.w	r1, r6, #8
7000ee26:	f300 8125 	bgt.w	7000f074 <_vfiprintf_r+0x7e0>
7000ee2a:	6074      	str	r4, [r6, #4]
7000ee2c:	2b07      	cmp	r3, #7
7000ee2e:	4414      	add	r4, r2
7000ee30:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
7000ee34:	f340 812f 	ble.w	7000f096 <_vfiprintf_r+0x802>
7000ee38:	9800      	ldr	r0, [sp, #0]
7000ee3a:	aa0e      	add	r2, sp, #56	@ 0x38
7000ee3c:	4639      	mov	r1, r7
7000ee3e:	f7fd fe95 	bl	7000cb6c <__sprint_r>
7000ee42:	2800      	cmp	r0, #0
7000ee44:	f040 814f 	bne.w	7000f0e6 <_vfiprintf_r+0x852>
7000ee48:	ae11      	add	r6, sp, #68	@ 0x44
7000ee4a:	9b01      	ldr	r3, [sp, #4]
7000ee4c:	9a01      	ldr	r2, [sp, #4]
7000ee4e:	6073      	str	r3, [r6, #4]
7000ee50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000ee52:	f8c6 9000 	str.w	r9, [r6]
7000ee56:	4413      	add	r3, r2
7000ee58:	9310      	str	r3, [sp, #64]	@ 0x40
7000ee5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
7000ee5c:	3301      	adds	r3, #1
7000ee5e:	2b07      	cmp	r3, #7
7000ee60:	930f      	str	r3, [sp, #60]	@ 0x3c
7000ee62:	f300 811a 	bgt.w	7000f09a <_vfiprintf_r+0x806>
7000ee66:	f106 0308 	add.w	r3, r6, #8
7000ee6a:	f01a 0f04 	tst.w	sl, #4
7000ee6e:	f040 811c 	bne.w	7000f0aa <_vfiprintf_r+0x816>
7000ee72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
7000ee76:	9904      	ldr	r1, [sp, #16]
7000ee78:	428a      	cmp	r2, r1
7000ee7a:	bfac      	ite	ge
7000ee7c:	189b      	addge	r3, r3, r2
7000ee7e:	185b      	addlt	r3, r3, r1
7000ee80:	9303      	str	r3, [sp, #12]
7000ee82:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000ee84:	b13b      	cbz	r3, 7000ee96 <_vfiprintf_r+0x602>
7000ee86:	9800      	ldr	r0, [sp, #0]
7000ee88:	aa0e      	add	r2, sp, #56	@ 0x38
7000ee8a:	4639      	mov	r1, r7
7000ee8c:	f7fd fe6e 	bl	7000cb6c <__sprint_r>
7000ee90:	2800      	cmp	r0, #0
7000ee92:	f040 8128 	bne.w	7000f0e6 <_vfiprintf_r+0x852>
7000ee96:	2300      	movs	r3, #0
7000ee98:	930f      	str	r3, [sp, #60]	@ 0x3c
7000ee9a:	4645      	mov	r5, r8
7000ee9c:	ae11      	add	r6, sp, #68	@ 0x44
7000ee9e:	e55e      	b.n	7000e95e <_vfiprintf_r+0xca>
7000eea0:	4648      	mov	r0, r9
7000eea2:	f7f1 fa25 	bl	700002f0 <strlen>
7000eea6:	9001      	str	r0, [sp, #4]
7000eea8:	e734      	b.n	7000ed14 <_vfiprintf_r+0x480>
7000eeaa:	f04a 0a10 	orr.w	sl, sl, #16
7000eeae:	f01a 0320 	ands.w	r3, sl, #32
7000eeb2:	d008      	beq.n	7000eec6 <_vfiprintf_r+0x632>
7000eeb4:	3507      	adds	r5, #7
7000eeb6:	f025 0507 	bic.w	r5, r5, #7
7000eeba:	46a8      	mov	r8, r5
7000eebc:	686d      	ldr	r5, [r5, #4]
7000eebe:	f858 4b08 	ldr.w	r4, [r8], #8
7000eec2:	2301      	movs	r3, #1
7000eec4:	e6da      	b.n	7000ec7c <_vfiprintf_r+0x3e8>
7000eec6:	46a8      	mov	r8, r5
7000eec8:	f01a 0510 	ands.w	r5, sl, #16
7000eecc:	f858 4b04 	ldr.w	r4, [r8], #4
7000eed0:	d001      	beq.n	7000eed6 <_vfiprintf_r+0x642>
7000eed2:	461d      	mov	r5, r3
7000eed4:	e7f5      	b.n	7000eec2 <_vfiprintf_r+0x62e>
7000eed6:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
7000eeda:	d001      	beq.n	7000eee0 <_vfiprintf_r+0x64c>
7000eedc:	b2a4      	uxth	r4, r4
7000eede:	e7f0      	b.n	7000eec2 <_vfiprintf_r+0x62e>
7000eee0:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
7000eee4:	d0ed      	beq.n	7000eec2 <_vfiprintf_r+0x62e>
7000eee6:	b2e4      	uxtb	r4, r4
7000eee8:	e7f3      	b.n	7000eed2 <_vfiprintf_r+0x63e>
7000eeea:	4a43      	ldr	r2, [pc, #268]	@ (7000eff8 <_vfiprintf_r+0x764>)
7000eeec:	e5cc      	b.n	7000ea88 <_vfiprintf_r+0x1f4>
7000eeee:	46a8      	mov	r8, r5
7000eef0:	f01a 0510 	ands.w	r5, sl, #16
7000eef4:	f858 4b04 	ldr.w	r4, [r8], #4
7000eef8:	d001      	beq.n	7000eefe <_vfiprintf_r+0x66a>
7000eefa:	4615      	mov	r5, r2
7000eefc:	e5d0      	b.n	7000eaa0 <_vfiprintf_r+0x20c>
7000eefe:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
7000ef02:	d001      	beq.n	7000ef08 <_vfiprintf_r+0x674>
7000ef04:	b2a4      	uxth	r4, r4
7000ef06:	e5cb      	b.n	7000eaa0 <_vfiprintf_r+0x20c>
7000ef08:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
7000ef0c:	f43f adc8 	beq.w	7000eaa0 <_vfiprintf_r+0x20c>
7000ef10:	b2e4      	uxtb	r4, r4
7000ef12:	e7f2      	b.n	7000eefa <_vfiprintf_r+0x666>
7000ef14:	2c0a      	cmp	r4, #10
7000ef16:	f175 0300 	sbcs.w	r3, r5, #0
7000ef1a:	d206      	bcs.n	7000ef2a <_vfiprintf_r+0x696>
7000ef1c:	3430      	adds	r4, #48	@ 0x30
7000ef1e:	b2e4      	uxtb	r4, r4
7000ef20:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
7000ef24:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
7000ef28:	e130      	b.n	7000f18c <_vfiprintf_r+0x8f8>
7000ef2a:	ab3a      	add	r3, sp, #232	@ 0xe8
7000ef2c:	9309      	str	r3, [sp, #36]	@ 0x24
7000ef2e:	9b04      	ldr	r3, [sp, #16]
7000ef30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
7000ef34:	f04f 0a00 	mov.w	sl, #0
7000ef38:	930a      	str	r3, [sp, #40]	@ 0x28
7000ef3a:	220a      	movs	r2, #10
7000ef3c:	2300      	movs	r3, #0
7000ef3e:	4620      	mov	r0, r4
7000ef40:	4629      	mov	r1, r5
7000ef42:	f7f1 fa7d 	bl	70000440 <__aeabi_uldivmod>
7000ef46:	910b      	str	r1, [sp, #44]	@ 0x2c
7000ef48:	9909      	ldr	r1, [sp, #36]	@ 0x24
7000ef4a:	3230      	adds	r2, #48	@ 0x30
7000ef4c:	f801 2c01 	strb.w	r2, [r1, #-1]
7000ef50:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
7000ef52:	4603      	mov	r3, r0
7000ef54:	f101 39ff 	add.w	r9, r1, #4294967295
7000ef58:	f10a 0a01 	add.w	sl, sl, #1
7000ef5c:	b312      	cbz	r2, 7000efa4 <_vfiprintf_r+0x710>
7000ef5e:	9a06      	ldr	r2, [sp, #24]
7000ef60:	7812      	ldrb	r2, [r2, #0]
7000ef62:	4552      	cmp	r2, sl
7000ef64:	d11e      	bne.n	7000efa4 <_vfiprintf_r+0x710>
7000ef66:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
7000ef6a:	d01b      	beq.n	7000efa4 <_vfiprintf_r+0x710>
7000ef6c:	2c0a      	cmp	r4, #10
7000ef6e:	f175 0500 	sbcs.w	r5, r5, #0
7000ef72:	f0c0 810b 	bcc.w	7000f18c <_vfiprintf_r+0x8f8>
7000ef76:	9b07      	ldr	r3, [sp, #28]
7000ef78:	9009      	str	r0, [sp, #36]	@ 0x24
7000ef7a:	eba9 0903 	sub.w	r9, r9, r3
7000ef7e:	461a      	mov	r2, r3
7000ef80:	9908      	ldr	r1, [sp, #32]
7000ef82:	4648      	mov	r0, r9
7000ef84:	f7fe f812 	bl	7000cfac <strncpy>
7000ef88:	9b06      	ldr	r3, [sp, #24]
7000ef8a:	785a      	ldrb	r2, [r3, #1]
7000ef8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
7000ef8e:	b112      	cbz	r2, 7000ef96 <_vfiprintf_r+0x702>
7000ef90:	9a06      	ldr	r2, [sp, #24]
7000ef92:	3201      	adds	r2, #1
7000ef94:	9206      	str	r2, [sp, #24]
7000ef96:	f04f 0a00 	mov.w	sl, #0
7000ef9a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
7000ef9c:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
7000efa0:	461c      	mov	r4, r3
7000efa2:	e7ca      	b.n	7000ef3a <_vfiprintf_r+0x6a6>
7000efa4:	2c0a      	cmp	r4, #10
7000efa6:	f175 0500 	sbcs.w	r5, r5, #0
7000efaa:	d2f6      	bcs.n	7000ef9a <_vfiprintf_r+0x706>
7000efac:	e0ee      	b.n	7000f18c <_vfiprintf_r+0x8f8>
7000efae:	f004 030f 	and.w	r3, r4, #15
7000efb2:	9a05      	ldr	r2, [sp, #20]
7000efb4:	0924      	lsrs	r4, r4, #4
7000efb6:	5cd3      	ldrb	r3, [r2, r3]
7000efb8:	f809 3d01 	strb.w	r3, [r9, #-1]!
7000efbc:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
7000efc0:	092d      	lsrs	r5, r5, #4
7000efc2:	ea54 0305 	orrs.w	r3, r4, r5
7000efc6:	d1f2      	bne.n	7000efae <_vfiprintf_r+0x71a>
7000efc8:	e0e0      	b.n	7000f18c <_vfiprintf_r+0x8f8>
7000efca:	b923      	cbnz	r3, 7000efd6 <_vfiprintf_r+0x742>
7000efcc:	f01a 0f01 	tst.w	sl, #1
7000efd0:	d001      	beq.n	7000efd6 <_vfiprintf_r+0x742>
7000efd2:	2430      	movs	r4, #48	@ 0x30
7000efd4:	e7a4      	b.n	7000ef20 <_vfiprintf_r+0x68c>
7000efd6:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
7000efda:	e0d7      	b.n	7000f18c <_vfiprintf_r+0x8f8>
7000efdc:	2b00      	cmp	r3, #0
7000efde:	f000 80a3 	beq.w	7000f128 <_vfiprintf_r+0x894>
7000efe2:	2400      	movs	r4, #0
7000efe4:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
7000efe8:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
7000efec:	46a8      	mov	r8, r5
7000efee:	e5e3      	b.n	7000ebb8 <_vfiprintf_r+0x324>
7000eff0:	7000faf9 	.word	0x7000faf9
7000eff4:	7000fae9 	.word	0x7000fae9
7000eff8:	7000f7a1 	.word	0x7000f7a1
7000effc:	2110      	movs	r1, #16
7000effe:	6071      	str	r1, [r6, #4]
7000f000:	2a07      	cmp	r2, #7
7000f002:	4461      	add	r1, ip
7000f004:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
7000f008:	dd08      	ble.n	7000f01c <_vfiprintf_r+0x788>
7000f00a:	9800      	ldr	r0, [sp, #0]
7000f00c:	aa0e      	add	r2, sp, #56	@ 0x38
7000f00e:	4639      	mov	r1, r7
7000f010:	f7fd fdac 	bl	7000cb6c <__sprint_r>
7000f014:	2800      	cmp	r0, #0
7000f016:	d166      	bne.n	7000f0e6 <_vfiprintf_r+0x852>
7000f018:	4b60      	ldr	r3, [pc, #384]	@ (7000f19c <_vfiprintf_r+0x908>)
7000f01a:	a811      	add	r0, sp, #68	@ 0x44
7000f01c:	3d10      	subs	r5, #16
7000f01e:	4606      	mov	r6, r0
7000f020:	e695      	b.n	7000ed4e <_vfiprintf_r+0x4ba>
7000f022:	4606      	mov	r6, r0
7000f024:	e6ad      	b.n	7000ed82 <_vfiprintf_r+0x4ee>
7000f026:	9800      	ldr	r0, [sp, #0]
7000f028:	aa0e      	add	r2, sp, #56	@ 0x38
7000f02a:	4639      	mov	r1, r7
7000f02c:	f7fd fd9e 	bl	7000cb6c <__sprint_r>
7000f030:	2800      	cmp	r0, #0
7000f032:	d158      	bne.n	7000f0e6 <_vfiprintf_r+0x852>
7000f034:	ae11      	add	r6, sp, #68	@ 0x44
7000f036:	e6b6      	b.n	7000eda6 <_vfiprintf_r+0x512>
7000f038:	9800      	ldr	r0, [sp, #0]
7000f03a:	aa0e      	add	r2, sp, #56	@ 0x38
7000f03c:	4639      	mov	r1, r7
7000f03e:	f7fd fd95 	bl	7000cb6c <__sprint_r>
7000f042:	2800      	cmp	r0, #0
7000f044:	d14f      	bne.n	7000f0e6 <_vfiprintf_r+0x852>
7000f046:	ae11      	add	r6, sp, #68	@ 0x44
7000f048:	e6bd      	b.n	7000edc6 <_vfiprintf_r+0x532>
7000f04a:	2110      	movs	r1, #16
7000f04c:	6071      	str	r1, [r6, #4]
7000f04e:	2a07      	cmp	r2, #7
7000f050:	4461      	add	r1, ip
7000f052:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
7000f056:	dd08      	ble.n	7000f06a <_vfiprintf_r+0x7d6>
7000f058:	9800      	ldr	r0, [sp, #0]
7000f05a:	aa0e      	add	r2, sp, #56	@ 0x38
7000f05c:	4639      	mov	r1, r7
7000f05e:	f7fd fd85 	bl	7000cb6c <__sprint_r>
7000f062:	2800      	cmp	r0, #0
7000f064:	d13f      	bne.n	7000f0e6 <_vfiprintf_r+0x852>
7000f066:	4b4e      	ldr	r3, [pc, #312]	@ (7000f1a0 <_vfiprintf_r+0x90c>)
7000f068:	a811      	add	r0, sp, #68	@ 0x44
7000f06a:	3d10      	subs	r5, #16
7000f06c:	4606      	mov	r6, r0
7000f06e:	e6b3      	b.n	7000edd8 <_vfiprintf_r+0x544>
7000f070:	4606      	mov	r6, r0
7000f072:	e6cb      	b.n	7000ee0c <_vfiprintf_r+0x578>
7000f074:	2010      	movs	r0, #16
7000f076:	4402      	add	r2, r0
7000f078:	2b07      	cmp	r3, #7
7000f07a:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
7000f07e:	6070      	str	r0, [r6, #4]
7000f080:	dd06      	ble.n	7000f090 <_vfiprintf_r+0x7fc>
7000f082:	9800      	ldr	r0, [sp, #0]
7000f084:	aa0e      	add	r2, sp, #56	@ 0x38
7000f086:	4639      	mov	r1, r7
7000f088:	f7fd fd70 	bl	7000cb6c <__sprint_r>
7000f08c:	bb58      	cbnz	r0, 7000f0e6 <_vfiprintf_r+0x852>
7000f08e:	a911      	add	r1, sp, #68	@ 0x44
7000f090:	3c10      	subs	r4, #16
7000f092:	460e      	mov	r6, r1
7000f094:	e6be      	b.n	7000ee14 <_vfiprintf_r+0x580>
7000f096:	460e      	mov	r6, r1
7000f098:	e6d7      	b.n	7000ee4a <_vfiprintf_r+0x5b6>
7000f09a:	9800      	ldr	r0, [sp, #0]
7000f09c:	aa0e      	add	r2, sp, #56	@ 0x38
7000f09e:	4639      	mov	r1, r7
7000f0a0:	f7fd fd64 	bl	7000cb6c <__sprint_r>
7000f0a4:	b9f8      	cbnz	r0, 7000f0e6 <_vfiprintf_r+0x852>
7000f0a6:	ab11      	add	r3, sp, #68	@ 0x44
7000f0a8:	e6df      	b.n	7000ee6a <_vfiprintf_r+0x5d6>
7000f0aa:	9a02      	ldr	r2, [sp, #8]
7000f0ac:	9904      	ldr	r1, [sp, #16]
7000f0ae:	1a54      	subs	r4, r2, r1
7000f0b0:	2c00      	cmp	r4, #0
7000f0b2:	f77f aede 	ble.w	7000ee72 <_vfiprintf_r+0x5de>
7000f0b6:	4d39      	ldr	r5, [pc, #228]	@ (7000f19c <_vfiprintf_r+0x908>)
7000f0b8:	2610      	movs	r6, #16
7000f0ba:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
7000f0be:	2c10      	cmp	r4, #16
7000f0c0:	f102 0201 	add.w	r2, r2, #1
7000f0c4:	601d      	str	r5, [r3, #0]
7000f0c6:	dc1d      	bgt.n	7000f104 <_vfiprintf_r+0x870>
7000f0c8:	605c      	str	r4, [r3, #4]
7000f0ca:	2a07      	cmp	r2, #7
7000f0cc:	440c      	add	r4, r1
7000f0ce:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
7000f0d2:	f77f aece 	ble.w	7000ee72 <_vfiprintf_r+0x5de>
7000f0d6:	9800      	ldr	r0, [sp, #0]
7000f0d8:	aa0e      	add	r2, sp, #56	@ 0x38
7000f0da:	4639      	mov	r1, r7
7000f0dc:	f7fd fd46 	bl	7000cb6c <__sprint_r>
7000f0e0:	2800      	cmp	r0, #0
7000f0e2:	f43f aec6 	beq.w	7000ee72 <_vfiprintf_r+0x5de>
7000f0e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
7000f0e8:	07d9      	lsls	r1, r3, #31
7000f0ea:	d405      	bmi.n	7000f0f8 <_vfiprintf_r+0x864>
7000f0ec:	89bb      	ldrh	r3, [r7, #12]
7000f0ee:	059a      	lsls	r2, r3, #22
7000f0f0:	d402      	bmi.n	7000f0f8 <_vfiprintf_r+0x864>
7000f0f2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
7000f0f4:	f7fb ffab 	bl	7000b04e <__retarget_lock_release_recursive>
7000f0f8:	89bb      	ldrh	r3, [r7, #12]
7000f0fa:	065b      	lsls	r3, r3, #25
7000f0fc:	f57f abf3 	bpl.w	7000e8e6 <_vfiprintf_r+0x52>
7000f100:	f7ff bbee 	b.w	7000e8e0 <_vfiprintf_r+0x4c>
7000f104:	3110      	adds	r1, #16
7000f106:	2a07      	cmp	r2, #7
7000f108:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
7000f10c:	605e      	str	r6, [r3, #4]
7000f10e:	dc02      	bgt.n	7000f116 <_vfiprintf_r+0x882>
7000f110:	3308      	adds	r3, #8
7000f112:	3c10      	subs	r4, #16
7000f114:	e7d1      	b.n	7000f0ba <_vfiprintf_r+0x826>
7000f116:	9800      	ldr	r0, [sp, #0]
7000f118:	aa0e      	add	r2, sp, #56	@ 0x38
7000f11a:	4639      	mov	r1, r7
7000f11c:	f7fd fd26 	bl	7000cb6c <__sprint_r>
7000f120:	2800      	cmp	r0, #0
7000f122:	d1e0      	bne.n	7000f0e6 <_vfiprintf_r+0x852>
7000f124:	ab11      	add	r3, sp, #68	@ 0x44
7000f126:	e7f4      	b.n	7000f112 <_vfiprintf_r+0x87e>
7000f128:	9b10      	ldr	r3, [sp, #64]	@ 0x40
7000f12a:	b913      	cbnz	r3, 7000f132 <_vfiprintf_r+0x89e>
7000f12c:	2300      	movs	r3, #0
7000f12e:	930f      	str	r3, [sp, #60]	@ 0x3c
7000f130:	e7d9      	b.n	7000f0e6 <_vfiprintf_r+0x852>
7000f132:	9800      	ldr	r0, [sp, #0]
7000f134:	aa0e      	add	r2, sp, #56	@ 0x38
7000f136:	4639      	mov	r1, r7
7000f138:	f7fd fd18 	bl	7000cb6c <__sprint_r>
7000f13c:	2800      	cmp	r0, #0
7000f13e:	d0f5      	beq.n	7000f12c <_vfiprintf_r+0x898>
7000f140:	e7d1      	b.n	7000f0e6 <_vfiprintf_r+0x852>
7000f142:	ea54 0205 	orrs.w	r2, r4, r5
7000f146:	f8cd a010 	str.w	sl, [sp, #16]
7000f14a:	f43f ada9 	beq.w	7000eca0 <_vfiprintf_r+0x40c>
7000f14e:	2b01      	cmp	r3, #1
7000f150:	f43f aee0 	beq.w	7000ef14 <_vfiprintf_r+0x680>
7000f154:	2b02      	cmp	r3, #2
7000f156:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
7000f15a:	f43f af28 	beq.w	7000efae <_vfiprintf_r+0x71a>
7000f15e:	f004 0307 	and.w	r3, r4, #7
7000f162:	08e4      	lsrs	r4, r4, #3
7000f164:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
7000f168:	08ed      	lsrs	r5, r5, #3
7000f16a:	3330      	adds	r3, #48	@ 0x30
7000f16c:	ea54 0105 	orrs.w	r1, r4, r5
7000f170:	464a      	mov	r2, r9
7000f172:	f809 3d01 	strb.w	r3, [r9, #-1]!
7000f176:	d1f2      	bne.n	7000f15e <_vfiprintf_r+0x8ca>
7000f178:	9904      	ldr	r1, [sp, #16]
7000f17a:	07c8      	lsls	r0, r1, #31
7000f17c:	d506      	bpl.n	7000f18c <_vfiprintf_r+0x8f8>
7000f17e:	2b30      	cmp	r3, #48	@ 0x30
7000f180:	d004      	beq.n	7000f18c <_vfiprintf_r+0x8f8>
7000f182:	2330      	movs	r3, #48	@ 0x30
7000f184:	f809 3c01 	strb.w	r3, [r9, #-1]
7000f188:	f1a2 0902 	sub.w	r9, r2, #2
7000f18c:	ab3a      	add	r3, sp, #232	@ 0xe8
7000f18e:	eba3 0309 	sub.w	r3, r3, r9
7000f192:	9c01      	ldr	r4, [sp, #4]
7000f194:	f8dd a010 	ldr.w	sl, [sp, #16]
7000f198:	9301      	str	r3, [sp, #4]
7000f19a:	e5bc      	b.n	7000ed16 <_vfiprintf_r+0x482>
7000f19c:	7000faf9 	.word	0x7000faf9
7000f1a0:	7000fae9 	.word	0x7000fae9

7000f1a4 <__sbprintf>:
7000f1a4:	b5f0      	push	{r4, r5, r6, r7, lr}
7000f1a6:	461f      	mov	r7, r3
7000f1a8:	898b      	ldrh	r3, [r1, #12]
7000f1aa:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
7000f1ae:	f023 0302 	bic.w	r3, r3, #2
7000f1b2:	f8ad 300c 	strh.w	r3, [sp, #12]
7000f1b6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
7000f1b8:	9319      	str	r3, [sp, #100]	@ 0x64
7000f1ba:	89cb      	ldrh	r3, [r1, #14]
7000f1bc:	f8ad 300e 	strh.w	r3, [sp, #14]
7000f1c0:	69cb      	ldr	r3, [r1, #28]
7000f1c2:	9307      	str	r3, [sp, #28]
7000f1c4:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
7000f1c6:	9309      	str	r3, [sp, #36]	@ 0x24
7000f1c8:	ab1a      	add	r3, sp, #104	@ 0x68
7000f1ca:	9300      	str	r3, [sp, #0]
7000f1cc:	9304      	str	r3, [sp, #16]
7000f1ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
7000f1d2:	4615      	mov	r5, r2
7000f1d4:	4606      	mov	r6, r0
7000f1d6:	9302      	str	r3, [sp, #8]
7000f1d8:	9305      	str	r3, [sp, #20]
7000f1da:	a816      	add	r0, sp, #88	@ 0x58
7000f1dc:	2300      	movs	r3, #0
7000f1de:	460c      	mov	r4, r1
7000f1e0:	9306      	str	r3, [sp, #24]
7000f1e2:	f7fb ff31 	bl	7000b048 <__retarget_lock_init_recursive>
7000f1e6:	462a      	mov	r2, r5
7000f1e8:	463b      	mov	r3, r7
7000f1ea:	4669      	mov	r1, sp
7000f1ec:	4630      	mov	r0, r6
7000f1ee:	f7ff fb51 	bl	7000e894 <_vfiprintf_r>
7000f1f2:	1e05      	subs	r5, r0, #0
7000f1f4:	db07      	blt.n	7000f206 <__sbprintf+0x62>
7000f1f6:	4669      	mov	r1, sp
7000f1f8:	4630      	mov	r0, r6
7000f1fa:	f7fb fd09 	bl	7000ac10 <_fflush_r>
7000f1fe:	2800      	cmp	r0, #0
7000f200:	bf18      	it	ne
7000f202:	f04f 35ff 	movne.w	r5, #4294967295
7000f206:	f8bd 300c 	ldrh.w	r3, [sp, #12]
7000f20a:	9816      	ldr	r0, [sp, #88]	@ 0x58
7000f20c:	065b      	lsls	r3, r3, #25
7000f20e:	bf42      	ittt	mi
7000f210:	89a3      	ldrhmi	r3, [r4, #12]
7000f212:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
7000f216:	81a3      	strhmi	r3, [r4, #12]
7000f218:	f7fb ff17 	bl	7000b04a <__retarget_lock_close_recursive>
7000f21c:	4628      	mov	r0, r5
7000f21e:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
7000f222:	bdf0      	pop	{r4, r5, r6, r7, pc}

7000f224 <abort>:
7000f224:	b508      	push	{r3, lr}
7000f226:	2006      	movs	r0, #6
7000f228:	f000 f82c 	bl	7000f284 <raise>
7000f22c:	2001      	movs	r0, #1
7000f22e:	f7f2 fc92 	bl	70001b56 <_exit>

7000f232 <_raise_r>:
7000f232:	291f      	cmp	r1, #31
7000f234:	b538      	push	{r3, r4, r5, lr}
7000f236:	4605      	mov	r5, r0
7000f238:	460c      	mov	r4, r1
7000f23a:	d904      	bls.n	7000f246 <_raise_r+0x14>
7000f23c:	2316      	movs	r3, #22
7000f23e:	6003      	str	r3, [r0, #0]
7000f240:	f04f 30ff 	mov.w	r0, #4294967295
7000f244:	bd38      	pop	{r3, r4, r5, pc}
7000f246:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
7000f24a:	b112      	cbz	r2, 7000f252 <_raise_r+0x20>
7000f24c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
7000f250:	b94b      	cbnz	r3, 7000f266 <_raise_r+0x34>
7000f252:	4628      	mov	r0, r5
7000f254:	f000 f830 	bl	7000f2b8 <_getpid_r>
7000f258:	4622      	mov	r2, r4
7000f25a:	4601      	mov	r1, r0
7000f25c:	4628      	mov	r0, r5
7000f25e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
7000f262:	f000 b817 	b.w	7000f294 <_kill_r>
7000f266:	2b01      	cmp	r3, #1
7000f268:	d00a      	beq.n	7000f280 <_raise_r+0x4e>
7000f26a:	1c59      	adds	r1, r3, #1
7000f26c:	d103      	bne.n	7000f276 <_raise_r+0x44>
7000f26e:	2316      	movs	r3, #22
7000f270:	6003      	str	r3, [r0, #0]
7000f272:	2001      	movs	r0, #1
7000f274:	e7e6      	b.n	7000f244 <_raise_r+0x12>
7000f276:	2100      	movs	r1, #0
7000f278:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
7000f27c:	4620      	mov	r0, r4
7000f27e:	4798      	blx	r3
7000f280:	2000      	movs	r0, #0
7000f282:	e7df      	b.n	7000f244 <_raise_r+0x12>

7000f284 <raise>:
7000f284:	4b02      	ldr	r3, [pc, #8]	@ (7000f290 <raise+0xc>)
7000f286:	4601      	mov	r1, r0
7000f288:	6818      	ldr	r0, [r3, #0]
7000f28a:	f7ff bfd2 	b.w	7000f232 <_raise_r>
7000f28e:	bf00      	nop
7000f290:	240000a8 	.word	0x240000a8

7000f294 <_kill_r>:
7000f294:	b538      	push	{r3, r4, r5, lr}
7000f296:	4d07      	ldr	r5, [pc, #28]	@ (7000f2b4 <_kill_r+0x20>)
7000f298:	2300      	movs	r3, #0
7000f29a:	4604      	mov	r4, r0
7000f29c:	4608      	mov	r0, r1
7000f29e:	4611      	mov	r1, r2
7000f2a0:	602b      	str	r3, [r5, #0]
7000f2a2:	f7f2 fc48 	bl	70001b36 <_kill>
7000f2a6:	1c43      	adds	r3, r0, #1
7000f2a8:	d102      	bne.n	7000f2b0 <_kill_r+0x1c>
7000f2aa:	682b      	ldr	r3, [r5, #0]
7000f2ac:	b103      	cbz	r3, 7000f2b0 <_kill_r+0x1c>
7000f2ae:	6023      	str	r3, [r4, #0]
7000f2b0:	bd38      	pop	{r3, r4, r5, pc}
7000f2b2:	bf00      	nop
7000f2b4:	24000e50 	.word	0x24000e50

7000f2b8 <_getpid_r>:
7000f2b8:	f7f2 bc35 	b.w	70001b26 <_getpid>

7000f2bc <_init>:
7000f2bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000f2be:	bf00      	nop
7000f2c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
7000f2c2:	bc08      	pop	{r3}
7000f2c4:	469e      	mov	lr, r3
7000f2c6:	4770      	bx	lr

7000f2c8 <_fini>:
7000f2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
7000f2ca:	bf00      	nop
7000f2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
7000f2ce:	bc08      	pop	{r3}
7000f2d0:	469e      	mov	lr, r3
7000f2d2:	4770      	bx	lr
