{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639923633592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639923633592 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 23:20:33 2021 " "Processing started: Sun Dec 19 23:20:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639923633592 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639923633592 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car -c car " "Command: quartus_map --read_settings_files=on --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639923633592 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639923633957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.v 1 1 " "Found 1 design units, including 1 entities, in source file car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "C:/altera/13.0sp1/car/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.v" "" { Text "C:/altera/13.0sp1/car/clock_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gear_set.v 1 1 " "Found 1 design units, including 1 entities, in source file gear_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 gear_set " "Found entity 1: gear_set" {  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_seven_seg " "Found entity 1: mode_seven_seg" {  } { { "mode_seven_seg.v" "" { Text "C:/altera/13.0sp1/car/mode_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "link_light.v 1 1 " "Found 1 design units, including 1 entities, in source file link_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 link_light " "Found entity 1: link_light" {  } { { "link_light.v" "" { Text "C:/altera/13.0sp1/car/link_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "winker.v 1 1 " "Found 1 design units, including 1 entities, in source file winker.v" { { "Info" "ISGN_ENTITY_NAME" "1 winker " "Found entity 1: winker" {  } { { "winker.v" "" { Text "C:/altera/13.0sp1/car/winker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_light.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_light " "Found entity 1: signal_light" {  } { { "signal_light.v" "" { Text "C:/altera/13.0sp1/car/signal_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_light.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_light " "Found entity 1: hazard_light" {  } { { "hazard_light.v" "" { Text "C:/altera/13.0sp1/car/hazard_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gear_to_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file gear_to_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 gear_to_mode " "Found entity 1: gear_to_mode" {  } { { "gear_to_mode.v" "" { Text "C:/altera/13.0sp1/car/gear_to_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seatbelt.v 1 1 " "Found 1 design units, including 1 entities, in source file seatbelt.v" { { "Info" "ISGN_ENTITY_NAME" "1 seatbelt " "Found entity 1: seatbelt" {  } { { "seatbelt.v" "" { Text "C:/altera/13.0sp1/car/seatbelt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accel_and_brake.v 1 1 " "Found 1 design units, including 1 entities, in source file accel_and_brake.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_and_brake " "Found entity 1: accel_and_brake" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_distance.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_distance.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_distance " "Found entity 1: counter_distance" {  } { { "counter_distance.v" "" { Text "C:/altera/13.0sp1/car/counter_distance.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2to1 " "Found entity 1: MUX_2to1" {  } { { "MUX_2to1.v" "" { Text "C:/altera/13.0sp1/car/MUX_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_seven_seg " "Found entity 1: unit_seven_seg" {  } { { "unit_seven_seg.v" "" { Text "C:/altera/13.0sp1/car/unit_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639923634031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "car.v(99) " "Verilog HDL Instantiation warning at car.v(99): instance has no name" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1639923634034 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "car.v(100) " "Verilog HDL Instantiation warning at car.v(100): instance has no name" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 100 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1639923634034 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "car.v(108) " "Verilog HDL Instantiation warning at car.v(108): instance has no name" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 108 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1639923634034 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "car.v(110) " "Verilog HDL Instantiation warning at car.v(110): instance has no name" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 110 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1639923634034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car " "Elaborating entity \"car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639923634063 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[17..8\] car.v(6) " "Output port \"LEDG\[17..8\]\" at car.v(6) has no driver" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639923634067 "|car"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] car.v(6) " "Output port \"LEDG\[2\]\" at car.v(6) has no driver" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639923634067 "|car"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..10\] car.v(7) " "Output port \"LEDR\[15..10\]\" at car.v(7) has no driver" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1639923634067 "|car"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:U3 " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:U3\"" {  } { { "car.v" "U3" { Text "C:/altera/13.0sp1/car/car.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock_gen:U3\|counter:U1 " "Elaborating entity \"counter\" for hierarchy \"clock_gen:U3\|counter:U1\"" {  } { { "clock_gen.v" "U1" { Text "C:/altera/13.0sp1/car/clock_gen.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (12)" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634095 "|car|clock_gen:U3|counter:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock_gen:U3\|counter:U2 " "Elaborating entity \"counter\" for hierarchy \"clock_gen:U3\|counter:U2\"" {  } { { "clock_gen.v" "U2" { Text "C:/altera/13.0sp1/car/clock_gen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634102 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (1)" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634103 "|car|clock_gen:U1|counter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_distance counter_distance:CFORD " "Elaborating entity \"counter_distance\" for hierarchy \"counter_distance:CFORD\"" {  } { { "car.v" "CFORD" { Text "C:/altera/13.0sp1/car/car.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:C5 " "Elaborating entity \"counter\" for hierarchy \"counter:C5\"" {  } { { "car.v" "C5" { Text "C:/altera/13.0sp1/car/car.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634112 "|car|counter:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2to1 MUX_2to1:M1 " "Elaborating entity \"MUX_2to1\" for hierarchy \"MUX_2to1:M1\"" {  } { { "car.v" "M1" { Text "C:/altera/13.0sp1/car/car.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2to1 MUX_2to1:M2 " "Elaborating entity \"MUX_2to1\" for hierarchy \"MUX_2to1:M2\"" {  } { { "car.v" "M2" { Text "C:/altera/13.0sp1/car/car.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_seven_seg unit_seven_seg:S0 " "Elaborating entity \"unit_seven_seg\" for hierarchy \"unit_seven_seg:S0\"" {  } { { "car.v" "S0" { Text "C:/altera/13.0sp1/car/car.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:S1 " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:S1\"" {  } { { "car.v" "S1" { Text "C:/altera/13.0sp1/car/car.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634125 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "leading_zero seven_seg.v(19) " "Verilog HDL Always Construct warning at seven_seg.v(19): variable \"leading_zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seven_seg.v" "" { Text "C:/altera/13.0sp1/car/seven_seg.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639923634126 "|car|seven_seg:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:U2 " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:U2\"" {  } { { "car.v" "U2" { Text "C:/altera/13.0sp1/car/car.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock_gen:U2\|counter:U1 " "Elaborating entity \"counter\" for hierarchy \"clock_gen:U2\|counter:U1\"" {  } { { "clock_gen.v" "U1" { Text "C:/altera/13.0sp1/car/clock_gen.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (22)" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634131 "|car|clock_gen:U2|counter:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_and_brake accel_and_brake:AC1 " "Elaborating entity \"accel_and_brake\" for hierarchy \"accel_and_brake:AC1\"" {  } { { "car.v" "AC1" { Text "C:/altera/13.0sp1/car/car.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(24) " "Verilog HDL assignment warning at accel_and_brake.v(24): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634134 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(33) " "Verilog HDL assignment warning at accel_and_brake.v(33): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634134 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(48) " "Verilog HDL assignment warning at accel_and_brake.v(48): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634134 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(57) " "Verilog HDL assignment warning at accel_and_brake.v(57): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(72) " "Verilog HDL assignment warning at accel_and_brake.v(72): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(81) " "Verilog HDL assignment warning at accel_and_brake.v(81): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(96) " "Verilog HDL assignment warning at accel_and_brake.v(96): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(105) " "Verilog HDL assignment warning at accel_and_brake.v(105): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(120) " "Verilog HDL assignment warning at accel_and_brake.v(120): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(129) " "Verilog HDL assignment warning at accel_and_brake.v(129): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(144) " "Verilog HDL assignment warning at accel_and_brake.v(144): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(153) " "Verilog HDL assignment warning at accel_and_brake.v(153): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(193) " "Verilog HDL assignment warning at accel_and_brake.v(193): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(197) " "Verilog HDL assignment warning at accel_and_brake.v(197): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 accel_and_brake.v(201) " "Verilog HDL assignment warning at accel_and_brake.v(201): truncated value with size 32 to match size of target (7)" {  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634135 "|car|accel_and_brake:AC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:B1 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:B1\"" {  } { { "car.v" "B1" { Text "C:/altera/13.0sp1/car/car.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(13) " "Verilog HDL assignment warning at binary_to_bcd.v(13): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(17) " "Verilog HDL assignment warning at binary_to_bcd.v(17): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(21) " "Verilog HDL assignment warning at binary_to_bcd.v(21): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(25) " "Verilog HDL assignment warning at binary_to_bcd.v(25): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(29) " "Verilog HDL assignment warning at binary_to_bcd.v(29): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(33) " "Verilog HDL assignment warning at binary_to_bcd.v(33): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(37) " "Verilog HDL assignment warning at binary_to_bcd.v(37): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(41) " "Verilog HDL assignment warning at binary_to_bcd.v(41): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binary_to_bcd.v(43) " "Verilog HDL assignment warning at binary_to_bcd.v(43): truncated value with size 32 to match size of target (8)" {  } { { "binary_to_bcd.v" "" { Text "C:/altera/13.0sp1/car/binary_to_bcd.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634137 "|car|binary_to_bcd:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gear_set gear_set:G1 " "Elaborating entity \"gear_set\" for hierarchy \"gear_set:G1\"" {  } { { "car.v" "G1" { Text "C:/altera/13.0sp1/car/car.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634140 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gear gear_set.v(11) " "Verilog HDL Always Construct warning at gear_set.v(11): inferring latch(es) for variable \"gear\", which holds its previous value in one or more paths through the always construct" {  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639923634141 "|car|gear_set:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gear\[0\] gear_set.v(11) " "Inferred latch for \"gear\[0\]\" at gear_set.v(11)" {  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639923634141 "|car|gear_set:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gear\[1\] gear_set.v(11) " "Inferred latch for \"gear\[1\]\" at gear_set.v(11)" {  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639923634141 "|car|gear_set:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gear\[2\] gear_set.v(11) " "Inferred latch for \"gear\[2\]\" at gear_set.v(11)" {  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639923634141 "|car|gear_set:G1"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder_mode.v 1 1 " "Using design file seven_seg_decoder_mode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_mode " "Found entity 1: seven_seg_decoder_mode" {  } { { "seven_seg_decoder_mode.v" "" { Text "C:/altera/13.0sp1/car/seven_seg_decoder_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639923634150 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1639923634150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_mode seven_seg_decoder_mode:S8 " "Elaborating entity \"seven_seg_decoder_mode\" for hierarchy \"seven_seg_decoder_mode:S8\"" {  } { { "car.v" "S8" { Text "C:/altera/13.0sp1/car/car.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634152 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "leading_zero seven_seg_decoder_mode.v(19) " "Verilog HDL Always Construct warning at seven_seg_decoder_mode.v(19): variable \"leading_zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seven_seg_decoder_mode.v" "" { Text "C:/altera/13.0sp1/car/seven_seg_decoder_mode.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639923634153 "|car|seven_seg_decoder_mode:S8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gear_to_mode gear_to_mode:comb_7 " "Elaborating entity \"gear_to_mode\" for hierarchy \"gear_to_mode:comb_7\"" {  } { { "car.v" "comb_7" { Text "C:/altera/13.0sp1/car/car.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634154 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "gear_to_mode.v(8) " "Verilog HDL Case Statement warning at gear_to_mode.v(8): incomplete case statement has no default case item" {  } { { "gear_to_mode.v" "" { Text "C:/altera/13.0sp1/car/gear_to_mode.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1639923634155 "|car|gear_to_mode:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MODE gear_to_mode.v(6) " "Verilog HDL Always Construct warning at gear_to_mode.v(6): inferring latch(es) for variable \"MODE\", which holds its previous value in one or more paths through the always construct" {  } { { "gear_to_mode.v" "" { Text "C:/altera/13.0sp1/car/gear_to_mode.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639923634155 "|car|gear_to_mode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE\[0\] gear_to_mode.v(6) " "Inferred latch for \"MODE\[0\]\" at gear_to_mode.v(6)" {  } { { "gear_to_mode.v" "" { Text "C:/altera/13.0sp1/car/gear_to_mode.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639923634155 "|car|gear_to_mode:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE\[1\] gear_to_mode.v(6) " "Inferred latch for \"MODE\[1\]\" at gear_to_mode.v(6)" {  } { { "gear_to_mode.v" "" { Text "C:/altera/13.0sp1/car/gear_to_mode.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639923634155 "|car|gear_to_mode:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_seven_seg mode_seven_seg:comb_8 " "Elaborating entity \"mode_seven_seg\" for hierarchy \"mode_seven_seg:comb_8\"" {  } { { "car.v" "comb_8" { Text "C:/altera/13.0sp1/car/car.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634156 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "leading_zero mode_seven_seg.v(13) " "Verilog HDL Always Construct warning at mode_seven_seg.v(13): variable \"leading_zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mode_seven_seg.v" "" { Text "C:/altera/13.0sp1/car/mode_seven_seg.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639923634157 "|car|mode_seven_seg:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:U4 " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:U4\"" {  } { { "car.v" "U4" { Text "C:/altera/13.0sp1/car/car.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter clock_gen:U4\|counter:U1 " "Elaborating entity \"counter\" for hierarchy \"clock_gen:U4\|counter:U1\"" {  } { { "clock_gen.v" "U1" { Text "C:/altera/13.0sp1/car/clock_gen.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.v(20) " "Verilog HDL assignment warning at counter.v(20): truncated value with size 32 to match size of target (25)" {  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639923634160 "|car|clock_gen:U1|counter:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_light signal_light:L1 " "Elaborating entity \"signal_light\" for hierarchy \"signal_light:L1\"" {  } { { "car.v" "L1" { Text "C:/altera/13.0sp1/car/car.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634162 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst signal_light.v(8) " "Verilog HDL Always Construct warning at signal_light.v(8): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "signal_light.v" "" { Text "C:/altera/13.0sp1/car/signal_light.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639923634163 "|car|signal_light:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst signal_light.v(15) " "Verilog HDL Always Construct warning at signal_light.v(15): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "signal_light.v" "" { Text "C:/altera/13.0sp1/car/signal_light.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639923634163 "|car|signal_light:L1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst signal_light.v(16) " "Verilog HDL Always Construct warning at signal_light.v(16): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "signal_light.v" "" { Text "C:/altera/13.0sp1/car/signal_light.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639923634163 "|car|signal_light:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_light hazard_light:comb_9 " "Elaborating entity \"hazard_light\" for hierarchy \"hazard_light:comb_9\"" {  } { { "car.v" "comb_9" { Text "C:/altera/13.0sp1/car/car.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seatbelt seatbelt:comb_10 " "Elaborating entity \"seatbelt\" for hierarchy \"seatbelt:comb_10\"" {  } { { "car.v" "comb_10" { Text "C:/altera/13.0sp1/car/car.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634167 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rst seatbelt.v(8) " "Verilog HDL Always Construct warning at seatbelt.v(8): variable \"rst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seatbelt.v" "" { Text "C:/altera/13.0sp1/car/seatbelt.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639923634168 "|car|seatbelt:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "link_light link_light:SR1 " "Elaborating entity \"link_light\" for hierarchy \"link_light:SR1\"" {  } { { "car.v" "SR1" { Text "C:/altera/13.0sp1/car/car.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639923634169 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634207 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634208 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634209 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634210 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634211 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634212 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634213 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634214 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634215 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634216 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634217 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634218 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634219 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634220 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634221 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634222 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634223 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634224 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634226 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634228 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "velocity_w\[7\] " "Net \"velocity_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "velocity_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634229 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[8\] " "Net \"gen_out1_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[7\] " "Net \"gen_out1_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[6\] " "Net \"gen_out1_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[5\] " "Net \"gen_out1_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[4\] " "Net \"gen_out1_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[3\] " "Net \"gen_out1_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[2\] " "Net \"gen_out1_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out1_w\[1\] " "Net \"gen_out1_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out1_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[8\] " "Net \"gen_out2_w\[8\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[8\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[7\] " "Net \"gen_out2_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[6\] " "Net \"gen_out2_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[5\] " "Net \"gen_out2_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[4\] " "Net \"gen_out2_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[3\] " "Net \"gen_out2_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[2\] " "Net \"gen_out2_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gen_out2_w\[1\] " "Net \"gen_out2_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "gen_out2_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "gear_out_w\[3\] " "Net \"gear_out_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "gear_out_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "velocity_w\[7\] " "Net \"velocity_w\[7\]\" is missing source, defaulting to GND" {  } { { "car.v" "velocity_w\[7\]" { Text "C:/altera/13.0sp1/car/car.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[6\] " "Net \"seg_for_dis_w\[6\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[6\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[5\] " "Net \"seg_for_dis_w\[5\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[5\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[4\] " "Net \"seg_for_dis_w\[4\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[4\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[3\] " "Net \"seg_for_dis_w\[3\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[3\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[2\] " "Net \"seg_for_dis_w\[2\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[2\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "seg_for_dis_w\[1\] " "Net \"seg_for_dis_w\[1\]\" is missing source, defaulting to GND" {  } { { "car.v" "seg_for_dis_w\[1\]" { Text "C:/altera/13.0sp1/car/car.v" 61 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1639923634230 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "32 " "32 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1639923634718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gear_set:G1\|gear\[1\] " "Latch gear_set:G1\|gear\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639923634736 ""}  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639923634736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gear_set:G1\|gear\[0\] " "Latch gear_set:G1\|gear\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639923634736 ""}  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639923634736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gear_set:G1\|gear\[2\] " "Latch gear_set:G1\|gear\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639923634736 ""}  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639923634736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gear_to_mode:comb_7\|MODE\[1\] " "Latch gear_to_mode:comb_7\|MODE\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gear_set:G1\|gear\[1\] " "Ports D and ENA on the latch are fed by the same signal gear_set:G1\|gear\[1\]" {  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639923634736 ""}  } { { "gear_to_mode.v" "" { Text "C:/altera/13.0sp1/car/gear_to_mode.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639923634736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gear_to_mode:comb_7\|MODE\[0\] " "Latch gear_to_mode:comb_7\|MODE\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gear_set:G1\|gear\[1\] " "Ports D and ENA on the latch are fed by the same signal gear_set:G1\|gear\[1\]" {  } { { "gear_set.v" "" { Text "C:/altera/13.0sp1/car/gear_set.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639923634736 ""}  } { { "gear_to_mode.v" "" { Text "C:/altera/13.0sp1/car/gear_to_mode.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639923634736 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[10\] GND " "Pin \"LEDG\[10\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[11\] GND " "Pin \"LEDG\[11\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[12\] GND " "Pin \"LEDG\[12\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[13\] GND " "Pin \"LEDG\[13\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[14\] GND " "Pin \"LEDG\[14\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[15\] GND " "Pin \"LEDG\[15\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[16\] GND " "Pin \"LEDG\[16\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[17\] GND " "Pin \"LEDG\[17\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDG[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639923635076 "|car|HEX7[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639923635076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639923635971 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639923635971 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639923636023 "|car|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639923636023 "|car|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639923636023 "|car|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639923636023 "|car|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639923636023 "|car|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1639923636023 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "615 " "Implemented 615 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639923636023 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639923636023 ""} { "Info" "ICUT_CUT_TM_LCELLS" "500 " "Implemented 500 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639923636023 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639923636023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 533 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639923636060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 23:20:36 2021 " "Processing ended: Sun Dec 19 23:20:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639923636060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639923636060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639923636060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639923636060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639923637051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639923637051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 23:20:36 2021 " "Processing started: Sun Dec 19 23:20:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639923637051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639923637051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_fit --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639923637051 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1639923637114 ""}
{ "Info" "0" "" "Project  = car" {  } {  } 0 0 "Project  = car" 0 0 "Fitter" 0 0 1639923637115 ""}
{ "Info" "0" "" "Revision = car" {  } {  } 0 0 "Revision = car" 0 0 "Fitter" 0 0 1639923637115 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1639923637202 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "car EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"car\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639923637210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639923637231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639923637231 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639923637287 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1639923637294 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639923637684 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639923637684 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639923637684 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 1441 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639923637686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 1442 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639923637686 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 1443 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639923637686 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639923637686 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 115 " "No exact pin location assignment(s) for 9 pins of 115 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[9\] " "Pin LEDG\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[9] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[10\] " "Pin LEDG\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[10] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[11\] " "Pin LEDG\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[11] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[12\] " "Pin LEDG\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[12] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[13\] " "Pin LEDG\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[13] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[14\] " "Pin LEDG\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[14] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[15\] " "Pin LEDG\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[15] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[16\] " "Pin LEDG\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[16] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[17\] " "Pin LEDG\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[17] } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1639923637773 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1639923637773 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1639923637885 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "car.sdc " "Synopsys Design Constraints File file not found: 'car.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639923637886 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639923637886 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G1\|gear\[2\]~13  from: datac  to: combout " "Cell: G1\|gear\[2\]~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639923637889 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639923637889 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639923637891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637917 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:U3\|counter:U2\|carry_out  " "Automatically promoted node clock_gen:U3\|counter:U2\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637917 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_gen:U3|counter:U2|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 672 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:C1\|carry_out  " "Automatically promoted node counter:C1\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637917 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:C1|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 747 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:C5\|carry_out  " "Automatically promoted node counter:C5\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637917 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:C5|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637917 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:C6\|carry_out  " "Automatically promoted node counter:C6\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637918 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:C6|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:C7\|carry_out  " "Automatically promoted node counter:C7\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637918 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:C7|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 754 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_distance:CFORD\|carry_out  " "Automatically promoted node counter_distance:CFORD\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637918 ""}  } { { "counter_distance.v" "" { Text "C:/altera/13.0sp1/car/counter_distance.v" 8 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter_distance:CFORD|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 669 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter:C2\|carry_out  " "Automatically promoted node counter:C2\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637918 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter:C2|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "accel_and_brake:AC1\|count_out\[3\]~71  " "Automatically promoted node accel_and_brake:AC1\|count_out\[3\]~71 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637918 ""}  } { { "accel_and_brake.v" "" { Text "C:/altera/13.0sp1/car/accel_and_brake.v" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { accel_and_brake:AC1|count_out[3]~71 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 1190 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:U2\|counter:U1\|carry_out  " "Automatically promoted node clock_gen:U2\|counter:U1\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637918 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_gen:U2|counter:U1|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 629 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:U3\|counter:U1\|carry_out  " "Automatically promoted node clock_gen:U3\|counter:U1\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637919 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_gen:U3|counter:U1|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 686 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_gen:U4\|counter:U1\|carry_out  " "Automatically promoted node clock_gen:U4\|counter:U1\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637919 ""}  } { { "counter.v" "" { Text "C:/altera/13.0sp1/car/counter.v" 7 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_gen:U4|counter:U1|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639923637919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDR\[0\] " "Destination node LEDR\[0\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639923637919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639923637919 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "car.v" "" { Text "C:/altera/13.0sp1/car/car.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/car/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639923637919 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639923637991 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639923637992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639923637992 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639923637993 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639923637993 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639923637994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639923637994 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639923637994 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639923637994 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1639923637995 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639923637995 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 0 9 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 0 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1639923638005 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1639923638005 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1639923638005 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 40 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639923638006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 15 44 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639923638006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639923638006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639923638006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639923638006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 25 34 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 25 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639923638006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 24 34 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639923638006 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 42 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1639923638006 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1639923638006 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1639923638006 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1639923638037 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1639923638037 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639923638051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639923639212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639923639399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639923639406 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639923640331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639923640332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639923640409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/car/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1639923641346 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639923641346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639923642256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1639923642258 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639923642258 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.36 " "Total time spent on timing analysis during the Fitter is 0.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1639923642271 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639923642275 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "92 " "Found 92 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[9\] 0 " "Pin \"LEDG\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[10\] 0 " "Pin \"LEDG\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[11\] 0 " "Pin \"LEDG\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[12\] 0 " "Pin \"LEDG\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[13\] 0 " "Pin \"LEDG\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[14\] 0 " "Pin \"LEDG\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[15\] 0 " "Pin \"LEDG\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[16\] 0 " "Pin \"LEDG\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[17\] 0 " "Pin \"LEDG\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[0\] 0 " "Pin \"HEX6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[1\] 0 " "Pin \"HEX6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[2\] 0 " "Pin \"HEX6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[3\] 0 " "Pin \"HEX6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[4\] 0 " "Pin \"HEX6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[5\] 0 " "Pin \"HEX6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6\[6\] 0 " "Pin \"HEX6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[0\] 0 " "Pin \"HEX7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[1\] 0 " "Pin \"HEX7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[2\] 0 " "Pin \"HEX7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[3\] 0 " "Pin \"HEX7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[4\] 0 " "Pin \"HEX7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[5\] 0 " "Pin \"HEX7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7\[6\] 0 " "Pin \"HEX7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1639923642289 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1639923642289 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639923642430 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639923642455 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639923642615 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639923642859 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1639923642956 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1639923642957 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/car/output_files/car.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/car/output_files/car.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639923643058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 328 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 328 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639923643228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 23:20:43 2021 " "Processing ended: Sun Dec 19 23:20:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639923643228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639923643228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639923643228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639923643228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639923644036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639923644036 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 23:20:43 2021 " "Processing started: Sun Dec 19 23:20:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639923644036 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639923644036 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_asm --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639923644036 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639923644990 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639923645044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639923645463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 23:20:45 2021 " "Processing ended: Sun Dec 19 23:20:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639923645463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639923645463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639923645463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639923645463 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639923646044 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639923646412 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 23:20:46 2021 " "Processing started: Sun Dec 19 23:20:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639923646413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639923646413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta car -c car " "Command: quartus_sta car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639923646413 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1639923646479 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639923646626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639923646653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639923646653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1639923646729 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "car.sdc " "Synopsys Design Constraints File file not found: 'car.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1639923646743 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1639923646743 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:U2\|counter:U2\|carry_out clock_gen:U2\|counter:U2\|carry_out " "create_clock -period 1.000 -name clock_gen:U2\|counter:U2\|carry_out clock_gen:U2\|counter:U2\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:U2\|counter:U1\|carry_out clock_gen:U2\|counter:U1\|carry_out " "create_clock -period 1.000 -name clock_gen:U2\|counter:U1\|carry_out clock_gen:U2\|counter:U1\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gear_set:G1\|gear\[0\] gear_set:G1\|gear\[0\] " "create_clock -period 1.000 -name gear_set:G1\|gear\[0\] gear_set:G1\|gear\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:U3\|counter:U2\|carry_out clock_gen:U3\|counter:U2\|carry_out " "create_clock -period 1.000 -name clock_gen:U3\|counter:U2\|carry_out clock_gen:U3\|counter:U2\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:U3\|counter:U1\|carry_out clock_gen:U3\|counter:U1\|carry_out " "create_clock -period 1.000 -name clock_gen:U3\|counter:U1\|carry_out clock_gen:U3\|counter:U1\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:U4\|counter:U1\|carry_out clock_gen:U4\|counter:U1\|carry_out " "create_clock -period 1.000 -name clock_gen:U4\|counter:U1\|carry_out clock_gen:U4\|counter:U1\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:C7\|carry_out counter:C7\|carry_out " "create_clock -period 1.000 -name counter:C7\|carry_out counter:C7\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:C6\|carry_out counter:C6\|carry_out " "create_clock -period 1.000 -name counter:C6\|carry_out counter:C6\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:C5\|carry_out counter:C5\|carry_out " "create_clock -period 1.000 -name counter:C5\|carry_out counter:C5\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter_distance:CFORD\|carry_out counter_distance:CFORD\|carry_out " "create_clock -period 1.000 -name counter_distance:CFORD\|carry_out counter_distance:CFORD\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:C1\|carry_out counter:C1\|carry_out " "create_clock -period 1.000 -name counter:C1\|carry_out counter:C1\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:C2\|carry_out counter:C2\|carry_out " "create_clock -period 1.000 -name counter:C2\|carry_out counter:C2\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646745 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G1\|gear\[2\]~13  from: datab  to: combout " "Cell: G1\|gear\[2\]~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646748 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639923646748 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1639923646750 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1639923646759 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639923646766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.020 " "Worst-case setup slack is -8.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.020       -55.303 clock_gen:U2\|counter:U2\|carry_out  " "   -8.020       -55.303 clock_gen:U2\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.684      -173.342 CLOCK_50  " "   -3.684      -173.342 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927        -5.716 gear_set:G1\|gear\[0\]  " "   -2.927        -5.716 gear_set:G1\|gear\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.631       -43.893 clock_gen:U3\|counter:U2\|carry_out  " "   -2.631       -43.893 clock_gen:U3\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623        -3.948 KEY\[3\]  " "   -1.623        -3.948 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.271        -1.053 counter_distance:CFORD\|carry_out  " "   -0.271        -1.053 counter_distance:CFORD\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264        -0.822 counter:C1\|carry_out  " "   -0.264        -0.822 counter:C1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257        -0.697 counter:C7\|carry_out  " "   -0.257        -0.697 counter:C7\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.195        -0.520 counter:C5\|carry_out  " "   -0.195        -0.520 counter:C5\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106        -0.353 counter:C6\|carry_out  " "   -0.106        -0.353 counter:C6\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101        -0.327 counter:C2\|carry_out  " "   -0.101        -0.327 counter:C2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252         0.000 clock_gen:U2\|counter:U1\|carry_out  " "    0.252         0.000 clock_gen:U2\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253         0.000 clock_gen:U3\|counter:U1\|carry_out  " "    0.253         0.000 clock_gen:U3\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253         0.000 clock_gen:U4\|counter:U1\|carry_out  " "    0.253         0.000 clock_gen:U4\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639923646769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.821 " "Worst-case hold slack is -2.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.821        -2.821 gear_set:G1\|gear\[0\]  " "   -2.821        -2.821 gear_set:G1\|gear\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.999        -5.162 KEY\[3\]  " "   -1.999        -5.162 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112         0.000 clock_gen:U3\|counter:U2\|carry_out  " "    0.112         0.000 clock_gen:U3\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_gen:U2\|counter:U1\|carry_out  " "    0.391         0.000 clock_gen:U2\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_gen:U3\|counter:U1\|carry_out  " "    0.391         0.000 clock_gen:U3\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock_gen:U4\|counter:U1\|carry_out  " "    0.391         0.000 clock_gen:U4\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 counter:C1\|carry_out  " "    0.391         0.000 counter:C1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 counter:C2\|carry_out  " "    0.391         0.000 counter:C2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 counter:C5\|carry_out  " "    0.391         0.000 counter:C5\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 counter:C6\|carry_out  " "    0.391         0.000 counter:C6\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 counter:C7\|carry_out  " "    0.391         0.000 counter:C7\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 counter_distance:CFORD\|carry_out  " "    0.391         0.000 counter_distance:CFORD\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539         0.000 CLOCK_50  " "    0.539         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.286         0.000 clock_gen:U2\|counter:U2\|carry_out  " "    1.286         0.000 clock_gen:U2\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639923646775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639923646778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639923646782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -63.380 CLOCK_50  " "   -1.380       -63.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -12.716 KEY\[3\]  " "   -1.222       -12.716 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -17.000 clock_gen:U3\|counter:U2\|carry_out  " "   -0.500       -17.000 clock_gen:U3\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_gen:U2\|counter:U2\|carry_out  " "   -0.500        -7.000 clock_gen:U2\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter:C1\|carry_out  " "   -0.500        -5.000 counter:C1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter:C5\|carry_out  " "   -0.500        -5.000 counter:C5\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter:C6\|carry_out  " "   -0.500        -5.000 counter:C6\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter:C7\|carry_out  " "   -0.500        -5.000 counter:C7\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter_distance:CFORD\|carry_out  " "   -0.500        -5.000 counter_distance:CFORD\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 counter:C2\|carry_out  " "   -0.500        -4.000 counter:C2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 clock_gen:U2\|counter:U1\|carry_out  " "   -0.500        -2.000 clock_gen:U2\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 clock_gen:U3\|counter:U1\|carry_out  " "   -0.500        -2.000 clock_gen:U3\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 clock_gen:U4\|counter:U1\|carry_out  " "   -0.500        -2.000 clock_gen:U4\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 gear_set:G1\|gear\[0\]  " "    0.500         0.000 gear_set:G1\|gear\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639923646785 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1639923647020 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1639923647022 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G1\|gear\[2\]~13  from: datab  to: combout " "Cell: G1\|gear\[2\]~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647039 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639923647039 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639923647040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.119 " "Worst-case setup slack is -3.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.119       -21.356 clock_gen:U2\|counter:U2\|carry_out  " "   -3.119       -21.356 clock_gen:U2\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.082       -44.404 CLOCK_50  " "   -1.082       -44.404 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666       -10.889 clock_gen:U3\|counter:U2\|carry_out  " "   -0.666       -10.889 clock_gen:U3\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.558        -1.079 gear_set:G1\|gear\[0\]  " "   -0.558        -1.079 gear_set:G1\|gear\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.031 KEY\[3\]  " "   -0.031        -0.031 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 counter_distance:CFORD\|carry_out  " "    0.408         0.000 counter_distance:CFORD\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410         0.000 counter:C1\|carry_out  " "    0.410         0.000 counter:C1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417         0.000 counter:C7\|carry_out  " "    0.417         0.000 counter:C7\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427         0.000 counter:C5\|carry_out  " "    0.427         0.000 counter:C5\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478         0.000 counter:C6\|carry_out  " "    0.478         0.000 counter:C6\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480         0.000 counter:C2\|carry_out  " "    0.480         0.000 counter:C2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641         0.000 clock_gen:U2\|counter:U1\|carry_out  " "    0.641         0.000 clock_gen:U2\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641         0.000 clock_gen:U3\|counter:U1\|carry_out  " "    0.641         0.000 clock_gen:U3\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641         0.000 clock_gen:U4\|counter:U1\|carry_out  " "    0.641         0.000 clock_gen:U4\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639923647045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.600 " "Worst-case hold slack is -1.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.600        -1.600 gear_set:G1\|gear\[0\]  " "   -1.600        -1.600 gear_set:G1\|gear\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.978        -2.541 KEY\[3\]  " "   -0.978        -2.541 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231        -1.327 clock_gen:U3\|counter:U2\|carry_out  " "   -0.231        -1.327 clock_gen:U3\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_gen:U2\|counter:U1\|carry_out  " "    0.215         0.000 clock_gen:U2\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_gen:U3\|counter:U1\|carry_out  " "    0.215         0.000 clock_gen:U3\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock_gen:U4\|counter:U1\|carry_out  " "    0.215         0.000 clock_gen:U4\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter:C1\|carry_out  " "    0.215         0.000 counter:C1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter:C2\|carry_out  " "    0.215         0.000 counter:C2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter:C5\|carry_out  " "    0.215         0.000 counter:C5\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter:C6\|carry_out  " "    0.215         0.000 counter:C6\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter:C7\|carry_out  " "    0.215         0.000 counter:C7\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 counter_distance:CFORD\|carry_out  " "    0.215         0.000 counter_distance:CFORD\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248         0.000 CLOCK_50  " "    0.248         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387         0.000 clock_gen:U2\|counter:U2\|carry_out  " "    0.387         0.000 clock_gen:U2\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639923647053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639923647058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639923647064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -63.380 CLOCK_50  " "   -1.380       -63.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.146 KEY\[3\]  " "   -1.222        -2.146 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -17.000 clock_gen:U3\|counter:U2\|carry_out  " "   -0.500       -17.000 clock_gen:U3\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -7.000 clock_gen:U2\|counter:U2\|carry_out  " "   -0.500        -7.000 clock_gen:U2\|counter:U2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter:C1\|carry_out  " "   -0.500        -5.000 counter:C1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter:C5\|carry_out  " "   -0.500        -5.000 counter:C5\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter:C6\|carry_out  " "   -0.500        -5.000 counter:C6\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter:C7\|carry_out  " "   -0.500        -5.000 counter:C7\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 counter_distance:CFORD\|carry_out  " "   -0.500        -5.000 counter_distance:CFORD\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 counter:C2\|carry_out  " "   -0.500        -4.000 counter:C2\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 clock_gen:U2\|counter:U1\|carry_out  " "   -0.500        -2.000 clock_gen:U2\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 clock_gen:U3\|counter:U1\|carry_out  " "   -0.500        -2.000 clock_gen:U3\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -2.000 clock_gen:U4\|counter:U1\|carry_out  " "   -0.500        -2.000 clock_gen:U4\|counter:U1\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 gear_set:G1\|gear\[0\]  " "    0.500         0.000 gear_set:G1\|gear\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639923647070 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1639923647408 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1639923647452 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1639923647452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4558 " "Peak virtual memory: 4558 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639923647557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 23:20:47 2021 " "Processing ended: Sun Dec 19 23:20:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639923647557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639923647557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639923647557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639923647557 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639923648432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639923648432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 23:20:48 2021 " "Processing started: Sun Dec 19 23:20:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639923648432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639923648432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off car -c car " "Command: quartus_eda --read_settings_files=off --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639923648432 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "car.vo\", \"car_fast.vo car_v.sdo car_v_fast.sdo C:/altera/13.0sp1/car/simulation/modelsim/ simulation " "Generated files \"car.vo\", \"car_fast.vo\", \"car_v.sdo\" and \"car_v_fast.sdo\" in directory \"C:/altera/13.0sp1/car/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1639923648893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639923648933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 23:20:48 2021 " "Processing ended: Sun Dec 19 23:20:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639923648933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639923648933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639923648933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639923648933 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 866 s " "Quartus II Full Compilation was successful. 0 errors, 866 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639923649537 ""}
