Version 3.2 HI-TECH Software Intermediate Code
"1177 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f2620.h
[s S45 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S45 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"1187
[s S46 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S46 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"1176
[u S44 `S45 1 `S46 1 ]
[n S44 . . . ]
"1198
[v _TRISBbits `VS44 ~T0 @X0 0 e@3987 ]
"193
[s S11 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S11 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"203
[s S12 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S12 . INT0 INT1 INT2 CCP2 KBI0 KBI1 KBI2 KBI3 ]
"213
[s S13 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S13 . AN12 AN10 AN8 AN9 AN11 PGM PGC PGD ]
"223
[s S14 :3 `uc 1 :1 `uc 1 ]
[n S14 . . CCP2_PA2 ]
"192
[u S10 `S11 1 `S12 1 `S13 1 `S14 1 ]
[n S10 . . . . . ]
"228
[v _PORTBbits `VS10 ~T0 @X0 0 e@3969 ]
"1399
[s S51 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S51 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"1409
[s S52 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S52 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"1398
[u S50 `S51 1 `S52 1 ]
[n S50 . . . ]
"1420
[v _TRISCbits `VS50 ~T0 @X0 0 e@3988 ]
"364
[s S16 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S16 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"374
[s S17 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S17 . T1OSO T1OSI CCP1 SCK SDI SDO TX RX ]
"384
[s S18 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S18 . T13CKI CCP2 . SCL SDA . CK DT ]
"394
[s S19 :1 `uc 1 ]
[n S19 . T1CKI ]
"397
[s S20 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S20 . . PA2 PA1 ]
"363
[u S15 `S16 1 `S17 1 `S18 1 `S19 1 `S20 1 ]
[n S15 . . . . . . ]
"403
[v _PORTCbits `VS15 ~T0 @X0 0 e@3970 ]
"6825
[v _TXIF `Vb ~T0 @X0 0 e@31988 ]
"2646
[v _TXREG `Vuc ~T0 @X0 0 e@4013 ]
"2180
[v _RCSTA `Vuc ~T0 @X0 0 e@4011 ]
"2390
[v _TXSTA `Vuc ~T0 @X0 0 e@4012 ]
"2670
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"6501
[v _RCIE `Vb ~T0 @X0 0 e@31981 ]
"6823
[v _TXIE `Vb ~T0 @X0 0 e@31980 ]
"4641
[v _WDTCON `Vuc ~T0 @X0 0 e@4049 ]
"5470
[s S232 :7 `uc 1 :1 `uc 1 ]
[n S232 . . NOT_RBPU ]
"5474
[s S233 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S233 . RBIP . TMR0IP . INTEDG2 INTEDG1 INTEDG0 nRBPU ]
"5484
[s S234 :7 `uc 1 :1 `uc 1 ]
[n S234 . . RBPU ]
"5469
[u S231 `S232 1 `S233 1 `S234 1 ]
[n S231 . . . . ]
"5489
[v _INTCON2bits `VS231 ~T0 @X0 0 e@4081 ]
[v F2529 `(v ~T0 @X0 1 tf1`ul ]
"164 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18.h
[v __delay `JF2529 ~T0 @X0 0 e ]
[p i __delay ]
"195 C:\Program Files (x86)\Microchip\xc8\v1.45\include\stdio.h
[v _printf `(i ~T0 @X0 0 ev`*Cuc ]
[p mainexit ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f2620.h: 50: extern volatile unsigned char PORTA @ 0xF80;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f2620.h
[; ;pic18f2620.h: 52: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f2620.h: 55: typedef union {
[; ;pic18f2620.h: 56: struct {
[; ;pic18f2620.h: 57: unsigned RA0 :1;
[; ;pic18f2620.h: 58: unsigned RA1 :1;
[; ;pic18f2620.h: 59: unsigned RA2 :1;
[; ;pic18f2620.h: 60: unsigned RA3 :1;
[; ;pic18f2620.h: 61: unsigned RA4 :1;
[; ;pic18f2620.h: 62: unsigned RA5 :1;
[; ;pic18f2620.h: 63: unsigned RA6 :1;
[; ;pic18f2620.h: 64: unsigned RA7 :1;
[; ;pic18f2620.h: 65: };
[; ;pic18f2620.h: 66: struct {
[; ;pic18f2620.h: 67: unsigned :4;
[; ;pic18f2620.h: 68: unsigned T0CKI :1;
[; ;pic18f2620.h: 69: unsigned AN4 :1;
[; ;pic18f2620.h: 70: };
[; ;pic18f2620.h: 71: struct {
[; ;pic18f2620.h: 72: unsigned :5;
[; ;pic18f2620.h: 73: unsigned SS :1;
[; ;pic18f2620.h: 74: };
[; ;pic18f2620.h: 75: struct {
[; ;pic18f2620.h: 76: unsigned :5;
[; ;pic18f2620.h: 77: unsigned NOT_SS :1;
[; ;pic18f2620.h: 78: };
[; ;pic18f2620.h: 79: struct {
[; ;pic18f2620.h: 80: unsigned :5;
[; ;pic18f2620.h: 81: unsigned nSS :1;
[; ;pic18f2620.h: 82: };
[; ;pic18f2620.h: 83: struct {
[; ;pic18f2620.h: 84: unsigned :5;
[; ;pic18f2620.h: 85: unsigned LVDIN :1;
[; ;pic18f2620.h: 86: };
[; ;pic18f2620.h: 87: struct {
[; ;pic18f2620.h: 88: unsigned :5;
[; ;pic18f2620.h: 89: unsigned HLVDIN :1;
[; ;pic18f2620.h: 90: };
[; ;pic18f2620.h: 91: struct {
[; ;pic18f2620.h: 92: unsigned ULPWUIN :1;
[; ;pic18f2620.h: 93: unsigned :6;
[; ;pic18f2620.h: 94: unsigned RJPU :1;
[; ;pic18f2620.h: 95: };
[; ;pic18f2620.h: 96: } PORTAbits_t;
[; ;pic18f2620.h: 97: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f2620.h: 187: extern volatile unsigned char PORTB @ 0xF81;
"189
[; ;pic18f2620.h: 189: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f2620.h: 192: typedef union {
[; ;pic18f2620.h: 193: struct {
[; ;pic18f2620.h: 194: unsigned RB0 :1;
[; ;pic18f2620.h: 195: unsigned RB1 :1;
[; ;pic18f2620.h: 196: unsigned RB2 :1;
[; ;pic18f2620.h: 197: unsigned RB3 :1;
[; ;pic18f2620.h: 198: unsigned RB4 :1;
[; ;pic18f2620.h: 199: unsigned RB5 :1;
[; ;pic18f2620.h: 200: unsigned RB6 :1;
[; ;pic18f2620.h: 201: unsigned RB7 :1;
[; ;pic18f2620.h: 202: };
[; ;pic18f2620.h: 203: struct {
[; ;pic18f2620.h: 204: unsigned INT0 :1;
[; ;pic18f2620.h: 205: unsigned INT1 :1;
[; ;pic18f2620.h: 206: unsigned INT2 :1;
[; ;pic18f2620.h: 207: unsigned CCP2 :1;
[; ;pic18f2620.h: 208: unsigned KBI0 :1;
[; ;pic18f2620.h: 209: unsigned KBI1 :1;
[; ;pic18f2620.h: 210: unsigned KBI2 :1;
[; ;pic18f2620.h: 211: unsigned KBI3 :1;
[; ;pic18f2620.h: 212: };
[; ;pic18f2620.h: 213: struct {
[; ;pic18f2620.h: 214: unsigned AN12 :1;
[; ;pic18f2620.h: 215: unsigned AN10 :1;
[; ;pic18f2620.h: 216: unsigned AN8 :1;
[; ;pic18f2620.h: 217: unsigned AN9 :1;
[; ;pic18f2620.h: 218: unsigned AN11 :1;
[; ;pic18f2620.h: 219: unsigned PGM :1;
[; ;pic18f2620.h: 220: unsigned PGC :1;
[; ;pic18f2620.h: 221: unsigned PGD :1;
[; ;pic18f2620.h: 222: };
[; ;pic18f2620.h: 223: struct {
[; ;pic18f2620.h: 224: unsigned :3;
[; ;pic18f2620.h: 225: unsigned CCP2_PA2 :1;
[; ;pic18f2620.h: 226: };
[; ;pic18f2620.h: 227: } PORTBbits_t;
[; ;pic18f2620.h: 228: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f2620.h: 358: extern volatile unsigned char PORTC @ 0xF82;
"360
[; ;pic18f2620.h: 360: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f2620.h: 363: typedef union {
[; ;pic18f2620.h: 364: struct {
[; ;pic18f2620.h: 365: unsigned RC0 :1;
[; ;pic18f2620.h: 366: unsigned RC1 :1;
[; ;pic18f2620.h: 367: unsigned RC2 :1;
[; ;pic18f2620.h: 368: unsigned RC3 :1;
[; ;pic18f2620.h: 369: unsigned RC4 :1;
[; ;pic18f2620.h: 370: unsigned RC5 :1;
[; ;pic18f2620.h: 371: unsigned RC6 :1;
[; ;pic18f2620.h: 372: unsigned RC7 :1;
[; ;pic18f2620.h: 373: };
[; ;pic18f2620.h: 374: struct {
[; ;pic18f2620.h: 375: unsigned T1OSO :1;
[; ;pic18f2620.h: 376: unsigned T1OSI :1;
[; ;pic18f2620.h: 377: unsigned CCP1 :1;
[; ;pic18f2620.h: 378: unsigned SCK :1;
[; ;pic18f2620.h: 379: unsigned SDI :1;
[; ;pic18f2620.h: 380: unsigned SDO :1;
[; ;pic18f2620.h: 381: unsigned TX :1;
[; ;pic18f2620.h: 382: unsigned RX :1;
[; ;pic18f2620.h: 383: };
[; ;pic18f2620.h: 384: struct {
[; ;pic18f2620.h: 385: unsigned T13CKI :1;
[; ;pic18f2620.h: 386: unsigned CCP2 :1;
[; ;pic18f2620.h: 387: unsigned :1;
[; ;pic18f2620.h: 388: unsigned SCL :1;
[; ;pic18f2620.h: 389: unsigned SDA :1;
[; ;pic18f2620.h: 390: unsigned :1;
[; ;pic18f2620.h: 391: unsigned CK :1;
[; ;pic18f2620.h: 392: unsigned DT :1;
[; ;pic18f2620.h: 393: };
[; ;pic18f2620.h: 394: struct {
[; ;pic18f2620.h: 395: unsigned T1CKI :1;
[; ;pic18f2620.h: 396: };
[; ;pic18f2620.h: 397: struct {
[; ;pic18f2620.h: 398: unsigned :1;
[; ;pic18f2620.h: 399: unsigned PA2 :1;
[; ;pic18f2620.h: 400: unsigned PA1 :1;
[; ;pic18f2620.h: 401: };
[; ;pic18f2620.h: 402: } PORTCbits_t;
[; ;pic18f2620.h: 403: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f2620.h: 533: extern volatile unsigned char PORTE @ 0xF84;
"535
[; ;pic18f2620.h: 535: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f2620.h: 538: typedef union {
[; ;pic18f2620.h: 539: struct {
[; ;pic18f2620.h: 540: unsigned :3;
[; ;pic18f2620.h: 541: unsigned RE3 :1;
[; ;pic18f2620.h: 542: };
[; ;pic18f2620.h: 543: struct {
[; ;pic18f2620.h: 544: unsigned :3;
[; ;pic18f2620.h: 545: unsigned MCLR :1;
[; ;pic18f2620.h: 546: };
[; ;pic18f2620.h: 547: struct {
[; ;pic18f2620.h: 548: unsigned :3;
[; ;pic18f2620.h: 549: unsigned NOT_MCLR :1;
[; ;pic18f2620.h: 550: };
[; ;pic18f2620.h: 551: struct {
[; ;pic18f2620.h: 552: unsigned :3;
[; ;pic18f2620.h: 553: unsigned nMCLR :1;
[; ;pic18f2620.h: 554: };
[; ;pic18f2620.h: 555: struct {
[; ;pic18f2620.h: 556: unsigned :3;
[; ;pic18f2620.h: 557: unsigned VPP :1;
[; ;pic18f2620.h: 558: };
[; ;pic18f2620.h: 559: struct {
[; ;pic18f2620.h: 560: unsigned :3;
[; ;pic18f2620.h: 561: unsigned CCP9E :1;
[; ;pic18f2620.h: 562: };
[; ;pic18f2620.h: 563: struct {
[; ;pic18f2620.h: 564: unsigned :3;
[; ;pic18f2620.h: 565: unsigned PC3E :1;
[; ;pic18f2620.h: 566: };
[; ;pic18f2620.h: 567: } PORTEbits_t;
[; ;pic18f2620.h: 568: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f2620.h: 608: extern volatile unsigned char LATA @ 0xF89;
"610
[; ;pic18f2620.h: 610: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f2620.h: 613: typedef union {
[; ;pic18f2620.h: 614: struct {
[; ;pic18f2620.h: 615: unsigned LATA0 :1;
[; ;pic18f2620.h: 616: unsigned LATA1 :1;
[; ;pic18f2620.h: 617: unsigned LATA2 :1;
[; ;pic18f2620.h: 618: unsigned LATA3 :1;
[; ;pic18f2620.h: 619: unsigned LATA4 :1;
[; ;pic18f2620.h: 620: unsigned LATA5 :1;
[; ;pic18f2620.h: 621: unsigned LATA6 :1;
[; ;pic18f2620.h: 622: unsigned LATA7 :1;
[; ;pic18f2620.h: 623: };
[; ;pic18f2620.h: 624: struct {
[; ;pic18f2620.h: 625: unsigned LA0 :1;
[; ;pic18f2620.h: 626: unsigned LA1 :1;
[; ;pic18f2620.h: 627: unsigned LA2 :1;
[; ;pic18f2620.h: 628: unsigned LA3 :1;
[; ;pic18f2620.h: 629: unsigned LA4 :1;
[; ;pic18f2620.h: 630: unsigned LA5 :1;
[; ;pic18f2620.h: 631: unsigned LA6 :1;
[; ;pic18f2620.h: 632: unsigned LA7 :1;
[; ;pic18f2620.h: 633: };
[; ;pic18f2620.h: 634: } LATAbits_t;
[; ;pic18f2620.h: 635: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f2620.h: 720: extern volatile unsigned char LATB @ 0xF8A;
"722
[; ;pic18f2620.h: 722: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f2620.h: 725: typedef union {
[; ;pic18f2620.h: 726: struct {
[; ;pic18f2620.h: 727: unsigned LATB0 :1;
[; ;pic18f2620.h: 728: unsigned LATB1 :1;
[; ;pic18f2620.h: 729: unsigned LATB2 :1;
[; ;pic18f2620.h: 730: unsigned LATB3 :1;
[; ;pic18f2620.h: 731: unsigned LATB4 :1;
[; ;pic18f2620.h: 732: unsigned LATB5 :1;
[; ;pic18f2620.h: 733: unsigned LATB6 :1;
[; ;pic18f2620.h: 734: unsigned LATB7 :1;
[; ;pic18f2620.h: 735: };
[; ;pic18f2620.h: 736: struct {
[; ;pic18f2620.h: 737: unsigned LB0 :1;
[; ;pic18f2620.h: 738: unsigned LB1 :1;
[; ;pic18f2620.h: 739: unsigned LB2 :1;
[; ;pic18f2620.h: 740: unsigned LB3 :1;
[; ;pic18f2620.h: 741: unsigned LB4 :1;
[; ;pic18f2620.h: 742: unsigned LB5 :1;
[; ;pic18f2620.h: 743: unsigned LB6 :1;
[; ;pic18f2620.h: 744: unsigned LB7 :1;
[; ;pic18f2620.h: 745: };
[; ;pic18f2620.h: 746: } LATBbits_t;
[; ;pic18f2620.h: 747: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f2620.h: 832: extern volatile unsigned char LATC @ 0xF8B;
"834
[; ;pic18f2620.h: 834: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f2620.h: 837: typedef union {
[; ;pic18f2620.h: 838: struct {
[; ;pic18f2620.h: 839: unsigned LATC0 :1;
[; ;pic18f2620.h: 840: unsigned LATC1 :1;
[; ;pic18f2620.h: 841: unsigned LATC2 :1;
[; ;pic18f2620.h: 842: unsigned LATC3 :1;
[; ;pic18f2620.h: 843: unsigned LATC4 :1;
[; ;pic18f2620.h: 844: unsigned LATC5 :1;
[; ;pic18f2620.h: 845: unsigned LATC6 :1;
[; ;pic18f2620.h: 846: unsigned LATC7 :1;
[; ;pic18f2620.h: 847: };
[; ;pic18f2620.h: 848: struct {
[; ;pic18f2620.h: 849: unsigned LC0 :1;
[; ;pic18f2620.h: 850: unsigned LC1 :1;
[; ;pic18f2620.h: 851: unsigned LC2 :1;
[; ;pic18f2620.h: 852: unsigned LC3 :1;
[; ;pic18f2620.h: 853: unsigned LC4 :1;
[; ;pic18f2620.h: 854: unsigned LC5 :1;
[; ;pic18f2620.h: 855: unsigned LC6 :1;
[; ;pic18f2620.h: 856: unsigned LC7 :1;
[; ;pic18f2620.h: 857: };
[; ;pic18f2620.h: 858: } LATCbits_t;
[; ;pic18f2620.h: 859: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f2620.h: 944: extern volatile unsigned char TRISA @ 0xF92;
"946
[; ;pic18f2620.h: 946: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f2620.h: 949: extern volatile unsigned char DDRA @ 0xF92;
"951
[; ;pic18f2620.h: 951: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f2620.h: 954: typedef union {
[; ;pic18f2620.h: 955: struct {
[; ;pic18f2620.h: 956: unsigned TRISA0 :1;
[; ;pic18f2620.h: 957: unsigned TRISA1 :1;
[; ;pic18f2620.h: 958: unsigned TRISA2 :1;
[; ;pic18f2620.h: 959: unsigned TRISA3 :1;
[; ;pic18f2620.h: 960: unsigned TRISA4 :1;
[; ;pic18f2620.h: 961: unsigned TRISA5 :1;
[; ;pic18f2620.h: 962: unsigned TRISA6 :1;
[; ;pic18f2620.h: 963: unsigned TRISA7 :1;
[; ;pic18f2620.h: 964: };
[; ;pic18f2620.h: 965: struct {
[; ;pic18f2620.h: 966: unsigned RA0 :1;
[; ;pic18f2620.h: 967: unsigned RA1 :1;
[; ;pic18f2620.h: 968: unsigned RA2 :1;
[; ;pic18f2620.h: 969: unsigned RA3 :1;
[; ;pic18f2620.h: 970: unsigned RA4 :1;
[; ;pic18f2620.h: 971: unsigned RA5 :1;
[; ;pic18f2620.h: 972: unsigned RA6 :1;
[; ;pic18f2620.h: 973: unsigned RA7 :1;
[; ;pic18f2620.h: 974: };
[; ;pic18f2620.h: 975: } TRISAbits_t;
[; ;pic18f2620.h: 976: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f2620.h: 1059: typedef union {
[; ;pic18f2620.h: 1060: struct {
[; ;pic18f2620.h: 1061: unsigned TRISA0 :1;
[; ;pic18f2620.h: 1062: unsigned TRISA1 :1;
[; ;pic18f2620.h: 1063: unsigned TRISA2 :1;
[; ;pic18f2620.h: 1064: unsigned TRISA3 :1;
[; ;pic18f2620.h: 1065: unsigned TRISA4 :1;
[; ;pic18f2620.h: 1066: unsigned TRISA5 :1;
[; ;pic18f2620.h: 1067: unsigned TRISA6 :1;
[; ;pic18f2620.h: 1068: unsigned TRISA7 :1;
[; ;pic18f2620.h: 1069: };
[; ;pic18f2620.h: 1070: struct {
[; ;pic18f2620.h: 1071: unsigned RA0 :1;
[; ;pic18f2620.h: 1072: unsigned RA1 :1;
[; ;pic18f2620.h: 1073: unsigned RA2 :1;
[; ;pic18f2620.h: 1074: unsigned RA3 :1;
[; ;pic18f2620.h: 1075: unsigned RA4 :1;
[; ;pic18f2620.h: 1076: unsigned RA5 :1;
[; ;pic18f2620.h: 1077: unsigned RA6 :1;
[; ;pic18f2620.h: 1078: unsigned RA7 :1;
[; ;pic18f2620.h: 1079: };
[; ;pic18f2620.h: 1080: } DDRAbits_t;
[; ;pic18f2620.h: 1081: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f2620.h: 1166: extern volatile unsigned char TRISB @ 0xF93;
"1168
[; ;pic18f2620.h: 1168: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f2620.h: 1171: extern volatile unsigned char DDRB @ 0xF93;
"1173
[; ;pic18f2620.h: 1173: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f2620.h: 1176: typedef union {
[; ;pic18f2620.h: 1177: struct {
[; ;pic18f2620.h: 1178: unsigned TRISB0 :1;
[; ;pic18f2620.h: 1179: unsigned TRISB1 :1;
[; ;pic18f2620.h: 1180: unsigned TRISB2 :1;
[; ;pic18f2620.h: 1181: unsigned TRISB3 :1;
[; ;pic18f2620.h: 1182: unsigned TRISB4 :1;
[; ;pic18f2620.h: 1183: unsigned TRISB5 :1;
[; ;pic18f2620.h: 1184: unsigned TRISB6 :1;
[; ;pic18f2620.h: 1185: unsigned TRISB7 :1;
[; ;pic18f2620.h: 1186: };
[; ;pic18f2620.h: 1187: struct {
[; ;pic18f2620.h: 1188: unsigned RB0 :1;
[; ;pic18f2620.h: 1189: unsigned RB1 :1;
[; ;pic18f2620.h: 1190: unsigned RB2 :1;
[; ;pic18f2620.h: 1191: unsigned RB3 :1;
[; ;pic18f2620.h: 1192: unsigned RB4 :1;
[; ;pic18f2620.h: 1193: unsigned RB5 :1;
[; ;pic18f2620.h: 1194: unsigned RB6 :1;
[; ;pic18f2620.h: 1195: unsigned RB7 :1;
[; ;pic18f2620.h: 1196: };
[; ;pic18f2620.h: 1197: } TRISBbits_t;
[; ;pic18f2620.h: 1198: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f2620.h: 1281: typedef union {
[; ;pic18f2620.h: 1282: struct {
[; ;pic18f2620.h: 1283: unsigned TRISB0 :1;
[; ;pic18f2620.h: 1284: unsigned TRISB1 :1;
[; ;pic18f2620.h: 1285: unsigned TRISB2 :1;
[; ;pic18f2620.h: 1286: unsigned TRISB3 :1;
[; ;pic18f2620.h: 1287: unsigned TRISB4 :1;
[; ;pic18f2620.h: 1288: unsigned TRISB5 :1;
[; ;pic18f2620.h: 1289: unsigned TRISB6 :1;
[; ;pic18f2620.h: 1290: unsigned TRISB7 :1;
[; ;pic18f2620.h: 1291: };
[; ;pic18f2620.h: 1292: struct {
[; ;pic18f2620.h: 1293: unsigned RB0 :1;
[; ;pic18f2620.h: 1294: unsigned RB1 :1;
[; ;pic18f2620.h: 1295: unsigned RB2 :1;
[; ;pic18f2620.h: 1296: unsigned RB3 :1;
[; ;pic18f2620.h: 1297: unsigned RB4 :1;
[; ;pic18f2620.h: 1298: unsigned RB5 :1;
[; ;pic18f2620.h: 1299: unsigned RB6 :1;
[; ;pic18f2620.h: 1300: unsigned RB7 :1;
[; ;pic18f2620.h: 1301: };
[; ;pic18f2620.h: 1302: } DDRBbits_t;
[; ;pic18f2620.h: 1303: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f2620.h: 1388: extern volatile unsigned char TRISC @ 0xF94;
"1390
[; ;pic18f2620.h: 1390: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f2620.h: 1393: extern volatile unsigned char DDRC @ 0xF94;
"1395
[; ;pic18f2620.h: 1395: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f2620.h: 1398: typedef union {
[; ;pic18f2620.h: 1399: struct {
[; ;pic18f2620.h: 1400: unsigned TRISC0 :1;
[; ;pic18f2620.h: 1401: unsigned TRISC1 :1;
[; ;pic18f2620.h: 1402: unsigned TRISC2 :1;
[; ;pic18f2620.h: 1403: unsigned TRISC3 :1;
[; ;pic18f2620.h: 1404: unsigned TRISC4 :1;
[; ;pic18f2620.h: 1405: unsigned TRISC5 :1;
[; ;pic18f2620.h: 1406: unsigned TRISC6 :1;
[; ;pic18f2620.h: 1407: unsigned TRISC7 :1;
[; ;pic18f2620.h: 1408: };
[; ;pic18f2620.h: 1409: struct {
[; ;pic18f2620.h: 1410: unsigned RC0 :1;
[; ;pic18f2620.h: 1411: unsigned RC1 :1;
[; ;pic18f2620.h: 1412: unsigned RC2 :1;
[; ;pic18f2620.h: 1413: unsigned RC3 :1;
[; ;pic18f2620.h: 1414: unsigned RC4 :1;
[; ;pic18f2620.h: 1415: unsigned RC5 :1;
[; ;pic18f2620.h: 1416: unsigned RC6 :1;
[; ;pic18f2620.h: 1417: unsigned RC7 :1;
[; ;pic18f2620.h: 1418: };
[; ;pic18f2620.h: 1419: } TRISCbits_t;
[; ;pic18f2620.h: 1420: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f2620.h: 1503: typedef union {
[; ;pic18f2620.h: 1504: struct {
[; ;pic18f2620.h: 1505: unsigned TRISC0 :1;
[; ;pic18f2620.h: 1506: unsigned TRISC1 :1;
[; ;pic18f2620.h: 1507: unsigned TRISC2 :1;
[; ;pic18f2620.h: 1508: unsigned TRISC3 :1;
[; ;pic18f2620.h: 1509: unsigned TRISC4 :1;
[; ;pic18f2620.h: 1510: unsigned TRISC5 :1;
[; ;pic18f2620.h: 1511: unsigned TRISC6 :1;
[; ;pic18f2620.h: 1512: unsigned TRISC7 :1;
[; ;pic18f2620.h: 1513: };
[; ;pic18f2620.h: 1514: struct {
[; ;pic18f2620.h: 1515: unsigned RC0 :1;
[; ;pic18f2620.h: 1516: unsigned RC1 :1;
[; ;pic18f2620.h: 1517: unsigned RC2 :1;
[; ;pic18f2620.h: 1518: unsigned RC3 :1;
[; ;pic18f2620.h: 1519: unsigned RC4 :1;
[; ;pic18f2620.h: 1520: unsigned RC5 :1;
[; ;pic18f2620.h: 1521: unsigned RC6 :1;
[; ;pic18f2620.h: 1522: unsigned RC7 :1;
[; ;pic18f2620.h: 1523: };
[; ;pic18f2620.h: 1524: } DDRCbits_t;
[; ;pic18f2620.h: 1525: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f2620.h: 1610: extern volatile unsigned char OSCTUNE @ 0xF9B;
"1612
[; ;pic18f2620.h: 1612: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f2620.h: 1615: typedef union {
[; ;pic18f2620.h: 1616: struct {
[; ;pic18f2620.h: 1617: unsigned TUN :5;
[; ;pic18f2620.h: 1618: unsigned :1;
[; ;pic18f2620.h: 1619: unsigned PLLEN :1;
[; ;pic18f2620.h: 1620: unsigned INTSRC :1;
[; ;pic18f2620.h: 1621: };
[; ;pic18f2620.h: 1622: struct {
[; ;pic18f2620.h: 1623: unsigned TUN0 :1;
[; ;pic18f2620.h: 1624: unsigned TUN1 :1;
[; ;pic18f2620.h: 1625: unsigned TUN2 :1;
[; ;pic18f2620.h: 1626: unsigned TUN3 :1;
[; ;pic18f2620.h: 1627: unsigned TUN4 :1;
[; ;pic18f2620.h: 1628: };
[; ;pic18f2620.h: 1629: } OSCTUNEbits_t;
[; ;pic18f2620.h: 1630: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f2620.h: 1675: extern volatile unsigned char PIE1 @ 0xF9D;
"1677
[; ;pic18f2620.h: 1677: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f2620.h: 1680: typedef union {
[; ;pic18f2620.h: 1681: struct {
[; ;pic18f2620.h: 1682: unsigned TMR1IE :1;
[; ;pic18f2620.h: 1683: unsigned TMR2IE :1;
[; ;pic18f2620.h: 1684: unsigned CCP1IE :1;
[; ;pic18f2620.h: 1685: unsigned SSPIE :1;
[; ;pic18f2620.h: 1686: unsigned TXIE :1;
[; ;pic18f2620.h: 1687: unsigned RCIE :1;
[; ;pic18f2620.h: 1688: unsigned ADIE :1;
[; ;pic18f2620.h: 1689: };
[; ;pic18f2620.h: 1690: struct {
[; ;pic18f2620.h: 1691: unsigned :4;
[; ;pic18f2620.h: 1692: unsigned TX1IE :1;
[; ;pic18f2620.h: 1693: unsigned RC1IE :1;
[; ;pic18f2620.h: 1694: };
[; ;pic18f2620.h: 1695: } PIE1bits_t;
[; ;pic18f2620.h: 1696: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f2620.h: 1746: extern volatile unsigned char PIR1 @ 0xF9E;
"1748
[; ;pic18f2620.h: 1748: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f2620.h: 1751: typedef union {
[; ;pic18f2620.h: 1752: struct {
[; ;pic18f2620.h: 1753: unsigned TMR1IF :1;
[; ;pic18f2620.h: 1754: unsigned TMR2IF :1;
[; ;pic18f2620.h: 1755: unsigned CCP1IF :1;
[; ;pic18f2620.h: 1756: unsigned SSPIF :1;
[; ;pic18f2620.h: 1757: unsigned TXIF :1;
[; ;pic18f2620.h: 1758: unsigned RCIF :1;
[; ;pic18f2620.h: 1759: unsigned ADIF :1;
[; ;pic18f2620.h: 1760: };
[; ;pic18f2620.h: 1761: struct {
[; ;pic18f2620.h: 1762: unsigned :4;
[; ;pic18f2620.h: 1763: unsigned TX1IF :1;
[; ;pic18f2620.h: 1764: unsigned RC1IF :1;
[; ;pic18f2620.h: 1765: };
[; ;pic18f2620.h: 1766: } PIR1bits_t;
[; ;pic18f2620.h: 1767: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f2620.h: 1817: extern volatile unsigned char IPR1 @ 0xF9F;
"1819
[; ;pic18f2620.h: 1819: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f2620.h: 1822: typedef union {
[; ;pic18f2620.h: 1823: struct {
[; ;pic18f2620.h: 1824: unsigned TMR1IP :1;
[; ;pic18f2620.h: 1825: unsigned TMR2IP :1;
[; ;pic18f2620.h: 1826: unsigned CCP1IP :1;
[; ;pic18f2620.h: 1827: unsigned SSPIP :1;
[; ;pic18f2620.h: 1828: unsigned TXIP :1;
[; ;pic18f2620.h: 1829: unsigned RCIP :1;
[; ;pic18f2620.h: 1830: unsigned ADIP :1;
[; ;pic18f2620.h: 1831: };
[; ;pic18f2620.h: 1832: struct {
[; ;pic18f2620.h: 1833: unsigned :4;
[; ;pic18f2620.h: 1834: unsigned TX1IP :1;
[; ;pic18f2620.h: 1835: unsigned RC1IP :1;
[; ;pic18f2620.h: 1836: };
[; ;pic18f2620.h: 1837: } IPR1bits_t;
[; ;pic18f2620.h: 1838: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f2620.h: 1888: extern volatile unsigned char PIE2 @ 0xFA0;
"1890
[; ;pic18f2620.h: 1890: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f2620.h: 1893: typedef union {
[; ;pic18f2620.h: 1894: struct {
[; ;pic18f2620.h: 1895: unsigned CCP2IE :1;
[; ;pic18f2620.h: 1896: unsigned TMR3IE :1;
[; ;pic18f2620.h: 1897: unsigned HLVDIE :1;
[; ;pic18f2620.h: 1898: unsigned BCLIE :1;
[; ;pic18f2620.h: 1899: unsigned EEIE :1;
[; ;pic18f2620.h: 1900: unsigned :1;
[; ;pic18f2620.h: 1901: unsigned CMIE :1;
[; ;pic18f2620.h: 1902: unsigned OSCFIE :1;
[; ;pic18f2620.h: 1903: };
[; ;pic18f2620.h: 1904: struct {
[; ;pic18f2620.h: 1905: unsigned :2;
[; ;pic18f2620.h: 1906: unsigned LVDIE :1;
[; ;pic18f2620.h: 1907: };
[; ;pic18f2620.h: 1908: } PIE2bits_t;
[; ;pic18f2620.h: 1909: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f2620.h: 1954: extern volatile unsigned char PIR2 @ 0xFA1;
"1956
[; ;pic18f2620.h: 1956: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f2620.h: 1959: typedef union {
[; ;pic18f2620.h: 1960: struct {
[; ;pic18f2620.h: 1961: unsigned CCP2IF :1;
[; ;pic18f2620.h: 1962: unsigned TMR3IF :1;
[; ;pic18f2620.h: 1963: unsigned HLVDIF :1;
[; ;pic18f2620.h: 1964: unsigned BCLIF :1;
[; ;pic18f2620.h: 1965: unsigned EEIF :1;
[; ;pic18f2620.h: 1966: unsigned :1;
[; ;pic18f2620.h: 1967: unsigned CMIF :1;
[; ;pic18f2620.h: 1968: unsigned OSCFIF :1;
[; ;pic18f2620.h: 1969: };
[; ;pic18f2620.h: 1970: struct {
[; ;pic18f2620.h: 1971: unsigned :2;
[; ;pic18f2620.h: 1972: unsigned LVDIF :1;
[; ;pic18f2620.h: 1973: };
[; ;pic18f2620.h: 1974: } PIR2bits_t;
[; ;pic18f2620.h: 1975: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f2620.h: 2020: extern volatile unsigned char IPR2 @ 0xFA2;
"2022
[; ;pic18f2620.h: 2022: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f2620.h: 2025: typedef union {
[; ;pic18f2620.h: 2026: struct {
[; ;pic18f2620.h: 2027: unsigned CCP2IP :1;
[; ;pic18f2620.h: 2028: unsigned TMR3IP :1;
[; ;pic18f2620.h: 2029: unsigned HLVDIP :1;
[; ;pic18f2620.h: 2030: unsigned BCLIP :1;
[; ;pic18f2620.h: 2031: unsigned EEIP :1;
[; ;pic18f2620.h: 2032: unsigned :1;
[; ;pic18f2620.h: 2033: unsigned CMIP :1;
[; ;pic18f2620.h: 2034: unsigned OSCFIP :1;
[; ;pic18f2620.h: 2035: };
[; ;pic18f2620.h: 2036: struct {
[; ;pic18f2620.h: 2037: unsigned :2;
[; ;pic18f2620.h: 2038: unsigned LVDIP :1;
[; ;pic18f2620.h: 2039: };
[; ;pic18f2620.h: 2040: } IPR2bits_t;
[; ;pic18f2620.h: 2041: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f2620.h: 2086: extern volatile unsigned char EECON1 @ 0xFA6;
"2088
[; ;pic18f2620.h: 2088: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f2620.h: 2091: typedef union {
[; ;pic18f2620.h: 2092: struct {
[; ;pic18f2620.h: 2093: unsigned RD :1;
[; ;pic18f2620.h: 2094: unsigned WR :1;
[; ;pic18f2620.h: 2095: unsigned WREN :1;
[; ;pic18f2620.h: 2096: unsigned WRERR :1;
[; ;pic18f2620.h: 2097: unsigned FREE :1;
[; ;pic18f2620.h: 2098: unsigned :1;
[; ;pic18f2620.h: 2099: unsigned CFGS :1;
[; ;pic18f2620.h: 2100: unsigned EEPGD :1;
[; ;pic18f2620.h: 2101: };
[; ;pic18f2620.h: 2102: struct {
[; ;pic18f2620.h: 2103: unsigned :6;
[; ;pic18f2620.h: 2104: unsigned EEFS :1;
[; ;pic18f2620.h: 2105: };
[; ;pic18f2620.h: 2106: } EECON1bits_t;
[; ;pic18f2620.h: 2107: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f2620.h: 2152: extern volatile unsigned char EECON2 @ 0xFA7;
"2154
[; ;pic18f2620.h: 2154: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f2620.h: 2159: extern volatile unsigned char EEDATA @ 0xFA8;
"2161
[; ;pic18f2620.h: 2161: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f2620.h: 2166: extern volatile unsigned char EEADR @ 0xFA9;
"2168
[; ;pic18f2620.h: 2168: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f2620.h: 2173: extern volatile unsigned char EEADRH @ 0xFAA;
"2175
[; ;pic18f2620.h: 2175: asm("EEADRH equ 0FAAh");
[; <" EEADRH equ 0FAAh ;# ">
[; ;pic18f2620.h: 2180: extern volatile unsigned char RCSTA @ 0xFAB;
"2182
[; ;pic18f2620.h: 2182: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f2620.h: 2185: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2187
[; ;pic18f2620.h: 2187: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f2620.h: 2190: typedef union {
[; ;pic18f2620.h: 2191: struct {
[; ;pic18f2620.h: 2192: unsigned RX9D :1;
[; ;pic18f2620.h: 2193: unsigned OERR :1;
[; ;pic18f2620.h: 2194: unsigned FERR :1;
[; ;pic18f2620.h: 2195: unsigned ADDEN :1;
[; ;pic18f2620.h: 2196: unsigned CREN :1;
[; ;pic18f2620.h: 2197: unsigned SREN :1;
[; ;pic18f2620.h: 2198: unsigned RX9 :1;
[; ;pic18f2620.h: 2199: unsigned SPEN :1;
[; ;pic18f2620.h: 2200: };
[; ;pic18f2620.h: 2201: struct {
[; ;pic18f2620.h: 2202: unsigned :3;
[; ;pic18f2620.h: 2203: unsigned ADEN :1;
[; ;pic18f2620.h: 2204: };
[; ;pic18f2620.h: 2205: struct {
[; ;pic18f2620.h: 2206: unsigned :5;
[; ;pic18f2620.h: 2207: unsigned SRENA :1;
[; ;pic18f2620.h: 2208: };
[; ;pic18f2620.h: 2209: struct {
[; ;pic18f2620.h: 2210: unsigned :6;
[; ;pic18f2620.h: 2211: unsigned RC8_9 :1;
[; ;pic18f2620.h: 2212: };
[; ;pic18f2620.h: 2213: struct {
[; ;pic18f2620.h: 2214: unsigned :6;
[; ;pic18f2620.h: 2215: unsigned RC9 :1;
[; ;pic18f2620.h: 2216: };
[; ;pic18f2620.h: 2217: struct {
[; ;pic18f2620.h: 2218: unsigned RCD8 :1;
[; ;pic18f2620.h: 2219: };
[; ;pic18f2620.h: 2220: } RCSTAbits_t;
[; ;pic18f2620.h: 2221: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f2620.h: 2289: typedef union {
[; ;pic18f2620.h: 2290: struct {
[; ;pic18f2620.h: 2291: unsigned RX9D :1;
[; ;pic18f2620.h: 2292: unsigned OERR :1;
[; ;pic18f2620.h: 2293: unsigned FERR :1;
[; ;pic18f2620.h: 2294: unsigned ADDEN :1;
[; ;pic18f2620.h: 2295: unsigned CREN :1;
[; ;pic18f2620.h: 2296: unsigned SREN :1;
[; ;pic18f2620.h: 2297: unsigned RX9 :1;
[; ;pic18f2620.h: 2298: unsigned SPEN :1;
[; ;pic18f2620.h: 2299: };
[; ;pic18f2620.h: 2300: struct {
[; ;pic18f2620.h: 2301: unsigned :3;
[; ;pic18f2620.h: 2302: unsigned ADEN :1;
[; ;pic18f2620.h: 2303: };
[; ;pic18f2620.h: 2304: struct {
[; ;pic18f2620.h: 2305: unsigned :5;
[; ;pic18f2620.h: 2306: unsigned SRENA :1;
[; ;pic18f2620.h: 2307: };
[; ;pic18f2620.h: 2308: struct {
[; ;pic18f2620.h: 2309: unsigned :6;
[; ;pic18f2620.h: 2310: unsigned RC8_9 :1;
[; ;pic18f2620.h: 2311: };
[; ;pic18f2620.h: 2312: struct {
[; ;pic18f2620.h: 2313: unsigned :6;
[; ;pic18f2620.h: 2314: unsigned RC9 :1;
[; ;pic18f2620.h: 2315: };
[; ;pic18f2620.h: 2316: struct {
[; ;pic18f2620.h: 2317: unsigned RCD8 :1;
[; ;pic18f2620.h: 2318: };
[; ;pic18f2620.h: 2319: } RCSTA1bits_t;
[; ;pic18f2620.h: 2320: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f2620.h: 2390: extern volatile unsigned char TXSTA @ 0xFAC;
"2392
[; ;pic18f2620.h: 2392: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f2620.h: 2395: extern volatile unsigned char TXSTA1 @ 0xFAC;
"2397
[; ;pic18f2620.h: 2397: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f2620.h: 2400: typedef union {
[; ;pic18f2620.h: 2401: struct {
[; ;pic18f2620.h: 2402: unsigned TX9D :1;
[; ;pic18f2620.h: 2403: unsigned TRMT :1;
[; ;pic18f2620.h: 2404: unsigned BRGH :1;
[; ;pic18f2620.h: 2405: unsigned SENDB :1;
[; ;pic18f2620.h: 2406: unsigned SYNC :1;
[; ;pic18f2620.h: 2407: unsigned TXEN :1;
[; ;pic18f2620.h: 2408: unsigned TX9 :1;
[; ;pic18f2620.h: 2409: unsigned CSRC :1;
[; ;pic18f2620.h: 2410: };
[; ;pic18f2620.h: 2411: struct {
[; ;pic18f2620.h: 2412: unsigned TX9D1 :1;
[; ;pic18f2620.h: 2413: unsigned TRMT1 :1;
[; ;pic18f2620.h: 2414: unsigned BRGH1 :1;
[; ;pic18f2620.h: 2415: unsigned SENDB1 :1;
[; ;pic18f2620.h: 2416: unsigned SYNC1 :1;
[; ;pic18f2620.h: 2417: unsigned TXEN1 :1;
[; ;pic18f2620.h: 2418: unsigned TX91 :1;
[; ;pic18f2620.h: 2419: unsigned CSRC1 :1;
[; ;pic18f2620.h: 2420: };
[; ;pic18f2620.h: 2421: struct {
[; ;pic18f2620.h: 2422: unsigned :6;
[; ;pic18f2620.h: 2423: unsigned TX8_9 :1;
[; ;pic18f2620.h: 2424: };
[; ;pic18f2620.h: 2425: struct {
[; ;pic18f2620.h: 2426: unsigned TXD8 :1;
[; ;pic18f2620.h: 2427: };
[; ;pic18f2620.h: 2428: } TXSTAbits_t;
[; ;pic18f2620.h: 2429: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f2620.h: 2522: typedef union {
[; ;pic18f2620.h: 2523: struct {
[; ;pic18f2620.h: 2524: unsigned TX9D :1;
[; ;pic18f2620.h: 2525: unsigned TRMT :1;
[; ;pic18f2620.h: 2526: unsigned BRGH :1;
[; ;pic18f2620.h: 2527: unsigned SENDB :1;
[; ;pic18f2620.h: 2528: unsigned SYNC :1;
[; ;pic18f2620.h: 2529: unsigned TXEN :1;
[; ;pic18f2620.h: 2530: unsigned TX9 :1;
[; ;pic18f2620.h: 2531: unsigned CSRC :1;
[; ;pic18f2620.h: 2532: };
[; ;pic18f2620.h: 2533: struct {
[; ;pic18f2620.h: 2534: unsigned TX9D1 :1;
[; ;pic18f2620.h: 2535: unsigned TRMT1 :1;
[; ;pic18f2620.h: 2536: unsigned BRGH1 :1;
[; ;pic18f2620.h: 2537: unsigned SENDB1 :1;
[; ;pic18f2620.h: 2538: unsigned SYNC1 :1;
[; ;pic18f2620.h: 2539: unsigned TXEN1 :1;
[; ;pic18f2620.h: 2540: unsigned TX91 :1;
[; ;pic18f2620.h: 2541: unsigned CSRC1 :1;
[; ;pic18f2620.h: 2542: };
[; ;pic18f2620.h: 2543: struct {
[; ;pic18f2620.h: 2544: unsigned :6;
[; ;pic18f2620.h: 2545: unsigned TX8_9 :1;
[; ;pic18f2620.h: 2546: };
[; ;pic18f2620.h: 2547: struct {
[; ;pic18f2620.h: 2548: unsigned TXD8 :1;
[; ;pic18f2620.h: 2549: };
[; ;pic18f2620.h: 2550: } TXSTA1bits_t;
[; ;pic18f2620.h: 2551: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f2620.h: 2646: extern volatile unsigned char TXREG @ 0xFAD;
"2648
[; ;pic18f2620.h: 2648: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f2620.h: 2651: extern volatile unsigned char TXREG1 @ 0xFAD;
"2653
[; ;pic18f2620.h: 2653: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f2620.h: 2658: extern volatile unsigned char RCREG @ 0xFAE;
"2660
[; ;pic18f2620.h: 2660: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f2620.h: 2663: extern volatile unsigned char RCREG1 @ 0xFAE;
"2665
[; ;pic18f2620.h: 2665: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f2620.h: 2670: extern volatile unsigned char SPBRG @ 0xFAF;
"2672
[; ;pic18f2620.h: 2672: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f2620.h: 2675: extern volatile unsigned char SPBRG1 @ 0xFAF;
"2677
[; ;pic18f2620.h: 2677: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f2620.h: 2682: extern volatile unsigned char SPBRGH @ 0xFB0;
"2684
[; ;pic18f2620.h: 2684: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f2620.h: 2689: extern volatile unsigned char T3CON @ 0xFB1;
"2691
[; ;pic18f2620.h: 2691: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f2620.h: 2694: typedef union {
[; ;pic18f2620.h: 2695: struct {
[; ;pic18f2620.h: 2696: unsigned :2;
[; ;pic18f2620.h: 2697: unsigned NOT_T3SYNC :1;
[; ;pic18f2620.h: 2698: };
[; ;pic18f2620.h: 2699: struct {
[; ;pic18f2620.h: 2700: unsigned TMR3ON :1;
[; ;pic18f2620.h: 2701: unsigned TMR3CS :1;
[; ;pic18f2620.h: 2702: unsigned nT3SYNC :1;
[; ;pic18f2620.h: 2703: unsigned T3CCP1 :1;
[; ;pic18f2620.h: 2704: unsigned T3CKPS :2;
[; ;pic18f2620.h: 2705: unsigned T3CCP2 :1;
[; ;pic18f2620.h: 2706: unsigned RD16 :1;
[; ;pic18f2620.h: 2707: };
[; ;pic18f2620.h: 2708: struct {
[; ;pic18f2620.h: 2709: unsigned :2;
[; ;pic18f2620.h: 2710: unsigned T3SYNC :1;
[; ;pic18f2620.h: 2711: unsigned :1;
[; ;pic18f2620.h: 2712: unsigned T3CKPS0 :1;
[; ;pic18f2620.h: 2713: unsigned T3CKPS1 :1;
[; ;pic18f2620.h: 2714: };
[; ;pic18f2620.h: 2715: struct {
[; ;pic18f2620.h: 2716: unsigned :3;
[; ;pic18f2620.h: 2717: unsigned SOSCEN3 :1;
[; ;pic18f2620.h: 2718: unsigned :3;
[; ;pic18f2620.h: 2719: unsigned RD163 :1;
[; ;pic18f2620.h: 2720: };
[; ;pic18f2620.h: 2721: struct {
[; ;pic18f2620.h: 2722: unsigned :7;
[; ;pic18f2620.h: 2723: unsigned T3RD16 :1;
[; ;pic18f2620.h: 2724: };
[; ;pic18f2620.h: 2725: } T3CONbits_t;
[; ;pic18f2620.h: 2726: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f2620.h: 2801: extern volatile unsigned short TMR3 @ 0xFB2;
"2803
[; ;pic18f2620.h: 2803: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f2620.h: 2808: extern volatile unsigned char TMR3L @ 0xFB2;
"2810
[; ;pic18f2620.h: 2810: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f2620.h: 2815: extern volatile unsigned char TMR3H @ 0xFB3;
"2817
[; ;pic18f2620.h: 2817: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f2620.h: 2822: extern volatile unsigned char CMCON @ 0xFB4;
"2824
[; ;pic18f2620.h: 2824: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f2620.h: 2827: typedef union {
[; ;pic18f2620.h: 2828: struct {
[; ;pic18f2620.h: 2829: unsigned CM :3;
[; ;pic18f2620.h: 2830: unsigned CIS :1;
[; ;pic18f2620.h: 2831: unsigned C1INV :1;
[; ;pic18f2620.h: 2832: unsigned C2INV :1;
[; ;pic18f2620.h: 2833: unsigned C1OUT :1;
[; ;pic18f2620.h: 2834: unsigned C2OUT :1;
[; ;pic18f2620.h: 2835: };
[; ;pic18f2620.h: 2836: struct {
[; ;pic18f2620.h: 2837: unsigned CM0 :1;
[; ;pic18f2620.h: 2838: unsigned CM1 :1;
[; ;pic18f2620.h: 2839: unsigned CM2 :1;
[; ;pic18f2620.h: 2840: };
[; ;pic18f2620.h: 2841: struct {
[; ;pic18f2620.h: 2842: unsigned CMEN0 :1;
[; ;pic18f2620.h: 2843: unsigned CMEN1 :1;
[; ;pic18f2620.h: 2844: unsigned CMEN2 :1;
[; ;pic18f2620.h: 2845: };
[; ;pic18f2620.h: 2846: } CMCONbits_t;
[; ;pic18f2620.h: 2847: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f2620.h: 2912: extern volatile unsigned char CVRCON @ 0xFB5;
"2914
[; ;pic18f2620.h: 2914: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f2620.h: 2917: typedef union {
[; ;pic18f2620.h: 2918: struct {
[; ;pic18f2620.h: 2919: unsigned CVR :4;
[; ;pic18f2620.h: 2920: unsigned CVRSS :1;
[; ;pic18f2620.h: 2921: unsigned CVRR :1;
[; ;pic18f2620.h: 2922: unsigned CVROE :1;
[; ;pic18f2620.h: 2923: unsigned CVREN :1;
[; ;pic18f2620.h: 2924: };
[; ;pic18f2620.h: 2925: struct {
[; ;pic18f2620.h: 2926: unsigned CVR0 :1;
[; ;pic18f2620.h: 2927: unsigned CVR1 :1;
[; ;pic18f2620.h: 2928: unsigned CVR2 :1;
[; ;pic18f2620.h: 2929: unsigned CVR3 :1;
[; ;pic18f2620.h: 2930: };
[; ;pic18f2620.h: 2931: struct {
[; ;pic18f2620.h: 2932: unsigned :6;
[; ;pic18f2620.h: 2933: unsigned CVROEN :1;
[; ;pic18f2620.h: 2934: };
[; ;pic18f2620.h: 2935: } CVRCONbits_t;
[; ;pic18f2620.h: 2936: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f2620.h: 2991: extern volatile unsigned char ECCP1AS @ 0xFB6;
"2993
[; ;pic18f2620.h: 2993: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f2620.h: 2996: extern volatile unsigned char ECCPAS @ 0xFB6;
"2998
[; ;pic18f2620.h: 2998: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f2620.h: 3001: typedef union {
[; ;pic18f2620.h: 3002: struct {
[; ;pic18f2620.h: 3003: unsigned :2;
[; ;pic18f2620.h: 3004: unsigned PSSAC :2;
[; ;pic18f2620.h: 3005: unsigned ECCPAS :3;
[; ;pic18f2620.h: 3006: unsigned ECCPASE :1;
[; ;pic18f2620.h: 3007: };
[; ;pic18f2620.h: 3008: struct {
[; ;pic18f2620.h: 3009: unsigned :2;
[; ;pic18f2620.h: 3010: unsigned PSSAC0 :1;
[; ;pic18f2620.h: 3011: unsigned PSSAC1 :1;
[; ;pic18f2620.h: 3012: unsigned ECCPAS0 :1;
[; ;pic18f2620.h: 3013: unsigned ECCPAS1 :1;
[; ;pic18f2620.h: 3014: unsigned ECCPAS2 :1;
[; ;pic18f2620.h: 3015: };
[; ;pic18f2620.h: 3016: } ECCP1ASbits_t;
[; ;pic18f2620.h: 3017: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f2620.h: 3060: typedef union {
[; ;pic18f2620.h: 3061: struct {
[; ;pic18f2620.h: 3062: unsigned :2;
[; ;pic18f2620.h: 3063: unsigned PSSAC :2;
[; ;pic18f2620.h: 3064: unsigned ECCPAS :3;
[; ;pic18f2620.h: 3065: unsigned ECCPASE :1;
[; ;pic18f2620.h: 3066: };
[; ;pic18f2620.h: 3067: struct {
[; ;pic18f2620.h: 3068: unsigned :2;
[; ;pic18f2620.h: 3069: unsigned PSSAC0 :1;
[; ;pic18f2620.h: 3070: unsigned PSSAC1 :1;
[; ;pic18f2620.h: 3071: unsigned ECCPAS0 :1;
[; ;pic18f2620.h: 3072: unsigned ECCPAS1 :1;
[; ;pic18f2620.h: 3073: unsigned ECCPAS2 :1;
[; ;pic18f2620.h: 3074: };
[; ;pic18f2620.h: 3075: } ECCPASbits_t;
[; ;pic18f2620.h: 3076: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f2620.h: 3121: extern volatile unsigned char PWM1CON @ 0xFB7;
"3123
[; ;pic18f2620.h: 3123: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f2620.h: 3126: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"3128
[; ;pic18f2620.h: 3128: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f2620.h: 3131: typedef union {
[; ;pic18f2620.h: 3132: struct {
[; ;pic18f2620.h: 3133: unsigned :7;
[; ;pic18f2620.h: 3134: unsigned PRSEN :1;
[; ;pic18f2620.h: 3135: };
[; ;pic18f2620.h: 3136: } PWM1CONbits_t;
[; ;pic18f2620.h: 3137: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f2620.h: 3145: typedef union {
[; ;pic18f2620.h: 3146: struct {
[; ;pic18f2620.h: 3147: unsigned :7;
[; ;pic18f2620.h: 3148: unsigned PRSEN :1;
[; ;pic18f2620.h: 3149: };
[; ;pic18f2620.h: 3150: } ECCP1DELbits_t;
[; ;pic18f2620.h: 3151: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f2620.h: 3161: extern volatile unsigned char BAUDCON @ 0xFB8;
"3163
[; ;pic18f2620.h: 3163: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f2620.h: 3166: extern volatile unsigned char BAUDCTL @ 0xFB8;
"3168
[; ;pic18f2620.h: 3168: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f2620.h: 3171: typedef union {
[; ;pic18f2620.h: 3172: struct {
[; ;pic18f2620.h: 3173: unsigned ABDEN :1;
[; ;pic18f2620.h: 3174: unsigned WUE :1;
[; ;pic18f2620.h: 3175: unsigned :1;
[; ;pic18f2620.h: 3176: unsigned BRG16 :1;
[; ;pic18f2620.h: 3177: unsigned TXCKP :1;
[; ;pic18f2620.h: 3178: unsigned RXDTP :1;
[; ;pic18f2620.h: 3179: unsigned RCIDL :1;
[; ;pic18f2620.h: 3180: unsigned ABDOVF :1;
[; ;pic18f2620.h: 3181: };
[; ;pic18f2620.h: 3182: struct {
[; ;pic18f2620.h: 3183: unsigned :4;
[; ;pic18f2620.h: 3184: unsigned SCKP :1;
[; ;pic18f2620.h: 3185: unsigned RXCKP :1;
[; ;pic18f2620.h: 3186: unsigned RCMT :1;
[; ;pic18f2620.h: 3187: };
[; ;pic18f2620.h: 3188: struct {
[; ;pic18f2620.h: 3189: unsigned :1;
[; ;pic18f2620.h: 3190: unsigned W4E :1;
[; ;pic18f2620.h: 3191: };
[; ;pic18f2620.h: 3192: } BAUDCONbits_t;
[; ;pic18f2620.h: 3193: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f2620.h: 3251: typedef union {
[; ;pic18f2620.h: 3252: struct {
[; ;pic18f2620.h: 3253: unsigned ABDEN :1;
[; ;pic18f2620.h: 3254: unsigned WUE :1;
[; ;pic18f2620.h: 3255: unsigned :1;
[; ;pic18f2620.h: 3256: unsigned BRG16 :1;
[; ;pic18f2620.h: 3257: unsigned TXCKP :1;
[; ;pic18f2620.h: 3258: unsigned RXDTP :1;
[; ;pic18f2620.h: 3259: unsigned RCIDL :1;
[; ;pic18f2620.h: 3260: unsigned ABDOVF :1;
[; ;pic18f2620.h: 3261: };
[; ;pic18f2620.h: 3262: struct {
[; ;pic18f2620.h: 3263: unsigned :4;
[; ;pic18f2620.h: 3264: unsigned SCKP :1;
[; ;pic18f2620.h: 3265: unsigned RXCKP :1;
[; ;pic18f2620.h: 3266: unsigned RCMT :1;
[; ;pic18f2620.h: 3267: };
[; ;pic18f2620.h: 3268: struct {
[; ;pic18f2620.h: 3269: unsigned :1;
[; ;pic18f2620.h: 3270: unsigned W4E :1;
[; ;pic18f2620.h: 3271: };
[; ;pic18f2620.h: 3272: } BAUDCTLbits_t;
[; ;pic18f2620.h: 3273: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f2620.h: 3333: extern volatile unsigned char CCP2CON @ 0xFBA;
"3335
[; ;pic18f2620.h: 3335: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f2620.h: 3338: typedef union {
[; ;pic18f2620.h: 3339: struct {
[; ;pic18f2620.h: 3340: unsigned CCP2M :4;
[; ;pic18f2620.h: 3341: unsigned DC2B :2;
[; ;pic18f2620.h: 3342: };
[; ;pic18f2620.h: 3343: struct {
[; ;pic18f2620.h: 3344: unsigned CCP2M0 :1;
[; ;pic18f2620.h: 3345: unsigned CCP2M1 :1;
[; ;pic18f2620.h: 3346: unsigned CCP2M2 :1;
[; ;pic18f2620.h: 3347: unsigned CCP2M3 :1;
[; ;pic18f2620.h: 3348: unsigned CCP2Y :1;
[; ;pic18f2620.h: 3349: unsigned CCP2X :1;
[; ;pic18f2620.h: 3350: };
[; ;pic18f2620.h: 3351: struct {
[; ;pic18f2620.h: 3352: unsigned :4;
[; ;pic18f2620.h: 3353: unsigned DC2B0 :1;
[; ;pic18f2620.h: 3354: unsigned DC2B1 :1;
[; ;pic18f2620.h: 3355: };
[; ;pic18f2620.h: 3356: } CCP2CONbits_t;
[; ;pic18f2620.h: 3357: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f2620.h: 3412: extern volatile unsigned short CCPR2 @ 0xFBB;
"3414
[; ;pic18f2620.h: 3414: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f2620.h: 3419: extern volatile unsigned char CCPR2L @ 0xFBB;
"3421
[; ;pic18f2620.h: 3421: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f2620.h: 3426: extern volatile unsigned char CCPR2H @ 0xFBC;
"3428
[; ;pic18f2620.h: 3428: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f2620.h: 3433: extern volatile unsigned char CCP1CON @ 0xFBD;
"3435
[; ;pic18f2620.h: 3435: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f2620.h: 3438: typedef union {
[; ;pic18f2620.h: 3439: struct {
[; ;pic18f2620.h: 3440: unsigned CCP1M :4;
[; ;pic18f2620.h: 3441: unsigned DC1B :2;
[; ;pic18f2620.h: 3442: };
[; ;pic18f2620.h: 3443: struct {
[; ;pic18f2620.h: 3444: unsigned CCP1M0 :1;
[; ;pic18f2620.h: 3445: unsigned CCP1M1 :1;
[; ;pic18f2620.h: 3446: unsigned CCP1M2 :1;
[; ;pic18f2620.h: 3447: unsigned CCP1M3 :1;
[; ;pic18f2620.h: 3448: unsigned CCP1Y :1;
[; ;pic18f2620.h: 3449: unsigned CCP1X :1;
[; ;pic18f2620.h: 3450: };
[; ;pic18f2620.h: 3451: struct {
[; ;pic18f2620.h: 3452: unsigned :4;
[; ;pic18f2620.h: 3453: unsigned DC1B0 :1;
[; ;pic18f2620.h: 3454: unsigned DC1B1 :1;
[; ;pic18f2620.h: 3455: };
[; ;pic18f2620.h: 3456: } CCP1CONbits_t;
[; ;pic18f2620.h: 3457: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f2620.h: 3512: extern volatile unsigned short CCPR1 @ 0xFBE;
"3514
[; ;pic18f2620.h: 3514: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f2620.h: 3519: extern volatile unsigned char CCPR1L @ 0xFBE;
"3521
[; ;pic18f2620.h: 3521: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f2620.h: 3526: extern volatile unsigned char CCPR1H @ 0xFBF;
"3528
[; ;pic18f2620.h: 3528: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f2620.h: 3533: extern volatile unsigned char ADCON2 @ 0xFC0;
"3535
[; ;pic18f2620.h: 3535: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f2620.h: 3538: typedef union {
[; ;pic18f2620.h: 3539: struct {
[; ;pic18f2620.h: 3540: unsigned ADCS :3;
[; ;pic18f2620.h: 3541: unsigned ACQT :3;
[; ;pic18f2620.h: 3542: unsigned :1;
[; ;pic18f2620.h: 3543: unsigned ADFM :1;
[; ;pic18f2620.h: 3544: };
[; ;pic18f2620.h: 3545: struct {
[; ;pic18f2620.h: 3546: unsigned ADCS0 :1;
[; ;pic18f2620.h: 3547: unsigned ADCS1 :1;
[; ;pic18f2620.h: 3548: unsigned ADCS2 :1;
[; ;pic18f2620.h: 3549: unsigned ACQT0 :1;
[; ;pic18f2620.h: 3550: unsigned ACQT1 :1;
[; ;pic18f2620.h: 3551: unsigned ACQT2 :1;
[; ;pic18f2620.h: 3552: };
[; ;pic18f2620.h: 3553: } ADCON2bits_t;
[; ;pic18f2620.h: 3554: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f2620.h: 3604: extern volatile unsigned char ADCON1 @ 0xFC1;
"3606
[; ;pic18f2620.h: 3606: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f2620.h: 3609: typedef union {
[; ;pic18f2620.h: 3610: struct {
[; ;pic18f2620.h: 3611: unsigned PCFG :4;
[; ;pic18f2620.h: 3612: unsigned VCFG :2;
[; ;pic18f2620.h: 3613: };
[; ;pic18f2620.h: 3614: struct {
[; ;pic18f2620.h: 3615: unsigned PCFG0 :1;
[; ;pic18f2620.h: 3616: unsigned PCFG1 :1;
[; ;pic18f2620.h: 3617: unsigned PCFG2 :1;
[; ;pic18f2620.h: 3618: unsigned PCFG3 :1;
[; ;pic18f2620.h: 3619: unsigned VCFG0 :1;
[; ;pic18f2620.h: 3620: unsigned VCFG1 :1;
[; ;pic18f2620.h: 3621: };
[; ;pic18f2620.h: 3622: struct {
[; ;pic18f2620.h: 3623: unsigned :3;
[; ;pic18f2620.h: 3624: unsigned CHSN3 :1;
[; ;pic18f2620.h: 3625: unsigned VCFG01 :1;
[; ;pic18f2620.h: 3626: unsigned VCFG11 :1;
[; ;pic18f2620.h: 3627: };
[; ;pic18f2620.h: 3628: } ADCON1bits_t;
[; ;pic18f2620.h: 3629: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f2620.h: 3689: extern volatile unsigned char ADCON0 @ 0xFC2;
"3691
[; ;pic18f2620.h: 3691: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f2620.h: 3694: typedef union {
[; ;pic18f2620.h: 3695: struct {
[; ;pic18f2620.h: 3696: unsigned :1;
[; ;pic18f2620.h: 3697: unsigned GO_NOT_DONE :1;
[; ;pic18f2620.h: 3698: };
[; ;pic18f2620.h: 3699: struct {
[; ;pic18f2620.h: 3700: unsigned ADON :1;
[; ;pic18f2620.h: 3701: unsigned GO_nDONE :1;
[; ;pic18f2620.h: 3702: unsigned CHS :4;
[; ;pic18f2620.h: 3703: };
[; ;pic18f2620.h: 3704: struct {
[; ;pic18f2620.h: 3705: unsigned :1;
[; ;pic18f2620.h: 3706: unsigned GO :1;
[; ;pic18f2620.h: 3707: unsigned CHS0 :1;
[; ;pic18f2620.h: 3708: unsigned CHS1 :1;
[; ;pic18f2620.h: 3709: unsigned CHS2 :1;
[; ;pic18f2620.h: 3710: unsigned CHS3 :1;
[; ;pic18f2620.h: 3711: };
[; ;pic18f2620.h: 3712: struct {
[; ;pic18f2620.h: 3713: unsigned :1;
[; ;pic18f2620.h: 3714: unsigned DONE :1;
[; ;pic18f2620.h: 3715: };
[; ;pic18f2620.h: 3716: struct {
[; ;pic18f2620.h: 3717: unsigned :1;
[; ;pic18f2620.h: 3718: unsigned NOT_DONE :1;
[; ;pic18f2620.h: 3719: };
[; ;pic18f2620.h: 3720: struct {
[; ;pic18f2620.h: 3721: unsigned :1;
[; ;pic18f2620.h: 3722: unsigned nDONE :1;
[; ;pic18f2620.h: 3723: };
[; ;pic18f2620.h: 3724: struct {
[; ;pic18f2620.h: 3725: unsigned :1;
[; ;pic18f2620.h: 3726: unsigned GO_DONE :1;
[; ;pic18f2620.h: 3727: };
[; ;pic18f2620.h: 3728: struct {
[; ;pic18f2620.h: 3729: unsigned :1;
[; ;pic18f2620.h: 3730: unsigned GODONE :1;
[; ;pic18f2620.h: 3731: };
[; ;pic18f2620.h: 3732: } ADCON0bits_t;
[; ;pic18f2620.h: 3733: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f2620.h: 3808: extern volatile unsigned short ADRES @ 0xFC3;
"3810
[; ;pic18f2620.h: 3810: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f2620.h: 3815: extern volatile unsigned char ADRESL @ 0xFC3;
"3817
[; ;pic18f2620.h: 3817: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f2620.h: 3822: extern volatile unsigned char ADRESH @ 0xFC4;
"3824
[; ;pic18f2620.h: 3824: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f2620.h: 3829: extern volatile unsigned char SSPCON2 @ 0xFC5;
"3831
[; ;pic18f2620.h: 3831: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f2620.h: 3834: typedef union {
[; ;pic18f2620.h: 3835: struct {
[; ;pic18f2620.h: 3836: unsigned SEN :1;
[; ;pic18f2620.h: 3837: unsigned RSEN :1;
[; ;pic18f2620.h: 3838: unsigned PEN :1;
[; ;pic18f2620.h: 3839: unsigned RCEN :1;
[; ;pic18f2620.h: 3840: unsigned ACKEN :1;
[; ;pic18f2620.h: 3841: unsigned ACKDT :1;
[; ;pic18f2620.h: 3842: unsigned ACKSTAT :1;
[; ;pic18f2620.h: 3843: unsigned GCEN :1;
[; ;pic18f2620.h: 3844: };
[; ;pic18f2620.h: 3845: } SSPCON2bits_t;
[; ;pic18f2620.h: 3846: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f2620.h: 3891: extern volatile unsigned char SSPCON1 @ 0xFC6;
"3893
[; ;pic18f2620.h: 3893: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f2620.h: 3896: typedef union {
[; ;pic18f2620.h: 3897: struct {
[; ;pic18f2620.h: 3898: unsigned SSPM :4;
[; ;pic18f2620.h: 3899: unsigned CKP :1;
[; ;pic18f2620.h: 3900: unsigned SSPEN :1;
[; ;pic18f2620.h: 3901: unsigned SSPOV :1;
[; ;pic18f2620.h: 3902: unsigned WCOL :1;
[; ;pic18f2620.h: 3903: };
[; ;pic18f2620.h: 3904: struct {
[; ;pic18f2620.h: 3905: unsigned SSPM0 :1;
[; ;pic18f2620.h: 3906: unsigned SSPM1 :1;
[; ;pic18f2620.h: 3907: unsigned SSPM2 :1;
[; ;pic18f2620.h: 3908: unsigned SSPM3 :1;
[; ;pic18f2620.h: 3909: };
[; ;pic18f2620.h: 3910: } SSPCON1bits_t;
[; ;pic18f2620.h: 3911: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f2620.h: 3961: extern volatile unsigned char SSPSTAT @ 0xFC7;
"3963
[; ;pic18f2620.h: 3963: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f2620.h: 3966: typedef union {
[; ;pic18f2620.h: 3967: struct {
[; ;pic18f2620.h: 3968: unsigned :2;
[; ;pic18f2620.h: 3969: unsigned R_NOT_W :1;
[; ;pic18f2620.h: 3970: };
[; ;pic18f2620.h: 3971: struct {
[; ;pic18f2620.h: 3972: unsigned :5;
[; ;pic18f2620.h: 3973: unsigned D_NOT_A :1;
[; ;pic18f2620.h: 3974: };
[; ;pic18f2620.h: 3975: struct {
[; ;pic18f2620.h: 3976: unsigned BF :1;
[; ;pic18f2620.h: 3977: unsigned UA :1;
[; ;pic18f2620.h: 3978: unsigned R_nW :1;
[; ;pic18f2620.h: 3979: unsigned S :1;
[; ;pic18f2620.h: 3980: unsigned P :1;
[; ;pic18f2620.h: 3981: unsigned D_nA :1;
[; ;pic18f2620.h: 3982: unsigned CKE :1;
[; ;pic18f2620.h: 3983: unsigned SMP :1;
[; ;pic18f2620.h: 3984: };
[; ;pic18f2620.h: 3985: struct {
[; ;pic18f2620.h: 3986: unsigned :2;
[; ;pic18f2620.h: 3987: unsigned R :1;
[; ;pic18f2620.h: 3988: unsigned :2;
[; ;pic18f2620.h: 3989: unsigned D :1;
[; ;pic18f2620.h: 3990: };
[; ;pic18f2620.h: 3991: struct {
[; ;pic18f2620.h: 3992: unsigned :2;
[; ;pic18f2620.h: 3993: unsigned W :1;
[; ;pic18f2620.h: 3994: unsigned :2;
[; ;pic18f2620.h: 3995: unsigned A :1;
[; ;pic18f2620.h: 3996: };
[; ;pic18f2620.h: 3997: struct {
[; ;pic18f2620.h: 3998: unsigned :2;
[; ;pic18f2620.h: 3999: unsigned nW :1;
[; ;pic18f2620.h: 4000: unsigned :2;
[; ;pic18f2620.h: 4001: unsigned nA :1;
[; ;pic18f2620.h: 4002: };
[; ;pic18f2620.h: 4003: struct {
[; ;pic18f2620.h: 4004: unsigned :2;
[; ;pic18f2620.h: 4005: unsigned R_W :1;
[; ;pic18f2620.h: 4006: unsigned :2;
[; ;pic18f2620.h: 4007: unsigned D_A :1;
[; ;pic18f2620.h: 4008: };
[; ;pic18f2620.h: 4009: struct {
[; ;pic18f2620.h: 4010: unsigned :2;
[; ;pic18f2620.h: 4011: unsigned NOT_WRITE :1;
[; ;pic18f2620.h: 4012: };
[; ;pic18f2620.h: 4013: struct {
[; ;pic18f2620.h: 4014: unsigned :5;
[; ;pic18f2620.h: 4015: unsigned NOT_ADDRESS :1;
[; ;pic18f2620.h: 4016: };
[; ;pic18f2620.h: 4017: struct {
[; ;pic18f2620.h: 4018: unsigned :2;
[; ;pic18f2620.h: 4019: unsigned nWRITE :1;
[; ;pic18f2620.h: 4020: unsigned :2;
[; ;pic18f2620.h: 4021: unsigned nADDRESS :1;
[; ;pic18f2620.h: 4022: };
[; ;pic18f2620.h: 4023: struct {
[; ;pic18f2620.h: 4024: unsigned :2;
[; ;pic18f2620.h: 4025: unsigned RW :1;
[; ;pic18f2620.h: 4026: unsigned START :1;
[; ;pic18f2620.h: 4027: unsigned STOP :1;
[; ;pic18f2620.h: 4028: unsigned DA :1;
[; ;pic18f2620.h: 4029: };
[; ;pic18f2620.h: 4030: struct {
[; ;pic18f2620.h: 4031: unsigned :2;
[; ;pic18f2620.h: 4032: unsigned NOT_W :1;
[; ;pic18f2620.h: 4033: unsigned :2;
[; ;pic18f2620.h: 4034: unsigned NOT_A :1;
[; ;pic18f2620.h: 4035: };
[; ;pic18f2620.h: 4036: } SSPSTATbits_t;
[; ;pic18f2620.h: 4037: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f2620.h: 4182: extern volatile unsigned char SSPADD @ 0xFC8;
"4184
[; ;pic18f2620.h: 4184: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f2620.h: 4189: extern volatile unsigned char SSPBUF @ 0xFC9;
"4191
[; ;pic18f2620.h: 4191: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f2620.h: 4196: extern volatile unsigned char T2CON @ 0xFCA;
"4198
[; ;pic18f2620.h: 4198: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f2620.h: 4201: typedef union {
[; ;pic18f2620.h: 4202: struct {
[; ;pic18f2620.h: 4203: unsigned T2CKPS :2;
[; ;pic18f2620.h: 4204: unsigned TMR2ON :1;
[; ;pic18f2620.h: 4205: unsigned TOUTPS :4;
[; ;pic18f2620.h: 4206: };
[; ;pic18f2620.h: 4207: struct {
[; ;pic18f2620.h: 4208: unsigned T2CKPS0 :1;
[; ;pic18f2620.h: 4209: unsigned T2CKPS1 :1;
[; ;pic18f2620.h: 4210: unsigned :1;
[; ;pic18f2620.h: 4211: unsigned T2OUTPS0 :1;
[; ;pic18f2620.h: 4212: unsigned T2OUTPS1 :1;
[; ;pic18f2620.h: 4213: unsigned T2OUTPS2 :1;
[; ;pic18f2620.h: 4214: unsigned T2OUTPS3 :1;
[; ;pic18f2620.h: 4215: };
[; ;pic18f2620.h: 4216: } T2CONbits_t;
[; ;pic18f2620.h: 4217: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f2620.h: 4267: extern volatile unsigned char PR2 @ 0xFCB;
"4269
[; ;pic18f2620.h: 4269: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f2620.h: 4272: extern volatile unsigned char MEMCON @ 0xFCB;
"4274
[; ;pic18f2620.h: 4274: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f2620.h: 4277: typedef union {
[; ;pic18f2620.h: 4278: struct {
[; ;pic18f2620.h: 4279: unsigned :7;
[; ;pic18f2620.h: 4280: unsigned EBDIS :1;
[; ;pic18f2620.h: 4281: };
[; ;pic18f2620.h: 4282: struct {
[; ;pic18f2620.h: 4283: unsigned :4;
[; ;pic18f2620.h: 4284: unsigned WAIT0 :1;
[; ;pic18f2620.h: 4285: };
[; ;pic18f2620.h: 4286: struct {
[; ;pic18f2620.h: 4287: unsigned :5;
[; ;pic18f2620.h: 4288: unsigned WAIT1 :1;
[; ;pic18f2620.h: 4289: };
[; ;pic18f2620.h: 4290: struct {
[; ;pic18f2620.h: 4291: unsigned WM0 :1;
[; ;pic18f2620.h: 4292: };
[; ;pic18f2620.h: 4293: struct {
[; ;pic18f2620.h: 4294: unsigned :1;
[; ;pic18f2620.h: 4295: unsigned WM1 :1;
[; ;pic18f2620.h: 4296: };
[; ;pic18f2620.h: 4297: } PR2bits_t;
[; ;pic18f2620.h: 4298: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f2620.h: 4326: typedef union {
[; ;pic18f2620.h: 4327: struct {
[; ;pic18f2620.h: 4328: unsigned :7;
[; ;pic18f2620.h: 4329: unsigned EBDIS :1;
[; ;pic18f2620.h: 4330: };
[; ;pic18f2620.h: 4331: struct {
[; ;pic18f2620.h: 4332: unsigned :4;
[; ;pic18f2620.h: 4333: unsigned WAIT0 :1;
[; ;pic18f2620.h: 4334: };
[; ;pic18f2620.h: 4335: struct {
[; ;pic18f2620.h: 4336: unsigned :5;
[; ;pic18f2620.h: 4337: unsigned WAIT1 :1;
[; ;pic18f2620.h: 4338: };
[; ;pic18f2620.h: 4339: struct {
[; ;pic18f2620.h: 4340: unsigned WM0 :1;
[; ;pic18f2620.h: 4341: };
[; ;pic18f2620.h: 4342: struct {
[; ;pic18f2620.h: 4343: unsigned :1;
[; ;pic18f2620.h: 4344: unsigned WM1 :1;
[; ;pic18f2620.h: 4345: };
[; ;pic18f2620.h: 4346: } MEMCONbits_t;
[; ;pic18f2620.h: 4347: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f2620.h: 4377: extern volatile unsigned char TMR2 @ 0xFCC;
"4379
[; ;pic18f2620.h: 4379: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f2620.h: 4384: extern volatile unsigned char T1CON @ 0xFCD;
"4386
[; ;pic18f2620.h: 4386: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f2620.h: 4389: typedef union {
[; ;pic18f2620.h: 4390: struct {
[; ;pic18f2620.h: 4391: unsigned :2;
[; ;pic18f2620.h: 4392: unsigned NOT_T1SYNC :1;
[; ;pic18f2620.h: 4393: };
[; ;pic18f2620.h: 4394: struct {
[; ;pic18f2620.h: 4395: unsigned TMR1ON :1;
[; ;pic18f2620.h: 4396: unsigned TMR1CS :1;
[; ;pic18f2620.h: 4397: unsigned nT1SYNC :1;
[; ;pic18f2620.h: 4398: unsigned T1OSCEN :1;
[; ;pic18f2620.h: 4399: unsigned T1CKPS :2;
[; ;pic18f2620.h: 4400: unsigned T1RUN :1;
[; ;pic18f2620.h: 4401: unsigned RD16 :1;
[; ;pic18f2620.h: 4402: };
[; ;pic18f2620.h: 4403: struct {
[; ;pic18f2620.h: 4404: unsigned :2;
[; ;pic18f2620.h: 4405: unsigned T1SYNC :1;
[; ;pic18f2620.h: 4406: unsigned :1;
[; ;pic18f2620.h: 4407: unsigned T1CKPS0 :1;
[; ;pic18f2620.h: 4408: unsigned T1CKPS1 :1;
[; ;pic18f2620.h: 4409: };
[; ;pic18f2620.h: 4410: struct {
[; ;pic18f2620.h: 4411: unsigned :3;
[; ;pic18f2620.h: 4412: unsigned SOSCEN :1;
[; ;pic18f2620.h: 4413: unsigned :3;
[; ;pic18f2620.h: 4414: unsigned T1RD16 :1;
[; ;pic18f2620.h: 4415: };
[; ;pic18f2620.h: 4416: } T1CONbits_t;
[; ;pic18f2620.h: 4417: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f2620.h: 4487: extern volatile unsigned short TMR1 @ 0xFCE;
"4489
[; ;pic18f2620.h: 4489: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f2620.h: 4494: extern volatile unsigned char TMR1L @ 0xFCE;
"4496
[; ;pic18f2620.h: 4496: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f2620.h: 4501: extern volatile unsigned char TMR1H @ 0xFCF;
"4503
[; ;pic18f2620.h: 4503: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f2620.h: 4508: extern volatile unsigned char RCON @ 0xFD0;
"4510
[; ;pic18f2620.h: 4510: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f2620.h: 4513: typedef union {
[; ;pic18f2620.h: 4514: struct {
[; ;pic18f2620.h: 4515: unsigned NOT_BOR :1;
[; ;pic18f2620.h: 4516: };
[; ;pic18f2620.h: 4517: struct {
[; ;pic18f2620.h: 4518: unsigned :1;
[; ;pic18f2620.h: 4519: unsigned NOT_POR :1;
[; ;pic18f2620.h: 4520: };
[; ;pic18f2620.h: 4521: struct {
[; ;pic18f2620.h: 4522: unsigned :2;
[; ;pic18f2620.h: 4523: unsigned NOT_PD :1;
[; ;pic18f2620.h: 4524: };
[; ;pic18f2620.h: 4525: struct {
[; ;pic18f2620.h: 4526: unsigned :3;
[; ;pic18f2620.h: 4527: unsigned NOT_TO :1;
[; ;pic18f2620.h: 4528: };
[; ;pic18f2620.h: 4529: struct {
[; ;pic18f2620.h: 4530: unsigned :4;
[; ;pic18f2620.h: 4531: unsigned NOT_RI :1;
[; ;pic18f2620.h: 4532: };
[; ;pic18f2620.h: 4533: struct {
[; ;pic18f2620.h: 4534: unsigned nBOR :1;
[; ;pic18f2620.h: 4535: unsigned nPOR :1;
[; ;pic18f2620.h: 4536: unsigned nPD :1;
[; ;pic18f2620.h: 4537: unsigned nTO :1;
[; ;pic18f2620.h: 4538: unsigned nRI :1;
[; ;pic18f2620.h: 4539: unsigned :1;
[; ;pic18f2620.h: 4540: unsigned SBOREN :1;
[; ;pic18f2620.h: 4541: unsigned IPEN :1;
[; ;pic18f2620.h: 4542: };
[; ;pic18f2620.h: 4543: struct {
[; ;pic18f2620.h: 4544: unsigned BOR :1;
[; ;pic18f2620.h: 4545: unsigned POR :1;
[; ;pic18f2620.h: 4546: unsigned PD :1;
[; ;pic18f2620.h: 4547: unsigned TO :1;
[; ;pic18f2620.h: 4548: unsigned RI :1;
[; ;pic18f2620.h: 4549: };
[; ;pic18f2620.h: 4550: } RCONbits_t;
[; ;pic18f2620.h: 4551: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f2620.h: 4641: extern volatile unsigned char WDTCON @ 0xFD1;
"4643
[; ;pic18f2620.h: 4643: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f2620.h: 4646: typedef union {
[; ;pic18f2620.h: 4647: struct {
[; ;pic18f2620.h: 4648: unsigned SWDTEN :1;
[; ;pic18f2620.h: 4649: };
[; ;pic18f2620.h: 4650: struct {
[; ;pic18f2620.h: 4651: unsigned SWDTE :1;
[; ;pic18f2620.h: 4652: };
[; ;pic18f2620.h: 4653: } WDTCONbits_t;
[; ;pic18f2620.h: 4654: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f2620.h: 4669: extern volatile unsigned char HLVDCON @ 0xFD2;
"4671
[; ;pic18f2620.h: 4671: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f2620.h: 4674: extern volatile unsigned char LVDCON @ 0xFD2;
"4676
[; ;pic18f2620.h: 4676: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f2620.h: 4679: typedef union {
[; ;pic18f2620.h: 4680: struct {
[; ;pic18f2620.h: 4681: unsigned HLVDL :4;
[; ;pic18f2620.h: 4682: unsigned HLVDEN :1;
[; ;pic18f2620.h: 4683: unsigned IVRST :1;
[; ;pic18f2620.h: 4684: unsigned :1;
[; ;pic18f2620.h: 4685: unsigned VDIRMAG :1;
[; ;pic18f2620.h: 4686: };
[; ;pic18f2620.h: 4687: struct {
[; ;pic18f2620.h: 4688: unsigned HLVDL0 :1;
[; ;pic18f2620.h: 4689: unsigned HLVDL1 :1;
[; ;pic18f2620.h: 4690: unsigned HLVDL2 :1;
[; ;pic18f2620.h: 4691: unsigned HLVDL3 :1;
[; ;pic18f2620.h: 4692: };
[; ;pic18f2620.h: 4693: struct {
[; ;pic18f2620.h: 4694: unsigned LVDL0 :1;
[; ;pic18f2620.h: 4695: unsigned LVDL1 :1;
[; ;pic18f2620.h: 4696: unsigned LVDL2 :1;
[; ;pic18f2620.h: 4697: unsigned LVDL3 :1;
[; ;pic18f2620.h: 4698: unsigned LVDEN :1;
[; ;pic18f2620.h: 4699: unsigned IRVST :1;
[; ;pic18f2620.h: 4700: };
[; ;pic18f2620.h: 4701: struct {
[; ;pic18f2620.h: 4702: unsigned LVV0 :1;
[; ;pic18f2620.h: 4703: unsigned LVV1 :1;
[; ;pic18f2620.h: 4704: unsigned LVV2 :1;
[; ;pic18f2620.h: 4705: unsigned LVV3 :1;
[; ;pic18f2620.h: 4706: unsigned :1;
[; ;pic18f2620.h: 4707: unsigned BGST :1;
[; ;pic18f2620.h: 4708: };
[; ;pic18f2620.h: 4709: } HLVDCONbits_t;
[; ;pic18f2620.h: 4710: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f2620.h: 4808: typedef union {
[; ;pic18f2620.h: 4809: struct {
[; ;pic18f2620.h: 4810: unsigned HLVDL :4;
[; ;pic18f2620.h: 4811: unsigned HLVDEN :1;
[; ;pic18f2620.h: 4812: unsigned IVRST :1;
[; ;pic18f2620.h: 4813: unsigned :1;
[; ;pic18f2620.h: 4814: unsigned VDIRMAG :1;
[; ;pic18f2620.h: 4815: };
[; ;pic18f2620.h: 4816: struct {
[; ;pic18f2620.h: 4817: unsigned HLVDL0 :1;
[; ;pic18f2620.h: 4818: unsigned HLVDL1 :1;
[; ;pic18f2620.h: 4819: unsigned HLVDL2 :1;
[; ;pic18f2620.h: 4820: unsigned HLVDL3 :1;
[; ;pic18f2620.h: 4821: };
[; ;pic18f2620.h: 4822: struct {
[; ;pic18f2620.h: 4823: unsigned LVDL0 :1;
[; ;pic18f2620.h: 4824: unsigned LVDL1 :1;
[; ;pic18f2620.h: 4825: unsigned LVDL2 :1;
[; ;pic18f2620.h: 4826: unsigned LVDL3 :1;
[; ;pic18f2620.h: 4827: unsigned LVDEN :1;
[; ;pic18f2620.h: 4828: unsigned IRVST :1;
[; ;pic18f2620.h: 4829: };
[; ;pic18f2620.h: 4830: struct {
[; ;pic18f2620.h: 4831: unsigned LVV0 :1;
[; ;pic18f2620.h: 4832: unsigned LVV1 :1;
[; ;pic18f2620.h: 4833: unsigned LVV2 :1;
[; ;pic18f2620.h: 4834: unsigned LVV3 :1;
[; ;pic18f2620.h: 4835: unsigned :1;
[; ;pic18f2620.h: 4836: unsigned BGST :1;
[; ;pic18f2620.h: 4837: };
[; ;pic18f2620.h: 4838: } LVDCONbits_t;
[; ;pic18f2620.h: 4839: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f2620.h: 4939: extern volatile unsigned char OSCCON @ 0xFD3;
"4941
[; ;pic18f2620.h: 4941: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f2620.h: 4944: typedef union {
[; ;pic18f2620.h: 4945: struct {
[; ;pic18f2620.h: 4946: unsigned SCS :2;
[; ;pic18f2620.h: 4947: unsigned IOFS :1;
[; ;pic18f2620.h: 4948: unsigned OSTS :1;
[; ;pic18f2620.h: 4949: unsigned IRCF :3;
[; ;pic18f2620.h: 4950: unsigned IDLEN :1;
[; ;pic18f2620.h: 4951: };
[; ;pic18f2620.h: 4952: struct {
[; ;pic18f2620.h: 4953: unsigned SCS0 :1;
[; ;pic18f2620.h: 4954: unsigned SCS1 :1;
[; ;pic18f2620.h: 4955: unsigned :2;
[; ;pic18f2620.h: 4956: unsigned IRCF0 :1;
[; ;pic18f2620.h: 4957: unsigned IRCF1 :1;
[; ;pic18f2620.h: 4958: unsigned IRCF2 :1;
[; ;pic18f2620.h: 4959: };
[; ;pic18f2620.h: 4960: } OSCCONbits_t;
[; ;pic18f2620.h: 4961: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f2620.h: 5016: extern volatile unsigned char T0CON @ 0xFD5;
"5018
[; ;pic18f2620.h: 5018: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f2620.h: 5021: typedef union {
[; ;pic18f2620.h: 5022: struct {
[; ;pic18f2620.h: 5023: unsigned T0PS :3;
[; ;pic18f2620.h: 5024: unsigned PSA :1;
[; ;pic18f2620.h: 5025: unsigned T0SE :1;
[; ;pic18f2620.h: 5026: unsigned T0CS :1;
[; ;pic18f2620.h: 5027: unsigned T08BIT :1;
[; ;pic18f2620.h: 5028: unsigned TMR0ON :1;
[; ;pic18f2620.h: 5029: };
[; ;pic18f2620.h: 5030: struct {
[; ;pic18f2620.h: 5031: unsigned T0PS0 :1;
[; ;pic18f2620.h: 5032: unsigned T0PS1 :1;
[; ;pic18f2620.h: 5033: unsigned T0PS2 :1;
[; ;pic18f2620.h: 5034: unsigned :3;
[; ;pic18f2620.h: 5035: unsigned T016BIT :1;
[; ;pic18f2620.h: 5036: };
[; ;pic18f2620.h: 5037: } T0CONbits_t;
[; ;pic18f2620.h: 5038: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f2620.h: 5093: extern volatile unsigned short TMR0 @ 0xFD6;
"5095
[; ;pic18f2620.h: 5095: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f2620.h: 5100: extern volatile unsigned char TMR0L @ 0xFD6;
"5102
[; ;pic18f2620.h: 5102: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f2620.h: 5107: extern volatile unsigned char TMR0H @ 0xFD7;
"5109
[; ;pic18f2620.h: 5109: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f2620.h: 5114: extern volatile unsigned char STATUS @ 0xFD8;
"5116
[; ;pic18f2620.h: 5116: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f2620.h: 5119: typedef union {
[; ;pic18f2620.h: 5120: struct {
[; ;pic18f2620.h: 5121: unsigned C :1;
[; ;pic18f2620.h: 5122: unsigned DC :1;
[; ;pic18f2620.h: 5123: unsigned Z :1;
[; ;pic18f2620.h: 5124: unsigned OV :1;
[; ;pic18f2620.h: 5125: unsigned N :1;
[; ;pic18f2620.h: 5126: };
[; ;pic18f2620.h: 5127: struct {
[; ;pic18f2620.h: 5128: unsigned CARRY :1;
[; ;pic18f2620.h: 5129: unsigned :1;
[; ;pic18f2620.h: 5130: unsigned ZERO :1;
[; ;pic18f2620.h: 5131: unsigned OVERFLOW :1;
[; ;pic18f2620.h: 5132: unsigned NEGATIVE :1;
[; ;pic18f2620.h: 5133: };
[; ;pic18f2620.h: 5134: } STATUSbits_t;
[; ;pic18f2620.h: 5135: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f2620.h: 5185: extern volatile unsigned short FSR2 @ 0xFD9;
"5187
[; ;pic18f2620.h: 5187: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f2620.h: 5192: extern volatile unsigned char FSR2L @ 0xFD9;
"5194
[; ;pic18f2620.h: 5194: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f2620.h: 5199: extern volatile unsigned char FSR2H @ 0xFDA;
"5201
[; ;pic18f2620.h: 5201: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f2620.h: 5206: extern volatile unsigned char PLUSW2 @ 0xFDB;
"5208
[; ;pic18f2620.h: 5208: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f2620.h: 5213: extern volatile unsigned char PREINC2 @ 0xFDC;
"5215
[; ;pic18f2620.h: 5215: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f2620.h: 5220: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"5222
[; ;pic18f2620.h: 5222: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f2620.h: 5227: extern volatile unsigned char POSTINC2 @ 0xFDE;
"5229
[; ;pic18f2620.h: 5229: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f2620.h: 5234: extern volatile unsigned char INDF2 @ 0xFDF;
"5236
[; ;pic18f2620.h: 5236: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f2620.h: 5241: extern volatile unsigned char BSR @ 0xFE0;
"5243
[; ;pic18f2620.h: 5243: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f2620.h: 5248: extern volatile unsigned short FSR1 @ 0xFE1;
"5250
[; ;pic18f2620.h: 5250: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f2620.h: 5255: extern volatile unsigned char FSR1L @ 0xFE1;
"5257
[; ;pic18f2620.h: 5257: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f2620.h: 5262: extern volatile unsigned char FSR1H @ 0xFE2;
"5264
[; ;pic18f2620.h: 5264: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f2620.h: 5269: extern volatile unsigned char PLUSW1 @ 0xFE3;
"5271
[; ;pic18f2620.h: 5271: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f2620.h: 5276: extern volatile unsigned char PREINC1 @ 0xFE4;
"5278
[; ;pic18f2620.h: 5278: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f2620.h: 5283: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"5285
[; ;pic18f2620.h: 5285: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f2620.h: 5290: extern volatile unsigned char POSTINC1 @ 0xFE6;
"5292
[; ;pic18f2620.h: 5292: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f2620.h: 5297: extern volatile unsigned char INDF1 @ 0xFE7;
"5299
[; ;pic18f2620.h: 5299: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f2620.h: 5304: extern volatile unsigned char WREG @ 0xFE8;
"5306
[; ;pic18f2620.h: 5306: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f2620.h: 5316: extern volatile unsigned short FSR0 @ 0xFE9;
"5318
[; ;pic18f2620.h: 5318: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f2620.h: 5323: extern volatile unsigned char FSR0L @ 0xFE9;
"5325
[; ;pic18f2620.h: 5325: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f2620.h: 5330: extern volatile unsigned char FSR0H @ 0xFEA;
"5332
[; ;pic18f2620.h: 5332: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f2620.h: 5337: extern volatile unsigned char PLUSW0 @ 0xFEB;
"5339
[; ;pic18f2620.h: 5339: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f2620.h: 5344: extern volatile unsigned char PREINC0 @ 0xFEC;
"5346
[; ;pic18f2620.h: 5346: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f2620.h: 5351: extern volatile unsigned char POSTDEC0 @ 0xFED;
"5353
[; ;pic18f2620.h: 5353: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f2620.h: 5358: extern volatile unsigned char POSTINC0 @ 0xFEE;
"5360
[; ;pic18f2620.h: 5360: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f2620.h: 5365: extern volatile unsigned char INDF0 @ 0xFEF;
"5367
[; ;pic18f2620.h: 5367: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f2620.h: 5372: extern volatile unsigned char INTCON3 @ 0xFF0;
"5374
[; ;pic18f2620.h: 5374: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f2620.h: 5377: typedef union {
[; ;pic18f2620.h: 5378: struct {
[; ;pic18f2620.h: 5379: unsigned INT1IF :1;
[; ;pic18f2620.h: 5380: unsigned INT2IF :1;
[; ;pic18f2620.h: 5381: unsigned :1;
[; ;pic18f2620.h: 5382: unsigned INT1IE :1;
[; ;pic18f2620.h: 5383: unsigned INT2IE :1;
[; ;pic18f2620.h: 5384: unsigned :1;
[; ;pic18f2620.h: 5385: unsigned INT1IP :1;
[; ;pic18f2620.h: 5386: unsigned INT2IP :1;
[; ;pic18f2620.h: 5387: };
[; ;pic18f2620.h: 5388: struct {
[; ;pic18f2620.h: 5389: unsigned INT1F :1;
[; ;pic18f2620.h: 5390: unsigned INT2F :1;
[; ;pic18f2620.h: 5391: unsigned :1;
[; ;pic18f2620.h: 5392: unsigned INT1E :1;
[; ;pic18f2620.h: 5393: unsigned INT2E :1;
[; ;pic18f2620.h: 5394: unsigned :1;
[; ;pic18f2620.h: 5395: unsigned INT1P :1;
[; ;pic18f2620.h: 5396: unsigned INT2P :1;
[; ;pic18f2620.h: 5397: };
[; ;pic18f2620.h: 5398: } INTCON3bits_t;
[; ;pic18f2620.h: 5399: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f2620.h: 5464: extern volatile unsigned char INTCON2 @ 0xFF1;
"5466
[; ;pic18f2620.h: 5466: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f2620.h: 5469: typedef union {
[; ;pic18f2620.h: 5470: struct {
[; ;pic18f2620.h: 5471: unsigned :7;
[; ;pic18f2620.h: 5472: unsigned NOT_RBPU :1;
[; ;pic18f2620.h: 5473: };
[; ;pic18f2620.h: 5474: struct {
[; ;pic18f2620.h: 5475: unsigned RBIP :1;
[; ;pic18f2620.h: 5476: unsigned :1;
[; ;pic18f2620.h: 5477: unsigned TMR0IP :1;
[; ;pic18f2620.h: 5478: unsigned :1;
[; ;pic18f2620.h: 5479: unsigned INTEDG2 :1;
[; ;pic18f2620.h: 5480: unsigned INTEDG1 :1;
[; ;pic18f2620.h: 5481: unsigned INTEDG0 :1;
[; ;pic18f2620.h: 5482: unsigned nRBPU :1;
[; ;pic18f2620.h: 5483: };
[; ;pic18f2620.h: 5484: struct {
[; ;pic18f2620.h: 5485: unsigned :7;
[; ;pic18f2620.h: 5486: unsigned RBPU :1;
[; ;pic18f2620.h: 5487: };
[; ;pic18f2620.h: 5488: } INTCON2bits_t;
[; ;pic18f2620.h: 5489: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f2620.h: 5534: extern volatile unsigned char INTCON @ 0xFF2;
"5536
[; ;pic18f2620.h: 5536: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f2620.h: 5539: typedef union {
[; ;pic18f2620.h: 5540: struct {
[; ;pic18f2620.h: 5541: unsigned RBIF :1;
[; ;pic18f2620.h: 5542: unsigned INT0IF :1;
[; ;pic18f2620.h: 5543: unsigned TMR0IF :1;
[; ;pic18f2620.h: 5544: unsigned RBIE :1;
[; ;pic18f2620.h: 5545: unsigned INT0IE :1;
[; ;pic18f2620.h: 5546: unsigned TMR0IE :1;
[; ;pic18f2620.h: 5547: unsigned PEIE_GIEL :1;
[; ;pic18f2620.h: 5548: unsigned GIE_GIEH :1;
[; ;pic18f2620.h: 5549: };
[; ;pic18f2620.h: 5550: struct {
[; ;pic18f2620.h: 5551: unsigned :1;
[; ;pic18f2620.h: 5552: unsigned INT0F :1;
[; ;pic18f2620.h: 5553: unsigned T0IF :1;
[; ;pic18f2620.h: 5554: unsigned :1;
[; ;pic18f2620.h: 5555: unsigned INT0E :1;
[; ;pic18f2620.h: 5556: unsigned T0IE :1;
[; ;pic18f2620.h: 5557: unsigned PEIE :1;
[; ;pic18f2620.h: 5558: unsigned GIE :1;
[; ;pic18f2620.h: 5559: };
[; ;pic18f2620.h: 5560: struct {
[; ;pic18f2620.h: 5561: unsigned :6;
[; ;pic18f2620.h: 5562: unsigned GIEL :1;
[; ;pic18f2620.h: 5563: unsigned GIEH :1;
[; ;pic18f2620.h: 5564: };
[; ;pic18f2620.h: 5565: } INTCONbits_t;
[; ;pic18f2620.h: 5566: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f2620.h: 5651: extern volatile unsigned short PROD @ 0xFF3;
"5653
[; ;pic18f2620.h: 5653: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f2620.h: 5658: extern volatile unsigned char PRODL @ 0xFF3;
"5660
[; ;pic18f2620.h: 5660: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f2620.h: 5665: extern volatile unsigned char PRODH @ 0xFF4;
"5667
[; ;pic18f2620.h: 5667: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f2620.h: 5672: extern volatile unsigned char TABLAT @ 0xFF5;
"5674
[; ;pic18f2620.h: 5674: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f2620.h: 5680: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5683
[; ;pic18f2620.h: 5683: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f2620.h: 5688: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5690
[; ;pic18f2620.h: 5690: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f2620.h: 5695: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5697
[; ;pic18f2620.h: 5697: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f2620.h: 5702: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5704
[; ;pic18f2620.h: 5704: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f2620.h: 5710: extern volatile unsigned short long PCLAT @ 0xFF9;
"5713
[; ;pic18f2620.h: 5713: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f2620.h: 5717: extern volatile unsigned short long PC @ 0xFF9;
"5720
[; ;pic18f2620.h: 5720: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f2620.h: 5725: extern volatile unsigned char PCL @ 0xFF9;
"5727
[; ;pic18f2620.h: 5727: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f2620.h: 5732: extern volatile unsigned char PCLATH @ 0xFFA;
"5734
[; ;pic18f2620.h: 5734: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f2620.h: 5739: extern volatile unsigned char PCLATU @ 0xFFB;
"5741
[; ;pic18f2620.h: 5741: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f2620.h: 5746: extern volatile unsigned char STKPTR @ 0xFFC;
"5748
[; ;pic18f2620.h: 5748: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f2620.h: 5751: typedef union {
[; ;pic18f2620.h: 5752: struct {
[; ;pic18f2620.h: 5753: unsigned STKPTR :5;
[; ;pic18f2620.h: 5754: unsigned :1;
[; ;pic18f2620.h: 5755: unsigned STKUNF :1;
[; ;pic18f2620.h: 5756: unsigned STKFUL :1;
[; ;pic18f2620.h: 5757: };
[; ;pic18f2620.h: 5758: struct {
[; ;pic18f2620.h: 5759: unsigned STKPTR0 :1;
[; ;pic18f2620.h: 5760: unsigned STKPTR1 :1;
[; ;pic18f2620.h: 5761: unsigned STKPTR2 :1;
[; ;pic18f2620.h: 5762: unsigned STKPTR3 :1;
[; ;pic18f2620.h: 5763: unsigned STKPTR4 :1;
[; ;pic18f2620.h: 5764: unsigned :2;
[; ;pic18f2620.h: 5765: unsigned STKOVF :1;
[; ;pic18f2620.h: 5766: };
[; ;pic18f2620.h: 5767: struct {
[; ;pic18f2620.h: 5768: unsigned SP0 :1;
[; ;pic18f2620.h: 5769: unsigned SP1 :1;
[; ;pic18f2620.h: 5770: unsigned SP2 :1;
[; ;pic18f2620.h: 5771: unsigned SP3 :1;
[; ;pic18f2620.h: 5772: unsigned SP4 :1;
[; ;pic18f2620.h: 5773: };
[; ;pic18f2620.h: 5774: } STKPTRbits_t;
[; ;pic18f2620.h: 5775: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f2620.h: 5851: extern volatile unsigned short long TOS @ 0xFFD;
"5854
[; ;pic18f2620.h: 5854: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f2620.h: 5859: extern volatile unsigned char TOSL @ 0xFFD;
"5861
[; ;pic18f2620.h: 5861: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f2620.h: 5866: extern volatile unsigned char TOSH @ 0xFFE;
"5868
[; ;pic18f2620.h: 5868: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f2620.h: 5873: extern volatile unsigned char TOSU @ 0xFFF;
"5875
[; ;pic18f2620.h: 5875: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f2620.h: 5885: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f2620.h: 5887: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f2620.h: 5889: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f2620.h: 5891: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f2620.h: 5893: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f2620.h: 5895: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f2620.h: 5897: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f2620.h: 5899: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f2620.h: 5901: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f2620.h: 5903: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f2620.h: 5905: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f2620.h: 5907: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2620.h: 5909: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2620.h: 5911: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f2620.h: 5913: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f2620.h: 5915: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f2620.h: 5917: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f2620.h: 5919: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f2620.h: 5921: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2620.h: 5923: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2620.h: 5925: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2620.h: 5927: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2620.h: 5929: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2620.h: 5931: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2620.h: 5933: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f2620.h: 5935: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f2620.h: 5937: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f2620.h: 5939: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f2620.h: 5941: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f2620.h: 5943: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2620.h: 5945: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f2620.h: 5947: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2620.h: 5949: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2620.h: 5951: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f2620.h: 5953: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f2620.h: 5955: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f2620.h: 5957: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f2620.h: 5959: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f2620.h: 5961: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2620.h: 5963: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f2620.h: 5965: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f2620.h: 5967: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f2620.h: 5969: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f2620.h: 5971: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f2620.h: 5973: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f2620.h: 5975: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f2620.h: 5977: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2620.h: 5979: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2620.h: 5981: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f2620.h: 5983: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f2620.h: 5985: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f2620.h: 5987: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f2620.h: 5989: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f2620.h: 5991: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f2620.h: 5993: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f2620.h: 5995: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2620.h: 5997: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2620.h: 5999: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2620.h: 6001: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2620.h: 6003: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2620.h: 6005: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f2620.h: 6007: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f2620.h: 6009: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f2620.h: 6011: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f2620.h: 6013: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2620.h: 6015: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f2620.h: 6017: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2620.h: 6019: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f2620.h: 6021: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f2620.h: 6023: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f2620.h: 6025: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f2620.h: 6027: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f2620.h: 6029: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f2620.h: 6031: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f2620.h: 6033: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f2620.h: 6035: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f2620.h: 6037: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f2620.h: 6039: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f2620.h: 6041: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f2620.h: 6043: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2620.h: 6045: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2620.h: 6047: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f2620.h: 6049: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f2620.h: 6051: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f2620.h: 6053: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f2620.h: 6055: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f2620.h: 6057: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f2620.h: 6059: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f2620.h: 6061: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f2620.h: 6063: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f2620.h: 6065: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2620.h: 6067: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f2620.h: 6069: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2620.h: 6071: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2620.h: 6073: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2620.h: 6075: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2620.h: 6077: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2620.h: 6079: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2620.h: 6081: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2620.h: 6083: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2620.h: 6085: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2620.h: 6087: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f2620.h: 6089: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f2620.h: 6091: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f2620.h: 6093: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f2620.h: 6095: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f2620.h: 6097: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2620.h: 6099: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f2620.h: 6101: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f2620.h: 6103: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f2620.h: 6105: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f2620.h: 6107: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f2620.h: 6109: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f2620.h: 6111: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f2620.h: 6113: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2620.h: 6115: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2620.h: 6117: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2620.h: 6119: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2620.h: 6121: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2620.h: 6123: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2620.h: 6125: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2620.h: 6127: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2620.h: 6129: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2620.h: 6131: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f2620.h: 6133: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2620.h: 6135: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2620.h: 6137: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2620.h: 6139: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2620.h: 6141: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2620.h: 6143: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2620.h: 6145: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2620.h: 6147: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2620.h: 6149: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f2620.h: 6151: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2620.h: 6153: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2620.h: 6155: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2620.h: 6157: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2620.h: 6159: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2620.h: 6161: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2620.h: 6163: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2620.h: 6165: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2620.h: 6167: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2620.h: 6169: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2620.h: 6171: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2620.h: 6173: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2620.h: 6175: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2620.h: 6177: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2620.h: 6179: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2620.h: 6181: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2620.h: 6183: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2620.h: 6185: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2620.h: 6187: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2620.h: 6189: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f2620.h: 6191: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f2620.h: 6193: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f2620.h: 6195: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f2620.h: 6197: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2620.h: 6199: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2620.h: 6201: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f2620.h: 6203: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f2620.h: 6205: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f2620.h: 6207: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f2620.h: 6209: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f2620.h: 6211: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2620.h: 6213: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2620.h: 6215: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2620.h: 6217: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2620.h: 6219: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2620.h: 6221: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2620.h: 6223: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2620.h: 6225: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2620.h: 6227: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2620.h: 6229: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2620.h: 6231: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2620.h: 6233: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2620.h: 6235: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2620.h: 6237: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2620.h: 6239: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2620.h: 6241: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2620.h: 6243: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2620.h: 6245: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2620.h: 6247: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2620.h: 6249: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2620.h: 6251: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2620.h: 6253: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2620.h: 6255: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2620.h: 6257: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2620.h: 6259: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2620.h: 6261: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2620.h: 6263: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2620.h: 6265: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2620.h: 6267: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2620.h: 6269: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2620.h: 6271: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2620.h: 6273: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2620.h: 6275: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2620.h: 6277: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2620.h: 6279: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2620.h: 6281: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2620.h: 6283: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2620.h: 6285: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2620.h: 6287: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2620.h: 6289: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2620.h: 6291: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2620.h: 6293: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2620.h: 6295: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2620.h: 6297: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2620.h: 6299: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2620.h: 6301: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2620.h: 6303: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2620.h: 6305: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2620.h: 6307: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2620.h: 6309: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2620.h: 6311: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2620.h: 6313: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2620.h: 6315: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f2620.h: 6317: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2620.h: 6319: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2620.h: 6321: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2620.h: 6323: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2620.h: 6325: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2620.h: 6327: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2620.h: 6329: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2620.h: 6331: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2620.h: 6333: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2620.h: 6335: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2620.h: 6337: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2620.h: 6339: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2620.h: 6341: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2620.h: 6343: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f2620.h: 6345: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2620.h: 6347: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2620.h: 6349: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2620.h: 6351: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2620.h: 6353: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2620.h: 6355: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2620.h: 6357: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2620.h: 6359: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2620.h: 6361: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2620.h: 6363: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2620.h: 6365: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2620.h: 6367: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2620.h: 6369: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2620.h: 6371: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2620.h: 6373: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2620.h: 6375: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f2620.h: 6377: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f2620.h: 6379: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f2620.h: 6381: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f2620.h: 6383: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f2620.h: 6385: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2620.h: 6387: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2620.h: 6389: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2620.h: 6391: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2620.h: 6393: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2620.h: 6395: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f2620.h: 6397: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f2620.h: 6399: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f2620.h: 6401: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2620.h: 6403: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2620.h: 6405: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2620.h: 6407: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2620.h: 6409: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f2620.h: 6411: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2620.h: 6413: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2620.h: 6415: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2620.h: 6417: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f2620.h: 6419: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2620.h: 6421: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f2620.h: 6423: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2620.h: 6425: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f2620.h: 6427: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f2620.h: 6429: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2620.h: 6431: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2620.h: 6433: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2620.h: 6435: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2620.h: 6437: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2620.h: 6439: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2620.h: 6441: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2620.h: 6443: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2620.h: 6445: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2620.h: 6447: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2620.h: 6449: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2620.h: 6451: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2620.h: 6453: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2620.h: 6455: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2620.h: 6457: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2620.h: 6459: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2620.h: 6461: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f2620.h: 6463: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f2620.h: 6465: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f2620.h: 6467: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2620.h: 6469: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2620.h: 6471: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2620.h: 6473: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2620.h: 6475: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2620.h: 6477: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2620.h: 6479: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2620.h: 6481: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2620.h: 6483: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2620.h: 6485: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2620.h: 6487: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2620.h: 6489: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2620.h: 6491: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2620.h: 6493: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2620.h: 6495: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2620.h: 6497: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f2620.h: 6499: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2620.h: 6501: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2620.h: 6503: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2620.h: 6505: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2620.h: 6507: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2620.h: 6509: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f2620.h: 6511: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f2620.h: 6513: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2620.h: 6515: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2620.h: 6517: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2620.h: 6519: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f2620.h: 6521: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2620.h: 6523: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2620.h: 6525: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2620.h: 6527: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2620.h: 6529: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2620.h: 6531: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2620.h: 6533: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2620.h: 6535: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2620.h: 6537: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2620.h: 6539: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f2620.h: 6541: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2620.h: 6543: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2620.h: 6545: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2620.h: 6547: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f2620.h: 6549: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f2620.h: 6551: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2620.h: 6553: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2620.h: 6555: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2620.h: 6557: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f2620.h: 6559: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2620.h: 6561: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2620.h: 6563: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f2620.h: 6565: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2620.h: 6567: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f2620.h: 6569: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f2620.h: 6571: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f2620.h: 6573: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f2620.h: 6575: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f2620.h: 6577: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f2620.h: 6579: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f2620.h: 6581: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2620.h: 6583: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2620.h: 6585: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2620.h: 6587: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f2620.h: 6589: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f2620.h: 6591: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f2620.h: 6593: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f2620.h: 6595: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f2620.h: 6597: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f2620.h: 6599: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f2620.h: 6601: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f2620.h: 6603: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f2620.h: 6605: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f2620.h: 6607: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2620.h: 6609: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2620.h: 6611: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f2620.h: 6613: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f2620.h: 6615: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f2620.h: 6617: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f2620.h: 6619: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f2620.h: 6621: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f2620.h: 6623: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f2620.h: 6625: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2620.h: 6627: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2620.h: 6629: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2620.h: 6631: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2620.h: 6633: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2620.h: 6635: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2620.h: 6637: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2620.h: 6639: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f2620.h: 6641: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2620.h: 6643: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2620.h: 6645: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f2620.h: 6647: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f2620.h: 6649: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f2620.h: 6651: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f2620.h: 6653: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2620.h: 6655: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2620.h: 6657: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f2620.h: 6659: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f2620.h: 6661: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2620.h: 6663: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2620.h: 6665: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2620.h: 6667: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f2620.h: 6669: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f2620.h: 6671: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2620.h: 6673: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f2620.h: 6675: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f2620.h: 6677: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2620.h: 6679: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2620.h: 6681: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2620.h: 6683: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2620.h: 6685: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f2620.h: 6687: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f2620.h: 6689: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f2620.h: 6691: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f2620.h: 6693: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f2620.h: 6695: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2620.h: 6697: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2620.h: 6699: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2620.h: 6701: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2620.h: 6703: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f2620.h: 6705: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f2620.h: 6707: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f2620.h: 6709: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f2620.h: 6711: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f2620.h: 6713: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f2620.h: 6715: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f2620.h: 6717: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f2620.h: 6719: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f2620.h: 6721: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f2620.h: 6723: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f2620.h: 6725: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f2620.h: 6727: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f2620.h: 6729: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f2620.h: 6731: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f2620.h: 6733: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2620.h: 6735: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f2620.h: 6737: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f2620.h: 6739: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f2620.h: 6741: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f2620.h: 6743: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f2620.h: 6745: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f2620.h: 6747: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f2620.h: 6749: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f2620.h: 6751: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f2620.h: 6753: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f2620.h: 6755: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f2620.h: 6757: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f2620.h: 6759: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f2620.h: 6761: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f2620.h: 6763: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f2620.h: 6765: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f2620.h: 6767: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f2620.h: 6769: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f2620.h: 6771: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f2620.h: 6773: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f2620.h: 6775: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f2620.h: 6777: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f2620.h: 6779: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f2620.h: 6781: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f2620.h: 6783: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2620.h: 6785: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2620.h: 6787: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f2620.h: 6789: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f2620.h: 6791: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f2620.h: 6793: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f2620.h: 6795: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f2620.h: 6797: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2620.h: 6799: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2620.h: 6801: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2620.h: 6803: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2620.h: 6805: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2620.h: 6807: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2620.h: 6809: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2620.h: 6811: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2620.h: 6813: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2620.h: 6815: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2620.h: 6817: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2620.h: 6819: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2620.h: 6821: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2620.h: 6823: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2620.h: 6825: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2620.h: 6827: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2620.h: 6829: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f2620.h: 6831: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2620.h: 6833: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2620.h: 6835: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2620.h: 6837: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f2620.h: 6839: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f2620.h: 6841: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f2620.h: 6843: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2620.h: 6845: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2620.h: 6847: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f2620.h: 6849: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f2620.h: 6851: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f2620.h: 6853: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f2620.h: 6855: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f2620.h: 6857: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f2620.h: 6859: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f2620.h: 6861: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f2620.h: 6863: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2620.h: 6865: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f2620.h: 6867: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2620.h: 6869: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2620.h: 6871: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2620.h: 6873: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2620.h: 6875: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2620.h: 6877: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2620.h: 6879: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2620.h: 6881: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2620.h: 6883: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2620.h: 6885: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2620.h: 6887: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2620.h: 6889: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2620.h: 6891: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2620.h: 6893: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2620.h: 6895: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
"4 init.h
[p x OSC=HSPLL ]
"5
[p x FCMEN=OFF ]
"6
[p x IESO=OFF ]
"9
[p x PWRT=ON ]
"10
[p x BOREN=OFF ]
"11
[p x BORV=3 ]
"14
[p x WDT=OFF ]
"15
[p x WDTPS=512 ]
"18
[p x CCP2MX=PORTC ]
"19
[p x PBADEN=OFF ]
"20
[p x LPT1OSC=OFF ]
"21
[p x MCLRE=ON ]
"24
[p x STVREN=ON ]
"25
[p x LVP=OFF ]
"26
[p x XINST=OFF ]
"29
[p x CP0=OFF ]
"30
[p x CP1=OFF ]
"31
[p x CP2=OFF ]
"32
[p x CP3=OFF ]
"35
[p x CPB=OFF ]
"36
[p x CPD=OFF ]
"39
[p x WRT0=OFF ]
"40
[p x WRT1=OFF ]
"41
[p x WRT2=OFF ]
"42
[p x WRT3=OFF ]
"45
[p x WRTC=OFF ]
"46
[p x WRTB=OFF ]
"47
[p x WRTD=OFF ]
"50
[p x EBTR0=OFF ]
"51
[p x EBTR1=OFF ]
"52
[p x EBTR2=OFF ]
"53
[p x EBTR3=OFF ]
"56
[p x EBTRB=OFF ]
"67
[v _auxInt `ui ~T0 @X0 1 e ]
[; ;init.h: 67: unsigned int auxInt;
"68
[v _valor_ch0 `i ~T0 @X0 -> 250 `i e ]
[; ;init.h: 68: int valor_ch0[250];
"69
[v _valor_ch1 `i ~T0 @X0 -> 250 `i e ]
[; ;init.h: 69: int valor_ch1[250];
"54 mcp3909.h
[v _mcp_ch0 `i ~T0 @X0 1 e ]
[v _mcp_ch1 `i ~T0 @X0 1 e ]
[; ;mcp3909.h: 54: int mcp_ch0, mcp_ch1;
"55
[v _mcp_ganho `uc ~T0 @X0 1 e ]
[; ;mcp3909.h: 55: unsigned char mcp_ganho;
"68
[v _mcpSetGain `(v ~T0 @X0 1 ef1`uc ]
{
[; ;mcp3909.h: 68: void mcpSetGain(unsigned char ganho){
[e :U _mcpSetGain ]
[v _ganho `uc ~T0 @X0 1 r1 ]
[f ]
[; ;mcp3909.h: 70: TRISBbits.TRISB5 = 0;
"70
[e = . . _TRISBbits 0 5 -> -> 0 `i `uc ]
[; ;mcp3909.h: 71: TRISBbits.TRISB4 = 0;
"71
[e = . . _TRISBbits 0 4 -> -> 0 `i `uc ]
[; ;mcp3909.h: 73: switch(ganho){
"73
[e $U 245  ]
{
[; ;mcp3909.h: 74: case 0: PORTBbits.RB5 = 0;
"74
[e :U 246 ]
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;mcp3909.h: 75: PORTBbits.RB4 = 0;
"75
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;mcp3909.h: 76: mcp_ganho=0;
"76
[e = _mcp_ganho -> -> 0 `i `uc ]
[; ;mcp3909.h: 77: break;
"77
[e $U 244  ]
[; ;mcp3909.h: 79: case 1: PORTBbits.RB5 = 1;
"79
[e :U 247 ]
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;mcp3909.h: 80: PORTBbits.RB4 = 0;
"80
[e = . . _PORTBbits 0 4 -> -> 0 `i `uc ]
[; ;mcp3909.h: 81: mcp_ganho=1;
"81
[e = _mcp_ganho -> -> 1 `i `uc ]
[; ;mcp3909.h: 82: break;
"82
[e $U 244  ]
[; ;mcp3909.h: 84: case 2: PORTBbits.RB5 = 0;
"84
[e :U 248 ]
[e = . . _PORTBbits 0 5 -> -> 0 `i `uc ]
[; ;mcp3909.h: 85: PORTBbits.RB4 = 1;
"85
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;mcp3909.h: 86: mcp_ganho=2;
"86
[e = _mcp_ganho -> -> 2 `i `uc ]
[; ;mcp3909.h: 87: break;
"87
[e $U 244  ]
[; ;mcp3909.h: 89: case 3: PORTBbits.RB5 = 1;
"89
[e :U 249 ]
[e = . . _PORTBbits 0 5 -> -> 1 `i `uc ]
[; ;mcp3909.h: 90: PORTBbits.RB4 = 1;
"90
[e = . . _PORTBbits 0 4 -> -> 1 `i `uc ]
[; ;mcp3909.h: 91: mcp_ganho=3;
"91
[e = _mcp_ganho -> -> 3 `i `uc ]
[; ;mcp3909.h: 92: break;
"92
[e $U 244  ]
"93
}
[; ;mcp3909.h: 93: }
[e $U 244  ]
"73
[e :U 245 ]
[e [\ _ganho , $ -> -> 0 `i `uc 246
 , $ -> -> 1 `i `uc 247
 , $ -> -> 2 `i `uc 248
 , $ -> -> 3 `i `uc 249
 244 ]
"93
[e :U 244 ]
[; ;mcp3909.h: 94: }
"94
[e :UE 243 ]
}
"102
[v _mcpGetGanho `(uc ~T0 @X0 1 ef ]
{
[; ;mcp3909.h: 102: unsigned char mcpGetGanho(void){
[e :U _mcpGetGanho ]
[f ]
[; ;mcp3909.h: 103: return mcp_ganho;
"103
[e ) _mcp_ganho ]
[e $UE 250  ]
[; ;mcp3909.h: 104: }
"104
[e :UE 250 ]
}
"115
[v _mcpInitSPI `(v ~T0 @X0 1 ef1`uc ]
{
[; ;mcp3909.h: 115: void mcpInitSPI(unsigned char modo){
[e :U _mcpInitSPI ]
[v _modo `uc ~T0 @X0 1 r1 ]
[f ]
[; ;mcp3909.h: 117: TRISBbits.TRISB0 = 0;
"117
[e = . . _TRISBbits 0 0 -> -> 0 `i `uc ]
[; ;mcp3909.h: 118: TRISBbits.TRISB2 = 0;
"118
[e = . . _TRISBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 119: TRISCbits.TRISC3 = 1;
"119
[e = . . _TRISCbits 0 3 -> -> 1 `i `uc ]
[; ;mcp3909.h: 120: TRISBbits.TRISB1 = 0;
"120
[e = . . _TRISBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 121: TRISBbits.TRISB3 = 0;
"121
[e = . . _TRISBbits 0 3 -> -> 0 `i `uc ]
[; ;mcp3909.h: 123: PORTBbits.RB0 = 0;
"123
[e = . . _PORTBbits 0 0 -> -> 0 `i `uc ]
[; ;mcp3909.h: 124: PORTBbits.RB3 = 1;
"124
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
[; ;mcp3909.h: 125: PORTBbits.RB1 = 0;
"125
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 127: if(modo == 0xA4){
"127
[e $ ! == -> _modo `i -> 164 `i 252  ]
{
[; ;mcp3909.h: 129: PORTBbits.RB0 = 1;
"129
[e = . . _PORTBbits 0 0 -> -> 1 `i `uc ]
[; ;mcp3909.h: 131: PORTBbits.RB3=0;
"131
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;mcp3909.h: 134: PORTBbits.RB1 = 0;
"134
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 135: PORTBbits.RB2 = 1;
"135
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;mcp3909.h: 136: PORTBbits.RB1 = 1;
"136
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 139: PORTBbits.RB1 = 0;
"139
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 140: PORTBbits.RB2 = 0;
"140
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 141: PORTBbits.RB1 = 1;
"141
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 144: PORTBbits.RB1 = 0;
"144
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 145: PORTBbits.RB2 = 1;
"145
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;mcp3909.h: 146: PORTBbits.RB1 = 1;
"146
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 149: PORTBbits.RB1 = 0;
"149
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 150: PORTBbits.RB2 = 0;
"150
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 151: PORTBbits.RB1 = 1;
"151
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 154: PORTBbits.RB1 = 0;
"154
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 155: PORTBbits.RB2 = 0;
"155
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 156: PORTBbits.RB1 = 1;
"156
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 159: PORTBbits.RB1 = 0;
"159
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 160: PORTBbits.RB2 = 1;
"160
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;mcp3909.h: 161: PORTBbits.RB1 = 1;
"161
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 164: PORTBbits.RB1 = 0;
"164
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 165: PORTBbits.RB2 = 0;
"165
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 166: PORTBbits.RB1 = 1;
"166
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 169: PORTBbits.RB1 = 0;
"169
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 170: PORTBbits.RB2 = 0;
"170
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 171: PORTBbits.RB1 = 1;
"171
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 172: PORTBbits.RB1 = 0;
"172
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 174: PORTBbits.RB3 = 1;
"174
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
"175
}
[; ;mcp3909.h: 175: }else if(modo == 0xAC){
[e $U 253  ]
[e :U 252 ]
[e $ ! == -> _modo `i -> 172 `i 254  ]
{
[; ;mcp3909.h: 177: PORTBbits.RB0 = 1;
"177
[e = . . _PORTBbits 0 0 -> -> 1 `i `uc ]
[; ;mcp3909.h: 179: PORTBbits.RB3=0;
"179
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;mcp3909.h: 182: PORTBbits.RB1 = 0;
"182
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 183: PORTBbits.RB2 = 1;
"183
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;mcp3909.h: 184: PORTBbits.RB1 = 1;
"184
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 187: PORTBbits.RB1 = 0;
"187
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 188: PORTBbits.RB2 = 0;
"188
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 189: PORTBbits.RB1 = 1;
"189
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 192: PORTBbits.RB1 = 0;
"192
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 193: PORTBbits.RB2 = 1;
"193
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;mcp3909.h: 194: PORTBbits.RB1 = 1;
"194
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 197: PORTBbits.RB1 = 0;
"197
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 198: PORTBbits.RB2 = 0;
"198
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 199: PORTBbits.RB1 = 1;
"199
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 202: PORTBbits.RB1 = 0;
"202
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 203: PORTBbits.RB2 = 1;
"203
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;mcp3909.h: 204: PORTBbits.RB1 = 1;
"204
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 207: PORTBbits.RB1 = 0;
"207
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 208: PORTBbits.RB2 = 1;
"208
[e = . . _PORTBbits 0 2 -> -> 1 `i `uc ]
[; ;mcp3909.h: 209: PORTBbits.RB1 = 1;
"209
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 212: PORTBbits.RB1 = 0;
"212
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 213: PORTBbits.RB2 = 0;
"213
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 214: PORTBbits.RB1 = 1;
"214
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 217: PORTBbits.RB1 = 0;
"217
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 218: PORTBbits.RB2 = 0;
"218
[e = . . _PORTBbits 0 2 -> -> 0 `i `uc ]
[; ;mcp3909.h: 219: PORTBbits.RB1 = 1;
"219
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 220: PORTBbits.RB1 = 0;
"220
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 222: PORTBbits.RB3 = 1;
"222
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
"223
}
[e :U 254 ]
"224
[e :U 253 ]
[; ;mcp3909.h: 223: }
[; ;mcp3909.h: 224: }
[e :UE 251 ]
}
"234
[v _mcpRcv `(v ~T0 @X0 1 ef ]
{
[; ;mcp3909.h: 234: void mcpRcv(void){
[e :U _mcpRcv ]
[f ]
[; ;mcp3909.h: 237: PORTBbits.RB1 = 1;
"237
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 238: PORTBbits.RB1 = 0;
"238
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 239: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"239
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 240: mcp_ch1 = mcp_ch1 << 1;
"240
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 243: PORTBbits.RB1 = 1;
"243
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 244: PORTBbits.RB1 = 0;
"244
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 245: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"245
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 246: mcp_ch1 = mcp_ch1 << 1;
"246
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 249: PORTBbits.RB1 = 1;
"249
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 250: PORTBbits.RB1 = 0;
"250
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 251: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"251
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 252: mcp_ch1 = mcp_ch1 << 1;
"252
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 255: PORTBbits.RB1 = 1;
"255
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 256: PORTBbits.RB1 = 0;
"256
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 257: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"257
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 258: mcp_ch1 = mcp_ch1 << 1;
"258
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 261: PORTBbits.RB1 = 1;
"261
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 262: PORTBbits.RB1 = 0;
"262
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 263: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"263
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 264: mcp_ch1 = mcp_ch1 << 1;
"264
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 267: PORTBbits.RB1 = 1;
"267
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 268: PORTBbits.RB1 = 0;
"268
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 269: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"269
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 270: mcp_ch1 = mcp_ch1 << 1;
"270
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 273: PORTBbits.RB1 = 1;
"273
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 274: PORTBbits.RB1 = 0;
"274
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 275: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"275
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 276: mcp_ch1 = mcp_ch1 << 1;
"276
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 279: PORTBbits.RB1 = 1;
"279
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 280: PORTBbits.RB1 = 0;
"280
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 281: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"281
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 282: mcp_ch1 = mcp_ch1 << 1;
"282
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 285: PORTBbits.RB1 = 1;
"285
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 286: PORTBbits.RB1 = 0;
"286
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 287: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"287
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 288: mcp_ch1 = mcp_ch1 << 1;
"288
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 291: PORTBbits.RB1 = 1;
"291
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 292: PORTBbits.RB1 = 0;
"292
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 293: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"293
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 294: mcp_ch1 = mcp_ch1 << 1;
"294
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 297: PORTBbits.RB1 = 1;
"297
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 298: PORTBbits.RB1 = 0;
"298
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 299: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"299
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 300: mcp_ch1 = mcp_ch1 << 1;
"300
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 303: PORTBbits.RB1 = 1;
"303
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 304: PORTBbits.RB1 = 0;
"304
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 305: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"305
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 306: mcp_ch1 = mcp_ch1 << 1;
"306
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 309: PORTBbits.RB1 = 1;
"309
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 310: PORTBbits.RB1 = 0;
"310
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 311: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"311
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 312: mcp_ch1 = mcp_ch1 << 1;
"312
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 315: PORTBbits.RB1 = 1;
"315
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 316: PORTBbits.RB1 = 0;
"316
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 317: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"317
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 318: mcp_ch1 = mcp_ch1 << 1;
"318
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 321: PORTBbits.RB1 = 1;
"321
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 322: PORTBbits.RB1 = 0;
"322
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 323: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"323
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 324: mcp_ch1 = mcp_ch1 << 1;
"324
[e = _mcp_ch1 << _mcp_ch1 -> 1 `i ]
[; ;mcp3909.h: 327: PORTBbits.RB1 = 1;
"327
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 328: PORTBbits.RB1 = 0;
"328
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 329: mcp_ch1 = mcp_ch1 | PORTCbits.RC3;
"329
[e = _mcp_ch1 | _mcp_ch1 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 332: PORTBbits.RB1 = 1;
"332
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 333: PORTBbits.RB1 = 0;
"333
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 334: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"334
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 335: mcp_ch0 = mcp_ch0 << 1;
"335
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 338: PORTBbits.RB1 = 1;
"338
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 339: PORTBbits.RB1 = 0;
"339
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 340: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"340
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 341: mcp_ch0 = mcp_ch0 << 1;
"341
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 344: PORTBbits.RB1 = 1;
"344
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 345: PORTBbits.RB1 = 0;
"345
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 346: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"346
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 347: mcp_ch0 = mcp_ch0 << 1;
"347
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 350: PORTBbits.RB1 = 1;
"350
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 351: PORTBbits.RB1 = 0;
"351
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 352: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"352
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 353: mcp_ch0 = mcp_ch0 << 1;
"353
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 356: PORTBbits.RB1 = 1;
"356
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 357: PORTBbits.RB1 = 0;
"357
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 358: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"358
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 359: mcp_ch0 = mcp_ch0 << 1;
"359
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 362: PORTBbits.RB1 = 1;
"362
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 363: PORTBbits.RB1 = 0;
"363
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 364: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"364
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 365: mcp_ch0 = mcp_ch0 << 1;
"365
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 368: PORTBbits.RB1 = 1;
"368
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 369: PORTBbits.RB1 = 0;
"369
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 370: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"370
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 371: mcp_ch0 = mcp_ch0 << 1;
"371
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 374: PORTBbits.RB1 = 1;
"374
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 375: PORTBbits.RB1 = 0;
"375
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 376: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"376
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 377: mcp_ch0 = mcp_ch0 << 1;
"377
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 380: PORTBbits.RB1 = 1;
"380
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 381: PORTBbits.RB1 = 0;
"381
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 382: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"382
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 383: mcp_ch0 = mcp_ch0 << 1;
"383
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 386: PORTBbits.RB1 = 1;
"386
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 387: PORTBbits.RB1 = 0;
"387
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 388: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"388
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 389: mcp_ch0 = mcp_ch0 << 1;
"389
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 392: PORTBbits.RB1 = 1;
"392
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 393: PORTBbits.RB1 = 0;
"393
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 394: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"394
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 395: mcp_ch0 = mcp_ch0 << 1;
"395
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 398: PORTBbits.RB1 = 1;
"398
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 399: PORTBbits.RB1 = 0;
"399
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 400: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"400
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 401: mcp_ch0 = mcp_ch0 << 1;
"401
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 404: PORTBbits.RB1 = 1;
"404
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 405: PORTBbits.RB1 = 0;
"405
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 406: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"406
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 407: mcp_ch0 = mcp_ch0 << 1;
"407
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 410: PORTBbits.RB1 = 1;
"410
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 411: PORTBbits.RB1 = 0;
"411
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 412: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"412
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 413: mcp_ch0 = mcp_ch0 << 1;
"413
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 416: PORTBbits.RB1 = 1;
"416
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 417: PORTBbits.RB1 = 0;
"417
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 418: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"418
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 419: mcp_ch0 = mcp_ch0 << 1;
"419
[e = _mcp_ch0 << _mcp_ch0 -> 1 `i ]
[; ;mcp3909.h: 422: PORTBbits.RB1 = 1;
"422
[e = . . _PORTBbits 0 1 -> -> 1 `i `uc ]
[; ;mcp3909.h: 423: PORTBbits.RB1 = 0;
"423
[e = . . _PORTBbits 0 1 -> -> 0 `i `uc ]
[; ;mcp3909.h: 424: mcp_ch0 = mcp_ch0 | PORTCbits.RC3;
"424
[e = _mcp_ch0 | _mcp_ch0 -> . . _PORTCbits 0 3 `i ]
[; ;mcp3909.h: 426: }
"426
[e :UE 255 ]
}
"439
[v _mcpRead `(v ~T0 @X0 1 ef3`*i`*i`ui ]
{
[; ;mcp3909.h: 439: void mcpRead(int array_ch0[], int array_ch1[], unsigned int qntAmostras){
[e :U _mcpRead ]
[v _array_ch0 `*i ~T0 @X0 1 r1 ]
[v _array_ch1 `*i ~T0 @X0 1 r2 ]
[v _qntAmostras `ui ~T0 @X0 1 r3 ]
[f ]
"441
[v _contAmostra `ui ~T0 @X0 1 a ]
"442
[v F2555 `b ~T0 @X0 1 s f_sample ]
[; ;mcp3909.h: 441: unsigned int contAmostra;
[; ;mcp3909.h: 442: static bit f_sample;
[; ;mcp3909.h: 444: contAmostra=0;
"444
[e = _contAmostra -> -> 0 `i `ui ]
[; ;mcp3909.h: 445: while(contAmostra<qntAmostras){
"445
[e $U 257  ]
[e :U 258 ]
{
[; ;mcp3909.h: 446: PORTBbits.RB3 = 0;
"446
[e = . . _PORTBbits 0 3 -> -> 0 `i `uc ]
[; ;mcp3909.h: 448: if(PORTCbits.RC3){
"448
[e $ ! != -> . . _PORTCbits 0 3 `i -> -> -> 0 `i `Vuc `i 260  ]
{
[; ;mcp3909.h: 449: f_sample=1;
"449
[e = F2555 -> -> 1 `i `b ]
[; ;mcp3909.h: 450: mcp_ch0=0;
"450
[e = _mcp_ch0 -> 0 `i ]
[; ;mcp3909.h: 451: mcp_ch1=0;
"451
[e = _mcp_ch1 -> 0 `i ]
"452
}
[e :U 260 ]
[; ;mcp3909.h: 452: }
[; ;mcp3909.h: 454: if(!PORTCbits.RC3 && f_sample){
"454
[e $ ! && ! != -> . . _PORTCbits 0 3 `i -> -> -> 0 `i `Vuc `i F2555 261  ]
{
[; ;mcp3909.h: 456: mcpRcv();
"456
[e ( _mcpRcv ..  ]
[; ;mcp3909.h: 457: PORTBbits.RB3 = 1;
"457
[e = . . _PORTBbits 0 3 -> -> 1 `i `uc ]
[; ;mcp3909.h: 459: array_ch0[contAmostra] = mcp_ch0;
"459
[e = *U + _array_ch0 * -> _contAmostra `ux -> -> # *U _array_ch0 `ui `ux _mcp_ch0 ]
[; ;mcp3909.h: 460: array_ch1[contAmostra] = mcp_ch1;
"460
[e = *U + _array_ch1 * -> _contAmostra `ux -> -> # *U _array_ch1 `ui `ux _mcp_ch1 ]
[; ;mcp3909.h: 461: contAmostra++;
"461
[e ++ _contAmostra -> -> 1 `i `ui ]
[; ;mcp3909.h: 463: f_sample=0;
"463
[e = F2555 -> -> 0 `i `b ]
"464
}
[e :U 261 ]
"465
}
[e :U 257 ]
"445
[e $ < _contAmostra _qntAmostras 258  ]
[e :U 259 ]
[; ;mcp3909.h: 464: }
[; ;mcp3909.h: 465: }
[; ;mcp3909.h: 466: }
"466
[e :UE 256 ]
}
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
"18 serial.h
[v _putch `(v ~T0 @X0 1 ef1`uc ]
{
[; ;serial.h: 18: void putch(char data){
[e :U _putch ]
[v _data `uc ~T0 @X0 1 r1 ]
[f ]
[; ;serial.h: 19: while(!TXIF)
"19
[e $U 264  ]
[e :U 265 ]
[; ;serial.h: 20: continue;
"20
[e $U 264  ]
[e :U 264 ]
"19
[e $ ! _TXIF 265  ]
[e :U 266 ]
[; ;serial.h: 21: TXREG = data;
"21
[e = _TXREG _data ]
[; ;serial.h: 22: }
"22
[e :UE 263 ]
}
"25
[v _inicializa_RS232 `(v ~T0 @X0 1 ef2`l`i ]
"26
{
[; ;serial.h: 25: void inicializa_RS232(long velocidade,int modo)
[; ;serial.h: 26: {
[e :U _inicializa_RS232 ]
"25
[v _velocidade `l ~T0 @X0 1 r1 ]
[v _modo `i ~T0 @X0 1 r2 ]
"26
[f ]
[; ;serial.h: 27: RCSTA = 0X90;
"27
[e = _RCSTA -> -> 144 `i `uc ]
"28
[v _valor `ui ~T0 @X0 1 a ]
[; ;serial.h: 28: unsigned int valor;
[; ;serial.h: 29: if(modo == 1){
"29
[e $ ! == _modo -> 1 `i 268  ]
{
[; ;serial.h: 31: TXSTA = 0x24;
"31
[e = _TXSTA -> -> 36 `i `uc ]
[; ;serial.h: 32: valor =(unsigned int)(((48000000/velocidade)-16)/16);
"32
[e = _valor -> / - / -> 48000000 `l _velocidade -> -> 16 `i `l -> -> 16 `i `l `ui ]
"33
}
[; ;serial.h: 33: }
[e $U 269  ]
"34
[e :U 268 ]
[; ;serial.h: 34: else{
{
[; ;serial.h: 35: TXSTA = 0x20;
"35
[e = _TXSTA -> -> 32 `i `uc ]
[; ;serial.h: 36: valor =(unsigned int)(((48000000/velocidade)-64)/64);
"36
[e = _valor -> / - / -> 48000000 `l _velocidade -> -> 64 `i `l -> -> 64 `i `l `ui ]
"37
}
[e :U 269 ]
[; ;serial.h: 37: }
[; ;serial.h: 38: SPBRG = valor;
"38
[e = _SPBRG -> _valor `uc ]
[; ;serial.h: 39: RCIE = 1;
"39
[e = _RCIE -> -> 1 `i `b ]
[; ;serial.h: 40: TXIE = 0;
"40
[e = _TXIE -> -> 0 `i `b ]
[; ;serial.h: 41: }
"41
[e :UE 267 ]
}
"24 main.c
[v _setup `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 24: void setup(void){
[e :U _setup ]
[f ]
[; ;main.c: 26: WDTCON=0;
"26
[e = _WDTCON -> -> 0 `i `uc ]
[; ;main.c: 27: INTCON2bits.RBPU=0;
"27
[e = . . _INTCON2bits 2 1 -> -> 0 `i `uc ]
[; ;main.c: 30: inicializa_RS232(115200,1);
"30
[e ( _inicializa_RS232 (2 , -> 115200 `l -> 1 `i ]
[; ;main.c: 33: TRISCbits.TRISC4 = 0;
"33
[e = . . _TRISCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 34: PORTCbits.RC4 = 1;
"34
[e = . . _PORTCbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 37: for(auxInt=0 ; auxInt<3 ; auxInt++){
"37
{
[e = _auxInt -> -> 0 `i `ui ]
[e $ < _auxInt -> -> 3 `i `ui 271  ]
[e $U 272  ]
[e :U 271 ]
{
[; ;main.c: 38: PORTCbits.RC4 = 0;
"38
[e = . . _PORTCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 39: _delay((unsigned long)((150)*(48000000/4000.0)));
"39
[e ( __delay (1 -> * -> -> 150 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;main.c: 40: PORTCbits.RC4 = 1;
"40
[e = . . _PORTCbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 41: _delay((unsigned long)((150)*(48000000/4000.0)));
"41
[e ( __delay (1 -> * -> -> 150 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
"42
}
"37
[e ++ _auxInt -> -> 1 `i `ui ]
[e $ < _auxInt -> -> 3 `i `ui 271  ]
[e :U 272 ]
"42
}
[; ;main.c: 42: }
[; ;main.c: 44: printf("SERIAL-OK\r\n");
"44
[e ( _printf :s 1C ]
[; ;main.c: 47: mcpSetGain(2);
"47
[e ( _mcpSetGain (1 -> -> 2 `i `uc ]
[; ;main.c: 48: mcpInitSPI(0xAC);
"48
[e ( _mcpInitSPI (1 -> -> 172 `i `uc ]
[; ;main.c: 49: printf("GANHO MCP: %u\r\n", mcpGetGanho());
"49
[e ( _printf , (. :s 2C -> ( _mcpGetGanho ..  `i ]
[; ;main.c: 50: }
"50
[e :UE 270 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"59
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;main.c: 59: void main(void) {
[e :U _main ]
[f ]
[; ;main.c: 60: setup();
"60
[e ( _setup ..  ]
[; ;main.c: 61: while(1){
"61
[e :U 276 ]
{
[; ;main.c: 63: PORTCbits.RC4=0;
"63
[e = . . _PORTCbits 0 4 -> -> 0 `i `uc ]
[; ;main.c: 65: mcpRead(valor_ch0, valor_ch1, 250);
"65
[e ( _mcpRead (3 , , &U _valor_ch0 &U _valor_ch1 -> -> 250 `i `ui ]
[; ;main.c: 67: printf("\r\n");
"67
[e ( _printf :s 3C ]
[; ;main.c: 68: for(auxInt=0 ; auxInt<250 ; auxInt++){
"68
{
[e = _auxInt -> -> 0 `i `ui ]
[e $ < _auxInt -> -> 250 `i `ui 278  ]
[e $U 279  ]
[e :U 278 ]
{
[; ;main.c: 69: printf("%d | %d\r\n", valor_ch0[auxInt], valor_ch1[auxInt]);
"69
[e ( _printf , , (. :s 4C *U + &U _valor_ch0 * -> _auxInt `ux -> -> # *U &U _valor_ch0 `ui `ux *U + &U _valor_ch1 * -> _auxInt `ux -> -> # *U &U _valor_ch1 `ui `ux ]
"70
}
"68
[e ++ _auxInt -> -> 1 `i `ui ]
[e $ < _auxInt -> -> 250 `i `ui 278  ]
[e :U 279 ]
"70
}
[; ;main.c: 70: }
[; ;main.c: 71: _delay((unsigned long)((50)*(48000000/4000.0)));
"71
[e ( __delay (1 -> * -> -> 50 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
[; ;main.c: 72: PORTCbits.RC4=1;
"72
[e = . . _PORTCbits 0 4 -> -> 1 `i `uc ]
[; ;main.c: 73: _delay((unsigned long)((950)*(48000000/4000.0)));
"73
[e ( __delay (1 -> * -> -> 950 `i `d / -> -> 48000000 `l `d .4000.0 `ul ]
"75
}
[e :U 275 ]
"61
[e $U 276  ]
[e :U 277 ]
[; ;main.c: 75: }
[; ;main.c: 76: }
"76
[e :UE 274 ]
}
[p f _printf 8389760 ]
[a 2C 71 65 78 72 79 32 77 67 80 58 32 37 117 13 10 0 ]
[a 4C 37 100 32 124 32 37 100 13 10 0 ]
[a 1C 83 69 82 73 65 76 45 79 75 13 10 0 ]
[a 3C 13 10 0 ]
