#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fbbbba17260 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fbbbba08d60 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fbbbba27d80_0 .net "f", 0 0, L_0x7fbbbba28d20;  1 drivers
v0x7fbbbba27e10_0 .var/i "mismatch_count", 31 0;
v0x7fbbbba27ea0_0 .var "x1", 0 0;
v0x7fbbbba27f30_0 .var "x2", 0 0;
v0x7fbbbba27fc0_0 .var "x3", 0 0;
S_0x7fbbbba173d0 .scope module, "UUT" "top_module" 2 17, 3 1 0, S_0x7fbbbba17260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x7fbbbba28090 .functor NOT 1, v0x7fbbbba27fc0_0, C4<0>, C4<0>, C4<0>;
L_0x7fbbbba28160 .functor AND 1, L_0x7fbbbba28090, v0x7fbbbba27f30_0, C4<1>, C4<1>;
L_0x7fbbbba28270 .functor NOT 1, v0x7fbbbba27ea0_0, C4<0>, C4<0>, C4<0>;
L_0x7fbbbba28320 .functor AND 1, L_0x7fbbbba28160, L_0x7fbbbba28270, C4<1>, C4<1>;
L_0x7fbbbba28430 .functor NOT 1, v0x7fbbbba27fc0_0, C4<0>, C4<0>, C4<0>;
L_0x7fbbbba284d0 .functor AND 1, L_0x7fbbbba28430, v0x7fbbbba27f30_0, C4<1>, C4<1>;
L_0x7fbbbba28580 .functor AND 1, L_0x7fbbbba284d0, v0x7fbbbba27ea0_0, C4<1>, C4<1>;
L_0x7fbbbba28690 .functor NOT 1, v0x7fbbbba27f30_0, C4<0>, C4<0>, C4<0>;
L_0x7fbbbba28780 .functor AND 1, v0x7fbbbba27fc0_0, L_0x7fbbbba28690, C4<1>, C4<1>;
L_0x7fbbbba288c0 .functor AND 1, L_0x7fbbbba28780, v0x7fbbbba27ea0_0, C4<1>, C4<1>;
L_0x7fbbbba289b0 .functor AND 1, v0x7fbbbba27fc0_0, v0x7fbbbba27f30_0, C4<1>, C4<1>;
L_0x7fbbbba28a80 .functor AND 1, L_0x7fbbbba289b0, v0x7fbbbba27ea0_0, C4<1>, C4<1>;
L_0x7fbbbba28af0 .functor OR 1, L_0x7fbbbba28320, L_0x7fbbbba28580, C4<0>, C4<0>;
L_0x7fbbbba28c70 .functor OR 1, L_0x7fbbbba28af0, L_0x7fbbbba288c0, C4<0>, C4<0>;
L_0x7fbbbba28d20 .functor OR 1, L_0x7fbbbba28c70, L_0x7fbbbba28a80, C4<0>, C4<0>;
v0x7fbbbba0a820_0 .net *"_ivl_0", 0 0, L_0x7fbbbba28090;  1 drivers
v0x7fbbbba27080_0 .net *"_ivl_10", 0 0, L_0x7fbbbba284d0;  1 drivers
v0x7fbbbba27130_0 .net *"_ivl_14", 0 0, L_0x7fbbbba28690;  1 drivers
v0x7fbbbba271f0_0 .net *"_ivl_16", 0 0, L_0x7fbbbba28780;  1 drivers
v0x7fbbbba272a0_0 .net *"_ivl_2", 0 0, L_0x7fbbbba28160;  1 drivers
v0x7fbbbba27390_0 .net *"_ivl_20", 0 0, L_0x7fbbbba289b0;  1 drivers
v0x7fbbbba27440_0 .net *"_ivl_24", 0 0, L_0x7fbbbba28af0;  1 drivers
v0x7fbbbba274f0_0 .net *"_ivl_26", 0 0, L_0x7fbbbba28c70;  1 drivers
v0x7fbbbba275a0_0 .net *"_ivl_4", 0 0, L_0x7fbbbba28270;  1 drivers
v0x7fbbbba276b0_0 .net *"_ivl_8", 0 0, L_0x7fbbbba28430;  1 drivers
v0x7fbbbba27760_0 .net "f", 0 0, L_0x7fbbbba28d20;  alias, 1 drivers
v0x7fbbbba27800_0 .net "row2", 0 0, L_0x7fbbbba28320;  1 drivers
v0x7fbbbba278a0_0 .net "row3", 0 0, L_0x7fbbbba28580;  1 drivers
v0x7fbbbba27940_0 .net "row5", 0 0, L_0x7fbbbba288c0;  1 drivers
v0x7fbbbba279e0_0 .net "row7", 0 0, L_0x7fbbbba28a80;  1 drivers
v0x7fbbbba27a80_0 .net "x1", 0 0, v0x7fbbbba27ea0_0;  1 drivers
v0x7fbbbba27b20_0 .net "x2", 0 0, v0x7fbbbba27f30_0;  1 drivers
v0x7fbbbba27cb0_0 .net "x3", 0 0, v0x7fbbbba27fc0_0;  1 drivers
    .scope S_0x7fbbbba17260;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b1, 1'b1, v0x7fbbbba27d80_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fbbbba27d80_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b0, v0x7fbbbba27d80_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b1, v0x7fbbbba27d80_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b0, 1'b1, v0x7fbbbba27d80_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b0, v0x7fbbbba27d80_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b0, v0x7fbbbba27d80_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b1, v0x7fbbbba27d80_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_0.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %vpi_call 2 122 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b0, 1'b1, 1'b1, v0x7fbbbba27d80_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.17;
T_0.16 ;
    %vpi_call 2 127 "$display", "Test 8 passed!" {0 0 0};
T_0.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 134 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fbbbba27d80_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %vpi_call 2 139 "$display", "Test 9 passed!" {0 0 0};
T_0.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %vpi_call 2 146 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b0, v0x7fbbbba27d80_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.21;
T_0.20 ;
    %vpi_call 2 151 "$display", "Test 10 passed!" {0 0 0};
T_0.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %vpi_call 2 158 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b1, v0x7fbbbba27d80_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.23;
T_0.22 ;
    %vpi_call 2 163 "$display", "Test 11 passed!" {0 0 0};
T_0.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %vpi_call 2 170 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b0, 1'b1, v0x7fbbbba27d80_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.25;
T_0.24 ;
    %vpi_call 2 175 "$display", "Test 12 passed!" {0 0 0};
T_0.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %vpi_call 2 182 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b1, 1'b0, v0x7fbbbba27d80_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.27;
T_0.26 ;
    %vpi_call 2 187 "$display", "Test 13 passed!" {0 0 0};
T_0.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %vpi_call 2 194 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b1, 1'b0, v0x7fbbbba27d80_0, 1'b0 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.29;
T_0.28 ;
    %vpi_call 2 199 "$display", "Test 14 passed!" {0 0 0};
T_0.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbbbba27ea0_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fbbbba27d80_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %vpi_call 2 206 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b], Generated = [%b], Reference = [%b]", 1'b1, 1'b1, 1'b1, v0x7fbbbba27d80_0, 1'b1 {0 0 0};
    %load/vec4 v0x7fbbbba27e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbbbba27e10_0, 0, 32;
    %jmp T_0.31;
T_0.30 ;
    %vpi_call 2 211 "$display", "Test 15 passed!" {0 0 0};
T_0.31 ;
    %load/vec4 v0x7fbbbba27e10_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.32, 4;
    %vpi_call 2 215 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.33;
T_0.32 ;
    %vpi_call 2 217 "$display", "%0d mismatches out of %0d total tests.", v0x7fbbbba27e10_0, 32'sb00000000000000000000000000010000 {0 0 0};
T_0.33 ;
    %vpi_call 2 218 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Truthtable1_0_tb.v";
    "RaR/modules/Truthtable1.v";
