
wear.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d4e  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000102  00802000  00004d4e  00004e02  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000009af  00802102  00802102  00004f04  2**0
                  ALLOC
  3 .eeprom       0000000a  00810000  00810000  00004f04  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00004f0e  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00004f40  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000720  00000000  00000000  00004f80  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000183e7  00000000  00000000  000056a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000033b9  00000000  00000000  0001da87  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000c528  00000000  00000000  00020e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000016f4  00000000  00000000  0002d368  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0002dba2  00000000  00000000  0002ea5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00008102  00000000  00000000  0005c5fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000840  00000000  00000000  00064700  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  0000cb0d  00000000  00000000  00064f40  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	3e c4       	rjmp	.+2172   	; 0x87e <__ctors_end>
       2:	00 00       	nop
       4:	59 c4       	rjmp	.+2226   	; 0x8b8 <__bad_interrupt>
       6:	00 00       	nop
       8:	57 c4       	rjmp	.+2222   	; 0x8b8 <__bad_interrupt>
       a:	00 00       	nop
       c:	55 c4       	rjmp	.+2218   	; 0x8b8 <__bad_interrupt>
       e:	00 00       	nop
      10:	53 c4       	rjmp	.+2214   	; 0x8b8 <__bad_interrupt>
      12:	00 00       	nop
      14:	51 c4       	rjmp	.+2210   	; 0x8b8 <__bad_interrupt>
      16:	00 00       	nop
      18:	4f c4       	rjmp	.+2206   	; 0x8b8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	4d c4       	rjmp	.+2202   	; 0x8b8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	4b c4       	rjmp	.+2198   	; 0x8b8 <__bad_interrupt>
      22:	00 00       	nop
      24:	0c 94 93 11 	jmp	0x2326	; 0x2326 <__vector_9>
      28:	47 c4       	rjmp	.+2190   	; 0x8b8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0c 94 3d 21 	jmp	0x427a	; 0x427a <__vector_11>
      30:	0c 94 81 1e 	jmp	0x3d02	; 0x3d02 <__vector_12>
      34:	0c 94 aa 1e 	jmp	0x3d54	; 0x3d54 <__vector_13>
      38:	0c 94 d3 1e 	jmp	0x3da6	; 0x3da6 <__vector_14>
      3c:	0c 94 fc 1e 	jmp	0x3df8	; 0x3df8 <__vector_15>
      40:	0c 94 25 1f 	jmp	0x3e4a	; 0x3e4a <__vector_16>
      44:	0c 94 4e 1f 	jmp	0x3e9c	; 0x3e9c <__vector_17>
      48:	0c 94 77 1f 	jmp	0x3eee	; 0x3eee <__vector_18>
      4c:	0c 94 a0 1f 	jmp	0x3f40	; 0x3f40 <__vector_19>
      50:	0c 94 c9 1f 	jmp	0x3f92	; 0x3f92 <__vector_20>
      54:	0c 94 f2 1f 	jmp	0x3fe4	; 0x3fe4 <__vector_21>
      58:	2f c4       	rjmp	.+2142   	; 0x8b8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	0c 94 96 13 	jmp	0x272c	; 0x272c <__vector_23>
      60:	2b c4       	rjmp	.+2134   	; 0x8b8 <__bad_interrupt>
      62:	00 00       	nop
      64:	29 c4       	rjmp	.+2130   	; 0x8b8 <__bad_interrupt>
      66:	00 00       	nop
      68:	27 c4       	rjmp	.+2126   	; 0x8b8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	25 c4       	rjmp	.+2122   	; 0x8b8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	23 c4       	rjmp	.+2118   	; 0x8b8 <__bad_interrupt>
      72:	00 00       	nop
      74:	21 c4       	rjmp	.+2114   	; 0x8b8 <__bad_interrupt>
      76:	00 00       	nop
      78:	1f c4       	rjmp	.+2110   	; 0x8b8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	1d c4       	rjmp	.+2106   	; 0x8b8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	1b c4       	rjmp	.+2102   	; 0x8b8 <__bad_interrupt>
      82:	00 00       	nop
      84:	19 c4       	rjmp	.+2098   	; 0x8b8 <__bad_interrupt>
      86:	00 00       	nop
      88:	0c 94 48 1d 	jmp	0x3a90	; 0x3a90 <__vector_34>
      8c:	0c 94 86 18 	jmp	0x310c	; 0x310c <__vector_35>
      90:	0c 94 1b 20 	jmp	0x4036	; 0x4036 <__vector_36>
      94:	0c 94 44 20 	jmp	0x4088	; 0x4088 <__vector_37>
      98:	0c 94 6d 20 	jmp	0x40da	; 0x40da <__vector_38>
      9c:	0c 94 96 20 	jmp	0x412c	; 0x412c <__vector_39>
      a0:	0c 94 11 14 	jmp	0x2822	; 0x2822 <__vector_40>
      a4:	09 c4       	rjmp	.+2066   	; 0x8b8 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	07 c4       	rjmp	.+2062   	; 0x8b8 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	f9 11       	cpse	r31, r9
      ae:	fe 11       	cpse	r31, r14
      b0:	30 12       	cpse	r3, r16
      b2:	30 12       	cpse	r3, r16
      b4:	30 12       	cpse	r3, r16
      b6:	30 12       	cpse	r3, r16
      b8:	30 12       	cpse	r3, r16
      ba:	30 12       	cpse	r3, r16
      bc:	30 12       	cpse	r3, r16
      be:	30 12       	cpse	r3, r16
      c0:	30 12       	cpse	r3, r16
      c2:	30 12       	cpse	r3, r16
      c4:	30 12       	cpse	r3, r16
      c6:	30 12       	cpse	r3, r16
      c8:	30 12       	cpse	r3, r16
      ca:	30 12       	cpse	r3, r16
      cc:	03 12       	cpse	r0, r19
      ce:	30 12       	cpse	r3, r16
      d0:	30 12       	cpse	r3, r16
      d2:	30 12       	cpse	r3, r16
      d4:	30 12       	cpse	r3, r16
      d6:	30 12       	cpse	r3, r16
      d8:	30 12       	cpse	r3, r16
      da:	30 12       	cpse	r3, r16
      dc:	30 12       	cpse	r3, r16
      de:	30 12       	cpse	r3, r16
      e0:	30 12       	cpse	r3, r16
      e2:	30 12       	cpse	r3, r16
      e4:	30 12       	cpse	r3, r16
      e6:	30 12       	cpse	r3, r16
      e8:	30 12       	cpse	r3, r16
      ea:	30 12       	cpse	r3, r16
      ec:	30 12       	cpse	r3, r16
      ee:	08 12       	cpse	r0, r24
      f0:	0d 12       	cpse	r0, r29
      f2:	30 12       	cpse	r3, r16
      f4:	30 12       	cpse	r3, r16
      f6:	30 12       	cpse	r3, r16
      f8:	30 12       	cpse	r3, r16
      fa:	30 12       	cpse	r3, r16
      fc:	30 12       	cpse	r3, r16
      fe:	30 12       	cpse	r3, r16
     100:	30 12       	cpse	r3, r16
     102:	30 12       	cpse	r3, r16
     104:	30 12       	cpse	r3, r16
     106:	30 12       	cpse	r3, r16
     108:	30 12       	cpse	r3, r16
     10a:	30 12       	cpse	r3, r16
     10c:	30 12       	cpse	r3, r16
     10e:	12 12       	cpse	r1, r18
     110:	17 12       	cpse	r1, r23
     112:	30 12       	cpse	r3, r16
     114:	30 12       	cpse	r3, r16
     116:	30 12       	cpse	r3, r16
     118:	30 12       	cpse	r3, r16
     11a:	30 12       	cpse	r3, r16
     11c:	30 12       	cpse	r3, r16
     11e:	30 12       	cpse	r3, r16
     120:	30 12       	cpse	r3, r16
     122:	30 12       	cpse	r3, r16
     124:	30 12       	cpse	r3, r16
     126:	30 12       	cpse	r3, r16
     128:	30 12       	cpse	r3, r16
     12a:	30 12       	cpse	r3, r16
     12c:	30 12       	cpse	r3, r16
     12e:	1c 12       	cpse	r1, r28
     130:	21 12       	cpse	r2, r17
     132:	30 12       	cpse	r3, r16
     134:	30 12       	cpse	r3, r16
     136:	30 12       	cpse	r3, r16
     138:	30 12       	cpse	r3, r16
     13a:	30 12       	cpse	r3, r16
     13c:	30 12       	cpse	r3, r16
     13e:	30 12       	cpse	r3, r16
     140:	30 12       	cpse	r3, r16
     142:	30 12       	cpse	r3, r16
     144:	30 12       	cpse	r3, r16
     146:	30 12       	cpse	r3, r16
     148:	30 12       	cpse	r3, r16
     14a:	30 12       	cpse	r3, r16
     14c:	30 12       	cpse	r3, r16
     14e:	26 12       	cpse	r2, r22
     150:	2b 12       	cpse	r2, r27
     152:	0d 14       	cp	r0, r13
     154:	0d 14       	cp	r0, r13
     156:	0d 14       	cp	r0, r13
     158:	0d 14       	cp	r0, r13
     15a:	0d 14       	cp	r0, r13
     15c:	0d 14       	cp	r0, r13
     15e:	0f 14       	cp	r0, r15
     160:	0f 14       	cp	r0, r15
     162:	0f 14       	cp	r0, r15
     164:	0f 14       	cp	r0, r15
     166:	0f 14       	cp	r0, r15
     168:	0f 14       	cp	r0, r15
     16a:	0f 14       	cp	r0, r15
     16c:	0f 14       	cp	r0, r15
     16e:	0f 14       	cp	r0, r15
     170:	0f 14       	cp	r0, r15
     172:	0f 14       	cp	r0, r15
     174:	0f 14       	cp	r0, r15
     176:	0f 14       	cp	r0, r15
     178:	0f 14       	cp	r0, r15
     17a:	0f 14       	cp	r0, r15
     17c:	0f 14       	cp	r0, r15
     17e:	0f 14       	cp	r0, r15
     180:	0f 14       	cp	r0, r15
     182:	0f 14       	cp	r0, r15
     184:	0f 14       	cp	r0, r15
     186:	0f 14       	cp	r0, r15
     188:	0f 14       	cp	r0, r15
     18a:	0f 14       	cp	r0, r15
     18c:	0f 14       	cp	r0, r15
     18e:	0f 14       	cp	r0, r15
     190:	0f 14       	cp	r0, r15
     192:	0f 14       	cp	r0, r15
     194:	0f 14       	cp	r0, r15
     196:	0f 14       	cp	r0, r15
     198:	0f 14       	cp	r0, r15
     19a:	0f 14       	cp	r0, r15
     19c:	0f 14       	cp	r0, r15
     19e:	0f 14       	cp	r0, r15
     1a0:	0f 14       	cp	r0, r15
     1a2:	0f 14       	cp	r0, r15
     1a4:	0f 14       	cp	r0, r15
     1a6:	0f 14       	cp	r0, r15
     1a8:	0f 14       	cp	r0, r15
     1aa:	0f 14       	cp	r0, r15
     1ac:	0f 14       	cp	r0, r15
     1ae:	0f 14       	cp	r0, r15
     1b0:	0f 14       	cp	r0, r15
     1b2:	0f 14       	cp	r0, r15
     1b4:	0f 14       	cp	r0, r15
     1b6:	0f 14       	cp	r0, r15
     1b8:	0f 14       	cp	r0, r15
     1ba:	0f 14       	cp	r0, r15
     1bc:	0f 14       	cp	r0, r15
     1be:	0f 14       	cp	r0, r15
     1c0:	0f 14       	cp	r0, r15
     1c2:	0f 14       	cp	r0, r15
     1c4:	0f 14       	cp	r0, r15
     1c6:	0f 14       	cp	r0, r15
     1c8:	0f 14       	cp	r0, r15
     1ca:	0f 14       	cp	r0, r15
     1cc:	0f 14       	cp	r0, r15
     1ce:	0f 14       	cp	r0, r15
     1d0:	0f 14       	cp	r0, r15
     1d2:	0f 14       	cp	r0, r15
     1d4:	0d 14       	cp	r0, r13
     1d6:	0d 14       	cp	r0, r13
     1d8:	0f 14       	cp	r0, r15
     1da:	0f 14       	cp	r0, r15
     1dc:	0f 14       	cp	r0, r15
     1de:	0d 14       	cp	r0, r13
     1e0:	0d 14       	cp	r0, r13
     1e2:	0f 14       	cp	r0, r15
     1e4:	0f 14       	cp	r0, r15
     1e6:	0f 14       	cp	r0, r15
     1e8:	0f 14       	cp	r0, r15
     1ea:	0d 14       	cp	r0, r13
     1ec:	0f 14       	cp	r0, r15
     1ee:	0f 14       	cp	r0, r15
     1f0:	0d 14       	cp	r0, r13
     1f2:	0f 14       	cp	r0, r15
     1f4:	0d 14       	cp	r0, r13
     1f6:	0f 14       	cp	r0, r15
     1f8:	0d 14       	cp	r0, r13
     1fa:	0f 14       	cp	r0, r15
     1fc:	0f 14       	cp	r0, r15
     1fe:	0f 14       	cp	r0, r15
     200:	0f 14       	cp	r0, r15
     202:	0f 14       	cp	r0, r15
     204:	0f 14       	cp	r0, r15
     206:	0f 14       	cp	r0, r15
     208:	0f 14       	cp	r0, r15
     20a:	0f 14       	cp	r0, r15
     20c:	0f 14       	cp	r0, r15
     20e:	0f 14       	cp	r0, r15
     210:	0f 14       	cp	r0, r15
     212:	0f 14       	cp	r0, r15
     214:	0f 14       	cp	r0, r15
     216:	0d 14       	cp	r0, r13
     218:	0f 14       	cp	r0, r15
     21a:	0f 14       	cp	r0, r15
     21c:	0f 14       	cp	r0, r15
     21e:	0f 14       	cp	r0, r15
     220:	0f 14       	cp	r0, r15
     222:	0f 14       	cp	r0, r15
     224:	0f 14       	cp	r0, r15
     226:	0f 14       	cp	r0, r15
     228:	0f 14       	cp	r0, r15
     22a:	0f 14       	cp	r0, r15
     22c:	0f 14       	cp	r0, r15
     22e:	0f 14       	cp	r0, r15
     230:	0d 14       	cp	r0, r13
     232:	e1 14       	cp	r14, r1
     234:	f0 14       	cp	r15, r0
     236:	34 15       	cp	r19, r4
     238:	39 15       	cp	r19, r9
     23a:	3e 15       	cp	r19, r14
     23c:	43 15       	cp	r20, r3
     23e:	b0 15       	cp	r27, r0
     240:	b0 15       	cp	r27, r0
     242:	b0 15       	cp	r27, r0
     244:	b0 15       	cp	r27, r0
     246:	b0 15       	cp	r27, r0
     248:	b0 15       	cp	r27, r0
     24a:	b0 15       	cp	r27, r0
     24c:	b0 15       	cp	r27, r0
     24e:	b0 15       	cp	r27, r0
     250:	b0 15       	cp	r27, r0
     252:	b0 15       	cp	r27, r0
     254:	b0 15       	cp	r27, r0
     256:	b0 15       	cp	r27, r0
     258:	b0 15       	cp	r27, r0
     25a:	b0 15       	cp	r27, r0
     25c:	b0 15       	cp	r27, r0
     25e:	b0 15       	cp	r27, r0
     260:	b0 15       	cp	r27, r0
     262:	b0 15       	cp	r27, r0
     264:	b0 15       	cp	r27, r0
     266:	b0 15       	cp	r27, r0
     268:	b0 15       	cp	r27, r0
     26a:	b0 15       	cp	r27, r0
     26c:	b0 15       	cp	r27, r0
     26e:	b0 15       	cp	r27, r0
     270:	b0 15       	cp	r27, r0
     272:	b0 15       	cp	r27, r0
     274:	b0 15       	cp	r27, r0
     276:	b0 15       	cp	r27, r0
     278:	b0 15       	cp	r27, r0
     27a:	b0 15       	cp	r27, r0
     27c:	b0 15       	cp	r27, r0
     27e:	b0 15       	cp	r27, r0
     280:	b0 15       	cp	r27, r0
     282:	b0 15       	cp	r27, r0
     284:	b0 15       	cp	r27, r0
     286:	b0 15       	cp	r27, r0
     288:	b0 15       	cp	r27, r0
     28a:	b0 15       	cp	r27, r0
     28c:	b0 15       	cp	r27, r0
     28e:	b0 15       	cp	r27, r0
     290:	b0 15       	cp	r27, r0
     292:	b0 15       	cp	r27, r0
     294:	b0 15       	cp	r27, r0
     296:	b0 15       	cp	r27, r0
     298:	b0 15       	cp	r27, r0
     29a:	b0 15       	cp	r27, r0
     29c:	b0 15       	cp	r27, r0
     29e:	b0 15       	cp	r27, r0
     2a0:	b0 15       	cp	r27, r0
     2a2:	b0 15       	cp	r27, r0
     2a4:	b0 15       	cp	r27, r0
     2a6:	b0 15       	cp	r27, r0
     2a8:	b0 15       	cp	r27, r0
     2aa:	b0 15       	cp	r27, r0
     2ac:	b0 15       	cp	r27, r0
     2ae:	b0 15       	cp	r27, r0
     2b0:	b0 15       	cp	r27, r0
     2b2:	b0 15       	cp	r27, r0
     2b4:	4a 15       	cp	r20, r10
     2b6:	58 14       	cp	r5, r8
     2b8:	b0 15       	cp	r27, r0
     2ba:	b0 15       	cp	r27, r0
     2bc:	b0 15       	cp	r27, r0
     2be:	50 15       	cp	r21, r0
     2c0:	ad 15       	cp	r26, r13
     2c2:	b0 15       	cp	r27, r0
     2c4:	b0 15       	cp	r27, r0
     2c6:	b0 15       	cp	r27, r0
     2c8:	b0 15       	cp	r27, r0
     2ca:	48 15       	cp	r20, r8
     2cc:	b0 15       	cp	r27, r0
     2ce:	b0 15       	cp	r27, r0
     2d0:	c5 14       	cp	r12, r5
     2d2:	b0 15       	cp	r27, r0
     2d4:	af 15       	cp	r26, r15
     2d6:	b0 15       	cp	r27, r0
     2d8:	52 15       	cp	r21, r2
     2da:	b0 15       	cp	r27, r0
     2dc:	b0 15       	cp	r27, r0
     2de:	b0 15       	cp	r27, r0
     2e0:	b0 15       	cp	r27, r0
     2e2:	b0 15       	cp	r27, r0
     2e4:	b0 15       	cp	r27, r0
     2e6:	b0 15       	cp	r27, r0
     2e8:	b0 15       	cp	r27, r0
     2ea:	b0 15       	cp	r27, r0
     2ec:	b0 15       	cp	r27, r0
     2ee:	b0 15       	cp	r27, r0
     2f0:	b0 15       	cp	r27, r0
     2f2:	b0 15       	cp	r27, r0
     2f4:	b0 15       	cp	r27, r0
     2f6:	4e 15       	cp	r20, r14
     2f8:	b0 15       	cp	r27, r0
     2fa:	b0 15       	cp	r27, r0
     2fc:	b0 15       	cp	r27, r0
     2fe:	b0 15       	cp	r27, r0
     300:	b0 15       	cp	r27, r0
     302:	b0 15       	cp	r27, r0
     304:	b0 15       	cp	r27, r0
     306:	b0 15       	cp	r27, r0
     308:	b0 15       	cp	r27, r0
     30a:	b0 15       	cp	r27, r0
     30c:	b0 15       	cp	r27, r0
     30e:	b0 15       	cp	r27, r0
     310:	4c 15       	cp	r20, r12
     312:	fc 14       	cp	r15, r12
     314:	04 15       	cp	r16, r4
     316:	0c 15       	cp	r16, r12
     318:	14 15       	cp	r17, r4
     31a:	1c 15       	cp	r17, r12
     31c:	24 15       	cp	r18, r4
     31e:	2c 15       	cp	r18, r12
     320:	54 1b       	sub	r21, r20
     322:	9a 1b       	sub	r25, r26
     324:	a8 1b       	sub	r26, r24
     326:	7e 1b       	sub	r23, r30
     328:	62 1b       	sub	r22, r18
     32a:	8c 1b       	sub	r24, r28
     32c:	70 1b       	sub	r23, r16

0000032e <__trampolines_end>:
     32e:	00 00       	nop
     330:	14 00       	.word	0x0014	; ????
     332:	50 00       	.word	0x0050	; ????
     334:	b4 00       	.word	0x00b4	; ????
     336:	40 01       	movw	r8, r0
     338:	f3 01       	movw	r30, r6
     33a:	cd 02       	muls	r28, r29
     33c:	cd 03       	fmulsu	r20, r21
     33e:	f3 04       	cpc	r15, r3
     340:	3d 06       	cpc	r3, r29
     342:	ad 07       	cpc	r26, r29
     344:	3f 09       	sbc	r19, r15
     346:	f4 0a       	sbc	r15, r20
     348:	c9 0c       	add	r12, r9
     34a:	bf 0e       	add	r11, r31
     34c:	d4 10       	cpse	r13, r4
     34e:	07 13       	cpse	r16, r23
     350:	55 15       	cp	r21, r5
     352:	be 17       	cp	r27, r30
     354:	41 1a       	sub	r4, r17
     356:	db 1c       	adc	r13, r11
     358:	8b 1f       	adc	r24, r27
     35a:	50 22       	and	r5, r16
     35c:	27 25       	eor	r18, r7
     35e:	0f 28       	or	r0, r15
     360:	06 2b       	or	r16, r22
     362:	0a 2e       	mov	r0, r26
     364:	19 31       	cpi	r17, 0x19	; 25
     366:	32 34       	cpi	r19, 0x42	; 66
     368:	52 37       	cpi	r21, 0x72	; 114
     36a:	77 3a       	cpi	r23, 0xA7	; 167
     36c:	a0 3d       	cpi	r26, 0xD0	; 208
     36e:	cb 40       	sbci	r28, 0x0B	; 11
     370:	f5 43       	sbci	r31, 0x35	; 53
     372:	1c 47       	sbci	r17, 0x7C	; 124
     374:	3f 4a       	sbci	r19, 0xAF	; 175
     376:	5c 4d       	sbci	r21, 0xDC	; 220
     378:	70 50       	subi	r23, 0x00	; 0
     37a:	7a 53       	subi	r23, 0x3A	; 58
     37c:	78 56       	subi	r23, 0x68	; 104
     37e:	67 59       	subi	r22, 0x97	; 151
     380:	47 5c       	subi	r20, 0xC7	; 199
     382:	15 5f       	subi	r17, 0xF5	; 245
     384:	cf 61       	ori	r28, 0x1F	; 31
     386:	75 64       	ori	r23, 0x45	; 69
     388:	03 67       	ori	r16, 0x73	; 115
     38a:	79 69       	ori	r23, 0x99	; 153
     38c:	d6 6b       	ori	r29, 0xB6	; 182
     38e:	16 6e       	ori	r17, 0xE6	; 230
     390:	3a 70       	andi	r19, 0x0A	; 10
     392:	3f 72       	andi	r19, 0x2F	; 47
     394:	26 74       	andi	r18, 0x46	; 70
     396:	eb 75       	andi	r30, 0x5B	; 91
     398:	8f 77       	andi	r24, 0x7F	; 127
     39a:	0f 79       	andi	r16, 0x9F	; 159
     39c:	6d 7a       	andi	r22, 0xAD	; 173
     39e:	a5 7b       	andi	r26, 0xB5	; 181
     3a0:	b8 7c       	andi	r27, 0xC8	; 200
     3a2:	a5 7d       	andi	r26, 0xD5	; 213
     3a4:	6c 7e       	andi	r22, 0xEC	; 236
     3a6:	0b 7f       	andi	r16, 0xFB	; 251
     3a8:	83 7f       	andi	r24, 0xF3	; 243
     3aa:	d3 7f       	andi	r29, 0xF3	; 243
     3ac:	fb 7f       	andi	r31, 0xFB	; 251
     3ae:	fb 7f       	andi	r31, 0xFB	; 251
     3b0:	d3 7f       	andi	r29, 0xF3	; 243
     3b2:	83 7f       	andi	r24, 0xF3	; 243
     3b4:	0b 7f       	andi	r16, 0xFB	; 251
     3b6:	6c 7e       	andi	r22, 0xEC	; 236
     3b8:	a5 7d       	andi	r26, 0xD5	; 213
     3ba:	b8 7c       	andi	r27, 0xC8	; 200
     3bc:	a5 7b       	andi	r26, 0xB5	; 181
     3be:	6d 7a       	andi	r22, 0xAD	; 173
     3c0:	0f 79       	andi	r16, 0x9F	; 159
     3c2:	8f 77       	andi	r24, 0x7F	; 127
     3c4:	eb 75       	andi	r30, 0x5B	; 91
     3c6:	26 74       	andi	r18, 0x46	; 70
     3c8:	3f 72       	andi	r19, 0x2F	; 47
     3ca:	3a 70       	andi	r19, 0x0A	; 10
     3cc:	16 6e       	ori	r17, 0xE6	; 230
     3ce:	d6 6b       	ori	r29, 0xB6	; 182
     3d0:	79 69       	ori	r23, 0x99	; 153
     3d2:	03 67       	ori	r16, 0x73	; 115
     3d4:	75 64       	ori	r23, 0x45	; 69
     3d6:	cf 61       	ori	r28, 0x1F	; 31
     3d8:	15 5f       	subi	r17, 0xF5	; 245
     3da:	47 5c       	subi	r20, 0xC7	; 199
     3dc:	67 59       	subi	r22, 0x97	; 151
     3de:	78 56       	subi	r23, 0x68	; 104
     3e0:	7a 53       	subi	r23, 0x3A	; 58
     3e2:	70 50       	subi	r23, 0x00	; 0
     3e4:	5c 4d       	sbci	r21, 0xDC	; 220
     3e6:	3f 4a       	sbci	r19, 0xAF	; 175
     3e8:	1c 47       	sbci	r17, 0x7C	; 124
     3ea:	f5 43       	sbci	r31, 0x35	; 53
     3ec:	cb 40       	sbci	r28, 0x0B	; 11
     3ee:	a0 3d       	cpi	r26, 0xD0	; 208
     3f0:	77 3a       	cpi	r23, 0xA7	; 167
     3f2:	52 37       	cpi	r21, 0x72	; 114
     3f4:	32 34       	cpi	r19, 0x42	; 66
     3f6:	19 31       	cpi	r17, 0x19	; 25
     3f8:	0a 2e       	mov	r0, r26
     3fa:	06 2b       	or	r16, r22
     3fc:	0f 28       	or	r0, r15
     3fe:	27 25       	eor	r18, r7
     400:	50 22       	and	r5, r16
     402:	8b 1f       	adc	r24, r27
     404:	db 1c       	adc	r13, r11
     406:	41 1a       	sub	r4, r17
     408:	be 17       	cp	r27, r30
     40a:	55 15       	cp	r21, r5
     40c:	07 13       	cpse	r16, r23
     40e:	d4 10       	cpse	r13, r4
     410:	bf 0e       	add	r11, r31
     412:	c9 0c       	add	r12, r9
     414:	f4 0a       	sbc	r15, r20
     416:	3f 09       	sbc	r19, r15
     418:	ad 07       	cpc	r26, r29
     41a:	3d 06       	cpc	r3, r29
     41c:	f3 04       	cpc	r15, r3
     41e:	cd 03       	fmulsu	r20, r21
     420:	cd 02       	muls	r28, r29
     422:	f3 01       	movw	r30, r6
     424:	40 01       	movw	r8, r0
     426:	b4 00       	.word	0x00b4	; ????
     428:	50 00       	.word	0x0050	; ????
     42a:	14 00       	.word	0x0014	; ????
	...

0000042e <_lin_table>:
     42e:	00 01 01 02 02 02 02 03 03 03 03 03 03 04 04 04     ................
     43e:	04 04 04 04 04 05 05 05 05 05 05 05 05 05 05 06     ................
     44e:	06 06 06 06 06 06 06 06 06 06 06 07 07 07 07 07     ................
     45e:	07 07 07 07 07 07 07 07 07 08 08 08 08 08 08 08     ................
     46e:	08 08 08 08 08 08 08 08 08 09 09 09 09 09 09 09     ................
     47e:	09 09 09 09 09 09 09 09 09 09 09 0a 0a 0a 0a 0a     ................
     48e:	0a 0a 0a 0a 0a 0a 0a 0a 0a 0a 0a 0a 0a 0a 0a 0b     ................
     49e:	0b 0b 0b 0b 0b 0b 0b 0b 0b 0b 0b 0b 0b 0b 0b 0b     ................
     4ae:	0b 0b 0b 0b 0b 0c 0c 0c 0c 0c 0c 0c 0c 0c 0c 0c     ................
     4be:	0c 0c 0c 0c 0c 0c 0c 0c 0c 0c 0c 0c 0c 0d 0d 0d     ................
     4ce:	0d 0d 0d 0d 0d 0d 0d 0d 0d 0d 0d 0d 0d 0d 0d 0d     ................
     4de:	0d 0d 0d 0d 0d 0d 0d 0e 0e 0e 0e 0e 0e 0e 0e 0e     ................
     4ee:	0e 0e 0e 0e 0e 0e 0e 0e 0e 0e 0e 0e 0e 0e 0e 0e     ................
     4fe:	0e 0e 0e 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f     ................
     50e:	0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f 0f     ................
     51e:	0f 10 10 10 10 10 10 10 10 10 10 10 10 10 10 10     ................
     52e:	00 06 08 0a 0b 0d 0e 0f 10 11 12 13 14 14 15 16     ................
     53e:	17 17 18 19 19 1a 1b 1b 1c 1c 1d 1d 1e 1e 1f 1f     ................
     54e:	20 20 21 21 22 22 23 23 24 24 25 25 26 26 26 27       !!""##$$%%&&&'
     55e:	27 28 28 28 29 29 2a 2a 2a 2b 2b 2b 2c 2c 2d 2d     '((())***+++,,--
     56e:	2d 2e 2e 2e 2f 2f 2f 30 30 30 31 31 31 32 32 32     -...///000111222
     57e:	33 33 33 34 34 34 34 35 35 35 36 36 36 37 37 37     3334444555666777
     58e:	37 38 38 38 39 39 39 39 3a 3a 3a 3b 3b 3b 3b 3c     78889999:::;;;;<
     59e:	3c 3c 3c 3d 3d 3d 3d 3e 3e 3e 3e 3f 3f 3f 3f 40     <<<====>>>>????@
     5ae:	00 0b 10 14 17 19 1c 1e 20 22 24 26 27 29 2a 2c     ........ "$&')*,
     5be:	2d 2f 30 31 33 34 35 36 37 39 3a 3b 3c 3d 3e 3f     -/01345679:;<=>?
     5ce:	40 41 42 43 44 45 46 47 48 48 49 4a 4b 4c 4d 4e     @ABCDEFGHHIJKLMN
     5de:	4e 4f 50 51 52 52 53 54 55 55 56 57 58 58 59 5a     NOPQRRSTUUVWXXYZ
     5ee:	5b 5b 5c 5d 5d 5e 5f 5f 60 61 61 62 63 63 64 65     [[\]]^__`aabccde
     5fe:	65 66 66 67 68 68 69 6a 6a 6b 6b 6c 6d 6d 6e 6e     effghhijjkklmmnn
     60e:	6f 6f 70 71 71 72 72 73 73 74 74 75 76 76 77 77     oopqqrrssttuvvww
     61e:	78 78 79 79 7a 7a 7b 7b 7c 7c 7d 7d 7e 7e 7f 7f     xxyyzz{{||}}~~..
     62e:	00 10 17 1c 20 24 27 2a 2d 30 33 35 37 3a 3c 3e     .... $'*-0357:<>
     63e:	40 42 44 46 48 49 4b 4d 4e 50 52 53 55 56 58 59     @BDFHIKMNPRSUVXY
     64e:	5b 5c 5d 5f 60 61 63 64 65 66 68 69 6a 6b 6d 6e     [\]_`acdefhijkmn
     65e:	6f 70 71 72 73 74 76 77 78 79 7a 7b 7c 7d 7e 7f     opqrstvwxyz{|}~.
     66e:	80 81 82 83 84 85 86 87 88 89 8a 8b 8b 8c 8d 8e     ................
     67e:	8f 90 91 92 93 94 94 95 96 97 98 99 99 9a 9b 9c     ................
     68e:	9d 9e 9e 9f a0 a1 a2 a2 a3 a4 a5 a6 a6 a7 a8 a9     ................
     69e:	a9 aa ab ac ac ad ae af af b0 b1 b1 b2 b3 b4 b4     ................
     6ae:	b5 b6 b6 b7 b8 b9 b9 ba bb bb bc bd bd be bf bf     ................
     6be:	c0 c1 c1 c2 c3 c3 c4 c5 c5 c6 c7 c7 c8 c8 c9 ca     ................
     6ce:	ca cb cc cc cd ce ce cf cf d0 d1 d1 d2 d2 d3 d4     ................
     6de:	d4 d5 d5 d6 d7 d7 d8 d8 d9 da da db db dc dd dd     ................
     6ee:	de de df df e0 e1 e1 e2 e2 e3 e3 e4 e5 e5 e6 e6     ................
     6fe:	e7 e7 e8 e8 e9 ea ea eb eb ec ec ed ed ee ee ef     ................
     70e:	ef f0 f1 f1 f2 f2 f3 f3 f4 f4 f5 f5 f6 f6 f7 f7     ................
     71e:	f8 f8 f9 f9 fa fa fb fb fc fc fd fd fe fe ff ff     ................

0000072e <_reorder_table>:
     72e:	70 07 78 0f 74 17 7c 1f 72 27 7a 2f 76 37 7e 3f     p.x.t.|.r'z/v7~?
     73e:	71 47 79 4f 75 57 7d 5f 73 67 7b 6f 60 03 68 0b     qGyOuW}_sg{o`.h.
     74e:	64 13 6c 1b 62 23 6a 2b 66 33 6e 3b 61 43 69 4b     d.l.b#j+f3n;aCiK
     75e:	65 53 6d 5b 50 05 58 0d 54 15 5c 1d 52 25 5a 2d     eSm[P.X.T.\.R%Z-
     76e:	56 35 5e 3d 51 45 59 4d 40 01 48 09 44 11 4c 19     V5^=QEYM@.H.D.L.
     77e:	42 21 4a 29 46 31 4e 39 30 06 38 0e 34 16 3c 1e     B!J)F1N90.8.4.<.
     78e:	32 26 3a 2e 20 02 28 0a 24 12 2c 1a 10 04 18 0c     2&:. .(.$.,.....

0000079e <_cas_constants>:
     79e:	42 76 fc 30 82 5a 82 5a fc 30 42 76 8a 7d f9 18     Bv.0.Z.Z.0Bv.}..
     7ae:	42 76 fc 30 6e 6a 1d 47 82 5a 82 5a 1d 47 6e 6a     Bv.0nj.G.Z.Z.Gnj
     7be:	fc 30 42 76 f9 18 8a 7d 62 7f 8c 0c 8a 7d f9 18     .0Bv...}b....}..
     7ce:	7d 7a 28 25 42 76 fc 30 e3 70 57 3c 6e 6a 1d 47     }z(%Bv.0.pW<nj.G
     7de:	f2 62 34 51 82 5a 82 5a 34 51 f2 62 1d 47 6e 6a     .b4Q.Z.Z4Q.b.Gnj
     7ee:	57 3c e3 70 fc 30 42 76 28 25 7d 7a f9 18 8a 7d     W<.p.0Bv(%}z...}
     7fe:	8c 0c 62 7f d9 7f 48 06 62 7f 8c 0c 9d 7e c8 12     ..b...H.b....~..
     80e:	8a 7d f9 18 2a 7c 1a 1f 7d 7a 28 25 85 78 1f 2b     .}..*|..}z(%.x.+
     81e:	42 76 fc 30 b6 73 ba 36 e3 70 57 3c ca 6d ce 41     Bv.0.s.6.pW<.m.A
     82e:	6e 6a 1d 47 d0 66 40 4c f2 62 34 51 d7 5e f6 55     nj.G.f@L.b4Q.^.U
     83e:	82 5a 82 5a f6 55 d7 5e 34 51 f2 62 40 4c d0 66     .Z.Z.U.^4Q.b@L.f
     84e:	1d 47 6e 6a ce 41 ca 6d 57 3c e3 70 ba 36 b6 73     .Gnj.A.mW<.p.6.s
     85e:	fc 30 42 76 1f 2b 85 78 28 25 7d 7a 1a 1f 2a 7c     .0Bv.+.x(%}z..*|
     86e:	f9 18 8a 7d c8 12 9d 7e 8c 0c 62 7f 48 06 d9 7f     ...}...~..b.H...

0000087e <__ctors_end>:
     87e:	11 24       	eor	r1, r1
     880:	1f be       	out	0x3f, r1	; 63
     882:	cf ef       	ldi	r28, 0xFF	; 255
     884:	cd bf       	out	0x3d, r28	; 61
     886:	df e2       	ldi	r29, 0x2F	; 47
     888:	de bf       	out	0x3e, r29	; 62

0000088a <__do_copy_data>:
     88a:	11 e2       	ldi	r17, 0x21	; 33
     88c:	a0 e0       	ldi	r26, 0x00	; 0
     88e:	b0 e2       	ldi	r27, 0x20	; 32
     890:	ee e4       	ldi	r30, 0x4E	; 78
     892:	fd e4       	ldi	r31, 0x4D	; 77
     894:	02 c0       	rjmp	.+4      	; 0x89a <__do_copy_data+0x10>
     896:	05 90       	lpm	r0, Z+
     898:	0d 92       	st	X+, r0
     89a:	a2 30       	cpi	r26, 0x02	; 2
     89c:	b1 07       	cpc	r27, r17
     89e:	d9 f7       	brne	.-10     	; 0x896 <__do_copy_data+0xc>

000008a0 <__do_clear_bss>:
     8a0:	2a e2       	ldi	r18, 0x2A	; 42
     8a2:	a2 e0       	ldi	r26, 0x02	; 2
     8a4:	b1 e2       	ldi	r27, 0x21	; 33
     8a6:	01 c0       	rjmp	.+2      	; 0x8aa <.do_clear_bss_start>

000008a8 <.do_clear_bss_loop>:
     8a8:	1d 92       	st	X+, r1

000008aa <.do_clear_bss_start>:
     8aa:	a1 3b       	cpi	r26, 0xB1	; 177
     8ac:	b2 07       	cpc	r27, r18
     8ae:	e1 f7       	brne	.-8      	; 0x8a8 <.do_clear_bss_loop>
     8b0:	0e 94 d7 1a 	call	0x35ae	; 0x35ae <main>
     8b4:	0c 94 a5 26 	jmp	0x4d4a	; 0x4d4a <_exit>

000008b8 <__bad_interrupt>:
     8b8:	a3 cb       	rjmp	.-2234   	; 0x0 <__vectors>

000008ba <wdt_set_timeout_period>:
 *  operate asynchronously with immediate effect.
 */
void wdt_disable(void)
{
	uint8_t temp = (WDT.CTRL & ~WDT_ENABLE_bm) | (1 << WDT_CEN_bp);
	ccp_write_io((void *)&WDT.CTRL, temp);
     8ba:	60 91 80 00 	lds	r22, 0x0080
     8be:	62 70       	andi	r22, 0x02	; 2
     8c0:	61 60       	ori	r22, 0x01	; 1
     8c2:	24 e0       	ldi	r18, 0x04	; 4
     8c4:	82 9f       	mul	r24, r18
     8c6:	c0 01       	movw	r24, r0
     8c8:	11 24       	eor	r1, r1
     8ca:	8c 73       	andi	r24, 0x3C	; 60
     8cc:	68 2b       	or	r22, r24
     8ce:	80 e8       	ldi	r24, 0x80	; 128
     8d0:	90 e0       	ldi	r25, 0x00	; 0
     8d2:	0e 94 27 1e 	call	0x3c4e	; 0x3c4e <ccp_write_io>
     8d6:	e0 e8       	ldi	r30, 0x80	; 128
     8d8:	f0 e0       	ldi	r31, 0x00	; 0
     8da:	82 81       	ldd	r24, Z+2	; 0x02
     8dc:	80 fd       	sbrc	r24, 0
     8de:	fd cf       	rjmp	.-6      	; 0x8da <wdt_set_timeout_period+0x20>
     8e0:	08 95       	ret

000008e2 <wdt_enable>:
 *  wait for the WDT to be synchronized to the WDT clock domain before
 *  proceeding
 */
void wdt_enable(void)
{
	uint8_t temp = (WDT.CTRL & WDT_PER_gm) |
     8e2:	60 91 80 00 	lds	r22, 0x0080
     8e6:	6c 73       	andi	r22, 0x3C	; 60
     8e8:	63 60       	ori	r22, 0x03	; 3
			(1 << WDT_ENABLE_bp) | (1 << WDT_CEN_bp);
	ccp_write_io((void *)&WDT.CTRL, temp);
     8ea:	80 e8       	ldi	r24, 0x80	; 128
     8ec:	90 e0       	ldi	r25, 0x00	; 0
     8ee:	0e 94 27 1e 	call	0x3c4e	; 0x3c4e <ccp_write_io>
/*! \brief Wait until WD settings are synchronized to the WD clock domain.
 *
 */
static inline void wdt_wait_while_busy(void)
{
	while ((WDT.STATUS & WDT_SYNCBUSY_bm) == WDT_SYNCBUSY_bm) {
     8f2:	e0 e8       	ldi	r30, 0x80	; 128
     8f4:	f0 e0       	ldi	r31, 0x00	; 0
     8f6:	82 81       	ldd	r24, Z+2	; 0x02
     8f8:	80 fd       	sbrc	r24, 0
     8fa:	fd cf       	rjmp	.-6      	; 0x8f6 <wdt_enable+0x14>
	wdt_wait_while_busy();
}
     8fc:	08 95       	ret

000008fe <init_adc>:
	mean_med_l = start_bubble(bubble_med_l);
	mean_high_l = start_bubble(bubble_high_l);
	
	mean_low_r = start_bubble(bubble_low_r);
	mean_med_r = start_bubble(bubble_med_r);
	mean_high_r = start_bubble(bubble_high_r);
     8fe:	1f 93       	push	r17
     900:	cf 93       	push	r28
     902:	df 93       	push	r29
     904:	cd b7       	in	r28, 0x3d	; 61
     906:	de b7       	in	r29, 0x3e	; 62
     908:	61 97       	sbiw	r28, 0x11	; 17
     90a:	cd bf       	out	0x3d, r28	; 61
     90c:	de bf       	out	0x3e, r29	; 62
     90e:	18 2f       	mov	r17, r24
     910:	be 01       	movw	r22, r28
     912:	6f 5f       	subi	r22, 0xFF	; 255
     914:	7f 4f       	sbci	r23, 0xFF	; 255
     916:	80 e0       	ldi	r24, 0x00	; 0
     918:	92 e0       	ldi	r25, 0x02	; 2
     91a:	0e 94 b5 1d 	call	0x3b6a	; 0x3b6a <adc_read_configuration>
     91e:	99 81       	ldd	r25, Y+1	; 0x01
     920:	2a 81       	ldd	r18, Y+2	; 0x02
     922:	2f 78       	andi	r18, 0x8F	; 143
     924:	22 61       	ori	r18, 0x12	; 18
     926:	2a 83       	std	Y+2, r18	; 0x02
     928:	82 e0       	ldi	r24, 0x02	; 2
     92a:	8c 83       	std	Y+4, r24	; 0x04
     92c:	91 7e       	andi	r25, 0xE1	; 225
     92e:	90 61       	ori	r25, 0x10	; 16
     930:	99 83       	std	Y+1, r25	; 0x01
     932:	1b 82       	std	Y+3, r1	; 0x03
     934:	8f b7       	in	r24, 0x3f	; 63
     936:	f8 94       	cli
     938:	98 e0       	ldi	r25, 0x08	; 8
     93a:	90 93 08 02 	sts	0x0208, r25
     93e:	8f bf       	out	0x3f, r24	; 63
     940:	be 01       	movw	r22, r28
     942:	6f 5f       	subi	r22, 0xFF	; 255
     944:	7f 4f       	sbci	r23, 0xFF	; 255
     946:	80 e0       	ldi	r24, 0x00	; 0
     948:	92 e0       	ldi	r25, 0x02	; 2
     94a:	0e 94 76 1d 	call	0x3aec	; 0x3aec <adc_write_configuration>
     94e:	ae 01       	movw	r20, r28
     950:	48 5f       	subi	r20, 0xF8	; 248
     952:	5f 4f       	sbci	r21, 0xFF	; 255
     954:	61 e0       	ldi	r22, 0x01	; 1
     956:	80 e0       	ldi	r24, 0x00	; 0
     958:	92 e0       	ldi	r25, 0x02	; 2
     95a:	0e 94 ff 1d 	call	0x3bfe	; 0x3bfe <adcch_read_configuration>
     95e:	14 30       	cpi	r17, 0x04	; 4
     960:	b9 f0       	breq	.+46     	; 0x990 <init_adc+0x92>
     962:	28 f4       	brcc	.+10     	; 0x96e <init_adc+0x70>
     964:	11 30       	cpi	r17, 0x01	; 1
     966:	41 f0       	breq	.+16     	; 0x978 <init_adc+0x7a>
     968:	12 30       	cpi	r17, 0x02	; 2
     96a:	61 f0       	breq	.+24     	; 0x984 <init_adc+0x86>
     96c:	21 c0       	rjmp	.+66     	; 0x9b0 <init_adc+0xb2>
     96e:	15 30       	cpi	r17, 0x05	; 5
     970:	a9 f0       	breq	.+42     	; 0x99c <init_adc+0x9e>
     972:	16 30       	cpi	r17, 0x06	; 6
     974:	c1 f0       	breq	.+48     	; 0x9a6 <init_adc+0xa8>
     976:	1c c0       	rjmp	.+56     	; 0x9b0 <init_adc+0xb2>
     978:	19 8a       	std	Y+17, r1	; 0x11
     97a:	81 e0       	ldi	r24, 0x01	; 1
     97c:	88 87       	std	Y+8, r24	; 0x08
     97e:	80 e2       	ldi	r24, 0x20	; 32
     980:	89 87       	std	Y+9, r24	; 0x09
     982:	16 c0       	rjmp	.+44     	; 0x9b0 <init_adc+0xb2>
     984:	19 8a       	std	Y+17, r1	; 0x11
     986:	8a e0       	ldi	r24, 0x0A	; 10
     988:	88 87       	std	Y+8, r24	; 0x08
     98a:	88 e0       	ldi	r24, 0x08	; 8
     98c:	89 87       	std	Y+9, r24	; 0x09
     98e:	10 c0       	rjmp	.+32     	; 0x9b0 <init_adc+0xb2>
     990:	19 8a       	std	Y+17, r1	; 0x11
     992:	8a e0       	ldi	r24, 0x0A	; 10
     994:	88 87       	std	Y+8, r24	; 0x08
     996:	83 e1       	ldi	r24, 0x13	; 19
     998:	89 87       	std	Y+9, r24	; 0x09
     99a:	0a c0       	rjmp	.+20     	; 0x9b0 <init_adc+0xb2>
     99c:	81 e0       	ldi	r24, 0x01	; 1
     99e:	88 87       	std	Y+8, r24	; 0x08
     9a0:	80 e6       	ldi	r24, 0x60	; 96
     9a2:	89 87       	std	Y+9, r24	; 0x09
     9a4:	05 c0       	rjmp	.+10     	; 0x9b0 <init_adc+0xb2>
     9a6:	18 86       	std	Y+8, r1	; 0x08
     9a8:	88 e0       	ldi	r24, 0x08	; 8
     9aa:	89 87       	std	Y+9, r24	; 0x09
     9ac:	86 e4       	ldi	r24, 0x46	; 70
     9ae:	89 8b       	std	Y+17, r24	; 0x11
     9b0:	8a 85       	ldd	r24, Y+10	; 0x0a
     9b2:	1c 86       	std	Y+12, r1	; 0x0c
     9b4:	80 7f       	andi	r24, 0xF0	; 240
     9b6:	8a 87       	std	Y+10, r24	; 0x0a
     9b8:	ae 01       	movw	r20, r28
     9ba:	48 5f       	subi	r20, 0xF8	; 248
     9bc:	5f 4f       	sbci	r21, 0xFF	; 255
     9be:	61 e0       	ldi	r22, 0x01	; 1
     9c0:	80 e0       	ldi	r24, 0x00	; 0
     9c2:	92 e0       	ldi	r25, 0x02	; 2
     9c4:	0e 94 d7 1d 	call	0x3bae	; 0x3bae <adcch_write_configuration>
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	92 e0       	ldi	r25, 0x02	; 2
     9cc:	0e 94 1e 1d 	call	0x3a3c	; 0x3a3c <adc_enable>
     9d0:	9f b7       	in	r25, 0x3f	; 63
     9d2:	f8 94       	cli
     9d4:	e0 e0       	ldi	r30, 0x00	; 0
     9d6:	f2 e0       	ldi	r31, 0x02	; 2
     9d8:	80 81       	ld	r24, Z
     9da:	84 60       	ori	r24, 0x04	; 4
     9dc:	80 83       	st	Z, r24
     9de:	9f bf       	out	0x3f, r25	; 63
     9e0:	86 81       	ldd	r24, Z+6	; 0x06
     9e2:	80 ff       	sbrs	r24, 0
     9e4:	fd cf       	rjmp	.-6      	; 0x9e0 <init_adc+0xe2>
     9e6:	81 e0       	ldi	r24, 0x01	; 1
     9e8:	80 93 06 02 	sts	0x0206, r24
     9ec:	61 96       	adiw	r28, 0x11	; 17
     9ee:	cd bf       	out	0x3d, r28	; 61
     9f0:	de bf       	out	0x3e, r29	; 62
     9f2:	df 91       	pop	r29
     9f4:	cf 91       	pop	r28
     9f6:	1f 91       	pop	r17
     9f8:	08 95       	ret

000009fa <change_adc_channel>:
     9fa:	1f 93       	push	r17
     9fc:	cf 93       	push	r28
     9fe:	df 93       	push	r29
     a00:	cd b7       	in	r28, 0x3d	; 61
     a02:	de b7       	in	r29, 0x3e	; 62
     a04:	2a 97       	sbiw	r28, 0x0a	; 10
     a06:	cd bf       	out	0x3d, r28	; 61
     a08:	de bf       	out	0x3e, r29	; 62
     a0a:	18 2f       	mov	r17, r24
     a0c:	ae 01       	movw	r20, r28
     a0e:	4f 5f       	subi	r20, 0xFF	; 255
     a10:	5f 4f       	sbci	r21, 0xFF	; 255
     a12:	61 e0       	ldi	r22, 0x01	; 1
     a14:	80 e0       	ldi	r24, 0x00	; 0
     a16:	92 e0       	ldi	r25, 0x02	; 2
     a18:	0e 94 ff 1d 	call	0x3bfe	; 0x3bfe <adcch_read_configuration>
     a1c:	14 30       	cpi	r17, 0x04	; 4
     a1e:	b9 f0       	breq	.+46     	; 0xa4e <change_adc_channel+0x54>
     a20:	28 f4       	brcc	.+10     	; 0xa2c <change_adc_channel+0x32>
     a22:	11 30       	cpi	r17, 0x01	; 1
     a24:	41 f0       	breq	.+16     	; 0xa36 <change_adc_channel+0x3c>
     a26:	12 30       	cpi	r17, 0x02	; 2
     a28:	61 f0       	breq	.+24     	; 0xa42 <change_adc_channel+0x48>
     a2a:	21 c0       	rjmp	.+66     	; 0xa6e <change_adc_channel+0x74>
     a2c:	15 30       	cpi	r17, 0x05	; 5
     a2e:	a9 f0       	breq	.+42     	; 0xa5a <change_adc_channel+0x60>
     a30:	16 30       	cpi	r17, 0x06	; 6
     a32:	c1 f0       	breq	.+48     	; 0xa64 <change_adc_channel+0x6a>
     a34:	1c c0       	rjmp	.+56     	; 0xa6e <change_adc_channel+0x74>
     a36:	1a 86       	std	Y+10, r1	; 0x0a
     a38:	81 e0       	ldi	r24, 0x01	; 1
     a3a:	89 83       	std	Y+1, r24	; 0x01
     a3c:	80 e2       	ldi	r24, 0x20	; 32
     a3e:	8a 83       	std	Y+2, r24	; 0x02
     a40:	16 c0       	rjmp	.+44     	; 0xa6e <change_adc_channel+0x74>
     a42:	1a 86       	std	Y+10, r1	; 0x0a
     a44:	8a e0       	ldi	r24, 0x0A	; 10
     a46:	89 83       	std	Y+1, r24	; 0x01
     a48:	88 e0       	ldi	r24, 0x08	; 8
     a4a:	8a 83       	std	Y+2, r24	; 0x02
     a4c:	10 c0       	rjmp	.+32     	; 0xa6e <change_adc_channel+0x74>
     a4e:	1a 86       	std	Y+10, r1	; 0x0a
     a50:	8a e0       	ldi	r24, 0x0A	; 10
     a52:	89 83       	std	Y+1, r24	; 0x01
     a54:	83 e1       	ldi	r24, 0x13	; 19
     a56:	8a 83       	std	Y+2, r24	; 0x02
     a58:	0a c0       	rjmp	.+20     	; 0xa6e <change_adc_channel+0x74>
     a5a:	81 e0       	ldi	r24, 0x01	; 1
     a5c:	89 83       	std	Y+1, r24	; 0x01
     a5e:	80 e6       	ldi	r24, 0x60	; 96
     a60:	8a 83       	std	Y+2, r24	; 0x02
     a62:	05 c0       	rjmp	.+10     	; 0xa6e <change_adc_channel+0x74>
     a64:	19 82       	std	Y+1, r1	; 0x01
     a66:	88 e0       	ldi	r24, 0x08	; 8
     a68:	8a 83       	std	Y+2, r24	; 0x02
     a6a:	86 e4       	ldi	r24, 0x46	; 70
     a6c:	8a 87       	std	Y+10, r24	; 0x0a
     a6e:	ae 01       	movw	r20, r28
     a70:	4f 5f       	subi	r20, 0xFF	; 255
     a72:	5f 4f       	sbci	r21, 0xFF	; 255
     a74:	61 e0       	ldi	r22, 0x01	; 1
     a76:	80 e0       	ldi	r24, 0x00	; 0
     a78:	92 e0       	ldi	r25, 0x02	; 2
     a7a:	0e 94 d7 1d 	call	0x3bae	; 0x3bae <adcch_write_configuration>
     a7e:	2a 96       	adiw	r28, 0x0a	; 10
     a80:	cd bf       	out	0x3d, r28	; 61
     a82:	de bf       	out	0x3e, r29	; 62
     a84:	df 91       	pop	r29
     a86:	cf 91       	pop	r28
     a88:	1f 91       	pop	r17
     a8a:	08 95       	ret

00000a8c <adc_callback>:
     a8c:	80 91 43 21 	lds	r24, 0x2143
     a90:	84 30       	cpi	r24, 0x04	; 4
     a92:	09 f4       	brne	.+2      	; 0xa96 <adc_callback+0xa>
     a94:	4c c0       	rjmp	.+152    	; 0xb2e <adc_callback+0xa2>
     a96:	28 f4       	brcc	.+10     	; 0xaa2 <adc_callback+0x16>
     a98:	81 30       	cpi	r24, 0x01	; 1
     a9a:	51 f0       	breq	.+20     	; 0xab0 <adc_callback+0x24>
     a9c:	82 30       	cpi	r24, 0x02	; 2
     a9e:	09 f1       	breq	.+66     	; 0xae2 <adc_callback+0x56>
     aa0:	08 95       	ret
     aa2:	85 30       	cpi	r24, 0x05	; 5
     aa4:	09 f4       	brne	.+2      	; 0xaa8 <adc_callback+0x1c>
     aa6:	69 c0       	rjmp	.+210    	; 0xb7a <adc_callback+0xee>
     aa8:	86 30       	cpi	r24, 0x06	; 6
     aaa:	09 f4       	brne	.+2      	; 0xaae <adc_callback+0x22>
     aac:	75 c0       	rjmp	.+234    	; 0xb98 <adc_callback+0x10c>
     aae:	08 95       	ret
     ab0:	0e 94 fa 15 	call	0x2bf4	; 0x2bf4 <ischarging>
     ab4:	81 11       	cpse	r24, r1
     ab6:	92 c0       	rjmp	.+292    	; 0xbdc <adc_callback+0x150>
     ab8:	80 91 43 21 	lds	r24, 0x2143
     abc:	80 93 42 21 	sts	0x2142, r24
     ac0:	86 e0       	ldi	r24, 0x06	; 6
     ac2:	80 93 43 21 	sts	0x2143, r24
     ac6:	80 91 43 21 	lds	r24, 0x2143
     aca:	97 df       	rcall	.-210    	; 0x9fa <change_adc_channel>
     acc:	80 e0       	ldi	r24, 0x00	; 0
     ace:	98 e0       	ldi	r25, 0x08	; 8
     ad0:	0e 94 bf 20 	call	0x417e	; 0x417e <tc45_enable>
     ad4:	80 e4       	ldi	r24, 0x40	; 64
     ad6:	98 e0       	ldi	r25, 0x08	; 8
     ad8:	0e 94 f1 20 	call	0x41e2	; 0x41e2 <tc45_disable>
     adc:	0c 94 43 16 	jmp	0x2c86	; 0x2c86 <load_data_color_led>
     ae0:	08 95       	ret
     ae2:	80 91 03 21 	lds	r24, 0x2103
     ae6:	90 91 04 21 	lds	r25, 0x2104
     aea:	9c 01       	movw	r18, r24
     aec:	2f 5f       	subi	r18, 0xFF	; 255
     aee:	3f 4f       	sbci	r19, 0xFF	; 255
     af0:	20 93 03 21 	sts	0x2103, r18
     af4:	30 93 04 21 	sts	0x2104, r19
     af8:	88 0f       	add	r24, r24
     afa:	99 1f       	adc	r25, r25
     afc:	fc 01       	movw	r30, r24
     afe:	ec 58       	subi	r30, 0x8C	; 140
     b00:	f6 4d       	sbci	r31, 0xD6	; 214
     b02:	40 83       	st	Z, r20
     b04:	51 83       	std	Z+1, r21	; 0x01
     b06:	80 91 03 21 	lds	r24, 0x2103
     b0a:	90 91 04 21 	lds	r25, 0x2104
     b0e:	80 38       	cpi	r24, 0x80	; 128
     b10:	91 05       	cpc	r25, r1
     b12:	08 f4       	brcc	.+2      	; 0xb16 <adc_callback+0x8a>
     b14:	63 c0       	rjmp	.+198    	; 0xbdc <adc_callback+0x150>
     b16:	10 92 03 21 	sts	0x2103, r1
     b1a:	10 92 04 21 	sts	0x2104, r1
     b1e:	81 e0       	ldi	r24, 0x01	; 1
     b20:	80 93 02 21 	sts	0x2102, r24
     b24:	80 e0       	ldi	r24, 0x00	; 0
     b26:	98 e0       	ldi	r25, 0x08	; 8
     b28:	0c 94 f1 20 	jmp	0x41e2	; 0x41e2 <tc45_disable>
     b2c:	08 95       	ret
     b2e:	80 91 03 21 	lds	r24, 0x2103
     b32:	90 91 04 21 	lds	r25, 0x2104
     b36:	9c 01       	movw	r18, r24
     b38:	2f 5f       	subi	r18, 0xFF	; 255
     b3a:	3f 4f       	sbci	r19, 0xFF	; 255
     b3c:	20 93 03 21 	sts	0x2103, r18
     b40:	30 93 04 21 	sts	0x2104, r19
     b44:	88 0f       	add	r24, r24
     b46:	99 1f       	adc	r25, r25
     b48:	fc 01       	movw	r30, r24
     b4a:	ec 58       	subi	r30, 0x8C	; 140
     b4c:	f6 4d       	sbci	r31, 0xD6	; 214
     b4e:	40 83       	st	Z, r20
     b50:	51 83       	std	Z+1, r21	; 0x01
     b52:	80 91 03 21 	lds	r24, 0x2103
     b56:	90 91 04 21 	lds	r25, 0x2104
     b5a:	80 38       	cpi	r24, 0x80	; 128
     b5c:	91 05       	cpc	r25, r1
     b5e:	08 f4       	brcc	.+2      	; 0xb62 <adc_callback+0xd6>
     b60:	3d c0       	rjmp	.+122    	; 0xbdc <adc_callback+0x150>
     b62:	10 92 03 21 	sts	0x2103, r1
     b66:	10 92 04 21 	sts	0x2104, r1
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	80 93 02 21 	sts	0x2102, r24
     b70:	80 e0       	ldi	r24, 0x00	; 0
     b72:	98 e0       	ldi	r25, 0x08	; 8
     b74:	0c 94 f1 20 	jmp	0x41e2	; 0x41e2 <tc45_disable>
     b78:	08 95       	ret
     b7a:	40 93 3e 21 	sts	0x213E, r20
     b7e:	50 93 3f 21 	sts	0x213F, r21
     b82:	81 e0       	ldi	r24, 0x01	; 1
     b84:	80 93 3b 21 	sts	0x213B, r24
     b88:	80 91 42 21 	lds	r24, 0x2142
     b8c:	80 93 43 21 	sts	0x2143, r24
     b90:	80 91 43 21 	lds	r24, 0x2143
     b94:	32 cf       	rjmp	.-412    	; 0x9fa <change_adc_channel>
     b96:	08 95       	ret
     b98:	40 93 3c 21 	sts	0x213C, r20
     b9c:	50 93 3d 21 	sts	0x213D, r21
     ba0:	81 e0       	ldi	r24, 0x01	; 1
     ba2:	80 93 3a 21 	sts	0x213A, r24
     ba6:	0e 94 fa 15 	call	0x2bf4	; 0x2bf4 <ischarging>
     baa:	88 23       	and	r24, r24
     bac:	b9 f0       	breq	.+46     	; 0xbdc <adc_callback+0x150>
     bae:	4f ef       	ldi	r20, 0xFF	; 255
     bb0:	60 e0       	ldi	r22, 0x00	; 0
     bb2:	80 e0       	ldi	r24, 0x00	; 0
     bb4:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
     bb8:	80 91 43 21 	lds	r24, 0x2143
     bbc:	80 93 42 21 	sts	0x2142, r24
     bc0:	81 e0       	ldi	r24, 0x01	; 1
     bc2:	80 93 43 21 	sts	0x2143, r24
     bc6:	80 91 43 21 	lds	r24, 0x2143
     bca:	17 df       	rcall	.-466    	; 0x9fa <change_adc_channel>
     bcc:	80 e0       	ldi	r24, 0x00	; 0
     bce:	98 e0       	ldi	r25, 0x08	; 8
     bd0:	0e 94 f1 20 	call	0x41e2	; 0x41e2 <tc45_disable>
     bd4:	80 e4       	ldi	r24, 0x40	; 64
     bd6:	98 e0       	ldi	r25, 0x08	; 8
     bd8:	0c 94 bf 20 	jmp	0x417e	; 0x417e <tc45_enable>
     bdc:	08 95       	ret

00000bde <adc_enable_interrupt>:
     bde:	cf 93       	push	r28
     be0:	df 93       	push	r29
     be2:	cd b7       	in	r28, 0x3d	; 61
     be4:	de b7       	in	r29, 0x3e	; 62
     be6:	2a 97       	sbiw	r28, 0x0a	; 10
     be8:	cd bf       	out	0x3d, r28	; 61
     bea:	de bf       	out	0x3e, r29	; 62
     bec:	80 e0       	ldi	r24, 0x00	; 0
     bee:	92 e0       	ldi	r25, 0x02	; 2
     bf0:	0e 94 35 1d 	call	0x3a6a	; 0x3a6a <adc_disable>
     bf4:	ae 01       	movw	r20, r28
     bf6:	4f 5f       	subi	r20, 0xFF	; 255
     bf8:	5f 4f       	sbci	r21, 0xFF	; 255
     bfa:	61 e0       	ldi	r22, 0x01	; 1
     bfc:	80 e0       	ldi	r24, 0x00	; 0
     bfe:	92 e0       	ldi	r25, 0x02	; 2
     c00:	0e 94 ff 1d 	call	0x3bfe	; 0x3bfe <adcch_read_configuration>
     c04:	e0 ea       	ldi	r30, 0xA0	; 160
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	82 81       	ldd	r24, Z+2	; 0x02
     c0a:	81 60       	ori	r24, 0x01	; 1
     c0c:	82 83       	std	Z+2, r24	; 0x02
     c0e:	66 e4       	ldi	r22, 0x46	; 70
     c10:	75 e0       	ldi	r23, 0x05	; 5
     c12:	80 e0       	ldi	r24, 0x00	; 0
     c14:	92 e0       	ldi	r25, 0x02	; 2
     c16:	0e 94 f5 1c 	call	0x39ea	; 0x39ea <adc_set_callback>
     c1a:	8b 81       	ldd	r24, Y+3	; 0x03
     c1c:	8c 7f       	andi	r24, 0xFC	; 252
     c1e:	81 60       	ori	r24, 0x01	; 1
     c20:	8b 83       	std	Y+3, r24	; 0x03
     c22:	ae 01       	movw	r20, r28
     c24:	4f 5f       	subi	r20, 0xFF	; 255
     c26:	5f 4f       	sbci	r21, 0xFF	; 255
     c28:	61 e0       	ldi	r22, 0x01	; 1
     c2a:	80 e0       	ldi	r24, 0x00	; 0
     c2c:	92 e0       	ldi	r25, 0x02	; 2
     c2e:	0e 94 d7 1d 	call	0x3bae	; 0x3bae <adcch_write_configuration>
     c32:	80 e0       	ldi	r24, 0x00	; 0
     c34:	92 e0       	ldi	r25, 0x02	; 2
     c36:	0e 94 1e 1d 	call	0x3a3c	; 0x3a3c <adc_enable>
     c3a:	78 94       	sei
     c3c:	2a 96       	adiw	r28, 0x0a	; 10
     c3e:	cd bf       	out	0x3d, r28	; 61
     c40:	de bf       	out	0x3e, r29	; 62
     c42:	df 91       	pop	r29
     c44:	cf 91       	pop	r28
     c46:	08 95       	ret

00000c48 <mean>:


uint8_t mean(uint8_t* a, uint8_t order) 
{
	uint16_t m = 0;
	for (int i=0; i<order; i++) 
     c48:	66 23       	and	r22, r22
     c4a:	69 f0       	breq	.+26     	; 0xc66 <mean+0x1e>
     c4c:	fc 01       	movw	r30, r24
     c4e:	ac 01       	movw	r20, r24
     c50:	46 0f       	add	r20, r22
     c52:	51 1d       	adc	r21, r1
     c54:	80 e0       	ldi	r24, 0x00	; 0
     c56:	90 e0       	ldi	r25, 0x00	; 0
	{
		m += a[i];
     c58:	21 91       	ld	r18, Z+
     c5a:	82 0f       	add	r24, r18
     c5c:	91 1d       	adc	r25, r1


uint8_t mean(uint8_t* a, uint8_t order) 
{
	uint16_t m = 0;
	for (int i=0; i<order; i++) 
     c5e:	e4 17       	cp	r30, r20
     c60:	f5 07       	cpc	r31, r21
     c62:	d1 f7       	brne	.-12     	; 0xc58 <mean+0x10>
     c64:	02 c0       	rjmp	.+4      	; 0xc6a <mean+0x22>



uint8_t mean(uint8_t* a, uint8_t order) 
{
	uint16_t m = 0;
     c66:	80 e0       	ldi	r24, 0x00	; 0
     c68:	90 e0       	ldi	r25, 0x00	; 0
	for (int i=0; i<order; i++) 
	{
		m += a[i];
	}
	return m/order;
     c6a:	70 e0       	ldi	r23, 0x00	; 0
     c6c:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
     c70:	86 2f       	mov	r24, r22
}
     c72:	08 95       	ret

00000c74 <updateLEDs>:
		return 3;
	}
}

void updateLEDs()
{
     c74:	8f 92       	push	r8
     c76:	9f 92       	push	r9
     c78:	af 92       	push	r10
     c7a:	bf 92       	push	r11
     c7c:	ef 92       	push	r14
     c7e:	ff 92       	push	r15
     c80:	0f 93       	push	r16
     c82:	1f 93       	push	r17
     c84:	cf 93       	push	r28
     c86:	df 93       	push	r29

//	bool playing = isplaying();
//	bool charging = ischarging();

		// get and bin the power of frequencies to colors
		low_power_old = low_power;
     c88:	80 91 19 21 	lds	r24, 0x2119
     c8c:	90 91 1a 21 	lds	r25, 0x211A
     c90:	a0 91 1b 21 	lds	r26, 0x211B
     c94:	b0 91 1c 21 	lds	r27, 0x211C
     c98:	80 93 0d 21 	sts	0x210D, r24
     c9c:	90 93 0e 21 	sts	0x210E, r25
     ca0:	a0 93 0f 21 	sts	0x210F, r26
     ca4:	b0 93 10 21 	sts	0x2110, r27
		mid_power_old = mid_power;
     ca8:	80 91 15 21 	lds	r24, 0x2115
     cac:	90 91 16 21 	lds	r25, 0x2116
     cb0:	a0 91 17 21 	lds	r26, 0x2117
     cb4:	b0 91 18 21 	lds	r27, 0x2118
     cb8:	80 93 09 21 	sts	0x2109, r24
     cbc:	90 93 0a 21 	sts	0x210A, r25
     cc0:	a0 93 0b 21 	sts	0x210B, r26
     cc4:	b0 93 0c 21 	sts	0x210C, r27
		high_power_old = high_power;
     cc8:	80 91 11 21 	lds	r24, 0x2111
     ccc:	90 91 12 21 	lds	r25, 0x2112
     cd0:	a0 91 13 21 	lds	r26, 0x2113
     cd4:	b0 91 14 21 	lds	r27, 0x2114
     cd8:	80 93 05 21 	sts	0x2105, r24
     cdc:	90 93 06 21 	sts	0x2106, r25
     ce0:	a0 93 07 21 	sts	0x2107, r26
     ce4:	b0 93 08 21 	sts	0x2108, r27

		low_power = 0;
     ce8:	10 92 19 21 	sts	0x2119, r1
     cec:	10 92 1a 21 	sts	0x211A, r1
     cf0:	10 92 1b 21 	sts	0x211B, r1
     cf4:	10 92 1c 21 	sts	0x211C, r1
		mid_power = 0;
     cf8:	10 92 15 21 	sts	0x2115, r1
     cfc:	10 92 16 21 	sts	0x2116, r1
     d00:	10 92 17 21 	sts	0x2117, r1
     d04:	10 92 18 21 	sts	0x2118, r1
		high_power = 0;
     d08:	10 92 11 21 	sts	0x2111, r1
     d0c:	10 92 12 21 	sts	0x2112, r1
     d10:	10 92 13 21 	sts	0x2113, r1
     d14:	10 92 14 21 	sts	0x2114, r1

		for (int i = 0; i < lows; i++){
     d18:	00 91 0f 20 	lds	r16, 0x200F
     d1c:	10 91 10 20 	lds	r17, 0x2010
     d20:	10 16       	cp	r1, r16
     d22:	11 06       	cpc	r1, r17
     d24:	44 f5       	brge	.+80     	; 0xd76 <updateLEDs+0x102>
     d26:	81 2c       	mov	r8, r1
     d28:	91 2c       	mov	r9, r1
     d2a:	54 01       	movw	r10, r8
     d2c:	0f 2e       	mov	r0, r31
     d2e:	f1 eb       	ldi	r31, 0xB1	; 177
     d30:	ef 2e       	mov	r14, r31
     d32:	f5 e2       	ldi	r31, 0x25	; 37
     d34:	ff 2e       	mov	r15, r31
     d36:	f0 2d       	mov	r31, r0
     d38:	c0 e0       	ldi	r28, 0x00	; 0
     d3a:	d0 e0       	ldi	r29, 0x00	; 0
			low_power += fht_lin_out[i];
     d3c:	f7 01       	movw	r30, r14
     d3e:	81 91       	ld	r24, Z+
     d40:	91 91       	ld	r25, Z+
     d42:	7f 01       	movw	r14, r30
     d44:	bc 01       	movw	r22, r24
     d46:	80 e0       	ldi	r24, 0x00	; 0
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	0e 94 3d 25 	call	0x4a7a	; 0x4a7a <__floatunsisf>
     d4e:	9b 01       	movw	r18, r22
     d50:	ac 01       	movw	r20, r24
     d52:	c5 01       	movw	r24, r10
     d54:	b4 01       	movw	r22, r8
     d56:	0e 94 41 24 	call	0x4882	; 0x4882 <__addsf3>
     d5a:	4b 01       	movw	r8, r22
     d5c:	5c 01       	movw	r10, r24

		low_power = 0;
		mid_power = 0;
		high_power = 0;

		for (int i = 0; i < lows; i++){
     d5e:	21 96       	adiw	r28, 0x01	; 1
     d60:	c0 17       	cp	r28, r16
     d62:	d1 07       	cpc	r29, r17
     d64:	5c f3       	brlt	.-42     	; 0xd3c <updateLEDs+0xc8>
     d66:	60 93 19 21 	sts	0x2119, r22
     d6a:	70 93 1a 21 	sts	0x211A, r23
     d6e:	80 93 1b 21 	sts	0x211B, r24
     d72:	90 93 1c 21 	sts	0x211C, r25
			low_power += fht_lin_out[i];
		}
		for (int i = lows; i < lows+mids; i++){
     d76:	c0 91 0d 20 	lds	r28, 0x200D
     d7a:	d0 91 0e 20 	lds	r29, 0x200E
     d7e:	c0 0f       	add	r28, r16
     d80:	d1 1f       	adc	r29, r17
     d82:	0c 17       	cp	r16, r28
     d84:	1d 07       	cpc	r17, r29
     d86:	6c f5       	brge	.+90     	; 0xde2 <updateLEDs+0x16e>
     d88:	80 90 15 21 	lds	r8, 0x2115
     d8c:	90 90 16 21 	lds	r9, 0x2116
     d90:	a0 90 17 21 	lds	r10, 0x2117
     d94:	b0 90 18 21 	lds	r11, 0x2118
     d98:	c8 01       	movw	r24, r16
     d9a:	88 0f       	add	r24, r24
     d9c:	99 1f       	adc	r25, r25
     d9e:	9c 01       	movw	r18, r24
     da0:	2f 54       	subi	r18, 0x4F	; 79
     da2:	3a 4d       	sbci	r19, 0xDA	; 218
     da4:	79 01       	movw	r14, r18
			mid_power += fht_lin_out[i];
     da6:	f7 01       	movw	r30, r14
     da8:	81 91       	ld	r24, Z+
     daa:	91 91       	ld	r25, Z+
     dac:	7f 01       	movw	r14, r30
     dae:	bc 01       	movw	r22, r24
     db0:	80 e0       	ldi	r24, 0x00	; 0
     db2:	90 e0       	ldi	r25, 0x00	; 0
     db4:	0e 94 3d 25 	call	0x4a7a	; 0x4a7a <__floatunsisf>
     db8:	9b 01       	movw	r18, r22
     dba:	ac 01       	movw	r20, r24
     dbc:	c5 01       	movw	r24, r10
     dbe:	b4 01       	movw	r22, r8
     dc0:	0e 94 41 24 	call	0x4882	; 0x4882 <__addsf3>
     dc4:	4b 01       	movw	r8, r22
     dc6:	5c 01       	movw	r10, r24
		high_power = 0;

		for (int i = 0; i < lows; i++){
			low_power += fht_lin_out[i];
		}
		for (int i = lows; i < lows+mids; i++){
     dc8:	0f 5f       	subi	r16, 0xFF	; 255
     dca:	1f 4f       	sbci	r17, 0xFF	; 255
     dcc:	0c 17       	cp	r16, r28
     dce:	1d 07       	cpc	r17, r29
     dd0:	54 f3       	brlt	.-44     	; 0xda6 <updateLEDs+0x132>
     dd2:	60 93 15 21 	sts	0x2115, r22
     dd6:	70 93 16 21 	sts	0x2116, r23
     dda:	80 93 17 21 	sts	0x2117, r24
     dde:	90 93 18 21 	sts	0x2118, r25
			mid_power += fht_lin_out[i];
		}
		for (int i = lows+mids; i < lows+mids+highs; i++){
     de2:	e0 90 0b 20 	lds	r14, 0x200B
     de6:	f0 90 0c 20 	lds	r15, 0x200C
     dea:	ec 0e       	add	r14, r28
     dec:	fd 1e       	adc	r15, r29
     dee:	ce 15       	cp	r28, r14
     df0:	df 05       	cpc	r29, r15
     df2:	54 f5       	brge	.+84     	; 0xe48 <updateLEDs+0x1d4>
     df4:	80 90 11 21 	lds	r8, 0x2111
     df8:	90 90 12 21 	lds	r9, 0x2112
     dfc:	a0 90 13 21 	lds	r10, 0x2113
     e00:	b0 90 14 21 	lds	r11, 0x2114
     e04:	8e 01       	movw	r16, r28
     e06:	00 0f       	add	r16, r16
     e08:	11 1f       	adc	r17, r17
     e0a:	0f 54       	subi	r16, 0x4F	; 79
     e0c:	1a 4d       	sbci	r17, 0xDA	; 218
			high_power += fht_lin_out[i];
     e0e:	f8 01       	movw	r30, r16
     e10:	81 91       	ld	r24, Z+
     e12:	91 91       	ld	r25, Z+
     e14:	8f 01       	movw	r16, r30
     e16:	bc 01       	movw	r22, r24
     e18:	80 e0       	ldi	r24, 0x00	; 0
     e1a:	90 e0       	ldi	r25, 0x00	; 0
     e1c:	0e 94 3d 25 	call	0x4a7a	; 0x4a7a <__floatunsisf>
     e20:	9b 01       	movw	r18, r22
     e22:	ac 01       	movw	r20, r24
     e24:	c5 01       	movw	r24, r10
     e26:	b4 01       	movw	r22, r8
     e28:	0e 94 41 24 	call	0x4882	; 0x4882 <__addsf3>
     e2c:	4b 01       	movw	r8, r22
     e2e:	5c 01       	movw	r10, r24
			low_power += fht_lin_out[i];
		}
		for (int i = lows; i < lows+mids; i++){
			mid_power += fht_lin_out[i];
		}
		for (int i = lows+mids; i < lows+mids+highs; i++){
     e30:	21 96       	adiw	r28, 0x01	; 1
     e32:	ce 15       	cp	r28, r14
     e34:	df 05       	cpc	r29, r15
     e36:	5c f3       	brlt	.-42     	; 0xe0e <updateLEDs+0x19a>
     e38:	60 93 11 21 	sts	0x2111, r22
     e3c:	70 93 12 21 	sts	0x2112, r23
     e40:	80 93 13 21 	sts	0x2113, r24
     e44:	90 93 14 21 	sts	0x2114, r25
		if (high_power < high_power_old*damp){
			high_power = high_power_old*damp;
		}*/

		// AGC - automatic gain control
		if ( low_power > maxim || mid_power > maxim || high_power > maxim)  {
     e48:	10 91 19 21 	lds	r17, 0x2119
     e4c:	d0 91 1a 21 	lds	r29, 0x211A
     e50:	c0 91 1b 21 	lds	r28, 0x211B
     e54:	00 91 1c 21 	lds	r16, 0x211C
     e58:	80 90 07 20 	lds	r8, 0x2007
     e5c:	90 90 08 20 	lds	r9, 0x2008
     e60:	a0 90 09 20 	lds	r10, 0x2009
     e64:	b0 90 0a 20 	lds	r11, 0x200A
     e68:	a5 01       	movw	r20, r10
     e6a:	94 01       	movw	r18, r8
     e6c:	61 2f       	mov	r22, r17
     e6e:	7d 2f       	mov	r23, r29
     e70:	8c 2f       	mov	r24, r28
     e72:	90 2f       	mov	r25, r16
     e74:	0e 94 ef 25 	call	0x4bde	; 0x4bde <__gesf2>
     e78:	18 16       	cp	r1, r24
     e7a:	ec f0       	brlt	.+58     	; 0xeb6 <updateLEDs+0x242>
     e7c:	20 91 15 21 	lds	r18, 0x2115
     e80:	30 91 16 21 	lds	r19, 0x2116
     e84:	40 91 17 21 	lds	r20, 0x2117
     e88:	50 91 18 21 	lds	r21, 0x2118
     e8c:	c5 01       	movw	r24, r10
     e8e:	b4 01       	movw	r22, r8
     e90:	0e 94 a5 24 	call	0x494a	; 0x494a <__cmpsf2>
     e94:	88 23       	and	r24, r24
     e96:	7c f0       	brlt	.+30     	; 0xeb6 <updateLEDs+0x242>
     e98:	20 91 11 21 	lds	r18, 0x2111
     e9c:	30 91 12 21 	lds	r19, 0x2112
     ea0:	40 91 13 21 	lds	r20, 0x2113
     ea4:	50 91 14 21 	lds	r21, 0x2114
     ea8:	c5 01       	movw	r24, r10
     eaa:	b4 01       	movw	r22, r8
     eac:	0e 94 a5 24 	call	0x494a	; 0x494a <__cmpsf2>
     eb0:	88 23       	and	r24, r24
     eb2:	0c f0       	brlt	.+2      	; 0xeb6 <updateLEDs+0x242>
     eb4:	45 c0       	rjmp	.+138    	; 0xf40 <updateLEDs+0x2cc>
	    	vrem = max(low_power, mid_power);
     eb6:	a0 90 15 21 	lds	r10, 0x2115
     eba:	b0 90 16 21 	lds	r11, 0x2116
     ebe:	e0 90 17 21 	lds	r14, 0x2117
     ec2:	f0 90 18 21 	lds	r15, 0x2118
     ec6:	2a 2d       	mov	r18, r10
     ec8:	3b 2d       	mov	r19, r11
     eca:	4e 2d       	mov	r20, r14
     ecc:	5f 2d       	mov	r21, r15
     ece:	61 2f       	mov	r22, r17
     ed0:	7d 2f       	mov	r23, r29
     ed2:	8c 2f       	mov	r24, r28
     ed4:	90 2f       	mov	r25, r16
     ed6:	0e 94 ef 25 	call	0x4bde	; 0x4bde <__gesf2>
     eda:	18 16       	cp	r1, r24
     edc:	24 f0       	brlt	.+8      	; 0xee6 <updateLEDs+0x272>
     ede:	1a 2d       	mov	r17, r10
     ee0:	db 2d       	mov	r29, r11
     ee2:	ce 2d       	mov	r28, r14
     ee4:	0f 2d       	mov	r16, r15
	    	vrem = max(vrem, high_power);
     ee6:	a0 90 11 21 	lds	r10, 0x2111
     eea:	b0 90 12 21 	lds	r11, 0x2112
     eee:	e0 90 13 21 	lds	r14, 0x2113
     ef2:	f0 90 14 21 	lds	r15, 0x2114
     ef6:	2a 2d       	mov	r18, r10
     ef8:	3b 2d       	mov	r19, r11
     efa:	4e 2d       	mov	r20, r14
     efc:	5f 2d       	mov	r21, r15
     efe:	61 2f       	mov	r22, r17
     f00:	7d 2f       	mov	r23, r29
     f02:	8c 2f       	mov	r24, r28
     f04:	90 2f       	mov	r25, r16
     f06:	0e 94 ef 25 	call	0x4bde	; 0x4bde <__gesf2>
     f0a:	18 16       	cp	r1, r24
     f0c:	24 f0       	brlt	.+8      	; 0xf16 <updateLEDs+0x2a2>
     f0e:	1a 2d       	mov	r17, r10
     f10:	db 2d       	mov	r29, r11
     f12:	ce 2d       	mov	r28, r14
     f14:	0f 2d       	mov	r16, r15
     f16:	81 2f       	mov	r24, r17
     f18:	9d 2f       	mov	r25, r29
     f1a:	ac 2f       	mov	r26, r28
     f1c:	b0 2f       	mov	r27, r16
     f1e:	80 93 70 29 	sts	0x2970, r24
     f22:	90 93 71 29 	sts	0x2971, r25
     f26:	a0 93 72 29 	sts	0x2972, r26
     f2a:	b0 93 73 29 	sts	0x2973, r27
	    	maxim = vrem;
     f2e:	80 93 07 20 	sts	0x2007, r24
     f32:	90 93 08 20 	sts	0x2008, r25
     f36:	a0 93 09 20 	sts	0x2009, r26
     f3a:	b0 93 0a 20 	sts	0x200A, r27
     f3e:	14 c0       	rjmp	.+40     	; 0xf68 <updateLEDs+0x2f4>
	  	} 
	  	else {
	    	maxim *= agc;
     f40:	20 91 03 20 	lds	r18, 0x2003
     f44:	30 91 04 20 	lds	r19, 0x2004
     f48:	40 91 05 20 	lds	r20, 0x2005
     f4c:	50 91 06 20 	lds	r21, 0x2006
     f50:	c5 01       	movw	r24, r10
     f52:	b4 01       	movw	r22, r8
     f54:	0e 94 f3 25 	call	0x4be6	; 0x4be6 <__mulsf3>
     f58:	60 93 07 20 	sts	0x2007, r22
     f5c:	70 93 08 20 	sts	0x2008, r23
     f60:	80 93 09 20 	sts	0x2009, r24
     f64:	90 93 0a 20 	sts	0x200A, r25
	  	}
		// map values to agc adjusted
		float slope = 255/(maxim-min);
     f68:	20 91 1d 21 	lds	r18, 0x211D
     f6c:	30 91 1e 21 	lds	r19, 0x211E
     f70:	40 91 1f 21 	lds	r20, 0x211F
     f74:	50 91 20 21 	lds	r21, 0x2120
     f78:	60 91 07 20 	lds	r22, 0x2007
     f7c:	70 91 08 20 	lds	r23, 0x2008
     f80:	80 91 09 20 	lds	r24, 0x2009
     f84:	90 91 0a 20 	lds	r25, 0x200A
     f88:	0e 94 40 24 	call	0x4880	; 0x4880 <__subsf3>
     f8c:	9b 01       	movw	r18, r22
     f8e:	ac 01       	movw	r20, r24
     f90:	60 e0       	ldi	r22, 0x00	; 0
     f92:	70 e0       	ldi	r23, 0x00	; 0
     f94:	8f e7       	ldi	r24, 0x7F	; 127
     f96:	93 e4       	ldi	r25, 0x43	; 67
     f98:	0e 94 a9 24 	call	0x4952	; 0x4952 <__divsf3>
     f9c:	4b 01       	movw	r8, r22
     f9e:	5c 01       	movw	r10, r24
		
	  	ledLevelLow = (uint8_t)(low_power*slope);
     fa0:	20 91 19 21 	lds	r18, 0x2119
     fa4:	30 91 1a 21 	lds	r19, 0x211A
     fa8:	40 91 1b 21 	lds	r20, 0x211B
     fac:	50 91 1c 21 	lds	r21, 0x211C
     fb0:	0e 94 f3 25 	call	0x4be6	; 0x4be6 <__mulsf3>
     fb4:	0e 94 11 25 	call	0x4a22	; 0x4a22 <__fixunssfsi>
     fb8:	d6 2f       	mov	r29, r22
     fba:	60 93 9b 25 	sts	0x259B, r22
	  	ledLevelMid = (uint8_t)(mid_power*slope);
     fbe:	20 91 15 21 	lds	r18, 0x2115
     fc2:	30 91 16 21 	lds	r19, 0x2116
     fc6:	40 91 17 21 	lds	r20, 0x2117
     fca:	50 91 18 21 	lds	r21, 0x2118
     fce:	c5 01       	movw	r24, r10
     fd0:	b4 01       	movw	r22, r8
     fd2:	0e 94 f3 25 	call	0x4be6	; 0x4be6 <__mulsf3>
     fd6:	0e 94 11 25 	call	0x4a22	; 0x4a22 <__fixunssfsi>
     fda:	c6 2f       	mov	r28, r22
     fdc:	60 93 6e 28 	sts	0x286E, r22
	  	ledLevelHigh = (uint8_t)(high_power*slope);
     fe0:	20 91 11 21 	lds	r18, 0x2111
     fe4:	30 91 12 21 	lds	r19, 0x2112
     fe8:	40 91 13 21 	lds	r20, 0x2113
     fec:	50 91 14 21 	lds	r21, 0x2114
     ff0:	c5 01       	movw	r24, r10
     ff2:	b4 01       	movw	r22, r8
     ff4:	0e 94 f3 25 	call	0x4be6	; 0x4be6 <__mulsf3>
     ff8:	0e 94 11 25 	call	0x4a22	; 0x4a22 <__fixunssfsi>
     ffc:	60 93 6f 29 	sts	0x296F, r22
		
     lowf[point_low] = ledLevelLow;
    1000:	80 91 25 21 	lds	r24, 0x2125
    1004:	90 91 26 21 	lds	r25, 0x2126
    1008:	fc 01       	movw	r30, r24
    100a:	ea 54       	subi	r30, 0x4A	; 74
    100c:	ff 4d       	sbci	r31, 0xDF	; 223
    100e:	d0 83       	st	Z, r29
	 midf[point_mid] = ledLevelMid;
    1010:	e0 91 23 21 	lds	r30, 0x2123
    1014:	f0 91 24 21 	lds	r31, 0x2124
    1018:	df 01       	movw	r26, r30
    101a:	a0 5e       	subi	r26, 0xE0	; 224
    101c:	bf 4d       	sbci	r27, 0xDF	; 223
    101e:	cc 93       	st	X, r28
	 highf[point_high] = ledLevelHigh;
    1020:	20 91 21 21 	lds	r18, 0x2121
    1024:	30 91 22 21 	lds	r19, 0x2122
    1028:	d9 01       	movw	r26, r18
    102a:	af 5e       	subi	r26, 0xEF	; 239
    102c:	bf 4d       	sbci	r27, 0xDF	; 223
    102e:	6c 93       	st	X, r22
	 point_low++;
    1030:	01 96       	adiw	r24, 0x01	; 1
	 point_mid++;
	 point_high++;
	 point_low %= order_low;
    1032:	6e e1       	ldi	r22, 0x1E	; 30
    1034:	70 e0       	ldi	r23, 0x00	; 0
    1036:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <__divmodhi4>
    103a:	80 93 25 21 	sts	0x2125, r24
    103e:	90 93 26 21 	sts	0x2126, r25
		
     lowf[point_low] = ledLevelLow;
	 midf[point_mid] = ledLevelMid;
	 highf[point_high] = ledLevelHigh;
	 point_low++;
	 point_mid++;
    1042:	cf 01       	movw	r24, r30
    1044:	01 96       	adiw	r24, 0x01	; 1
	 point_high++;
	 point_low %= order_low;
	 point_mid %= order_mid;
    1046:	66 e9       	ldi	r22, 0x96	; 150
    1048:	70 e0       	ldi	r23, 0x00	; 0
    104a:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <__divmodhi4>
    104e:	80 93 23 21 	sts	0x2123, r24
    1052:	90 93 24 21 	sts	0x2124, r25
     lowf[point_low] = ledLevelLow;
	 midf[point_mid] = ledLevelMid;
	 highf[point_high] = ledLevelHigh;
	 point_low++;
	 point_mid++;
	 point_high++;
    1056:	c9 01       	movw	r24, r18
    1058:	01 96       	adiw	r24, 0x01	; 1
	 point_low %= order_low;
	 point_mid %= order_mid;
	 point_high %= order_high;
    105a:	6f e0       	ldi	r22, 0x0F	; 15
    105c:	70 e0       	ldi	r23, 0x00	; 0
    105e:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <__divmodhi4>
    1062:	80 93 21 21 	sts	0x2121, r24
    1066:	90 93 22 21 	sts	0x2122, r25
	 
	ledLevelHigh = mean(highf, order_high);
    106a:	6f e0       	ldi	r22, 0x0F	; 15
    106c:	81 e1       	ldi	r24, 0x11	; 17
    106e:	90 e2       	ldi	r25, 0x20	; 32
    1070:	eb dd       	rcall	.-1066   	; 0xc48 <mean>
    1072:	d8 2f       	mov	r29, r24
    1074:	80 93 6f 29 	sts	0x296F, r24
	ledLevelMid = mean(midf, order_mid);
    1078:	66 e9       	ldi	r22, 0x96	; 150
    107a:	80 e2       	ldi	r24, 0x20	; 32
    107c:	90 e2       	ldi	r25, 0x20	; 32
    107e:	e4 dd       	rcall	.-1080   	; 0xc48 <mean>
    1080:	c8 2f       	mov	r28, r24
    1082:	80 93 6e 28 	sts	0x286E, r24
	ledLevelLow = mean(lowf, order_low);
    1086:	6e e1       	ldi	r22, 0x1E	; 30
    1088:	86 eb       	ldi	r24, 0xB6	; 182
    108a:	90 e2       	ldi	r25, 0x20	; 32
    108c:	dd dd       	rcall	.-1094   	; 0xc48 <mean>
		 
	ledLevelLow = 100*ledLevelLow/LOW_DIVIDER;
    108e:	60 91 02 20 	lds	r22, 0x2002
    1092:	24 e6       	ldi	r18, 0x64	; 100
    1094:	28 9f       	mul	r18, r24
    1096:	c0 01       	movw	r24, r0
    1098:	11 24       	eor	r1, r1
    109a:	70 e0       	ldi	r23, 0x00	; 0
    109c:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <__divmodhi4>
    10a0:	16 2f       	mov	r17, r22
    10a2:	60 93 9b 25 	sts	0x259B, r22
	ledLevelMid = 100*ledLevelMid/MID_DIVIDER;
    10a6:	a0 91 01 20 	lds	r26, 0x2001
    10aa:	2c 9f       	mul	r18, r28
    10ac:	c0 01       	movw	r24, r0
    10ae:	11 24       	eor	r1, r1
    10b0:	6a 2f       	mov	r22, r26
    10b2:	70 e0       	ldi	r23, 0x00	; 0
    10b4:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <__divmodhi4>
    10b8:	60 93 6e 28 	sts	0x286E, r22
	ledLevelHigh = 100*ledLevelHigh/HIGH_DIVIDER;
    10bc:	30 91 00 20 	lds	r19, 0x2000
    10c0:	2d 9f       	mul	r18, r29
    10c2:	c0 01       	movw	r24, r0
    10c4:	11 24       	eor	r1, r1
    10c6:	63 2f       	mov	r22, r19
    10c8:	70 e0       	ldi	r23, 0x00	; 0
    10ca:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <__divmodhi4>
    10ce:	86 2f       	mov	r24, r22
    10d0:	60 93 6f 29 	sts	0x296F, r22
	}
	if (ledLevelLow > 255){
		ledLevelLow = 255;
	}
	
	if (colors[0] <= colors[1] && colors[0] <= colors[2]) {
    10d4:	ed ed       	ldi	r30, 0xDD	; 221
    10d6:	f0 e2       	ldi	r31, 0x20	; 32
    10d8:	20 81       	ld	r18, Z
    10da:	91 81       	ldd	r25, Z+1	; 0x01
    10dc:	92 17       	cp	r25, r18
    10de:	48 f0       	brcs	.+18     	; 0x10f2 <updateLEDs+0x47e>
    10e0:	20 81       	ld	r18, Z
    10e2:	92 81       	ldd	r25, Z+2	; 0x02
    10e4:	92 17       	cp	r25, r18
    10e6:	28 f0       	brcs	.+10     	; 0x10f2 <updateLEDs+0x47e>
		twinkle(0, ledLevelHigh, ledLevelLow);
    10e8:	41 2f       	mov	r20, r17
    10ea:	80 e0       	ldi	r24, 0x00	; 0
    10ec:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
    10f0:	23 c0       	rjmp	.+70     	; 0x1138 <updateLEDs+0x4c4>
	}
	else if (colors[1] <= colors[0] && colors[1] <= colors[2]) {
    10f2:	ed ed       	ldi	r30, 0xDD	; 221
    10f4:	f0 e2       	ldi	r31, 0x20	; 32
    10f6:	21 81       	ldd	r18, Z+1	; 0x01
    10f8:	90 81       	ld	r25, Z
    10fa:	92 17       	cp	r25, r18
    10fc:	48 f0       	brcs	.+18     	; 0x1110 <updateLEDs+0x49c>
    10fe:	21 81       	ldd	r18, Z+1	; 0x01
    1100:	92 81       	ldd	r25, Z+2	; 0x02
    1102:	92 17       	cp	r25, r18
    1104:	28 f0       	brcs	.+10     	; 0x1110 <updateLEDs+0x49c>
		twinkle(ledLevelHigh, 0, ledLevelLow);
    1106:	41 2f       	mov	r20, r17
    1108:	60 e0       	ldi	r22, 0x00	; 0
    110a:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
    110e:	14 c0       	rjmp	.+40     	; 0x1138 <updateLEDs+0x4c4>
	}
	else if (colors[2] <= colors[0] && colors[2] <= colors[1]) {
    1110:	ed ed       	ldi	r30, 0xDD	; 221
    1112:	f0 e2       	ldi	r31, 0x20	; 32
    1114:	22 81       	ldd	r18, Z+2	; 0x02
    1116:	90 81       	ld	r25, Z
    1118:	92 17       	cp	r25, r18
    111a:	48 f0       	brcs	.+18     	; 0x112e <updateLEDs+0x4ba>
    111c:	22 81       	ldd	r18, Z+2	; 0x02
    111e:	91 81       	ldd	r25, Z+1	; 0x01
    1120:	92 17       	cp	r25, r18
    1122:	28 f0       	brcs	.+10     	; 0x112e <updateLEDs+0x4ba>
		twinkle(ledLevelHigh, ledLevelLow, 0);
    1124:	40 e0       	ldi	r20, 0x00	; 0
    1126:	61 2f       	mov	r22, r17
    1128:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
    112c:	05 c0       	rjmp	.+10     	; 0x1138 <updateLEDs+0x4c4>
	}
	else {
		twinkle(0, ledLevelHigh, ledLevelLow);
    112e:	41 2f       	mov	r20, r17
    1130:	68 2f       	mov	r22, r24
    1132:	80 e0       	ldi	r24, 0x00	; 0
    1134:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
	}
	
	// update LEDs

}
    1138:	df 91       	pop	r29
    113a:	cf 91       	pop	r28
    113c:	1f 91       	pop	r17
    113e:	0f 91       	pop	r16
    1140:	ff 90       	pop	r15
    1142:	ef 90       	pop	r14
    1144:	bf 90       	pop	r11
    1146:	af 90       	pop	r10
    1148:	9f 90       	pop	r9
    114a:	8f 90       	pop	r8
    114c:	08 95       	ret

0000114e <run>:

void run(){
    114e:	2f 92       	push	r2
    1150:	3f 92       	push	r3
    1152:	4f 92       	push	r4
    1154:	5f 92       	push	r5
    1156:	6f 92       	push	r6
    1158:	7f 92       	push	r7
    115a:	8f 92       	push	r8
    115c:	9f 92       	push	r9
    115e:	af 92       	push	r10
    1160:	bf 92       	push	r11
    1162:	cf 92       	push	r12
    1164:	df 92       	push	r13
    1166:	ef 92       	push	r14
    1168:	ff 92       	push	r15
    116a:	0f 93       	push	r16
    116c:	1f 93       	push	r17
    116e:	cf 93       	push	r28
    1170:	df 93       	push	r29
}

static inline void fht_window(void) {
  // save registers that are getting clobbered
  // avr-gcc requires r2:r17,r28:r29, and r1 cleared
  asm volatile (
    1172:	2f 92       	push	r2
    1174:	3f 92       	push	r3
    1176:	4f 92       	push	r4
    1178:	5f 92       	push	r5
    117a:	ff 92       	push	r15
    117c:	0f 93       	push	r16
    117e:	1f 93       	push	r17
    1180:	cf 93       	push	r28
    1182:	df 93       	push	r29
  "push r28 \n"
  "push r29 \n"
  );

  // this applies a window to the data for better frequency resolution
  asm volatile (
    1184:	c4 e7       	ldi	r28, 0x74	; 116
    1186:	d9 e2       	ldi	r29, 0x29	; 41
    1188:	ee e2       	ldi	r30, 0x2E	; 46
    118a:	f3 e0       	ldi	r31, 0x03	; 3
    118c:	ff 24       	eor	r15, r15
    118e:	40 e8       	ldi	r20, 0x80	; 128
    1190:	65 91       	lpm	r22, Z+
    1192:	75 91       	lpm	r23, Z+
    1194:	08 81       	ld	r16, Y
    1196:	19 81       	ldd	r17, Y+1	; 0x01
    1198:	97 03       	fmuls	r17, r23
    119a:	20 01       	movw	r4, r0
    119c:	0e 03       	fmul	r16, r22
    119e:	4f 1c       	adc	r4, r15
    11a0:	10 01       	movw	r2, r0
    11a2:	9e 03       	fmulsu	r17, r22
    11a4:	5f 08       	sbc	r5, r15
    11a6:	30 0c       	add	r3, r0
    11a8:	41 1c       	adc	r4, r1
    11aa:	5f 1c       	adc	r5, r15
    11ac:	f8 03       	fmulsu	r23, r16
    11ae:	5f 08       	sbc	r5, r15
    11b0:	30 0c       	add	r3, r0
    11b2:	41 1c       	adc	r4, r1
    11b4:	5f 1c       	adc	r5, r15
    11b6:	49 92       	st	Y+, r4
    11b8:	59 92       	st	Y+, r5
    11ba:	4a 95       	dec	r20
    11bc:	49 f7       	brne	.-46     	; 0x1190 <run+0x42>
  : "r0", "r1", "r2", "r3", "r4", "r5", "r15", "r16", "r17", "r20", "r30", "r31",
   "r22", "r23", "r28", "r29"
  );

  // get the clobbers off the stack
  asm volatile (
    11be:	df 91       	pop	r29
    11c0:	cf 91       	pop	r28
    11c2:	1f 91       	pop	r17
    11c4:	0f 91       	pop	r16
    11c6:	ff 90       	pop	r15
    11c8:	5f 90       	pop	r5
    11ca:	4f 90       	pop	r4
    11cc:	3f 90       	pop	r3
    11ce:	2f 90       	pop	r2
    11d0:	11 24       	eor	r1, r1
}

static inline void fht_reorder(void) {
  // save registers that are getting clobbered
  // avr-gcc requires r2:r17,r28:r29, and r1 cleared
  asm volatile (
    11d2:	2f 92       	push	r2
    11d4:	3f 92       	push	r3
    11d6:	6f 92       	push	r6
    11d8:	7f 92       	push	r7
    11da:	cf 93       	push	r28
    11dc:	df 93       	push	r29
  "push r29 \n"
  );


  // move values to bit reversed locations
  asm volatile (
    11de:	ee e2       	ldi	r30, 0x2E	; 46
    11e0:	f7 e0       	ldi	r31, 0x07	; 7
    11e2:	48 e3       	ldi	r20, 0x38	; 56
    11e4:	a5 91       	lpm	r26, Z+
    11e6:	bb 27       	eor	r27, r27
    11e8:	aa 0f       	add	r26, r26
    11ea:	bb 1f       	adc	r27, r27
    11ec:	ac 58       	subi	r26, 0x8C	; 140
    11ee:	b6 4d       	sbci	r27, 0xD6	; 214
    11f0:	2d 90       	ld	r2, X+
    11f2:	3c 90       	ld	r3, X
    11f4:	c5 91       	lpm	r28, Z+
    11f6:	dd 27       	eor	r29, r29
    11f8:	cc 0f       	add	r28, r28
    11fa:	dd 1f       	adc	r29, r29
    11fc:	cc 58       	subi	r28, 0x8C	; 140
    11fe:	d6 4d       	sbci	r29, 0xD6	; 214
    1200:	68 80       	ld	r6, Y
    1202:	79 80       	ldd	r7, Y+1	; 0x01
    1204:	7c 92       	st	X, r7
    1206:	6e 92       	st	-X, r6
    1208:	28 82       	st	Y, r2
    120a:	39 82       	std	Y+1, r3	; 0x01
    120c:	4a 95       	dec	r20
    120e:	51 f7       	brne	.-44     	; 0x11e4 <run+0x96>
  : "r2", "r3", "r6", "r7", "r20",
    "r26", "r27", "r28", "r29", "r30", "r31" // clobber list
  );

  // get the clobbers off the stack
  asm volatile (
    1210:	df 91       	pop	r29
    1212:	cf 91       	pop	r28
    1214:	7f 90       	pop	r7
    1216:	6f 90       	pop	r6
    1218:	3f 90       	pop	r3
    121a:	2f 90       	pop	r2


static inline void fht_run(void) {
  // save registers that are getting clobbered
  // avr-gcc requires r2:r17,r28:r29, and r1 cleared
  asm volatile (
    121c:	2f 92       	push	r2
    121e:	3f 92       	push	r3
    1220:	4f 92       	push	r4
    1222:	5f 92       	push	r5
    1224:	6f 92       	push	r6
    1226:	7f 92       	push	r7
    1228:	8f 92       	push	r8
    122a:	9f 92       	push	r9
    122c:	af 92       	push	r10
    122e:	bf 92       	push	r11
    1230:	cf 92       	push	r12
    1232:	df 92       	push	r13
    1234:	ef 92       	push	r14
    1236:	ff 92       	push	r15
    1238:	0f 93       	push	r16
    123a:	1f 93       	push	r17
    123c:	cf 93       	push	r28
    123e:	df 93       	push	r29
  "push r29 \n"
  );
 
  // do first 3 butterflies - only 1 multiply, minimizes data fetches
  // initialize
  asm volatile (
    1240:	ff 24       	eor	r15, r15
    1242:	00 e1       	ldi	r16, 0x10	; 16
    1244:	e0 2e       	mov	r14, r16
    1246:	c4 e7       	ldi	r28, 0x74	; 116
    1248:	d9 e2       	ldi	r29, 0x29	; 41
    124a:	68 80       	ld	r6, Y
    124c:	79 80       	ldd	r7, Y+1	; 0x01
    124e:	4a 80       	ldd	r4, Y+2	; 0x02
    1250:	5b 80       	ldd	r5, Y+3	; 0x03
    1252:	75 94       	asr	r7
    1254:	67 94       	ror	r6
    1256:	43 01       	movw	r8, r6
    1258:	55 94       	asr	r5
    125a:	47 94       	ror	r4
    125c:	64 0c       	add	r6, r4
    125e:	75 1c       	adc	r7, r5
    1260:	84 18       	sub	r8, r4
    1262:	95 08       	sbc	r9, r5
    1264:	ac 80       	ldd	r10, Y+4	; 0x04
    1266:	bd 80       	ldd	r11, Y+5	; 0x05
    1268:	4e 80       	ldd	r4, Y+6	; 0x06
    126a:	5f 80       	ldd	r5, Y+7	; 0x07
    126c:	b5 94       	asr	r11
    126e:	a7 94       	ror	r10
    1270:	65 01       	movw	r12, r10
    1272:	55 94       	asr	r5
    1274:	47 94       	ror	r4
    1276:	a4 0c       	add	r10, r4
    1278:	b5 1c       	adc	r11, r5
    127a:	c4 18       	sub	r12, r4
    127c:	d5 08       	sbc	r13, r5
    127e:	68 85       	ldd	r22, Y+8	; 0x08
    1280:	79 85       	ldd	r23, Y+9	; 0x09
    1282:	4a 84       	ldd	r4, Y+10	; 0x0a
    1284:	5b 84       	ldd	r5, Y+11	; 0x0b
    1286:	75 95       	asr	r23
    1288:	67 95       	ror	r22
    128a:	8b 01       	movw	r16, r22
    128c:	55 94       	asr	r5
    128e:	47 94       	ror	r4
    1290:	64 0d       	add	r22, r4
    1292:	75 1d       	adc	r23, r5
    1294:	04 19       	sub	r16, r4
    1296:	15 09       	sbc	r17, r5
    1298:	8c 85       	ldd	r24, Y+12	; 0x0c
    129a:	9d 85       	ldd	r25, Y+13	; 0x0d
    129c:	4e 84       	ldd	r4, Y+14	; 0x0e
    129e:	5f 84       	ldd	r5, Y+15	; 0x0f
    12a0:	95 95       	asr	r25
    12a2:	87 95       	ror	r24
    12a4:	9c 01       	movw	r18, r24
    12a6:	55 94       	asr	r5
    12a8:	47 94       	ror	r4
    12aa:	84 0d       	add	r24, r4
    12ac:	95 1d       	adc	r25, r5
    12ae:	24 19       	sub	r18, r4
    12b0:	35 09       	sbc	r19, r5
    12b2:	75 94       	asr	r7
    12b4:	67 94       	ror	r6
    12b6:	23 01       	movw	r4, r6
    12b8:	b5 94       	asr	r11
    12ba:	a7 94       	ror	r10
    12bc:	6a 0c       	add	r6, r10
    12be:	7b 1c       	adc	r7, r11
    12c0:	4a 18       	sub	r4, r10
    12c2:	5b 08       	sbc	r5, r11
    12c4:	95 94       	asr	r9
    12c6:	87 94       	ror	r8
    12c8:	54 01       	movw	r10, r8
    12ca:	d5 94       	asr	r13
    12cc:	c7 94       	ror	r12
    12ce:	8c 0c       	add	r8, r12
    12d0:	9d 1c       	adc	r9, r13
    12d2:	ac 18       	sub	r10, r12
    12d4:	bd 08       	sbc	r11, r13
    12d6:	75 95       	asr	r23
    12d8:	67 95       	ror	r22
    12da:	6b 01       	movw	r12, r22
    12dc:	95 95       	asr	r25
    12de:	87 95       	ror	r24
    12e0:	68 0f       	add	r22, r24
    12e2:	79 1f       	adc	r23, r25
    12e4:	c8 1a       	sub	r12, r24
    12e6:	d9 0a       	sbc	r13, r25
    12e8:	75 94       	asr	r7
    12ea:	67 94       	ror	r6
    12ec:	13 01       	movw	r2, r6
    12ee:	75 95       	asr	r23
    12f0:	67 95       	ror	r22
    12f2:	66 0e       	add	r6, r22
    12f4:	77 1e       	adc	r7, r23
    12f6:	26 1a       	sub	r2, r22
    12f8:	37 0a       	sbc	r3, r23
    12fa:	42 e8       	ldi	r20, 0x82	; 130
    12fc:	5a e5       	ldi	r21, 0x5A	; 90
    12fe:	15 03       	mulsu	r17, r21
    1300:	c0 01       	movw	r24, r0
    1302:	04 9f       	mul	r16, r20
    1304:	b0 01       	movw	r22, r0
    1306:	14 03       	mulsu	r17, r20
    1308:	9f 09       	sbc	r25, r15
    130a:	70 0d       	add	r23, r0
    130c:	81 1d       	adc	r24, r1
    130e:	9f 1d       	adc	r25, r15
    1310:	50 9f       	mul	r21, r16
    1312:	70 0d       	add	r23, r0
    1314:	81 1d       	adc	r24, r1
    1316:	9f 1d       	adc	r25, r15
    1318:	95 94       	asr	r9
    131a:	87 94       	ror	r8
    131c:	84 01       	movw	r16, r8
    131e:	88 0e       	add	r8, r24
    1320:	99 1e       	adc	r9, r25
    1322:	08 1b       	sub	r16, r24
    1324:	19 0b       	sbc	r17, r25
    1326:	55 94       	asr	r5
    1328:	47 94       	ror	r4
    132a:	d2 01       	movw	r26, r4
    132c:	d5 94       	asr	r13
    132e:	c7 94       	ror	r12
    1330:	4c 0c       	add	r4, r12
    1332:	5d 1c       	adc	r5, r13
    1334:	ac 19       	sub	r26, r12
    1336:	bd 09       	sbc	r27, r13
    1338:	35 03       	mulsu	r19, r21
    133a:	c0 01       	movw	r24, r0
    133c:	24 9f       	mul	r18, r20
    133e:	b0 01       	movw	r22, r0
    1340:	34 03       	mulsu	r19, r20
    1342:	9f 09       	sbc	r25, r15
    1344:	70 0d       	add	r23, r0
    1346:	81 1d       	adc	r24, r1
    1348:	9f 1d       	adc	r25, r15
    134a:	52 9f       	mul	r21, r18
    134c:	70 0d       	add	r23, r0
    134e:	81 1d       	adc	r24, r1
    1350:	9f 1d       	adc	r25, r15
    1352:	b5 94       	asr	r11
    1354:	a7 94       	ror	r10
    1356:	65 01       	movw	r12, r10
    1358:	a8 0e       	add	r10, r24
    135a:	b9 1e       	adc	r11, r25
    135c:	c8 1a       	sub	r12, r24
    135e:	d9 0a       	sbc	r13, r25
    1360:	69 92       	st	Y+, r6
    1362:	79 92       	st	Y+, r7
    1364:	89 92       	st	Y+, r8
    1366:	99 92       	st	Y+, r9
    1368:	49 92       	st	Y+, r4
    136a:	59 92       	st	Y+, r5
    136c:	a9 92       	st	Y+, r10
    136e:	b9 92       	st	Y+, r11
    1370:	29 92       	st	Y+, r2
    1372:	39 92       	st	Y+, r3
    1374:	09 93       	st	Y+, r16
    1376:	19 93       	st	Y+, r17
    1378:	a9 93       	st	Y+, r26
    137a:	b9 93       	st	Y+, r27
    137c:	c9 92       	st	Y+, r12
    137e:	d9 92       	st	Y+, r13
    1380:	ea 94       	dec	r14
    1382:	09 f0       	breq	.+2      	; 0x1386 <run+0x238>
    1384:	62 cf       	rjmp	.-316    	; 0x124a <run+0xfc>
  "rjmp 1b \n"
  );

  // remainder of the butterflies (fourth and higher)
  // initialize
  asm volatile (
    1386:	00 e2       	ldi	r16, 0x20	; 32
    1388:	c0 2e       	mov	r12, r16
    138a:	dd 24       	eor	r13, r13
    138c:	0a e2       	ldi	r16, 0x2A	; 42
    138e:	90 2e       	mov	r9, r16
    1390:	ee e9       	ldi	r30, 0x9E	; 158
    1392:	f7 e0       	ldi	r31, 0x07	; 7
    1394:	00 e1       	ldi	r16, 0x10	; 16
    1396:	a0 2e       	mov	r10, r16
    1398:	bb 24       	eor	r11, r11
    139a:	04 e0       	ldi	r16, 0x04	; 4
    139c:	e0 2e       	mov	r14, r16
    139e:	a4 e7       	ldi	r26, 0x74	; 116
    13a0:	b9 e2       	ldi	r27, 0x29	; 41
    13a2:	ed 01       	movw	r28, r26
    13a4:	ca 0d       	add	r28, r10
    13a6:	db 1d       	adc	r29, r11
    13a8:	8e 2c       	mov	r8, r14
    13aa:	2d 90       	ld	r2, X+
    13ac:	3c 90       	ld	r3, X
    13ae:	48 80       	ld	r4, Y
    13b0:	59 80       	ldd	r5, Y+1	; 0x01
    13b2:	35 94       	asr	r3
    13b4:	27 94       	ror	r2
    13b6:	31 01       	movw	r6, r2
    13b8:	55 94       	asr	r5
    13ba:	47 94       	ror	r4
    13bc:	64 0c       	add	r6, r4
    13be:	75 1c       	adc	r7, r5
    13c0:	24 18       	sub	r2, r4
    13c2:	35 08       	sbc	r3, r5
    13c4:	29 92       	st	Y+, r2
    13c6:	39 92       	st	Y+, r3
    13c8:	7c 92       	st	X, r7
    13ca:	6e 92       	st	-X, r6
    13cc:	ac 0d       	add	r26, r12
    13ce:	bd 1d       	adc	r27, r13
    13d0:	11 97       	sbiw	r26, 0x01	; 1
    13d2:	ea 94       	dec	r14
    13d4:	08 81       	ld	r16, Y
    13d6:	19 81       	ldd	r17, Y+1	; 0x01
    13d8:	3c 91       	ld	r19, X
    13da:	2e 91       	ld	r18, -X
    13dc:	45 91       	lpm	r20, Z+
    13de:	55 91       	lpm	r21, Z+
    13e0:	65 91       	lpm	r22, Z+
    13e2:	75 91       	lpm	r23, Z+
    13e4:	15 02       	muls	r17, r21
    13e6:	20 01       	movw	r4, r0
    13e8:	04 9f       	mul	r16, r20
    13ea:	10 01       	movw	r2, r0
    13ec:	14 03       	mulsu	r17, r20
    13ee:	5f 08       	sbc	r5, r15
    13f0:	30 0c       	add	r3, r0
    13f2:	41 1c       	adc	r4, r1
    13f4:	5f 1c       	adc	r5, r15
    13f6:	50 9f       	mul	r21, r16
    13f8:	30 0c       	add	r3, r0
    13fa:	41 1c       	adc	r4, r1
    13fc:	5f 1c       	adc	r5, r15
    13fe:	37 02       	muls	r19, r23
    1400:	30 01       	movw	r6, r0
    1402:	26 9f       	mul	r18, r22
    1404:	20 0c       	add	r2, r0
    1406:	31 1c       	adc	r3, r1
    1408:	46 1c       	adc	r4, r6
    140a:	57 1c       	adc	r5, r7
    140c:	36 03       	mulsu	r19, r22
    140e:	5f 08       	sbc	r5, r15
    1410:	30 0c       	add	r3, r0
    1412:	41 1c       	adc	r4, r1
    1414:	5f 1c       	adc	r5, r15
    1416:	72 9f       	mul	r23, r18
    1418:	30 0c       	add	r3, r0
    141a:	41 1c       	adc	r4, r1
    141c:	5f 1c       	adc	r5, r15
    141e:	0e 01       	movw	r0, r28
    1420:	ca 19       	sub	r28, r10
    1422:	db 09       	sbc	r29, r11
    1424:	28 80       	ld	r2, Y
    1426:	39 80       	ldd	r3, Y+1	; 0x01
    1428:	35 94       	asr	r3
    142a:	27 94       	ror	r2
    142c:	31 01       	movw	r6, r2
    142e:	64 0c       	add	r6, r4
    1430:	75 1c       	adc	r7, r5
    1432:	24 18       	sub	r2, r4
    1434:	35 08       	sbc	r3, r5
    1436:	68 82       	st	Y, r6
    1438:	79 82       	std	Y+1, r7	; 0x01
    143a:	e0 01       	movw	r28, r0
    143c:	29 92       	st	Y+, r2
    143e:	39 92       	st	Y+, r3
    1440:	17 02       	muls	r17, r23
    1442:	20 01       	movw	r4, r0
    1444:	06 9f       	mul	r16, r22
    1446:	10 01       	movw	r2, r0
    1448:	16 03       	mulsu	r17, r22
    144a:	5f 08       	sbc	r5, r15
    144c:	30 0c       	add	r3, r0
    144e:	41 1c       	adc	r4, r1
    1450:	5f 1c       	adc	r5, r15
    1452:	70 9f       	mul	r23, r16
    1454:	30 0c       	add	r3, r0
    1456:	41 1c       	adc	r4, r1
    1458:	5f 1c       	adc	r5, r15
    145a:	35 02       	muls	r19, r21
    145c:	30 01       	movw	r6, r0
    145e:	24 9f       	mul	r18, r20
    1460:	20 18       	sub	r2, r0
    1462:	31 08       	sbc	r3, r1
    1464:	46 08       	sbc	r4, r6
    1466:	57 08       	sbc	r5, r7
    1468:	34 03       	mulsu	r19, r20
    146a:	5f 1c       	adc	r5, r15
    146c:	30 18       	sub	r3, r0
    146e:	41 08       	sbc	r4, r1
    1470:	5f 08       	sbc	r5, r15
    1472:	52 9f       	mul	r21, r18
    1474:	30 18       	sub	r3, r0
    1476:	41 08       	sbc	r4, r1
    1478:	5f 08       	sbc	r5, r15
    147a:	0d 01       	movw	r0, r26
    147c:	aa 19       	sub	r26, r10
    147e:	bb 09       	sbc	r27, r11
    1480:	2d 90       	ld	r2, X+
    1482:	3c 90       	ld	r3, X
    1484:	35 94       	asr	r3
    1486:	27 94       	ror	r2
    1488:	31 01       	movw	r6, r2
    148a:	64 0c       	add	r6, r4
    148c:	75 1c       	adc	r7, r5
    148e:	24 18       	sub	r2, r4
    1490:	35 08       	sbc	r3, r5
    1492:	7c 92       	st	X, r7
    1494:	6e 92       	st	-X, r6
    1496:	d0 01       	movw	r26, r0
    1498:	2d 92       	st	X+, r2
    149a:	3c 92       	st	X, r3
    149c:	12 97       	sbiw	r26, 0x02	; 2
    149e:	ea 94       	dec	r14
    14a0:	09 f0       	breq	.+2      	; 0x14a4 <run+0x356>
    14a2:	98 cf       	rjmp	.-208    	; 0x13d4 <run+0x286>
    14a4:	de 01       	movw	r26, r28
    14a6:	aa 19       	sub	r26, r10
    14a8:	bb 09       	sbc	r27, r11
    14aa:	2d 90       	ld	r2, X+
    14ac:	3c 90       	ld	r3, X
    14ae:	48 80       	ld	r4, Y
    14b0:	59 80       	ldd	r5, Y+1	; 0x01
    14b2:	35 94       	asr	r3
    14b4:	27 94       	ror	r2
    14b6:	31 01       	movw	r6, r2
    14b8:	55 94       	asr	r5
    14ba:	47 94       	ror	r4
    14bc:	64 0c       	add	r6, r4
    14be:	75 1c       	adc	r7, r5
    14c0:	24 18       	sub	r2, r4
    14c2:	35 08       	sbc	r3, r5
    14c4:	28 82       	st	Y, r2
    14c6:	39 82       	std	Y+1, r3	; 0x01
    14c8:	7c 92       	st	X, r7
    14ca:	6e 92       	st	-X, r6
    14cc:	c5 01       	movw	r24, r10
    14ce:	96 95       	lsr	r25
    14d0:	87 95       	ror	r24
    14d2:	c8 0f       	add	r28, r24
    14d4:	d9 1f       	adc	r29, r25
    14d6:	c4 37       	cpi	r28, 0x74	; 116
    14d8:	d9 05       	cpc	r29, r9
    14da:	40 f4       	brcc	.+16     	; 0x14ec <run+0x39e>
    14dc:	de 01       	movw	r26, r28
    14de:	ca 0d       	add	r28, r10
    14e0:	db 1d       	adc	r29, r11
    14e2:	e8 2c       	mov	r14, r8
    14e4:	ea 19       	sub	r30, r10
    14e6:	fb 09       	sbc	r31, r11
    14e8:	34 96       	adiw	r30, 0x04	; 4
    14ea:	5f cf       	rjmp	.-322    	; 0x13aa <run+0x25c>
    14ec:	85 fc       	sbrc	r8, 5
    14ee:	06 c0       	rjmp	.+12     	; 0x14fc <run+0x3ae>
    14f0:	ea 2c       	mov	r14, r10
    14f2:	e6 94       	lsr	r14
    14f4:	56 01       	movw	r10, r12
    14f6:	cc 0c       	add	r12, r12
    14f8:	dd 1c       	adc	r13, r13
    14fa:	51 cf       	rjmp	.-350    	; 0x139e <run+0x250>
   "r14", "r15", "r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23", "r24", "r25",
   "r26", "r27", "r28", "r29", "r30", "r31" // clobber list for whole thing
  );

  // get the clobbers off the stack
  asm volatile (
    14fc:	df 91       	pop	r29
    14fe:	cf 91       	pop	r28
    1500:	1f 91       	pop	r17
    1502:	0f 91       	pop	r16
    1504:	ff 90       	pop	r15
    1506:	ef 90       	pop	r14
    1508:	df 90       	pop	r13
    150a:	cf 90       	pop	r12
    150c:	bf 90       	pop	r11
    150e:	af 90       	pop	r10
    1510:	9f 90       	pop	r9
    1512:	8f 90       	pop	r8
    1514:	7f 90       	pop	r7
    1516:	6f 90       	pop	r6
    1518:	5f 90       	pop	r5
    151a:	4f 90       	pop	r4
    151c:	3f 90       	pop	r3
    151e:	2f 90       	pop	r2
    1520:	11 24       	eor	r1, r1
}

static inline void fht_mag_lin(void) {
  // save registers that are getting clobbered
  // avr-gcc requires r2:r17,r28:r29, and r1 cleared
  asm volatile (
    1522:	2f 92       	push	r2
    1524:	3f 92       	push	r3
    1526:	4f 92       	push	r4
    1528:	5f 92       	push	r5
    152a:	6f 92       	push	r6
    152c:	7f 92       	push	r7
    152e:	8f 92       	push	r8
    1530:	ff 92       	push	r15
    1532:	0f 93       	push	r16
    1534:	1f 93       	push	r17
    1536:	cf 93       	push	r28
    1538:	df 93       	push	r29
  "push r28 \n"
  "push r29 \n"
  );

  // this returns an 16b unsigned value which is 16*((img^2 + real^2)^0.5)
  asm volatile (
    153a:	a4 e7       	ldi	r26, 0x74	; 116
    153c:	b9 e2       	ldi	r27, 0x29	; 41
    153e:	c1 eb       	ldi	r28, 0xB1	; 177
    1540:	d5 e2       	ldi	r29, 0x25	; 37
    1542:	e4 e7       	ldi	r30, 0x74	; 116
    1544:	fa e2       	ldi	r31, 0x2A	; 42
    1546:	4f 01       	movw	r8, r30
    1548:	ff 24       	eor	r15, r15
    154a:	40 e4       	ldi	r20, 0x40	; 64
    154c:	0d 91       	ld	r16, X+
    154e:	1d 91       	ld	r17, X+
    1550:	98 01       	movw	r18, r16
    1552:	06 c0       	rjmp	.+12     	; 0x1560 <run+0x412>
    1554:	f4 01       	movw	r30, r8
    1556:	0d 91       	ld	r16, X+
    1558:	1d 91       	ld	r17, X+
    155a:	32 91       	ld	r19, -Z
    155c:	22 91       	ld	r18, -Z
    155e:	4f 01       	movw	r8, r30
    1560:	11 02       	muls	r17, r17
    1562:	20 01       	movw	r4, r0
    1564:	00 9f       	mul	r16, r16
    1566:	10 01       	movw	r2, r0
    1568:	98 03       	fmulsu	r17, r16
    156a:	5f 08       	sbc	r5, r15
    156c:	30 0c       	add	r3, r0
    156e:	41 1c       	adc	r4, r1
    1570:	5f 1c       	adc	r5, r15
    1572:	33 02       	muls	r19, r19
    1574:	30 01       	movw	r6, r0
    1576:	22 9f       	mul	r18, r18
    1578:	20 0c       	add	r2, r0
    157a:	31 1c       	adc	r3, r1
    157c:	46 1c       	adc	r4, r6
    157e:	57 1c       	adc	r5, r7
    1580:	ba 03       	fmulsu	r19, r18
    1582:	5f 08       	sbc	r5, r15
    1584:	30 0c       	add	r3, r0
    1586:	41 1c       	adc	r4, r1
    1588:	5f 1c       	adc	r5, r15
    158a:	11 27       	eor	r17, r17
    158c:	55 20       	and	r5, r5
    158e:	61 f0       	breq	.+24     	; 0x15a8 <run+0x45a>
    1590:	18 e0       	ldi	r17, 0x08	; 8
    1592:	f2 01       	movw	r30, r4
    1594:	f0 34       	cpi	r31, 0x40	; 64
    1596:	28 f5       	brcc	.+74     	; 0x15e2 <run+0x494>
    1598:	33 0c       	add	r3, r3
    159a:	ee 1f       	adc	r30, r30
    159c:	ff 1f       	adc	r31, r31
    159e:	33 0c       	add	r3, r3
    15a0:	ee 1f       	adc	r30, r30
    15a2:	ff 1f       	adc	r31, r31
    15a4:	1a 95       	dec	r17
    15a6:	1d c0       	rjmp	.+58     	; 0x15e2 <run+0x494>
    15a8:	44 20       	and	r4, r4
    15aa:	69 f0       	breq	.+26     	; 0x15c6 <run+0x478>
    15ac:	14 e0       	ldi	r17, 0x04	; 4
    15ae:	f4 2d       	mov	r31, r4
    15b0:	e3 2d       	mov	r30, r3
    15b2:	f0 34       	cpi	r31, 0x40	; 64
    15b4:	b0 f4       	brcc	.+44     	; 0x15e2 <run+0x494>
    15b6:	22 0c       	add	r2, r2
    15b8:	ee 1f       	adc	r30, r30
    15ba:	ff 1f       	adc	r31, r31
    15bc:	22 0c       	add	r2, r2
    15be:	ee 1f       	adc	r30, r30
    15c0:	ff 1f       	adc	r31, r31
    15c2:	1a 95       	dec	r17
    15c4:	f6 cf       	rjmp	.-20     	; 0x15b2 <run+0x464>
    15c6:	f1 01       	movw	r30, r2
    15c8:	f0 34       	cpi	r31, 0x40	; 64
    15ca:	58 f4       	brcc	.+22     	; 0x15e2 <run+0x494>
    15cc:	f0 31       	cpi	r31, 0x10	; 16
    15ce:	60 f4       	brcc	.+24     	; 0x15e8 <run+0x49a>
    15d0:	f1 30       	cpi	r31, 0x01	; 1
    15d2:	78 f0       	brcs	.+30     	; 0x15f2 <run+0x4a4>
    15d4:	f2 95       	swap	r31
    15d6:	e2 95       	swap	r30
    15d8:	ef 70       	andi	r30, 0x0F	; 15
    15da:	ef 2b       	or	r30, r31
    15dc:	e6 95       	lsr	r30
    15de:	f1 e0       	ldi	r31, 0x01	; 1
    15e0:	08 c0       	rjmp	.+16     	; 0x15f2 <run+0x4a4>
    15e2:	ef 2f       	mov	r30, r31
    15e4:	f2 e0       	ldi	r31, 0x02	; 2
    15e6:	05 c0       	rjmp	.+10     	; 0x15f2 <run+0x4a4>
    15e8:	ee 0f       	add	r30, r30
    15ea:	ff 1f       	adc	r31, r31
    15ec:	ef 2f       	mov	r30, r31
    15ee:	e0 68       	ori	r30, 0x80	; 128
    15f0:	f1 e0       	ldi	r31, 0x01	; 1
    15f2:	e2 5d       	subi	r30, 0xD2	; 210
    15f4:	fb 4f       	sbci	r31, 0xFB	; 251
    15f6:	04 91       	lpm	r16, Z
    15f8:	22 27       	eor	r18, r18
    15fa:	11 23       	and	r17, r17
    15fc:	21 f0       	breq	.+8      	; 0x1606 <run+0x4b8>
    15fe:	00 0f       	add	r16, r16
    1600:	22 1f       	adc	r18, r18
    1602:	1a 95       	dec	r17
    1604:	e1 f7       	brne	.-8      	; 0x15fe <run+0x4b0>
    1606:	09 93       	st	Y+, r16
    1608:	29 93       	st	Y+, r18
    160a:	4a 95       	dec	r20
    160c:	09 f0       	breq	.+2      	; 0x1610 <run+0x4c2>
    160e:	a2 cf       	rjmp	.-188    	; 0x1554 <run+0x406>
  : "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", "r16", "r17", "r26", "r27",
   "r28", "r29", "r30", "r31", "r15", "r18", "r19", "r20", "r8" // clobber list
  );

  // get the clobbers off the stack
  asm volatile (
    1610:	df 91       	pop	r29
    1612:	cf 91       	pop	r28
    1614:	1f 91       	pop	r17
    1616:	0f 91       	pop	r16
    1618:	ff 90       	pop	r15
    161a:	8f 90       	pop	r8
    161c:	7f 90       	pop	r7
    161e:	6f 90       	pop	r6
    1620:	5f 90       	pop	r5
    1622:	4f 90       	pop	r4
    1624:	3f 90       	pop	r3
    1626:	2f 90       	pop	r2
    1628:	11 24       	eor	r1, r1
	fht_window(); // window the data for better frequency response
	fht_reorder(); // reorder the data before doing the fht
	fht_run(); // process the data in the fht
	fht_mag_lin(); // take the output of the fht
	
	updateLEDs();
    162a:	24 db       	rcall	.-2488   	; 0xc74 <updateLEDs>
	flag_fft = false;
    162c:	10 92 02 21 	sts	0x2102, r1
    1630:	df 91       	pop	r29
    1632:	cf 91       	pop	r28
    1634:	1f 91       	pop	r17
    1636:	0f 91       	pop	r16
    1638:	ff 90       	pop	r15
    163a:	ef 90       	pop	r14
    163c:	df 90       	pop	r13
    163e:	cf 90       	pop	r12
    1640:	bf 90       	pop	r11
    1642:	af 90       	pop	r10
    1644:	9f 90       	pop	r9
    1646:	8f 90       	pop	r8
    1648:	7f 90       	pop	r7
    164a:	6f 90       	pop	r6
    164c:	5f 90       	pop	r5
    164e:	4f 90       	pop	r4
    1650:	3f 90       	pop	r3
    1652:	2f 90       	pop	r2
    1654:	08 95       	ret

00001656 <write_byte_eeprom>:

/*
	return false when the procedure was failed, true when success
*/
bool write_byte_eeprom(uint8_t addr, uint8_t data)
{
    1656:	1f 93       	push	r17
    1658:	cf 93       	push	r28
    165a:	df 93       	push	r29
    165c:	16 2f       	mov	r17, r22
	uint8_t rev_data;
	
	nvm_eeprom_write_byte(addr, data);
    165e:	c8 2f       	mov	r28, r24
    1660:	d0 e0       	ldi	r29, 0x00	; 0
    1662:	ce 01       	movw	r24, r28
    1664:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	rev_data = nvm_eeprom_read_byte(addr);
    1668:	ce 01       	movw	r24, r28
    166a:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	if (rev_data == data)
    166e:	91 e0       	ldi	r25, 0x01	; 1
    1670:	18 13       	cpse	r17, r24
    1672:	90 e0       	ldi	r25, 0x00	; 0
	} 
	else
	{
		return false;
	}	
    1674:	89 2f       	mov	r24, r25
    1676:	df 91       	pop	r29
    1678:	cf 91       	pop	r28
    167a:	1f 91       	pop	r17
    167c:	08 95       	ret

0000167e <init_i2c>:
{
	cmd_read_register(index, offset);
	wait_result();
	
	return REG_READ;
}
    167e:	cf 93       	push	r28
    1680:	df 93       	push	r29
    1682:	cd b7       	in	r28, 0x3d	; 61
    1684:	de b7       	in	r29, 0x3e	; 62
    1686:	29 97       	sbiw	r28, 0x09	; 9
    1688:	cd bf       	out	0x3d, r28	; 61
    168a:	de bf       	out	0x3e, r29	; 62
    168c:	80 e8       	ldi	r24, 0x80	; 128
    168e:	9a e1       	ldi	r25, 0x1A	; 26
    1690:	a6 e0       	ldi	r26, 0x06	; 6
    1692:	b0 e0       	ldi	r27, 0x00	; 0
    1694:	89 83       	std	Y+1, r24	; 0x01
    1696:	9a 83       	std	Y+2, r25	; 0x02
    1698:	ab 83       	std	Y+3, r26	; 0x03
    169a:	bc 83       	std	Y+4, r27	; 0x04
    169c:	83 e2       	ldi	r24, 0x23	; 35
    169e:	90 e0       	ldi	r25, 0x00	; 0
    16a0:	a0 e0       	ldi	r26, 0x00	; 0
    16a2:	b0 e0       	ldi	r27, 0x00	; 0
    16a4:	8d 83       	std	Y+5, r24	; 0x05
    16a6:	9e 83       	std	Y+6, r25	; 0x06
    16a8:	af 83       	std	Y+7, r26	; 0x07
    16aa:	b8 87       	std	Y+8, r27	; 0x08
    16ac:	80 e5       	ldi	r24, 0x50	; 80
    16ae:	89 87       	std	Y+9, r24	; 0x09
    16b0:	60 e4       	ldi	r22, 0x40	; 64
    16b2:	83 e0       	ldi	r24, 0x03	; 3
    16b4:	0e 94 b6 1c 	call	0x396c	; 0x396c <sysclk_enable_module>
    16b8:	be 01       	movw	r22, r28
    16ba:	6f 5f       	subi	r22, 0xFF	; 255
    16bc:	7f 4f       	sbci	r23, 0xFF	; 255
    16be:	80 e8       	ldi	r24, 0x80	; 128
    16c0:	94 e0       	ldi	r25, 0x04	; 4
    16c2:	0e 94 07 22 	call	0x440e	; 0x440e <twi_master_init>
    16c6:	e0 e8       	ldi	r30, 0x80	; 128
    16c8:	f4 e0       	ldi	r31, 0x04	; 4
    16ca:	81 81       	ldd	r24, Z+1	; 0x01
    16cc:	88 60       	ori	r24, 0x08	; 8
    16ce:	81 83       	std	Z+1, r24	; 0x01
    16d0:	78 94       	sei
    16d2:	29 96       	adiw	r28, 0x09	; 9
    16d4:	cd bf       	out	0x3d, r28	; 61
    16d6:	de bf       	out	0x3e, r29	; 62
    16d8:	df 91       	pop	r29
    16da:	cf 91       	pop	r28
    16dc:	08 95       	ret

000016de <init_mtch6301>:
    16de:	40 e0       	ldi	r20, 0x00	; 0
    16e0:	59 e1       	ldi	r21, 0x19	; 25
    16e2:	60 e2       	ldi	r22, 0x20	; 32
    16e4:	80 e4       	ldi	r24, 0x40	; 64
    16e6:	96 e0       	ldi	r25, 0x06	; 6
    16e8:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    16ec:	80 e2       	ldi	r24, 0x20	; 32
    16ee:	80 93 b0 00 	sts	0x00B0, r24
    16f2:	e0 e4       	ldi	r30, 0x40	; 64
    16f4:	f6 e0       	ldi	r31, 0x06	; 6
    16f6:	82 87       	std	Z+10, r24	; 0x0a
    16f8:	81 e0       	ldi	r24, 0x01	; 1
    16fa:	81 87       	std	Z+9, r24	; 0x09
    16fc:	e0 ea       	ldi	r30, 0xA0	; 160
    16fe:	f0 e0       	ldi	r31, 0x00	; 0
    1700:	82 81       	ldd	r24, Z+2	; 0x02
    1702:	81 60       	ori	r24, 0x01	; 1
    1704:	82 83       	std	Z+2, r24	; 0x02
    1706:	78 94       	sei
    1708:	08 95       	ret

0000170a <init_mtchio>:
    170a:	41 e0       	ldi	r20, 0x01	; 1
    170c:	50 e0       	ldi	r21, 0x00	; 0
    170e:	60 e2       	ldi	r22, 0x20	; 32
    1710:	80 e0       	ldi	r24, 0x00	; 0
    1712:	96 e0       	ldi	r25, 0x06	; 6
    1714:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    1718:	41 e0       	ldi	r20, 0x01	; 1
    171a:	50 e0       	ldi	r21, 0x00	; 0
    171c:	60 e4       	ldi	r22, 0x40	; 64
    171e:	80 e0       	ldi	r24, 0x00	; 0
    1720:	96 e0       	ldi	r25, 0x06	; 6
    1722:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    1726:	41 e0       	ldi	r20, 0x01	; 1
    1728:	50 e0       	ldi	r21, 0x00	; 0
    172a:	60 e8       	ldi	r22, 0x80	; 128
    172c:	80 e0       	ldi	r24, 0x00	; 0
    172e:	96 e0       	ldi	r25, 0x06	; 6
    1730:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    1734:	41 e0       	ldi	r20, 0x01	; 1
    1736:	50 e0       	ldi	r21, 0x00	; 0
    1738:	60 e4       	ldi	r22, 0x40	; 64
    173a:	80 e6       	ldi	r24, 0x60	; 96
    173c:	96 e0       	ldi	r25, 0x06	; 6
    173e:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    1742:	41 e0       	ldi	r20, 0x01	; 1
    1744:	50 e0       	ldi	r21, 0x00	; 0
    1746:	61 e0       	ldi	r22, 0x01	; 1
    1748:	80 ee       	ldi	r24, 0xE0	; 224
    174a:	97 e0       	ldi	r25, 0x07	; 7
    174c:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    1750:	41 e0       	ldi	r20, 0x01	; 1
    1752:	50 e0       	ldi	r21, 0x00	; 0
    1754:	61 e0       	ldi	r22, 0x01	; 1
    1756:	80 e6       	ldi	r24, 0x60	; 96
    1758:	96 e0       	ldi	r25, 0x06	; 6
    175a:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    175e:	41 e0       	ldi	r20, 0x01	; 1
    1760:	50 e0       	ldi	r21, 0x00	; 0
    1762:	62 e0       	ldi	r22, 0x02	; 2
    1764:	80 e6       	ldi	r24, 0x60	; 96
    1766:	96 e0       	ldi	r25, 0x06	; 6
    1768:	0c 94 cd 1c 	jmp	0x399a	; 0x399a <ioport_configure_port_pin>
    176c:	08 95       	ret

0000176e <cmd_write_register>:
    176e:	cf 93       	push	r28
    1770:	df 93       	push	r29
    1772:	cd b7       	in	r28, 0x3d	; 61
    1774:	de b7       	in	r29, 0x3e	; 62
    1776:	61 97       	sbiw	r28, 0x11	; 17
    1778:	cd bf       	out	0x3d, r28	; 61
    177a:	de bf       	out	0x3e, r29	; 62
    177c:	9a ef       	ldi	r25, 0xFA	; 250
    177e:	90 93 d4 20 	sts	0x20D4, r25
    1782:	95 e5       	ldi	r25, 0x55	; 85
    1784:	99 83       	std	Y+1, r25	; 0x01
    1786:	94 e0       	ldi	r25, 0x04	; 4
    1788:	9a 83       	std	Y+2, r25	; 0x02
    178a:	95 e1       	ldi	r25, 0x15	; 21
    178c:	9b 83       	std	Y+3, r25	; 0x03
    178e:	8c 83       	std	Y+4, r24	; 0x04
    1790:	6d 83       	std	Y+5, r22	; 0x05
    1792:	4e 83       	std	Y+6, r20	; 0x06
    1794:	0e 94 89 19 	call	0x3312	; 0x3312 <wdt_kick>
    1798:	be 01       	movw	r22, r28
    179a:	69 5f       	subi	r22, 0xF9	; 249
    179c:	7f 4f       	sbci	r23, 0xFF	; 255
    179e:	8b e0       	ldi	r24, 0x0B	; 11
    17a0:	fb 01       	movw	r30, r22
    17a2:	11 92       	st	Z+, r1
    17a4:	8a 95       	dec	r24
    17a6:	e9 f7       	brne	.-6      	; 0x17a2 <cmd_write_register+0x34>
    17a8:	85 e2       	ldi	r24, 0x25	; 37
    17aa:	8f 83       	std	Y+7, r24	; 0x07
    17ac:	ce 01       	movw	r24, r28
    17ae:	01 96       	adiw	r24, 0x01	; 1
    17b0:	8d 87       	std	Y+13, r24	; 0x0d
    17b2:	9e 87       	std	Y+14, r25	; 0x0e
    17b4:	86 e0       	ldi	r24, 0x06	; 6
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	8f 87       	std	Y+15, r24	; 0x0f
    17ba:	98 8b       	std	Y+16, r25	; 0x10
    17bc:	40 e0       	ldi	r20, 0x00	; 0
    17be:	80 e8       	ldi	r24, 0x80	; 128
    17c0:	94 e0       	ldi	r25, 0x04	; 4
    17c2:	0e 94 1c 22 	call	0x4438	; 0x4438 <twi_master_transfer>
    17c6:	80 93 d4 20 	sts	0x20D4, r24
    17ca:	91 e0       	ldi	r25, 0x01	; 1
    17cc:	90 93 32 21 	sts	0x2132, r25
    17d0:	81 11       	cpse	r24, r1
    17d2:	01 c0       	rjmp	.+2      	; 0x17d6 <cmd_write_register+0x68>
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	89 2f       	mov	r24, r25
    17d8:	61 96       	adiw	r28, 0x11	; 17
    17da:	cd bf       	out	0x3d, r28	; 61
    17dc:	de bf       	out	0x3e, r29	; 62
    17de:	df 91       	pop	r29
    17e0:	cf 91       	pop	r28
    17e2:	08 95       	ret

000017e4 <cmd_mtch6301>:
	twi_master_write(&TWI_MASTER, &package);
	cmd_status = 1;
}

void cmd_mtch6301(uint8_t cmd)
{
    17e4:	1f 93       	push	r17
    17e6:	cf 93       	push	r28
    17e8:	df 93       	push	r29
    17ea:	cd b7       	in	r28, 0x3d	; 61
    17ec:	de b7       	in	r29, 0x3e	; 62
    17ee:	2e 97       	sbiw	r28, 0x0e	; 14
    17f0:	cd bf       	out	0x3d, r28	; 61
    17f2:	de bf       	out	0x3e, r29	; 62
	status_res = ERR_UNSUPPORTED_DEV;
    17f4:	9a ef       	ldi	r25, 0xFA	; 250
    17f6:	90 93 d4 20 	sts	0x20D4, r25
	uint8_t cmd_slaver[3]={0x55,0x01,cmd};
    17fa:	95 e5       	ldi	r25, 0x55	; 85
    17fc:	99 83       	std	Y+1, r25	; 0x01
    17fe:	11 e0       	ldi	r17, 0x01	; 1
    1800:	1a 83       	std	Y+2, r17	; 0x02
    1802:	8b 83       	std	Y+3, r24	; 0x03
		
	#ifdef ENABLE_WDT
		wdt_kick();
    1804:	0e 94 89 19 	call	0x3312	; 0x3312 <wdt_kick>
	#endif
	
	twi_package_t package = {
    1808:	be 01       	movw	r22, r28
    180a:	6c 5f       	subi	r22, 0xFC	; 252
    180c:	7f 4f       	sbci	r23, 0xFF	; 255
    180e:	8b e0       	ldi	r24, 0x0B	; 11
    1810:	fb 01       	movw	r30, r22
    1812:	11 92       	st	Z+, r1
    1814:	8a 95       	dec	r24
    1816:	e9 f7       	brne	.-6      	; 0x1812 <cmd_mtch6301+0x2e>
    1818:	85 e2       	ldi	r24, 0x25	; 37
    181a:	8c 83       	std	Y+4, r24	; 0x04
    181c:	ce 01       	movw	r24, r28
    181e:	01 96       	adiw	r24, 0x01	; 1
    1820:	8a 87       	std	Y+10, r24	; 0x0a
    1822:	9b 87       	std	Y+11, r25	; 0x0b
    1824:	83 e0       	ldi	r24, 0x03	; 3
    1826:	90 e0       	ldi	r25, 0x00	; 0
    1828:	8c 87       	std	Y+12, r24	; 0x0c
    182a:	9d 87       	std	Y+13, r25	; 0x0d
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    182c:	40 e0       	ldi	r20, 0x00	; 0
    182e:	80 e8       	ldi	r24, 0x80	; 128
    1830:	94 e0       	ldi	r25, 0x04	; 4
    1832:	0e 94 1c 22 	call	0x4438	; 0x4438 <twi_master_transfer>
		.buffer			= (void *)cmd_slaver,
		.length			= 3,
		.no_wait		= false
	};
	
	status_res = twi_master_write(&TWI_MASTER, &package);
    1836:	80 93 d4 20 	sts	0x20D4, r24
	cmd_status = 1;
    183a:	10 93 32 21 	sts	0x2132, r17
}
    183e:	2e 96       	adiw	r28, 0x0e	; 14
    1840:	cd bf       	out	0x3d, r28	; 61
    1842:	de bf       	out	0x3e, r29	; 62
    1844:	df 91       	pop	r29
    1846:	cf 91       	pop	r28
    1848:	1f 91       	pop	r17
    184a:	08 95       	ret

0000184c <write_mtch_settings>:
	}
	
	cmd_res = 0x01;
}	

bool write_mtch_settings(void) {
    184c:	cf 93       	push	r28
    184e:	df 93       	push	r29
	status_code_t write_status = STATUS_OK;
	if (!EEPROM_MTCH_UPDATE_BOOL) {
    1850:	85 e5       	ldi	r24, 0x55	; 85
    1852:	90 e0       	ldi	r25, 0x00	; 0
    1854:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1858:	88 23       	and	r24, r24
    185a:	09 f4       	brne	.+2      	; 0x185e <write_mtch_settings+0x12>
    185c:	60 c5       	rjmp	.+2752   	; 0x231e <write_mtch_settings+0xad2>
		return true;
	}
	#ifdef ENABLE_WDT
		wdt_kick();
    185e:	0e 94 89 19 	call	0x3312	; 0x3312 <wdt_kick>
	#endif
	
	twinkle(64, 64, 64);
    1862:	40 e4       	ldi	r20, 0x40	; 64
    1864:	60 e4       	ldi	r22, 0x40	; 64
    1866:	80 e4       	ldi	r24, 0x40	; 64
    1868:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    186c:	2f e9       	ldi	r18, 0x9F	; 159
    186e:	86 e8       	ldi	r24, 0x86	; 134
    1870:	91 e0       	ldi	r25, 0x01	; 1
    1872:	21 50       	subi	r18, 0x01	; 1
    1874:	80 40       	sbci	r24, 0x00	; 0
    1876:	90 40       	sbci	r25, 0x00	; 0
    1878:	e1 f7       	brne	.-8      	; 0x1872 <write_mtch_settings+0x26>
    187a:	00 c0       	rjmp	.+0      	; 0x187c <write_mtch_settings+0x30>
    187c:	00 00       	nop
	
	_delay_ms(500);
	
	//turn off touch and save to NVRAM first
	cmd_mtch6301(0x00);
    187e:	80 e0       	ldi	r24, 0x00	; 0
    1880:	b1 df       	rcall	.-158    	; 0x17e4 <cmd_mtch6301>
    1882:	2f e9       	ldi	r18, 0x9F	; 159
    1884:	86 e8       	ldi	r24, 0x86	; 134
    1886:	91 e0       	ldi	r25, 0x01	; 1
    1888:	21 50       	subi	r18, 0x01	; 1
    188a:	80 40       	sbci	r24, 0x00	; 0
    188c:	90 40       	sbci	r25, 0x00	; 0
    188e:	e1 f7       	brne	.-8      	; 0x1888 <write_mtch_settings+0x3c>
    1890:	00 c0       	rjmp	.+0      	; 0x1892 <write_mtch_settings+0x46>
    1892:	00 00       	nop
	_delay_ms(500);
	cmd_mtch6301(0x00);
    1894:	80 e0       	ldi	r24, 0x00	; 0
    1896:	a6 df       	rcall	.-180    	; 0x17e4 <cmd_mtch6301>
    1898:	83 e2       	ldi	r24, 0x23	; 35
    189a:	94 ef       	ldi	r25, 0xF4	; 244
    189c:	01 97       	sbiw	r24, 0x01	; 1
    189e:	f1 f7       	brne	.-4      	; 0x189c <write_mtch_settings+0x50>
    18a0:	00 c0       	rjmp	.+0      	; 0x18a2 <write_mtch_settings+0x56>
    18a2:	00 00       	nop
	_delay_ms(250);
	cmd_mtch6301(0x17);
    18a4:	87 e1       	ldi	r24, 0x17	; 23
    18a6:	9e df       	rcall	.-196    	; 0x17e4 <cmd_mtch6301>
    18a8:	9f e9       	ldi	r25, 0x9F	; 159
    18aa:	26 e8       	ldi	r18, 0x86	; 134
    18ac:	81 e0       	ldi	r24, 0x01	; 1
    18ae:	91 50       	subi	r25, 0x01	; 1
    18b0:	20 40       	sbci	r18, 0x00	; 0
    18b2:	80 40       	sbci	r24, 0x00	; 0
    18b4:	e1 f7       	brne	.-8      	; 0x18ae <write_mtch_settings+0x62>
    18b6:	00 c0       	rjmp	.+0      	; 0x18b8 <write_mtch_settings+0x6c>
    18b8:	00 00       	nop
	_delay_ms(500);

	//GENERAL - INDEX 0x00
	if (EEPROM_GENERAL_UPDATE_BOOL) {
    18ba:	8d e4       	ldi	r24, 0x4D	; 77
    18bc:	90 e0       	ldi	r25, 0x00	; 0
    18be:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    18c2:	88 23       	and	r24, r24
    18c4:	09 f4       	brne	.+2      	; 0x18c8 <write_mtch_settings+0x7c>
    18c6:	72 c0       	rjmp	.+228    	; 0x19ac <write_mtch_settings+0x160>
		twinkle(255, 0, 0);
    18c8:	40 e0       	ldi	r20, 0x00	; 0
    18ca:	60 e0       	ldi	r22, 0x00	; 0
    18cc:	8f ef       	ldi	r24, 0xFF	; 255
    18ce:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x00, 0x01, EEPROM_NUMRXCHANNELS); //NUM RX CHANNELS
    18d2:	8a e0       	ldi	r24, 0x0A	; 10
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    18da:	48 2f       	mov	r20, r24
    18dc:	61 e0       	ldi	r22, 0x01	; 1
    18de:	80 e0       	ldi	r24, 0x00	; 0
    18e0:	46 df       	rcall	.-372    	; 0x176e <cmd_write_register>
    18e2:	c8 2f       	mov	r28, r24
    18e4:	83 e2       	ldi	r24, 0x23	; 35
    18e6:	94 ef       	ldi	r25, 0xF4	; 244
    18e8:	01 97       	sbiw	r24, 0x01	; 1
    18ea:	f1 f7       	brne	.-4      	; 0x18e8 <write_mtch_settings+0x9c>
    18ec:	00 c0       	rjmp	.+0      	; 0x18ee <write_mtch_settings+0xa2>
    18ee:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x00, 0x02, EEPROM_NUMTXCHANNELS); //NUM TX CHANNELS
    18f0:	8b e0       	ldi	r24, 0x0B	; 11
    18f2:	90 e0       	ldi	r25, 0x00	; 0
    18f4:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    18f8:	48 2f       	mov	r20, r24
    18fa:	62 e0       	ldi	r22, 0x02	; 2
    18fc:	80 e0       	ldi	r24, 0x00	; 0
    18fe:	37 df       	rcall	.-402    	; 0x176e <cmd_write_register>
    1900:	c8 2b       	or	r28, r24
    1902:	83 e2       	ldi	r24, 0x23	; 35
    1904:	94 ef       	ldi	r25, 0xF4	; 244
    1906:	01 97       	sbiw	r24, 0x01	; 1
    1908:	f1 f7       	brne	.-4      	; 0x1906 <write_mtch_settings+0xba>
    190a:	00 c0       	rjmp	.+0      	; 0x190c <write_mtch_settings+0xc0>
    190c:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x00, 0x04, EEPROM_RXSCALE_7_0); //RX SCALING [7:0]
    190e:	8c e0       	ldi	r24, 0x0C	; 12
    1910:	90 e0       	ldi	r25, 0x00	; 0
    1912:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1916:	48 2f       	mov	r20, r24
    1918:	64 e0       	ldi	r22, 0x04	; 4
    191a:	80 e0       	ldi	r24, 0x00	; 0
    191c:	28 df       	rcall	.-432    	; 0x176e <cmd_write_register>
    191e:	c8 2b       	or	r28, r24
    1920:	83 e2       	ldi	r24, 0x23	; 35
    1922:	94 ef       	ldi	r25, 0xF4	; 244
    1924:	01 97       	sbiw	r24, 0x01	; 1
    1926:	f1 f7       	brne	.-4      	; 0x1924 <write_mtch_settings+0xd8>
    1928:	00 c0       	rjmp	.+0      	; 0x192a <write_mtch_settings+0xde>
    192a:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x00, 0x05, EEPROM_RXSCALE_15_8); //RX SCALING [15:8]
    192c:	8d e0       	ldi	r24, 0x0D	; 13
    192e:	90 e0       	ldi	r25, 0x00	; 0
    1930:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1934:	48 2f       	mov	r20, r24
    1936:	65 e0       	ldi	r22, 0x05	; 5
    1938:	80 e0       	ldi	r24, 0x00	; 0
    193a:	19 df       	rcall	.-462    	; 0x176e <cmd_write_register>
    193c:	c8 2b       	or	r28, r24
    193e:	83 e2       	ldi	r24, 0x23	; 35
    1940:	94 ef       	ldi	r25, 0xF4	; 244
    1942:	01 97       	sbiw	r24, 0x01	; 1
    1944:	f1 f7       	brne	.-4      	; 0x1942 <write_mtch_settings+0xf6>
    1946:	00 c0       	rjmp	.+0      	; 0x1948 <write_mtch_settings+0xfc>
    1948:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x00, 0x06, EEPROM_TXSCALE_7_0); //TX SCALING [7:0]
    194a:	8e e0       	ldi	r24, 0x0E	; 14
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1952:	48 2f       	mov	r20, r24
    1954:	66 e0       	ldi	r22, 0x06	; 6
    1956:	80 e0       	ldi	r24, 0x00	; 0
    1958:	0a df       	rcall	.-492    	; 0x176e <cmd_write_register>
    195a:	c8 2b       	or	r28, r24
    195c:	83 e2       	ldi	r24, 0x23	; 35
    195e:	94 ef       	ldi	r25, 0xF4	; 244
    1960:	01 97       	sbiw	r24, 0x01	; 1
    1962:	f1 f7       	brne	.-4      	; 0x1960 <write_mtch_settings+0x114>
    1964:	00 c0       	rjmp	.+0      	; 0x1966 <write_mtch_settings+0x11a>
    1966:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x00, 0x07, EEPROM_TXSCALE_15_8); //TX SCALING [15:8]
    1968:	8f e0       	ldi	r24, 0x0F	; 15
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1970:	48 2f       	mov	r20, r24
    1972:	67 e0       	ldi	r22, 0x07	; 7
    1974:	80 e0       	ldi	r24, 0x00	; 0
    1976:	fb de       	rcall	.-522    	; 0x176e <cmd_write_register>
    1978:	d8 2f       	mov	r29, r24
    197a:	83 e2       	ldi	r24, 0x23	; 35
    197c:	94 ef       	ldi	r25, 0xF4	; 244
    197e:	01 97       	sbiw	r24, 0x01	; 1
    1980:	f1 f7       	brne	.-4      	; 0x197e <write_mtch_settings+0x132>
    1982:	00 c0       	rjmp	.+0      	; 0x1984 <write_mtch_settings+0x138>
    1984:	00 00       	nop
		_delay_ms(250);
		cmd_mtch6301(0x17);
    1986:	87 e1       	ldi	r24, 0x17	; 23
    1988:	2d df       	rcall	.-422    	; 0x17e4 <cmd_mtch6301>
    198a:	9f e9       	ldi	r25, 0x9F	; 159
    198c:	26 e8       	ldi	r18, 0x86	; 134
    198e:	81 e0       	ldi	r24, 0x01	; 1
    1990:	91 50       	subi	r25, 0x01	; 1
    1992:	20 40       	sbci	r18, 0x00	; 0
    1994:	80 40       	sbci	r24, 0x00	; 0
    1996:	e1 f7       	brne	.-8      	; 0x1990 <write_mtch_settings+0x144>
    1998:	00 c0       	rjmp	.+0      	; 0x199a <write_mtch_settings+0x14e>
    199a:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x00, 0x05, EEPROM_RXSCALE_15_8); //RX SCALING [15:8]
		_delay_ms(250);
		 write_status |= cmd_write_register(0x00, 0x06, EEPROM_TXSCALE_7_0); //TX SCALING [7:0]
		_delay_ms(250);
		 write_status |= cmd_write_register(0x00, 0x07, EEPROM_TXSCALE_15_8); //TX SCALING [15:8]
    199c:	cd 2b       	or	r28, r29
		_delay_ms(250);
		cmd_mtch6301(0x17);
		_delay_ms(500);
		nvm_eeprom_write_byte(EEPROM_INDEX_GENERAL, STATUS_OK != write_status);
    199e:	61 e0       	ldi	r22, 0x01	; 1
    19a0:	09 f4       	brne	.+2      	; 0x19a4 <write_mtch_settings+0x158>
    19a2:	60 e0       	ldi	r22, 0x00	; 0
    19a4:	8d e4       	ldi	r24, 0x4D	; 77
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	}
	
	
	//RXMAP - INDEX 0x01
	if (EEPROM_RXMAP_UPDATE_BOOL) {
    19ac:	8e e4       	ldi	r24, 0x4E	; 78
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    19b4:	88 23       	and	r24, r24
    19b6:	09 f4       	brne	.+2      	; 0x19ba <write_mtch_settings+0x16e>
    19b8:	db c0       	rjmp	.+438    	; 0x1b70 <write_mtch_settings+0x324>
		twinkle(255, 128, 0);
    19ba:	40 e0       	ldi	r20, 0x00	; 0
    19bc:	60 e8       	ldi	r22, 0x80	; 128
    19be:	8f ef       	ldi	r24, 0xFF	; 255
    19c0:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x01, 0x00, EEPROM_RXPIN0);
    19c4:	80 e1       	ldi	r24, 0x10	; 16
    19c6:	90 e0       	ldi	r25, 0x00	; 0
    19c8:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    19cc:	48 2f       	mov	r20, r24
    19ce:	60 e0       	ldi	r22, 0x00	; 0
    19d0:	81 e0       	ldi	r24, 0x01	; 1
    19d2:	cd de       	rcall	.-614    	; 0x176e <cmd_write_register>
    19d4:	c8 2f       	mov	r28, r24
    19d6:	83 e2       	ldi	r24, 0x23	; 35
    19d8:	94 ef       	ldi	r25, 0xF4	; 244
    19da:	01 97       	sbiw	r24, 0x01	; 1
    19dc:	f1 f7       	brne	.-4      	; 0x19da <write_mtch_settings+0x18e>
    19de:	00 c0       	rjmp	.+0      	; 0x19e0 <write_mtch_settings+0x194>
    19e0:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x01, EEPROM_RXPIN1);
    19e2:	81 e1       	ldi	r24, 0x11	; 17
    19e4:	90 e0       	ldi	r25, 0x00	; 0
    19e6:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    19ea:	48 2f       	mov	r20, r24
    19ec:	61 e0       	ldi	r22, 0x01	; 1
    19ee:	81 e0       	ldi	r24, 0x01	; 1
    19f0:	be de       	rcall	.-644    	; 0x176e <cmd_write_register>
    19f2:	c8 2b       	or	r28, r24
    19f4:	83 e2       	ldi	r24, 0x23	; 35
    19f6:	94 ef       	ldi	r25, 0xF4	; 244
    19f8:	01 97       	sbiw	r24, 0x01	; 1
    19fa:	f1 f7       	brne	.-4      	; 0x19f8 <write_mtch_settings+0x1ac>
    19fc:	00 c0       	rjmp	.+0      	; 0x19fe <write_mtch_settings+0x1b2>
    19fe:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x02, EEPROM_RXPIN2);
    1a00:	82 e1       	ldi	r24, 0x12	; 18
    1a02:	90 e0       	ldi	r25, 0x00	; 0
    1a04:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1a08:	48 2f       	mov	r20, r24
    1a0a:	62 e0       	ldi	r22, 0x02	; 2
    1a0c:	81 e0       	ldi	r24, 0x01	; 1
    1a0e:	af de       	rcall	.-674    	; 0x176e <cmd_write_register>
    1a10:	c8 2b       	or	r28, r24
    1a12:	83 e2       	ldi	r24, 0x23	; 35
    1a14:	94 ef       	ldi	r25, 0xF4	; 244
    1a16:	01 97       	sbiw	r24, 0x01	; 1
    1a18:	f1 f7       	brne	.-4      	; 0x1a16 <write_mtch_settings+0x1ca>
    1a1a:	00 c0       	rjmp	.+0      	; 0x1a1c <write_mtch_settings+0x1d0>
    1a1c:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x03, EEPROM_RXPIN3);
    1a1e:	83 e1       	ldi	r24, 0x13	; 19
    1a20:	90 e0       	ldi	r25, 0x00	; 0
    1a22:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1a26:	48 2f       	mov	r20, r24
    1a28:	63 e0       	ldi	r22, 0x03	; 3
    1a2a:	81 e0       	ldi	r24, 0x01	; 1
    1a2c:	a0 de       	rcall	.-704    	; 0x176e <cmd_write_register>
    1a2e:	c8 2b       	or	r28, r24
    1a30:	83 e2       	ldi	r24, 0x23	; 35
    1a32:	94 ef       	ldi	r25, 0xF4	; 244
    1a34:	01 97       	sbiw	r24, 0x01	; 1
    1a36:	f1 f7       	brne	.-4      	; 0x1a34 <write_mtch_settings+0x1e8>
    1a38:	00 c0       	rjmp	.+0      	; 0x1a3a <write_mtch_settings+0x1ee>
    1a3a:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x04, EEPROM_RXPIN4);
    1a3c:	84 e1       	ldi	r24, 0x14	; 20
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1a44:	48 2f       	mov	r20, r24
    1a46:	64 e0       	ldi	r22, 0x04	; 4
    1a48:	81 e0       	ldi	r24, 0x01	; 1
    1a4a:	91 de       	rcall	.-734    	; 0x176e <cmd_write_register>
    1a4c:	c8 2b       	or	r28, r24
    1a4e:	83 e2       	ldi	r24, 0x23	; 35
    1a50:	94 ef       	ldi	r25, 0xF4	; 244
    1a52:	01 97       	sbiw	r24, 0x01	; 1
    1a54:	f1 f7       	brne	.-4      	; 0x1a52 <write_mtch_settings+0x206>
    1a56:	00 c0       	rjmp	.+0      	; 0x1a58 <write_mtch_settings+0x20c>
    1a58:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x05, EEPROM_RXPIN5);
    1a5a:	85 e1       	ldi	r24, 0x15	; 21
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
    1a5e:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1a62:	48 2f       	mov	r20, r24
    1a64:	65 e0       	ldi	r22, 0x05	; 5
    1a66:	81 e0       	ldi	r24, 0x01	; 1
    1a68:	82 de       	rcall	.-764    	; 0x176e <cmd_write_register>
    1a6a:	c8 2b       	or	r28, r24
    1a6c:	83 e2       	ldi	r24, 0x23	; 35
    1a6e:	94 ef       	ldi	r25, 0xF4	; 244
    1a70:	01 97       	sbiw	r24, 0x01	; 1
    1a72:	f1 f7       	brne	.-4      	; 0x1a70 <write_mtch_settings+0x224>
    1a74:	00 c0       	rjmp	.+0      	; 0x1a76 <write_mtch_settings+0x22a>
    1a76:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x06, EEPROM_RXPIN6);
    1a78:	86 e1       	ldi	r24, 0x16	; 22
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1a80:	48 2f       	mov	r20, r24
    1a82:	66 e0       	ldi	r22, 0x06	; 6
    1a84:	81 e0       	ldi	r24, 0x01	; 1
    1a86:	73 de       	rcall	.-794    	; 0x176e <cmd_write_register>
    1a88:	c8 2b       	or	r28, r24
    1a8a:	83 e2       	ldi	r24, 0x23	; 35
    1a8c:	94 ef       	ldi	r25, 0xF4	; 244
    1a8e:	01 97       	sbiw	r24, 0x01	; 1
    1a90:	f1 f7       	brne	.-4      	; 0x1a8e <write_mtch_settings+0x242>
    1a92:	00 c0       	rjmp	.+0      	; 0x1a94 <write_mtch_settings+0x248>
    1a94:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x07, EEPROM_RXPIN7);
    1a96:	87 e1       	ldi	r24, 0x17	; 23
    1a98:	90 e0       	ldi	r25, 0x00	; 0
    1a9a:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1a9e:	48 2f       	mov	r20, r24
    1aa0:	67 e0       	ldi	r22, 0x07	; 7
    1aa2:	81 e0       	ldi	r24, 0x01	; 1
    1aa4:	64 de       	rcall	.-824    	; 0x176e <cmd_write_register>
    1aa6:	c8 2b       	or	r28, r24
    1aa8:	83 e2       	ldi	r24, 0x23	; 35
    1aaa:	94 ef       	ldi	r25, 0xF4	; 244
    1aac:	01 97       	sbiw	r24, 0x01	; 1
    1aae:	f1 f7       	brne	.-4      	; 0x1aac <write_mtch_settings+0x260>
    1ab0:	00 c0       	rjmp	.+0      	; 0x1ab2 <write_mtch_settings+0x266>
    1ab2:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x08, EEPROM_RXPIN8);
    1ab4:	88 e1       	ldi	r24, 0x18	; 24
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1abc:	48 2f       	mov	r20, r24
    1abe:	68 e0       	ldi	r22, 0x08	; 8
    1ac0:	81 e0       	ldi	r24, 0x01	; 1
    1ac2:	55 de       	rcall	.-854    	; 0x176e <cmd_write_register>
    1ac4:	c8 2b       	or	r28, r24
    1ac6:	83 e2       	ldi	r24, 0x23	; 35
    1ac8:	94 ef       	ldi	r25, 0xF4	; 244
    1aca:	01 97       	sbiw	r24, 0x01	; 1
    1acc:	f1 f7       	brne	.-4      	; 0x1aca <write_mtch_settings+0x27e>
    1ace:	00 c0       	rjmp	.+0      	; 0x1ad0 <write_mtch_settings+0x284>
    1ad0:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x09, EEPROM_RXPIN9);
    1ad2:	89 e1       	ldi	r24, 0x19	; 25
    1ad4:	90 e0       	ldi	r25, 0x00	; 0
    1ad6:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1ada:	48 2f       	mov	r20, r24
    1adc:	69 e0       	ldi	r22, 0x09	; 9
    1ade:	81 e0       	ldi	r24, 0x01	; 1
    1ae0:	46 de       	rcall	.-884    	; 0x176e <cmd_write_register>
    1ae2:	c8 2b       	or	r28, r24
    1ae4:	83 e2       	ldi	r24, 0x23	; 35
    1ae6:	94 ef       	ldi	r25, 0xF4	; 244
    1ae8:	01 97       	sbiw	r24, 0x01	; 1
    1aea:	f1 f7       	brne	.-4      	; 0x1ae8 <write_mtch_settings+0x29c>
    1aec:	00 c0       	rjmp	.+0      	; 0x1aee <write_mtch_settings+0x2a2>
    1aee:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x0a, EEPROM_RXPIN10);
    1af0:	8a e1       	ldi	r24, 0x1A	; 26
    1af2:	90 e0       	ldi	r25, 0x00	; 0
    1af4:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1af8:	48 2f       	mov	r20, r24
    1afa:	6a e0       	ldi	r22, 0x0A	; 10
    1afc:	81 e0       	ldi	r24, 0x01	; 1
    1afe:	37 de       	rcall	.-914    	; 0x176e <cmd_write_register>
    1b00:	c8 2b       	or	r28, r24
    1b02:	83 e2       	ldi	r24, 0x23	; 35
    1b04:	94 ef       	ldi	r25, 0xF4	; 244
    1b06:	01 97       	sbiw	r24, 0x01	; 1
    1b08:	f1 f7       	brne	.-4      	; 0x1b06 <write_mtch_settings+0x2ba>
    1b0a:	00 c0       	rjmp	.+0      	; 0x1b0c <write_mtch_settings+0x2c0>
    1b0c:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x0b, EEPROM_RXPIN11);
    1b0e:	8b e1       	ldi	r24, 0x1B	; 27
    1b10:	90 e0       	ldi	r25, 0x00	; 0
    1b12:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1b16:	48 2f       	mov	r20, r24
    1b18:	6b e0       	ldi	r22, 0x0B	; 11
    1b1a:	81 e0       	ldi	r24, 0x01	; 1
    1b1c:	28 de       	rcall	.-944    	; 0x176e <cmd_write_register>
    1b1e:	c8 2b       	or	r28, r24
    1b20:	83 e2       	ldi	r24, 0x23	; 35
    1b22:	94 ef       	ldi	r25, 0xF4	; 244
    1b24:	01 97       	sbiw	r24, 0x01	; 1
    1b26:	f1 f7       	brne	.-4      	; 0x1b24 <write_mtch_settings+0x2d8>
    1b28:	00 c0       	rjmp	.+0      	; 0x1b2a <write_mtch_settings+0x2de>
    1b2a:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x0c, EEPROM_RXPIN12);
    1b2c:	8c e1       	ldi	r24, 0x1C	; 28
    1b2e:	90 e0       	ldi	r25, 0x00	; 0
    1b30:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1b34:	48 2f       	mov	r20, r24
    1b36:	6c e0       	ldi	r22, 0x0C	; 12
    1b38:	81 e0       	ldi	r24, 0x01	; 1
    1b3a:	19 de       	rcall	.-974    	; 0x176e <cmd_write_register>
    1b3c:	d8 2f       	mov	r29, r24
    1b3e:	83 e2       	ldi	r24, 0x23	; 35
    1b40:	94 ef       	ldi	r25, 0xF4	; 244
    1b42:	01 97       	sbiw	r24, 0x01	; 1
    1b44:	f1 f7       	brne	.-4      	; 0x1b42 <write_mtch_settings+0x2f6>
    1b46:	00 c0       	rjmp	.+0      	; 0x1b48 <write_mtch_settings+0x2fc>
    1b48:	00 00       	nop
		_delay_ms(250);
		cmd_mtch6301(0x17);
    1b4a:	87 e1       	ldi	r24, 0x17	; 23
    1b4c:	4b de       	rcall	.-874    	; 0x17e4 <cmd_mtch6301>
    1b4e:	9f e9       	ldi	r25, 0x9F	; 159
    1b50:	26 e8       	ldi	r18, 0x86	; 134
    1b52:	81 e0       	ldi	r24, 0x01	; 1
    1b54:	91 50       	subi	r25, 0x01	; 1
    1b56:	20 40       	sbci	r18, 0x00	; 0
    1b58:	80 40       	sbci	r24, 0x00	; 0
    1b5a:	e1 f7       	brne	.-8      	; 0x1b54 <write_mtch_settings+0x308>
    1b5c:	00 c0       	rjmp	.+0      	; 0x1b5e <write_mtch_settings+0x312>
    1b5e:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x0a, EEPROM_RXPIN10);
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x0b, EEPROM_RXPIN11);
		_delay_ms(250);
		 write_status |= cmd_write_register(0x01, 0x0c, EEPROM_RXPIN12);
    1b60:	cd 2b       	or	r28, r29
		_delay_ms(250);
		cmd_mtch6301(0x17);
		_delay_ms(500);
		nvm_eeprom_write_byte(EEPROM_INDEX_RXMAP, STATUS_OK != write_status);
    1b62:	61 e0       	ldi	r22, 0x01	; 1
    1b64:	09 f4       	brne	.+2      	; 0x1b68 <write_mtch_settings+0x31c>
    1b66:	60 e0       	ldi	r22, 0x00	; 0
    1b68:	8e e4       	ldi	r24, 0x4E	; 78
    1b6a:	90 e0       	ldi	r25, 0x00	; 0
    1b6c:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	}
	
	
	//TXMAP - INDEX 0x02
	if (EEPROM_TXMAP_UPDATE_BOOL) {
    1b70:	8f e4       	ldi	r24, 0x4F	; 79
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1b78:	88 23       	and	r24, r24
    1b7a:	09 f4       	brne	.+2      	; 0x1b7e <write_mtch_settings+0x332>
    1b7c:	26 c1       	rjmp	.+588    	; 0x1dca <write_mtch_settings+0x57e>
		twinkle(255, 255, 0);
    1b7e:	40 e0       	ldi	r20, 0x00	; 0
    1b80:	6f ef       	ldi	r22, 0xFF	; 255
    1b82:	8f ef       	ldi	r24, 0xFF	; 255
    1b84:	0e 94 ff 15 	call	0x2bfe	; 0x2bfe <twinkle>
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x02, 0x00, EEPROM_TXPIN0);
    1b88:	8d e1       	ldi	r24, 0x1D	; 29
    1b8a:	90 e0       	ldi	r25, 0x00	; 0
    1b8c:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1b90:	48 2f       	mov	r20, r24
    1b92:	60 e0       	ldi	r22, 0x00	; 0
    1b94:	82 e0       	ldi	r24, 0x02	; 2
    1b96:	eb dd       	rcall	.-1066   	; 0x176e <cmd_write_register>
    1b98:	c8 2f       	mov	r28, r24
    1b9a:	83 e2       	ldi	r24, 0x23	; 35
    1b9c:	94 ef       	ldi	r25, 0xF4	; 244
    1b9e:	01 97       	sbiw	r24, 0x01	; 1
    1ba0:	f1 f7       	brne	.-4      	; 0x1b9e <write_mtch_settings+0x352>
    1ba2:	00 c0       	rjmp	.+0      	; 0x1ba4 <write_mtch_settings+0x358>
    1ba4:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x01, EEPROM_TXPIN1);
    1ba6:	8e e1       	ldi	r24, 0x1E	; 30
    1ba8:	90 e0       	ldi	r25, 0x00	; 0
    1baa:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1bae:	48 2f       	mov	r20, r24
    1bb0:	61 e0       	ldi	r22, 0x01	; 1
    1bb2:	82 e0       	ldi	r24, 0x02	; 2
    1bb4:	dc dd       	rcall	.-1096   	; 0x176e <cmd_write_register>
    1bb6:	c8 2b       	or	r28, r24
    1bb8:	83 e2       	ldi	r24, 0x23	; 35
    1bba:	94 ef       	ldi	r25, 0xF4	; 244
    1bbc:	01 97       	sbiw	r24, 0x01	; 1
    1bbe:	f1 f7       	brne	.-4      	; 0x1bbc <write_mtch_settings+0x370>
    1bc0:	00 c0       	rjmp	.+0      	; 0x1bc2 <write_mtch_settings+0x376>
    1bc2:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x02, EEPROM_TXPIN2);
    1bc4:	8f e1       	ldi	r24, 0x1F	; 31
    1bc6:	90 e0       	ldi	r25, 0x00	; 0
    1bc8:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1bcc:	48 2f       	mov	r20, r24
    1bce:	62 e0       	ldi	r22, 0x02	; 2
    1bd0:	82 e0       	ldi	r24, 0x02	; 2
    1bd2:	cd dd       	rcall	.-1126   	; 0x176e <cmd_write_register>
    1bd4:	c8 2b       	or	r28, r24
    1bd6:	83 e2       	ldi	r24, 0x23	; 35
    1bd8:	94 ef       	ldi	r25, 0xF4	; 244
    1bda:	01 97       	sbiw	r24, 0x01	; 1
    1bdc:	f1 f7       	brne	.-4      	; 0x1bda <write_mtch_settings+0x38e>
    1bde:	00 c0       	rjmp	.+0      	; 0x1be0 <write_mtch_settings+0x394>
    1be0:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x03, EEPROM_TXPIN3);
    1be2:	80 e2       	ldi	r24, 0x20	; 32
    1be4:	90 e0       	ldi	r25, 0x00	; 0
    1be6:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1bea:	48 2f       	mov	r20, r24
    1bec:	63 e0       	ldi	r22, 0x03	; 3
    1bee:	82 e0       	ldi	r24, 0x02	; 2
    1bf0:	be dd       	rcall	.-1156   	; 0x176e <cmd_write_register>
    1bf2:	c8 2b       	or	r28, r24
    1bf4:	83 e2       	ldi	r24, 0x23	; 35
    1bf6:	94 ef       	ldi	r25, 0xF4	; 244
    1bf8:	01 97       	sbiw	r24, 0x01	; 1
    1bfa:	f1 f7       	brne	.-4      	; 0x1bf8 <write_mtch_settings+0x3ac>
    1bfc:	00 c0       	rjmp	.+0      	; 0x1bfe <write_mtch_settings+0x3b2>
    1bfe:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x04, EEPROM_TXPIN4);
    1c00:	81 e2       	ldi	r24, 0x21	; 33
    1c02:	90 e0       	ldi	r25, 0x00	; 0
    1c04:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1c08:	48 2f       	mov	r20, r24
    1c0a:	64 e0       	ldi	r22, 0x04	; 4
    1c0c:	82 e0       	ldi	r24, 0x02	; 2
    1c0e:	af dd       	rcall	.-1186   	; 0x176e <cmd_write_register>
    1c10:	c8 2b       	or	r28, r24
    1c12:	83 e2       	ldi	r24, 0x23	; 35
    1c14:	94 ef       	ldi	r25, 0xF4	; 244
    1c16:	01 97       	sbiw	r24, 0x01	; 1
    1c18:	f1 f7       	brne	.-4      	; 0x1c16 <write_mtch_settings+0x3ca>
    1c1a:	00 c0       	rjmp	.+0      	; 0x1c1c <write_mtch_settings+0x3d0>
    1c1c:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x05, EEPROM_TXPIN5);
    1c1e:	82 e2       	ldi	r24, 0x22	; 34
    1c20:	90 e0       	ldi	r25, 0x00	; 0
    1c22:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1c26:	48 2f       	mov	r20, r24
    1c28:	65 e0       	ldi	r22, 0x05	; 5
    1c2a:	82 e0       	ldi	r24, 0x02	; 2
    1c2c:	a0 dd       	rcall	.-1216   	; 0x176e <cmd_write_register>
    1c2e:	c8 2b       	or	r28, r24
    1c30:	83 e2       	ldi	r24, 0x23	; 35
    1c32:	94 ef       	ldi	r25, 0xF4	; 244
    1c34:	01 97       	sbiw	r24, 0x01	; 1
    1c36:	f1 f7       	brne	.-4      	; 0x1c34 <write_mtch_settings+0x3e8>
    1c38:	00 c0       	rjmp	.+0      	; 0x1c3a <write_mtch_settings+0x3ee>
    1c3a:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x06, EEPROM_TXPIN6);
    1c3c:	83 e2       	ldi	r24, 0x23	; 35
    1c3e:	90 e0       	ldi	r25, 0x00	; 0
    1c40:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1c44:	48 2f       	mov	r20, r24
    1c46:	66 e0       	ldi	r22, 0x06	; 6
    1c48:	82 e0       	ldi	r24, 0x02	; 2
    1c4a:	91 dd       	rcall	.-1246   	; 0x176e <cmd_write_register>
    1c4c:	c8 2b       	or	r28, r24
    1c4e:	83 e2       	ldi	r24, 0x23	; 35
    1c50:	94 ef       	ldi	r25, 0xF4	; 244
    1c52:	01 97       	sbiw	r24, 0x01	; 1
    1c54:	f1 f7       	brne	.-4      	; 0x1c52 <write_mtch_settings+0x406>
    1c56:	00 c0       	rjmp	.+0      	; 0x1c58 <write_mtch_settings+0x40c>
    1c58:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x07, EEPROM_TXPIN7);
    1c5a:	84 e2       	ldi	r24, 0x24	; 36
    1c5c:	90 e0       	ldi	r25, 0x00	; 0
    1c5e:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1c62:	48 2f       	mov	r20, r24
    1c64:	67 e0       	ldi	r22, 0x07	; 7
    1c66:	82 e0       	ldi	r24, 0x02	; 2
    1c68:	82 dd       	rcall	.-1276   	; 0x176e <cmd_write_register>
    1c6a:	c8 2b       	or	r28, r24
    1c6c:	83 e2       	ldi	r24, 0x23	; 35
    1c6e:	94 ef       	ldi	r25, 0xF4	; 244
    1c70:	01 97       	sbiw	r24, 0x01	; 1
    1c72:	f1 f7       	brne	.-4      	; 0x1c70 <write_mtch_settings+0x424>
    1c74:	00 c0       	rjmp	.+0      	; 0x1c76 <write_mtch_settings+0x42a>
    1c76:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x08, EEPROM_TXPIN8);
    1c78:	85 e2       	ldi	r24, 0x25	; 37
    1c7a:	90 e0       	ldi	r25, 0x00	; 0
    1c7c:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1c80:	48 2f       	mov	r20, r24
    1c82:	68 e0       	ldi	r22, 0x08	; 8
    1c84:	82 e0       	ldi	r24, 0x02	; 2
    1c86:	73 dd       	rcall	.-1306   	; 0x176e <cmd_write_register>
    1c88:	c8 2b       	or	r28, r24
    1c8a:	83 e2       	ldi	r24, 0x23	; 35
    1c8c:	94 ef       	ldi	r25, 0xF4	; 244
    1c8e:	01 97       	sbiw	r24, 0x01	; 1
    1c90:	f1 f7       	brne	.-4      	; 0x1c8e <write_mtch_settings+0x442>
    1c92:	00 c0       	rjmp	.+0      	; 0x1c94 <write_mtch_settings+0x448>
    1c94:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x09, EEPROM_TXPIN9);
    1c96:	86 e2       	ldi	r24, 0x26	; 38
    1c98:	90 e0       	ldi	r25, 0x00	; 0
    1c9a:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1c9e:	48 2f       	mov	r20, r24
    1ca0:	69 e0       	ldi	r22, 0x09	; 9
    1ca2:	82 e0       	ldi	r24, 0x02	; 2
    1ca4:	64 dd       	rcall	.-1336   	; 0x176e <cmd_write_register>
    1ca6:	c8 2b       	or	r28, r24
    1ca8:	83 e2       	ldi	r24, 0x23	; 35
    1caa:	94 ef       	ldi	r25, 0xF4	; 244
    1cac:	01 97       	sbiw	r24, 0x01	; 1
    1cae:	f1 f7       	brne	.-4      	; 0x1cac <write_mtch_settings+0x460>
    1cb0:	00 c0       	rjmp	.+0      	; 0x1cb2 <write_mtch_settings+0x466>
    1cb2:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x0a, EEPROM_TXPIN10);
    1cb4:	87 e2       	ldi	r24, 0x27	; 39
    1cb6:	90 e0       	ldi	r25, 0x00	; 0
    1cb8:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1cbc:	48 2f       	mov	r20, r24
    1cbe:	6a e0       	ldi	r22, 0x0A	; 10
    1cc0:	82 e0       	ldi	r24, 0x02	; 2
    1cc2:	55 dd       	rcall	.-1366   	; 0x176e <cmd_write_register>
    1cc4:	c8 2b       	or	r28, r24
    1cc6:	83 e2       	ldi	r24, 0x23	; 35
    1cc8:	94 ef       	ldi	r25, 0xF4	; 244
    1cca:	01 97       	sbiw	r24, 0x01	; 1
    1ccc:	f1 f7       	brne	.-4      	; 0x1cca <write_mtch_settings+0x47e>
    1cce:	00 c0       	rjmp	.+0      	; 0x1cd0 <write_mtch_settings+0x484>
    1cd0:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x0b, EEPROM_TXPIN11);
    1cd2:	88 e2       	ldi	r24, 0x28	; 40
    1cd4:	90 e0       	ldi	r25, 0x00	; 0
    1cd6:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1cda:	48 2f       	mov	r20, r24
    1cdc:	6b e0       	ldi	r22, 0x0B	; 11
    1cde:	82 e0       	ldi	r24, 0x02	; 2
    1ce0:	46 dd       	rcall	.-1396   	; 0x176e <cmd_write_register>
    1ce2:	c8 2b       	or	r28, r24
    1ce4:	83 e2       	ldi	r24, 0x23	; 35
    1ce6:	94 ef       	ldi	r25, 0xF4	; 244
    1ce8:	01 97       	sbiw	r24, 0x01	; 1
    1cea:	f1 f7       	brne	.-4      	; 0x1ce8 <write_mtch_settings+0x49c>
    1cec:	00 c0       	rjmp	.+0      	; 0x1cee <write_mtch_settings+0x4a2>
    1cee:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x0c, EEPROM_TXPIN12);
    1cf0:	89 e2       	ldi	r24, 0x29	; 41
    1cf2:	90 e0       	ldi	r25, 0x00	; 0
    1cf4:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1cf8:	48 2f       	mov	r20, r24
    1cfa:	6c e0       	ldi	r22, 0x0C	; 12
    1cfc:	82 e0       	ldi	r24, 0x02	; 2
    1cfe:	37 dd       	rcall	.-1426   	; 0x176e <cmd_write_register>
    1d00:	c8 2b       	or	r28, r24
    1d02:	83 e2       	ldi	r24, 0x23	; 35
    1d04:	94 ef       	ldi	r25, 0xF4	; 244
    1d06:	01 97       	sbiw	r24, 0x01	; 1
    1d08:	f1 f7       	brne	.-4      	; 0x1d06 <write_mtch_settings+0x4ba>
    1d0a:	00 c0       	rjmp	.+0      	; 0x1d0c <write_mtch_settings+0x4c0>
    1d0c:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x0d, EEPROM_TXPIN13);
    1d0e:	8a e2       	ldi	r24, 0x2A	; 42
    1d10:	90 e0       	ldi	r25, 0x00	; 0
    1d12:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1d16:	48 2f       	mov	r20, r24
    1d18:	6d e0       	ldi	r22, 0x0D	; 13
    1d1a:	82 e0       	ldi	r24, 0x02	; 2
    1d1c:	28 dd       	rcall	.-1456   	; 0x176e <cmd_write_register>
    1d1e:	c8 2b       	or	r28, r24
    1d20:	83 e2       	ldi	r24, 0x23	; 35
    1d22:	94 ef       	ldi	r25, 0xF4	; 244
    1d24:	01 97       	sbiw	r24, 0x01	; 1
    1d26:	f1 f7       	brne	.-4      	; 0x1d24 <write_mtch_settings+0x4d8>
    1d28:	00 c0       	rjmp	.+0      	; 0x1d2a <write_mtch_settings+0x4de>
    1d2a:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x0e, EEPROM_TXPIN14);
    1d2c:	8b e2       	ldi	r24, 0x2B	; 43
    1d2e:	90 e0       	ldi	r25, 0x00	; 0
    1d30:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1d34:	48 2f       	mov	r20, r24
    1d36:	6e e0       	ldi	r22, 0x0E	; 14
    1d38:	82 e0       	ldi	r24, 0x02	; 2
    1d3a:	19 dd       	rcall	.-1486   	; 0x176e <cmd_write_register>
    1d3c:	c8 2b       	or	r28, r24
    1d3e:	83 e2       	ldi	r24, 0x23	; 35
    1d40:	94 ef       	ldi	r25, 0xF4	; 244
    1d42:	01 97       	sbiw	r24, 0x01	; 1
    1d44:	f1 f7       	brne	.-4      	; 0x1d42 <write_mtch_settings+0x4f6>
    1d46:	00 c0       	rjmp	.+0      	; 0x1d48 <write_mtch_settings+0x4fc>
    1d48:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x0f, EEPROM_TXPIN15);
    1d4a:	8c e2       	ldi	r24, 0x2C	; 44
    1d4c:	90 e0       	ldi	r25, 0x00	; 0
    1d4e:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1d52:	48 2f       	mov	r20, r24
    1d54:	6f e0       	ldi	r22, 0x0F	; 15
    1d56:	82 e0       	ldi	r24, 0x02	; 2
    1d58:	0a dd       	rcall	.-1516   	; 0x176e <cmd_write_register>
    1d5a:	c8 2b       	or	r28, r24
    1d5c:	83 e2       	ldi	r24, 0x23	; 35
    1d5e:	94 ef       	ldi	r25, 0xF4	; 244
    1d60:	01 97       	sbiw	r24, 0x01	; 1
    1d62:	f1 f7       	brne	.-4      	; 0x1d60 <write_mtch_settings+0x514>
    1d64:	00 c0       	rjmp	.+0      	; 0x1d66 <write_mtch_settings+0x51a>
    1d66:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x10, EEPROM_TXPIN16);
    1d68:	8d e2       	ldi	r24, 0x2D	; 45
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1d70:	48 2f       	mov	r20, r24
    1d72:	60 e1       	ldi	r22, 0x10	; 16
    1d74:	82 e0       	ldi	r24, 0x02	; 2
    1d76:	fb dc       	rcall	.-1546   	; 0x176e <cmd_write_register>
    1d78:	c8 2b       	or	r28, r24
    1d7a:	83 e2       	ldi	r24, 0x23	; 35
    1d7c:	94 ef       	ldi	r25, 0xF4	; 244
    1d7e:	01 97       	sbiw	r24, 0x01	; 1
    1d80:	f1 f7       	brne	.-4      	; 0x1d7e <write_mtch_settings+0x532>
    1d82:	00 c0       	rjmp	.+0      	; 0x1d84 <write_mtch_settings+0x538>
    1d84:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x11, EEPROM_TXPIN17);
    1d86:	8e e2       	ldi	r24, 0x2E	; 46
    1d88:	90 e0       	ldi	r25, 0x00	; 0
    1d8a:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1d8e:	48 2f       	mov	r20, r24
    1d90:	61 e1       	ldi	r22, 0x11	; 17
    1d92:	82 e0       	ldi	r24, 0x02	; 2
    1d94:	ec dc       	rcall	.-1576   	; 0x176e <cmd_write_register>
    1d96:	d8 2f       	mov	r29, r24
    1d98:	83 e2       	ldi	r24, 0x23	; 35
    1d9a:	94 ef       	ldi	r25, 0xF4	; 244
    1d9c:	01 97       	sbiw	r24, 0x01	; 1
    1d9e:	f1 f7       	brne	.-4      	; 0x1d9c <write_mtch_settings+0x550>
    1da0:	00 c0       	rjmp	.+0      	; 0x1da2 <write_mtch_settings+0x556>
    1da2:	00 00       	nop
		_delay_ms(250);
		cmd_mtch6301(0x17);
    1da4:	87 e1       	ldi	r24, 0x17	; 23
    1da6:	1e dd       	rcall	.-1476   	; 0x17e4 <cmd_mtch6301>
    1da8:	9f e9       	ldi	r25, 0x9F	; 159
    1daa:	26 e8       	ldi	r18, 0x86	; 134
    1dac:	81 e0       	ldi	r24, 0x01	; 1
    1dae:	91 50       	subi	r25, 0x01	; 1
    1db0:	20 40       	sbci	r18, 0x00	; 0
    1db2:	80 40       	sbci	r24, 0x00	; 0
    1db4:	e1 f7       	brne	.-8      	; 0x1dae <write_mtch_settings+0x562>
    1db6:	00 c0       	rjmp	.+0      	; 0x1db8 <write_mtch_settings+0x56c>
    1db8:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x0f, EEPROM_TXPIN15);
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x10, EEPROM_TXPIN16);
		_delay_ms(250);
		 write_status |= cmd_write_register(0x02, 0x11, EEPROM_TXPIN17);
    1dba:	cd 2b       	or	r28, r29
		_delay_ms(250);
		cmd_mtch6301(0x17);
		_delay_ms(500);
		nvm_eeprom_write_byte(EEPROM_INDEX_TXMAP, STATUS_OK != write_status);
    1dbc:	61 e0       	ldi	r22, 0x01	; 1
    1dbe:	09 f4       	brne	.+2      	; 0x1dc2 <write_mtch_settings+0x576>
    1dc0:	60 e0       	ldi	r22, 0x00	; 0
    1dc2:	8f e4       	ldi	r24, 0x4F	; 79
    1dc4:	90 e0       	ldi	r25, 0x00	; 0
    1dc6:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	}
	
	
	//SELF - INDEX 0x10
	if (EEPROM_SELF_UPDATE_BOOL) {
    1dca:	80 e5       	ldi	r24, 0x50	; 80
    1dcc:	90 e0       	ldi	r25, 0x00	; 0
    1dce:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1dd2:	88 23       	and	r24, r24
    1dd4:	a9 f1       	breq	.+106    	; 0x1e40 <write_mtch_settings+0x5f4>
		twinkle(0, 255, 0);
    1dd6:	40 e0       	ldi	r20, 0x00	; 0
    1dd8:	6f ef       	ldi	r22, 0xFF	; 255
    1dda:	80 e0       	ldi	r24, 0x00	; 0
    1ddc:	10 d7       	rcall	.+3616   	; 0x2bfe <twinkle>
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x10, 0x00, EEPROM_SELFSCANTIME); //SELF SCAN TIME
    1dde:	8f e2       	ldi	r24, 0x2F	; 47
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1de6:	48 2f       	mov	r20, r24
    1de8:	60 e0       	ldi	r22, 0x00	; 0
    1dea:	80 e1       	ldi	r24, 0x10	; 16
    1dec:	c0 dc       	rcall	.-1664   	; 0x176e <cmd_write_register>
    1dee:	c8 2f       	mov	r28, r24
    1df0:	83 e2       	ldi	r24, 0x23	; 35
    1df2:	94 ef       	ldi	r25, 0xF4	; 244
    1df4:	01 97       	sbiw	r24, 0x01	; 1
    1df6:	f1 f7       	brne	.-4      	; 0x1df4 <write_mtch_settings+0x5a8>
    1df8:	00 c0       	rjmp	.+0      	; 0x1dfa <write_mtch_settings+0x5ae>
    1dfa:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x10, 0x01, EEPROM_SELFTOUCHTHRES); //SELF THRESHOLD
    1dfc:	80 e3       	ldi	r24, 0x30	; 48
    1dfe:	90 e0       	ldi	r25, 0x00	; 0
    1e00:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1e04:	48 2f       	mov	r20, r24
    1e06:	61 e0       	ldi	r22, 0x01	; 1
    1e08:	80 e1       	ldi	r24, 0x10	; 16
    1e0a:	b1 dc       	rcall	.-1694   	; 0x176e <cmd_write_register>
    1e0c:	d8 2f       	mov	r29, r24
    1e0e:	83 e2       	ldi	r24, 0x23	; 35
    1e10:	94 ef       	ldi	r25, 0xF4	; 244
    1e12:	01 97       	sbiw	r24, 0x01	; 1
    1e14:	f1 f7       	brne	.-4      	; 0x1e12 <write_mtch_settings+0x5c6>
    1e16:	00 c0       	rjmp	.+0      	; 0x1e18 <write_mtch_settings+0x5cc>
    1e18:	00 00       	nop
		_delay_ms(250);
		cmd_mtch6301(0x17);
    1e1a:	87 e1       	ldi	r24, 0x17	; 23
    1e1c:	e3 dc       	rcall	.-1594   	; 0x17e4 <cmd_mtch6301>
    1e1e:	9f e9       	ldi	r25, 0x9F	; 159
    1e20:	26 e8       	ldi	r18, 0x86	; 134
    1e22:	81 e0       	ldi	r24, 0x01	; 1
    1e24:	91 50       	subi	r25, 0x01	; 1
    1e26:	20 40       	sbci	r18, 0x00	; 0
    1e28:	80 40       	sbci	r24, 0x00	; 0
    1e2a:	e1 f7       	brne	.-8      	; 0x1e24 <write_mtch_settings+0x5d8>
    1e2c:	00 c0       	rjmp	.+0      	; 0x1e2e <write_mtch_settings+0x5e2>
    1e2e:	00 00       	nop
	if (EEPROM_SELF_UPDATE_BOOL) {
		twinkle(0, 255, 0);
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x10, 0x00, EEPROM_SELFSCANTIME); //SELF SCAN TIME
		_delay_ms(250);
		 write_status |= cmd_write_register(0x10, 0x01, EEPROM_SELFTOUCHTHRES); //SELF THRESHOLD
    1e30:	cd 2b       	or	r28, r29
		_delay_ms(250);
		cmd_mtch6301(0x17);
		_delay_ms(500);
		nvm_eeprom_write_byte(EEPROM_INDEX_SELF, STATUS_OK != write_status);
    1e32:	61 e0       	ldi	r22, 0x01	; 1
    1e34:	09 f4       	brne	.+2      	; 0x1e38 <write_mtch_settings+0x5ec>
    1e36:	60 e0       	ldi	r22, 0x00	; 0
    1e38:	80 e5       	ldi	r24, 0x50	; 80
    1e3a:	90 e0       	ldi	r25, 0x00	; 0
    1e3c:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	}
	
	
	//MUTUAL - INDEX 0x20
	if (EEPROM_MUTUAL_UPDATE_BOOL) {
    1e40:	81 e5       	ldi	r24, 0x51	; 81
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1e48:	88 23       	and	r24, r24
    1e4a:	a9 f1       	breq	.+106    	; 0x1eb6 <write_mtch_settings+0x66a>
		twinkle(0, 255, 255);
    1e4c:	4f ef       	ldi	r20, 0xFF	; 255
    1e4e:	6f ef       	ldi	r22, 0xFF	; 255
    1e50:	80 e0       	ldi	r24, 0x00	; 0
    1e52:	d5 d6       	rcall	.+3498   	; 0x2bfe <twinkle>
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x20, 0x00, EEPROM_MUTSCANTIME); //MUTUAL SCAN TIME
    1e54:	81 e3       	ldi	r24, 0x31	; 49
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1e5c:	48 2f       	mov	r20, r24
    1e5e:	60 e0       	ldi	r22, 0x00	; 0
    1e60:	80 e2       	ldi	r24, 0x20	; 32
    1e62:	85 dc       	rcall	.-1782   	; 0x176e <cmd_write_register>
    1e64:	c8 2f       	mov	r28, r24
    1e66:	83 e2       	ldi	r24, 0x23	; 35
    1e68:	94 ef       	ldi	r25, 0xF4	; 244
    1e6a:	01 97       	sbiw	r24, 0x01	; 1
    1e6c:	f1 f7       	brne	.-4      	; 0x1e6a <write_mtch_settings+0x61e>
    1e6e:	00 c0       	rjmp	.+0      	; 0x1e70 <write_mtch_settings+0x624>
    1e70:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x20, 0x01, EEPROM_MUTTOUCHTHRES); //MUTUAL THRESHOLD
    1e72:	82 e3       	ldi	r24, 0x32	; 50
    1e74:	90 e0       	ldi	r25, 0x00	; 0
    1e76:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1e7a:	48 2f       	mov	r20, r24
    1e7c:	61 e0       	ldi	r22, 0x01	; 1
    1e7e:	80 e2       	ldi	r24, 0x20	; 32
    1e80:	76 dc       	rcall	.-1812   	; 0x176e <cmd_write_register>
    1e82:	d8 2f       	mov	r29, r24
    1e84:	83 e2       	ldi	r24, 0x23	; 35
    1e86:	94 ef       	ldi	r25, 0xF4	; 244
    1e88:	01 97       	sbiw	r24, 0x01	; 1
    1e8a:	f1 f7       	brne	.-4      	; 0x1e88 <write_mtch_settings+0x63c>
    1e8c:	00 c0       	rjmp	.+0      	; 0x1e8e <write_mtch_settings+0x642>
    1e8e:	00 00       	nop
		_delay_ms(250);
		cmd_mtch6301(0x17);
    1e90:	87 e1       	ldi	r24, 0x17	; 23
    1e92:	a8 dc       	rcall	.-1712   	; 0x17e4 <cmd_mtch6301>
    1e94:	9f e9       	ldi	r25, 0x9F	; 159
    1e96:	26 e8       	ldi	r18, 0x86	; 134
    1e98:	81 e0       	ldi	r24, 0x01	; 1
    1e9a:	91 50       	subi	r25, 0x01	; 1
    1e9c:	20 40       	sbci	r18, 0x00	; 0
    1e9e:	80 40       	sbci	r24, 0x00	; 0
    1ea0:	e1 f7       	brne	.-8      	; 0x1e9a <write_mtch_settings+0x64e>
    1ea2:	00 c0       	rjmp	.+0      	; 0x1ea4 <write_mtch_settings+0x658>
    1ea4:	00 00       	nop
	if (EEPROM_MUTUAL_UPDATE_BOOL) {
		twinkle(0, 255, 255);
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x20, 0x00, EEPROM_MUTSCANTIME); //MUTUAL SCAN TIME
		_delay_ms(250);
		 write_status |= cmd_write_register(0x20, 0x01, EEPROM_MUTTOUCHTHRES); //MUTUAL THRESHOLD
    1ea6:	cd 2b       	or	r28, r29
		_delay_ms(250);
		cmd_mtch6301(0x17);
		_delay_ms(500);
		nvm_eeprom_write_byte(EEPROM_INDEX_MUTUAL, STATUS_OK != write_status);
    1ea8:	61 e0       	ldi	r22, 0x01	; 1
    1eaa:	09 f4       	brne	.+2      	; 0x1eae <write_mtch_settings+0x662>
    1eac:	60 e0       	ldi	r22, 0x00	; 0
    1eae:	81 e5       	ldi	r24, 0x51	; 81
    1eb0:	90 e0       	ldi	r25, 0x00	; 0
    1eb2:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	}
	
	
	//DECODING - INDEX 0x30
	if (EEPROM_DECODING_UPDATE_BOOL) {
    1eb6:	82 e5       	ldi	r24, 0x52	; 82
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1ebe:	88 23       	and	r24, r24
    1ec0:	09 f4       	brne	.+2      	; 0x1ec4 <write_mtch_settings+0x678>
    1ec2:	71 c0       	rjmp	.+226    	; 0x1fa6 <write_mtch_settings+0x75a>
		twinkle(0, 0, 255);
    1ec4:	4f ef       	ldi	r20, 0xFF	; 255
    1ec6:	60 e0       	ldi	r22, 0x00	; 0
    1ec8:	80 e0       	ldi	r24, 0x00	; 0
    1eca:	99 d6       	rcall	.+3378   	; 0x2bfe <twinkle>
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x30, 0x00, EEPROM_FLIPSTATE); //FLIP STATE
    1ecc:	83 e3       	ldi	r24, 0x33	; 51
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1ed4:	48 2f       	mov	r20, r24
    1ed6:	60 e0       	ldi	r22, 0x00	; 0
    1ed8:	80 e3       	ldi	r24, 0x30	; 48
    1eda:	49 dc       	rcall	.-1902   	; 0x176e <cmd_write_register>
    1edc:	c8 2f       	mov	r28, r24
    1ede:	83 e2       	ldi	r24, 0x23	; 35
    1ee0:	94 ef       	ldi	r25, 0xF4	; 244
    1ee2:	01 97       	sbiw	r24, 0x01	; 1
    1ee4:	f1 f7       	brne	.-4      	; 0x1ee2 <write_mtch_settings+0x696>
    1ee6:	00 c0       	rjmp	.+0      	; 0x1ee8 <write_mtch_settings+0x69c>
    1ee8:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x30, 0x01, EEPROM_NUMAVG); //NUM AVERAGES
    1eea:	84 e3       	ldi	r24, 0x34	; 52
    1eec:	90 e0       	ldi	r25, 0x00	; 0
    1eee:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1ef2:	48 2f       	mov	r20, r24
    1ef4:	61 e0       	ldi	r22, 0x01	; 1
    1ef6:	80 e3       	ldi	r24, 0x30	; 48
    1ef8:	3a dc       	rcall	.-1932   	; 0x176e <cmd_write_register>
    1efa:	c8 2b       	or	r28, r24
    1efc:	83 e2       	ldi	r24, 0x23	; 35
    1efe:	94 ef       	ldi	r25, 0xF4	; 244
    1f00:	01 97       	sbiw	r24, 0x01	; 1
    1f02:	f1 f7       	brne	.-4      	; 0x1f00 <write_mtch_settings+0x6b4>
    1f04:	00 c0       	rjmp	.+0      	; 0x1f06 <write_mtch_settings+0x6ba>
    1f06:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x30, 0x04, EEPROM_MINTOUCHDIST); //MIN TOUCH DISTANCE
    1f08:	85 e3       	ldi	r24, 0x35	; 53
    1f0a:	90 e0       	ldi	r25, 0x00	; 0
    1f0c:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1f10:	48 2f       	mov	r20, r24
    1f12:	64 e0       	ldi	r22, 0x04	; 4
    1f14:	80 e3       	ldi	r24, 0x30	; 48
    1f16:	2b dc       	rcall	.-1962   	; 0x176e <cmd_write_register>
    1f18:	c8 2b       	or	r28, r24
    1f1a:	83 e2       	ldi	r24, 0x23	; 35
    1f1c:	94 ef       	ldi	r25, 0xF4	; 244
    1f1e:	01 97       	sbiw	r24, 0x01	; 1
    1f20:	f1 f7       	brne	.-4      	; 0x1f1e <write_mtch_settings+0x6d2>
    1f22:	00 c0       	rjmp	.+0      	; 0x1f24 <write_mtch_settings+0x6d8>
    1f24:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x30, 0x05, EEPROM_PENDOWNTIME); //PEN DOWN TIME
    1f26:	86 e3       	ldi	r24, 0x36	; 54
    1f28:	90 e0       	ldi	r25, 0x00	; 0
    1f2a:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1f2e:	48 2f       	mov	r20, r24
    1f30:	65 e0       	ldi	r22, 0x05	; 5
    1f32:	80 e3       	ldi	r24, 0x30	; 48
    1f34:	1c dc       	rcall	.-1992   	; 0x176e <cmd_write_register>
    1f36:	c8 2b       	or	r28, r24
    1f38:	83 e2       	ldi	r24, 0x23	; 35
    1f3a:	94 ef       	ldi	r25, 0xF4	; 244
    1f3c:	01 97       	sbiw	r24, 0x01	; 1
    1f3e:	f1 f7       	brne	.-4      	; 0x1f3c <write_mtch_settings+0x6f0>
    1f40:	00 c0       	rjmp	.+0      	; 0x1f42 <write_mtch_settings+0x6f6>
    1f42:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x30, 0x06, EEPROM_PENUPTIME); //PEN UP TIME
    1f44:	87 e3       	ldi	r24, 0x37	; 55
    1f46:	90 e0       	ldi	r25, 0x00	; 0
    1f48:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1f4c:	48 2f       	mov	r20, r24
    1f4e:	66 e0       	ldi	r22, 0x06	; 6
    1f50:	80 e3       	ldi	r24, 0x30	; 48
    1f52:	0d dc       	rcall	.-2022   	; 0x176e <cmd_write_register>
    1f54:	c8 2b       	or	r28, r24
    1f56:	83 e2       	ldi	r24, 0x23	; 35
    1f58:	94 ef       	ldi	r25, 0xF4	; 244
    1f5a:	01 97       	sbiw	r24, 0x01	; 1
    1f5c:	f1 f7       	brne	.-4      	; 0x1f5a <write_mtch_settings+0x70e>
    1f5e:	00 c0       	rjmp	.+0      	; 0x1f60 <write_mtch_settings+0x714>
    1f60:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x30, 0x07, EEPROM_TOUCHSUPPRESSION); //TOUCH SUPPRESSION (MAX TOUCH POINTS)
    1f62:	88 e3       	ldi	r24, 0x38	; 56
    1f64:	90 e0       	ldi	r25, 0x00	; 0
    1f66:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1f6a:	48 2f       	mov	r20, r24
    1f6c:	67 e0       	ldi	r22, 0x07	; 7
    1f6e:	80 e3       	ldi	r24, 0x30	; 48
    1f70:	fe db       	rcall	.-2052   	; 0x176e <cmd_write_register>
    1f72:	d8 2f       	mov	r29, r24
    1f74:	83 e2       	ldi	r24, 0x23	; 35
    1f76:	94 ef       	ldi	r25, 0xF4	; 244
    1f78:	01 97       	sbiw	r24, 0x01	; 1
    1f7a:	f1 f7       	brne	.-4      	; 0x1f78 <write_mtch_settings+0x72c>
    1f7c:	00 c0       	rjmp	.+0      	; 0x1f7e <write_mtch_settings+0x732>
    1f7e:	00 00       	nop
		_delay_ms(250);
		cmd_mtch6301(0x17);
    1f80:	87 e1       	ldi	r24, 0x17	; 23
    1f82:	30 dc       	rcall	.-1952   	; 0x17e4 <cmd_mtch6301>
    1f84:	9f e9       	ldi	r25, 0x9F	; 159
    1f86:	26 e8       	ldi	r18, 0x86	; 134
    1f88:	81 e0       	ldi	r24, 0x01	; 1
    1f8a:	91 50       	subi	r25, 0x01	; 1
    1f8c:	20 40       	sbci	r18, 0x00	; 0
    1f8e:	80 40       	sbci	r24, 0x00	; 0
    1f90:	e1 f7       	brne	.-8      	; 0x1f8a <write_mtch_settings+0x73e>
    1f92:	00 c0       	rjmp	.+0      	; 0x1f94 <write_mtch_settings+0x748>
    1f94:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x30, 0x05, EEPROM_PENDOWNTIME); //PEN DOWN TIME
		_delay_ms(250);
		 write_status |= cmd_write_register(0x30, 0x06, EEPROM_PENUPTIME); //PEN UP TIME
		_delay_ms(250);
		 write_status |= cmd_write_register(0x30, 0x07, EEPROM_TOUCHSUPPRESSION); //TOUCH SUPPRESSION (MAX TOUCH POINTS)
    1f96:	cd 2b       	or	r28, r29
		_delay_ms(250);
		cmd_mtch6301(0x17);
		_delay_ms(500);
		nvm_eeprom_write_byte(EEPROM_INDEX_DECODING, STATUS_OK != write_status);
    1f98:	61 e0       	ldi	r22, 0x01	; 1
    1f9a:	09 f4       	brne	.+2      	; 0x1f9e <write_mtch_settings+0x752>
    1f9c:	60 e0       	ldi	r22, 0x00	; 0
    1f9e:	82 e5       	ldi	r24, 0x52	; 82
    1fa0:	90 e0       	ldi	r25, 0x00	; 0
    1fa2:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	}
	
	
	//GESTURES - INDEX 0x50
	if (EEPROM_GESTURES_UPDATE_BOOL) {
    1fa6:	83 e5       	ldi	r24, 0x53	; 83
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1fae:	88 23       	and	r24, r24
    1fb0:	09 f4       	brne	.+2      	; 0x1fb4 <write_mtch_settings+0x768>
    1fb2:	da c0       	rjmp	.+436    	; 0x2168 <write_mtch_settings+0x91c>
		twinkle(255, 0, 255);
    1fb4:	4f ef       	ldi	r20, 0xFF	; 255
    1fb6:	60 e0       	ldi	r22, 0x00	; 0
    1fb8:	8f ef       	ldi	r24, 0xFF	; 255
    1fba:	21 d6       	rcall	.+3138   	; 0x2bfe <twinkle>
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0x50, 0x00, EEPROM_RXSWIPELEN); //RX SWIPE LENGTH
    1fbc:	89 e3       	ldi	r24, 0x39	; 57
    1fbe:	90 e0       	ldi	r25, 0x00	; 0
    1fc0:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1fc4:	48 2f       	mov	r20, r24
    1fc6:	60 e0       	ldi	r22, 0x00	; 0
    1fc8:	80 e5       	ldi	r24, 0x50	; 80
    1fca:	d1 db       	rcall	.-2142   	; 0x176e <cmd_write_register>
    1fcc:	c8 2f       	mov	r28, r24
    1fce:	83 e2       	ldi	r24, 0x23	; 35
    1fd0:	94 ef       	ldi	r25, 0xF4	; 244
    1fd2:	01 97       	sbiw	r24, 0x01	; 1
    1fd4:	f1 f7       	brne	.-4      	; 0x1fd2 <write_mtch_settings+0x786>
    1fd6:	00 c0       	rjmp	.+0      	; 0x1fd8 <write_mtch_settings+0x78c>
    1fd8:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x01, EEPROM_TXSWIPELEN); //TX SWIPE LENGTH
    1fda:	8a e3       	ldi	r24, 0x3A	; 58
    1fdc:	90 e0       	ldi	r25, 0x00	; 0
    1fde:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    1fe2:	48 2f       	mov	r20, r24
    1fe4:	61 e0       	ldi	r22, 0x01	; 1
    1fe6:	80 e5       	ldi	r24, 0x50	; 80
    1fe8:	c2 db       	rcall	.-2172   	; 0x176e <cmd_write_register>
    1fea:	c8 2b       	or	r28, r24
    1fec:	83 e2       	ldi	r24, 0x23	; 35
    1fee:	94 ef       	ldi	r25, 0xF4	; 244
    1ff0:	01 97       	sbiw	r24, 0x01	; 1
    1ff2:	f1 f7       	brne	.-4      	; 0x1ff0 <write_mtch_settings+0x7a4>
    1ff4:	00 c0       	rjmp	.+0      	; 0x1ff6 <write_mtch_settings+0x7aa>
    1ff6:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x02, EEPROM_SWIPEBOUNDARY); //SWIPE BOUNDARY
    1ff8:	8b e3       	ldi	r24, 0x3B	; 59
    1ffa:	90 e0       	ldi	r25, 0x00	; 0
    1ffc:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    2000:	48 2f       	mov	r20, r24
    2002:	62 e0       	ldi	r22, 0x02	; 2
    2004:	80 e5       	ldi	r24, 0x50	; 80
    2006:	b3 db       	rcall	.-2202   	; 0x176e <cmd_write_register>
    2008:	c8 2b       	or	r28, r24
    200a:	83 e2       	ldi	r24, 0x23	; 35
    200c:	94 ef       	ldi	r25, 0xF4	; 244
    200e:	01 97       	sbiw	r24, 0x01	; 1
    2010:	f1 f7       	brne	.-4      	; 0x200e <write_mtch_settings+0x7c2>
    2012:	00 c0       	rjmp	.+0      	; 0x2014 <write_mtch_settings+0x7c8>
    2014:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x03, EEPROM_SWIPEHOLDTHRES); //SWIPE HOLD THRESHOLD
    2016:	8c e3       	ldi	r24, 0x3C	; 60
    2018:	90 e0       	ldi	r25, 0x00	; 0
    201a:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    201e:	48 2f       	mov	r20, r24
    2020:	63 e0       	ldi	r22, 0x03	; 3
    2022:	80 e5       	ldi	r24, 0x50	; 80
    2024:	a4 db       	rcall	.-2232   	; 0x176e <cmd_write_register>
    2026:	c8 2b       	or	r28, r24
    2028:	83 e2       	ldi	r24, 0x23	; 35
    202a:	94 ef       	ldi	r25, 0xF4	; 244
    202c:	01 97       	sbiw	r24, 0x01	; 1
    202e:	f1 f7       	brne	.-4      	; 0x202c <write_mtch_settings+0x7e0>
    2030:	00 c0       	rjmp	.+0      	; 0x2032 <write_mtch_settings+0x7e6>
    2032:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x04, EEPROM_SWIPETIME_7_0); //SWIPE TIME [7:0]
    2034:	8d e3       	ldi	r24, 0x3D	; 61
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    203c:	48 2f       	mov	r20, r24
    203e:	64 e0       	ldi	r22, 0x04	; 4
    2040:	80 e5       	ldi	r24, 0x50	; 80
    2042:	95 db       	rcall	.-2262   	; 0x176e <cmd_write_register>
    2044:	c8 2b       	or	r28, r24
    2046:	83 e2       	ldi	r24, 0x23	; 35
    2048:	94 ef       	ldi	r25, 0xF4	; 244
    204a:	01 97       	sbiw	r24, 0x01	; 1
    204c:	f1 f7       	brne	.-4      	; 0x204a <write_mtch_settings+0x7fe>
    204e:	00 c0       	rjmp	.+0      	; 0x2050 <write_mtch_settings+0x804>
    2050:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x05, EEPROM_SWIPETIME_15_8); //SWIPE TIME [15:8]
    2052:	8e e3       	ldi	r24, 0x3E	; 62
    2054:	90 e0       	ldi	r25, 0x00	; 0
    2056:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    205a:	48 2f       	mov	r20, r24
    205c:	65 e0       	ldi	r22, 0x05	; 5
    205e:	80 e5       	ldi	r24, 0x50	; 80
    2060:	86 db       	rcall	.-2292   	; 0x176e <cmd_write_register>
    2062:	c8 2b       	or	r28, r24
    2064:	83 e2       	ldi	r24, 0x23	; 35
    2066:	94 ef       	ldi	r25, 0xF4	; 244
    2068:	01 97       	sbiw	r24, 0x01	; 1
    206a:	f1 f7       	brne	.-4      	; 0x2068 <write_mtch_settings+0x81c>
    206c:	00 c0       	rjmp	.+0      	; 0x206e <write_mtch_settings+0x822>
    206e:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x06, EEPROM_TAPTIME_7_0); //TAP TIME [7:0]
    2070:	8f e3       	ldi	r24, 0x3F	; 63
    2072:	90 e0       	ldi	r25, 0x00	; 0
    2074:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    2078:	48 2f       	mov	r20, r24
    207a:	66 e0       	ldi	r22, 0x06	; 6
    207c:	80 e5       	ldi	r24, 0x50	; 80
    207e:	77 db       	rcall	.-2322   	; 0x176e <cmd_write_register>
    2080:	c8 2b       	or	r28, r24
    2082:	83 e2       	ldi	r24, 0x23	; 35
    2084:	94 ef       	ldi	r25, 0xF4	; 244
    2086:	01 97       	sbiw	r24, 0x01	; 1
    2088:	f1 f7       	brne	.-4      	; 0x2086 <write_mtch_settings+0x83a>
    208a:	00 c0       	rjmp	.+0      	; 0x208c <write_mtch_settings+0x840>
    208c:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x07, EEPROM_TAPTIME_15_8); //TAP TIME [15:8]
    208e:	80 e4       	ldi	r24, 0x40	; 64
    2090:	90 e0       	ldi	r25, 0x00	; 0
    2092:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    2096:	48 2f       	mov	r20, r24
    2098:	67 e0       	ldi	r22, 0x07	; 7
    209a:	80 e5       	ldi	r24, 0x50	; 80
    209c:	68 db       	rcall	.-2352   	; 0x176e <cmd_write_register>
    209e:	c8 2b       	or	r28, r24
    20a0:	83 e2       	ldi	r24, 0x23	; 35
    20a2:	94 ef       	ldi	r25, 0xF4	; 244
    20a4:	01 97       	sbiw	r24, 0x01	; 1
    20a6:	f1 f7       	brne	.-4      	; 0x20a4 <write_mtch_settings+0x858>
    20a8:	00 c0       	rjmp	.+0      	; 0x20aa <write_mtch_settings+0x85e>
    20aa:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x08, EEPROM_TAPTHRES); //TAP THRESHOLD
    20ac:	81 e4       	ldi	r24, 0x41	; 65
    20ae:	90 e0       	ldi	r25, 0x00	; 0
    20b0:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    20b4:	48 2f       	mov	r20, r24
    20b6:	68 e0       	ldi	r22, 0x08	; 8
    20b8:	80 e5       	ldi	r24, 0x50	; 80
    20ba:	59 db       	rcall	.-2382   	; 0x176e <cmd_write_register>
    20bc:	c8 2b       	or	r28, r24
    20be:	83 e2       	ldi	r24, 0x23	; 35
    20c0:	94 ef       	ldi	r25, 0xF4	; 244
    20c2:	01 97       	sbiw	r24, 0x01	; 1
    20c4:	f1 f7       	brne	.-4      	; 0x20c2 <write_mtch_settings+0x876>
    20c6:	00 c0       	rjmp	.+0      	; 0x20c8 <write_mtch_settings+0x87c>
    20c8:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x09, EEPROM_MINSWIPEVELOCITY); //MIN SWIPE VELOCITY
    20ca:	82 e4       	ldi	r24, 0x42	; 66
    20cc:	90 e0       	ldi	r25, 0x00	; 0
    20ce:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    20d2:	48 2f       	mov	r20, r24
    20d4:	69 e0       	ldi	r22, 0x09	; 9
    20d6:	80 e5       	ldi	r24, 0x50	; 80
    20d8:	4a db       	rcall	.-2412   	; 0x176e <cmd_write_register>
    20da:	c8 2b       	or	r28, r24
    20dc:	83 e2       	ldi	r24, 0x23	; 35
    20de:	94 ef       	ldi	r25, 0xF4	; 244
    20e0:	01 97       	sbiw	r24, 0x01	; 1
    20e2:	f1 f7       	brne	.-4      	; 0x20e0 <write_mtch_settings+0x894>
    20e4:	00 c0       	rjmp	.+0      	; 0x20e6 <write_mtch_settings+0x89a>
    20e6:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x0a, EEPROM_DOUBLETIME_7_0); //DOUBLE TAP TIME [7:0]
    20e8:	83 e4       	ldi	r24, 0x43	; 67
    20ea:	90 e0       	ldi	r25, 0x00	; 0
    20ec:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    20f0:	48 2f       	mov	r20, r24
    20f2:	6a e0       	ldi	r22, 0x0A	; 10
    20f4:	80 e5       	ldi	r24, 0x50	; 80
    20f6:	3b db       	rcall	.-2442   	; 0x176e <cmd_write_register>
    20f8:	c8 2b       	or	r28, r24
    20fa:	83 e2       	ldi	r24, 0x23	; 35
    20fc:	94 ef       	ldi	r25, 0xF4	; 244
    20fe:	01 97       	sbiw	r24, 0x01	; 1
    2100:	f1 f7       	brne	.-4      	; 0x20fe <write_mtch_settings+0x8b2>
    2102:	00 c0       	rjmp	.+0      	; 0x2104 <write_mtch_settings+0x8b8>
    2104:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x0b, EEPROM_DOUBLETIME_15_8); //DOUBLE TAP [15:8]
    2106:	84 e4       	ldi	r24, 0x44	; 68
    2108:	90 e0       	ldi	r25, 0x00	; 0
    210a:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    210e:	48 2f       	mov	r20, r24
    2110:	6b e0       	ldi	r22, 0x0B	; 11
    2112:	80 e5       	ldi	r24, 0x50	; 80
    2114:	2c db       	rcall	.-2472   	; 0x176e <cmd_write_register>
    2116:	c8 2b       	or	r28, r24
    2118:	83 e2       	ldi	r24, 0x23	; 35
    211a:	94 ef       	ldi	r25, 0xF4	; 244
    211c:	01 97       	sbiw	r24, 0x01	; 1
    211e:	f1 f7       	brne	.-4      	; 0x211c <write_mtch_settings+0x8d0>
    2120:	00 c0       	rjmp	.+0      	; 0x2122 <write_mtch_settings+0x8d6>
    2122:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x0c, EEPROM_EDGEKEEPOUT); //GESTURE EDGE KEEPOUT
    2124:	85 e4       	ldi	r24, 0x45	; 69
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    212c:	48 2f       	mov	r20, r24
    212e:	6c e0       	ldi	r22, 0x0C	; 12
    2130:	80 e5       	ldi	r24, 0x50	; 80
    2132:	1d db       	rcall	.-2502   	; 0x176e <cmd_write_register>
    2134:	d8 2f       	mov	r29, r24
    2136:	83 e2       	ldi	r24, 0x23	; 35
    2138:	94 ef       	ldi	r25, 0xF4	; 244
    213a:	01 97       	sbiw	r24, 0x01	; 1
    213c:	f1 f7       	brne	.-4      	; 0x213a <write_mtch_settings+0x8ee>
    213e:	00 c0       	rjmp	.+0      	; 0x2140 <write_mtch_settings+0x8f4>
    2140:	00 00       	nop
		_delay_ms(250);
		cmd_mtch6301(0x17);
    2142:	87 e1       	ldi	r24, 0x17	; 23
    2144:	4f db       	rcall	.-2402   	; 0x17e4 <cmd_mtch6301>
    2146:	9f e9       	ldi	r25, 0x9F	; 159
    2148:	26 e8       	ldi	r18, 0x86	; 134
    214a:	81 e0       	ldi	r24, 0x01	; 1
    214c:	91 50       	subi	r25, 0x01	; 1
    214e:	20 40       	sbci	r18, 0x00	; 0
    2150:	80 40       	sbci	r24, 0x00	; 0
    2152:	e1 f7       	brne	.-8      	; 0x214c <write_mtch_settings+0x900>
    2154:	00 c0       	rjmp	.+0      	; 0x2156 <write_mtch_settings+0x90a>
    2156:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x0a, EEPROM_DOUBLETIME_7_0); //DOUBLE TAP TIME [7:0]
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x0b, EEPROM_DOUBLETIME_15_8); //DOUBLE TAP [15:8]
		_delay_ms(250);
		 write_status |= cmd_write_register(0x50, 0x0c, EEPROM_EDGEKEEPOUT); //GESTURE EDGE KEEPOUT
    2158:	cd 2b       	or	r28, r29
		_delay_ms(250);
		cmd_mtch6301(0x17);
		_delay_ms(500);
		nvm_eeprom_write_byte(EEPROM_INDEX_GESTURES, STATUS_OK != write_status);
    215a:	61 e0       	ldi	r22, 0x01	; 1
    215c:	09 f4       	brne	.+2      	; 0x2160 <write_mtch_settings+0x914>
    215e:	60 e0       	ldi	r22, 0x00	; 0
    2160:	83 e5       	ldi	r24, 0x53	; 83
    2162:	90 e0       	ldi	r25, 0x00	; 0
    2164:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	}
	
	
	//CONFIG - INDEX 0xf0
	if (EEPROM_CONFIG_UPDATE_BOOL) {
    2168:	84 e5       	ldi	r24, 0x54	; 84
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    2170:	88 23       	and	r24, r24
    2172:	09 f4       	brne	.+2      	; 0x2176 <write_mtch_settings+0x92a>
    2174:	80 c0       	rjmp	.+256    	; 0x2276 <write_mtch_settings+0xa2a>
		twinkle(255, 255, 255);
    2176:	4f ef       	ldi	r20, 0xFF	; 255
    2178:	6f ef       	ldi	r22, 0xFF	; 255
    217a:	8f ef       	ldi	r24, 0xFF	; 255
    217c:	40 d5       	rcall	.+2688   	; 0x2bfe <twinkle>
		write_status =  STATUS_OK;
		 write_status |= cmd_write_register(0xf0, 0x00, EEPROM_SLEEP_7_0); //SLEEP TIMEOUT [7:0]
    217e:	86 e4       	ldi	r24, 0x46	; 70
    2180:	90 e0       	ldi	r25, 0x00	; 0
    2182:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    2186:	48 2f       	mov	r20, r24
    2188:	60 e0       	ldi	r22, 0x00	; 0
    218a:	80 ef       	ldi	r24, 0xF0	; 240
    218c:	f0 da       	rcall	.-2592   	; 0x176e <cmd_write_register>
    218e:	c8 2f       	mov	r28, r24
    2190:	83 e2       	ldi	r24, 0x23	; 35
    2192:	94 ef       	ldi	r25, 0xF4	; 244
    2194:	01 97       	sbiw	r24, 0x01	; 1
    2196:	f1 f7       	brne	.-4      	; 0x2194 <write_mtch_settings+0x948>
    2198:	00 c0       	rjmp	.+0      	; 0x219a <write_mtch_settings+0x94e>
    219a:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x01, EEPROM_SLEEP_15_8); //SLEEP TIMEOUT [15:8]
    219c:	87 e4       	ldi	r24, 0x47	; 71
    219e:	90 e0       	ldi	r25, 0x00	; 0
    21a0:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    21a4:	48 2f       	mov	r20, r24
    21a6:	61 e0       	ldi	r22, 0x01	; 1
    21a8:	80 ef       	ldi	r24, 0xF0	; 240
    21aa:	e1 da       	rcall	.-2622   	; 0x176e <cmd_write_register>
    21ac:	c8 2b       	or	r28, r24
    21ae:	83 e2       	ldi	r24, 0x23	; 35
    21b0:	94 ef       	ldi	r25, 0xF4	; 244
    21b2:	01 97       	sbiw	r24, 0x01	; 1
    21b4:	f1 f7       	brne	.-4      	; 0x21b2 <write_mtch_settings+0x966>
    21b6:	00 c0       	rjmp	.+0      	; 0x21b8 <write_mtch_settings+0x96c>
    21b8:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x02, EEPROM_SLEEP_23_16); //SLEEP TIMEOUT [23:16]
    21ba:	88 e4       	ldi	r24, 0x48	; 72
    21bc:	90 e0       	ldi	r25, 0x00	; 0
    21be:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    21c2:	48 2f       	mov	r20, r24
    21c4:	62 e0       	ldi	r22, 0x02	; 2
    21c6:	80 ef       	ldi	r24, 0xF0	; 240
    21c8:	d2 da       	rcall	.-2652   	; 0x176e <cmd_write_register>
    21ca:	c8 2b       	or	r28, r24
    21cc:	83 e2       	ldi	r24, 0x23	; 35
    21ce:	94 ef       	ldi	r25, 0xF4	; 244
    21d0:	01 97       	sbiw	r24, 0x01	; 1
    21d2:	f1 f7       	brne	.-4      	; 0x21d0 <write_mtch_settings+0x984>
    21d4:	00 c0       	rjmp	.+0      	; 0x21d6 <write_mtch_settings+0x98a>
    21d6:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x03, EEPROM_SLEEP_31_24); //SLEEP TIMEOUT [31:24]
    21d8:	89 e4       	ldi	r24, 0x49	; 73
    21da:	90 e0       	ldi	r25, 0x00	; 0
    21dc:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    21e0:	48 2f       	mov	r20, r24
    21e2:	63 e0       	ldi	r22, 0x03	; 3
    21e4:	80 ef       	ldi	r24, 0xF0	; 240
    21e6:	c3 da       	rcall	.-2682   	; 0x176e <cmd_write_register>
    21e8:	c8 2b       	or	r28, r24
    21ea:	83 e2       	ldi	r24, 0x23	; 35
    21ec:	94 ef       	ldi	r25, 0xF4	; 244
    21ee:	01 97       	sbiw	r24, 0x01	; 1
    21f0:	f1 f7       	brne	.-4      	; 0x21ee <write_mtch_settings+0x9a2>
    21f2:	00 c0       	rjmp	.+0      	; 0x21f4 <write_mtch_settings+0x9a8>
    21f4:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x07, EEPROM_TOUCHPACKETCFG); //TOUCH PACKET CFG
    21f6:	8a e4       	ldi	r24, 0x4A	; 74
    21f8:	90 e0       	ldi	r25, 0x00	; 0
    21fa:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    21fe:	48 2f       	mov	r20, r24
    2200:	67 e0       	ldi	r22, 0x07	; 7
    2202:	80 ef       	ldi	r24, 0xF0	; 240
    2204:	b4 da       	rcall	.-2712   	; 0x176e <cmd_write_register>
    2206:	c8 2b       	or	r28, r24
    2208:	83 e2       	ldi	r24, 0x23	; 35
    220a:	94 ef       	ldi	r25, 0xF4	; 244
    220c:	01 97       	sbiw	r24, 0x01	; 1
    220e:	f1 f7       	brne	.-4      	; 0x220c <write_mtch_settings+0x9c0>
    2210:	00 c0       	rjmp	.+0      	; 0x2212 <write_mtch_settings+0x9c6>
    2212:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x09, EEPROM_GESTUREPACKETCFG); //GESTURE PACKET CFG
    2214:	8b e4       	ldi	r24, 0x4B	; 75
    2216:	90 e0       	ldi	r25, 0x00	; 0
    2218:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    221c:	48 2f       	mov	r20, r24
    221e:	69 e0       	ldi	r22, 0x09	; 9
    2220:	80 ef       	ldi	r24, 0xF0	; 240
    2222:	a5 da       	rcall	.-2742   	; 0x176e <cmd_write_register>
    2224:	c8 2b       	or	r28, r24
    2226:	83 e2       	ldi	r24, 0x23	; 35
    2228:	94 ef       	ldi	r25, 0xF4	; 244
    222a:	01 97       	sbiw	r24, 0x01	; 1
    222c:	f1 f7       	brne	.-4      	; 0x222a <write_mtch_settings+0x9de>
    222e:	00 c0       	rjmp	.+0      	; 0x2230 <write_mtch_settings+0x9e4>
    2230:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x0a, EEPROM_STATUSPACKETCFG); //STATUS PACKET CFG
    2232:	8c e4       	ldi	r24, 0x4C	; 76
    2234:	90 e0       	ldi	r25, 0x00	; 0
    2236:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    223a:	48 2f       	mov	r20, r24
    223c:	6a e0       	ldi	r22, 0x0A	; 10
    223e:	80 ef       	ldi	r24, 0xF0	; 240
    2240:	96 da       	rcall	.-2772   	; 0x176e <cmd_write_register>
    2242:	d8 2f       	mov	r29, r24
    2244:	83 e2       	ldi	r24, 0x23	; 35
    2246:	94 ef       	ldi	r25, 0xF4	; 244
    2248:	01 97       	sbiw	r24, 0x01	; 1
    224a:	f1 f7       	brne	.-4      	; 0x2248 <write_mtch_settings+0x9fc>
    224c:	00 c0       	rjmp	.+0      	; 0x224e <write_mtch_settings+0xa02>
    224e:	00 00       	nop
		_delay_ms(250);
		cmd_mtch6301(0x17);
    2250:	87 e1       	ldi	r24, 0x17	; 23
    2252:	c8 da       	rcall	.-2672   	; 0x17e4 <cmd_mtch6301>
    2254:	9f e9       	ldi	r25, 0x9F	; 159
    2256:	26 e8       	ldi	r18, 0x86	; 134
    2258:	81 e0       	ldi	r24, 0x01	; 1
    225a:	91 50       	subi	r25, 0x01	; 1
    225c:	20 40       	sbci	r18, 0x00	; 0
    225e:	80 40       	sbci	r24, 0x00	; 0
    2260:	e1 f7       	brne	.-8      	; 0x225a <write_mtch_settings+0xa0e>
    2262:	00 c0       	rjmp	.+0      	; 0x2264 <write_mtch_settings+0xa18>
    2264:	00 00       	nop
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x07, EEPROM_TOUCHPACKETCFG); //TOUCH PACKET CFG
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x09, EEPROM_GESTUREPACKETCFG); //GESTURE PACKET CFG
		_delay_ms(250);
		 write_status |= cmd_write_register(0xf0, 0x0a, EEPROM_STATUSPACKETCFG); //STATUS PACKET CFG
    2266:	cd 2b       	or	r28, r29
		_delay_ms(250);
		cmd_mtch6301(0x17);
		_delay_ms(500);
		nvm_eeprom_write_byte(EEPROM_INDEX_CONFIG, STATUS_OK != write_status);
    2268:	61 e0       	ldi	r22, 0x01	; 1
    226a:	09 f4       	brne	.+2      	; 0x226e <write_mtch_settings+0xa22>
    226c:	60 e0       	ldi	r22, 0x00	; 0
    226e:	84 e5       	ldi	r24, 0x54	; 84
    2270:	90 e0       	ldi	r25, 0x00	; 0
    2272:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	}
	
	//Restore touch functionality and save to NVRAM
	cmd_mtch6301(0x01);
    2276:	81 e0       	ldi	r24, 0x01	; 1
    2278:	b5 da       	rcall	.-2710   	; 0x17e4 <cmd_mtch6301>
    227a:	83 e2       	ldi	r24, 0x23	; 35
    227c:	94 ef       	ldi	r25, 0xF4	; 244
    227e:	01 97       	sbiw	r24, 0x01	; 1
    2280:	f1 f7       	brne	.-4      	; 0x227e <write_mtch_settings+0xa32>
    2282:	00 c0       	rjmp	.+0      	; 0x2284 <write_mtch_settings+0xa38>
    2284:	00 00       	nop
	_delay_ms(250);
	cmd_mtch6301(0x17);
    2286:	87 e1       	ldi	r24, 0x17	; 23
    2288:	ad da       	rcall	.-2726   	; 0x17e4 <cmd_mtch6301>
    228a:	9f e9       	ldi	r25, 0x9F	; 159
    228c:	26 e8       	ldi	r18, 0x86	; 134
    228e:	81 e0       	ldi	r24, 0x01	; 1
    2290:	91 50       	subi	r25, 0x01	; 1
    2292:	20 40       	sbci	r18, 0x00	; 0
    2294:	80 40       	sbci	r24, 0x00	; 0
    2296:	e1 f7       	brne	.-8      	; 0x2290 <write_mtch_settings+0xa44>
    2298:	00 c0       	rjmp	.+0      	; 0x229a <write_mtch_settings+0xa4e>
    229a:	00 00       	nop
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
		EEPROM_GENERAL_UPDATE_BOOL	|
    229c:	8d e4       	ldi	r24, 0x4D	; 77
    229e:	90 e0       	ldi	r25, 0x00	; 0
    22a0:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    22a4:	c8 2f       	mov	r28, r24
		EEPROM_GENERAL_UPDATE_BOOL	|
    22a6:	8d e4       	ldi	r24, 0x4D	; 77
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	cmd_mtch6301(0x01);
	_delay_ms(250);
	cmd_mtch6301(0x17);
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
    22ae:	c8 2b       	or	r28, r24
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_RXMAP_UPDATE_BOOL	|
    22b0:	8e e4       	ldi	r24, 0x4E	; 78
    22b2:	90 e0       	ldi	r25, 0x00	; 0
    22b4:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	cmd_mtch6301(0x01);
	_delay_ms(250);
	cmd_mtch6301(0x17);
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
    22b8:	c8 2b       	or	r28, r24
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_RXMAP_UPDATE_BOOL	|
		EEPROM_TXMAP_UPDATE_BOOL	|
    22ba:	8f e4       	ldi	r24, 0x4F	; 79
    22bc:	90 e0       	ldi	r25, 0x00	; 0
    22be:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	cmd_mtch6301(0x01);
	_delay_ms(250);
	cmd_mtch6301(0x17);
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
    22c2:	c8 2b       	or	r28, r24
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_RXMAP_UPDATE_BOOL	|
		EEPROM_TXMAP_UPDATE_BOOL	|
		EEPROM_SELF_UPDATE_BOOL		|
    22c4:	80 e5       	ldi	r24, 0x50	; 80
    22c6:	90 e0       	ldi	r25, 0x00	; 0
    22c8:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	cmd_mtch6301(0x01);
	_delay_ms(250);
	cmd_mtch6301(0x17);
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
    22cc:	c8 2b       	or	r28, r24
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_RXMAP_UPDATE_BOOL	|
		EEPROM_TXMAP_UPDATE_BOOL	|
		EEPROM_SELF_UPDATE_BOOL		|
		EEPROM_MUTUAL_UPDATE_BOOL	|
    22ce:	81 e5       	ldi	r24, 0x51	; 81
    22d0:	90 e0       	ldi	r25, 0x00	; 0
    22d2:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	cmd_mtch6301(0x01);
	_delay_ms(250);
	cmd_mtch6301(0x17);
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
    22d6:	c8 2b       	or	r28, r24
		EEPROM_GENERAL_UPDATE_BOOL	|
		EEPROM_RXMAP_UPDATE_BOOL	|
		EEPROM_TXMAP_UPDATE_BOOL	|
		EEPROM_SELF_UPDATE_BOOL		|
		EEPROM_MUTUAL_UPDATE_BOOL	|
		EEPROM_DECODING_UPDATE_BOOL	|
    22d8:	82 e5       	ldi	r24, 0x52	; 82
    22da:	90 e0       	ldi	r25, 0x00	; 0
    22dc:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	cmd_mtch6301(0x01);
	_delay_ms(250);
	cmd_mtch6301(0x17);
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
    22e0:	c8 2b       	or	r28, r24
		EEPROM_RXMAP_UPDATE_BOOL	|
		EEPROM_TXMAP_UPDATE_BOOL	|
		EEPROM_SELF_UPDATE_BOOL		|
		EEPROM_MUTUAL_UPDATE_BOOL	|
		EEPROM_DECODING_UPDATE_BOOL	|
		EEPROM_GESTURES_UPDATE_BOOL	|
    22e2:	83 e5       	ldi	r24, 0x53	; 83
    22e4:	90 e0       	ldi	r25, 0x00	; 0
    22e6:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	cmd_mtch6301(0x01);
	_delay_ms(250);
	cmd_mtch6301(0x17);
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
    22ea:	c8 2b       	or	r28, r24
		EEPROM_TXMAP_UPDATE_BOOL	|
		EEPROM_SELF_UPDATE_BOOL		|
		EEPROM_MUTUAL_UPDATE_BOOL	|
		EEPROM_DECODING_UPDATE_BOOL	|
		EEPROM_GESTURES_UPDATE_BOOL	|
		EEPROM_CONFIG_UPDATE_BOOL	
    22ec:	84 e5       	ldi	r24, 0x54	; 84
    22ee:	90 e0       	ldi	r25, 0x00	; 0
    22f0:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
	cmd_mtch6301(0x01);
	_delay_ms(250);
	cmd_mtch6301(0x17);
	_delay_ms(500);
	
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, (
    22f4:	6c 2f       	mov	r22, r28
    22f6:	68 2b       	or	r22, r24
    22f8:	85 e5       	ldi	r24, 0x55	; 85
    22fa:	90 e0       	ldi	r25, 0x00	; 0
    22fc:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
		EEPROM_DECODING_UPDATE_BOOL	|
		EEPROM_GESTURES_UPDATE_BOOL	|
		EEPROM_CONFIG_UPDATE_BOOL	
	));
	
	if (EEPROM_MTCH_UPDATE_BOOL) {
    2300:	85 e5       	ldi	r24, 0x55	; 85
    2302:	90 e0       	ldi	r25, 0x00	; 0
    2304:	0e 94 2d 1e 	call	0x3c5a	; 0x3c5a <nvm_eeprom_read_byte>
    2308:	88 23       	and	r24, r24
    230a:	31 f0       	breq	.+12     	; 0x2318 <write_mtch_settings+0xacc>
		twinkle(255, 0, 0);
    230c:	40 e0       	ldi	r20, 0x00	; 0
    230e:	60 e0       	ldi	r22, 0x00	; 0
    2310:	8f ef       	ldi	r24, 0xFF	; 255
    2312:	75 d4       	rcall	.+2282   	; 0x2bfe <twinkle>
		return false;
    2314:	80 e0       	ldi	r24, 0x00	; 0
    2316:	04 c0       	rjmp	.+8      	; 0x2320 <write_mtch_settings+0xad4>
	}
	
	else {
		rainbow();
    2318:	88 d4       	rcall	.+2320   	; 0x2c2a <rainbow>
		return true;
    231a:	81 e0       	ldi	r24, 0x01	; 1
    231c:	01 c0       	rjmp	.+2      	; 0x2320 <write_mtch_settings+0xad4>
}	

bool write_mtch_settings(void) {
	status_code_t write_status = STATUS_OK;
	if (!EEPROM_MTCH_UPDATE_BOOL) {
		return true;
    231e:	81 e0       	ldi	r24, 0x01	; 1
	
	else {
		rainbow();
		return true;
	}
}
    2320:	df 91       	pop	r29
    2322:	cf 91       	pop	r28
    2324:	08 95       	ret

00002326 <__vector_9>:
	return response_slaver[3];
}


ISR(PORTC_INT_vect)
{	
    2326:	1f 92       	push	r1
    2328:	0f 92       	push	r0
    232a:	0f b6       	in	r0, 0x3f	; 63
    232c:	0f 92       	push	r0
    232e:	11 24       	eor	r1, r1
    2330:	0f 93       	push	r16
    2332:	1f 93       	push	r17
    2334:	2f 93       	push	r18
    2336:	3f 93       	push	r19
    2338:	4f 93       	push	r20
    233a:	5f 93       	push	r21
    233c:	6f 93       	push	r22
    233e:	7f 93       	push	r23
    2340:	8f 93       	push	r24
    2342:	9f 93       	push	r25
    2344:	af 93       	push	r26
    2346:	bf 93       	push	r27
    2348:	ef 93       	push	r30
    234a:	ff 93       	push	r31
    234c:	cf 93       	push	r28
    234e:	df 93       	push	r29
    2350:	cd b7       	in	r28, 0x3d	; 61
    2352:	de b7       	in	r29, 0x3e	; 62
    2354:	61 97       	sbiw	r28, 0x11	; 17
    2356:	cd bf       	out	0x3d, r28	; 61
    2358:	de bf       	out	0x3e, r29	; 62
	PORTC.INTFLAGS = 0x20;
    235a:	80 e2       	ldi	r24, 0x20	; 32
    235c:	80 93 4c 06 	sts	0x064C, r24
//	usart_putchar(&USARTD0, 0xF0);
	//twinkle(255, 255, 255);
	
	switch(cmd_status)
    2360:	80 91 32 21 	lds	r24, 0x2132
    2364:	88 23       	and	r24, r24
    2366:	21 f0       	breq	.+8      	; 0x2370 <__vector_9+0x4a>
    2368:	81 30       	cpi	r24, 0x01	; 1
    236a:	09 f4       	brne	.+2      	; 0x236e <__vector_9+0x48>
    236c:	7f c0       	rjmp	.+254    	; 0x246c <__vector_9+0x146>
    236e:	9c c0       	rjmp	.+312    	; 0x24a8 <__vector_9+0x182>
	}
}

static inline void mtch6301_recv_data(void)
{
	uint8_t recv_pattern[RECV_SIZE_MTCH6301] = {0};	
    2370:	fe 01       	movw	r30, r28
    2372:	3c 96       	adiw	r30, 0x0c	; 12
    2374:	86 e0       	ldi	r24, 0x06	; 6
    2376:	df 01       	movw	r26, r30
    2378:	1d 92       	st	X+, r1
    237a:	8a 95       	dec	r24
    237c:	e9 f7       	brne	.-6      	; 0x2378 <__vector_9+0x52>
	
	twi_package_t package = {
    237e:	be 01       	movw	r22, r28
    2380:	6f 5f       	subi	r22, 0xFF	; 255
    2382:	7f 4f       	sbci	r23, 0xFF	; 255
    2384:	8b e0       	ldi	r24, 0x0B	; 11
    2386:	db 01       	movw	r26, r22
    2388:	1d 92       	st	X+, r1
    238a:	8a 95       	dec	r24
    238c:	e9 f7       	brne	.-6      	; 0x2388 <__vector_9+0x62>
    238e:	85 e2       	ldi	r24, 0x25	; 37
    2390:	89 83       	std	Y+1, r24	; 0x01
    2392:	ef 83       	std	Y+7, r30	; 0x07
    2394:	f8 87       	std	Y+8, r31	; 0x08
    2396:	86 e0       	ldi	r24, 0x06	; 6
    2398:	90 e0       	ldi	r25, 0x00	; 0
    239a:	89 87       	std	Y+9, r24	; 0x09
    239c:	9a 87       	std	Y+10, r25	; 0x0a
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    239e:	41 e0       	ldi	r20, 0x01	; 1
    23a0:	80 e8       	ldi	r24, 0x80	; 128
    23a2:	94 e0       	ldi	r25, 0x04	; 4
    23a4:	0e 94 1c 22 	call	0x4438	; 0x4438 <twi_master_transfer>
	};
	
	//twinkle(255, 0, 0);
	
	twi_master_read(&TWI_MASTER, &package);
	m_touch_pkg->tch	= (recv_pattern[1] & 0x04) >> 2;
    23a8:	8d 85       	ldd	r24, Y+13	; 0x0d
    23aa:	82 fb       	bst	r24, 2
    23ac:	00 27       	eor	r16, r16
    23ae:	00 f9       	bld	r16, 0
    23b0:	10 e0       	ldi	r17, 0x00	; 0
    23b2:	00 93 75 2a 	sts	0x2A75, r16
	
	if (m_touch_pkg->tch == 0)
    23b6:	01 2b       	or	r16, r17
    23b8:	09 f4       	brne	.+2      	; 0x23bc <__vector_9+0x96>
    23ba:	76 c0       	rjmp	.+236    	; 0x24a8 <__vector_9+0x182>
		m_touch_pkg->y		= ((recv_pattern[5] & 0x1F) << 7) | ((recv_pattern[4] & 0x7F) >> 0);	
		twinkle(0, 255, 0);	*/
	} 
	else
	{
		m_touch_pkg->id		= (recv_pattern[1] & 0x78) >> 3;
    23bc:	a4 e7       	ldi	r26, 0x74	; 116
    23be:	ba e2       	ldi	r27, 0x2A	; 42
    23c0:	88 77       	andi	r24, 0x78	; 120
    23c2:	90 e0       	ldi	r25, 0x00	; 0
    23c4:	95 95       	asr	r25
    23c6:	87 95       	ror	r24
    23c8:	95 95       	asr	r25
    23ca:	87 95       	ror	r24
    23cc:	95 95       	asr	r25
    23ce:	87 95       	ror	r24
    23d0:	8c 93       	st	X, r24
		m_touch_pkg->gesture= (recv_pattern[2] & 0x7F) >> 0;
    23d2:	8e 85       	ldd	r24, Y+14	; 0x0e
    23d4:	e8 2f       	mov	r30, r24
    23d6:	ef 77       	andi	r30, 0x7F	; 127
    23d8:	17 96       	adiw	r26, 0x07	; 7
    23da:	ec 93       	st	X, r30
static inline uint8_t decode_mtch6301(uint8_t m_gesture)
{
	//twinkle(255, 255, 255);
	uint8_t cmd;
	
	switch(m_gesture)
    23dc:	8e 2f       	mov	r24, r30
    23de:	90 e0       	ldi	r25, 0x00	; 0
    23e0:	fc 01       	movw	r30, r24
    23e2:	70 97       	sbiw	r30, 0x10	; 16
    23e4:	e3 35       	cpi	r30, 0x53	; 83
    23e6:	f1 05       	cpc	r31, r1
    23e8:	d8 f5       	brcc	.+118    	; 0x2460 <__vector_9+0x13a>
    23ea:	ea 5a       	subi	r30, 0xAA	; 170
    23ec:	ff 4f       	sbci	r31, 0xFF	; 255
    23ee:	0c 94 9f 26 	jmp	0x4d3e	; 0x4d3e <__tablejump2__>
	{
		case SINGLE_TAP:
			cmd = 0x01;
			latest_gesture = PLAY;
    23f2:	80 ea       	ldi	r24, 0xA0	; 160
    23f4:	80 93 27 21 	sts	0x2127, r24
	uint8_t cmd;
	
	switch(m_gesture)
	{
		case SINGLE_TAP:
			cmd = 0x01;
    23f8:	81 e0       	ldi	r24, 0x01	; 1
    23fa:	35 c0       	rjmp	.+106    	; 0x2466 <__vector_9+0x140>
			latest_gesture = PLAY;
			////twinkle(255, 0, 0);
			break;
		case SINGLE_TAP_HOLD:
			cmd = 0x02;
			latest_gesture = CONNDISC;
    23fc:	81 ea       	ldi	r24, 0xA1	; 161
    23fe:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x01;
			latest_gesture = PLAY;
			////twinkle(255, 0, 0);
			break;
		case SINGLE_TAP_HOLD:
			cmd = 0x02;
    2402:	82 e0       	ldi	r24, 0x02	; 2
    2404:	30 c0       	rjmp	.+96     	; 0x2466 <__vector_9+0x140>
			latest_gesture = CONNDISC;
			//twinkle(255, 255, 0);
			break;
		case DOUBLE_TAP:
			cmd = 0x03;
			latest_gesture = INQUIRE;
    2406:	82 ea       	ldi	r24, 0xA2	; 162
    2408:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x02;
			latest_gesture = CONNDISC;
			//twinkle(255, 255, 0);
			break;
		case DOUBLE_TAP:
			cmd = 0x03;
    240c:	83 e0       	ldi	r24, 0x03	; 3
    240e:	2b c0       	rjmp	.+86     	; 0x2466 <__vector_9+0x140>
			latest_gesture = INQUIRE;
			break;
			//twinkle(0, 255, 0);
		case UP_SWIPE:
			cmd = 0x04;
			latest_gesture = VOLUP;
    2410:	83 ea       	ldi	r24, 0xA3	; 163
    2412:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x03;
			latest_gesture = INQUIRE;
			break;
			//twinkle(0, 255, 0);
		case UP_SWIPE:
			cmd = 0x04;
    2416:	84 e0       	ldi	r24, 0x04	; 4
    2418:	26 c0       	rjmp	.+76     	; 0x2466 <__vector_9+0x140>
			latest_gesture = VOLUP;
			//twinkle(0, 255, 255);
			break;
		case UP_SWIPE_HOLD:
			cmd = 0x04;
			latest_gesture = VOLUP;
    241a:	83 ea       	ldi	r24, 0xA3	; 163
    241c:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x04;
			latest_gesture = VOLUP;
			//twinkle(0, 255, 255);
			break;
		case UP_SWIPE_HOLD:
			cmd = 0x04;
    2420:	84 e0       	ldi	r24, 0x04	; 4
    2422:	21 c0       	rjmp	.+66     	; 0x2466 <__vector_9+0x140>
			latest_gesture = VOLUP;
			//twinkle(0, 255, 255);
			break;
		case RIGHT_SWIPE:
			cmd = 0x05;
			latest_gesture = NEXT;
    2424:	84 ea       	ldi	r24, 0xA4	; 164
    2426:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x04;
			latest_gesture = VOLUP;
			//twinkle(0, 255, 255);
			break;
		case RIGHT_SWIPE:
			cmd = 0x05;
    242a:	85 e0       	ldi	r24, 0x05	; 5
    242c:	1c c0       	rjmp	.+56     	; 0x2466 <__vector_9+0x140>
			latest_gesture = NEXT;
			//twinkle(0, 0, 255);
			break;
		case RIGHT_SWIPE_HOLD:
			cmd = 0x05;
			latest_gesture = NEXT;
    242e:	84 ea       	ldi	r24, 0xA4	; 164
    2430:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x05;
			latest_gesture = NEXT;
			//twinkle(0, 0, 255);
			break;
		case RIGHT_SWIPE_HOLD:
			cmd = 0x05;
    2434:	85 e0       	ldi	r24, 0x05	; 5
    2436:	17 c0       	rjmp	.+46     	; 0x2466 <__vector_9+0x140>
			latest_gesture = NEXT;
			//twinkle(0, 0, 255);
			break;
		case DOWN_SWIPE:
			cmd = 0x06;
			latest_gesture = VOLDOWN;
    2438:	85 ea       	ldi	r24, 0xA5	; 165
    243a:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x05;
			latest_gesture = NEXT;
			//twinkle(0, 0, 255);
			break;
		case DOWN_SWIPE:
			cmd = 0x06;
    243e:	86 e0       	ldi	r24, 0x06	; 6
    2440:	12 c0       	rjmp	.+36     	; 0x2466 <__vector_9+0x140>
			latest_gesture = VOLDOWN;
			//twinkle(255, 0, 255);
			break;
		case DOWN_SWIPE_HOLD:
			cmd = 0x06;
			latest_gesture = VOLDOWN;
    2442:	85 ea       	ldi	r24, 0xA5	; 165
    2444:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x06;
			latest_gesture = VOLDOWN;
			//twinkle(255, 0, 255);
			break;
		case DOWN_SWIPE_HOLD:
			cmd = 0x06;
    2448:	86 e0       	ldi	r24, 0x06	; 6
    244a:	0d c0       	rjmp	.+26     	; 0x2466 <__vector_9+0x140>
			latest_gesture = VOLDOWN;
			//twinkle(255, 0, 255);
			break;
		case LEFT_SWIPE:
			cmd = 0x07;
			latest_gesture = PREV;
    244c:	86 ea       	ldi	r24, 0xA6	; 166
    244e:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x06;
			latest_gesture = VOLDOWN;
			//twinkle(255, 0, 255);
			break;
		case LEFT_SWIPE:
			cmd = 0x07;
    2452:	87 e0       	ldi	r24, 0x07	; 7
    2454:	08 c0       	rjmp	.+16     	; 0x2466 <__vector_9+0x140>
			latest_gesture = PREV;
			//twinkle(255, 255, 255);
			break;
		case LEFT_SWIPE_HOLD:
			cmd = 0x07;
			latest_gesture = PREV;
    2456:	86 ea       	ldi	r24, 0xA6	; 166
    2458:	80 93 27 21 	sts	0x2127, r24
			cmd = 0x07;
			latest_gesture = PREV;
			//twinkle(255, 255, 255);
			break;
		case LEFT_SWIPE_HOLD:
			cmd = 0x07;
    245c:	87 e0       	ldi	r24, 0x07	; 7
    245e:	03 c0       	rjmp	.+6      	; 0x2466 <__vector_9+0x140>
			latest_gesture = PREV;
			//twinkle(255, 255, 255);
			break;
		default:
			cmd = 0x00;
			latest_gesture = NONE;
    2460:	10 92 27 21 	sts	0x2127, r1
			cmd = 0x07;
			latest_gesture = PREV;
			//twinkle(255, 255, 255);
			break;
		default:
			cmd = 0x00;
    2464:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		m_touch_pkg->id		= (recv_pattern[1] & 0x78) >> 3;
		m_touch_pkg->gesture= (recv_pattern[2] & 0x7F) >> 0;
		
		mapio_mtch6301 = decode_mtch6301(m_touch_pkg->gesture);
    2466:	80 93 31 21 	sts	0x2131, r24
    246a:	1e c0       	rjmp	.+60     	; 0x24a8 <__vector_9+0x182>

static inline uint8_t response_cmd()
{
	uint8_t i;
	
	twi_package_t package = {
    246c:	be 01       	movw	r22, r28
    246e:	6f 5f       	subi	r22, 0xFF	; 255
    2470:	7f 4f       	sbci	r23, 0xFF	; 255
    2472:	8b e0       	ldi	r24, 0x0B	; 11
    2474:	fb 01       	movw	r30, r22
    2476:	11 92       	st	Z+, r1
    2478:	8a 95       	dec	r24
    247a:	e9 f7       	brne	.-6      	; 0x2476 <__vector_9+0x150>
    247c:	85 e2       	ldi	r24, 0x25	; 37
    247e:	89 83       	std	Y+1, r24	; 0x01
    2480:	08 e2       	ldi	r16, 0x28	; 40
    2482:	11 e2       	ldi	r17, 0x21	; 33
    2484:	0f 83       	std	Y+7, r16	; 0x07
    2486:	18 87       	std	Y+8, r17	; 0x08
    2488:	89 e0       	ldi	r24, 0x09	; 9
    248a:	90 e0       	ldi	r25, 0x00	; 0
    248c:	89 87       	std	Y+9, r24	; 0x09
    248e:	9a 87       	std	Y+10, r25	; 0x0a
    2490:	41 e0       	ldi	r20, 0x01	; 1
    2492:	80 e8       	ldi	r24, 0x80	; 128
    2494:	94 e0       	ldi	r25, 0x04	; 4
    2496:	0e 94 1c 22 	call	0x4438	; 0x4438 <twi_master_transfer>
		.length			= 9,
		.no_wait		= false
	};
	
	twi_master_read(&TWI_MASTER, &package);
	cmd_status = 0;
    249a:	10 92 32 21 	sts	0x2132, r1
	for (i=0;i<9;i++)
	{
		//usart_putchar(&USARTD0, response_slaver[i]);
	}
	
	return response_slaver[3];
    249e:	d8 01       	movw	r26, r16
    24a0:	13 96       	adiw	r26, 0x03	; 3
    24a2:	8c 91       	ld	r24, X
	{
		case 0:			
			mtch6301_recv_data();
			break;
		case 1:
			cmd_res = response_cmd();
    24a4:	80 93 d5 20 	sts	0x20D5, r24
			break;
		default:
			return;
	}
    24a8:	61 96       	adiw	r28, 0x11	; 17
    24aa:	cd bf       	out	0x3d, r28	; 61
    24ac:	de bf       	out	0x3e, r29	; 62
    24ae:	df 91       	pop	r29
    24b0:	cf 91       	pop	r28
    24b2:	ff 91       	pop	r31
    24b4:	ef 91       	pop	r30
    24b6:	bf 91       	pop	r27
    24b8:	af 91       	pop	r26
    24ba:	9f 91       	pop	r25
    24bc:	8f 91       	pop	r24
    24be:	7f 91       	pop	r23
    24c0:	6f 91       	pop	r22
    24c2:	5f 91       	pop	r21
    24c4:	4f 91       	pop	r20
    24c6:	3f 91       	pop	r19
    24c8:	2f 91       	pop	r18
    24ca:	1f 91       	pop	r17
    24cc:	0f 91       	pop	r16
    24ce:	0f 90       	pop	r0
    24d0:	0f be       	out	0x3f, r0	; 63
    24d2:	0f 90       	pop	r0
    24d4:	1f 90       	pop	r1
    24d6:	18 95       	reti

000024d8 <timer4_overflow_interrupt_callback>:
 * \note  OVFIF is cleared
 */
static inline void tc45_clear_overflow(volatile void *tc)
{
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->INTFLAGS |= TC4_OVFIF_bm;
    24d8:	e0 e0       	ldi	r30, 0x00	; 0
    24da:	f8 e0       	ldi	r31, 0x08	; 8
    24dc:	84 85       	ldd	r24, Z+12	; 0x0c
    24de:	81 60       	ori	r24, 0x01	; 1
    24e0:	84 87       	std	Z+12, r24	; 0x0c

static inline void timer4_overflow_interrupt_callback(void)
{
	tc45_clear_overflow(&TCC4);

	flag_timer4 = true;
    24e2:	81 e0       	ldi	r24, 0x01	; 1
    24e4:	80 93 7d 2a 	sts	0x2A7D, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    24e8:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    24ea:	f8 94       	cli
{
	irqflags_t flags = cpu_irq_save();
#if !XMEGA_E
	adc->CTRLA |= ch_mask << ADC_CH0START_bp;
#else
	adc->CTRLA |= ch_mask << ADC_START_bp;
    24ec:	e0 e0       	ldi	r30, 0x00	; 0
    24ee:	f2 e0       	ldi	r31, 0x02	; 2
    24f0:	80 81       	ld	r24, Z
    24f2:	84 60       	ori	r24, 0x04	; 4
    24f4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    24f6:	9f bf       	out	0x3f, r25	; 63
    24f8:	08 95       	ret

000024fa <timerD5_overflow_interrupt_callback>:
	//usart_putchar(&USARTD0, 0x28);
}

static inline timerD5_overflow_interrupt_callback(void)
{
	flag_timerd5 = true;
    24fa:	81 e0       	ldi	r24, 0x01	; 1
    24fc:	80 93 7e 2a 	sts	0x2A7E, r24
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->INTFLAGS |= TC5_OVFIF_bm;
    2500:	e0 e4       	ldi	r30, 0x40	; 64
    2502:	f9 e0       	ldi	r31, 0x09	; 9
    2504:	84 85       	ldd	r24, Z+12	; 0x0c
    2506:	81 60       	ori	r24, 0x01	; 1
    2508:	84 87       	std	Z+12, r24	; 0x0c
	//wdt_reset(); // kick the watchdog - DEPRECATED
	
	tc45_clear_overflow(&TCD5);
	
	//adc_start_conversion(&ADCA, ADC_CH0);
}
    250a:	08 95       	ret

0000250c <timer5_overflow_interrupt_callback>:
	adc_start_conversion(&ADCA, ADC_CH0);
}

static inline void timer5_overflow_interrupt_callback(void)
{
	flag_timer5 = true;/*
    250c:	81 e0       	ldi	r24, 0x01	; 1
    250e:	80 93 7c 2a 	sts	0x2A7C, r24
    2512:	e0 e4       	ldi	r30, 0x40	; 64
    2514:	f8 e0       	ldi	r31, 0x08	; 8
    2516:	84 85       	ldd	r24, Z+12	; 0x0c
    2518:	81 60       	ori	r24, 0x01	; 1
    251a:	84 87       	std	Z+12, r24	; 0x0c
	if (flag_initcharge) {
		flag_initcharge = false;
		init_charge();
	}*/
	tc45_clear_overflow(&TCC5);
	update_led_charge();
    251c:	ff c3       	rjmp	.+2046   	; 0x2d1c <update_led_charge>
    251e:	08 95       	ret

00002520 <init_timer4>:
	
	//adc_start_conversion(&ADCA, ADC_CH0);
}

void init_timer4(void)
{
    2520:	cf 93       	push	r28
    2522:	df 93       	push	r29
	/*
	 * Configure TCC4 to generate 50ms overflow interrupt
	 * using 4MHz (0.25us) resolution clock (20us = 80 * 0.25us)
	 */
	/* Unmask clock for TCC4 */
	tc45_enable(&TCC4);
    2524:	80 e0       	ldi	r24, 0x00	; 0
    2526:	98 e0       	ldi	r25, 0x08	; 8
    2528:	0e 94 bf 20 	call	0x417e	; 0x417e <tc45_enable>
 */
static inline void tc45_set_overflow_interrupt_level(volatile void *tc,
		enum TC45_INT_LEVEL_t level)
{
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->INTCTRLA = ((TC4_t *)tc)->INTCTRLA &
    252c:	c0 e0       	ldi	r28, 0x00	; 0
    252e:	d8 e0       	ldi	r29, 0x08	; 8
    2530:	8e 81       	ldd	r24, Y+6	; 0x06
    2532:	8c 7f       	andi	r24, 0xFC	; 252
    2534:	8e 83       	std	Y+6, r24	; 0x06
				~TC4_OVFINTLVL_gm;
		((TC4_t *)tc)->INTCTRLA
			= ((TC4_t *)tc)->INTCTRLA | (level << TC4_OVFINTLVL_gp);
    2536:	8e 81       	ldd	r24, Y+6	; 0x06
    2538:	81 60       	ori	r24, 0x01	; 1
    253a:	8e 83       	std	Y+6, r24	; 0x06
 */
static inline void tc45_set_wgm(volatile void *tc, enum tc45_wg_mode_t wgm)
{
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->CTRLB
			= (((TC4_t *)tc)->CTRLB & ~TC4_WGMODE_gm) | wgm;
    253c:	89 81       	ldd	r24, Y+1	; 0x01
    253e:	88 7f       	andi	r24, 0xF8	; 248
    2540:	89 83       	std	Y+1, r24	; 0x01
	/* Enable overflow interrupt */
	tc45_set_overflow_interrupt_level(&TCC4, TC45_INT_LVL_LO);
	/* Configure TC in normal mode */
	tc45_set_wgm(&TCC4, TC45_WG_NORMAL);
	/* Configure call back interrupt */
	tc45_set_overflow_interrupt_callback(&TCC4,	timer4_overflow_interrupt_callback);
    2542:	6c e6       	ldi	r22, 0x6C	; 108
    2544:	72 e1       	ldi	r23, 0x12	; 18
    2546:	80 e0       	ldi	r24, 0x00	; 0
    2548:	98 e0       	ldi	r25, 0x08	; 8
    254a:	0e 94 23 21 	call	0x4246	; 0x4246 <tc45_set_overflow_interrupt_callback>
 * \param per_value Period value : PER
 */
static inline void tc45_write_period(volatile void *tc, uint16_t per_value)
{
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->PER = per_value;
    254e:	80 e5       	ldi	r24, 0x50	; 80
    2550:	90 e0       	ldi	r25, 0x00	; 0
    2552:	8e a3       	std	Y+38, r24	; 0x26
    2554:	9f a3       	std	Y+39, r25	; 0x27
static inline void tc45_write_clock_source(volatile void *tc,
		TC45_CLKSEL_t TC45_CLKSEL_enum)
{
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->CTRLA
			= (((TC4_t *)tc)->CTRLA & ~TC4_CLKSEL_gm) |
    2556:	88 81       	ld	r24, Y
    2558:	80 7f       	andi	r24, 0xF0	; 240
    255a:	84 60       	ori	r24, 0x04	; 4
    255c:	88 83       	st	Y, r24
 */
static inline void pmic_enable_level(enum pmic_level level)
{
	Assert((level & PMIC_LVL_NMI));

	PMIC.CTRL |= level;
    255e:	e0 ea       	ldi	r30, 0xA0	; 160
    2560:	f0 e0       	ldi	r31, 0x00	; 0
    2562:	82 81       	ldd	r24, Z+2	; 0x02
    2564:	81 60       	ori	r24, 0x01	; 1
    2566:	82 83       	std	Z+2, r24	; 0x02
	/* Configure TC period and resolution */
	tc45_write_period(&TCC4, 80);
	tc45_set_resolution(&TCC4, 4000000);
	
	pmic_enable_level(PMIC_LVL_LOW);
	cpu_irq_enable();
    2568:	78 94       	sei
}
    256a:	df 91       	pop	r29
    256c:	cf 91       	pop	r28
    256e:	08 95       	ret

00002570 <init_timer5>:

void init_timer5(void)
{
    2570:	cf 93       	push	r28
    2572:	df 93       	push	r29
		((TC4_t *)tc)->INTCTRLA = ((TC4_t *)tc)->INTCTRLA &
				~TC4_OVFINTLVL_gm;
		((TC4_t *)tc)->INTCTRLA
			= ((TC4_t *)tc)->INTCTRLA | (level << TC4_OVFINTLVL_gp);
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->INTCTRLA = ((TC5_t *)tc)->INTCTRLA &
    2574:	c0 e4       	ldi	r28, 0x40	; 64
    2576:	d8 e0       	ldi	r29, 0x08	; 8
    2578:	8e 81       	ldd	r24, Y+6	; 0x06
    257a:	8c 7f       	andi	r24, 0xFC	; 252
    257c:	8e 83       	std	Y+6, r24	; 0x06
				~TC5_OVFINTLVL_gm;
		((TC5_t *)tc)->INTCTRLA
			= ((TC5_t *)tc)->INTCTRLA | (level << TC5_OVFINTLVL_gp);
    257e:	8e 81       	ldd	r24, Y+6	; 0x06
    2580:	82 60       	ori	r24, 0x02	; 2
    2582:	8e 83       	std	Y+6, r24	; 0x06
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->CTRLB
			= (((TC4_t *)tc)->CTRLB & ~TC4_WGMODE_gm) | wgm;
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->CTRLB
			= (((TC5_t *)tc)->CTRLB & ~TC5_WGMODE_gm) | wgm;
    2584:	89 81       	ldd	r24, Y+1	; 0x01
    2586:	88 7f       	andi	r24, 0xF8	; 248
    2588:	89 83       	std	Y+1, r24	; 0x01
	/* Enable overflow interrupt */
	tc45_set_overflow_interrupt_level(&TCC5, TC45_INT_LVL_MED);
	/* Configure TC in normal mode */
	tc45_set_wgm(&TCC5, TC45_WG_NORMAL);
	/* Configure call back interrupt */
	tc45_set_overflow_interrupt_callback(&TCC5,	timer5_overflow_interrupt_callback);
    258a:	66 e8       	ldi	r22, 0x86	; 134
    258c:	72 e1       	ldi	r23, 0x12	; 18
    258e:	80 e4       	ldi	r24, 0x40	; 64
    2590:	98 e0       	ldi	r25, 0x08	; 8
    2592:	0e 94 23 21 	call	0x4246	; 0x4246 <tc45_set_overflow_interrupt_callback>
static inline void tc45_write_period(volatile void *tc, uint16_t per_value)
{
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->PER = per_value;
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->PER = per_value;
    2596:	84 e2       	ldi	r24, 0x24	; 36
    2598:	94 ef       	ldi	r25, 0xF4	; 244
    259a:	8e a3       	std	Y+38, r24	; 0x26
    259c:	9f a3       	std	Y+39, r25	; 0x27
		((TC4_t *)tc)->CTRLA
			= (((TC4_t *)tc)->CTRLA & ~TC4_CLKSEL_gm) |
				TC45_CLKSEL_enum;
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->CTRLA
			= (((TC5_t *)tc)->CTRLA & ~TC5_CLKSEL_gm) |
    259e:	88 81       	ld	r24, Y
    25a0:	80 7f       	andi	r24, 0xF0	; 240
    25a2:	86 60       	ori	r24, 0x06	; 6
    25a4:	88 83       	st	Y, r24
    25a6:	e0 ea       	ldi	r30, 0xA0	; 160
    25a8:	f0 e0       	ldi	r31, 0x00	; 0
    25aa:	82 81       	ldd	r24, Z+2	; 0x02
    25ac:	82 60       	ori	r24, 0x02	; 2
    25ae:	82 83       	std	Z+2, r24	; 0x02
//	tc45_set_resolution(&TCC5, 500000);
	tc45_write_period(&TCC5, 62500);
	tc45_set_resolution(&TCC5, 125000);
	
	pmic_enable_level(PMIC_LVL_MEDIUM);
	cpu_irq_enable();
    25b0:	78 94       	sei
}
    25b2:	df 91       	pop	r29
    25b4:	cf 91       	pop	r28
    25b6:	08 95       	ret

000025b8 <init_timerd5>:

void init_timerd5(void)
{
    25b8:	cf 93       	push	r28
    25ba:	df 93       	push	r29
	tc45_enable(&TCD5);
    25bc:	80 e4       	ldi	r24, 0x40	; 64
    25be:	99 e0       	ldi	r25, 0x09	; 9
    25c0:	0e 94 bf 20 	call	0x417e	; 0x417e <tc45_enable>
		((TC4_t *)tc)->INTCTRLA = ((TC4_t *)tc)->INTCTRLA &
				~TC4_OVFINTLVL_gm;
		((TC4_t *)tc)->INTCTRLA
			= ((TC4_t *)tc)->INTCTRLA | (level << TC4_OVFINTLVL_gp);
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->INTCTRLA = ((TC5_t *)tc)->INTCTRLA &
    25c4:	c0 e4       	ldi	r28, 0x40	; 64
    25c6:	d9 e0       	ldi	r29, 0x09	; 9
    25c8:	8e 81       	ldd	r24, Y+6	; 0x06
    25ca:	8c 7f       	andi	r24, 0xFC	; 252
    25cc:	8e 83       	std	Y+6, r24	; 0x06
				~TC5_OVFINTLVL_gm;
		((TC5_t *)tc)->INTCTRLA
			= ((TC5_t *)tc)->INTCTRLA | (level << TC5_OVFINTLVL_gp);
    25ce:	8e 81       	ldd	r24, Y+6	; 0x06
    25d0:	81 60       	ori	r24, 0x01	; 1
    25d2:	8e 83       	std	Y+6, r24	; 0x06
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->CTRLB
			= (((TC4_t *)tc)->CTRLB & ~TC4_WGMODE_gm) | wgm;
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->CTRLB
			= (((TC5_t *)tc)->CTRLB & ~TC5_WGMODE_gm) | wgm;
    25d4:	89 81       	ldd	r24, Y+1	; 0x01
    25d6:	88 7f       	andi	r24, 0xF8	; 248
    25d8:	89 83       	std	Y+1, r24	; 0x01
	tc45_set_overflow_interrupt_level(&TCD5, TC45_INT_LVL_LO);
	/* Configure TC in normal mode */
	tc45_set_wgm(&TCD5, TC45_WG_NORMAL);
	/* Configure call back interrupt */
	tc45_set_overflow_interrupt_callback(&TCD5,	timerD5_overflow_interrupt_callback);
    25da:	6d e7       	ldi	r22, 0x7D	; 125
    25dc:	72 e1       	ldi	r23, 0x12	; 18
    25de:	80 e4       	ldi	r24, 0x40	; 64
    25e0:	99 e0       	ldi	r25, 0x09	; 9
    25e2:	0e 94 23 21 	call	0x4246	; 0x4246 <tc45_set_overflow_interrupt_callback>
static inline void tc45_write_period(volatile void *tc, uint16_t per_value)
{
	if (tc45_is_TC4(void *tc)) {
		((TC4_t *)tc)->PER = per_value;
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->PER = per_value;
    25e6:	82 ea       	ldi	r24, 0xA2	; 162
    25e8:	90 e0       	ldi	r25, 0x00	; 0
    25ea:	8e a3       	std	Y+38, r24	; 0x26
    25ec:	9f a3       	std	Y+39, r25	; 0x27
		((TC4_t *)tc)->CTRLA
			= (((TC4_t *)tc)->CTRLA & ~TC4_CLKSEL_gm) |
				TC45_CLKSEL_enum;
	} else if (tc45_is_TC5(void *tc)) {
		((TC5_t *)tc)->CTRLA
			= (((TC5_t *)tc)->CTRLA & ~TC5_CLKSEL_gm) |
    25ee:	88 81       	ld	r24, Y
    25f0:	80 7f       	andi	r24, 0xF0	; 240
    25f2:	87 60       	ori	r24, 0x07	; 7
    25f4:	88 83       	st	Y, r24
    25f6:	e0 ea       	ldi	r30, 0xA0	; 160
    25f8:	f0 e0       	ldi	r31, 0x00	; 0
    25fa:	82 81       	ldd	r24, Z+2	; 0x02
    25fc:	81 60       	ori	r24, 0x01	; 1
    25fe:	82 83       	std	Z+2, r24	; 0x02
	/* Configure TC period and resolution */
	tc45_write_period(&TCD5, 162);//EVERY 5ms
	tc45_set_resolution(&TCD5, 31250);
	
	pmic_enable_level(PMIC_LVL_LOW);
	cpu_irq_enable();
    2600:	78 94       	sei
}
    2602:	df 91       	pop	r29
    2604:	cf 91       	pop	r28
    2606:	08 95       	ret

00002608 <init_uart>:
	}
}

uint8_t* get_current_colors(void) {
	return colors;
}
    2608:	43 e0       	ldi	r20, 0x03	; 3
    260a:	50 e0       	ldi	r21, 0x00	; 0
    260c:	68 e0       	ldi	r22, 0x08	; 8
    260e:	80 e6       	ldi	r24, 0x60	; 96
    2610:	96 e0       	ldi	r25, 0x06	; 6
    2612:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    2616:	40 e0       	ldi	r20, 0x00	; 0
    2618:	50 e0       	ldi	r21, 0x00	; 0
    261a:	64 e0       	ldi	r22, 0x04	; 4
    261c:	80 e6       	ldi	r24, 0x60	; 96
    261e:	96 e0       	ldi	r25, 0x06	; 6
    2620:	0e 94 cd 1c 	call	0x399a	; 0x399a <ioport_configure_port_pin>
    2624:	66 ed       	ldi	r22, 0xD6	; 214
    2626:	70 e2       	ldi	r23, 0x20	; 32
    2628:	80 ec       	ldi	r24, 0xC0	; 192
    262a:	99 e0       	ldi	r25, 0x09	; 9
    262c:	0e 94 9e 23 	call	0x473c	; 0x473c <usart_init_rs232>
    2630:	e0 ec       	ldi	r30, 0xC0	; 192
    2632:	f9 e0       	ldi	r31, 0x09	; 9
    2634:	82 81       	ldd	r24, Z+2	; 0x02
    2636:	80 63       	ori	r24, 0x30	; 48
    2638:	82 83       	std	Z+2, r24	; 0x02
    263a:	e0 ea       	ldi	r30, 0xA0	; 160
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	82 81       	ldd	r24, Z+2	; 0x02
    2640:	84 60       	ori	r24, 0x04	; 4
    2642:	82 83       	std	Z+2, r24	; 0x02
    2644:	78 94       	sei
    2646:	08 95       	ret

00002648 <uart_send_status>:
    2648:	68 2f       	mov	r22, r24
    264a:	80 ec       	ldi	r24, 0xC0	; 192
    264c:	98 e0       	ldi	r25, 0x08	; 8
    264e:	0c 94 6f 22 	jmp	0x44de	; 0x44de <usart_putchar>
    2652:	08 95       	ret

00002654 <led_set_from_colors>:
    2654:	cf 93       	push	r28
    2656:	df 93       	push	r29
    2658:	ad ed       	ldi	r26, 0xDD	; 221
    265a:	b0 e2       	ldi	r27, 0x20	; 32
    265c:	8c 91       	ld	r24, X
    265e:	e7 e9       	ldi	r30, 0x97	; 151
    2660:	fa e2       	ldi	r31, 0x2A	; 42
    2662:	80 83       	st	Z, r24
    2664:	11 96       	adiw	r26, 0x01	; 1
    2666:	8c 91       	ld	r24, X
    2668:	11 97       	sbiw	r26, 0x01	; 1
    266a:	81 83       	std	Z+1, r24	; 0x01
    266c:	12 96       	adiw	r26, 0x02	; 2
    266e:	8c 91       	ld	r24, X
    2670:	12 97       	sbiw	r26, 0x02	; 2
    2672:	82 83       	std	Z+2, r24	; 0x02
    2674:	8c 91       	ld	r24, X
    2676:	81 87       	std	Z+9, r24	; 0x09
    2678:	11 96       	adiw	r26, 0x01	; 1
    267a:	8c 91       	ld	r24, X
    267c:	11 97       	sbiw	r26, 0x01	; 1
    267e:	82 87       	std	Z+10, r24	; 0x0a
    2680:	12 96       	adiw	r26, 0x02	; 2
    2682:	8c 91       	ld	r24, X
    2684:	12 97       	sbiw	r26, 0x02	; 2
    2686:	83 87       	std	Z+11, r24	; 0x0b
    2688:	13 96       	adiw	r26, 0x03	; 3
    268a:	8c 91       	ld	r24, X
    268c:	13 97       	sbiw	r26, 0x03	; 3
    268e:	83 83       	std	Z+3, r24	; 0x03
    2690:	14 96       	adiw	r26, 0x04	; 4
    2692:	8c 91       	ld	r24, X
    2694:	14 97       	sbiw	r26, 0x04	; 4
    2696:	84 83       	std	Z+4, r24	; 0x04
    2698:	15 96       	adiw	r26, 0x05	; 5
    269a:	8c 91       	ld	r24, X
    269c:	15 97       	sbiw	r26, 0x05	; 5
    269e:	85 83       	std	Z+5, r24	; 0x05
    26a0:	13 96       	adiw	r26, 0x03	; 3
    26a2:	8c 91       	ld	r24, X
    26a4:	13 97       	sbiw	r26, 0x03	; 3
    26a6:	84 87       	std	Z+12, r24	; 0x0c
    26a8:	14 96       	adiw	r26, 0x04	; 4
    26aa:	8c 91       	ld	r24, X
    26ac:	14 97       	sbiw	r26, 0x04	; 4
    26ae:	85 87       	std	Z+13, r24	; 0x0d
    26b0:	15 96       	adiw	r26, 0x05	; 5
    26b2:	8c 91       	ld	r24, X
    26b4:	15 97       	sbiw	r26, 0x05	; 5
    26b6:	86 87       	std	Z+14, r24	; 0x0e
    26b8:	16 96       	adiw	r26, 0x06	; 6
    26ba:	8c 91       	ld	r24, X
    26bc:	16 97       	sbiw	r26, 0x06	; 6
    26be:	86 83       	std	Z+6, r24	; 0x06
    26c0:	17 96       	adiw	r26, 0x07	; 7
    26c2:	8c 91       	ld	r24, X
    26c4:	17 97       	sbiw	r26, 0x07	; 7
    26c6:	87 83       	std	Z+7, r24	; 0x07
    26c8:	18 96       	adiw	r26, 0x08	; 8
    26ca:	8c 91       	ld	r24, X
    26cc:	18 97       	sbiw	r26, 0x08	; 8
    26ce:	80 87       	std	Z+8, r24	; 0x08
    26d0:	16 96       	adiw	r26, 0x06	; 6
    26d2:	8c 91       	ld	r24, X
    26d4:	16 97       	sbiw	r26, 0x06	; 6
    26d6:	87 87       	std	Z+15, r24	; 0x0f
    26d8:	17 96       	adiw	r26, 0x07	; 7
    26da:	8c 91       	ld	r24, X
    26dc:	17 97       	sbiw	r26, 0x07	; 7
    26de:	80 8b       	std	Z+16, r24	; 0x10
    26e0:	18 96       	adiw	r26, 0x08	; 8
    26e2:	8c 91       	ld	r24, X
    26e4:	81 8b       	std	Z+17, r24	; 0x11
    26e6:	c0 e0       	ldi	r28, 0x00	; 0
    26e8:	d0 e0       	ldi	r29, 0x00	; 0
    26ea:	fe 01       	movw	r30, r28
    26ec:	e3 52       	subi	r30, 0x23	; 35
    26ee:	ff 4d       	sbci	r31, 0xDF	; 223
    26f0:	60 81       	ld	r22, Z
    26f2:	21 96       	adiw	r28, 0x01	; 1
    26f4:	ce 01       	movw	r24, r28
    26f6:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    26fa:	c9 30       	cpi	r28, 0x09	; 9
    26fc:	d1 05       	cpc	r29, r1
    26fe:	a9 f7       	brne	.-22     	; 0x26ea <led_set_from_colors+0x96>
    2700:	79 d2       	rcall	.+1266   	; 0x2bf4 <ischarging>
    2702:	81 11       	cpse	r24, r1
    2704:	04 c0       	rjmp	.+8      	; 0x270e <led_set_from_colors+0xba>
    2706:	66 e0       	ldi	r22, 0x06	; 6
    2708:	87 e9       	ldi	r24, 0x97	; 151
    270a:	9a e2       	ldi	r25, 0x2A	; 42
    270c:	32 d7       	rcall	.+3684   	; 0x3572 <set_flash_ws2812>
    270e:	df 91       	pop	r29
    2710:	cf 91       	pop	r28
    2712:	08 95       	ret

00002714 <get_pulse_state>:

bool get_pulse_state(void) {
	return pulse_state;
}
    2714:	80 91 35 21 	lds	r24, 0x2135
    2718:	08 95       	ret

0000271a <get_and_clear_pulse_state_changed>:

bool get_and_clear_pulse_state_changed(void) {
	bool changed = pulse_state_changed;
    271a:	80 91 34 21 	lds	r24, 0x2134
	pulse_state_changed = false;
    271e:	10 92 34 21 	sts	0x2134, r1
	return changed;
}
    2722:	08 95       	ret

00002724 <trigger_pulse_state_changed>:

void trigger_pulse_state_changed(void) {
	pulse_state_changed = true;
    2724:	81 e0       	ldi	r24, 0x01	; 1
    2726:	80 93 34 21 	sts	0x2134, r24
    272a:	08 95       	ret

0000272c <__vector_23>:

/*
brief RX complete interrupt service routine.
*/
ISR(USARTC0_RXC_vect)
{
    272c:	1f 92       	push	r1
    272e:	0f 92       	push	r0
    2730:	0f b6       	in	r0, 0x3f	; 63
    2732:	0f 92       	push	r0
    2734:	11 24       	eor	r1, r1
    2736:	2f 93       	push	r18
    2738:	3f 93       	push	r19
    273a:	4f 93       	push	r20
    273c:	5f 93       	push	r21
    273e:	6f 93       	push	r22
    2740:	7f 93       	push	r23
    2742:	8f 93       	push	r24
    2744:	9f 93       	push	r25
    2746:	af 93       	push	r26
    2748:	bf 93       	push	r27
    274a:	ef 93       	push	r30
    274c:	ff 93       	push	r31
	//twinkle(255, 0, 0);
	uart_protocal(usart_getchar(&USARTC0));
    274e:	80 ec       	ldi	r24, 0xC0	; 192
    2750:	98 e0       	ldi	r25, 0x08	; 8
    2752:	0e 94 7d 22 	call	0x44fa	; 0x44fa <usart_getchar>
	
	0F 04 00 01 FB F0
*/
static inline void uart_protocal(uint8_t rxvalue)
{
	if (num_rx == 0)
    2756:	90 91 38 21 	lds	r25, 0x2138
    275a:	91 11       	cpse	r25, r1
    275c:	0e c0       	rjmp	.+28     	; 0x277a <__vector_23+0x4e>
	{
		if (rxvalue == 0x0F)
    275e:	8f 30       	cpi	r24, 0x0F	; 15
    2760:	49 f4       	brne	.+18     	; 0x2774 <__vector_23+0x48>
		{
			num_rx ++;
    2762:	81 e0       	ldi	r24, 0x01	; 1
    2764:	80 93 38 21 	sts	0x2138, r24
			uart_length = 6;
    2768:	96 e0       	ldi	r25, 0x06	; 6
    276a:	90 93 f3 20 	sts	0x20F3, r25
	usart_putchar(M_USART, status_uart);
}

void uart_start(void)
{
	uart_start_flag = true;
    276e:	80 93 37 21 	sts	0x2137, r24
    2772:	38 c0       	rjmp	.+112    	; 0x27e4 <__vector_23+0xb8>
	return sum;
}

void uart_clear(void)
{
	num_rx = 0;
    2774:	10 92 38 21 	sts	0x2138, r1
    2778:	35 c0       	rjmp	.+106    	; 0x27e4 <__vector_23+0xb8>
		else
		{
			uart_clear();
		}
	} 
	else if (num_rx == uart_length+1)
    277a:	29 2f       	mov	r18, r25
    277c:	30 e0       	ldi	r19, 0x00	; 0
    277e:	60 91 f3 20 	lds	r22, 0x20F3
    2782:	46 2f       	mov	r20, r22
    2784:	50 e0       	ldi	r21, 0x00	; 0
    2786:	4f 5f       	subi	r20, 0xFF	; 255
    2788:	5f 4f       	sbci	r21, 0xFF	; 255
    278a:	24 17       	cp	r18, r20
    278c:	35 07       	cpc	r19, r21
    278e:	f1 f4       	brne	.+60     	; 0x27cc <__vector_23+0xa0>
	return sum;
}

void uart_clear(void)
{
	num_rx = 0;
    2790:	10 92 38 21 	sts	0x2138, r1
	} 
	else if (num_rx == uart_length+1)
	{
		uart_clear();
		
		if ((rxvalue == 0xF0) && (uart_check(rxdata) == CHECK_OK))
    2794:	80 3f       	cpi	r24, 0xF0	; 240
    2796:	a9 f4       	brne	.+42     	; 0x27c2 <__vector_23+0x96>

static inline uint8_t uart_check(uint8_t * rxvalue)
{
	uint8_t sum = 0;
	
	for (uint8_t i = 0; i < rxvalue[0]; i++)
    2798:	20 91 7f 2a 	lds	r18, 0x2A7F
    279c:	22 23       	and	r18, r18
    279e:	61 f0       	breq	.+24     	; 0x27b8 <__vector_23+0x8c>
    27a0:	4f e7       	ldi	r20, 0x7F	; 127
    27a2:	5a e2       	ldi	r21, 0x2A	; 42
    27a4:	fa 01       	movw	r30, r20
    27a6:	80 e0       	ldi	r24, 0x00	; 0
	{
		sum += rxvalue[i];
    27a8:	91 91       	ld	r25, Z+
    27aa:	89 0f       	add	r24, r25
    27ac:	9e 2f       	mov	r25, r30
    27ae:	94 1b       	sub	r25, r20

static inline uint8_t uart_check(uint8_t * rxvalue)
{
	uint8_t sum = 0;
	
	for (uint8_t i = 0; i < rxvalue[0]; i++)
    27b0:	92 17       	cp	r25, r18
    27b2:	d0 f3       	brcs	.-12     	; 0x27a8 <__vector_23+0x7c>
	} 
	else if (num_rx == uart_length+1)
	{
		uart_clear();
		
		if ((rxvalue == 0xF0) && (uart_check(rxdata) == CHECK_OK))
    27b4:	81 11       	cpse	r24, r1
    27b6:	05 c0       	rjmp	.+10     	; 0x27c2 <__vector_23+0x96>
	uart_start_flag = true;
}

void uart_stop(void)
{
	uart_start_flag = false;
    27b8:	10 92 37 21 	sts	0x2137, r1
		uart_clear();
		
		if ((rxvalue == 0xF0) && (uart_check(rxdata) == CHECK_OK))
		{
			uart_stop();
			uart_send_status(UART_OK);
    27bc:	8f ef       	ldi	r24, 0xFF	; 255
    27be:	44 df       	rcall	.-376    	; 0x2648 <uart_send_status>
    27c0:	11 c0       	rjmp	.+34     	; 0x27e4 <__vector_23+0xb8>
	uart_start_flag = true;
}

void uart_stop(void)
{
	uart_start_flag = false;
    27c2:	10 92 37 21 	sts	0x2137, r1
			uart_send_status(UART_OK);
		} 
		else
		{
			uart_stop();
			uart_send_status(UART_FAIL);
    27c6:	8c e0       	ldi	r24, 0x0C	; 12
    27c8:	3f df       	rcall	.-386    	; 0x2648 <uart_send_status>
    27ca:	0c c0       	rjmp	.+24     	; 0x27e4 <__vector_23+0xb8>
		}
	} 
	else
	{
		rxdata[num_rx-1] = rxvalue;
    27cc:	f9 01       	movw	r30, r18
    27ce:	e2 58       	subi	r30, 0x82	; 130
    27d0:	f5 4d       	sbci	r31, 0xD5	; 213
    27d2:	80 83       	st	Z, r24
		num_rx ++;
    27d4:	9f 5f       	subi	r25, 0xFF	; 255
    27d6:	90 93 38 21 	sts	0x2138, r25
		
		if (uart_length != rxdata[UART_LENGTH])
    27da:	80 91 7f 2a 	lds	r24, 0x2A7F
    27de:	68 13       	cpse	r22, r24
		{
			uart_length = rxdata[UART_LENGTH];
    27e0:	80 93 f3 20 	sts	0x20F3, r24
*/
ISR(USARTC0_RXC_vect)
{
	//twinkle(255, 0, 0);
	uart_protocal(usart_getchar(&USARTC0));
}
    27e4:	ff 91       	pop	r31
    27e6:	ef 91       	pop	r30
    27e8:	bf 91       	pop	r27
    27ea:	af 91       	pop	r26
    27ec:	9f 91       	pop	r25
    27ee:	8f 91       	pop	r24
    27f0:	7f 91       	pop	r23
    27f2:	6f 91       	pop	r22
    27f4:	5f 91       	pop	r21
    27f6:	4f 91       	pop	r20
    27f8:	3f 91       	pop	r19
    27fa:	2f 91       	pop	r18
    27fc:	0f 90       	pop	r0
    27fe:	0f be       	out	0x3f, r0	; 63
    2800:	0f 90       	pop	r0
    2802:	1f 90       	pop	r1
    2804:	18 95       	reti

00002806 <uartCmdValid>:


unsigned char uartCmdValid(unsigned char cmd)
{
    unsigned char retval=false;
    switch(cmd){
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	fc 01       	movw	r30, r24
    280a:	31 97       	sbiw	r30, 0x01	; 1
    280c:	e0 37       	cpi	r30, 0x70	; 112
    280e:	f1 05       	cpc	r31, r1
    2810:	30 f4       	brcc	.+12     	; 0x281e <uartCmdValid+0x18>
    2812:	e7 55       	subi	r30, 0x57	; 87
    2814:	ff 4f       	sbci	r31, 0xFF	; 255
    2816:	0c 94 9f 26 	jmp	0x4d3e	; 0x4d3e <__tablejump2__>
		case UART_GET_COLOR:
		case UART_GET_CHARGING:
		case UART_SET_MTCH:
		case UART_GET_MTCH:
		case UART_SET_RESTART:
			retval=true;
    281a:	81 e0       	ldi	r24, 0x01	; 1
    281c:	08 95       	ret
}


unsigned char uartCmdValid(unsigned char cmd)
{
    unsigned char retval=false;
    281e:	80 e0       	ldi	r24, 0x00	; 0
		default:
			break;
	}
	return retval;

}
    2820:	08 95       	ret

00002822 <__vector_40>:

/*
brief RX complete interrupt service routine.
*/
ISR(USARTD0_RXC_vect)
{
    2822:	1f 92       	push	r1
    2824:	0f 92       	push	r0
    2826:	0f b6       	in	r0, 0x3f	; 63
    2828:	0f 92       	push	r0
    282a:	11 24       	eor	r1, r1
    282c:	2f 93       	push	r18
    282e:	3f 93       	push	r19
    2830:	4f 93       	push	r20
    2832:	5f 93       	push	r21
    2834:	6f 93       	push	r22
    2836:	7f 93       	push	r23
    2838:	8f 93       	push	r24
    283a:	9f 93       	push	r25
    283c:	af 93       	push	r26
    283e:	bf 93       	push	r27
    2840:	cf 93       	push	r28
    2842:	df 93       	push	r29
    2844:	ef 93       	push	r30
    2846:	ff 93       	push	r31
		buffer_data[i] = usart_getchar(&USARTD0);
	}*/
	

     
	for (int i=0; i<11; i++) {
    2848:	40 e0       	ldi	r20, 0x00	; 0
    284a:	50 e0       	ldi	r21, 0x00	; 0
/*
brief RX complete interrupt service routine.
*/
ISR(USARTD0_RXC_vect)
{
	 unsigned int count=0;
    284c:	80 e0       	ldi	r24, 0x00	; 0
    284e:	90 e0       	ldi	r25, 0x00	; 0
 *
 * \param usart The USART module.
 */
static inline bool usart_rx_is_complete(USART_t * usart)
{
	return (usart)->STATUS & USART_RXCIF_bm;
    2850:	e0 ec       	ldi	r30, 0xC0	; 192
    2852:	f9 e0       	ldi	r31, 0x09	; 9
    2854:	07 c0       	rjmp	.+14     	; 0x2864 <__vector_40+0x42>

     
	for (int i=0; i<11; i++) {
		while (usart_rx_is_complete(&USARTD0) == false) {
#ifdef LIMIT_LOOP //do not wait for ever.
               if(count++>10000)
    2856:	9c 01       	movw	r18, r24
    2858:	2f 5f       	subi	r18, 0xFF	; 255
    285a:	3f 4f       	sbci	r19, 0xFF	; 255
    285c:	81 31       	cpi	r24, 0x11	; 17
    285e:	97 42       	sbci	r25, 0x27	; 39
    2860:	78 f4       	brcc	.+30     	; 0x2880 <__vector_40+0x5e>
    2862:	c9 01       	movw	r24, r18
    2864:	21 81       	ldd	r18, Z+1	; 0x01
	}*/
	

     
	for (int i=0; i<11; i++) {
		while (usart_rx_is_complete(&USARTD0) == false) {
    2866:	22 23       	and	r18, r18
    2868:	b4 f7       	brge	.-20     	; 0x2856 <__vector_40+0x34>
#endif		
	      }
		//do not read when error
		if(errflag)
			break;
	      buffer_data[i] =((uint8_t)(&USARTD0)->DATA);
    286a:	20 81       	ld	r18, Z
    286c:	da 01       	movw	r26, r20
    286e:	aa 51       	subi	r26, 0x1A	; 26
    2870:	bf 4d       	sbci	r27, 0xDF	; 223
    2872:	2c 93       	st	X, r18
		buffer_data[i] = usart_getchar(&USARTD0);
	}*/
	

     
	for (int i=0; i<11; i++) {
    2874:	4f 5f       	subi	r20, 0xFF	; 255
    2876:	5f 4f       	sbci	r21, 0xFF	; 255
    2878:	4b 30       	cpi	r20, 0x0B	; 11
    287a:	51 05       	cpc	r21, r1
    287c:	99 f7       	brne	.-26     	; 0x2864 <__vector_40+0x42>
    287e:	74 c1       	rjmp	.+744    	; 0x2b68 <__vector_40+0x346>
			break;
	      buffer_data[i] =((uint8_t)(&USARTD0)->DATA);
	}
	
	// check data format. 
	if(uartCmdValid(buffer_data[0])&&(errflag==0||(errflag&&buffer_data[1]<9)))
    2880:	80 91 e6 20 	lds	r24, 0x20E6
    2884:	c0 df       	rcall	.-128    	; 0x2806 <uartCmdValid>
    2886:	88 23       	and	r24, r24
    2888:	09 f4       	brne	.+2      	; 0x288c <__vector_40+0x6a>
    288a:	6a c1       	rjmp	.+724    	; 0x2b60 <__vector_40+0x33e>
    288c:	80 91 e7 20 	lds	r24, 0x20E7
    2890:	89 30       	cpi	r24, 0x09	; 9
    2892:	08 f0       	brcs	.+2      	; 0x2896 <__vector_40+0x74>
    2894:	65 c1       	rjmp	.+714    	; 0x2b60 <__vector_40+0x33e>
void trigger_pulse_state_changed(void) {
	pulse_state_changed = true;
}

static void interpret_message(void) {
	switch(buffer_data[0]) {
    2896:	80 91 e6 20 	lds	r24, 0x20E6
    289a:	90 e0       	ldi	r25, 0x00	; 0
    289c:	fc 01       	movw	r30, r24
    289e:	31 97       	sbiw	r30, 0x01	; 1
    28a0:	e0 37       	cpi	r30, 0x70	; 112
    28a2:	f1 05       	cpc	r31, r1
    28a4:	08 f0       	brcs	.+2      	; 0x28a8 <__vector_40+0x86>
    28a6:	5c c1       	rjmp	.+696    	; 0x2b60 <__vector_40+0x33e>
    28a8:	e7 5e       	subi	r30, 0xE7	; 231
    28aa:	fe 4f       	sbci	r31, 0xFE	; 254
    28ac:	0c 94 9f 26 	jmp	0x4d3e	; 0x4d3e <__tablejump2__>
		case UART_SET_COLOR:
	#ifdef LIMIT_LOOP //only handle correct format	
			if(buffer_data[1]!=UART_COLOR_LEN)
    28b0:	80 91 e7 20 	lds	r24, 0x20E7
    28b4:	89 30       	cpi	r24, 0x09	; 9
    28b6:	09 f0       	breq	.+2      	; 0x28ba <__vector_40+0x98>
    28b8:	53 c1       	rjmp	.+678    	; 0x2b60 <__vector_40+0x33e>
				break;
	#endif	
			send_response(UART_SET_COLOR, 0xff);
    28ba:	6f ef       	ldi	r22, 0xFF	; 255
    28bc:	83 e4       	ldi	r24, 0x43	; 67
    28be:	50 d4       	rcall	.+2208   	; 0x3160 <send_response>
		}
	}	
}

static inline void set_color_from_buffer(void) {
	m_led_struct[0].r = buffer_data[2];
    28c0:	a6 ee       	ldi	r26, 0xE6	; 230
    28c2:	b0 e2       	ldi	r27, 0x20	; 32
    28c4:	12 96       	adiw	r26, 0x02	; 2
    28c6:	8c 91       	ld	r24, X
    28c8:	12 97       	sbiw	r26, 0x02	; 2
    28ca:	e7 e9       	ldi	r30, 0x97	; 151
    28cc:	fa e2       	ldi	r31, 0x2A	; 42
    28ce:	80 83       	st	Z, r24
	m_led_struct[0].g = buffer_data[3];
    28d0:	13 96       	adiw	r26, 0x03	; 3
    28d2:	8c 91       	ld	r24, X
    28d4:	13 97       	sbiw	r26, 0x03	; 3
    28d6:	81 83       	std	Z+1, r24	; 0x01
	m_led_struct[0].b = buffer_data[4];
    28d8:	14 96       	adiw	r26, 0x04	; 4
    28da:	8c 91       	ld	r24, X
    28dc:	14 97       	sbiw	r26, 0x04	; 4
    28de:	82 83       	std	Z+2, r24	; 0x02
	m_led_struct[3].r = buffer_data[2];
    28e0:	12 96       	adiw	r26, 0x02	; 2
    28e2:	8c 91       	ld	r24, X
    28e4:	12 97       	sbiw	r26, 0x02	; 2
    28e6:	81 87       	std	Z+9, r24	; 0x09
	m_led_struct[3].g = buffer_data[3];
    28e8:	13 96       	adiw	r26, 0x03	; 3
    28ea:	8c 91       	ld	r24, X
    28ec:	13 97       	sbiw	r26, 0x03	; 3
    28ee:	82 87       	std	Z+10, r24	; 0x0a
	m_led_struct[3].b = buffer_data[4];
    28f0:	14 96       	adiw	r26, 0x04	; 4
    28f2:	8c 91       	ld	r24, X
    28f4:	14 97       	sbiw	r26, 0x04	; 4
    28f6:	83 87       	std	Z+11, r24	; 0x0b
	
	m_led_struct[1].r = buffer_data[5];
    28f8:	15 96       	adiw	r26, 0x05	; 5
    28fa:	8c 91       	ld	r24, X
    28fc:	15 97       	sbiw	r26, 0x05	; 5
    28fe:	83 83       	std	Z+3, r24	; 0x03
	m_led_struct[1].g = buffer_data[6];
    2900:	16 96       	adiw	r26, 0x06	; 6
    2902:	8c 91       	ld	r24, X
    2904:	16 97       	sbiw	r26, 0x06	; 6
    2906:	84 83       	std	Z+4, r24	; 0x04
	m_led_struct[1].b = buffer_data[7];
    2908:	17 96       	adiw	r26, 0x07	; 7
    290a:	8c 91       	ld	r24, X
    290c:	17 97       	sbiw	r26, 0x07	; 7
    290e:	85 83       	std	Z+5, r24	; 0x05
	m_led_struct[4].r = buffer_data[5];
    2910:	15 96       	adiw	r26, 0x05	; 5
    2912:	8c 91       	ld	r24, X
    2914:	15 97       	sbiw	r26, 0x05	; 5
    2916:	84 87       	std	Z+12, r24	; 0x0c
	m_led_struct[4].g = buffer_data[6];
    2918:	16 96       	adiw	r26, 0x06	; 6
    291a:	8c 91       	ld	r24, X
    291c:	16 97       	sbiw	r26, 0x06	; 6
    291e:	85 87       	std	Z+13, r24	; 0x0d
	m_led_struct[4].b = buffer_data[7];
    2920:	17 96       	adiw	r26, 0x07	; 7
    2922:	8c 91       	ld	r24, X
    2924:	17 97       	sbiw	r26, 0x07	; 7
    2926:	86 87       	std	Z+14, r24	; 0x0e
	
	m_led_struct[2].r = buffer_data[8];
    2928:	18 96       	adiw	r26, 0x08	; 8
    292a:	8c 91       	ld	r24, X
    292c:	18 97       	sbiw	r26, 0x08	; 8
    292e:	86 83       	std	Z+6, r24	; 0x06
	m_led_struct[2].g = buffer_data[9];
    2930:	19 96       	adiw	r26, 0x09	; 9
    2932:	8c 91       	ld	r24, X
    2934:	19 97       	sbiw	r26, 0x09	; 9
    2936:	87 83       	std	Z+7, r24	; 0x07
	m_led_struct[2].b = buffer_data[10];
    2938:	1a 96       	adiw	r26, 0x0a	; 10
    293a:	8c 91       	ld	r24, X
    293c:	1a 97       	sbiw	r26, 0x0a	; 10
    293e:	80 87       	std	Z+8, r24	; 0x08
	m_led_struct[5].r = buffer_data[8];
    2940:	18 96       	adiw	r26, 0x08	; 8
    2942:	8c 91       	ld	r24, X
    2944:	18 97       	sbiw	r26, 0x08	; 8
    2946:	87 87       	std	Z+15, r24	; 0x0f
	m_led_struct[5].g = buffer_data[9];
    2948:	19 96       	adiw	r26, 0x09	; 9
    294a:	8c 91       	ld	r24, X
    294c:	19 97       	sbiw	r26, 0x09	; 9
    294e:	80 8b       	std	Z+16, r24	; 0x10
	m_led_struct[5].b = buffer_data[10];
    2950:	1a 96       	adiw	r26, 0x0a	; 10
    2952:	8c 91       	ld	r24, X
    2954:	81 8b       	std	Z+17, r24	; 0x11
	
	for (int i=0; i<9; i++) {
    2956:	c0 e0       	ldi	r28, 0x00	; 0
    2958:	d0 e0       	ldi	r29, 0x00	; 0
		colors[i] = buffer_data[i+2];
    295a:	fe 01       	movw	r30, r28
    295c:	e8 51       	subi	r30, 0x18	; 24
    295e:	ff 4d       	sbci	r31, 0xDF	; 223
    2960:	80 81       	ld	r24, Z
    2962:	fe 01       	movw	r30, r28
    2964:	e3 52       	subi	r30, 0x23	; 35
    2966:	ff 4d       	sbci	r31, 0xDF	; 223
    2968:	80 83       	st	Z, r24
		nvm_eeprom_write_byte(i+1, colors[i]);
    296a:	60 81       	ld	r22, Z
    296c:	21 96       	adiw	r28, 0x01	; 1
    296e:	ce 01       	movw	r24, r28
    2970:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
	m_led_struct[2].b = buffer_data[10];
	m_led_struct[5].r = buffer_data[8];
	m_led_struct[5].g = buffer_data[9];
	m_led_struct[5].b = buffer_data[10];
	
	for (int i=0; i<9; i++) {
    2974:	c9 30       	cpi	r28, 0x09	; 9
    2976:	d1 05       	cpc	r29, r1
    2978:	81 f7       	brne	.-32     	; 0x295a <__vector_40+0x138>
		colors[i] = buffer_data[i+2];
		nvm_eeprom_write_byte(i+1, colors[i]);
	}
	
	if (!ischarging()) {
    297a:	3c d1       	rcall	.+632    	; 0x2bf4 <ischarging>
    297c:	81 11       	cpse	r24, r1
    297e:	f0 c0       	rjmp	.+480    	; 0x2b60 <__vector_40+0x33e>
		set_flash_ws2812(m_led_struct, 6);
    2980:	66 e0       	ldi	r22, 0x06	; 6
    2982:	87 e9       	ldi	r24, 0x97	; 151
    2984:	9a e2       	ldi	r25, 0x2A	; 42
    2986:	f5 d5       	rcall	.+3050   	; 0x3572 <set_flash_ws2812>
    2988:	eb c0       	rjmp	.+470    	; 0x2b60 <__vector_40+0x33e>
			send_response(UART_SET_COLOR, 0xff);
			set_color_from_buffer();
			break;
			
		case UART_SET_PULSE:
			send_response(UART_SET_PULSE, 0xff);
    298a:	6f ef       	ldi	r22, 0xFF	; 255
    298c:	80 e5       	ldi	r24, 0x50	; 80
    298e:	e8 d3       	rcall	.+2000   	; 0x3160 <send_response>

	set_flash_ws2812(m_led_struct, 6);
}

static inline void set_pulse_from_buffer(void) {
	switch (buffer_data[2]) {
    2990:	80 91 e8 20 	lds	r24, 0x20E8
    2994:	88 23       	and	r24, r24
    2996:	19 f0       	breq	.+6      	; 0x299e <__vector_40+0x17c>
    2998:	81 30       	cpi	r24, 0x01	; 1
    299a:	39 f0       	breq	.+14     	; 0x29aa <__vector_40+0x188>
    299c:	0c c0       	rjmp	.+24     	; 0x29b6 <__vector_40+0x194>
		case 0x00:
			pulse_state = false;
    299e:	10 92 35 21 	sts	0x2135, r1
			pulse_state_changed = true;
    29a2:	81 e0       	ldi	r24, 0x01	; 1
    29a4:	80 93 34 21 	sts	0x2134, r24
    29a8:	db c0       	rjmp	.+438    	; 0x2b60 <__vector_40+0x33e>
			break;
		case 0x01:
			pulse_state = true;
    29aa:	81 e0       	ldi	r24, 0x01	; 1
    29ac:	80 93 35 21 	sts	0x2135, r24
			pulse_state_changed = true;
    29b0:	80 93 34 21 	sts	0x2134, r24
    29b4:	d5 c0       	rjmp	.+426    	; 0x2b60 <__vector_40+0x33e>
			break;
		default:
			pulse_state = true;
    29b6:	81 e0       	ldi	r24, 0x01	; 1
    29b8:	80 93 35 21 	sts	0x2135, r24
			pulse_state_changed = true;
    29bc:	80 93 34 21 	sts	0x2134, r24
    29c0:	cf c0       	rjmp	.+414    	; 0x2b60 <__vector_40+0x33e>
			send_response(UART_SET_PULSE, 0xff);
			set_pulse_from_buffer();
			break;
			
		case UART_SET_SHUTDOWN:
			if (pulse_state) {
    29c2:	80 91 35 21 	lds	r24, 0x2135
    29c6:	88 23       	and	r24, r24
    29c8:	29 f0       	breq	.+10     	; 0x29d4 <__vector_40+0x1b2>
				pulse_state = false;
    29ca:	10 92 35 21 	sts	0x2135, r1
				pulse_state_changed = true;	
    29ce:	81 e0       	ldi	r24, 0x01	; 1
    29d0:	80 93 34 21 	sts	0x2134, r24
			}
			shutdown_received = true;
    29d4:	81 e0       	ldi	r24, 0x01	; 1
    29d6:	80 93 33 21 	sts	0x2133, r24
			send_response(UART_SET_SHUTDOWN, 0xff);
    29da:	6f ef       	ldi	r22, 0xFF	; 255
    29dc:	c1 d3       	rcall	.+1922   	; 0x3160 <send_response>
    29de:	c0 c0       	rjmp	.+384    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_SET_CHG_LVL:
			switch (buffer_data[2]) {
    29e0:	80 91 e8 20 	lds	r24, 0x20E8
    29e4:	90 e0       	ldi	r25, 0x00	; 0
    29e6:	87 30       	cpi	r24, 0x07	; 7
    29e8:	91 05       	cpc	r25, r1
    29ea:	08 f0       	brcs	.+2      	; 0x29ee <__vector_40+0x1cc>
    29ec:	b9 c0       	rjmp	.+370    	; 0x2b60 <__vector_40+0x33e>
    29ee:	fc 01       	movw	r30, r24
    29f0:	e7 57       	subi	r30, 0x77	; 119
    29f2:	fe 4f       	sbci	r31, 0xFE	; 254
    29f4:	0c 94 9f 26 	jmp	0x4d3e	; 0x4d3e <__tablejump2__>
				case 0:
					chargeLVL0 = buffer_data[3];
    29f8:	80 91 e9 20 	lds	r24, 0x20E9
    29fc:	90 e0       	ldi	r25, 0x00	; 0
    29fe:	80 93 44 21 	sts	0x2144, r24
    2a02:	90 93 45 21 	sts	0x2145, r25
    2a06:	ac c0       	rjmp	.+344    	; 0x2b60 <__vector_40+0x33e>
					break;
					
				case 1:
					chargeLVL1 = buffer_data[3];
    2a08:	80 91 e9 20 	lds	r24, 0x20E9
    2a0c:	90 e0       	ldi	r25, 0x00	; 0
    2a0e:	80 93 ff 20 	sts	0x20FF, r24
    2a12:	90 93 00 21 	sts	0x2100, r25
    2a16:	a4 c0       	rjmp	.+328    	; 0x2b60 <__vector_40+0x33e>
					break;
					
				case 2:
					chargeLVL2 = buffer_data[3];
    2a18:	80 91 e9 20 	lds	r24, 0x20E9
    2a1c:	90 e0       	ldi	r25, 0x00	; 0
    2a1e:	80 93 fd 20 	sts	0x20FD, r24
    2a22:	90 93 fe 20 	sts	0x20FE, r25
    2a26:	9c c0       	rjmp	.+312    	; 0x2b60 <__vector_40+0x33e>
					break;
					
				case 3:
					chargeLVL3 = buffer_data[3];
    2a28:	80 91 e9 20 	lds	r24, 0x20E9
    2a2c:	90 e0       	ldi	r25, 0x00	; 0
    2a2e:	80 93 fb 20 	sts	0x20FB, r24
    2a32:	90 93 fc 20 	sts	0x20FC, r25
    2a36:	94 c0       	rjmp	.+296    	; 0x2b60 <__vector_40+0x33e>
					break;
					
				case 4:
					chargeLVL4 = buffer_data[3];
    2a38:	80 91 e9 20 	lds	r24, 0x20E9
    2a3c:	90 e0       	ldi	r25, 0x00	; 0
    2a3e:	80 93 f9 20 	sts	0x20F9, r24
    2a42:	90 93 fa 20 	sts	0x20FA, r25
    2a46:	8c c0       	rjmp	.+280    	; 0x2b60 <__vector_40+0x33e>
					break;
					
				case 5:
					chargeLVL5 = buffer_data[3];
    2a48:	80 91 e9 20 	lds	r24, 0x20E9
    2a4c:	90 e0       	ldi	r25, 0x00	; 0
    2a4e:	80 93 f7 20 	sts	0x20F7, r24
    2a52:	90 93 f8 20 	sts	0x20F8, r25
    2a56:	84 c0       	rjmp	.+264    	; 0x2b60 <__vector_40+0x33e>
					break;
					
				case 6:
					chargeLVL6 = buffer_data[3];
    2a58:	80 91 e9 20 	lds	r24, 0x20E9
    2a5c:	90 e0       	ldi	r25, 0x00	; 0
    2a5e:	80 93 f5 20 	sts	0x20F5, r24
    2a62:	90 93 f6 20 	sts	0x20F6, r25
    2a66:	7c c0       	rjmp	.+248    	; 0x2b60 <__vector_40+0x33e>
					break;
			}
			break;
			
		case UART_SET_CHG_BRIGHT:
			chargeBrightness = buffer_data[2];
    2a68:	80 91 e8 20 	lds	r24, 0x20E8
    2a6c:	80 93 f4 20 	sts	0x20F4, r24
    2a70:	77 c0       	rjmp	.+238    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_SET_LOW_DIVIDER:
			LOW_DIVIDER = buffer_data[2];
    2a72:	80 91 e8 20 	lds	r24, 0x20E8
    2a76:	80 93 02 20 	sts	0x2002, r24
    2a7a:	72 c0       	rjmp	.+228    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_SET_MID_DIVIDER:
			MID_DIVIDER = buffer_data[2];
    2a7c:	80 91 e8 20 	lds	r24, 0x20E8
    2a80:	80 93 01 20 	sts	0x2001, r24
    2a84:	6d c0       	rjmp	.+218    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_SET_HIGH_DIVIDER:
			HIGH_DIVIDER = buffer_data[2];
    2a86:	80 91 e8 20 	lds	r24, 0x20E8
    2a8a:	80 93 00 20 	sts	0x2000, r24
    2a8e:	68 c0       	rjmp	.+208    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_GET_AMBIENT:
			send_light_data();
    2a90:	78 d3       	rcall	.+1776   	; 0x3182 <send_light_data>
    2a92:	66 c0       	rjmp	.+204    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_GET_BATTERY:
			send_battery_data();
    2a94:	8f d3       	rcall	.+1822   	; 0x31b4 <send_battery_data>
    2a96:	64 c0       	rjmp	.+200    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_GET_PULSE:
			send_pulse_data();
    2a98:	fa d3       	rcall	.+2036   	; 0x328e <send_pulse_data>
    2a9a:	62 c0       	rjmp	.+196    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_GET_COLOR:
			send_color_data();
    2a9c:	d1 d3       	rcall	.+1954   	; 0x3240 <send_color_data>
    2a9e:	60 c0       	rjmp	.+192    	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_GET_CHARGING:
			send_charging_data();
    2aa0:	a3 d3       	rcall	.+1862   	; 0x31e8 <send_charging_data>
    2aa2:	5e c0       	rjmp	.+188    	; 0x2b60 <__vector_40+0x33e>
			break;		
			
		case UART_SET_MTCH:
			nvm_eeprom_write_byte(buffer_data[2], buffer_data[3]);
    2aa4:	c6 ee       	ldi	r28, 0xE6	; 230
    2aa6:	d0 e2       	ldi	r29, 0x20	; 32
    2aa8:	6b 81       	ldd	r22, Y+3	; 0x03
    2aaa:	8a 81       	ldd	r24, Y+2	; 0x02
    2aac:	90 e0       	ldi	r25, 0x00	; 0
    2aae:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
			
			if (buffer_data[2] <= 15) {
    2ab2:	8a 81       	ldd	r24, Y+2	; 0x02
    2ab4:	80 31       	cpi	r24, 0x10	; 16
    2ab6:	30 f4       	brcc	.+12     	; 0x2ac4 <__vector_40+0x2a2>
				nvm_eeprom_write_byte(EEPROM_INDEX_GENERAL, 1);
    2ab8:	61 e0       	ldi	r22, 0x01	; 1
    2aba:	8d e4       	ldi	r24, 0x4D	; 77
    2abc:	90 e0       	ldi	r25, 0x00	; 0
    2abe:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    2ac2:	45 c0       	rjmp	.+138    	; 0x2b4e <__vector_40+0x32c>
			}
			else if (buffer_data[2] <= 28) {
    2ac4:	80 91 e8 20 	lds	r24, 0x20E8
    2ac8:	8d 31       	cpi	r24, 0x1D	; 29
    2aca:	30 f4       	brcc	.+12     	; 0x2ad8 <__vector_40+0x2b6>
				nvm_eeprom_write_byte(EEPROM_INDEX_RXMAP, 1);
    2acc:	61 e0       	ldi	r22, 0x01	; 1
    2ace:	8e e4       	ldi	r24, 0x4E	; 78
    2ad0:	90 e0       	ldi	r25, 0x00	; 0
    2ad2:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    2ad6:	3b c0       	rjmp	.+118    	; 0x2b4e <__vector_40+0x32c>
			}
			else if (buffer_data[2] <= 46) {
    2ad8:	80 91 e8 20 	lds	r24, 0x20E8
    2adc:	8f 32       	cpi	r24, 0x2F	; 47
    2ade:	30 f4       	brcc	.+12     	; 0x2aec <__vector_40+0x2ca>
				nvm_eeprom_write_byte(EEPROM_INDEX_TXMAP, 1);
    2ae0:	61 e0       	ldi	r22, 0x01	; 1
    2ae2:	8f e4       	ldi	r24, 0x4F	; 79
    2ae4:	90 e0       	ldi	r25, 0x00	; 0
    2ae6:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    2aea:	31 c0       	rjmp	.+98     	; 0x2b4e <__vector_40+0x32c>
			}
			else if (buffer_data[2] <= 48) {
    2aec:	80 91 e8 20 	lds	r24, 0x20E8
    2af0:	81 33       	cpi	r24, 0x31	; 49
    2af2:	30 f4       	brcc	.+12     	; 0x2b00 <__vector_40+0x2de>
				nvm_eeprom_write_byte(EEPROM_INDEX_SELF, 1);
    2af4:	61 e0       	ldi	r22, 0x01	; 1
    2af6:	80 e5       	ldi	r24, 0x50	; 80
    2af8:	90 e0       	ldi	r25, 0x00	; 0
    2afa:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    2afe:	27 c0       	rjmp	.+78     	; 0x2b4e <__vector_40+0x32c>
			}
			else if (buffer_data[2] <= 50) {
    2b00:	80 91 e8 20 	lds	r24, 0x20E8
    2b04:	83 33       	cpi	r24, 0x33	; 51
    2b06:	30 f4       	brcc	.+12     	; 0x2b14 <__vector_40+0x2f2>
				nvm_eeprom_write_byte(EEPROM_INDEX_MUTUAL, 1);
    2b08:	61 e0       	ldi	r22, 0x01	; 1
    2b0a:	81 e5       	ldi	r24, 0x51	; 81
    2b0c:	90 e0       	ldi	r25, 0x00	; 0
    2b0e:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    2b12:	1d c0       	rjmp	.+58     	; 0x2b4e <__vector_40+0x32c>
			}
			else if (buffer_data[2] <= 56) {
    2b14:	80 91 e8 20 	lds	r24, 0x20E8
    2b18:	89 33       	cpi	r24, 0x39	; 57
    2b1a:	30 f4       	brcc	.+12     	; 0x2b28 <__vector_40+0x306>
				nvm_eeprom_write_byte(EEPROM_INDEX_DECODING, 1);
    2b1c:	61 e0       	ldi	r22, 0x01	; 1
    2b1e:	82 e5       	ldi	r24, 0x52	; 82
    2b20:	90 e0       	ldi	r25, 0x00	; 0
    2b22:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    2b26:	13 c0       	rjmp	.+38     	; 0x2b4e <__vector_40+0x32c>
			}
			else if (buffer_data[2] <= 69) {
    2b28:	80 91 e8 20 	lds	r24, 0x20E8
    2b2c:	86 34       	cpi	r24, 0x46	; 70
    2b2e:	30 f4       	brcc	.+12     	; 0x2b3c <__vector_40+0x31a>
				nvm_eeprom_write_byte(EEPROM_INDEX_GESTURES, 1);
    2b30:	61 e0       	ldi	r22, 0x01	; 1
    2b32:	83 e5       	ldi	r24, 0x53	; 83
    2b34:	90 e0       	ldi	r25, 0x00	; 0
    2b36:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    2b3a:	09 c0       	rjmp	.+18     	; 0x2b4e <__vector_40+0x32c>
			}
			else if (buffer_data[2] <= 76) {
    2b3c:	80 91 e8 20 	lds	r24, 0x20E8
    2b40:	8d 34       	cpi	r24, 0x4D	; 77
    2b42:	28 f4       	brcc	.+10     	; 0x2b4e <__vector_40+0x32c>
				nvm_eeprom_write_byte(EEPROM_INDEX_CONFIG, 1);
    2b44:	61 e0       	ldi	r22, 0x01	; 1
    2b46:	84 e5       	ldi	r24, 0x54	; 84
    2b48:	90 e0       	ldi	r25, 0x00	; 0
    2b4a:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
			}
			nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, 1);
    2b4e:	61 e0       	ldi	r22, 0x01	; 1
    2b50:	85 e5       	ldi	r24, 0x55	; 85
    2b52:	90 e0       	ldi	r25, 0x00	; 0
    2b54:	0e 94 52 1e 	call	0x3ca4	; 0x3ca4 <nvm_eeprom_write_byte>
    2b58:	03 c0       	rjmp	.+6      	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_GET_MTCH:
			send_mtch_update_status();
    2b5a:	5b d3       	rcall	.+1718   	; 0x3212 <send_mtch_update_status>
    2b5c:	01 c0       	rjmp	.+2      	; 0x2b60 <__vector_40+0x33e>
			break;
			
		case UART_SET_RESTART:
			while(1) {barrier();}
    2b5e:	ff cf       	rjmp	.-2      	; 0x2b5e <__vector_40+0x33c>
	{
	interpret_message();
          errflag=0;
	}
	
	uart_done_flag = true;
    2b60:	81 e0       	ldi	r24, 0x01	; 1
    2b62:	80 93 36 21 	sts	0x2136, r24
    2b66:	06 c0       	rjmp	.+12     	; 0x2b74 <__vector_40+0x352>
			break;
	      buffer_data[i] =((uint8_t)(&USARTD0)->DATA);
	}
	
	// check data format. 
	if(uartCmdValid(buffer_data[0])&&(errflag==0||(errflag&&buffer_data[1]<9)))
    2b68:	80 91 e6 20 	lds	r24, 0x20E6
    2b6c:	4c de       	rcall	.-872    	; 0x2806 <uartCmdValid>
    2b6e:	81 11       	cpse	r24, r1
    2b70:	92 ce       	rjmp	.-732    	; 0x2896 <__vector_40+0x74>
    2b72:	f6 cf       	rjmp	.-20     	; 0x2b60 <__vector_40+0x33e>
			usart_putchar(&USARTD0, buffer_data[0]);
			usart_putchar(&USARTD0, count_uart);
		}
		}
	*/
}
    2b74:	ff 91       	pop	r31
    2b76:	ef 91       	pop	r30
    2b78:	df 91       	pop	r29
    2b7a:	cf 91       	pop	r28
    2b7c:	bf 91       	pop	r27
    2b7e:	af 91       	pop	r26
    2b80:	9f 91       	pop	r25
    2b82:	8f 91       	pop	r24
    2b84:	7f 91       	pop	r23
    2b86:	6f 91       	pop	r22
    2b88:	5f 91       	pop	r21
    2b8a:	4f 91       	pop	r20
    2b8c:	3f 91       	pop	r19
    2b8e:	2f 91       	pop	r18
    2b90:	0f 90       	pop	r0
    2b92:	0f be       	out	0x3f, r0	; 63
    2b94:	0f 90       	pop	r0
    2b96:	1f 90       	pop	r1
    2b98:	18 95       	reti

00002b9a <uart_send_bytes>:

void uart_send_bytes(char * byte_array, unsigned int len)
{
    2b9a:	0f 93       	push	r16
    2b9c:	1f 93       	push	r17
    2b9e:	cf 93       	push	r28
    2ba0:	df 93       	push	r29
	for (int i = 0; i < len; i++){
    2ba2:	61 15       	cp	r22, r1
    2ba4:	71 05       	cpc	r23, r1
    2ba6:	61 f0       	breq	.+24     	; 0x2bc0 <uart_send_bytes+0x26>
    2ba8:	8c 01       	movw	r16, r24
    2baa:	ec 01       	movw	r28, r24
    2bac:	06 0f       	add	r16, r22
    2bae:	17 1f       	adc	r17, r23
		usart_putchar(&USARTD0, byte_array[i]);
    2bb0:	69 91       	ld	r22, Y+
    2bb2:	80 ec       	ldi	r24, 0xC0	; 192
    2bb4:	99 e0       	ldi	r25, 0x09	; 9
    2bb6:	0e 94 6f 22 	call	0x44de	; 0x44de <usart_putchar>
	*/
}

void uart_send_bytes(char * byte_array, unsigned int len)
{
	for (int i = 0; i < len; i++){
    2bba:	c0 17       	cp	r28, r16
    2bbc:	d1 07       	cpc	r29, r17
    2bbe:	c1 f7       	brne	.-16     	; 0x2bb0 <uart_send_bytes+0x16>
		usart_putchar(&USARTD0, byte_array[i]);
	}
}
    2bc0:	df 91       	pop	r29
    2bc2:	cf 91       	pop	r28
    2bc4:	1f 91       	pop	r17
    2bc6:	0f 91       	pop	r16
    2bc8:	08 95       	ret

00002bca <init_chargingpin>:
	}
	/* If visualization wasn't on then load solid colors that are saved including no color saved */
	else 
	{
		fht_flag = false;
		restore_led_from_eeprom();
    2bca:	98 2f       	mov	r25, r24
    2bcc:	97 70       	andi	r25, 0x07	; 7
    2bce:	61 e0       	ldi	r22, 0x01	; 1
    2bd0:	70 e0       	ldi	r23, 0x00	; 0
    2bd2:	02 c0       	rjmp	.+4      	; 0x2bd8 <init_chargingpin+0xe>
    2bd4:	66 0f       	add	r22, r22
    2bd6:	77 1f       	adc	r23, r23
    2bd8:	9a 95       	dec	r25
    2bda:	e2 f7       	brpl	.-8      	; 0x2bd4 <init_chargingpin+0xa>
    2bdc:	86 95       	lsr	r24
    2bde:	86 95       	lsr	r24
    2be0:	86 95       	lsr	r24
    2be2:	20 e2       	ldi	r18, 0x20	; 32
    2be4:	82 9f       	mul	r24, r18
    2be6:	c0 01       	movw	r24, r0
    2be8:	11 24       	eor	r1, r1
    2bea:	42 e0       	ldi	r20, 0x02	; 2
    2bec:	50 e0       	ldi	r21, 0x00	; 0
    2bee:	9a 5f       	subi	r25, 0xFA	; 250
    2bf0:	d4 c6       	rjmp	.+3496   	; 0x399a <ioport_configure_port_pin>
    2bf2:	08 95       	ret

00002bf4 <ischarging>:
    2bf4:	80 91 e8 07 	lds	r24, 0x07E8
    2bf8:	86 95       	lsr	r24
    2bfa:	81 70       	andi	r24, 0x01	; 1
    2bfc:	08 95       	ret

00002bfe <twinkle>:
    2bfe:	20 e0       	ldi	r18, 0x00	; 0
    2c00:	30 e0       	ldi	r19, 0x00	; 0
    2c02:	f9 01       	movw	r30, r18
    2c04:	ee 0f       	add	r30, r30
    2c06:	ff 1f       	adc	r31, r31
    2c08:	e2 0f       	add	r30, r18
    2c0a:	f3 1f       	adc	r31, r19
    2c0c:	e9 56       	subi	r30, 0x69	; 105
    2c0e:	f5 4d       	sbci	r31, 0xD5	; 213
    2c10:	80 83       	st	Z, r24
    2c12:	61 83       	std	Z+1, r22	; 0x01
    2c14:	42 83       	std	Z+2, r20	; 0x02
    2c16:	2f 5f       	subi	r18, 0xFF	; 255
    2c18:	3f 4f       	sbci	r19, 0xFF	; 255
    2c1a:	26 30       	cpi	r18, 0x06	; 6
    2c1c:	31 05       	cpc	r19, r1
    2c1e:	89 f7       	brne	.-30     	; 0x2c02 <twinkle+0x4>
    2c20:	66 e0       	ldi	r22, 0x06	; 6
    2c22:	87 e9       	ldi	r24, 0x97	; 151
    2c24:	9a e2       	ldi	r25, 0x2A	; 42
    2c26:	a5 c4       	rjmp	.+2378   	; 0x3572 <set_flash_ws2812>
    2c28:	08 95       	ret

00002c2a <rainbow>:
    2c2a:	e7 e9       	ldi	r30, 0x97	; 151
    2c2c:	fa e2       	ldi	r31, 0x2A	; 42
    2c2e:	8f ef       	ldi	r24, 0xFF	; 255
    2c30:	80 83       	st	Z, r24
    2c32:	11 82       	std	Z+1, r1	; 0x01
    2c34:	12 82       	std	Z+2, r1	; 0x02
    2c36:	13 82       	std	Z+3, r1	; 0x03
    2c38:	84 83       	std	Z+4, r24	; 0x04
    2c3a:	15 82       	std	Z+5, r1	; 0x05
    2c3c:	16 82       	std	Z+6, r1	; 0x06
    2c3e:	17 82       	std	Z+7, r1	; 0x07
    2c40:	80 87       	std	Z+8, r24	; 0x08
    2c42:	81 87       	std	Z+9, r24	; 0x09
    2c44:	12 86       	std	Z+10, r1	; 0x0a
    2c46:	13 86       	std	Z+11, r1	; 0x0b
    2c48:	14 86       	std	Z+12, r1	; 0x0c
    2c4a:	85 87       	std	Z+13, r24	; 0x0d
    2c4c:	16 86       	std	Z+14, r1	; 0x0e
    2c4e:	17 86       	std	Z+15, r1	; 0x0f
    2c50:	10 8a       	std	Z+16, r1	; 0x10
    2c52:	81 8b       	std	Z+17, r24	; 0x11
    2c54:	66 e0       	ldi	r22, 0x06	; 6
    2c56:	cf 01       	movw	r24, r30
    2c58:	8c c4       	rjmp	.+2328   	; 0x3572 <set_flash_ws2812>
    2c5a:	08 95       	ret

00002c5c <clear_led>:
    2c5c:	80 e0       	ldi	r24, 0x00	; 0
    2c5e:	e8 2f       	mov	r30, r24
    2c60:	f0 e0       	ldi	r31, 0x00	; 0
    2c62:	9f 01       	movw	r18, r30
    2c64:	22 0f       	add	r18, r18
    2c66:	33 1f       	adc	r19, r19
    2c68:	e2 0f       	add	r30, r18
    2c6a:	f3 1f       	adc	r31, r19
    2c6c:	e9 56       	subi	r30, 0x69	; 105
    2c6e:	f5 4d       	sbci	r31, 0xD5	; 213
    2c70:	10 82       	st	Z, r1
    2c72:	11 82       	std	Z+1, r1	; 0x01
    2c74:	12 82       	std	Z+2, r1	; 0x02
    2c76:	8f 5f       	subi	r24, 0xFF	; 255
    2c78:	86 30       	cpi	r24, 0x06	; 6
    2c7a:	89 f7       	brne	.-30     	; 0x2c5e <clear_led+0x2>
    2c7c:	66 e0       	ldi	r22, 0x06	; 6
    2c7e:	87 e9       	ldi	r24, 0x97	; 151
    2c80:	9a e2       	ldi	r25, 0x2A	; 42
    2c82:	77 c4       	rjmp	.+2286   	; 0x3572 <set_flash_ws2812>
    2c84:	08 95       	ret

00002c86 <load_data_color_led>:
    2c86:	ad ed       	ldi	r26, 0xDD	; 221
    2c88:	b0 e2       	ldi	r27, 0x20	; 32
    2c8a:	8c 91       	ld	r24, X
    2c8c:	e7 e9       	ldi	r30, 0x97	; 151
    2c8e:	fa e2       	ldi	r31, 0x2A	; 42
    2c90:	80 83       	st	Z, r24
    2c92:	11 96       	adiw	r26, 0x01	; 1
    2c94:	8c 91       	ld	r24, X
    2c96:	11 97       	sbiw	r26, 0x01	; 1
    2c98:	81 83       	std	Z+1, r24	; 0x01
    2c9a:	12 96       	adiw	r26, 0x02	; 2
    2c9c:	8c 91       	ld	r24, X
    2c9e:	12 97       	sbiw	r26, 0x02	; 2
    2ca0:	82 83       	std	Z+2, r24	; 0x02
    2ca2:	13 96       	adiw	r26, 0x03	; 3
    2ca4:	8c 91       	ld	r24, X
    2ca6:	13 97       	sbiw	r26, 0x03	; 3
    2ca8:	83 83       	std	Z+3, r24	; 0x03
    2caa:	14 96       	adiw	r26, 0x04	; 4
    2cac:	8c 91       	ld	r24, X
    2cae:	14 97       	sbiw	r26, 0x04	; 4
    2cb0:	84 83       	std	Z+4, r24	; 0x04
    2cb2:	15 96       	adiw	r26, 0x05	; 5
    2cb4:	8c 91       	ld	r24, X
    2cb6:	15 97       	sbiw	r26, 0x05	; 5
    2cb8:	85 83       	std	Z+5, r24	; 0x05
    2cba:	16 96       	adiw	r26, 0x06	; 6
    2cbc:	8c 91       	ld	r24, X
    2cbe:	16 97       	sbiw	r26, 0x06	; 6
    2cc0:	86 83       	std	Z+6, r24	; 0x06
    2cc2:	17 96       	adiw	r26, 0x07	; 7
    2cc4:	8c 91       	ld	r24, X
    2cc6:	17 97       	sbiw	r26, 0x07	; 7
    2cc8:	87 83       	std	Z+7, r24	; 0x07
    2cca:	18 96       	adiw	r26, 0x08	; 8
    2ccc:	8c 91       	ld	r24, X
    2cce:	18 97       	sbiw	r26, 0x08	; 8
    2cd0:	80 87       	std	Z+8, r24	; 0x08
    2cd2:	8c 91       	ld	r24, X
    2cd4:	81 87       	std	Z+9, r24	; 0x09
    2cd6:	11 96       	adiw	r26, 0x01	; 1
    2cd8:	8c 91       	ld	r24, X
    2cda:	11 97       	sbiw	r26, 0x01	; 1
    2cdc:	82 87       	std	Z+10, r24	; 0x0a
    2cde:	12 96       	adiw	r26, 0x02	; 2
    2ce0:	8c 91       	ld	r24, X
    2ce2:	12 97       	sbiw	r26, 0x02	; 2
    2ce4:	83 87       	std	Z+11, r24	; 0x0b
    2ce6:	13 96       	adiw	r26, 0x03	; 3
    2ce8:	8c 91       	ld	r24, X
    2cea:	13 97       	sbiw	r26, 0x03	; 3
    2cec:	84 87       	std	Z+12, r24	; 0x0c
    2cee:	14 96       	adiw	r26, 0x04	; 4
    2cf0:	8c 91       	ld	r24, X
    2cf2:	14 97       	sbiw	r26, 0x04	; 4
    2cf4:	85 87       	std	Z+13, r24	; 0x0d
    2cf6:	15 96       	adiw	r26, 0x05	; 5
    2cf8:	8c 91       	ld	r24, X
    2cfa:	15 97       	sbiw	r26, 0x05	; 5
    2cfc:	86 87       	std	Z+14, r24	; 0x0e
    2cfe:	16 96       	adiw	r26, 0x06	; 6
    2d00:	8c 91       	ld	r24, X
    2d02:	16 97       	sbiw	r26, 0x06	; 6
    2d04:	87 87       	std	Z+15, r24	; 0x0f
    2d06:	17 96       	adiw	r26, 0x07	; 7
    2d08:	8c 91       	ld	r24, X
    2d0a:	17 97       	sbiw	r26, 0x07	; 7
    2d0c:	80 8b       	std	Z+16, r24	; 0x10
    2d0e:	18 96       	adiw	r26, 0x08	; 8
    2d10:	8c 91       	ld	r24, X
    2d12:	81 8b       	std	Z+17, r24	; 0x11
    2d14:	66 e0       	ldi	r22, 0x06	; 6
    2d16:	cf 01       	movw	r24, r30
    2d18:	2c c4       	rjmp	.+2136   	; 0x3572 <set_flash_ws2812>
    2d1a:	08 95       	ret

00002d1c <update_led_charge>:
    2d1c:	10 92 7c 2a 	sts	0x2A7C, r1
    2d20:	80 91 39 21 	lds	r24, 0x2139
    2d24:	88 23       	and	r24, r24
    2d26:	59 f1       	breq	.+86     	; 0x2d7e <update_led_charge+0x62>
    2d28:	80 91 3c 21 	lds	r24, 0x213C
    2d2c:	90 91 3d 21 	lds	r25, 0x213D
    2d30:	9c 01       	movw	r18, r24
    2d32:	20 56       	subi	r18, 0x60	; 96
    2d34:	35 40       	sbci	r19, 0x05	; 5
    2d36:	2f 35       	cpi	r18, 0x5F	; 95
    2d38:	31 05       	cpc	r19, r1
    2d3a:	48 f4       	brcc	.+18     	; 0x2d4e <update_led_charge+0x32>
    2d3c:	80 91 fd 20 	lds	r24, 0x20FD
    2d40:	90 91 fe 20 	lds	r25, 0x20FE
    2d44:	80 93 40 21 	sts	0x2140, r24
    2d48:	90 93 41 21 	sts	0x2141, r25
    2d4c:	16 c0       	rjmp	.+44     	; 0x2d7a <update_led_charge+0x5e>
    2d4e:	81 5b       	subi	r24, 0xB1	; 177
    2d50:	94 40       	sbci	r25, 0x04	; 4
    2d52:	8f 3a       	cpi	r24, 0xAF	; 175
    2d54:	91 05       	cpc	r25, r1
    2d56:	48 f4       	brcc	.+18     	; 0x2d6a <update_led_charge+0x4e>
    2d58:	80 91 f9 20 	lds	r24, 0x20F9
    2d5c:	90 91 fa 20 	lds	r25, 0x20FA
    2d60:	80 93 40 21 	sts	0x2140, r24
    2d64:	90 93 41 21 	sts	0x2141, r25
    2d68:	08 c0       	rjmp	.+16     	; 0x2d7a <update_led_charge+0x5e>
    2d6a:	80 91 44 21 	lds	r24, 0x2144
    2d6e:	90 91 45 21 	lds	r25, 0x2145
    2d72:	80 93 40 21 	sts	0x2140, r24
    2d76:	90 93 41 21 	sts	0x2141, r25
    2d7a:	10 92 39 21 	sts	0x2139, r1
    2d7e:	3a df       	rcall	.-396    	; 0x2bf4 <ischarging>
    2d80:	81 11       	cpse	r24, r1
    2d82:	14 c0       	rjmp	.+40     	; 0x2dac <update_led_charge+0x90>
    2d84:	80 91 43 21 	lds	r24, 0x2143
    2d88:	80 93 42 21 	sts	0x2142, r24
    2d8c:	86 e0       	ldi	r24, 0x06	; 6
    2d8e:	80 93 43 21 	sts	0x2143, r24
    2d92:	80 91 43 21 	lds	r24, 0x2143
    2d96:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
    2d9a:	80 e0       	ldi	r24, 0x00	; 0
    2d9c:	98 e0       	ldi	r25, 0x08	; 8
    2d9e:	0e 94 bf 20 	call	0x417e	; 0x417e <tc45_enable>
    2da2:	80 e4       	ldi	r24, 0x40	; 64
    2da4:	98 e0       	ldi	r25, 0x08	; 8
    2da6:	0e 94 f1 20 	call	0x41e2	; 0x41e2 <tc45_disable>
    2daa:	6d df       	rcall	.-294    	; 0x2c86 <load_data_color_led>
    2dac:	80 91 40 21 	lds	r24, 0x2140
    2db0:	90 91 41 21 	lds	r25, 0x2141
    2db4:	20 91 ff 20 	lds	r18, 0x20FF
    2db8:	30 91 00 21 	lds	r19, 0x2100
    2dbc:	82 17       	cp	r24, r18
    2dbe:	93 07       	cpc	r25, r19
    2dc0:	b8 f5       	brcc	.+110    	; 0x2e30 <update_led_charge+0x114>
    2dc2:	4c df       	rcall	.-360    	; 0x2c5c <clear_led>
    2dc4:	40 91 f4 20 	lds	r20, 0x20F4
    2dc8:	20 91 40 21 	lds	r18, 0x2140
    2dcc:	30 91 41 21 	lds	r19, 0x2141
    2dd0:	60 91 ff 20 	lds	r22, 0x20FF
    2dd4:	70 91 00 21 	lds	r23, 0x2100
    2dd8:	42 9f       	mul	r20, r18
    2dda:	c0 01       	movw	r24, r0
    2ddc:	43 9f       	mul	r20, r19
    2dde:	90 0d       	add	r25, r0
    2de0:	11 24       	eor	r1, r1
    2de2:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    2de6:	e7 e9       	ldi	r30, 0x97	; 151
    2de8:	fa e2       	ldi	r31, 0x2A	; 42
    2dea:	60 83       	st	Z, r22
    2dec:	11 82       	std	Z+1, r1	; 0x01
    2dee:	12 82       	std	Z+2, r1	; 0x02
    2df0:	13 82       	std	Z+3, r1	; 0x03
    2df2:	14 82       	std	Z+4, r1	; 0x04
    2df4:	15 82       	std	Z+5, r1	; 0x05
    2df6:	16 82       	std	Z+6, r1	; 0x06
    2df8:	17 82       	std	Z+7, r1	; 0x07
    2dfa:	10 86       	std	Z+8, r1	; 0x08
    2dfc:	40 91 f4 20 	lds	r20, 0x20F4
    2e00:	60 91 ff 20 	lds	r22, 0x20FF
    2e04:	70 91 00 21 	lds	r23, 0x2100
    2e08:	42 9f       	mul	r20, r18
    2e0a:	c0 01       	movw	r24, r0
    2e0c:	43 9f       	mul	r20, r19
    2e0e:	90 0d       	add	r25, r0
    2e10:	11 24       	eor	r1, r1
    2e12:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    2e16:	61 87       	std	Z+9, r22	; 0x09
    2e18:	12 86       	std	Z+10, r1	; 0x0a
    2e1a:	13 86       	std	Z+11, r1	; 0x0b
    2e1c:	14 86       	std	Z+12, r1	; 0x0c
    2e1e:	15 86       	std	Z+13, r1	; 0x0d
    2e20:	16 86       	std	Z+14, r1	; 0x0e
    2e22:	17 86       	std	Z+15, r1	; 0x0f
    2e24:	10 8a       	std	Z+16, r1	; 0x10
    2e26:	11 8a       	std	Z+17, r1	; 0x11
    2e28:	66 e0       	ldi	r22, 0x06	; 6
    2e2a:	cf 01       	movw	r24, r30
    2e2c:	a2 d3       	rcall	.+1860   	; 0x3572 <set_flash_ws2812>
    2e2e:	64 c1       	rjmp	.+712    	; 0x30f8 <__stack+0xf9>
    2e30:	20 91 fb 20 	lds	r18, 0x20FB
    2e34:	30 91 fc 20 	lds	r19, 0x20FC
    2e38:	82 17       	cp	r24, r18
    2e3a:	93 07       	cpc	r25, r19
    2e3c:	08 f0       	brcs	.+2      	; 0x2e40 <update_led_charge+0x124>
    2e3e:	48 c0       	rjmp	.+144    	; 0x2ed0 <update_led_charge+0x1b4>
    2e40:	0d df       	rcall	.-486    	; 0x2c5c <clear_led>
    2e42:	80 91 f4 20 	lds	r24, 0x20F4
    2e46:	e7 e9       	ldi	r30, 0x97	; 151
    2e48:	fa e2       	ldi	r31, 0x2A	; 42
    2e4a:	80 83       	st	Z, r24
    2e4c:	11 82       	std	Z+1, r1	; 0x01
    2e4e:	12 82       	std	Z+2, r1	; 0x02
    2e50:	13 82       	std	Z+3, r1	; 0x03
    2e52:	14 82       	std	Z+4, r1	; 0x04
    2e54:	15 82       	std	Z+5, r1	; 0x05
    2e56:	20 91 40 21 	lds	r18, 0x2140
    2e5a:	30 91 41 21 	lds	r19, 0x2141
    2e5e:	80 91 ff 20 	lds	r24, 0x20FF
    2e62:	90 91 00 21 	lds	r25, 0x2100
    2e66:	a0 91 f4 20 	lds	r26, 0x20F4
    2e6a:	60 91 fb 20 	lds	r22, 0x20FB
    2e6e:	70 91 fc 20 	lds	r23, 0x20FC
    2e72:	a9 01       	movw	r20, r18
    2e74:	48 1b       	sub	r20, r24
    2e76:	59 0b       	sbc	r21, r25
    2e78:	a4 9f       	mul	r26, r20
    2e7a:	c0 01       	movw	r24, r0
    2e7c:	a5 9f       	mul	r26, r21
    2e7e:	90 0d       	add	r25, r0
    2e80:	11 24       	eor	r1, r1
    2e82:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    2e86:	66 83       	std	Z+6, r22	; 0x06
    2e88:	17 82       	std	Z+7, r1	; 0x07
    2e8a:	10 86       	std	Z+8, r1	; 0x08
    2e8c:	80 91 f4 20 	lds	r24, 0x20F4
    2e90:	81 87       	std	Z+9, r24	; 0x09
    2e92:	12 86       	std	Z+10, r1	; 0x0a
    2e94:	13 86       	std	Z+11, r1	; 0x0b
    2e96:	14 86       	std	Z+12, r1	; 0x0c
    2e98:	15 86       	std	Z+13, r1	; 0x0d
    2e9a:	16 86       	std	Z+14, r1	; 0x0e
    2e9c:	80 91 ff 20 	lds	r24, 0x20FF
    2ea0:	90 91 00 21 	lds	r25, 0x2100
    2ea4:	40 91 f4 20 	lds	r20, 0x20F4
    2ea8:	60 91 fb 20 	lds	r22, 0x20FB
    2eac:	70 91 fc 20 	lds	r23, 0x20FC
    2eb0:	28 1b       	sub	r18, r24
    2eb2:	39 0b       	sbc	r19, r25
    2eb4:	42 9f       	mul	r20, r18
    2eb6:	c0 01       	movw	r24, r0
    2eb8:	43 9f       	mul	r20, r19
    2eba:	90 0d       	add	r25, r0
    2ebc:	11 24       	eor	r1, r1
    2ebe:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    2ec2:	67 87       	std	Z+15, r22	; 0x0f
    2ec4:	10 8a       	std	Z+16, r1	; 0x10
    2ec6:	11 8a       	std	Z+17, r1	; 0x11
    2ec8:	66 e0       	ldi	r22, 0x06	; 6
    2eca:	cf 01       	movw	r24, r30
    2ecc:	52 d3       	rcall	.+1700   	; 0x3572 <set_flash_ws2812>
    2ece:	14 c1       	rjmp	.+552    	; 0x30f8 <__stack+0xf9>
    2ed0:	20 91 f7 20 	lds	r18, 0x20F7
    2ed4:	30 91 f8 20 	lds	r19, 0x20F8
    2ed8:	82 17       	cp	r24, r18
    2eda:	93 07       	cpc	r25, r19
    2edc:	08 f0       	brcs	.+2      	; 0x2ee0 <update_led_charge+0x1c4>
    2ede:	4c c0       	rjmp	.+152    	; 0x2f78 <update_led_charge+0x25c>
    2ee0:	bd de       	rcall	.-646    	; 0x2c5c <clear_led>
    2ee2:	80 91 f4 20 	lds	r24, 0x20F4
    2ee6:	e7 e9       	ldi	r30, 0x97	; 151
    2ee8:	fa e2       	ldi	r31, 0x2A	; 42
    2eea:	80 83       	st	Z, r24
    2eec:	11 82       	std	Z+1, r1	; 0x01
    2eee:	12 82       	std	Z+2, r1	; 0x02
    2ef0:	20 91 40 21 	lds	r18, 0x2140
    2ef4:	30 91 41 21 	lds	r19, 0x2141
    2ef8:	80 91 fb 20 	lds	r24, 0x20FB
    2efc:	90 91 fc 20 	lds	r25, 0x20FC
    2f00:	a0 91 f4 20 	lds	r26, 0x20F4
    2f04:	60 91 f7 20 	lds	r22, 0x20F7
    2f08:	70 91 f8 20 	lds	r23, 0x20F8
    2f0c:	a9 01       	movw	r20, r18
    2f0e:	48 1b       	sub	r20, r24
    2f10:	59 0b       	sbc	r21, r25
    2f12:	a4 9f       	mul	r26, r20
    2f14:	c0 01       	movw	r24, r0
    2f16:	a5 9f       	mul	r26, r21
    2f18:	90 0d       	add	r25, r0
    2f1a:	11 24       	eor	r1, r1
    2f1c:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    2f20:	63 83       	std	Z+3, r22	; 0x03
    2f22:	14 82       	std	Z+4, r1	; 0x04
    2f24:	15 82       	std	Z+5, r1	; 0x05
    2f26:	80 91 f4 20 	lds	r24, 0x20F4
    2f2a:	86 83       	std	Z+6, r24	; 0x06
    2f2c:	17 82       	std	Z+7, r1	; 0x07
    2f2e:	10 86       	std	Z+8, r1	; 0x08
    2f30:	80 91 f4 20 	lds	r24, 0x20F4
    2f34:	81 87       	std	Z+9, r24	; 0x09
    2f36:	12 86       	std	Z+10, r1	; 0x0a
    2f38:	13 86       	std	Z+11, r1	; 0x0b
    2f3a:	80 91 fb 20 	lds	r24, 0x20FB
    2f3e:	90 91 fc 20 	lds	r25, 0x20FC
    2f42:	40 91 f4 20 	lds	r20, 0x20F4
    2f46:	60 91 f7 20 	lds	r22, 0x20F7
    2f4a:	70 91 f8 20 	lds	r23, 0x20F8
    2f4e:	28 1b       	sub	r18, r24
    2f50:	39 0b       	sbc	r19, r25
    2f52:	42 9f       	mul	r20, r18
    2f54:	c0 01       	movw	r24, r0
    2f56:	43 9f       	mul	r20, r19
    2f58:	90 0d       	add	r25, r0
    2f5a:	11 24       	eor	r1, r1
    2f5c:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    2f60:	64 87       	std	Z+12, r22	; 0x0c
    2f62:	15 86       	std	Z+13, r1	; 0x0d
    2f64:	16 86       	std	Z+14, r1	; 0x0e
    2f66:	80 91 f4 20 	lds	r24, 0x20F4
    2f6a:	87 87       	std	Z+15, r24	; 0x0f
    2f6c:	10 8a       	std	Z+16, r1	; 0x10
    2f6e:	11 8a       	std	Z+17, r1	; 0x11
    2f70:	66 e0       	ldi	r22, 0x06	; 6
    2f72:	cf 01       	movw	r24, r30
    2f74:	fe d2       	rcall	.+1532   	; 0x3572 <set_flash_ws2812>
    2f76:	c0 c0       	rjmp	.+384    	; 0x30f8 <__stack+0xf9>
    2f78:	20 91 f5 20 	lds	r18, 0x20F5
    2f7c:	30 91 f6 20 	lds	r19, 0x20F6
    2f80:	82 17       	cp	r24, r18
    2f82:	93 07       	cpc	r25, r19
    2f84:	08 f0       	brcs	.+2      	; 0x2f88 <update_led_charge+0x26c>
    2f86:	94 c0       	rjmp	.+296    	; 0x30b0 <__stack+0xb1>
    2f88:	69 de       	rcall	.-814    	; 0x2c5c <clear_led>
    2f8a:	e7 e9       	ldi	r30, 0x97	; 151
    2f8c:	fa e2       	ldi	r31, 0x2A	; 42
    2f8e:	10 82       	st	Z, r1
    2f90:	20 91 40 21 	lds	r18, 0x2140
    2f94:	30 91 41 21 	lds	r19, 0x2141
    2f98:	80 91 f9 20 	lds	r24, 0x20F9
    2f9c:	90 91 fa 20 	lds	r25, 0x20FA
    2fa0:	a0 91 f4 20 	lds	r26, 0x20F4
    2fa4:	60 91 f5 20 	lds	r22, 0x20F5
    2fa8:	70 91 f6 20 	lds	r23, 0x20F6
    2fac:	a9 01       	movw	r20, r18
    2fae:	48 1b       	sub	r20, r24
    2fb0:	59 0b       	sbc	r21, r25
    2fb2:	a4 9f       	mul	r26, r20
    2fb4:	c0 01       	movw	r24, r0
    2fb6:	a5 9f       	mul	r26, r21
    2fb8:	90 0d       	add	r25, r0
    2fba:	11 24       	eor	r1, r1
    2fbc:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    2fc0:	61 83       	std	Z+1, r22	; 0x01
    2fc2:	12 82       	std	Z+2, r1	; 0x02
    2fc4:	13 82       	std	Z+3, r1	; 0x03
    2fc6:	80 91 f9 20 	lds	r24, 0x20F9
    2fca:	90 91 fa 20 	lds	r25, 0x20FA
    2fce:	a0 91 f4 20 	lds	r26, 0x20F4
    2fd2:	60 91 f5 20 	lds	r22, 0x20F5
    2fd6:	70 91 f6 20 	lds	r23, 0x20F6
    2fda:	a9 01       	movw	r20, r18
    2fdc:	48 1b       	sub	r20, r24
    2fde:	59 0b       	sbc	r21, r25
    2fe0:	a4 9f       	mul	r26, r20
    2fe2:	c0 01       	movw	r24, r0
    2fe4:	a5 9f       	mul	r26, r21
    2fe6:	90 0d       	add	r25, r0
    2fe8:	11 24       	eor	r1, r1
    2fea:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    2fee:	64 83       	std	Z+4, r22	; 0x04
    2ff0:	15 82       	std	Z+5, r1	; 0x05
    2ff2:	16 82       	std	Z+6, r1	; 0x06
    2ff4:	80 91 f9 20 	lds	r24, 0x20F9
    2ff8:	90 91 fa 20 	lds	r25, 0x20FA
    2ffc:	a0 91 f4 20 	lds	r26, 0x20F4
    3000:	60 91 f5 20 	lds	r22, 0x20F5
    3004:	70 91 f6 20 	lds	r23, 0x20F6
    3008:	a9 01       	movw	r20, r18
    300a:	48 1b       	sub	r20, r24
    300c:	59 0b       	sbc	r21, r25
    300e:	a4 9f       	mul	r26, r20
    3010:	c0 01       	movw	r24, r0
    3012:	a5 9f       	mul	r26, r21
    3014:	90 0d       	add	r25, r0
    3016:	11 24       	eor	r1, r1
    3018:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    301c:	67 83       	std	Z+7, r22	; 0x07
    301e:	10 86       	std	Z+8, r1	; 0x08
    3020:	11 86       	std	Z+9, r1	; 0x09
    3022:	80 91 f9 20 	lds	r24, 0x20F9
    3026:	90 91 fa 20 	lds	r25, 0x20FA
    302a:	a0 91 f4 20 	lds	r26, 0x20F4
    302e:	60 91 f5 20 	lds	r22, 0x20F5
    3032:	70 91 f6 20 	lds	r23, 0x20F6
    3036:	a9 01       	movw	r20, r18
    3038:	48 1b       	sub	r20, r24
    303a:	59 0b       	sbc	r21, r25
    303c:	a4 9f       	mul	r26, r20
    303e:	c0 01       	movw	r24, r0
    3040:	a5 9f       	mul	r26, r21
    3042:	90 0d       	add	r25, r0
    3044:	11 24       	eor	r1, r1
    3046:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    304a:	62 87       	std	Z+10, r22	; 0x0a
    304c:	13 86       	std	Z+11, r1	; 0x0b
    304e:	14 86       	std	Z+12, r1	; 0x0c
    3050:	80 91 f9 20 	lds	r24, 0x20F9
    3054:	90 91 fa 20 	lds	r25, 0x20FA
    3058:	a0 91 f4 20 	lds	r26, 0x20F4
    305c:	60 91 f5 20 	lds	r22, 0x20F5
    3060:	70 91 f6 20 	lds	r23, 0x20F6
    3064:	a9 01       	movw	r20, r18
    3066:	48 1b       	sub	r20, r24
    3068:	59 0b       	sbc	r21, r25
    306a:	a4 9f       	mul	r26, r20
    306c:	c0 01       	movw	r24, r0
    306e:	a5 9f       	mul	r26, r21
    3070:	90 0d       	add	r25, r0
    3072:	11 24       	eor	r1, r1
    3074:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    3078:	65 87       	std	Z+13, r22	; 0x0d
    307a:	16 86       	std	Z+14, r1	; 0x0e
    307c:	17 86       	std	Z+15, r1	; 0x0f
    307e:	80 91 f9 20 	lds	r24, 0x20F9
    3082:	90 91 fa 20 	lds	r25, 0x20FA
    3086:	40 91 f4 20 	lds	r20, 0x20F4
    308a:	60 91 f5 20 	lds	r22, 0x20F5
    308e:	70 91 f6 20 	lds	r23, 0x20F6
    3092:	28 1b       	sub	r18, r24
    3094:	39 0b       	sbc	r19, r25
    3096:	42 9f       	mul	r20, r18
    3098:	c0 01       	movw	r24, r0
    309a:	43 9f       	mul	r20, r19
    309c:	90 0d       	add	r25, r0
    309e:	11 24       	eor	r1, r1
    30a0:	0e 94 56 26 	call	0x4cac	; 0x4cac <__udivmodhi4>
    30a4:	60 8b       	std	Z+16, r22	; 0x10
    30a6:	11 8a       	std	Z+17, r1	; 0x11
    30a8:	66 e0       	ldi	r22, 0x06	; 6
    30aa:	cf 01       	movw	r24, r30
    30ac:	62 d2       	rcall	.+1220   	; 0x3572 <set_flash_ws2812>
    30ae:	24 c0       	rjmp	.+72     	; 0x30f8 <__stack+0xf9>
    30b0:	d5 dd       	rcall	.-1110   	; 0x2c5c <clear_led>
    30b2:	e7 e9       	ldi	r30, 0x97	; 151
    30b4:	fa e2       	ldi	r31, 0x2A	; 42
    30b6:	10 82       	st	Z, r1
    30b8:	80 91 f4 20 	lds	r24, 0x20F4
    30bc:	81 83       	std	Z+1, r24	; 0x01
    30be:	12 82       	std	Z+2, r1	; 0x02
    30c0:	13 82       	std	Z+3, r1	; 0x03
    30c2:	80 91 f4 20 	lds	r24, 0x20F4
    30c6:	84 83       	std	Z+4, r24	; 0x04
    30c8:	15 82       	std	Z+5, r1	; 0x05
    30ca:	16 82       	std	Z+6, r1	; 0x06
    30cc:	80 91 f4 20 	lds	r24, 0x20F4
    30d0:	87 83       	std	Z+7, r24	; 0x07
    30d2:	10 86       	std	Z+8, r1	; 0x08
    30d4:	11 86       	std	Z+9, r1	; 0x09
    30d6:	80 91 f4 20 	lds	r24, 0x20F4
    30da:	82 87       	std	Z+10, r24	; 0x0a
    30dc:	13 86       	std	Z+11, r1	; 0x0b
    30de:	14 86       	std	Z+12, r1	; 0x0c
    30e0:	80 91 f4 20 	lds	r24, 0x20F4
    30e4:	85 87       	std	Z+13, r24	; 0x0d
    30e6:	16 86       	std	Z+14, r1	; 0x0e
    30e8:	17 86       	std	Z+15, r1	; 0x0f
    30ea:	80 91 f4 20 	lds	r24, 0x20F4
    30ee:	80 8b       	std	Z+16, r24	; 0x10
    30f0:	11 8a       	std	Z+17, r1	; 0x11
    30f2:	66 e0       	ldi	r22, 0x06	; 6
    30f4:	cf 01       	movw	r24, r30
    30f6:	3d d2       	rcall	.+1146   	; 0x3572 <set_flash_ws2812>
    30f8:	80 91 40 21 	lds	r24, 0x2140
    30fc:	90 91 41 21 	lds	r25, 0x2141
    3100:	01 96       	adiw	r24, 0x01	; 1
    3102:	80 93 40 21 	sts	0x2140, r24
    3106:	90 93 41 21 	sts	0x2141, r25
    310a:	08 95       	ret

0000310c <__vector_35>:
    310c:	1f 92       	push	r1
    310e:	0f 92       	push	r0
    3110:	0f b6       	in	r0, 0x3f	; 63
    3112:	0f 92       	push	r0
    3114:	11 24       	eor	r1, r1
    3116:	2f 93       	push	r18
    3118:	3f 93       	push	r19
    311a:	4f 93       	push	r20
    311c:	5f 93       	push	r21
    311e:	6f 93       	push	r22
    3120:	7f 93       	push	r23
    3122:	8f 93       	push	r24
    3124:	9f 93       	push	r25
    3126:	af 93       	push	r26
    3128:	bf 93       	push	r27
    312a:	ef 93       	push	r30
    312c:	ff 93       	push	r31
    312e:	80 e2       	ldi	r24, 0x20	; 32
    3130:	80 93 6c 06 	sts	0x066C, r24
    3134:	93 dd       	rcall	.-1242   	; 0x2c5c <clear_led>
    3136:	82 e1       	ldi	r24, 0x12	; 18
    3138:	97 e2       	ldi	r25, 0x27	; 39
    313a:	01 97       	sbiw	r24, 0x01	; 1
    313c:	f1 f7       	brne	.-4      	; 0x313a <__vector_35+0x2e>
    313e:	ff 91       	pop	r31
    3140:	ef 91       	pop	r30
    3142:	bf 91       	pop	r27
    3144:	af 91       	pop	r26
    3146:	9f 91       	pop	r25
    3148:	8f 91       	pop	r24
    314a:	7f 91       	pop	r23
    314c:	6f 91       	pop	r22
    314e:	5f 91       	pop	r21
    3150:	4f 91       	pop	r20
    3152:	3f 91       	pop	r19
    3154:	2f 91       	pop	r18
    3156:	0f 90       	pop	r0
    3158:	0f be       	out	0x3f, r0	; 63
    315a:	0f 90       	pop	r0
    315c:	1f 90       	pop	r1
    315e:	18 95       	reti

00003160 <send_response>:
    3160:	cf 93       	push	r28
    3162:	df 93       	push	r29
    3164:	00 d0       	rcall	.+0      	; 0x3166 <send_response+0x6>
    3166:	cd b7       	in	r28, 0x3d	; 61
    3168:	de b7       	in	r29, 0x3e	; 62
    316a:	89 83       	std	Y+1, r24	; 0x01
    316c:	6a 83       	std	Y+2, r22	; 0x02
    316e:	62 e0       	ldi	r22, 0x02	; 2
    3170:	70 e0       	ldi	r23, 0x00	; 0
    3172:	ce 01       	movw	r24, r28
    3174:	01 96       	adiw	r24, 0x01	; 1
    3176:	11 dd       	rcall	.-1502   	; 0x2b9a <uart_send_bytes>
    3178:	0f 90       	pop	r0
    317a:	0f 90       	pop	r0
    317c:	df 91       	pop	r29
    317e:	cf 91       	pop	r28
    3180:	08 95       	ret

00003182 <send_light_data>:
    3182:	cf 93       	push	r28
    3184:	df 93       	push	r29
    3186:	00 d0       	rcall	.+0      	; 0x3188 <send_light_data+0x6>
    3188:	1f 92       	push	r1
    318a:	cd b7       	in	r28, 0x3d	; 61
    318c:	de b7       	in	r29, 0x3e	; 62
    318e:	90 91 3e 21 	lds	r25, 0x213E
    3192:	80 91 3f 21 	lds	r24, 0x213F
    3196:	9b 83       	std	Y+3, r25	; 0x03
    3198:	8a 83       	std	Y+2, r24	; 0x02
    319a:	8d e4       	ldi	r24, 0x4D	; 77
    319c:	89 83       	std	Y+1, r24	; 0x01
    319e:	63 e0       	ldi	r22, 0x03	; 3
    31a0:	70 e0       	ldi	r23, 0x00	; 0
    31a2:	ce 01       	movw	r24, r28
    31a4:	01 96       	adiw	r24, 0x01	; 1
    31a6:	f9 dc       	rcall	.-1550   	; 0x2b9a <uart_send_bytes>
    31a8:	23 96       	adiw	r28, 0x03	; 3
    31aa:	cd bf       	out	0x3d, r28	; 61
    31ac:	de bf       	out	0x3e, r29	; 62
    31ae:	df 91       	pop	r29
    31b0:	cf 91       	pop	r28
    31b2:	08 95       	ret

000031b4 <send_battery_data>:
    31b4:	cf 93       	push	r28
    31b6:	df 93       	push	r29
    31b8:	00 d0       	rcall	.+0      	; 0x31ba <send_battery_data+0x6>
    31ba:	cd b7       	in	r28, 0x3d	; 61
    31bc:	de b7       	in	r29, 0x3e	; 62
    31be:	80 91 3c 21 	lds	r24, 0x213C
    31c2:	90 91 3d 21 	lds	r25, 0x213D
    31c6:	6a e0       	ldi	r22, 0x0A	; 10
    31c8:	70 e0       	ldi	r23, 0x00	; 0
    31ca:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <__divmodhi4>
    31ce:	6a 83       	std	Y+2, r22	; 0x02
    31d0:	82 e4       	ldi	r24, 0x42	; 66
    31d2:	89 83       	std	Y+1, r24	; 0x01
    31d4:	62 e0       	ldi	r22, 0x02	; 2
    31d6:	70 e0       	ldi	r23, 0x00	; 0
    31d8:	ce 01       	movw	r24, r28
    31da:	01 96       	adiw	r24, 0x01	; 1
    31dc:	de dc       	rcall	.-1604   	; 0x2b9a <uart_send_bytes>
    31de:	0f 90       	pop	r0
    31e0:	0f 90       	pop	r0
    31e2:	df 91       	pop	r29
    31e4:	cf 91       	pop	r28
    31e6:	08 95       	ret

000031e8 <send_charging_data>:
    31e8:	cf 93       	push	r28
    31ea:	df 93       	push	r29
    31ec:	00 d0       	rcall	.+0      	; 0x31ee <send_charging_data+0x6>
    31ee:	cd b7       	in	r28, 0x3d	; 61
    31f0:	de b7       	in	r29, 0x3e	; 62
    31f2:	19 82       	std	Y+1, r1	; 0x01
    31f4:	1a 82       	std	Y+2, r1	; 0x02
    31f6:	fe dc       	rcall	.-1540   	; 0x2bf4 <ischarging>
    31f8:	8a 83       	std	Y+2, r24	; 0x02
    31fa:	87 e4       	ldi	r24, 0x47	; 71
    31fc:	89 83       	std	Y+1, r24	; 0x01
    31fe:	62 e0       	ldi	r22, 0x02	; 2
    3200:	70 e0       	ldi	r23, 0x00	; 0
    3202:	ce 01       	movw	r24, r28
    3204:	01 96       	adiw	r24, 0x01	; 1
    3206:	c9 dc       	rcall	.-1646   	; 0x2b9a <uart_send_bytes>
    3208:	0f 90       	pop	r0
    320a:	0f 90       	pop	r0
    320c:	df 91       	pop	r29
    320e:	cf 91       	pop	r28
    3210:	08 95       	ret

00003212 <send_mtch_update_status>:
    3212:	cf 93       	push	r28
    3214:	df 93       	push	r29
    3216:	00 d0       	rcall	.+0      	; 0x3218 <send_mtch_update_status+0x6>
    3218:	cd b7       	in	r28, 0x3d	; 61
    321a:	de b7       	in	r29, 0x3e	; 62
    321c:	19 82       	std	Y+1, r1	; 0x01
    321e:	1a 82       	std	Y+2, r1	; 0x02
    3220:	85 e5       	ldi	r24, 0x55	; 85
    3222:	90 e0       	ldi	r25, 0x00	; 0
    3224:	1a d5       	rcall	.+2612   	; 0x3c5a <nvm_eeprom_read_byte>
    3226:	8a 83       	std	Y+2, r24	; 0x02
    3228:	88 e4       	ldi	r24, 0x48	; 72
    322a:	89 83       	std	Y+1, r24	; 0x01
    322c:	62 e0       	ldi	r22, 0x02	; 2
    322e:	70 e0       	ldi	r23, 0x00	; 0
    3230:	ce 01       	movw	r24, r28
    3232:	01 96       	adiw	r24, 0x01	; 1
    3234:	b2 dc       	rcall	.-1692   	; 0x2b9a <uart_send_bytes>
    3236:	0f 90       	pop	r0
    3238:	0f 90       	pop	r0
    323a:	df 91       	pop	r29
    323c:	cf 91       	pop	r28
    323e:	08 95       	ret

00003240 <send_color_data>:
    3240:	cf 93       	push	r28
    3242:	df 93       	push	r29
    3244:	cd b7       	in	r28, 0x3d	; 61
    3246:	de b7       	in	r29, 0x3e	; 62
    3248:	2a 97       	sbiw	r28, 0x0a	; 10
    324a:	cd bf       	out	0x3d, r28	; 61
    324c:	de bf       	out	0x3e, r29	; 62
    324e:	fe 01       	movw	r30, r28
    3250:	31 96       	adiw	r30, 0x01	; 1
    3252:	8a e0       	ldi	r24, 0x0A	; 10
    3254:	df 01       	movw	r26, r30
    3256:	1d 92       	st	X+, r1
    3258:	8a 95       	dec	r24
    325a:	e9 f7       	brne	.-6      	; 0x3256 <send_color_data+0x16>
    325c:	83 e6       	ldi	r24, 0x63	; 99
    325e:	89 83       	std	Y+1, r24	; 0x01
    3260:	31 96       	adiw	r30, 0x01	; 1
    3262:	81 e0       	ldi	r24, 0x01	; 1
    3264:	90 e0       	ldi	r25, 0x00	; 0
    3266:	dc 01       	movw	r26, r24
    3268:	a3 52       	subi	r26, 0x23	; 35
    326a:	bf 4d       	sbci	r27, 0xDF	; 223
    326c:	2c 91       	ld	r18, X
    326e:	21 93       	st	Z+, r18
    3270:	01 96       	adiw	r24, 0x01	; 1
    3272:	89 30       	cpi	r24, 0x09	; 9
    3274:	91 05       	cpc	r25, r1
    3276:	b9 f7       	brne	.-18     	; 0x3266 <send_color_data+0x26>
    3278:	6a e0       	ldi	r22, 0x0A	; 10
    327a:	70 e0       	ldi	r23, 0x00	; 0
    327c:	ce 01       	movw	r24, r28
    327e:	01 96       	adiw	r24, 0x01	; 1
    3280:	8c dc       	rcall	.-1768   	; 0x2b9a <uart_send_bytes>
    3282:	2a 96       	adiw	r28, 0x0a	; 10
    3284:	cd bf       	out	0x3d, r28	; 61
    3286:	de bf       	out	0x3e, r29	; 62
    3288:	df 91       	pop	r29
    328a:	cf 91       	pop	r28
    328c:	08 95       	ret

0000328e <send_pulse_data>:
    328e:	cf 93       	push	r28
    3290:	df 93       	push	r29
    3292:	00 d0       	rcall	.+0      	; 0x3294 <send_pulse_data+0x6>
    3294:	cd b7       	in	r28, 0x3d	; 61
    3296:	de b7       	in	r29, 0x3e	; 62
    3298:	19 82       	std	Y+1, r1	; 0x01
    329a:	1a 82       	std	Y+2, r1	; 0x02
    329c:	3b da       	rcall	.-2954   	; 0x2714 <get_pulse_state>
    329e:	8a 83       	std	Y+2, r24	; 0x02
    32a0:	80 e7       	ldi	r24, 0x70	; 112
    32a2:	89 83       	std	Y+1, r24	; 0x01
    32a4:	62 e0       	ldi	r22, 0x02	; 2
    32a6:	70 e0       	ldi	r23, 0x00	; 0
    32a8:	ce 01       	movw	r24, r28
    32aa:	01 96       	adiw	r24, 0x01	; 1
    32ac:	76 dc       	rcall	.-1812   	; 0x2b9a <uart_send_bytes>
    32ae:	0f 90       	pop	r0
    32b0:	0f 90       	pop	r0
    32b2:	df 91       	pop	r29
    32b4:	cf 91       	pop	r28
    32b6:	08 95       	ret

000032b8 <restore_led_from_eeprom>:
    32b8:	cf 93       	push	r28
    32ba:	df 93       	push	r29
    32bc:	81 e0       	ldi	r24, 0x01	; 1
    32be:	90 e0       	ldi	r25, 0x00	; 0
    32c0:	cc d4       	rcall	.+2456   	; 0x3c5a <nvm_eeprom_read_byte>
    32c2:	cd ed       	ldi	r28, 0xDD	; 221
    32c4:	d0 e2       	ldi	r29, 0x20	; 32
    32c6:	88 83       	st	Y, r24
    32c8:	82 e0       	ldi	r24, 0x02	; 2
    32ca:	90 e0       	ldi	r25, 0x00	; 0
    32cc:	c6 d4       	rcall	.+2444   	; 0x3c5a <nvm_eeprom_read_byte>
    32ce:	89 83       	std	Y+1, r24	; 0x01
    32d0:	83 e0       	ldi	r24, 0x03	; 3
    32d2:	90 e0       	ldi	r25, 0x00	; 0
    32d4:	c2 d4       	rcall	.+2436   	; 0x3c5a <nvm_eeprom_read_byte>
    32d6:	8a 83       	std	Y+2, r24	; 0x02
    32d8:	84 e0       	ldi	r24, 0x04	; 4
    32da:	90 e0       	ldi	r25, 0x00	; 0
    32dc:	be d4       	rcall	.+2428   	; 0x3c5a <nvm_eeprom_read_byte>
    32de:	8b 83       	std	Y+3, r24	; 0x03
    32e0:	85 e0       	ldi	r24, 0x05	; 5
    32e2:	90 e0       	ldi	r25, 0x00	; 0
    32e4:	ba d4       	rcall	.+2420   	; 0x3c5a <nvm_eeprom_read_byte>
    32e6:	8c 83       	std	Y+4, r24	; 0x04
    32e8:	86 e0       	ldi	r24, 0x06	; 6
    32ea:	90 e0       	ldi	r25, 0x00	; 0
    32ec:	b6 d4       	rcall	.+2412   	; 0x3c5a <nvm_eeprom_read_byte>
    32ee:	8d 83       	std	Y+5, r24	; 0x05
    32f0:	87 e0       	ldi	r24, 0x07	; 7
    32f2:	90 e0       	ldi	r25, 0x00	; 0
    32f4:	b2 d4       	rcall	.+2404   	; 0x3c5a <nvm_eeprom_read_byte>
    32f6:	8e 83       	std	Y+6, r24	; 0x06
    32f8:	88 e0       	ldi	r24, 0x08	; 8
    32fa:	90 e0       	ldi	r25, 0x00	; 0
    32fc:	ae d4       	rcall	.+2396   	; 0x3c5a <nvm_eeprom_read_byte>
    32fe:	8f 83       	std	Y+7, r24	; 0x07
    3300:	89 e0       	ldi	r24, 0x09	; 9
    3302:	90 e0       	ldi	r25, 0x00	; 0
    3304:	aa d4       	rcall	.+2388   	; 0x3c5a <nvm_eeprom_read_byte>
    3306:	88 87       	std	Y+8, r24	; 0x08
    3308:	a5 d9       	rcall	.-3254   	; 0x2654 <led_set_from_colors>
    330a:	df 91       	pop	r29
    330c:	cf 91       	pop	r28
    330e:	08 95       	ret

00003310 <save_led_to_eeprom>:
    3310:	08 95       	ret

00003312 <wdt_kick>:
	}
}

void wdt_kick(void) {
	if (flag_timerd5) {
    3312:	80 91 7e 2a 	lds	r24, 0x2A7E
    3316:	88 23       	and	r24, r24
    3318:	19 f0       	breq	.+6      	; 0x3320 <wdt_kick+0xe>
		flag_timerd5 = false;
    331a:	10 92 7e 2a 	sts	0x2A7E, r1
		wdt_reset();
    331e:	a8 95       	wdr
    3320:	08 95       	ret

00003322 <init_ws2812>:
    3322:	98 2f       	mov	r25, r24
    3324:	97 70       	andi	r25, 0x07	; 7
    3326:	61 e0       	ldi	r22, 0x01	; 1
    3328:	70 e0       	ldi	r23, 0x00	; 0
    332a:	02 c0       	rjmp	.+4      	; 0x3330 <init_ws2812+0xe>
    332c:	66 0f       	add	r22, r22
    332e:	77 1f       	adc	r23, r23
    3330:	9a 95       	dec	r25
    3332:	e2 f7       	brpl	.-8      	; 0x332c <init_ws2812+0xa>
    3334:	86 95       	lsr	r24
    3336:	86 95       	lsr	r24
    3338:	86 95       	lsr	r24
    333a:	20 e2       	ldi	r18, 0x20	; 32
    333c:	82 9f       	mul	r24, r18
    333e:	c0 01       	movw	r24, r0
    3340:	11 24       	eor	r1, r1
    3342:	41 e0       	ldi	r20, 0x01	; 1
    3344:	50 e0       	ldi	r21, 0x00	; 0
    3346:	9a 5f       	subi	r25, 0xFA	; 250
    3348:	28 c3       	rjmp	.+1616   	; 0x399a <ioport_configure_port_pin>
    334a:	08 95       	ret

0000334c <set_led_ws2812>:

	reset_dat();
}

void set_led_ws2812(led_struct * m_led_struct)
{
    334c:	dc 01       	movw	r26, r24
	send_char(m_led_struct->g);
    334e:	11 96       	adiw	r26, 0x01	; 1
    3350:	2c 91       	ld	r18, X
    3352:	11 97       	sbiw	r26, 0x01	; 1
    3354:	98 e0       	ldi	r25, 0x08	; 8
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3356:	e0 e4       	ldi	r30, 0x40	; 64
    3358:	f6 e0       	ldi	r31, 0x06	; 6
    335a:	30 e4       	ldi	r19, 0x40	; 64
	_delay_ms(1);
}

inline void send_bit(uint8_t data)
{
	if (data)
    335c:	22 23       	and	r18, r18
    335e:	0c f0       	brlt	.+2      	; 0x3362 <set_led_ws2812+0x16>
    3360:	28 c0       	rjmp	.+80     	; 0x33b2 <set_led_ws2812+0x66>
    3362:	35 83       	std	Z+5, r19	; 0x05
	...
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3394:	36 83       	std	Z+6, r19	; 0x06
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    33ae:	00 00       	nop
    33b0:	26 c0       	rjmp	.+76     	; 0x33fe <set_led_ws2812+0xb2>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    33b2:	35 83       	std	Z+5, r19	; 0x05
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    33c8:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    33ca:	36 83       	std	Z+6, r19	; 0x06
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    33fc:	00 00       	nop
{
	uint8_t i;
	for (i=0;i<8;i++)
	{
		send_bit(data&0x80);
		data = data << 1;
    33fe:	22 0f       	add	r18, r18
    3400:	91 50       	subi	r25, 0x01	; 1
}

inline void send_char(uint8_t data)
{
	uint8_t i;
	for (i=0;i<8;i++)
    3402:	09 f0       	breq	.+2      	; 0x3406 <set_led_ws2812+0xba>
    3404:	ab cf       	rjmp	.-170    	; 0x335c <set_led_ws2812+0x10>
}

void set_led_ws2812(led_struct * m_led_struct)
{
	send_char(m_led_struct->g);
	send_char(m_led_struct->r);
    3406:	2c 91       	ld	r18, X
    3408:	98 e0       	ldi	r25, 0x08	; 8
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    340a:	e0 e4       	ldi	r30, 0x40	; 64
    340c:	f6 e0       	ldi	r31, 0x06	; 6
    340e:	30 e4       	ldi	r19, 0x40	; 64
	_delay_ms(1);
}

inline void send_bit(uint8_t data)
{
	if (data)
    3410:	22 23       	and	r18, r18
    3412:	0c f0       	brlt	.+2      	; 0x3416 <set_led_ws2812+0xca>
    3414:	28 c0       	rjmp	.+80     	; 0x3466 <set_led_ws2812+0x11a>
    3416:	35 83       	std	Z+5, r19	; 0x05
	...
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3448:	36 83       	std	Z+6, r19	; 0x06
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    3462:	00 00       	nop
    3464:	26 c0       	rjmp	.+76     	; 0x34b2 <set_led_ws2812+0x166>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3466:	35 83       	std	Z+5, r19	; 0x05
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    347c:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    347e:	36 83       	std	Z+6, r19	; 0x06
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    34b0:	00 00       	nop
{
	uint8_t i;
	for (i=0;i<8;i++)
	{
		send_bit(data&0x80);
		data = data << 1;
    34b2:	22 0f       	add	r18, r18
    34b4:	91 50       	subi	r25, 0x01	; 1
}

inline void send_char(uint8_t data)
{
	uint8_t i;
	for (i=0;i<8;i++)
    34b6:	09 f0       	breq	.+2      	; 0x34ba <set_led_ws2812+0x16e>
    34b8:	ab cf       	rjmp	.-170    	; 0x3410 <set_led_ws2812+0xc4>

void set_led_ws2812(led_struct * m_led_struct)
{
	send_char(m_led_struct->g);
	send_char(m_led_struct->r);
	send_char(m_led_struct->b);
    34ba:	12 96       	adiw	r26, 0x02	; 2
    34bc:	9c 91       	ld	r25, X
    34be:	88 e0       	ldi	r24, 0x08	; 8
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    34c0:	e0 e4       	ldi	r30, 0x40	; 64
    34c2:	f6 e0       	ldi	r31, 0x06	; 6
    34c4:	20 e4       	ldi	r18, 0x40	; 64
	_delay_ms(1);
}

inline void send_bit(uint8_t data)
{
	if (data)
    34c6:	99 23       	and	r25, r25
    34c8:	0c f0       	brlt	.+2      	; 0x34cc <set_led_ws2812+0x180>
    34ca:	28 c0       	rjmp	.+80     	; 0x351c <set_led_ws2812+0x1d0>
    34cc:	25 83       	std	Z+5, r18	; 0x05
	...
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    34fe:	26 83       	std	Z+6, r18	; 0x06
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    3518:	00 00       	nop
    351a:	26 c0       	rjmp	.+76     	; 0x3568 <set_led_ws2812+0x21c>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    351c:	25 83       	std	Z+5, r18	; 0x05
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    3532:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3534:	26 83       	std	Z+6, r18	; 0x06
	...
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");asm("nop");	//62.5ns
	asm("nop");				//31.25ns
    3566:	00 00       	nop
{
	uint8_t i;
	for (i=0;i<8;i++)
	{
		send_bit(data&0x80);
		data = data << 1;
    3568:	99 0f       	add	r25, r25
    356a:	81 50       	subi	r24, 0x01	; 1
}

inline void send_char(uint8_t data)
{
	uint8_t i;
	for (i=0;i<8;i++)
    356c:	09 f0       	breq	.+2      	; 0x3570 <set_led_ws2812+0x224>
    356e:	ab cf       	rjmp	.-170    	; 0x34c6 <set_led_ws2812+0x17a>
void set_led_ws2812(led_struct * m_led_struct)
{
	send_char(m_led_struct->g);
	send_char(m_led_struct->r);
	send_char(m_led_struct->b);
}
    3570:	08 95       	ret

00003572 <set_flash_ws2812>:
This is a brief function to light a rgb led string.
led_struct-----single led rgb parameter
num------------the number of led you want to light
*/
inline void set_flash_ws2812(led_struct * m_led_struct, uint8_t num)
{
    3572:	0f 93       	push	r16
    3574:	1f 93       	push	r17
    3576:	cf 93       	push	r28
    3578:	df 93       	push	r29
	uint8_t i=0;
	
	for (i=0;i<num;i++)
    357a:	66 23       	and	r22, r22
    357c:	51 f0       	breq	.+20     	; 0x3592 <set_flash_ws2812+0x20>
    357e:	06 2f       	mov	r16, r22
    3580:	c8 2f       	mov	r28, r24
    3582:	d9 2f       	mov	r29, r25
    3584:	10 e0       	ldi	r17, 0x00	; 0
	{
		set_led_ws2812(&m_led_struct[i]);
    3586:	ce 01       	movw	r24, r28
    3588:	e1 de       	rcall	.-574    	; 0x334c <set_led_ws2812>
*/
inline void set_flash_ws2812(led_struct * m_led_struct, uint8_t num)
{
	uint8_t i=0;
	
	for (i=0;i<num;i++)
    358a:	1f 5f       	subi	r17, 0xFF	; 255
    358c:	23 96       	adiw	r28, 0x03	; 3
    358e:	10 13       	cpse	r17, r16
    3590:	fa cf       	rjmp	.-12     	; 0x3586 <set_flash_ws2812+0x14>
    3592:	80 e4       	ldi	r24, 0x40	; 64
    3594:	80 93 46 06 	sts	0x0646, r24
    3598:	89 ef       	ldi	r24, 0xF9	; 249
    359a:	90 e0       	ldi	r25, 0x00	; 0
    359c:	01 97       	sbiw	r24, 0x01	; 1
    359e:	f1 f7       	brne	.-4      	; 0x359c <set_flash_ws2812+0x2a>
    35a0:	00 c0       	rjmp	.+0      	; 0x35a2 <set_flash_ws2812+0x30>
    35a2:	00 00       	nop
	{
		set_led_ws2812(&m_led_struct[i]);
	}
	
	reset_dat();
}
    35a4:	df 91       	pop	r29
    35a6:	cf 91       	pop	r28
    35a8:	1f 91       	pop	r17
    35aa:	0f 91       	pop	r16
    35ac:	08 95       	ret

000035ae <main>:
int main(void)
{
	//ioport_configure_pin(IOPORT_CREATE_PIN(PORTA, 6), IOPORT_DIR_OUTPUT | IOPORT_INIT_LOW);
	
	// Insert system clock initialization code here (sysclk_init()).
	sysclk_init();
    35ae:	b7 d1       	rcall	.+878    	; 0x391e <sysclk_init>
	nvm_eeprom_write_byte(76, 0x01);
	*/
	
		/* Charging and watchdog timer - Using two compare channels with single timer */
	#ifdef ENABLE_WDT
		wdt_set_timeout_period(WDT_TIMEOUT_PERIOD_2KCLK);
    35b0:	88 e0       	ldi	r24, 0x08	; 8
    35b2:	0e 94 5d 04 	call	0x8ba	; 0x8ba <wdt_set_timeout_period>
		wdt_reset();
    35b6:	a8 95       	wdr
		wdt_enable();
    35b8:	0e 94 71 04 	call	0x8e2	; 0x8e2 <wdt_enable>
		init_timerd5();
    35bc:	0e 94 dc 12 	call	0x25b8	; 0x25b8 <init_timerd5>
	#endif
	
	tc45_disable(&TCC4);
    35c0:	80 e0       	ldi	r24, 0x00	; 0
    35c2:	98 e0       	ldi	r25, 0x08	; 8
    35c4:	0e d6       	rcall	.+3100   	; 0x41e2 <tc45_disable>
	tc45_enable(&TCC5);
    35c6:	80 e4       	ldi	r24, 0x40	; 64
    35c8:	98 e0       	ldi	r25, 0x08	; 8
    35ca:	d9 d5       	rcall	.+2994   	; 0x417e <tc45_enable>
	
	init_ws2812(IOPORT_CREATE_PIN(PORTC, 6));
    35cc:	86 e1       	ldi	r24, 0x16	; 22
    35ce:	a9 de       	rcall	.-686    	; 0x3322 <init_ws2812>
	clear_led();
    35d0:	45 db       	rcall	.-2422   	; 0x2c5c <clear_led>
	
	// init the mtch 6301
	init_mtchio();
    35d2:	0e 94 85 0b 	call	0x170a	; 0x170a <init_mtchio>
	init_i2c();
    35d6:	0e 94 3f 0b 	call	0x167e	; 0x167e <init_i2c>
	init_mtch6301();
    35da:	0e 94 6f 0b 	call	0x16de	; 0x16de <init_mtch6301>
	
	write_mtch_settings();
    35de:	0e 94 26 0c 	call	0x184c	; 0x184c <write_mtch_settings>
	}
	*/
	//board_init();
//	ioport_configure_pin(IOPORT_CREATE_PIN(PORTC, 3), IOPORT_DIR_OUTPUT | IOPORT_INIT_LOW);

	init_uart();
    35e2:	12 d8       	rcall	.-4060   	; 0x2608 <init_uart>
	
	init_chargingpin(IOPORT_CREATE_PIN(PORTR, 1));
    35e4:	89 e7       	ldi	r24, 0x79	; 121
    35e6:	f1 da       	rcall	.-2590   	; 0x2bca <init_chargingpin>
	nvm_eeprom_write_byte(EEPROM_INDEX_GESTURES, 1);
	nvm_eeprom_write_byte(EEPROM_INDEX_CONFIG, 1);
	nvm_eeprom_write_byte(EEPROM_INDEX_MTCH, 1);
	*/
	
	restore_led_from_eeprom();
    35e8:	67 de       	rcall	.-818    	; 0x32b8 <restore_led_from_eeprom>
	
	core_status = STATUS_CHARGE;
    35ea:	c1 e0       	ldi	r28, 0x01	; 1
    35ec:	c0 93 43 21 	sts	0x2143, r28
	change_adc_channel(core_status);
    35f0:	80 91 43 21 	lds	r24, 0x2143
    35f4:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
	flag_initcharge = true;
    35f8:	c0 93 39 21 	sts	0x2139, r28
	init_adc(core_status);
    35fc:	80 91 43 21 	lds	r24, 0x2143
    3600:	0e 94 7f 04 	call	0x8fe	; 0x8fe <init_adc>
	adc_enable_interrupt();
    3604:	0e 94 ef 05 	call	0xbde	; 0xbde <adc_enable_interrupt>
	init_timer5();
    3608:	0e 94 b8 12 	call	0x2570	; 0x2570 <init_timer5>
	init_timer4();		
    360c:	0e 94 90 12 	call	0x2520	; 0x2520 <init_timer4>
		flag_initcharge = true;
		tc45_disable(&TCC4);
		tc45_enable(&TCC5);
	}
	else*/
	(!ischarging())
    3610:	f1 da       	rcall	.-2590   	; 0x2bf4 <ischarging>
    3612:	81 11       	cpse	r24, r1
    3614:	11 c0       	rjmp	.+34     	; 0x3638 <main+0x8a>
	{
		old_core_status = core_status;
    3616:	80 91 43 21 	lds	r24, 0x2143
    361a:	80 93 42 21 	sts	0x2142, r24
		core_status = STATUS_BATT_READ;
    361e:	86 e0       	ldi	r24, 0x06	; 6
    3620:	80 93 43 21 	sts	0x2143, r24
		change_adc_channel(core_status);
    3624:	80 91 43 21 	lds	r24, 0x2143
    3628:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
		tc45_disable(&TCC5);
    362c:	80 e4       	ldi	r24, 0x40	; 64
    362e:	98 e0       	ldi	r25, 0x08	; 8
    3630:	d8 d5       	rcall	.+2992   	; 0x41e2 <tc45_disable>
		tc45_enable(&TCC4);
    3632:	80 e0       	ldi	r24, 0x00	; 0
    3634:	98 e0       	ldi	r25, 0x08	; 8
    3636:	a3 d5       	rcall	.+2886   	; 0x417e <tc45_enable>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3638:	0f 2e       	mov	r0, r31
    363a:	f0 e6       	ldi	r31, 0x60	; 96
    363c:	ef 2e       	mov	r14, r31
    363e:	f6 e0       	ldi	r31, 0x06	; 6
    3640:	ff 2e       	mov	r15, r31
    3642:	f0 2d       	mov	r31, r0
    3644:	68 94       	set
    3646:	88 24       	eor	r8, r8
    3648:	81 f8       	bld	r8, 1
    364a:	d1 e0       	ldi	r29, 0x01	; 1
    364c:	0f 2e       	mov	r0, r31
    364e:	f0 ee       	ldi	r31, 0xE0	; 224
    3650:	af 2e       	mov	r10, r31
    3652:	f7 e0       	ldi	r31, 0x07	; 7
    3654:	bf 2e       	mov	r11, r31
    3656:	f0 2d       	mov	r31, r0
    3658:	68 94       	set
    365a:	dd 24       	eor	r13, r13
    365c:	d6 f8       	bld	r13, 6
    365e:	00 e0       	ldi	r16, 0x00	; 0
    3660:	16 e0       	ldi	r17, 0x06	; 6
    3662:	68 94       	set
    3664:	77 24       	eor	r7, r7
    3666:	77 f8       	bld	r7, 7
    3668:	58 2c       	mov	r5, r8
    366a:	cd 2f       	mov	r28, r29
    366c:	68 94       	set
    366e:	cc 24       	eor	r12, r12
    3670:	c5 f8       	bld	r12, 5
						{
							//	usart_putchar(M_USART, 0x55);

							run();
							old_core_status = core_status;
							core_status = STATUS_FFT_R;
    3672:	68 94       	set
    3674:	66 24       	eor	r6, r6
    3676:	62 f8       	bld	r6, 2
					//send_response(new_message_ID, 0x01);
				}
				else {
					fht_flag = false;
					old_core_status = core_status;
					core_status = STATUS_BATT_READ;
    3678:	0f 2e       	mov	r0, r31
    367a:	f6 e0       	ldi	r31, 0x06	; 6
    367c:	9f 2e       	mov	r9, r31
    367e:	f0 2d       	mov	r31, r0
	
	// Insert application code here, after the board has been initialized.
	while(1)
	{

		if (latest_gesture) {
    3680:	80 91 27 21 	lds	r24, 0x2127
    3684:	88 23       	and	r24, r24
    3686:	09 f4       	brne	.+2      	; 0x368a <main+0xdc>
    3688:	72 c0       	rjmp	.+228    	; 0x376e <main+0x1c0>
			//twinkle(255, 0, 255);
			switch (latest_gesture) {
    368a:	e0 91 27 21 	lds	r30, 0x2127
    368e:	8e 2f       	mov	r24, r30
    3690:	90 e0       	ldi	r25, 0x00	; 0
    3692:	fc 01       	movw	r30, r24
    3694:	e0 5a       	subi	r30, 0xA0	; 160
    3696:	f1 09       	sbc	r31, r1
    3698:	e7 30       	cpi	r30, 0x07	; 7
    369a:	f1 05       	cpc	r31, r1
    369c:	08 f0       	brcs	.+2      	; 0x36a0 <main+0xf2>
    369e:	65 c0       	rjmp	.+202    	; 0x376a <main+0x1bc>
    36a0:	e0 57       	subi	r30, 0x70	; 112
    36a2:	fe 4f       	sbci	r31, 0xFE	; 254
    36a4:	0c 94 9f 26 	jmp	0x4d3e	; 0x4d3e <__tablejump2__>
    36a8:	f8 01       	movw	r30, r16
    36aa:	c5 82       	std	Z+5, r12	; 0x05
    36ac:	ff e7       	ldi	r31, 0x7F	; 127
    36ae:	2a e1       	ldi	r18, 0x1A	; 26
    36b0:	86 e0       	ldi	r24, 0x06	; 6
    36b2:	f1 50       	subi	r31, 0x01	; 1
    36b4:	20 40       	sbci	r18, 0x00	; 0
    36b6:	80 40       	sbci	r24, 0x00	; 0
    36b8:	e1 f7       	brne	.-8      	; 0x36b2 <main+0x104>
    36ba:	00 c0       	rjmp	.+0      	; 0x36bc <main+0x10e>
    36bc:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    36be:	f8 01       	movw	r30, r16
    36c0:	c6 82       	std	Z+6, r12	; 0x06
    36c2:	53 c0       	rjmp	.+166    	; 0x376a <main+0x1bc>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    36c4:	f8 01       	movw	r30, r16
    36c6:	d5 82       	std	Z+5, r13	; 0x05
    36c8:	ff e7       	ldi	r31, 0x7F	; 127
    36ca:	2a e1       	ldi	r18, 0x1A	; 26
    36cc:	86 e0       	ldi	r24, 0x06	; 6
    36ce:	f1 50       	subi	r31, 0x01	; 1
    36d0:	20 40       	sbci	r18, 0x00	; 0
    36d2:	80 40       	sbci	r24, 0x00	; 0
    36d4:	e1 f7       	brne	.-8      	; 0x36ce <main+0x120>
    36d6:	00 c0       	rjmp	.+0      	; 0x36d8 <main+0x12a>
    36d8:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    36da:	f8 01       	movw	r30, r16
    36dc:	d6 82       	std	Z+6, r13	; 0x06
    36de:	45 c0       	rjmp	.+138    	; 0x376a <main+0x1bc>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    36e0:	f8 01       	movw	r30, r16
    36e2:	75 82       	std	Z+5, r7	; 0x05
    36e4:	ff e7       	ldi	r31, 0x7F	; 127
    36e6:	2a e1       	ldi	r18, 0x1A	; 26
    36e8:	86 e0       	ldi	r24, 0x06	; 6
    36ea:	f1 50       	subi	r31, 0x01	; 1
    36ec:	20 40       	sbci	r18, 0x00	; 0
    36ee:	80 40       	sbci	r24, 0x00	; 0
    36f0:	e1 f7       	brne	.-8      	; 0x36ea <main+0x13c>
    36f2:	00 c0       	rjmp	.+0      	; 0x36f4 <main+0x146>
    36f4:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    36f6:	f8 01       	movw	r30, r16
    36f8:	76 82       	std	Z+6, r7	; 0x06
    36fa:	37 c0       	rjmp	.+110    	; 0x376a <main+0x1bc>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    36fc:	f7 01       	movw	r30, r14
    36fe:	d5 82       	std	Z+5, r13	; 0x05
    3700:	ff e7       	ldi	r31, 0x7F	; 127
    3702:	2a e1       	ldi	r18, 0x1A	; 26
    3704:	86 e0       	ldi	r24, 0x06	; 6
    3706:	f1 50       	subi	r31, 0x01	; 1
    3708:	20 40       	sbci	r18, 0x00	; 0
    370a:	80 40       	sbci	r24, 0x00	; 0
    370c:	e1 f7       	brne	.-8      	; 0x3706 <main+0x158>
    370e:	00 c0       	rjmp	.+0      	; 0x3710 <main+0x162>
    3710:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3712:	f7 01       	movw	r30, r14
    3714:	d6 82       	std	Z+6, r13	; 0x06
    3716:	29 c0       	rjmp	.+82     	; 0x376a <main+0x1bc>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3718:	f5 01       	movw	r30, r10
    371a:	d5 83       	std	Z+5, r29	; 0x05
    371c:	ff e7       	ldi	r31, 0x7F	; 127
    371e:	2a e1       	ldi	r18, 0x1A	; 26
    3720:	86 e0       	ldi	r24, 0x06	; 6
    3722:	f1 50       	subi	r31, 0x01	; 1
    3724:	20 40       	sbci	r18, 0x00	; 0
    3726:	80 40       	sbci	r24, 0x00	; 0
    3728:	e1 f7       	brne	.-8      	; 0x3722 <main+0x174>
    372a:	00 c0       	rjmp	.+0      	; 0x372c <main+0x17e>
    372c:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    372e:	f5 01       	movw	r30, r10
    3730:	d6 83       	std	Z+6, r29	; 0x06
    3732:	1b c0       	rjmp	.+54     	; 0x376a <main+0x1bc>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3734:	f7 01       	movw	r30, r14
    3736:	d5 83       	std	Z+5, r29	; 0x05
    3738:	ff e7       	ldi	r31, 0x7F	; 127
    373a:	2a e1       	ldi	r18, 0x1A	; 26
    373c:	86 e0       	ldi	r24, 0x06	; 6
    373e:	f1 50       	subi	r31, 0x01	; 1
    3740:	20 40       	sbci	r18, 0x00	; 0
    3742:	80 40       	sbci	r24, 0x00	; 0
    3744:	e1 f7       	brne	.-8      	; 0x373e <main+0x190>
    3746:	00 c0       	rjmp	.+0      	; 0x3748 <main+0x19a>
    3748:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    374a:	f7 01       	movw	r30, r14
    374c:	d6 83       	std	Z+6, r29	; 0x06
    374e:	0d c0       	rjmp	.+26     	; 0x376a <main+0x1bc>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    3750:	f7 01       	movw	r30, r14
    3752:	85 82       	std	Z+5, r8	; 0x05
    3754:	ff e7       	ldi	r31, 0x7F	; 127
    3756:	2a e1       	ldi	r18, 0x1A	; 26
    3758:	86 e0       	ldi	r24, 0x06	; 6
    375a:	f1 50       	subi	r31, 0x01	; 1
    375c:	20 40       	sbci	r18, 0x00	; 0
    375e:	80 40       	sbci	r24, 0x00	; 0
    3760:	e1 f7       	brne	.-8      	; 0x375a <main+0x1ac>
    3762:	00 c0       	rjmp	.+0      	; 0x3764 <main+0x1b6>
    3764:	00 00       	nop
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    3766:	f7 01       	movw	r30, r14
    3768:	86 82       	std	Z+6, r8	; 0x06
					ioport_set_pin_low(IOPORT_CREATE_PIN(PORTD, 1));
					break;
				default:
				break;
			}
			latest_gesture = NONE;
    376a:	10 92 27 21 	sts	0x2127, r1
			//twinkle(0, 0, 0);
		}
		
	
		if (ischarging()) 
    376e:	42 da       	rcall	.-2940   	; 0x2bf4 <ischarging>
    3770:	88 23       	and	r24, r24
    3772:	f1 f0       	breq	.+60     	; 0x37b0 <main+0x202>
		{
			if (core_status != STATUS_CHARGE)
    3774:	80 91 43 21 	lds	r24, 0x2143
    3778:	81 30       	cpi	r24, 0x01	; 1
    377a:	09 f4       	brne	.+2      	; 0x377e <main+0x1d0>
    377c:	c7 c0       	rjmp	.+398    	; 0x390c <main+0x35e>
			{
				twinkle(0, 0, 255);
    377e:	4f ef       	ldi	r20, 0xFF	; 255
    3780:	60 e0       	ldi	r22, 0x00	; 0
    3782:	80 e0       	ldi	r24, 0x00	; 0
    3784:	3c da       	rcall	.-2952   	; 0x2bfe <twinkle>
				shutdown_received = false;
    3786:	10 92 33 21 	sts	0x2133, r1
				old_core_status = core_status;
    378a:	80 91 43 21 	lds	r24, 0x2143
    378e:	80 93 42 21 	sts	0x2142, r24
				core_status = STATUS_CHARGE;
    3792:	c0 93 43 21 	sts	0x2143, r28
				change_adc_channel(core_status);
    3796:	80 91 43 21 	lds	r24, 0x2143
    379a:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
				flag_initcharge = true;
    379e:	c0 93 39 21 	sts	0x2139, r28
				tc45_disable(&TCC4);
    37a2:	80 e0       	ldi	r24, 0x00	; 0
    37a4:	98 e0       	ldi	r25, 0x08	; 8
    37a6:	1d d5       	rcall	.+2618   	; 0x41e2 <tc45_disable>
				tc45_enable(&TCC5);
    37a8:	80 e4       	ldi	r24, 0x40	; 64
    37aa:	98 e0       	ldi	r25, 0x08	; 8
    37ac:	e8 d4       	rcall	.+2512   	; 0x417e <tc45_enable>
    37ae:	ae c0       	rjmp	.+348    	; 0x390c <main+0x35e>
			}
		}
		else 	
		{
			if (core_status == STATUS_CHARGE) {
    37b0:	80 91 43 21 	lds	r24, 0x2143
    37b4:	81 30       	cpi	r24, 0x01	; 1
    37b6:	89 f4       	brne	.+34     	; 0x37da <main+0x22c>
				old_core_status = core_status;
    37b8:	80 91 43 21 	lds	r24, 0x2143
    37bc:	80 93 42 21 	sts	0x2142, r24
				core_status = STATUS_BATT_READ;
    37c0:	90 92 43 21 	sts	0x2143, r9
				change_adc_channel(core_status);
    37c4:	80 91 43 21 	lds	r24, 0x2143
    37c8:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
				tc45_disable(&TCC5);
    37cc:	80 e4       	ldi	r24, 0x40	; 64
    37ce:	98 e0       	ldi	r25, 0x08	; 8
    37d0:	08 d5       	rcall	.+2576   	; 0x41e2 <tc45_disable>
				tc45_enable(&TCC4);
    37d2:	80 e0       	ldi	r24, 0x00	; 0
    37d4:	98 e0       	ldi	r25, 0x08	; 8
    37d6:	d3 d4       	rcall	.+2470   	; 0x417e <tc45_enable>
				load_data_color_led();
    37d8:	56 da       	rcall	.-2900   	; 0x2c86 <load_data_color_led>
			}
			
			if (get_pulse_state() && core_status != STATUS_FFT_L && core_status != STATUS_FFT_R) {
    37da:	0e 94 8a 13 	call	0x2714	; 0x2714 <get_pulse_state>
    37de:	88 23       	and	r24, r24
    37e0:	51 f0       	breq	.+20     	; 0x37f6 <main+0x248>
    37e2:	80 91 43 21 	lds	r24, 0x2143
    37e6:	82 30       	cpi	r24, 0x02	; 2
    37e8:	31 f0       	breq	.+12     	; 0x37f6 <main+0x248>
    37ea:	80 91 43 21 	lds	r24, 0x2143
    37ee:	84 30       	cpi	r24, 0x04	; 4
    37f0:	11 f0       	breq	.+4      	; 0x37f6 <main+0x248>
				trigger_pulse_state_changed();
    37f2:	0e 94 92 13 	call	0x2724	; 0x2724 <trigger_pulse_state_changed>
			}
			
			if (shutdown_received) {
    37f6:	80 91 33 21 	lds	r24, 0x2133
    37fa:	88 23       	and	r24, r24
    37fc:	79 f0       	breq	.+30     	; 0x381c <main+0x26e>
				old_core_status = core_status;
    37fe:	80 91 43 21 	lds	r24, 0x2143
    3802:	80 93 42 21 	sts	0x2142, r24
				core_status = STATUS_NULL;
    3806:	10 92 43 21 	sts	0x2143, r1
				tc45_disable(&TCC4);
    380a:	80 e0       	ldi	r24, 0x00	; 0
    380c:	98 e0       	ldi	r25, 0x08	; 8
    380e:	e9 d4       	rcall	.+2514   	; 0x41e2 <tc45_disable>
				save_led_to_eeprom();
    3810:	7f dd       	rcall	.-1282   	; 0x3310 <save_led_to_eeprom>
				twinkle(0, 0, 0);
    3812:	40 e0       	ldi	r20, 0x00	; 0
    3814:	60 e0       	ldi	r22, 0x00	; 0
    3816:	80 e0       	ldi	r24, 0x00	; 0
    3818:	f2 d9       	rcall	.-3100   	; 0x2bfe <twinkle>
    381a:	78 c0       	rjmp	.+240    	; 0x390c <main+0x35e>
			}
			else if (get_and_clear_pulse_state_changed()) {
    381c:	0e 94 8d 13 	call	0x271a	; 0x271a <get_and_clear_pulse_state_changed>
    3820:	88 23       	and	r24, r24
    3822:	59 f1       	breq	.+86     	; 0x387a <main+0x2cc>
				if (get_pulse_state()) {
    3824:	0e 94 8a 13 	call	0x2714	; 0x2714 <get_pulse_state>
    3828:	88 23       	and	r24, r24
    382a:	a1 f0       	breq	.+40     	; 0x3854 <main+0x2a6>
					// If new message is to turn on visualization and if it is already on then ignore it
					
					// Initialize the ADC by changing to correct channel
					fht_flag = true;
    382c:	c0 93 46 21 	sts	0x2146, r28
					
					old_core_status = core_status;
    3830:	80 91 43 21 	lds	r24, 0x2143
    3834:	80 93 42 21 	sts	0x2142, r24
					core_status = STATUS_FFT_L;
    3838:	50 92 43 21 	sts	0x2143, r5
					change_adc_channel(core_status);
    383c:	80 91 43 21 	lds	r24, 0x2143
    3840:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
					// Switch on visualization interrupt
					tc45_enable(&TCC4);
    3844:	80 e0       	ldi	r24, 0x00	; 0
    3846:	98 e0       	ldi	r25, 0x08	; 8
    3848:	9a d4       	rcall	.+2356   	; 0x417e <tc45_enable>
					// save state to CSR- the fact that visualization is on
					write_byte_eeprom(VISUALIZATION_STATE_BYTE, 0x01);
    384a:	6c 2f       	mov	r22, r28
    384c:	80 e0       	ldi	r24, 0x00	; 0
    384e:	0e 94 2b 0b 	call	0x1656	; 0x1656 <write_byte_eeprom>
    3852:	5c c0       	rjmp	.+184    	; 0x390c <main+0x35e>
					// respond to CSR
					//send_response(new_message_ID, 0x01);
				}
				else {
					fht_flag = false;
    3854:	10 92 46 21 	sts	0x2146, r1
					old_core_status = core_status;
    3858:	80 91 43 21 	lds	r24, 0x2143
    385c:	80 93 42 21 	sts	0x2142, r24
					core_status = STATUS_BATT_READ;
    3860:	90 92 43 21 	sts	0x2143, r9
					change_adc_channel(core_status);
    3864:	80 91 43 21 	lds	r24, 0x2143
    3868:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
					clear_led();
    386c:	f7 d9       	rcall	.-3090   	; 0x2c5c <clear_led>
					// save the state to eeprom (Clear visualization was on)
					write_byte_eeprom(VISUALIZATION_STATE_BYTE, 0x00);
    386e:	60 e0       	ldi	r22, 0x00	; 0
    3870:	80 e0       	ldi	r24, 0x00	; 0
    3872:	0e 94 2b 0b 	call	0x1656	; 0x1656 <write_byte_eeprom>
					// Update LED from led_color_buf_data to last saved state
					load_data_color_led();
    3876:	07 da       	rcall	.-3058   	; 0x2c86 <load_data_color_led>
    3878:	49 c0       	rjmp	.+146    	; 0x390c <main+0x35e>
					//send_response(new_message_ID, 0x01);
				}
			}
			else {
				// if the fht led function was turned on
				if (fht_flag == true)
    387a:	80 91 46 21 	lds	r24, 0x2146
    387e:	81 30       	cpi	r24, 0x01	; 1
    3880:	09 f0       	breq	.+2      	; 0x3884 <main+0x2d6>
    3882:	44 c0       	rjmp	.+136    	; 0x390c <main+0x35e>
				{
					if (flag_fft == true)
    3884:	80 91 02 21 	lds	r24, 0x2102
    3888:	88 23       	and	r24, r24
    388a:	09 f4       	brne	.+2      	; 0x388e <main+0x2e0>
    388c:	3f c0       	rjmp	.+126    	; 0x390c <main+0x35e>
					{
						
						if (core_status == STATUS_FFT_L)
    388e:	80 91 43 21 	lds	r24, 0x2143
    3892:	82 30       	cpi	r24, 0x02	; 2
    3894:	81 f4       	brne	.+32     	; 0x38b6 <main+0x308>
						{
							//	usart_putchar(M_USART, 0x55);

							run();
    3896:	0e 94 a7 08 	call	0x114e	; 0x114e <run>
							old_core_status = core_status;
    389a:	80 91 43 21 	lds	r24, 0x2143
    389e:	80 93 42 21 	sts	0x2142, r24
							core_status = STATUS_FFT_R;
    38a2:	60 92 43 21 	sts	0x2143, r6
							change_adc_channel(core_status);
    38a6:	80 91 43 21 	lds	r24, 0x2143
    38aa:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
							tc45_enable(&TCC4);
    38ae:	80 e0       	ldi	r24, 0x00	; 0
    38b0:	98 e0       	ldi	r25, 0x08	; 8
    38b2:	65 d4       	rcall	.+2250   	; 0x417e <tc45_enable>
    38b4:	29 c0       	rjmp	.+82     	; 0x3908 <main+0x35a>
						}
						else if (core_status == STATUS_FFT_R)
    38b6:	80 91 43 21 	lds	r24, 0x2143
    38ba:	84 30       	cpi	r24, 0x04	; 4
    38bc:	29 f5       	brne	.+74     	; 0x3908 <main+0x35a>
						{
							//	usart_putchar(M_USART, 0x66);

							run();
    38be:	0e 94 a7 08 	call	0x114e	; 0x114e <run>
							
							if (ischarging())
    38c2:	98 d9       	rcall	.-3280   	; 0x2bf4 <ischarging>
    38c4:	88 23       	and	r24, r24
    38c6:	99 f0       	breq	.+38     	; 0x38ee <main+0x340>
							{
								old_core_status = core_status;
    38c8:	80 91 43 21 	lds	r24, 0x2143
    38cc:	80 93 42 21 	sts	0x2142, r24
								core_status = STATUS_CHARGE;
    38d0:	c0 93 43 21 	sts	0x2143, r28
								change_adc_channel(core_status);
    38d4:	80 91 43 21 	lds	r24, 0x2143
    38d8:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
								flag_initcharge = true;
    38dc:	c0 93 39 21 	sts	0x2139, r28
								tc45_disable(&TCC4);
    38e0:	80 e0       	ldi	r24, 0x00	; 0
    38e2:	98 e0       	ldi	r25, 0x08	; 8
    38e4:	7e d4       	rcall	.+2300   	; 0x41e2 <tc45_disable>
								tc45_enable(&TCC5);
    38e6:	80 e4       	ldi	r24, 0x40	; 64
    38e8:	98 e0       	ldi	r25, 0x08	; 8
    38ea:	49 d4       	rcall	.+2194   	; 0x417e <tc45_enable>
    38ec:	0d c0       	rjmp	.+26     	; 0x3908 <main+0x35a>
							}
							else
							{
								old_core_status = core_status;
    38ee:	80 91 43 21 	lds	r24, 0x2143
    38f2:	80 93 42 21 	sts	0x2142, r24
								core_status = STATUS_FFT_L;
    38f6:	50 92 43 21 	sts	0x2143, r5
								change_adc_channel(core_status);
    38fa:	80 91 43 21 	lds	r24, 0x2143
    38fe:	0e 94 fd 04 	call	0x9fa	; 0x9fa <change_adc_channel>
								tc45_enable(&TCC4);
    3902:	80 e0       	ldi	r24, 0x00	; 0
    3904:	98 e0       	ldi	r25, 0x08	; 8
    3906:	3b d4       	rcall	.+2166   	; 0x417e <tc45_enable>
							}
							
						}
						
						flag_fft = false;
    3908:	10 92 02 21 	sts	0x2102, r1
				}
			}
		}

	#ifdef ENABLE_WDT
		if (flag_timerd5) {
    390c:	80 91 7e 2a 	lds	r24, 0x2A7E
    3910:	88 23       	and	r24, r24
    3912:	09 f4       	brne	.+2      	; 0x3916 <main+0x368>
    3914:	b5 ce       	rjmp	.-662    	; 0x3680 <main+0xd2>
			flag_timerd5 = false;
    3916:	10 92 7e 2a 	sts	0x2A7E, r1
			wdt_reset(); 
    391a:	a8 95       	wdr
    391c:	a7 ce       	rjmp	.-690    	; 0x366c <main+0xbe>

0000391e <sysclk_init>:
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    391e:	8f ef       	ldi	r24, 0xFF	; 255
    3920:	80 93 70 00 	sts	0x0070, r24
    3924:	80 93 71 00 	sts	0x0071, r24
    3928:	80 93 72 00 	sts	0x0072, r24
    392c:	80 93 73 00 	sts	0x0073, r24
    3930:	80 93 74 00 	sts	0x0074, r24
    3934:	80 93 75 00 	sts	0x0075, r24
    3938:	80 93 76 00 	sts	0x0076, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    393c:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    393e:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    3940:	e0 e5       	ldi	r30, 0x50	; 80
    3942:	f0 e0       	ldi	r31, 0x00	; 0
    3944:	80 81       	ld	r24, Z
    3946:	82 60       	ori	r24, 0x02	; 2
    3948:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    394a:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    394c:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    394e:	81 ff       	sbrs	r24, 1
    3950:	fd cf       	rjmp	.-6      	; 0x394c <sysclk_init+0x2e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    3952:	61 e0       	ldi	r22, 0x01	; 1
    3954:	80 e4       	ldi	r24, 0x40	; 64
    3956:	90 e0       	ldi	r25, 0x00	; 0
    3958:	7a d1       	rcall	.+756    	; 0x3c4e <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    395a:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    395c:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    395e:	e0 e5       	ldi	r30, 0x50	; 80
    3960:	f0 e0       	ldi	r31, 0x00	; 0
    3962:	80 81       	ld	r24, Z
    3964:	8e 7f       	andi	r24, 0xFE	; 254
    3966:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3968:	9f bf       	out	0x3f, r25	; 63
    396a:	08 95       	ret

0000396c <sysclk_enable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    396c:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    396e:	f8 94       	cli

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    3970:	e8 2f       	mov	r30, r24
    3972:	f0 e0       	ldi	r31, 0x00	; 0
    3974:	e0 59       	subi	r30, 0x90	; 144
    3976:	ff 4f       	sbci	r31, 0xFF	; 255
    3978:	60 95       	com	r22
    397a:	80 81       	ld	r24, Z
    397c:	68 23       	and	r22, r24
    397e:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3980:	9f bf       	out	0x3f, r25	; 63
    3982:	08 95       	ret

00003984 <sysclk_disable_module>:

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3984:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    3986:	f8 94       	cli

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    3988:	e8 2f       	mov	r30, r24
    398a:	f0 e0       	ldi	r31, 0x00	; 0
    398c:	e0 59       	subi	r30, 0x90	; 144
    398e:	ff 4f       	sbci	r31, 0xFF	; 255
    3990:	80 81       	ld	r24, Z
    3992:	68 2b       	or	r22, r24
    3994:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3996:	9f bf       	out	0x3f, r25	; 63
    3998:	08 95       	ret

0000399a <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
    399a:	cf 93       	push	r28
    399c:	df 93       	push	r29
    399e:	fc 01       	movw	r30, r24
    39a0:	70 96       	adiw	r30, 0x10	; 16
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    39a2:	20 e0       	ldi	r18, 0x00	; 0
    39a4:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
    39a6:	c6 2f       	mov	r28, r22
    39a8:	d0 e0       	ldi	r29, 0x00	; 0
    39aa:	de 01       	movw	r26, r28
    39ac:	02 2e       	mov	r0, r18
    39ae:	02 c0       	rjmp	.+4      	; 0x39b4 <ioport_configure_port_pin+0x1a>
    39b0:	b5 95       	asr	r27
    39b2:	a7 95       	ror	r26
    39b4:	0a 94       	dec	r0
    39b6:	e2 f7       	brpl	.-8      	; 0x39b0 <ioport_configure_port_pin+0x16>
    39b8:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
    39ba:	50 83       	st	Z, r21
    39bc:	2f 5f       	subi	r18, 0xFF	; 255
    39be:	3f 4f       	sbci	r19, 0xFF	; 255
    39c0:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
    39c2:	28 30       	cpi	r18, 0x08	; 8
    39c4:	31 05       	cpc	r19, r1
    39c6:	89 f7       	brne	.-30     	; 0x39aa <ioport_configure_port_pin+0x10>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
    39c8:	40 ff       	sbrs	r20, 0
    39ca:	0a c0       	rjmp	.+20     	; 0x39e0 <ioport_configure_port_pin+0x46>
		if (flags & IOPORT_INIT_HIGH) {
    39cc:	41 ff       	sbrs	r20, 1
    39ce:	03 c0       	rjmp	.+6      	; 0x39d6 <ioport_configure_port_pin+0x3c>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
    39d0:	fc 01       	movw	r30, r24
    39d2:	65 83       	std	Z+5, r22	; 0x05
    39d4:	02 c0       	rjmp	.+4      	; 0x39da <ioport_configure_port_pin+0x40>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
    39d6:	fc 01       	movw	r30, r24
    39d8:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
    39da:	fc 01       	movw	r30, r24
    39dc:	61 83       	std	Z+1, r22	; 0x01
    39de:	02 c0       	rjmp	.+4      	; 0x39e4 <ioport_configure_port_pin+0x4a>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
    39e0:	fc 01       	movw	r30, r24
    39e2:	62 83       	std	Z+2, r22	; 0x02
	}
}
    39e4:	df 91       	pop	r29
    39e6:	cf 91       	pop	r28
    39e8:	08 95       	ret

000039ea <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    39ea:	9c 01       	movw	r18, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    39ec:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    39ee:	f8 94       	cli
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    39f0:	21 15       	cp	r18, r1
    39f2:	32 40       	sbci	r19, 0x02	; 2
    39f4:	21 f4       	brne	.+8      	; 0x39fe <adc_set_callback+0x14>
		adca_callback = callback;
    39f6:	60 93 af 2a 	sts	0x2AAF, r22
    39fa:	70 93 b0 2a 	sts	0x2AB0, r23
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    39fe:	9f bf       	out	0x3f, r25	; 63
    3a00:	08 95       	ret

00003a02 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    3a02:	81 15       	cp	r24, r1
    3a04:	92 40       	sbci	r25, 0x02	; 2
    3a06:	59 f4       	brne	.+22     	; 0x3a1e <adc_enable_clock+0x1c>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    3a08:	80 91 47 21 	lds	r24, 0x2147
    3a0c:	91 e0       	ldi	r25, 0x01	; 1
    3a0e:	98 0f       	add	r25, r24
    3a10:	90 93 47 21 	sts	0x2147, r25
    3a14:	81 11       	cpse	r24, r1
    3a16:	03 c0       	rjmp	.+6      	; 0x3a1e <adc_enable_clock+0x1c>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    3a18:	62 e0       	ldi	r22, 0x02	; 2
    3a1a:	81 e0       	ldi	r24, 0x01	; 1
    3a1c:	a7 cf       	rjmp	.-178    	; 0x396c <sysclk_enable_module>
    3a1e:	08 95       	ret

00003a20 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    3a20:	81 15       	cp	r24, r1
    3a22:	92 40       	sbci	r25, 0x02	; 2
    3a24:	51 f4       	brne	.+20     	; 0x3a3a <adc_disable_clock+0x1a>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    3a26:	80 91 47 21 	lds	r24, 0x2147
    3a2a:	81 50       	subi	r24, 0x01	; 1
    3a2c:	80 93 47 21 	sts	0x2147, r24
    3a30:	81 11       	cpse	r24, r1
    3a32:	03 c0       	rjmp	.+6      	; 0x3a3a <adc_disable_clock+0x1a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    3a34:	62 e0       	ldi	r22, 0x02	; 2
    3a36:	81 e0       	ldi	r24, 0x01	; 1
    3a38:	a5 cf       	rjmp	.-182    	; 0x3984 <sysclk_disable_module>
    3a3a:	08 95       	ret

00003a3c <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    3a3c:	1f 93       	push	r17
    3a3e:	cf 93       	push	r28
    3a40:	df 93       	push	r29
    3a42:	ec 01       	movw	r28, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3a44:	1f b7       	in	r17, 0x3f	; 63
	cpu_irq_disable();
    3a46:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    3a48:	dc df       	rcall	.-72     	; 0x3a02 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    3a4a:	88 81       	ld	r24, Y
    3a4c:	81 60       	ori	r24, 0x01	; 1
    3a4e:	88 83       	st	Y, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3a50:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3a52:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    3a54:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    3a56:	e9 ea       	ldi	r30, 0xA9	; 169
    3a58:	fa e2       	ldi	r31, 0x2A	; 42
    3a5a:	81 81       	ldd	r24, Z+1	; 0x01
    3a5c:	8f 5f       	subi	r24, 0xFF	; 255
    3a5e:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3a60:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    3a62:	df 91       	pop	r29
    3a64:	cf 91       	pop	r28
    3a66:	1f 91       	pop	r17
    3a68:	08 95       	ret

00003a6a <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
    3a6a:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3a6c:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    3a6e:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
    3a70:	fc 01       	movw	r30, r24
    3a72:	20 81       	ld	r18, Z
    3a74:	2e 7f       	andi	r18, 0xFE	; 254
    3a76:	20 83       	st	Z, r18
	adc_disable_clock(adc);
    3a78:	d3 df       	rcall	.-90     	; 0x3a20 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3a7a:	cf bf       	out	0x3f, r28	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3a7c:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    3a7e:	f8 94       	cli
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    3a80:	e9 ea       	ldi	r30, 0xA9	; 169
    3a82:	fa e2       	ldi	r31, 0x2A	; 42
    3a84:	81 81       	ldd	r24, Z+1	; 0x01
    3a86:	81 50       	subi	r24, 0x01	; 1
    3a88:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3a8a:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    3a8c:	cf 91       	pop	r28
    3a8e:	08 95       	ret

00003a90 <__vector_34>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    3a90:	1f 92       	push	r1
    3a92:	0f 92       	push	r0
    3a94:	0f b6       	in	r0, 0x3f	; 63
    3a96:	0f 92       	push	r0
    3a98:	11 24       	eor	r1, r1
    3a9a:	2f 93       	push	r18
    3a9c:	3f 93       	push	r19
    3a9e:	4f 93       	push	r20
    3aa0:	5f 93       	push	r21
    3aa2:	6f 93       	push	r22
    3aa4:	7f 93       	push	r23
    3aa6:	8f 93       	push	r24
    3aa8:	9f 93       	push	r25
    3aaa:	af 93       	push	r26
    3aac:	bf 93       	push	r27
    3aae:	ef 93       	push	r30
    3ab0:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    3ab2:	40 91 24 02 	lds	r20, 0x0224
    3ab6:	50 91 25 02 	lds	r21, 0x0225
    3aba:	e0 91 af 2a 	lds	r30, 0x2AAF
    3abe:	f0 91 b0 2a 	lds	r31, 0x2AB0
    3ac2:	61 e0       	ldi	r22, 0x01	; 1
    3ac4:	80 e0       	ldi	r24, 0x00	; 0
    3ac6:	92 e0       	ldi	r25, 0x02	; 2
    3ac8:	09 95       	icall
}
    3aca:	ff 91       	pop	r31
    3acc:	ef 91       	pop	r30
    3ace:	bf 91       	pop	r27
    3ad0:	af 91       	pop	r26
    3ad2:	9f 91       	pop	r25
    3ad4:	8f 91       	pop	r24
    3ad6:	7f 91       	pop	r23
    3ad8:	6f 91       	pop	r22
    3ada:	5f 91       	pop	r21
    3adc:	4f 91       	pop	r20
    3ade:	3f 91       	pop	r19
    3ae0:	2f 91       	pop	r18
    3ae2:	0f 90       	pop	r0
    3ae4:	0f be       	out	0x3f, r0	; 63
    3ae6:	0f 90       	pop	r0
    3ae8:	1f 90       	pop	r1
    3aea:	18 95       	reti

00003aec <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    3aec:	df 92       	push	r13
    3aee:	ef 92       	push	r14
    3af0:	ff 92       	push	r15
    3af2:	0f 93       	push	r16
    3af4:	1f 93       	push	r17
    3af6:	cf 93       	push	r28
    3af8:	df 93       	push	r29
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    3afa:	81 15       	cp	r24, r1
    3afc:	22 e0       	ldi	r18, 0x02	; 2
    3afe:	92 07       	cpc	r25, r18
    3b00:	61 f5       	brne	.+88     	; 0x3b5a <adc_write_configuration+0x6e>
    3b02:	8b 01       	movw	r16, r22
    3b04:	ec 01       	movw	r28, r24
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    3b06:	61 e2       	ldi	r22, 0x21	; 33
    3b08:	70 e0       	ldi	r23, 0x00	; 0
    3b0a:	82 e0       	ldi	r24, 0x02	; 2
    3b0c:	f0 d0       	rcall	.+480    	; 0x3cee <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    3b0e:	e8 2e       	mov	r14, r24
    3b10:	f1 2c       	mov	r15, r1
    3b12:	60 e2       	ldi	r22, 0x20	; 32
    3b14:	70 e0       	ldi	r23, 0x00	; 0
    3b16:	82 e0       	ldi	r24, 0x02	; 2
    3b18:	ea d0       	rcall	.+468    	; 0x3cee <nvm_read_byte>
		data <<= 8;
    3b1a:	fe 2c       	mov	r15, r14
    3b1c:	ee 24       	eor	r14, r14
		data |= nvm_read_production_signature_row(ADCACAL0);
    3b1e:	e8 2a       	or	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3b20:	df b6       	in	r13, 0x3f	; 63
	cpu_irq_disable();
    3b22:	f8 94       	cli
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    3b24:	ce 01       	movw	r24, r28
    3b26:	6d df       	rcall	.-294    	; 0x3a02 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    3b28:	88 81       	ld	r24, Y
    3b2a:	81 70       	andi	r24, 0x01	; 1

	adc->CTRLA = ADC_FLUSH_bm;
    3b2c:	92 e0       	ldi	r25, 0x02	; 2
    3b2e:	98 83       	st	Y, r25
	adc->CAL = cal;
    3b30:	ec 86       	std	Y+12, r14	; 0x0c
    3b32:	fd 86       	std	Y+13, r15	; 0x0d
	adc->CMP = conf->cmp;
    3b34:	f8 01       	movw	r30, r16
    3b36:	24 81       	ldd	r18, Z+4	; 0x04
    3b38:	35 81       	ldd	r19, Z+5	; 0x05
    3b3a:	28 8f       	std	Y+24, r18	; 0x18
    3b3c:	39 8f       	std	Y+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    3b3e:	91 81       	ldd	r25, Z+1	; 0x01
    3b40:	9a 83       	std	Y+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    3b42:	93 81       	ldd	r25, Z+3	; 0x03
    3b44:	9c 83       	std	Y+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    3b46:	92 81       	ldd	r25, Z+2	; 0x02
    3b48:	9b 83       	std	Y+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    3b4a:	90 81       	ld	r25, Z
    3b4c:	99 83       	std	Y+1, r25	; 0x01
	adc->SAMPCTRL = conf->sampctrl;
    3b4e:	96 81       	ldd	r25, Z+6	; 0x06
    3b50:	98 87       	std	Y+8, r25	; 0x08

	adc->CTRLA = enable;
    3b52:	88 83       	st	Y, r24

	adc_disable_clock(adc);
    3b54:	ce 01       	movw	r24, r28
    3b56:	64 df       	rcall	.-312    	; 0x3a20 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3b58:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    3b5a:	df 91       	pop	r29
    3b5c:	cf 91       	pop	r28
    3b5e:	1f 91       	pop	r17
    3b60:	0f 91       	pop	r16
    3b62:	ff 90       	pop	r15
    3b64:	ef 90       	pop	r14
    3b66:	df 90       	pop	r13
    3b68:	08 95       	ret

00003b6a <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    3b6a:	ff 92       	push	r15
    3b6c:	0f 93       	push	r16
    3b6e:	1f 93       	push	r17
    3b70:	cf 93       	push	r28
    3b72:	df 93       	push	r29
    3b74:	ec 01       	movw	r28, r24
    3b76:	8b 01       	movw	r16, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3b78:	ff b6       	in	r15, 0x3f	; 63
	cpu_irq_disable();
    3b7a:	f8 94       	cli
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    3b7c:	42 df       	rcall	.-380    	; 0x3a02 <adc_enable_clock>

	conf->cmp = adc->CMP;
    3b7e:	88 8d       	ldd	r24, Y+24	; 0x18
    3b80:	99 8d       	ldd	r25, Y+25	; 0x19
    3b82:	f8 01       	movw	r30, r16
    3b84:	84 83       	std	Z+4, r24	; 0x04
    3b86:	95 83       	std	Z+5, r25	; 0x05
	conf->refctrl = adc->REFCTRL;
    3b88:	8a 81       	ldd	r24, Y+2	; 0x02
    3b8a:	81 83       	std	Z+1, r24	; 0x01
	conf->prescaler = adc->PRESCALER;
    3b8c:	8c 81       	ldd	r24, Y+4	; 0x04
    3b8e:	83 83       	std	Z+3, r24	; 0x03
	conf->evctrl = adc->EVCTRL;
    3b90:	8b 81       	ldd	r24, Y+3	; 0x03
    3b92:	82 83       	std	Z+2, r24	; 0x02
	conf->ctrlb = adc->CTRLB;
    3b94:	89 81       	ldd	r24, Y+1	; 0x01
    3b96:	80 83       	st	Z, r24
	conf->sampctrl = adc->SAMPCTRL;
    3b98:	88 85       	ldd	r24, Y+8	; 0x08
    3b9a:	86 83       	std	Z+6, r24	; 0x06

	adc_disable_clock(adc);
    3b9c:	ce 01       	movw	r24, r28
    3b9e:	40 df       	rcall	.-384    	; 0x3a20 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3ba0:	ff be       	out	0x3f, r15	; 63

	cpu_irq_restore(flags);
}
    3ba2:	df 91       	pop	r29
    3ba4:	cf 91       	pop	r28
    3ba6:	1f 91       	pop	r17
    3ba8:	0f 91       	pop	r16
    3baa:	ff 90       	pop	r15
    3bac:	08 95       	ret

00003bae <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    3bae:	ff 92       	push	r15
    3bb0:	0f 93       	push	r16
    3bb2:	1f 93       	push	r17
    3bb4:	cf 93       	push	r28
    3bb6:	df 93       	push	r29
    3bb8:	ec 01       	movw	r28, r24
    3bba:	8a 01       	movw	r16, r20

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3bbc:	ff b6       	in	r15, 0x3f	; 63
	cpu_irq_disable();
    3bbe:	f8 94       	cli
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    3bc0:	20 df       	rcall	.-448    	; 0x3a02 <adc_enable_clock>

	adc_ch->CTRL = ch_conf->ctrl;
    3bc2:	f8 01       	movw	r30, r16
    3bc4:	80 81       	ld	r24, Z
    3bc6:	88 a3       	std	Y+32, r24	; 0x20
	adc_ch->INTCTRL = ch_conf->intctrl;
    3bc8:	82 81       	ldd	r24, Z+2	; 0x02
    3bca:	8a a3       	std	Y+34, r24	; 0x22
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    3bcc:	81 81       	ldd	r24, Z+1	; 0x01
    3bce:	89 a3       	std	Y+33, r24	; 0x21
	adc_ch->SCAN = ch_conf->scan;
    3bd0:	83 81       	ldd	r24, Z+3	; 0x03
    3bd2:	8e a3       	std	Y+38, r24	; 0x26
	adc_ch->CORRCTRL = ch_conf->corrctrl;
    3bd4:	84 81       	ldd	r24, Z+4	; 0x04
    3bd6:	8f a3       	std	Y+39, r24	; 0x27
	adc_ch->OFFSETCORR0 = ch_conf->offsetcorr0;
    3bd8:	85 81       	ldd	r24, Z+5	; 0x05
    3bda:	88 a7       	std	Y+40, r24	; 0x28
	adc_ch->OFFSETCORR1 = ch_conf->offsetcorr1;
    3bdc:	86 81       	ldd	r24, Z+6	; 0x06
    3bde:	89 a7       	std	Y+41, r24	; 0x29
	adc_ch->GAINCORR0 = ch_conf->gaincorr0;
    3be0:	87 81       	ldd	r24, Z+7	; 0x07
    3be2:	8a a7       	std	Y+42, r24	; 0x2a
	adc_ch->GAINCORR1 = ch_conf->gaincorr1;
    3be4:	80 85       	ldd	r24, Z+8	; 0x08
    3be6:	8b a7       	std	Y+43, r24	; 0x2b
	adc_ch->AVGCTRL = ch_conf->avgctrl;
    3be8:	81 85       	ldd	r24, Z+9	; 0x09
    3bea:	8c a7       	std	Y+44, r24	; 0x2c

	adc_disable_clock(adc);
    3bec:	ce 01       	movw	r24, r28
    3bee:	18 df       	rcall	.-464    	; 0x3a20 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3bf0:	ff be       	out	0x3f, r15	; 63

	cpu_irq_restore(flags);
}
    3bf2:	df 91       	pop	r29
    3bf4:	cf 91       	pop	r28
    3bf6:	1f 91       	pop	r17
    3bf8:	0f 91       	pop	r16
    3bfa:	ff 90       	pop	r15
    3bfc:	08 95       	ret

00003bfe <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    3bfe:	ff 92       	push	r15
    3c00:	0f 93       	push	r16
    3c02:	1f 93       	push	r17
    3c04:	cf 93       	push	r28
    3c06:	df 93       	push	r29
    3c08:	ec 01       	movw	r28, r24
    3c0a:	8a 01       	movw	r16, r20

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    3c0c:	ff b6       	in	r15, 0x3f	; 63
	cpu_irq_disable();
    3c0e:	f8 94       	cli

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    3c10:	f8 de       	rcall	.-528    	; 0x3a02 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    3c12:	88 a1       	ldd	r24, Y+32	; 0x20
    3c14:	f8 01       	movw	r30, r16
    3c16:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    3c18:	8a a1       	ldd	r24, Y+34	; 0x22
    3c1a:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    3c1c:	89 a1       	ldd	r24, Y+33	; 0x21
    3c1e:	81 83       	std	Z+1, r24	; 0x01
	ch_conf->scan = adc_ch->SCAN;
    3c20:	8e a1       	ldd	r24, Y+38	; 0x26
    3c22:	83 83       	std	Z+3, r24	; 0x03
	ch_conf->corrctrl = adc_ch->CORRCTRL;
    3c24:	8f a1       	ldd	r24, Y+39	; 0x27
    3c26:	84 83       	std	Z+4, r24	; 0x04
	ch_conf->offsetcorr0 = adc_ch->OFFSETCORR0;
    3c28:	88 a5       	ldd	r24, Y+40	; 0x28
    3c2a:	85 83       	std	Z+5, r24	; 0x05
	ch_conf->offsetcorr1 = adc_ch->OFFSETCORR1;
    3c2c:	89 a5       	ldd	r24, Y+41	; 0x29
    3c2e:	86 83       	std	Z+6, r24	; 0x06
	ch_conf->gaincorr0 = adc_ch->GAINCORR0;
    3c30:	8a a5       	ldd	r24, Y+42	; 0x2a
    3c32:	87 83       	std	Z+7, r24	; 0x07
	ch_conf->gaincorr1 = adc_ch->GAINCORR1;
    3c34:	8b a5       	ldd	r24, Y+43	; 0x2b
    3c36:	80 87       	std	Z+8, r24	; 0x08
	ch_conf->avgctrl = adc_ch->AVGCTRL;
    3c38:	8c a5       	ldd	r24, Y+44	; 0x2c
    3c3a:	81 87       	std	Z+9, r24	; 0x09
	adc_disable_clock(adc);
    3c3c:	ce 01       	movw	r24, r28
    3c3e:	f0 de       	rcall	.-544    	; 0x3a20 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    3c40:	ff be       	out	0x3f, r15	; 63

	cpu_irq_restore(flags);
}
    3c42:	df 91       	pop	r29
    3c44:	cf 91       	pop	r28
    3c46:	1f 91       	pop	r17
    3c48:	0f 91       	pop	r16
    3c4a:	ff 90       	pop	r15
    3c4c:	08 95       	ret

00003c4e <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    3c4e:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    3c50:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    3c52:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    3c54:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    3c56:	60 83       	st	Z, r22
	ret                             // Return to caller
    3c58:	08 95       	ret

00003c5a <nvm_eeprom_read_byte>:
 */
void nvm_eeprom_read_buffer(eeprom_addr_t address, void *buf, uint16_t len)
{
	nvm_wait_until_ready();
	eeprom_enable_mapping();
	memcpy( buf,(void*)(address+MAPPED_EEPROM_START), len );
    3c5a:	9c 01       	movw	r18, r24
    3c5c:	e0 ec       	ldi	r30, 0xC0	; 192
    3c5e:	f1 e0       	ldi	r31, 0x01	; 1
    3c60:	97 85       	ldd	r25, Z+15	; 0x0f
    3c62:	99 23       	and	r25, r25
    3c64:	ec f3       	brlt	.-6      	; 0x3c60 <nvm_eeprom_read_byte+0x6>
    3c66:	f9 01       	movw	r30, r18
    3c68:	f0 5f       	subi	r31, 0xF0	; 240
    3c6a:	80 81       	ld	r24, Z
    3c6c:	08 95       	ret

00003c6e <nvm_eeprom_flush_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3c6e:	e0 ec       	ldi	r30, 0xC0	; 192
    3c70:	f1 e0       	ldi	r31, 0x01	; 1
    3c72:	87 85       	ldd	r24, Z+15	; 0x0f
    3c74:	88 23       	and	r24, r24
    3c76:	ec f3       	brlt	.-6      	; 0x3c72 <nvm_eeprom_flush_buffer+0x4>
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	// Flush EEPROM page buffer if necessary
	if ((NVM.STATUS & NVM_EELOAD_bm) != 0) {
    3c78:	80 91 cf 01 	lds	r24, 0x01CF
    3c7c:	81 ff       	sbrs	r24, 1
    3c7e:	07 c0       	rjmp	.+14     	; 0x3c8e <nvm_eeprom_flush_buffer+0x20>
		NVM.CMD = NVM_CMD_ERASE_EEPROM_BUFFER_gc;
    3c80:	86 e3       	ldi	r24, 0x36	; 54
    3c82:	80 93 ca 01 	sts	0x01CA, r24
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    3c86:	61 e0       	ldi	r22, 0x01	; 1
    3c88:	8b ec       	ldi	r24, 0xCB	; 203
    3c8a:	91 e0       	ldi	r25, 0x01	; 1
    3c8c:	e0 cf       	rjmp	.-64     	; 0x3c4e <ccp_write_io>
    3c8e:	08 95       	ret

00003c90 <nvm_eeprom_load_byte_to_buffer>:
 */
static inline void nvm_wait_until_ready( void )
{
	do {
		// Block execution while waiting for the NVM to be ready
	} while ((NVM.STATUS & NVM_NVMBUSY_bm) == NVM_NVMBUSY_bm);
    3c90:	e0 ec       	ldi	r30, 0xC0	; 192
    3c92:	f1 e0       	ldi	r31, 0x01	; 1
    3c94:	97 85       	ldd	r25, Z+15	; 0x0f
    3c96:	99 23       	and	r25, r25
    3c98:	ec f3       	brlt	.-6      	; 0x3c94 <nvm_eeprom_load_byte_to_buffer+0x4>
{
	// Wait until NVM is ready
	nvm_wait_until_ready();

	eeprom_enable_mapping();
	*(uint8_t*)(byte_addr + MAPPED_EEPROM_START) = value;
    3c9a:	e8 2f       	mov	r30, r24
    3c9c:	f0 e0       	ldi	r31, 0x00	; 0
    3c9e:	f0 5f       	subi	r31, 0xF0	; 240
    3ca0:	60 83       	st	Z, r22
    3ca2:	08 95       	ret

00003ca4 <nvm_eeprom_write_byte>:
 *
 * \param  address    EEPROM address (max EEPROM_SIZE)
 * \param  value      Byte value to write to EEPROM.
 */
void nvm_eeprom_write_byte(eeprom_addr_t address, uint8_t value)
{
    3ca4:	ff 92       	push	r15
    3ca6:	0f 93       	push	r16
    3ca8:	1f 93       	push	r17
    3caa:	cf 93       	push	r28
    3cac:	df 93       	push	r29
    3cae:	18 2f       	mov	r17, r24
    3cb0:	f9 2e       	mov	r15, r25
    3cb2:	c6 2f       	mov	r28, r22

	Assert(address <= EEPROM_SIZE);
	/*  Flush buffer to make sure no unintentional data is written and load
	 *  the "Page Load" command into the command register.
	 */
	old_cmd = NVM.CMD;
    3cb4:	00 91 ca 01 	lds	r16, 0x01CA
	nvm_eeprom_flush_buffer();
    3cb8:	da df       	rcall	.-76     	; 0x3c6e <nvm_eeprom_flush_buffer>
    3cba:	e0 ec       	ldi	r30, 0xC0	; 192
    3cbc:	f1 e0       	ldi	r31, 0x01	; 1
    3cbe:	27 85       	ldd	r18, Z+15	; 0x0f
    3cc0:	22 23       	and	r18, r18
    3cc2:	ec f3       	brlt	.-6      	; 0x3cbe <nvm_eeprom_write_byte+0x1a>
	// Wait until NVM is ready
	nvm_wait_until_ready();
	nvm_eeprom_load_byte_to_buffer(address, value);
    3cc4:	6c 2f       	mov	r22, r28
    3cc6:	81 2f       	mov	r24, r17
    3cc8:	e3 df       	rcall	.-58     	; 0x3c90 <nvm_eeprom_load_byte_to_buffer>

	// Set address to write to
	NVM.ADDR2 = 0x00;
    3cca:	c0 ec       	ldi	r28, 0xC0	; 192
    3ccc:	d1 e0       	ldi	r29, 0x01	; 1
    3cce:	1a 82       	std	Y+2, r1	; 0x02
	NVM.ADDR1 = (address >> 8) & 0xFF;
    3cd0:	f9 82       	std	Y+1, r15	; 0x01
	NVM.ADDR0 = address & 0xFF;
    3cd2:	18 83       	st	Y, r17

	/*  Issue EEPROM Atomic Write (Erase&Write) command. Load command, write
	 *  the protection signature and execute command.
	 */
	NVM.CMD = NVM_CMD_ERASE_WRITE_EEPROM_PAGE_gc;
    3cd4:	85 e3       	ldi	r24, 0x35	; 53
    3cd6:	8a 87       	std	Y+10, r24	; 0x0a
 * \note The correct NVM command must be set in the NVM.CMD register before
 *       calling this function.
 */
static inline void nvm_exec(void)
{
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);
    3cd8:	61 e0       	ldi	r22, 0x01	; 1
    3cda:	8b ec       	ldi	r24, 0xCB	; 203
    3cdc:	91 e0       	ldi	r25, 0x01	; 1
    3cde:	b7 df       	rcall	.-146    	; 0x3c4e <ccp_write_io>
	nvm_exec();
	NVM.CMD = old_cmd;
    3ce0:	0a 87       	std	Y+10, r16	; 0x0a
}
    3ce2:	df 91       	pop	r29
    3ce4:	cf 91       	pop	r28
    3ce6:	1f 91       	pop	r17
    3ce8:	0f 91       	pop	r16
    3cea:	ff 90       	pop	r15
    3cec:	08 95       	ret

00003cee <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    3cee:	40 91 ca 01 	lds	r20, 0x01CA
	mov ZL, r22               ; Load byte index into low byte of Z.
    3cf2:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    3cf4:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    3cf6:	80 93 ca 01 	sts	0x01CA, r24
	lpm r24, Z                ; Perform an LPM to read out byte
    3cfa:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    3cfc:	40 93 ca 01 	sts	0x01CA, r20
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    3d00:	08 95       	ret

00003d02 <__vector_12>:
 *
 * This function will handle interrupt on Timer Counter C4 overflow and
 * call the callback function.
 */
ISR(TCC4_OVF_vect)
{
    3d02:	1f 92       	push	r1
    3d04:	0f 92       	push	r0
    3d06:	0f b6       	in	r0, 0x3f	; 63
    3d08:	0f 92       	push	r0
    3d0a:	11 24       	eor	r1, r1
    3d0c:	2f 93       	push	r18
    3d0e:	3f 93       	push	r19
    3d10:	4f 93       	push	r20
    3d12:	5f 93       	push	r21
    3d14:	6f 93       	push	r22
    3d16:	7f 93       	push	r23
    3d18:	8f 93       	push	r24
    3d1a:	9f 93       	push	r25
    3d1c:	af 93       	push	r26
    3d1e:	bf 93       	push	r27
    3d20:	ef 93       	push	r30
    3d22:	ff 93       	push	r31
	if (tc45_tcc4_ovf_callback) {
    3d24:	e0 91 62 21 	lds	r30, 0x2162
    3d28:	f0 91 63 21 	lds	r31, 0x2163
    3d2c:	30 97       	sbiw	r30, 0x00	; 0
    3d2e:	09 f0       	breq	.+2      	; 0x3d32 <__vector_12+0x30>
		tc45_tcc4_ovf_callback();
    3d30:	09 95       	icall
	}
}
    3d32:	ff 91       	pop	r31
    3d34:	ef 91       	pop	r30
    3d36:	bf 91       	pop	r27
    3d38:	af 91       	pop	r26
    3d3a:	9f 91       	pop	r25
    3d3c:	8f 91       	pop	r24
    3d3e:	7f 91       	pop	r23
    3d40:	6f 91       	pop	r22
    3d42:	5f 91       	pop	r21
    3d44:	4f 91       	pop	r20
    3d46:	3f 91       	pop	r19
    3d48:	2f 91       	pop	r18
    3d4a:	0f 90       	pop	r0
    3d4c:	0f be       	out	0x3f, r0	; 63
    3d4e:	0f 90       	pop	r0
    3d50:	1f 90       	pop	r1
    3d52:	18 95       	reti

00003d54 <__vector_13>:
 *
 * This function will handle interrupt on Timer Counter C4 error and
 * call the callback function.
 */
ISR(TCC4_ERR_vect)
{
    3d54:	1f 92       	push	r1
    3d56:	0f 92       	push	r0
    3d58:	0f b6       	in	r0, 0x3f	; 63
    3d5a:	0f 92       	push	r0
    3d5c:	11 24       	eor	r1, r1
    3d5e:	2f 93       	push	r18
    3d60:	3f 93       	push	r19
    3d62:	4f 93       	push	r20
    3d64:	5f 93       	push	r21
    3d66:	6f 93       	push	r22
    3d68:	7f 93       	push	r23
    3d6a:	8f 93       	push	r24
    3d6c:	9f 93       	push	r25
    3d6e:	af 93       	push	r26
    3d70:	bf 93       	push	r27
    3d72:	ef 93       	push	r30
    3d74:	ff 93       	push	r31
	if (tc45_tcc4_err_callback) {
    3d76:	e0 91 60 21 	lds	r30, 0x2160
    3d7a:	f0 91 61 21 	lds	r31, 0x2161
    3d7e:	30 97       	sbiw	r30, 0x00	; 0
    3d80:	09 f0       	breq	.+2      	; 0x3d84 <__vector_13+0x30>
		tc45_tcc4_err_callback();
    3d82:	09 95       	icall
	}
}
    3d84:	ff 91       	pop	r31
    3d86:	ef 91       	pop	r30
    3d88:	bf 91       	pop	r27
    3d8a:	af 91       	pop	r26
    3d8c:	9f 91       	pop	r25
    3d8e:	8f 91       	pop	r24
    3d90:	7f 91       	pop	r23
    3d92:	6f 91       	pop	r22
    3d94:	5f 91       	pop	r21
    3d96:	4f 91       	pop	r20
    3d98:	3f 91       	pop	r19
    3d9a:	2f 91       	pop	r18
    3d9c:	0f 90       	pop	r0
    3d9e:	0f be       	out	0x3f, r0	; 63
    3da0:	0f 90       	pop	r0
    3da2:	1f 90       	pop	r1
    3da4:	18 95       	reti

00003da6 <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter C4 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC4_CCA_vect)
{
    3da6:	1f 92       	push	r1
    3da8:	0f 92       	push	r0
    3daa:	0f b6       	in	r0, 0x3f	; 63
    3dac:	0f 92       	push	r0
    3dae:	11 24       	eor	r1, r1
    3db0:	2f 93       	push	r18
    3db2:	3f 93       	push	r19
    3db4:	4f 93       	push	r20
    3db6:	5f 93       	push	r21
    3db8:	6f 93       	push	r22
    3dba:	7f 93       	push	r23
    3dbc:	8f 93       	push	r24
    3dbe:	9f 93       	push	r25
    3dc0:	af 93       	push	r26
    3dc2:	bf 93       	push	r27
    3dc4:	ef 93       	push	r30
    3dc6:	ff 93       	push	r31
	if (tc45_tcc4_cca_callback) {
    3dc8:	e0 91 5e 21 	lds	r30, 0x215E
    3dcc:	f0 91 5f 21 	lds	r31, 0x215F
    3dd0:	30 97       	sbiw	r30, 0x00	; 0
    3dd2:	09 f0       	breq	.+2      	; 0x3dd6 <__vector_14+0x30>
		tc45_tcc4_cca_callback();
    3dd4:	09 95       	icall
	}
}
    3dd6:	ff 91       	pop	r31
    3dd8:	ef 91       	pop	r30
    3dda:	bf 91       	pop	r27
    3ddc:	af 91       	pop	r26
    3dde:	9f 91       	pop	r25
    3de0:	8f 91       	pop	r24
    3de2:	7f 91       	pop	r23
    3de4:	6f 91       	pop	r22
    3de6:	5f 91       	pop	r21
    3de8:	4f 91       	pop	r20
    3dea:	3f 91       	pop	r19
    3dec:	2f 91       	pop	r18
    3dee:	0f 90       	pop	r0
    3df0:	0f be       	out	0x3f, r0	; 63
    3df2:	0f 90       	pop	r0
    3df4:	1f 90       	pop	r1
    3df6:	18 95       	reti

00003df8 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter C4 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC4_CCB_vect)
{
    3df8:	1f 92       	push	r1
    3dfa:	0f 92       	push	r0
    3dfc:	0f b6       	in	r0, 0x3f	; 63
    3dfe:	0f 92       	push	r0
    3e00:	11 24       	eor	r1, r1
    3e02:	2f 93       	push	r18
    3e04:	3f 93       	push	r19
    3e06:	4f 93       	push	r20
    3e08:	5f 93       	push	r21
    3e0a:	6f 93       	push	r22
    3e0c:	7f 93       	push	r23
    3e0e:	8f 93       	push	r24
    3e10:	9f 93       	push	r25
    3e12:	af 93       	push	r26
    3e14:	bf 93       	push	r27
    3e16:	ef 93       	push	r30
    3e18:	ff 93       	push	r31
	if (tc45_tcc4_ccb_callback) {
    3e1a:	e0 91 5c 21 	lds	r30, 0x215C
    3e1e:	f0 91 5d 21 	lds	r31, 0x215D
    3e22:	30 97       	sbiw	r30, 0x00	; 0
    3e24:	09 f0       	breq	.+2      	; 0x3e28 <__vector_15+0x30>
		tc45_tcc4_ccb_callback();
    3e26:	09 95       	icall
	}
}
    3e28:	ff 91       	pop	r31
    3e2a:	ef 91       	pop	r30
    3e2c:	bf 91       	pop	r27
    3e2e:	af 91       	pop	r26
    3e30:	9f 91       	pop	r25
    3e32:	8f 91       	pop	r24
    3e34:	7f 91       	pop	r23
    3e36:	6f 91       	pop	r22
    3e38:	5f 91       	pop	r21
    3e3a:	4f 91       	pop	r20
    3e3c:	3f 91       	pop	r19
    3e3e:	2f 91       	pop	r18
    3e40:	0f 90       	pop	r0
    3e42:	0f be       	out	0x3f, r0	; 63
    3e44:	0f 90       	pop	r0
    3e46:	1f 90       	pop	r1
    3e48:	18 95       	reti

00003e4a <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter C4 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC4_CCC_vect)
{
    3e4a:	1f 92       	push	r1
    3e4c:	0f 92       	push	r0
    3e4e:	0f b6       	in	r0, 0x3f	; 63
    3e50:	0f 92       	push	r0
    3e52:	11 24       	eor	r1, r1
    3e54:	2f 93       	push	r18
    3e56:	3f 93       	push	r19
    3e58:	4f 93       	push	r20
    3e5a:	5f 93       	push	r21
    3e5c:	6f 93       	push	r22
    3e5e:	7f 93       	push	r23
    3e60:	8f 93       	push	r24
    3e62:	9f 93       	push	r25
    3e64:	af 93       	push	r26
    3e66:	bf 93       	push	r27
    3e68:	ef 93       	push	r30
    3e6a:	ff 93       	push	r31
	if (tc45_tcc4_ccc_callback) {
    3e6c:	e0 91 5a 21 	lds	r30, 0x215A
    3e70:	f0 91 5b 21 	lds	r31, 0x215B
    3e74:	30 97       	sbiw	r30, 0x00	; 0
    3e76:	09 f0       	breq	.+2      	; 0x3e7a <__vector_16+0x30>
		tc45_tcc4_ccc_callback();
    3e78:	09 95       	icall
	}
}
    3e7a:	ff 91       	pop	r31
    3e7c:	ef 91       	pop	r30
    3e7e:	bf 91       	pop	r27
    3e80:	af 91       	pop	r26
    3e82:	9f 91       	pop	r25
    3e84:	8f 91       	pop	r24
    3e86:	7f 91       	pop	r23
    3e88:	6f 91       	pop	r22
    3e8a:	5f 91       	pop	r21
    3e8c:	4f 91       	pop	r20
    3e8e:	3f 91       	pop	r19
    3e90:	2f 91       	pop	r18
    3e92:	0f 90       	pop	r0
    3e94:	0f be       	out	0x3f, r0	; 63
    3e96:	0f 90       	pop	r0
    3e98:	1f 90       	pop	r1
    3e9a:	18 95       	reti

00003e9c <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter C4 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC4_CCD_vect)
{
    3e9c:	1f 92       	push	r1
    3e9e:	0f 92       	push	r0
    3ea0:	0f b6       	in	r0, 0x3f	; 63
    3ea2:	0f 92       	push	r0
    3ea4:	11 24       	eor	r1, r1
    3ea6:	2f 93       	push	r18
    3ea8:	3f 93       	push	r19
    3eaa:	4f 93       	push	r20
    3eac:	5f 93       	push	r21
    3eae:	6f 93       	push	r22
    3eb0:	7f 93       	push	r23
    3eb2:	8f 93       	push	r24
    3eb4:	9f 93       	push	r25
    3eb6:	af 93       	push	r26
    3eb8:	bf 93       	push	r27
    3eba:	ef 93       	push	r30
    3ebc:	ff 93       	push	r31
	if (tc45_tcc4_ccd_callback) {
    3ebe:	e0 91 58 21 	lds	r30, 0x2158
    3ec2:	f0 91 59 21 	lds	r31, 0x2159
    3ec6:	30 97       	sbiw	r30, 0x00	; 0
    3ec8:	09 f0       	breq	.+2      	; 0x3ecc <__vector_17+0x30>
		tc45_tcc4_ccd_callback();
    3eca:	09 95       	icall
	}
}
    3ecc:	ff 91       	pop	r31
    3ece:	ef 91       	pop	r30
    3ed0:	bf 91       	pop	r27
    3ed2:	af 91       	pop	r26
    3ed4:	9f 91       	pop	r25
    3ed6:	8f 91       	pop	r24
    3ed8:	7f 91       	pop	r23
    3eda:	6f 91       	pop	r22
    3edc:	5f 91       	pop	r21
    3ede:	4f 91       	pop	r20
    3ee0:	3f 91       	pop	r19
    3ee2:	2f 91       	pop	r18
    3ee4:	0f 90       	pop	r0
    3ee6:	0f be       	out	0x3f, r0	; 63
    3ee8:	0f 90       	pop	r0
    3eea:	1f 90       	pop	r1
    3eec:	18 95       	reti

00003eee <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter C5 overflow and
 * call the callback function.
 */
ISR(TCC5_OVF_vect)
{
    3eee:	1f 92       	push	r1
    3ef0:	0f 92       	push	r0
    3ef2:	0f b6       	in	r0, 0x3f	; 63
    3ef4:	0f 92       	push	r0
    3ef6:	11 24       	eor	r1, r1
    3ef8:	2f 93       	push	r18
    3efa:	3f 93       	push	r19
    3efc:	4f 93       	push	r20
    3efe:	5f 93       	push	r21
    3f00:	6f 93       	push	r22
    3f02:	7f 93       	push	r23
    3f04:	8f 93       	push	r24
    3f06:	9f 93       	push	r25
    3f08:	af 93       	push	r26
    3f0a:	bf 93       	push	r27
    3f0c:	ef 93       	push	r30
    3f0e:	ff 93       	push	r31
	if (tc45_tcc5_ovf_callback) {
    3f10:	e0 91 56 21 	lds	r30, 0x2156
    3f14:	f0 91 57 21 	lds	r31, 0x2157
    3f18:	30 97       	sbiw	r30, 0x00	; 0
    3f1a:	09 f0       	breq	.+2      	; 0x3f1e <__vector_18+0x30>
		tc45_tcc5_ovf_callback();
    3f1c:	09 95       	icall
	}
}
    3f1e:	ff 91       	pop	r31
    3f20:	ef 91       	pop	r30
    3f22:	bf 91       	pop	r27
    3f24:	af 91       	pop	r26
    3f26:	9f 91       	pop	r25
    3f28:	8f 91       	pop	r24
    3f2a:	7f 91       	pop	r23
    3f2c:	6f 91       	pop	r22
    3f2e:	5f 91       	pop	r21
    3f30:	4f 91       	pop	r20
    3f32:	3f 91       	pop	r19
    3f34:	2f 91       	pop	r18
    3f36:	0f 90       	pop	r0
    3f38:	0f be       	out	0x3f, r0	; 63
    3f3a:	0f 90       	pop	r0
    3f3c:	1f 90       	pop	r1
    3f3e:	18 95       	reti

00003f40 <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter C5 error and
 * call the callback function.
 */
ISR(TCC5_ERR_vect)
{
    3f40:	1f 92       	push	r1
    3f42:	0f 92       	push	r0
    3f44:	0f b6       	in	r0, 0x3f	; 63
    3f46:	0f 92       	push	r0
    3f48:	11 24       	eor	r1, r1
    3f4a:	2f 93       	push	r18
    3f4c:	3f 93       	push	r19
    3f4e:	4f 93       	push	r20
    3f50:	5f 93       	push	r21
    3f52:	6f 93       	push	r22
    3f54:	7f 93       	push	r23
    3f56:	8f 93       	push	r24
    3f58:	9f 93       	push	r25
    3f5a:	af 93       	push	r26
    3f5c:	bf 93       	push	r27
    3f5e:	ef 93       	push	r30
    3f60:	ff 93       	push	r31
	if (tc45_tcc5_err_callback) {
    3f62:	e0 91 54 21 	lds	r30, 0x2154
    3f66:	f0 91 55 21 	lds	r31, 0x2155
    3f6a:	30 97       	sbiw	r30, 0x00	; 0
    3f6c:	09 f0       	breq	.+2      	; 0x3f70 <__vector_19+0x30>
		tc45_tcc5_err_callback();
    3f6e:	09 95       	icall
	}
}
    3f70:	ff 91       	pop	r31
    3f72:	ef 91       	pop	r30
    3f74:	bf 91       	pop	r27
    3f76:	af 91       	pop	r26
    3f78:	9f 91       	pop	r25
    3f7a:	8f 91       	pop	r24
    3f7c:	7f 91       	pop	r23
    3f7e:	6f 91       	pop	r22
    3f80:	5f 91       	pop	r21
    3f82:	4f 91       	pop	r20
    3f84:	3f 91       	pop	r19
    3f86:	2f 91       	pop	r18
    3f88:	0f 90       	pop	r0
    3f8a:	0f be       	out	0x3f, r0	; 63
    3f8c:	0f 90       	pop	r0
    3f8e:	1f 90       	pop	r1
    3f90:	18 95       	reti

00003f92 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C5 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC5_CCA_vect)
{
    3f92:	1f 92       	push	r1
    3f94:	0f 92       	push	r0
    3f96:	0f b6       	in	r0, 0x3f	; 63
    3f98:	0f 92       	push	r0
    3f9a:	11 24       	eor	r1, r1
    3f9c:	2f 93       	push	r18
    3f9e:	3f 93       	push	r19
    3fa0:	4f 93       	push	r20
    3fa2:	5f 93       	push	r21
    3fa4:	6f 93       	push	r22
    3fa6:	7f 93       	push	r23
    3fa8:	8f 93       	push	r24
    3faa:	9f 93       	push	r25
    3fac:	af 93       	push	r26
    3fae:	bf 93       	push	r27
    3fb0:	ef 93       	push	r30
    3fb2:	ff 93       	push	r31
	if (tc45_tcc5_cca_callback) {
    3fb4:	e0 91 52 21 	lds	r30, 0x2152
    3fb8:	f0 91 53 21 	lds	r31, 0x2153
    3fbc:	30 97       	sbiw	r30, 0x00	; 0
    3fbe:	09 f0       	breq	.+2      	; 0x3fc2 <__vector_20+0x30>
		tc45_tcc5_cca_callback();
    3fc0:	09 95       	icall
	}
}
    3fc2:	ff 91       	pop	r31
    3fc4:	ef 91       	pop	r30
    3fc6:	bf 91       	pop	r27
    3fc8:	af 91       	pop	r26
    3fca:	9f 91       	pop	r25
    3fcc:	8f 91       	pop	r24
    3fce:	7f 91       	pop	r23
    3fd0:	6f 91       	pop	r22
    3fd2:	5f 91       	pop	r21
    3fd4:	4f 91       	pop	r20
    3fd6:	3f 91       	pop	r19
    3fd8:	2f 91       	pop	r18
    3fda:	0f 90       	pop	r0
    3fdc:	0f be       	out	0x3f, r0	; 63
    3fde:	0f 90       	pop	r0
    3fe0:	1f 90       	pop	r1
    3fe2:	18 95       	reti

00003fe4 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C5 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC5_CCB_vect)
{
    3fe4:	1f 92       	push	r1
    3fe6:	0f 92       	push	r0
    3fe8:	0f b6       	in	r0, 0x3f	; 63
    3fea:	0f 92       	push	r0
    3fec:	11 24       	eor	r1, r1
    3fee:	2f 93       	push	r18
    3ff0:	3f 93       	push	r19
    3ff2:	4f 93       	push	r20
    3ff4:	5f 93       	push	r21
    3ff6:	6f 93       	push	r22
    3ff8:	7f 93       	push	r23
    3ffa:	8f 93       	push	r24
    3ffc:	9f 93       	push	r25
    3ffe:	af 93       	push	r26
    4000:	bf 93       	push	r27
    4002:	ef 93       	push	r30
    4004:	ff 93       	push	r31
	if (tc45_tcc5_ccb_callback) {
    4006:	e0 91 50 21 	lds	r30, 0x2150
    400a:	f0 91 51 21 	lds	r31, 0x2151
    400e:	30 97       	sbiw	r30, 0x00	; 0
    4010:	09 f0       	breq	.+2      	; 0x4014 <__vector_21+0x30>
		tc45_tcc5_ccb_callback();
    4012:	09 95       	icall
	}
}
    4014:	ff 91       	pop	r31
    4016:	ef 91       	pop	r30
    4018:	bf 91       	pop	r27
    401a:	af 91       	pop	r26
    401c:	9f 91       	pop	r25
    401e:	8f 91       	pop	r24
    4020:	7f 91       	pop	r23
    4022:	6f 91       	pop	r22
    4024:	5f 91       	pop	r21
    4026:	4f 91       	pop	r20
    4028:	3f 91       	pop	r19
    402a:	2f 91       	pop	r18
    402c:	0f 90       	pop	r0
    402e:	0f be       	out	0x3f, r0	; 63
    4030:	0f 90       	pop	r0
    4032:	1f 90       	pop	r1
    4034:	18 95       	reti

00004036 <__vector_36>:
 *
 * This function will handle interrupt on Timer Counter D5 overflow and
 * call the callback function.
 */
ISR(TCD5_OVF_vect)
{
    4036:	1f 92       	push	r1
    4038:	0f 92       	push	r0
    403a:	0f b6       	in	r0, 0x3f	; 63
    403c:	0f 92       	push	r0
    403e:	11 24       	eor	r1, r1
    4040:	2f 93       	push	r18
    4042:	3f 93       	push	r19
    4044:	4f 93       	push	r20
    4046:	5f 93       	push	r21
    4048:	6f 93       	push	r22
    404a:	7f 93       	push	r23
    404c:	8f 93       	push	r24
    404e:	9f 93       	push	r25
    4050:	af 93       	push	r26
    4052:	bf 93       	push	r27
    4054:	ef 93       	push	r30
    4056:	ff 93       	push	r31
	if (tc45_tcd5_ovf_callback) {
    4058:	e0 91 4e 21 	lds	r30, 0x214E
    405c:	f0 91 4f 21 	lds	r31, 0x214F
    4060:	30 97       	sbiw	r30, 0x00	; 0
    4062:	09 f0       	breq	.+2      	; 0x4066 <__vector_36+0x30>
		tc45_tcd5_ovf_callback();
    4064:	09 95       	icall
	}
}
    4066:	ff 91       	pop	r31
    4068:	ef 91       	pop	r30
    406a:	bf 91       	pop	r27
    406c:	af 91       	pop	r26
    406e:	9f 91       	pop	r25
    4070:	8f 91       	pop	r24
    4072:	7f 91       	pop	r23
    4074:	6f 91       	pop	r22
    4076:	5f 91       	pop	r21
    4078:	4f 91       	pop	r20
    407a:	3f 91       	pop	r19
    407c:	2f 91       	pop	r18
    407e:	0f 90       	pop	r0
    4080:	0f be       	out	0x3f, r0	; 63
    4082:	0f 90       	pop	r0
    4084:	1f 90       	pop	r1
    4086:	18 95       	reti

00004088 <__vector_37>:
 *
 * This function will handle interrupt on Timer Counter D5 error and
 * call the callback function.
 */
ISR(TCD5_ERR_vect)
{
    4088:	1f 92       	push	r1
    408a:	0f 92       	push	r0
    408c:	0f b6       	in	r0, 0x3f	; 63
    408e:	0f 92       	push	r0
    4090:	11 24       	eor	r1, r1
    4092:	2f 93       	push	r18
    4094:	3f 93       	push	r19
    4096:	4f 93       	push	r20
    4098:	5f 93       	push	r21
    409a:	6f 93       	push	r22
    409c:	7f 93       	push	r23
    409e:	8f 93       	push	r24
    40a0:	9f 93       	push	r25
    40a2:	af 93       	push	r26
    40a4:	bf 93       	push	r27
    40a6:	ef 93       	push	r30
    40a8:	ff 93       	push	r31
	if (tc45_tcd5_err_callback) {
    40aa:	e0 91 4c 21 	lds	r30, 0x214C
    40ae:	f0 91 4d 21 	lds	r31, 0x214D
    40b2:	30 97       	sbiw	r30, 0x00	; 0
    40b4:	09 f0       	breq	.+2      	; 0x40b8 <__vector_37+0x30>
		tc45_tcd5_err_callback();
    40b6:	09 95       	icall
	}
}
    40b8:	ff 91       	pop	r31
    40ba:	ef 91       	pop	r30
    40bc:	bf 91       	pop	r27
    40be:	af 91       	pop	r26
    40c0:	9f 91       	pop	r25
    40c2:	8f 91       	pop	r24
    40c4:	7f 91       	pop	r23
    40c6:	6f 91       	pop	r22
    40c8:	5f 91       	pop	r21
    40ca:	4f 91       	pop	r20
    40cc:	3f 91       	pop	r19
    40ce:	2f 91       	pop	r18
    40d0:	0f 90       	pop	r0
    40d2:	0f be       	out	0x3f, r0	; 63
    40d4:	0f 90       	pop	r0
    40d6:	1f 90       	pop	r1
    40d8:	18 95       	reti

000040da <__vector_38>:
 *
 * This function will handle interrupt on Timer Counter D5 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD5_CCA_vect)
{
    40da:	1f 92       	push	r1
    40dc:	0f 92       	push	r0
    40de:	0f b6       	in	r0, 0x3f	; 63
    40e0:	0f 92       	push	r0
    40e2:	11 24       	eor	r1, r1
    40e4:	2f 93       	push	r18
    40e6:	3f 93       	push	r19
    40e8:	4f 93       	push	r20
    40ea:	5f 93       	push	r21
    40ec:	6f 93       	push	r22
    40ee:	7f 93       	push	r23
    40f0:	8f 93       	push	r24
    40f2:	9f 93       	push	r25
    40f4:	af 93       	push	r26
    40f6:	bf 93       	push	r27
    40f8:	ef 93       	push	r30
    40fa:	ff 93       	push	r31
	if (tc45_tcd5_cca_callback) {
    40fc:	e0 91 4a 21 	lds	r30, 0x214A
    4100:	f0 91 4b 21 	lds	r31, 0x214B
    4104:	30 97       	sbiw	r30, 0x00	; 0
    4106:	09 f0       	breq	.+2      	; 0x410a <__vector_38+0x30>
		tc45_tcd5_cca_callback();
    4108:	09 95       	icall
	}
}
    410a:	ff 91       	pop	r31
    410c:	ef 91       	pop	r30
    410e:	bf 91       	pop	r27
    4110:	af 91       	pop	r26
    4112:	9f 91       	pop	r25
    4114:	8f 91       	pop	r24
    4116:	7f 91       	pop	r23
    4118:	6f 91       	pop	r22
    411a:	5f 91       	pop	r21
    411c:	4f 91       	pop	r20
    411e:	3f 91       	pop	r19
    4120:	2f 91       	pop	r18
    4122:	0f 90       	pop	r0
    4124:	0f be       	out	0x3f, r0	; 63
    4126:	0f 90       	pop	r0
    4128:	1f 90       	pop	r1
    412a:	18 95       	reti

0000412c <__vector_39>:
 *
 * This function will handle interrupt on Timer Counter D5 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD5_CCB_vect)
{
    412c:	1f 92       	push	r1
    412e:	0f 92       	push	r0
    4130:	0f b6       	in	r0, 0x3f	; 63
    4132:	0f 92       	push	r0
    4134:	11 24       	eor	r1, r1
    4136:	2f 93       	push	r18
    4138:	3f 93       	push	r19
    413a:	4f 93       	push	r20
    413c:	5f 93       	push	r21
    413e:	6f 93       	push	r22
    4140:	7f 93       	push	r23
    4142:	8f 93       	push	r24
    4144:	9f 93       	push	r25
    4146:	af 93       	push	r26
    4148:	bf 93       	push	r27
    414a:	ef 93       	push	r30
    414c:	ff 93       	push	r31
	if (tc45_tcd5_ccb_callback) {
    414e:	e0 91 48 21 	lds	r30, 0x2148
    4152:	f0 91 49 21 	lds	r31, 0x2149
    4156:	30 97       	sbiw	r30, 0x00	; 0
    4158:	09 f0       	breq	.+2      	; 0x415c <__vector_39+0x30>
		tc45_tcd5_ccb_callback();
    415a:	09 95       	icall
	}
}
    415c:	ff 91       	pop	r31
    415e:	ef 91       	pop	r30
    4160:	bf 91       	pop	r27
    4162:	af 91       	pop	r26
    4164:	9f 91       	pop	r25
    4166:	8f 91       	pop	r24
    4168:	7f 91       	pop	r23
    416a:	6f 91       	pop	r22
    416c:	5f 91       	pop	r21
    416e:	4f 91       	pop	r20
    4170:	3f 91       	pop	r19
    4172:	2f 91       	pop	r18
    4174:	0f 90       	pop	r0
    4176:	0f be       	out	0x3f, r0	; 63
    4178:	0f 90       	pop	r0
    417a:	1f 90       	pop	r1
    417c:	18 95       	reti

0000417e <tc45_enable>:
 *
 * \note
 * unmask TC45 clock (sysclk), but does not configure the TC45 clock source.
 */
void tc45_enable(volatile void *tc)
{
    417e:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    4180:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    4182:	f8 94       	cli
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC4
	if ((uintptr_t)tc == (uintptr_t)&TCC4) {
    4184:	28 2f       	mov	r18, r24
    4186:	39 2f       	mov	r19, r25
    4188:	21 15       	cp	r18, r1
    418a:	88 e0       	ldi	r24, 0x08	; 8
    418c:	38 07       	cpc	r19, r24
    418e:	39 f4       	brne	.+14     	; 0x419e <tc45_enable+0x20>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC4);
    4190:	61 e0       	ldi	r22, 0x01	; 1
    4192:	83 e0       	ldi	r24, 0x03	; 3
    4194:	eb db       	rcall	.-2090   	; 0x396c <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    4196:	64 e0       	ldi	r22, 0x04	; 4
    4198:	83 e0       	ldi	r24, 0x03	; 3
    419a:	e8 db       	rcall	.-2096   	; 0x396c <sysclk_enable_module>
    419c:	17 c0       	rjmp	.+46     	; 0x41cc <tc45_enable+0x4e>
	} else
#endif
#ifdef TCC5
	if ((uintptr_t)tc == (uintptr_t)&TCC5) {
    419e:	20 34       	cpi	r18, 0x40	; 64
    41a0:	88 e0       	ldi	r24, 0x08	; 8
    41a2:	38 07       	cpc	r19, r24
    41a4:	39 f4       	brne	.+14     	; 0x41b4 <tc45_enable+0x36>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC5);
    41a6:	62 e0       	ldi	r22, 0x02	; 2
    41a8:	83 e0       	ldi	r24, 0x03	; 3
    41aa:	e0 db       	rcall	.-2112   	; 0x396c <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    41ac:	64 e0       	ldi	r22, 0x04	; 4
    41ae:	83 e0       	ldi	r24, 0x03	; 3
    41b0:	dd db       	rcall	.-2118   	; 0x396c <sysclk_enable_module>
    41b2:	0c c0       	rjmp	.+24     	; 0x41cc <tc45_enable+0x4e>
	} else
#endif
#ifdef TCD5
	if ((uintptr_t)tc == (uintptr_t)&TCD5) {
    41b4:	20 34       	cpi	r18, 0x40	; 64
    41b6:	39 40       	sbci	r19, 0x09	; 9
    41b8:	39 f4       	brne	.+14     	; 0x41c8 <tc45_enable+0x4a>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
    41ba:	62 e0       	ldi	r22, 0x02	; 2
    41bc:	84 e0       	ldi	r24, 0x04	; 4
    41be:	d6 db       	rcall	.-2132   	; 0x396c <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    41c0:	64 e0       	ldi	r22, 0x04	; 4
    41c2:	84 e0       	ldi	r24, 0x04	; 4
    41c4:	d3 db       	rcall	.-2138   	; 0x396c <sysclk_enable_module>
    41c6:	02 c0       	rjmp	.+4      	; 0x41cc <tc45_enable+0x4e>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    41c8:	cf bf       	out	0x3f, r28	; 63
    41ca:	09 c0       	rjmp	.+18     	; 0x41de <tc45_enable+0x60>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    41cc:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    41ce:	f8 94       	cli
	Assert(sleepmgr_locks[mode] < 0xff);

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    41d0:	e9 ea       	ldi	r30, 0xA9	; 169
    41d2:	fa e2       	ldi	r31, 0x2A	; 42
    41d4:	81 81       	ldd	r24, Z+1	; 0x01
    41d6:	8f 5f       	subi	r24, 0xFF	; 255
    41d8:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    41da:	9f bf       	out	0x3f, r25	; 63
    41dc:	cf bf       	out	0x3f, r28	; 63
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    41de:	cf 91       	pop	r28
    41e0:	08 95       	ret

000041e2 <tc45_disable>:
 *
 * \note
 * mask TC45 clock (sysclk).
 */
void tc45_disable(volatile void *tc)
{
    41e2:	cf 93       	push	r28

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    41e4:	cf b7       	in	r28, 0x3f	; 63
	cpu_irq_disable();
    41e6:	f8 94       	cli

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    41e8:	3f b7       	in	r19, 0x3f	; 63
	cpu_irq_disable();
    41ea:	f8 94       	cli
	Assert(sleepmgr_locks[mode]);

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    41ec:	e9 ea       	ldi	r30, 0xA9	; 169
    41ee:	fa e2       	ldi	r31, 0x2A	; 42
    41f0:	21 81       	ldd	r18, Z+1	; 0x01
    41f2:	21 50       	subi	r18, 0x01	; 1
    41f4:	21 83       	std	Z+1, r18	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    41f6:	3f bf       	out	0x3f, r19	; 63
	irqflags_t iflags = cpu_irq_save();

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);

#ifdef TCC4
	if ((uintptr_t)tc == (uintptr_t)&TCC4) {
    41f8:	28 2f       	mov	r18, r24
    41fa:	39 2f       	mov	r19, r25
    41fc:	21 15       	cp	r18, r1
    41fe:	88 e0       	ldi	r24, 0x08	; 8
    4200:	38 07       	cpc	r19, r24
    4202:	39 f4       	brne	.+14     	; 0x4212 <tc45_disable+0x30>
		sysclk_disable_module(SYSCLK_PORT_C, SYSCLK_TC4);
    4204:	61 e0       	ldi	r22, 0x01	; 1
    4206:	83 e0       	ldi	r24, 0x03	; 3
    4208:	bd db       	rcall	.-2182   	; 0x3984 <sysclk_disable_module>
		sysclk_disable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    420a:	64 e0       	ldi	r22, 0x04	; 4
    420c:	83 e0       	ldi	r24, 0x03	; 3
    420e:	ba db       	rcall	.-2188   	; 0x3984 <sysclk_disable_module>
    4210:	17 c0       	rjmp	.+46     	; 0x4240 <tc45_disable+0x5e>
	} else
#endif
#ifdef TCC5
	if ((uintptr_t)tc == (uintptr_t)&TCC5) {
    4212:	20 34       	cpi	r18, 0x40	; 64
    4214:	88 e0       	ldi	r24, 0x08	; 8
    4216:	38 07       	cpc	r19, r24
    4218:	39 f4       	brne	.+14     	; 0x4228 <tc45_disable+0x46>
		sysclk_disable_module(SYSCLK_PORT_C, SYSCLK_TC5);
    421a:	62 e0       	ldi	r22, 0x02	; 2
    421c:	83 e0       	ldi	r24, 0x03	; 3
    421e:	b2 db       	rcall	.-2204   	; 0x3984 <sysclk_disable_module>
		sysclk_disable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    4220:	64 e0       	ldi	r22, 0x04	; 4
    4222:	83 e0       	ldi	r24, 0x03	; 3
    4224:	af db       	rcall	.-2210   	; 0x3984 <sysclk_disable_module>
    4226:	0c c0       	rjmp	.+24     	; 0x4240 <tc45_disable+0x5e>
	} else
#endif
#ifdef TCD5
	if ((uintptr_t)tc == (uintptr_t)&TCD5) {
    4228:	20 34       	cpi	r18, 0x40	; 64
    422a:	39 40       	sbci	r19, 0x09	; 9
    422c:	39 f4       	brne	.+14     	; 0x423c <tc45_disable+0x5a>
		sysclk_disable_module(SYSCLK_PORT_D, SYSCLK_TC4);
    422e:	61 e0       	ldi	r22, 0x01	; 1
    4230:	84 e0       	ldi	r24, 0x04	; 4
    4232:	a8 db       	rcall	.-2224   	; 0x3984 <sysclk_disable_module>
		sysclk_disable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    4234:	64 e0       	ldi	r22, 0x04	; 4
    4236:	84 e0       	ldi	r24, 0x04	; 4
    4238:	a5 db       	rcall	.-2230   	; 0x3984 <sysclk_disable_module>
    423a:	02 c0       	rjmp	.+4      	; 0x4240 <tc45_disable+0x5e>
    423c:	cf bf       	out	0x3f, r28	; 63
    423e:	01 c0       	rjmp	.+2      	; 0x4242 <tc45_disable+0x60>
    4240:	cf bf       	out	0x3f, r28	; 63
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    4242:	cf 91       	pop	r28
    4244:	08 95       	ret

00004246 <tc45_set_overflow_interrupt_callback>:
 */
void tc45_set_overflow_interrupt_callback(volatile void *tc,
		tc45_callback_t callback)
{
#ifdef TCC4
	if ((uintptr_t)tc == (uintptr_t)&TCC4) {
    4246:	81 15       	cp	r24, r1
    4248:	28 e0       	ldi	r18, 0x08	; 8
    424a:	92 07       	cpc	r25, r18
    424c:	29 f4       	brne	.+10     	; 0x4258 <tc45_set_overflow_interrupt_callback+0x12>
		tc45_tcc4_ovf_callback = callback;
    424e:	60 93 62 21 	sts	0x2162, r22
    4252:	70 93 63 21 	sts	0x2163, r23
    4256:	08 95       	ret
	} else
#endif
#ifdef TCC5
	if ((uintptr_t)tc == (uintptr_t)&TCC5) {
    4258:	80 34       	cpi	r24, 0x40	; 64
    425a:	28 e0       	ldi	r18, 0x08	; 8
    425c:	92 07       	cpc	r25, r18
    425e:	29 f4       	brne	.+10     	; 0x426a <tc45_set_overflow_interrupt_callback+0x24>
		tc45_tcc5_ovf_callback = callback;
    4260:	60 93 56 21 	sts	0x2156, r22
    4264:	70 93 57 21 	sts	0x2157, r23
    4268:	08 95       	ret
	} else
#endif
#ifdef TCD5
	if ((uintptr_t)tc == (uintptr_t)&TCD5) {
    426a:	80 34       	cpi	r24, 0x40	; 64
    426c:	99 40       	sbci	r25, 0x09	; 9
    426e:	21 f4       	brne	.+8      	; 0x4278 <tc45_set_overflow_interrupt_callback+0x32>
		tc45_tcd5_ovf_callback = callback;
    4270:	60 93 4e 21 	sts	0x214E, r22
    4274:	70 93 4f 21 	sts	0x214F, r23
    4278:	08 95       	ret

0000427a <__vector_11>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    427a:	1f 92       	push	r1
    427c:	0f 92       	push	r0
    427e:	0f b6       	in	r0, 0x3f	; 63
    4280:	0f 92       	push	r0
    4282:	11 24       	eor	r1, r1
    4284:	2f 93       	push	r18
    4286:	3f 93       	push	r19
    4288:	4f 93       	push	r20
    428a:	5f 93       	push	r21
    428c:	6f 93       	push	r22
    428e:	7f 93       	push	r23
    4290:	8f 93       	push	r24
    4292:	9f 93       	push	r25
    4294:	af 93       	push	r26
    4296:	bf 93       	push	r27
    4298:	cf 93       	push	r28
    429a:	df 93       	push	r29
    429c:	ef 93       	push	r30
    429e:	ff 93       	push	r31
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    42a0:	e0 91 64 21 	lds	r30, 0x2164
    42a4:	f0 91 65 21 	lds	r31, 0x2165
    42a8:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    42aa:	83 ff       	sbrs	r24, 3
    42ac:	08 c0       	rjmp	.+16     	; 0x42be <__vector_11+0x44>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    42ae:	88 60       	ori	r24, 0x08	; 8
    42b0:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    42b2:	83 e0       	ldi	r24, 0x03	; 3
    42b4:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    42b6:	86 ef       	ldi	r24, 0xF6	; 246
    42b8:	80 93 6e 21 	sts	0x216E, r24
    42bc:	95 c0       	rjmp	.+298    	; 0x43e8 <__vector_11+0x16e>
    42be:	98 2f       	mov	r25, r24
    42c0:	94 71       	andi	r25, 0x14	; 20

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    42c2:	31 f0       	breq	.+12     	; 0x42d0 <__vector_11+0x56>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    42c4:	83 e0       	ldi	r24, 0x03	; 3
    42c6:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    42c8:	8f ef       	ldi	r24, 0xFF	; 255
    42ca:	80 93 6e 21 	sts	0x216E, r24
    42ce:	8c c0       	rjmp	.+280    	; 0x43e8 <__vector_11+0x16e>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    42d0:	86 ff       	sbrs	r24, 6
    42d2:	43 c0       	rjmp	.+134    	; 0x435a <__vector_11+0xe0>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    42d4:	c4 e6       	ldi	r28, 0x64	; 100
    42d6:	d1 e2       	ldi	r29, 0x21	; 33
    42d8:	aa 81       	ldd	r26, Y+2	; 0x02
    42da:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    42dc:	8c 81       	ldd	r24, Y+4	; 0x04
    42de:	9d 81       	ldd	r25, Y+5	; 0x05
    42e0:	14 96       	adiw	r26, 0x04	; 4
    42e2:	2d 91       	ld	r18, X+
    42e4:	3c 91       	ld	r19, X
    42e6:	15 97       	sbiw	r26, 0x05	; 5
    42e8:	82 17       	cp	r24, r18
    42ea:	93 07       	cpc	r25, r19
    42ec:	6c f4       	brge	.+26     	; 0x4308 <__vector_11+0x8e>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    42ee:	9c 01       	movw	r18, r24
    42f0:	2f 5f       	subi	r18, 0xFF	; 255
    42f2:	3f 4f       	sbci	r19, 0xFF	; 255
    42f4:	20 93 68 21 	sts	0x2168, r18
    42f8:	30 93 69 21 	sts	0x2169, r19
    42fc:	a8 0f       	add	r26, r24
    42fe:	b9 1f       	adc	r27, r25
    4300:	11 96       	adiw	r26, 0x01	; 1
    4302:	8c 91       	ld	r24, X
    4304:	87 83       	std	Z+7, r24	; 0x07
    4306:	70 c0       	rjmp	.+224    	; 0x43e8 <__vector_11+0x16e>

	} else if (transfer.data_count < pkg->length) {
    4308:	80 91 6a 21 	lds	r24, 0x216A
    430c:	90 91 6b 21 	lds	r25, 0x216B
    4310:	18 96       	adiw	r26, 0x08	; 8
    4312:	2d 91       	ld	r18, X+
    4314:	3c 91       	ld	r19, X
    4316:	19 97       	sbiw	r26, 0x09	; 9
    4318:	82 17       	cp	r24, r18
    431a:	93 07       	cpc	r25, r19
    431c:	c8 f4       	brcc	.+50     	; 0x4350 <__vector_11+0xd6>

		if (transfer.read) {
    431e:	20 91 6c 21 	lds	r18, 0x216C
    4322:	22 23       	and	r18, r18
    4324:	21 f0       	breq	.+8      	; 0x432e <__vector_11+0xb4>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    4326:	86 81       	ldd	r24, Z+6	; 0x06
    4328:	81 60       	ori	r24, 0x01	; 1
    432a:	86 83       	std	Z+6, r24	; 0x06
    432c:	5d c0       	rjmp	.+186    	; 0x43e8 <__vector_11+0x16e>

		} else {
			const uint8_t * const data = pkg->buffer;
    432e:	16 96       	adiw	r26, 0x06	; 6
    4330:	2d 91       	ld	r18, X+
    4332:	3c 91       	ld	r19, X
    4334:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    4336:	ac 01       	movw	r20, r24
    4338:	4f 5f       	subi	r20, 0xFF	; 255
    433a:	5f 4f       	sbci	r21, 0xFF	; 255
    433c:	40 93 6a 21 	sts	0x216A, r20
    4340:	50 93 6b 21 	sts	0x216B, r21
    4344:	d9 01       	movw	r26, r18
    4346:	a8 0f       	add	r26, r24
    4348:	b9 1f       	adc	r27, r25
    434a:	8c 91       	ld	r24, X
    434c:	87 83       	std	Z+7, r24	; 0x07
    434e:	4c c0       	rjmp	.+152    	; 0x43e8 <__vector_11+0x16e>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    4350:	83 e0       	ldi	r24, 0x03	; 3
    4352:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    4354:	10 92 6e 21 	sts	0x216E, r1
    4358:	47 c0       	rjmp	.+142    	; 0x43e8 <__vector_11+0x16e>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    435a:	88 23       	and	r24, r24
    435c:	0c f0       	brlt	.+2      	; 0x4360 <__vector_11+0xe6>
    435e:	41 c0       	rjmp	.+130    	; 0x43e2 <__vector_11+0x168>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    4360:	c4 e6       	ldi	r28, 0x64	; 100
    4362:	d1 e2       	ldi	r29, 0x21	; 33
    4364:	aa 81       	ldd	r26, Y+2	; 0x02
    4366:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.data_count < pkg->length) {
    4368:	8e 81       	ldd	r24, Y+6	; 0x06
    436a:	9f 81       	ldd	r25, Y+7	; 0x07
    436c:	18 96       	adiw	r26, 0x08	; 8
    436e:	2d 91       	ld	r18, X+
    4370:	3c 91       	ld	r19, X
    4372:	19 97       	sbiw	r26, 0x09	; 9
    4374:	82 17       	cp	r24, r18
    4376:	93 07       	cpc	r25, r19
    4378:	70 f5       	brcc	.+92     	; 0x43d6 <__vector_11+0x15c>

		uint8_t * const data = pkg->buffer;
    437a:	16 96       	adiw	r26, 0x06	; 6
    437c:	6d 91       	ld	r22, X+
    437e:	7c 91       	ld	r23, X
    4380:	17 97       	sbiw	r26, 0x07	; 7
		data[transfer.data_count++] = bus->MASTER.DATA;
    4382:	9c 01       	movw	r18, r24
    4384:	2f 5f       	subi	r18, 0xFF	; 255
    4386:	3f 4f       	sbci	r19, 0xFF	; 255
    4388:	20 93 6a 21 	sts	0x216A, r18
    438c:	30 93 6b 21 	sts	0x216B, r19
    4390:	47 81       	ldd	r20, Z+7	; 0x07
    4392:	86 0f       	add	r24, r22
    4394:	97 1f       	adc	r25, r23
    4396:	ec 01       	movw	r28, r24
    4398:	48 83       	st	Y, r20
	
		//The first byte read from the slave defined the number of data to read		
		if (pkg->length != (data[0]+1))
    439a:	eb 01       	movw	r28, r22
    439c:	88 81       	ld	r24, Y
    439e:	90 e0       	ldi	r25, 0x00	; 0
    43a0:	01 96       	adiw	r24, 0x01	; 1
    43a2:	18 96       	adiw	r26, 0x08	; 8
    43a4:	4d 91       	ld	r20, X+
    43a6:	5c 91       	ld	r21, X
    43a8:	19 97       	sbiw	r26, 0x09	; 9
    43aa:	48 17       	cp	r20, r24
    43ac:	59 07       	cpc	r21, r25
    43ae:	21 f0       	breq	.+8      	; 0x43b8 <__vector_11+0x13e>
		{
			pkg->length = data[0]+1;
    43b0:	18 96       	adiw	r26, 0x08	; 8
    43b2:	8d 93       	st	X+, r24
    43b4:	9c 93       	st	X, r25
    43b6:	19 97       	sbiw	r26, 0x09	; 9
		}

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    43b8:	18 96       	adiw	r26, 0x08	; 8
    43ba:	8d 91       	ld	r24, X+
    43bc:	9c 91       	ld	r25, X
    43be:	19 97       	sbiw	r26, 0x09	; 9
    43c0:	28 17       	cp	r18, r24
    43c2:	39 07       	cpc	r19, r25
    43c4:	18 f4       	brcc	.+6      	; 0x43cc <__vector_11+0x152>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    43c6:	82 e0       	ldi	r24, 0x02	; 2
    43c8:	83 83       	std	Z+3, r24	; 0x03
    43ca:	0e c0       	rjmp	.+28     	; 0x43e8 <__vector_11+0x16e>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    43cc:	87 e0       	ldi	r24, 0x07	; 7
    43ce:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    43d0:	10 92 6e 21 	sts	0x216E, r1
    43d4:	09 c0       	rjmp	.+18     	; 0x43e8 <__vector_11+0x16e>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    43d6:	83 e0       	ldi	r24, 0x03	; 3
    43d8:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    43da:	89 ef       	ldi	r24, 0xF9	; 249
    43dc:	80 93 6e 21 	sts	0x216E, r24
    43e0:	03 c0       	rjmp	.+6      	; 0x43e8 <__vector_11+0x16e>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    43e2:	8b ef       	ldi	r24, 0xFB	; 251
    43e4:	80 93 6e 21 	sts	0x216E, r24
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    43e8:	ff 91       	pop	r31
    43ea:	ef 91       	pop	r30
    43ec:	df 91       	pop	r29
    43ee:	cf 91       	pop	r28
    43f0:	bf 91       	pop	r27
    43f2:	af 91       	pop	r26
    43f4:	9f 91       	pop	r25
    43f6:	8f 91       	pop	r24
    43f8:	7f 91       	pop	r23
    43fa:	6f 91       	pop	r22
    43fc:	5f 91       	pop	r21
    43fe:	4f 91       	pop	r20
    4400:	3f 91       	pop	r19
    4402:	2f 91       	pop	r18
    4404:	0f 90       	pop	r0
    4406:	0f be       	out	0x3f, r0	; 63
    4408:	0f 90       	pop	r0
    440a:	1f 90       	pop	r1
    440c:	18 95       	reti

0000440e <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    440e:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    4410:	db 01       	movw	r26, r22
    4412:	14 96       	adiw	r26, 0x04	; 4
    4414:	8c 91       	ld	r24, X
    4416:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    4418:	88 eb       	ldi	r24, 0xB8	; 184
    441a:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    441c:	81 e0       	ldi	r24, 0x01	; 1
    441e:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    4420:	e4 e6       	ldi	r30, 0x64	; 100
    4422:	f1 e2       	ldi	r31, 0x21	; 33
    4424:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    4426:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    4428:	e0 ea       	ldi	r30, 0xA0	; 160
    442a:	f0 e0       	ldi	r31, 0x00	; 0
    442c:	82 81       	ldd	r24, Z+2	; 0x02
    442e:	82 60       	ori	r24, 0x02	; 2
    4430:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    4432:	78 94       	sei

	return STATUS_OK;
}
    4434:	80 e0       	ldi	r24, 0x00	; 0
    4436:	08 95       	ret

00004438 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    4438:	dc 01       	movw	r26, r24
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    443a:	89 2b       	or	r24, r25
    443c:	09 f4       	brne	.+2      	; 0x4440 <twi_master_transfer+0x8>
    443e:	49 c0       	rjmp	.+146    	; 0x44d2 <twi_master_transfer+0x9a>
    4440:	61 15       	cp	r22, r1
    4442:	71 05       	cpc	r23, r1
    4444:	09 f4       	brne	.+2      	; 0x4448 <twi_master_transfer+0x10>
    4446:	47 c0       	rjmp	.+142    	; 0x44d6 <twi_master_transfer+0x9e>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    4448:	fb 01       	movw	r30, r22
    444a:	92 85       	ldd	r25, Z+10	; 0x0a
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	int count=0;
	while (transfer.locked) {
    444c:	80 91 6d 21 	lds	r24, 0x216D
    4450:	88 23       	and	r24, r24
    4452:	19 f0       	breq	.+6      	; 0x445a <twi_master_transfer+0x22>

		if (no_wait) { return ERR_BUSY; }
    4454:	99 23       	and	r25, r25
    4456:	f1 f3       	breq	.-4      	; 0x4454 <twi_master_transfer+0x1c>
    4458:	40 c0       	rjmp	.+128    	; 0x44da <twi_master_transfer+0xa2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    445a:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    445c:	f8 94       	cli
		#endif
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    445e:	e4 e6       	ldi	r30, 0x64	; 100
    4460:	f1 e2       	ldi	r31, 0x21	; 33
    4462:	91 e0       	ldi	r25, 0x01	; 1
    4464:	91 87       	std	Z+9, r25	; 0x09
	transfer.status = OPERATION_IN_PROGRESS;
    4466:	90 e8       	ldi	r25, 0x80	; 128
    4468:	92 87       	std	Z+10, r25	; 0x0a
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    446a:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    446c:	a0 83       	st	Z, r26
    446e:	b1 83       	std	Z+1, r27	; 0x01
		transfer.pkg         = (twi_package_t *) package;
    4470:	62 83       	std	Z+2, r22	; 0x02
    4472:	73 83       	std	Z+3, r23	; 0x03
		transfer.addr_count  = 0;
    4474:	14 82       	std	Z+4, r1	; 0x04
    4476:	15 82       	std	Z+5, r1	; 0x05
		transfer.data_count  = 0;
    4478:	16 82       	std	Z+6, r1	; 0x06
    447a:	17 82       	std	Z+7, r1	; 0x07
		transfer.read        = read;
    447c:	40 87       	std	Z+8, r20	; 0x08

		uint8_t const chip = (package->chip) << 1;
    447e:	fb 01       	movw	r30, r22
    4480:	80 81       	ld	r24, Z
    4482:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    4484:	24 81       	ldd	r18, Z+4	; 0x04
    4486:	35 81       	ldd	r19, Z+5	; 0x05
    4488:	23 2b       	or	r18, r19
    448a:	11 f4       	brne	.+4      	; 0x4490 <twi_master_transfer+0x58>
    448c:	41 11       	cpse	r20, r1
    448e:	03 c0       	rjmp	.+6      	; 0x4496 <twi_master_transfer+0x5e>
			transfer.bus->MASTER.ADDR = chip;
    4490:	16 96       	adiw	r26, 0x06	; 6
    4492:	8c 93       	st	X, r24
    4494:	03 c0       	rjmp	.+6      	; 0x449c <twi_master_transfer+0x64>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    4496:	81 60       	ori	r24, 0x01	; 1
    4498:	16 96       	adiw	r26, 0x06	; 6
    449a:	8c 93       	st	X, r24
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	int count=0;
	while (OPERATION_IN_PROGRESS == transfer.status) {
    449c:	e4 e6       	ldi	r30, 0x64	; 100
    449e:	f1 e2       	ldi	r31, 0x21	; 33
    44a0:	82 85       	ldd	r24, Z+10	; 0x0a
    44a2:	80 38       	cpi	r24, 0x80	; 128
    44a4:	e9 f3       	breq	.-6      	; 0x44a0 <twi_master_transfer+0x68>
			return ERR_BUSY;
		#endif
	};
	
	count=0;
	while (! twim_idle(transfer.bus)) { 
    44a6:	e0 91 64 21 	lds	r30, 0x2164
    44aa:	f0 91 65 21 	lds	r31, 0x2165
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    44ae:	84 81       	ldd	r24, Z+4	; 0x04
    44b0:	83 70       	andi	r24, 0x03	; 3
			return ERR_BUSY;
		#endif
	};
	
	count=0;
	while (! twim_idle(transfer.bus)) { 
    44b2:	81 30       	cpi	r24, 0x01	; 1
    44b4:	49 f0       	breq	.+18     	; 0x44c8 <twi_master_transfer+0x90>
    44b6:	a4 e6       	ldi	r26, 0x64	; 100
    44b8:	b1 e2       	ldi	r27, 0x21	; 33
    44ba:	ed 91       	ld	r30, X+
    44bc:	fc 91       	ld	r31, X
    44be:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    44c0:	84 81       	ldd	r24, Z+4	; 0x04
    44c2:	83 70       	andi	r24, 0x03	; 3
			return ERR_BUSY;
		#endif
	};
	
	count=0;
	while (! twim_idle(transfer.bus)) { 
    44c4:	81 30       	cpi	r24, 0x01	; 1
    44c6:	c9 f7       	brne	.-14     	; 0x44ba <twi_master_transfer+0x82>
			if(count++>10000)
			return ERR_BUSY;
		#endif
	}

	status_code_t const status = transfer.status;
    44c8:	e4 e6       	ldi	r30, 0x64	; 100
    44ca:	f1 e2       	ldi	r31, 0x21	; 33
    44cc:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    44ce:	11 86       	std	Z+9, r1	; 0x09
    44d0:	08 95       	ret
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    44d2:	88 ef       	ldi	r24, 0xF8	; 248
    44d4:	08 95       	ret
    44d6:	88 ef       	ldi	r24, 0xF8	; 248
    44d8:	08 95       	ret
static inline status_code_t twim_acquire(bool no_wait)
{
	int count=0;
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    44da:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    44dc:	08 95       	ret

000044de <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    44de:	fc 01       	movw	r30, r24
    44e0:	22 e1       	ldi	r18, 0x12	; 18
    44e2:	37 e2       	ldi	r19, 0x27	; 39
    44e4:	03 c0       	rjmp	.+6      	; 0x44ec <usart_putchar+0xe>
    44e6:	21 50       	subi	r18, 0x01	; 1
    44e8:	31 09       	sbc	r19, r1
    44ea:	19 f0       	breq	.+6      	; 0x44f2 <usart_putchar+0x14>
    44ec:	91 81       	ldd	r25, Z+1	; 0x01
    44ee:	95 ff       	sbrs	r25, 5
    44f0:	fa cf       	rjmp	.-12     	; 0x44e6 <usart_putchar+0x8>
    44f2:	60 83       	st	Z, r22
    44f4:	80 e0       	ldi	r24, 0x00	; 0
    44f6:	90 e0       	ldi	r25, 0x00	; 0
    44f8:	08 95       	ret

000044fa <usart_getchar>:
    44fa:	fc 01       	movw	r30, r24
    44fc:	22 e1       	ldi	r18, 0x12	; 18
    44fe:	37 e2       	ldi	r19, 0x27	; 39
    4500:	03 c0       	rjmp	.+6      	; 0x4508 <usart_getchar+0xe>
    4502:	21 50       	subi	r18, 0x01	; 1
    4504:	31 09       	sbc	r19, r1
    4506:	19 f0       	breq	.+6      	; 0x450e <usart_getchar+0x14>
    4508:	91 81       	ldd	r25, Z+1	; 0x01
    450a:	99 23       	and	r25, r25
    450c:	d4 f7       	brge	.-12     	; 0x4502 <usart_getchar+0x8>
    450e:	80 81       	ld	r24, Z
    4510:	08 95       	ret

00004512 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    4512:	2f 92       	push	r2
    4514:	3f 92       	push	r3
    4516:	4f 92       	push	r4
    4518:	5f 92       	push	r5
    451a:	6f 92       	push	r6
    451c:	7f 92       	push	r7
    451e:	8f 92       	push	r8
    4520:	9f 92       	push	r9
    4522:	af 92       	push	r10
    4524:	bf 92       	push	r11
    4526:	cf 92       	push	r12
    4528:	df 92       	push	r13
    452a:	ef 92       	push	r14
    452c:	ff 92       	push	r15
    452e:	0f 93       	push	r16
    4530:	1f 93       	push	r17
    4532:	cf 93       	push	r28
    4534:	1c 01       	movw	r2, r24
    4536:	2a 01       	movw	r4, r20
    4538:	3b 01       	movw	r6, r22
    453a:	48 01       	movw	r8, r16
    453c:	59 01       	movw	r10, r18

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    453e:	d9 01       	movw	r26, r18
    4540:	c8 01       	movw	r24, r16
    4542:	68 94       	set
    4544:	12 f8       	bld	r1, 2
    4546:	b6 95       	lsr	r27
    4548:	a7 95       	ror	r26
    454a:	97 95       	ror	r25
    454c:	87 95       	ror	r24
    454e:	16 94       	lsr	r1
    4550:	d1 f7       	brne	.-12     	; 0x4546 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    4552:	b9 01       	movw	r22, r18
    4554:	a8 01       	movw	r20, r16
    4556:	03 2e       	mov	r0, r19
    4558:	36 e1       	ldi	r19, 0x16	; 22
    455a:	76 95       	lsr	r23
    455c:	67 95       	ror	r22
    455e:	57 95       	ror	r21
    4560:	47 95       	ror	r20
    4562:	3a 95       	dec	r19
    4564:	d1 f7       	brne	.-12     	; 0x455a <usart_set_baudrate+0x48>
    4566:	30 2d       	mov	r19, r0

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    4568:	f1 01       	movw	r30, r2
    456a:	23 81       	ldd	r18, Z+3	; 0x03
    456c:	22 fd       	sbrc	r18, 2
    456e:	08 c0       	rjmp	.+16     	; 0x4580 <usart_set_baudrate+0x6e>
		max_rate /= 2;
    4570:	b6 95       	lsr	r27
    4572:	a7 95       	ror	r26
    4574:	97 95       	ror	r25
    4576:	87 95       	ror	r24
		min_rate /= 2;
    4578:	76 95       	lsr	r23
    457a:	67 95       	ror	r22
    457c:	57 95       	ror	r21
    457e:	47 95       	ror	r20
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    4580:	84 15       	cp	r24, r4
    4582:	95 05       	cpc	r25, r5
    4584:	a6 05       	cpc	r26, r6
    4586:	b7 05       	cpc	r27, r7
    4588:	08 f4       	brcc	.+2      	; 0x458c <usart_set_baudrate+0x7a>
    458a:	aa c0       	rjmp	.+340    	; 0x46e0 <usart_set_baudrate+0x1ce>
    458c:	44 16       	cp	r4, r20
    458e:	55 06       	cpc	r5, r21
    4590:	66 06       	cpc	r6, r22
    4592:	77 06       	cpc	r7, r23
    4594:	08 f4       	brcc	.+2      	; 0x4598 <usart_set_baudrate+0x86>
    4596:	a6 c0       	rjmp	.+332    	; 0x46e4 <usart_set_baudrate+0x1d2>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    4598:	f1 01       	movw	r30, r2
    459a:	83 81       	ldd	r24, Z+3	; 0x03
    459c:	82 fd       	sbrc	r24, 2
    459e:	04 c0       	rjmp	.+8      	; 0x45a8 <usart_set_baudrate+0x96>
		baud *= 2;
    45a0:	44 0c       	add	r4, r4
    45a2:	55 1c       	adc	r5, r5
    45a4:	66 1c       	adc	r6, r6
    45a6:	77 1c       	adc	r7, r7
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    45a8:	c5 01       	movw	r24, r10
    45aa:	b4 01       	movw	r22, r8
    45ac:	a3 01       	movw	r20, r6
    45ae:	92 01       	movw	r18, r4
    45b0:	a4 d3       	rcall	.+1864   	; 0x4cfa <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    45b2:	2f 3f       	cpi	r18, 0xFF	; 255
    45b4:	31 05       	cpc	r19, r1
    45b6:	41 05       	cpc	r20, r1
    45b8:	51 05       	cpc	r21, r1
    45ba:	08 f4       	brcc	.+2      	; 0x45be <usart_set_baudrate+0xac>
    45bc:	95 c0       	rjmp	.+298    	; 0x46e8 <usart_set_baudrate+0x1d6>
    45be:	c1 2c       	mov	r12, r1
    45c0:	d1 2c       	mov	r13, r1
    45c2:	76 01       	movw	r14, r12
    45c4:	ca 94       	dec	r12
    45c6:	c9 ef       	ldi	r28, 0xF9	; 249
    45c8:	05 c0       	rjmp	.+10     	; 0x45d4 <usart_set_baudrate+0xc2>
    45ca:	2c 15       	cp	r18, r12
    45cc:	3d 05       	cpc	r19, r13
    45ce:	4e 05       	cpc	r20, r14
    45d0:	5f 05       	cpc	r21, r15
    45d2:	68 f0       	brcs	.+26     	; 0x45ee <usart_set_baudrate+0xdc>
			break;
		}

		limit <<= 1;
    45d4:	cc 0c       	add	r12, r12
    45d6:	dd 1c       	adc	r13, r13
    45d8:	ee 1c       	adc	r14, r14
    45da:	ff 1c       	adc	r15, r15

		if (exp < -3) {
    45dc:	cd 3f       	cpi	r28, 0xFD	; 253
    45de:	14 f4       	brge	.+4      	; 0x45e4 <usart_set_baudrate+0xd2>
			limit |= 1;
    45e0:	68 94       	set
    45e2:	c0 f8       	bld	r12, 0
    45e4:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    45e6:	c7 30       	cpi	r28, 0x07	; 7
    45e8:	81 f7       	brne	.-32     	; 0x45ca <usart_set_baudrate+0xb8>
    45ea:	8c 2f       	mov	r24, r28
    45ec:	54 c0       	rjmp	.+168    	; 0x4696 <usart_set_baudrate+0x184>
    45ee:	8c 2f       	mov	r24, r28
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    45f0:	cc 23       	and	r28, r28
    45f2:	0c f0       	brlt	.+2      	; 0x45f6 <usart_set_baudrate+0xe4>
    45f4:	50 c0       	rjmp	.+160    	; 0x4696 <usart_set_baudrate+0x184>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    45f6:	d3 01       	movw	r26, r6
    45f8:	c2 01       	movw	r24, r4
    45fa:	88 0f       	add	r24, r24
    45fc:	99 1f       	adc	r25, r25
    45fe:	aa 1f       	adc	r26, r26
    4600:	bb 1f       	adc	r27, r27
    4602:	88 0f       	add	r24, r24
    4604:	99 1f       	adc	r25, r25
    4606:	aa 1f       	adc	r26, r26
    4608:	bb 1f       	adc	r27, r27
    460a:	88 0f       	add	r24, r24
    460c:	99 1f       	adc	r25, r25
    460e:	aa 1f       	adc	r26, r26
    4610:	bb 1f       	adc	r27, r27
    4612:	85 01       	movw	r16, r10
    4614:	74 01       	movw	r14, r8
    4616:	e8 1a       	sub	r14, r24
    4618:	f9 0a       	sbc	r15, r25
    461a:	0a 0b       	sbc	r16, r26
    461c:	1b 0b       	sbc	r17, r27
    461e:	d8 01       	movw	r26, r16
    4620:	c7 01       	movw	r24, r14
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    4622:	ce 3f       	cpi	r28, 0xFE	; 254
    4624:	ec f4       	brge	.+58     	; 0x4660 <usart_set_baudrate+0x14e>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    4626:	2d ef       	ldi	r18, 0xFD	; 253
    4628:	3f ef       	ldi	r19, 0xFF	; 255
    462a:	2c 1b       	sub	r18, r28
    462c:	31 09       	sbc	r19, r1
    462e:	c7 fd       	sbrc	r28, 7
    4630:	33 95       	inc	r19
    4632:	04 c0       	rjmp	.+8      	; 0x463c <usart_set_baudrate+0x12a>
    4634:	88 0f       	add	r24, r24
    4636:	99 1f       	adc	r25, r25
    4638:	aa 1f       	adc	r26, r26
    463a:	bb 1f       	adc	r27, r27
    463c:	2a 95       	dec	r18
    463e:	d2 f7       	brpl	.-12     	; 0x4634 <usart_set_baudrate+0x122>
    4640:	73 01       	movw	r14, r6
    4642:	62 01       	movw	r12, r4
    4644:	f6 94       	lsr	r15
    4646:	e7 94       	ror	r14
    4648:	d7 94       	ror	r13
    464a:	c7 94       	ror	r12
    464c:	bc 01       	movw	r22, r24
    464e:	cd 01       	movw	r24, r26
    4650:	6c 0d       	add	r22, r12
    4652:	7d 1d       	adc	r23, r13
    4654:	8e 1d       	adc	r24, r14
    4656:	9f 1d       	adc	r25, r15
    4658:	a3 01       	movw	r20, r6
    465a:	92 01       	movw	r18, r4
    465c:	4e d3       	rcall	.+1692   	; 0x4cfa <__udivmodsi4>
    465e:	36 c0       	rjmp	.+108    	; 0x46cc <usart_set_baudrate+0x1ba>
		} else {
			baud <<= exp + 3;
    4660:	23 e0       	ldi	r18, 0x03	; 3
    4662:	2c 0f       	add	r18, r28
    4664:	83 01       	movw	r16, r6
    4666:	72 01       	movw	r14, r4
    4668:	04 c0       	rjmp	.+8      	; 0x4672 <usart_set_baudrate+0x160>
    466a:	ee 0c       	add	r14, r14
    466c:	ff 1c       	adc	r15, r15
    466e:	00 1f       	adc	r16, r16
    4670:	11 1f       	adc	r17, r17
    4672:	2a 95       	dec	r18
    4674:	d2 f7       	brpl	.-12     	; 0x466a <usart_set_baudrate+0x158>
    4676:	a8 01       	movw	r20, r16
    4678:	97 01       	movw	r18, r14
			div = (cpu_hz + baud / 2) / baud;
    467a:	67 01       	movw	r12, r14
    467c:	78 01       	movw	r14, r16
    467e:	f6 94       	lsr	r15
    4680:	e7 94       	ror	r14
    4682:	d7 94       	ror	r13
    4684:	c7 94       	ror	r12
    4686:	bc 01       	movw	r22, r24
    4688:	cd 01       	movw	r24, r26
    468a:	6c 0d       	add	r22, r12
    468c:	7d 1d       	adc	r23, r13
    468e:	8e 1d       	adc	r24, r14
    4690:	9f 1d       	adc	r25, r15
    4692:	33 d3       	rcall	.+1638   	; 0x4cfa <__udivmodsi4>
    4694:	1b c0       	rjmp	.+54     	; 0x46cc <usart_set_baudrate+0x1ba>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    4696:	8d 5f       	subi	r24, 0xFD	; 253
    4698:	a3 01       	movw	r20, r6
    469a:	92 01       	movw	r18, r4
    469c:	04 c0       	rjmp	.+8      	; 0x46a6 <usart_set_baudrate+0x194>
    469e:	22 0f       	add	r18, r18
    46a0:	33 1f       	adc	r19, r19
    46a2:	44 1f       	adc	r20, r20
    46a4:	55 1f       	adc	r21, r21
    46a6:	8a 95       	dec	r24
    46a8:	d2 f7       	brpl	.-12     	; 0x469e <usart_set_baudrate+0x18c>
		div = (cpu_hz + baud / 2) / baud - 1;
    46aa:	da 01       	movw	r26, r20
    46ac:	c9 01       	movw	r24, r18
    46ae:	b6 95       	lsr	r27
    46b0:	a7 95       	ror	r26
    46b2:	97 95       	ror	r25
    46b4:	87 95       	ror	r24
    46b6:	bc 01       	movw	r22, r24
    46b8:	cd 01       	movw	r24, r26
    46ba:	68 0d       	add	r22, r8
    46bc:	79 1d       	adc	r23, r9
    46be:	8a 1d       	adc	r24, r10
    46c0:	9b 1d       	adc	r25, r11
    46c2:	1b d3       	rcall	.+1590   	; 0x4cfa <__udivmodsi4>
    46c4:	21 50       	subi	r18, 0x01	; 1
    46c6:	31 09       	sbc	r19, r1
    46c8:	41 09       	sbc	r20, r1
    46ca:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    46cc:	83 2f       	mov	r24, r19
    46ce:	8f 70       	andi	r24, 0x0F	; 15
    46d0:	c2 95       	swap	r28
    46d2:	c0 7f       	andi	r28, 0xF0	; 240
    46d4:	c8 2b       	or	r28, r24
    46d6:	f1 01       	movw	r30, r2
    46d8:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    46da:	26 83       	std	Z+6, r18	; 0x06

	return true;
    46dc:	81 e0       	ldi	r24, 0x01	; 1
    46de:	1c c0       	rjmp	.+56     	; 0x4718 <usart_set_baudrate+0x206>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    46e0:	80 e0       	ldi	r24, 0x00	; 0
    46e2:	1a c0       	rjmp	.+52     	; 0x4718 <usart_set_baudrate+0x206>
    46e4:	80 e0       	ldi	r24, 0x00	; 0
    46e6:	18 c0       	rjmp	.+48     	; 0x4718 <usart_set_baudrate+0x206>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    46e8:	d3 01       	movw	r26, r6
    46ea:	c2 01       	movw	r24, r4
    46ec:	88 0f       	add	r24, r24
    46ee:	99 1f       	adc	r25, r25
    46f0:	aa 1f       	adc	r26, r26
    46f2:	bb 1f       	adc	r27, r27
    46f4:	88 0f       	add	r24, r24
    46f6:	99 1f       	adc	r25, r25
    46f8:	aa 1f       	adc	r26, r26
    46fa:	bb 1f       	adc	r27, r27
    46fc:	88 0f       	add	r24, r24
    46fe:	99 1f       	adc	r25, r25
    4700:	aa 1f       	adc	r26, r26
    4702:	bb 1f       	adc	r27, r27
    4704:	85 01       	movw	r16, r10
    4706:	74 01       	movw	r14, r8
    4708:	e8 1a       	sub	r14, r24
    470a:	f9 0a       	sbc	r15, r25
    470c:	0a 0b       	sbc	r16, r26
    470e:	1b 0b       	sbc	r17, r27
    4710:	d8 01       	movw	r26, r16
    4712:	c7 01       	movw	r24, r14

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    4714:	c9 ef       	ldi	r28, 0xF9	; 249
    4716:	87 cf       	rjmp	.-242    	; 0x4626 <usart_set_baudrate+0x114>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    4718:	cf 91       	pop	r28
    471a:	1f 91       	pop	r17
    471c:	0f 91       	pop	r16
    471e:	ff 90       	pop	r15
    4720:	ef 90       	pop	r14
    4722:	df 90       	pop	r13
    4724:	cf 90       	pop	r12
    4726:	bf 90       	pop	r11
    4728:	af 90       	pop	r10
    472a:	9f 90       	pop	r9
    472c:	8f 90       	pop	r8
    472e:	7f 90       	pop	r7
    4730:	6f 90       	pop	r6
    4732:	5f 90       	pop	r5
    4734:	4f 90       	pop	r4
    4736:	3f 90       	pop	r3
    4738:	2f 90       	pop	r2
    473a:	08 95       	ret

0000473c <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    473c:	0f 93       	push	r16
    473e:	1f 93       	push	r17
    4740:	cf 93       	push	r28
    4742:	df 93       	push	r29
    4744:	ec 01       	movw	r28, r24
    4746:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    4748:	89 2b       	or	r24, r25
    474a:	09 f4       	brne	.+2      	; 0x474e <usart_init_rs232+0x12>
    474c:	77 c0       	rjmp	.+238    	; 0x483c <usart_init_rs232+0x100>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    474e:	c1 15       	cp	r28, r1
    4750:	84 e0       	ldi	r24, 0x04	; 4
    4752:	d8 07       	cpc	r29, r24
    4754:	21 f4       	brne	.+8      	; 0x475e <usart_init_rs232+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    4756:	64 e0       	ldi	r22, 0x04	; 4
    4758:	80 e0       	ldi	r24, 0x00	; 0
    475a:	08 d9       	rcall	.-3568   	; 0x396c <sysclk_enable_module>
    475c:	6f c0       	rjmp	.+222    	; 0x483c <usart_init_rs232+0x100>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    475e:	c0 38       	cpi	r28, 0x80	; 128
    4760:	e1 e0       	ldi	r30, 0x01	; 1
    4762:	de 07       	cpc	r29, r30
    4764:	21 f4       	brne	.+8      	; 0x476e <usart_init_rs232+0x32>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    4766:	62 e0       	ldi	r22, 0x02	; 2
    4768:	80 e0       	ldi	r24, 0x00	; 0
    476a:	00 d9       	rcall	.-3584   	; 0x396c <sysclk_enable_module>
    476c:	67 c0       	rjmp	.+206    	; 0x483c <usart_init_rs232+0x100>
	else if (module == &DMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
	}
#endif
#ifdef EDMA
	else if (module == &EDMA) {
    476e:	c1 15       	cp	r28, r1
    4770:	f1 e0       	ldi	r31, 0x01	; 1
    4772:	df 07       	cpc	r29, r31
    4774:	21 f4       	brne	.+8      	; 0x477e <usart_init_rs232+0x42>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
    4776:	61 e0       	ldi	r22, 0x01	; 1
    4778:	80 e0       	ldi	r24, 0x00	; 0
    477a:	f8 d8       	rcall	.-3600   	; 0x396c <sysclk_enable_module>
    477c:	5f c0       	rjmp	.+190    	; 0x483c <usart_init_rs232+0x100>
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    477e:	c0 38       	cpi	r28, 0x80	; 128
    4780:	83 e0       	ldi	r24, 0x03	; 3
    4782:	d8 07       	cpc	r29, r24
    4784:	21 f4       	brne	.+8      	; 0x478e <usart_init_rs232+0x52>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    4786:	61 e0       	ldi	r22, 0x01	; 1
    4788:	81 e0       	ldi	r24, 0x01	; 1
    478a:	f0 d8       	rcall	.-3616   	; 0x396c <sysclk_enable_module>
    478c:	57 c0       	rjmp	.+174    	; 0x483c <usart_init_rs232+0x100>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    478e:	c1 15       	cp	r28, r1
    4790:	e2 e0       	ldi	r30, 0x02	; 2
    4792:	de 07       	cpc	r29, r30
    4794:	21 f4       	brne	.+8      	; 0x479e <usart_init_rs232+0x62>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    4796:	62 e0       	ldi	r22, 0x02	; 2
    4798:	81 e0       	ldi	r24, 0x01	; 1
    479a:	e8 d8       	rcall	.-3632   	; 0x396c <sysclk_enable_module>
    479c:	4f c0       	rjmp	.+158    	; 0x483c <usart_init_rs232+0x100>
	else if (module == &ADCB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    479e:	c1 15       	cp	r28, r1
    47a0:	f3 e0       	ldi	r31, 0x03	; 3
    47a2:	df 07       	cpc	r29, r31
    47a4:	21 f4       	brne	.+8      	; 0x47ae <usart_init_rs232+0x72>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    47a6:	64 e0       	ldi	r22, 0x04	; 4
    47a8:	81 e0       	ldi	r24, 0x01	; 1
    47aa:	e0 d8       	rcall	.-3648   	; 0x396c <sysclk_enable_module>
    47ac:	47 c0       	rjmp	.+142    	; 0x483c <usart_init_rs232+0x100>
	else if (module == &TCF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
	}
#endif
#ifdef TCC4
	else if (module == &TCC4) {
    47ae:	c1 15       	cp	r28, r1
    47b0:	88 e0       	ldi	r24, 0x08	; 8
    47b2:	d8 07       	cpc	r29, r24
    47b4:	21 f4       	brne	.+8      	; 0x47be <usart_init_rs232+0x82>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC4);
    47b6:	61 e0       	ldi	r22, 0x01	; 1
    47b8:	83 e0       	ldi	r24, 0x03	; 3
    47ba:	d8 d8       	rcall	.-3664   	; 0x396c <sysclk_enable_module>
    47bc:	3f c0       	rjmp	.+126    	; 0x483c <usart_init_rs232+0x100>
	}
#endif
#ifdef TCC5
	else if (module == &TCC5) {
    47be:	c0 34       	cpi	r28, 0x40	; 64
    47c0:	e8 e0       	ldi	r30, 0x08	; 8
    47c2:	de 07       	cpc	r29, r30
    47c4:	21 f4       	brne	.+8      	; 0x47ce <usart_init_rs232+0x92>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC5);
    47c6:	62 e0       	ldi	r22, 0x02	; 2
    47c8:	83 e0       	ldi	r24, 0x03	; 3
    47ca:	d0 d8       	rcall	.-3680   	; 0x396c <sysclk_enable_module>
    47cc:	37 c0       	rjmp	.+110    	; 0x483c <usart_init_rs232+0x100>
	else if (module == &TCD4) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC4);
	}
#endif
#ifdef TCD5
	else if (module == &TCD5) {
    47ce:	c0 34       	cpi	r28, 0x40	; 64
    47d0:	f9 e0       	ldi	r31, 0x09	; 9
    47d2:	df 07       	cpc	r29, r31
    47d4:	21 f4       	brne	.+8      	; 0x47de <usart_init_rs232+0xa2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
    47d6:	62 e0       	ldi	r22, 0x02	; 2
    47d8:	84 e0       	ldi	r24, 0x04	; 4
    47da:	c8 d8       	rcall	.-3696   	; 0x396c <sysclk_enable_module>
    47dc:	2f c0       	rjmp	.+94     	; 0x483c <usart_init_rs232+0x100>
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    47de:	c0 3b       	cpi	r28, 0xB0	; 176
    47e0:	88 e0       	ldi	r24, 0x08	; 8
    47e2:	d8 07       	cpc	r29, r24
    47e4:	21 f4       	brne	.+8      	; 0x47ee <usart_init_rs232+0xb2>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    47e6:	64 e0       	ldi	r22, 0x04	; 4
    47e8:	83 e0       	ldi	r24, 0x03	; 3
    47ea:	c0 d8       	rcall	.-3712   	; 0x396c <sysclk_enable_module>
    47ec:	27 c0       	rjmp	.+78     	; 0x483c <usart_init_rs232+0x100>
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    47ee:	c0 3e       	cpi	r28, 0xE0	; 224
    47f0:	e8 e0       	ldi	r30, 0x08	; 8
    47f2:	de 07       	cpc	r29, r30
    47f4:	21 f4       	brne	.+8      	; 0x47fe <usart_init_rs232+0xc2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    47f6:	68 e0       	ldi	r22, 0x08	; 8
    47f8:	83 e0       	ldi	r24, 0x03	; 3
    47fa:	b8 d8       	rcall	.-3728   	; 0x396c <sysclk_enable_module>
    47fc:	1f c0       	rjmp	.+62     	; 0x483c <usart_init_rs232+0x100>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    47fe:	c0 3c       	cpi	r28, 0xC0	; 192
    4800:	f8 e0       	ldi	r31, 0x08	; 8
    4802:	df 07       	cpc	r29, r31
    4804:	21 f4       	brne	.+8      	; 0x480e <usart_init_rs232+0xd2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    4806:	60 e1       	ldi	r22, 0x10	; 16
    4808:	83 e0       	ldi	r24, 0x03	; 3
    480a:	b0 d8       	rcall	.-3744   	; 0x396c <sysclk_enable_module>
    480c:	17 c0       	rjmp	.+46     	; 0x483c <usart_init_rs232+0x100>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    480e:	c0 3c       	cpi	r28, 0xC0	; 192
    4810:	89 e0       	ldi	r24, 0x09	; 9
    4812:	d8 07       	cpc	r29, r24
    4814:	21 f4       	brne	.+8      	; 0x481e <usart_init_rs232+0xe2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    4816:	60 e1       	ldi	r22, 0x10	; 16
    4818:	84 e0       	ldi	r24, 0x04	; 4
    481a:	a8 d8       	rcall	.-3760   	; 0x396c <sysclk_enable_module>
    481c:	0f c0       	rjmp	.+30     	; 0x483c <usart_init_rs232+0x100>
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    481e:	c0 38       	cpi	r28, 0x80	; 128
    4820:	e4 e0       	ldi	r30, 0x04	; 4
    4822:	de 07       	cpc	r29, r30
    4824:	21 f4       	brne	.+8      	; 0x482e <usart_init_rs232+0xf2>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    4826:	60 e4       	ldi	r22, 0x40	; 64
    4828:	83 e0       	ldi	r24, 0x03	; 3
    482a:	a0 d8       	rcall	.-3776   	; 0x396c <sysclk_enable_module>
    482c:	07 c0       	rjmp	.+14     	; 0x483c <usart_init_rs232+0x100>
	else if (module == &TWIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
	}
#endif
#ifdef XCL
	else if (module == &XCL) {
    482e:	c0 36       	cpi	r28, 0x60	; 96
    4830:	f4 e0       	ldi	r31, 0x04	; 4
    4832:	df 07       	cpc	r29, r31
    4834:	19 f4       	brne	.+6      	; 0x483c <usart_init_rs232+0x100>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_XCL);
    4836:	60 e8       	ldi	r22, 0x80	; 128
    4838:	80 e0       	ldi	r24, 0x00	; 0
    483a:	98 d8       	rcall	.-3792   	; 0x396c <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    483c:	8c 81       	ldd	r24, Y+4	; 0x04
    483e:	8f 73       	andi	r24, 0x3F	; 63
    4840:	8c 83       	std	Y+4, r24	; 0x04
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    4842:	f8 01       	movw	r30, r16
    4844:	94 81       	ldd	r25, Z+4	; 0x04
    4846:	85 81       	ldd	r24, Z+5	; 0x05
    4848:	89 2b       	or	r24, r25
    484a:	96 81       	ldd	r25, Z+6	; 0x06
    484c:	91 11       	cpse	r25, r1
    484e:	98 e0       	ldi	r25, 0x08	; 8
    4850:	89 2b       	or	r24, r25
    4852:	8c 83       	std	Y+4, r24	; 0x04
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    4854:	f8 01       	movw	r30, r16
    4856:	40 81       	ld	r20, Z
    4858:	51 81       	ldd	r21, Z+1	; 0x01
    485a:	62 81       	ldd	r22, Z+2	; 0x02
    485c:	73 81       	ldd	r23, Z+3	; 0x03
    485e:	00 e0       	ldi	r16, 0x00	; 0
    4860:	18 e4       	ldi	r17, 0x48	; 72
    4862:	28 ee       	ldi	r18, 0xE8	; 232
    4864:	31 e0       	ldi	r19, 0x01	; 1
    4866:	ce 01       	movw	r24, r28
    4868:	54 de       	rcall	.-856    	; 0x4512 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    486a:	9b 81       	ldd	r25, Y+3	; 0x03
    486c:	98 60       	ori	r25, 0x08	; 8
    486e:	9b 83       	std	Y+3, r25	; 0x03
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    4870:	9b 81       	ldd	r25, Y+3	; 0x03
    4872:	90 61       	ori	r25, 0x10	; 16
    4874:	9b 83       	std	Y+3, r25	; 0x03
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    4876:	df 91       	pop	r29
    4878:	cf 91       	pop	r28
    487a:	1f 91       	pop	r17
    487c:	0f 91       	pop	r16
    487e:	08 95       	ret

00004880 <__subsf3>:
    4880:	50 58       	subi	r21, 0x80	; 128

00004882 <__addsf3>:
    4882:	bb 27       	eor	r27, r27
    4884:	aa 27       	eor	r26, r26
    4886:	0e d0       	rcall	.+28     	; 0x48a4 <__addsf3x>
    4888:	70 c1       	rjmp	.+736    	; 0x4b6a <__fp_round>
    488a:	61 d1       	rcall	.+706    	; 0x4b4e <__fp_pscA>
    488c:	30 f0       	brcs	.+12     	; 0x489a <__addsf3+0x18>
    488e:	66 d1       	rcall	.+716    	; 0x4b5c <__fp_pscB>
    4890:	20 f0       	brcs	.+8      	; 0x489a <__addsf3+0x18>
    4892:	31 f4       	brne	.+12     	; 0x48a0 <__addsf3+0x1e>
    4894:	9f 3f       	cpi	r25, 0xFF	; 255
    4896:	11 f4       	brne	.+4      	; 0x489c <__addsf3+0x1a>
    4898:	1e f4       	brtc	.+6      	; 0x48a0 <__addsf3+0x1e>
    489a:	56 c1       	rjmp	.+684    	; 0x4b48 <__fp_nan>
    489c:	0e f4       	brtc	.+2      	; 0x48a0 <__addsf3+0x1e>
    489e:	e0 95       	com	r30
    48a0:	e7 fb       	bst	r30, 7
    48a2:	4c c1       	rjmp	.+664    	; 0x4b3c <__fp_inf>

000048a4 <__addsf3x>:
    48a4:	e9 2f       	mov	r30, r25
    48a6:	72 d1       	rcall	.+740    	; 0x4b8c <__fp_split3>
    48a8:	80 f3       	brcs	.-32     	; 0x488a <__addsf3+0x8>
    48aa:	ba 17       	cp	r27, r26
    48ac:	62 07       	cpc	r22, r18
    48ae:	73 07       	cpc	r23, r19
    48b0:	84 07       	cpc	r24, r20
    48b2:	95 07       	cpc	r25, r21
    48b4:	18 f0       	brcs	.+6      	; 0x48bc <__addsf3x+0x18>
    48b6:	71 f4       	brne	.+28     	; 0x48d4 <__addsf3x+0x30>
    48b8:	9e f5       	brtc	.+102    	; 0x4920 <__addsf3x+0x7c>
    48ba:	8a c1       	rjmp	.+788    	; 0x4bd0 <__fp_zero>
    48bc:	0e f4       	brtc	.+2      	; 0x48c0 <__addsf3x+0x1c>
    48be:	e0 95       	com	r30
    48c0:	0b 2e       	mov	r0, r27
    48c2:	ba 2f       	mov	r27, r26
    48c4:	a0 2d       	mov	r26, r0
    48c6:	0b 01       	movw	r0, r22
    48c8:	b9 01       	movw	r22, r18
    48ca:	90 01       	movw	r18, r0
    48cc:	0c 01       	movw	r0, r24
    48ce:	ca 01       	movw	r24, r20
    48d0:	a0 01       	movw	r20, r0
    48d2:	11 24       	eor	r1, r1
    48d4:	ff 27       	eor	r31, r31
    48d6:	59 1b       	sub	r21, r25
    48d8:	99 f0       	breq	.+38     	; 0x4900 <__addsf3x+0x5c>
    48da:	59 3f       	cpi	r21, 0xF9	; 249
    48dc:	50 f4       	brcc	.+20     	; 0x48f2 <__addsf3x+0x4e>
    48de:	50 3e       	cpi	r21, 0xE0	; 224
    48e0:	68 f1       	brcs	.+90     	; 0x493c <__addsf3x+0x98>
    48e2:	1a 16       	cp	r1, r26
    48e4:	f0 40       	sbci	r31, 0x00	; 0
    48e6:	a2 2f       	mov	r26, r18
    48e8:	23 2f       	mov	r18, r19
    48ea:	34 2f       	mov	r19, r20
    48ec:	44 27       	eor	r20, r20
    48ee:	58 5f       	subi	r21, 0xF8	; 248
    48f0:	f3 cf       	rjmp	.-26     	; 0x48d8 <__addsf3x+0x34>
    48f2:	46 95       	lsr	r20
    48f4:	37 95       	ror	r19
    48f6:	27 95       	ror	r18
    48f8:	a7 95       	ror	r26
    48fa:	f0 40       	sbci	r31, 0x00	; 0
    48fc:	53 95       	inc	r21
    48fe:	c9 f7       	brne	.-14     	; 0x48f2 <__addsf3x+0x4e>
    4900:	7e f4       	brtc	.+30     	; 0x4920 <__addsf3x+0x7c>
    4902:	1f 16       	cp	r1, r31
    4904:	ba 0b       	sbc	r27, r26
    4906:	62 0b       	sbc	r22, r18
    4908:	73 0b       	sbc	r23, r19
    490a:	84 0b       	sbc	r24, r20
    490c:	ba f0       	brmi	.+46     	; 0x493c <__addsf3x+0x98>
    490e:	91 50       	subi	r25, 0x01	; 1
    4910:	a1 f0       	breq	.+40     	; 0x493a <__addsf3x+0x96>
    4912:	ff 0f       	add	r31, r31
    4914:	bb 1f       	adc	r27, r27
    4916:	66 1f       	adc	r22, r22
    4918:	77 1f       	adc	r23, r23
    491a:	88 1f       	adc	r24, r24
    491c:	c2 f7       	brpl	.-16     	; 0x490e <__addsf3x+0x6a>
    491e:	0e c0       	rjmp	.+28     	; 0x493c <__addsf3x+0x98>
    4920:	ba 0f       	add	r27, r26
    4922:	62 1f       	adc	r22, r18
    4924:	73 1f       	adc	r23, r19
    4926:	84 1f       	adc	r24, r20
    4928:	48 f4       	brcc	.+18     	; 0x493c <__addsf3x+0x98>
    492a:	87 95       	ror	r24
    492c:	77 95       	ror	r23
    492e:	67 95       	ror	r22
    4930:	b7 95       	ror	r27
    4932:	f7 95       	ror	r31
    4934:	9e 3f       	cpi	r25, 0xFE	; 254
    4936:	08 f0       	brcs	.+2      	; 0x493a <__addsf3x+0x96>
    4938:	b3 cf       	rjmp	.-154    	; 0x48a0 <__addsf3+0x1e>
    493a:	93 95       	inc	r25
    493c:	88 0f       	add	r24, r24
    493e:	08 f0       	brcs	.+2      	; 0x4942 <__addsf3x+0x9e>
    4940:	99 27       	eor	r25, r25
    4942:	ee 0f       	add	r30, r30
    4944:	97 95       	ror	r25
    4946:	87 95       	ror	r24
    4948:	08 95       	ret

0000494a <__cmpsf2>:
    494a:	d4 d0       	rcall	.+424    	; 0x4af4 <__fp_cmp>
    494c:	08 f4       	brcc	.+2      	; 0x4950 <__cmpsf2+0x6>
    494e:	81 e0       	ldi	r24, 0x01	; 1
    4950:	08 95       	ret

00004952 <__divsf3>:
    4952:	0c d0       	rcall	.+24     	; 0x496c <__divsf3x>
    4954:	0a c1       	rjmp	.+532    	; 0x4b6a <__fp_round>
    4956:	02 d1       	rcall	.+516    	; 0x4b5c <__fp_pscB>
    4958:	40 f0       	brcs	.+16     	; 0x496a <__divsf3+0x18>
    495a:	f9 d0       	rcall	.+498    	; 0x4b4e <__fp_pscA>
    495c:	30 f0       	brcs	.+12     	; 0x496a <__divsf3+0x18>
    495e:	21 f4       	brne	.+8      	; 0x4968 <__divsf3+0x16>
    4960:	5f 3f       	cpi	r21, 0xFF	; 255
    4962:	19 f0       	breq	.+6      	; 0x496a <__divsf3+0x18>
    4964:	eb c0       	rjmp	.+470    	; 0x4b3c <__fp_inf>
    4966:	51 11       	cpse	r21, r1
    4968:	34 c1       	rjmp	.+616    	; 0x4bd2 <__fp_szero>
    496a:	ee c0       	rjmp	.+476    	; 0x4b48 <__fp_nan>

0000496c <__divsf3x>:
    496c:	0f d1       	rcall	.+542    	; 0x4b8c <__fp_split3>
    496e:	98 f3       	brcs	.-26     	; 0x4956 <__divsf3+0x4>

00004970 <__divsf3_pse>:
    4970:	99 23       	and	r25, r25
    4972:	c9 f3       	breq	.-14     	; 0x4966 <__divsf3+0x14>
    4974:	55 23       	and	r21, r21
    4976:	b1 f3       	breq	.-20     	; 0x4964 <__divsf3+0x12>
    4978:	95 1b       	sub	r25, r21
    497a:	55 0b       	sbc	r21, r21
    497c:	bb 27       	eor	r27, r27
    497e:	aa 27       	eor	r26, r26
    4980:	62 17       	cp	r22, r18
    4982:	73 07       	cpc	r23, r19
    4984:	84 07       	cpc	r24, r20
    4986:	38 f0       	brcs	.+14     	; 0x4996 <__divsf3_pse+0x26>
    4988:	9f 5f       	subi	r25, 0xFF	; 255
    498a:	5f 4f       	sbci	r21, 0xFF	; 255
    498c:	22 0f       	add	r18, r18
    498e:	33 1f       	adc	r19, r19
    4990:	44 1f       	adc	r20, r20
    4992:	aa 1f       	adc	r26, r26
    4994:	a9 f3       	breq	.-22     	; 0x4980 <__divsf3_pse+0x10>
    4996:	33 d0       	rcall	.+102    	; 0x49fe <__divsf3_pse+0x8e>
    4998:	0e 2e       	mov	r0, r30
    499a:	3a f0       	brmi	.+14     	; 0x49aa <__divsf3_pse+0x3a>
    499c:	e0 e8       	ldi	r30, 0x80	; 128
    499e:	30 d0       	rcall	.+96     	; 0x4a00 <__divsf3_pse+0x90>
    49a0:	91 50       	subi	r25, 0x01	; 1
    49a2:	50 40       	sbci	r21, 0x00	; 0
    49a4:	e6 95       	lsr	r30
    49a6:	00 1c       	adc	r0, r0
    49a8:	ca f7       	brpl	.-14     	; 0x499c <__divsf3_pse+0x2c>
    49aa:	29 d0       	rcall	.+82     	; 0x49fe <__divsf3_pse+0x8e>
    49ac:	fe 2f       	mov	r31, r30
    49ae:	27 d0       	rcall	.+78     	; 0x49fe <__divsf3_pse+0x8e>
    49b0:	66 0f       	add	r22, r22
    49b2:	77 1f       	adc	r23, r23
    49b4:	88 1f       	adc	r24, r24
    49b6:	bb 1f       	adc	r27, r27
    49b8:	26 17       	cp	r18, r22
    49ba:	37 07       	cpc	r19, r23
    49bc:	48 07       	cpc	r20, r24
    49be:	ab 07       	cpc	r26, r27
    49c0:	b0 e8       	ldi	r27, 0x80	; 128
    49c2:	09 f0       	breq	.+2      	; 0x49c6 <__divsf3_pse+0x56>
    49c4:	bb 0b       	sbc	r27, r27
    49c6:	80 2d       	mov	r24, r0
    49c8:	bf 01       	movw	r22, r30
    49ca:	ff 27       	eor	r31, r31
    49cc:	93 58       	subi	r25, 0x83	; 131
    49ce:	5f 4f       	sbci	r21, 0xFF	; 255
    49d0:	2a f0       	brmi	.+10     	; 0x49dc <__divsf3_pse+0x6c>
    49d2:	9e 3f       	cpi	r25, 0xFE	; 254
    49d4:	51 05       	cpc	r21, r1
    49d6:	68 f0       	brcs	.+26     	; 0x49f2 <__divsf3_pse+0x82>
    49d8:	b1 c0       	rjmp	.+354    	; 0x4b3c <__fp_inf>
    49da:	fb c0       	rjmp	.+502    	; 0x4bd2 <__fp_szero>
    49dc:	5f 3f       	cpi	r21, 0xFF	; 255
    49de:	ec f3       	brlt	.-6      	; 0x49da <__divsf3_pse+0x6a>
    49e0:	98 3e       	cpi	r25, 0xE8	; 232
    49e2:	dc f3       	brlt	.-10     	; 0x49da <__divsf3_pse+0x6a>
    49e4:	86 95       	lsr	r24
    49e6:	77 95       	ror	r23
    49e8:	67 95       	ror	r22
    49ea:	b7 95       	ror	r27
    49ec:	f7 95       	ror	r31
    49ee:	9f 5f       	subi	r25, 0xFF	; 255
    49f0:	c9 f7       	brne	.-14     	; 0x49e4 <__divsf3_pse+0x74>
    49f2:	88 0f       	add	r24, r24
    49f4:	91 1d       	adc	r25, r1
    49f6:	96 95       	lsr	r25
    49f8:	87 95       	ror	r24
    49fa:	97 f9       	bld	r25, 7
    49fc:	08 95       	ret
    49fe:	e1 e0       	ldi	r30, 0x01	; 1
    4a00:	66 0f       	add	r22, r22
    4a02:	77 1f       	adc	r23, r23
    4a04:	88 1f       	adc	r24, r24
    4a06:	bb 1f       	adc	r27, r27
    4a08:	62 17       	cp	r22, r18
    4a0a:	73 07       	cpc	r23, r19
    4a0c:	84 07       	cpc	r24, r20
    4a0e:	ba 07       	cpc	r27, r26
    4a10:	20 f0       	brcs	.+8      	; 0x4a1a <__divsf3_pse+0xaa>
    4a12:	62 1b       	sub	r22, r18
    4a14:	73 0b       	sbc	r23, r19
    4a16:	84 0b       	sbc	r24, r20
    4a18:	ba 0b       	sbc	r27, r26
    4a1a:	ee 1f       	adc	r30, r30
    4a1c:	88 f7       	brcc	.-30     	; 0x4a00 <__divsf3_pse+0x90>
    4a1e:	e0 95       	com	r30
    4a20:	08 95       	ret

00004a22 <__fixunssfsi>:
    4a22:	bc d0       	rcall	.+376    	; 0x4b9c <__fp_splitA>
    4a24:	88 f0       	brcs	.+34     	; 0x4a48 <__fixunssfsi+0x26>
    4a26:	9f 57       	subi	r25, 0x7F	; 127
    4a28:	90 f0       	brcs	.+36     	; 0x4a4e <__fixunssfsi+0x2c>
    4a2a:	b9 2f       	mov	r27, r25
    4a2c:	99 27       	eor	r25, r25
    4a2e:	b7 51       	subi	r27, 0x17	; 23
    4a30:	a0 f0       	brcs	.+40     	; 0x4a5a <__fixunssfsi+0x38>
    4a32:	d1 f0       	breq	.+52     	; 0x4a68 <__fixunssfsi+0x46>
    4a34:	66 0f       	add	r22, r22
    4a36:	77 1f       	adc	r23, r23
    4a38:	88 1f       	adc	r24, r24
    4a3a:	99 1f       	adc	r25, r25
    4a3c:	1a f0       	brmi	.+6      	; 0x4a44 <__fixunssfsi+0x22>
    4a3e:	ba 95       	dec	r27
    4a40:	c9 f7       	brne	.-14     	; 0x4a34 <__fixunssfsi+0x12>
    4a42:	12 c0       	rjmp	.+36     	; 0x4a68 <__fixunssfsi+0x46>
    4a44:	b1 30       	cpi	r27, 0x01	; 1
    4a46:	81 f0       	breq	.+32     	; 0x4a68 <__fixunssfsi+0x46>
    4a48:	c3 d0       	rcall	.+390    	; 0x4bd0 <__fp_zero>
    4a4a:	b1 e0       	ldi	r27, 0x01	; 1
    4a4c:	08 95       	ret
    4a4e:	c0 c0       	rjmp	.+384    	; 0x4bd0 <__fp_zero>
    4a50:	67 2f       	mov	r22, r23
    4a52:	78 2f       	mov	r23, r24
    4a54:	88 27       	eor	r24, r24
    4a56:	b8 5f       	subi	r27, 0xF8	; 248
    4a58:	39 f0       	breq	.+14     	; 0x4a68 <__fixunssfsi+0x46>
    4a5a:	b9 3f       	cpi	r27, 0xF9	; 249
    4a5c:	cc f3       	brlt	.-14     	; 0x4a50 <__fixunssfsi+0x2e>
    4a5e:	86 95       	lsr	r24
    4a60:	77 95       	ror	r23
    4a62:	67 95       	ror	r22
    4a64:	b3 95       	inc	r27
    4a66:	d9 f7       	brne	.-10     	; 0x4a5e <__fixunssfsi+0x3c>
    4a68:	3e f4       	brtc	.+14     	; 0x4a78 <__fixunssfsi+0x56>
    4a6a:	90 95       	com	r25
    4a6c:	80 95       	com	r24
    4a6e:	70 95       	com	r23
    4a70:	61 95       	neg	r22
    4a72:	7f 4f       	sbci	r23, 0xFF	; 255
    4a74:	8f 4f       	sbci	r24, 0xFF	; 255
    4a76:	9f 4f       	sbci	r25, 0xFF	; 255
    4a78:	08 95       	ret

00004a7a <__floatunsisf>:
    4a7a:	e8 94       	clt
    4a7c:	09 c0       	rjmp	.+18     	; 0x4a90 <__floatsisf+0x12>

00004a7e <__floatsisf>:
    4a7e:	97 fb       	bst	r25, 7
    4a80:	3e f4       	brtc	.+14     	; 0x4a90 <__floatsisf+0x12>
    4a82:	90 95       	com	r25
    4a84:	80 95       	com	r24
    4a86:	70 95       	com	r23
    4a88:	61 95       	neg	r22
    4a8a:	7f 4f       	sbci	r23, 0xFF	; 255
    4a8c:	8f 4f       	sbci	r24, 0xFF	; 255
    4a8e:	9f 4f       	sbci	r25, 0xFF	; 255
    4a90:	99 23       	and	r25, r25
    4a92:	a9 f0       	breq	.+42     	; 0x4abe <__floatsisf+0x40>
    4a94:	f9 2f       	mov	r31, r25
    4a96:	96 e9       	ldi	r25, 0x96	; 150
    4a98:	bb 27       	eor	r27, r27
    4a9a:	93 95       	inc	r25
    4a9c:	f6 95       	lsr	r31
    4a9e:	87 95       	ror	r24
    4aa0:	77 95       	ror	r23
    4aa2:	67 95       	ror	r22
    4aa4:	b7 95       	ror	r27
    4aa6:	f1 11       	cpse	r31, r1
    4aa8:	f8 cf       	rjmp	.-16     	; 0x4a9a <__floatsisf+0x1c>
    4aaa:	fa f4       	brpl	.+62     	; 0x4aea <__floatsisf+0x6c>
    4aac:	bb 0f       	add	r27, r27
    4aae:	11 f4       	brne	.+4      	; 0x4ab4 <__floatsisf+0x36>
    4ab0:	60 ff       	sbrs	r22, 0
    4ab2:	1b c0       	rjmp	.+54     	; 0x4aea <__floatsisf+0x6c>
    4ab4:	6f 5f       	subi	r22, 0xFF	; 255
    4ab6:	7f 4f       	sbci	r23, 0xFF	; 255
    4ab8:	8f 4f       	sbci	r24, 0xFF	; 255
    4aba:	9f 4f       	sbci	r25, 0xFF	; 255
    4abc:	16 c0       	rjmp	.+44     	; 0x4aea <__floatsisf+0x6c>
    4abe:	88 23       	and	r24, r24
    4ac0:	11 f0       	breq	.+4      	; 0x4ac6 <__floatsisf+0x48>
    4ac2:	96 e9       	ldi	r25, 0x96	; 150
    4ac4:	11 c0       	rjmp	.+34     	; 0x4ae8 <__floatsisf+0x6a>
    4ac6:	77 23       	and	r23, r23
    4ac8:	21 f0       	breq	.+8      	; 0x4ad2 <__floatsisf+0x54>
    4aca:	9e e8       	ldi	r25, 0x8E	; 142
    4acc:	87 2f       	mov	r24, r23
    4ace:	76 2f       	mov	r23, r22
    4ad0:	05 c0       	rjmp	.+10     	; 0x4adc <__floatsisf+0x5e>
    4ad2:	66 23       	and	r22, r22
    4ad4:	71 f0       	breq	.+28     	; 0x4af2 <__floatsisf+0x74>
    4ad6:	96 e8       	ldi	r25, 0x86	; 134
    4ad8:	86 2f       	mov	r24, r22
    4ada:	70 e0       	ldi	r23, 0x00	; 0
    4adc:	60 e0       	ldi	r22, 0x00	; 0
    4ade:	2a f0       	brmi	.+10     	; 0x4aea <__floatsisf+0x6c>
    4ae0:	9a 95       	dec	r25
    4ae2:	66 0f       	add	r22, r22
    4ae4:	77 1f       	adc	r23, r23
    4ae6:	88 1f       	adc	r24, r24
    4ae8:	da f7       	brpl	.-10     	; 0x4ae0 <__floatsisf+0x62>
    4aea:	88 0f       	add	r24, r24
    4aec:	96 95       	lsr	r25
    4aee:	87 95       	ror	r24
    4af0:	97 f9       	bld	r25, 7
    4af2:	08 95       	ret

00004af4 <__fp_cmp>:
    4af4:	99 0f       	add	r25, r25
    4af6:	00 08       	sbc	r0, r0
    4af8:	55 0f       	add	r21, r21
    4afa:	aa 0b       	sbc	r26, r26
    4afc:	e0 e8       	ldi	r30, 0x80	; 128
    4afe:	fe ef       	ldi	r31, 0xFE	; 254
    4b00:	16 16       	cp	r1, r22
    4b02:	17 06       	cpc	r1, r23
    4b04:	e8 07       	cpc	r30, r24
    4b06:	f9 07       	cpc	r31, r25
    4b08:	c0 f0       	brcs	.+48     	; 0x4b3a <__fp_cmp+0x46>
    4b0a:	12 16       	cp	r1, r18
    4b0c:	13 06       	cpc	r1, r19
    4b0e:	e4 07       	cpc	r30, r20
    4b10:	f5 07       	cpc	r31, r21
    4b12:	98 f0       	brcs	.+38     	; 0x4b3a <__fp_cmp+0x46>
    4b14:	62 1b       	sub	r22, r18
    4b16:	73 0b       	sbc	r23, r19
    4b18:	84 0b       	sbc	r24, r20
    4b1a:	95 0b       	sbc	r25, r21
    4b1c:	39 f4       	brne	.+14     	; 0x4b2c <__fp_cmp+0x38>
    4b1e:	0a 26       	eor	r0, r26
    4b20:	61 f0       	breq	.+24     	; 0x4b3a <__fp_cmp+0x46>
    4b22:	23 2b       	or	r18, r19
    4b24:	24 2b       	or	r18, r20
    4b26:	25 2b       	or	r18, r21
    4b28:	21 f4       	brne	.+8      	; 0x4b32 <__fp_cmp+0x3e>
    4b2a:	08 95       	ret
    4b2c:	0a 26       	eor	r0, r26
    4b2e:	09 f4       	brne	.+2      	; 0x4b32 <__fp_cmp+0x3e>
    4b30:	a1 40       	sbci	r26, 0x01	; 1
    4b32:	a6 95       	lsr	r26
    4b34:	8f ef       	ldi	r24, 0xFF	; 255
    4b36:	81 1d       	adc	r24, r1
    4b38:	81 1d       	adc	r24, r1
    4b3a:	08 95       	ret

00004b3c <__fp_inf>:
    4b3c:	97 f9       	bld	r25, 7
    4b3e:	9f 67       	ori	r25, 0x7F	; 127
    4b40:	80 e8       	ldi	r24, 0x80	; 128
    4b42:	70 e0       	ldi	r23, 0x00	; 0
    4b44:	60 e0       	ldi	r22, 0x00	; 0
    4b46:	08 95       	ret

00004b48 <__fp_nan>:
    4b48:	9f ef       	ldi	r25, 0xFF	; 255
    4b4a:	80 ec       	ldi	r24, 0xC0	; 192
    4b4c:	08 95       	ret

00004b4e <__fp_pscA>:
    4b4e:	00 24       	eor	r0, r0
    4b50:	0a 94       	dec	r0
    4b52:	16 16       	cp	r1, r22
    4b54:	17 06       	cpc	r1, r23
    4b56:	18 06       	cpc	r1, r24
    4b58:	09 06       	cpc	r0, r25
    4b5a:	08 95       	ret

00004b5c <__fp_pscB>:
    4b5c:	00 24       	eor	r0, r0
    4b5e:	0a 94       	dec	r0
    4b60:	12 16       	cp	r1, r18
    4b62:	13 06       	cpc	r1, r19
    4b64:	14 06       	cpc	r1, r20
    4b66:	05 06       	cpc	r0, r21
    4b68:	08 95       	ret

00004b6a <__fp_round>:
    4b6a:	09 2e       	mov	r0, r25
    4b6c:	03 94       	inc	r0
    4b6e:	00 0c       	add	r0, r0
    4b70:	11 f4       	brne	.+4      	; 0x4b76 <__fp_round+0xc>
    4b72:	88 23       	and	r24, r24
    4b74:	52 f0       	brmi	.+20     	; 0x4b8a <__fp_round+0x20>
    4b76:	bb 0f       	add	r27, r27
    4b78:	40 f4       	brcc	.+16     	; 0x4b8a <__fp_round+0x20>
    4b7a:	bf 2b       	or	r27, r31
    4b7c:	11 f4       	brne	.+4      	; 0x4b82 <__fp_round+0x18>
    4b7e:	60 ff       	sbrs	r22, 0
    4b80:	04 c0       	rjmp	.+8      	; 0x4b8a <__fp_round+0x20>
    4b82:	6f 5f       	subi	r22, 0xFF	; 255
    4b84:	7f 4f       	sbci	r23, 0xFF	; 255
    4b86:	8f 4f       	sbci	r24, 0xFF	; 255
    4b88:	9f 4f       	sbci	r25, 0xFF	; 255
    4b8a:	08 95       	ret

00004b8c <__fp_split3>:
    4b8c:	57 fd       	sbrc	r21, 7
    4b8e:	90 58       	subi	r25, 0x80	; 128
    4b90:	44 0f       	add	r20, r20
    4b92:	55 1f       	adc	r21, r21
    4b94:	59 f0       	breq	.+22     	; 0x4bac <__fp_splitA+0x10>
    4b96:	5f 3f       	cpi	r21, 0xFF	; 255
    4b98:	71 f0       	breq	.+28     	; 0x4bb6 <__fp_splitA+0x1a>
    4b9a:	47 95       	ror	r20

00004b9c <__fp_splitA>:
    4b9c:	88 0f       	add	r24, r24
    4b9e:	97 fb       	bst	r25, 7
    4ba0:	99 1f       	adc	r25, r25
    4ba2:	61 f0       	breq	.+24     	; 0x4bbc <__fp_splitA+0x20>
    4ba4:	9f 3f       	cpi	r25, 0xFF	; 255
    4ba6:	79 f0       	breq	.+30     	; 0x4bc6 <__fp_splitA+0x2a>
    4ba8:	87 95       	ror	r24
    4baa:	08 95       	ret
    4bac:	12 16       	cp	r1, r18
    4bae:	13 06       	cpc	r1, r19
    4bb0:	14 06       	cpc	r1, r20
    4bb2:	55 1f       	adc	r21, r21
    4bb4:	f2 cf       	rjmp	.-28     	; 0x4b9a <__fp_split3+0xe>
    4bb6:	46 95       	lsr	r20
    4bb8:	f1 df       	rcall	.-30     	; 0x4b9c <__fp_splitA>
    4bba:	08 c0       	rjmp	.+16     	; 0x4bcc <__fp_splitA+0x30>
    4bbc:	16 16       	cp	r1, r22
    4bbe:	17 06       	cpc	r1, r23
    4bc0:	18 06       	cpc	r1, r24
    4bc2:	99 1f       	adc	r25, r25
    4bc4:	f1 cf       	rjmp	.-30     	; 0x4ba8 <__fp_splitA+0xc>
    4bc6:	86 95       	lsr	r24
    4bc8:	71 05       	cpc	r23, r1
    4bca:	61 05       	cpc	r22, r1
    4bcc:	08 94       	sec
    4bce:	08 95       	ret

00004bd0 <__fp_zero>:
    4bd0:	e8 94       	clt

00004bd2 <__fp_szero>:
    4bd2:	bb 27       	eor	r27, r27
    4bd4:	66 27       	eor	r22, r22
    4bd6:	77 27       	eor	r23, r23
    4bd8:	cb 01       	movw	r24, r22
    4bda:	97 f9       	bld	r25, 7
    4bdc:	08 95       	ret

00004bde <__gesf2>:
    4bde:	8a df       	rcall	.-236    	; 0x4af4 <__fp_cmp>
    4be0:	08 f4       	brcc	.+2      	; 0x4be4 <__gesf2+0x6>
    4be2:	8f ef       	ldi	r24, 0xFF	; 255
    4be4:	08 95       	ret

00004be6 <__mulsf3>:
    4be6:	0b d0       	rcall	.+22     	; 0x4bfe <__mulsf3x>
    4be8:	c0 cf       	rjmp	.-128    	; 0x4b6a <__fp_round>
    4bea:	b1 df       	rcall	.-158    	; 0x4b4e <__fp_pscA>
    4bec:	28 f0       	brcs	.+10     	; 0x4bf8 <__mulsf3+0x12>
    4bee:	b6 df       	rcall	.-148    	; 0x4b5c <__fp_pscB>
    4bf0:	18 f0       	brcs	.+6      	; 0x4bf8 <__mulsf3+0x12>
    4bf2:	95 23       	and	r25, r21
    4bf4:	09 f0       	breq	.+2      	; 0x4bf8 <__mulsf3+0x12>
    4bf6:	a2 cf       	rjmp	.-188    	; 0x4b3c <__fp_inf>
    4bf8:	a7 cf       	rjmp	.-178    	; 0x4b48 <__fp_nan>
    4bfa:	11 24       	eor	r1, r1
    4bfc:	ea cf       	rjmp	.-44     	; 0x4bd2 <__fp_szero>

00004bfe <__mulsf3x>:
    4bfe:	c6 df       	rcall	.-116    	; 0x4b8c <__fp_split3>
    4c00:	a0 f3       	brcs	.-24     	; 0x4bea <__mulsf3+0x4>

00004c02 <__mulsf3_pse>:
    4c02:	95 9f       	mul	r25, r21
    4c04:	d1 f3       	breq	.-12     	; 0x4bfa <__mulsf3+0x14>
    4c06:	95 0f       	add	r25, r21
    4c08:	50 e0       	ldi	r21, 0x00	; 0
    4c0a:	55 1f       	adc	r21, r21
    4c0c:	62 9f       	mul	r22, r18
    4c0e:	f0 01       	movw	r30, r0
    4c10:	72 9f       	mul	r23, r18
    4c12:	bb 27       	eor	r27, r27
    4c14:	f0 0d       	add	r31, r0
    4c16:	b1 1d       	adc	r27, r1
    4c18:	63 9f       	mul	r22, r19
    4c1a:	aa 27       	eor	r26, r26
    4c1c:	f0 0d       	add	r31, r0
    4c1e:	b1 1d       	adc	r27, r1
    4c20:	aa 1f       	adc	r26, r26
    4c22:	64 9f       	mul	r22, r20
    4c24:	66 27       	eor	r22, r22
    4c26:	b0 0d       	add	r27, r0
    4c28:	a1 1d       	adc	r26, r1
    4c2a:	66 1f       	adc	r22, r22
    4c2c:	82 9f       	mul	r24, r18
    4c2e:	22 27       	eor	r18, r18
    4c30:	b0 0d       	add	r27, r0
    4c32:	a1 1d       	adc	r26, r1
    4c34:	62 1f       	adc	r22, r18
    4c36:	73 9f       	mul	r23, r19
    4c38:	b0 0d       	add	r27, r0
    4c3a:	a1 1d       	adc	r26, r1
    4c3c:	62 1f       	adc	r22, r18
    4c3e:	83 9f       	mul	r24, r19
    4c40:	a0 0d       	add	r26, r0
    4c42:	61 1d       	adc	r22, r1
    4c44:	22 1f       	adc	r18, r18
    4c46:	74 9f       	mul	r23, r20
    4c48:	33 27       	eor	r19, r19
    4c4a:	a0 0d       	add	r26, r0
    4c4c:	61 1d       	adc	r22, r1
    4c4e:	23 1f       	adc	r18, r19
    4c50:	84 9f       	mul	r24, r20
    4c52:	60 0d       	add	r22, r0
    4c54:	21 1d       	adc	r18, r1
    4c56:	82 2f       	mov	r24, r18
    4c58:	76 2f       	mov	r23, r22
    4c5a:	6a 2f       	mov	r22, r26
    4c5c:	11 24       	eor	r1, r1
    4c5e:	9f 57       	subi	r25, 0x7F	; 127
    4c60:	50 40       	sbci	r21, 0x00	; 0
    4c62:	8a f0       	brmi	.+34     	; 0x4c86 <__mulsf3_pse+0x84>
    4c64:	e1 f0       	breq	.+56     	; 0x4c9e <__mulsf3_pse+0x9c>
    4c66:	88 23       	and	r24, r24
    4c68:	4a f0       	brmi	.+18     	; 0x4c7c <__mulsf3_pse+0x7a>
    4c6a:	ee 0f       	add	r30, r30
    4c6c:	ff 1f       	adc	r31, r31
    4c6e:	bb 1f       	adc	r27, r27
    4c70:	66 1f       	adc	r22, r22
    4c72:	77 1f       	adc	r23, r23
    4c74:	88 1f       	adc	r24, r24
    4c76:	91 50       	subi	r25, 0x01	; 1
    4c78:	50 40       	sbci	r21, 0x00	; 0
    4c7a:	a9 f7       	brne	.-22     	; 0x4c66 <__mulsf3_pse+0x64>
    4c7c:	9e 3f       	cpi	r25, 0xFE	; 254
    4c7e:	51 05       	cpc	r21, r1
    4c80:	70 f0       	brcs	.+28     	; 0x4c9e <__mulsf3_pse+0x9c>
    4c82:	5c cf       	rjmp	.-328    	; 0x4b3c <__fp_inf>
    4c84:	a6 cf       	rjmp	.-180    	; 0x4bd2 <__fp_szero>
    4c86:	5f 3f       	cpi	r21, 0xFF	; 255
    4c88:	ec f3       	brlt	.-6      	; 0x4c84 <__mulsf3_pse+0x82>
    4c8a:	98 3e       	cpi	r25, 0xE8	; 232
    4c8c:	dc f3       	brlt	.-10     	; 0x4c84 <__mulsf3_pse+0x82>
    4c8e:	86 95       	lsr	r24
    4c90:	77 95       	ror	r23
    4c92:	67 95       	ror	r22
    4c94:	b7 95       	ror	r27
    4c96:	f7 95       	ror	r31
    4c98:	e7 95       	ror	r30
    4c9a:	9f 5f       	subi	r25, 0xFF	; 255
    4c9c:	c1 f7       	brne	.-16     	; 0x4c8e <__mulsf3_pse+0x8c>
    4c9e:	fe 2b       	or	r31, r30
    4ca0:	88 0f       	add	r24, r24
    4ca2:	91 1d       	adc	r25, r1
    4ca4:	96 95       	lsr	r25
    4ca6:	87 95       	ror	r24
    4ca8:	97 f9       	bld	r25, 7
    4caa:	08 95       	ret

00004cac <__udivmodhi4>:
    4cac:	aa 1b       	sub	r26, r26
    4cae:	bb 1b       	sub	r27, r27
    4cb0:	51 e1       	ldi	r21, 0x11	; 17
    4cb2:	07 c0       	rjmp	.+14     	; 0x4cc2 <__udivmodhi4_ep>

00004cb4 <__udivmodhi4_loop>:
    4cb4:	aa 1f       	adc	r26, r26
    4cb6:	bb 1f       	adc	r27, r27
    4cb8:	a6 17       	cp	r26, r22
    4cba:	b7 07       	cpc	r27, r23
    4cbc:	10 f0       	brcs	.+4      	; 0x4cc2 <__udivmodhi4_ep>
    4cbe:	a6 1b       	sub	r26, r22
    4cc0:	b7 0b       	sbc	r27, r23

00004cc2 <__udivmodhi4_ep>:
    4cc2:	88 1f       	adc	r24, r24
    4cc4:	99 1f       	adc	r25, r25
    4cc6:	5a 95       	dec	r21
    4cc8:	a9 f7       	brne	.-22     	; 0x4cb4 <__udivmodhi4_loop>
    4cca:	80 95       	com	r24
    4ccc:	90 95       	com	r25
    4cce:	bc 01       	movw	r22, r24
    4cd0:	cd 01       	movw	r24, r26
    4cd2:	08 95       	ret

00004cd4 <__divmodhi4>:
    4cd4:	97 fb       	bst	r25, 7
    4cd6:	07 2e       	mov	r0, r23
    4cd8:	16 f4       	brtc	.+4      	; 0x4cde <__divmodhi4+0xa>
    4cda:	00 94       	com	r0
    4cdc:	06 d0       	rcall	.+12     	; 0x4cea <__divmodhi4_neg1>
    4cde:	77 fd       	sbrc	r23, 7
    4ce0:	08 d0       	rcall	.+16     	; 0x4cf2 <__divmodhi4_neg2>
    4ce2:	e4 df       	rcall	.-56     	; 0x4cac <__udivmodhi4>
    4ce4:	07 fc       	sbrc	r0, 7
    4ce6:	05 d0       	rcall	.+10     	; 0x4cf2 <__divmodhi4_neg2>
    4ce8:	3e f4       	brtc	.+14     	; 0x4cf8 <__divmodhi4_exit>

00004cea <__divmodhi4_neg1>:
    4cea:	90 95       	com	r25
    4cec:	81 95       	neg	r24
    4cee:	9f 4f       	sbci	r25, 0xFF	; 255
    4cf0:	08 95       	ret

00004cf2 <__divmodhi4_neg2>:
    4cf2:	70 95       	com	r23
    4cf4:	61 95       	neg	r22
    4cf6:	7f 4f       	sbci	r23, 0xFF	; 255

00004cf8 <__divmodhi4_exit>:
    4cf8:	08 95       	ret

00004cfa <__udivmodsi4>:
    4cfa:	a1 e2       	ldi	r26, 0x21	; 33
    4cfc:	1a 2e       	mov	r1, r26
    4cfe:	aa 1b       	sub	r26, r26
    4d00:	bb 1b       	sub	r27, r27
    4d02:	fd 01       	movw	r30, r26
    4d04:	0d c0       	rjmp	.+26     	; 0x4d20 <__udivmodsi4_ep>

00004d06 <__udivmodsi4_loop>:
    4d06:	aa 1f       	adc	r26, r26
    4d08:	bb 1f       	adc	r27, r27
    4d0a:	ee 1f       	adc	r30, r30
    4d0c:	ff 1f       	adc	r31, r31
    4d0e:	a2 17       	cp	r26, r18
    4d10:	b3 07       	cpc	r27, r19
    4d12:	e4 07       	cpc	r30, r20
    4d14:	f5 07       	cpc	r31, r21
    4d16:	20 f0       	brcs	.+8      	; 0x4d20 <__udivmodsi4_ep>
    4d18:	a2 1b       	sub	r26, r18
    4d1a:	b3 0b       	sbc	r27, r19
    4d1c:	e4 0b       	sbc	r30, r20
    4d1e:	f5 0b       	sbc	r31, r21

00004d20 <__udivmodsi4_ep>:
    4d20:	66 1f       	adc	r22, r22
    4d22:	77 1f       	adc	r23, r23
    4d24:	88 1f       	adc	r24, r24
    4d26:	99 1f       	adc	r25, r25
    4d28:	1a 94       	dec	r1
    4d2a:	69 f7       	brne	.-38     	; 0x4d06 <__udivmodsi4_loop>
    4d2c:	60 95       	com	r22
    4d2e:	70 95       	com	r23
    4d30:	80 95       	com	r24
    4d32:	90 95       	com	r25
    4d34:	9b 01       	movw	r18, r22
    4d36:	ac 01       	movw	r20, r24
    4d38:	bd 01       	movw	r22, r26
    4d3a:	cf 01       	movw	r24, r30
    4d3c:	08 95       	ret

00004d3e <__tablejump2__>:
    4d3e:	ee 0f       	add	r30, r30
    4d40:	ff 1f       	adc	r31, r31
    4d42:	05 90       	lpm	r0, Z+
    4d44:	f4 91       	lpm	r31, Z
    4d46:	e0 2d       	mov	r30, r0
    4d48:	09 94       	ijmp

00004d4a <_exit>:
    4d4a:	f8 94       	cli

00004d4c <__stop_program>:
    4d4c:	ff cf       	rjmp	.-2      	; 0x4d4c <__stop_program>
