// Seed: 1939018936
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output reg id_1,
    output id_2,
    output id_3
);
  reg id_5;
  assign id_2 = id_4;
  type_9(
      id_1, 1, 1'b0
  );
  always @* begin
    id_1 = id_5;
    id_1 <= (id_5);
  end
endmodule
