<MODULE>
motor_control_FINAL_sending
</MODULE>

<OPTC51>
--model-small
</OPTC51>

<SEGMENTS>
R_GSINIT,code,0000,NO
R_BSEG,bit,0003,NO
R_XSEG,xdata,0000,NO
BIT_BANK,data,0000,OV
R_CONST,code,00A7,NO
rbank0,data,0000,OV
R_PSEG,xdata,0000,NO
R_DINIT,code,0000,NO
R_DSEG,data,0023,NO
R_OSEG,data,0000,OV
R_IXSEG,xdata,0000,NO
R_ISEG,idata,0000,NO
R_HOME,code,0000,NO
R_XINIT,code,0000,NO
R_CSEG,code,064E,NO
</SEGMENTS>

<LOCALS>
_main_but2_1_96,R_BSEG,0002,0001
_main_sloc0_1_0,R_DSEG,0022,0001
L003007?,R_CSEG,007A,0000
L013059?,R_CSEG,05F2,0000
L003004?,R_CSEG,006A,0000
L013058?,R_CSEG,05F0,0000
_nunchuck_init_sloc2_1_0,R_DSEG,000A,0002
L003001?,R_CSEG,006F,0000
L013055?,R_CSEG,058C,0000
_main_acc_y_1_96,R_DSEG,001E,0002
L013052?,R_CSEG,056F,0000
_nunchuck_init_sloc1_1_0,R_DSEG,0008,0002
L004001?,R_CSEG,0085,0000
_main_but1_1_96,R_BSEG,0001,0001
_UART1_Init_sloc0_1_0,R_DSEG,000C,0004
_main_off_y_1_96,R_DSEG,001A,0002
L008013?,R_CSEG,0107,0000
L005001?,R_CSEG,008B,0000
_nunchuck_init_buf_1_78,R_DSEG,0000,0006
_main_acc_x_1_96,R_DSEG,001C,0002
L009010?,R_CSEG,0275,0000
L006001?,R_CSEG,009A,0000
_main_rbuf_1_96,R_DSEG,0010,0006
L013017?,R_CSEG,060E,0000
L013014?,R_CSEG,0618,0000
L013012?,R_CSEG,058C,0000
_main_off_x_1_96,R_DSEG,0018,0002
L013010?,R_CSEG,057F,0000
L010009?,R_CSEG,03FC,0000
L010008?,R_CSEG,0338,0000
L010005?,R_CSEG,0380,0000
L010002?,R_CSEG,03C5,0000
L013026?,R_CSEG,04D4,0000
L013024?,R_CSEG,061A,0000
L013023?,R_CSEG,05F6,0000
L013020?,R_CSEG,0604,0000
L013033?,R_CSEG,05A5,0000
L013032?,R_CSEG,05A2,0000
L013031?,R_CSEG,0595,0000
L013030?,R_CSEG,0593,0000
__str_0,R_CONST,0000,0000
__str_1,R_CONST,0034,0000
__str_2,R_CONST,0037,0000
__str_3,R_CONST,003A,0000
__str_4,R_CONST,003D,0000
__str_5,R_CONST,0059,0000
__str_6,R_CONST,00A2,0000
L011006?,R_CSEG,044B,0000
L011005?,R_CSEG,0432,0000
L013049?,R_CSEG,0552,0000
L008006?,R_CSEG,011E,0000
L011001?,R_CSEG,0427,0000
L008003?,R_CSEG,0104,0000
L008002?,R_CSEG,0177,0000
_main_joy_y_1_96,R_DSEG,0016,0002
L012001?,R_CSEG,046B,0000
L009004?,R_CSEG,02B1,0000
L009001?,R_CSEG,0272,0000
L013008?,R_CSEG,056F,0000
L013006?,R_CSEG,0562,0000
L013004?,R_CSEG,0552,0000
L013002?,R_CSEG,0545,0000
_main_acc_z_1_96,R_DSEG,0020,0002
_nunchuck_init_sloc0_1_0,R_DSEG,0006,0002
</LOCALS>

<PUBLICS>
_nunchuck_getdata,R_CSEG,023D,0000
_main,R_CSEG,0477,0000
_I2C_read,R_CSEG,0089,0000
_nunchuck_init_PARM_1,R_BSEG,0000,0001
_getchar1,R_CSEG,046B,0000
_putchar1,R_CSEG,0409,0000
__c51_external_startup,R_CSEG,0000,0000
_UART1_Init,R_CSEG,02B6,0000
_I2C_start,R_CSEG,0092,0000
_I2C_stop,R_CSEG,00A0,0000
_Timer4ms,R_CSEG,004F,0000
_nunchuck_init,R_CSEG,00A5,0000
_I2C_write,R_CSEG,0080,0000
</PUBLICS>

<EXTERNALS>
__divulong,any,0000,0000
_printf,any,0000,0000
__divulong_PARM_2,any,0000,0000
__gptrput,any,0000,0000
_crt0,any,0000,0000
</EXTERNALS>

<CODE AT 0000>
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_CSEG>
</CODE>

<CODE AT 0000>
02 addr16(_crt0;)  
</CODE>

<CODE R_HOME>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_GSINIT>
</CODE>

<CODE R_DINIT>
</CODE>

<CODE R_CSEG>
53 D9 BF
75 FF 80
75 EF 06
43 A9 03
43 B2 03
75 8D 30
53 8E F4
43 8E 08
85 8D 8B
53 89 0F
43 89 20
D2 8E
75 98 52
75 A4 10
43 A6 06
75 E1 05
75 E2 40
43 8E 04
53 89 F0
43 89 02
75 8C 60
75 8A 60
D2 8C
75 C1 5C
43 C1 80
D2 A2
75 82 00
22
AA 82
AB BF
75 BF 0F
43 E4 01
75 92 80
75 93 44
85 92 94
85 93 95
75 91 04
7C 00
C3
EC
9A
50 rel2(L003007?;)
E5 91
30 E7 rel3(L003001?;)
53 91 7F
0C
80 rel2(L003004?;)
75 91 00
8B BF
22
85 82 C2
C2 C0
30 C0 rel3(L004001?;)
22
C2 C0
30 C0 rel3(L005001?;)
85 C2 82
22
D2 C1
D2 C5
C2 C4
C2 C0
30 C0 rel3(L006001?;)
C2 C5
22
D2 C4
C2 C0
22
12 addr16(_I2C_start;)  
75 82 A4
12 addr16(_I2C_write;)  
75 82 F0
12 addr16(_I2C_write;)  
75 82 55
12 addr16(_I2C_write;)  
12 addr16(_I2C_stop;)  
75 82 01
12 addr16(_Timer4ms;)  
12 addr16(_I2C_start;)  
75 82 A4
12 addr16(_I2C_write;)  
75 82 FB
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
12 addr16(_I2C_stop;)  
75 82 01
12 addr16(_Timer4ms;)  
12 addr16(_I2C_start;)  
75 82 A4
12 addr16(_I2C_write;)  
75 82 FA
12 addr16(_I2C_write;)  
12 addr16(_I2C_stop;)  
75 82 03
12 addr16(_Timer4ms;)  
12 addr16(_I2C_start;)  
75 82 A5
12 addr16(_I2C_write;)  
7A 00
BA 06 rel3(L008013?;)
50 rel2(L008006?;)
EA
24 data8(_nunchuck_init_buf_1_78;)
F8
C0 02
C0 00
12 addr16(_I2C_read;)  
E5 82
D0 00
D0 02
F6
0A
80 rel2(L008003?;)
C2 C1
12 addr16(_I2C_stop;)  
75 82 03
12 addr16(_Timer4ms;)  
30 bit(_nunchuck_init_PARM_1;) rel3(L008002?;)
AA data8(_nunchuck_init_buf_1_78;0x0005;+;)
7B 00
AC data8(_nunchuck_init_buf_1_78;0x0004;+;)
7D 00
85 data8(_nunchuck_init_buf_1_78;0x0003;+;) data8(_nunchuck_init_sloc0_1_0;)
75 data8(_nunchuck_init_sloc0_1_0;0x0001;+;) 00
85 data8(_nunchuck_init_buf_1_78;0x0002;+;) data8(_nunchuck_init_sloc1_1_0;)
75 data8(_nunchuck_init_sloc1_1_0;0x0001;+;) 00
85 data8(_nunchuck_init_buf_1_78;0x0001;+;) data8(_nunchuck_init_sloc2_1_0;)
75 data8(_nunchuck_init_sloc2_1_0;0x0001;+;) 00
AE data8(_nunchuck_init_buf_1_78;)
7F 00
C0 02
C0 03
C0 04
C0 05
C0 data8(_nunchuck_init_sloc0_1_0;)
C0 data8(_nunchuck_init_sloc0_1_0;0x0001;+;)
C0 data8(_nunchuck_init_sloc1_1_0;)
C0 data8(_nunchuck_init_sloc1_1_0;0x0001;+;)
C0 data8(_nunchuck_init_sloc2_1_0;)
C0 data8(_nunchuck_init_sloc2_1_0;0x0001;+;)
C0 06
C0 07
74 data8(__str_0;)
C0 E0
74 data8(__str_0;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F1
F5 81
12 addr16(_I2C_start;)  
75 82 A4
12 addr16(_I2C_write;)  
75 82 F0
12 addr16(_I2C_write;)  
75 82 AA
12 addr16(_I2C_write;)  
12 addr16(_I2C_stop;)  
75 82 01
12 addr16(_Timer4ms;)  
12 addr16(_I2C_start;)  
75 82 A4
12 addr16(_I2C_write;)  
75 82 40
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
12 addr16(_I2C_stop;)  
75 82 01
12 addr16(_Timer4ms;)  
12 addr16(_I2C_start;)  
75 82 A4
12 addr16(_I2C_write;)  
75 82 40
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
12 addr16(_I2C_stop;)  
75 82 01
12 addr16(_Timer4ms;)  
12 addr16(_I2C_start;)  
75 82 A4
12 addr16(_I2C_write;)  
75 82 40
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
12 addr16(_I2C_stop;)  
75 82 01
02 addr16(_Timer4ms;)  
AA 82
AB 83
AC F0
C0 02
C0 03
C0 04
12 addr16(_I2C_start;)  
75 82 A4
12 addr16(_I2C_write;)  
75 82 00
12 addr16(_I2C_write;)  
12 addr16(_I2C_stop;)  
75 82 03
12 addr16(_Timer4ms;)  
12 addr16(_I2C_start;)  
75 82 A5
12 addr16(_I2C_write;)  
D0 04
D0 03
D0 02
7D 00
BD 06 rel3(L009010?;)
50 rel2(L009004?;)
ED
2A
FE
E4
3B
FF
8C 00
C0 02
C0 03
C0 04
C0 05
C0 06
C0 07
C0 00
12 addr16(_I2C_read;)  
E5 82
D0 00
D0 07
D0 06
D0 05
D0 04
D0 03
D0 02
64 17
24 17
F9
8E 82
8F 83
88 F0
12 addr16(__gptrput;)  
0D
80 rel2(L009001?;)
C2 C1
02 addr16(_I2C_stop;)  
AA 82
AB 83
AC F0
FD
75 E5 0C
75 D2 20
8A data8(__divulong_PARM_2;)
8B data8(__divulong_PARM_2;0x0001;+;)
8C data8(__divulong_PARM_2;0x0002;+;)
8D data8(__divulong_PARM_2;0x0003;+;)
90 6C 00
75 F0 DC
74 02
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
C3
13
F5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
EC
13
F5 data8(_UART1_Init_sloc0_1_0;0x0002;+;)
EB
13
F5 data8(_UART1_Init_sloc0_1_0;0x0001;+;)
EA
13
F5 data8(_UART1_Init_sloc0_1_0;)
75 data8(__divulong_PARM_2;) FF
75 data8(__divulong_PARM_2;0x0001;+;) FF
75 data8(__divulong_PARM_2;0x0002;+;) 00
75 data8(__divulong_PARM_2;0x0003;+;) 00
85 data8(_UART1_Init_sloc0_1_0;) 82
85 data8(_UART1_Init_sloc0_1_0;0x0001;+;) 83
85 data8(_UART1_Init_sloc0_1_0;0x0002;+;) F0
E5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
12 addr16(__divulong;)  
AE 82
AF 83
A8 F0
F9
C3
EE
94 01
EF
94 00
E8
94 00
E9
94 00
50 rel2(L010008?;)
E4
C3
95 data8(_UART1_Init_sloc0_1_0;)
FA
E4
95 data8(_UART1_Init_sloc0_1_0;0x0001;+;)
FB
74 01
95 data8(_UART1_Init_sloc0_1_0;0x0002;+;)
FC
E4
95 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
FD
8A B4
8B B5
43 AC 03
02 addr16(L010009?;)  
C3
EE
94 04
EF
94 00
E8
94 00
E9
94 00
50 rel2(L010005?;)
E5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
C3
13
FD
E5 data8(_UART1_Init_sloc0_1_0;0x0002;+;)
13
FC
E5 data8(_UART1_Init_sloc0_1_0;0x0001;+;)
13
FB
E5 data8(_UART1_Init_sloc0_1_0;)
13
FA
ED
C3
13
FD
EC
13
FC
EB
13
FB
EA
13
FA
E4
C3
9A
FA
E4
9B
FB
74 01
9C
FC
E4
9D
FD
8A B4
8B B5
53 AC FC
43 AC 01
02 addr16(L010009?;)  
C3
EE
94 0C
EF
94 00
E8
94 00
E9
94 00
50 rel2(L010002?;)
75 data8(__divulong_PARM_2;) 0C
E4
F5 data8(__divulong_PARM_2;0x0001;+;)
F5 data8(__divulong_PARM_2;0x0002;+;)
F5 data8(__divulong_PARM_2;0x0003;+;)
85 data8(_UART1_Init_sloc0_1_0;) 82
85 data8(_UART1_Init_sloc0_1_0;0x0001;+;) 83
85 data8(_UART1_Init_sloc0_1_0;0x0002;+;) F0
E5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
FD
E4
C3
9A
FA
E4
9B
FB
74 01
9C
FC
E4
9D
FD
8A B4
8B B5
53 AC FC
80 rel2(L010009?;)
75 data8(__divulong_PARM_2;) 30
E4
F5 data8(__divulong_PARM_2;0x0001;+;)
F5 data8(__divulong_PARM_2;0x0002;+;)
F5 data8(__divulong_PARM_2;0x0003;+;)
85 data8(_UART1_Init_sloc0_1_0;) 82
85 data8(_UART1_Init_sloc0_1_0;0x0001;+;) 83
85 data8(_UART1_Init_sloc0_1_0;0x0002;+;) F0
E5 data8(_UART1_Init_sloc0_1_0;0x0003;+;)
12 addr16(__divulong;)  
AA 82
AB 83
AC F0
FD
E4
C3
9A
FA
E4
9B
FB
74 01
9C
FC
E4
9D
FD
8A B4
8B B5
53 AC FC
43 AC 02
43 D2 02
43 AC 40
75 E3 01
75 E2 40
22
AA 82
C0 02
74 data8(__str_1;)
C0 E0
74 data8(__str_1;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
D0 02
BA 0A rel3(L011005?;)
E5 D2
30 E1 rel3(L011001?;)
53 D2 FD
75 D3 0D
C0 02
74 data8(__str_2;)
C0 E0
74 data8(__str_2;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
D0 02
E5 D2
30 E1 rel3(L011006?;)
53 D2 FD
8A D3
74 data8(__str_3;)
C0 E0
74 data8(__str_3;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
15 81
15 81
15 81
22
E5 D2
30 E0 rel3(L012001?;)
53 D2 FE
85 D3 82
22
90 C2 00
75 F0 01
E4
12 addr16(_UART1_Init;)  
75 82 C8
12 addr16(_Timer4ms;)  
D2 bit(_nunchuck_init_PARM_1;)
12 addr16(_nunchuck_init;)  
75 82 64
12 addr16(_Timer4ms;)  
90 data16(_main_rbuf_1_96;)  
75 F0 40
12 addr16(_nunchuck_getdata;)  
AA data8(_main_rbuf_1_96;)
7B 00
EA
24 80
F5 data8(_main_off_x_1_96;)
EB
34 FF
F5 data8(_main_off_x_1_96;0x0001;+;)
AC data8(_main_rbuf_1_96;0x0001;+;)
7D 00
EC
24 80
F5 data8(_main_off_y_1_96;)
ED
34 FF
F5 data8(_main_off_y_1_96;0x0001;+;)
C0 data8(_main_off_y_1_96;)
C0 data8(_main_off_y_1_96;0x0001;+;)
C0 data8(_main_off_x_1_96;)
C0 data8(_main_off_x_1_96;0x0001;+;)
74 data8(__str_4;)
C0 E0
74 data8(__str_4;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 F9
F5 81
90 data16(_main_rbuf_1_96;)  
75 F0 40
12 addr16(_nunchuck_getdata;)  
AE data8(_main_rbuf_1_96;)
7F 00
EE
24 80
FE
EF
34 FF
FF
EE
C3
95 data8(_main_off_x_1_96;)
FE
EF
95 data8(_main_off_x_1_96;0x0001;+;)
FF
AC data8(_main_rbuf_1_96;0x0001;+;)
7D 00
EC
24 80
FC
ED
34 FF
FD
EC
C3
95 data8(_main_off_y_1_96;)
F5 data8(_main_joy_y_1_96;)
ED
95 data8(_main_off_y_1_96;0x0001;+;)
F5 data8(_main_joy_y_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0002;+;)
75 F0 04
A4
F5 data8(_main_acc_x_1_96;)
85 F0 data8(_main_acc_x_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0003;+;)
75 F0 04
A4
F5 data8(_main_acc_y_1_96;)
85 F0 data8(_main_acc_y_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0004;+;)
75 F0 04
A4
F5 data8(_main_acc_z_1_96;)
85 F0 data8(_main_acc_z_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0005;+;)
13
92 data8(_main_but1_1_96;)
E5 data8(_main_rbuf_1_96;0x0005;+;)
A2 E1
92 data8(_main_but2_1_96;)
E5 data8(_main_rbuf_1_96;0x0005;+;)
30 E2 rel3(L013002?;)
74 02
25 data8(_main_acc_x_1_96;)
F5 data8(_main_acc_x_1_96;)
E4
35 data8(_main_acc_x_1_96;0x0001;+;)
F5 data8(_main_acc_x_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0005;+;)
30 E3 rel3(L013004?;)
05 data8(_main_acc_x_1_96;)
E4
B5 data8(_main_acc_x_1_96;) rel3(L013049?;)
05 data8(_main_acc_x_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0005;+;)
30 E4 rel3(L013006?;)
74 02
25 data8(_main_acc_y_1_96;)
F5 data8(_main_acc_y_1_96;)
E4
35 data8(_main_acc_y_1_96;0x0001;+;)
F5 data8(_main_acc_y_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0005;+;)
30 E5 rel3(L013008?;)
05 data8(_main_acc_y_1_96;)
E4
B5 data8(_main_acc_y_1_96;) rel3(L013052?;)
05 data8(_main_acc_y_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0005;+;)
30 E6 rel3(L013010?;)
74 02
25 data8(_main_acc_z_1_96;)
F5 data8(_main_acc_z_1_96;)
E4
35 data8(_main_acc_z_1_96;0x0001;+;)
F5 data8(_main_acc_z_1_96;0x0001;+;)
E5 data8(_main_rbuf_1_96;0x0005;+;)
30 E7 rel3(L013012?;)
05 data8(_main_acc_z_1_96;)
E4
B5 data8(_main_acc_z_1_96;) rel3(L013055?;)
05 data8(_main_acc_z_1_96;0x0001;+;)
30 bit(_main_but2_1_96;) rel3(L013030?;)
7A 31
80 rel2(L013031?;)
7A 30
EA
33
95 E0
FB
30 bit(_main_but1_1_96;) rel3(L013032?;)
75 data8(_main_sloc0_1_0;) 31
80 rel2(L013033?;)
75 data8(_main_sloc0_1_0;) 30
E5 data8(_main_sloc0_1_0;)
FC
33
95 E0
FD
C0 06
C0 07
C0 data8(_main_acc_z_1_96;)
C0 data8(_main_acc_z_1_96;0x0001;+;)
C0 data8(_main_acc_y_1_96;)
C0 data8(_main_acc_y_1_96;0x0001;+;)
C0 data8(_main_acc_x_1_96;)
C0 data8(_main_acc_x_1_96;0x0001;+;)
C0 data8(_main_joy_y_1_96;)
C0 data8(_main_joy_y_1_96;0x0001;+;)
C0 06
C0 07
C0 02
C0 03
C0 04
C0 05
74 data8(__str_5;)
C0 E0
74 data8(__str_5;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 EF
F5 81
D0 07
D0 06
74 7F
B5 data8(_main_joy_y_1_96;) rel3(L013058?;)
E4
B5 data8(_main_joy_y_1_96;0x0001;+;) rel3(L013058?;)
80 rel2(L013059?;)
80 rel2(L013023?;)
7A 75
80 rel2(L013024?;)
74 80
B5 data8(_main_joy_y_1_96;) rel3(L013020?;)
74 FF
B5 data8(_main_joy_y_1_96;0x0001;+;) rel3(L013020?;)
7A 64
80 rel2(L013024?;)
BE 80 rel3(L013017?;)
BF 00 rel3(L013017?;)
7A 72
80 rel2(L013024?;)
BE 81 rel3(L013014?;)
BF FF rel3(L013014?;)
7A 6C
80 rel2(L013024?;)
7A 73
EA
FB
33
95 E0
FC
C0 02
C0 03
C0 04
74 data8(__str_6;)
C0 E0
74 data8(__str_6;0x0008;>>;)
C0 E0
74 80
C0 E0
12 addr16(_printf;)  
E5 81
24 FB
F5 81
D0 02
43 D2 02
8A 82
12 addr16(_putchar1;)  
75 82 64
12 addr16(_Timer4ms;)  
02 addr16(L013026?;)  
</CODE>

<CODE R_CSEG>
</CODE>

<CODE R_XINIT>
</CODE>

<CODE R_CONST>
45 78 74 65 6E 73 69 6F 6E 20 74 79 70 65 3A 20 25
30 32 78 20 20 25 30 32 78 20 20 25 30 32 78 20
20 25 30 32 78 20 20 25 30 32 78 20 20 25 30 32
78 
0A
00
31
0D
00
32
0D
00
33
0D
00
4F 66 66 73 65 74 5F 58 3A 25 34 64 20 4F 66 66 73
65 74 5F 59 3A 25 34 64 
0A
0A
00
42 75 74 74 6F 6E 73 28 5A 3A 25 63 2C 20 43 3A 25
63 29 20 4A 6F 79 73 74 69 63 6B 28 25 34 64 2C
20 25 34 64 29 20 41 63 63 65 6C 65 72 6F 6D 65
74 65 72 28 25 33 64 2C 20 25 33 
64 2C 20 25 33 64 29 
1B
5B 30 4A 
0D
00
20 25 63 
0D
00
</CODE>

<CODE AT 0003>
</CODE>
