<profile>

<section name = "Vivado HLS Report for 'example'" level="0">
<item name = "Date">Sun Mar 11 20:20:29 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">proj_axi_lite</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">13.33</item>
<item name = "Clock uncertainty (ns)">1.67</item>
<item name = "Estimated clock period (ns)">4.97</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 2, 2, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 16</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 92, 104</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 21</column>
<column name="Register">-, -, 36, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="example_BUS_A_s_axi_U">example_BUS_A_s_axi, 0, 0, 92, 104</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp1_fu_53_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp_1_fu_58_p2">+, 0, 0, 8, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_read_reg_64">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="b_read_reg_69">8, 0, 8, 0</column>
<column name="c_0_data_reg">8, 0, 8, 0</column>
<column name="c_0_vld_reg">0, 0, 1, 1</column>
<column name="c_1_data_reg">8, 0, 8, 0</column>
<column name="c_1_vld_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS_A_AWVALID">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_AWREADY">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_AWADDR">in, 6, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_WVALID">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_WREADY">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_WDATA">in, 32, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_WSTRB">in, 4, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_ARVALID">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_ARREADY">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_ARADDR">in, 6, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_RVALID">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_RREADY">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_RDATA">out, 32, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_RRESP">out, 2, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_BVALID">out, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_BREADY">in, 1, s_axi, BUS_A, pointer</column>
<column name="s_axi_BUS_A_BRESP">out, 2, s_axi, BUS_A, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, example, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, example, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, example, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.97</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'c_read', example.cpp:102">read, 1.00, 1.00, -, -, -, s_axi, read, &apos;c&apos;, -, -, -, -, -</column>
<column name="'tmp1', example.cpp:102">add, 0.00, 1.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_1', example.cpp:102">add, 2.97, 3.97, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="example.cpp:102">write, 1.00, 4.97, -, -, -, s_axi, write, &apos;c&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
