<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xmlns:svg="http://www.w3.org/2000/svg" xmlns:x86="http://www.felixcloutier.com/x86"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><link rel="stylesheet" type="text/css" href="style.css"/><a class="dashingAutolink" name="autolink-229"></a><a class="dashAnchor" name="//apple_ref/cpp/Instruction/LDDQU"></a><title>LDDQU</title></head><body><header><nav><ul><li><a href="index.html">Index</a></li><li>March 2018</li></ul></nav></header><h1>LDDQU
		&mdash; Load Unaligned Integer 128 Bits</h1>

<table>
<tbody><tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32-bit Mode</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>F2 0F F0 /<em>r</em> LDDQU <em>xmm1</em>, <em>mem</em></td>
<td>RM</td>
<td>V/V</td>
<td>SSE3</td>
<td>Load unaligned data from <em>mem</em> and return double quadword in <em>xmm1</em>.</td></tr>
<tr>
<td>VEX.128.F2.0F.WIG F0 /r VLDDQU xmm1, m128</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Load unaligned packed integer values from mem to xmm1.</td></tr>
<tr>
<td>VEX.256.F2.0F.WIG F0 /r VLDDQU ymm1, m256</td>
<td>RM</td>
<td>V/V</td>
<td>AVX</td>
<td>Load unaligned packed integer values from mem to ymm1.</td></tr></tbody></table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding<a class="anchor" href="LDDQU.html#instruction-operand-encoding">
			&para;
		</a></h2>
<table>
<tbody><tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>RM</td>
<td>ModRM:reg (w)</td>
<td>ModRM:r/m (r)</td>
<td>NA</td>
<td>NA</td></tr></tbody></table>
<h2 id="description">Description<a class="anchor" href="LDDQU.html#description">
			&para;
		</a></h2>
<p>The instruction is <em>functionally similar</em> to (V)MOVDQU ymm/xmm, m256/m128 for loading from memory. That is: 32/16 bytes of data starting at an address specified by the source memory operand (second operand) are fetched from memory and placed in a destination register (first operand). The source operand need not be aligned on a 32/16-byte boundary. Up to 64/32 bytes may be loaded from memory; this is implementation dependent.</p>
<p>This instruction may improve performance relative to (V)MOVDQU if the source operand crosses a cache line boundary. In situations that require the data loaded by (V)LDDQU be modified and stored to the same location, use (V)MOVDQU or (V)MOVDQA instead of (V)LDDQU. To move a double quadword to or from memory locations that are known to be aligned on 16-byte boundaries, use the (V)MOVDQA instruction.</p>
<h2 id="implementation-notes">Implementation Notes<a class="anchor" href="LDDQU.html#implementation-notes">
			&para;
		</a></h2>
<ul>
<li>If the source is aligned to a 32/16-byte boundary, based on the implementation, the 32/16 bytes may be loaded more than once. For that reason, the usage of (V)LDDQU should be avoided when using uncached or write-combining (WC) memory regions. For uncached or WC memory regions, keep using (V)MOVDQU.</li>
<li>This instruction is a replacement for (V)MOVDQU (load) in situations where cache line splits significantly affect performance. It should not be used in situations where store-load forwarding is performance critical. If performance of store-load forwarding is critical to the application, use (V)MOVDQA store-load pairs when data is 256/128-bit aligned or (V)MOVDQU store-load pairs when data is 256/128-bit unaligned.</li>
<li>If the memory address is not aligned on 32/16-byte boundary, some implementations may load up to 64/32 bytes and return 32/16 bytes in the destination. Some processor implementations may issue multiple loads to access the appropriate 32/16 bytes. Developers of multi-threaded or multi-processor software should be aware that on these processors the loads will be performed in a non-atomic way.</li>
<li>If alignment checking is enabled (CR0.AM = 1, RFLAGS.AC = 1, and CPL = 3), an alignment-check exception (#AC) may or may not be generated (depending on processor implementation) when the memory address is not aligned on an 8-byte boundary.</li></ul>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).</p>
<p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<h2 id="operation">Operation<a class="anchor" href="LDDQU.html#operation">
			&para;
		</a></h2>
<h3 id="lddqu--128-bit-legacy-sse-version-">LDDQU (128-bit Legacy SSE version)<a class="anchor" href="LDDQU.html#lddqu--128-bit-legacy-sse-version-">
			&para;
		</a></h3>
<pre>DEST[127:0] &larr; SRC[127:0]
DEST[MAXVL-1:128] (Unmodified)
</pre>
<h3 id="vlddqu--vex-128-encoded-version-">VLDDQU (VEX.128 encoded version)<a class="anchor" href="LDDQU.html#vlddqu--vex-128-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[127:0] &larr; SRC[127:0]
DEST[MAXVL-1:128] &larr; 0
</pre>
<h3 id="vlddqu--vex-256-encoded-version-">VLDDQU (VEX.256 encoded version)<a class="anchor" href="LDDQU.html#vlddqu--vex-256-encoded-version-">
			&para;
		</a></h3>
<pre>DEST[255:0] &larr; SRC[255:0]
</pre>
<h2 id="intel-c-c++-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent<a class="anchor" href="LDDQU.html#intel-c-c++-compiler-intrinsic-equivalent">
			&para;
		</a></h2>
<pre>LDDQU: __m128i _mm_lddqu_si128 (__m128i * p);
</pre>
<pre>VLDDQU: __m256i _mm256_lddqu_si256 (__m256i * p);
</pre>
<h2 class="exceptions" id="numeric-exceptions">Numeric Exceptions<a class="anchor" href="LDDQU.html#numeric-exceptions">
			&para;
		</a></h2>
<p>None</p>
<h2 class="exceptions" id="other-exceptions">Other Exceptions<a class="anchor" href="LDDQU.html#other-exceptions">
			&para;
		</a></h2>
<p>See Exceptions Type 4;</p>
<p>Note treatment of #AC varies.</p><footer><p>
		This UNOFFICIAL, mechanically-separated, non-verified reference is provided for convenience, but it may be
		inc<span style="opacity: 0.2">omp</span>lete or b<sub>r</sub>oke<sub>n</sub> in various obvious or non-obvious
		ways. Refer to <a href="https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf">Intel&reg; 64 and IA-32 Architectures Software Developer&rsquo;s Manual</a> for anything serious.
	</p></footer>
</body></html>