module top (
  input RSTN,
  input [3:0] BTN_y,
  output [4:0] BTN_x,
  input [15:0] SW,
  input clk_100mhz,
  output CR,
  output RDY,
  output readn,
  output seg_clk,
  output seg_sout,
  output SEG_PEN,
  output seg_clrn,
  output led_clk,
  output led_sout,
  output LED_PEN,
  output led_clrn
  )
  
  wire [4:0] Key_out_Din;
  wire [3:0] Pulse;
  wire [3:0] BTN_OK;
  wire [15:0] SW_OK;
  wire [31:0] Div;
  wire Clk_CPU;
  wire IO_clk;
  wire [31:0] Ai;
  wire [31:0] Bi;
	wire [7:0] blink;
	wire [7:0] LE_out;
	wire [7:0] point_out;
	wire [31:0] Disp_num;
	wire GPIOE0;
	wire GPIOF0;
	wire [31:0] CPU2IO;
	wire [31:0] PC;
	wire [31:0] inst;
	wire [31:0] Counter_out;
	wire [31:0] Addr_out;
	wire [31:0] Data_out;
	wire [31:0] Data_in;
	wire [1:0] counter_set;
	wire [15:0] LED_out;
	wire mem_w;
	wire [31:0] ram_data_out;
	wire [31:0] ram_data_in;
	wire Counter0_out;
	wire Counter1_out;
	wire Counter2_out;
	wire Counter_we;
	wire [9:0] ram_addr;
	wire ram_we;
	wire [4:0] State;
	
	assign IO_clk = Clk_CPU;
  
  Multi_CPU U1 (
    .clk(Clk_CPU),
    .reset(rst),
    .inst_out(inst[31:0]),
    .INT(Counter0_out),
    .PC_out(PC[31:0]),
    .mem_w(mem_w),
    .Addr_out(Addr_out[31:0]),
    .Data_in(Data_in[31:0]),
    .Data_out(Data_out[31:0]),
    .state(State[4:0]),
    .CPU_MIO(),
    .MIO_ready(1'b1)
    );
  
  RAM_B U3 (
    .clka(clk_100mhz),
    .wea(ram_we),
    .addra(ram_addr[9:0]),
    .dina(ram_data_in[31:0]),
    .douta(ram_data_out[31:0])
    );
  
  MIO_BUS U4 (
    .clk(clk_100mhz),
		.rst(rst),
		.BTN(BTN_OK[3:0]),
		.SW(SW_OK[15:0]),
		.mem_w(mem_w),
		.Cpu_data2bus(Data_out[31:0]),
		.addr_bus(Addr_out[31:0]),
		.ram_data_out(ram_data_out[31:0]),
		.led_out(LED_out[15:0]),
		.counter_out(Counter_out[31:0]),
		.counter0_out(Counter0_out),
		.counter1_out(Counter1_out),
		.counter2_out(Counter2_out),
		.Cpu_data4bus(Data_in[31:0]),
		.ram_data_in(ram_data_in[31:0]),
		.ram_addr(ram_addr[9:0]),
		.data_ram_we(ram_we),
		.GPIOf0000000_we(GPIOF0),
		.GPIOe0000000_we(GPIOE0),
	  .counter_we(Counter_we),
		.Peripheral_in(CPU2IO[31:0])
		);
		
  SEnter_2_32 M4 (
    .clk(clk_100mhz),
		.BTN(BTN_OK[2:0]),
		.Ctrl({SW_OK[7:5], SW_OK[15], SW_OK[0]}),
		.D_ready(RDY),
	  .Din(Key_out_Din[4:0]),
		.readn(readn),
		.Ai(Ai[31:0]),
		.Bi(Bi[31:0]),
		.blink(blink[7:0])
		);
		
	Multi_8CH32 U5 (
	  .clk(IO_clk),
	  .rst(rst),
		.EN(GPIOE0),
		.Test(SW_OK[7:5]),
		.point_in({Div[31:0], Div[31:13], State[4:0], 8'h00}),
		.LES(64'h0000_0000_0000_0000),
		.Data0(CPU2IO[31:0]),
		.data1({1'b0, 1'b0, PC[31:2]}),
		.data2(inst[31:0]),
		.data3(Counter_out[31:0]),
		.data4(Addr_out[31:0]),
		.data5(Data_out[31:0]),
		.data6(Data_in[31:0]),
		.data7(PC[31:0]),
		.point_out(point_out[7:0]),
		.LE_out(LE_out[7:0]),
		.Disp_num(Disp_num[31:0])
		);
		
	SSeg7_Dev U6 (
	  .clk(clk_100mhz),
		.rst(rst),
		.Start(Div[20]),
		.SW0(SW_OK[0]),
		.flash(Div[25]),
		.Hexs(Disp_num[31:0]),
		.point(point_out[7:0]),
		.LES(LE_out[7:0]),
		.seg_clk(seg_clk),
		.seg_sout(seg_sout),
		.SEG_PEN(SEG_PEN),
		.seg_clrn(seg_clrn)
		);
	
	SPIO U7 (
	  .clk(IO_clk),
	  .rst(rst),
	  .Start(Div[20]),
	  .EN(GPIOF0),
		.P_Data(CPU2IO[31:0]),
		.counter_set(counter_set[1:0]),
		.LED_out(LED_out[15:0]),
		.led_clk(led_clk),
		.led_sout(led_sout),
		.led_clrn(led_clrn),
		.LED_PEN(LED_PEN),
		.GPIOf0()		 
		);
  
  clk_div U8 (
    .clk(clk_100mhz),
		.rst(rst),
		.SW2(SW_OK[2]),
		.clkdiv(Div[31:0]),
		.Clk_CPU(Clk_CPU)
		);
  
  SAnti_jitter U9 (
    .clk(clk_100mhz),
		.RSTN(RSTN),
		.readn(readn),
		.Key_y(BTN_y[3:0]),
		.Key_x(BTN_x[4:0]),
		.SW(SW), 
		.Key_out(Key_out_Din[4:0]),
		.Key_ready(RDY),
		.pulse_out(Pulse[3:0]),
		.BTN_OK(BTN_OK[3:0]),
		.SW_OK(SW_OK[15:0]),
		.CR(CR),
		.rst(rst)
		);
		
	Counter_x U10 (
	  .clk(IO_clk),
		.rst(rst),
		.clk0(Div[8]),
		.clk1(Div[9]),
		.clk2(Div[11]),
		.counter_we(Counter_we),
		.counter_val(CPU2IO[31:0]),
		.counter_ch(counter_set[1:0]),
		.counter0_OUT(Counter0_out),
		.counter1_OUT(Counter1_out),
		.counter2_OUT(Counter2_out),
		.counter_out(Counter_out[31:0])			
		);
  
  
endmodule