IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.19        Core1: 75.43        
Core2: 29.66        Core3: 83.62        
Core4: 28.18        Core5: 84.13        
Core6: 20.03        Core7: 72.96        
Core8: 33.21        Core9: 27.71        
Core10: 24.43        Core11: 89.95        
Core12: 20.26        Core13: 95.22        
Core14: 27.44        Core15: 79.01        
Core16: 20.93        Core17: 85.95        
Core18: 27.81        Core19: 76.06        
Core20: 34.16        Core21: 79.83        
Core22: 24.66        Core23: 87.08        
Core24: 27.08        Core25: 84.35        
Core26: 27.24        Core27: 79.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.38
Socket1: 82.24
DDR read Latency(ns)
Socket0: 29635.34
Socket1: 213.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.44        Core1: 76.47        
Core2: 29.04        Core3: 83.90        
Core4: 26.91        Core5: 84.21        
Core6: 24.03        Core7: 75.92        
Core8: 23.96        Core9: 34.10        
Core10: 22.67        Core11: 90.13        
Core12: 23.28        Core13: 98.58        
Core14: 25.82        Core15: 80.19        
Core16: 24.99        Core17: 86.60        
Core18: 26.46        Core19: 75.13        
Core20: 26.33        Core21: 80.94        
Core22: 21.48        Core23: 87.00        
Core24: 28.60        Core25: 84.22        
Core26: 10.70        Core27: 78.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.05
Socket1: 83.07
DDR read Latency(ns)
Socket0: 30913.97
Socket1: 215.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.87        Core1: 74.87        
Core2: 25.37        Core3: 81.36        
Core4: 24.48        Core5: 83.33        
Core6: 23.04        Core7: 72.50        
Core8: 26.73        Core9: 33.59        
Core10: 28.70        Core11: 90.21        
Core12: 20.89        Core13: 99.22        
Core14: 20.00        Core15: 80.36        
Core16: 23.07        Core17: 83.82        
Core18: 25.74        Core19: 75.38        
Core20: 22.69        Core21: 75.84        
Core22: 24.68        Core23: 86.91        
Core24: 26.09        Core25: 84.77        
Core26: 25.32        Core27: 78.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.37
Socket1: 81.89
DDR read Latency(ns)
Socket0: 27752.42
Socket1: 212.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.09        Core1: 76.01        
Core2: 34.56        Core3: 84.16        
Core4: 32.99        Core5: 84.51        
Core6: 37.03        Core7: 67.61        
Core8: 35.08        Core9: 32.78        
Core10: 33.93        Core11: 90.69        
Core12: 33.81        Core13: 99.18        
Core14: 20.05        Core15: 77.20        
Core16: 19.61        Core17: 86.63        
Core18: 23.06        Core19: 77.93        
Core20: 26.87        Core21: 82.28        
Core22: 29.82        Core23: 88.48        
Core24: 36.41        Core25: 82.57        
Core26: 38.12        Core27: 79.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.16
Socket1: 82.77
DDR read Latency(ns)
Socket0: 32915.44
Socket1: 214.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.38        Core1: 77.86        
Core2: 27.71        Core3: 83.29        
Core4: 24.72        Core5: 85.41        
Core6: 23.38        Core7: 75.49        
Core8: 11.02        Core9: 33.52        
Core10: 23.04        Core11: 91.39        
Core12: 24.34        Core13: 96.76        
Core14: 20.45        Core15: 81.38        
Core16: 25.77        Core17: 87.11        
Core18: 25.26        Core19: 81.42        
Core20: 29.82        Core21: 82.72        
Core22: 24.68        Core23: 86.66        
Core24: 25.47        Core25: 86.83        
Core26: 35.94        Core27: 79.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.39
Socket1: 84.08
DDR read Latency(ns)
Socket0: 32931.71
Socket1: 219.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.14        Core1: 79.15        
Core2: 24.41        Core3: 83.88        
Core4: 22.91        Core5: 88.15        
Core6: 25.01        Core7: 76.36        
Core8: 25.53        Core9: 35.08        
Core10: 27.42        Core11: 90.60        
Core12: 29.84        Core13: 97.35        
Core14: 24.89        Core15: 79.44        
Core16: 20.85        Core17: 88.02        
Core18: 32.81        Core19: 80.44        
Core20: 25.13        Core21: 83.38        
Core22: 17.59        Core23: 86.34        
Core24: 26.22        Core25: 86.00        
Core26: 11.43        Core27: 79.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.55
Socket1: 84.51
DDR read Latency(ns)
Socket0: 30393.87
Socket1: 220.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.14        Core1: 84.65        
Core2: 21.57        Core3: 97.77        
Core4: 27.09        Core5: 90.75        
Core6: 27.74        Core7: 73.83        
Core8: 25.30        Core9: 43.31        
Core10: 27.32        Core11: 98.37        
Core12: 21.42        Core13: 114.61        
Core14: 24.57        Core15: 111.15        
Core16: 25.61        Core17: 105.91        
Core18: 25.70        Core19: 108.52        
Core20: 31.99        Core21: 105.49        
Core22: 25.33        Core23: 93.60        
Core24: 21.41        Core25: 82.74        
Core26: 23.37        Core27: 100.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.08
Socket1: 96.05
DDR read Latency(ns)
Socket0: 35868.94
Socket1: 249.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.34        Core1: 87.15        
Core2: 21.09        Core3: 96.30        
Core4: 10.78        Core5: 87.79        
Core6: 16.73        Core7: 76.87        
Core8: 20.83        Core9: 47.70        
Core10: 22.14        Core11: 96.90        
Core12: 32.30        Core13: 113.67        
Core14: 19.89        Core15: 108.53        
Core16: 34.19        Core17: 105.12        
Core18: 28.48        Core19: 106.72        
Core20: 30.57        Core21: 99.92        
Core22: 24.94        Core23: 93.30        
Core24: 25.09        Core25: 81.32        
Core26: 25.48        Core27: 95.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.12
Socket1: 94.76
DDR read Latency(ns)
Socket0: 39721.07
Socket1: 246.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.45        Core1: 85.83        
Core2: 10.60        Core3: 97.28        
Core4: 20.60        Core5: 88.12        
Core6: 23.51        Core7: 73.99        
Core8: 28.51        Core9: 45.55        
Core10: 23.04        Core11: 96.10        
Core12: 24.28        Core13: 113.45        
Core14: 29.31        Core15: 104.40        
Core16: 23.70        Core17: 104.65        
Core18: 22.85        Core19: 104.94        
Core20: 27.86        Core21: 104.77        
Core22: 27.76        Core23: 95.11        
Core24: 24.41        Core25: 80.20        
Core26: 21.92        Core27: 96.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.09
Socket1: 94.63
DDR read Latency(ns)
Socket0: 33266.58
Socket1: 247.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.92        Core1: 85.23        
Core2: 20.78        Core3: 95.40        
Core4: 14.50        Core5: 86.66        
Core6: 34.26        Core7: 70.62        
Core8: 36.89        Core9: 47.58        
Core10: 37.62        Core11: 95.97        
Core12: 31.81        Core13: 113.03        
Core14: 33.69        Core15: 109.27        
Core16: 22.36        Core17: 102.68        
Core18: 23.95        Core19: 107.07        
Core20: 26.20        Core21: 100.76        
Core22: 29.53        Core23: 92.24        
Core24: 22.86        Core25: 75.20        
Core26: 21.65        Core27: 94.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.78
Socket1: 93.17
DDR read Latency(ns)
Socket0: 40493.81
Socket1: 244.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.46        Core1: 86.01        
Core2: 31.72        Core3: 96.33        
Core4: 10.38        Core5: 88.02        
Core6: 35.59        Core7: 70.72        
Core8: 20.91        Core9: 47.44        
Core10: 29.04        Core11: 97.19        
Core12: 23.44        Core13: 113.82        
Core14: 20.78        Core15: 110.18        
Core16: 24.20        Core17: 103.36        
Core18: 26.02        Core19: 106.19        
Core20: 32.16        Core21: 104.74        
Core22: 34.92        Core23: 92.93        
Core24: 32.38        Core25: 75.71        
Core26: 32.67        Core27: 93.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.07
Socket1: 94.04
DDR read Latency(ns)
Socket0: 39216.58
Socket1: 243.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.90        Core1: 85.42        
Core2: 27.82        Core3: 97.85        
Core4: 26.11        Core5: 88.91        
Core6: 20.59        Core7: 72.55        
Core8: 24.80        Core9: 49.09        
Core10: 25.09        Core11: 102.67        
Core12: 24.69        Core13: 114.17        
Core14: 31.74        Core15: 114.65        
Core16: 24.71        Core17: 104.14        
Core18: 23.19        Core19: 111.36        
Core20: 35.51        Core21: 102.95        
Core22: 26.50        Core23: 92.03        
Core24: 23.78        Core25: 77.24        
Core26: 11.11        Core27: 93.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.12
Socket1: 95.22
DDR read Latency(ns)
Socket0: 36769.56
Socket1: 247.22
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.93        Core1: 111.83        
Core2: 26.61        Core3: 100.64        
Core4: 34.68        Core5: 104.19        
Core6: 28.88        Core7: 115.91        
Core8: 31.92        Core9: 47.67        
Core10: 23.00        Core11: 112.87        
Core12: 28.49        Core13: 105.95        
Core14: 27.40        Core15: 105.82        
Core16: 22.90        Core17: 127.01        
Core18: 10.27        Core19: 110.36        
Core20: 25.86        Core21: 101.40        
Core22: 23.00        Core23: 109.57        
Core24: 25.44        Core25: 124.62        
Core26: 25.86        Core27: 121.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.26
Socket1: 109.03
DDR read Latency(ns)
Socket0: 32532.02
Socket1: 264.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.00        Core1: 114.68        
Core2: 26.35        Core3: 101.84        
Core4: 28.61        Core5: 106.62        
Core6: 24.27        Core7: 119.22        
Core8: 24.22        Core9: 51.32        
Core10: 22.75        Core11: 118.20        
Core12: 10.54        Core13: 107.28        
Core14: 22.72        Core15: 110.18        
Core16: 17.91        Core17: 128.87        
Core18: 23.43        Core19: 116.31        
Core20: 25.66        Core21: 105.25        
Core22: 32.47        Core23: 110.33        
Core24: 21.15        Core25: 126.58        
Core26: 31.46        Core27: 123.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.34
Socket1: 111.80
DDR read Latency(ns)
Socket0: 32683.84
Socket1: 268.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.73        Core1: 113.02        
Core2: 25.50        Core3: 100.04        
Core4: 32.90        Core5: 103.67        
Core6: 25.49        Core7: 115.13        
Core8: 27.94        Core9: 27.61        
Core10: 24.30        Core11: 110.41        
Core12: 25.75        Core13: 104.22        
Core14: 26.81        Core15: 105.36        
Core16: 21.64        Core17: 128.95        
Core18: 22.03        Core19: 115.24        
Core20: 22.25        Core21: 103.47        
Core22: 22.00        Core23: 109.31        
Core24: 26.82        Core25: 126.33        
Core26: 37.54        Core27: 121.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.84
Socket1: 108.84
DDR read Latency(ns)
Socket0: 30836.48
Socket1: 266.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.43        Core1: 112.49        
Core2: 26.47        Core3: 101.67        
Core4: 31.80        Core5: 107.19        
Core6: 25.76        Core7: 121.32        
Core8: 31.70        Core9: 55.10        
Core10: 25.44        Core11: 118.90        
Core12: 23.58        Core13: 107.82        
Core14: 22.21        Core15: 111.79        
Core16: 11.11        Core17: 130.37        
Core18: 20.19        Core19: 114.25        
Core20: 22.70        Core21: 103.58        
Core22: 19.18        Core23: 111.48        
Core24: 22.81        Core25: 124.85        
Core26: 24.62        Core27: 123.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.78
Socket1: 111.87
DDR read Latency(ns)
Socket0: 34693.79
Socket1: 268.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.60        Core1: 111.55        
Core2: 33.47        Core3: 100.84        
Core4: 32.71        Core5: 105.92        
Core6: 32.23        Core7: 120.57        
Core8: 37.54        Core9: 65.35        
Core10: 30.78        Core11: 113.26        
Core12: 30.64        Core13: 104.86        
Core14: 34.07        Core15: 108.82        
Core16: 35.89        Core17: 135.09        
Core18: 33.36        Core19: 112.29        
Core20: 32.97        Core21: 107.14        
Core22: 35.89        Core23: 110.93        
Core24: 27.38        Core25: 130.62        
Core26: 24.51        Core27: 121.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.32
Socket1: 111.05
DDR read Latency(ns)
Socket0: 38143.05
Socket1: 265.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.41        Core1: 111.90        
Core2: 20.56        Core3: 101.19        
Core4: 23.78        Core5: 107.06        
Core6: 24.08        Core7: 116.67        
Core8: 30.64        Core9: 44.41        
Core10: 25.95        Core11: 117.73        
Core12: 26.93        Core13: 107.85        
Core14: 26.90        Core15: 107.19        
Core16: 10.23        Core17: 137.19        
Core18: 24.97        Core19: 111.48        
Core20: 28.48        Core21: 104.77        
Core22: 25.47        Core23: 110.30        
Core24: 30.78        Core25: 134.83        
Core26: 21.75        Core27: 123.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.25
Socket1: 111.41
DDR read Latency(ns)
Socket0: 32450.74
Socket1: 267.46
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.78        Core1: 81.95        
Core2: 30.48        Core3: 99.85        
Core4: 25.26        Core5: 83.35        
Core6: 20.90        Core7: 92.93        
Core8: 35.15        Core9: 28.77        
Core10: 24.41        Core11: 79.32        
Core12: 10.28        Core13: 104.75        
Core14: 33.33        Core15: 88.58        
Core16: 34.20        Core17: 78.20        
Core18: 29.55        Core19: 86.94        
Core20: 35.75        Core21: 92.12        
Core22: 36.41        Core23: 87.34        
Core24: 33.32        Core25: 87.67        
Core26: 25.61        Core27: 92.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.28
Socket1: 88.04
DDR read Latency(ns)
Socket0: 30220.56
Socket1: 219.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.13        Core1: 85.56        
Core2: 24.16        Core3: 103.22        
Core4: 23.83        Core5: 84.78        
Core6: 27.13        Core7: 99.39        
Core8: 27.91        Core9: 31.10        
Core10: 24.23        Core11: 81.41        
Core12: 10.88        Core13: 107.75        
Core14: 22.74        Core15: 89.72        
Core16: 24.08        Core17: 79.59        
Core18: 26.20        Core19: 88.32        
Core20: 21.72        Core21: 94.79        
Core22: 24.50        Core23: 89.71        
Core24: 22.79        Core25: 91.32        
Core26: 25.52        Core27: 97.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.83
Socket1: 90.91
DDR read Latency(ns)
Socket0: 29874.93
Socket1: 229.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.94        Core1: 88.81        
Core2: 24.07        Core3: 101.92        
Core4: 24.38        Core5: 84.22        
Core6: 24.41        Core7: 96.29        
Core8: 25.38        Core9: 32.84        
Core10: 26.95        Core11: 85.18        
Core12: 23.02        Core13: 105.16        
Core14: 24.31        Core15: 91.52        
Core16: 10.86        Core17: 81.30        
Core18: 23.00        Core19: 91.93        
Core20: 25.01        Core21: 97.52        
Core22: 24.27        Core23: 93.77        
Core24: 27.39        Core25: 89.22        
Core26: 29.53        Core27: 95.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.12
Socket1: 91.56
DDR read Latency(ns)
Socket0: 28819.20
Socket1: 230.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.17        Core1: 87.58        
Core2: 22.57        Core3: 100.60        
Core4: 33.32        Core5: 83.41        
Core6: 25.16        Core7: 97.07        
Core8: 15.52        Core9: 31.27        
Core10: 22.54        Core11: 84.13        
Core12: 24.81        Core13: 104.81        
Core14: 26.51        Core15: 89.15        
Core16: 11.90        Core17: 81.14        
Core18: 23.17        Core19: 88.62        
Core20: 22.14        Core21: 93.54        
Core22: 21.59        Core23: 91.25        
Core24: 24.95        Core25: 89.33        
Core26: 27.81        Core27: 95.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.48
Socket1: 90.36
DDR read Latency(ns)
Socket0: 31085.59
Socket1: 223.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.90        Core1: 88.77        
Core2: 27.22        Core3: 101.26        
Core4: 37.79        Core5: 84.56        
Core6: 32.61        Core7: 97.44        
Core8: 31.02        Core9: 30.96        
Core10: 26.71        Core11: 85.83        
Core12: 27.75        Core13: 106.51        
Core14: 33.94        Core15: 89.20        
Core16: 25.57        Core17: 80.85        
Core18: 31.40        Core19: 90.65        
Core20: 27.89        Core21: 96.48        
Core22: 32.82        Core23: 92.37        
Core24: 35.73        Core25: 90.29        
Core26: 35.31        Core27: 94.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.51
Socket1: 91.37
DDR read Latency(ns)
Socket0: 32757.15
Socket1: 229.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.42        Core1: 85.67        
Core2: 27.81        Core3: 100.73        
Core4: 27.15        Core5: 83.68        
Core6: 22.27        Core7: 97.59        
Core8: 10.64        Core9: 30.37        
Core10: 31.65        Core11: 82.36        
Core12: 33.58        Core13: 105.86        
Core14: 26.49        Core15: 89.24        
Core16: 22.32        Core17: 79.99        
Core18: 24.58        Core19: 88.63        
Core20: 33.74        Core21: 94.59        
Core22: 21.15        Core23: 92.45        
Core24: 29.17        Core25: 91.87        
Core26: 37.55        Core27: 96.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.59
Socket1: 90.58
DDR read Latency(ns)
Socket0: 31463.06
Socket1: 227.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.33        Core1: 94.94        
Core2: 27.81        Core3: 81.58        
Core4: 27.38        Core5: 89.50        
Core6: 21.11        Core7: 99.68        
Core8: 28.46        Core9: 38.78        
Core10: 33.79        Core11: 91.80        
Core12: 35.96        Core13: 130.87        
Core14: 29.69        Core15: 112.94        
Core16: 33.50        Core17: 128.67        
Core18: 35.82        Core19: 99.68        
Core20: 37.06        Core21: 86.06        
Core22: 38.16        Core23: 91.45        
Core24: 40.02        Core25: 106.08        
Core26: 36.15        Core27: 115.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.83
Socket1: 100.09
DDR read Latency(ns)
Socket0: 32722.29
Socket1: 253.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.57        Core1: 96.37        
Core2: 24.56        Core3: 87.89        
Core4: 29.72        Core5: 86.56        
Core6: 23.96        Core7: 101.52        
Core8: 30.51        Core9: 39.01        
Core10: 30.54        Core11: 96.72        
Core12: 25.14        Core13: 130.37        
Core14: 26.27        Core15: 114.75        
Core16: 33.62        Core17: 128.03        
Core18: 22.83        Core19: 99.43        
Core20: 25.11        Core21: 87.27        
Core22: 10.87        Core23: 91.33        
Core24: 22.33        Core25: 108.69        
Core26: 23.46        Core27: 115.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.05
Socket1: 101.51
DDR read Latency(ns)
Socket0: 32323.84
Socket1: 255.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.49        Core1: 99.90        
Core2: 27.57        Core3: 95.37        
Core4: 22.10        Core5: 91.13        
Core6: 21.25        Core7: 105.49        
Core8: 24.07        Core9: 39.39        
Core10: 27.80        Core11: 102.10        
Core12: 26.02        Core13: 134.89        
Core14: 33.85        Core15: 116.33        
Core16: 23.09        Core17: 133.60        
Core18: 23.11        Core19: 104.76        
Core20: 23.84        Core21: 108.97        
Core22: 11.07        Core23: 96.72        
Core24: 21.35        Core25: 114.85        
Core26: 21.65        Core27: 119.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.84
Socket1: 107.12
DDR read Latency(ns)
Socket0: 30256.94
Socket1: 262.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.35        Core1: 94.45        
Core2: 23.26        Core3: 78.98        
Core4: 23.66        Core5: 89.20        
Core6: 34.91        Core7: 103.19        
Core8: 23.90        Core9: 36.94        
Core10: 19.98        Core11: 89.56        
Core12: 23.60        Core13: 131.05        
Core14: 26.58        Core15: 113.13        
Core16: 24.17        Core17: 129.56        
Core18: 21.05        Core19: 102.95        
Core20: 29.40        Core21: 83.96        
Core22: 11.29        Core23: 88.33        
Core24: 16.22        Core25: 108.21        
Core26: 22.81        Core27: 117.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.59
Socket1: 99.90
DDR read Latency(ns)
Socket0: 30357.36
Socket1: 251.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.02        Core1: 95.78        
Core2: 26.65        Core3: 82.26        
Core4: 22.49        Core5: 90.89        
Core6: 28.02        Core7: 102.31        
Core8: 37.52        Core9: 38.73        
Core10: 26.56        Core11: 92.86        
Core12: 21.55        Core13: 134.30        
Core14: 30.48        Core15: 114.04        
Core16: 25.28        Core17: 133.17        
Core18: 22.41        Core19: 103.88        
Core20: 20.65        Core21: 90.49        
Core22: 11.16        Core23: 93.94        
Core24: 19.68        Core25: 113.48        
Core26: 27.93        Core27: 119.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.94
Socket1: 102.66
DDR read Latency(ns)
Socket0: 30598.64
Socket1: 255.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.77        Core1: 97.77        
Core2: 33.72        Core3: 90.09        
Core4: 33.96        Core5: 89.70        
Core6: 43.71        Core7: 101.26        
Core8: 36.09        Core9: 38.20        
Core10: 36.42        Core11: 97.65        
Core12: 23.79        Core13: 133.00        
Core14: 34.98        Core15: 116.15        
Core16: 37.17        Core17: 132.37        
Core18: 34.66        Core19: 104.43        
Core20: 30.77        Core21: 100.13        
Core22: 21.98        Core23: 94.10        
Core24: 26.09        Core25: 112.57        
Core26: 34.99        Core27: 119.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.07
Socket1: 104.53
DDR read Latency(ns)
Socket0: 33579.29
Socket1: 259.42
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.07        Core1: 90.79        
Core2: 25.10        Core3: 82.43        
Core4: 23.23        Core5: 77.23        
Core6: 16.52        Core7: 83.65        
Core8: 30.00        Core9: 40.15        
Core10: 33.00        Core11: 103.81        
Core12: 30.85        Core13: 102.23        
Core14: 30.91        Core15: 90.11        
Core16: 33.98        Core17: 97.45        
Core18: 37.00        Core19: 86.99        
Core20: 23.67        Core21: 107.06        
Core22: 30.76        Core23: 67.62        
Core24: 24.66        Core25: 81.79        
Core26: 30.28        Core27: 107.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.73
Socket1: 86.56
DDR read Latency(ns)
Socket0: 32149.69
Socket1: 231.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.24        Core1: 89.54        
Core2: 25.74        Core3: 82.39        
Core4: 22.71        Core5: 79.04        
Core6: 9.50        Core7: 82.80        
Core8: 22.25        Core9: 41.10        
Core10: 21.65        Core11: 98.31        
Core12: 25.66        Core13: 101.16        
Core14: 31.17        Core15: 89.17        
Core16: 24.10        Core17: 97.45        
Core18: 38.16        Core19: 86.66        
Core20: 35.33        Core21: 105.87        
Core22: 24.09        Core23: 78.02        
Core24: 34.58        Core25: 73.20        
Core26: 35.06        Core27: 106.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.55
Socket1: 86.49
DDR read Latency(ns)
Socket0: 31912.62
Socket1: 229.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.71        Core1: 89.72        
Core2: 24.23        Core3: 84.62        
Core4: 22.43        Core5: 80.53        
Core6: 18.85        Core7: 81.87        
Core8: 11.54        Core9: 41.03        
Core10: 19.35        Core11: 96.60        
Core12: 22.12        Core13: 101.53        
Core14: 22.68        Core15: 90.10        
Core16: 35.70        Core17: 97.08        
Core18: 40.68        Core19: 86.26        
Core20: 36.56        Core21: 107.45        
Core22: 37.17        Core23: 76.79        
Core24: 25.90        Core25: 81.83        
Core26: 23.97        Core27: 107.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.23
Socket1: 87.73
DDR read Latency(ns)
Socket0: 28653.42
Socket1: 233.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.65        Core1: 90.27        
Core2: 24.63        Core3: 83.89        
Core4: 22.81        Core5: 80.69        
Core6: 10.89        Core7: 83.69        
Core8: 19.33        Core9: 41.64        
Core10: 21.22        Core11: 98.73        
Core12: 25.58        Core13: 102.14        
Core14: 23.73        Core15: 88.64        
Core16: 22.70        Core17: 96.99        
Core18: 22.96        Core19: 86.85        
Core20: 28.12        Core21: 102.89        
Core22: 23.11        Core23: 79.55        
Core24: 25.75        Core25: 81.70        
Core26: 23.65        Core27: 106.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.15
Socket1: 87.79
DDR read Latency(ns)
Socket0: 30789.06
Socket1: 233.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.54        Core1: 89.38        
Core2: 27.24        Core3: 83.64        
Core4: 24.25        Core5: 81.52        
Core6: 17.12        Core7: 84.65        
Core8: 25.59        Core9: 42.82        
Core10: 28.36        Core11: 96.81        
Core12: 10.59        Core13: 103.24        
Core14: 22.04        Core15: 91.50        
Core16: 22.46        Core17: 97.80        
Core18: 22.70        Core19: 92.79        
Core20: 22.72        Core21: 106.88        
Core22: 23.11        Core23: 85.59        
Core24: 24.20        Core25: 76.76        
Core26: 30.33        Core27: 108.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.54
Socket1: 88.66
DDR read Latency(ns)
Socket0: 31720.42
Socket1: 235.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.95        Core1: 89.29        
Core2: 27.45        Core3: 83.52        
Core4: 24.23        Core5: 82.37        
Core6: 25.89        Core7: 83.78        
Core8: 21.55        Core9: 36.89        
Core10: 22.94        Core11: 97.02        
Core12: 30.77        Core13: 103.80        
Core14: 35.25        Core15: 91.41        
Core16: 40.73        Core17: 97.81        
Core18: 37.26        Core19: 92.76        
Core20: 40.43        Core21: 107.12        
Core22: 36.25        Core23: 87.19        
Core24: 40.03        Core25: 79.64        
Core26: 32.62        Core27: 108.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.18
Socket1: 88.95
DDR read Latency(ns)
Socket0: 34606.36
Socket1: 236.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.72        Core1: 76.41        
Core2: 41.35        Core3: 82.26        
Core4: 35.98        Core5: 91.72        
Core6: 32.84        Core7: 72.65        
Core8: 35.25        Core9: 38.32        
Core10: 24.91        Core11: 95.01        
Core12: 30.52        Core13: 97.32        
Core14: 26.39        Core15: 99.84        
Core16: 23.16        Core17: 85.93        
Core18: 26.11        Core19: 98.63        
Core20: 11.50        Core21: 82.34        
Core22: 25.65        Core23: 91.44        
Core24: 30.32        Core25: 75.13        
Core26: 36.12        Core27: 80.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.63
Socket1: 86.99
DDR read Latency(ns)
Socket0: 31243.99
Socket1: 223.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.54        Core1: 78.97        
Core2: 25.86        Core3: 82.56        
Core4: 26.82        Core5: 92.33        
Core6: 25.24        Core7: 72.49        
Core8: 21.30        Core9: 41.12        
Core10: 21.32        Core11: 96.77        
Core12: 36.53        Core13: 99.21        
Core14: 34.36        Core15: 101.41        
Core16: 26.26        Core17: 86.85        
Core18: 36.04        Core19: 100.09        
Core20: 29.26        Core21: 83.57        
Core22: 23.53        Core23: 93.87        
Core24: 23.63        Core25: 74.30        
Core26: 35.84        Core27: 82.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.81
Socket1: 88.33
DDR read Latency(ns)
Socket0: 32554.36
Socket1: 226.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.17        Core1: 79.34        
Core2: 23.75        Core3: 83.31        
Core4: 31.44        Core5: 91.96        
Core6: 22.72        Core7: 72.75        
Core8: 30.50        Core9: 40.74        
Core10: 21.01        Core11: 97.20        
Core12: 27.66        Core13: 97.82        
Core14: 24.87        Core15: 99.66        
Core16: 21.08        Core17: 85.81        
Core18: 36.71        Core19: 100.13        
Core20: 13.99        Core21: 82.91        
Core22: 27.03        Core23: 93.74        
Core24: 38.56        Core25: 75.61        
Core26: 28.23        Core27: 80.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.59
Socket1: 88.08
DDR read Latency(ns)
Socket0: 26290.13
Socket1: 226.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.09        Core1: 77.16        
Core2: 30.27        Core3: 83.67        
Core4: 25.32        Core5: 92.57        
Core6: 18.35        Core7: 72.69        
Core8: 22.42        Core9: 40.40        
Core10: 33.53        Core11: 96.66        
Core12: 25.55        Core13: 99.70        
Core14: 31.92        Core15: 99.15        
Core16: 20.50        Core17: 85.75        
Core18: 26.38        Core19: 100.67        
Core20: 24.29        Core21: 86.10        
Core22: 24.66        Core23: 94.54        
Core24: 28.21        Core25: 75.09        
Core26: 11.40        Core27: 79.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.78
Socket1: 88.32
DDR read Latency(ns)
Socket0: 30197.76
Socket1: 226.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.92        Core1: 76.42        
Core2: 12.09        Core3: 83.41        
Core4: 24.37        Core5: 91.46        
Core6: 23.88        Core7: 72.44        
Core8: 22.40        Core9: 38.93        
Core10: 21.63        Core11: 96.45        
Core12: 27.20        Core13: 96.87        
Core14: 24.36        Core15: 100.02        
Core16: 24.50        Core17: 83.21        
Core18: 37.68        Core19: 99.59        
Core20: 25.88        Core21: 84.35        
Core22: 26.13        Core23: 95.15        
Core24: 30.71        Core25: 73.24        
Core26: 26.50        Core27: 78.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.25
Socket1: 87.34
DDR read Latency(ns)
Socket0: 29394.92
Socket1: 224.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.97        Core1: 71.48        
Core2: 27.25        Core3: 82.83        
Core4: 28.62        Core5: 90.62        
Core6: 11.08        Core7: 70.68        
Core8: 23.23        Core9: 36.14        
Core10: 19.97        Core11: 95.16        
Core12: 28.55        Core13: 98.63        
Core14: 35.60        Core15: 98.32        
Core16: 26.76        Core17: 85.67        
Core18: 35.71        Core19: 96.51        
Core20: 26.86        Core21: 80.26        
Core22: 26.16        Core23: 94.72        
Core24: 34.74        Core25: 69.28        
Core26: 22.47        Core27: 81.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.14
Socket1: 85.80
DDR read Latency(ns)
Socket0: 29730.96
Socket1: 219.81
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.21        Core1: 80.44        
Core2: 22.95        Core3: 81.80        
Core4: 36.30        Core5: 82.79        
Core6: 23.13        Core7: 78.29        
Core8: 25.85        Core9: 38.54        
Core10: 11.40        Core11: 73.73        
Core12: 22.52        Core13: 77.04        
Core14: 18.88        Core15: 85.41        
Core16: 25.90        Core17: 90.77        
Core18: 28.85        Core19: 90.48        
Core20: 22.79        Core21: 87.44        
Core22: 24.41        Core23: 80.82        
Core24: 38.37        Core25: 96.89        
Core26: 24.56        Core27: 80.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.22
Socket1: 82.23
DDR read Latency(ns)
Socket0: 29161.54
Socket1: 208.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.09        Core1: 80.96        
Core2: 24.03        Core3: 80.77        
Core4: 15.09        Core5: 82.63        
Core6: 26.09        Core7: 78.58        
Core8: 26.85        Core9: 38.00        
Core10: 18.81        Core11: 74.13        
Core12: 33.18        Core13: 76.57        
Core14: 25.77        Core15: 86.07        
Core16: 22.79        Core17: 93.23        
Core18: 35.01        Core19: 89.32        
Core20: 36.97        Core21: 83.11        
Core22: 34.03        Core23: 75.06        
Core24: 37.37        Core25: 96.89        
Core26: 25.08        Core27: 79.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 81.70
DDR read Latency(ns)
Socket0: 31032.66
Socket1: 205.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.63        Core1: 81.97        
Core2: 27.49        Core3: 81.08        
Core4: 36.02        Core5: 84.37        
Core6: 38.42        Core7: 77.78        
Core8: 29.31        Core9: 38.98        
Core10: 11.44        Core11: 72.81        
Core12: 20.74        Core13: 78.01        
Core14: 22.33        Core15: 85.74        
Core16: 39.48        Core17: 96.53        
Core18: 24.09        Core19: 90.49        
Core20: 22.64        Core21: 89.75        
Core22: 28.84        Core23: 75.87        
Core24: 23.87        Core25: 97.74        
Core26: 33.84        Core27: 79.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.86
Socket1: 82.63
DDR read Latency(ns)
Socket0: 28734.15
Socket1: 207.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.51        Core1: 82.47        
Core2: 31.27        Core3: 81.06        
Core4: 23.30        Core5: 83.26        
Core6: 20.16        Core7: 77.95        
Core8: 24.97        Core9: 38.50        
Core10: 22.66        Core11: 72.65        
Core12: 11.54        Core13: 79.11        
Core14: 21.13        Core15: 85.73        
Core16: 23.48        Core17: 95.49        
Core18: 25.70        Core19: 89.91        
Core20: 22.18        Core21: 87.25        
Core22: 35.44        Core23: 81.47        
Core24: 25.16        Core25: 97.06        
Core26: 22.98        Core27: 80.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.02
Socket1: 82.73
DDR read Latency(ns)
Socket0: 29542.56
Socket1: 210.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.38        Core1: 81.78        
Core2: 26.97        Core3: 78.74        
Core4: 28.03        Core5: 82.85        
Core6: 24.93        Core7: 76.11        
Core8: 16.36        Core9: 36.85        
Core10: 11.37        Core11: 73.05        
Core12: 23.24        Core13: 76.99        
Core14: 26.30        Core15: 83.34        
Core16: 24.73        Core17: 95.38        
Core18: 23.91        Core19: 88.89        
Core20: 24.47        Core21: 80.43        
Core22: 24.23        Core23: 79.65        
Core24: 27.33        Core25: 96.72        
Core26: 25.94        Core27: 79.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.83
Socket1: 81.23
DDR read Latency(ns)
Socket0: 28163.01
Socket1: 203.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.83        Core1: 82.26        
Core2: 25.31        Core3: 80.63        
Core4: 26.95        Core5: 82.17        
Core6: 25.97        Core7: 75.98        
Core8: 23.80        Core9: 36.51        
Core10: 12.67        Core11: 73.00        
Core12: 24.87        Core13: 76.90        
Core14: 23.82        Core15: 83.98        
Core16: 25.73        Core17: 92.57        
Core18: 20.79        Core19: 90.96        
Core20: 25.66        Core21: 78.64        
Core22: 23.34        Core23: 81.22        
Core24: 28.49        Core25: 97.11        
Core26: 24.29        Core27: 81.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.96
Socket1: 81.56
DDR read Latency(ns)
Socket0: 29081.71
Socket1: 206.64
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.85        Core1: 84.11        
Core2: 32.33        Core3: 85.60        
Core4: 23.38        Core5: 91.96        
Core6: 15.67        Core7: 97.40        
Core8: 25.02        Core9: 48.00        
Core10: 22.29        Core11: 91.90        
Core12: 10.98        Core13: 89.10        
Core14: 24.87        Core15: 98.64        
Core16: 26.22        Core17: 92.71        
Core18: 21.52        Core19: 102.28        
Core20: 19.96        Core21: 93.13        
Core22: 22.06        Core23: 97.70        
Core24: 25.34        Core25: 84.53        
Core26: 21.47        Core27: 108.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.03
Socket1: 92.32
DDR read Latency(ns)
Socket0: 34234.36
Socket1: 239.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.09        Core1: 87.39        
Core2: 31.64        Core3: 85.21        
Core4: 24.54        Core5: 92.54        
Core6: 24.03        Core7: 97.87        
Core8: 22.98        Core9: 36.70        
Core10: 33.29        Core11: 94.70        
Core12: 24.28        Core13: 89.66        
Core14: 21.46        Core15: 99.92        
Core16: 16.08        Core17: 95.68        
Core18: 21.74        Core19: 102.55        
Core20: 30.83        Core21: 96.62        
Core22: 23.17        Core23: 98.75        
Core24: 35.49        Core25: 88.72        
Core26: 22.79        Core27: 110.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.88
Socket1: 93.82
DDR read Latency(ns)
Socket0: 35523.10
Socket1: 244.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.31        Core1: 85.58        
Core2: 24.35        Core3: 83.71        
Core4: 20.18        Core5: 90.40        
Core6: 28.24        Core7: 100.62        
Core8: 12.50        Core9: 46.16        
Core10: 29.65        Core11: 87.96        
Core12: 21.70        Core13: 85.37        
Core14: 21.99        Core15: 97.27        
Core16: 22.66        Core17: 94.17        
Core18: 23.03        Core19: 101.48        
Core20: 35.71        Core21: 93.80        
Core22: 33.76        Core23: 96.93        
Core24: 34.87        Core25: 88.02        
Core26: 24.10        Core27: 107.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.78
Socket1: 92.18
DDR read Latency(ns)
Socket0: 35657.68
Socket1: 240.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.69        Core1: 82.26        
Core2: 32.99        Core3: 84.41        
Core4: 24.58        Core5: 86.98        
Core6: 30.55        Core7: 97.22        
Core8: 32.35        Core9: 44.58        
Core10: 31.71        Core11: 82.90        
Core12: 34.26        Core13: 85.49        
Core14: 32.01        Core15: 94.51        
Core16: 35.79        Core17: 91.70        
Core18: 25.50        Core19: 100.27        
Core20: 32.58        Core21: 90.85        
Core22: 26.68        Core23: 94.46        
Core24: 33.02        Core25: 88.44        
Core26: 35.22        Core27: 103.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.25
Socket1: 89.82
DDR read Latency(ns)
Socket0: 36357.77
Socket1: 234.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.59        Core1: 80.55        
Core2: 29.75        Core3: 81.00        
Core4: 23.28        Core5: 85.92        
Core6: 22.99        Core7: 95.36        
Core8: 18.43        Core9: 45.61        
Core10: 10.13        Core11: 82.05        
Core12: 20.13        Core13: 83.70        
Core14: 22.83        Core15: 93.46        
Core16: 24.93        Core17: 89.92        
Core18: 22.46        Core19: 99.98        
Core20: 17.98        Core21: 89.62        
Core22: 25.24        Core23: 93.44        
Core24: 37.99        Core25: 84.10        
Core26: 24.33        Core27: 103.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.79
Socket1: 88.13
DDR read Latency(ns)
Socket0: 32020.22
Socket1: 230.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.66        Core1: 80.50        
Core2: 27.10        Core3: 79.90        
Core4: 18.63        Core5: 83.86        
Core6: 32.70        Core7: 91.76        
Core8: 27.00        Core9: 46.99        
Core10: 26.40        Core11: 77.98        
Core12: 11.16        Core13: 81.99        
Core14: 21.36        Core15: 91.56        
Core16: 25.32        Core17: 88.50        
Core18: 22.24        Core19: 99.61        
Core20: 28.02        Core21: 87.20        
Core22: 21.08        Core23: 91.22        
Core24: 22.15        Core25: 82.54        
Core26: 25.88        Core27: 103.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.98
Socket1: 86.49
DDR read Latency(ns)
Socket0: 32170.34
Socket1: 227.20
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.24        Core1: 109.03        
Core2: 26.03        Core3: 94.56        
Core4: 20.35        Core5: 106.19        
Core6: 18.22        Core7: 92.46        
Core8: 24.20        Core9: 34.28        
Core10: 21.22        Core11: 124.03        
Core12: 31.14        Core13: 100.82        
Core14: 32.75        Core15: 126.55        
Core16: 29.18        Core17: 93.82        
Core18: 25.04        Core19: 123.92        
Core20: 24.33        Core21: 99.58        
Core22: 10.84        Core23: 114.08        
Core24: 25.03        Core25: 95.44        
Core26: 25.61        Core27: 95.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.07
Socket1: 105.03
DDR read Latency(ns)
Socket0: 28284.98
Socket1: 258.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.34        Core1: 112.64        
Core2: 10.54        Core3: 97.64        
Core4: 20.96        Core5: 109.05        
Core6: 20.82        Core7: 94.15        
Core8: 23.90        Core9: 34.19        
Core10: 23.86        Core11: 128.75        
Core12: 25.07        Core13: 98.04        
Core14: 23.54        Core15: 129.73        
Core16: 29.89        Core17: 93.90        
Core18: 22.34        Core19: 128.48        
Core20: 32.05        Core21: 99.28        
Core22: 25.83        Core23: 120.37        
Core24: 23.22        Core25: 96.00        
Core26: 26.79        Core27: 98.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.13
Socket1: 107.64
DDR read Latency(ns)
Socket0: 28558.45
Socket1: 261.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.23        Core1: 110.45        
Core2: 32.06        Core3: 94.54        
Core4: 23.12        Core5: 107.97        
Core6: 27.99        Core7: 93.73        
Core8: 23.27        Core9: 34.76        
Core10: 22.81        Core11: 125.77        
Core12: 23.82        Core13: 96.15        
Core14: 24.76        Core15: 129.97        
Core16: 22.17        Core17: 86.85        
Core18: 23.17        Core19: 125.08        
Core20: 14.92        Core21: 96.21        
Core22: 22.13        Core23: 117.03        
Core24: 25.42        Core25: 93.47        
Core26: 24.60        Core27: 96.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 105.14
DDR read Latency(ns)
Socket0: 27272.69
Socket1: 258.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.45        Core1: 110.69        
Core2: 24.14        Core3: 94.10        
Core4: 11.21        Core5: 107.56        
Core6: 23.03        Core7: 92.51        
Core8: 24.02        Core9: 35.38        
Core10: 23.81        Core11: 124.65        
Core12: 23.04        Core13: 98.32        
Core14: 26.65        Core15: 128.47        
Core16: 22.95        Core17: 88.10        
Core18: 24.92        Core19: 127.54        
Core20: 29.27        Core21: 97.45        
Core22: 23.25        Core23: 116.30        
Core24: 20.78        Core25: 92.88        
Core26: 26.80        Core27: 95.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.99
Socket1: 105.06
DDR read Latency(ns)
Socket0: 30202.71
Socket1: 258.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.10        Core1: 109.99        
Core2: 27.31        Core3: 93.89        
Core4: 17.66        Core5: 107.57        
Core6: 23.93        Core7: 90.98        
Core8: 33.53        Core9: 34.55        
Core10: 32.05        Core11: 124.62        
Core12: 24.85        Core13: 100.01        
Core14: 37.16        Core15: 128.81        
Core16: 33.53        Core17: 88.68        
Core18: 33.76        Core19: 126.39        
Core20: 41.20        Core21: 97.50        
Core22: 35.07        Core23: 117.19        
Core24: 33.08        Core25: 93.74        
Core26: 32.09        Core27: 94.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.78
Socket1: 105.00
DDR read Latency(ns)
Socket0: 31456.64
Socket1: 257.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.42        Core1: 112.92        
Core2: 11.71        Core3: 96.70        
Core4: 21.03        Core5: 110.51        
Core6: 26.77        Core7: 91.14        
Core8: 19.89        Core9: 34.32        
Core10: 24.25        Core11: 128.18        
Core12: 24.36        Core13: 102.11        
Core14: 15.49        Core15: 130.14        
Core16: 21.95        Core17: 99.46        
Core18: 25.94        Core19: 130.25        
Core20: 30.83        Core21: 102.01        
Core22: 26.90        Core23: 118.70        
Core24: 22.69        Core25: 98.49        
Core26: 28.39        Core27: 97.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.51
Socket1: 108.34
DDR read Latency(ns)
Socket0: 29316.61
Socket1: 263.54
