{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582370466326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582370466335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 22 11:21:06 2020 " "Processing started: Sat Feb 22 11:21:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582370466335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370466335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comms_processor -c comms_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off comms_processor -c comms_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370466335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582370466741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582370466741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/data_plane.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/data_plane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane " "Found entity 1: data_plane" {  } { { "../src/data_plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../src/RAM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../src/Multiplexer.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/data_plane_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/data_plane_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane_tx " "Found entity 1: data_plane_tx" {  } { { "../src/data_plane_tx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/data_plane_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/data_plane_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane_rx " "Found entity 1: data_plane_rx" {  } { { "../src/data_plane_rx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/control_plane.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/control_plane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Plane " "Found entity 1: Control_Plane" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comms_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file comms_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comms_processor " "Found entity 1: comms_processor" {  } { { "comms_processor.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/comms_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comms_processor " "Elaborating entity \"comms_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582370475660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Plane Control_Plane:cp " "Elaborating entity \"Control_Plane\" for hierarchy \"Control_Plane:cp\"" {  } { { "comms_processor.sv" "cp" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/comms_processor.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475662 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gpp_rtr Control_Plane.sv(157) " "Verilog HDL or VHDL warning at Control_Plane.sv(157): object \"gpp_rtr\" assigned a value but never read" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582370475664 "|comms_processor|Control_Plane:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Control_Plane.sv(201) " "Verilog HDL assignment warning at Control_Plane.sv(201): truncated value with size 32 to match size of target (16)" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582370475664 "|comms_processor|Control_Plane:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Control_Plane.sv(209) " "Verilog HDL assignment warning at Control_Plane.sv(209): truncated value with size 32 to match size of target (2)" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582370475664 "|comms_processor|Control_Plane:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Control_Plane.sv(353) " "Verilog HDL assignment warning at Control_Plane.sv(353): truncated value with size 32 to match size of target (16)" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582370475664 "|comms_processor|Control_Plane:cp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Control_Plane.sv(357) " "Verilog HDL assignment warning at Control_Plane.sv(357): truncated value with size 32 to match size of target (16)" {  } { { "../src/Control_Plane.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582370475664 "|comms_processor|Control_Plane:cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_plane data_plane:dp " "Elaborating entity \"data_plane\" for hierarchy \"data_plane:dp\"" {  } { { "comms_processor.sv" "dp" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/comms_processor.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_plane_tx data_plane:dp\|data_plane_tx:dp_tx " "Elaborating entity \"data_plane_tx\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\"" {  } { { "../src/data_plane.sv" "dp_tx" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 data_plane_tx.sv(190) " "Verilog HDL assignment warning at data_plane_tx.sv(190): truncated value with size 32 to match size of target (3)" {  } { { "../src/data_plane_tx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582370475668 "|comms_processor|data_plane:dp|data_plane_tx:dp_tx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sp_tx_mux_data\[3\] 0 data_plane_tx.sv(50) " "Net \"sp_tx_mux_data\[3\]\" at data_plane_tx.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "../src/data_plane_tx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582370475668 "|comms_processor|data_plane:dp|data_plane_tx:dp_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer data_plane:dp\|data_plane_tx:dp_tx\|Multiplexer:sp_tx_mux " "Elaborating entity \"Multiplexer\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|Multiplexer:sp_tx_mux\"" {  } { { "../src/data_plane_tx.sv" "sp_tx_mux" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register data_plane:dp\|data_plane_tx:dp_tx\|Register:sp_tx_reg " "Elaborating entity \"Register\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|Register:sp_tx_reg\"" {  } { { "../src/data_plane_tx.sv" "sp_tx_reg" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU data_plane:dp\|data_plane_tx:dp_tx\|ALU:sp_increment " "Elaborating entity \"ALU\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|ALU:sp_increment\"" {  } { { "../src/data_plane_tx.sv" "sp_increment" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer data_plane:dp\|data_plane_tx:dp_tx\|Multiplexer:RAM_tx_address_mux " "Elaborating entity \"Multiplexer\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|Multiplexer:RAM_tx_address_mux\"" {  } { { "../src/data_plane_tx.sv" "RAM_tx_address_mux" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx " "Elaborating entity \"RAM\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\"" {  } { { "../src/data_plane_tx.sv" "RAM_tx" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM.v" "altsyncram_component" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582370475720 ""}  } { { "../src/RAM.v" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582370475720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbg1 " "Found entity 1: altsyncram_hbg1" {  } { { "db/altsyncram_hbg1.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/db/altsyncram_hbg1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbg1 data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated " "Elaborating entity \"altsyncram_hbg1\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|decode_rsa:decode3 " "Elaborating entity \"decode_rsa\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|decode_rsa:decode3\"" {  } { { "db/altsyncram_hbg1.tdf" "decode3" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/db/altsyncram_hbg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/db/decode_k8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_hbg1.tdf" "rden_decode" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/db/altsyncram_hbg1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582370475920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370475920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|mux_qob:mux2 " "Elaborating entity \"mux_qob\" for hierarchy \"data_plane:dp\|data_plane_tx:dp_tx\|RAM:RAM_tx\|altsyncram:altsyncram_component\|altsyncram_hbg1:auto_generated\|mux_qob:mux2\"" {  } { { "db/altsyncram_hbg1.tdf" "mux2" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/db/altsyncram_hbg1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_plane_rx data_plane:dp\|data_plane_rx:dp_rx " "Elaborating entity \"data_plane_rx\" for hierarchy \"data_plane:dp\|data_plane_rx:dp_rx\"" {  } { { "../src/data_plane.sv" "dp_rx" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370475925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 data_plane_rx.sv(136) " "Verilog HDL assignment warning at data_plane_rx.sv(136): truncated value with size 32 to match size of target (3)" {  } { { "../src/data_plane_rx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582370475926 "|comms_processor|data_plane:dp|data_plane_rx:dp_rx"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sp_rx_mux_data\[3\] 0 data_plane_rx.sv(50) " "Net \"sp_rx_mux_data\[3\]\" at data_plane_rx.sv(50) has no driver or initial value, using a default initial value '0'" {  } { { "../src/data_plane_rx.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582370475926 "|comms_processor|data_plane:dp|data_plane_rx:dp_rx"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582370477126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582370477882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582370477882 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable_rtr " "No output dependent on input pin \"enable_rtr\"" {  } { { "comms_processor.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/comms_processor/comms_processor.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582370477997 "|comms_processor|enable_rtr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582370477997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1044 " "Implemented 1044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "118 " "Implemented 118 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582370477998 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582370477998 ""} { "Info" "ICUT_CUT_TM_LCELLS" "572 " "Implemented 572 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582370477998 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582370477998 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582370477998 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582370478015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 22 11:21:18 2020 " "Processing ended: Sat Feb 22 11:21:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582370478015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582370478015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582370478015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582370478015 ""}
