#include <stdint.h>

static volatile uint32_t * UART4_Base_Address 	= (uint32_t *) 0x40010000;
static volatile uint32_t * UART4_CR1_Address	= (uint32_t *) 0x40010000;
static volatile uint32_t * UART4_CR2_Address	= (uint32_t *) 0x40010004;
static volatile uint32_t * UART4_CR3_Address	= (uint32_t *) 0x40010008;
static volatile uint32_t * UART4_BRR_Address	= (uint32_t *) 0x4001000C;
static volatile uint32_t * UART4_ISR_Address	= (uint32_t *) 0x4001001C;
static volatile uint32_t * UART4_ICR_Address	= (uint32_t *) 0x40010020;
static volatile uint32_t * UART4_RDR_Address	= (uint32_t *) 0x40010024;
static volatile uint32_t * UART4_TDR_Address	= (uint32_t	*) 0x40010028;
static volatile uint32_t * UART4_PRESC_Address	= (uint32_t *) 0x4001002C;

#define 	UART4_CR1		*UART4_CR1_Address
#define		UART4_CR2		*UART4_CR2_Address
#define		UART4_CR3		*UART4_CR3_Address
#define		UART4_BRR		*UART4_BRR_Address
#define 	UART4_ISR		*UART4_ISR_Address
#define 	UART4_ICR		*UART4_ICR_Address
#define		UART4_RDR		*UART4_RDR_Address
#define		UART4_TDR		*UART4_TDR_Address
#define		UART4_PRESC		*UART4_PRESC_Address

#define 	CR1_UE_MASK			0x00000001
#define		CR1_UESM_MASK		0x00000002
#define		CR1_RE_MASK			0x00000004
#define		CR1_TE_MASK			0x00000008
#define		CR1_IDLEIE_MASK		0x00000010
#define		CR1_RXFNEIE_MASK	0x00000020
#define		CR1_TCIE_MASK		0x00000040
#define		CR1_TXFNFIE_MASK	0x00000080
#define		CR1_PEIE_MASK		0x00000100
#define		CR1_PS_MASK			0x00000200
#define		CR1_PCE_MASK		0x00000400
#define		CR1_WAKE_MASK		0x00000800
#define		CR1_M0_MASK			0x00001000
#define		CR1_MME_MASK		0x00002000
#define		CR1_CMIE_MASK		0x00004000
#define		CR1_OVER8_MASK		0x00008000
#define		CR1_DEDT_MASK		0x001F0000
#define		CR1_DEAT_MASK		0x03E00000
#define		CR1_RTOIE_MASK		0x04000000
#define		CR1_EOBIE_MASK		0x08000000
#define 	CR1_M1_MASK			0x10000000
#define		CR1_FIFOEN_MASK		0x20000000
#define		CR1_TXFEIE_MASK		0x40000000
#define		CR1_RXFFIE_MASK		0x80000000
	
#define		CR1_DEDT_POS		16
#define		CR1_DEAT_POS		21

#define 	CR2_SLVEN_MASK		0x00000001
#define		CR2_DIS_NSS_MASK	0x00000008
#define		CR2_ADDM7_MASK		0x00000010
#define		CR2_LBDL_MASK		0x00000020
#define		CR2_LBDIE_MASK		0x00000040
#define		CR2_LBCL_MASK		0x00000100
#define		CR2_CPHA_MASK		0x00000200
#define		CR2_CPOL_MASK		0x00000400
#define		CR2_CLKEN_MASK		0x00000800
#define		CR2_STOP_MASK		0x00003000
#define		CR2_LINEN_MASK		0x00004000
#define		CR2_SWAP_MASK		0x00008000
#define		CR2_RXINV_MASK		0x00010000
#define		CR2_TXINV_MASK		0x00020000
#define		CR2_DATAINV_MASK	0x00040000
#define		CR2_MSBFIRST_MASK	0x00080000
#define		CR2_ABREN_MASK		0x00100000
#define		CR2_ABRMOD_MASK		0x00600000
#define		CR2_RTOEN_MASK		0x00800000
#define		CR2_ADD_MASK		0xFF000000
	
#define		CR2_ADD_POS			24
	
#define		CR3_EIE_MASK		0x00000001
#define		CR3_IREN_MASK		0x00000002
#define		CR3_IRLP_MASK		0x00000004
#define		CR3_HDSEL_MASK		0x00000008
#define		CR3_NACK_MASK		0x00000010
#define		CR3_SCEN_MASK		0x00000020
#define		CR3_DMAR_MASK		0x00000040
#define		CR3_DMAT_MASK		0x00000080
#define		CR3_RTSE_MASK		0x00000100
#define		CR3_CTSE_MASK		0x00000200
#define		CR3_CTSIE_MASK		0x00000400
#define		CR3_ONEBIT_MASK		0x00000800
#define		CR3_OVRDIS_MASK		0x00001000
#define		CR3_DDRE_MASK		0x00002000
#define		CR3_DEM_MASK		0x00004000
#define		CR3_DEP_MASK		0x00008000
#define		CR3_SCAR_MASK		0x000E0000
#define 	CR3_WUS_MASK		0x00300000
#define		CR3_WUFIE_MASK		0x00400000
#define		CR3_TXFTIE_MASK		0x00800000
#define		CR3_TCBGTIE_MASK	0x01000000
#define		CR3_RXFTCFG_MASK	0x0E000000
#define		CR3_RXFTIE_MASK		0x10000000
#define		CR3_TXFTCFG_MASK	0xE0000000
	
#define 	CR3_SCAR_POS		17
#define		CR3_WUS_POS			20
#define		CR3_RXFTCFG_POS		25
#define		CR3_TXFTCFG_POS		29

#define		BRR_BRR_MASK		0x0000FFFF
#define		BRR_BRR_POS			0	


#define		GTPR_PSC_MASK		0x000000FF
#define		GTPR_GT_MASK		0x0000FF00
	
#define 	GTPR_PSC_POS		0
#define		GTPR_GT_POS			8

#define		ISR_PE_MASK			0x00000001
#define		ISR_FE_MASK			0x00000002
#define		ISR_NE_MASK			0x00000004
#define		ISR_ORE_MASK		0x00000008
#define		ISR_IDLE_MASK		0x00000010
#define		ISR_RXFNE_MASK		0x00000020
#define		ISR_RXNE_MASK		0x00000020
#define		ISR_TC_MASK			0x00000040
#define		ISR_TXFNF_MASK		0x00000080
#define		ISR_TXE_MASK		0x00000080
#define		ISR_LBDF_MASK		0x00000100
#define		ISR_CTSIF_MASK		0x00000200
#define		ISR_CTS_MASK		0x00000400
#define		ISR_RTOF_MASK		0x00000800
#define		ISR_EOBF_MASK		0x00001000
#define		ISR_UDR_MASK		0x00002000
#define		ISR_ABRE_MASK		0x00004000
#define		ISR_ABRF_MASK		0x00008000
#define		ISR_BUSY_MASK		0x00010000
#define		ISR_CMF_MASK		0x00020000
#define		ISR_SBKF_MASK		0x00040000
#define		ISR_RWU_MASK		0x00080000
#define		ISR_WUF_MASK		0x00100000
#define		ISR_TEACK_MASK		0x00200000
#define		ISR_REACK_MASK		0x00400000
#define		ISR_TXFE_MASK		0x00800000
#define		ISR_RXFF_MASK		0x01000000
#define		ISR_TCBGT_MASK		0x02000000
#define		ISR_RXFT_MASK		0x04000000
#define		ISR_TXFT_MASK		0x08000000

#define 	ICR_PECF_MASK		0x00000001
#define		ICR_FECF_MASK		0x00000002
#define		ICR_NECF_MASK		0x00000004
#define		ICR_ORECF_MASK		0x00000008
#define		ICR_IDLECF_MASK		0x00000010
#define		ICR_TXFECF_MASK		0x00000020
#define		ICR_TCCF_MASK		0x00000040
#define		ICR_TCBGTCF_MASK	0x00000080
#define		ICR_LBDCF_MASK		0x00000100
#define		ICR_CTSCF_MASK		0x00000200
#define		ICR_RTOCF_MASK		0x00000800
#define		ICR_EOBCF_MASK		0x00001000
#define		ICR_UDRCF_MASK		0x00002000
#define		ICR_CMCF_MASK		0x00020000
#define		ICR_WUCF_MASK		0x00100000
	
#define		RDR_RDR_MASK		0x000001FF
#define		RDR_RDR_POS			0
	
#define		TDR_TDR_MASK		0x000001FF
#define		TDR_TDR_POS			0
	
#define		PRESC_PRESCALER_MASK 0x0000000F
#define		PRESC_PRESCALER_POS	 0





















