# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 02:32:05 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 02:35:22 on May 28,2025, Elapsed time: 0:03:17
# Errors: 0, Warnings: 5
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 02:35:32 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 140 ns ###############
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#   Active process: /test/Dlatch_tb/slave/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__42 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/master/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/master/line__45 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/line__42 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
#   Active process: /test/Dlatch_tb/slave/line__45 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/master/line__48 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/master/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#   Active process: /test/Dlatch_tb/line__42 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
quit -sim
# End time: 02:36:25 on May 28,2025, Elapsed time: 0:00:53
# Errors: 2, Warnings: 2
vsim -gui work.test
# vsim -gui work.test 
# Start time: 02:36:31 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 140 ns ###############
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#   Active process: /test/Dlatch_tb/slave/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__42 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/master/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/master/line__45 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/line__42 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
#   Active process: /test/Dlatch_tb/slave/line__45 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/master/line__48 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/master/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#   Active process: /test/Dlatch_tb/line__42 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
quit -sim
# End time: 02:40:06 on May 28,2025, Elapsed time: 0:03:35
# Errors: 7, Warnings: 1
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 02:40:17 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 140 ns ###############
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#   Active process: /test/Dlatch_tb/slave/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__42 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/master/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/master/line__45 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/line__42 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
#   Active process: /test/Dlatch_tb/slave/line__45 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/slave/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:39
#   Active process: /test/Dlatch_tb/master/line__48 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#   Active process: /test/Dlatch_tb/master/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:32
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#   Active process: /test/Dlatch_tb/line__42 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
quit -sim
# End time: 02:42:06 on May 28,2025, Elapsed time: 0:01:49
# Errors: 3, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 02:42:14 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
run
run
run
add wave -position insertpoint sim:/test/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 140 ns ###############
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#   Active process: /test/Dlatch_tb/slave/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/slave/line__42 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/slave/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/master/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:33
#   Active process: /test/Dlatch_tb/master/line__45 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:33
#   Active process: /test/Dlatch_tb/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
#   Active process: /test/Dlatch_tb/slave/line__45 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/slave/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/master/line__48 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:33
#   Active process: /test/Dlatch_tb/master/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:33
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#   Active process: /test/Dlatch_tb/line__43 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
quit -sim
# End time: 02:47:40 on May 28,2025, Elapsed time: 0:05:26
# Errors: 4, Warnings: 1
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd failed with 1 errors.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd failed with 1 errors.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 02:50:09 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 140 ns ###############
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#   Active process: /test/Dlatch_tb/slave/line__52 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/slave/line__42 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/slave/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/master/line__52 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:33
#   Active process: /test/Dlatch_tb/master/line__48 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:33
#   Active process: /test/Dlatch_tb/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
#   Active process: /test/Dlatch_tb/slave/line__48 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/slave/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:40
#   Active process: /test/Dlatch_tb/master/line__51 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:33
#   Active process: /test/Dlatch_tb/master/line__49 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:33
#       Signal: /test/Dlatch_tb/master/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/Q_master @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Qn_D @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#       Signal: /test/Dlatch_tb/master/Qout @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/master/Qn @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:32)
#       Signal: /test/Dlatch_tb/slave/R @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:38)
#       Signal: /test/Dlatch_tb/slave/S @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:37)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:14)
#   Active process: /test/Dlatch_tb/line__43 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:54
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 140 ns.
quit -sim
# End time: 02:51:03 on May 28,2025, Elapsed time: 0:00:54
# Errors: 2, Warnings: 4
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 02:51:15 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 02:56:52 on May 28,2025, Elapsed time: 0:05:37
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 02:57:03 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 08:56:19 on May 28,2025, Elapsed time: 5:59:16
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd failed with 1 errors.
# Compile of flipflop.vhd failed with 1 errors.
# 8 compiles, 2 failed with 2 errors.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd failed with 1 errors.
# Compile of flipflop.vhd failed with 2 errors.
# 8 compiles, 2 failed with 3 errors.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd failed with 1 errors.
# Compile of flipflop.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:01:00 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# ** Fatal: (vsim-3817) Port "T" of entity "t_flipflop" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /test/Dlatch_tb File: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd Line: 52
# FATAL ERROR while loading design
# Error loading design
# End time: 09:01:00 on May 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:01:24 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# ** Fatal: (vsim-3817) Port "T" of entity "t_flipflop" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /test/Dlatch_tb File: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd Line: 52
# FATAL ERROR while loading design
# Error loading design
# End time: 09:01:25 on May 28,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:01:59 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /test/Dlatch_tb/Qn has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:04:07 on May 28,2025, Elapsed time: 0:02:08
# Errors: 0, Warnings: 3
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.t_flipflop
# vsim -gui work.t_flipflop 
# Start time: 09:04:17 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/t_flipflop/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:04:47 on May 28,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 2
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:04:54 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /test/Dlatch_tb/Qn has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:06:27 on May 28,2025, Elapsed time: 0:01:33
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:06:40 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /test/Dlatch_tb/Qn has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:07:36 on May 28,2025, Elapsed time: 0:00:56
# Errors: 0, Warnings: 3
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:07:49 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
# ** Warning: (vsim-8683) Uninitialized out port /test/Dlatch_tb/Qn has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:11:50 on May 28,2025, Elapsed time: 0:04:01
# Errors: 0, Warnings: 3
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.t_flipflop
# vsim -gui work.t_flipflop 
# Start time: 09:12:01 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
quit -sim
# End time: 09:12:08 on May 28,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:12:17 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:12:42 on May 28,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:12:53 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:17:06 on May 28,2025, Elapsed time: 0:04:13
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:17:22 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:19:20 on May 28,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:19:32 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:21:23 on May 28,2025, Elapsed time: 0:01:51
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:21:35 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:21:56 on May 28,2025, Elapsed time: 0:00:21
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd failed with 1 errors.
# 8 compiles, 1 failed with 1 error.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:22:26 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:24:15 on May 28,2025, Elapsed time: 0:01:49
# Errors: 0, Warnings: 3
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:24:26 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# End time: 09:25:21 on May 28,2025, Elapsed time: 0:00:55
# Errors: 0, Warnings: 3
# vsim -gui work.test 
# Start time: 09:25:21 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:32:15 on May 28,2025, Elapsed time: 0:06:54
# Errors: 0, Warnings: 1
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd failed with 1 errors.
# Compile of test.vhd failed with 1 errors.
# Compile of flipflop.vhd failed with 2 errors.
# 8 compiles, 3 failed with 4 errors.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd failed with 1 errors.
# Compile of test.vhd failed with 1 errors.
# Compile of flipflop.vhd failed with 2 errors.
# 8 compiles, 3 failed with 4 errors.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd failed with 1 errors.
# Compile of test.vhd failed with 1 errors.
# Compile of flipflop.vhd failed with 2 errors.
# 8 compiles, 3 failed with 4 errors.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd failed with 1 errors.
# Compile of flipflop.vhd failed with 2 errors.
# 8 compiles, 2 failed with 3 errors.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd failed with 1 errors.
# Compile of flipflop.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:38:40 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:39:54 on May 28,2025, Elapsed time: 0:01:14
# Errors: 0, Warnings: 7
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:40:05 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
vsim -gui work.test
# End time: 09:40:20 on May 28,2025, Elapsed time: 0:00:15
# Errors: 0, Warnings: 2
# vsim -gui work.test 
# Start time: 09:40:20 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:41:07 on May 28,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 1
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:41:18 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:42:01 on May 28,2025, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:42:10 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:45:15 on May 28,2025, Elapsed time: 0:03:05
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:45:30 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:46:06 on May 28,2025, Elapsed time: 0:00:36
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:46:15 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:47:09 on May 28,2025, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:47:20 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:48:01 on May 28,2025, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:48:13 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:49:38 on May 28,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:49:56 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 5 ns ###############
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:39)
#       Signal: /test/Dlatch_tb/Q_slave @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Qn_D @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:21)
#   Active process: /test/Dlatch_tb/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:57
#   Active process: /test/Dlatch_tb/slave/line__51 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:44
#   Active process: /test/Dlatch_tb/slave/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:44
#       Signal: /test/Dlatch_tb/slave/Qout @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:39)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Q_D @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#   Active process: /test/Dlatch_tb/line__47 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:57
#   Active process: /test/Dlatch_tb/slave/line__50 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:44
#   Active process: /test/Dlatch_tb/slave/line__44 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:44
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 4 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:39)
#       Signal: /test/Dlatch_tb/Q_slave @ sub-iteration 4 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Qn_D @ sub-iteration 4 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:21)
#   Active process: /test/Dlatch_tb/line__46 @ sub-iteration 5
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:57
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
quit -sim
# End time: 09:52:16 on May 28,2025, Elapsed time: 0:02:20
# Errors: 17, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:52:25 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:53:12 on May 28,2025, Elapsed time: 0:00:47
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:53:21 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 09:54:06 on May 28,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:54:15 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
#############  Autofindloop Analysis  ###############
#############  Loop found at time 5 ns ###############
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:39)
#       Signal: /test/Dlatch_tb/Q_slave @ sub-iteration 0 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Qn_D @ sub-iteration 0 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:21)
#   Active process: /test/Dlatch_tb/line__46 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:57
#   Active process: /test/Dlatch_tb/slave/line__51 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:44
#   Active process: /test/Dlatch_tb/slave/line__43 @ sub-iteration 1
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:44
#       Signal: /test/Dlatch_tb/slave/Qout @ sub-iteration 2 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:39)
#       Signal: /test/Dlatch_tb/Qn_slave @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Q_D @ sub-iteration 2 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:20)
#   Active process: /test/Dlatch_tb/line__47 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:57
#   Active process: /test/Dlatch_tb/slave/line__50 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:44
#   Active process: /test/Dlatch_tb/slave/line__44 @ sub-iteration 3
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:44
#       Signal: /test/Dlatch_tb/slave/Qoutn @ sub-iteration 4 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd:39)
#       Signal: /test/Dlatch_tb/Q_slave @ sub-iteration 4 at Value X (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd:15)
#       Signal: /test/Qn_D @ sub-iteration 4 at Value Z (C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:21)
#   Active process: /test/Dlatch_tb/line__46 @ sub-iteration 5
#     Source: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/test.vhd:57
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 5 ns.
quit -sim
# End time: 09:59:31 on May 28,2025, Elapsed time: 0:05:16
# Errors: 11, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 09:59:40 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
quit -sim
# End time: 10:02:57 on May 28,2025, Elapsed time: 0:03:17
# Errors: 0, Warnings: 3
# Load canceled
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd failed with 1 errors.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful with warnings.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 10:06:39 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
# Break key hit
# Break in Process line__44 at C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd line 52
vsim -gui work.test
# End time: 10:07:03 on May 28,2025, Elapsed time: 0:00:24
# Errors: 0, Warnings: 3
# vsim -gui work.test 
# Start time: 10:07:03 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
# Break key hit
# Break in Process line__44 at C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd line 52
quit -sim
# End time: 10:08:26 on May 28,2025, Elapsed time: 0:01:23
# Errors: 0, Warnings: 1
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful with warnings.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 10:08:40 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
# Break key hit
# Break in Process line__44 at C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/latches.vhd line 54
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
quit -sim
# End time: 10:09:35 on May 28,2025, Elapsed time: 0:00:55
# Errors: 0, Warnings: 1
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 10:09:47 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:14:36 on May 28,2025, Elapsed time: 0:04:49
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd failed with 1 errors.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 1 failed with 1 error.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 10:14:49 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:19:33 on May 28,2025, Elapsed time: 0:04:44
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd failed with 1 errors.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 1 failed with 1 error.
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 10:20:55 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# ** Fatal: (vsim-3817) Port "T" of entity "t_flipflop" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /test/Dlatch_tb File: C:/Users/Root/Documents/GitHub/CORDIC/VHDL/components/flipflop.vhd Line: 56
# FATAL ERROR while loading design
# Error loading design
# End time: 10:20:55 on May 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 10:21:34 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.srlatch(behavioral)
# Loading work.t_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:27:54 on May 28,2025, Elapsed time: 0:06:20
# Errors: 0, Warnings: 2
# Compile of full_adder.vhd was successful.
# Compile of full_adder_sim.vhd was successful.
# Compile of adder_8bit.vhd was successful.
# Compile of adder_32bit.vhd was successful.
# Compile of ALU_32bit.vhd was successful.
# Compile of latches.vhd was successful.
# Compile of test.vhd was successful.
# Compile of flipflop.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test
# vsim -gui work.test 
# Start time: 10:28:10 on May 28,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.test(behavioral)
# Loading work.jk_flipflop(behavioral)
# Loading work.d_flipflop(masterslave)
# Loading work.d_gatedlatch(behavioral)
add wave -position insertpoint sim:/test/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:30:15 on May 28,2025, Elapsed time: 0:02:05
# Errors: 0, Warnings: 3
