--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml vgaController.twx vgaController.ncd -o vgaController.twr
vgaController.pcf -ucf Nexys3_Master.ucf

Design file:              vgaController.ncd
Physical constraint file: vgaController.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 616 paths analyzed, 108 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.948ns.
--------------------------------------------------------------------------------

Paths for end point row_5 (SLICE_X13Y15.C4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_1 (FF)
  Destination:          row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.310 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_1 to row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcko                  0.525   row<2>
                                                       row_1
    SLICE_X12Y13.D2      net (fanout=4)        0.982   row<1>
    SLICE_X12Y13.D       Tilo                  0.235   N13
                                                       _n0061_SW0_SW0
    SLICE_X10Y13.B2      net (fanout=1)        0.727   N13
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.C4      net (fanout=10)       0.798   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_5_rstpot
                                                       row_5
    -------------------------------------------------  ---------------------------
    Total                                      3.894ns (1.387ns logic, 2.507ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_3 (FF)
  Destination:          row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_3 to row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AQ      Tcko                  0.430   col<6>
                                                       col_3
    SLICE_X15Y11.D3      net (fanout=4)        0.650   col<3>
    SLICE_X15Y11.D       Tilo                  0.259   vgaRed_0
                                                       line_ending<9>11
    SLICE_X10Y13.B3      net (fanout=5)        0.929   line_ending<9>1
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.C4      net (fanout=10)       0.798   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_5_rstpot
                                                       row_5
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (1.316ns logic, 2.377ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_0 (FF)
  Destination:          row_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.310 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_0 to row_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcko                  0.525   row<2>
                                                       row_0
    SLICE_X12Y13.D1      net (fanout=3)        0.769   row<0>
    SLICE_X12Y13.D       Tilo                  0.235   N13
                                                       _n0061_SW0_SW0
    SLICE_X10Y13.B2      net (fanout=1)        0.727   N13
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.C4      net (fanout=10)       0.798   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_5_rstpot
                                                       row_5
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (1.387ns logic, 2.294ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point row_6 (SLICE_X13Y15.D4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_1 (FF)
  Destination:          row_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.864ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.310 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_1 to row_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcko                  0.525   row<2>
                                                       row_1
    SLICE_X12Y13.D2      net (fanout=4)        0.982   row<1>
    SLICE_X12Y13.D       Tilo                  0.235   N13
                                                       _n0061_SW0_SW0
    SLICE_X10Y13.B2      net (fanout=1)        0.727   N13
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.D4      net (fanout=10)       0.768   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_6_rstpot
                                                       row_6
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (1.387ns logic, 2.477ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_3 (FF)
  Destination:          row_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.663ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_3 to row_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AQ      Tcko                  0.430   col<6>
                                                       col_3
    SLICE_X15Y11.D3      net (fanout=4)        0.650   col<3>
    SLICE_X15Y11.D       Tilo                  0.259   vgaRed_0
                                                       line_ending<9>11
    SLICE_X10Y13.B3      net (fanout=5)        0.929   line_ending<9>1
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.D4      net (fanout=10)       0.768   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_6_rstpot
                                                       row_6
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (1.316ns logic, 2.347ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_0 (FF)
  Destination:          row_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.651ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.310 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_0 to row_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcko                  0.525   row<2>
                                                       row_0
    SLICE_X12Y13.D1      net (fanout=3)        0.769   row<0>
    SLICE_X12Y13.D       Tilo                  0.235   N13
                                                       _n0061_SW0_SW0
    SLICE_X10Y13.B2      net (fanout=1)        0.727   N13
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.D4      net (fanout=10)       0.768   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_6_rstpot
                                                       row_6
    -------------------------------------------------  ---------------------------
    Total                                      3.651ns (1.387ns logic, 2.264ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point row_4 (SLICE_X13Y15.B5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_1 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.809ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.310 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_1 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.CQ      Tcko                  0.525   row<2>
                                                       row_1
    SLICE_X12Y13.D2      net (fanout=4)        0.982   row<1>
    SLICE_X12Y13.D       Tilo                  0.235   N13
                                                       _n0061_SW0_SW0
    SLICE_X10Y13.B2      net (fanout=1)        0.727   N13
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.B5      net (fanout=10)       0.713   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.809ns (1.387ns logic, 2.422ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               col_3 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.608ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.197 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: col_3 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AQ      Tcko                  0.430   col<6>
                                                       col_3
    SLICE_X15Y11.D3      net (fanout=4)        0.650   col<3>
    SLICE_X15Y11.D       Tilo                  0.259   vgaRed_0
                                                       line_ending<9>11
    SLICE_X10Y13.B3      net (fanout=5)        0.929   line_ending<9>1
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.B5      net (fanout=10)       0.713   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.316ns logic, 2.292ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               row_0 (FF)
  Destination:          row_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.310 - 0.329)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: row_0 to row_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y13.AQ      Tcko                  0.525   row<2>
                                                       row_0
    SLICE_X12Y13.D1      net (fanout=3)        0.769   row<0>
    SLICE_X12Y13.D       Tilo                  0.235   N13
                                                       _n0061_SW0_SW0
    SLICE_X10Y13.B2      net (fanout=1)        0.727   N13
    SLICE_X10Y13.B       Tilo                  0.254   row<2>
                                                       _n0061
    SLICE_X13Y15.B5      net (fanout=10)       0.713   _n0061
    SLICE_X13Y15.CLK     Tas                   0.373   row<6>
                                                       row_4_rstpot
                                                       row_4
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.387ns logic, 2.209ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point col_9 (SLICE_X11Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pxl_counter_1 (FF)
  Destination:          col_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pxl_counter_1 to col_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.BQ      Tcko                  0.198   pxl_counter<1>
                                                       pxl_counter_1
    SLICE_X11Y13.B5      net (fanout=11)       0.090   pxl_counter<1>
    SLICE_X11Y13.CLK     Tah         (-Th)    -0.155   pxl_counter<1>
                                                       col_9_rstpot
                                                       col_9
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.353ns logic, 0.090ns route)
                                                       (79.7% logic, 20.3% route)

--------------------------------------------------------------------------------

Paths for end point pxl_counter_0 (SLICE_X11Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pxl_counter_0 (FF)
  Destination:          pxl_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pxl_counter_0 to pxl_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y13.AQ      Tcko                  0.198   pxl_counter<1>
                                                       pxl_counter_0
    SLICE_X11Y13.A6      net (fanout=12)       0.033   pxl_counter<0>
    SLICE_X11Y13.CLK     Tah         (-Th)    -0.215   pxl_counter<1>
                                                       Mcount_pxl_counter_xor<0>11_INV_0
                                                       pxl_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point col_3 (SLICE_X13Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               col_3 (FF)
  Destination:          col_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: col_3 to col_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AQ      Tcko                  0.198   col<6>
                                                       col_3
    SLICE_X13Y12.A6      net (fanout=4)        0.033   col<3>
    SLICE_X13Y12.CLK     Tah         (-Th)    -0.215   col<6>
                                                       col_3_rstpot
                                                       col_3
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.413ns logic, 0.033ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: row<2>/CLK
  Logical resource: row_0/CK
  Location pin: SLICE_X10Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: row<2>/CLK
  Logical resource: row_1/CK
  Location pin: SLICE_X10Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.948|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 616 paths, 0 nets, and 216 connections

Design statistics:
   Minimum period:   3.948ns{1}   (Maximum frequency: 253.293MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 07 17:44:29 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



