// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel2081\sampleModel2081_3_sub\Mysubsystem_23.v
// Created: 2024-08-17 04:37:50
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_23
// Source Path: sampleModel2081_3_sub/Subsystem/Mysubsystem_23
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_23
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [7:0] Out1;  // uint8


  wire [15:0] cfblk22_out1;  // ufix16_En7
  wire signed [15:0] cfblk102_out1;  // int16
  wire [7:0] cfblk158_out1;  // uint8


  assign cfblk22_out1 = {1'b0, {In1, 7'b0000000}};



  assign cfblk102_out1 = (cfblk22_out1 > 16'b0000000000000000 ? 16'sb0000000000000001 :
              16'sb0000000000000000);



  assign cfblk158_out1 = cfblk102_out1[7:0];



  assign Out1 = cfblk158_out1;

endmodule  // Mysubsystem_23

