TimeQuest Timing Analyzer report for gameboy_vga
Sun Mar 18 00:46:21 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'VinClock'
 12. Slow Model Setup: 'u0|altpll_0|sd1|pll|clk[0]'
 13. Slow Model Hold: 'u0|altpll_0|sd1|pll|clk[0]'
 14. Slow Model Hold: 'VinClock'
 15. Slow Model Minimum Pulse Width: 'VinClock'
 16. Slow Model Minimum Pulse Width: 'SourceClock'
 17. Slow Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'VinClock'
 28. Fast Model Setup: 'u0|altpll_0|sd1|pll|clk[0]'
 29. Fast Model Hold: 'u0|altpll_0|sd1|pll|clk[0]'
 30. Fast Model Hold: 'VinClock'
 31. Fast Model Minimum Pulse Width: 'VinClock'
 32. Fast Model Minimum Pulse Width: 'SourceClock'
 33. Fast Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll|clk[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Multicorner Timing Analysis Summary
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Setup Transfers
 44. Hold Transfers
 45. Report TCCS
 46. Report RSKM
 47. Unconstrained Paths
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; gameboy_vga                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                  ;
+----------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------+--------------------------------+
; Clock Name                 ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                       ; Targets                        ;
+----------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------+--------------------------------+
; SourceClock                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                              ; { SourceClock }                ;
; u0|altpll_0|sd1|pll|clk[0] ; Generated ; 28.571 ; 35.0 MHz   ; 0.000 ; 14.285 ; 50.00      ; 10        ; 7           ;       ;        ;           ;            ; false    ; SourceClock ; u0|altpll_0|sd1|pll|inclk[0] ; { u0|altpll_0|sd1|pll|clk[0] } ;
; VinClock                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                              ; { VinClock }                   ;
+----------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+------------------------------+--------------------------------+


+------------------------------------------------------------------+
; Slow Model Fmax Summary                                          ;
+------------+-----------------+----------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                 ; Note ;
+------------+-----------------+----------------------------+------+
; 84.02 MHz  ; 84.02 MHz       ; u0|altpll_0|sd1|pll|clk[0] ;      ;
; 130.87 MHz ; 130.87 MHz      ; VinClock                   ;      ;
+------------+-----------------+----------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Slow Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; VinClock                   ; -6.641 ; -1117.079     ;
; u0|altpll_0|sd1|pll|clk[0] ; 16.669 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Slow Model Hold Summary                            ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll|clk[0] ; 0.499 ; 0.000         ;
; VinClock                   ; 2.159 ; 0.000         ;
+----------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------+
; Slow Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; VinClock                   ; -2.567 ; -948.157      ;
; SourceClock                ; 10.000 ; 0.000         ;
; u0|altpll_0|sd1|pll|clk[0] ; 11.218 ; 0.000         ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VinClock'                                                                                                                                                                                        ;
+--------+-------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.108      ; 7.703      ;
; -6.641 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.723      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.103      ; 7.663      ;
; -6.606 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.683      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.108      ; 7.662      ;
; -6.600 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.682      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.103      ; 7.622      ;
; -6.565 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.642      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.108      ; 7.527      ;
; -6.465 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.547      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.108      ; 7.524      ;
; -6.462 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.128      ; 7.544      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.109      ; 7.519      ;
; -6.456 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.129      ; 7.539      ;
; -6.430 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.507      ;
; -6.430 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.123      ; 7.507      ;
+--------+-------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'u0|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                      ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 16.669 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.112      ; 11.968     ;
; 16.722 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.101      ; 11.904     ;
; 16.797 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.101      ; 11.829     ;
; 16.838 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.802     ;
; 16.858 ; VideoLine[3]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.101      ; 11.768     ;
; 16.891 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.738     ;
; 16.910 ; VideoPixel[7] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.112      ; 11.727     ;
; 16.944 ; VideoPixel[5] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.691     ;
; 16.966 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.663     ;
; 16.996 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.123      ; 11.652     ;
; 17.024 ; VideoLine[1]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.103      ; 11.604     ;
; 17.027 ; VideoLine[3]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.602     ;
; 17.029 ; VideoLine[4]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.600     ;
; 17.049 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.112      ; 11.588     ;
; 17.079 ; VideoPixel[7] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.561     ;
; 17.095 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.116      ; 11.546     ;
; 17.107 ; VideoPixel[9] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.522     ;
; 17.113 ; VideoPixel[5] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.113      ; 11.525     ;
; 17.124 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.112      ; 11.513     ;
; 17.148 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.105      ; 11.482     ;
; 17.185 ; VideoLine[3]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.112      ; 11.452     ;
; 17.193 ; VideoLine[1]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.106      ; 11.438     ;
; 17.198 ; VideoLine[4]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.107      ; 11.434     ;
; 17.223 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.412     ;
; 17.223 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.105      ; 11.407     ;
; 17.234 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg6  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.112      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.403     ;
; 17.237 ; VideoPixel[7] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.123      ; 11.411     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.240 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.110      ; 11.395     ;
; 17.251 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.123      ; 11.397     ;
; 17.270 ; VideoLine[6]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.359     ;
; 17.271 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.119      ; 11.373     ;
; 17.271 ; VideoPixel[5] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.121      ; 11.375     ;
; 17.276 ; VideoPixel[9] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.107      ; 11.356     ;
; 17.276 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.348     ;
; 17.284 ; VideoLine[3]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.105      ; 11.346     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.290 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.339     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.293 ; VideoLine[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.331     ;
; 17.307 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg6  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.100      ; 11.318     ;
; 17.322 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.102      ; 11.305     ;
; 17.336 ; VideoPixel[7] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.116      ; 11.305     ;
; 17.347 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.102      ; 11.280     ;
; 17.351 ; VideoLine[1]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.114      ; 11.288     ;
; 17.351 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.273     ;
; 17.356 ; VideoLine[4]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.115      ; 11.284     ;
; 17.364 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.123      ; 11.284     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.365 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.104      ; 11.264     ;
; 17.366 ; VideoPixel[6] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.116      ; 11.275     ;
; 17.368 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.256     ;
; 17.368 ; VideoLine[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.099      ; 11.256     ;
+--------+---------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'u0|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                         ;
+-------+------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.499 ; VideoPixel[9]    ; VideoPixel[9]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoPixel[8]    ; VideoPixel[8]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[0]  ; VideoRamCell[0]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[1]  ; VideoRamCell[1]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[2]  ; VideoRamCell[2]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[3]  ; VideoRamCell[3]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[4]  ; VideoRamCell[4]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[5]  ; VideoRamCell[5]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[6]  ; VideoRamCell[6]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[7]  ; VideoRamCell[7]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[8]  ; VideoRamCell[8]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[9]  ; VideoRamCell[9]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[10] ; VideoRamCell[10]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VideoRamCell[11] ; VideoRamCell[11]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VoutVSunc~reg0   ; VoutVSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; VoutHSunc~reg0   ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 1.086 ; VideoRamCell[14] ; VoutData[0]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 1.393      ;
; 1.166 ; VideoPixel[9]    ; VideoPixel[8]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.472      ;
; 1.244 ; VideoLine[9]     ; VideoLine[8]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.550      ;
; 1.351 ; VideoLine[3]     ; VideoLine[3]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.657      ;
; 1.357 ; VideoPixel[4]    ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.663      ;
; 1.431 ; VideoPixel[8]    ; VideoPixel[9]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.737      ;
; 1.498 ; VideoLine[2]     ; VideoLine[2]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.804      ;
; 1.537 ; VideoPixel[5]    ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 1.843      ;
; 1.585 ; VideoPixel[7]    ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 1.893      ;
; 1.706 ; VideoLine[8]     ; VideoLine[8]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.720 ; VideoPixel[4]    ; VideoPixel[6]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.024      ;
; 1.721 ; VideoPixel[4]    ; VideoPixel[7]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.025      ;
; 1.724 ; VideoPixel[4]    ; VideoPixel[3]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.028      ;
; 1.725 ; VideoPixel[4]    ; VideoPixel[0]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.029      ;
; 1.729 ; VideoRamCell[8]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg8  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.117      ; 2.113      ;
; 1.734 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg2  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.105      ; 2.106      ;
; 1.734 ; VideoRamCell[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg0  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.105      ; 2.106      ;
; 1.738 ; VideoRamCell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg7  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.105      ; 2.110      ;
; 1.740 ; VideoPixel[2]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.046      ;
; 1.743 ; VideoPixel[1]    ; VideoPixel[1]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.049      ;
; 1.756 ; VideoLine[7]     ; VideoLine[7]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.062      ;
; 1.757 ; VideoRamCell[10] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.103      ; 2.127      ;
; 1.758 ; VideoLine[0]     ; VideoLine[0]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.064      ;
; 1.760 ; VideoLine[1]     ; VideoLine[1]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.066      ;
; 1.764 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg5  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.105      ; 2.136      ;
; 1.767 ; VideoLine[4]     ; VideoLine[4]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.073      ;
; 1.818 ; VideoLine[9]     ; VideoLine[9]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.124      ;
; 1.864 ; VideoPixel[4]    ; VideoPixel[4]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.170      ;
; 1.879 ; VideoRamCell[13] ; VideoRamCell[13]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.185      ;
; 1.887 ; VideoPixel[0]    ; VideoPixel[0]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.193      ;
; 1.891 ; VideoPixel[9]    ; VideoPixel[4]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.191      ;
; 1.906 ; VideoRamCell[12] ; VideoRamCell[12]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.212      ;
; 1.907 ; VideoPixel[6]    ; VideoPixel[6]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.213      ;
; 1.956 ; VideoPixel[8]    ; VideoLine[8]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.262      ;
; 1.973 ; VideoPixel[3]    ; VideoPixel[3]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.279      ;
; 2.003 ; VideoLine[6]     ; VideoLine[6]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.309      ;
; 2.051 ; VideoPixel[9]    ; VideoPixel[5]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.351      ;
; 2.085 ; VideoPixel[9]    ; VideoPixel[7]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 2.383      ;
; 2.085 ; VideoPixel[9]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 2.383      ;
; 2.085 ; VideoPixel[9]    ; VideoPixel[1]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.008     ; 2.383      ;
; 2.091 ; VideoRamCell[14] ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 2.398      ;
; 2.091 ; VideoLine[0]     ; VoutVSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.397      ;
; 2.107 ; VideoPixel[4]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.411      ;
; 2.107 ; VideoPixel[4]    ; VideoPixel[1]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.411      ;
; 2.110 ; VideoPixel[6]    ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.002      ; 2.418      ;
; 2.115 ; VideoPixel[8]    ; VideoLine[4]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.421      ;
; 2.119 ; VideoRamCell[1]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg1  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.106      ; 2.492      ;
; 2.121 ; VideoRamCell[13] ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 2.428      ;
; 2.128 ; VideoPixel[4]    ; VideoPixel[5]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.434      ;
; 2.132 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg2  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.117      ; 2.516      ;
; 2.136 ; VideoRamCell[10] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.122      ; 2.525      ;
; 2.141 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg5  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.117      ; 2.525      ;
; 2.142 ; VideoRamCell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.121      ; 2.530      ;
; 2.146 ; VideoRamCell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.124      ; 2.537      ;
; 2.151 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.124      ; 2.542      ;
; 2.153 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.121      ; 2.541      ;
; 2.156 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.107      ; 2.530      ;
; 2.156 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.121      ; 2.544      ;
; 2.160 ; VideoRamCell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.128      ; 2.555      ;
; 2.163 ; VideoRamCell[9]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.132      ; 2.562      ;
; 2.163 ; VideoPixel[7]    ; VideoPixel[7]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.469      ;
; 2.164 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.127      ; 2.558      ;
; 2.171 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.121      ; 2.559      ;
; 2.173 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.128      ; 2.568      ;
; 2.174 ; VideoRamCell[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.132      ; 2.573      ;
; 2.174 ; VideoRamCell[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.127      ; 2.568      ;
; 2.177 ; VideoRamCell[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.121      ; 2.565      ;
; 2.180 ; VideoRamCell[14] ; VideoRamCell[14]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.486      ;
; 2.189 ; VideoPixel[5]    ; VideoPixel[6]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.493      ;
; 2.190 ; VideoPixel[5]    ; VideoPixel[7]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.494      ;
; 2.193 ; VideoPixel[5]    ; VideoPixel[3]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.497      ;
; 2.194 ; VideoPixel[5]    ; VideoPixel[0]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.002     ; 2.498      ;
; 2.196 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.121      ; 2.584      ;
; 2.216 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.128      ; 2.611      ;
; 2.219 ; VideoLine[5]     ; VideoLine[5]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.525      ;
; 2.223 ; VideoPixel[7]    ; VideoPixel[6]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.529      ;
; 2.223 ; VideoPixel[1]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.529      ;
; 2.226 ; VideoPixel[0]    ; VideoPixel[1]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.532      ;
; 2.227 ; VideoPixel[7]    ; VideoPixel[3]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.533      ;
; 2.228 ; VideoPixel[7]    ; VideoPixel[0]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.534      ;
; 2.234 ; VideoPixel[9]    ; VideoLine[8]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.540      ;
; 2.248 ; VideoPixel[8]    ; VideoPixel[5]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.548      ;
; 2.291 ; VideoPixel[8]    ; VideoPixel[4]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.006     ; 2.591      ;
; 2.313 ; VideoPixel[0]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 2.619      ;
+-------+------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VinClock'                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.159 ; ram_cell[7]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.465      ;
; 2.162 ; ram_cell[7]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.468      ;
; 2.162 ; ram_cell[7]                                                                                                           ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.468      ;
; 2.165 ; ram_cell[7]                                                                                                           ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.471      ;
; 2.168 ; ram_cell[7]                                                                                                           ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.474      ;
; 2.170 ; ram_cell[7]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.476      ;
; 2.170 ; ram_cell[7]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.476      ;
; 2.293 ; ram_cell[6]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.599      ;
; 2.296 ; ram_cell[6]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.602      ;
; 2.296 ; ram_cell[6]                                                                                                           ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.602      ;
; 2.299 ; ram_cell[6]                                                                                                           ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.605      ;
; 2.302 ; ram_cell[6]                                                                                                           ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.608      ;
; 2.304 ; ram_cell[6]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.610      ;
; 2.304 ; ram_cell[6]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.610      ;
; 2.370 ; ram_cell[14]                                                                                                          ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.676      ;
; 2.526 ; ram_cell[5]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.832      ;
; 2.572 ; ram_cell[3]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.878      ;
; 2.574 ; ram_cell[4]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.880      ;
; 2.582 ; ram_cell[5]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.888      ;
; 2.585 ; ram_cell[5]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.891      ;
; 2.585 ; ram_cell[5]                                                                                                           ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.891      ;
; 2.588 ; ram_cell[5]                                                                                                           ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.894      ;
; 2.591 ; ram_cell[5]                                                                                                           ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.897      ;
; 2.593 ; ram_cell[5]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 2.899      ;
; 2.703 ; ram_cell[13]                                                                                                          ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.009      ;
; 2.707 ; ram_cell[4]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.013      ;
; 2.710 ; ram_cell[4]                                                                                                           ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.016      ;
; 2.713 ; ram_cell[4]                                                                                                           ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.019      ;
; 2.716 ; ram_cell[4]                                                                                                           ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.022      ;
; 2.718 ; ram_cell[4]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.024      ;
; 2.718 ; ram_cell[4]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.024      ;
; 2.729 ; ram_cell[7]                                                                                                           ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.035      ;
; 2.731 ; ram_cell[7]                                                                                                           ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.037      ;
; 2.731 ; ram_cell[7]                                                                                                           ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.037      ;
; 2.783 ; ram_cell[8]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.089      ;
; 2.783 ; ram_cell[12]                                                                                                          ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.089      ;
; 2.784 ; ram_cell[2]                                                                                                           ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.090      ;
; 2.786 ; ram_cell[8]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.092      ;
; 2.786 ; ram_cell[8]                                                                                                           ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.092      ;
; 2.789 ; ram_cell[8]                                                                                                           ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.095      ;
; 2.792 ; ram_cell[8]                                                                                                           ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.098      ;
; 2.794 ; ram_cell[8]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.100      ;
; 2.794 ; ram_cell[8]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.100      ;
; 2.795 ; ram_cell[0]                                                                                                           ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.101      ;
; 2.800 ; ram_cell[1]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.106      ;
; 2.803 ; ram_cell[1]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.109      ;
; 2.803 ; ram_cell[1]                                                                                                           ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.109      ;
; 2.806 ; ram_cell[1]                                                                                                           ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.112      ;
; 2.809 ; ram_cell[1]                                                                                                           ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.115      ;
; 2.811 ; ram_cell[1]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.117      ;
; 2.811 ; ram_cell[1]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.117      ;
; 2.838 ; ram_cell[13]                                                                                                          ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.144      ;
; 2.863 ; ram_cell[6]                                                                                                           ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.169      ;
; 2.865 ; ram_cell[6]                                                                                                           ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.171      ;
; 2.865 ; ram_cell[6]                                                                                                           ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.171      ;
; 2.922 ; ram_cell[0]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.228      ;
; 2.925 ; ram_cell[0]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.231      ;
; 2.928 ; ram_cell[0]                                                                                                           ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.234      ;
; 2.931 ; ram_cell[0]                                                                                                           ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.237      ;
; 2.933 ; ram_cell[0]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.239      ;
; 2.933 ; ram_cell[0]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.239      ;
; 2.935 ; ram_cell[10]                                                                                                          ; ram_cell[10]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.241      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_datain_reg0 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_memory_reg0 ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a8~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a8~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_datain_reg0 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_memory_reg0 ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.943 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~portb_datain_reg0  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~portb_memory_reg0  ; VinClock     ; VinClock    ; 0.000        ; -0.037     ; 3.173      ;
; 2.948 ; ram_cell[9]                                                                                                           ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.254      ;
; 2.963 ; ram_cell[2]                                                                                                           ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.269      ;
; 2.981 ; ram_cell[7]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg5 ; VinClock     ; VinClock    ; 0.000        ; 0.140      ; 3.388      ;
; 2.995 ; ram_cell[11]                                                                                                          ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.301      ;
; 2.996 ; ram_cell[12]                                                                                                          ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.302      ;
; 2.997 ; ram_cell[7]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg7 ; VinClock     ; VinClock    ; 0.000        ; 0.140      ; 3.404      ;
; 3.010 ; ram_cell[11]                                                                                                          ; ram_cell[11]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.316      ;
; 3.048 ; ram_cell[2]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.354      ;
; 3.051 ; ram_cell[3]                                                                                                           ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.357      ;
; 3.086 ; ram_cell[14]                                                                                                          ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.392      ;
; 3.089 ; ram_cell[14]                                                                                                          ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.395      ;
; 3.089 ; ram_cell[14]                                                                                                          ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.395      ;
; 3.092 ; ram_cell[14]                                                                                                          ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.398      ;
; 3.093 ; ram_cell[8]                                                                                                           ; ram_cell[8]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.399      ;
; 3.095 ; ram_cell[14]                                                                                                          ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.401      ;
; 3.097 ; ram_cell[14]                                                                                                          ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.403      ;
; 3.097 ; ram_cell[14]                                                                                                          ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.403      ;
; 3.100 ; ram_cell[9]                                                                                                           ; ram_cell[10]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.406      ;
; 3.115 ; ram_cell[6]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg5 ; VinClock     ; VinClock    ; 0.000        ; 0.140      ; 3.522      ;
; 3.126 ; ram_cell[2]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.432      ;
; 3.128 ; ram_cell[9]                                                                                                           ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.434      ;
; 3.129 ; ram_cell[3]                                                                                                           ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.435      ;
; 3.131 ; ram_cell[6]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg7 ; VinClock     ; VinClock    ; 0.000        ; 0.140      ; 3.538      ;
; 3.131 ; ram_cell[2]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.437      ;
; 3.134 ; ram_cell[3]                                                                                                           ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.440      ;
; 3.152 ; ram_cell[5]                                                                                                           ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 3.458      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VinClock'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg0   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg1   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg10  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg11  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg2   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg2   ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SourceClock'                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; SourceClock ; Rise       ; SourceClock|combout          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; SourceClock ; Rise       ; SourceClock|combout          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; SourceClock ; Rise       ; u0|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; SourceClock ; Rise       ; u0|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; SourceClock ; Rise       ; u0|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; SourceClock ; Rise       ; u0|altpll_0|sd1|pll|inclk[0] ;
; 17.059 ; 20.000       ; 2.941          ; Port Rate        ; SourceClock ; Rise       ; SourceClock                  ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg0   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg1   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg10  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg11  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg2   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg3   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg4   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg5   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg6   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg7   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg8   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg9   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg0   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg1   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg2   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg3   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg4   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg5   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg0   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg1   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg10  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg11  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg2   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg3   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg4   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg5   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg6   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg7   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg8   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg9   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg0   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg1   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg10  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg11  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg2   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg3   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg4   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg5   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg6   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg7   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg8   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg9   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg0   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg1   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg10  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg11  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg2   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg3   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg4   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg5   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg6   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg7   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg8   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg9   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg0   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg1   ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg10  ;
; 11.218 ; 14.285       ; 3.067          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg11  ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; VinData[*]  ; VinClock   ; 3.748 ; 3.748 ; Fall       ; VinClock        ;
;  VinData[0] ; VinClock   ; 3.748 ; 3.748 ; Fall       ; VinClock        ;
;  VinData[1] ; VinClock   ; 2.686 ; 2.686 ; Fall       ; VinClock        ;
; VinVSunc    ; VinClock   ; 7.009 ; 7.009 ; Fall       ; VinClock        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; VinData[*]  ; VinClock   ; -1.531 ; -1.531 ; Fall       ; VinClock        ;
;  VinData[0] ; VinClock   ; -1.876 ; -1.876 ; Fall       ; VinClock        ;
;  VinData[1] ; VinClock   ; -1.531 ; -1.531 ; Fall       ; VinClock        ;
; VinVSunc    ; VinClock   ; -3.356 ; -3.356 ; Fall       ; VinClock        ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+--------------+-------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+-------------+-------+-------+------------+----------------------------+
; VoutData[*]  ; SourceClock ; 6.701 ; 6.701 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[0] ; SourceClock ; 6.701 ; 6.701 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[1] ; SourceClock ; 5.743 ; 5.743 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutHSunc    ; SourceClock ; 5.019 ; 5.019 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutVSunc    ; SourceClock ; 5.452 ; 5.452 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
+--------------+-------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------+-------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+-------------+-------+-------+------------+----------------------------+
; VoutData[*]  ; SourceClock ; 5.743 ; 5.743 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[0] ; SourceClock ; 6.701 ; 6.701 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[1] ; SourceClock ; 5.743 ; 5.743 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutHSunc    ; SourceClock ; 5.019 ; 5.019 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutVSunc    ; SourceClock ; 5.452 ; 5.452 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
+--------------+-------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------+
; Fast Model Setup Summary                            ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; VinClock                   ; -1.671 ; -272.199      ;
; u0|altpll_0|sd1|pll|clk[0] ; 24.843 ; 0.000         ;
+----------------------------+--------+---------------+


+----------------------------------------------------+
; Fast Model Hold Summary                            ;
+----------------------------+-------+---------------+
; Clock                      ; Slack ; End Point TNS ;
+----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll|clk[0] ; 0.215 ; 0.000         ;
; VinClock                   ; 0.665 ; 0.000         ;
+----------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------+
; Fast Model Minimum Pulse Width Summary              ;
+----------------------------+--------+---------------+
; Clock                      ; Slack  ; End Point TNS ;
+----------------------------+--------+---------------+
; VinClock                   ; -1.880 ; -693.022      ;
; SourceClock                ; 10.000 ; 0.000         ;
; u0|altpll_0|sd1|pll|clk[0] ; 12.158 ; 0.000         ;
+----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VinClock'                                                                                                                                                                                        ;
+--------+-------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.049      ; 2.719      ;
; -1.671 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.721      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.049      ; 2.688      ;
; -1.640 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.690      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.053      ; 2.657      ;
; -1.605 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.659      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.049      ; 2.646      ;
; -1.598 ; ram_cell[2] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.648      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.049      ; 2.624      ;
; -1.576 ; ram_cell[3] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.051      ; 2.626      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.053      ; 2.626      ;
; -1.574 ; ram_cell[1] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.628      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg9  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg8  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg7  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg6  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg5  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg4  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg3  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg2  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg1  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_address_reg0  ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_datain_reg0   ; VinClock     ; VinClock    ; 1.000        ; 0.059      ; 2.614      ;
; -1.556 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~portb_we_reg        ; VinClock     ; VinClock    ; 1.000        ; 0.061      ; 2.616      ;
; -1.551 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg11 ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.605      ;
; -1.551 ; ram_cell[0] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~portb_address_reg10 ; VinClock     ; VinClock    ; 1.000        ; 0.055      ; 2.605      ;
+--------+-------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'u0|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 24.843 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.790      ;
; 24.898 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.735      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.733      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.904 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.729      ;
; 24.923 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.073      ; 3.720      ;
; 24.930 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.703      ;
; 24.947 ; VideoLine[1]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.064      ; 3.687      ;
; 24.948 ; VideoPixel[6]                                                                                                          ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.076      ; 3.698      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.678      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.959 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.674      ;
; 24.977 ; VideoLine[4]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.065      ; 3.658      ;
; 24.978 ; VideoLine[2]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.073      ; 3.665      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg0  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg1  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg2  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg3  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg4  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg5  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg6  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg7  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg8  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg9  ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg10 ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.985 ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg11 ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; -0.074     ; 3.544      ;
; 24.987 ; VideoPixel[7]                                                                                                          ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.076      ; 3.659      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.067      ; 3.646      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg4   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg3   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg1   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.991 ; VideoLine[3]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a9~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.063      ; 3.642      ;
; 24.993 ; VideoLine[0]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.065      ; 3.642      ;
; 25.008 ; VideoLine[1]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.068      ; 3.630      ;
; 25.008 ; VideoLine[1]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.068      ; 3.630      ;
; 25.008 ; VideoLine[1]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.068      ; 3.630      ;
; 25.008 ; VideoLine[1]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.068      ; 3.630      ;
; 25.008 ; VideoLine[1]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.068      ; 3.630      ;
; 25.008 ; VideoLine[1]                                                                                                           ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 28.571       ; 0.068      ; 3.630      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'u0|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                                                         ;
+-------+------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                                 ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.215 ; VideoPixel[9]    ; VideoPixel[9]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoPixel[8]    ; VideoPixel[8]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[0]  ; VideoRamCell[0]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[1]  ; VideoRamCell[1]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[2]  ; VideoRamCell[2]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[3]  ; VideoRamCell[3]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[4]  ; VideoRamCell[4]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[5]  ; VideoRamCell[5]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[6]  ; VideoRamCell[6]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[7]  ; VideoRamCell[7]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[8]  ; VideoRamCell[8]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[9]  ; VideoRamCell[9]                                                                                                         ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[10] ; VideoRamCell[10]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VideoRamCell[11] ; VideoRamCell[11]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VoutVSunc~reg0   ; VoutVSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; VoutHSunc~reg0   ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.342 ; VideoRamCell[14] ; VoutData[0]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.495      ;
; 0.378 ; VideoLine[9]     ; VideoLine[8]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; VideoPixel[9]    ; VideoPixel[8]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.424 ; VideoLine[3]     ; VideoLine[3]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424 ; VideoPixel[4]    ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.442 ; VideoPixel[8]    ; VideoPixel[9]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.594      ;
; 0.464 ; VideoLine[2]     ; VideoLine[2]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.616      ;
; 0.483 ; VideoPixel[5]    ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.635      ;
; 0.484 ; VideoPixel[7]    ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.637      ;
; 0.523 ; VideoPixel[2]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.675      ;
; 0.525 ; VideoPixel[1]    ; VideoPixel[1]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.677      ;
; 0.534 ; VideoLine[1]     ; VideoLine[1]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; VideoLine[7]     ; VideoLine[7]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.537 ; VideoLine[0]     ; VideoLine[0]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; VideoPixel[4]    ; VideoPixel[6]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.690      ;
; 0.539 ; VideoLine[4]     ; VideoLine[4]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; VideoPixel[4]    ; VideoPixel[7]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.691      ;
; 0.544 ; VideoPixel[4]    ; VideoPixel[0]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.695      ;
; 0.544 ; VideoPixel[4]    ; VideoPixel[3]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.695      ;
; 0.548 ; VideoRamCell[8]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg8  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.077      ; 0.763      ;
; 0.551 ; VideoLine[9]     ; VideoLine[9]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.703      ;
; 0.555 ; VideoLine[8]     ; VideoLine[8]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.556 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg2  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.064      ; 0.758      ;
; 0.556 ; VideoRamCell[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg0  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.064      ; 0.758      ;
; 0.558 ; VideoRamCell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg7  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.064      ; 0.760      ;
; 0.568 ; VideoRamCell[10] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg10 ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.571 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg5  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.064      ; 0.773      ;
; 0.577 ; VideoPixel[4]    ; VideoPixel[4]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.729      ;
; 0.581 ; VideoPixel[0]    ; VideoPixel[0]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.733      ;
; 0.587 ; VideoRamCell[13] ; VideoRamCell[13]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.739      ;
; 0.596 ; VideoPixel[6]    ; VideoPixel[6]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.599 ; VideoPixel[8]    ; VideoLine[8]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.602 ; VideoRamCell[12] ; VideoRamCell[12]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.754      ;
; 0.607 ; VideoPixel[9]    ; VideoPixel[4]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 0.749      ;
; 0.614 ; VideoLine[6]     ; VideoLine[6]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; VideoPixel[3]    ; VideoPixel[3]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.767      ;
; 0.632 ; VideoRamCell[14] ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.785      ;
; 0.636 ; VideoLine[0]     ; VoutVSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.641 ; VideoPixel[6]    ; VoutHSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.794      ;
; 0.645 ; VideoPixel[7]    ; VideoPixel[7]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.649 ; VideoRamCell[13] ; VoutData[1]~reg0                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.001      ; 0.802      ;
; 0.651 ; VideoPixel[4]    ; VideoPixel[5]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.653 ; VideoPixel[9]    ; VideoPixel[5]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 0.795      ;
; 0.662 ; VideoPixel[4]    ; VideoPixel[1]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.813      ;
; 0.663 ; VideoPixel[4]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.814      ;
; 0.663 ; VideoPixel[1]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.664 ; VideoPixel[5]    ; VideoPixel[6]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.815      ;
; 0.665 ; VideoLine[5]     ; VideoLine[5]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.665 ; VideoPixel[0]    ; VideoPixel[1]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.665 ; VideoPixel[5]    ; VideoPixel[7]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.816      ;
; 0.666 ; VideoRamCell[14] ; VideoRamCell[14]                                                                                                        ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.818      ;
; 0.666 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg2  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.077      ; 0.881      ;
; 0.669 ; VideoPixel[5]    ; VideoPixel[0]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.820      ;
; 0.669 ; VideoPixel[5]    ; VideoPixel[3]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.001     ; 0.820      ;
; 0.670 ; VideoPixel[9]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 0.811      ;
; 0.670 ; VideoPixel[9]    ; VideoPixel[1]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 0.811      ;
; 0.672 ; VideoPixel[9]    ; VideoPixel[7]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.011     ; 0.813      ;
; 0.676 ; VideoRamCell[10] ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg10  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.084      ; 0.898      ;
; 0.676 ; VideoRamCell[1]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg1  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.065      ; 0.879      ;
; 0.676 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg5  ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.077      ; 0.891      ;
; 0.676 ; VideoPixel[8]    ; VideoLine[4]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.828      ;
; 0.678 ; VideoRamCell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.081      ; 0.897      ;
; 0.681 ; VideoRamCell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.085      ; 0.904      ;
; 0.682 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.085      ; 0.905      ;
; 0.682 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.081      ; 0.901      ;
; 0.684 ; VideoPixel[9]    ; VideoLine[8]                                                                                                            ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.689 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.079      ; 0.906      ;
; 0.691 ; VideoRamCell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg7   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.087      ; 0.916      ;
; 0.693 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.065      ; 0.896      ;
; 0.694 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.085      ; 0.917      ;
; 0.695 ; VideoRamCell[2]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a7~porta_address_reg2   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.087      ; 0.920      ;
; 0.696 ; VideoRamCell[9]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg9   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.089      ; 0.923      ;
; 0.697 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.079      ; 0.914      ;
; 0.700 ; VideoPixel[0]    ; VideoPixel[2]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.701 ; VideoRamCell[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.085      ; 0.924      ;
; 0.702 ; VideoPixel[5]    ; VideoPixel[4]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.854      ;
; 0.703 ; VideoRamCell[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.079      ; 0.920      ;
; 0.705 ; VideoRamCell[0]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg0   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.089      ; 0.932      ;
; 0.708 ; VideoRamCell[5]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg5   ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.710 ; VideoPixel[7]    ; VideoPixel[6]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.862      ;
; 0.714 ; VideoLine[3]     ; VoutVSunc~reg0                                                                                                          ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.866      ;
; 0.715 ; VideoPixel[7]    ; VideoPixel[0]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.867      ;
; 0.715 ; VideoPixel[7]    ; VideoPixel[3]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; 0.000      ; 0.867      ;
; 0.716 ; VideoPixel[8]    ; VideoPixel[5]                                                                                                           ; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 0.000        ; -0.010     ; 0.858      ;
+-------+------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VinClock'                                                                                                                                                                                        ;
+-------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.665 ; ram_cell[7]  ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 0.816      ;
; 0.668 ; ram_cell[7]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 0.819      ;
; 0.668 ; ram_cell[7]  ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 0.819      ;
; 0.671 ; ram_cell[7]  ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 0.822      ;
; 0.674 ; ram_cell[7]  ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 0.825      ;
; 0.675 ; ram_cell[7]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 0.826      ;
; 0.676 ; ram_cell[7]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 0.827      ;
; 0.723 ; ram_cell[6]  ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.875      ;
; 0.726 ; ram_cell[6]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; ram_cell[6]  ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.878      ;
; 0.729 ; ram_cell[6]  ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.881      ;
; 0.732 ; ram_cell[6]  ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.884      ;
; 0.733 ; ram_cell[6]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.885      ;
; 0.734 ; ram_cell[6]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.886      ;
; 0.740 ; ram_cell[14] ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.892      ;
; 0.771 ; ram_cell[5]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.923      ;
; 0.780 ; ram_cell[4]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.932      ;
; 0.781 ; ram_cell[3]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.933      ;
; 0.787 ; ram_cell[5]  ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.939      ;
; 0.790 ; ram_cell[5]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.942      ;
; 0.790 ; ram_cell[5]  ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.942      ;
; 0.793 ; ram_cell[5]  ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.945      ;
; 0.796 ; ram_cell[5]  ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.948      ;
; 0.798 ; ram_cell[5]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.950      ;
; 0.807 ; ram_cell[7]  ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.959      ;
; 0.808 ; ram_cell[7]  ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.960      ;
; 0.808 ; ram_cell[13] ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.960      ;
; 0.809 ; ram_cell[7]  ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.961      ;
; 0.814 ; ram_cell[12] ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.966      ;
; 0.825 ; ram_cell[2]  ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.977      ;
; 0.828 ; ram_cell[0]  ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.980      ;
; 0.834 ; ram_cell[1]  ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.986      ;
; 0.834 ; ram_cell[4]  ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.986      ;
; 0.837 ; ram_cell[4]  ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.989      ;
; 0.840 ; ram_cell[4]  ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.992      ;
; 0.843 ; ram_cell[4]  ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.995      ;
; 0.844 ; ram_cell[4]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.996      ;
; 0.845 ; ram_cell[4]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 0.997      ;
; 0.859 ; ram_cell[10] ; ram_cell[10]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.011      ;
; 0.863 ; ram_cell[8]  ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.014      ;
; 0.865 ; ram_cell[6]  ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.018      ;
; 0.866 ; ram_cell[8]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.017      ;
; 0.866 ; ram_cell[8]  ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.017      ;
; 0.866 ; ram_cell[6]  ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.019      ;
; 0.867 ; ram_cell[6]  ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.020      ;
; 0.869 ; ram_cell[8]  ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.020      ;
; 0.872 ; ram_cell[8]  ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.023      ;
; 0.872 ; ram_cell[1]  ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.024      ;
; 0.873 ; ram_cell[8]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.024      ;
; 0.874 ; ram_cell[8]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.025      ;
; 0.875 ; ram_cell[1]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.027      ;
; 0.875 ; ram_cell[1]  ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.027      ;
; 0.878 ; ram_cell[1]  ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.030      ;
; 0.882 ; ram_cell[1]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.034      ;
; 0.883 ; ram_cell[1]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.035      ;
; 0.886 ; ram_cell[13] ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.038      ;
; 0.891 ; ram_cell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg5 ; VinClock     ; VinClock    ; 0.000        ; 0.062      ; 1.091      ;
; 0.893 ; ram_cell[7]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg7 ; VinClock     ; VinClock    ; 0.000        ; 0.062      ; 1.093      ;
; 0.908 ; ram_cell[2]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.060      ;
; 0.911 ; ram_cell[9]  ; ram_cell[10]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.063      ;
; 0.919 ; ram_cell[3]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.071      ;
; 0.920 ; ram_cell[0]  ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.072      ;
; 0.923 ; ram_cell[0]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.075      ;
; 0.925 ; ram_cell[12] ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.077      ;
; 0.926 ; ram_cell[0]  ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.078      ;
; 0.929 ; ram_cell[5]  ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.082      ;
; 0.929 ; ram_cell[0]  ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.081      ;
; 0.930 ; ram_cell[5]  ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.083      ;
; 0.930 ; ram_cell[0]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.082      ;
; 0.931 ; ram_cell[5]  ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.084      ;
; 0.931 ; ram_cell[0]  ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.083      ;
; 0.933 ; ram_cell[14] ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.084      ;
; 0.936 ; ram_cell[14] ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.087      ;
; 0.936 ; ram_cell[14] ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.087      ;
; 0.937 ; ram_cell[11] ; ram_cell[11]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.089      ;
; 0.939 ; ram_cell[9]  ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.091      ;
; 0.939 ; ram_cell[14] ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.090      ;
; 0.941 ; ram_cell[2]  ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.093      ;
; 0.941 ; ram_cell[11] ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.093      ;
; 0.942 ; ram_cell[14] ; ram_cell[1]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.093      ;
; 0.943 ; ram_cell[14] ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.094      ;
; 0.944 ; ram_cell[14] ; ram_cell[3]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.095      ;
; 0.947 ; ram_cell[8]  ; ram_cell[8]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.099      ;
; 0.947 ; ram_cell[9]  ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.099      ;
; 0.949 ; ram_cell[6]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg5 ; VinClock     ; VinClock    ; 0.000        ; 0.063      ; 1.150      ;
; 0.949 ; ram_cell[11] ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.101      ;
; 0.950 ; ram_cell[12] ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.102      ;
; 0.950 ; ram_cell[3]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.102      ;
; 0.951 ; ram_cell[6]  ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg7 ; VinClock     ; VinClock    ; 0.000        ; 0.063      ; 1.152      ;
; 0.972 ; ram_cell[9]  ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.124      ;
; 0.972 ; ram_cell[2]  ; ram_cell[5]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.124      ;
; 0.974 ; ram_cell[11] ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.126      ;
; 0.976 ; ram_cell[4]  ; ram_cell[13]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.129      ;
; 0.977 ; ram_cell[4]  ; ram_cell[14]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.130      ;
; 0.977 ; ram_cell[3]  ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; 0.000      ; 1.129      ;
; 0.978 ; ram_cell[4]  ; ram_cell[12]                                                                                                          ; VinClock     ; VinClock    ; 0.000        ; 0.001      ; 1.131      ;
; 0.979 ; ram_cell[10] ; ram_cell[6]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.130      ;
; 0.982 ; ram_cell[10] ; ram_cell[4]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.133      ;
; 0.982 ; ram_cell[10] ; ram_cell[0]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.133      ;
; 0.985 ; ram_cell[10] ; ram_cell[2]                                                                                                           ; VinClock     ; VinClock    ; 0.000        ; -0.001     ; 1.136      ;
+-------+--------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VinClock'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; VinClock ; Fall       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~portb_address_reg2   ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SourceClock'                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; SourceClock ; Rise       ; SourceClock|combout          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; SourceClock ; Rise       ; SourceClock|combout          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; SourceClock ; Rise       ; u0|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; SourceClock ; Rise       ; u0|altpll_0|sd1|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; SourceClock ; Rise       ; u0|altpll_0|sd1|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; SourceClock ; Rise       ; u0|altpll_0|sd1|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; SourceClock ; Rise       ; SourceClock                  ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll|clk[0]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg0   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg1   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg10  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg11  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg2   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg3   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg4   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg5   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg6   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg7   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg8   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a1~porta_address_reg9   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg0   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg1   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg10  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg11  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg2   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg3   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg4   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg5   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg6   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg7   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg8   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a2~porta_address_reg9   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg0   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg1   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg10  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg11  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg2   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg3   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg4   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg5   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg6   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg7   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg8   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a3~porta_address_reg9   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg0   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg1   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg10  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg11  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg2   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg3   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg4   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg5   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg6   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg7   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg8   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a4~porta_address_reg9   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg0   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg1   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg10  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg11  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg2   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg3   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg4   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg5   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg6   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg7   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg8   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a5~porta_address_reg9   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg0   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg1   ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg10  ;
; 12.158 ; 14.285       ; 2.127          ; High Pulse Width ; u0|altpll_0|sd1|pll|clk[0] ; Rise       ; altsyncram:video_ram_rtl_0|altsyncram_84d1:auto_generated|altsyncram_bng1:altsyncram1|ram_block2a6~porta_address_reg11  ;
+--------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; VinData[*]  ; VinClock   ; 1.747 ; 1.747 ; Fall       ; VinClock        ;
;  VinData[0] ; VinClock   ; 1.747 ; 1.747 ; Fall       ; VinClock        ;
;  VinData[1] ; VinClock   ; 1.438 ; 1.438 ; Fall       ; VinClock        ;
; VinVSunc    ; VinClock   ; 2.972 ; 2.972 ; Fall       ; VinClock        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; VinData[*]  ; VinClock   ; -1.014 ; -1.014 ; Fall       ; VinClock        ;
;  VinData[0] ; VinClock   ; -1.112 ; -1.112 ; Fall       ; VinClock        ;
;  VinData[1] ; VinClock   ; -1.014 ; -1.014 ; Fall       ; VinClock        ;
; VinVSunc    ; VinClock   ; -1.631 ; -1.631 ; Fall       ; VinClock        ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+--------------+-------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+-------------+-------+-------+------------+----------------------------+
; VoutData[*]  ; SourceClock ; 2.573 ; 2.573 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[0] ; SourceClock ; 2.573 ; 2.573 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[1] ; SourceClock ; 2.248 ; 2.248 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutHSunc    ; SourceClock ; 2.025 ; 2.025 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutVSunc    ; SourceClock ; 2.185 ; 2.185 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
+--------------+-------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------+-------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+-------------+-------+-------+------------+----------------------------+
; VoutData[*]  ; SourceClock ; 2.248 ; 2.248 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[0] ; SourceClock ; 2.573 ; 2.573 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[1] ; SourceClock ; 2.248 ; 2.248 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutHSunc    ; SourceClock ; 2.025 ; 2.025 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutVSunc    ; SourceClock ; 2.185 ; 2.185 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
+--------------+-------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                        ;
+-----------------------------+-----------+-------+----------+---------+---------------------+
; Clock                       ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack            ; -6.641    ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  SourceClock                ; N/A       ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  VinClock                   ; -6.641    ; 0.665 ; N/A      ; N/A     ; -2.567              ;
;  u0|altpll_0|sd1|pll|clk[0] ; 16.669    ; 0.215 ; N/A      ; N/A     ; 11.218              ;
; Design-wide TNS             ; -1117.079 ; 0.0   ; 0.0      ; 0.0     ; -948.157            ;
;  SourceClock                ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  VinClock                   ; -1117.079 ; 0.000 ; N/A      ; N/A     ; -948.157            ;
;  u0|altpll_0|sd1|pll|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; VinData[*]  ; VinClock   ; 3.748 ; 3.748 ; Fall       ; VinClock        ;
;  VinData[0] ; VinClock   ; 3.748 ; 3.748 ; Fall       ; VinClock        ;
;  VinData[1] ; VinClock   ; 2.686 ; 2.686 ; Fall       ; VinClock        ;
; VinVSunc    ; VinClock   ; 7.009 ; 7.009 ; Fall       ; VinClock        ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; VinData[*]  ; VinClock   ; -1.014 ; -1.014 ; Fall       ; VinClock        ;
;  VinData[0] ; VinClock   ; -1.112 ; -1.112 ; Fall       ; VinClock        ;
;  VinData[1] ; VinClock   ; -1.014 ; -1.014 ; Fall       ; VinClock        ;
; VinVSunc    ; VinClock   ; -1.631 ; -1.631 ; Fall       ; VinClock        ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------+
; Clock to Output Times                                                                ;
+--------------+-------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+-------------+-------+-------+------------+----------------------------+
; VoutData[*]  ; SourceClock ; 6.701 ; 6.701 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[0] ; SourceClock ; 6.701 ; 6.701 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[1] ; SourceClock ; 5.743 ; 5.743 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutHSunc    ; SourceClock ; 5.019 ; 5.019 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutVSunc    ; SourceClock ; 5.452 ; 5.452 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
+--------------+-------------+-------+-------+------------+----------------------------+


+--------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                        ;
+--------------+-------------+-------+-------+------------+----------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference            ;
+--------------+-------------+-------+-------+------------+----------------------------+
; VoutData[*]  ; SourceClock ; 2.248 ; 2.248 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[0] ; SourceClock ; 2.573 ; 2.573 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
;  VoutData[1] ; SourceClock ; 2.248 ; 2.248 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutHSunc    ; SourceClock ; 2.025 ; 2.025 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
; VoutVSunc    ; SourceClock ; 2.185 ; 2.185 ; Rise       ; u0|altpll_0|sd1|pll|clk[0] ;
+--------------+-------------+-------+-------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                     ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 93539    ; 0        ; 0        ; 0        ;
; VinClock                   ; VinClock                   ; 0        ; 0        ; 0        ; 13713    ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                      ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; From Clock                 ; To Clock                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------+----------------------------+----------+----------+----------+----------+
; u0|altpll_0|sd1|pll|clk[0] ; u0|altpll_0|sd1|pll|clk[0] ; 93539    ; 0        ; 0        ; 0        ;
; VinClock                   ; VinClock                   ; 0        ; 0        ; 0        ; 13713    ;
+----------------------------+----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 195   ; 195  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 18 00:46:20 2018
Info: Command: quartus_sta gameboy_vga -c gameboy_vga
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'gameboy_vga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name SourceClock SourceClock
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll|inclk[0]} -divide_by 10 -multiply_by 7 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll|clk[0]} {u0|altpll_0|sd1|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name VinClock VinClock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.641     -1117.079 VinClock 
    Info (332119):    16.669         0.000 u0|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 u0|altpll_0|sd1|pll|clk[0] 
    Info (332119):     2.159         0.000 VinClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -948.157 VinClock 
    Info (332119):    10.000         0.000 SourceClock 
    Info (332119):    11.218         0.000 u0|altpll_0|sd1|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.671      -272.199 VinClock 
    Info (332119):    24.843         0.000 u0|altpll_0|sd1|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 u0|altpll_0|sd1|pll|clk[0] 
    Info (332119):     0.665         0.000 VinClock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -693.022 VinClock 
    Info (332119):    10.000         0.000 SourceClock 
    Info (332119):    12.158         0.000 u0|altpll_0|sd1|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 479 megabytes
    Info: Processing ended: Sun Mar 18 00:46:21 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


