<def f='llvm/llvm/include/llvm/MC/MCInst.h' l='80' ll='83' type='void llvm::MCOperand::setImm(int64_t Val)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='5794' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser12cvtVOP3OpSelERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='5995' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser8cvtVOP3PERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteIS6_EEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMMCInstLower.cpp' l='161' u='c' c='_ZN4llvm28LowerARMMachineInstrToMCInstEPKNS_12MachineInstrERNS_6MCInstERNS_13ARMAsmPrinterE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='729' u='c' c='_ZNK12_GLOBAL__N_117ThumbDisassembler23UpdateThumbVFPPredicateERN4llvm14MCDisassembler12DecodeStatusERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='856' u='c' c='_ZN4llvm18HexagonMCInstrInfo12setInnerLoopERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='862' u='c' c='_ZN4llvm18HexagonMCInstrInfo21setMemReorderDisabledERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp' l='869' u='c' c='_ZN4llvm18HexagonMCInstrInfo12setOuterLoopERNS_6MCInstE'/>
<use f='llvm/llvm/lib/Target/Lanai/Disassembler/LanaiDisassembler.cpp' l='116' u='c' c='_ZL23PostOperandDecodeAdjustRN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2111' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser18processInstructionERN4llvm6MCInstENS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsMCCodeEmitter.cpp' l='70' u='c' c='_ZL15LowerLargeShiftRN4llvm6MCInstE'/>
