{"a 16 context optically reconfigurable gate array": {"filter": "Header Section", "author": ["Mao Nakajima", "Minoru Watanabe"]}, "acceleration of multiresolution imaging algorithms a comparative study": {"filter": "Header Section", "author": ["Richard Membarth", "Philipp Kutzer", "Hritam Dutta", "Frank Hannig", "Jurgen Teich"]}, "a high performance hardware architecture for spectral hash algorithm": {"filter": "Header Section", "author": ["Ray C. C. Cheung", "Cetin Kaya Koc", "John D. Villasenor"]}, "run time detection of malwares via dynamic control flow inspection": {"filter": "Header Section", "author": ["Yong-Joon Park", "Zhao Zhang", "Songqing Chen"]}, "efficient implementation of carry save adders in fpgas": {"filter": "Header Section", "author": ["Javier Hormigo", "Manuel Ortiz", "Francisco J. Quiles", "Francisco J. Jaime", "Julio Villalba", "Emilio L. Zapata"]}, "p3fsm portable predictive pattern matching finite state machine": {"filter": "Header Section", "author": ["Lucas Vespa", "Mini Mathew", "Ning Weng"]}, "filtering global history power and performance efficient branch predictor": {"filter": "Header Section", "author": ["Raid Ayoub", "Alex Orailoglu"]}, "integral parallel architecture  berkeley s motifs": {"filter": "Header Section", "author": ["Mihaela Malita", "Gheorghe Stefan"]}, "reconfigurable swp operator for multimedia processing": {"filter": "Header Section", "author": ["Shafqat Khan", "Emmanuel Casseau", "Daniel Menard"]}, "mapping parallel fft algorithm onto smartcell coarse grained reconfigurable architecture": {"filter": "Header Section", "author": ["Cao Liang", "Xinming Huang"]}, "an area efficient ldpc decoder architecture and implementation for cmmb systems": {"filter": "Header Section", "author": ["Kai Zhang", "Xinming Huang", "Zhongfeng Wang"]}, "application specific transistor sizing for low power full adders": {"filter": "Header Section", "author": ["Fatemeh Eslami", "Amirali Baniasadi", "Mostafa Farahani"]}}