# ğŸ“Ÿ Vending Machine â€” Semi-Custom IC Design (Cadence Flow)

## ğŸ¯ Objective  
Design and implement a **chocolate vending machine FSM** using **Verilog RTL** and complete an **industry-standard VLSI flow** using Cadence EDA tools.

---

## âœ… Functional Specification

| Coins Inserted | Output |
|----------------|--------|
| â‚¹10 (or two â‚¹5 coins) | âœ… Dispense chocolate |
| â‰¥ â‚¹20 | âœ… Dispense chocolate + âœ… return â‚¹5 change |

---

## ğŸ§  Features

| Category | Details |
|--------|--------|
| RTL | Verilog FSM-based vending machine logic |
| Verification | SystemVerilog testbench + waveform validation |
| Synthesis | Cadence Genus (timing-driven) |
| Physical Design | Cadence Innovus (floorplan â†’ routing) |
| Sign-off | DRC & LVS clean checks |
| Output | Final GDSII + layout screenshots |

---

##Final

---

## ğŸ§© RTL Design (FSM Logic)

State machine uses four states:

| State | Description |
|---|---|
IDLE | No coins inserted  
FIVE | â‚¹5 inserted  
TEN | â‚¹10 inserted  
DISPENSE | Dispense chocolate + optional change  

---

## ğŸ’» Tools Used

| Stage | Tool |
|---|---|
RTL Simulation | Xcelium / Icarus Verilog  
Synthesis | Cadence Genus  
Floorplan â†’ GDS | Cadence Innovus  
Sign-Off Check | DRC / LVS / Timing Closure  

---

## ğŸ–¼ï¸ Layout & GDS Results

### ğŸ“Œ Power Planning View
> (Screenshot below is from Cadence Innovus)

*(<img width="868" height="1156" alt="image" src="https://github.com/user-attachments/assets/31462827-cdf1-4d71-be5c-5a4b4bb18f14" />

)*


### ğŸ“Œ Floorplan or Placement View
> (Screenshot below is from Cadence Innovus)

*(<img width="868" height="1156" alt="image" src="https://github.com/user-attachments/assets/9ba42e3c-9bff-4c33-929f-50bc29ff0bb7" />
)*

### ğŸ“Œ Final Innovus Layout (Routed)
> (Screenshot below is from Cadence Innovus)

*(![WhatsApp Image 2025-10-30 at 10 46 02 AM](https://github.com/user-attachments/assets/b827a474-44b0-42e3-b174-e17576d2f5c9)
)*

### ğŸ“Œ Generated GDS File
> Successfully exported **GDSII**, verified in viewer

*(![WhatsApp Image 2025-10-30 at 10 46 02 AM (1)](https://github.com/user-attachments/assets/bf9e223e-2f96-4b76-8d4e-cccd5d1fe72d)
)*

---

## âœ… Results Summary

| Metric | Status |
|---|---|
Functional verification | âœ… Passed  
Synthesis | âœ… Timing met  
Placement & Routing | âœ… Completed  
DRC | âœ… Clean  
LVS | âœ… Matched  
Final Output | âœ… `chip.gds` Generated  

---

## ğŸ‘¨â€ğŸ’» Author

**Rohan N D**  
Electronics & Communication | VLSI Enthusiast  
Focus: **RTL â†’ Physical Design â†’ ASIC Implementation**

---

## â­ Notes

This project demonstrates a **complete Semi-Custom ASIC flow** for a digital FSM-based design.  
Suitable for **VLSI internship & job portfolios** (PD / RTL / Verification).

If you find this project useful, â­ the repository ğŸ˜Š



