I 000045 55 682           1525079275763 arh1
(_unit VHDL (comparator 0 3 (arh1 0 7 ))
  (_version v33)
  (_time 1525079275763 2018.04.30 12:07:55)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525079259274)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 1 -1
  )
)
V 000060 55 1025          1525080631067 ARH_Comportamentala
(_unit VHDL (comp_1 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525080631067 2018.04.30 12:30:31)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525080630943)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{2~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{2~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{2~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{2~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1027          1525080817925 ARH_Comportamentala
(_unit VHDL (comp_10 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525080817925 2018.04.30 12:33:37)
  (_source (\./src/comparator_10bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525080817861)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{3~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1025          1525080833230 ARH_Comportamentala
(_unit VHDL (comp_5 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525080833230 2018.04.30 12:33:53)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525080833100)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{2~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{2~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{2~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{2~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1027          1525080836509 ARH_Comportamentala
(_unit VHDL (comp_10 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525080836509 2018.04.30 12:33:56)
  (_source (\./src/comparator_10bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525080817861)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{3~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{3~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{3~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 3)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{3~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1027          1525080875954 ARH_Comportamentala
(_unit VHDL (comp_50 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525080875953 2018.04.30 12:34:35)
  (_source (\./src/comparator_50bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525080875932)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{5~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 5)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{5~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{5~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 5)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{5~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000045 55 837           1525087398786 arh1
(_unit VHDL (bist_d 0 1 (arh1 0 5 ))
  (_version v33)
  (_time 1525087398786 2018.04.30 14:23:18)
  (_source (\./src/bistabil.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525087398639)
    (_use )
  )
  (_object
    (_port (_internal D ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal R ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal S ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 2 (_entity (_in )(_event))))
    (_port (_internal Q ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_process
      (BISTABIL_D(_architecture 0 0 7 (_process (_simple)(_target(4))(_sensitivity(1)(3))(_read(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 1 -1
  )
)
I 000051 55 1790          1525260979547 Behavioral
(_unit VHDL (counter2_vhdl 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1525260979547 2018.05.02 14:36:19)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525260979456)
    (_use )
  )
  (_object
    (_port (_internal Clock_enable_B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal Output ~std_logic_vector{0~to~3}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal temp ~std_logic_vector{0~to~3}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)(4)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Output)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
V 000051 55 1790          1525260986701 Behavioral
(_unit VHDL (counter2_vhdl 0 6 (behavioral 0 13 ))
  (_version v33)
  (_time 1525260986700 2018.05.02 14:36:26)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525260979456)
    (_use )
  )
  (_object
    (_port (_internal Clock_enable_B ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{0~to~3}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_port (_internal Output ~std_logic_vector{0~to~3}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{0~to~3}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_to (i 0)(i 3))))))
    (_signal (_internal temp ~std_logic_vector{0~to~3}~13 0 14 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(4))(_sensitivity(1)(2))(_read(0)(4)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((Output)(temp)))(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 )
  )
  (_model . Behavioral 2 -1
  )
)
I 000046 55 1590          1525261147347 archi
(_unit VHDL (counter 0 7 (archi 0 15 ))
  (_version v33)
  (_time 1525261147346 2018.05.02 14:39:07)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261147301)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1590          1525261293597 archi
(_unit VHDL (counter 0 7 (archi 0 15 ))
  (_version v33)
  (_time 1525261293597 2018.05.02 14:41:33)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261147301)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{3~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1594          1525261368676 archi
(_unit VHDL (counter 0 7 (archi 0 15 ))
  (_version v33)
  (_time 1525261368675 2018.05.02 14:42:48)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261363002)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1594          1525261473392 archi
(_unit VHDL (counter 0 7 (archi 0 15 ))
  (_version v33)
  (_time 1525261473392 2018.05.02 14:44:33)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261363002)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1594          1525261616047 archi
(_unit VHDL (counter 0 7 (archi 0 15 ))
  (_version v33)
  (_time 1525261616046 2018.05.02 14:46:56)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261363002)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1594          1525261663500 archi
(_unit VHDL (counter 0 7 (archi 0 15 ))
  (_version v33)
  (_time 1525261663500 2018.05.02 14:47:43)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261363002)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1594          1525261664900 archi
(_unit VHDL (counter 0 7 (archi 0 15 ))
  (_version v33)
  (_time 1525261664900 2018.05.02 14:47:44)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261363002)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{5~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1596          1525261758907 archi
(_unit VHDL (counter 0 7 (archi 0 15 ))
  (_version v33)
  (_time 1525261758907 2018.05.02 14:49:18)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261758772)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{6~downto~0}~13 0 17 (_architecture (_uni ))))
    (_process
      (line__21(_architecture 0 0 21 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__37(_architecture 1 0 37 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1596          1525268840802 archi
(_unit VHDL (counter 0 7 (archi 0 14 ))
  (_version v33)
  (_time 1525268840802 2018.05.02 16:47:20)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261758772)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1578          1525268967311 archi
(_unit VHDL (counter 0 7 (archi 0 14 ))
  (_version v33)
  (_time 1525268967311 2018.05.02 16:49:27)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261758772)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1596          1525269092856 archi
(_unit VHDL (counter 0 7 (archi 0 14 ))
  (_version v33)
  (_time 1525269092855 2018.05.02 16:51:32)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261758772)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1596          1525269385195 archi
(_unit VHDL (counter 0 7 (archi 0 14 ))
  (_version v33)
  (_time 1525269385195 2018.05.02 16:56:25)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261758772)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1596          1525348549260 archi
(_unit VHDL (counter 0 7 (archi 0 14 ))
  (_version v33)
  (_time 1525348549260 2018.05.03 14:55:49)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525261758772)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal Q ~std_logic_vector{6~downto~0}~12 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{6~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000046 55 1592          1525348638356 archi
(_unit VHDL (counter 0 6 (archi 0 14 ))
  (_version v33)
  (_time 1525348638356 2018.05.03 14:57:18)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525348630679)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000060 55 811           1525349063642 ARH_Comportamentala
(_unit VHDL (comp_5 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525349063642 2018.05.03 15:04:23)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525349063509)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.INTEGER 0 2 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.INTEGER 0 3 (_entity (_in ((i 5))))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1025          1525349542924 ARH_Comportamentala
(_unit VHDL (comp_5 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525349542923 2018.05.03 15:12:22)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525349436047)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{2~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{2~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{2~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{2~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1025          1525349602078 ARH_Comportamentala
(_unit VHDL (comp_5 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525349602078 2018.05.03 15:13:22)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525349436047)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{2~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{2~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{2~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{2~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1025          1525349870019 ARH_Comportamentala
(_unit VHDL (comp_5 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525349870019 2018.05.03 15:17:50)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525349436047)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{2~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{2~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{2~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{2~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1025          1525350141027 ARH_Comportamentala
(_unit VHDL (comp_5 0 1 (arh_comportamentala 0 7 ))
  (_version v33)
  (_time 1525350141027 2018.05.03 15:22:21)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525349436047)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{2~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{2~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{2~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 2)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{2~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1334          1525350367083 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525350367083 2018.05.03 15:26:07)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525350353065)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal A ~std_logic_vector{2~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal B ~std_logic_vector{2~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000046 55 1592          1525350490385 archi
(_unit VHDL (counter 0 6 (archi 0 14 ))
  (_version v33)
  (_time 1525350490384 2018.05.03 15:28:10)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525348630679)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__36(_architecture 1 0 36 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
I 000060 55 1334          1525350494207 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525350494207 2018.05.03 15:28:14)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525350353065)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal A ~std_logic_vector{2~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal B ~std_logic_vector{2~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
V 000046 55 1592          1525350573581 archi
(_unit VHDL (counter 0 6 (archi 0 11 ))
  (_version v33)
  (_time 1525350573580 2018.05.03 15:29:33)
  (_source (\./src/numarator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525348630679)
    (_use )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_event))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 13 (_architecture (_uni ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
      (line__33(_architecture 1 0 33 (_assignment (_simple)(_alias((Q)(tmp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . archi 2 -1
  )
)
V 000052 55 1396          1525358743776 Arhitectura
(_unit VHDL (mux 0 4 (arhitectura 0 16 ))
  (_version v33)
  (_time 1525358743776 2018.05.03 17:45:43)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525358733462)
    (_use )
  )
  (_object
    (_generic (_internal n ~extSTD.STANDARD.NATURAL 0 5 \2\ (_entity ((i 2)))))
    (_port (_internal e ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~{2**{n+1}-1}}~12 0 8 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 1))))))
    (_port (_internal i ~BIT_VECTOR{0~to~{2**{n+1}-1}}~12 0 8 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{0~to~n}~12 0 9 (_array ~extSTD.STANDARD.BIT ((_to (i 0)(c 2))))))
    (_port (_internal s ~BIT_VECTOR{0~to~n}~12 0 9 (_entity (_in ))))
    (_port (_internal y ~extSTD.STANDARD.BIT 0 10 (_entity (_out ))))
    (_variable (_internal calculat ~extSTD.STANDARD.NATURAL 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . Arhitectura 3 -1
  )
)
I 000045 55 1415          1525359698384 arh1
(_unit VHDL (mux 0 3 (arh1 0 8 ))
  (_version v33)
  (_time 1525359698384 2018.05.03 18:01:38)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525359651522)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 3 2 )
    (2 2 3 )
    (3 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 2 2 )
    (3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1415          1525359710060 arh1
(_unit VHDL (mux 0 3 (arh1 0 8 ))
  (_version v33)
  (_time 1525359710059 2018.05.03 18:01:50)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525359651522)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 3 2 )
    (2 2 3 )
    (3 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 2 2 )
    (3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1415          1525359715552 arh1
(_unit VHDL (mux 0 3 (arh1 0 8 ))
  (_version v33)
  (_time 1525359715552 2018.05.03 18:01:55)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525359651522)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 3 2 )
    (2 2 3 )
    (3 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 2 2 )
    (3 3 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 756           1525360251866 arh1
(_unit VHDL (comp_suma 0 1 (arh1 0 6 ))
  (_version v33)
  (_time 1525360251866 2018.05.03 18:10:51)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525360222404)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal Suc ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 756           1525360350093 arh1
(_unit VHDL (comp_suma 0 1 (arh1 0 6 ))
  (_version v33)
  (_time 1525360350093 2018.05.03 18:12:30)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525360222404)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal Suc ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__8(_architecture 0 0 8 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 2524          1525360937932 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 11 ))
  (_version v33)
  (_time 1525360937931 2018.05.03 18:22:17)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525360877240)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000044 55 1308          1525433286409 arh
(_unit VHDL (reg 0 3 (arh 0 8 ))
  (_version v33)
  (_time 1525433286408 2018.05.04 14:28:06)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525433286365)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal iData ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal oData ~std_logic_vector{7~downto~0}~122 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh 1 -1
  )
)
I 000048 55 2786          1525433714033 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 11 ))
  (_version v33)
  (_time 1525433714032 2018.05.04 14:35:14)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525360877240)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000048 55 3057          1525434020217 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 11 ))
  (_version v33)
  (_time 1525434020217 2018.05.04 14:40:20)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525360877240)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal state_type 0 50 (_enum start introduceti_monezi eliberare_suc (_to (i 0)(i 2)))))
    (_signal (_internal starea_curenta state_type 0 54 (_architecture (_uni ))))
    (_signal (_internal starea_urmatoare state_type 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000048 55 3057          1525434042262 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 11 ))
  (_version v33)
  (_time 1525434042261 2018.05.04 14:40:42)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525360877240)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal A ~std_logic_vector{7~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1312 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal state_type 0 50 (_enum start introduceti_monezi eliberare_suc (_to (i 0)(i 2)))))
    (_signal (_internal starea_curenta state_type 0 54 (_architecture (_uni ))))
    (_signal (_internal starea_urmatoare state_type 0 54 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
)
I 000060 55 1029          1525444005826 ARH_Comportamentala
(_unit VHDL (comp_50 0 1 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525444005826 2018.05.04 17:26:45)
  (_source (\./src/comparator_50bani.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525080875932)
    (_use )
  )
  (_object
    (_type (_internal ~BIT_VECTOR{5~downto~0}~12 0 2 (_array ~extSTD.STANDARD.BIT ((_downto (i 5)(i 0))))))
    (_port (_internal A ~BIT_VECTOR{5~downto~0}~12 0 2 (_entity (_in ))))
    (_type (_internal ~BIT_VECTOR{5~downto~0}~122 0 3 (_array ~extSTD.STANDARD.BIT ((_downto (i 5)(i 0))))))
    (_port (_internal B ~BIT_VECTOR{5~downto~0}~122 0 3 (_entity (_in ))))
    (_port (_internal q ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.BIT_VECTOR (std STANDARD BIT_VECTOR)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1465          1525444061120 ARH_Comportamentala
(_unit VHDL (comp_50 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525444061120 2018.05.04 17:27:41)
  (_source (\./src/comparator_50bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525444013832)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1465          1525444255298 ARH_Comportamentala
(_unit VHDL (comp_10 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525444255297 2018.05.04 17:30:55)
  (_source (\./src/comparator_10bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525444255270)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1463          1525444271055 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525444271055 2018.05.04 17:31:11)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525444270893)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal q ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1334          1525445196306 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525445196305 2018.05.04 17:46:36)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525445196181)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1336          1525445210621 ARH_Comportamentala
(_unit VHDL (comp_10 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525445210620 2018.05.04 17:46:50)
  (_source (\./src/comparator_10bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525445210513)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1336          1525445225167 ARH_Comportamentala
(_unit VHDL (comp_50 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525445225167 2018.05.04 17:47:05)
  (_source (\./src/comparator_50bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525445225051)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1334          1525517848288 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525517848288 2018.05.05 13:57:28)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525445196181)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1352          1525517896183 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525517896182 2018.05.05 13:58:16)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525517896140)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0101"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1352          1525517994008 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525517994008 2018.05.05 13:59:54)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525517993892)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0001"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1354          1525517996683 ARH_Comportamentala
(_unit VHDL (comp_10 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525517996683 2018.05.05 13:59:56)
  (_source (\./src/comparator_10bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525517996658)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0010"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1354          1525517999030 ARH_Comportamentala
(_unit VHDL (comp_50 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525517999029 2018.05.05 13:59:59)
  (_source (\./src/comparator_50bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525517998994)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"1010"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000060 55 1352          1525518063757 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525518063757 2018.05.05 14:01:03)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525517993892)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0001"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000045 55 758           1525518236610 arh1
(_unit VHDL (comp_suma 0 1 (arh1 0 9 ))
  (_version v33)
  (_time 1525518236610 2018.05.05 14:03:56)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525360222404)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 2 (_entity (_in ))))
    (_port (_internal Suc ~extSTD.STANDARD.BIT 0 3 (_entity (_out ))))
    (_port (_internal RM ~extSTD.STANDARD.BIT 0 4 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1537          1525518244564 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525518244564 2018.05.05 14:04:04)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1537          1525518252435 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525518252434 2018.05.05 14:04:12)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1537          1525518380612 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525518380612 2018.05.05 14:06:20)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1537          1525518831433 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525518831433 2018.05.05 14:13:51)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . arh1 1 -1
  )
)
I 000044 55 1763          1525519348361 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525519348360 2018.05.05 14:22:28)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525519124982)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal iData ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal oData ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{7~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(2)(3))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1763          1525519370340 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525519370340 2018.05.05 14:22:50)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525519124982)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal iData ~std_logic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal oData ~std_logic_vector{7~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{7~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(2)(3))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1756          1525519618829 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525519618828 2018.05.05 14:26:58)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525519586805)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal iData ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal oData ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{2~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(2)(3)(0))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1756          1525519762999 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525519762999 2018.05.05 14:29:22)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525519586805)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal iData ~std_logic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal oData ~std_logic_vector{2~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{2~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(3)(0)(2))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000060 55 1352          1525520586178 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1525520586177 2018.05.05 14:43:06)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525520586066)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0001"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
I 000048 55 5967          1525520665842 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 12 ))
  (_version v33)
  (_time 1525520665841 2018.05.05 14:44:25)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525520529133)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 64 (_component COMP_5 )
    (_port
      ((A)(p1))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 65 (_component COMP_10 )
    (_port
      ((A)(p1))
      ((D)(_string \"0010"\))
      ((q)(p3))
    )
  )
  (_instantiation C3 0 66 (_component COMP_50 )
    (_port
      ((A)(p1))
      ((E)(_string \"1010"\))
      ((q)(p4))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 52 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 53 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 54 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 55 (_architecture (_string \"10100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p1 ~std_logic_vector{3~downto~0}~1326 0 56 (_architecture (_uni ))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000048 55 6197          1525520688844 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 12 ))
  (_version v33)
  (_time 1525520688843 2018.05.05 14:44:48)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525520529133)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 64 (_component COMP_5 )
    (_port
      ((A)(p1))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 65 (_component COMP_10 )
    (_port
      ((A)(p1))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 66 (_component COMP_50 )
    (_port
      ((A)(p1))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 51 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 52 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 53 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 54 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 55 (_architecture (_string \"10100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p1 ~std_logic_vector{3~downto~0}~1326 0 56 (_architecture (_uni ))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000048 55 6460          1525522030772 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 12 ))
  (_version v33)
  (_time 1525522030772 2018.05.05 15:07:10)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525520529133)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 66 (_component COMP_5 )
    (_port
      ((A)(p1))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 67 (_component COMP_10 )
    (_port
      ((A)(p1))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 68 (_component COMP_50 )
    (_port
      ((A)(p1))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 54 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 55 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 56 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 57 (_architecture (_string \"10100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p1 ~std_logic_vector{3~downto~0}~1326 0 58 (_architecture (_uni ))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni )(_event))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(8)(9)(10))(_sensitivity(11))(_read(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 6457          1525522219157 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 12 ))
  (_version v33)
  (_time 1525522219157 2018.05.05 15:10:19)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522219033)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 66 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 67 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 68 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 54 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 55 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 56 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 57 (_architecture (_string \"10100"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal p1 ~std_logic_vector{3~downto~0}~1326 0 58 (_architecture (_uni ))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni )(_event))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(8)(9)(10))(_sensitivity(11))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 6231          1525522230882 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 12 ))
  (_version v33)
  (_time 1525522230881 2018.05.05 15:10:30)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522219033)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 66 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 67 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 68 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 54 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 55 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 56 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 57 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni )(_event))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 6231          1525522347621 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 12 ))
  (_version v33)
  (_time 1525522347621 2018.05.05 15:12:27)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522219033)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 66 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 67 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 68 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 54 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 55 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 56 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 57 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni )(_event))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 6231          1525522463346 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 12 ))
  (_version v33)
  (_time 1525522463345 2018.05.05 15:14:23)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522219033)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 18 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 19 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 66 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 67 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 68 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 53 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 54 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 55 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 56 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 57 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni ))))
    (_signal (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_architecture (_uni )(_event))))
    (_process
      (line__69(_architecture 0 0 69 (_process (_simple)(_target(7)(8)(9))(_sensitivity(10))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 6222          1525522488561 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525522488560 2018.05.05 15:14:48)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 67 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 68 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 69 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 55 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 56 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 57 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 58 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(8)(9)(10))(_sensitivity(2))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 6054          1525537520510 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525537520509 2018.05.05 19:25:20)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 67 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 68 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 69 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 55 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 56 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 57 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 58 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000048 55 6054          1525537531118 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525537531117 2018.05.05 19:25:31)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 67 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 68 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 69 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 55 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 56 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 57 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 58 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
)
I 000048 55 6225          1525538050387 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525538050386 2018.05.05 19:34:10)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 67 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 68 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 69 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1316 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 54 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1318 0 55 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1320 0 56 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1322 0 57 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1324 0 58 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 60 (_architecture (_uni ))))
    (_process
      (line__70(_architecture 0 0 70 (_process (_simple)(_target(6)(7))(_sensitivity(2))(_read(8)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 3226          1525539719285 arh1
(_unit VHDL (mux 0 3 (arh1 0 15 ))
  (_version v33)
  (_time 1525539719284 2018.05.05 20:01:59)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525539719263)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0010"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_in (_string \"1010"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~128 0 8 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal F ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal G ~std_logic_vector{3~downto~0}~1212 0 10 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal H ~std_logic_vector{3~downto~0}~1214 0 11 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1216 0 13 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(8)(0))(_read(6)(7)(3)(2)(4)(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 3 2 )
    (2 2 3 )
    (3 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 2 2 )
    (3 3 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 10118         1525541987256 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525541987256 2018.05.05 20:39:47)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 77 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 78 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 79 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 80 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 70 (_architecture (_uni ))))
    (_process
      (line__81(_architecture 0 0 81 (_process (_simple)(_target(6)(7))(_sensitivity(2))(_read(8)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 3226          1525542035979 arh1
(_unit VHDL (mux 0 3 (arh1 0 15 ))
  (_version v33)
  (_time 1525542035979 2018.05.05 20:40:35)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525539719263)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in (_string \"0001"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0010"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal C ~std_logic_vector{3~downto~0}~124 0 6 (_entity (_in (_string \"1010"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal D ~std_logic_vector{3~downto~0}~126 0 7 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal E ~std_logic_vector{3~downto~0}~128 0 8 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal F ~std_logic_vector{3~downto~0}~1210 0 9 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal G ~std_logic_vector{3~downto~0}~1212 0 10 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1214 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal H ~std_logic_vector{3~downto~0}~1214 0 11 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1216 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~1216 0 13 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(8)(0))(_read(7)(6)(3)(2)(4)(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 3 2 )
    (2 2 3 )
    (3 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 2 2 )
    (3 3 2 )
    (2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 10136         1525542090672 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525542090671 2018.05.05 20:41:30)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 78 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 79 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 80 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 81 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni ))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni ))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni ))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni ))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni ))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni ))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni ))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 71 (_architecture (_uni ))))
    (_process
      (line__82(_architecture 0 0 82 (_process (_simple)(_target(6)(7))(_sensitivity(2))(_read(8)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10262         1525542321790 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525542321790 2018.05.05 20:45:21)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 82 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 83 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 84 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 74 (_architecture (_uni ))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(7)(6))(_sensitivity(2))(_read(8)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10262         1525542529739 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525542529739 2018.05.05 20:48:49)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 82 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 83 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 84 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 74 (_architecture (_uni ))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(6)(7))(_sensitivity(2))(_read(8)(9)(10)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10282         1525542592943 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525542592943 2018.05.05 20:49:52)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 82 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 83 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 84 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 74 (_architecture (_uni ))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(22)(7)(6))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10300         1525542925204 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525542925203 2018.05.05 20:55:25)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 82 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 83 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 84 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 74 (_architecture (_uni ))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(22)(7)(6))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10401         1525543522147 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525543522147 2018.05.05 21:05:22)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 82 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 83 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 84 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 85 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal s1 ~std_logic_vector{2~downto~0}~1342 0 73 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 75 (_architecture (_uni ))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(22)(23(2))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10416         1525543564624 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525543564624 2018.05.05 21:06:04)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 82 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 83 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 84 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 85 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(s1))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal s1 ~std_logic_vector{2~downto~0}~1342 0 73 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 75 (_architecture (_uni ))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(22)(23(0))(23(1))(23(2))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10416         1525543588776 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525543588775 2018.05.05 21:06:28)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 82 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 83 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 84 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 85 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(s1))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal s1 ~std_logic_vector{2~downto~0}~1342 0 73 (_architecture (_uni ))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 75 (_architecture (_uni ))))
    (_process
      (line__86(_architecture 0 0 86 (_process (_simple)(_target(22)(23(0))(23(1))(23(2))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10321         1525543717074 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525543717073 2018.05.05 21:08:37)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 82 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 83 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 84 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 74 (_architecture (_uni ))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(22)(23(0))(23(1))(23(2))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10321         1525543758309 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525543758309 2018.05.05 21:09:18)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 82 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 83 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 84 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 74 (_architecture (_uni ))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(22)(23(0))(23(1))(23(2))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10321         1525544099398 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525544099398 2018.05.05 21:14:59)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 82 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 83 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 84 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 74 (_architecture (_uni ))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(22)(23(2))(23(1))(23(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10321         1525544645392 arh_dis
(_unit VHDL (distribuitor 0 3 (arh_dis 0 13 ))
  (_version v33)
  (_time 1525544645391 2018.05.05 21:24:05)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525522488434)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 19 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 20 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 38 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 39 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 40 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 41 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 81 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 82 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 83 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 84 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 61 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1332 0 62 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1334 0 63 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1336 0 64 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1338 0 65 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1340 0 70 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1340 0 71 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1340 0 72 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1342 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1342 0 74 (_architecture (_uni ))))
    (_process
      (line__85(_architecture 0 0 85 (_process (_simple)(_target(22)(23(2))(23(1))(23(0))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000051 55 1988          1525611751311 Behavioral
(_unit VHDL (adder 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1525611751311 2018.05.06 16:02:31)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525611751240)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nibble1 ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal nibble2 ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~UNSIGNED{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~UNSIGNED{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 )
  )
  (_model . Behavioral 3 -1
  )
)
I 000051 55 1988          1525611917105 Behavioral
(_unit VHDL (adder 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1525611917105 2018.05.06 16:05:17)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525611751240)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nibble1 ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal nibble2 ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~UNSIGNED{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~UNSIGNED{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 )
  )
  (_model . Behavioral 3 -1
  )
)
V 000051 55 1988          1525611927606 Behavioral
(_unit VHDL (adder 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1525611927606 2018.05.06 16:05:27)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525611751240)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal nibble1 ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal nibble2 ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~UNSIGNED{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~UNSIGNED{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 )
  )
  (_model . Behavioral 3 -1
  )
)
I 000051 55 1978          1525612008834 Behavioral
(_unit VHDL (sumator 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1525612008834 2018.05.06 16:06:48)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525612008699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~UNSIGNED{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~UNSIGNED{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 )
  )
  (_model . Behavioral 3 -1
  )
)
I 000051 55 1978          1525612035189 Behavioral
(_unit VHDL (sumator 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1525612035189 2018.05.06 16:07:15)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525612008699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~UNSIGNED{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~UNSIGNED{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 )
  )
  (_model . Behavioral 3 -1
  )
)
V 000051 55 1978          1525612049377 Behavioral
(_unit VHDL (sumator 0 5 (behavioral 0 15 ))
  (_version v33)
  (_time 1525612049377 2018.05.06 16:07:29)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525612008699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~UNSIGNED{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~UNSIGNED{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 )
  )
  (_model . Behavioral 3 -1
  )
)
I 000044 55 1964          1525612828091 arh
(_unit VHDL (sumator 0 5 (arh 0 15 ))
  (_version v33)
  (_time 1525612828091 2018.05.06 16:20:28)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525612008699)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~UNSIGNED{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~UNSIGNED{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 )
  )
  (_model . arh 3 -1
  )
)
I 000044 55 1964          1525612849077 arh
(_unit VHDL (sumator 0 5 (arh 0 15 ))
  (_version v33)
  (_time 1525612849077 2018.05.06 16:20:49)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525612848968)
    (_use )
  )
  (_object
    (_type (_internal ~UNSIGNED{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_port (_internal B ~UNSIGNED{3~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~UNSIGNED{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~UNSIGNED{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~UNSIGNED{4~downto~0}~13 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~UNSIGNED{4~downto~0}~13 0 16 (_architecture (_uni ))))
    (_type (_internal ~UNSIGNED{4{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__22(_architecture 1 0 22 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__23(_architecture 2 0 23 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 )
  )
  (_model . arh 3 -1
  )
)
I 000048 55 10965         1525706126944 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525706126944 2018.05.07 18:15:26)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525612645362)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 39 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 40 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 41 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 46 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1333 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1335 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1337 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1337 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1339 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1339 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1341 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1341 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1343 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1343 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1345 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1345 0 75 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1345 0 76 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1345 0 77 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1347 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal b0 ~UNSIGNED{3~downto~0}~1347 0 79 (_architecture (_uni ))))
    (_signal (_internal s0 ~UNSIGNED{3~downto~0}~1347 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1349 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1349 0 82 (_architecture (_uni ))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(22)(25(2))(25(1))(25(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10965         1525706136528 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525706136528 2018.05.07 18:15:36)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525612645362)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 39 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 40 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 41 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 46 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F4 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1333 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1335 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1337 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1337 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1339 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1339 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1341 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1341 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1343 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1343 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1345 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1345 0 75 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1345 0 76 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1345 0 77 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1347 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal b0 ~UNSIGNED{3~downto~0}~1347 0 79 (_architecture (_uni ))))
    (_signal (_internal s0 ~UNSIGNED{3~downto~0}~1347 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1349 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1349 0 82 (_architecture (_uni ))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(22)(25(2))(25(1))(25(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 10965         1525706324118 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525706324118 2018.05.07 18:18:44)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 39 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 40 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 41 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 46 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1333 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1335 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1337 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1337 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1339 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1339 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1341 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1341 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1343 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1343 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1345 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1345 0 75 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1345 0 76 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1345 0 77 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1345 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~1347 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal b0 ~UNSIGNED{3~downto~0}~1347 0 79 (_architecture (_uni ))))
    (_signal (_internal s0 ~UNSIGNED{3~downto~0}~1347 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1349 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1349 0 82 (_architecture (_uni ))))
    (_process
      (line__94(_architecture 0 0 94 (_process (_simple)(_target(22)(25(2))(25(1))(25(0))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 1988          1525708592179 arh
(_unit VHDL (sumator 0 7 (arh 0 17 ))
  (_version v33)
  (_time 1525708592179 2018.05.07 18:56:32)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525708489535)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1988          1525708608669 arh
(_unit VHDL (sumator 0 7 (arh 0 17 ))
  (_version v33)
  (_time 1525708608669 2018.05.07 18:56:48)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525708489535)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~std_logic_vector{3~downto~0}~124 0 12 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 18 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 21 (_process 0 )))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1904          1525708832534 arh
(_unit VHDL (sumator 0 7 (arh 0 13 ))
  (_version v33)
  (_time 1525708832534 2018.05.07 19:00:32)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525708832487)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1904          1525708925255 arh
(_unit VHDL (sumator 0 7 (arh 0 13 ))
  (_version v33)
  (_time 1525708925255 2018.05.07 19:02:05)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525708832487)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1904          1525708982161 arh
(_unit VHDL (sumator 0 7 (arh 0 13 ))
  (_version v33)
  (_time 1525708982161 2018.05.07 19:03:02)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525708832487)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2005          1525709076108 arh
(_unit VHDL (sumator 0 7 (arh 0 13 ))
  (_version v33)
  (_time 1525709076108 2018.05.07 19:04:36)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525708832487)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((sum)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000048 55 10975         1525709263054 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525709263054 2018.05.07 19:07:43)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 39 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 40 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 41 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 46 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 88 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 89 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 90 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 91 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1334 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1338 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1342 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1344 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal stare_initiala ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal introducem_monezi ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1346 0 74 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1346 0 75 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1346 0 76 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1346 0 77 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1346 0 77 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1346 0 77 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1346 0 77 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1346 0 77 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1346 0 77 (_architecture (_uni (_string \"0000"\)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal b0 ~UNSIGNED{3~downto~0}~13 0 78 (_architecture (_uni ))))
    (_signal (_internal s0 ~UNSIGNED{3~downto~0}~13 0 78 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1349 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1349 0 81 (_architecture (_uni ))))
    (_process
      (line__93(_architecture 0 0 93 (_process (_simple)(_target(22)(25(2))(25(1))(25(0))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(14)(15)(16)(17)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 1760          1525709670477 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525709670477 2018.05.07 19:14:30)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525709666472)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(0)(2)(3))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 2243          1525710069061 arh
(_unit VHDL (sumator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525710069061 2018.05.07 19:21:09)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525709915584)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(1)(0)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 1760          1525710261480 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525710261480 2018.05.07 19:24:21)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525709666472)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5)(4))(_sensitivity(3)(2)(0))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1869          1525710395328 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525710395328 2018.05.07 19:26:35)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525709666472)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(5))(_sensitivity(2)(0)(3))(_read(1)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((oData)(tmp)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2243          1525710400152 arh
(_unit VHDL (sumator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525710400152 2018.05.07 19:26:40)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525709915584)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2370          1525710726924 arh
(_unit VHDL (sumator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525710726923 2018.05.07 19:32:06)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525710726787)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal sum ~std_logic_vector{3~downto~0}~124 0 10 (_entity (_out ))))
    (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(4))(_sensitivity(0)(1)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((sum)(temp(d_3_0))))(_target(2))(_sensitivity(4(d_3_0))))))
      (line__31(_architecture 2 0 31 (_assignment (_simple)(_alias((carry_out)(temp(4))))(_target(3))(_sensitivity(4(4))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 3 -1
  )
)
I 000048 55 11255         1525713304260 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525713304259 2018.05.07 20:15:04)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 39 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 40 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 41 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 46 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{3~downto~0}~1338 0 65 (_entity (_out ))))
        (_port (_internal carry_out ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
      ((carry_out)(c_out))
    )
    (_use (_entity . sumator)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 75 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 76 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 77 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{3~downto~0}~1348 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{3~downto~0}~1348 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal c_out ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 2005          1525713600993 arh
(_unit VHDL (sumator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525713600993 2018.05.07 20:20:00)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525713600962)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((sum)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2005          1525713618421 arh
(_unit VHDL (sumator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525713618421 2018.05.07 20:20:18)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525713600962)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((sum)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2387          1525713986106 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525713986106 2018.05.07 20:26:26)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525709666472)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{3~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~133 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(2)(3)(0))(_read(1(4))(1(d_3_0))))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((oData(d_3_0))(tmp)))(_target(4(d_3_0)))(_sensitivity(5)))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((oData(4))(carry_out)))(_target(4(4)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . arh 3 -1
  )
)
I 000044 55 2387          1525714018757 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525714018756 2018.05.07 20:26:58)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525709666472)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{3~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~133 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(2)(0)(3))(_read(1(4))(1(d_3_0))))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((oData(d_3_0))(tmp)))(_target(4(d_3_0)))(_sensitivity(5)))))
      (line__25(_architecture 2 0 25 (_assignment (_simple)(_alias((oData(4))(carry_out)))(_target(4(4)))(_sensitivity(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . arh 3 -1
  )
)
I 000044 55 2322          1525714331736 arh
(_unit VHDL (reg 0 3 (arh 0 11 ))
  (_version v33)
  (_time 1525714331736 2018.05.07 20:32:11)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525714331613)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal oData ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal o1Data ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(0)(2)(3))(_read(1(4))(1(d_3_0))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((oData)(tmp)))(_target(4))(_sensitivity(6)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((o1Data)(carry_out)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . arh 3 -1
  )
)
I 000044 55 2322          1525714362757 arh
(_unit VHDL (reg 0 3 (arh 0 11 ))
  (_version v33)
  (_time 1525714362757 2018.05.07 20:32:42)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525714331613)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal oData ~std_logic_vector{3~downto~0}~12 0 8 (_entity (_out ))))
    (_port (_internal o1Data ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{3~downto~0}~13 0 12 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(6)(7))(_sensitivity(2)(0)(3))(_read(1(4))(1(d_3_0))))))
      (line__25(_architecture 1 0 25 (_assignment (_simple)(_alias((oData)(tmp)))(_target(4))(_sensitivity(6)))))
      (line__26(_architecture 2 0 26 (_assignment (_simple)(_alias((o1Data)(carry_out)))(_target(5))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . arh 3 -1
  )
)
I 000048 55 12364         1525714502016 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525714502016 2018.05.07 20:35:02)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 39 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 40 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 41 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 46 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1336 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1336 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{3~downto~0}~1332 0 60 (_entity (_out ))))
        (_port (_internal o1Data ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
      ((o1Data)(q1))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
        ((o1Data)(o1Data))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 75 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 76 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 77 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1352 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1352 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{3~downto~0}~1348 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 12364         1525714539471 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525714539471 2018.05.07 20:35:39)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 39 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 40 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 41 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 46 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1336 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1336 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{3~downto~0}~1332 0 60 (_entity (_out ))))
        (_port (_internal o1Data ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
      ((o1Data)(q1))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
        ((o1Data)(o1Data))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 75 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 76 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 77 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1352 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1352 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{3~downto~0}~1348 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 12364         1525714645138 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525714645137 2018.05.07 20:37:25)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 39 (_entity (_in (_string \"0001"\)))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 40 (_entity (_in (_string \"0010"\)))))
        (_port (_internal C ~std_logic_vector{3~downto~0}~1316 0 41 (_entity (_in (_string \"1010"\)))))
        (_port (_internal D ~std_logic_vector{3~downto~0}~1318 0 42 (_entity (_in (_string \"0000"\)))))
        (_port (_internal E ~std_logic_vector{3~downto~0}~1320 0 43 (_entity (_in (_string \"0000"\)))))
        (_port (_internal F ~std_logic_vector{3~downto~0}~1322 0 44 (_entity (_in (_string \"0000"\)))))
        (_port (_internal G ~std_logic_vector{3~downto~0}~1324 0 45 (_entity (_in (_string \"0000"\)))))
        (_port (_internal H ~std_logic_vector{3~downto~0}~1326 0 46 (_entity (_in (_string \"0000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{3~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1336 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1336 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{3~downto~0}~1332 0 60 (_entity (_out ))))
        (_port (_internal o1Data ~extieee.std_logic_1164.std_logic 0 61 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
      ((o1Data)(q1))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
        ((o1Data)(o1Data))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1336 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{3~downto~0}~1348 0 75 (_architecture (_uni (_string \"0001"\)))))
    (_signal (_internal a2 ~std_logic_vector{3~downto~0}~1348 0 76 (_architecture (_uni (_string \"0010"\)))))
    (_signal (_internal a3 ~std_logic_vector{3~downto~0}~1348 0 77 (_architecture (_uni (_string \"1010"\)))))
    (_signal (_internal a4 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a5 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a6 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a7 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a8 ~std_logic_vector{3~downto~0}~1348 0 78 (_architecture (_uni (_string \"0000"\)))))
    (_signal (_internal a0 ~std_logic_vector{3~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1352 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1352 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{3~downto~0}~1348 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 1863          1525715339806 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525715339806 2018.05.07 20:48:59)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(4))(_sensitivity(3)(0)(2))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1863          1525715376756 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525715376756 2018.05.07 20:49:36)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(4))(_sensitivity(2)(3)(0))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1972          1525715452981 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525715452981 2018.05.07 20:50:52)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6))(_sensitivity(0)(3)(2))(_read(1)))))
      (line__23(_architecture 1 0 23 (_assignment (_simple)(_alias((oData)(tmp)))(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2007          1525715544503 arh
(_unit VHDL (sumator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525715544502 2018.05.07 20:52:24)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715544125)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((sum)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000045 55 3236          1525715610364 arh1
(_unit VHDL (mux 0 3 (arh1 0 15 ))
  (_version v33)
  (_time 1525715610364 2018.05.07 20:53:30)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715610235)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"00010"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal C ~std_logic_vector{4~downto~0}~124 0 6 (_entity (_in (_string \"01010"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal D ~std_logic_vector{4~downto~0}~126 0 7 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal E ~std_logic_vector{4~downto~0}~128 0 8 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal F ~std_logic_vector{4~downto~0}~1210 0 9 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal G ~std_logic_vector{4~downto~0}~1212 0 10 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal H ~std_logic_vector{4~downto~0}~1214 0 11 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~1216 0 13 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(8)(0))(_read(7)(6)(5)(1)(4)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 3 2 )
    (2 2 3 )
    (3 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 2 2 )
    (3 3 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 12106         1525717326449 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525717326448 2018.05.07 21:22:06)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1332 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1348 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1348 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1348 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1348 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1348 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 12106         1525717374372 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525717374371 2018.05.07 21:22:54)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1332 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1348 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1348 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1348 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1348 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1348 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 1863          1525717699394 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525717699394 2018.05.07 21:28:19)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(4))(_sensitivity(2)(3)(0))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 12106         1525718340407 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525718340406 2018.05.07 21:39:00)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1332 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1348 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1348 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1348 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1348 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1348 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 1863          1525718520936 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525718520935 2018.05.07 21:42:00)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(4))(_sensitivity(0)(3)(2))(_read(5)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1860          1525718609178 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525718609178 2018.05.07 21:43:29)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal tmp ~std_logic_vector{4~downto~0}~13 0 11 (_architecture (_uni ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5)(6)(4))(_sensitivity(2)(3)(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000044 55 1632          1525718631391 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525718631390 2018.05.07 21:43:51)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(3)(2)(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 12106         1525718696694 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525718696694 2018.05.07 21:44:56)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1332 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1348 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1348 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1348 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1348 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1348 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(6)(7))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 12106         1525718702276 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525718702276 2018.05.07 21:45:02)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1332 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1348 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1348 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1348 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1348 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1348 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 12114         1525719059886 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525719059885 2018.05.07 21:50:59)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1332 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1348 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1348 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1348 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1348 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1348 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(25)(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 12114         1525719062212 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525719062212 2018.05.07 21:51:02)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1332 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1348 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1348 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1348 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1348 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1348 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(25)(6)(7))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 12114         1525719078184 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525719078184 2018.05.07 21:51:18)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525706324008)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1330 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1332 0 60 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal RM ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1340 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1340 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1342 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1344 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1346 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1348 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1348 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1348 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1348 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1348 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1348 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1350 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1350 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1348 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__95(_architecture 0 0 95 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(25)(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 1572          1525719214997 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525719214996 2018.05.07 21:53:34)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1572          1525719231835 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525719231835 2018.05.07 21:53:51)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 13209         1525719426930 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525719426930 2018.05.07 21:57:06)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525719426806)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 95 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(25)(6)(7))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13209         1525719434584 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525719434584 2018.05.07 21:57:14)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525719426806)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 95 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(25)(7)(6))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 1772          1525719772482 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525719772481 2018.05.07 22:02:52)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
      (line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((Suc)(_string \"0"\)))(_target(2)))))
      (line__22(_architecture 2 0 22 (_assignment (_simple)(_target(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 3 -1
  )
)
I 000048 55 13209         1525719842127 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525719842127 2018.05.07 22:04:02)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525719426806)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 95 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(25)(6)(7))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 1572          1525719921647 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525719921647 2018.05.07 22:05:21)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 13527         1525719972411 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 14 ))
  (_version v33)
  (_time 1525719972410 2018.05.07 22:06:12)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525719426806)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 20 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 21 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 22 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 26 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 27 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 31 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 89 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 90 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 91 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 92 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 93 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 94 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 95 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 67 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 68 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 69 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 70 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 71 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 72 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 74 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 80 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 81 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_process
      (line__96(_architecture 0 0 96 (_process (_simple)(_target(19)(21(2))(21(1))(21(0))(25)(6)(7))(_sensitivity(2))(_read(8)(9)(10)(11)(12)(13)(14)(22)))))
      (line__135(_architecture 1 0 135 (_assignment (_simple)(_alias((Suc)(_string \"0"\)))(_target(3)))))
      (line__136(_architecture 2 0 136 (_assignment (_simple)(_target(4)))))
      (line__137(_architecture 3 0 137 (_assignment (_simple)(_target(22)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh_dis 4 -1
  )
)
I 000048 55 13306         1525720618273 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525720618272 2018.05.07 22:16:58)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525720618223)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 3))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(7)(8))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13309         1525720642426 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525720642426 2018.05.07 22:17:22)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525720618223)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 3))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(7)(8))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13309         1525720661403 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525720661403 2018.05.07 22:17:41)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525720618223)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 3))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(8)(7))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13347         1525721198027 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525721198027 2018.05.07 22:26:38)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525720618223)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 3))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(7)(8)(5))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13309         1525721431774 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525721431774 2018.05.07 22:30:31)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525720618223)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 3))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(7)(8))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 1572          1525768426131 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525768426131 2018.05.08 11:33:46)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525518244469)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 13309         1525768432405 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525768432405 2018.05.08 11:33:52)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525720618223)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 3))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(8)(7))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13309         1525768552043 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525768552043 2018.05.08 11:35:52)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525768551903)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(8)(7))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13309         1525768696906 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525768696906 2018.05.08 11:38:16)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525768551903)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out ))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(7)(8))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 1670          1525769098304 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525769098304 2018.05.08 11:44:58)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769098177)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1670          1525769100718 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525769100718 2018.05.08 11:45:00)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769098177)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1670          1525769116899 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525769116899 2018.05.08 11:45:16)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769098177)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1572          1525769188261 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525769188260 2018.05.08 11:46:28)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769188239)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 13328         1525769190864 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525769190864 2018.05.08 11:46:30)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769024492)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(7)(8))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13366         1525769270322 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525769270322 2018.05.08 11:47:50)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769024492)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(7)(8)(5))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 13366         1525769278394 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525769278394 2018.05.08 11:47:58)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769024492)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(7)(5)(8))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 1670          1525769464709 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525769464709 2018.05.08 11:51:04)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769464577)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1670          1525769469272 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525769469271 2018.05.08 11:51:09)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769464577)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out ))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1689          1525769648976 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525769648976 2018.05.08 11:54:08)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769648851)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 6 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 8 (_entity (_out (_string \"00000"\)))))
    (_process
      (line__12(_architecture 0 0 12 (_process (_simple)(_target(3)(4))(_sensitivity(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 1572          1525769756324 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525769756324 2018.05.08 11:55:56)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769756212)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 13328         1525770073845 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 15 ))
  (_version v33)
  (_time 1525770073845 2018.05.08 12:01:13)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769024492)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 21 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 22 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 23 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 26 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 28 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 31 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 40 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 48 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 60 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 53 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 54 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 90 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 91 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 92 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 93 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 94 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 95 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 96 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 11 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 68 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1346 0 69 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1348 0 70 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1350 0 71 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1352 0 72 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1354 0 75 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1354 0 76 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1354 0 77 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1354 0 78 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1354 0 79 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1354 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1356 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1356 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1354 0 82 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_process
      (line__97(_architecture 0 0 97 (_process (_simple)(_target(20)(22(2))(22(1))(22(0))(26)(8)(7))(_sensitivity(2))(_read(9)(10)(11)(12)(13)(14)(15)(23)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 2029          1525876671777 arh
(_unit VHDL (sumator 1 7 (arh 1 14 ))
  (_version v33)
  (_time 1525876671776 2018.05.09 17:37:51)
  (_source (\./src/sumator.vhd\(\./src/scazator.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715544125)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 1 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 1 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 1 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 1 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 1 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__30(_architecture 1 1 30 (_assignment (_simple)(_alias((sum)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2009          1525876710353 arh
(_unit VHDL (scazator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525876710352 2018.05.09 17:38:30)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525876710210)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal dif ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((dif)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2009          1525876711403 arh
(_unit VHDL (scazator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525876711403 2018.05.09 17:38:31)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525876710210)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal dif ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((dif)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2007          1525876982482 arh
(_unit VHDL (sumator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525876982482 2018.05.09 17:43:02)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715544125)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__30(_architecture 1 0 30 (_assignment (_simple)(_alias((sum)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000048 55 14392         1525877105078 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525877105078 2018.05.09 17:45:05)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525877104953)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 66 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 61 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 62 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 71 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 96 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 97 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 98 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 99 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 100 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 101 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 102 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 103 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 74 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 75 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 76 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 77 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 78 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 79 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(27)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 2995          1525877430962 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525877430962 2018.05.09 17:50:30)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769756212)
    (_use )
  )
  (_component
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 12 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~138 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C8 0 18 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 16 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000044 55 2009          1525877920298 arh
(_unit VHDL (scazator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525877920298 2018.05.09 17:58:40)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525876710210)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal dif ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((dif)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000044 55 2009          1525877927151 arh
(_unit VHDL (scazator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525877927150 2018.05.09 17:58:47)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525876710210)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal dif ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((dif)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000045 55 2995          1525878255668 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525878255668 2018.05.09 18:04:15)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769756212)
    (_use )
  )
  (_component
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 12 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~138 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C8 0 18 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 16 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000044 55 2009          1525878684013 arh
(_unit VHDL (scazator 0 7 (arh 0 14 ))
  (_version v33)
  (_time 1525878684012 2018.05.09 18:11:24)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525876710210)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal dif ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 15 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 18 (_process 0 )))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__34(_architecture 1 0 34 (_assignment (_simple)(_alias((dif)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000045 55 2995          1525878949391 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1525878949391 2018.05.09 18:15:49)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525769756212)
    (_use )
  )
  (_component
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~136 0 12 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~136 0 12 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~138 0 13 (_entity (_out ))))
      )
    )
  )
  (_instantiation C8 0 18 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 16 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 14497         1525968277155 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525968277154 2018.05.10 19:04:37)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525877104953)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
        (_port (_internal Rest ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
      ((Rest)(Rest))
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(27)(9)(8))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 3197          1525968313599 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525968313598 2018.05.10 19:05:13)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968313356)
    (_use )
  )
  (_component
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~138 0 13 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~138 0 13 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1310 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation C8 0 19 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(R))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal R ~std_logic_vector{4~downto~0}~126 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1312 0 16 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1312 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1314 0 17 (_architecture (_string \"10100"\))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 14650         1525968316654 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525968316653 2018.05.10 19:05:16)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525877104953)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
        (_port (_internal R ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
      ((R)(Rest))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
        ((R)(R))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out ))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(27)(9)(8))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14778         1525968806885 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525968806885 2018.05.10 19:13:26)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
        (_port (_internal R ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
      ((R)(Rest))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
        ((R)(R))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(9)(8)(5)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 3190          1525968829532 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525968829532 2018.05.10 19:13:49)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968313356)
    (_use )
  )
  (_component
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~132 0 13 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~132 0 13 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~134 0 14 (_entity (_out ))))
      )
    )
  )
  (_instantiation C8 0 19 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(R))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal R ~std_logic_vector{4~downto~0}~126 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~132 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~134 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~136 0 16 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~136 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~138 0 17 (_architecture (_string \"10100"\))))
    (_process
      (line__20(_architecture 0 0 20 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2392          1525968861953 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525968861953 2018.05.10 19:14:21)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968841849)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 17 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 14619         1525968874753 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525968874753 2018.05.10 19:14:34)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
        (_port (_internal R ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
      ((R)(Rest))
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(9)(8)(4)(5))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14521         1525968903577 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525968903577 2018.05.10 19:15:03)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(8)(9)(5)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14521         1525968907337 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525968907336 2018.05.10 19:15:07)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(4)(5)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14521         1525969049416 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525969049415 2018.05.10 19:17:29)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(8)(5)(9)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14511         1525969236161 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525969236160 2018.05.10 19:20:36)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(9)(8))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14521         1525969338314 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525969338314 2018.05.10 19:22:18)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(8)(4)(9)(5))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14521         1525970017809 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525970017809 2018.05.10 19:33:37)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(5)(4)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14521         1525970315163 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525970315163 2018.05.10 19:38:35)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968806753)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(5)(4)(9)(8))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14514         1525970484629 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525970484629 2018.05.10 19:41:24)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(4)(5)(9)(8))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14514         1525970770946 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525970770946 2018.05.10 19:46:10)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(5)(4)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 1632          1525970778482 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525970778482 2018.05.10 19:46:18)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(2)(3)(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 14514         1525970794252 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525970794252 2018.05.10 19:46:34)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(8)(9)(4)(5))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14518         1525970905263 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525970905263 2018.05.10 19:48:25)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(9)(8)(4)(5))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(28)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14518         1525970916034 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525970916034 2018.05.10 19:48:36)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(8)(9)(4)(5))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(28)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 1632          1525971023527 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525971023527 2018.05.10 19:50:23)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(2)(3)(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 14511         1525971109245 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525971109245 2018.05.10 19:51:49)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(5)(4)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000044 55 1632          1525971117616 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1525971117616 2018.05.10 19:51:57)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 12 (_architecture (_uni ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(4))(_sensitivity(0)(2)(3))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
I 000048 55 14511         1525971122535 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525971122535 2018.05.10 19:52:02)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(8)(9)(5)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 2410          1525971565875 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525971565874 2018.05.10 19:59:25)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968841849)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 17 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 14511         1525971592175 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525971592175 2018.05.10 19:59:52)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(9)(8)(4)(5))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14511         1525971597356 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525971597356 2018.05.10 19:59:57)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525970484606)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(4)(5)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14518         1525971680361 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525971680361 2018.05.10 20:01:20)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971680233)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ((i 2))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(4)(5)(9)(8))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 2410          1525971883898 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525971883898 2018.05.10 20:04:43)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968841849)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 17 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 14511         1525971887015 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525971887015 2018.05.10 20:04:47)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(9)(8)(5)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14508         1525971965524 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525971965523 2018.05.10 20:06:05)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(4)(9)(8))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14511         1525972068128 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525972068128 2018.05.10 20:07:48)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(8)(9)(5)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14511         1525972938986 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525972938985 2018.05.10 20:22:18)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(5)(4)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 2410          1525973103708 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1525973103707 2018.05.10 20:25:03)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968841849)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 17 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 14508         1525973114857 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525973114857 2018.05.10 20:25:14)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(4)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14508         1525973132019 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1525973132019 2018.05.10 20:25:32)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(4)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 14508         1526046711025 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526046711024 2018.05.11 16:51:51)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 98 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 99 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 100 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 101 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 102 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 103 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 104 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 105 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(28)(9)(8)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 2610          1526046871551 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1526046871551 2018.05.11 16:54:31)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968841849)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 17 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0)))))
      (line__32(_architecture 1 0 32 (_assignment (_simple)(_target(3)))))
      (line__33(_architecture 2 0 33 (_assignment (_simple)(_alias((Suc)(_string \"0"\)))(_target(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 3 -1
  )
)
I 000045 55 2410          1526047205178 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 10 ))
  (_version v33)
  (_time 1526047205178 2018.05.11 17:00:05)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968841849)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 16 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 17 (_architecture (_string \"10100"\))))
    (_process
      (line__19(_architecture 0 0 19 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 682           1526047301000 arh1
(_unit VHDL (comparator 0 3 (arh1 0 7 ))
  (_version v33)
  (_time 1526047301000 2018.05.11 17:01:41)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard)))
  (_parameters dbg )
  (_entity
    (_time 1525079259274)
    (_use )
  )
  (_object
    (_port (_internal A ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal B ~extSTD.STANDARD.BIT 0 4 (_entity (_in ))))
    (_port (_internal Y ~extSTD.STANDARD.BIT 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 939           1526047310338 arh1
(_unit VHDL (comparator 0 3 (arh1 0 7 ))
  (_version v33)
  (_time 1526047310338 2018.05.11 17:01:50)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526047310283)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 15040         1526047367565 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526047367565 2018.05.11 17:02:47)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(29)(9)(8)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(26)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15043         1526047457253 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526047457252 2018.05.11 17:04:17)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(29)(4)(8)(9)(6))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(26)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15079         1526047543821 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526047543821 2018.05.11 17:05:43)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(21)(23(2))(23(1))(23(0))(24)(29)(9)(8)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(24)(25)(26)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15326         1526047826263 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526047826263 2018.05.11 17:10:26)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(13)(23)(25(2))(25(1))(25(0))(26)(31)(4)(5)(6)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(17)(18)(26)(27)(28)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15226         1526048102887 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526048102887 2018.05.11 17:15:02)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(23)(25(2))(25(1))(25(0))(31)(8)(9)(4))(_sensitivity(2))(_read(10)(11)(12)(15)(16)(17)(18)(26)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15283         1526048241116 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526048241115 2018.05.11 17:17:21)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(13)(23)(25(2))(25(1))(25(0))(26)(31)(6)(8)(9)(7)(4))(_sensitivity(2))(_read(10)(11)(12)(13)(14)(15)(16)(17)(18)(26)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15229         1526048324608 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526048324607 2018.05.11 17:18:44)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(23)(25(2))(25(1))(25(0))(31)(4)(7)(9)(8))(_sensitivity(2))(_read(10)(11)(12)(15)(16)(17)(18)(26)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15229         1526048456243 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526048456242 2018.05.11 17:20:56)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(23)(25(2))(25(1))(25(0))(31)(9)(7)(8)(4))(_sensitivity(2))(_read(10)(11)(12)(15)(16)(17)(18)(26)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15343         1526048532197 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526048532197 2018.05.11 17:22:12)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(23)(25(2))(25(1))(25(0))(31)(4)(7)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(15)(16)(17)(18)(26)(27)))))
      (line__156(_architecture 1 0 156 (_assignment (_simple)(_target(26)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 2 -1
  )
)
I 000048 55 15229         1526049013988 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526049013988 2018.05.11 17:30:13)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(23)(25(2))(25(1))(25(0))(31)(4)(7)(8)(9))(_sensitivity(2))(_read(10)(11)(12)(15)(16)(17)(18)(26)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15374         1526049359402 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526049359401 2018.05.11 17:35:59)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 148 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(23)(25(2))(25(1))(25(0))(31)(7)(9)(8)(6(d_3_0))(4))(_sensitivity(2))(_read(10)(11)(12)(15)(16)(17)(18)(26)(27)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15229         1526049471953 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 16 ))
  (_version v33)
  (_time 1526049471953 2018.05.11 17:37:51)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525971886890)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 18 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 19 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 22 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 23 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 24 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 27 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 29 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 32 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 41 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 67 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 59 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 62 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 54 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 72 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 99 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 100 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 101 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 102 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 103 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 104 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 105 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 106 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 107 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1354 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_process
      (line__108(_architecture 0 0 108 (_process (_simple)(_target(23)(25(2))(25(1))(25(0))(31)(4)(8)(9)(7))(_sensitivity(2))(_read(10)(11)(12)(15)(16)(17)(18)(26)(27)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15469         1526049539750 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526049539750 2018.05.11 17:38:59)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049539620)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Respingere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(10)(7)(9)(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15469         1526049565619 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526049565619 2018.05.11 17:39:25)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049539620)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Respingere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(7)(9)(8)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15533         1526049701569 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526049701569 2018.05.11 17:41:41)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(7)(4)(8)(9)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15533         1526049718296 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526049718296 2018.05.11 17:41:58)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(7)(8)(10)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15533         1526050816535 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526050816535 2018.05.11 18:00:16)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(9)(10)(7)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15533         1526050822686 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526050822686 2018.05.11 18:00:22)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(FS))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(9)(10)(8)(7))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15048         1526050964758 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526050964758 2018.05.11 18:02:44)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(7)(4)(9)(8)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15048         1526050973270 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526050973270 2018.05.11 18:02:53)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(7)(8)(9)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15048         1526051121432 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526051121432 2018.05.11 18:05:21)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(9)(10)(7)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15048         1526051124818 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526051124817 2018.05.11 18:05:24)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(8)(4)(7)(9)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15534         1526051331994 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526051331994 2018.05.11 18:08:51)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(9)(10)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15534         1526051334632 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526051334631 2018.05.11 18:08:54)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(8)(9)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000045 55 939           1526051484998 arh1
(_unit VHDL (comparator 0 3 (arh1 0 7 ))
  (_version v33)
  (_time 1526051484998 2018.05.11 18:11:24)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526047310283)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 15534         1526051489808 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526051489808 2018.05.11 18:11:29)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(8)(4)(10)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15534         1526051495177 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526051495177 2018.05.11 18:11:35)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(4)(9)(10)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15534         1526051610234 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526051610233 2018.05.11 18:13:30)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 100 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 101 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 102 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 103 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 104 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 105 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 106 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 107 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(RM))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 108 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_process
      (line__109(_architecture 0 0 109 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(32)(10)(8)(9)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15640         1526062834594 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526062834594 2018.05.11 21:20:34)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(8)(9)(4)(6)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(30)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15640         1526062839388 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526062839388 2018.05.11 21:20:39)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(6)(8)(9)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(30)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15662         1526062945655 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526062945655 2018.05.11 21:22:25)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(33)(6)(4)(8)(9)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(30)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15640         1526063082206 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526063082206 2018.05.11 21:24:42)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(6)(8)(10)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(30)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15640         1526063088600 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526063088599 2018.05.11 21:24:48)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(6)(10)(8)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(30)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15650         1526063292116 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526063292115 2018.05.11 21:28:12)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M2 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M3 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal M4 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(10)(6)(9)(7)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15650         1526139567462 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526139567462 2018.05.12 18:39:27)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(8)(7)(9)(4)(6)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15650         1526140382652 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526140382651 2018.05.12 18:53:02)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(8)(9)(6)(10)(7))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15650         1526140517370 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526140517370 2018.05.12 18:55:17)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(8)(6)(7)(10)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15650         1526140521267 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526140521267 2018.05.12 18:55:21)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526049701549)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 42 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 43 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 44 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 68 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 63 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 54 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 55 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 56 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 73 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 101 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 102 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 103 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 104 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 105 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 106 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 107 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 108 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 109 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 83 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 89 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 93 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ))))
    (_process
      (line__110(_architecture 0 0 110 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(6)(7)(4)(8)(10)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15739         1526313770644 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526313770643 2018.05.14 19:02:50)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(10)(6)(9)(7)(4)(8)(11))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15739         1526313846406 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526313846405 2018.05.14 19:04:06)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(8)(4)(9)(7)(11)(6)(10))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15739         1526314341173 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526314341173 2018.05.14 19:12:21)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(4)(11)(9)(10)(8)(7)(6))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15761         1526314472221 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526314472221 2018.05.14 19:14:32)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(28)(34)(4)(9)(7)(10)(8)(11)(6))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15743         1526314647864 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526314647864 2018.05.14 19:17:27)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(32)(34)(8)(9)(6)(10)(11)(4)(7))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15743         1526314772958 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526314772958 2018.05.14 19:19:32)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(32)(34)(4)(11)(10)(8)(7)(6)(9))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15739         1526314983489 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526314983489 2018.05.14 19:23:03)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(8)(9)(10)(7)(4)(6)(11))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15739         1526314996498 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526314996498 2018.05.14 19:23:16)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(4)(11)(6)(7)(8)(9)(10))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15739         1526315026290 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315026290 2018.05.14 19:23:46)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 102 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 103 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 104 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 105 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 106 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 107 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 108 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 109 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 110 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_process
      (line__111(_architecture 0 0 111 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(4)(6)(7)(8)(10)(9)(11))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15841         1526315235041 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315235041 2018.05.14 19:27:15)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(35)(9)(11)(10)(4)(7)(6)(8))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(35)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15841         1526315238253 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315238253 2018.05.14 19:27:18)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(35)(10)(4)(6)(11)(9)(7)(8))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(35)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15841         1526315258535 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315258535 2018.05.14 19:27:38)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(35)(11)(4)(8)(6)(7)(9)(10))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(35)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15844         1526315460608 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315460607 2018.05.14 19:31:00)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(4)(6)(7)(8)(11)(9)(10))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(35)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15986         1526315648125 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315648124 2018.05.14 19:34:08)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(4)(9)(7)(6(d_3_0))(6)(11)(8)(10))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(35)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15986         1526315659615 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315659614 2018.05.14 19:34:19)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1314 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1316 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1318 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1320 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1322 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1324 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1326 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1328 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1330 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1332 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1346 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1348 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1340 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1342 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1338 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1352 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1354 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1314 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1354 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1358 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1360 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1360 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1362 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1364 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1364 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1364 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1364 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1364 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1364 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1364 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1366 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1366 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1364 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1364 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(25)(27(2))(27(1))(27(0))(34)(4)(7)(10)(6(d_3_0))(6)(8)(11)(9))(_sensitivity(2))(_read(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)(35)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16112         1526315945408 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315945408 2018.05.14 19:39:05)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526313770428)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~132 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~134 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~136 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~138 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1310 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1312 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Inapoiere_moneda ~std_logic_vector{3~downto~0}~124 0 16 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(4)(25)(27(2))(27(1))(27(0))(34)(6)(6(d_3_0))(11)(9)(7)(10)(8))(_sensitivity(2))(_read(0)(1)(3)(12)(13)(14)(17)(18)(19)(20)(28)(29)(30)(31)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15816         1526315969324 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315969324 2018.05.14 19:39:29)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(9)(7)(8)(6)(6(d_3_0))(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15816         1526315977702 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526315977702 2018.05.14 19:39:37)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 175 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(10)(6)(6(d_3_0))(8)(7)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15816         1526316093198 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526316093198 2018.05.14 19:41:33)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(6)(6(d_3_0))(9)(10)(7)(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15816         1526316100725 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526316100725 2018.05.14 19:41:40)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(8)(10)(6)(6(d_3_0))(7)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15820         1526316231122 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526316231122 2018.05.14 19:43:51)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(10)(7)(9)(6)(6(d_3_0))(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(34)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15820         1526316377749 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526316377748 2018.05.14 19:46:17)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 124 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(8)(7)(9)(10)(6(d_3_0))(6)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(34)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15820         1526316505310 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526316505310 2018.05.14 19:48:25)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 103 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 104 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 105 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 106 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 107 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 108 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 109 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 110 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 111 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 77 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 80 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 84 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 85 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 86 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 87 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 90 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 94 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 95 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 96 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 177 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__112(_architecture 0 0 112 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(7)(9)(6)(6(d_3_0))(10)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(34)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000050 55 941           1526317707027 arh_buton
(_unit VHDL (buton 0 3 (arh_buton 0 8 ))
  (_version v33)
  (_time 1526317707026 2018.05.14 20:08:27)
  (_source (\./src/Buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526317706878)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 5 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__10(_architecture 0 0 10 (_assignment (_simple)(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_buton 1 -1
  )
)
V 000050 55 857           1526317724213 arh_buton
(_unit VHDL (buton 0 3 (arh_buton 0 7 ))
  (_version v33)
  (_time 1526317724212 2018.05.14 20:08:44)
  (_source (\./src/Buton.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526317724085)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_buton 1 -1
  )
)
I 000048 55 16190         1526317823462 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526317823461 2018.05.14 20:10:23)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(6)(6(d_3_0))(7)(10)(9)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(34)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16190         1526317831865 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526317831864 2018.05.14 20:10:31)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(9)(6)(6(d_3_0))(10)(7)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(30)(34)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16182         1526317981015 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526317981014 2018.05.14 20:13:01)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(7)(8)(6)(6(d_3_0))(10)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16182         1526322323914 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526322323913 2018.05.14 21:25:23)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(10)(9)(7)(8)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16182         1526322670392 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526322670391 2018.05.14 21:31:10)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(7)(8)(9)(6)(6(d_3_0))(10)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16186         1526323693042 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526323693042 2018.05.14 21:48:13)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 182 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(9)(7)(8)(10)(6)(6(d_3_0))(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16186         1526323939211 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526323939211 2018.05.14 21:52:19)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 185 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(9)(8)(6)(6(d_3_0))(10)(7))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16186         1526324115698 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526324115697 2018.05.14 21:55:15)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(9)(7)(10)(8)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16186         1526324131075 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526324131074 2018.05.14 21:55:31)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 186 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(8)(9)(10)(7)(6)(6(d_3_0))(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000051 55 1342          1526324380333 arh_bist_D
(_unit VHDL (bist_d 0 5 (arh_bist_d 0 10 ))
  (_version v33)
  (_time 1526324380332 2018.05.14 21:59:40)
  (_source (\./src/bistabil_d.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1526324380152)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_buffer ))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (N1(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)))))
      (NAND1(_architecture 1 0 17 (_process (_simple)(_target(4))(_sensitivity(1)(3)))))
      (D1(_architecture 2 0 21 (_process (_simple)(_target(2))(_sensitivity(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bist_D 3 -1
  )
)
V 000051 55 1342          1526324387073 arh_bist_D
(_unit VHDL (bist_d 0 5 (arh_bist_d 0 10 ))
  (_version v33)
  (_time 1526324387072 2018.05.14 21:59:47)
  (_source (\./src/bistabil_d.vhd\))
  (_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
  (_parameters dbg )
  (_entity
    (_time 1526324380152)
    (_use )
  )
  (_object
    (_port (_internal d ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 7 (_entity (_buffer ))))
    (_signal (_internal s1 ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_signal (_internal s2 ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (N1(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)))))
      (NAND1(_architecture 1 0 17 (_process (_simple)(_target(4))(_sensitivity(1)(3)))))
      (D1(_architecture 2 0 21 (_process (_simple)(_target(2))(_sensitivity(4))(_read(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh_bist_D 3 -1
  )
)
I 000052 55 1285          1526324507181 Arhitectura
(_unit VHDL (bist_d 0 4 (arhitectura 0 15 ))
  (_version v33)
  (_time 1526324507180 2018.05.14 22:01:47)
  (_source (\./src/bistabil_d.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526324507046)
    (_use )
  )
  (_object
    (_port (_internal M ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Q ~extSTD.STANDARD.BIT 0 8 (_entity (_buffer ))))
    (_port (_internal NQ ~extSTD.STANDARD.BIT 0 9 (_entity (_buffer ))))
    (_signal (_internal s1 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ))))
    (_signal (_internal s2 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ))))
    (_signal (_internal clock ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ))))
    (_process
      (clk(_architecture 0 0 21 (_process (_wait_for)(_target(6)))))
      (n1(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)))))
      (nand1(_architecture 2 0 34 (_process (_simple)(_target(5))(_sensitivity(4)(6)))))
      (d1(_architecture 3 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(5))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . Arhitectura 4 -1
  )
)
V 000052 55 1285          1526324513443 Arhitectura
(_unit VHDL (bist_d 0 4 (arhitectura 0 15 ))
  (_version v33)
  (_time 1526324513442 2018.05.14 22:01:53)
  (_source (\./src/bistabil_d.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526324507046)
    (_use )
  )
  (_object
    (_port (_internal M ~extSTD.STANDARD.BIT 0 6 (_entity (_in ))))
    (_port (_internal D ~extSTD.STANDARD.BIT 0 7 (_entity (_in ))))
    (_port (_internal Q ~extSTD.STANDARD.BIT 0 8 (_entity (_buffer ))))
    (_port (_internal NQ ~extSTD.STANDARD.BIT 0 9 (_entity (_buffer ))))
    (_signal (_internal s1 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ))))
    (_signal (_internal s2 ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ))))
    (_signal (_internal clock ~extSTD.STANDARD.BIT 0 16 (_architecture (_uni ))))
    (_process
      (clk(_architecture 0 0 21 (_process (_wait_for)(_target(6)))))
      (n1(_architecture 1 0 29 (_process (_simple)(_target(4))(_sensitivity(0)))))
      (nand1(_architecture 2 0 34 (_process (_simple)(_target(5))(_sensitivity(4)(6)))))
      (d1(_architecture 3 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(5))(_read(1)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . Arhitectura 4 -1
  )
)
I 000048 55 16182         1526324821854 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1526324821853 2018.05.14 22:07:01)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 43 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1316 0 44 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1318 0 45 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1320 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1322 0 47 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1324 0 48 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1326 0 49 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1328 0 50 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 51 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1330 0 52 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1344 0 69 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1346 0 70 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 61 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1338 0 64 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1340 0 65 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1334 0 55 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 56 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1336 0 57 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1350 0 74 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1352 0 75 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 78 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 79 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 107 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 108 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 109 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 110 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 111 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 112 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 113 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 114 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 115 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 116 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1330 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 81 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1354 0 82 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1356 0 83 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1358 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1358 0 84 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 86 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1362 0 88 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1362 0 89 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1362 0 90 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1362 0 91 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1362 0 92 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1362 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1364 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1364 0 94 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1362 0 95 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1362 0 96 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1362 0 98 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 99 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 100 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 121 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1365 0 181 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__117(_architecture 0 0 117 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(33)(4)(7)(6)(6(d_3_0))(8)(10)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326106104 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326106103 2018.05.14 22:28:26)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(9)(6)(6(d_3_0))(8)(7)(10)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326132398 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326132397 2018.05.14 22:28:52)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 167 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(6)(6(d_3_0))(7)(9)(8)(10)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326231399 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326231398 2018.05.14 22:30:31)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(6)(6(d_3_0))(10)(9)(7)(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326238924 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326238923 2018.05.14 22:30:38)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(10)(8)(6)(6(d_3_0))(7)(9)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16087         1526326419683 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326419683 2018.05.14 22:33:39)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(31)(33)(10)(7)(6)(6(d_3_0))(8)(9)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16087         1526326424717 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326424717 2018.05.14 22:33:44)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(31)(33)(8)(9)(7)(6)(6(d_3_0))(10)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326503437 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326503436 2018.05.14 22:35:03)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(7)(6)(6(d_3_0))(8)(9)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326523205 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326523204 2018.05.14 22:35:23)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(8)(7)(10)(9)(6)(6(d_3_0))(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326527008 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326527007 2018.05.14 22:35:27)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(7)(10)(8)(9)(6)(6(d_3_0))(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326626705 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326626705 2018.05.14 22:37:06)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(6)(6(d_3_0))(7)(9)(10)(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326628151 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326628150 2018.05.14 22:37:08)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(6)(6(d_3_0))(8)(9)(10)(7)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326642393 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326642393 2018.05.14 22:37:22)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(9)(7)(8)(6)(6(d_3_0))(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326739050 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326739049 2018.05.14 22:38:59)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(7)(9)(6)(6(d_3_0))(8)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326845430 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326845430 2018.05.14 22:40:45)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(8)(9)(10)(7)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326957253 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326957252 2018.05.14 22:42:37)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(7)(6)(6(d_3_0))(10)(9)(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326958522 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326958521 2018.05.14 22:42:38)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(7)(6)(6(d_3_0))(9)(10)(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526326964537 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526326964537 2018.05.14 22:42:44)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(6)(6(d_3_0))(10)(7)(9)(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526327046578 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327046577 2018.05.14 22:44:06)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(9)(7)(6)(6(d_3_0))(8)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526327049392 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327049391 2018.05.14 22:44:09)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(7)(8)(6)(6(d_3_0))(9)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526327135597 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327135596 2018.05.14 22:45:35)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(7)(10)(6)(6(d_3_0))(8)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16087         1526327217227 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327217226 2018.05.14 22:46:57)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(31)(33)(10)(6)(6(d_3_0))(7)(9)(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526327325648 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327325647 2018.05.14 22:48:45)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(9)(8)(10)(7)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16052         1526327470371 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327470371 2018.05.14 22:51:10)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(31)(33)(4)(6)(6(d_3_0))(8)(7)(10)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16052         1526327476132 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327476131 2018.05.14 22:51:16)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(31)(33)(7)(6)(6(d_3_0))(8)(10)(9)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16052         1526327493375 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327493375 2018.05.14 22:51:33)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(31)(33)(4)(6)(6(d_3_0))(7)(9)(8)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526327932700 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327932700 2018.05.14 22:58:52)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(9)(6)(6(d_3_0))(8)(7)(10)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526327938317 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526327938316 2018.05.14 22:58:58)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 169 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(8)(6)(6(d_3_0))(9)(10)(7)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16083         1526328100836 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526328100835 2018.05.14 23:01:40)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(33)(4)(10)(7)(8)(9)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16083         1526328101849 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526328101848 2018.05.14 23:01:41)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(33)(8)(9)(7)(6)(6(d_3_0))(10)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16083         1526328106897 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526328106897 2018.05.14 23:01:46)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(27)(33)(4)(10)(8)(9)(6)(6(d_3_0))(7))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526328269070 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526328269069 2018.05.14 23:04:29)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(7)(6)(6(d_3_0))(8)(9)(10)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526328351967 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526328351966 2018.05.14 23:05:51)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(10)(6)(6(d_3_0))(8)(7)(9))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526328611870 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526328611869 2018.05.14 23:10:11)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(6)(6(d_3_0))(9)(7)(10)(8))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526328644461 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526328644460 2018.05.14 23:10:44)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(8)(6)(6(d_3_0))(10)(7)(9)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526329286109 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526329286109 2018.05.14 23:21:26)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(7)(10)(8)(9)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526329530131 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526329530131 2018.05.14 23:25:30)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(8)(9)(10)(6)(6(d_3_0))(7))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526329617858 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526329617858 2018.05.14 23:26:57)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(7)(9)(10)(8)(6)(6(d_3_0))(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526329900019 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526329900019 2018.05.14 23:31:40)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(7)(8)(9)(10)(6)(6(d_3_0))(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526329917145 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526329917145 2018.05.14 23:31:57)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(8)(6)(6(d_3_0))(9)(10)(7))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16048         1526329972250 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526329972250 2018.05.14 23:32:52)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 172 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(7)(10)(9)(6)(6(d_3_0))(8)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16083         1526330183520 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526330183520 2018.05.14 23:36:23)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(10)(9)(7)(8)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16083         1526330316145 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526330316145 2018.05.14 23:38:36)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(6)(6(d_3_0))(9)(8)(7)(10))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16083         1526330450909 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526330450909 2018.05.14 23:40:50)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(7)(9)(10)(8)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 16083         1526330979276 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526330979276 2018.05.14 23:49:39)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(4)(7)(8)(9)(10)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(1)(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
V 000045 55 939           1526332552712 arh1
(_unit VHDL (comparator 0 3 (arh1 0 7 ))
  (_version v33)
  (_time 1526332552712 2018.05.15 00:15:52)
  (_source (\./src/comparator.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526047310283)
    (_use )
  )
  (_object
    (_port (_internal A ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal B ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 5 (_entity (_out ))))
    (_process
      (line__9(_architecture 0 0 9 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arh1 1 -1
  )
)
V 000060 55 1352          1526332555212 ARH_Comportamentala
(_unit VHDL (comp_5 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1526332555211 2018.05.15 00:15:55)
  (_source (\./src/comparator_5bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525520586066)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0001"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
V 000060 55 1354          1526332556887 ARH_Comportamentala
(_unit VHDL (comp_10 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1526332556887 2018.05.15 00:15:56)
  (_source (\./src/comparator_10bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525517996658)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"0010"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
V 000060 55 1354          1526332558302 ARH_Comportamentala
(_unit VHDL (comp_50 0 3 (arh_comportamentala 0 9 ))
  (_version v33)
  (_time 1526332558302 2018.05.15 00:15:58)
  (_source (\./src/comparator_50bani.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525517998994)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal B ~std_logic_vector{3~downto~0}~122 0 5 (_entity (_in (_string \"1010"\)))))
    (_port (_internal q ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_process
      (line__11(_architecture 0 0 11 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . ARH_Comportamentala 1 -1
  )
)
V 000045 55 3236          1526332559675 arh1
(_unit VHDL (mux 0 3 (arh1 0 15 ))
  (_version v33)
  (_time 1526332559674 2018.05.15 00:15:59)
  (_source (\./src/mux.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715610235)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in (_string \"00001"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"00010"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal C ~std_logic_vector{4~downto~0}~124 0 6 (_entity (_in (_string \"01010"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal D ~std_logic_vector{4~downto~0}~126 0 7 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal E ~std_logic_vector{4~downto~0}~128 0 8 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal F ~std_logic_vector{4~downto~0}~1210 0 9 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1212 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal G ~std_logic_vector{4~downto~0}~1212 0 10 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal H ~std_logic_vector{4~downto~0}~1214 0 11 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_logic_vector{2~downto~0}~12 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1216 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~1216 0 13 (_entity (_out ))))
    (_process
      (line__17(_architecture 0 0 17 (_process (_simple)(_target(9))(_sensitivity(8)(0))(_read(6)(7)(1)(5)(4)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 2 2 )
    (2 3 2 )
    (2 2 3 )
    (3 2 3 )
    (2 3 3 )
    (3 3 3 )
    (2 2 2 )
    (3 3 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000045 55 2409          1526332561297 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1526332561296 2018.05.15 00:16:01)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968841849)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 16 (_architecture (_string \"10100"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(3)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
I 000048 55 16083         1526332564991 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526332564991 2018.05.15 00:16:04)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 96 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 97 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 98 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 99 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 100 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 101 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 102 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 103 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 104 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 105 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal stare ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal stare2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal q1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 94 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(24)(26(2))(26(1))(26(0))(31)(33)(8)(10)(6)(6(d_3_0))(7)(9)(4))(_sensitivity(2))(_read(11)(12)(13)(16)(17)(18)(19)(27)(28)(29)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
V 000044 55 1632          1526332566395 arh
(_unit VHDL (reg 0 3 (arh 0 10 ))
  (_version v33)
  (_time 1526332566395 2018.05.15 00:16:06)
  (_source (\./src/registru.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715323908)
    (_use )
  )
  (_object
    (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal iData ~std_logic_vector{4~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in )(_event))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal oData ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_out ))))
    (_signal (_internal carry_out ~extieee.std_logic_1164.std_logic 0 11 (_architecture (_uni ))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4))(_sensitivity(3)(0)(2))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh 1 -1
  )
)
V 000044 55 2007          1526332567741 arh
(_unit VHDL (sumator 0 7 (arh 0 13 ))
  (_version v33)
  (_time 1526332567741 2018.05.15 00:16:07)
  (_source (\./src/sumator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525715544125)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sum ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)))))
      (line__29(_architecture 1 0 29 (_assignment (_simple)(_alias((sum)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
V 000044 55 2009          1526332569141 arh
(_unit VHDL (scazator 0 7 (arh 0 13 ))
  (_version v33)
  (_time 1526332569140 2018.05.15 00:16:09)
  (_source (\./src/scazator.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525876710210)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal dif ~std_logic_vector{4~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal temp ~std_logic_vector{4~downto~0}~13 0 14 (_architecture (_uni ))))
    (_variable (_internal Sa ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sb ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_variable (_internal Sq ~extSTD.STANDARD.INTEGER 0 17 (_process 0 )))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
      (line__24(_architecture 1 0 24 (_assignment (_simple)(_alias((dif)(temp)))(_target(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_model . arh 2 -1
  )
)
I 000048 55 15796         1526332998071 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526332998071 2018.05.15 00:23:18)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 95 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 96 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 97 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 98 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 99 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 100 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 101 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 102 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 103 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 104 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal at1 ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ((i 3))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(6)(6(d_3_0))(9)(10)(7)(8))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15694         1526333119789 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526333119790 2018.05.15 00:25:19)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 94 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 95 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 96 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 97 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 98 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 99 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 100 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 101 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 102 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 103 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(7)(9)(8)(10)(6)(6(d_3_0)))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(0)(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15694         1526333123990 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526333123990 2018.05.15 00:25:23)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 94 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 95 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 96 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 97 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 98 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 99 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 100 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 101 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 102 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 103 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(6)(6(d_3_0))(8)(9)(10)(7))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15694         1526382009235 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526382009234 2018.05.15 14:00:09)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 94 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 95 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 96 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 97 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 98 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 99 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 100 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 101 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 102 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 103 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(10)(6)(6(d_3_0))(7)(9)(8))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15694         1526382014859 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526382014858 2018.05.15 14:00:14)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 94 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 95 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 96 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 97 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 98 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 99 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 100 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 101 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 102 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 103 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(7)(9)(6)(6(d_3_0))(8)(10))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15694         1526382301534 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1526382301533 2018.05.15 14:05:01)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 94 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 95 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 96 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 97 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 98 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 99 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 100 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 101 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 102 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 103 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 161 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__104(_architecture 0 0 104 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(6)(6(d_3_0))(9)(7)(8)(10)(4))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15694         1530005168677 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1530005168676 2018.06.26 12:26:08)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 94 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 95 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 96 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 97 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 98 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 99 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 100 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 101 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 102 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 103 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(8)(6)(6(d_3_0))(9)(10)(7))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15694         1557240156636 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 17 ))
  (_version v33)
  (_time 1557240156635 2019.05.07 17:42:36)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 19 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 20 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 23 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 24 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 25 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 28 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 29 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 30 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 33 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 34 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 38 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 39 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 40 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 41 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 47 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 63 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 64 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 58 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 59 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 50 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 51 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 52 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 68 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 69 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 72 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 94 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 95 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 96 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 97 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 98 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 99 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 100 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 101 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 102 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 103 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 75 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 76 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 77 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 78 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 79 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 80 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 81 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 87 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 88 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 91 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 109 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__105(_architecture 0 0 105 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(8)(7)(6)(6(d_3_0))(9)(10))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15695         1558285178572 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1558285178572 2019.05.19 19:59:38)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 70 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 95 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 96 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 97 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 98 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 99 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 100 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 101 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 102 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 103 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 104 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(8)(7)(6)(6(d_3_0))(9)(10))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15695         1558387855538 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1558387855538 2019.05.21 00:30:55)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 70 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 95 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 96 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 97 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 98 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 99 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 100 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 101 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 102 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 103 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 104 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(8)(7)(6)(6(d_3_0))(9)(10))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15695         1558423913563 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1558423913563 2019.05.21 10:31:53)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 70 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 95 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 96 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 97 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 98 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 99 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 100 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 101 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 102 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 103 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 104 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(8)(7)(6)(6(d_3_0))(9)(10))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
I 000048 55 15566         1558433343023 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1558433343022 2019.05.21 13:09:03)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comparator_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 70 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 95 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 96 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 97 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 98 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 99 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 100 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 101 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 102 (_component comparator_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
  )
  (_instantiation C8 0 103 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 104 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(8)(7)(6)(6(d_3_0))(9)(10))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
V 000045 55 2409          1558433363636 arh1
(_unit VHDL (comp_suma 0 3 (arh1 0 9 ))
  (_version v33)
  (_time 1558433363636 2019.05.21 13:09:23)
  (_source (\./src/comp_suma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1525968841849)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 4 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 4 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 5 (_entity (_in (_string \"10100"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 6 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~124 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1310 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_signal (_internal Rest ~std_logic_vector{4~downto~0}~1310 0 15 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1312 0 16 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1312 0 16 (_architecture (_string \"10100"\))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(2)(3))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 2 )
  )
  (_model . arh1 1 -1
  )
)
V 000048 55 15695         1558433383464 arh_dis
(_unit VHDL (distribuitor 0 4 (arh_dis 0 18 ))
  (_version v33)
  (_time 1558433383464 2019.05.21 13:09:43)
  (_source (\./src/distribuitor.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1526315956005)
    (_use )
  )
  (_component
    (comparator
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal B ~extieee.std_logic_1164.std_logic 0 20 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 21 (_entity (_out ))))
      )
    )
    (COMP_5
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~13 0 24 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~134 0 25 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 26 (_entity (_out ))))
      )
    )
    (COMP_10
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~136 0 29 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~138 0 30 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 31 (_entity (_out ))))
      )
    )
    (COMP_50
      (_object
        (_port (_internal A ~std_logic_vector{3~downto~0}~1310 0 34 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{3~downto~0}~1312 0 35 (_entity (_in ))))
        (_port (_internal q ~extieee.std_logic_1164.std_logic 0 36 (_entity (_out ))))
      )
    )
    (mux
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in (_string \"00001"\)))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1314 0 40 (_entity (_in (_string \"00010"\)))))
        (_port (_internal C ~std_logic_vector{4~downto~0}~1316 0 41 (_entity (_in (_string \"01010"\)))))
        (_port (_internal D ~std_logic_vector{4~downto~0}~1318 0 42 (_entity (_in (_string \"00000"\)))))
        (_port (_internal E ~std_logic_vector{4~downto~0}~1320 0 43 (_entity (_in (_string \"00000"\)))))
        (_port (_internal F ~std_logic_vector{4~downto~0}~1322 0 44 (_entity (_in (_string \"00000"\)))))
        (_port (_internal G ~std_logic_vector{4~downto~0}~1324 0 45 (_entity (_in (_string \"00000"\)))))
        (_port (_internal H ~std_logic_vector{4~downto~0}~1326 0 46 (_entity (_in (_string \"00000"\)))))
        (_port (_internal S ~std_logic_vector{2~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{4~downto~0}~1328 0 48 (_entity (_out ))))
      )
    )
    (sumator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 64 (_entity (_in ))))
        (_port (_internal sum ~std_logic_vector{4~downto~0}~1344 0 65 (_entity (_out ))))
      )
    )
    (reg
      (_object
        (_port (_internal iEnable ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 57 (_entity (_in ))))
        (_port (_internal Reset ~extieee.std_logic_1164.std_logic 0 58 (_entity (_in ))))
        (_port (_internal iData ~std_logic_vector{4~downto~0}~1336 0 59 (_entity (_in ))))
        (_port (_internal oData ~std_logic_vector{4~downto~0}~1338 0 60 (_entity (_out ))))
      )
    )
    (comp_suma
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1332 0 51 (_entity (_in ))))
        (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 52 (_entity (_out ))))
        (_port (_internal RM ~std_logic_vector{4~downto~0}~1334 0 53 (_entity (_out ))))
      )
    )
    (scazator
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 69 (_entity (_in ))))
        (_port (_internal dif ~std_logic_vector{4~downto~0}~1350 0 70 (_entity (_out ))))
      )
    )
    (buton
      (_object
        (_port (_internal A ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Y ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
      )
    )
  )
  (_instantiation C0 0 95 (_component comparator )
    (_port
      ((A)(Nr_sucuri))
      ((B)(nr0))
      ((Y)(Enable))
    )
    (_use (_entity . comparator)
    )
  )
  (_instantiation C1 0 96 (_component COMP_5 )
    (_port
      ((A)(A))
      ((B)(_string \"0001"\))
      ((q)(p2))
    )
    (_use (_entity . comp_5)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C2 0 97 (_component COMP_10 )
    (_port
      ((A)(A))
      ((B)(_string \"0010"\))
      ((q)(p3))
    )
    (_use (_entity . comp_10)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C3 0 98 (_component COMP_50 )
    (_port
      ((A)(A))
      ((B)(_string \"1010"\))
      ((q)(p4))
    )
    (_use (_entity . comp_50)
      (_port
        ((A)(A))
        ((B)(B))
        ((q)(q))
      )
    )
  )
  (_instantiation C4 0 99 (_component mux )
    (_port
      ((A)(a1))
      ((B)(a2))
      ((C)(a3))
      ((D)(a4))
      ((E)(a5))
      ((F)(a6))
      ((G)(a7))
      ((H)(a8))
      ((S)(S))
      ((Y)(a0))
    )
    (_use (_entity . mux)
    )
  )
  (_instantiation C5 0 100 (_component sumator )
    (_port
      ((A)(a0))
      ((B)(q))
      ((sum)(sum))
    )
    (_use (_entity . sumator)
    )
  )
  (_instantiation C6 0 101 (_component reg )
    (_port
      ((iEnable)(Enable))
      ((CLK)(CLK))
      ((Reset)(R))
      ((iData)(sum))
      ((oData)(q))
    )
    (_use (_entity . reg)
      (_port
        ((iEnable)(iEnable))
        ((iData)(iData))
        ((CLK)(CLK))
        ((Reset)(Reset))
        ((oData)(oData))
      )
    )
  )
  (_instantiation C7 0 102 (_component comp_suma )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((Suc)(Suc))
      ((RM)(rm1))
    )
    (_use (_entity . comp_suma)
      (_port
        ((A)(A))
        ((B)(B))
        ((Suc)(Suc))
        ((RM)(RM))
      )
    )
  )
  (_instantiation C8 0 103 (_component scazator )
    (_port
      ((A)(q))
      ((B)(_string \"10100"\))
      ((dif)(Rest1))
    )
    (_use (_entity . scazator)
      (_port
        ((A)(A))
        ((B)(B))
        ((dif)(dif))
      )
    )
  )
  (_instantiation C9 0 104 (_component buton )
    (_port
      ((A)(Button))
      ((Y)(Enable))
    )
    (_use (_entity . buton)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal A ~std_logic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_port (_internal Nr_sucuri ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal Button ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Rest ~std_logic_vector{4~downto~0}~12 0 9 (_entity (_out (_string \"00000"\)))))
    (_port (_internal Suc ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal RM ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_out (_string \"00000"\)))))
    (_port (_internal FS ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal AT ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal AM ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_port (_internal F3 ~extieee.std_logic_1164.std_logic 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~138 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1310 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1312 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1328 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1332 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M1 ~extSTD.STANDARD.INTEGER 0 76 (_architecture ((i 0)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1352 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F0 ~std_logic_vector{3~downto~0}~1352 0 77 (_architecture (_string \"0001"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1354 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F1 ~std_logic_vector{3~downto~0}~1354 0 78 (_architecture (_string \"0010"\))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1356 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_constant (_internal F2 ~std_logic_vector{3~downto~0}~1356 0 79 (_architecture (_string \"1010"\))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1358 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_constant (_internal M5 ~std_logic_vector{4~downto~0}~1358 0 80 (_architecture (_string \"10100"\))))
    (_signal (_internal p2 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p3 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal p4 ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1360 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal a1 ~std_logic_vector{4~downto~0}~1360 0 82 (_architecture (_uni (_string \"00001"\)))))
    (_signal (_internal a2 ~std_logic_vector{4~downto~0}~1360 0 83 (_architecture (_uni (_string \"00010"\)))))
    (_signal (_internal a3 ~std_logic_vector{4~downto~0}~1360 0 84 (_architecture (_uni (_string \"01010"\)))))
    (_signal (_internal a4 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a5 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a6 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a7 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a8 ~std_logic_vector{4~downto~0}~1360 0 85 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal a0 ~std_logic_vector{4~downto~0}~1360 0 86 (_architecture (_uni ))))
    (_signal (_internal sum ~std_logic_vector{4~downto~0}~1360 0 87 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~1362 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_signal (_internal S ~std_logic_vector{2~downto~0}~1362 0 88 (_architecture (_uni ))))
    (_signal (_internal q ~std_logic_vector{4~downto~0}~1360 0 89 (_architecture (_uni ))))
    (_signal (_internal Rest1 ~std_logic_vector{4~downto~0}~1360 0 90 (_architecture (_uni ))))
    (_signal (_internal nr0 ~extieee.std_logic_1164.std_logic 0 91 (_architecture (_uni ((i 2))))))
    (_signal (_internal rm1 ~std_logic_vector{4~downto~0}~1360 0 92 (_architecture (_uni ))))
    (_signal (_internal R ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_signal (_internal Enable ~extieee.std_logic_1164.std_logic 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{4{3~downto~0}~1363 0 163 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__106(_architecture 0 0 106 (_process (_simple)(_target(22)(24(2))(24(1))(24(0))(29)(30)(4)(8)(7)(6)(6(d_3_0))(9)(10))(_sensitivity(2))(_read(11)(12)(13)(14)(15)(16)(17)(25)(26)(27)(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
  )
  (_model . arh_dis 1 -1
  )
)
