=====
SETUP
11.735
14.111
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_0_s0
14.111
=====
SETUP
11.735
14.111
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_4_s0
14.111
=====
SETUP
11.780
14.067
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_2_s0
14.067
=====
SETUP
11.919
13.928
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_3_s0
13.928
=====
SETUP
11.922
13.924
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_0_s0
13.924
=====
SETUP
11.922
13.924
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_4_s0
13.924
=====
SETUP
11.951
13.896
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3207_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[6]_1_s0
13.896
=====
SETUP
11.951
13.896
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0
13.896
=====
SETUP
11.951
13.896
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0
13.896
=====
SETUP
11.951
13.896
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
13.016
13.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0
13.896
=====
SETUP
12.127
13.719
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
12.841
13.390
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_1_s0
13.719
=====
SETUP
12.127
13.719
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
12.841
13.390
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_2_s0
13.719
=====
SETUP
12.305
13.542
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
12.841
13.390
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_0_s0
13.542
=====
SETUP
12.305
13.542
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
12.841
13.390
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0
13.542
=====
SETUP
12.305
13.542
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
12.461
12.832
u_v9958/u_v9958_core/u_vdp_sprite/n3197_s0
12.841
13.390
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_4_s0
13.542
=====
SETUP
12.637
13.210
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.506
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.509
12.058
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
12.060
12.522
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0
13.210
=====
SETUP
12.637
13.210
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.506
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.509
12.058
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
12.060
12.522
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0
13.210
=====
SETUP
12.701
13.146
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s3
12.461
12.788
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_0_s0
13.146
=====
SETUP
12.701
13.146
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s3
12.461
12.788
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_1_s0
13.146
=====
SETUP
12.701
13.146
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s3
12.461
12.788
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_2_s0
13.146
=====
SETUP
12.701
13.146
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s3
12.461
12.788
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_3_s0
13.146
=====
SETUP
12.701
13.146
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.497
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s3
12.461
12.788
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_4_s0
13.146
=====
SETUP
12.738
13.109
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.506
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.509
12.058
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
12.238
12.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_1_s0
13.109
=====
SETUP
12.921
12.925
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.506
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.509
12.058
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
12.238
12.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0
12.925
=====
SETUP
12.921
12.925
25.846
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_2_s
5.498
6.053
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_2_s
7.252
7.623
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_3_s
7.623
8.093
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s7
8.273
8.735
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s4
8.736
9.189
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.877
10.394
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s4
11.044
11.506
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.509
12.058
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
12.238
12.565
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_2_s0
12.925
=====
HOLD
0.060
2.042
1.982
u_video_out/i187/u_double_buffer/u_buf_odd/ff_we_s0
1.841
2.042
u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_video_out/i187/u_double_buffer/u_buf_even/ff_we_s0
1.841
2.042
u_video_out/i187/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.074
2.164
2.090
u_v9958/ff_wdata_1_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_1_s
2.164
=====
HOLD
0.074
2.164
2.090
u_v9958/ff_wdata_0_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_0_s
2.164
=====
HOLD
0.198
2.288
2.090
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_0_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.288
=====
HOLD
0.199
2.289
2.090
u_video_out/i187/u_double_buffer/u_buf_even/ff_d_1_s0
1.841
2.043
u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.289
=====
HOLD
0.220
2.179
1.959
u_v9958/ff_address_12_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_0_s
2.179
=====
HOLD
0.223
2.181
1.959
u_v9958/ff_address_3_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_0_s
2.181
=====
HOLD
0.225
2.315
2.090
u_v9958/ff_wdata_7_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_7_s
2.315
=====
HOLD
0.226
2.185
1.959
u_v9958/ff_address_9_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_0_s
2.185
=====
HOLD
0.227
2.316
2.090
u_video_out/i187/u_double_buffer/u_buf_even/ff_d_16_s0
1.841
2.043
u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.316
=====
HOLD
0.227
2.316
2.090
u_video_out/i187/u_double_buffer/u_buf_even/ff_d_10_s0
1.841
2.043
u_video_out/i187/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.316
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_5_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_2_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_4_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_2_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_3_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_2_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_2_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_2_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_3_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
2.164
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_0_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
2.164
=====
HOLD
0.315
2.166
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_0_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
2.166
=====
HOLD
0.316
2.167
1.851
u_video_out/i187/u_bilinear_r/ff_tap0_2_s0
1.841
2.042
u_video_out/i187/u_bilinear_r/ff_tap1_0_s4
2.167
=====
HOLD
0.316
2.167
1.851
u_video_out/i187/u_bilinear_r/ff_tap0_1_s0
1.841
2.042
u_video_out/i187/u_bilinear_r/ff_tap1_0_s4
2.167
