
22. Printing statistics.

=== clock_divider ===

   Number of wires:                896
   Number of wire bits:            910
   Number of public wires:          14
   Number of public wire bits:      28
   Number of ports:                  5
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                794
     AND2_X1                        73
     AND2_X4                         1
     AND3_X1                        23
     AND4_X1                        10
     AND4_X2                         2
     AOI211_X2                       6
     AOI211_X4                       3
     AOI21_X1                       42
     AOI21_X2                        6
     AOI21_X4                        2
     AOI221_X1                       4
     AOI221_X2                       1
     AOI222_X2                       4
     AOI22_X1                        9
     AOI22_X2                        2
     BUF_X1                         30
     BUF_X2                         11
     BUF_X4                          5
     CLKBUF_X2                       1
     DFFR_X1                        10
     FA_X1                          38
     HA_X1                          50
     INV_X1                         86
     MUX2_X1                        11
     NAND2_X1                       55
     NAND2_X2                        1
     NAND2_X4                        1
     NAND3_X1                       35
     NAND3_X2                        2
     NAND4_X1                       15
     NAND4_X4                        1
     NOR2_X1                        61
     NOR2_X4                         1
     NOR3_X1                        26
     NOR3_X4                         1
     NOR4_X1                         6
     NOR4_X2                         2
     NOR4_X4                         3
     OAI211_X2                      12
     OAI21_X1                       39
     OAI21_X2                        5
     OAI221_X1                      10
     OAI221_X2                       3
     OAI222_X1                       1
     OAI222_X2                       1
     OAI22_X1                       11
     OAI22_X2                        1
     OAI33_X1                        3
     OR2_X1                         12
     OR2_X2                          2
     OR3_X1                          7
     OR3_X2                          2
     OR3_X4                          1
     OR4_X2                          1
     OR4_X4                          2
     XNOR2_X1                       27
     XNOR2_X2                        2
     XOR2_X1                        12

   Chip area for module '\clock_divider': 1180.242000
     of which used for sequential elements: 53.200000 (4.51%)

