# =======================================================
# XDL REPORT MODE $Revision: 1.8 $
# time: Fri Jan 24 08:25:18 2014
# cmd: /mnt/hgfs/hanrahan/Xilinx/14.4/ISE_DS/ISE/bin/lin/unwrapped/xdl -report xc6slx9-tqg144
# =======================================================
(xdl_resource_report v0.2 xc6slx9tqg144-3 spartan6
# **************************************************************************
# *                                                                        *
# * Tile Resources                                                         *
# *                                                                        *
# **************************************************************************
(tiles 73 45
	(tile 0 0 NULL_X0Y72 NULL 0
	)
	(tile 0 1 NULL_X1Y72 NULL 0
	)
	(tile 0 2 NULL_X2Y72 NULL 0
	)
	(tile 0 3 NULL_X3Y72 NULL 0
	)
	(tile 0 4 NULL_X4Y72 NULL 0
	)
	(tile 0 5 TIOB_X1Y63 TIOB 4
		(primitive_site P144 IOBM bonded 8)
		(primitive_site P143 IOBS bonded 8)
		(primitive_site P142 IOBM bonded 8)
		(primitive_site P141 IOBS bonded 8)
	)
	(tile 0 6 NULL_X6Y72 NULL 0
	)
	(tile 0 7 TIOB_X2Y63 TIOB 4
		(primitive_site P140 IOBM bonded 8)
		(primitive_site P139 IOBS bonded 8)
		(primitive_site P138 IOBM bonded 8)
		(primitive_site P137 IOBS bonded 8)
	)
	(tile 0 8 NULL_X8Y72 NULL 0
	)
	(tile 0 9 RAMB_TOP_X3Y63 RAMB_TOP 0
	)
	(tile 0 10 BRAM_INT_INTERFACE_TOP_X3Y63 BRAM_INT_INTERFACE_TOP 0
	)
	(tile 0 11 BRAM_TOP_X3Y63 BRAM_TOP 0
	)
	(tile 0 12 TIOB_X4Y63 TIOB 4
		(primitive_site PAD9 IOBM unbonded 8)
		(primitive_site PAD10 IOBS unbonded 8)
		(primitive_site PAD11 IOBM unbonded 8)
		(primitive_site PAD12 IOBS unbonded 8)
	)
	(tile 0 13 NULL_X13Y72 NULL 0
	)
	(tile 0 14 TIOB_X5Y63 TIOB 4
		(primitive_site PAD13 IOBM unbonded 8)
		(primitive_site PAD14 IOBS unbonded 8)
		(primitive_site PAD15 IOBM unbonded 8)
		(primitive_site PAD16 IOBS unbonded 8)
	)
	(tile 0 15 NULL_X15Y72 NULL 0
	)
	(tile 0 16 DSP_INT_EMP_TOP_X6Y63 DSP_INT_EMP_TOP 0
	)
	(tile 0 17 DSP_EMP_TEMP_X6Y63 DSP_EMP_TEMP 0
	)
	(tile 0 18 DSP_EMP_TOP_X6Y63 DSP_EMP_TOP 0
	)
	(tile 0 19 TIOB_X7Y63 TIOB 4
		(primitive_site PAD17 IOBM unbonded 8)
		(primitive_site PAD18 IOBS unbonded 8)
		(primitive_site PAD19 IOBM unbonded 8)
		(primitive_site PAD20 IOBS unbonded 8)
	)
	(tile 0 20 NULL_X20Y72 NULL 0
	)
	(tile 0 21 TIOB_X8Y63 TIOB 4
		(primitive_site P134 IOBM bonded 8)
		(primitive_site P133 IOBS bonded 8)
		(primitive_site P132 IOBM bonded 8)
		(primitive_site P131 IOBS bonded 8)
	)
	(tile 0 22 NULL_X22Y72 NULL 0
	)
	(tile 0 23 REG_T_X22Y72 REG_T 20
		(primitive_site BUFIO2FB_X2Y28 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X2Y29 BUFIO2 internal 5)
		(primitive_site BUFIO2_X2Y28 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X2Y29 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X2Y27 BUFIO2 internal 5)
		(primitive_site BUFIO2_X2Y26 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X2Y27 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X2Y26 BUFIO2FB internal 3)
		(primitive_site TIEOFF_X15Y127 TIEOFF internal 3)
		(primitive_site BUFIO2_X4Y29 BUFIO2 internal 5)
		(primitive_site BUFIO2_X4Y28 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X4Y28 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y29 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y27 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X4Y27 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X4Y26 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X4Y26 BUFIO2 internal 5)
		(primitive_site BUFPLL_X1Y5 BUFPLL internal 6)
		(primitive_site BUFPLL_X1Y4 BUFPLL internal 6)
		(primitive_site BUFPLL_MCB_X1Y9 BUFPLL_MCB internal 9)
	)
	(tile 0 24 NULL_X24Y72 NULL 0
	)
	(tile 0 25 TIOB_X9Y63 TIOB 4
		(primitive_site P127 IOBM bonded 8)
		(primitive_site P126 IOBS bonded 8)
		(primitive_site P124 IOBM bonded 8)
		(primitive_site P123 IOBS bonded 8)
	)
	(tile 0 26 NULL_X26Y72 NULL 0
	)
	(tile 0 27 NULL_X27Y72 NULL 0
	)
	(tile 0 28 NULL_X28Y72 NULL 0
	)
	(tile 0 29 TIOB_X11Y63 TIOB 4
		(primitive_site PAD29 IOBM unbonded 8)
		(primitive_site PAD30 IOBS unbonded 8)
		(primitive_site PAD31 IOBM unbonded 8)
		(primitive_site PAD32 IOBS unbonded 8)
	)
	(tile 0 30 NULL_X30Y72 NULL 0
	)
	(tile 0 31 TIOB_X12Y63 TIOB 4
		(primitive_site PAD33 IOBM unbonded 8)
		(primitive_site PAD34 IOBS unbonded 8)
		(primitive_site P121 IOBM bonded 8)
		(primitive_site P120 IOBS bonded 8)
	)
	(tile 0 32 NULL_X32Y72 NULL 0
	)
	(tile 0 33 RAMB_TOP_X13Y63 RAMB_TOP 0
	)
	(tile 0 34 BRAM_INT_INTERFACE_TOP_X13Y63 BRAM_INT_INTERFACE_TOP 0
	)
	(tile 0 35 BRAM_TOP_X13Y63 BRAM_TOP 0
	)
	(tile 0 36 TIOB_X14Y63 TIOB 4
		(primitive_site P119 IOBM bonded 8)
		(primitive_site P118 IOBS bonded 8)
		(primitive_site P117 IOBM bonded 8)
		(primitive_site P116 IOBS bonded 8)
	)
	(tile 0 37 NULL_X37Y72 NULL 0
	)
	(tile 0 38 TIOB_X15Y63 TIOB 4
		(primitive_site P115 IOBM bonded 8)
		(primitive_site P114 IOBS bonded 8)
		(primitive_site P112 IOBM bonded 8)
		(primitive_site P111 IOBS bonded 8)
	)
	(tile 0 39 NULL_X39Y72 NULL 0
	)
	(tile 0 40 NULL_X40Y72 NULL 0
	)
	(tile 0 41 NULL_X41Y72 NULL 0
	)
	(tile 0 42 NULL_X42Y72 NULL 0
	)
	(tile 0 43 NULL_X43Y72 NULL 0
	)
	(tile 0 44 NULL_X44Y72 NULL 0
	)
	(tile 1 0 NULL_X0Y71 NULL 0
	)
	(tile 1 1 NULL_X1Y71 NULL 0
	)
	(tile 1 2 CNR_TR_TTERM_X2Y71 CNR_TR_TTERM 0
	)
	(tile 1 3 IOI_PCI_CE_LEFT_X2Y71 IOI_PCI_CE_LEFT 0
	)
	(tile 1 4 MCB_CNR_TOP_X2Y71 MCB_CNR_TOP 0
	)
	(tile 1 5 IOI_TTERM_X5Y71 IOI_TTERM 0
	)
	(tile 1 6 IOI_TTERM_CLB_X6Y71 IOI_TTERM_CLB 0
	)
	(tile 1 7 IOI_TTERM_X7Y71 IOI_TTERM 0
	)
	(tile 1 8 IOI_TTERM_CLB_X8Y71 IOI_TTERM_CLB 0
	)
	(tile 1 9 RAMB_TOP_TTERM_X9Y71 RAMB_TOP_TTERM 0
	)
	(tile 1 10 BRAM_INTER_TTERM_X10Y71 BRAM_INTER_TTERM 0
	)
	(tile 1 11 BRAM_TOP_TTERM_L_X11Y71 BRAM_TOP_TTERM_L 0
	)
	(tile 1 12 IOI_TTERM_X12Y71 IOI_TTERM 0
	)
	(tile 1 13 IOI_TTERM_CLB_X13Y71 IOI_TTERM_CLB 0
	)
	(tile 1 14 IOI_TTERM_X14Y71 IOI_TTERM 0
	)
	(tile 1 15 IOI_TTERM_CLB_X15Y71 IOI_TTERM_CLB 0
	)
	(tile 1 16 DSP_INT_TTERM_X16Y71 DSP_INT_TTERM 0
	)
	(tile 1 17 DSP_INTER_TTERM_X17Y71 DSP_INTER_TTERM 0
	)
	(tile 1 18 DSP_TOP_TTERM_L_X18Y71 DSP_TOP_TTERM_L 0
	)
	(tile 1 19 IOI_TTERM_X19Y71 IOI_TTERM 0
	)
	(tile 1 20 IOI_TTERM_CLB_X20Y71 IOI_TTERM_CLB 0
	)
	(tile 1 21 IOI_TTERM_X21Y71 IOI_TTERM 0
	)
	(tile 1 22 IOI_TTERM_REGT_X22Y71 IOI_TTERM_REGT 0
	)
	(tile 1 23 REG_T_TTERM_X23Y71 REG_T_TTERM 0
	)
	(tile 1 24 REG_V_TTERM_X24Y71 REG_V_TTERM 0
	)
	(tile 1 25 IOI_TTERM_BUFPLL_X25Y71 IOI_TTERM_BUFPLL 0
	)
	(tile 1 26 IOI_TTERM_REGT_X26Y71 IOI_TTERM_REGT 0
	)
	(tile 1 27 IOI_TTERM_X27Y71 IOI_TTERM 0
	)
	(tile 1 28 IOI_TTERM_CLB_X28Y71 IOI_TTERM_CLB 0
	)
	(tile 1 29 IOI_TTERM_X29Y71 IOI_TTERM 0
	)
	(tile 1 30 IOI_TTERM_CLB_X30Y71 IOI_TTERM_CLB 0
	)
	(tile 1 31 IOI_TTERM_X31Y71 IOI_TTERM 0
	)
	(tile 1 32 IOI_TTERM_CLB_X32Y71 IOI_TTERM_CLB 0
	)
	(tile 1 33 RAMB_TOP_TTERM_X33Y71 RAMB_TOP_TTERM 0
	)
	(tile 1 34 BRAM_INTER_TTERM_X34Y71 BRAM_INTER_TTERM 0
	)
	(tile 1 35 BRAM_TOP_TTERM_R_X35Y71 BRAM_TOP_TTERM_R 0
	)
	(tile 1 36 IOI_TTERM_X36Y71 IOI_TTERM 0
	)
	(tile 1 37 IOI_TTERM_CLB_X37Y71 IOI_TTERM_CLB 0
	)
	(tile 1 38 IOI_TTERM_X38Y71 IOI_TTERM 0
	)
	(tile 1 39 IOI_TTERM_CLB_X39Y71 IOI_TTERM_CLB 0
	)
	(tile 1 40 CNR_TR_TTERM_X40Y71 CNR_TR_TTERM 0
	)
	(tile 1 41 IOI_PCI_CE_RIGHT_X40Y71 IOI_PCI_CE_RIGHT 0
	)
	(tile 1 42 MCB_CNR_TOP_X40Y71 MCB_CNR_TOP 0
	)
	(tile 1 43 NULL_X43Y71 NULL 0
	)
	(tile 1 44 NULL_X44Y71 NULL 0
	)
	(tile 2 0 NULL_X0Y70 NULL 0
	)
	(tile 2 1 CNR_TL_LTERM_X1Y70 CNR_TL_LTERM 0
	)
	(tile 2 2 INT_X0Y63 INT 1
		(primitive_site TIEOFF_X0Y126 TIEOFF internal 3)
	)
	(tile 2 3 UL_X0Y63 UL 4
		(primitive_site DNA_PORT DNA_PORT internal 6)
		(primitive_site PMV PMV internal 10)
		(primitive_site OCT_CAL_X0Y2 OCT_CALIBRATE internal 2)
		(primitive_site OCT_CAL_X0Y3 OCT_CALIBRATE internal 2)
	)
	(tile 2 4 MCB_INT_X0Y63 MCB_INT 0
	)
	(tile 2 5 IOI_INT_X1Y63 IOI_INT 1
		(primitive_site TIEOFF_X2Y126 TIEOFF internal 3)
	)
	(tile 2 6 TIOI_OUTER_X1Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X1Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X1Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X3Y126 TIEOFF internal 3)
	)
	(tile 2 7 IOI_INT_X2Y63 IOI_INT 1
		(primitive_site TIEOFF_X4Y126 TIEOFF internal 3)
	)
	(tile 2 8 TIOI_OUTER_X2Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X2Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X2Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X5Y126 TIEOFF internal 3)
	)
	(tile 2 9 INT_BRAM_X3Y63 INT_BRAM 1
		(primitive_site TIEOFF_X6Y126 TIEOFF internal 3)
	)
	(tile 2 10 INT_INTERFACE_X3Y63 INT_INTERFACE 0
	)
	(tile 2 11 NULL_X11Y70 NULL 0
	)
	(tile 2 12 IOI_INT_X4Y63 IOI_INT 1
		(primitive_site TIEOFF_X7Y126 TIEOFF internal 3)
	)
	(tile 2 13 TIOI_OUTER_X4Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X3Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X3Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X8Y126 TIEOFF internal 3)
	)
	(tile 2 14 IOI_INT_X5Y63 IOI_INT 1
		(primitive_site TIEOFF_X9Y126 TIEOFF internal 3)
	)
	(tile 2 15 TIOI_OUTER_X5Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X4Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X4Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X10Y126 TIEOFF internal 3)
	)
	(tile 2 16 INT_X6Y63 INT 1
		(primitive_site TIEOFF_X11Y126 TIEOFF internal 3)
	)
	(tile 2 17 INT_INTERFACE_X6Y63 INT_INTERFACE 0
	)
	(tile 2 18 NULL_X18Y70 NULL 0
	)
	(tile 2 19 IOI_INT_X7Y63 IOI_INT 1
		(primitive_site TIEOFF_X12Y126 TIEOFF internal 3)
	)
	(tile 2 20 TIOI_OUTER_X7Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X5Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X5Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X13Y126 TIEOFF internal 3)
	)
	(tile 2 21 IOI_INT_X8Y63 IOI_INT 1
		(primitive_site TIEOFF_X14Y126 TIEOFF internal 3)
	)
	(tile 2 22 TIOI_OUTER_X8Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X6Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X6Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X15Y126 TIEOFF internal 3)
	)
	(tile 2 23 NULL_X23Y70 NULL 0
	)
	(tile 2 24 REG_V_X8Y63 REG_V 0
	)
	(tile 2 25 IOI_INT_X9Y63 IOI_INT 1
		(primitive_site TIEOFF_X17Y126 TIEOFF internal 3)
	)
	(tile 2 26 TIOI_OUTER_X9Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X7Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X7Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X18Y126 TIEOFF internal 3)
	)
	(tile 2 27 INT_X10Y63 INT 1
		(primitive_site TIEOFF_X19Y126 TIEOFF internal 3)
	)
	(tile 2 28 CLEXL_X10Y63 CLEXL 2
		(primitive_site SLICE_X14Y63 SLICEL internal 45)
		(primitive_site SLICE_X15Y63 SLICEX internal 43)
	)
	(tile 2 29 IOI_INT_X11Y63 IOI_INT 1
		(primitive_site TIEOFF_X20Y126 TIEOFF internal 3)
	)
	(tile 2 30 TIOI_OUTER_X11Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X8Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X8Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X21Y126 TIEOFF internal 3)
	)
	(tile 2 31 IOI_INT_X12Y63 IOI_INT 1
		(primitive_site TIEOFF_X22Y126 TIEOFF internal 3)
	)
	(tile 2 32 TIOI_OUTER_X12Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X9Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X9Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X23Y126 TIEOFF internal 3)
	)
	(tile 2 33 INT_BRAM_X13Y63 INT_BRAM 1
		(primitive_site TIEOFF_X24Y126 TIEOFF internal 3)
	)
	(tile 2 34 INT_INTERFACE_X13Y63 INT_INTERFACE 0
	)
	(tile 2 35 NULL_X35Y70 NULL 0
	)
	(tile 2 36 IOI_INT_X14Y63 IOI_INT 1
		(primitive_site TIEOFF_X25Y126 TIEOFF internal 3)
	)
	(tile 2 37 TIOI_OUTER_X14Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X10Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X10Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X26Y126 TIEOFF internal 3)
	)
	(tile 2 38 IOI_INT_X15Y63 IOI_INT 1
		(primitive_site TIEOFF_X27Y126 TIEOFF internal 3)
	)
	(tile 2 39 TIOI_OUTER_X15Y63 TIOI_OUTER 7
		(primitive_site OLOGIC_X11Y62 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y62 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y62 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X11Y63 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y63 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y63 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X28Y126 TIEOFF internal 3)
	)
	(tile 2 40 INT_X16Y63 INT 1
		(primitive_site TIEOFF_X29Y126 TIEOFF internal 3)
	)
	(tile 2 41 UR_UPPER_X16Y63 UR_UPPER 2
		(primitive_site BSCAN_X0Y0 BSCAN internal 11)
		(primitive_site BSCAN_X0Y1 BSCAN internal 11)
	)
	(tile 2 42 MCB_INT_X16Y63 MCB_INT 0
	)
	(tile 2 43 CNR_TR_RTERM_X43Y70 CNR_TR_RTERM 0
	)
	(tile 2 44 NULL_X44Y70 NULL 0
	)
	(tile 3 0 LIOB_X0Y62 LIOB 2
		(primitive_site P2 IOBM bonded 8)
		(primitive_site P1 IOBS bonded 8)
	)
	(tile 3 1 IOI_LTERM_X1Y69 IOI_LTERM 0
	)
	(tile 3 2 LIOI_INT_X0Y62 LIOI_INT 1
		(primitive_site TIEOFF_X0Y124 TIEOFF internal 3)
	)
	(tile 3 3 LIOI_X0Y62 LIOI 7
		(primitive_site OLOGIC_X0Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y124 TIEOFF internal 3)
	)
	(tile 3 4 MCB_CAP_INT_X0Y62 MCB_CAP_INT 0
	)
	(tile 3 5 IOI_INT_X1Y62 IOI_INT 1
		(primitive_site TIEOFF_X2Y124 TIEOFF internal 3)
	)
	(tile 3 6 TIOI_INNER_X1Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X1Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X1Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X3Y124 TIEOFF internal 3)
	)
	(tile 3 7 IOI_INT_X2Y62 IOI_INT 1
		(primitive_site TIEOFF_X4Y124 TIEOFF internal 3)
	)
	(tile 3 8 TIOI_INNER_X2Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X2Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X2Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X5Y124 TIEOFF internal 3)
	)
	(tile 3 9 INT_BRAM_X3Y62 INT_BRAM 1
		(primitive_site TIEOFF_X6Y124 TIEOFF internal 3)
	)
	(tile 3 10 INT_INTERFACE_X3Y62 INT_INTERFACE 0
	)
	(tile 3 11 NULL_X11Y69 NULL 0
	)
	(tile 3 12 IOI_INT_X4Y62 IOI_INT 1
		(primitive_site TIEOFF_X7Y124 TIEOFF internal 3)
	)
	(tile 3 13 TIOI_INNER_X4Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X3Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X3Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X8Y124 TIEOFF internal 3)
	)
	(tile 3 14 IOI_INT_X5Y62 IOI_INT 1
		(primitive_site TIEOFF_X9Y124 TIEOFF internal 3)
	)
	(tile 3 15 TIOI_INNER_X5Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X4Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X4Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X10Y124 TIEOFF internal 3)
	)
	(tile 3 16 INT_X6Y62 INT 1
		(primitive_site TIEOFF_X11Y124 TIEOFF internal 3)
	)
	(tile 3 17 INT_INTERFACE_X6Y62 INT_INTERFACE 0
	)
	(tile 3 18 NULL_X18Y69 NULL 0
	)
	(tile 3 19 IOI_INT_X7Y62 IOI_INT 1
		(primitive_site TIEOFF_X12Y124 TIEOFF internal 3)
	)
	(tile 3 20 TIOI_INNER_X7Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X5Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X5Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X13Y124 TIEOFF internal 3)
	)
	(tile 3 21 IOI_INT_X8Y62 IOI_INT 1
		(primitive_site TIEOFF_X14Y124 TIEOFF internal 3)
	)
	(tile 3 22 TIOI_INNER_X8Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X6Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X6Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X15Y124 TIEOFF internal 3)
	)
	(tile 3 23 NULL_X23Y69 NULL 0
	)
	(tile 3 24 REG_V_X8Y62 REG_V 0
	)
	(tile 3 25 IOI_INT_X9Y62 IOI_INT 1
		(primitive_site TIEOFF_X17Y124 TIEOFF internal 3)
	)
	(tile 3 26 TIOI_INNER_X9Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X7Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X7Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X18Y124 TIEOFF internal 3)
	)
	(tile 3 27 INT_X10Y62 INT 1
		(primitive_site TIEOFF_X19Y124 TIEOFF internal 3)
	)
	(tile 3 28 CLEXL_X10Y62 CLEXL 2
		(primitive_site SLICE_X14Y62 SLICEL internal 45)
		(primitive_site SLICE_X15Y62 SLICEX internal 43)
	)
	(tile 3 29 IOI_INT_X11Y62 IOI_INT 1
		(primitive_site TIEOFF_X20Y124 TIEOFF internal 3)
	)
	(tile 3 30 TIOI_INNER_X11Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X8Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X8Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X21Y124 TIEOFF internal 3)
	)
	(tile 3 31 IOI_INT_X12Y62 IOI_INT 1
		(primitive_site TIEOFF_X22Y124 TIEOFF internal 3)
	)
	(tile 3 32 TIOI_INNER_X12Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X9Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X9Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X23Y124 TIEOFF internal 3)
	)
	(tile 3 33 INT_BRAM_X13Y62 INT_BRAM 1
		(primitive_site TIEOFF_X24Y124 TIEOFF internal 3)
	)
	(tile 3 34 INT_INTERFACE_X13Y62 INT_INTERFACE 0
	)
	(tile 3 35 NULL_X35Y69 NULL 0
	)
	(tile 3 36 IOI_INT_X14Y62 IOI_INT 1
		(primitive_site TIEOFF_X25Y124 TIEOFF internal 3)
	)
	(tile 3 37 TIOI_INNER_X14Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X10Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X10Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X26Y124 TIEOFF internal 3)
	)
	(tile 3 38 IOI_INT_X15Y62 IOI_INT 1
		(primitive_site TIEOFF_X27Y124 TIEOFF internal 3)
	)
	(tile 3 39 TIOI_INNER_X15Y62 TIOI_INNER 7
		(primitive_site OLOGIC_X11Y60 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y60 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y60 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X11Y61 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y61 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y61 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X28Y124 TIEOFF internal 3)
	)
	(tile 3 40 INT_X16Y62 INT 1
		(primitive_site TIEOFF_X29Y124 TIEOFF internal 3)
	)
	(tile 3 41 UR_LOWER_X16Y62 UR_LOWER 3
		(primitive_site BSCAN_X0Y2 BSCAN internal 11)
		(primitive_site BSCAN_X0Y3 BSCAN internal 11)
		(primitive_site OCT_CAL_X1Y1 OCT_CALIBRATE internal 2)
	)
	(tile 3 42 MCB_CAP_INT_X16Y62 MCB_CAP_INT 0
	)
	(tile 3 43 CNR_TR_RTERM_X43Y69 CNR_TR_RTERM 0
	)
	(tile 3 44 NULL_X44Y69 NULL 0
	)
	(tile 4 0 EMP_LIOB_X0Y68 EMP_LIOB 0
	)
	(tile 4 1 IOI_LTERM_X1Y68 IOI_LTERM 0
	)
	(tile 4 2 INT_X0Y61 INT 1
		(primitive_site TIEOFF_X0Y122 TIEOFF internal 3)
	)
	(tile 4 3 INT_INTERFACE_X0Y61 INT_INTERFACE 0
	)
	(tile 4 4 MCB_CAP_INT_X0Y61 MCB_CAP_INT 0
	)
	(tile 4 5 INT_X1Y61 INT 1
		(primitive_site TIEOFF_X2Y122 TIEOFF internal 3)
	)
	(tile 4 6 CLEXM_X1Y61 CLEXM 2
		(primitive_site SLICE_X0Y61 SLICEM internal 50)
		(primitive_site SLICE_X1Y61 SLICEX internal 43)
	)
	(tile 4 7 INT_X2Y61 INT 1
		(primitive_site TIEOFF_X4Y122 TIEOFF internal 3)
	)
	(tile 4 8 CLEXL_X2Y61 CLEXL 2
		(primitive_site SLICE_X2Y61 SLICEL internal 45)
		(primitive_site SLICE_X3Y61 SLICEX internal 43)
	)
	(tile 4 9 INT_BRAM_X3Y61 INT_BRAM 1
		(primitive_site TIEOFF_X6Y122 TIEOFF internal 3)
	)
	(tile 4 10 INT_INTERFACE_X3Y61 INT_INTERFACE 0
	)
	(tile 4 11 NULL_X11Y68 NULL 0
	)
	(tile 4 12 INT_X4Y61 INT 1
		(primitive_site TIEOFF_X7Y122 TIEOFF internal 3)
	)
	(tile 4 13 CLEXM_X4Y61 CLEXM 2
		(primitive_site SLICE_X4Y61 SLICEM internal 50)
		(primitive_site SLICE_X5Y61 SLICEX internal 43)
	)
	(tile 4 14 INT_X5Y61 INT 1
		(primitive_site TIEOFF_X9Y122 TIEOFF internal 3)
	)
	(tile 4 15 CLEXL_X5Y61 CLEXL 2
		(primitive_site SLICE_X6Y61 SLICEL internal 45)
		(primitive_site SLICE_X7Y61 SLICEX internal 43)
	)
	(tile 4 16 INT_X6Y61 INT 1
		(primitive_site TIEOFF_X11Y122 TIEOFF internal 3)
	)
	(tile 4 17 INT_INTERFACE_X6Y61 INT_INTERFACE 0
	)
	(tile 4 18 NULL_X18Y68 NULL 0
	)
	(tile 4 19 INT_X7Y61 INT 1
		(primitive_site TIEOFF_X12Y122 TIEOFF internal 3)
	)
	(tile 4 20 CLEXM_X7Y61 CLEXM 2
		(primitive_site SLICE_X8Y61 SLICEM internal 50)
		(primitive_site SLICE_X9Y61 SLICEX internal 43)
	)
	(tile 4 21 INT_X8Y61 INT 1
		(primitive_site TIEOFF_X14Y122 TIEOFF internal 3)
	)
	(tile 4 22 CLEXL_X8Y61 CLEXL 2
		(primitive_site SLICE_X10Y61 SLICEL internal 45)
		(primitive_site SLICE_X11Y61 SLICEX internal 43)
	)
	(tile 4 23 NULL_X23Y68 NULL 0
	)
	(tile 4 24 REG_V_X8Y61 REG_V 0
	)
	(tile 4 25 INT_X9Y61 INT 1
		(primitive_site TIEOFF_X17Y122 TIEOFF internal 3)
	)
	(tile 4 26 CLEXM_X9Y61 CLEXM 2
		(primitive_site SLICE_X12Y61 SLICEM internal 50)
		(primitive_site SLICE_X13Y61 SLICEX internal 43)
	)
	(tile 4 27 INT_X10Y61 INT 1
		(primitive_site TIEOFF_X19Y122 TIEOFF internal 3)
	)
	(tile 4 28 CLEXL_X10Y61 CLEXL 2
		(primitive_site SLICE_X14Y61 SLICEL internal 45)
		(primitive_site SLICE_X15Y61 SLICEX internal 43)
	)
	(tile 4 29 INT_X11Y61 INT 1
		(primitive_site TIEOFF_X20Y122 TIEOFF internal 3)
	)
	(tile 4 30 CLEXM_X11Y61 CLEXM 2
		(primitive_site SLICE_X16Y61 SLICEM internal 50)
		(primitive_site SLICE_X17Y61 SLICEX internal 43)
	)
	(tile 4 31 INT_X12Y61 INT 1
		(primitive_site TIEOFF_X22Y122 TIEOFF internal 3)
	)
	(tile 4 32 CLEXL_X12Y61 CLEXL 2
		(primitive_site SLICE_X18Y61 SLICEL internal 45)
		(primitive_site SLICE_X19Y61 SLICEX internal 43)
	)
	(tile 4 33 INT_BRAM_X13Y61 INT_BRAM 1
		(primitive_site TIEOFF_X24Y122 TIEOFF internal 3)
	)
	(tile 4 34 INT_INTERFACE_X13Y61 INT_INTERFACE 0
	)
	(tile 4 35 NULL_X35Y68 NULL 0
	)
	(tile 4 36 INT_X14Y61 INT 1
		(primitive_site TIEOFF_X25Y122 TIEOFF internal 3)
	)
	(tile 4 37 CLEXM_X14Y61 CLEXM 2
		(primitive_site SLICE_X20Y61 SLICEM internal 50)
		(primitive_site SLICE_X21Y61 SLICEX internal 43)
	)
	(tile 4 38 INT_X15Y61 INT 1
		(primitive_site TIEOFF_X27Y122 TIEOFF internal 3)
	)
	(tile 4 39 CLEXL_X15Y61 CLEXL 2
		(primitive_site SLICE_X22Y61 SLICEL internal 45)
		(primitive_site SLICE_X23Y61 SLICEX internal 43)
	)
	(tile 4 40 IOI_INT_X16Y61 IOI_INT 1
		(primitive_site TIEOFF_X29Y122 TIEOFF internal 3)
	)
	(tile 4 41 RIOI_X16Y61 RIOI 7
		(primitive_site OLOGIC_X12Y58 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y58 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y58 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y59 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y59 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y59 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y122 TIEOFF internal 3)
	)
	(tile 4 42 MCB_CAP_INT_X16Y61 MCB_CAP_INT 0
	)
	(tile 4 43 IOI_RTERM_X43Y68 IOI_RTERM 0
	)
	(tile 4 44 RIOB_X16Y61 RIOB 2
		(primitive_site P104 IOBS bonded 8)
		(primitive_site P105 IOBM bonded 8)
	)
	(tile 5 0 LIOB_X0Y60 LIOB 2
		(primitive_site PAD197 IOBM unbonded 8)
		(primitive_site PAD198 IOBS unbonded 8)
	)
	(tile 5 1 IOI_LTERM_X1Y67 IOI_LTERM 0
	)
	(tile 5 2 LIOI_INT_X0Y60 LIOI_INT 1
		(primitive_site TIEOFF_X0Y120 TIEOFF internal 3)
	)
	(tile 5 3 LIOI_X0Y60 LIOI 7
		(primitive_site OLOGIC_X0Y56 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y56 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y56 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y57 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y57 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y57 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y120 TIEOFF internal 3)
	)
	(tile 5 4 MCB_INT_X0Y60 MCB_INT 0
	)
	(tile 5 5 INT_X1Y60 INT 1
		(primitive_site TIEOFF_X2Y120 TIEOFF internal 3)
	)
	(tile 5 6 CLEXM_X1Y60 CLEXM 2
		(primitive_site SLICE_X0Y60 SLICEM internal 50)
		(primitive_site SLICE_X1Y60 SLICEX internal 43)
	)
	(tile 5 7 INT_X2Y60 INT 1
		(primitive_site TIEOFF_X4Y120 TIEOFF internal 3)
	)
	(tile 5 8 CLEXL_X2Y60 CLEXL 2
		(primitive_site SLICE_X2Y60 SLICEL internal 45)
		(primitive_site SLICE_X3Y60 SLICEX internal 43)
	)
	(tile 5 9 INT_BRAM_X3Y60 INT_BRAM 1
		(primitive_site TIEOFF_X6Y120 TIEOFF internal 3)
	)
	(tile 5 10 INT_INTERFACE_X3Y60 INT_INTERFACE 0
	)
	(tile 5 11 BRAMSITE2_X3Y60 BRAMSITE2 3
		(primitive_site RAMB16_X0Y30 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y30 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y31 RAMB8BWER internal 110)
	)
	(tile 5 12 INT_X4Y60 INT 1
		(primitive_site TIEOFF_X7Y120 TIEOFF internal 3)
	)
	(tile 5 13 CLEXM_X4Y60 CLEXM 2
		(primitive_site SLICE_X4Y60 SLICEM internal 50)
		(primitive_site SLICE_X5Y60 SLICEX internal 43)
	)
	(tile 5 14 INT_X5Y60 INT 1
		(primitive_site TIEOFF_X9Y120 TIEOFF internal 3)
	)
	(tile 5 15 CLEXL_X5Y60 CLEXL 2
		(primitive_site SLICE_X6Y60 SLICEL internal 45)
		(primitive_site SLICE_X7Y60 SLICEX internal 43)
	)
	(tile 5 16 INT_X6Y60 INT 1
		(primitive_site TIEOFF_X11Y120 TIEOFF internal 3)
	)
	(tile 5 17 INT_INTERFACE_X6Y60 INT_INTERFACE 0
	)
	(tile 5 18 MACCSITE2_X6Y60 MACCSITE2 1
		(primitive_site DSP48_X0Y15 DSP48A1 internal 346)
	)
	(tile 5 19 INT_X7Y60 INT 1
		(primitive_site TIEOFF_X12Y120 TIEOFF internal 3)
	)
	(tile 5 20 CLEXM_X7Y60 CLEXM 2
		(primitive_site SLICE_X8Y60 SLICEM internal 50)
		(primitive_site SLICE_X9Y60 SLICEX internal 43)
	)
	(tile 5 21 INT_X8Y60 INT 1
		(primitive_site TIEOFF_X14Y120 TIEOFF internal 3)
	)
	(tile 5 22 CLEXL_X8Y60 CLEXL 2
		(primitive_site SLICE_X10Y60 SLICEL internal 45)
		(primitive_site SLICE_X11Y60 SLICEX internal 43)
	)
	(tile 5 23 NULL_X23Y67 NULL 0
	)
	(tile 5 24 REG_V_X8Y60 REG_V 0
	)
	(tile 5 25 INT_X9Y60 INT 1
		(primitive_site TIEOFF_X17Y120 TIEOFF internal 3)
	)
	(tile 5 26 CLEXM_X9Y60 CLEXM 2
		(primitive_site SLICE_X12Y60 SLICEM internal 50)
		(primitive_site SLICE_X13Y60 SLICEX internal 43)
	)
	(tile 5 27 INT_X10Y60 INT 1
		(primitive_site TIEOFF_X19Y120 TIEOFF internal 3)
	)
	(tile 5 28 CLEXL_X10Y60 CLEXL 2
		(primitive_site SLICE_X14Y60 SLICEL internal 45)
		(primitive_site SLICE_X15Y60 SLICEX internal 43)
	)
	(tile 5 29 INT_X11Y60 INT 1
		(primitive_site TIEOFF_X20Y120 TIEOFF internal 3)
	)
	(tile 5 30 CLEXM_X11Y60 CLEXM 2
		(primitive_site SLICE_X16Y60 SLICEM internal 50)
		(primitive_site SLICE_X17Y60 SLICEX internal 43)
	)
	(tile 5 31 INT_X12Y60 INT 1
		(primitive_site TIEOFF_X22Y120 TIEOFF internal 3)
	)
	(tile 5 32 CLEXL_X12Y60 CLEXL 2
		(primitive_site SLICE_X18Y60 SLICEL internal 45)
		(primitive_site SLICE_X19Y60 SLICEX internal 43)
	)
	(tile 5 33 INT_BRAM_X13Y60 INT_BRAM 1
		(primitive_site TIEOFF_X24Y120 TIEOFF internal 3)
	)
	(tile 5 34 INT_INTERFACE_X13Y60 INT_INTERFACE 0
	)
	(tile 5 35 BRAMSITE2_X13Y60 BRAMSITE2 3
		(primitive_site RAMB16_X1Y30 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y30 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y31 RAMB8BWER internal 110)
	)
	(tile 5 36 INT_X14Y60 INT 1
		(primitive_site TIEOFF_X25Y120 TIEOFF internal 3)
	)
	(tile 5 37 CLEXM_X14Y60 CLEXM 2
		(primitive_site SLICE_X20Y60 SLICEM internal 50)
		(primitive_site SLICE_X21Y60 SLICEX internal 43)
	)
	(tile 5 38 INT_X15Y60 INT 1
		(primitive_site TIEOFF_X27Y120 TIEOFF internal 3)
	)
	(tile 5 39 CLEXL_X15Y60 CLEXL 2
		(primitive_site SLICE_X22Y60 SLICEL internal 45)
		(primitive_site SLICE_X23Y60 SLICEX internal 43)
	)
	(tile 5 40 IOI_INT_X16Y60 IOI_INT 1
		(primitive_site TIEOFF_X29Y120 TIEOFF internal 3)
	)
	(tile 5 41 RIOI_X16Y60 RIOI 7
		(primitive_site OLOGIC_X12Y56 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y56 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y56 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y57 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y57 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y57 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y120 TIEOFF internal 3)
	)
	(tile 5 42 MCB_INT_X16Y60 MCB_INT 0
	)
	(tile 5 43 IOI_RTERM_X43Y67 IOI_RTERM 0
	)
	(tile 5 44 RIOB_X16Y60 RIOB 2
		(primitive_site PAD48 IOBS unbonded 8)
		(primitive_site PAD47 IOBM unbonded 8)
	)
	(tile 6 0 EMP_LIOB_X0Y66 EMP_LIOB 0
	)
	(tile 6 1 IOI_LTERM_X1Y66 IOI_LTERM 0
	)
	(tile 6 2 INT_X0Y59 INT 1
		(primitive_site TIEOFF_X0Y118 TIEOFF internal 3)
	)
	(tile 6 3 INT_INTERFACE_X0Y59 INT_INTERFACE 0
	)
	(tile 6 4 MCB_CAP_INT_X0Y59 MCB_CAP_INT 0
	)
	(tile 6 5 INT_X1Y59 INT 1
		(primitive_site TIEOFF_X2Y118 TIEOFF internal 3)
	)
	(tile 6 6 CLEXM_X1Y59 CLEXM 2
		(primitive_site SLICE_X0Y59 SLICEM internal 50)
		(primitive_site SLICE_X1Y59 SLICEX internal 43)
	)
	(tile 6 7 INT_X2Y59 INT 1
		(primitive_site TIEOFF_X4Y118 TIEOFF internal 3)
	)
	(tile 6 8 CLEXL_X2Y59 CLEXL 2
		(primitive_site SLICE_X2Y59 SLICEL internal 45)
		(primitive_site SLICE_X3Y59 SLICEX internal 43)
	)
	(tile 6 9 INT_BRAM_X3Y59 INT_BRAM 1
		(primitive_site TIEOFF_X6Y118 TIEOFF internal 3)
	)
	(tile 6 10 INT_INTERFACE_X3Y59 INT_INTERFACE 0
	)
	(tile 6 11 NULL_X11Y66 NULL 0
	)
	(tile 6 12 INT_X4Y59 INT 1
		(primitive_site TIEOFF_X7Y118 TIEOFF internal 3)
	)
	(tile 6 13 CLEXM_X4Y59 CLEXM 2
		(primitive_site SLICE_X4Y59 SLICEM internal 50)
		(primitive_site SLICE_X5Y59 SLICEX internal 43)
	)
	(tile 6 14 INT_X5Y59 INT 1
		(primitive_site TIEOFF_X9Y118 TIEOFF internal 3)
	)
	(tile 6 15 CLEXL_X5Y59 CLEXL 2
		(primitive_site SLICE_X6Y59 SLICEL internal 45)
		(primitive_site SLICE_X7Y59 SLICEX internal 43)
	)
	(tile 6 16 INT_X6Y59 INT 1
		(primitive_site TIEOFF_X11Y118 TIEOFF internal 3)
	)
	(tile 6 17 INT_INTERFACE_X6Y59 INT_INTERFACE 0
	)
	(tile 6 18 NULL_X18Y66 NULL 0
	)
	(tile 6 19 INT_X7Y59 INT 1
		(primitive_site TIEOFF_X12Y118 TIEOFF internal 3)
	)
	(tile 6 20 CLEXM_X7Y59 CLEXM 2
		(primitive_site SLICE_X8Y59 SLICEM internal 50)
		(primitive_site SLICE_X9Y59 SLICEX internal 43)
	)
	(tile 6 21 INT_X8Y59 INT 1
		(primitive_site TIEOFF_X14Y118 TIEOFF internal 3)
	)
	(tile 6 22 CLEXL_X8Y59 CLEXL 2
		(primitive_site SLICE_X10Y59 SLICEL internal 45)
		(primitive_site SLICE_X11Y59 SLICEX internal 43)
	)
	(tile 6 23 NULL_X23Y66 NULL 0
	)
	(tile 6 24 REG_V_X8Y59 REG_V 0
	)
	(tile 6 25 INT_X9Y59 INT 1
		(primitive_site TIEOFF_X17Y118 TIEOFF internal 3)
	)
	(tile 6 26 CLEXM_X9Y59 CLEXM 2
		(primitive_site SLICE_X12Y59 SLICEM internal 50)
		(primitive_site SLICE_X13Y59 SLICEX internal 43)
	)
	(tile 6 27 INT_X10Y59 INT 1
		(primitive_site TIEOFF_X19Y118 TIEOFF internal 3)
	)
	(tile 6 28 CLEXL_X10Y59 CLEXL 2
		(primitive_site SLICE_X14Y59 SLICEL internal 45)
		(primitive_site SLICE_X15Y59 SLICEX internal 43)
	)
	(tile 6 29 INT_X11Y59 INT 1
		(primitive_site TIEOFF_X20Y118 TIEOFF internal 3)
	)
	(tile 6 30 CLEXM_X11Y59 CLEXM 2
		(primitive_site SLICE_X16Y59 SLICEM internal 50)
		(primitive_site SLICE_X17Y59 SLICEX internal 43)
	)
	(tile 6 31 INT_X12Y59 INT 1
		(primitive_site TIEOFF_X22Y118 TIEOFF internal 3)
	)
	(tile 6 32 CLEXL_X12Y59 CLEXL 2
		(primitive_site SLICE_X18Y59 SLICEL internal 45)
		(primitive_site SLICE_X19Y59 SLICEX internal 43)
	)
	(tile 6 33 INT_BRAM_X13Y59 INT_BRAM 1
		(primitive_site TIEOFF_X24Y118 TIEOFF internal 3)
	)
	(tile 6 34 INT_INTERFACE_X13Y59 INT_INTERFACE 0
	)
	(tile 6 35 NULL_X35Y66 NULL 0
	)
	(tile 6 36 INT_X14Y59 INT 1
		(primitive_site TIEOFF_X25Y118 TIEOFF internal 3)
	)
	(tile 6 37 CLEXM_X14Y59 CLEXM 2
		(primitive_site SLICE_X20Y59 SLICEM internal 50)
		(primitive_site SLICE_X21Y59 SLICEX internal 43)
	)
	(tile 6 38 INT_X15Y59 INT 1
		(primitive_site TIEOFF_X27Y118 TIEOFF internal 3)
	)
	(tile 6 39 CLEXL_X15Y59 CLEXL 2
		(primitive_site SLICE_X22Y59 SLICEL internal 45)
		(primitive_site SLICE_X23Y59 SLICEX internal 43)
	)
	(tile 6 40 INT_X16Y59 INT 1
		(primitive_site TIEOFF_X29Y118 TIEOFF internal 3)
	)
	(tile 6 41 INT_INTERFACE_X16Y59 INT_INTERFACE 0
	)
	(tile 6 42 MCB_CAP_INT_X16Y59 MCB_CAP_INT 0
	)
	(tile 6 43 IOI_RTERM_X43Y66 IOI_RTERM 0
	)
	(tile 6 44 EMP_RIOB_X16Y59 EMP_RIOB 0
	)
	(tile 7 0 LIOB_X0Y58 LIOB 2
		(primitive_site PAD195 IOBM unbonded 8)
		(primitive_site PAD196 IOBS unbonded 8)
	)
	(tile 7 1 IOI_LTERM_X1Y65 IOI_LTERM 0
	)
	(tile 7 2 LIOI_INT_X0Y58 LIOI_INT 1
		(primitive_site TIEOFF_X0Y116 TIEOFF internal 3)
	)
	(tile 7 3 LIOI_X0Y58 LIOI 7
		(primitive_site OLOGIC_X0Y54 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y54 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y54 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y55 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y55 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y55 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y116 TIEOFF internal 3)
	)
	(tile 7 4 MCB_INT_X0Y58 MCB_INT 0
	)
	(tile 7 5 INT_X1Y58 INT 1
		(primitive_site TIEOFF_X2Y116 TIEOFF internal 3)
	)
	(tile 7 6 CLEXM_X1Y58 CLEXM 2
		(primitive_site SLICE_X0Y58 SLICEM internal 50)
		(primitive_site SLICE_X1Y58 SLICEX internal 43)
	)
	(tile 7 7 INT_X2Y58 INT 1
		(primitive_site TIEOFF_X4Y116 TIEOFF internal 3)
	)
	(tile 7 8 CLEXL_X2Y58 CLEXL 2
		(primitive_site SLICE_X2Y58 SLICEL internal 45)
		(primitive_site SLICE_X3Y58 SLICEX internal 43)
	)
	(tile 7 9 INT_BRAM_X3Y58 INT_BRAM 1
		(primitive_site TIEOFF_X6Y116 TIEOFF internal 3)
	)
	(tile 7 10 INT_INTERFACE_X3Y58 INT_INTERFACE 0
	)
	(tile 7 11 NULL_X11Y65 NULL 0
	)
	(tile 7 12 INT_X4Y58 INT 1
		(primitive_site TIEOFF_X7Y116 TIEOFF internal 3)
	)
	(tile 7 13 CLEXM_X4Y58 CLEXM 2
		(primitive_site SLICE_X4Y58 SLICEM internal 50)
		(primitive_site SLICE_X5Y58 SLICEX internal 43)
	)
	(tile 7 14 INT_X5Y58 INT 1
		(primitive_site TIEOFF_X9Y116 TIEOFF internal 3)
	)
	(tile 7 15 CLEXL_X5Y58 CLEXL 2
		(primitive_site SLICE_X6Y58 SLICEL internal 45)
		(primitive_site SLICE_X7Y58 SLICEX internal 43)
	)
	(tile 7 16 INT_X6Y58 INT 1
		(primitive_site TIEOFF_X11Y116 TIEOFF internal 3)
	)
	(tile 7 17 INT_INTERFACE_X6Y58 INT_INTERFACE 0
	)
	(tile 7 18 NULL_X18Y65 NULL 0
	)
	(tile 7 19 INT_X7Y58 INT 1
		(primitive_site TIEOFF_X12Y116 TIEOFF internal 3)
	)
	(tile 7 20 CLEXM_X7Y58 CLEXM 2
		(primitive_site SLICE_X8Y58 SLICEM internal 50)
		(primitive_site SLICE_X9Y58 SLICEX internal 43)
	)
	(tile 7 21 INT_X8Y58 INT 1
		(primitive_site TIEOFF_X14Y116 TIEOFF internal 3)
	)
	(tile 7 22 CLEXL_X8Y58 CLEXL 2
		(primitive_site SLICE_X10Y58 SLICEL internal 45)
		(primitive_site SLICE_X11Y58 SLICEX internal 43)
	)
	(tile 7 23 NULL_X23Y65 NULL 0
	)
	(tile 7 24 REG_V_X8Y58 REG_V 0
	)
	(tile 7 25 INT_X9Y58 INT 1
		(primitive_site TIEOFF_X17Y116 TIEOFF internal 3)
	)
	(tile 7 26 CLEXM_X9Y58 CLEXM 2
		(primitive_site SLICE_X12Y58 SLICEM internal 50)
		(primitive_site SLICE_X13Y58 SLICEX internal 43)
	)
	(tile 7 27 INT_X10Y58 INT 1
		(primitive_site TIEOFF_X19Y116 TIEOFF internal 3)
	)
	(tile 7 28 CLEXL_X10Y58 CLEXL 2
		(primitive_site SLICE_X14Y58 SLICEL internal 45)
		(primitive_site SLICE_X15Y58 SLICEX internal 43)
	)
	(tile 7 29 INT_X11Y58 INT 1
		(primitive_site TIEOFF_X20Y116 TIEOFF internal 3)
	)
	(tile 7 30 CLEXM_X11Y58 CLEXM 2
		(primitive_site SLICE_X16Y58 SLICEM internal 50)
		(primitive_site SLICE_X17Y58 SLICEX internal 43)
	)
	(tile 7 31 INT_X12Y58 INT 1
		(primitive_site TIEOFF_X22Y116 TIEOFF internal 3)
	)
	(tile 7 32 CLEXL_X12Y58 CLEXL 2
		(primitive_site SLICE_X18Y58 SLICEL internal 45)
		(primitive_site SLICE_X19Y58 SLICEX internal 43)
	)
	(tile 7 33 INT_BRAM_X13Y58 INT_BRAM 1
		(primitive_site TIEOFF_X24Y116 TIEOFF internal 3)
	)
	(tile 7 34 INT_INTERFACE_X13Y58 INT_INTERFACE 0
	)
	(tile 7 35 NULL_X35Y65 NULL 0
	)
	(tile 7 36 INT_X14Y58 INT 1
		(primitive_site TIEOFF_X25Y116 TIEOFF internal 3)
	)
	(tile 7 37 CLEXM_X14Y58 CLEXM 2
		(primitive_site SLICE_X20Y58 SLICEM internal 50)
		(primitive_site SLICE_X21Y58 SLICEX internal 43)
	)
	(tile 7 38 INT_X15Y58 INT 1
		(primitive_site TIEOFF_X27Y116 TIEOFF internal 3)
	)
	(tile 7 39 CLEXL_X15Y58 CLEXL 2
		(primitive_site SLICE_X22Y58 SLICEL internal 45)
		(primitive_site SLICE_X23Y58 SLICEX internal 43)
	)
	(tile 7 40 IOI_INT_X16Y58 IOI_INT 1
		(primitive_site TIEOFF_X29Y116 TIEOFF internal 3)
	)
	(tile 7 41 RIOI_X16Y58 RIOI 7
		(primitive_site OLOGIC_X12Y54 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y54 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y54 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y55 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y55 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y55 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y116 TIEOFF internal 3)
	)
	(tile 7 42 MCB_INT_X16Y58 MCB_INT 0
	)
	(tile 7 43 IOI_RTERM_X43Y65 IOI_RTERM 0
	)
	(tile 7 44 RIOB_X16Y58 RIOB 2
		(primitive_site PAD50 IOBS unbonded 8)
		(primitive_site PAD49 IOBM unbonded 8)
	)
	(tile 8 0 EMP_LIOB_X0Y64 EMP_LIOB 0
	)
	(tile 8 1 IOI_LTERM_X1Y64 IOI_LTERM 0
	)
	(tile 8 2 INT_X0Y57 INT 1
		(primitive_site TIEOFF_X0Y114 TIEOFF internal 3)
	)
	(tile 8 3 INT_INTERFACE_X0Y57 INT_INTERFACE 0
	)
	(tile 8 4 MCB_CAP_INT_X0Y57 MCB_CAP_INT 0
	)
	(tile 8 5 INT_X1Y57 INT 1
		(primitive_site TIEOFF_X2Y114 TIEOFF internal 3)
	)
	(tile 8 6 CLEXM_X1Y57 CLEXM 2
		(primitive_site SLICE_X0Y57 SLICEM internal 50)
		(primitive_site SLICE_X1Y57 SLICEX internal 43)
	)
	(tile 8 7 INT_X2Y57 INT 1
		(primitive_site TIEOFF_X4Y114 TIEOFF internal 3)
	)
	(tile 8 8 CLEXL_X2Y57 CLEXL 2
		(primitive_site SLICE_X2Y57 SLICEL internal 45)
		(primitive_site SLICE_X3Y57 SLICEX internal 43)
	)
	(tile 8 9 INT_BRAM_X3Y57 INT_BRAM 1
		(primitive_site TIEOFF_X6Y114 TIEOFF internal 3)
	)
	(tile 8 10 INT_INTERFACE_X3Y57 INT_INTERFACE 0
	)
	(tile 8 11 NULL_X11Y64 NULL 0
	)
	(tile 8 12 INT_X4Y57 INT 1
		(primitive_site TIEOFF_X7Y114 TIEOFF internal 3)
	)
	(tile 8 13 CLEXM_X4Y57 CLEXM 2
		(primitive_site SLICE_X4Y57 SLICEM internal 50)
		(primitive_site SLICE_X5Y57 SLICEX internal 43)
	)
	(tile 8 14 INT_X5Y57 INT 1
		(primitive_site TIEOFF_X9Y114 TIEOFF internal 3)
	)
	(tile 8 15 CLEXL_X5Y57 CLEXL 2
		(primitive_site SLICE_X6Y57 SLICEL internal 45)
		(primitive_site SLICE_X7Y57 SLICEX internal 43)
	)
	(tile 8 16 INT_X6Y57 INT 1
		(primitive_site TIEOFF_X11Y114 TIEOFF internal 3)
	)
	(tile 8 17 INT_INTERFACE_X6Y57 INT_INTERFACE 0
	)
	(tile 8 18 NULL_X18Y64 NULL 0
	)
	(tile 8 19 INT_X7Y57 INT 1
		(primitive_site TIEOFF_X12Y114 TIEOFF internal 3)
	)
	(tile 8 20 CLEXM_X7Y57 CLEXM 2
		(primitive_site SLICE_X8Y57 SLICEM internal 50)
		(primitive_site SLICE_X9Y57 SLICEX internal 43)
	)
	(tile 8 21 INT_X8Y57 INT 1
		(primitive_site TIEOFF_X14Y114 TIEOFF internal 3)
	)
	(tile 8 22 CLEXL_X8Y57 CLEXL 2
		(primitive_site SLICE_X10Y57 SLICEL internal 45)
		(primitive_site SLICE_X11Y57 SLICEX internal 43)
	)
	(tile 8 23 NULL_X23Y64 NULL 0
	)
	(tile 8 24 REG_V_X8Y57 REG_V 0
	)
	(tile 8 25 INT_X9Y57 INT 1
		(primitive_site TIEOFF_X17Y114 TIEOFF internal 3)
	)
	(tile 8 26 CLEXM_X9Y57 CLEXM 2
		(primitive_site SLICE_X12Y57 SLICEM internal 50)
		(primitive_site SLICE_X13Y57 SLICEX internal 43)
	)
	(tile 8 27 INT_X10Y57 INT 1
		(primitive_site TIEOFF_X19Y114 TIEOFF internal 3)
	)
	(tile 8 28 CLEXL_X10Y57 CLEXL 2
		(primitive_site SLICE_X14Y57 SLICEL internal 45)
		(primitive_site SLICE_X15Y57 SLICEX internal 43)
	)
	(tile 8 29 INT_X11Y57 INT 1
		(primitive_site TIEOFF_X20Y114 TIEOFF internal 3)
	)
	(tile 8 30 CLEXM_X11Y57 CLEXM 2
		(primitive_site SLICE_X16Y57 SLICEM internal 50)
		(primitive_site SLICE_X17Y57 SLICEX internal 43)
	)
	(tile 8 31 INT_X12Y57 INT 1
		(primitive_site TIEOFF_X22Y114 TIEOFF internal 3)
	)
	(tile 8 32 CLEXL_X12Y57 CLEXL 2
		(primitive_site SLICE_X18Y57 SLICEL internal 45)
		(primitive_site SLICE_X19Y57 SLICEX internal 43)
	)
	(tile 8 33 INT_BRAM_X13Y57 INT_BRAM 1
		(primitive_site TIEOFF_X24Y114 TIEOFF internal 3)
	)
	(tile 8 34 INT_INTERFACE_X13Y57 INT_INTERFACE 0
	)
	(tile 8 35 NULL_X35Y64 NULL 0
	)
	(tile 8 36 INT_X14Y57 INT 1
		(primitive_site TIEOFF_X25Y114 TIEOFF internal 3)
	)
	(tile 8 37 CLEXM_X14Y57 CLEXM 2
		(primitive_site SLICE_X20Y57 SLICEM internal 50)
		(primitive_site SLICE_X21Y57 SLICEX internal 43)
	)
	(tile 8 38 INT_X15Y57 INT 1
		(primitive_site TIEOFF_X27Y114 TIEOFF internal 3)
	)
	(tile 8 39 CLEXL_X15Y57 CLEXL 2
		(primitive_site SLICE_X22Y57 SLICEL internal 45)
		(primitive_site SLICE_X23Y57 SLICEX internal 43)
	)
	(tile 8 40 INT_X16Y57 INT 1
		(primitive_site TIEOFF_X29Y114 TIEOFF internal 3)
	)
	(tile 8 41 INT_INTERFACE_X16Y57 INT_INTERFACE 0
	)
	(tile 8 42 MCB_CAP_INT_X16Y57 MCB_CAP_INT 0
	)
	(tile 8 43 IOI_RTERM_X43Y64 IOI_RTERM 0
	)
	(tile 8 44 EMP_RIOB_X16Y57 EMP_RIOB 0
	)
	(tile 9 0 LIOB_X0Y56 LIOB 2
		(primitive_site PAD193 IOBM unbonded 8)
		(primitive_site PAD194 IOBS unbonded 8)
	)
	(tile 9 1 IOI_LTERM_X1Y63 IOI_LTERM 0
	)
	(tile 9 2 LIOI_INT_X0Y56 LIOI_INT 1
		(primitive_site TIEOFF_X0Y112 TIEOFF internal 3)
	)
	(tile 9 3 LIOI_X0Y56 LIOI 7
		(primitive_site OLOGIC_X0Y52 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y52 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y52 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y53 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y53 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y53 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y112 TIEOFF internal 3)
	)
	(tile 9 4 MCB_INT_X0Y56 MCB_INT 0
	)
	(tile 9 5 INT_X1Y56 INT 1
		(primitive_site TIEOFF_X2Y112 TIEOFF internal 3)
	)
	(tile 9 6 CLEXM_X1Y56 CLEXM 2
		(primitive_site SLICE_X0Y56 SLICEM internal 50)
		(primitive_site SLICE_X1Y56 SLICEX internal 43)
	)
	(tile 9 7 INT_X2Y56 INT 1
		(primitive_site TIEOFF_X4Y112 TIEOFF internal 3)
	)
	(tile 9 8 CLEXL_X2Y56 CLEXL 2
		(primitive_site SLICE_X2Y56 SLICEL internal 45)
		(primitive_site SLICE_X3Y56 SLICEX internal 43)
	)
	(tile 9 9 INT_BRAM_X3Y56 INT_BRAM 1
		(primitive_site TIEOFF_X6Y112 TIEOFF internal 3)
	)
	(tile 9 10 INT_INTERFACE_X3Y56 INT_INTERFACE 0
	)
	(tile 9 11 BRAMSITE2_X3Y56 BRAMSITE2 3
		(primitive_site RAMB16_X0Y28 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y28 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y29 RAMB8BWER internal 110)
	)
	(tile 9 12 INT_X4Y56 INT 1
		(primitive_site TIEOFF_X7Y112 TIEOFF internal 3)
	)
	(tile 9 13 CLEXM_X4Y56 CLEXM 2
		(primitive_site SLICE_X4Y56 SLICEM internal 50)
		(primitive_site SLICE_X5Y56 SLICEX internal 43)
	)
	(tile 9 14 INT_X5Y56 INT 1
		(primitive_site TIEOFF_X9Y112 TIEOFF internal 3)
	)
	(tile 9 15 CLEXL_X5Y56 CLEXL 2
		(primitive_site SLICE_X6Y56 SLICEL internal 45)
		(primitive_site SLICE_X7Y56 SLICEX internal 43)
	)
	(tile 9 16 INT_X6Y56 INT 1
		(primitive_site TIEOFF_X11Y112 TIEOFF internal 3)
	)
	(tile 9 17 INT_INTERFACE_X6Y56 INT_INTERFACE 0
	)
	(tile 9 18 MACCSITE2_X6Y56 MACCSITE2 1
		(primitive_site DSP48_X0Y14 DSP48A1 internal 346)
	)
	(tile 9 19 INT_X7Y56 INT 1
		(primitive_site TIEOFF_X12Y112 TIEOFF internal 3)
	)
	(tile 9 20 CLEXM_X7Y56 CLEXM 2
		(primitive_site SLICE_X8Y56 SLICEM internal 50)
		(primitive_site SLICE_X9Y56 SLICEX internal 43)
	)
	(tile 9 21 IOI_INT_X8Y56 IOI_INT 1
		(primitive_site TIEOFF_X14Y112 TIEOFF internal 3)
	)
	(tile 9 22 INT_INTERFACE_IOI_X8Y56 INT_INTERFACE_IOI 0
	)
	(tile 9 23 CMT_PLL_TOP_X8Y56 CMT_PLL_TOP 2
		(primitive_site TIEOFF_X16Y113 TIEOFF internal 3)
		(primitive_site PLL_ADV_X0Y1 PLL_ADV internal 99)
	)
	(tile 9 24 REG_V_X8Y56 REG_V 0
	)
	(tile 9 25 INT_X9Y56 INT 1
		(primitive_site TIEOFF_X17Y112 TIEOFF internal 3)
	)
	(tile 9 26 CLEXM_X9Y56 CLEXM 2
		(primitive_site SLICE_X12Y56 SLICEM internal 50)
		(primitive_site SLICE_X13Y56 SLICEX internal 43)
	)
	(tile 9 27 INT_X10Y56 INT 1
		(primitive_site TIEOFF_X19Y112 TIEOFF internal 3)
	)
	(tile 9 28 CLEXL_X10Y56 CLEXL 2
		(primitive_site SLICE_X14Y56 SLICEL internal 45)
		(primitive_site SLICE_X15Y56 SLICEX internal 43)
	)
	(tile 9 29 INT_X11Y56 INT 1
		(primitive_site TIEOFF_X20Y112 TIEOFF internal 3)
	)
	(tile 9 30 CLEXM_X11Y56 CLEXM 2
		(primitive_site SLICE_X16Y56 SLICEM internal 50)
		(primitive_site SLICE_X17Y56 SLICEX internal 43)
	)
	(tile 9 31 INT_X12Y56 INT 1
		(primitive_site TIEOFF_X22Y112 TIEOFF internal 3)
	)
	(tile 9 32 CLEXL_X12Y56 CLEXL 2
		(primitive_site SLICE_X18Y56 SLICEL internal 45)
		(primitive_site SLICE_X19Y56 SLICEX internal 43)
	)
	(tile 9 33 INT_BRAM_X13Y56 INT_BRAM 1
		(primitive_site TIEOFF_X24Y112 TIEOFF internal 3)
	)
	(tile 9 34 INT_INTERFACE_X13Y56 INT_INTERFACE 0
	)
	(tile 9 35 BRAMSITE2_X13Y56 BRAMSITE2 3
		(primitive_site RAMB16_X1Y28 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y28 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y29 RAMB8BWER internal 110)
	)
	(tile 9 36 INT_X14Y56 INT 1
		(primitive_site TIEOFF_X25Y112 TIEOFF internal 3)
	)
	(tile 9 37 CLEXM_X14Y56 CLEXM 2
		(primitive_site SLICE_X20Y56 SLICEM internal 50)
		(primitive_site SLICE_X21Y56 SLICEX internal 43)
	)
	(tile 9 38 INT_X15Y56 INT 1
		(primitive_site TIEOFF_X27Y112 TIEOFF internal 3)
	)
	(tile 9 39 CLEXL_X15Y56 CLEXL 2
		(primitive_site SLICE_X22Y56 SLICEL internal 45)
		(primitive_site SLICE_X23Y56 SLICEX internal 43)
	)
	(tile 9 40 IOI_INT_X16Y56 IOI_INT 1
		(primitive_site TIEOFF_X29Y112 TIEOFF internal 3)
	)
	(tile 9 41 RIOI_X16Y56 RIOI 7
		(primitive_site OLOGIC_X12Y52 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y52 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y52 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y53 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y53 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y53 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y112 TIEOFF internal 3)
	)
	(tile 9 42 MCB_INT_X16Y56 MCB_INT 0
	)
	(tile 9 43 IOI_RTERM_X43Y63 IOI_RTERM 0
	)
	(tile 9 44 RIOB_X16Y56 RIOB 2
		(primitive_site PAD52 IOBS unbonded 8)
		(primitive_site PAD51 IOBM unbonded 8)
	)
	(tile 10 0 HCLK_IOIL_EMP_X0Y62 HCLK_IOIL_EMP 0
	)
	(tile 10 1 HCLK_IOI_LTERM_X1Y62 HCLK_IOI_LTERM 0
	)
	(tile 10 2 HCLK_IOIL_INT_X0Y55 HCLK_IOIL_INT 0
	)
	(tile 10 3 HCLK_IOIL_TOP_SPLIT_X0Y55 HCLK_IOIL_TOP_SPLIT 0
	)
	(tile 10 4 MCB_HCLK_X0Y55 MCB_HCLK 0
	)
	(tile 10 5 HCLK_CLB_XM_INT_X1Y55 HCLK_CLB_XM_INT 0
	)
	(tile 10 6 HCLK_CLB_XM_CLE_X1Y55 HCLK_CLB_XM_CLE 0
	)
	(tile 10 7 HCLK_CLB_XL_INT_X2Y55 HCLK_CLB_XL_INT 0
	)
	(tile 10 8 HCLK_CLB_XL_CLE_X2Y55 HCLK_CLB_XL_CLE 0
	)
	(tile 10 9 BRAM_HCLK_FEEDTHRU_X3Y55 BRAM_HCLK_FEEDTHRU 0
	)
	(tile 10 10 BRAM_HCLK_FEEDTHRU_INTER_X3Y55 BRAM_HCLK_FEEDTHRU_INTER 0
	)
	(tile 10 11 HCLK_BRAM_FEEDTHRU_X3Y55 HCLK_BRAM_FEEDTHRU 0
	)
	(tile 10 12 HCLK_CLB_XM_INT_X4Y55 HCLK_CLB_XM_INT 0
	)
	(tile 10 13 HCLK_CLB_XM_CLE_X4Y55 HCLK_CLB_XM_CLE 0
	)
	(tile 10 14 HCLK_CLB_XL_INT_X5Y55 HCLK_CLB_XL_INT 0
	)
	(tile 10 15 HCLK_CLB_XL_CLE_X5Y55 HCLK_CLB_XL_CLE 0
	)
	(tile 10 16 DSP_INT_HCLK_FEEDTHRU_X6Y55 DSP_INT_HCLK_FEEDTHRU 0
	)
	(tile 10 17 DSP_CLB_HCLK_FEEDTHRU_X6Y55 DSP_CLB_HCLK_FEEDTHRU 0
	)
	(tile 10 18 DSP_HCLK_FEEDTHRU_TOP_X6Y55 DSP_HCLK_FEEDTHRU_TOP 0
	)
	(tile 10 19 HCLK_CLB_XM_INT_X7Y55 HCLK_CLB_XM_INT 0
	)
	(tile 10 20 HCLK_CLB_XM_CLE_X7Y55 HCLK_CLB_XM_CLE 0
	)
	(tile 10 21 HCLK_CLB_XL_INT_X8Y55 HCLK_CLB_XL_INT 0
	)
	(tile 10 22 HCLK_CLB_XL_CLE_X8Y55 HCLK_CLB_XL_CLE 0
	)
	(tile 10 23 NULL_X23Y62 NULL 0
	)
	(tile 10 24 REG_V_HCLK_X23Y62 REG_V_HCLK 32
		(primitive_site BUFH_X0Y127 BUFH internal 2)
		(primitive_site BUFH_X0Y126 BUFH internal 2)
		(primitive_site BUFH_X0Y125 BUFH internal 2)
		(primitive_site BUFH_X0Y124 BUFH internal 2)
		(primitive_site BUFH_X0Y123 BUFH internal 2)
		(primitive_site BUFH_X0Y122 BUFH internal 2)
		(primitive_site BUFH_X0Y121 BUFH internal 2)
		(primitive_site BUFH_X0Y120 BUFH internal 2)
		(primitive_site BUFH_X0Y119 BUFH internal 2)
		(primitive_site BUFH_X0Y118 BUFH internal 2)
		(primitive_site BUFH_X0Y117 BUFH internal 2)
		(primitive_site BUFH_X0Y116 BUFH internal 2)
		(primitive_site BUFH_X0Y115 BUFH internal 2)
		(primitive_site BUFH_X0Y114 BUFH internal 2)
		(primitive_site BUFH_X0Y113 BUFH internal 2)
		(primitive_site BUFH_X0Y112 BUFH internal 2)
		(primitive_site BUFH_X3Y111 BUFH internal 2)
		(primitive_site BUFH_X3Y110 BUFH internal 2)
		(primitive_site BUFH_X3Y109 BUFH internal 2)
		(primitive_site BUFH_X3Y108 BUFH internal 2)
		(primitive_site BUFH_X3Y107 BUFH internal 2)
		(primitive_site BUFH_X3Y106 BUFH internal 2)
		(primitive_site BUFH_X3Y105 BUFH internal 2)
		(primitive_site BUFH_X3Y104 BUFH internal 2)
		(primitive_site BUFH_X3Y103 BUFH internal 2)
		(primitive_site BUFH_X3Y102 BUFH internal 2)
		(primitive_site BUFH_X3Y101 BUFH internal 2)
		(primitive_site BUFH_X3Y100 BUFH internal 2)
		(primitive_site BUFH_X3Y99 BUFH internal 2)
		(primitive_site BUFH_X3Y98 BUFH internal 2)
		(primitive_site BUFH_X3Y97 BUFH internal 2)
		(primitive_site BUFH_X3Y96 BUFH internal 2)
	)
	(tile 10 25 HCLK_CLB_XM_INT_X9Y55 HCLK_CLB_XM_INT 0
	)
	(tile 10 26 HCLK_CLB_XM_CLE_X9Y55 HCLK_CLB_XM_CLE 0
	)
	(tile 10 27 HCLK_CLB_XL_INT_X10Y55 HCLK_CLB_XL_INT 0
	)
	(tile 10 28 HCLK_CLB_XL_CLE_X10Y55 HCLK_CLB_XL_CLE 0
	)
	(tile 10 29 HCLK_CLB_XM_INT_X11Y55 HCLK_CLB_XM_INT 0
	)
	(tile 10 30 HCLK_CLB_XM_CLE_X11Y55 HCLK_CLB_XM_CLE 0
	)
	(tile 10 31 HCLK_CLB_XL_INT_X12Y55 HCLK_CLB_XL_INT 0
	)
	(tile 10 32 HCLK_CLB_XL_CLE_X12Y55 HCLK_CLB_XL_CLE 0
	)
	(tile 10 33 BRAM_HCLK_FEEDTHRU_X13Y55 BRAM_HCLK_FEEDTHRU 0
	)
	(tile 10 34 BRAM_HCLK_FEEDTHRU_INTER_X13Y55 BRAM_HCLK_FEEDTHRU_INTER 0
	)
	(tile 10 35 HCLK_BRAM_FEEDTHRU_X13Y55 HCLK_BRAM_FEEDTHRU 0
	)
	(tile 10 36 HCLK_CLB_XM_INT_X14Y55 HCLK_CLB_XM_INT 0
	)
	(tile 10 37 HCLK_CLB_XM_CLE_X14Y55 HCLK_CLB_XM_CLE 0
	)
	(tile 10 38 HCLK_CLB_XL_INT_X15Y55 HCLK_CLB_XL_INT 0
	)
	(tile 10 39 HCLK_CLB_XL_CLE_X15Y55 HCLK_CLB_XL_CLE 0
	)
	(tile 10 40 HCLK_IOIR_INT_X16Y55 HCLK_IOIR_INT 0
	)
	(tile 10 41 HCLK_IOIR_TOP_SPLIT_X16Y55 HCLK_IOIR_TOP_SPLIT 0
	)
	(tile 10 42 MCB_HCLK_X16Y55 MCB_HCLK 0
	)
	(tile 10 43 HCLK_IOI_RTERM_X43Y62 HCLK_IOI_RTERM 0
	)
	(tile 10 44 HCLK_IOIR_EMP_X43Y62 HCLK_IOIR_EMP 0
	)
	(tile 11 0 LIOB_X0Y55 LIOB 2
		(primitive_site P6 IOBM bonded 8)
		(primitive_site P5 IOBS bonded 8)
	)
	(tile 11 1 IOI_LTERM_X1Y61 IOI_LTERM 0
	)
	(tile 11 2 LIOI_INT_X0Y55 LIOI_INT 1
		(primitive_site TIEOFF_X0Y110 TIEOFF internal 3)
	)
	(tile 11 3 LIOI_X0Y55 LIOI 7
		(primitive_site OLOGIC_X0Y50 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y50 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y50 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y51 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y51 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y51 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y110 TIEOFF internal 3)
	)
	(tile 11 4 MCB_INT_X0Y55 MCB_INT 0
	)
	(tile 11 5 INT_X1Y55 INT 1
		(primitive_site TIEOFF_X2Y110 TIEOFF internal 3)
	)
	(tile 11 6 CLEXM_X1Y55 CLEXM 2
		(primitive_site SLICE_X0Y55 SLICEM internal 50)
		(primitive_site SLICE_X1Y55 SLICEX internal 43)
	)
	(tile 11 7 INT_X2Y55 INT 1
		(primitive_site TIEOFF_X4Y110 TIEOFF internal 3)
	)
	(tile 11 8 CLEXL_X2Y55 CLEXL 2
		(primitive_site SLICE_X2Y55 SLICEL internal 45)
		(primitive_site SLICE_X3Y55 SLICEX internal 43)
	)
	(tile 11 9 INT_BRAM_X3Y55 INT_BRAM 1
		(primitive_site TIEOFF_X6Y110 TIEOFF internal 3)
	)
	(tile 11 10 INT_INTERFACE_X3Y55 INT_INTERFACE 0
	)
	(tile 11 11 NULL_X11Y61 NULL 0
	)
	(tile 11 12 INT_X4Y55 INT 1
		(primitive_site TIEOFF_X7Y110 TIEOFF internal 3)
	)
	(tile 11 13 CLEXM_X4Y55 CLEXM 2
		(primitive_site SLICE_X4Y55 SLICEM internal 50)
		(primitive_site SLICE_X5Y55 SLICEX internal 43)
	)
	(tile 11 14 INT_X5Y55 INT 1
		(primitive_site TIEOFF_X9Y110 TIEOFF internal 3)
	)
	(tile 11 15 CLEXL_X5Y55 CLEXL 2
		(primitive_site SLICE_X6Y55 SLICEL internal 45)
		(primitive_site SLICE_X7Y55 SLICEX internal 43)
	)
	(tile 11 16 INT_X6Y55 INT 1
		(primitive_site TIEOFF_X11Y110 TIEOFF internal 3)
	)
	(tile 11 17 INT_INTERFACE_X6Y55 INT_INTERFACE 0
	)
	(tile 11 18 NULL_X18Y61 NULL 0
	)
	(tile 11 19 INT_X7Y55 INT 1
		(primitive_site TIEOFF_X12Y110 TIEOFF internal 3)
	)
	(tile 11 20 CLEXM_X7Y55 CLEXM 2
		(primitive_site SLICE_X8Y55 SLICEM internal 50)
		(primitive_site SLICE_X9Y55 SLICEX internal 43)
	)
	(tile 11 21 INT_X8Y55 INT 1
		(primitive_site TIEOFF_X14Y110 TIEOFF internal 3)
	)
	(tile 11 22 INT_INTERFACE_CARRY_X8Y55 INT_INTERFACE_CARRY 0
	)
	(tile 11 23 NULL_X23Y61 NULL 0
	)
	(tile 11 24 REG_V_MEMB_TOP_X8Y55 REG_V_MEMB_TOP 0
	)
	(tile 11 25 INT_X9Y55 INT 1
		(primitive_site TIEOFF_X17Y110 TIEOFF internal 3)
	)
	(tile 11 26 CLEXM_X9Y55 CLEXM 2
		(primitive_site SLICE_X12Y55 SLICEM internal 50)
		(primitive_site SLICE_X13Y55 SLICEX internal 43)
	)
	(tile 11 27 INT_X10Y55 INT 1
		(primitive_site TIEOFF_X19Y110 TIEOFF internal 3)
	)
	(tile 11 28 CLEXL_X10Y55 CLEXL 2
		(primitive_site SLICE_X14Y55 SLICEL internal 45)
		(primitive_site SLICE_X15Y55 SLICEX internal 43)
	)
	(tile 11 29 INT_X11Y55 INT 1
		(primitive_site TIEOFF_X20Y110 TIEOFF internal 3)
	)
	(tile 11 30 CLEXM_X11Y55 CLEXM 2
		(primitive_site SLICE_X16Y55 SLICEM internal 50)
		(primitive_site SLICE_X17Y55 SLICEX internal 43)
	)
	(tile 11 31 INT_X12Y55 INT 1
		(primitive_site TIEOFF_X22Y110 TIEOFF internal 3)
	)
	(tile 11 32 CLEXL_X12Y55 CLEXL 2
		(primitive_site SLICE_X18Y55 SLICEL internal 45)
		(primitive_site SLICE_X19Y55 SLICEX internal 43)
	)
	(tile 11 33 INT_BRAM_X13Y55 INT_BRAM 1
		(primitive_site TIEOFF_X24Y110 TIEOFF internal 3)
	)
	(tile 11 34 INT_INTERFACE_X13Y55 INT_INTERFACE 0
	)
	(tile 11 35 NULL_X35Y61 NULL 0
	)
	(tile 11 36 INT_X14Y55 INT 1
		(primitive_site TIEOFF_X25Y110 TIEOFF internal 3)
	)
	(tile 11 37 CLEXM_X14Y55 CLEXM 2
		(primitive_site SLICE_X20Y55 SLICEM internal 50)
		(primitive_site SLICE_X21Y55 SLICEX internal 43)
	)
	(tile 11 38 INT_X15Y55 INT 1
		(primitive_site TIEOFF_X27Y110 TIEOFF internal 3)
	)
	(tile 11 39 CLEXL_X15Y55 CLEXL 2
		(primitive_site SLICE_X22Y55 SLICEL internal 45)
		(primitive_site SLICE_X23Y55 SLICEX internal 43)
	)
	(tile 11 40 IOI_INT_X16Y55 IOI_INT 1
		(primitive_site TIEOFF_X29Y110 TIEOFF internal 3)
	)
	(tile 11 41 RIOI_X16Y55 RIOI 7
		(primitive_site OLOGIC_X12Y50 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y50 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y50 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y51 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y51 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y51 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y110 TIEOFF internal 3)
	)
	(tile 11 42 MCB_INT_X16Y55 MCB_INT 0
	)
	(tile 11 43 IOI_RTERM_X43Y61 IOI_RTERM 0
	)
	(tile 11 44 RIOB_X16Y55 RIOB 2
		(primitive_site P101 IOBS bonded 8)
		(primitive_site P102 IOBM bonded 8)
	)
	(tile 12 0 LIOB_X0Y54 LIOB 2
		(primitive_site P8 IOBM bonded 8)
		(primitive_site P7 IOBS bonded 8)
	)
	(tile 12 1 IOI_LTERM_X1Y60 IOI_LTERM 0
	)
	(tile 12 2 LIOI_INT_X0Y54 LIOI_INT 1
		(primitive_site TIEOFF_X0Y108 TIEOFF internal 3)
	)
	(tile 12 3 LIOI_X0Y54 LIOI 7
		(primitive_site OLOGIC_X0Y48 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y48 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y48 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y49 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y49 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y49 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y108 TIEOFF internal 3)
	)
	(tile 12 4 MCB_INT_X0Y54 MCB_INT 0
	)
	(tile 12 5 INT_X1Y54 INT 1
		(primitive_site TIEOFF_X2Y108 TIEOFF internal 3)
	)
	(tile 12 6 CLEXM_X1Y54 CLEXM 2
		(primitive_site SLICE_X0Y54 SLICEM internal 50)
		(primitive_site SLICE_X1Y54 SLICEX internal 43)
	)
	(tile 12 7 INT_X2Y54 INT 1
		(primitive_site TIEOFF_X4Y108 TIEOFF internal 3)
	)
	(tile 12 8 CLEXL_X2Y54 CLEXL 2
		(primitive_site SLICE_X2Y54 SLICEL internal 45)
		(primitive_site SLICE_X3Y54 SLICEX internal 43)
	)
	(tile 12 9 INT_BRAM_X3Y54 INT_BRAM 1
		(primitive_site TIEOFF_X6Y108 TIEOFF internal 3)
	)
	(tile 12 10 INT_INTERFACE_X3Y54 INT_INTERFACE 0
	)
	(tile 12 11 NULL_X11Y60 NULL 0
	)
	(tile 12 12 INT_X4Y54 INT 1
		(primitive_site TIEOFF_X7Y108 TIEOFF internal 3)
	)
	(tile 12 13 CLEXM_X4Y54 CLEXM 2
		(primitive_site SLICE_X4Y54 SLICEM internal 50)
		(primitive_site SLICE_X5Y54 SLICEX internal 43)
	)
	(tile 12 14 INT_X5Y54 INT 1
		(primitive_site TIEOFF_X9Y108 TIEOFF internal 3)
	)
	(tile 12 15 CLEXL_X5Y54 CLEXL 2
		(primitive_site SLICE_X6Y54 SLICEL internal 45)
		(primitive_site SLICE_X7Y54 SLICEX internal 43)
	)
	(tile 12 16 INT_X6Y54 INT 1
		(primitive_site TIEOFF_X11Y108 TIEOFF internal 3)
	)
	(tile 12 17 INT_INTERFACE_X6Y54 INT_INTERFACE 0
	)
	(tile 12 18 NULL_X18Y60 NULL 0
	)
	(tile 12 19 INT_X7Y54 INT 1
		(primitive_site TIEOFF_X12Y108 TIEOFF internal 3)
	)
	(tile 12 20 CLEXM_X7Y54 CLEXM 2
		(primitive_site SLICE_X8Y54 SLICEM internal 50)
		(primitive_site SLICE_X9Y54 SLICEX internal 43)
	)
	(tile 12 21 INT_X8Y54 INT 1
		(primitive_site TIEOFF_X14Y108 TIEOFF internal 3)
	)
	(tile 12 22 CLEXL_X8Y54 CLEXL 2
		(primitive_site SLICE_X10Y54 SLICEL internal 45)
		(primitive_site SLICE_X11Y54 SLICEX internal 43)
	)
	(tile 12 23 NULL_X23Y60 NULL 0
	)
	(tile 12 24 REG_V_X8Y54 REG_V 0
	)
	(tile 12 25 INT_X9Y54 INT 1
		(primitive_site TIEOFF_X17Y108 TIEOFF internal 3)
	)
	(tile 12 26 CLEXM_X9Y54 CLEXM 2
		(primitive_site SLICE_X12Y54 SLICEM internal 50)
		(primitive_site SLICE_X13Y54 SLICEX internal 43)
	)
	(tile 12 27 INT_X10Y54 INT 1
		(primitive_site TIEOFF_X19Y108 TIEOFF internal 3)
	)
	(tile 12 28 CLEXL_X10Y54 CLEXL 2
		(primitive_site SLICE_X14Y54 SLICEL internal 45)
		(primitive_site SLICE_X15Y54 SLICEX internal 43)
	)
	(tile 12 29 INT_X11Y54 INT 1
		(primitive_site TIEOFF_X20Y108 TIEOFF internal 3)
	)
	(tile 12 30 CLEXM_X11Y54 CLEXM 2
		(primitive_site SLICE_X16Y54 SLICEM internal 50)
		(primitive_site SLICE_X17Y54 SLICEX internal 43)
	)
	(tile 12 31 INT_X12Y54 INT 1
		(primitive_site TIEOFF_X22Y108 TIEOFF internal 3)
	)
	(tile 12 32 CLEXL_X12Y54 CLEXL 2
		(primitive_site SLICE_X18Y54 SLICEL internal 45)
		(primitive_site SLICE_X19Y54 SLICEX internal 43)
	)
	(tile 12 33 INT_BRAM_X13Y54 INT_BRAM 1
		(primitive_site TIEOFF_X24Y108 TIEOFF internal 3)
	)
	(tile 12 34 INT_INTERFACE_X13Y54 INT_INTERFACE 0
	)
	(tile 12 35 NULL_X35Y60 NULL 0
	)
	(tile 12 36 INT_X14Y54 INT 1
		(primitive_site TIEOFF_X25Y108 TIEOFF internal 3)
	)
	(tile 12 37 CLEXM_X14Y54 CLEXM 2
		(primitive_site SLICE_X20Y54 SLICEM internal 50)
		(primitive_site SLICE_X21Y54 SLICEX internal 43)
	)
	(tile 12 38 INT_X15Y54 INT 1
		(primitive_site TIEOFF_X27Y108 TIEOFF internal 3)
	)
	(tile 12 39 CLEXL_X15Y54 CLEXL 2
		(primitive_site SLICE_X22Y54 SLICEL internal 45)
		(primitive_site SLICE_X23Y54 SLICEX internal 43)
	)
	(tile 12 40 IOI_INT_X16Y54 IOI_INT 1
		(primitive_site TIEOFF_X29Y108 TIEOFF internal 3)
	)
	(tile 12 41 RIOI_X16Y54 RIOI 7
		(primitive_site OLOGIC_X12Y48 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y48 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y48 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y49 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y49 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y49 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y108 TIEOFF internal 3)
	)
	(tile 12 42 MCB_INT_X16Y54 MCB_INT 0
	)
	(tile 12 43 IOI_RTERM_X43Y60 IOI_RTERM 0
	)
	(tile 12 44 RIOB_X16Y54 RIOB 2
		(primitive_site P99 IOBS bonded 8)
		(primitive_site P100 IOBM bonded 8)
	)
	(tile 13 0 LIOB_X0Y53 LIOB 2
		(primitive_site P10 IOBM bonded 8)
		(primitive_site P9 IOBS bonded 8)
	)
	(tile 13 1 IOI_LTERM_X1Y59 IOI_LTERM 0
	)
	(tile 13 2 LIOI_INT_X0Y53 LIOI_INT 1
		(primitive_site TIEOFF_X0Y106 TIEOFF internal 3)
	)
	(tile 13 3 LIOI_X0Y53 LIOI 7
		(primitive_site OLOGIC_X0Y46 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y46 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y46 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y47 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y47 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y47 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y106 TIEOFF internal 3)
	)
	(tile 13 4 MCB_INT_X0Y53 MCB_INT 0
	)
	(tile 13 5 INT_X1Y53 INT 1
		(primitive_site TIEOFF_X2Y106 TIEOFF internal 3)
	)
	(tile 13 6 CLEXM_X1Y53 CLEXM 2
		(primitive_site SLICE_X0Y53 SLICEM internal 50)
		(primitive_site SLICE_X1Y53 SLICEX internal 43)
	)
	(tile 13 7 INT_X2Y53 INT 1
		(primitive_site TIEOFF_X4Y106 TIEOFF internal 3)
	)
	(tile 13 8 CLEXL_X2Y53 CLEXL 2
		(primitive_site SLICE_X2Y53 SLICEL internal 45)
		(primitive_site SLICE_X3Y53 SLICEX internal 43)
	)
	(tile 13 9 INT_BRAM_X3Y53 INT_BRAM 1
		(primitive_site TIEOFF_X6Y106 TIEOFF internal 3)
	)
	(tile 13 10 INT_INTERFACE_X3Y53 INT_INTERFACE 0
	)
	(tile 13 11 NULL_X11Y59 NULL 0
	)
	(tile 13 12 INT_X4Y53 INT 1
		(primitive_site TIEOFF_X7Y106 TIEOFF internal 3)
	)
	(tile 13 13 CLEXM_X4Y53 CLEXM 2
		(primitive_site SLICE_X4Y53 SLICEM internal 50)
		(primitive_site SLICE_X5Y53 SLICEX internal 43)
	)
	(tile 13 14 INT_X5Y53 INT 1
		(primitive_site TIEOFF_X9Y106 TIEOFF internal 3)
	)
	(tile 13 15 CLEXL_X5Y53 CLEXL 2
		(primitive_site SLICE_X6Y53 SLICEL internal 45)
		(primitive_site SLICE_X7Y53 SLICEX internal 43)
	)
	(tile 13 16 INT_X6Y53 INT 1
		(primitive_site TIEOFF_X11Y106 TIEOFF internal 3)
	)
	(tile 13 17 INT_INTERFACE_X6Y53 INT_INTERFACE 0
	)
	(tile 13 18 NULL_X18Y59 NULL 0
	)
	(tile 13 19 INT_X7Y53 INT 1
		(primitive_site TIEOFF_X12Y106 TIEOFF internal 3)
	)
	(tile 13 20 CLEXM_X7Y53 CLEXM 2
		(primitive_site SLICE_X8Y53 SLICEM internal 50)
		(primitive_site SLICE_X9Y53 SLICEX internal 43)
	)
	(tile 13 21 INT_X8Y53 INT 1
		(primitive_site TIEOFF_X14Y106 TIEOFF internal 3)
	)
	(tile 13 22 CLEXL_X8Y53 CLEXL 2
		(primitive_site SLICE_X10Y53 SLICEL internal 45)
		(primitive_site SLICE_X11Y53 SLICEX internal 43)
	)
	(tile 13 23 NULL_X23Y59 NULL 0
	)
	(tile 13 24 REG_V_X8Y53 REG_V 0
	)
	(tile 13 25 INT_X9Y53 INT 1
		(primitive_site TIEOFF_X17Y106 TIEOFF internal 3)
	)
	(tile 13 26 CLEXM_X9Y53 CLEXM 2
		(primitive_site SLICE_X12Y53 SLICEM internal 50)
		(primitive_site SLICE_X13Y53 SLICEX internal 43)
	)
	(tile 13 27 INT_X10Y53 INT 1
		(primitive_site TIEOFF_X19Y106 TIEOFF internal 3)
	)
	(tile 13 28 CLEXL_X10Y53 CLEXL 2
		(primitive_site SLICE_X14Y53 SLICEL internal 45)
		(primitive_site SLICE_X15Y53 SLICEX internal 43)
	)
	(tile 13 29 INT_X11Y53 INT 1
		(primitive_site TIEOFF_X20Y106 TIEOFF internal 3)
	)
	(tile 13 30 CLEXM_X11Y53 CLEXM 2
		(primitive_site SLICE_X16Y53 SLICEM internal 50)
		(primitive_site SLICE_X17Y53 SLICEX internal 43)
	)
	(tile 13 31 INT_X12Y53 INT 1
		(primitive_site TIEOFF_X22Y106 TIEOFF internal 3)
	)
	(tile 13 32 CLEXL_X12Y53 CLEXL 2
		(primitive_site SLICE_X18Y53 SLICEL internal 45)
		(primitive_site SLICE_X19Y53 SLICEX internal 43)
	)
	(tile 13 33 INT_BRAM_X13Y53 INT_BRAM 1
		(primitive_site TIEOFF_X24Y106 TIEOFF internal 3)
	)
	(tile 13 34 INT_INTERFACE_X13Y53 INT_INTERFACE 0
	)
	(tile 13 35 NULL_X35Y59 NULL 0
	)
	(tile 13 36 INT_X14Y53 INT 1
		(primitive_site TIEOFF_X25Y106 TIEOFF internal 3)
	)
	(tile 13 37 CLEXM_X14Y53 CLEXM 2
		(primitive_site SLICE_X20Y53 SLICEM internal 50)
		(primitive_site SLICE_X21Y53 SLICEX internal 43)
	)
	(tile 13 38 INT_X15Y53 INT 1
		(primitive_site TIEOFF_X27Y106 TIEOFF internal 3)
	)
	(tile 13 39 CLEXL_X15Y53 CLEXL 2
		(primitive_site SLICE_X22Y53 SLICEL internal 45)
		(primitive_site SLICE_X23Y53 SLICEX internal 43)
	)
	(tile 13 40 IOI_INT_X16Y53 IOI_INT 1
		(primitive_site TIEOFF_X29Y106 TIEOFF internal 3)
	)
	(tile 13 41 RIOI_X16Y53 RIOI 7
		(primitive_site OLOGIC_X12Y46 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y46 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y46 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y47 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y47 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y47 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y106 TIEOFF internal 3)
	)
	(tile 13 42 MCB_INT_X16Y53 MCB_INT 0
	)
	(tile 13 43 IOI_RTERM_X43Y59 IOI_RTERM 0
	)
	(tile 13 44 RIOB_X16Y53 RIOB 2
		(primitive_site P97 IOBS bonded 8)
		(primitive_site P98 IOBM bonded 8)
	)
	(tile 14 0 LIOB_X0Y52 LIOB 2
		(primitive_site P12 IOBM bonded 8)
		(primitive_site P11 IOBS bonded 8)
	)
	(tile 14 1 IOI_LTERM_X1Y58 IOI_LTERM 0
	)
	(tile 14 2 LIOI_INT_X0Y52 LIOI_INT 1
		(primitive_site TIEOFF_X0Y104 TIEOFF internal 3)
	)
	(tile 14 3 LIOI_X0Y52 LIOI 7
		(primitive_site OLOGIC_X0Y44 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y44 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y44 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y45 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y45 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y45 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y104 TIEOFF internal 3)
	)
	(tile 14 4 MCB_INT_X0Y52 MCB_INT 0
	)
	(tile 14 5 INT_X1Y52 INT 1
		(primitive_site TIEOFF_X2Y104 TIEOFF internal 3)
	)
	(tile 14 6 CLEXM_X1Y52 CLEXM 2
		(primitive_site SLICE_X0Y52 SLICEM internal 50)
		(primitive_site SLICE_X1Y52 SLICEX internal 43)
	)
	(tile 14 7 INT_X2Y52 INT 1
		(primitive_site TIEOFF_X4Y104 TIEOFF internal 3)
	)
	(tile 14 8 CLEXL_X2Y52 CLEXL 2
		(primitive_site SLICE_X2Y52 SLICEL internal 45)
		(primitive_site SLICE_X3Y52 SLICEX internal 43)
	)
	(tile 14 9 INT_BRAM_X3Y52 INT_BRAM 1
		(primitive_site TIEOFF_X6Y104 TIEOFF internal 3)
	)
	(tile 14 10 INT_INTERFACE_X3Y52 INT_INTERFACE 0
	)
	(tile 14 11 BRAMSITE2_X3Y52 BRAMSITE2 3
		(primitive_site RAMB16_X0Y26 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y26 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y27 RAMB8BWER internal 110)
	)
	(tile 14 12 INT_X4Y52 INT 1
		(primitive_site TIEOFF_X7Y104 TIEOFF internal 3)
	)
	(tile 14 13 CLEXM_X4Y52 CLEXM 2
		(primitive_site SLICE_X4Y52 SLICEM internal 50)
		(primitive_site SLICE_X5Y52 SLICEX internal 43)
	)
	(tile 14 14 INT_X5Y52 INT 1
		(primitive_site TIEOFF_X9Y104 TIEOFF internal 3)
	)
	(tile 14 15 CLEXL_X5Y52 CLEXL 2
		(primitive_site SLICE_X6Y52 SLICEL internal 45)
		(primitive_site SLICE_X7Y52 SLICEX internal 43)
	)
	(tile 14 16 INT_X6Y52 INT 1
		(primitive_site TIEOFF_X11Y104 TIEOFF internal 3)
	)
	(tile 14 17 INT_INTERFACE_X6Y52 INT_INTERFACE 0
	)
	(tile 14 18 MACCSITE2_X6Y52 MACCSITE2 1
		(primitive_site DSP48_X0Y13 DSP48A1 internal 346)
	)
	(tile 14 19 INT_X7Y52 INT 1
		(primitive_site TIEOFF_X12Y104 TIEOFF internal 3)
	)
	(tile 14 20 CLEXM_X7Y52 CLEXM 2
		(primitive_site SLICE_X8Y52 SLICEM internal 50)
		(primitive_site SLICE_X9Y52 SLICEX internal 43)
	)
	(tile 14 21 INT_X8Y52 INT 1
		(primitive_site TIEOFF_X14Y104 TIEOFF internal 3)
	)
	(tile 14 22 CLEXL_X8Y52 CLEXL 2
		(primitive_site SLICE_X10Y52 SLICEL internal 45)
		(primitive_site SLICE_X11Y52 SLICEX internal 43)
	)
	(tile 14 23 NULL_X23Y58 NULL 0
	)
	(tile 14 24 REG_V_X8Y52 REG_V 0
	)
	(tile 14 25 INT_X9Y52 INT 1
		(primitive_site TIEOFF_X17Y104 TIEOFF internal 3)
	)
	(tile 14 26 CLEXM_X9Y52 CLEXM 2
		(primitive_site SLICE_X12Y52 SLICEM internal 50)
		(primitive_site SLICE_X13Y52 SLICEX internal 43)
	)
	(tile 14 27 INT_X10Y52 INT 1
		(primitive_site TIEOFF_X19Y104 TIEOFF internal 3)
	)
	(tile 14 28 CLEXL_X10Y52 CLEXL 2
		(primitive_site SLICE_X14Y52 SLICEL internal 45)
		(primitive_site SLICE_X15Y52 SLICEX internal 43)
	)
	(tile 14 29 INT_X11Y52 INT 1
		(primitive_site TIEOFF_X20Y104 TIEOFF internal 3)
	)
	(tile 14 30 CLEXM_X11Y52 CLEXM 2
		(primitive_site SLICE_X16Y52 SLICEM internal 50)
		(primitive_site SLICE_X17Y52 SLICEX internal 43)
	)
	(tile 14 31 INT_X12Y52 INT 1
		(primitive_site TIEOFF_X22Y104 TIEOFF internal 3)
	)
	(tile 14 32 CLEXL_X12Y52 CLEXL 2
		(primitive_site SLICE_X18Y52 SLICEL internal 45)
		(primitive_site SLICE_X19Y52 SLICEX internal 43)
	)
	(tile 14 33 INT_BRAM_X13Y52 INT_BRAM 1
		(primitive_site TIEOFF_X24Y104 TIEOFF internal 3)
	)
	(tile 14 34 INT_INTERFACE_X13Y52 INT_INTERFACE 0
	)
	(tile 14 35 BRAMSITE2_X13Y52 BRAMSITE2 3
		(primitive_site RAMB16_X1Y26 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y26 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y27 RAMB8BWER internal 110)
	)
	(tile 14 36 INT_X14Y52 INT 1
		(primitive_site TIEOFF_X25Y104 TIEOFF internal 3)
	)
	(tile 14 37 CLEXM_X14Y52 CLEXM 2
		(primitive_site SLICE_X20Y52 SLICEM internal 50)
		(primitive_site SLICE_X21Y52 SLICEX internal 43)
	)
	(tile 14 38 INT_X15Y52 INT 1
		(primitive_site TIEOFF_X27Y104 TIEOFF internal 3)
	)
	(tile 14 39 CLEXL_X15Y52 CLEXL 2
		(primitive_site SLICE_X22Y52 SLICEL internal 45)
		(primitive_site SLICE_X23Y52 SLICEX internal 43)
	)
	(tile 14 40 IOI_INT_X16Y52 IOI_INT 1
		(primitive_site TIEOFF_X29Y104 TIEOFF internal 3)
	)
	(tile 14 41 RIOI_X16Y52 RIOI 7
		(primitive_site OLOGIC_X12Y44 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y44 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y44 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y45 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y45 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y45 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y104 TIEOFF internal 3)
	)
	(tile 14 42 MCB_INT_X16Y52 MCB_INT 0
	)
	(tile 14 43 IOI_RTERM_X43Y58 IOI_RTERM 0
	)
	(tile 14 44 RIOB_X16Y52 RIOB 2
		(primitive_site PAD60 IOBS unbonded 8)
		(primitive_site PAD59 IOBM unbonded 8)
	)
	(tile 15 0 EMP_LIOB_X0Y57 EMP_LIOB 0
	)
	(tile 15 1 IOI_LTERM_X1Y57 IOI_LTERM 0
	)
	(tile 15 2 INT_X0Y51 INT 1
		(primitive_site TIEOFF_X0Y102 TIEOFF internal 3)
	)
	(tile 15 3 INT_INTERFACE_X0Y51 INT_INTERFACE 0
	)
	(tile 15 4 NULL_X4Y57 NULL 0
	)
	(tile 15 5 INT_X1Y51 INT 1
		(primitive_site TIEOFF_X2Y102 TIEOFF internal 3)
	)
	(tile 15 6 CLEXM_X1Y51 CLEXM 2
		(primitive_site SLICE_X0Y51 SLICEM internal 50)
		(primitive_site SLICE_X1Y51 SLICEX internal 43)
	)
	(tile 15 7 INT_X2Y51 INT 1
		(primitive_site TIEOFF_X4Y102 TIEOFF internal 3)
	)
	(tile 15 8 CLEXL_X2Y51 CLEXL 2
		(primitive_site SLICE_X2Y51 SLICEL internal 45)
		(primitive_site SLICE_X3Y51 SLICEX internal 43)
	)
	(tile 15 9 INT_BRAM_X3Y51 INT_BRAM 1
		(primitive_site TIEOFF_X6Y102 TIEOFF internal 3)
	)
	(tile 15 10 INT_INTERFACE_X3Y51 INT_INTERFACE 0
	)
	(tile 15 11 NULL_X11Y57 NULL 0
	)
	(tile 15 12 INT_X4Y51 INT 1
		(primitive_site TIEOFF_X7Y102 TIEOFF internal 3)
	)
	(tile 15 13 CLEXM_X4Y51 CLEXM 2
		(primitive_site SLICE_X4Y51 SLICEM internal 50)
		(primitive_site SLICE_X5Y51 SLICEX internal 43)
	)
	(tile 15 14 INT_X5Y51 INT 1
		(primitive_site TIEOFF_X9Y102 TIEOFF internal 3)
	)
	(tile 15 15 CLEXL_X5Y51 CLEXL 2
		(primitive_site SLICE_X6Y51 SLICEL internal 45)
		(primitive_site SLICE_X7Y51 SLICEX internal 43)
	)
	(tile 15 16 INT_X6Y51 INT 1
		(primitive_site TIEOFF_X11Y102 TIEOFF internal 3)
	)
	(tile 15 17 INT_INTERFACE_X6Y51 INT_INTERFACE 0
	)
	(tile 15 18 NULL_X18Y57 NULL 0
	)
	(tile 15 19 INT_X7Y51 INT 1
		(primitive_site TIEOFF_X12Y102 TIEOFF internal 3)
	)
	(tile 15 20 CLEXM_X7Y51 CLEXM 2
		(primitive_site SLICE_X8Y51 SLICEM internal 50)
		(primitive_site SLICE_X9Y51 SLICEX internal 43)
	)
	(tile 15 21 INT_X8Y51 INT 1
		(primitive_site TIEOFF_X14Y102 TIEOFF internal 3)
	)
	(tile 15 22 CLEXL_X8Y51 CLEXL 2
		(primitive_site SLICE_X10Y51 SLICEL internal 45)
		(primitive_site SLICE_X11Y51 SLICEX internal 43)
	)
	(tile 15 23 NULL_X23Y57 NULL 0
	)
	(tile 15 24 REG_V_X8Y51 REG_V 0
	)
	(tile 15 25 INT_X9Y51 INT 1
		(primitive_site TIEOFF_X17Y102 TIEOFF internal 3)
	)
	(tile 15 26 CLEXM_X9Y51 CLEXM 2
		(primitive_site SLICE_X12Y51 SLICEM internal 50)
		(primitive_site SLICE_X13Y51 SLICEX internal 43)
	)
	(tile 15 27 INT_X10Y51 INT 1
		(primitive_site TIEOFF_X19Y102 TIEOFF internal 3)
	)
	(tile 15 28 CLEXL_X10Y51 CLEXL 2
		(primitive_site SLICE_X14Y51 SLICEL internal 45)
		(primitive_site SLICE_X15Y51 SLICEX internal 43)
	)
	(tile 15 29 INT_X11Y51 INT 1
		(primitive_site TIEOFF_X20Y102 TIEOFF internal 3)
	)
	(tile 15 30 CLEXM_X11Y51 CLEXM 2
		(primitive_site SLICE_X16Y51 SLICEM internal 50)
		(primitive_site SLICE_X17Y51 SLICEX internal 43)
	)
	(tile 15 31 INT_X12Y51 INT 1
		(primitive_site TIEOFF_X22Y102 TIEOFF internal 3)
	)
	(tile 15 32 CLEXL_X12Y51 CLEXL 2
		(primitive_site SLICE_X18Y51 SLICEL internal 45)
		(primitive_site SLICE_X19Y51 SLICEX internal 43)
	)
	(tile 15 33 INT_BRAM_X13Y51 INT_BRAM 1
		(primitive_site TIEOFF_X24Y102 TIEOFF internal 3)
	)
	(tile 15 34 INT_INTERFACE_X13Y51 INT_INTERFACE 0
	)
	(tile 15 35 NULL_X35Y57 NULL 0
	)
	(tile 15 36 INT_X14Y51 INT 1
		(primitive_site TIEOFF_X25Y102 TIEOFF internal 3)
	)
	(tile 15 37 CLEXM_X14Y51 CLEXM 2
		(primitive_site SLICE_X20Y51 SLICEM internal 50)
		(primitive_site SLICE_X21Y51 SLICEX internal 43)
	)
	(tile 15 38 INT_X15Y51 INT 1
		(primitive_site TIEOFF_X27Y102 TIEOFF internal 3)
	)
	(tile 15 39 CLEXL_X15Y51 CLEXL 2
		(primitive_site SLICE_X22Y51 SLICEL internal 45)
		(primitive_site SLICE_X23Y51 SLICEX internal 43)
	)
	(tile 15 40 INT_X16Y51 INT 1
		(primitive_site TIEOFF_X29Y102 TIEOFF internal 3)
	)
	(tile 15 41 INT_INTERFACE_X16Y51 INT_INTERFACE 0
	)
	(tile 15 42 NULL_X42Y57 NULL 0
	)
	(tile 15 43 IOI_RTERM_X43Y57 IOI_RTERM 0
	)
	(tile 15 44 EMP_RIOB_X16Y51 EMP_RIOB 0
	)
	(tile 16 0 EMP_LIOB_X0Y56 EMP_LIOB 0
	)
	(tile 16 1 IOI_LTERM_X1Y56 IOI_LTERM 0
	)
	(tile 16 2 INT_X0Y50 INT 1
		(primitive_site TIEOFF_X0Y100 TIEOFF internal 3)
	)
	(tile 16 3 INT_INTERFACE_X0Y50 INT_INTERFACE 0
	)
	(tile 16 4 NULL_X4Y56 NULL 0
	)
	(tile 16 5 INT_X1Y50 INT 1
		(primitive_site TIEOFF_X2Y100 TIEOFF internal 3)
	)
	(tile 16 6 CLEXM_X1Y50 CLEXM 2
		(primitive_site SLICE_X0Y50 SLICEM internal 50)
		(primitive_site SLICE_X1Y50 SLICEX internal 43)
	)
	(tile 16 7 INT_X2Y50 INT 1
		(primitive_site TIEOFF_X4Y100 TIEOFF internal 3)
	)
	(tile 16 8 CLEXL_X2Y50 CLEXL 2
		(primitive_site SLICE_X2Y50 SLICEL internal 45)
		(primitive_site SLICE_X3Y50 SLICEX internal 43)
	)
	(tile 16 9 INT_BRAM_X3Y50 INT_BRAM 1
		(primitive_site TIEOFF_X6Y100 TIEOFF internal 3)
	)
	(tile 16 10 INT_INTERFACE_X3Y50 INT_INTERFACE 0
	)
	(tile 16 11 NULL_X11Y56 NULL 0
	)
	(tile 16 12 INT_X4Y50 INT 1
		(primitive_site TIEOFF_X7Y100 TIEOFF internal 3)
	)
	(tile 16 13 CLEXM_X4Y50 CLEXM 2
		(primitive_site SLICE_X4Y50 SLICEM internal 50)
		(primitive_site SLICE_X5Y50 SLICEX internal 43)
	)
	(tile 16 14 INT_X5Y50 INT 1
		(primitive_site TIEOFF_X9Y100 TIEOFF internal 3)
	)
	(tile 16 15 CLEXL_X5Y50 CLEXL 2
		(primitive_site SLICE_X6Y50 SLICEL internal 45)
		(primitive_site SLICE_X7Y50 SLICEX internal 43)
	)
	(tile 16 16 INT_X6Y50 INT 1
		(primitive_site TIEOFF_X11Y100 TIEOFF internal 3)
	)
	(tile 16 17 INT_INTERFACE_X6Y50 INT_INTERFACE 0
	)
	(tile 16 18 NULL_X18Y56 NULL 0
	)
	(tile 16 19 INT_X7Y50 INT 1
		(primitive_site TIEOFF_X12Y100 TIEOFF internal 3)
	)
	(tile 16 20 CLEXM_X7Y50 CLEXM 2
		(primitive_site SLICE_X8Y50 SLICEM internal 50)
		(primitive_site SLICE_X9Y50 SLICEX internal 43)
	)
	(tile 16 21 INT_X8Y50 INT 1
		(primitive_site TIEOFF_X14Y100 TIEOFF internal 3)
	)
	(tile 16 22 CLEXL_X8Y50 CLEXL 2
		(primitive_site SLICE_X10Y50 SLICEL internal 45)
		(primitive_site SLICE_X11Y50 SLICEX internal 43)
	)
	(tile 16 23 NULL_X23Y56 NULL 0
	)
	(tile 16 24 REG_V_X8Y50 REG_V 0
	)
	(tile 16 25 INT_X9Y50 INT 1
		(primitive_site TIEOFF_X17Y100 TIEOFF internal 3)
	)
	(tile 16 26 CLEXM_X9Y50 CLEXM 2
		(primitive_site SLICE_X12Y50 SLICEM internal 50)
		(primitive_site SLICE_X13Y50 SLICEX internal 43)
	)
	(tile 16 27 INT_X10Y50 INT 1
		(primitive_site TIEOFF_X19Y100 TIEOFF internal 3)
	)
	(tile 16 28 CLEXL_X10Y50 CLEXL 2
		(primitive_site SLICE_X14Y50 SLICEL internal 45)
		(primitive_site SLICE_X15Y50 SLICEX internal 43)
	)
	(tile 16 29 INT_X11Y50 INT 1
		(primitive_site TIEOFF_X20Y100 TIEOFF internal 3)
	)
	(tile 16 30 CLEXM_X11Y50 CLEXM 2
		(primitive_site SLICE_X16Y50 SLICEM internal 50)
		(primitive_site SLICE_X17Y50 SLICEX internal 43)
	)
	(tile 16 31 INT_X12Y50 INT 1
		(primitive_site TIEOFF_X22Y100 TIEOFF internal 3)
	)
	(tile 16 32 CLEXL_X12Y50 CLEXL 2
		(primitive_site SLICE_X18Y50 SLICEL internal 45)
		(primitive_site SLICE_X19Y50 SLICEX internal 43)
	)
	(tile 16 33 INT_BRAM_X13Y50 INT_BRAM 1
		(primitive_site TIEOFF_X24Y100 TIEOFF internal 3)
	)
	(tile 16 34 INT_INTERFACE_X13Y50 INT_INTERFACE 0
	)
	(tile 16 35 NULL_X35Y56 NULL 0
	)
	(tile 16 36 INT_X14Y50 INT 1
		(primitive_site TIEOFF_X25Y100 TIEOFF internal 3)
	)
	(tile 16 37 CLEXM_X14Y50 CLEXM 2
		(primitive_site SLICE_X20Y50 SLICEM internal 50)
		(primitive_site SLICE_X21Y50 SLICEX internal 43)
	)
	(tile 16 38 INT_X15Y50 INT 1
		(primitive_site TIEOFF_X27Y100 TIEOFF internal 3)
	)
	(tile 16 39 CLEXL_X15Y50 CLEXL 2
		(primitive_site SLICE_X22Y50 SLICEL internal 45)
		(primitive_site SLICE_X23Y50 SLICEX internal 43)
	)
	(tile 16 40 INT_X16Y50 INT 1
		(primitive_site TIEOFF_X29Y100 TIEOFF internal 3)
	)
	(tile 16 41 INT_INTERFACE_X16Y50 INT_INTERFACE 0
	)
	(tile 16 42 NULL_X42Y56 NULL 0
	)
	(tile 16 43 IOI_RTERM_X43Y56 IOI_RTERM 0
	)
	(tile 16 44 EMP_RIOB_X16Y50 EMP_RIOB 0
	)
	(tile 17 0 EMP_LIOB_X0Y55 EMP_LIOB 0
	)
	(tile 17 1 IOI_LTERM_X1Y55 IOI_LTERM 0
	)
	(tile 17 2 INT_X0Y49 INT 1
		(primitive_site TIEOFF_X0Y98 TIEOFF internal 3)
	)
	(tile 17 3 INT_INTERFACE_X0Y49 INT_INTERFACE 0
	)
	(tile 17 4 NULL_X4Y55 NULL 0
	)
	(tile 17 5 INT_X1Y49 INT 1
		(primitive_site TIEOFF_X2Y98 TIEOFF internal 3)
	)
	(tile 17 6 CLEXM_X1Y49 CLEXM 2
		(primitive_site SLICE_X0Y49 SLICEM internal 50)
		(primitive_site SLICE_X1Y49 SLICEX internal 43)
	)
	(tile 17 7 INT_X2Y49 INT 1
		(primitive_site TIEOFF_X4Y98 TIEOFF internal 3)
	)
	(tile 17 8 CLEXL_X2Y49 CLEXL 2
		(primitive_site SLICE_X2Y49 SLICEL internal 45)
		(primitive_site SLICE_X3Y49 SLICEX internal 43)
	)
	(tile 17 9 INT_BRAM_X3Y49 INT_BRAM 1
		(primitive_site TIEOFF_X6Y98 TIEOFF internal 3)
	)
	(tile 17 10 INT_INTERFACE_X3Y49 INT_INTERFACE 0
	)
	(tile 17 11 NULL_X11Y55 NULL 0
	)
	(tile 17 12 INT_X4Y49 INT 1
		(primitive_site TIEOFF_X7Y98 TIEOFF internal 3)
	)
	(tile 17 13 CLEXM_X4Y49 CLEXM 2
		(primitive_site SLICE_X4Y49 SLICEM internal 50)
		(primitive_site SLICE_X5Y49 SLICEX internal 43)
	)
	(tile 17 14 INT_X5Y49 INT 1
		(primitive_site TIEOFF_X9Y98 TIEOFF internal 3)
	)
	(tile 17 15 CLEXL_X5Y49 CLEXL 2
		(primitive_site SLICE_X6Y49 SLICEL internal 45)
		(primitive_site SLICE_X7Y49 SLICEX internal 43)
	)
	(tile 17 16 INT_X6Y49 INT 1
		(primitive_site TIEOFF_X11Y98 TIEOFF internal 3)
	)
	(tile 17 17 INT_INTERFACE_X6Y49 INT_INTERFACE 0
	)
	(tile 17 18 NULL_X18Y55 NULL 0
	)
	(tile 17 19 INT_X7Y49 INT 1
		(primitive_site TIEOFF_X12Y98 TIEOFF internal 3)
	)
	(tile 17 20 CLEXM_X7Y49 CLEXM 2
		(primitive_site SLICE_X8Y49 SLICEM internal 50)
		(primitive_site SLICE_X9Y49 SLICEX internal 43)
	)
	(tile 17 21 INT_X8Y49 INT 1
		(primitive_site TIEOFF_X14Y98 TIEOFF internal 3)
	)
	(tile 17 22 CLEXL_X8Y49 CLEXL 2
		(primitive_site SLICE_X10Y49 SLICEL internal 45)
		(primitive_site SLICE_X11Y49 SLICEX internal 43)
	)
	(tile 17 23 NULL_X23Y55 NULL 0
	)
	(tile 17 24 REG_V_X8Y49 REG_V 0
	)
	(tile 17 25 INT_X9Y49 INT 1
		(primitive_site TIEOFF_X17Y98 TIEOFF internal 3)
	)
	(tile 17 26 CLEXM_X9Y49 CLEXM 2
		(primitive_site SLICE_X12Y49 SLICEM internal 50)
		(primitive_site SLICE_X13Y49 SLICEX internal 43)
	)
	(tile 17 27 INT_X10Y49 INT 1
		(primitive_site TIEOFF_X19Y98 TIEOFF internal 3)
	)
	(tile 17 28 CLEXL_X10Y49 CLEXL 2
		(primitive_site SLICE_X14Y49 SLICEL internal 45)
		(primitive_site SLICE_X15Y49 SLICEX internal 43)
	)
	(tile 17 29 INT_X11Y49 INT 1
		(primitive_site TIEOFF_X20Y98 TIEOFF internal 3)
	)
	(tile 17 30 CLEXM_X11Y49 CLEXM 2
		(primitive_site SLICE_X16Y49 SLICEM internal 50)
		(primitive_site SLICE_X17Y49 SLICEX internal 43)
	)
	(tile 17 31 INT_X12Y49 INT 1
		(primitive_site TIEOFF_X22Y98 TIEOFF internal 3)
	)
	(tile 17 32 CLEXL_X12Y49 CLEXL 2
		(primitive_site SLICE_X18Y49 SLICEL internal 45)
		(primitive_site SLICE_X19Y49 SLICEX internal 43)
	)
	(tile 17 33 INT_BRAM_X13Y49 INT_BRAM 1
		(primitive_site TIEOFF_X24Y98 TIEOFF internal 3)
	)
	(tile 17 34 INT_INTERFACE_X13Y49 INT_INTERFACE 0
	)
	(tile 17 35 NULL_X35Y55 NULL 0
	)
	(tile 17 36 INT_X14Y49 INT 1
		(primitive_site TIEOFF_X25Y98 TIEOFF internal 3)
	)
	(tile 17 37 CLEXM_X14Y49 CLEXM 2
		(primitive_site SLICE_X20Y49 SLICEM internal 50)
		(primitive_site SLICE_X21Y49 SLICEX internal 43)
	)
	(tile 17 38 INT_X15Y49 INT 1
		(primitive_site TIEOFF_X27Y98 TIEOFF internal 3)
	)
	(tile 17 39 CLEXL_X15Y49 CLEXL 2
		(primitive_site SLICE_X22Y49 SLICEL internal 45)
		(primitive_site SLICE_X23Y49 SLICEX internal 43)
	)
	(tile 17 40 INT_X16Y49 INT 1
		(primitive_site TIEOFF_X29Y98 TIEOFF internal 3)
	)
	(tile 17 41 INT_INTERFACE_X16Y49 INT_INTERFACE 0
	)
	(tile 17 42 NULL_X42Y55 NULL 0
	)
	(tile 17 43 IOI_RTERM_X43Y55 IOI_RTERM 0
	)
	(tile 17 44 EMP_RIOB_X16Y49 EMP_RIOB 0
	)
	(tile 18 0 EMP_LIOB_X0Y54 EMP_LIOB 0
	)
	(tile 18 1 IOI_LTERM_X1Y54 IOI_LTERM 0
	)
	(tile 18 2 INT_X0Y48 INT_BRK 1
		(primitive_site TIEOFF_X0Y96 TIEOFF internal 3)
	)
	(tile 18 3 INT_INTERFACE_CARRY_X0Y48 INT_INTERFACE_CARRY 0
	)
	(tile 18 4 NULL_X4Y54 NULL 0
	)
	(tile 18 5 INT_X1Y48 INT_BRK 1
		(primitive_site TIEOFF_X2Y96 TIEOFF internal 3)
	)
	(tile 18 6 CLEXM_X1Y48 CLEXM 2
		(primitive_site SLICE_X0Y48 SLICEM internal 50)
		(primitive_site SLICE_X1Y48 SLICEX internal 43)
	)
	(tile 18 7 INT_X2Y48 INT_BRK 1
		(primitive_site TIEOFF_X4Y96 TIEOFF internal 3)
	)
	(tile 18 8 CLEXL_X2Y48 CLEXL 2
		(primitive_site SLICE_X2Y48 SLICEL internal 45)
		(primitive_site SLICE_X3Y48 SLICEX internal 43)
	)
	(tile 18 9 INT_BRAM_BRK_X3Y48 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y96 TIEOFF internal 3)
	)
	(tile 18 10 INT_INTERFACE_X3Y48 INT_INTERFACE 0
	)
	(tile 18 11 BRAMSITE2_X3Y48 BRAMSITE2 3
		(primitive_site RAMB16_X0Y24 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y24 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y25 RAMB8BWER internal 110)
	)
	(tile 18 12 INT_X4Y48 INT_BRK 1
		(primitive_site TIEOFF_X7Y96 TIEOFF internal 3)
	)
	(tile 18 13 CLEXM_X4Y48 CLEXM 2
		(primitive_site SLICE_X4Y48 SLICEM internal 50)
		(primitive_site SLICE_X5Y48 SLICEX internal 43)
	)
	(tile 18 14 INT_X5Y48 INT_BRK 1
		(primitive_site TIEOFF_X9Y96 TIEOFF internal 3)
	)
	(tile 18 15 CLEXL_X5Y48 CLEXL 2
		(primitive_site SLICE_X6Y48 SLICEL internal 45)
		(primitive_site SLICE_X7Y48 SLICEX internal 43)
	)
	(tile 18 16 INT_X6Y48 INT_BRK 1
		(primitive_site TIEOFF_X11Y96 TIEOFF internal 3)
	)
	(tile 18 17 INT_INTERFACE_X6Y48 INT_INTERFACE 0
	)
	(tile 18 18 MACCSITE2_X6Y48 MACCSITE2 1
		(primitive_site DSP48_X0Y12 DSP48A1 internal 346)
	)
	(tile 18 19 INT_X7Y48 INT_BRK 1
		(primitive_site TIEOFF_X12Y96 TIEOFF internal 3)
	)
	(tile 18 20 CLEXM_X7Y48 CLEXM 2
		(primitive_site SLICE_X8Y48 SLICEM internal 50)
		(primitive_site SLICE_X9Y48 SLICEX internal 43)
	)
	(tile 18 21 INT_X8Y48 INT_BRK 1
		(primitive_site TIEOFF_X14Y96 TIEOFF internal 3)
	)
	(tile 18 22 CLEXL_X8Y48 CLEXL 2
		(primitive_site SLICE_X10Y48 SLICEL internal 45)
		(primitive_site SLICE_X11Y48 SLICEX internal 43)
	)
	(tile 18 23 NULL_X23Y54 NULL 0
	)
	(tile 18 24 REG_V_MIDBUF_TOP_X8Y48 REG_V_MIDBUF_TOP 0
	)
	(tile 18 25 INT_X9Y48 INT_BRK 1
		(primitive_site TIEOFF_X17Y96 TIEOFF internal 3)
	)
	(tile 18 26 CLEXM_X9Y48 CLEXM 2
		(primitive_site SLICE_X12Y48 SLICEM internal 50)
		(primitive_site SLICE_X13Y48 SLICEX internal 43)
	)
	(tile 18 27 INT_X10Y48 INT_BRK 1
		(primitive_site TIEOFF_X19Y96 TIEOFF internal 3)
	)
	(tile 18 28 CLEXL_X10Y48 CLEXL 2
		(primitive_site SLICE_X14Y48 SLICEL internal 45)
		(primitive_site SLICE_X15Y48 SLICEX internal 43)
	)
	(tile 18 29 INT_X11Y48 INT_BRK 1
		(primitive_site TIEOFF_X20Y96 TIEOFF internal 3)
	)
	(tile 18 30 CLEXM_X11Y48 CLEXM 2
		(primitive_site SLICE_X16Y48 SLICEM internal 50)
		(primitive_site SLICE_X17Y48 SLICEX internal 43)
	)
	(tile 18 31 INT_X12Y48 INT_BRK 1
		(primitive_site TIEOFF_X22Y96 TIEOFF internal 3)
	)
	(tile 18 32 CLEXL_X12Y48 CLEXL 2
		(primitive_site SLICE_X18Y48 SLICEL internal 45)
		(primitive_site SLICE_X19Y48 SLICEX internal 43)
	)
	(tile 18 33 INT_BRAM_BRK_X13Y48 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X24Y96 TIEOFF internal 3)
	)
	(tile 18 34 INT_INTERFACE_X13Y48 INT_INTERFACE 0
	)
	(tile 18 35 BRAMSITE2_X13Y48 BRAMSITE2 3
		(primitive_site RAMB16_X1Y24 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y24 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y25 RAMB8BWER internal 110)
	)
	(tile 18 36 INT_X14Y48 INT_BRK 1
		(primitive_site TIEOFF_X25Y96 TIEOFF internal 3)
	)
	(tile 18 37 CLEXM_X14Y48 CLEXM 2
		(primitive_site SLICE_X20Y48 SLICEM internal 50)
		(primitive_site SLICE_X21Y48 SLICEX internal 43)
	)
	(tile 18 38 INT_X15Y48 INT_BRK 1
		(primitive_site TIEOFF_X27Y96 TIEOFF internal 3)
	)
	(tile 18 39 CLEXL_X15Y48 CLEXL 2
		(primitive_site SLICE_X22Y48 SLICEL internal 45)
		(primitive_site SLICE_X23Y48 SLICEX internal 43)
	)
	(tile 18 40 INT_X16Y48 INT_BRK 1
		(primitive_site TIEOFF_X29Y96 TIEOFF internal 3)
	)
	(tile 18 41 INT_INTERFACE_CARRY_X16Y48 INT_INTERFACE_CARRY 0
	)
	(tile 18 42 NULL_X42Y54 NULL 0
	)
	(tile 18 43 IOI_RTERM_X43Y54 IOI_RTERM 0
	)
	(tile 18 44 EMP_RIOB_X16Y48 EMP_RIOB 0
	)
	(tile 19 0 EMP_LIOB_X0Y53 EMP_LIOB 0
	)
	(tile 19 1 IOI_LTERM_X1Y53 IOI_LTERM 0
	)
	(tile 19 2 INT_X0Y47 INT 1
		(primitive_site TIEOFF_X0Y94 TIEOFF internal 3)
	)
	(tile 19 3 INT_INTERFACE_X0Y47 INT_INTERFACE 0
	)
	(tile 19 4 NULL_X4Y53 NULL 0
	)
	(tile 19 5 INT_X1Y47 INT 1
		(primitive_site TIEOFF_X2Y94 TIEOFF internal 3)
	)
	(tile 19 6 CLEXM_X1Y47 CLEXM 2
		(primitive_site SLICE_X0Y47 SLICEM internal 50)
		(primitive_site SLICE_X1Y47 SLICEX internal 43)
	)
	(tile 19 7 INT_X2Y47 INT 1
		(primitive_site TIEOFF_X4Y94 TIEOFF internal 3)
	)
	(tile 19 8 CLEXL_X2Y47 CLEXL 2
		(primitive_site SLICE_X2Y47 SLICEL internal 45)
		(primitive_site SLICE_X3Y47 SLICEX internal 43)
	)
	(tile 19 9 INT_BRAM_X3Y47 INT_BRAM 1
		(primitive_site TIEOFF_X6Y94 TIEOFF internal 3)
	)
	(tile 19 10 INT_INTERFACE_X3Y47 INT_INTERFACE 0
	)
	(tile 19 11 NULL_X11Y53 NULL 0
	)
	(tile 19 12 INT_X4Y47 INT 1
		(primitive_site TIEOFF_X7Y94 TIEOFF internal 3)
	)
	(tile 19 13 CLEXM_X4Y47 CLEXM 2
		(primitive_site SLICE_X4Y47 SLICEM internal 50)
		(primitive_site SLICE_X5Y47 SLICEX internal 43)
	)
	(tile 19 14 INT_X5Y47 INT 1
		(primitive_site TIEOFF_X9Y94 TIEOFF internal 3)
	)
	(tile 19 15 CLEXL_X5Y47 CLEXL 2
		(primitive_site SLICE_X6Y47 SLICEL internal 45)
		(primitive_site SLICE_X7Y47 SLICEX internal 43)
	)
	(tile 19 16 INT_X6Y47 INT 1
		(primitive_site TIEOFF_X11Y94 TIEOFF internal 3)
	)
	(tile 19 17 INT_INTERFACE_X6Y47 INT_INTERFACE 0
	)
	(tile 19 18 NULL_X18Y53 NULL 0
	)
	(tile 19 19 INT_X7Y47 INT 1
		(primitive_site TIEOFF_X12Y94 TIEOFF internal 3)
	)
	(tile 19 20 CLEXM_X7Y47 CLEXM 2
		(primitive_site SLICE_X8Y47 SLICEM internal 50)
		(primitive_site SLICE_X9Y47 SLICEX internal 43)
	)
	(tile 19 21 INT_X8Y47 INT 1
		(primitive_site TIEOFF_X14Y94 TIEOFF internal 3)
	)
	(tile 19 22 CLEXL_X8Y47 CLEXL 2
		(primitive_site SLICE_X10Y47 SLICEL internal 45)
		(primitive_site SLICE_X11Y47 SLICEX internal 43)
	)
	(tile 19 23 NULL_X23Y53 NULL 0
	)
	(tile 19 24 REG_V_HCLKBUF_TOP_X8Y47 REG_V_HCLKBUF_TOP 0
	)
	(tile 19 25 INT_X9Y47 INT 1
		(primitive_site TIEOFF_X17Y94 TIEOFF internal 3)
	)
	(tile 19 26 CLEXM_X9Y47 CLEXM 2
		(primitive_site SLICE_X12Y47 SLICEM internal 50)
		(primitive_site SLICE_X13Y47 SLICEX internal 43)
	)
	(tile 19 27 INT_X10Y47 INT 1
		(primitive_site TIEOFF_X19Y94 TIEOFF internal 3)
	)
	(tile 19 28 CLEXL_X10Y47 CLEXL 2
		(primitive_site SLICE_X14Y47 SLICEL internal 45)
		(primitive_site SLICE_X15Y47 SLICEX internal 43)
	)
	(tile 19 29 INT_X11Y47 INT 1
		(primitive_site TIEOFF_X20Y94 TIEOFF internal 3)
	)
	(tile 19 30 CLEXM_X11Y47 CLEXM 2
		(primitive_site SLICE_X16Y47 SLICEM internal 50)
		(primitive_site SLICE_X17Y47 SLICEX internal 43)
	)
	(tile 19 31 INT_X12Y47 INT 1
		(primitive_site TIEOFF_X22Y94 TIEOFF internal 3)
	)
	(tile 19 32 CLEXL_X12Y47 CLEXL 2
		(primitive_site SLICE_X18Y47 SLICEL internal 45)
		(primitive_site SLICE_X19Y47 SLICEX internal 43)
	)
	(tile 19 33 INT_BRAM_X13Y47 INT_BRAM 1
		(primitive_site TIEOFF_X24Y94 TIEOFF internal 3)
	)
	(tile 19 34 INT_INTERFACE_X13Y47 INT_INTERFACE 0
	)
	(tile 19 35 NULL_X35Y53 NULL 0
	)
	(tile 19 36 INT_X14Y47 INT 1
		(primitive_site TIEOFF_X25Y94 TIEOFF internal 3)
	)
	(tile 19 37 CLEXM_X14Y47 CLEXM 2
		(primitive_site SLICE_X20Y47 SLICEM internal 50)
		(primitive_site SLICE_X21Y47 SLICEX internal 43)
	)
	(tile 19 38 INT_X15Y47 INT 1
		(primitive_site TIEOFF_X27Y94 TIEOFF internal 3)
	)
	(tile 19 39 CLEXL_X15Y47 CLEXL 2
		(primitive_site SLICE_X22Y47 SLICEL internal 45)
		(primitive_site SLICE_X23Y47 SLICEX internal 43)
	)
	(tile 19 40 INT_X16Y47 INT 1
		(primitive_site TIEOFF_X29Y94 TIEOFF internal 3)
	)
	(tile 19 41 INT_INTERFACE_X16Y47 INT_INTERFACE 0
	)
	(tile 19 42 NULL_X42Y53 NULL 0
	)
	(tile 19 43 IOI_RTERM_X43Y53 IOI_RTERM 0
	)
	(tile 19 44 EMP_RIOB_X16Y47 EMP_RIOB 0
	)
	(tile 20 0 EMP_LIOB_X0Y52 EMP_LIOB 0
	)
	(tile 20 1 IOI_LTERM_X1Y52 IOI_LTERM 0
	)
	(tile 20 2 INT_X0Y46 INT 1
		(primitive_site TIEOFF_X0Y92 TIEOFF internal 3)
	)
	(tile 20 3 INT_INTERFACE_X0Y46 INT_INTERFACE 0
	)
	(tile 20 4 MCB_L_X0Y46 MCB_L 1
		(primitive_site MCB_X0Y1 MCB internal 1226)
	)
	(tile 20 5 INT_X1Y46 INT 1
		(primitive_site TIEOFF_X2Y92 TIEOFF internal 3)
	)
	(tile 20 6 CLEXM_X1Y46 CLEXM 2
		(primitive_site SLICE_X0Y46 SLICEM internal 50)
		(primitive_site SLICE_X1Y46 SLICEX internal 43)
	)
	(tile 20 7 INT_X2Y46 INT 1
		(primitive_site TIEOFF_X4Y92 TIEOFF internal 3)
	)
	(tile 20 8 CLEXL_X2Y46 CLEXL 2
		(primitive_site SLICE_X2Y46 SLICEL internal 45)
		(primitive_site SLICE_X3Y46 SLICEX internal 43)
	)
	(tile 20 9 INT_BRAM_X3Y46 INT_BRAM 1
		(primitive_site TIEOFF_X6Y92 TIEOFF internal 3)
	)
	(tile 20 10 INT_INTERFACE_X3Y46 INT_INTERFACE 0
	)
	(tile 20 11 NULL_X11Y52 NULL 0
	)
	(tile 20 12 INT_X4Y46 INT 1
		(primitive_site TIEOFF_X7Y92 TIEOFF internal 3)
	)
	(tile 20 13 CLEXM_X4Y46 CLEXM 2
		(primitive_site SLICE_X4Y46 SLICEM internal 50)
		(primitive_site SLICE_X5Y46 SLICEX internal 43)
	)
	(tile 20 14 INT_X5Y46 INT 1
		(primitive_site TIEOFF_X9Y92 TIEOFF internal 3)
	)
	(tile 20 15 CLEXL_X5Y46 CLEXL 2
		(primitive_site SLICE_X6Y46 SLICEL internal 45)
		(primitive_site SLICE_X7Y46 SLICEX internal 43)
	)
	(tile 20 16 INT_X6Y46 INT 1
		(primitive_site TIEOFF_X11Y92 TIEOFF internal 3)
	)
	(tile 20 17 INT_INTERFACE_X6Y46 INT_INTERFACE 0
	)
	(tile 20 18 NULL_X18Y52 NULL 0
	)
	(tile 20 19 INT_X7Y46 INT 1
		(primitive_site TIEOFF_X12Y92 TIEOFF internal 3)
	)
	(tile 20 20 CLEXM_X7Y46 CLEXM 2
		(primitive_site SLICE_X8Y46 SLICEM internal 50)
		(primitive_site SLICE_X9Y46 SLICEX internal 43)
	)
	(tile 20 21 INT_X8Y46 INT 1
		(primitive_site TIEOFF_X14Y92 TIEOFF internal 3)
	)
	(tile 20 22 CLEXL_X8Y46 CLEXL 2
		(primitive_site SLICE_X10Y46 SLICEL internal 45)
		(primitive_site SLICE_X11Y46 SLICEX internal 43)
	)
	(tile 20 23 NULL_X23Y52 NULL 0
	)
	(tile 20 24 REG_V_X8Y46 REG_V 0
	)
	(tile 20 25 INT_X9Y46 INT 1
		(primitive_site TIEOFF_X17Y92 TIEOFF internal 3)
	)
	(tile 20 26 CLEXM_X9Y46 CLEXM 2
		(primitive_site SLICE_X12Y46 SLICEM internal 50)
		(primitive_site SLICE_X13Y46 SLICEX internal 43)
	)
	(tile 20 27 INT_X10Y46 INT 1
		(primitive_site TIEOFF_X19Y92 TIEOFF internal 3)
	)
	(tile 20 28 CLEXL_X10Y46 CLEXL 2
		(primitive_site SLICE_X14Y46 SLICEL internal 45)
		(primitive_site SLICE_X15Y46 SLICEX internal 43)
	)
	(tile 20 29 INT_X11Y46 INT 1
		(primitive_site TIEOFF_X20Y92 TIEOFF internal 3)
	)
	(tile 20 30 CLEXM_X11Y46 CLEXM 2
		(primitive_site SLICE_X16Y46 SLICEM internal 50)
		(primitive_site SLICE_X17Y46 SLICEX internal 43)
	)
	(tile 20 31 INT_X12Y46 INT 1
		(primitive_site TIEOFF_X22Y92 TIEOFF internal 3)
	)
	(tile 20 32 CLEXL_X12Y46 CLEXL 2
		(primitive_site SLICE_X18Y46 SLICEL internal 45)
		(primitive_site SLICE_X19Y46 SLICEX internal 43)
	)
	(tile 20 33 INT_BRAM_X13Y46 INT_BRAM 1
		(primitive_site TIEOFF_X24Y92 TIEOFF internal 3)
	)
	(tile 20 34 INT_INTERFACE_X13Y46 INT_INTERFACE 0
	)
	(tile 20 35 NULL_X35Y52 NULL 0
	)
	(tile 20 36 INT_X14Y46 INT 1
		(primitive_site TIEOFF_X25Y92 TIEOFF internal 3)
	)
	(tile 20 37 CLEXM_X14Y46 CLEXM 2
		(primitive_site SLICE_X20Y46 SLICEM internal 50)
		(primitive_site SLICE_X21Y46 SLICEX internal 43)
	)
	(tile 20 38 INT_X15Y46 INT 1
		(primitive_site TIEOFF_X27Y92 TIEOFF internal 3)
	)
	(tile 20 39 CLEXL_X15Y46 CLEXL 2
		(primitive_site SLICE_X22Y46 SLICEL internal 45)
		(primitive_site SLICE_X23Y46 SLICEX internal 43)
	)
	(tile 20 40 INT_X16Y46 INT 1
		(primitive_site TIEOFF_X29Y92 TIEOFF internal 3)
	)
	(tile 20 41 INT_INTERFACE_X16Y46 INT_INTERFACE 0
	)
	(tile 20 42 MCB_L_X16Y46 MCB_L 1
		(primitive_site MCB_X1Y1 MCB internal 1226)
	)
	(tile 20 43 IOI_RTERM_X43Y52 IOI_RTERM 0
	)
	(tile 20 44 EMP_RIOB_X16Y46 EMP_RIOB 0
	)
	(tile 21 0 EMP_LIOB_X0Y51 EMP_LIOB 0
	)
	(tile 21 1 IOI_LTERM_X1Y51 IOI_LTERM 0
	)
	(tile 21 2 INT_X0Y45 INT 1
		(primitive_site TIEOFF_X0Y90 TIEOFF internal 3)
	)
	(tile 21 3 INT_INTERFACE_X0Y45 INT_INTERFACE 0
	)
	(tile 21 4 NULL_X4Y51 NULL 0
	)
	(tile 21 5 INT_X1Y45 INT 1
		(primitive_site TIEOFF_X2Y90 TIEOFF internal 3)
	)
	(tile 21 6 CLEXM_X1Y45 CLEXM 2
		(primitive_site SLICE_X0Y45 SLICEM internal 50)
		(primitive_site SLICE_X1Y45 SLICEX internal 43)
	)
	(tile 21 7 INT_X2Y45 INT 1
		(primitive_site TIEOFF_X4Y90 TIEOFF internal 3)
	)
	(tile 21 8 CLEXL_X2Y45 CLEXL 2
		(primitive_site SLICE_X2Y45 SLICEL internal 45)
		(primitive_site SLICE_X3Y45 SLICEX internal 43)
	)
	(tile 21 9 INT_BRAM_X3Y45 INT_BRAM 1
		(primitive_site TIEOFF_X6Y90 TIEOFF internal 3)
	)
	(tile 21 10 INT_INTERFACE_X3Y45 INT_INTERFACE 0
	)
	(tile 21 11 NULL_X11Y51 NULL 0
	)
	(tile 21 12 INT_X4Y45 INT 1
		(primitive_site TIEOFF_X7Y90 TIEOFF internal 3)
	)
	(tile 21 13 CLEXM_X4Y45 CLEXM 2
		(primitive_site SLICE_X4Y45 SLICEM internal 50)
		(primitive_site SLICE_X5Y45 SLICEX internal 43)
	)
	(tile 21 14 INT_X5Y45 INT 1
		(primitive_site TIEOFF_X9Y90 TIEOFF internal 3)
	)
	(tile 21 15 CLEXL_X5Y45 CLEXL 2
		(primitive_site SLICE_X6Y45 SLICEL internal 45)
		(primitive_site SLICE_X7Y45 SLICEX internal 43)
	)
	(tile 21 16 INT_X6Y45 INT 1
		(primitive_site TIEOFF_X11Y90 TIEOFF internal 3)
	)
	(tile 21 17 INT_INTERFACE_X6Y45 INT_INTERFACE 0
	)
	(tile 21 18 NULL_X18Y51 NULL 0
	)
	(tile 21 19 INT_X7Y45 INT 1
		(primitive_site TIEOFF_X12Y90 TIEOFF internal 3)
	)
	(tile 21 20 CLEXM_X7Y45 CLEXM 2
		(primitive_site SLICE_X8Y45 SLICEM internal 50)
		(primitive_site SLICE_X9Y45 SLICEX internal 43)
	)
	(tile 21 21 INT_X8Y45 INT 1
		(primitive_site TIEOFF_X14Y90 TIEOFF internal 3)
	)
	(tile 21 22 CLEXL_X8Y45 CLEXL 2
		(primitive_site SLICE_X10Y45 SLICEL internal 45)
		(primitive_site SLICE_X11Y45 SLICEX internal 43)
	)
	(tile 21 23 NULL_X23Y51 NULL 0
	)
	(tile 21 24 REG_V_X8Y45 REG_V 0
	)
	(tile 21 25 INT_X9Y45 INT 1
		(primitive_site TIEOFF_X17Y90 TIEOFF internal 3)
	)
	(tile 21 26 CLEXM_X9Y45 CLEXM 2
		(primitive_site SLICE_X12Y45 SLICEM internal 50)
		(primitive_site SLICE_X13Y45 SLICEX internal 43)
	)
	(tile 21 27 INT_X10Y45 INT 1
		(primitive_site TIEOFF_X19Y90 TIEOFF internal 3)
	)
	(tile 21 28 CLEXL_X10Y45 CLEXL 2
		(primitive_site SLICE_X14Y45 SLICEL internal 45)
		(primitive_site SLICE_X15Y45 SLICEX internal 43)
	)
	(tile 21 29 INT_X11Y45 INT 1
		(primitive_site TIEOFF_X20Y90 TIEOFF internal 3)
	)
	(tile 21 30 CLEXM_X11Y45 CLEXM 2
		(primitive_site SLICE_X16Y45 SLICEM internal 50)
		(primitive_site SLICE_X17Y45 SLICEX internal 43)
	)
	(tile 21 31 INT_X12Y45 INT 1
		(primitive_site TIEOFF_X22Y90 TIEOFF internal 3)
	)
	(tile 21 32 CLEXL_X12Y45 CLEXL 2
		(primitive_site SLICE_X18Y45 SLICEL internal 45)
		(primitive_site SLICE_X19Y45 SLICEX internal 43)
	)
	(tile 21 33 INT_BRAM_X13Y45 INT_BRAM 1
		(primitive_site TIEOFF_X24Y90 TIEOFF internal 3)
	)
	(tile 21 34 INT_INTERFACE_X13Y45 INT_INTERFACE 0
	)
	(tile 21 35 NULL_X35Y51 NULL 0
	)
	(tile 21 36 INT_X14Y45 INT 1
		(primitive_site TIEOFF_X25Y90 TIEOFF internal 3)
	)
	(tile 21 37 CLEXM_X14Y45 CLEXM 2
		(primitive_site SLICE_X20Y45 SLICEM internal 50)
		(primitive_site SLICE_X21Y45 SLICEX internal 43)
	)
	(tile 21 38 INT_X15Y45 INT 1
		(primitive_site TIEOFF_X27Y90 TIEOFF internal 3)
	)
	(tile 21 39 CLEXL_X15Y45 CLEXL 2
		(primitive_site SLICE_X22Y45 SLICEL internal 45)
		(primitive_site SLICE_X23Y45 SLICEX internal 43)
	)
	(tile 21 40 INT_X16Y45 INT 1
		(primitive_site TIEOFF_X29Y90 TIEOFF internal 3)
	)
	(tile 21 41 INT_INTERFACE_X16Y45 INT_INTERFACE 0
	)
	(tile 21 42 NULL_X42Y51 NULL 0
	)
	(tile 21 43 IOI_RTERM_X43Y51 IOI_RTERM 0
	)
	(tile 21 44 EMP_RIOB_X16Y45 EMP_RIOB 0
	)
	(tile 22 0 EMP_LIOB_X0Y50 EMP_LIOB 0
	)
	(tile 22 1 IOI_LTERM_X1Y50 IOI_LTERM 0
	)
	(tile 22 2 INT_X0Y44 INT 1
		(primitive_site TIEOFF_X0Y88 TIEOFF internal 3)
	)
	(tile 22 3 INT_INTERFACE_X0Y44 INT_INTERFACE 0
	)
	(tile 22 4 NULL_X4Y50 NULL 0
	)
	(tile 22 5 INT_X1Y44 INT 1
		(primitive_site TIEOFF_X2Y88 TIEOFF internal 3)
	)
	(tile 22 6 CLEXM_X1Y44 CLEXM 2
		(primitive_site SLICE_X0Y44 SLICEM internal 50)
		(primitive_site SLICE_X1Y44 SLICEX internal 43)
	)
	(tile 22 7 INT_X2Y44 INT 1
		(primitive_site TIEOFF_X4Y88 TIEOFF internal 3)
	)
	(tile 22 8 CLEXL_X2Y44 CLEXL 2
		(primitive_site SLICE_X2Y44 SLICEL internal 45)
		(primitive_site SLICE_X3Y44 SLICEX internal 43)
	)
	(tile 22 9 INT_BRAM_X3Y44 INT_BRAM 1
		(primitive_site TIEOFF_X6Y88 TIEOFF internal 3)
	)
	(tile 22 10 INT_INTERFACE_X3Y44 INT_INTERFACE 0
	)
	(tile 22 11 BRAMSITE2_X3Y44 BRAMSITE2 3
		(primitive_site RAMB16_X0Y22 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y22 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y23 RAMB8BWER internal 110)
	)
	(tile 22 12 INT_X4Y44 INT 1
		(primitive_site TIEOFF_X7Y88 TIEOFF internal 3)
	)
	(tile 22 13 CLEXM_X4Y44 CLEXM 2
		(primitive_site SLICE_X4Y44 SLICEM internal 50)
		(primitive_site SLICE_X5Y44 SLICEX internal 43)
	)
	(tile 22 14 INT_X5Y44 INT 1
		(primitive_site TIEOFF_X9Y88 TIEOFF internal 3)
	)
	(tile 22 15 CLEXL_X5Y44 CLEXL 2
		(primitive_site SLICE_X6Y44 SLICEL internal 45)
		(primitive_site SLICE_X7Y44 SLICEX internal 43)
	)
	(tile 22 16 INT_X6Y44 INT 1
		(primitive_site TIEOFF_X11Y88 TIEOFF internal 3)
	)
	(tile 22 17 INT_INTERFACE_X6Y44 INT_INTERFACE 0
	)
	(tile 22 18 MACCSITE2_X6Y44 MACCSITE2 1
		(primitive_site DSP48_X0Y11 DSP48A1 internal 346)
	)
	(tile 22 19 INT_X7Y44 INT 1
		(primitive_site TIEOFF_X12Y88 TIEOFF internal 3)
	)
	(tile 22 20 CLEXM_X7Y44 CLEXM 2
		(primitive_site SLICE_X8Y44 SLICEM internal 50)
		(primitive_site SLICE_X9Y44 SLICEX internal 43)
	)
	(tile 22 21 INT_X8Y44 INT 1
		(primitive_site TIEOFF_X14Y88 TIEOFF internal 3)
	)
	(tile 22 22 CLEXL_X8Y44 CLEXL 2
		(primitive_site SLICE_X10Y44 SLICEL internal 45)
		(primitive_site SLICE_X11Y44 SLICEX internal 43)
	)
	(tile 22 23 NULL_X23Y50 NULL 0
	)
	(tile 22 24 REG_V_X8Y44 REG_V 0
	)
	(tile 22 25 INT_X9Y44 INT 1
		(primitive_site TIEOFF_X17Y88 TIEOFF internal 3)
	)
	(tile 22 26 CLEXM_X9Y44 CLEXM 2
		(primitive_site SLICE_X12Y44 SLICEM internal 50)
		(primitive_site SLICE_X13Y44 SLICEX internal 43)
	)
	(tile 22 27 INT_X10Y44 INT 1
		(primitive_site TIEOFF_X19Y88 TIEOFF internal 3)
	)
	(tile 22 28 CLEXL_X10Y44 CLEXL 2
		(primitive_site SLICE_X14Y44 SLICEL internal 45)
		(primitive_site SLICE_X15Y44 SLICEX internal 43)
	)
	(tile 22 29 INT_X11Y44 INT 1
		(primitive_site TIEOFF_X20Y88 TIEOFF internal 3)
	)
	(tile 22 30 CLEXM_X11Y44 CLEXM 2
		(primitive_site SLICE_X16Y44 SLICEM internal 50)
		(primitive_site SLICE_X17Y44 SLICEX internal 43)
	)
	(tile 22 31 INT_X12Y44 INT 1
		(primitive_site TIEOFF_X22Y88 TIEOFF internal 3)
	)
	(tile 22 32 CLEXL_X12Y44 CLEXL 2
		(primitive_site SLICE_X18Y44 SLICEL internal 45)
		(primitive_site SLICE_X19Y44 SLICEX internal 43)
	)
	(tile 22 33 INT_BRAM_X13Y44 INT_BRAM 1
		(primitive_site TIEOFF_X24Y88 TIEOFF internal 3)
	)
	(tile 22 34 INT_INTERFACE_X13Y44 INT_INTERFACE 0
	)
	(tile 22 35 BRAMSITE2_X13Y44 BRAMSITE2 3
		(primitive_site RAMB16_X1Y22 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y22 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y23 RAMB8BWER internal 110)
	)
	(tile 22 36 INT_X14Y44 INT 1
		(primitive_site TIEOFF_X25Y88 TIEOFF internal 3)
	)
	(tile 22 37 CLEXM_X14Y44 CLEXM 2
		(primitive_site SLICE_X20Y44 SLICEM internal 50)
		(primitive_site SLICE_X21Y44 SLICEX internal 43)
	)
	(tile 22 38 INT_X15Y44 INT 1
		(primitive_site TIEOFF_X27Y88 TIEOFF internal 3)
	)
	(tile 22 39 CLEXL_X15Y44 CLEXL 2
		(primitive_site SLICE_X22Y44 SLICEL internal 45)
		(primitive_site SLICE_X23Y44 SLICEX internal 43)
	)
	(tile 22 40 INT_X16Y44 INT 1
		(primitive_site TIEOFF_X29Y88 TIEOFF internal 3)
	)
	(tile 22 41 INT_INTERFACE_X16Y44 INT_INTERFACE 0
	)
	(tile 22 42 NULL_X42Y50 NULL 0
	)
	(tile 22 43 IOI_RTERM_X43Y50 IOI_RTERM 0
	)
	(tile 22 44 EMP_RIOB_X16Y44 EMP_RIOB 0
	)
	(tile 23 0 EMP_LIOB_X0Y49 EMP_LIOB 0
	)
	(tile 23 1 IOI_LTERM_X1Y49 IOI_LTERM 0
	)
	(tile 23 2 INT_X0Y43 INT 1
		(primitive_site TIEOFF_X0Y86 TIEOFF internal 3)
	)
	(tile 23 3 INT_INTERFACE_X0Y43 INT_INTERFACE 0
	)
	(tile 23 4 NULL_X4Y49 NULL 0
	)
	(tile 23 5 INT_X1Y43 INT 1
		(primitive_site TIEOFF_X2Y86 TIEOFF internal 3)
	)
	(tile 23 6 CLEXM_X1Y43 CLEXM 2
		(primitive_site SLICE_X0Y43 SLICEM internal 50)
		(primitive_site SLICE_X1Y43 SLICEX internal 43)
	)
	(tile 23 7 INT_X2Y43 INT 1
		(primitive_site TIEOFF_X4Y86 TIEOFF internal 3)
	)
	(tile 23 8 CLEXL_X2Y43 CLEXL 2
		(primitive_site SLICE_X2Y43 SLICEL internal 45)
		(primitive_site SLICE_X3Y43 SLICEX internal 43)
	)
	(tile 23 9 INT_BRAM_X3Y43 INT_BRAM 1
		(primitive_site TIEOFF_X6Y86 TIEOFF internal 3)
	)
	(tile 23 10 INT_INTERFACE_X3Y43 INT_INTERFACE 0
	)
	(tile 23 11 NULL_X11Y49 NULL 0
	)
	(tile 23 12 INT_X4Y43 INT 1
		(primitive_site TIEOFF_X7Y86 TIEOFF internal 3)
	)
	(tile 23 13 CLEXM_X4Y43 CLEXM 2
		(primitive_site SLICE_X4Y43 SLICEM internal 50)
		(primitive_site SLICE_X5Y43 SLICEX internal 43)
	)
	(tile 23 14 INT_X5Y43 INT 1
		(primitive_site TIEOFF_X9Y86 TIEOFF internal 3)
	)
	(tile 23 15 CLEXL_X5Y43 CLEXL 2
		(primitive_site SLICE_X6Y43 SLICEL internal 45)
		(primitive_site SLICE_X7Y43 SLICEX internal 43)
	)
	(tile 23 16 INT_X6Y43 INT 1
		(primitive_site TIEOFF_X11Y86 TIEOFF internal 3)
	)
	(tile 23 17 INT_INTERFACE_X6Y43 INT_INTERFACE 0
	)
	(tile 23 18 NULL_X18Y49 NULL 0
	)
	(tile 23 19 INT_X7Y43 INT 1
		(primitive_site TIEOFF_X12Y86 TIEOFF internal 3)
	)
	(tile 23 20 CLEXM_X7Y43 CLEXM 2
		(primitive_site SLICE_X8Y43 SLICEM internal 50)
		(primitive_site SLICE_X9Y43 SLICEX internal 43)
	)
	(tile 23 21 INT_X8Y43 INT 1
		(primitive_site TIEOFF_X14Y86 TIEOFF internal 3)
	)
	(tile 23 22 CLEXL_X8Y43 CLEXL 2
		(primitive_site SLICE_X10Y43 SLICEL internal 45)
		(primitive_site SLICE_X11Y43 SLICEX internal 43)
	)
	(tile 23 23 NULL_X23Y49 NULL 0
	)
	(tile 23 24 REG_V_X8Y43 REG_V 0
	)
	(tile 23 25 INT_X9Y43 INT 1
		(primitive_site TIEOFF_X17Y86 TIEOFF internal 3)
	)
	(tile 23 26 CLEXM_X9Y43 CLEXM 2
		(primitive_site SLICE_X12Y43 SLICEM internal 50)
		(primitive_site SLICE_X13Y43 SLICEX internal 43)
	)
	(tile 23 27 INT_X10Y43 INT 1
		(primitive_site TIEOFF_X19Y86 TIEOFF internal 3)
	)
	(tile 23 28 CLEXL_X10Y43 CLEXL 2
		(primitive_site SLICE_X14Y43 SLICEL internal 45)
		(primitive_site SLICE_X15Y43 SLICEX internal 43)
	)
	(tile 23 29 INT_X11Y43 INT 1
		(primitive_site TIEOFF_X20Y86 TIEOFF internal 3)
	)
	(tile 23 30 CLEXM_X11Y43 CLEXM 2
		(primitive_site SLICE_X16Y43 SLICEM internal 50)
		(primitive_site SLICE_X17Y43 SLICEX internal 43)
	)
	(tile 23 31 INT_X12Y43 INT 1
		(primitive_site TIEOFF_X22Y86 TIEOFF internal 3)
	)
	(tile 23 32 CLEXL_X12Y43 CLEXL 2
		(primitive_site SLICE_X18Y43 SLICEL internal 45)
		(primitive_site SLICE_X19Y43 SLICEX internal 43)
	)
	(tile 23 33 INT_BRAM_X13Y43 INT_BRAM 1
		(primitive_site TIEOFF_X24Y86 TIEOFF internal 3)
	)
	(tile 23 34 INT_INTERFACE_X13Y43 INT_INTERFACE 0
	)
	(tile 23 35 NULL_X35Y49 NULL 0
	)
	(tile 23 36 INT_X14Y43 INT 1
		(primitive_site TIEOFF_X25Y86 TIEOFF internal 3)
	)
	(tile 23 37 CLEXM_X14Y43 CLEXM 2
		(primitive_site SLICE_X20Y43 SLICEM internal 50)
		(primitive_site SLICE_X21Y43 SLICEX internal 43)
	)
	(tile 23 38 INT_X15Y43 INT 1
		(primitive_site TIEOFF_X27Y86 TIEOFF internal 3)
	)
	(tile 23 39 CLEXL_X15Y43 CLEXL 2
		(primitive_site SLICE_X22Y43 SLICEL internal 45)
		(primitive_site SLICE_X23Y43 SLICEX internal 43)
	)
	(tile 23 40 INT_X16Y43 INT 1
		(primitive_site TIEOFF_X29Y86 TIEOFF internal 3)
	)
	(tile 23 41 INT_INTERFACE_X16Y43 INT_INTERFACE 0
	)
	(tile 23 42 NULL_X42Y49 NULL 0
	)
	(tile 23 43 IOI_RTERM_X43Y49 IOI_RTERM 0
	)
	(tile 23 44 EMP_RIOB_X16Y43 EMP_RIOB 0
	)
	(tile 24 0 EMP_LIOB_X0Y48 EMP_LIOB 0
	)
	(tile 24 1 IOI_LTERM_X1Y48 IOI_LTERM 0
	)
	(tile 24 2 INT_X0Y42 INT 1
		(primitive_site TIEOFF_X0Y84 TIEOFF internal 3)
	)
	(tile 24 3 INT_INTERFACE_X0Y42 INT_INTERFACE 0
	)
	(tile 24 4 NULL_X4Y48 NULL 0
	)
	(tile 24 5 INT_X1Y42 INT 1
		(primitive_site TIEOFF_X2Y84 TIEOFF internal 3)
	)
	(tile 24 6 CLEXM_X1Y42 CLEXM 2
		(primitive_site SLICE_X0Y42 SLICEM internal 50)
		(primitive_site SLICE_X1Y42 SLICEX internal 43)
	)
	(tile 24 7 INT_X2Y42 INT 1
		(primitive_site TIEOFF_X4Y84 TIEOFF internal 3)
	)
	(tile 24 8 CLEXL_X2Y42 CLEXL 2
		(primitive_site SLICE_X2Y42 SLICEL internal 45)
		(primitive_site SLICE_X3Y42 SLICEX internal 43)
	)
	(tile 24 9 INT_BRAM_X3Y42 INT_BRAM 1
		(primitive_site TIEOFF_X6Y84 TIEOFF internal 3)
	)
	(tile 24 10 INT_INTERFACE_X3Y42 INT_INTERFACE 0
	)
	(tile 24 11 NULL_X11Y48 NULL 0
	)
	(tile 24 12 INT_X4Y42 INT 1
		(primitive_site TIEOFF_X7Y84 TIEOFF internal 3)
	)
	(tile 24 13 CLEXM_X4Y42 CLEXM 2
		(primitive_site SLICE_X4Y42 SLICEM internal 50)
		(primitive_site SLICE_X5Y42 SLICEX internal 43)
	)
	(tile 24 14 INT_X5Y42 INT 1
		(primitive_site TIEOFF_X9Y84 TIEOFF internal 3)
	)
	(tile 24 15 CLEXL_X5Y42 CLEXL 2
		(primitive_site SLICE_X6Y42 SLICEL internal 45)
		(primitive_site SLICE_X7Y42 SLICEX internal 43)
	)
	(tile 24 16 INT_X6Y42 INT 1
		(primitive_site TIEOFF_X11Y84 TIEOFF internal 3)
	)
	(tile 24 17 INT_INTERFACE_X6Y42 INT_INTERFACE 0
	)
	(tile 24 18 NULL_X18Y48 NULL 0
	)
	(tile 24 19 INT_X7Y42 INT 1
		(primitive_site TIEOFF_X12Y84 TIEOFF internal 3)
	)
	(tile 24 20 CLEXM_X7Y42 CLEXM 2
		(primitive_site SLICE_X8Y42 SLICEM internal 50)
		(primitive_site SLICE_X9Y42 SLICEX internal 43)
	)
	(tile 24 21 INT_X8Y42 INT 1
		(primitive_site TIEOFF_X14Y84 TIEOFF internal 3)
	)
	(tile 24 22 CLEXL_X8Y42 CLEXL 2
		(primitive_site SLICE_X10Y42 SLICEL internal 45)
		(primitive_site SLICE_X11Y42 SLICEX internal 43)
	)
	(tile 24 23 NULL_X23Y48 NULL 0
	)
	(tile 24 24 REG_V_X8Y42 REG_V 0
	)
	(tile 24 25 INT_X9Y42 INT 1
		(primitive_site TIEOFF_X17Y84 TIEOFF internal 3)
	)
	(tile 24 26 CLEXM_X9Y42 CLEXM 2
		(primitive_site SLICE_X12Y42 SLICEM internal 50)
		(primitive_site SLICE_X13Y42 SLICEX internal 43)
	)
	(tile 24 27 INT_X10Y42 INT 1
		(primitive_site TIEOFF_X19Y84 TIEOFF internal 3)
	)
	(tile 24 28 CLEXL_X10Y42 CLEXL 2
		(primitive_site SLICE_X14Y42 SLICEL internal 45)
		(primitive_site SLICE_X15Y42 SLICEX internal 43)
	)
	(tile 24 29 INT_X11Y42 INT 1
		(primitive_site TIEOFF_X20Y84 TIEOFF internal 3)
	)
	(tile 24 30 CLEXM_X11Y42 CLEXM 2
		(primitive_site SLICE_X16Y42 SLICEM internal 50)
		(primitive_site SLICE_X17Y42 SLICEX internal 43)
	)
	(tile 24 31 INT_X12Y42 INT 1
		(primitive_site TIEOFF_X22Y84 TIEOFF internal 3)
	)
	(tile 24 32 CLEXL_X12Y42 CLEXL 2
		(primitive_site SLICE_X18Y42 SLICEL internal 45)
		(primitive_site SLICE_X19Y42 SLICEX internal 43)
	)
	(tile 24 33 INT_BRAM_X13Y42 INT_BRAM 1
		(primitive_site TIEOFF_X24Y84 TIEOFF internal 3)
	)
	(tile 24 34 INT_INTERFACE_X13Y42 INT_INTERFACE 0
	)
	(tile 24 35 NULL_X35Y48 NULL 0
	)
	(tile 24 36 INT_X14Y42 INT 1
		(primitive_site TIEOFF_X25Y84 TIEOFF internal 3)
	)
	(tile 24 37 CLEXM_X14Y42 CLEXM 2
		(primitive_site SLICE_X20Y42 SLICEM internal 50)
		(primitive_site SLICE_X21Y42 SLICEX internal 43)
	)
	(tile 24 38 INT_X15Y42 INT 1
		(primitive_site TIEOFF_X27Y84 TIEOFF internal 3)
	)
	(tile 24 39 CLEXL_X15Y42 CLEXL 2
		(primitive_site SLICE_X22Y42 SLICEL internal 45)
		(primitive_site SLICE_X23Y42 SLICEX internal 43)
	)
	(tile 24 40 INT_X16Y42 INT 1
		(primitive_site TIEOFF_X29Y84 TIEOFF internal 3)
	)
	(tile 24 41 INT_INTERFACE_X16Y42 INT_INTERFACE 0
	)
	(tile 24 42 NULL_X42Y48 NULL 0
	)
	(tile 24 43 IOI_RTERM_X43Y48 IOI_RTERM 0
	)
	(tile 24 44 EMP_RIOB_X16Y42 EMP_RIOB 0
	)
	(tile 25 0 EMP_LIOB_X0Y47 EMP_LIOB 0
	)
	(tile 25 1 IOI_LTERM_X1Y47 IOI_LTERM 0
	)
	(tile 25 2 INT_X0Y41 INT 1
		(primitive_site TIEOFF_X0Y82 TIEOFF internal 3)
	)
	(tile 25 3 INT_INTERFACE_X0Y41 INT_INTERFACE 0
	)
	(tile 25 4 NULL_X4Y47 NULL 0
	)
	(tile 25 5 INT_X1Y41 INT 1
		(primitive_site TIEOFF_X2Y82 TIEOFF internal 3)
	)
	(tile 25 6 CLEXM_X1Y41 CLEXM 2
		(primitive_site SLICE_X0Y41 SLICEM internal 50)
		(primitive_site SLICE_X1Y41 SLICEX internal 43)
	)
	(tile 25 7 INT_X2Y41 INT 1
		(primitive_site TIEOFF_X4Y82 TIEOFF internal 3)
	)
	(tile 25 8 CLEXL_X2Y41 CLEXL 2
		(primitive_site SLICE_X2Y41 SLICEL internal 45)
		(primitive_site SLICE_X3Y41 SLICEX internal 43)
	)
	(tile 25 9 INT_BRAM_X3Y41 INT_BRAM 1
		(primitive_site TIEOFF_X6Y82 TIEOFF internal 3)
	)
	(tile 25 10 INT_INTERFACE_X3Y41 INT_INTERFACE 0
	)
	(tile 25 11 NULL_X11Y47 NULL 0
	)
	(tile 25 12 INT_X4Y41 INT 1
		(primitive_site TIEOFF_X7Y82 TIEOFF internal 3)
	)
	(tile 25 13 CLEXM_X4Y41 CLEXM 2
		(primitive_site SLICE_X4Y41 SLICEM internal 50)
		(primitive_site SLICE_X5Y41 SLICEX internal 43)
	)
	(tile 25 14 INT_X5Y41 INT 1
		(primitive_site TIEOFF_X9Y82 TIEOFF internal 3)
	)
	(tile 25 15 CLEXL_X5Y41 CLEXL 2
		(primitive_site SLICE_X6Y41 SLICEL internal 45)
		(primitive_site SLICE_X7Y41 SLICEX internal 43)
	)
	(tile 25 16 INT_X6Y41 INT 1
		(primitive_site TIEOFF_X11Y82 TIEOFF internal 3)
	)
	(tile 25 17 INT_INTERFACE_X6Y41 INT_INTERFACE 0
	)
	(tile 25 18 NULL_X18Y47 NULL 0
	)
	(tile 25 19 INT_X7Y41 INT 1
		(primitive_site TIEOFF_X12Y82 TIEOFF internal 3)
	)
	(tile 25 20 CLEXM_X7Y41 CLEXM 2
		(primitive_site SLICE_X8Y41 SLICEM internal 50)
		(primitive_site SLICE_X9Y41 SLICEX internal 43)
	)
	(tile 25 21 INT_X8Y41 INT 1
		(primitive_site TIEOFF_X14Y82 TIEOFF internal 3)
	)
	(tile 25 22 CLEXL_X8Y41 CLEXL 2
		(primitive_site SLICE_X10Y41 SLICEL internal 45)
		(primitive_site SLICE_X11Y41 SLICEX internal 43)
	)
	(tile 25 23 NULL_X23Y47 NULL 0
	)
	(tile 25 24 REG_V_X8Y41 REG_V 0
	)
	(tile 25 25 INT_X9Y41 INT 1
		(primitive_site TIEOFF_X17Y82 TIEOFF internal 3)
	)
	(tile 25 26 CLEXM_X9Y41 CLEXM 2
		(primitive_site SLICE_X12Y41 SLICEM internal 50)
		(primitive_site SLICE_X13Y41 SLICEX internal 43)
	)
	(tile 25 27 INT_X10Y41 INT 1
		(primitive_site TIEOFF_X19Y82 TIEOFF internal 3)
	)
	(tile 25 28 CLEXL_X10Y41 CLEXL 2
		(primitive_site SLICE_X14Y41 SLICEL internal 45)
		(primitive_site SLICE_X15Y41 SLICEX internal 43)
	)
	(tile 25 29 INT_X11Y41 INT 1
		(primitive_site TIEOFF_X20Y82 TIEOFF internal 3)
	)
	(tile 25 30 CLEXM_X11Y41 CLEXM 2
		(primitive_site SLICE_X16Y41 SLICEM internal 50)
		(primitive_site SLICE_X17Y41 SLICEX internal 43)
	)
	(tile 25 31 INT_X12Y41 INT 1
		(primitive_site TIEOFF_X22Y82 TIEOFF internal 3)
	)
	(tile 25 32 CLEXL_X12Y41 CLEXL 2
		(primitive_site SLICE_X18Y41 SLICEL internal 45)
		(primitive_site SLICE_X19Y41 SLICEX internal 43)
	)
	(tile 25 33 INT_BRAM_X13Y41 INT_BRAM 1
		(primitive_site TIEOFF_X24Y82 TIEOFF internal 3)
	)
	(tile 25 34 INT_INTERFACE_X13Y41 INT_INTERFACE 0
	)
	(tile 25 35 NULL_X35Y47 NULL 0
	)
	(tile 25 36 INT_X14Y41 INT 1
		(primitive_site TIEOFF_X25Y82 TIEOFF internal 3)
	)
	(tile 25 37 CLEXM_X14Y41 CLEXM 2
		(primitive_site SLICE_X20Y41 SLICEM internal 50)
		(primitive_site SLICE_X21Y41 SLICEX internal 43)
	)
	(tile 25 38 INT_X15Y41 INT 1
		(primitive_site TIEOFF_X27Y82 TIEOFF internal 3)
	)
	(tile 25 39 CLEXL_X15Y41 CLEXL 2
		(primitive_site SLICE_X22Y41 SLICEL internal 45)
		(primitive_site SLICE_X23Y41 SLICEX internal 43)
	)
	(tile 25 40 INT_X16Y41 INT 1
		(primitive_site TIEOFF_X29Y82 TIEOFF internal 3)
	)
	(tile 25 41 INT_INTERFACE_X16Y41 INT_INTERFACE 0
	)
	(tile 25 42 NULL_X42Y47 NULL 0
	)
	(tile 25 43 IOI_RTERM_X43Y47 IOI_RTERM 0
	)
	(tile 25 44 EMP_RIOB_X16Y41 EMP_RIOB 0
	)
	(tile 26 0 EMP_LIOB_X0Y46 EMP_LIOB 0
	)
	(tile 26 1 IOI_LTERM_X1Y46 IOI_LTERM 0
	)
	(tile 26 2 INT_X0Y40 INT 1
		(primitive_site TIEOFF_X0Y80 TIEOFF internal 3)
	)
	(tile 26 3 INT_INTERFACE_X0Y40 INT_INTERFACE 0
	)
	(tile 26 4 NULL_X4Y46 NULL 0
	)
	(tile 26 5 INT_X1Y40 INT 1
		(primitive_site TIEOFF_X2Y80 TIEOFF internal 3)
	)
	(tile 26 6 CLEXM_X1Y40 CLEXM 2
		(primitive_site SLICE_X0Y40 SLICEM internal 50)
		(primitive_site SLICE_X1Y40 SLICEX internal 43)
	)
	(tile 26 7 INT_X2Y40 INT 1
		(primitive_site TIEOFF_X4Y80 TIEOFF internal 3)
	)
	(tile 26 8 CLEXL_X2Y40 CLEXL 2
		(primitive_site SLICE_X2Y40 SLICEL internal 45)
		(primitive_site SLICE_X3Y40 SLICEX internal 43)
	)
	(tile 26 9 INT_BRAM_X3Y40 INT_BRAM 1
		(primitive_site TIEOFF_X6Y80 TIEOFF internal 3)
	)
	(tile 26 10 INT_INTERFACE_X3Y40 INT_INTERFACE 0
	)
	(tile 26 11 BRAMSITE2_X3Y40 BRAMSITE2 3
		(primitive_site RAMB16_X0Y20 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y20 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y21 RAMB8BWER internal 110)
	)
	(tile 26 12 INT_X4Y40 INT 1
		(primitive_site TIEOFF_X7Y80 TIEOFF internal 3)
	)
	(tile 26 13 CLEXM_X4Y40 CLEXM 2
		(primitive_site SLICE_X4Y40 SLICEM internal 50)
		(primitive_site SLICE_X5Y40 SLICEX internal 43)
	)
	(tile 26 14 INT_X5Y40 INT 1
		(primitive_site TIEOFF_X9Y80 TIEOFF internal 3)
	)
	(tile 26 15 CLEXL_X5Y40 CLEXL 2
		(primitive_site SLICE_X6Y40 SLICEL internal 45)
		(primitive_site SLICE_X7Y40 SLICEX internal 43)
	)
	(tile 26 16 INT_X6Y40 INT 1
		(primitive_site TIEOFF_X11Y80 TIEOFF internal 3)
	)
	(tile 26 17 INT_INTERFACE_X6Y40 INT_INTERFACE 0
	)
	(tile 26 18 MACCSITE2_X6Y40 MACCSITE2 1
		(primitive_site DSP48_X0Y10 DSP48A1 internal 346)
	)
	(tile 26 19 INT_X7Y40 INT 1
		(primitive_site TIEOFF_X12Y80 TIEOFF internal 3)
	)
	(tile 26 20 CLEXM_X7Y40 CLEXM 2
		(primitive_site SLICE_X8Y40 SLICEM internal 50)
		(primitive_site SLICE_X9Y40 SLICEX internal 43)
	)
	(tile 26 21 IOI_INT_X8Y40 IOI_INT 1
		(primitive_site TIEOFF_X14Y80 TIEOFF internal 3)
	)
	(tile 26 22 INT_INTERFACE_IOI_X8Y40 INT_INTERFACE_IOI 0
	)
	(tile 26 23 CMT_DCM_TOP_X8Y40 CMT_DCM_TOP 2
		(primitive_site DCM_X0Y3 DCM internal 46)
		(primitive_site DCM_X0Y2 DCM internal 46)
	)
	(tile 26 24 REG_V_X8Y40 REG_V 0
	)
	(tile 26 25 INT_X9Y40 INT 1
		(primitive_site TIEOFF_X17Y80 TIEOFF internal 3)
	)
	(tile 26 26 CLEXM_X9Y40 CLEXM 2
		(primitive_site SLICE_X12Y40 SLICEM internal 50)
		(primitive_site SLICE_X13Y40 SLICEX internal 43)
	)
	(tile 26 27 INT_X10Y40 INT 1
		(primitive_site TIEOFF_X19Y80 TIEOFF internal 3)
	)
	(tile 26 28 CLEXL_X10Y40 CLEXL 2
		(primitive_site SLICE_X14Y40 SLICEL internal 45)
		(primitive_site SLICE_X15Y40 SLICEX internal 43)
	)
	(tile 26 29 INT_X11Y40 INT 1
		(primitive_site TIEOFF_X20Y80 TIEOFF internal 3)
	)
	(tile 26 30 CLEXM_X11Y40 CLEXM 2
		(primitive_site SLICE_X16Y40 SLICEM internal 50)
		(primitive_site SLICE_X17Y40 SLICEX internal 43)
	)
	(tile 26 31 INT_X12Y40 INT 1
		(primitive_site TIEOFF_X22Y80 TIEOFF internal 3)
	)
	(tile 26 32 CLEXL_X12Y40 CLEXL 2
		(primitive_site SLICE_X18Y40 SLICEL internal 45)
		(primitive_site SLICE_X19Y40 SLICEX internal 43)
	)
	(tile 26 33 INT_BRAM_X13Y40 INT_BRAM 1
		(primitive_site TIEOFF_X24Y80 TIEOFF internal 3)
	)
	(tile 26 34 INT_INTERFACE_X13Y40 INT_INTERFACE 0
	)
	(tile 26 35 BRAMSITE2_X13Y40 BRAMSITE2 3
		(primitive_site RAMB16_X1Y20 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y20 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y21 RAMB8BWER internal 110)
	)
	(tile 26 36 INT_X14Y40 INT 1
		(primitive_site TIEOFF_X25Y80 TIEOFF internal 3)
	)
	(tile 26 37 CLEXM_X14Y40 CLEXM 2
		(primitive_site SLICE_X20Y40 SLICEM internal 50)
		(primitive_site SLICE_X21Y40 SLICEX internal 43)
	)
	(tile 26 38 INT_X15Y40 INT 1
		(primitive_site TIEOFF_X27Y80 TIEOFF internal 3)
	)
	(tile 26 39 CLEXL_X15Y40 CLEXL 2
		(primitive_site SLICE_X22Y40 SLICEL internal 45)
		(primitive_site SLICE_X23Y40 SLICEX internal 43)
	)
	(tile 26 40 INT_X16Y40 INT 1
		(primitive_site TIEOFF_X29Y80 TIEOFF internal 3)
	)
	(tile 26 41 INT_INTERFACE_X16Y40 INT_INTERFACE 0
	)
	(tile 26 42 NULL_X42Y46 NULL 0
	)
	(tile 26 43 IOI_RTERM_X43Y46 IOI_RTERM 0
	)
	(tile 26 44 EMP_RIOB_X16Y40 EMP_RIOB 0
	)
	(tile 27 0 HCLK_IOIL_EMP_X0Y45 HCLK_IOIL_EMP 0
	)
	(tile 27 1 HCLK_IOI_LTERM_X1Y45 HCLK_IOI_LTERM 0
	)
	(tile 27 2 HCLK_IOIL_INT_X0Y39 HCLK_IOIL_INT 0
	)
	(tile 27 3 HCLK_IOIL_TOP_DN_X0Y39 HCLK_IOIL_TOP_DN 0
	)
	(tile 27 4 MCB_HCLK_X0Y39 MCB_HCLK 0
	)
	(tile 27 5 HCLK_CLB_XM_INT_X1Y39 HCLK_CLB_XM_INT 0
	)
	(tile 27 6 HCLK_CLB_XM_CLE_X1Y39 HCLK_CLB_XM_CLE 0
	)
	(tile 27 7 HCLK_CLB_XL_INT_X2Y39 HCLK_CLB_XL_INT 0
	)
	(tile 27 8 HCLK_CLB_XL_CLE_X2Y39 HCLK_CLB_XL_CLE 0
	)
	(tile 27 9 BRAM_HCLK_FEEDTHRU_X3Y39 BRAM_HCLK_FEEDTHRU 0
	)
	(tile 27 10 BRAM_HCLK_FEEDTHRU_INTER_X3Y39 BRAM_HCLK_FEEDTHRU_INTER 0
	)
	(tile 27 11 HCLK_BRAM_FEEDTHRU_X3Y39 HCLK_BRAM_FEEDTHRU 0
	)
	(tile 27 12 HCLK_CLB_XM_INT_X4Y39 HCLK_CLB_XM_INT 0
	)
	(tile 27 13 HCLK_CLB_XM_CLE_X4Y39 HCLK_CLB_XM_CLE 0
	)
	(tile 27 14 HCLK_CLB_XL_INT_X5Y39 HCLK_CLB_XL_INT 0
	)
	(tile 27 15 HCLK_CLB_XL_CLE_X5Y39 HCLK_CLB_XL_CLE 0
	)
	(tile 27 16 DSP_INT_HCLK_FEEDTHRU_X6Y39 DSP_INT_HCLK_FEEDTHRU 0
	)
	(tile 27 17 DSP_CLB_HCLK_FEEDTHRU_X6Y39 DSP_CLB_HCLK_FEEDTHRU 0
	)
	(tile 27 18 DSP_HCLK_FEEDTHRU_TOP_X6Y39 DSP_HCLK_FEEDTHRU_TOP 0
	)
	(tile 27 19 HCLK_CLB_XM_INT_X7Y39 HCLK_CLB_XM_INT 0
	)
	(tile 27 20 HCLK_CLB_XM_CLE_X7Y39 HCLK_CLB_XM_CLE 0
	)
	(tile 27 21 HCLK_CLB_XL_INT_X8Y39 HCLK_CLB_XL_INT 0
	)
	(tile 27 22 HCLK_CLB_XL_CLE_X8Y39 HCLK_CLB_XL_CLE 0
	)
	(tile 27 23 NULL_X23Y45 NULL 0
	)
	(tile 27 24 REG_V_HCLK_X23Y45 REG_V_HCLK 32
		(primitive_site BUFH_X0Y95 BUFH internal 2)
		(primitive_site BUFH_X0Y94 BUFH internal 2)
		(primitive_site BUFH_X0Y93 BUFH internal 2)
		(primitive_site BUFH_X0Y92 BUFH internal 2)
		(primitive_site BUFH_X0Y91 BUFH internal 2)
		(primitive_site BUFH_X0Y90 BUFH internal 2)
		(primitive_site BUFH_X0Y89 BUFH internal 2)
		(primitive_site BUFH_X0Y88 BUFH internal 2)
		(primitive_site BUFH_X0Y87 BUFH internal 2)
		(primitive_site BUFH_X0Y86 BUFH internal 2)
		(primitive_site BUFH_X0Y85 BUFH internal 2)
		(primitive_site BUFH_X0Y84 BUFH internal 2)
		(primitive_site BUFH_X0Y83 BUFH internal 2)
		(primitive_site BUFH_X0Y82 BUFH internal 2)
		(primitive_site BUFH_X0Y81 BUFH internal 2)
		(primitive_site BUFH_X0Y80 BUFH internal 2)
		(primitive_site BUFH_X3Y79 BUFH internal 2)
		(primitive_site BUFH_X3Y78 BUFH internal 2)
		(primitive_site BUFH_X3Y77 BUFH internal 2)
		(primitive_site BUFH_X3Y76 BUFH internal 2)
		(primitive_site BUFH_X3Y75 BUFH internal 2)
		(primitive_site BUFH_X3Y74 BUFH internal 2)
		(primitive_site BUFH_X3Y73 BUFH internal 2)
		(primitive_site BUFH_X3Y72 BUFH internal 2)
		(primitive_site BUFH_X3Y71 BUFH internal 2)
		(primitive_site BUFH_X3Y70 BUFH internal 2)
		(primitive_site BUFH_X3Y69 BUFH internal 2)
		(primitive_site BUFH_X3Y68 BUFH internal 2)
		(primitive_site BUFH_X3Y67 BUFH internal 2)
		(primitive_site BUFH_X3Y66 BUFH internal 2)
		(primitive_site BUFH_X3Y65 BUFH internal 2)
		(primitive_site BUFH_X3Y64 BUFH internal 2)
	)
	(tile 27 25 HCLK_CLB_XM_INT_X9Y39 HCLK_CLB_XM_INT 0
	)
	(tile 27 26 HCLK_CLB_XM_CLE_X9Y39 HCLK_CLB_XM_CLE 0
	)
	(tile 27 27 HCLK_CLB_XL_INT_X10Y39 HCLK_CLB_XL_INT 0
	)
	(tile 27 28 HCLK_CLB_XL_CLE_X10Y39 HCLK_CLB_XL_CLE 0
	)
	(tile 27 29 HCLK_CLB_XM_INT_X11Y39 HCLK_CLB_XM_INT 0
	)
	(tile 27 30 HCLK_CLB_XM_CLE_X11Y39 HCLK_CLB_XM_CLE 0
	)
	(tile 27 31 HCLK_CLB_XL_INT_X12Y39 HCLK_CLB_XL_INT 0
	)
	(tile 27 32 HCLK_CLB_XL_CLE_X12Y39 HCLK_CLB_XL_CLE 0
	)
	(tile 27 33 BRAM_HCLK_FEEDTHRU_X13Y39 BRAM_HCLK_FEEDTHRU 0
	)
	(tile 27 34 BRAM_HCLK_FEEDTHRU_INTER_X13Y39 BRAM_HCLK_FEEDTHRU_INTER 0
	)
	(tile 27 35 HCLK_BRAM_FEEDTHRU_X13Y39 HCLK_BRAM_FEEDTHRU 0
	)
	(tile 27 36 HCLK_CLB_XM_INT_X14Y39 HCLK_CLB_XM_INT 0
	)
	(tile 27 37 HCLK_CLB_XM_CLE_X14Y39 HCLK_CLB_XM_CLE 0
	)
	(tile 27 38 HCLK_CLB_XL_INT_X15Y39 HCLK_CLB_XL_INT 0
	)
	(tile 27 39 HCLK_CLB_XL_CLE_X15Y39 HCLK_CLB_XL_CLE 0
	)
	(tile 27 40 HCLK_IOIR_INT_X16Y39 HCLK_IOIR_INT 0
	)
	(tile 27 41 HCLK_IOIR_TOP_DN_X16Y39 HCLK_IOIR_TOP_DN 0
	)
	(tile 27 42 MCB_HCLK_X16Y39 MCB_HCLK 0
	)
	(tile 27 43 HCLK_IOI_RTERM_X43Y45 HCLK_IOI_RTERM 0
	)
	(tile 27 44 HCLK_IOIR_EMP_X43Y45 HCLK_IOIR_EMP 0
	)
	(tile 28 0 LIOB_X0Y39 LIOB 2
		(primitive_site PAD183 IOBM unbonded 8)
		(primitive_site PAD184 IOBS unbonded 8)
	)
	(tile 28 1 IOI_LTERM_X1Y44 IOI_LTERM 0
	)
	(tile 28 2 LIOI_INT_X0Y39 LIOI_INT 1
		(primitive_site TIEOFF_X0Y78 TIEOFF internal 3)
	)
	(tile 28 3 LIOI_X0Y39 LIOI 7
		(primitive_site OLOGIC_X0Y42 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y42 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y42 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y43 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y43 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y43 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y78 TIEOFF internal 3)
	)
	(tile 28 4 MCB_INT_X0Y39 MCB_INT 0
	)
	(tile 28 5 INT_X1Y39 INT 1
		(primitive_site TIEOFF_X2Y78 TIEOFF internal 3)
	)
	(tile 28 6 CLEXM_X1Y39 CLEXM 2
		(primitive_site SLICE_X0Y39 SLICEM internal 50)
		(primitive_site SLICE_X1Y39 SLICEX internal 43)
	)
	(tile 28 7 INT_X2Y39 INT 1
		(primitive_site TIEOFF_X4Y78 TIEOFF internal 3)
	)
	(tile 28 8 CLEXL_X2Y39 CLEXL 2
		(primitive_site SLICE_X2Y39 SLICEL internal 45)
		(primitive_site SLICE_X3Y39 SLICEX internal 43)
	)
	(tile 28 9 INT_BRAM_X3Y39 INT_BRAM 1
		(primitive_site TIEOFF_X6Y78 TIEOFF internal 3)
	)
	(tile 28 10 INT_INTERFACE_X3Y39 INT_INTERFACE 0
	)
	(tile 28 11 NULL_X11Y44 NULL 0
	)
	(tile 28 12 INT_X4Y39 INT 1
		(primitive_site TIEOFF_X7Y78 TIEOFF internal 3)
	)
	(tile 28 13 CLEXM_X4Y39 CLEXM 2
		(primitive_site SLICE_X4Y39 SLICEM internal 50)
		(primitive_site SLICE_X5Y39 SLICEX internal 43)
	)
	(tile 28 14 INT_X5Y39 INT 1
		(primitive_site TIEOFF_X9Y78 TIEOFF internal 3)
	)
	(tile 28 15 CLEXL_X5Y39 CLEXL 2
		(primitive_site SLICE_X6Y39 SLICEL internal 45)
		(primitive_site SLICE_X7Y39 SLICEX internal 43)
	)
	(tile 28 16 INT_X6Y39 INT 1
		(primitive_site TIEOFF_X11Y78 TIEOFF internal 3)
	)
	(tile 28 17 INT_INTERFACE_X6Y39 INT_INTERFACE 0
	)
	(tile 28 18 NULL_X18Y44 NULL 0
	)
	(tile 28 19 INT_X7Y39 INT 1
		(primitive_site TIEOFF_X12Y78 TIEOFF internal 3)
	)
	(tile 28 20 CLEXM_X7Y39 CLEXM 2
		(primitive_site SLICE_X8Y39 SLICEM internal 50)
		(primitive_site SLICE_X9Y39 SLICEX internal 43)
	)
	(tile 28 21 IOI_INT_X8Y39 IOI_INT 1
		(primitive_site TIEOFF_X14Y78 TIEOFF internal 3)
	)
	(tile 28 22 INT_INTERFACE_IOI_X8Y39 INT_INTERFACE_IOI_DCMBOT 0
	)
	(tile 28 23 NULL_X23Y44 NULL 0
	)
	(tile 28 24 REG_V_MEMB_TOP_X8Y39 REG_V_MEMB_TOP 0
	)
	(tile 28 25 INT_X9Y39 INT 1
		(primitive_site TIEOFF_X17Y78 TIEOFF internal 3)
	)
	(tile 28 26 CLEXM_X9Y39 CLEXM 2
		(primitive_site SLICE_X12Y39 SLICEM internal 50)
		(primitive_site SLICE_X13Y39 SLICEX internal 43)
	)
	(tile 28 27 INT_X10Y39 INT 1
		(primitive_site TIEOFF_X19Y78 TIEOFF internal 3)
	)
	(tile 28 28 CLEXL_X10Y39 CLEXL 2
		(primitive_site SLICE_X14Y39 SLICEL internal 45)
		(primitive_site SLICE_X15Y39 SLICEX internal 43)
	)
	(tile 28 29 INT_X11Y39 INT 1
		(primitive_site TIEOFF_X20Y78 TIEOFF internal 3)
	)
	(tile 28 30 CLEXM_X11Y39 CLEXM 2
		(primitive_site SLICE_X16Y39 SLICEM internal 50)
		(primitive_site SLICE_X17Y39 SLICEX internal 43)
	)
	(tile 28 31 INT_X12Y39 INT 1
		(primitive_site TIEOFF_X22Y78 TIEOFF internal 3)
	)
	(tile 28 32 CLEXL_X12Y39 CLEXL 2
		(primitive_site SLICE_X18Y39 SLICEL internal 45)
		(primitive_site SLICE_X19Y39 SLICEX internal 43)
	)
	(tile 28 33 INT_BRAM_X13Y39 INT_BRAM 1
		(primitive_site TIEOFF_X24Y78 TIEOFF internal 3)
	)
	(tile 28 34 INT_INTERFACE_X13Y39 INT_INTERFACE 0
	)
	(tile 28 35 NULL_X35Y44 NULL 0
	)
	(tile 28 36 INT_X14Y39 INT 1
		(primitive_site TIEOFF_X25Y78 TIEOFF internal 3)
	)
	(tile 28 37 CLEXM_X14Y39 CLEXM 2
		(primitive_site SLICE_X20Y39 SLICEM internal 50)
		(primitive_site SLICE_X21Y39 SLICEX internal 43)
	)
	(tile 28 38 INT_X15Y39 INT 1
		(primitive_site TIEOFF_X27Y78 TIEOFF internal 3)
	)
	(tile 28 39 CLEXL_X15Y39 CLEXL 2
		(primitive_site SLICE_X22Y39 SLICEL internal 45)
		(primitive_site SLICE_X23Y39 SLICEX internal 43)
	)
	(tile 28 40 IOI_INT_X16Y39 IOI_INT 1
		(primitive_site TIEOFF_X29Y78 TIEOFF internal 3)
	)
	(tile 28 41 RIOI_X16Y39 RIOI 7
		(primitive_site OLOGIC_X12Y42 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y42 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y42 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y43 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y43 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y43 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y78 TIEOFF internal 3)
	)
	(tile 28 42 MCB_INT_X16Y39 MCB_INT 0
	)
	(tile 28 43 IOI_RTERM_X43Y44 IOI_RTERM 0
	)
	(tile 28 44 RIOB_X16Y39 RIOB 2
		(primitive_site PAD62 IOBS unbonded 8)
		(primitive_site PAD61 IOBM unbonded 8)
	)
	(tile 29 0 LIOB_X0Y38 LIOB 2
		(primitive_site PAD181 IOBM unbonded 8)
		(primitive_site PAD182 IOBS unbonded 8)
	)
	(tile 29 1 IOI_LTERM_X1Y43 IOI_LTERM 0
	)
	(tile 29 2 LIOI_INT_X0Y38 LIOI_INT 1
		(primitive_site TIEOFF_X0Y76 TIEOFF internal 3)
	)
	(tile 29 3 LIOI_X0Y38 LIOI 7
		(primitive_site OLOGIC_X0Y40 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y40 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y40 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y41 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y41 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y41 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y76 TIEOFF internal 3)
	)
	(tile 29 4 MCB_INT_X0Y38 MCB_INT 0
	)
	(tile 29 5 INT_X1Y38 INT 1
		(primitive_site TIEOFF_X2Y76 TIEOFF internal 3)
	)
	(tile 29 6 CLEXM_X1Y38 CLEXM 2
		(primitive_site SLICE_X0Y38 SLICEM internal 50)
		(primitive_site SLICE_X1Y38 SLICEX internal 43)
	)
	(tile 29 7 INT_X2Y38 INT 1
		(primitive_site TIEOFF_X4Y76 TIEOFF internal 3)
	)
	(tile 29 8 CLEXL_X2Y38 CLEXL 2
		(primitive_site SLICE_X2Y38 SLICEL internal 45)
		(primitive_site SLICE_X3Y38 SLICEX internal 43)
	)
	(tile 29 9 INT_BRAM_X3Y38 INT_BRAM 1
		(primitive_site TIEOFF_X6Y76 TIEOFF internal 3)
	)
	(tile 29 10 INT_INTERFACE_X3Y38 INT_INTERFACE 0
	)
	(tile 29 11 NULL_X11Y43 NULL 0
	)
	(tile 29 12 INT_X4Y38 INT 1
		(primitive_site TIEOFF_X7Y76 TIEOFF internal 3)
	)
	(tile 29 13 CLEXM_X4Y38 CLEXM 2
		(primitive_site SLICE_X4Y38 SLICEM internal 50)
		(primitive_site SLICE_X5Y38 SLICEX internal 43)
	)
	(tile 29 14 INT_X5Y38 INT 1
		(primitive_site TIEOFF_X9Y76 TIEOFF internal 3)
	)
	(tile 29 15 CLEXL_X5Y38 CLEXL 2
		(primitive_site SLICE_X6Y38 SLICEL internal 45)
		(primitive_site SLICE_X7Y38 SLICEX internal 43)
	)
	(tile 29 16 INT_X6Y38 INT 1
		(primitive_site TIEOFF_X11Y76 TIEOFF internal 3)
	)
	(tile 29 17 INT_INTERFACE_X6Y38 INT_INTERFACE 0
	)
	(tile 29 18 NULL_X18Y43 NULL 0
	)
	(tile 29 19 INT_X7Y38 INT 1
		(primitive_site TIEOFF_X12Y76 TIEOFF internal 3)
	)
	(tile 29 20 CLEXM_X7Y38 CLEXM 2
		(primitive_site SLICE_X8Y38 SLICEM internal 50)
		(primitive_site SLICE_X9Y38 SLICEX internal 43)
	)
	(tile 29 21 INT_X8Y38 INT 1
		(primitive_site TIEOFF_X14Y76 TIEOFF internal 3)
	)
	(tile 29 22 CLEXL_X8Y38 CLEXL 2
		(primitive_site SLICE_X10Y38 SLICEL internal 45)
		(primitive_site SLICE_X11Y38 SLICEX internal 43)
	)
	(tile 29 23 NULL_X23Y43 NULL 0
	)
	(tile 29 24 REG_V_X8Y38 REG_V 0
	)
	(tile 29 25 INT_X9Y38 INT 1
		(primitive_site TIEOFF_X17Y76 TIEOFF internal 3)
	)
	(tile 29 26 CLEXM_X9Y38 CLEXM 2
		(primitive_site SLICE_X12Y38 SLICEM internal 50)
		(primitive_site SLICE_X13Y38 SLICEX internal 43)
	)
	(tile 29 27 INT_X10Y38 INT 1
		(primitive_site TIEOFF_X19Y76 TIEOFF internal 3)
	)
	(tile 29 28 CLEXL_X10Y38 CLEXL 2
		(primitive_site SLICE_X14Y38 SLICEL internal 45)
		(primitive_site SLICE_X15Y38 SLICEX internal 43)
	)
	(tile 29 29 INT_X11Y38 INT 1
		(primitive_site TIEOFF_X20Y76 TIEOFF internal 3)
	)
	(tile 29 30 CLEXM_X11Y38 CLEXM 2
		(primitive_site SLICE_X16Y38 SLICEM internal 50)
		(primitive_site SLICE_X17Y38 SLICEX internal 43)
	)
	(tile 29 31 INT_X12Y38 INT 1
		(primitive_site TIEOFF_X22Y76 TIEOFF internal 3)
	)
	(tile 29 32 CLEXL_X12Y38 CLEXL 2
		(primitive_site SLICE_X18Y38 SLICEL internal 45)
		(primitive_site SLICE_X19Y38 SLICEX internal 43)
	)
	(tile 29 33 INT_BRAM_X13Y38 INT_BRAM 1
		(primitive_site TIEOFF_X24Y76 TIEOFF internal 3)
	)
	(tile 29 34 INT_INTERFACE_X13Y38 INT_INTERFACE 0
	)
	(tile 29 35 NULL_X35Y43 NULL 0
	)
	(tile 29 36 INT_X14Y38 INT 1
		(primitive_site TIEOFF_X25Y76 TIEOFF internal 3)
	)
	(tile 29 37 CLEXM_X14Y38 CLEXM 2
		(primitive_site SLICE_X20Y38 SLICEM internal 50)
		(primitive_site SLICE_X21Y38 SLICEX internal 43)
	)
	(tile 29 38 INT_X15Y38 INT 1
		(primitive_site TIEOFF_X27Y76 TIEOFF internal 3)
	)
	(tile 29 39 CLEXL_X15Y38 CLEXL 2
		(primitive_site SLICE_X22Y38 SLICEL internal 45)
		(primitive_site SLICE_X23Y38 SLICEX internal 43)
	)
	(tile 29 40 IOI_INT_X16Y38 IOI_INT 1
		(primitive_site TIEOFF_X29Y76 TIEOFF internal 3)
	)
	(tile 29 41 RIOI_X16Y38 RIOI 7
		(primitive_site OLOGIC_X12Y40 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y40 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y40 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y41 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y41 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y41 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y76 TIEOFF internal 3)
	)
	(tile 29 42 MCB_INT_X16Y38 MCB_INT 0
	)
	(tile 29 43 IOI_RTERM_X43Y43 IOI_RTERM 0
	)
	(tile 29 44 RIOB_X16Y38 RIOB 2
		(primitive_site PAD64 IOBS unbonded 8)
		(primitive_site PAD63 IOBM unbonded 8)
	)
	(tile 30 0 LIOB_X0Y37 LIOB 2
		(primitive_site PAD179 IOBM unbonded 8)
		(primitive_site PAD180 IOBS unbonded 8)
	)
	(tile 30 1 IOI_LTERM_X1Y42 IOI_LTERM 0
	)
	(tile 30 2 LIOI_INT_X0Y37 LIOI_INT 1
		(primitive_site TIEOFF_X0Y74 TIEOFF internal 3)
	)
	(tile 30 3 LIOI_X0Y37 LIOI 7
		(primitive_site OLOGIC_X0Y38 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y38 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y38 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y39 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y39 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y39 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y74 TIEOFF internal 3)
	)
	(tile 30 4 MCB_CAP_CLKPN_X0Y37 MCB_CAP_CLKPN 1
		(primitive_site TIEOFF_X1Y75 TIEOFF internal 3)
	)
	(tile 30 5 INT_X1Y37 INT 1
		(primitive_site TIEOFF_X2Y74 TIEOFF internal 3)
	)
	(tile 30 6 CLEXM_X1Y37 CLEXM 2
		(primitive_site SLICE_X0Y37 SLICEM internal 50)
		(primitive_site SLICE_X1Y37 SLICEX internal 43)
	)
	(tile 30 7 INT_X2Y37 INT 1
		(primitive_site TIEOFF_X4Y74 TIEOFF internal 3)
	)
	(tile 30 8 CLEXL_X2Y37 CLEXL 2
		(primitive_site SLICE_X2Y37 SLICEL internal 45)
		(primitive_site SLICE_X3Y37 SLICEX internal 43)
	)
	(tile 30 9 INT_BRAM_X3Y37 INT_BRAM 1
		(primitive_site TIEOFF_X6Y74 TIEOFF internal 3)
	)
	(tile 30 10 INT_INTERFACE_X3Y37 INT_INTERFACE 0
	)
	(tile 30 11 NULL_X11Y42 NULL 0
	)
	(tile 30 12 INT_X4Y37 INT 1
		(primitive_site TIEOFF_X7Y74 TIEOFF internal 3)
	)
	(tile 30 13 CLEXM_X4Y37 CLEXM 2
		(primitive_site SLICE_X4Y37 SLICEM internal 50)
		(primitive_site SLICE_X5Y37 SLICEX internal 43)
	)
	(tile 30 14 INT_X5Y37 INT 1
		(primitive_site TIEOFF_X9Y74 TIEOFF internal 3)
	)
	(tile 30 15 CLEXL_X5Y37 CLEXL 2
		(primitive_site SLICE_X6Y37 SLICEL internal 45)
		(primitive_site SLICE_X7Y37 SLICEX internal 43)
	)
	(tile 30 16 INT_X6Y37 INT 1
		(primitive_site TIEOFF_X11Y74 TIEOFF internal 3)
	)
	(tile 30 17 INT_INTERFACE_X6Y37 INT_INTERFACE 0
	)
	(tile 30 18 NULL_X18Y42 NULL 0
	)
	(tile 30 19 INT_X7Y37 INT 1
		(primitive_site TIEOFF_X12Y74 TIEOFF internal 3)
	)
	(tile 30 20 CLEXM_X7Y37 CLEXM 2
		(primitive_site SLICE_X8Y37 SLICEM internal 50)
		(primitive_site SLICE_X9Y37 SLICEX internal 43)
	)
	(tile 30 21 INT_X8Y37 INT 1
		(primitive_site TIEOFF_X14Y74 TIEOFF internal 3)
	)
	(tile 30 22 CLEXL_X8Y37 CLEXL 2
		(primitive_site SLICE_X10Y37 SLICEL internal 45)
		(primitive_site SLICE_X11Y37 SLICEX internal 43)
	)
	(tile 30 23 NULL_X23Y42 NULL 0
	)
	(tile 30 24 REG_V_X8Y37 REG_V 0
	)
	(tile 30 25 INT_X9Y37 INT 1
		(primitive_site TIEOFF_X17Y74 TIEOFF internal 3)
	)
	(tile 30 26 CLEXM_X9Y37 CLEXM 2
		(primitive_site SLICE_X12Y37 SLICEM internal 50)
		(primitive_site SLICE_X13Y37 SLICEX internal 43)
	)
	(tile 30 27 INT_X10Y37 INT 1
		(primitive_site TIEOFF_X19Y74 TIEOFF internal 3)
	)
	(tile 30 28 CLEXL_X10Y37 CLEXL 2
		(primitive_site SLICE_X14Y37 SLICEL internal 45)
		(primitive_site SLICE_X15Y37 SLICEX internal 43)
	)
	(tile 30 29 INT_X11Y37 INT 1
		(primitive_site TIEOFF_X20Y74 TIEOFF internal 3)
	)
	(tile 30 30 CLEXM_X11Y37 CLEXM 2
		(primitive_site SLICE_X16Y37 SLICEM internal 50)
		(primitive_site SLICE_X17Y37 SLICEX internal 43)
	)
	(tile 30 31 INT_X12Y37 INT 1
		(primitive_site TIEOFF_X22Y74 TIEOFF internal 3)
	)
	(tile 30 32 CLEXL_X12Y37 CLEXL 2
		(primitive_site SLICE_X18Y37 SLICEL internal 45)
		(primitive_site SLICE_X19Y37 SLICEX internal 43)
	)
	(tile 30 33 INT_BRAM_X13Y37 INT_BRAM 1
		(primitive_site TIEOFF_X24Y74 TIEOFF internal 3)
	)
	(tile 30 34 INT_INTERFACE_X13Y37 INT_INTERFACE 0
	)
	(tile 30 35 NULL_X35Y42 NULL 0
	)
	(tile 30 36 INT_X14Y37 INT 1
		(primitive_site TIEOFF_X25Y74 TIEOFF internal 3)
	)
	(tile 30 37 CLEXM_X14Y37 CLEXM 2
		(primitive_site SLICE_X20Y37 SLICEM internal 50)
		(primitive_site SLICE_X21Y37 SLICEX internal 43)
	)
	(tile 30 38 INT_X15Y37 INT 1
		(primitive_site TIEOFF_X27Y74 TIEOFF internal 3)
	)
	(tile 30 39 CLEXL_X15Y37 CLEXL 2
		(primitive_site SLICE_X22Y37 SLICEL internal 45)
		(primitive_site SLICE_X23Y37 SLICEX internal 43)
	)
	(tile 30 40 IOI_INT_X16Y37 IOI_INT 1
		(primitive_site TIEOFF_X29Y74 TIEOFF internal 3)
	)
	(tile 30 41 RIOI_X16Y37 RIOI 7
		(primitive_site OLOGIC_X12Y38 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y38 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y38 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y39 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y39 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y39 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y74 TIEOFF internal 3)
	)
	(tile 30 42 MCB_CAP_CLKPN_X16Y37 MCB_CAP_CLKPN 1
		(primitive_site TIEOFF_X30Y75 TIEOFF internal 3)
	)
	(tile 30 43 IOI_RTERM_X43Y42 IOI_RTERM 0
	)
	(tile 30 44 RIOB_X16Y37 RIOB 2
		(primitive_site PAD66 IOBS unbonded 8)
		(primitive_site PAD65 IOBM unbonded 8)
	)
	(tile 31 0 LIOB_X0Y36 LIOB 2
		(primitive_site PAD177 IOBM unbonded 8)
		(primitive_site PAD178 IOBS unbonded 8)
	)
	(tile 31 1 IOI_LTERM_X1Y41 IOI_LTERM 0
	)
	(tile 31 2 LIOI_INT_X0Y36 LIOI_INT 1
		(primitive_site TIEOFF_X0Y72 TIEOFF internal 3)
	)
	(tile 31 3 LIOI_X0Y36 LIOI 7
		(primitive_site OLOGIC_X0Y36 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y36 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y36 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y37 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y37 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y37 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y72 TIEOFF internal 3)
	)
	(tile 31 4 MCB_INT_X0Y36 MCB_INT 0
	)
	(tile 31 5 INT_X1Y36 INT 1
		(primitive_site TIEOFF_X2Y72 TIEOFF internal 3)
	)
	(tile 31 6 CLEXM_X1Y36 CLEXM 2
		(primitive_site SLICE_X0Y36 SLICEM internal 50)
		(primitive_site SLICE_X1Y36 SLICEX internal 43)
	)
	(tile 31 7 INT_X2Y36 INT 1
		(primitive_site TIEOFF_X4Y72 TIEOFF internal 3)
	)
	(tile 31 8 CLEXL_X2Y36 CLEXL 2
		(primitive_site SLICE_X2Y36 SLICEL internal 45)
		(primitive_site SLICE_X3Y36 SLICEX internal 43)
	)
	(tile 31 9 INT_BRAM_X3Y36 INT_BRAM 1
		(primitive_site TIEOFF_X6Y72 TIEOFF internal 3)
	)
	(tile 31 10 INT_INTERFACE_X3Y36 INT_INTERFACE 0
	)
	(tile 31 11 BRAMSITE2_X3Y36 BRAMSITE2 3
		(primitive_site RAMB16_X0Y18 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y18 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y19 RAMB8BWER internal 110)
	)
	(tile 31 12 INT_X4Y36 INT 1
		(primitive_site TIEOFF_X7Y72 TIEOFF internal 3)
	)
	(tile 31 13 CLEXM_X4Y36 CLEXM 2
		(primitive_site SLICE_X4Y36 SLICEM internal 50)
		(primitive_site SLICE_X5Y36 SLICEX internal 43)
	)
	(tile 31 14 INT_X5Y36 INT 1
		(primitive_site TIEOFF_X9Y72 TIEOFF internal 3)
	)
	(tile 31 15 CLEXL_X5Y36 CLEXL 2
		(primitive_site SLICE_X6Y36 SLICEL internal 45)
		(primitive_site SLICE_X7Y36 SLICEX internal 43)
	)
	(tile 31 16 INT_X6Y36 INT 1
		(primitive_site TIEOFF_X11Y72 TIEOFF internal 3)
	)
	(tile 31 17 INT_INTERFACE_X6Y36 INT_INTERFACE 0
	)
	(tile 31 18 MACCSITE2_X6Y36 MACCSITE2 1
		(primitive_site DSP48_X0Y9 DSP48A1 internal 346)
	)
	(tile 31 19 INT_X7Y36 INT 1
		(primitive_site TIEOFF_X12Y72 TIEOFF internal 3)
	)
	(tile 31 20 CLEXM_X7Y36 CLEXM 2
		(primitive_site SLICE_X8Y36 SLICEM internal 50)
		(primitive_site SLICE_X9Y36 SLICEX internal 43)
	)
	(tile 31 21 INT_X8Y36 INT 1
		(primitive_site TIEOFF_X14Y72 TIEOFF internal 3)
	)
	(tile 31 22 CLEXL_X8Y36 CLEXL 2
		(primitive_site SLICE_X10Y36 SLICEL internal 45)
		(primitive_site SLICE_X11Y36 SLICEX internal 43)
	)
	(tile 31 23 NULL_X23Y41 NULL 0
	)
	(tile 31 24 REG_V_X8Y36 REG_V 0
	)
	(tile 31 25 INT_X9Y36 INT 1
		(primitive_site TIEOFF_X17Y72 TIEOFF internal 3)
	)
	(tile 31 26 CLEXM_X9Y36 CLEXM 2
		(primitive_site SLICE_X12Y36 SLICEM internal 50)
		(primitive_site SLICE_X13Y36 SLICEX internal 43)
	)
	(tile 31 27 INT_X10Y36 INT 1
		(primitive_site TIEOFF_X19Y72 TIEOFF internal 3)
	)
	(tile 31 28 CLEXL_X10Y36 CLEXL 2
		(primitive_site SLICE_X14Y36 SLICEL internal 45)
		(primitive_site SLICE_X15Y36 SLICEX internal 43)
	)
	(tile 31 29 INT_X11Y36 INT 1
		(primitive_site TIEOFF_X20Y72 TIEOFF internal 3)
	)
	(tile 31 30 CLEXM_X11Y36 CLEXM 2
		(primitive_site SLICE_X16Y36 SLICEM internal 50)
		(primitive_site SLICE_X17Y36 SLICEX internal 43)
	)
	(tile 31 31 INT_X12Y36 INT 1
		(primitive_site TIEOFF_X22Y72 TIEOFF internal 3)
	)
	(tile 31 32 CLEXL_X12Y36 CLEXL 2
		(primitive_site SLICE_X18Y36 SLICEL internal 45)
		(primitive_site SLICE_X19Y36 SLICEX internal 43)
	)
	(tile 31 33 INT_BRAM_X13Y36 INT_BRAM 1
		(primitive_site TIEOFF_X24Y72 TIEOFF internal 3)
	)
	(tile 31 34 INT_INTERFACE_X13Y36 INT_INTERFACE 0
	)
	(tile 31 35 BRAMSITE2_X13Y36 BRAMSITE2 3
		(primitive_site RAMB16_X1Y18 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y18 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y19 RAMB8BWER internal 110)
	)
	(tile 31 36 INT_X14Y36 INT 1
		(primitive_site TIEOFF_X25Y72 TIEOFF internal 3)
	)
	(tile 31 37 CLEXM_X14Y36 CLEXM 2
		(primitive_site SLICE_X20Y36 SLICEM internal 50)
		(primitive_site SLICE_X21Y36 SLICEX internal 43)
	)
	(tile 31 38 INT_X15Y36 INT 1
		(primitive_site TIEOFF_X27Y72 TIEOFF internal 3)
	)
	(tile 31 39 CLEXL_X15Y36 CLEXL 2
		(primitive_site SLICE_X22Y36 SLICEL internal 45)
		(primitive_site SLICE_X23Y36 SLICEX internal 43)
	)
	(tile 31 40 IOI_INT_X16Y36 IOI_INT 1
		(primitive_site TIEOFF_X29Y72 TIEOFF internal 3)
	)
	(tile 31 41 RIOI_X16Y36 RIOI 7
		(primitive_site OLOGIC_X12Y36 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y36 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y36 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y37 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y37 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y37 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y72 TIEOFF internal 3)
	)
	(tile 31 42 MCB_INT_X16Y36 MCB_INT 0
	)
	(tile 31 43 IOI_RTERM_X43Y41 IOI_RTERM 0
	)
	(tile 31 44 RIOB_X16Y36 RIOB 2
		(primitive_site PAD68 IOBS unbonded 8)
		(primitive_site PAD67 IOBM unbonded 8)
	)
	(tile 32 0 LIOB_X0Y35 LIOB 2
		(primitive_site P15 IOBM bonded 8)
		(primitive_site P14 IOBS bonded 8)
	)
	(tile 32 1 IOI_LTERM_UPPER_TOP_X1Y40 IOI_LTERM_UPPER_TOP 0
	)
	(tile 32 2 LIOI_INT_X0Y35 LIOI_INT 1
		(primitive_site TIEOFF_X0Y70 TIEOFF internal 3)
	)
	(tile 32 3 LIOI_X0Y35 LIOI 7
		(primitive_site OLOGIC_X0Y34 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y34 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y34 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y35 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y35 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y35 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y70 TIEOFF internal 3)
	)
	(tile 32 4 MCB_INT_X0Y35 MCB_INT 0
	)
	(tile 32 5 INT_X1Y35 INT 1
		(primitive_site TIEOFF_X2Y70 TIEOFF internal 3)
	)
	(tile 32 6 CLEXM_X1Y35 CLEXM 2
		(primitive_site SLICE_X0Y35 SLICEM internal 50)
		(primitive_site SLICE_X1Y35 SLICEX internal 43)
	)
	(tile 32 7 INT_X2Y35 INT 1
		(primitive_site TIEOFF_X4Y70 TIEOFF internal 3)
	)
	(tile 32 8 CLEXL_X2Y35 CLEXL 2
		(primitive_site SLICE_X2Y35 SLICEL internal 45)
		(primitive_site SLICE_X3Y35 SLICEX internal 43)
	)
	(tile 32 9 INT_BRAM_X3Y35 INT_BRAM 1
		(primitive_site TIEOFF_X6Y70 TIEOFF internal 3)
	)
	(tile 32 10 INT_INTERFACE_X3Y35 INT_INTERFACE 0
	)
	(tile 32 11 NULL_X11Y40 NULL 0
	)
	(tile 32 12 INT_X4Y35 INT 1
		(primitive_site TIEOFF_X7Y70 TIEOFF internal 3)
	)
	(tile 32 13 CLEXM_X4Y35 CLEXM 2
		(primitive_site SLICE_X4Y35 SLICEM internal 50)
		(primitive_site SLICE_X5Y35 SLICEX internal 43)
	)
	(tile 32 14 INT_X5Y35 INT 1
		(primitive_site TIEOFF_X9Y70 TIEOFF internal 3)
	)
	(tile 32 15 CLEXL_X5Y35 CLEXL 2
		(primitive_site SLICE_X6Y35 SLICEL internal 45)
		(primitive_site SLICE_X7Y35 SLICEX internal 43)
	)
	(tile 32 16 INT_X6Y35 INT 1
		(primitive_site TIEOFF_X11Y70 TIEOFF internal 3)
	)
	(tile 32 17 INT_INTERFACE_X6Y35 INT_INTERFACE 0
	)
	(tile 32 18 NULL_X18Y40 NULL 0
	)
	(tile 32 19 INT_X7Y35 INT 1
		(primitive_site TIEOFF_X12Y70 TIEOFF internal 3)
	)
	(tile 32 20 CLEXM_X7Y35 CLEXM 2
		(primitive_site SLICE_X8Y35 SLICEM internal 50)
		(primitive_site SLICE_X9Y35 SLICEX internal 43)
	)
	(tile 32 21 INT_X8Y35 INT 1
		(primitive_site TIEOFF_X14Y70 TIEOFF internal 3)
	)
	(tile 32 22 CLEXL_X8Y35 CLEXL 2
		(primitive_site SLICE_X10Y35 SLICEL internal 45)
		(primitive_site SLICE_X11Y35 SLICEX internal 43)
	)
	(tile 32 23 NULL_X23Y40 NULL 0
	)
	(tile 32 24 REG_V_X8Y35 REG_V 0
	)
	(tile 32 25 INT_X9Y35 INT 1
		(primitive_site TIEOFF_X17Y70 TIEOFF internal 3)
	)
	(tile 32 26 CLEXM_X9Y35 CLEXM 2
		(primitive_site SLICE_X12Y35 SLICEM internal 50)
		(primitive_site SLICE_X13Y35 SLICEX internal 43)
	)
	(tile 32 27 INT_X10Y35 INT 1
		(primitive_site TIEOFF_X19Y70 TIEOFF internal 3)
	)
	(tile 32 28 CLEXL_X10Y35 CLEXL 2
		(primitive_site SLICE_X14Y35 SLICEL internal 45)
		(primitive_site SLICE_X15Y35 SLICEX internal 43)
	)
	(tile 32 29 INT_X11Y35 INT 1
		(primitive_site TIEOFF_X20Y70 TIEOFF internal 3)
	)
	(tile 32 30 CLEXM_X11Y35 CLEXM 2
		(primitive_site SLICE_X16Y35 SLICEM internal 50)
		(primitive_site SLICE_X17Y35 SLICEX internal 43)
	)
	(tile 32 31 INT_X12Y35 INT 1
		(primitive_site TIEOFF_X22Y70 TIEOFF internal 3)
	)
	(tile 32 32 CLEXL_X12Y35 CLEXL 2
		(primitive_site SLICE_X18Y35 SLICEL internal 45)
		(primitive_site SLICE_X19Y35 SLICEX internal 43)
	)
	(tile 32 33 INT_BRAM_X13Y35 INT_BRAM 1
		(primitive_site TIEOFF_X24Y70 TIEOFF internal 3)
	)
	(tile 32 34 INT_INTERFACE_X13Y35 INT_INTERFACE 0
	)
	(tile 32 35 NULL_X35Y40 NULL 0
	)
	(tile 32 36 INT_X14Y35 INT 1
		(primitive_site TIEOFF_X25Y70 TIEOFF internal 3)
	)
	(tile 32 37 CLEXM_X14Y35 CLEXM 2
		(primitive_site SLICE_X20Y35 SLICEM internal 50)
		(primitive_site SLICE_X21Y35 SLICEX internal 43)
	)
	(tile 32 38 INT_X15Y35 INT 1
		(primitive_site TIEOFF_X27Y70 TIEOFF internal 3)
	)
	(tile 32 39 CLEXL_X15Y35 CLEXL 2
		(primitive_site SLICE_X22Y35 SLICEL internal 45)
		(primitive_site SLICE_X23Y35 SLICEX internal 43)
	)
	(tile 32 40 IOI_INT_X16Y35 IOI_INT 1
		(primitive_site TIEOFF_X29Y70 TIEOFF internal 3)
	)
	(tile 32 41 RIOI_X16Y35 RIOI 7
		(primitive_site OLOGIC_X12Y34 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y34 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y34 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y35 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y35 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y35 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y70 TIEOFF internal 3)
	)
	(tile 32 42 MCB_INT_X16Y35 MCB_INT 0
	)
	(tile 32 43 IOI_RTERM_UPPER_TOP_X43Y40 IOI_RTERM_UPPER_TOP 0
	)
	(tile 32 44 RIOB_X16Y35 RIOB 2
		(primitive_site P94 IOBS bonded 8)
		(primitive_site P95 IOBM bonded 8)
	)
	(tile 33 0 LIOB_PCI_X0Y34 LIOB_PCI 2
		(primitive_site P17 IOBM bonded 8)
		(primitive_site P16 IOBS bonded 8)
	)
	(tile 33 1 IOI_LTERM_UPPER_BOT_X1Y39 IOI_LTERM_UPPER_BOT 0
	)
	(tile 33 2 LIOI_INT_X0Y34 LIOI_INT 1
		(primitive_site TIEOFF_X0Y68 TIEOFF internal 3)
	)
	(tile 33 3 LIOI_X0Y34 LIOI 7
		(primitive_site OLOGIC_X0Y32 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y32 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y32 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y33 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y33 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y33 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y68 TIEOFF internal 3)
	)
	(tile 33 4 MCB_INT_X0Y34 MCB_INT 0
	)
	(tile 33 5 INT_X1Y34 INT 1
		(primitive_site TIEOFF_X2Y68 TIEOFF internal 3)
	)
	(tile 33 6 CLEXM_X1Y34 CLEXM 2
		(primitive_site SLICE_X0Y34 SLICEM internal 50)
		(primitive_site SLICE_X1Y34 SLICEX internal 43)
	)
	(tile 33 7 INT_X2Y34 INT 1
		(primitive_site TIEOFF_X4Y68 TIEOFF internal 3)
	)
	(tile 33 8 CLEXL_X2Y34 CLEXL 2
		(primitive_site SLICE_X2Y34 SLICEL internal 45)
		(primitive_site SLICE_X3Y34 SLICEX internal 43)
	)
	(tile 33 9 INT_BRAM_X3Y34 INT_BRAM 1
		(primitive_site TIEOFF_X6Y68 TIEOFF internal 3)
	)
	(tile 33 10 INT_INTERFACE_X3Y34 INT_INTERFACE 0
	)
	(tile 33 11 NULL_X11Y39 NULL 0
	)
	(tile 33 12 INT_X4Y34 INT 1
		(primitive_site TIEOFF_X7Y68 TIEOFF internal 3)
	)
	(tile 33 13 CLEXM_X4Y34 CLEXM 2
		(primitive_site SLICE_X4Y34 SLICEM internal 50)
		(primitive_site SLICE_X5Y34 SLICEX internal 43)
	)
	(tile 33 14 INT_X5Y34 INT 1
		(primitive_site TIEOFF_X9Y68 TIEOFF internal 3)
	)
	(tile 33 15 CLEXL_X5Y34 CLEXL 2
		(primitive_site SLICE_X6Y34 SLICEL internal 45)
		(primitive_site SLICE_X7Y34 SLICEX internal 43)
	)
	(tile 33 16 INT_X6Y34 INT 1
		(primitive_site TIEOFF_X11Y68 TIEOFF internal 3)
	)
	(tile 33 17 INT_INTERFACE_X6Y34 INT_INTERFACE 0
	)
	(tile 33 18 NULL_X18Y39 NULL 0
	)
	(tile 33 19 INT_X7Y34 INT 1
		(primitive_site TIEOFF_X12Y68 TIEOFF internal 3)
	)
	(tile 33 20 CLEXM_X7Y34 CLEXM 2
		(primitive_site SLICE_X8Y34 SLICEM internal 50)
		(primitive_site SLICE_X9Y34 SLICEX internal 43)
	)
	(tile 33 21 INT_X8Y34 INT 1
		(primitive_site TIEOFF_X14Y68 TIEOFF internal 3)
	)
	(tile 33 22 CLEXL_X8Y34 CLEXL 2
		(primitive_site SLICE_X10Y34 SLICEL internal 45)
		(primitive_site SLICE_X11Y34 SLICEX internal 43)
	)
	(tile 33 23 NULL_X23Y39 NULL 0
	)
	(tile 33 24 REG_V_X8Y34 REG_V 0
	)
	(tile 33 25 INT_X9Y34 INT 1
		(primitive_site TIEOFF_X17Y68 TIEOFF internal 3)
	)
	(tile 33 26 CLEXM_X9Y34 CLEXM 2
		(primitive_site SLICE_X12Y34 SLICEM internal 50)
		(primitive_site SLICE_X13Y34 SLICEX internal 43)
	)
	(tile 33 27 INT_X10Y34 INT 1
		(primitive_site TIEOFF_X19Y68 TIEOFF internal 3)
	)
	(tile 33 28 CLEXL_X10Y34 CLEXL 2
		(primitive_site SLICE_X14Y34 SLICEL internal 45)
		(primitive_site SLICE_X15Y34 SLICEX internal 43)
	)
	(tile 33 29 INT_X11Y34 INT 1
		(primitive_site TIEOFF_X20Y68 TIEOFF internal 3)
	)
	(tile 33 30 CLEXM_X11Y34 CLEXM 2
		(primitive_site SLICE_X16Y34 SLICEM internal 50)
		(primitive_site SLICE_X17Y34 SLICEX internal 43)
	)
	(tile 33 31 INT_X12Y34 INT 1
		(primitive_site TIEOFF_X22Y68 TIEOFF internal 3)
	)
	(tile 33 32 CLEXL_X12Y34 CLEXL 2
		(primitive_site SLICE_X18Y34 SLICEL internal 45)
		(primitive_site SLICE_X19Y34 SLICEX internal 43)
	)
	(tile 33 33 INT_BRAM_X13Y34 INT_BRAM 1
		(primitive_site TIEOFF_X24Y68 TIEOFF internal 3)
	)
	(tile 33 34 INT_INTERFACE_X13Y34 INT_INTERFACE 0
	)
	(tile 33 35 NULL_X35Y39 NULL 0
	)
	(tile 33 36 INT_X14Y34 INT 1
		(primitive_site TIEOFF_X25Y68 TIEOFF internal 3)
	)
	(tile 33 37 CLEXM_X14Y34 CLEXM 2
		(primitive_site SLICE_X20Y34 SLICEM internal 50)
		(primitive_site SLICE_X21Y34 SLICEX internal 43)
	)
	(tile 33 38 INT_X15Y34 INT 1
		(primitive_site TIEOFF_X27Y68 TIEOFF internal 3)
	)
	(tile 33 39 CLEXL_X15Y34 CLEXL 2
		(primitive_site SLICE_X22Y34 SLICEL internal 45)
		(primitive_site SLICE_X23Y34 SLICEX internal 43)
	)
	(tile 33 40 IOI_INT_X16Y34 IOI_INT 1
		(primitive_site TIEOFF_X29Y68 TIEOFF internal 3)
	)
	(tile 33 41 RIOI_X16Y34 RIOI 7
		(primitive_site OLOGIC_X12Y32 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y32 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y32 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y33 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y33 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y33 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y68 TIEOFF internal 3)
	)
	(tile 33 42 MCB_INT_X16Y34 MCB_INT 0
	)
	(tile 33 43 IOI_RTERM_UPPER_BOT_X43Y39 IOI_RTERM_UPPER_BOT 0
	)
	(tile 33 44 RIOB_RDY_X16Y34 RIOB_RDY 2
		(primitive_site P92 IOBS bonded 8)
		(primitive_site P93 IOBM bonded 8)
	)
	(tile 34 0 EMP_LIOB_X0Y38 EMP_LIOB 0
	)
	(tile 34 1 IOI_LTERM_X1Y38 IOI_LTERM 0
	)
	(tile 34 2 INT_X0Y33 INT_GCLK 1
		(primitive_site TIEOFF_X0Y66 TIEOFF internal 3)
	)
	(tile 34 3 INT_INTERFACE_X0Y33 INT_INTERFACE 0
	)
	(tile 34 4 MCB_INT_X0Y33 MCB_INT 0
	)
	(tile 34 5 INT_X1Y33 INT 1
		(primitive_site TIEOFF_X2Y66 TIEOFF internal 3)
	)
	(tile 34 6 CLEXM_X1Y33 CLEXM 2
		(primitive_site SLICE_X0Y33 SLICEM internal 50)
		(primitive_site SLICE_X1Y33 SLICEX internal 43)
	)
	(tile 34 7 INT_X2Y33 INT 1
		(primitive_site TIEOFF_X4Y66 TIEOFF internal 3)
	)
	(tile 34 8 CLEXL_X2Y33 CLEXL 2
		(primitive_site SLICE_X2Y33 SLICEL internal 45)
		(primitive_site SLICE_X3Y33 SLICEX internal 43)
	)
	(tile 34 9 INT_BRAM_X3Y33 INT_BRAM 1
		(primitive_site TIEOFF_X6Y66 TIEOFF internal 3)
	)
	(tile 34 10 INT_INTERFACE_X3Y33 INT_INTERFACE 0
	)
	(tile 34 11 NULL_X11Y38 NULL 0
	)
	(tile 34 12 INT_X4Y33 INT 1
		(primitive_site TIEOFF_X7Y66 TIEOFF internal 3)
	)
	(tile 34 13 CLEXM_X4Y33 CLEXM 2
		(primitive_site SLICE_X4Y33 SLICEM internal 50)
		(primitive_site SLICE_X5Y33 SLICEX internal 43)
	)
	(tile 34 14 INT_X5Y33 INT 1
		(primitive_site TIEOFF_X9Y66 TIEOFF internal 3)
	)
	(tile 34 15 CLEXL_X5Y33 CLEXL 2
		(primitive_site SLICE_X6Y33 SLICEL internal 45)
		(primitive_site SLICE_X7Y33 SLICEX internal 43)
	)
	(tile 34 16 INT_X6Y33 INT 1
		(primitive_site TIEOFF_X11Y66 TIEOFF internal 3)
	)
	(tile 34 17 INT_INTERFACE_X6Y33 INT_INTERFACE 0
	)
	(tile 34 18 NULL_X18Y38 NULL 0
	)
	(tile 34 19 INT_X7Y33 INT 1
		(primitive_site TIEOFF_X12Y66 TIEOFF internal 3)
	)
	(tile 34 20 CLEXM_X7Y33 CLEXM 2
		(primitive_site SLICE_X8Y33 SLICEM internal 50)
		(primitive_site SLICE_X9Y33 SLICEX internal 43)
	)
	(tile 34 21 INT_X8Y33 INT 1
		(primitive_site TIEOFF_X14Y66 TIEOFF internal 3)
	)
	(tile 34 22 CLEXL_X8Y33 CLEXL 2
		(primitive_site SLICE_X10Y33 SLICEL internal 45)
		(primitive_site SLICE_X11Y33 SLICEX internal 43)
	)
	(tile 34 23 NULL_X23Y38 NULL 0
	)
	(tile 34 24 REG_V_X8Y33 REG_V 0
	)
	(tile 34 25 INT_X9Y33 INT 1
		(primitive_site TIEOFF_X17Y66 TIEOFF internal 3)
	)
	(tile 34 26 CLEXM_X9Y33 CLEXM 2
		(primitive_site SLICE_X12Y33 SLICEM internal 50)
		(primitive_site SLICE_X13Y33 SLICEX internal 43)
	)
	(tile 34 27 INT_X10Y33 INT 1
		(primitive_site TIEOFF_X19Y66 TIEOFF internal 3)
	)
	(tile 34 28 CLEXL_X10Y33 CLEXL 2
		(primitive_site SLICE_X14Y33 SLICEL internal 45)
		(primitive_site SLICE_X15Y33 SLICEX internal 43)
	)
	(tile 34 29 INT_X11Y33 INT 1
		(primitive_site TIEOFF_X20Y66 TIEOFF internal 3)
	)
	(tile 34 30 CLEXM_X11Y33 CLEXM 2
		(primitive_site SLICE_X16Y33 SLICEM internal 50)
		(primitive_site SLICE_X17Y33 SLICEX internal 43)
	)
	(tile 34 31 INT_X12Y33 INT 1
		(primitive_site TIEOFF_X22Y66 TIEOFF internal 3)
	)
	(tile 34 32 CLEXL_X12Y33 CLEXL 2
		(primitive_site SLICE_X18Y33 SLICEL internal 45)
		(primitive_site SLICE_X19Y33 SLICEX internal 43)
	)
	(tile 34 33 INT_BRAM_X13Y33 INT_BRAM 1
		(primitive_site TIEOFF_X24Y66 TIEOFF internal 3)
	)
	(tile 34 34 INT_INTERFACE_X13Y33 INT_INTERFACE 0
	)
	(tile 34 35 NULL_X35Y38 NULL 0
	)
	(tile 34 36 INT_X14Y33 INT 1
		(primitive_site TIEOFF_X25Y66 TIEOFF internal 3)
	)
	(tile 34 37 CLEXM_X14Y33 CLEXM 2
		(primitive_site SLICE_X20Y33 SLICEM internal 50)
		(primitive_site SLICE_X21Y33 SLICEX internal 43)
	)
	(tile 34 38 INT_X15Y33 INT 1
		(primitive_site TIEOFF_X27Y66 TIEOFF internal 3)
	)
	(tile 34 39 CLEXL_X15Y33 CLEXL 2
		(primitive_site SLICE_X22Y33 SLICEL internal 45)
		(primitive_site SLICE_X23Y33 SLICEX internal 43)
	)
	(tile 34 40 INT_X16Y33 INT_GCLK 1
		(primitive_site TIEOFF_X29Y66 TIEOFF internal 3)
	)
	(tile 34 41 INT_INTERFACE_X16Y33 INT_INTERFACE 0
	)
	(tile 34 42 MCB_INT_X16Y33 MCB_INT 0
	)
	(tile 34 43 IOI_RTERM_X43Y38 IOI_RTERM 0
	)
	(tile 34 44 EMP_RIOB_X16Y33 EMP_RIOB 0
	)
	(tile 35 0 EMP_LIOB_X0Y37 EMP_LIOB 0
	)
	(tile 35 1 IOI_LTERM_X1Y37 IOI_LTERM 0
	)
	(tile 35 2 INT_X0Y32 INT 1
		(primitive_site TIEOFF_X0Y64 TIEOFF internal 3)
	)
	(tile 35 3 INT_INTERFACE_X0Y32 INT_INTERFACE 0
	)
	(tile 35 4 MCB_INT_X0Y32 MCB_INT 0
	)
	(tile 35 5 INT_X1Y32 INT_BRK 1
		(primitive_site TIEOFF_X2Y64 TIEOFF internal 3)
	)
	(tile 35 6 CLEXM_X1Y32 CLEXM 2
		(primitive_site SLICE_X0Y32 SLICEM internal 50)
		(primitive_site SLICE_X1Y32 SLICEX internal 43)
	)
	(tile 35 7 INT_X2Y32 INT_BRK 1
		(primitive_site TIEOFF_X4Y64 TIEOFF internal 3)
	)
	(tile 35 8 CLEXL_X2Y32 CLEXL 2
		(primitive_site SLICE_X2Y32 SLICEL internal 45)
		(primitive_site SLICE_X3Y32 SLICEX internal 43)
	)
	(tile 35 9 INT_BRAM_BRK_X3Y32 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y64 TIEOFF internal 3)
	)
	(tile 35 10 INT_INTERFACE_X3Y32 INT_INTERFACE 0
	)
	(tile 35 11 BRAMSITE2_X3Y32 BRAMSITE2 3
		(primitive_site RAMB16_X0Y16 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y16 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y17 RAMB8BWER internal 110)
	)
	(tile 35 12 INT_X4Y32 INT_BRK 1
		(primitive_site TIEOFF_X7Y64 TIEOFF internal 3)
	)
	(tile 35 13 CLEXM_X4Y32 CLEXM 2
		(primitive_site SLICE_X4Y32 SLICEM internal 50)
		(primitive_site SLICE_X5Y32 SLICEX internal 43)
	)
	(tile 35 14 INT_X5Y32 INT_BRK 1
		(primitive_site TIEOFF_X9Y64 TIEOFF internal 3)
	)
	(tile 35 15 CLEXL_X5Y32 CLEXL 2
		(primitive_site SLICE_X6Y32 SLICEL internal 45)
		(primitive_site SLICE_X7Y32 SLICEX internal 43)
	)
	(tile 35 16 INT_X6Y32 INT_BRK 1
		(primitive_site TIEOFF_X11Y64 TIEOFF internal 3)
	)
	(tile 35 17 INT_INTERFACE_X6Y32 INT_INTERFACE 0
	)
	(tile 35 18 MACCSITE2_X6Y32 MACCSITE2 1
		(primitive_site DSP48_X0Y8 DSP48A1 internal 346)
	)
	(tile 35 19 INT_X7Y32 INT_BRK 1
		(primitive_site TIEOFF_X12Y64 TIEOFF internal 3)
	)
	(tile 35 20 CLEXM_X7Y32 CLEXM 2
		(primitive_site SLICE_X8Y32 SLICEM internal 50)
		(primitive_site SLICE_X9Y32 SLICEX internal 43)
	)
	(tile 35 21 INT_X8Y32 INT_BRK 1
		(primitive_site TIEOFF_X14Y64 TIEOFF internal 3)
	)
	(tile 35 22 INT_INTERFACE_REGC_X8Y32 INT_INTERFACE_REGC 0
	)
	(tile 35 23 NULL_X23Y37 NULL 0
	)
	(tile 35 24 REG_V_BRK_X8Y32 REG_V_BRK 0
	)
	(tile 35 25 INT_X9Y32 INT_BRK 1
		(primitive_site TIEOFF_X17Y64 TIEOFF internal 3)
	)
	(tile 35 26 CLEXM_X9Y32 CLEXM 2
		(primitive_site SLICE_X12Y32 SLICEM internal 50)
		(primitive_site SLICE_X13Y32 SLICEX internal 43)
	)
	(tile 35 27 INT_X10Y32 INT_BRK 1
		(primitive_site TIEOFF_X19Y64 TIEOFF internal 3)
	)
	(tile 35 28 CLEXL_X10Y32 CLEXL 2
		(primitive_site SLICE_X14Y32 SLICEL internal 45)
		(primitive_site SLICE_X15Y32 SLICEX internal 43)
	)
	(tile 35 29 INT_X11Y32 INT_BRK 1
		(primitive_site TIEOFF_X20Y64 TIEOFF internal 3)
	)
	(tile 35 30 CLEXM_X11Y32 CLEXM 2
		(primitive_site SLICE_X16Y32 SLICEM internal 50)
		(primitive_site SLICE_X17Y32 SLICEX internal 43)
	)
	(tile 35 31 INT_X12Y32 INT_BRK 1
		(primitive_site TIEOFF_X22Y64 TIEOFF internal 3)
	)
	(tile 35 32 CLEXL_X12Y32 CLEXL 2
		(primitive_site SLICE_X18Y32 SLICEL internal 45)
		(primitive_site SLICE_X19Y32 SLICEX internal 43)
	)
	(tile 35 33 INT_BRAM_BRK_X13Y32 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X24Y64 TIEOFF internal 3)
	)
	(tile 35 34 INT_INTERFACE_X13Y32 INT_INTERFACE 0
	)
	(tile 35 35 BRAMSITE2_X13Y32 BRAMSITE2 3
		(primitive_site RAMB16_X1Y16 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y16 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y17 RAMB8BWER internal 110)
	)
	(tile 35 36 INT_X14Y32 INT_BRK 1
		(primitive_site TIEOFF_X25Y64 TIEOFF internal 3)
	)
	(tile 35 37 CLEXM_X14Y32 CLEXM 2
		(primitive_site SLICE_X20Y32 SLICEM internal 50)
		(primitive_site SLICE_X21Y32 SLICEX internal 43)
	)
	(tile 35 38 INT_X15Y32 INT_BRK 1
		(primitive_site TIEOFF_X27Y64 TIEOFF internal 3)
	)
	(tile 35 39 CLEXL_X15Y32 CLEXL 2
		(primitive_site SLICE_X22Y32 SLICEL internal 45)
		(primitive_site SLICE_X23Y32 SLICEX internal 43)
	)
	(tile 35 40 INT_X16Y32 INT 1
		(primitive_site TIEOFF_X29Y64 TIEOFF internal 3)
	)
	(tile 35 41 INT_INTERFACE_X16Y32 INT_INTERFACE 0
	)
	(tile 35 42 MCB_INT_X16Y32 MCB_INT 0
	)
	(tile 35 43 IOI_RTERM_X43Y37 IOI_RTERM 0
	)
	(tile 35 44 EMP_RIOB_X16Y32 EMP_RIOB 0
	)
	(tile 36 0 REG_L_X0Y36 REG_L 20
		(primitive_site BUFIO2_X0Y22 BUFIO2 internal 5)
		(primitive_site BUFIO2_X0Y16 BUFIO2 internal 5)
		(primitive_site BUFIO2_X1Y14 BUFIO2 internal 5)
		(primitive_site BUFIO2_X1Y8 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X0Y22 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X0Y16 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y14 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y8 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X1Y9 BUFIO2 internal 5)
		(primitive_site BUFIO2_X0Y23 BUFIO2 internal 5)
		(primitive_site BUFIO2_X1Y15 BUFIO2 internal 5)
		(primitive_site BUFIO2_X0Y17 BUFIO2 internal 5)
		(primitive_site BUFPLL_X0Y2 BUFPLL internal 6)
		(primitive_site BUFPLL_X0Y3 BUFPLL internal 6)
		(primitive_site BUFIO2FB_X0Y23 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y9 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y15 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X0Y17 BUFIO2FB internal 3)
		(primitive_site BUFPLL_MCB_X0Y5 BUFPLL_MCB internal 9)
		(primitive_site TIEOFF_X1Y63 TIEOFF internal 3)
	)
	(tile 36 1 REGH_IOI_LTERM_X1Y36 REGH_IOI_LTERM 0
	)
	(tile 36 2 REGH_LIOI_INT_X0Y31 REGH_LIOI_INT 1
		(primitive_site PCILOGIC_X0Y0 PCILOGICSE internal 6)
	)
	(tile 36 3 REGH_IOI_X0Y31 REGH_IOI 0
	)
	(tile 36 4 MCB_REGH_X0Y31 MCB_REGH 0
	)
	(tile 36 5 REGH_CLEXM_INT_X1Y31 REGH_CLEXM_INT 0
	)
	(tile 36 6 REGH_CLEXM_CLE_X1Y31 REGH_CLEXM_CLE 0
	)
	(tile 36 7 REGH_CLEXL_INT_X2Y31 REGH_CLEXL_INT 0
	)
	(tile 36 8 REGH_CLEXL_CLE_X2Y31 REGH_CLEXL_CLE 0
	)
	(tile 36 9 BRAM_REGH_FEEDTHRU_X3Y31 BRAM_REGH_FEEDTHRU 0
	)
	(tile 36 10 BRAM_REGH_FEEDTHRU_INTER_X3Y31 BRAM_REGH_FEEDTHRU_INTER 0
	)
	(tile 36 11 REGH_BRAM_FEEDTHRU_L_GCLK_X3Y31 REGH_BRAM_FEEDTHRU_L_GCLK 0
	)
	(tile 36 12 REGH_CLEXM_INT_X4Y31 REGH_CLEXM_INT 0
	)
	(tile 36 13 REGH_CLEXM_CLE_X4Y31 REGH_CLEXM_CLE 0
	)
	(tile 36 14 REGH_CLEXL_INT_X5Y31 REGH_CLEXL_INT 0
	)
	(tile 36 15 REGH_CLEXL_CLE_X5Y31 REGH_CLEXL_CLE 0
	)
	(tile 36 16 REGH_DSP_INT_X6Y31 REGH_DSP_INT 0
	)
	(tile 36 17 REGH_DSP_CLB_X6Y31 REGH_DSP_CLB 0
	)
	(tile 36 18 REGH_DSP_L_NOCLK_X6Y31 REGH_DSP_L_NOCLK 0
	)
	(tile 36 19 REGH_CLEXM_INT_X7Y31 REGH_CLEXM_INT 0
	)
	(tile 36 20 REGH_CLEXM_CLE_X7Y31 REGH_CLEXM_CLE 0
	)
	(tile 36 21 REGC_INT_X8Y31 REGC_INT 0
	)
	(tile 36 22 REGC_CLE_X8Y31 REGC_CLE 0
	)
	(tile 36 23 REG_C_CMT_X8Y31 REG_C_CMT 0
	)
	(tile 36 24 CLKC_X8Y31 CLKC 16
		(primitive_site BUFGMUX_X2Y3 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y2 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y1 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y10 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y9 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y8 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y11 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y7 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y6 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y5 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y16 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y15 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y14 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y12 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X2Y4 BUFGMUX internal 4)
		(primitive_site BUFGMUX_X3Y13 BUFGMUX internal 4)
	)
	(tile 36 25 REGH_CLEXM_INT_X9Y31 REGH_CLEXM_INT 0
	)
	(tile 36 26 REGH_CLEXM_CLE_X9Y31 REGH_CLEXM_CLE 0
	)
	(tile 36 27 REGH_CLEXL_INT_X10Y31 REGH_CLEXL_INT 0
	)
	(tile 36 28 REGH_CLEXL_CLE_X10Y31 REGH_CLEXL_CLE 0
	)
	(tile 36 29 REGH_CLEXM_INT_X11Y31 REGH_CLEXM_INT 0
	)
	(tile 36 30 REGH_CLEXM_CLE_X11Y31 REGH_CLEXM_CLE 0
	)
	(tile 36 31 REGH_CLEXL_INT_X12Y31 REGH_CLEXL_INT 0
	)
	(tile 36 32 REGH_CLEXL_CLE_X12Y31 REGH_CLEXL_CLE 0
	)
	(tile 36 33 BRAM_REGH_FEEDTHRU_X13Y31 BRAM_REGH_FEEDTHRU 0
	)
	(tile 36 34 BRAM_REGH_FEEDTHRU_INTER_X13Y31 BRAM_REGH_FEEDTHRU_INTER 0
	)
	(tile 36 35 REGH_BRAM_FEEDTHRU_R_GCLK_X13Y31 REGH_BRAM_FEEDTHRU_R_GCLK 0
	)
	(tile 36 36 REGH_CLEXM_INT_X14Y31 REGH_CLEXM_INT 0
	)
	(tile 36 37 REGH_CLEXM_CLE_X14Y31 REGH_CLEXM_CLE 0
	)
	(tile 36 38 REGH_CLEXL_INT_X15Y31 REGH_CLEXL_INT 0
	)
	(tile 36 39 REGH_CLEXL_CLE_X15Y31 REGH_CLEXL_CLE 0
	)
	(tile 36 40 REGH_RIOI_INT_X16Y31 REGH_RIOI_INT 0
	)
	(tile 36 41 REGH_RIOI_X16Y31 REGH_RIOI 1
		(primitive_site PCILOGIC_X1Y0 PCILOGICSE internal 6)
	)
	(tile 36 42 MCB_REGH_X16Y31 MCB_REGH 0
	)
	(tile 36 43 REGH_IOI_RTERM_X43Y36 REGH_IOI_RTERM 0
	)
	(tile 36 44 REG_R_X43Y36 REG_R 20
		(primitive_site BUFPLL_MCB_X2Y5 BUFPLL_MCB internal 9)
		(primitive_site TIEOFF_X30Y63 TIEOFF internal 3)
		(primitive_site BUFPLL_X2Y3 BUFPLL internal 6)
		(primitive_site BUFIO2FB_X3Y13 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y19 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y21 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X3Y11 BUFIO2FB internal 3)
		(primitive_site BUFPLL_X2Y2 BUFPLL internal 6)
		(primitive_site BUFIO2_X3Y13 BUFIO2 internal 5)
		(primitive_site BUFIO2_X4Y19 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y11 BUFIO2 internal 5)
		(primitive_site BUFIO2_X4Y21 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X4Y20 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X4Y18 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X3Y12 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X3Y10 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X4Y20 BUFIO2 internal 5)
		(primitive_site BUFIO2_X4Y18 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y12 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y10 BUFIO2 internal 5)
	)
	(tile 37 0 LIOB_RDY_X0Y31 LIOB_RDY 2
		(primitive_site P22 IOBM bonded 8)
		(primitive_site P21 IOBS bonded 8)
	)
	(tile 37 1 IOI_LTERM_LOWER_TOP_X1Y35 IOI_LTERM_LOWER_TOP 0
	)
	(tile 37 2 LIOI_INT_X0Y31 LIOI_INT 1
		(primitive_site TIEOFF_X0Y62 TIEOFF internal 3)
	)
	(tile 37 3 LIOI_X0Y31 LIOI 7
		(primitive_site OLOGIC_X0Y30 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y30 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y30 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y31 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y31 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y31 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y62 TIEOFF internal 3)
	)
	(tile 37 4 MCB_INT_ULDM_X0Y31 MCB_INT_ULDM 0
	)
	(tile 37 5 INT_X1Y31 INT 1
		(primitive_site TIEOFF_X2Y62 TIEOFF internal 3)
	)
	(tile 37 6 CLEXM_X1Y31 CLEXM 2
		(primitive_site SLICE_X0Y31 SLICEM internal 50)
		(primitive_site SLICE_X1Y31 SLICEX internal 43)
	)
	(tile 37 7 INT_X2Y31 INT 1
		(primitive_site TIEOFF_X4Y62 TIEOFF internal 3)
	)
	(tile 37 8 CLEXL_X2Y31 CLEXL 2
		(primitive_site SLICE_X2Y31 SLICEL internal 45)
		(primitive_site SLICE_X3Y31 SLICEX internal 43)
	)
	(tile 37 9 INT_BRAM_X3Y31 INT_BRAM 1
		(primitive_site TIEOFF_X6Y62 TIEOFF internal 3)
	)
	(tile 37 10 INT_INTERFACE_X3Y31 INT_INTERFACE 0
	)
	(tile 37 11 NULL_X11Y35 NULL 0
	)
	(tile 37 12 INT_X4Y31 INT 1
		(primitive_site TIEOFF_X7Y62 TIEOFF internal 3)
	)
	(tile 37 13 CLEXM_X4Y31 CLEXM 2
		(primitive_site SLICE_X4Y31 SLICEM internal 50)
		(primitive_site SLICE_X5Y31 SLICEX internal 43)
	)
	(tile 37 14 INT_X5Y31 INT 1
		(primitive_site TIEOFF_X9Y62 TIEOFF internal 3)
	)
	(tile 37 15 CLEXL_X5Y31 CLEXL 2
		(primitive_site SLICE_X6Y31 SLICEL internal 45)
		(primitive_site SLICE_X7Y31 SLICEX internal 43)
	)
	(tile 37 16 INT_X6Y31 INT 1
		(primitive_site TIEOFF_X11Y62 TIEOFF internal 3)
	)
	(tile 37 17 INT_INTERFACE_X6Y31 INT_INTERFACE 0
	)
	(tile 37 18 NULL_X18Y35 NULL 0
	)
	(tile 37 19 INT_X7Y31 INT 1
		(primitive_site TIEOFF_X12Y62 TIEOFF internal 3)
	)
	(tile 37 20 CLEXM_X7Y31 CLEXM 2
		(primitive_site SLICE_X8Y31 SLICEM internal 50)
		(primitive_site SLICE_X9Y31 SLICEX internal 43)
	)
	(tile 37 21 INT_X8Y31 INT 1
		(primitive_site TIEOFF_X14Y62 TIEOFF internal 3)
	)
	(tile 37 22 CLEXL_X8Y31 CLEXL 2
		(primitive_site SLICE_X10Y31 SLICEL internal 45)
		(primitive_site SLICE_X11Y31 SLICEX internal 43)
	)
	(tile 37 23 NULL_X23Y35 NULL 0
	)
	(tile 37 24 REG_V_X8Y31 REG_V 0
	)
	(tile 37 25 INT_X9Y31 INT 1
		(primitive_site TIEOFF_X17Y62 TIEOFF internal 3)
	)
	(tile 37 26 CLEXM_X9Y31 CLEXM 2
		(primitive_site SLICE_X12Y31 SLICEM internal 50)
		(primitive_site SLICE_X13Y31 SLICEX internal 43)
	)
	(tile 37 27 INT_X10Y31 INT 1
		(primitive_site TIEOFF_X19Y62 TIEOFF internal 3)
	)
	(tile 37 28 CLEXL_X10Y31 CLEXL 2
		(primitive_site SLICE_X14Y31 SLICEL internal 45)
		(primitive_site SLICE_X15Y31 SLICEX internal 43)
	)
	(tile 37 29 INT_X11Y31 INT 1
		(primitive_site TIEOFF_X20Y62 TIEOFF internal 3)
	)
	(tile 37 30 CLEXM_X11Y31 CLEXM 2
		(primitive_site SLICE_X16Y31 SLICEM internal 50)
		(primitive_site SLICE_X17Y31 SLICEX internal 43)
	)
	(tile 37 31 INT_X12Y31 INT 1
		(primitive_site TIEOFF_X22Y62 TIEOFF internal 3)
	)
	(tile 37 32 CLEXL_X12Y31 CLEXL 2
		(primitive_site SLICE_X18Y31 SLICEL internal 45)
		(primitive_site SLICE_X19Y31 SLICEX internal 43)
	)
	(tile 37 33 INT_BRAM_X13Y31 INT_BRAM 1
		(primitive_site TIEOFF_X24Y62 TIEOFF internal 3)
	)
	(tile 37 34 INT_INTERFACE_X13Y31 INT_INTERFACE 0
	)
	(tile 37 35 NULL_X35Y35 NULL 0
	)
	(tile 37 36 INT_X14Y31 INT 1
		(primitive_site TIEOFF_X25Y62 TIEOFF internal 3)
	)
	(tile 37 37 CLEXM_X14Y31 CLEXM 2
		(primitive_site SLICE_X20Y31 SLICEM internal 50)
		(primitive_site SLICE_X21Y31 SLICEX internal 43)
	)
	(tile 37 38 INT_X15Y31 INT 1
		(primitive_site TIEOFF_X27Y62 TIEOFF internal 3)
	)
	(tile 37 39 CLEXL_X15Y31 CLEXL 2
		(primitive_site SLICE_X22Y31 SLICEL internal 45)
		(primitive_site SLICE_X23Y31 SLICEX internal 43)
	)
	(tile 37 40 IOI_INT_X16Y31 IOI_INT 1
		(primitive_site TIEOFF_X29Y62 TIEOFF internal 3)
	)
	(tile 37 41 RIOI_X16Y31 RIOI 7
		(primitive_site OLOGIC_X12Y30 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y30 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y30 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y31 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y31 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y31 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y62 TIEOFF internal 3)
	)
	(tile 37 42 MCB_INT_ULDM_X16Y31 MCB_INT_ULDM 0
	)
	(tile 37 43 IOI_RTERM_LOWER_TOP_X43Y35 IOI_RTERM_LOWER_TOP 0
	)
	(tile 37 44 RIOB_PCI_X16Y31 RIOB_PCI 2
		(primitive_site P87 IOBS bonded 8)
		(primitive_site P88 IOBM bonded 8)
	)
	(tile 38 0 LIOB_X0Y30 LIOB 2
		(primitive_site P24 IOBM bonded 8)
		(primitive_site P23 IOBS bonded 8)
	)
	(tile 38 1 IOI_LTERM_LOWER_BOT_X1Y34 IOI_LTERM_LOWER_BOT 0
	)
	(tile 38 2 LIOI_INT_X0Y30 LIOI_INT 1
		(primitive_site TIEOFF_X0Y60 TIEOFF internal 3)
	)
	(tile 38 3 LIOI_X0Y30 LIOI 7
		(primitive_site OLOGIC_X0Y28 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y28 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y28 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y29 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y29 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y29 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y60 TIEOFF internal 3)
	)
	(tile 38 4 MCB_INT_BOT_X0Y30 MCB_INT_BOT 0
	)
	(tile 38 5 INT_X1Y30 INT 1
		(primitive_site TIEOFF_X2Y60 TIEOFF internal 3)
	)
	(tile 38 6 CLEXM_X1Y30 CLEXM 2
		(primitive_site SLICE_X0Y30 SLICEM internal 50)
		(primitive_site SLICE_X1Y30 SLICEX internal 43)
	)
	(tile 38 7 INT_X2Y30 INT 1
		(primitive_site TIEOFF_X4Y60 TIEOFF internal 3)
	)
	(tile 38 8 CLEXL_X2Y30 CLEXL 2
		(primitive_site SLICE_X2Y30 SLICEL internal 45)
		(primitive_site SLICE_X3Y30 SLICEX internal 43)
	)
	(tile 38 9 INT_BRAM_X3Y30 INT_BRAM 1
		(primitive_site TIEOFF_X6Y60 TIEOFF internal 3)
	)
	(tile 38 10 INT_INTERFACE_X3Y30 INT_INTERFACE 0
	)
	(tile 38 11 NULL_X11Y34 NULL 0
	)
	(tile 38 12 INT_X4Y30 INT 1
		(primitive_site TIEOFF_X7Y60 TIEOFF internal 3)
	)
	(tile 38 13 CLEXM_X4Y30 CLEXM 2
		(primitive_site SLICE_X4Y30 SLICEM internal 50)
		(primitive_site SLICE_X5Y30 SLICEX internal 43)
	)
	(tile 38 14 INT_X5Y30 INT 1
		(primitive_site TIEOFF_X9Y60 TIEOFF internal 3)
	)
	(tile 38 15 CLEXL_X5Y30 CLEXL 2
		(primitive_site SLICE_X6Y30 SLICEL internal 45)
		(primitive_site SLICE_X7Y30 SLICEX internal 43)
	)
	(tile 38 16 INT_X6Y30 INT 1
		(primitive_site TIEOFF_X11Y60 TIEOFF internal 3)
	)
	(tile 38 17 INT_INTERFACE_X6Y30 INT_INTERFACE 0
	)
	(tile 38 18 NULL_X18Y34 NULL 0
	)
	(tile 38 19 INT_X7Y30 INT 1
		(primitive_site TIEOFF_X12Y60 TIEOFF internal 3)
	)
	(tile 38 20 CLEXM_X7Y30 CLEXM 2
		(primitive_site SLICE_X8Y30 SLICEM internal 50)
		(primitive_site SLICE_X9Y30 SLICEX internal 43)
	)
	(tile 38 21 INT_X8Y30 INT 1
		(primitive_site TIEOFF_X14Y60 TIEOFF internal 3)
	)
	(tile 38 22 CLEXL_X8Y30 CLEXL 2
		(primitive_site SLICE_X10Y30 SLICEL internal 45)
		(primitive_site SLICE_X11Y30 SLICEX internal 43)
	)
	(tile 38 23 NULL_X23Y34 NULL 0
	)
	(tile 38 24 REG_V_X8Y30 REG_V 0
	)
	(tile 38 25 INT_X9Y30 INT 1
		(primitive_site TIEOFF_X17Y60 TIEOFF internal 3)
	)
	(tile 38 26 CLEXM_X9Y30 CLEXM 2
		(primitive_site SLICE_X12Y30 SLICEM internal 50)
		(primitive_site SLICE_X13Y30 SLICEX internal 43)
	)
	(tile 38 27 INT_X10Y30 INT 1
		(primitive_site TIEOFF_X19Y60 TIEOFF internal 3)
	)
	(tile 38 28 CLEXL_X10Y30 CLEXL 2
		(primitive_site SLICE_X14Y30 SLICEL internal 45)
		(primitive_site SLICE_X15Y30 SLICEX internal 43)
	)
	(tile 38 29 INT_X11Y30 INT 1
		(primitive_site TIEOFF_X20Y60 TIEOFF internal 3)
	)
	(tile 38 30 CLEXM_X11Y30 CLEXM 2
		(primitive_site SLICE_X16Y30 SLICEM internal 50)
		(primitive_site SLICE_X17Y30 SLICEX internal 43)
	)
	(tile 38 31 INT_X12Y30 INT 1
		(primitive_site TIEOFF_X22Y60 TIEOFF internal 3)
	)
	(tile 38 32 CLEXL_X12Y30 CLEXL 2
		(primitive_site SLICE_X18Y30 SLICEL internal 45)
		(primitive_site SLICE_X19Y30 SLICEX internal 43)
	)
	(tile 38 33 INT_BRAM_X13Y30 INT_BRAM 1
		(primitive_site TIEOFF_X24Y60 TIEOFF internal 3)
	)
	(tile 38 34 INT_INTERFACE_X13Y30 INT_INTERFACE 0
	)
	(tile 38 35 NULL_X35Y34 NULL 0
	)
	(tile 38 36 INT_X14Y30 INT 1
		(primitive_site TIEOFF_X25Y60 TIEOFF internal 3)
	)
	(tile 38 37 CLEXM_X14Y30 CLEXM 2
		(primitive_site SLICE_X20Y30 SLICEM internal 50)
		(primitive_site SLICE_X21Y30 SLICEX internal 43)
	)
	(tile 38 38 INT_X15Y30 INT 1
		(primitive_site TIEOFF_X27Y60 TIEOFF internal 3)
	)
	(tile 38 39 CLEXL_X15Y30 CLEXL 2
		(primitive_site SLICE_X22Y30 SLICEL internal 45)
		(primitive_site SLICE_X23Y30 SLICEX internal 43)
	)
	(tile 38 40 IOI_INT_X16Y30 IOI_INT 1
		(primitive_site TIEOFF_X29Y60 TIEOFF internal 3)
	)
	(tile 38 41 RIOI_X16Y30 RIOI 7
		(primitive_site OLOGIC_X12Y28 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y28 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y28 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y29 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y29 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y29 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y60 TIEOFF internal 3)
	)
	(tile 38 42 MCB_INT_BOT_X16Y30 MCB_INT_BOT 0
	)
	(tile 38 43 IOI_RTERM_LOWER_BOT_X43Y34 IOI_RTERM_LOWER_BOT 0
	)
	(tile 38 44 RIOB_X16Y30 RIOB 2
		(primitive_site P84 IOBS bonded 8)
		(primitive_site P85 IOBM bonded 8)
	)
	(tile 39 0 LIOB_X0Y29 LIOB 2
		(primitive_site PAD167 IOBM unbonded 8)
		(primitive_site PAD168 IOBS unbonded 8)
	)
	(tile 39 1 IOI_LTERM_X1Y33 IOI_LTERM 0
	)
	(tile 39 2 LIOI_INT_X0Y29 LIOI_INT 1
		(primitive_site TIEOFF_X0Y58 TIEOFF internal 3)
	)
	(tile 39 3 LIOI_X0Y29 LIOI 7
		(primitive_site OLOGIC_X0Y26 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y26 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y26 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y27 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y27 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y27 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y58 TIEOFF internal 3)
	)
	(tile 39 4 MCB_INT_BOT_X0Y29 MCB_INT_BOT 0
	)
	(tile 39 5 INT_X1Y29 INT 1
		(primitive_site TIEOFF_X2Y58 TIEOFF internal 3)
	)
	(tile 39 6 CLEXM_X1Y29 CLEXM 2
		(primitive_site SLICE_X0Y29 SLICEM internal 50)
		(primitive_site SLICE_X1Y29 SLICEX internal 43)
	)
	(tile 39 7 INT_X2Y29 INT 1
		(primitive_site TIEOFF_X4Y58 TIEOFF internal 3)
	)
	(tile 39 8 CLEXL_X2Y29 CLEXL 2
		(primitive_site SLICE_X2Y29 SLICEL internal 45)
		(primitive_site SLICE_X3Y29 SLICEX internal 43)
	)
	(tile 39 9 INT_BRAM_X3Y29 INT_BRAM 1
		(primitive_site TIEOFF_X6Y58 TIEOFF internal 3)
	)
	(tile 39 10 INT_INTERFACE_X3Y29 INT_INTERFACE 0
	)
	(tile 39 11 NULL_X11Y33 NULL 0
	)
	(tile 39 12 INT_X4Y29 INT 1
		(primitive_site TIEOFF_X7Y58 TIEOFF internal 3)
	)
	(tile 39 13 CLEXM_X4Y29 CLEXM 2
		(primitive_site SLICE_X4Y29 SLICEM internal 50)
		(primitive_site SLICE_X5Y29 SLICEX internal 43)
	)
	(tile 39 14 INT_X5Y29 INT 1
		(primitive_site TIEOFF_X9Y58 TIEOFF internal 3)
	)
	(tile 39 15 CLEXL_X5Y29 CLEXL 2
		(primitive_site SLICE_X6Y29 SLICEL internal 45)
		(primitive_site SLICE_X7Y29 SLICEX internal 43)
	)
	(tile 39 16 INT_X6Y29 INT 1
		(primitive_site TIEOFF_X11Y58 TIEOFF internal 3)
	)
	(tile 39 17 INT_INTERFACE_X6Y29 INT_INTERFACE 0
	)
	(tile 39 18 NULL_X18Y33 NULL 0
	)
	(tile 39 19 INT_X7Y29 INT 1
		(primitive_site TIEOFF_X12Y58 TIEOFF internal 3)
	)
	(tile 39 20 CLEXM_X7Y29 CLEXM 2
		(primitive_site SLICE_X8Y29 SLICEM internal 50)
		(primitive_site SLICE_X9Y29 SLICEX internal 43)
	)
	(tile 39 21 INT_X8Y29 INT 1
		(primitive_site TIEOFF_X14Y58 TIEOFF internal 3)
	)
	(tile 39 22 CLEXL_X8Y29 CLEXL 2
		(primitive_site SLICE_X10Y29 SLICEL internal 45)
		(primitive_site SLICE_X11Y29 SLICEX internal 43)
	)
	(tile 39 23 NULL_X23Y33 NULL 0
	)
	(tile 39 24 REG_V_X8Y29 REG_V 0
	)
	(tile 39 25 INT_X9Y29 INT 1
		(primitive_site TIEOFF_X17Y58 TIEOFF internal 3)
	)
	(tile 39 26 CLEXM_X9Y29 CLEXM 2
		(primitive_site SLICE_X12Y29 SLICEM internal 50)
		(primitive_site SLICE_X13Y29 SLICEX internal 43)
	)
	(tile 39 27 INT_X10Y29 INT 1
		(primitive_site TIEOFF_X19Y58 TIEOFF internal 3)
	)
	(tile 39 28 CLEXL_X10Y29 CLEXL 2
		(primitive_site SLICE_X14Y29 SLICEL internal 45)
		(primitive_site SLICE_X15Y29 SLICEX internal 43)
	)
	(tile 39 29 INT_X11Y29 INT 1
		(primitive_site TIEOFF_X20Y58 TIEOFF internal 3)
	)
	(tile 39 30 CLEXM_X11Y29 CLEXM 2
		(primitive_site SLICE_X16Y29 SLICEM internal 50)
		(primitive_site SLICE_X17Y29 SLICEX internal 43)
	)
	(tile 39 31 INT_X12Y29 INT 1
		(primitive_site TIEOFF_X22Y58 TIEOFF internal 3)
	)
	(tile 39 32 CLEXL_X12Y29 CLEXL 2
		(primitive_site SLICE_X18Y29 SLICEL internal 45)
		(primitive_site SLICE_X19Y29 SLICEX internal 43)
	)
	(tile 39 33 INT_BRAM_X13Y29 INT_BRAM 1
		(primitive_site TIEOFF_X24Y58 TIEOFF internal 3)
	)
	(tile 39 34 INT_INTERFACE_X13Y29 INT_INTERFACE 0
	)
	(tile 39 35 NULL_X35Y33 NULL 0
	)
	(tile 39 36 INT_X14Y29 INT 1
		(primitive_site TIEOFF_X25Y58 TIEOFF internal 3)
	)
	(tile 39 37 CLEXM_X14Y29 CLEXM 2
		(primitive_site SLICE_X20Y29 SLICEM internal 50)
		(primitive_site SLICE_X21Y29 SLICEX internal 43)
	)
	(tile 39 38 INT_X15Y29 INT 1
		(primitive_site TIEOFF_X27Y58 TIEOFF internal 3)
	)
	(tile 39 39 CLEXL_X15Y29 CLEXL 2
		(primitive_site SLICE_X22Y29 SLICEL internal 45)
		(primitive_site SLICE_X23Y29 SLICEX internal 43)
	)
	(tile 39 40 IOI_INT_X16Y29 IOI_INT 1
		(primitive_site TIEOFF_X29Y58 TIEOFF internal 3)
	)
	(tile 39 41 RIOI_X16Y29 RIOI 7
		(primitive_site OLOGIC_X12Y26 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y26 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y26 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y27 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y27 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y27 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y58 TIEOFF internal 3)
	)
	(tile 39 42 MCB_INT_BOT_X16Y29 MCB_INT_BOT 0
	)
	(tile 39 43 IOI_RTERM_X43Y33 IOI_RTERM 0
	)
	(tile 39 44 RIOB_X16Y29 RIOB 2
		(primitive_site PAD78 IOBS unbonded 8)
		(primitive_site PAD77 IOBM unbonded 8)
	)
	(tile 40 0 EMP_LIOB_X0Y32 EMP_LIOB 0
	)
	(tile 40 1 IOI_LTERM_X1Y32 IOI_LTERM 0
	)
	(tile 40 2 INT_X0Y28 INT 1
		(primitive_site TIEOFF_X0Y56 TIEOFF internal 3)
	)
	(tile 40 3 INT_INTERFACE_X0Y28 INT_INTERFACE 0
	)
	(tile 40 4 NULL_X4Y32 NULL 0
	)
	(tile 40 5 INT_X1Y28 INT 1
		(primitive_site TIEOFF_X2Y56 TIEOFF internal 3)
	)
	(tile 40 6 CLEXM_X1Y28 CLEXM 2
		(primitive_site SLICE_X0Y28 SLICEM internal 50)
		(primitive_site SLICE_X1Y28 SLICEX internal 43)
	)
	(tile 40 7 INT_X2Y28 INT 1
		(primitive_site TIEOFF_X4Y56 TIEOFF internal 3)
	)
	(tile 40 8 CLEXL_X2Y28 CLEXL 2
		(primitive_site SLICE_X2Y28 SLICEL internal 45)
		(primitive_site SLICE_X3Y28 SLICEX internal 43)
	)
	(tile 40 9 INT_BRAM_X3Y28 INT_BRAM 1
		(primitive_site TIEOFF_X6Y56 TIEOFF internal 3)
	)
	(tile 40 10 INT_INTERFACE_X3Y28 INT_INTERFACE 0
	)
	(tile 40 11 BRAMSITE2_X3Y28 BRAMSITE2 3
		(primitive_site RAMB16_X0Y14 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y14 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y15 RAMB8BWER internal 110)
	)
	(tile 40 12 INT_X4Y28 INT 1
		(primitive_site TIEOFF_X7Y56 TIEOFF internal 3)
	)
	(tile 40 13 CLEXM_X4Y28 CLEXM 2
		(primitive_site SLICE_X4Y28 SLICEM internal 50)
		(primitive_site SLICE_X5Y28 SLICEX internal 43)
	)
	(tile 40 14 INT_X5Y28 INT 1
		(primitive_site TIEOFF_X9Y56 TIEOFF internal 3)
	)
	(tile 40 15 CLEXL_X5Y28 CLEXL 2
		(primitive_site SLICE_X6Y28 SLICEL internal 45)
		(primitive_site SLICE_X7Y28 SLICEX internal 43)
	)
	(tile 40 16 INT_X6Y28 INT 1
		(primitive_site TIEOFF_X11Y56 TIEOFF internal 3)
	)
	(tile 40 17 INT_INTERFACE_X6Y28 INT_INTERFACE 0
	)
	(tile 40 18 MACCSITE2_X6Y28 MACCSITE2 1
		(primitive_site DSP48_X0Y7 DSP48A1 internal 346)
	)
	(tile 40 19 INT_X7Y28 INT 1
		(primitive_site TIEOFF_X12Y56 TIEOFF internal 3)
	)
	(tile 40 20 CLEXM_X7Y28 CLEXM 2
		(primitive_site SLICE_X8Y28 SLICEM internal 50)
		(primitive_site SLICE_X9Y28 SLICEX internal 43)
	)
	(tile 40 21 INT_X8Y28 INT 1
		(primitive_site TIEOFF_X14Y56 TIEOFF internal 3)
	)
	(tile 40 22 CLEXL_X8Y28 CLEXL 2
		(primitive_site SLICE_X10Y28 SLICEL internal 45)
		(primitive_site SLICE_X11Y28 SLICEX internal 43)
	)
	(tile 40 23 NULL_X23Y32 NULL 0
	)
	(tile 40 24 REG_V_X8Y28 REG_V 0
	)
	(tile 40 25 INT_X9Y28 INT 1
		(primitive_site TIEOFF_X17Y56 TIEOFF internal 3)
	)
	(tile 40 26 CLEXM_X9Y28 CLEXM 2
		(primitive_site SLICE_X12Y28 SLICEM internal 50)
		(primitive_site SLICE_X13Y28 SLICEX internal 43)
	)
	(tile 40 27 INT_X10Y28 INT 1
		(primitive_site TIEOFF_X19Y56 TIEOFF internal 3)
	)
	(tile 40 28 CLEXL_X10Y28 CLEXL 2
		(primitive_site SLICE_X14Y28 SLICEL internal 45)
		(primitive_site SLICE_X15Y28 SLICEX internal 43)
	)
	(tile 40 29 INT_X11Y28 INT 1
		(primitive_site TIEOFF_X20Y56 TIEOFF internal 3)
	)
	(tile 40 30 CLEXM_X11Y28 CLEXM 2
		(primitive_site SLICE_X16Y28 SLICEM internal 50)
		(primitive_site SLICE_X17Y28 SLICEX internal 43)
	)
	(tile 40 31 INT_X12Y28 INT 1
		(primitive_site TIEOFF_X22Y56 TIEOFF internal 3)
	)
	(tile 40 32 CLEXL_X12Y28 CLEXL 2
		(primitive_site SLICE_X18Y28 SLICEL internal 45)
		(primitive_site SLICE_X19Y28 SLICEX internal 43)
	)
	(tile 40 33 INT_BRAM_X13Y28 INT_BRAM 1
		(primitive_site TIEOFF_X24Y56 TIEOFF internal 3)
	)
	(tile 40 34 INT_INTERFACE_X13Y28 INT_INTERFACE 0
	)
	(tile 40 35 BRAMSITE2_X13Y28 BRAMSITE2 3
		(primitive_site RAMB16_X1Y14 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y14 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y15 RAMB8BWER internal 110)
	)
	(tile 40 36 INT_X14Y28 INT 1
		(primitive_site TIEOFF_X25Y56 TIEOFF internal 3)
	)
	(tile 40 37 CLEXM_X14Y28 CLEXM 2
		(primitive_site SLICE_X20Y28 SLICEM internal 50)
		(primitive_site SLICE_X21Y28 SLICEX internal 43)
	)
	(tile 40 38 INT_X15Y28 INT 1
		(primitive_site TIEOFF_X27Y56 TIEOFF internal 3)
	)
	(tile 40 39 CLEXL_X15Y28 CLEXL 2
		(primitive_site SLICE_X22Y28 SLICEL internal 45)
		(primitive_site SLICE_X23Y28 SLICEX internal 43)
	)
	(tile 40 40 INT_X16Y28 INT 1
		(primitive_site TIEOFF_X29Y56 TIEOFF internal 3)
	)
	(tile 40 41 INT_INTERFACE_X16Y28 INT_INTERFACE 0
	)
	(tile 40 42 NULL_X42Y32 NULL 0
	)
	(tile 40 43 IOI_RTERM_X43Y32 IOI_RTERM 0
	)
	(tile 40 44 EMP_RIOB_X16Y28 EMP_RIOB 0
	)
	(tile 41 0 EMP_LIOB_X0Y31 EMP_LIOB 0
	)
	(tile 41 1 IOI_LTERM_X1Y31 IOI_LTERM 0
	)
	(tile 41 2 INT_X0Y27 INT 1
		(primitive_site TIEOFF_X0Y54 TIEOFF internal 3)
	)
	(tile 41 3 INT_INTERFACE_X0Y27 INT_INTERFACE 0
	)
	(tile 41 4 MCB_MUI0R_X0Y27 MCB_MUI0R 0
	)
	(tile 41 5 INT_X1Y27 INT 1
		(primitive_site TIEOFF_X2Y54 TIEOFF internal 3)
	)
	(tile 41 6 CLEXM_X1Y27 CLEXM 2
		(primitive_site SLICE_X0Y27 SLICEM internal 50)
		(primitive_site SLICE_X1Y27 SLICEX internal 43)
	)
	(tile 41 7 INT_X2Y27 INT 1
		(primitive_site TIEOFF_X4Y54 TIEOFF internal 3)
	)
	(tile 41 8 CLEXL_X2Y27 CLEXL 2
		(primitive_site SLICE_X2Y27 SLICEL internal 45)
		(primitive_site SLICE_X3Y27 SLICEX internal 43)
	)
	(tile 41 9 INT_BRAM_X3Y27 INT_BRAM 1
		(primitive_site TIEOFF_X6Y54 TIEOFF internal 3)
	)
	(tile 41 10 INT_INTERFACE_X3Y27 INT_INTERFACE 0
	)
	(tile 41 11 NULL_X11Y31 NULL 0
	)
	(tile 41 12 INT_X4Y27 INT 1
		(primitive_site TIEOFF_X7Y54 TIEOFF internal 3)
	)
	(tile 41 13 CLEXM_X4Y27 CLEXM 2
		(primitive_site SLICE_X4Y27 SLICEM internal 50)
		(primitive_site SLICE_X5Y27 SLICEX internal 43)
	)
	(tile 41 14 INT_X5Y27 INT 1
		(primitive_site TIEOFF_X9Y54 TIEOFF internal 3)
	)
	(tile 41 15 CLEXL_X5Y27 CLEXL 2
		(primitive_site SLICE_X6Y27 SLICEL internal 45)
		(primitive_site SLICE_X7Y27 SLICEX internal 43)
	)
	(tile 41 16 INT_X6Y27 INT 1
		(primitive_site TIEOFF_X11Y54 TIEOFF internal 3)
	)
	(tile 41 17 INT_INTERFACE_X6Y27 INT_INTERFACE 0
	)
	(tile 41 18 NULL_X18Y31 NULL 0
	)
	(tile 41 19 INT_X7Y27 INT 1
		(primitive_site TIEOFF_X12Y54 TIEOFF internal 3)
	)
	(tile 41 20 CLEXM_X7Y27 CLEXM 2
		(primitive_site SLICE_X8Y27 SLICEM internal 50)
		(primitive_site SLICE_X9Y27 SLICEX internal 43)
	)
	(tile 41 21 INT_X8Y27 INT 1
		(primitive_site TIEOFF_X14Y54 TIEOFF internal 3)
	)
	(tile 41 22 CLEXL_X8Y27 CLEXL 2
		(primitive_site SLICE_X10Y27 SLICEL internal 45)
		(primitive_site SLICE_X11Y27 SLICEX internal 43)
	)
	(tile 41 23 NULL_X23Y31 NULL 0
	)
	(tile 41 24 REG_V_X8Y27 REG_V 0
	)
	(tile 41 25 INT_X9Y27 INT 1
		(primitive_site TIEOFF_X17Y54 TIEOFF internal 3)
	)
	(tile 41 26 CLEXM_X9Y27 CLEXM 2
		(primitive_site SLICE_X12Y27 SLICEM internal 50)
		(primitive_site SLICE_X13Y27 SLICEX internal 43)
	)
	(tile 41 27 INT_X10Y27 INT 1
		(primitive_site TIEOFF_X19Y54 TIEOFF internal 3)
	)
	(tile 41 28 CLEXL_X10Y27 CLEXL 2
		(primitive_site SLICE_X14Y27 SLICEL internal 45)
		(primitive_site SLICE_X15Y27 SLICEX internal 43)
	)
	(tile 41 29 INT_X11Y27 INT 1
		(primitive_site TIEOFF_X20Y54 TIEOFF internal 3)
	)
	(tile 41 30 CLEXM_X11Y27 CLEXM 2
		(primitive_site SLICE_X16Y27 SLICEM internal 50)
		(primitive_site SLICE_X17Y27 SLICEX internal 43)
	)
	(tile 41 31 INT_X12Y27 INT 1
		(primitive_site TIEOFF_X22Y54 TIEOFF internal 3)
	)
	(tile 41 32 CLEXL_X12Y27 CLEXL 2
		(primitive_site SLICE_X18Y27 SLICEL internal 45)
		(primitive_site SLICE_X19Y27 SLICEX internal 43)
	)
	(tile 41 33 INT_BRAM_X13Y27 INT_BRAM 1
		(primitive_site TIEOFF_X24Y54 TIEOFF internal 3)
	)
	(tile 41 34 INT_INTERFACE_X13Y27 INT_INTERFACE 0
	)
	(tile 41 35 NULL_X35Y31 NULL 0
	)
	(tile 41 36 INT_X14Y27 INT 1
		(primitive_site TIEOFF_X25Y54 TIEOFF internal 3)
	)
	(tile 41 37 CLEXM_X14Y27 CLEXM 2
		(primitive_site SLICE_X20Y27 SLICEM internal 50)
		(primitive_site SLICE_X21Y27 SLICEX internal 43)
	)
	(tile 41 38 INT_X15Y27 INT 1
		(primitive_site TIEOFF_X27Y54 TIEOFF internal 3)
	)
	(tile 41 39 CLEXL_X15Y27 CLEXL 2
		(primitive_site SLICE_X22Y27 SLICEL internal 45)
		(primitive_site SLICE_X23Y27 SLICEX internal 43)
	)
	(tile 41 40 INT_X16Y27 INT 1
		(primitive_site TIEOFF_X29Y54 TIEOFF internal 3)
	)
	(tile 41 41 INT_INTERFACE_X16Y27 INT_INTERFACE 0
	)
	(tile 41 42 MCB_MUI0R_X16Y27 MCB_MUI0R 0
	)
	(tile 41 43 IOI_RTERM_X43Y31 IOI_RTERM 0
	)
	(tile 41 44 EMP_RIOB_X16Y27 EMP_RIOB 0
	)
	(tile 42 0 LIOB_X0Y26 LIOB 2
		(primitive_site PAD165 IOBM unbonded 8)
		(primitive_site PAD166 IOBS unbonded 8)
	)
	(tile 42 1 IOI_LTERM_X1Y30 IOI_LTERM 0
	)
	(tile 42 2 LIOI_INT_X0Y26 LIOI_INT 1
		(primitive_site TIEOFF_X0Y52 TIEOFF internal 3)
	)
	(tile 42 3 LIOI_X0Y26 LIOI 7
		(primitive_site OLOGIC_X0Y24 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y24 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y24 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y25 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y25 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y25 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y52 TIEOFF internal 3)
	)
	(tile 42 4 MCB_INT_DQI_X0Y26 MCB_INT_DQI 1
		(primitive_site TIEOFF_X1Y53 TIEOFF internal 3)
	)
	(tile 42 5 INT_X1Y26 INT 1
		(primitive_site TIEOFF_X2Y52 TIEOFF internal 3)
	)
	(tile 42 6 CLEXM_X1Y26 CLEXM 2
		(primitive_site SLICE_X0Y26 SLICEM internal 50)
		(primitive_site SLICE_X1Y26 SLICEX internal 43)
	)
	(tile 42 7 INT_X2Y26 INT 1
		(primitive_site TIEOFF_X4Y52 TIEOFF internal 3)
	)
	(tile 42 8 CLEXL_X2Y26 CLEXL 2
		(primitive_site SLICE_X2Y26 SLICEL internal 45)
		(primitive_site SLICE_X3Y26 SLICEX internal 43)
	)
	(tile 42 9 INT_BRAM_X3Y26 INT_BRAM 1
		(primitive_site TIEOFF_X6Y52 TIEOFF internal 3)
	)
	(tile 42 10 INT_INTERFACE_X3Y26 INT_INTERFACE 0
	)
	(tile 42 11 NULL_X11Y30 NULL 0
	)
	(tile 42 12 INT_X4Y26 INT 1
		(primitive_site TIEOFF_X7Y52 TIEOFF internal 3)
	)
	(tile 42 13 CLEXM_X4Y26 CLEXM 2
		(primitive_site SLICE_X4Y26 SLICEM internal 50)
		(primitive_site SLICE_X5Y26 SLICEX internal 43)
	)
	(tile 42 14 INT_X5Y26 INT 1
		(primitive_site TIEOFF_X9Y52 TIEOFF internal 3)
	)
	(tile 42 15 CLEXL_X5Y26 CLEXL 2
		(primitive_site SLICE_X6Y26 SLICEL internal 45)
		(primitive_site SLICE_X7Y26 SLICEX internal 43)
	)
	(tile 42 16 INT_X6Y26 INT 1
		(primitive_site TIEOFF_X11Y52 TIEOFF internal 3)
	)
	(tile 42 17 INT_INTERFACE_X6Y26 INT_INTERFACE 0
	)
	(tile 42 18 NULL_X18Y30 NULL 0
	)
	(tile 42 19 INT_X7Y26 INT 1
		(primitive_site TIEOFF_X12Y52 TIEOFF internal 3)
	)
	(tile 42 20 CLEXM_X7Y26 CLEXM 2
		(primitive_site SLICE_X8Y26 SLICEM internal 50)
		(primitive_site SLICE_X9Y26 SLICEX internal 43)
	)
	(tile 42 21 INT_X8Y26 INT 1
		(primitive_site TIEOFF_X14Y52 TIEOFF internal 3)
	)
	(tile 42 22 CLEXL_X8Y26 CLEXL 2
		(primitive_site SLICE_X10Y26 SLICEL internal 45)
		(primitive_site SLICE_X11Y26 SLICEX internal 43)
	)
	(tile 42 23 NULL_X23Y30 NULL 0
	)
	(tile 42 24 REG_V_X8Y26 REG_V 0
	)
	(tile 42 25 INT_X9Y26 INT 1
		(primitive_site TIEOFF_X17Y52 TIEOFF internal 3)
	)
	(tile 42 26 CLEXM_X9Y26 CLEXM 2
		(primitive_site SLICE_X12Y26 SLICEM internal 50)
		(primitive_site SLICE_X13Y26 SLICEX internal 43)
	)
	(tile 42 27 INT_X10Y26 INT 1
		(primitive_site TIEOFF_X19Y52 TIEOFF internal 3)
	)
	(tile 42 28 CLEXL_X10Y26 CLEXL 2
		(primitive_site SLICE_X14Y26 SLICEL internal 45)
		(primitive_site SLICE_X15Y26 SLICEX internal 43)
	)
	(tile 42 29 INT_X11Y26 INT 1
		(primitive_site TIEOFF_X20Y52 TIEOFF internal 3)
	)
	(tile 42 30 CLEXM_X11Y26 CLEXM 2
		(primitive_site SLICE_X16Y26 SLICEM internal 50)
		(primitive_site SLICE_X17Y26 SLICEX internal 43)
	)
	(tile 42 31 INT_X12Y26 INT 1
		(primitive_site TIEOFF_X22Y52 TIEOFF internal 3)
	)
	(tile 42 32 CLEXL_X12Y26 CLEXL 2
		(primitive_site SLICE_X18Y26 SLICEL internal 45)
		(primitive_site SLICE_X19Y26 SLICEX internal 43)
	)
	(tile 42 33 INT_BRAM_X13Y26 INT_BRAM 1
		(primitive_site TIEOFF_X24Y52 TIEOFF internal 3)
	)
	(tile 42 34 INT_INTERFACE_X13Y26 INT_INTERFACE 0
	)
	(tile 42 35 NULL_X35Y30 NULL 0
	)
	(tile 42 36 INT_X14Y26 INT 1
		(primitive_site TIEOFF_X25Y52 TIEOFF internal 3)
	)
	(tile 42 37 CLEXM_X14Y26 CLEXM 2
		(primitive_site SLICE_X20Y26 SLICEM internal 50)
		(primitive_site SLICE_X21Y26 SLICEX internal 43)
	)
	(tile 42 38 INT_X15Y26 INT 1
		(primitive_site TIEOFF_X27Y52 TIEOFF internal 3)
	)
	(tile 42 39 CLEXL_X15Y26 CLEXL 2
		(primitive_site SLICE_X22Y26 SLICEL internal 45)
		(primitive_site SLICE_X23Y26 SLICEX internal 43)
	)
	(tile 42 40 IOI_INT_X16Y26 IOI_INT 1
		(primitive_site TIEOFF_X29Y52 TIEOFF internal 3)
	)
	(tile 42 41 RIOI_X16Y26 RIOI 7
		(primitive_site OLOGIC_X12Y24 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y24 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y24 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y25 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y25 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y25 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y52 TIEOFF internal 3)
	)
	(tile 42 42 MCB_INT_DQI_X16Y26 MCB_INT_DQI 1
		(primitive_site TIEOFF_X30Y53 TIEOFF internal 3)
	)
	(tile 42 43 IOI_RTERM_X43Y30 IOI_RTERM 0
	)
	(tile 42 44 RIOB_X16Y26 RIOB 2
		(primitive_site P82 IOBS bonded 8)
		(primitive_site P83 IOBM bonded 8)
	)
	(tile 43 0 EMP_LIOB_X0Y29 EMP_LIOB 0
	)
	(tile 43 1 IOI_LTERM_X1Y29 IOI_LTERM 0
	)
	(tile 43 2 INT_X0Y25 INT 1
		(primitive_site TIEOFF_X0Y50 TIEOFF internal 3)
	)
	(tile 43 3 INT_INTERFACE_X0Y25 INT_INTERFACE 0
	)
	(tile 43 4 NULL_X4Y29 NULL 0
	)
	(tile 43 5 INT_X1Y25 INT 1
		(primitive_site TIEOFF_X2Y50 TIEOFF internal 3)
	)
	(tile 43 6 CLEXM_X1Y25 CLEXM 2
		(primitive_site SLICE_X0Y25 SLICEM internal 50)
		(primitive_site SLICE_X1Y25 SLICEX internal 43)
	)
	(tile 43 7 INT_X2Y25 INT 1
		(primitive_site TIEOFF_X4Y50 TIEOFF internal 3)
	)
	(tile 43 8 CLEXL_X2Y25 CLEXL 2
		(primitive_site SLICE_X2Y25 SLICEL internal 45)
		(primitive_site SLICE_X3Y25 SLICEX internal 43)
	)
	(tile 43 9 INT_BRAM_X3Y25 INT_BRAM 1
		(primitive_site TIEOFF_X6Y50 TIEOFF internal 3)
	)
	(tile 43 10 INT_INTERFACE_X3Y25 INT_INTERFACE 0
	)
	(tile 43 11 NULL_X11Y29 NULL 0
	)
	(tile 43 12 INT_X4Y25 INT 1
		(primitive_site TIEOFF_X7Y50 TIEOFF internal 3)
	)
	(tile 43 13 CLEXM_X4Y25 CLEXM 2
		(primitive_site SLICE_X4Y25 SLICEM internal 50)
		(primitive_site SLICE_X5Y25 SLICEX internal 43)
	)
	(tile 43 14 INT_X5Y25 INT 1
		(primitive_site TIEOFF_X9Y50 TIEOFF internal 3)
	)
	(tile 43 15 CLEXL_X5Y25 CLEXL 2
		(primitive_site SLICE_X6Y25 SLICEL internal 45)
		(primitive_site SLICE_X7Y25 SLICEX internal 43)
	)
	(tile 43 16 INT_X6Y25 INT 1
		(primitive_site TIEOFF_X11Y50 TIEOFF internal 3)
	)
	(tile 43 17 INT_INTERFACE_X6Y25 INT_INTERFACE 0
	)
	(tile 43 18 NULL_X18Y29 NULL 0
	)
	(tile 43 19 INT_X7Y25 INT 1
		(primitive_site TIEOFF_X12Y50 TIEOFF internal 3)
	)
	(tile 43 20 CLEXM_X7Y25 CLEXM 2
		(primitive_site SLICE_X8Y25 SLICEM internal 50)
		(primitive_site SLICE_X9Y25 SLICEX internal 43)
	)
	(tile 43 21 INT_X8Y25 INT 1
		(primitive_site TIEOFF_X14Y50 TIEOFF internal 3)
	)
	(tile 43 22 CLEXL_X8Y25 CLEXL 2
		(primitive_site SLICE_X10Y25 SLICEL internal 45)
		(primitive_site SLICE_X11Y25 SLICEX internal 43)
	)
	(tile 43 23 NULL_X23Y29 NULL 0
	)
	(tile 43 24 REG_V_X8Y25 REG_V 0
	)
	(tile 43 25 INT_X9Y25 INT 1
		(primitive_site TIEOFF_X17Y50 TIEOFF internal 3)
	)
	(tile 43 26 CLEXM_X9Y25 CLEXM 2
		(primitive_site SLICE_X12Y25 SLICEM internal 50)
		(primitive_site SLICE_X13Y25 SLICEX internal 43)
	)
	(tile 43 27 INT_X10Y25 INT 1
		(primitive_site TIEOFF_X19Y50 TIEOFF internal 3)
	)
	(tile 43 28 CLEXL_X10Y25 CLEXL 2
		(primitive_site SLICE_X14Y25 SLICEL internal 45)
		(primitive_site SLICE_X15Y25 SLICEX internal 43)
	)
	(tile 43 29 INT_X11Y25 INT 1
		(primitive_site TIEOFF_X20Y50 TIEOFF internal 3)
	)
	(tile 43 30 CLEXM_X11Y25 CLEXM 2
		(primitive_site SLICE_X16Y25 SLICEM internal 50)
		(primitive_site SLICE_X17Y25 SLICEX internal 43)
	)
	(tile 43 31 INT_X12Y25 INT 1
		(primitive_site TIEOFF_X22Y50 TIEOFF internal 3)
	)
	(tile 43 32 CLEXL_X12Y25 CLEXL 2
		(primitive_site SLICE_X18Y25 SLICEL internal 45)
		(primitive_site SLICE_X19Y25 SLICEX internal 43)
	)
	(tile 43 33 INT_BRAM_X13Y25 INT_BRAM 1
		(primitive_site TIEOFF_X24Y50 TIEOFF internal 3)
	)
	(tile 43 34 INT_INTERFACE_X13Y25 INT_INTERFACE 0
	)
	(tile 43 35 NULL_X35Y29 NULL 0
	)
	(tile 43 36 INT_X14Y25 INT 1
		(primitive_site TIEOFF_X25Y50 TIEOFF internal 3)
	)
	(tile 43 37 CLEXM_X14Y25 CLEXM 2
		(primitive_site SLICE_X20Y25 SLICEM internal 50)
		(primitive_site SLICE_X21Y25 SLICEX internal 43)
	)
	(tile 43 38 INT_X15Y25 INT 1
		(primitive_site TIEOFF_X27Y50 TIEOFF internal 3)
	)
	(tile 43 39 CLEXL_X15Y25 CLEXL 2
		(primitive_site SLICE_X22Y25 SLICEL internal 45)
		(primitive_site SLICE_X23Y25 SLICEX internal 43)
	)
	(tile 43 40 INT_X16Y25 INT 1
		(primitive_site TIEOFF_X29Y50 TIEOFF internal 3)
	)
	(tile 43 41 INT_INTERFACE_X16Y25 INT_INTERFACE 0
	)
	(tile 43 42 NULL_X42Y29 NULL 0
	)
	(tile 43 43 IOI_RTERM_X43Y29 IOI_RTERM 0
	)
	(tile 43 44 EMP_RIOB_X16Y25 EMP_RIOB 0
	)
	(tile 44 0 EMP_LIOB_X0Y28 EMP_LIOB 0
	)
	(tile 44 1 IOI_LTERM_X1Y28 IOI_LTERM 0
	)
	(tile 44 2 INT_X0Y24 INT 1
		(primitive_site TIEOFF_X0Y48 TIEOFF internal 3)
	)
	(tile 44 3 INT_INTERFACE_X0Y24 INT_INTERFACE 0
	)
	(tile 44 4 MCB_MUI0W_X0Y24 MCB_MUI0W 0
	)
	(tile 44 5 INT_X1Y24 INT 1
		(primitive_site TIEOFF_X2Y48 TIEOFF internal 3)
	)
	(tile 44 6 CLEXM_X1Y24 CLEXM 2
		(primitive_site SLICE_X0Y24 SLICEM internal 50)
		(primitive_site SLICE_X1Y24 SLICEX internal 43)
	)
	(tile 44 7 INT_X2Y24 INT 1
		(primitive_site TIEOFF_X4Y48 TIEOFF internal 3)
	)
	(tile 44 8 CLEXL_X2Y24 CLEXL 2
		(primitive_site SLICE_X2Y24 SLICEL internal 45)
		(primitive_site SLICE_X3Y24 SLICEX internal 43)
	)
	(tile 44 9 INT_BRAM_X3Y24 INT_BRAM 1
		(primitive_site TIEOFF_X6Y48 TIEOFF internal 3)
	)
	(tile 44 10 INT_INTERFACE_X3Y24 INT_INTERFACE 0
	)
	(tile 44 11 BRAMSITE2_X3Y24 BRAMSITE2 3
		(primitive_site RAMB16_X0Y12 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y12 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y13 RAMB8BWER internal 110)
	)
	(tile 44 12 INT_X4Y24 INT 1
		(primitive_site TIEOFF_X7Y48 TIEOFF internal 3)
	)
	(tile 44 13 CLEXM_X4Y24 CLEXM 2
		(primitive_site SLICE_X4Y24 SLICEM internal 50)
		(primitive_site SLICE_X5Y24 SLICEX internal 43)
	)
	(tile 44 14 INT_X5Y24 INT 1
		(primitive_site TIEOFF_X9Y48 TIEOFF internal 3)
	)
	(tile 44 15 CLEXL_X5Y24 CLEXL 2
		(primitive_site SLICE_X6Y24 SLICEL internal 45)
		(primitive_site SLICE_X7Y24 SLICEX internal 43)
	)
	(tile 44 16 INT_X6Y24 INT 1
		(primitive_site TIEOFF_X11Y48 TIEOFF internal 3)
	)
	(tile 44 17 INT_INTERFACE_X6Y24 INT_INTERFACE 0
	)
	(tile 44 18 MACCSITE2_X6Y24 MACCSITE2 1
		(primitive_site DSP48_X0Y6 DSP48A1 internal 346)
	)
	(tile 44 19 INT_X7Y24 INT 1
		(primitive_site TIEOFF_X12Y48 TIEOFF internal 3)
	)
	(tile 44 20 CLEXM_X7Y24 CLEXM 2
		(primitive_site SLICE_X8Y24 SLICEM internal 50)
		(primitive_site SLICE_X9Y24 SLICEX internal 43)
	)
	(tile 44 21 IOI_INT_X8Y24 IOI_INT 1
		(primitive_site TIEOFF_X14Y48 TIEOFF internal 3)
	)
	(tile 44 22 INT_INTERFACE_IOI_X8Y24 INT_INTERFACE_IOI 0
	)
	(tile 44 23 CMT_PLL_BOT_X8Y24 CMT_PLL_BOT 2
		(primitive_site TIEOFF_X16Y49 TIEOFF internal 3)
		(primitive_site PLL_ADV_X0Y0 PLL_ADV internal 99)
	)
	(tile 44 24 REG_V_X8Y24 REG_V 0
	)
	(tile 44 25 INT_X9Y24 INT 1
		(primitive_site TIEOFF_X17Y48 TIEOFF internal 3)
	)
	(tile 44 26 CLEXM_X9Y24 CLEXM 2
		(primitive_site SLICE_X12Y24 SLICEM internal 50)
		(primitive_site SLICE_X13Y24 SLICEX internal 43)
	)
	(tile 44 27 INT_X10Y24 INT 1
		(primitive_site TIEOFF_X19Y48 TIEOFF internal 3)
	)
	(tile 44 28 CLEXL_X10Y24 CLEXL 2
		(primitive_site SLICE_X14Y24 SLICEL internal 45)
		(primitive_site SLICE_X15Y24 SLICEX internal 43)
	)
	(tile 44 29 INT_X11Y24 INT 1
		(primitive_site TIEOFF_X20Y48 TIEOFF internal 3)
	)
	(tile 44 30 CLEXM_X11Y24 CLEXM 2
		(primitive_site SLICE_X16Y24 SLICEM internal 50)
		(primitive_site SLICE_X17Y24 SLICEX internal 43)
	)
	(tile 44 31 INT_X12Y24 INT 1
		(primitive_site TIEOFF_X22Y48 TIEOFF internal 3)
	)
	(tile 44 32 CLEXL_X12Y24 CLEXL 2
		(primitive_site SLICE_X18Y24 SLICEL internal 45)
		(primitive_site SLICE_X19Y24 SLICEX internal 43)
	)
	(tile 44 33 INT_BRAM_X13Y24 INT_BRAM 1
		(primitive_site TIEOFF_X24Y48 TIEOFF internal 3)
	)
	(tile 44 34 INT_INTERFACE_X13Y24 INT_INTERFACE 0
	)
	(tile 44 35 BRAMSITE2_X13Y24 BRAMSITE2 3
		(primitive_site RAMB16_X1Y12 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y12 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y13 RAMB8BWER internal 110)
	)
	(tile 44 36 INT_X14Y24 INT 1
		(primitive_site TIEOFF_X25Y48 TIEOFF internal 3)
	)
	(tile 44 37 CLEXM_X14Y24 CLEXM 2
		(primitive_site SLICE_X20Y24 SLICEM internal 50)
		(primitive_site SLICE_X21Y24 SLICEX internal 43)
	)
	(tile 44 38 INT_X15Y24 INT 1
		(primitive_site TIEOFF_X27Y48 TIEOFF internal 3)
	)
	(tile 44 39 CLEXL_X15Y24 CLEXL 2
		(primitive_site SLICE_X22Y24 SLICEL internal 45)
		(primitive_site SLICE_X23Y24 SLICEX internal 43)
	)
	(tile 44 40 INT_X16Y24 INT 1
		(primitive_site TIEOFF_X29Y48 TIEOFF internal 3)
	)
	(tile 44 41 INT_INTERFACE_X16Y24 INT_INTERFACE 0
	)
	(tile 44 42 MCB_MUI0W_X16Y24 MCB_MUI0W 0
	)
	(tile 44 43 IOI_RTERM_X43Y28 IOI_RTERM 0
	)
	(tile 44 44 EMP_RIOB_X16Y24 EMP_RIOB 0
	)
	(tile 45 0 HCLK_IOIL_EMP_X0Y27 HCLK_IOIL_EMP 0
	)
	(tile 45 1 HCLK_IOI_LTERM_X1Y27 HCLK_IOI_LTERM 0
	)
	(tile 45 2 HCLK_IOIL_INT_X0Y23 HCLK_IOIL_INT 0
	)
	(tile 45 3 HCLK_IOIL_BOT_UP_X0Y23 HCLK_IOIL_BOT_UP 0
	)
	(tile 45 4 MCB_HCLK_X0Y23 MCB_HCLK 0
	)
	(tile 45 5 HCLK_CLB_XM_INT_X1Y23 HCLK_CLB_XM_INT 0
	)
	(tile 45 6 HCLK_CLB_XM_CLE_X1Y23 HCLK_CLB_XM_CLE 0
	)
	(tile 45 7 HCLK_CLB_XL_INT_X2Y23 HCLK_CLB_XL_INT 0
	)
	(tile 45 8 HCLK_CLB_XL_CLE_X2Y23 HCLK_CLB_XL_CLE 0
	)
	(tile 45 9 BRAM_HCLK_FEEDTHRU_X3Y23 BRAM_HCLK_FEEDTHRU 0
	)
	(tile 45 10 BRAM_HCLK_FEEDTHRU_INTER_X3Y23 BRAM_HCLK_FEEDTHRU_INTER 0
	)
	(tile 45 11 HCLK_BRAM_FEEDTHRU_X3Y23 HCLK_BRAM_FEEDTHRU 0
	)
	(tile 45 12 HCLK_CLB_XM_INT_X4Y23 HCLK_CLB_XM_INT 0
	)
	(tile 45 13 HCLK_CLB_XM_CLE_X4Y23 HCLK_CLB_XM_CLE 0
	)
	(tile 45 14 HCLK_CLB_XL_INT_X5Y23 HCLK_CLB_XL_INT 0
	)
	(tile 45 15 HCLK_CLB_XL_CLE_X5Y23 HCLK_CLB_XL_CLE 0
	)
	(tile 45 16 DSP_INT_HCLK_FEEDTHRU_X6Y23 DSP_INT_HCLK_FEEDTHRU 0
	)
	(tile 45 17 DSP_CLB_HCLK_FEEDTHRU_X6Y23 DSP_CLB_HCLK_FEEDTHRU 0
	)
	(tile 45 18 DSP_HCLK_FEEDTHRU_TOP_X6Y23 DSP_HCLK_FEEDTHRU_TOP 0
	)
	(tile 45 19 HCLK_CLB_XM_INT_X7Y23 HCLK_CLB_XM_INT 0
	)
	(tile 45 20 HCLK_CLB_XM_CLE_X7Y23 HCLK_CLB_XM_CLE 0
	)
	(tile 45 21 HCLK_CLB_XL_INT_X8Y23 HCLK_CLB_XL_INT 0
	)
	(tile 45 22 HCLK_CLB_XL_CLE_X8Y23 HCLK_CLB_XL_CLE 0
	)
	(tile 45 23 NULL_X23Y27 NULL 0
	)
	(tile 45 24 REG_V_HCLK_X23Y27 REG_V_HCLK 32
		(primitive_site BUFH_X0Y63 BUFH internal 2)
		(primitive_site BUFH_X0Y62 BUFH internal 2)
		(primitive_site BUFH_X0Y61 BUFH internal 2)
		(primitive_site BUFH_X0Y60 BUFH internal 2)
		(primitive_site BUFH_X0Y59 BUFH internal 2)
		(primitive_site BUFH_X0Y58 BUFH internal 2)
		(primitive_site BUFH_X0Y57 BUFH internal 2)
		(primitive_site BUFH_X0Y56 BUFH internal 2)
		(primitive_site BUFH_X0Y55 BUFH internal 2)
		(primitive_site BUFH_X0Y54 BUFH internal 2)
		(primitive_site BUFH_X0Y53 BUFH internal 2)
		(primitive_site BUFH_X0Y52 BUFH internal 2)
		(primitive_site BUFH_X0Y51 BUFH internal 2)
		(primitive_site BUFH_X0Y50 BUFH internal 2)
		(primitive_site BUFH_X0Y49 BUFH internal 2)
		(primitive_site BUFH_X0Y48 BUFH internal 2)
		(primitive_site BUFH_X3Y47 BUFH internal 2)
		(primitive_site BUFH_X3Y46 BUFH internal 2)
		(primitive_site BUFH_X3Y45 BUFH internal 2)
		(primitive_site BUFH_X3Y44 BUFH internal 2)
		(primitive_site BUFH_X3Y43 BUFH internal 2)
		(primitive_site BUFH_X3Y42 BUFH internal 2)
		(primitive_site BUFH_X3Y41 BUFH internal 2)
		(primitive_site BUFH_X3Y40 BUFH internal 2)
		(primitive_site BUFH_X3Y39 BUFH internal 2)
		(primitive_site BUFH_X3Y38 BUFH internal 2)
		(primitive_site BUFH_X3Y37 BUFH internal 2)
		(primitive_site BUFH_X3Y36 BUFH internal 2)
		(primitive_site BUFH_X3Y35 BUFH internal 2)
		(primitive_site BUFH_X3Y34 BUFH internal 2)
		(primitive_site BUFH_X3Y33 BUFH internal 2)
		(primitive_site BUFH_X3Y32 BUFH internal 2)
	)
	(tile 45 25 HCLK_CLB_XM_INT_X9Y23 HCLK_CLB_XM_INT 0
	)
	(tile 45 26 HCLK_CLB_XM_CLE_X9Y23 HCLK_CLB_XM_CLE 0
	)
	(tile 45 27 HCLK_CLB_XL_INT_X10Y23 HCLK_CLB_XL_INT 0
	)
	(tile 45 28 HCLK_CLB_XL_CLE_X10Y23 HCLK_CLB_XL_CLE 0
	)
	(tile 45 29 HCLK_CLB_XM_INT_X11Y23 HCLK_CLB_XM_INT 0
	)
	(tile 45 30 HCLK_CLB_XM_CLE_X11Y23 HCLK_CLB_XM_CLE 0
	)
	(tile 45 31 HCLK_CLB_XL_INT_X12Y23 HCLK_CLB_XL_INT 0
	)
	(tile 45 32 HCLK_CLB_XL_CLE_X12Y23 HCLK_CLB_XL_CLE 0
	)
	(tile 45 33 BRAM_HCLK_FEEDTHRU_X13Y23 BRAM_HCLK_FEEDTHRU 0
	)
	(tile 45 34 BRAM_HCLK_FEEDTHRU_INTER_X13Y23 BRAM_HCLK_FEEDTHRU_INTER 0
	)
	(tile 45 35 HCLK_BRAM_FEEDTHRU_X13Y23 HCLK_BRAM_FEEDTHRU 0
	)
	(tile 45 36 HCLK_CLB_XM_INT_X14Y23 HCLK_CLB_XM_INT 0
	)
	(tile 45 37 HCLK_CLB_XM_CLE_X14Y23 HCLK_CLB_XM_CLE 0
	)
	(tile 45 38 HCLK_CLB_XL_INT_X15Y23 HCLK_CLB_XL_INT 0
	)
	(tile 45 39 HCLK_CLB_XL_CLE_X15Y23 HCLK_CLB_XL_CLE 0
	)
	(tile 45 40 HCLK_IOIR_INT_X16Y23 HCLK_IOIR_INT 0
	)
	(tile 45 41 HCLK_IOIR_BOT_UP_X16Y23 HCLK_IOIR_BOT_UP 0
	)
	(tile 45 42 MCB_HCLK_X16Y23 MCB_HCLK 0
	)
	(tile 45 43 HCLK_IOI_RTERM_X43Y27 HCLK_IOI_RTERM 0
	)
	(tile 45 44 HCLK_IOIR_EMP_X43Y27 HCLK_IOIR_EMP 0
	)
	(tile 46 0 LIOB_X0Y23 LIOB 2
		(primitive_site PAD163 IOBM unbonded 8)
		(primitive_site PAD164 IOBS unbonded 8)
	)
	(tile 46 1 IOI_LTERM_X1Y26 IOI_LTERM 0
	)
	(tile 46 2 LIOI_INT_X0Y23 LIOI_INT 1
		(primitive_site TIEOFF_X0Y46 TIEOFF internal 3)
	)
	(tile 46 3 LIOI_X0Y23 LIOI 7
		(primitive_site OLOGIC_X0Y22 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y22 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y22 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y23 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y23 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y23 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y46 TIEOFF internal 3)
	)
	(tile 46 4 MCB_INT_BOT_X0Y23 MCB_INT_BOT 0
	)
	(tile 46 5 INT_X1Y23 INT 1
		(primitive_site TIEOFF_X2Y46 TIEOFF internal 3)
	)
	(tile 46 6 CLEXM_X1Y23 CLEXM 2
		(primitive_site SLICE_X0Y23 SLICEM internal 50)
		(primitive_site SLICE_X1Y23 SLICEX internal 43)
	)
	(tile 46 7 INT_X2Y23 INT 1
		(primitive_site TIEOFF_X4Y46 TIEOFF internal 3)
	)
	(tile 46 8 CLEXL_X2Y23 CLEXL 2
		(primitive_site SLICE_X2Y23 SLICEL internal 45)
		(primitive_site SLICE_X3Y23 SLICEX internal 43)
	)
	(tile 46 9 INT_BRAM_X3Y23 INT_BRAM 1
		(primitive_site TIEOFF_X6Y46 TIEOFF internal 3)
	)
	(tile 46 10 INT_INTERFACE_X3Y23 INT_INTERFACE 0
	)
	(tile 46 11 NULL_X11Y26 NULL 0
	)
	(tile 46 12 INT_X4Y23 INT 1
		(primitive_site TIEOFF_X7Y46 TIEOFF internal 3)
	)
	(tile 46 13 CLEXM_X4Y23 CLEXM 2
		(primitive_site SLICE_X4Y23 SLICEM internal 50)
		(primitive_site SLICE_X5Y23 SLICEX internal 43)
	)
	(tile 46 14 INT_X5Y23 INT 1
		(primitive_site TIEOFF_X9Y46 TIEOFF internal 3)
	)
	(tile 46 15 CLEXL_X5Y23 CLEXL 2
		(primitive_site SLICE_X6Y23 SLICEL internal 45)
		(primitive_site SLICE_X7Y23 SLICEX internal 43)
	)
	(tile 46 16 INT_X6Y23 INT 1
		(primitive_site TIEOFF_X11Y46 TIEOFF internal 3)
	)
	(tile 46 17 INT_INTERFACE_X6Y23 INT_INTERFACE 0
	)
	(tile 46 18 NULL_X18Y26 NULL 0
	)
	(tile 46 19 INT_X7Y23 INT 1
		(primitive_site TIEOFF_X12Y46 TIEOFF internal 3)
	)
	(tile 46 20 CLEXM_X7Y23 CLEXM 2
		(primitive_site SLICE_X8Y23 SLICEM internal 50)
		(primitive_site SLICE_X9Y23 SLICEX internal 43)
	)
	(tile 46 21 INT_X8Y23 INT 1
		(primitive_site TIEOFF_X14Y46 TIEOFF internal 3)
	)
	(tile 46 22 INT_INTERFACE_CARRY_X8Y23 INT_INTERFACE_CARRY 0
	)
	(tile 46 23 NULL_X23Y26 NULL 0
	)
	(tile 46 24 REG_V_MEMB_BOT_X8Y23 REG_V_MEMB_BOT 0
	)
	(tile 46 25 INT_X9Y23 INT 1
		(primitive_site TIEOFF_X17Y46 TIEOFF internal 3)
	)
	(tile 46 26 CLEXM_X9Y23 CLEXM 2
		(primitive_site SLICE_X12Y23 SLICEM internal 50)
		(primitive_site SLICE_X13Y23 SLICEX internal 43)
	)
	(tile 46 27 INT_X10Y23 INT 1
		(primitive_site TIEOFF_X19Y46 TIEOFF internal 3)
	)
	(tile 46 28 CLEXL_X10Y23 CLEXL 2
		(primitive_site SLICE_X14Y23 SLICEL internal 45)
		(primitive_site SLICE_X15Y23 SLICEX internal 43)
	)
	(tile 46 29 INT_X11Y23 INT 1
		(primitive_site TIEOFF_X20Y46 TIEOFF internal 3)
	)
	(tile 46 30 CLEXM_X11Y23 CLEXM 2
		(primitive_site SLICE_X16Y23 SLICEM internal 50)
		(primitive_site SLICE_X17Y23 SLICEX internal 43)
	)
	(tile 46 31 INT_X12Y23 INT 1
		(primitive_site TIEOFF_X22Y46 TIEOFF internal 3)
	)
	(tile 46 32 CLEXL_X12Y23 CLEXL 2
		(primitive_site SLICE_X18Y23 SLICEL internal 45)
		(primitive_site SLICE_X19Y23 SLICEX internal 43)
	)
	(tile 46 33 INT_BRAM_X13Y23 INT_BRAM 1
		(primitive_site TIEOFF_X24Y46 TIEOFF internal 3)
	)
	(tile 46 34 INT_INTERFACE_X13Y23 INT_INTERFACE 0
	)
	(tile 46 35 NULL_X35Y26 NULL 0
	)
	(tile 46 36 INT_X14Y23 INT 1
		(primitive_site TIEOFF_X25Y46 TIEOFF internal 3)
	)
	(tile 46 37 CLEXM_X14Y23 CLEXM 2
		(primitive_site SLICE_X20Y23 SLICEM internal 50)
		(primitive_site SLICE_X21Y23 SLICEX internal 43)
	)
	(tile 46 38 INT_X15Y23 INT 1
		(primitive_site TIEOFF_X27Y46 TIEOFF internal 3)
	)
	(tile 46 39 CLEXL_X15Y23 CLEXL 2
		(primitive_site SLICE_X22Y23 SLICEL internal 45)
		(primitive_site SLICE_X23Y23 SLICEX internal 43)
	)
	(tile 46 40 IOI_INT_X16Y23 IOI_INT 1
		(primitive_site TIEOFF_X29Y46 TIEOFF internal 3)
	)
	(tile 46 41 RIOI_X16Y23 RIOI 7
		(primitive_site OLOGIC_X12Y22 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y22 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y22 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y23 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y23 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y23 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y46 TIEOFF internal 3)
	)
	(tile 46 42 MCB_INT_BOT_X16Y23 MCB_INT_BOT 0
	)
	(tile 46 43 IOI_RTERM_X43Y26 IOI_RTERM 0
	)
	(tile 46 44 RIOB_X16Y23 RIOB 2
		(primitive_site P80 IOBS bonded 8)
		(primitive_site P81 IOBM bonded 8)
	)
	(tile 47 0 EMP_LIOB_X0Y25 EMP_LIOB 0
	)
	(tile 47 1 IOI_LTERM_X1Y25 IOI_LTERM 0
	)
	(tile 47 2 INT_X0Y22 INT 1
		(primitive_site TIEOFF_X0Y44 TIEOFF internal 3)
	)
	(tile 47 3 INT_INTERFACE_X0Y22 INT_INTERFACE 0
	)
	(tile 47 4 NULL_X4Y25 NULL 0
	)
	(tile 47 5 INT_X1Y22 INT 1
		(primitive_site TIEOFF_X2Y44 TIEOFF internal 3)
	)
	(tile 47 6 CLEXM_X1Y22 CLEXM 2
		(primitive_site SLICE_X0Y22 SLICEM internal 50)
		(primitive_site SLICE_X1Y22 SLICEX internal 43)
	)
	(tile 47 7 INT_X2Y22 INT 1
		(primitive_site TIEOFF_X4Y44 TIEOFF internal 3)
	)
	(tile 47 8 CLEXL_X2Y22 CLEXL 2
		(primitive_site SLICE_X2Y22 SLICEL internal 45)
		(primitive_site SLICE_X3Y22 SLICEX internal 43)
	)
	(tile 47 9 INT_BRAM_X3Y22 INT_BRAM 1
		(primitive_site TIEOFF_X6Y44 TIEOFF internal 3)
	)
	(tile 47 10 INT_INTERFACE_X3Y22 INT_INTERFACE 0
	)
	(tile 47 11 NULL_X11Y25 NULL 0
	)
	(tile 47 12 INT_X4Y22 INT 1
		(primitive_site TIEOFF_X7Y44 TIEOFF internal 3)
	)
	(tile 47 13 CLEXM_X4Y22 CLEXM 2
		(primitive_site SLICE_X4Y22 SLICEM internal 50)
		(primitive_site SLICE_X5Y22 SLICEX internal 43)
	)
	(tile 47 14 INT_X5Y22 INT 1
		(primitive_site TIEOFF_X9Y44 TIEOFF internal 3)
	)
	(tile 47 15 CLEXL_X5Y22 CLEXL 2
		(primitive_site SLICE_X6Y22 SLICEL internal 45)
		(primitive_site SLICE_X7Y22 SLICEX internal 43)
	)
	(tile 47 16 INT_X6Y22 INT 1
		(primitive_site TIEOFF_X11Y44 TIEOFF internal 3)
	)
	(tile 47 17 INT_INTERFACE_X6Y22 INT_INTERFACE 0
	)
	(tile 47 18 NULL_X18Y25 NULL 0
	)
	(tile 47 19 INT_X7Y22 INT 1
		(primitive_site TIEOFF_X12Y44 TIEOFF internal 3)
	)
	(tile 47 20 CLEXM_X7Y22 CLEXM 2
		(primitive_site SLICE_X8Y22 SLICEM internal 50)
		(primitive_site SLICE_X9Y22 SLICEX internal 43)
	)
	(tile 47 21 INT_X8Y22 INT 1
		(primitive_site TIEOFF_X14Y44 TIEOFF internal 3)
	)
	(tile 47 22 CLEXL_X8Y22 CLEXL 2
		(primitive_site SLICE_X10Y22 SLICEL internal 45)
		(primitive_site SLICE_X11Y22 SLICEX internal 43)
	)
	(tile 47 23 NULL_X23Y25 NULL 0
	)
	(tile 47 24 REG_V_X8Y22 REG_V 0
	)
	(tile 47 25 INT_X9Y22 INT 1
		(primitive_site TIEOFF_X17Y44 TIEOFF internal 3)
	)
	(tile 47 26 CLEXM_X9Y22 CLEXM 2
		(primitive_site SLICE_X12Y22 SLICEM internal 50)
		(primitive_site SLICE_X13Y22 SLICEX internal 43)
	)
	(tile 47 27 INT_X10Y22 INT 1
		(primitive_site TIEOFF_X19Y44 TIEOFF internal 3)
	)
	(tile 47 28 CLEXL_X10Y22 CLEXL 2
		(primitive_site SLICE_X14Y22 SLICEL internal 45)
		(primitive_site SLICE_X15Y22 SLICEX internal 43)
	)
	(tile 47 29 INT_X11Y22 INT 1
		(primitive_site TIEOFF_X20Y44 TIEOFF internal 3)
	)
	(tile 47 30 CLEXM_X11Y22 CLEXM 2
		(primitive_site SLICE_X16Y22 SLICEM internal 50)
		(primitive_site SLICE_X17Y22 SLICEX internal 43)
	)
	(tile 47 31 INT_X12Y22 INT 1
		(primitive_site TIEOFF_X22Y44 TIEOFF internal 3)
	)
	(tile 47 32 CLEXL_X12Y22 CLEXL 2
		(primitive_site SLICE_X18Y22 SLICEL internal 45)
		(primitive_site SLICE_X19Y22 SLICEX internal 43)
	)
	(tile 47 33 INT_BRAM_X13Y22 INT_BRAM 1
		(primitive_site TIEOFF_X24Y44 TIEOFF internal 3)
	)
	(tile 47 34 INT_INTERFACE_X13Y22 INT_INTERFACE 0
	)
	(tile 47 35 NULL_X35Y25 NULL 0
	)
	(tile 47 36 INT_X14Y22 INT 1
		(primitive_site TIEOFF_X25Y44 TIEOFF internal 3)
	)
	(tile 47 37 CLEXM_X14Y22 CLEXM 2
		(primitive_site SLICE_X20Y22 SLICEM internal 50)
		(primitive_site SLICE_X21Y22 SLICEX internal 43)
	)
	(tile 47 38 INT_X15Y22 INT 1
		(primitive_site TIEOFF_X27Y44 TIEOFF internal 3)
	)
	(tile 47 39 CLEXL_X15Y22 CLEXL 2
		(primitive_site SLICE_X22Y22 SLICEL internal 45)
		(primitive_site SLICE_X23Y22 SLICEX internal 43)
	)
	(tile 47 40 INT_X16Y22 INT 1
		(primitive_site TIEOFF_X29Y44 TIEOFF internal 3)
	)
	(tile 47 41 INT_INTERFACE_X16Y22 INT_INTERFACE 0
	)
	(tile 47 42 NULL_X42Y25 NULL 0
	)
	(tile 47 43 IOI_RTERM_X43Y25 IOI_RTERM 0
	)
	(tile 47 44 EMP_RIOB_X16Y22 EMP_RIOB 0
	)
	(tile 48 0 EMP_LIOB_X0Y24 EMP_LIOB 0
	)
	(tile 48 1 IOI_LTERM_X1Y24 IOI_LTERM 0
	)
	(tile 48 2 INT_X0Y21 INT 1
		(primitive_site TIEOFF_X0Y42 TIEOFF internal 3)
	)
	(tile 48 3 INT_INTERFACE_X0Y21 INT_INTERFACE 0
	)
	(tile 48 4 MCB_MUI1R_X0Y21 MCB_MUI1R 0
	)
	(tile 48 5 INT_X1Y21 INT 1
		(primitive_site TIEOFF_X2Y42 TIEOFF internal 3)
	)
	(tile 48 6 CLEXM_X1Y21 CLEXM 2
		(primitive_site SLICE_X0Y21 SLICEM internal 50)
		(primitive_site SLICE_X1Y21 SLICEX internal 43)
	)
	(tile 48 7 INT_X2Y21 INT 1
		(primitive_site TIEOFF_X4Y42 TIEOFF internal 3)
	)
	(tile 48 8 CLEXL_X2Y21 CLEXL 2
		(primitive_site SLICE_X2Y21 SLICEL internal 45)
		(primitive_site SLICE_X3Y21 SLICEX internal 43)
	)
	(tile 48 9 INT_BRAM_X3Y21 INT_BRAM 1
		(primitive_site TIEOFF_X6Y42 TIEOFF internal 3)
	)
	(tile 48 10 INT_INTERFACE_X3Y21 INT_INTERFACE 0
	)
	(tile 48 11 NULL_X11Y24 NULL 0
	)
	(tile 48 12 INT_X4Y21 INT 1
		(primitive_site TIEOFF_X7Y42 TIEOFF internal 3)
	)
	(tile 48 13 CLEXM_X4Y21 CLEXM 2
		(primitive_site SLICE_X4Y21 SLICEM internal 50)
		(primitive_site SLICE_X5Y21 SLICEX internal 43)
	)
	(tile 48 14 INT_X5Y21 INT 1
		(primitive_site TIEOFF_X9Y42 TIEOFF internal 3)
	)
	(tile 48 15 CLEXL_X5Y21 CLEXL 2
		(primitive_site SLICE_X6Y21 SLICEL internal 45)
		(primitive_site SLICE_X7Y21 SLICEX internal 43)
	)
	(tile 48 16 INT_X6Y21 INT 1
		(primitive_site TIEOFF_X11Y42 TIEOFF internal 3)
	)
	(tile 48 17 INT_INTERFACE_X6Y21 INT_INTERFACE 0
	)
	(tile 48 18 NULL_X18Y24 NULL 0
	)
	(tile 48 19 INT_X7Y21 INT 1
		(primitive_site TIEOFF_X12Y42 TIEOFF internal 3)
	)
	(tile 48 20 CLEXM_X7Y21 CLEXM 2
		(primitive_site SLICE_X8Y21 SLICEM internal 50)
		(primitive_site SLICE_X9Y21 SLICEX internal 43)
	)
	(tile 48 21 INT_X8Y21 INT 1
		(primitive_site TIEOFF_X14Y42 TIEOFF internal 3)
	)
	(tile 48 22 CLEXL_X8Y21 CLEXL 2
		(primitive_site SLICE_X10Y21 SLICEL internal 45)
		(primitive_site SLICE_X11Y21 SLICEX internal 43)
	)
	(tile 48 23 NULL_X23Y24 NULL 0
	)
	(tile 48 24 REG_V_X8Y21 REG_V 0
	)
	(tile 48 25 INT_X9Y21 INT 1
		(primitive_site TIEOFF_X17Y42 TIEOFF internal 3)
	)
	(tile 48 26 CLEXM_X9Y21 CLEXM 2
		(primitive_site SLICE_X12Y21 SLICEM internal 50)
		(primitive_site SLICE_X13Y21 SLICEX internal 43)
	)
	(tile 48 27 INT_X10Y21 INT 1
		(primitive_site TIEOFF_X19Y42 TIEOFF internal 3)
	)
	(tile 48 28 CLEXL_X10Y21 CLEXL 2
		(primitive_site SLICE_X14Y21 SLICEL internal 45)
		(primitive_site SLICE_X15Y21 SLICEX internal 43)
	)
	(tile 48 29 INT_X11Y21 INT 1
		(primitive_site TIEOFF_X20Y42 TIEOFF internal 3)
	)
	(tile 48 30 CLEXM_X11Y21 CLEXM 2
		(primitive_site SLICE_X16Y21 SLICEM internal 50)
		(primitive_site SLICE_X17Y21 SLICEX internal 43)
	)
	(tile 48 31 INT_X12Y21 INT 1
		(primitive_site TIEOFF_X22Y42 TIEOFF internal 3)
	)
	(tile 48 32 CLEXL_X12Y21 CLEXL 2
		(primitive_site SLICE_X18Y21 SLICEL internal 45)
		(primitive_site SLICE_X19Y21 SLICEX internal 43)
	)
	(tile 48 33 INT_BRAM_X13Y21 INT_BRAM 1
		(primitive_site TIEOFF_X24Y42 TIEOFF internal 3)
	)
	(tile 48 34 INT_INTERFACE_X13Y21 INT_INTERFACE 0
	)
	(tile 48 35 NULL_X35Y24 NULL 0
	)
	(tile 48 36 INT_X14Y21 INT 1
		(primitive_site TIEOFF_X25Y42 TIEOFF internal 3)
	)
	(tile 48 37 CLEXM_X14Y21 CLEXM 2
		(primitive_site SLICE_X20Y21 SLICEM internal 50)
		(primitive_site SLICE_X21Y21 SLICEX internal 43)
	)
	(tile 48 38 INT_X15Y21 INT 1
		(primitive_site TIEOFF_X27Y42 TIEOFF internal 3)
	)
	(tile 48 39 CLEXL_X15Y21 CLEXL 2
		(primitive_site SLICE_X22Y21 SLICEL internal 45)
		(primitive_site SLICE_X23Y21 SLICEX internal 43)
	)
	(tile 48 40 INT_X16Y21 INT 1
		(primitive_site TIEOFF_X29Y42 TIEOFF internal 3)
	)
	(tile 48 41 INT_INTERFACE_X16Y21 INT_INTERFACE 0
	)
	(tile 48 42 MCB_MUI1R_X16Y21 MCB_MUI1R 0
	)
	(tile 48 43 IOI_RTERM_X43Y24 IOI_RTERM 0
	)
	(tile 48 44 EMP_RIOB_X16Y21 EMP_RIOB 0
	)
	(tile 49 0 LIOB_X0Y20 LIOB 2
		(primitive_site P27 IOBM bonded 8)
		(primitive_site P26 IOBS bonded 8)
	)
	(tile 49 1 IOI_LTERM_X1Y23 IOI_LTERM 0
	)
	(tile 49 2 LIOI_INT_X0Y20 LIOI_INT 1
		(primitive_site TIEOFF_X0Y40 TIEOFF internal 3)
	)
	(tile 49 3 LIOI_X0Y20 LIOI 7
		(primitive_site OLOGIC_X0Y20 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y20 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y20 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y21 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y21 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y21 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y40 TIEOFF internal 3)
	)
	(tile 49 4 MCB_INT_BOT_X0Y20 MCB_INT_BOT 0
	)
	(tile 49 5 INT_X1Y20 INT 1
		(primitive_site TIEOFF_X2Y40 TIEOFF internal 3)
	)
	(tile 49 6 CLEXM_X1Y20 CLEXM 2
		(primitive_site SLICE_X0Y20 SLICEM internal 50)
		(primitive_site SLICE_X1Y20 SLICEX internal 43)
	)
	(tile 49 7 INT_X2Y20 INT 1
		(primitive_site TIEOFF_X4Y40 TIEOFF internal 3)
	)
	(tile 49 8 CLEXL_X2Y20 CLEXL 2
		(primitive_site SLICE_X2Y20 SLICEL internal 45)
		(primitive_site SLICE_X3Y20 SLICEX internal 43)
	)
	(tile 49 9 INT_BRAM_X3Y20 INT_BRAM 1
		(primitive_site TIEOFF_X6Y40 TIEOFF internal 3)
	)
	(tile 49 10 INT_INTERFACE_X3Y20 INT_INTERFACE 0
	)
	(tile 49 11 BRAMSITE2_X3Y20 BRAMSITE2 3
		(primitive_site RAMB16_X0Y10 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y10 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y11 RAMB8BWER internal 110)
	)
	(tile 49 12 INT_X4Y20 INT 1
		(primitive_site TIEOFF_X7Y40 TIEOFF internal 3)
	)
	(tile 49 13 CLEXM_X4Y20 CLEXM 2
		(primitive_site SLICE_X4Y20 SLICEM internal 50)
		(primitive_site SLICE_X5Y20 SLICEX internal 43)
	)
	(tile 49 14 INT_X5Y20 INT 1
		(primitive_site TIEOFF_X9Y40 TIEOFF internal 3)
	)
	(tile 49 15 CLEXL_X5Y20 CLEXL 2
		(primitive_site SLICE_X6Y20 SLICEL internal 45)
		(primitive_site SLICE_X7Y20 SLICEX internal 43)
	)
	(tile 49 16 INT_X6Y20 INT 1
		(primitive_site TIEOFF_X11Y40 TIEOFF internal 3)
	)
	(tile 49 17 INT_INTERFACE_X6Y20 INT_INTERFACE 0
	)
	(tile 49 18 MACCSITE2_X6Y20 MACCSITE2 1
		(primitive_site DSP48_X0Y5 DSP48A1 internal 346)
	)
	(tile 49 19 INT_X7Y20 INT 1
		(primitive_site TIEOFF_X12Y40 TIEOFF internal 3)
	)
	(tile 49 20 CLEXM_X7Y20 CLEXM 2
		(primitive_site SLICE_X8Y20 SLICEM internal 50)
		(primitive_site SLICE_X9Y20 SLICEX internal 43)
	)
	(tile 49 21 INT_X8Y20 INT 1
		(primitive_site TIEOFF_X14Y40 TIEOFF internal 3)
	)
	(tile 49 22 CLEXL_X8Y20 CLEXL 2
		(primitive_site SLICE_X10Y20 SLICEL internal 45)
		(primitive_site SLICE_X11Y20 SLICEX internal 43)
	)
	(tile 49 23 NULL_X23Y23 NULL 0
	)
	(tile 49 24 REG_V_X8Y20 REG_V 0
	)
	(tile 49 25 INT_X9Y20 INT 1
		(primitive_site TIEOFF_X17Y40 TIEOFF internal 3)
	)
	(tile 49 26 CLEXM_X9Y20 CLEXM 2
		(primitive_site SLICE_X12Y20 SLICEM internal 50)
		(primitive_site SLICE_X13Y20 SLICEX internal 43)
	)
	(tile 49 27 INT_X10Y20 INT 1
		(primitive_site TIEOFF_X19Y40 TIEOFF internal 3)
	)
	(tile 49 28 CLEXL_X10Y20 CLEXL 2
		(primitive_site SLICE_X14Y20 SLICEL internal 45)
		(primitive_site SLICE_X15Y20 SLICEX internal 43)
	)
	(tile 49 29 INT_X11Y20 INT 1
		(primitive_site TIEOFF_X20Y40 TIEOFF internal 3)
	)
	(tile 49 30 CLEXM_X11Y20 CLEXM 2
		(primitive_site SLICE_X16Y20 SLICEM internal 50)
		(primitive_site SLICE_X17Y20 SLICEX internal 43)
	)
	(tile 49 31 INT_X12Y20 INT 1
		(primitive_site TIEOFF_X22Y40 TIEOFF internal 3)
	)
	(tile 49 32 CLEXL_X12Y20 CLEXL 2
		(primitive_site SLICE_X18Y20 SLICEL internal 45)
		(primitive_site SLICE_X19Y20 SLICEX internal 43)
	)
	(tile 49 33 INT_BRAM_X13Y20 INT_BRAM 1
		(primitive_site TIEOFF_X24Y40 TIEOFF internal 3)
	)
	(tile 49 34 INT_INTERFACE_X13Y20 INT_INTERFACE 0
	)
	(tile 49 35 BRAMSITE2_X13Y20 BRAMSITE2 3
		(primitive_site RAMB16_X1Y10 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y10 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y11 RAMB8BWER internal 110)
	)
	(tile 49 36 INT_X14Y20 INT 1
		(primitive_site TIEOFF_X25Y40 TIEOFF internal 3)
	)
	(tile 49 37 CLEXM_X14Y20 CLEXM 2
		(primitive_site SLICE_X20Y20 SLICEM internal 50)
		(primitive_site SLICE_X21Y20 SLICEX internal 43)
	)
	(tile 49 38 INT_X15Y20 INT 1
		(primitive_site TIEOFF_X27Y40 TIEOFF internal 3)
	)
	(tile 49 39 CLEXL_X15Y20 CLEXL 2
		(primitive_site SLICE_X22Y20 SLICEL internal 45)
		(primitive_site SLICE_X23Y20 SLICEX internal 43)
	)
	(tile 49 40 IOI_INT_X16Y20 IOI_INT 1
		(primitive_site TIEOFF_X29Y40 TIEOFF internal 3)
	)
	(tile 49 41 RIOI_X16Y20 RIOI 7
		(primitive_site OLOGIC_X12Y20 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y20 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y20 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y21 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y21 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y21 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y40 TIEOFF internal 3)
	)
	(tile 49 42 MCB_INT_BOT_X16Y20 MCB_INT_BOT 0
	)
	(tile 49 43 IOI_RTERM_X43Y23 IOI_RTERM 0
	)
	(tile 49 44 RIOB_X16Y20 RIOB 2
		(primitive_site P78 IOBS bonded 8)
		(primitive_site P79 IOBM bonded 8)
	)
	(tile 50 0 EMP_LIOB_X0Y22 EMP_LIOB 0
	)
	(tile 50 1 IOI_LTERM_X1Y22 IOI_LTERM 0
	)
	(tile 50 2 INT_X0Y19 INT 1
		(primitive_site TIEOFF_X0Y38 TIEOFF internal 3)
	)
	(tile 50 3 INT_INTERFACE_X0Y19 INT_INTERFACE 0
	)
	(tile 50 4 NULL_X4Y22 NULL 0
	)
	(tile 50 5 INT_X1Y19 INT 1
		(primitive_site TIEOFF_X2Y38 TIEOFF internal 3)
	)
	(tile 50 6 CLEXM_X1Y19 CLEXM 2
		(primitive_site SLICE_X0Y19 SLICEM internal 50)
		(primitive_site SLICE_X1Y19 SLICEX internal 43)
	)
	(tile 50 7 INT_X2Y19 INT 1
		(primitive_site TIEOFF_X4Y38 TIEOFF internal 3)
	)
	(tile 50 8 CLEXL_X2Y19 CLEXL 2
		(primitive_site SLICE_X2Y19 SLICEL internal 45)
		(primitive_site SLICE_X3Y19 SLICEX internal 43)
	)
	(tile 50 9 INT_BRAM_X3Y19 INT_BRAM 1
		(primitive_site TIEOFF_X6Y38 TIEOFF internal 3)
	)
	(tile 50 10 INT_INTERFACE_X3Y19 INT_INTERFACE 0
	)
	(tile 50 11 NULL_X11Y22 NULL 0
	)
	(tile 50 12 INT_X4Y19 INT 1
		(primitive_site TIEOFF_X7Y38 TIEOFF internal 3)
	)
	(tile 50 13 CLEXM_X4Y19 CLEXM 2
		(primitive_site SLICE_X4Y19 SLICEM internal 50)
		(primitive_site SLICE_X5Y19 SLICEX internal 43)
	)
	(tile 50 14 INT_X5Y19 INT 1
		(primitive_site TIEOFF_X9Y38 TIEOFF internal 3)
	)
	(tile 50 15 CLEXL_X5Y19 CLEXL 2
		(primitive_site SLICE_X6Y19 SLICEL internal 45)
		(primitive_site SLICE_X7Y19 SLICEX internal 43)
	)
	(tile 50 16 INT_X6Y19 INT 1
		(primitive_site TIEOFF_X11Y38 TIEOFF internal 3)
	)
	(tile 50 17 INT_INTERFACE_X6Y19 INT_INTERFACE 0
	)
	(tile 50 18 NULL_X18Y22 NULL 0
	)
	(tile 50 19 INT_X7Y19 INT 1
		(primitive_site TIEOFF_X12Y38 TIEOFF internal 3)
	)
	(tile 50 20 CLEXM_X7Y19 CLEXM 2
		(primitive_site SLICE_X8Y19 SLICEM internal 50)
		(primitive_site SLICE_X9Y19 SLICEX internal 43)
	)
	(tile 50 21 INT_X8Y19 INT 1
		(primitive_site TIEOFF_X14Y38 TIEOFF internal 3)
	)
	(tile 50 22 CLEXL_X8Y19 CLEXL 2
		(primitive_site SLICE_X10Y19 SLICEL internal 45)
		(primitive_site SLICE_X11Y19 SLICEX internal 43)
	)
	(tile 50 23 NULL_X23Y22 NULL 0
	)
	(tile 50 24 REG_V_X8Y19 REG_V 0
	)
	(tile 50 25 INT_X9Y19 INT 1
		(primitive_site TIEOFF_X17Y38 TIEOFF internal 3)
	)
	(tile 50 26 CLEXM_X9Y19 CLEXM 2
		(primitive_site SLICE_X12Y19 SLICEM internal 50)
		(primitive_site SLICE_X13Y19 SLICEX internal 43)
	)
	(tile 50 27 INT_X10Y19 INT 1
		(primitive_site TIEOFF_X19Y38 TIEOFF internal 3)
	)
	(tile 50 28 CLEXL_X10Y19 CLEXL 2
		(primitive_site SLICE_X14Y19 SLICEL internal 45)
		(primitive_site SLICE_X15Y19 SLICEX internal 43)
	)
	(tile 50 29 INT_X11Y19 INT 1
		(primitive_site TIEOFF_X20Y38 TIEOFF internal 3)
	)
	(tile 50 30 CLEXM_X11Y19 CLEXM 2
		(primitive_site SLICE_X16Y19 SLICEM internal 50)
		(primitive_site SLICE_X17Y19 SLICEX internal 43)
	)
	(tile 50 31 INT_X12Y19 INT 1
		(primitive_site TIEOFF_X22Y38 TIEOFF internal 3)
	)
	(tile 50 32 CLEXL_X12Y19 CLEXL 2
		(primitive_site SLICE_X18Y19 SLICEL internal 45)
		(primitive_site SLICE_X19Y19 SLICEX internal 43)
	)
	(tile 50 33 INT_BRAM_X13Y19 INT_BRAM 1
		(primitive_site TIEOFF_X24Y38 TIEOFF internal 3)
	)
	(tile 50 34 INT_INTERFACE_X13Y19 INT_INTERFACE 0
	)
	(tile 50 35 NULL_X35Y22 NULL 0
	)
	(tile 50 36 INT_X14Y19 INT 1
		(primitive_site TIEOFF_X25Y38 TIEOFF internal 3)
	)
	(tile 50 37 CLEXM_X14Y19 CLEXM 2
		(primitive_site SLICE_X20Y19 SLICEM internal 50)
		(primitive_site SLICE_X21Y19 SLICEX internal 43)
	)
	(tile 50 38 INT_X15Y19 INT 1
		(primitive_site TIEOFF_X27Y38 TIEOFF internal 3)
	)
	(tile 50 39 CLEXL_X15Y19 CLEXL 2
		(primitive_site SLICE_X22Y19 SLICEL internal 45)
		(primitive_site SLICE_X23Y19 SLICEX internal 43)
	)
	(tile 50 40 INT_X16Y19 INT 1
		(primitive_site TIEOFF_X29Y38 TIEOFF internal 3)
	)
	(tile 50 41 INT_INTERFACE_X16Y19 INT_INTERFACE 0
	)
	(tile 50 42 NULL_X42Y22 NULL 0
	)
	(tile 50 43 IOI_RTERM_X43Y22 IOI_RTERM 0
	)
	(tile 50 44 EMP_RIOB_X16Y19 EMP_RIOB 0
	)
	(tile 51 0 EMP_LIOB_X0Y21 EMP_LIOB 0
	)
	(tile 51 1 IOI_LTERM_X1Y21 IOI_LTERM 0
	)
	(tile 51 2 INT_X0Y18 INT 1
		(primitive_site TIEOFF_X0Y36 TIEOFF internal 3)
	)
	(tile 51 3 INT_INTERFACE_X0Y18 INT_INTERFACE 0
	)
	(tile 51 4 MCB_MUI1W_X0Y18 MCB_MUI1W 0
	)
	(tile 51 5 INT_X1Y18 INT 1
		(primitive_site TIEOFF_X2Y36 TIEOFF internal 3)
	)
	(tile 51 6 CLEXM_X1Y18 CLEXM 2
		(primitive_site SLICE_X0Y18 SLICEM internal 50)
		(primitive_site SLICE_X1Y18 SLICEX internal 43)
	)
	(tile 51 7 INT_X2Y18 INT 1
		(primitive_site TIEOFF_X4Y36 TIEOFF internal 3)
	)
	(tile 51 8 CLEXL_X2Y18 CLEXL 2
		(primitive_site SLICE_X2Y18 SLICEL internal 45)
		(primitive_site SLICE_X3Y18 SLICEX internal 43)
	)
	(tile 51 9 INT_BRAM_X3Y18 INT_BRAM 1
		(primitive_site TIEOFF_X6Y36 TIEOFF internal 3)
	)
	(tile 51 10 INT_INTERFACE_X3Y18 INT_INTERFACE 0
	)
	(tile 51 11 NULL_X11Y21 NULL 0
	)
	(tile 51 12 INT_X4Y18 INT 1
		(primitive_site TIEOFF_X7Y36 TIEOFF internal 3)
	)
	(tile 51 13 CLEXM_X4Y18 CLEXM 2
		(primitive_site SLICE_X4Y18 SLICEM internal 50)
		(primitive_site SLICE_X5Y18 SLICEX internal 43)
	)
	(tile 51 14 INT_X5Y18 INT 1
		(primitive_site TIEOFF_X9Y36 TIEOFF internal 3)
	)
	(tile 51 15 CLEXL_X5Y18 CLEXL 2
		(primitive_site SLICE_X6Y18 SLICEL internal 45)
		(primitive_site SLICE_X7Y18 SLICEX internal 43)
	)
	(tile 51 16 INT_X6Y18 INT 1
		(primitive_site TIEOFF_X11Y36 TIEOFF internal 3)
	)
	(tile 51 17 INT_INTERFACE_X6Y18 INT_INTERFACE 0
	)
	(tile 51 18 NULL_X18Y21 NULL 0
	)
	(tile 51 19 INT_X7Y18 INT 1
		(primitive_site TIEOFF_X12Y36 TIEOFF internal 3)
	)
	(tile 51 20 CLEXM_X7Y18 CLEXM 2
		(primitive_site SLICE_X8Y18 SLICEM internal 50)
		(primitive_site SLICE_X9Y18 SLICEX internal 43)
	)
	(tile 51 21 INT_X8Y18 INT 1
		(primitive_site TIEOFF_X14Y36 TIEOFF internal 3)
	)
	(tile 51 22 CLEXL_X8Y18 CLEXL 2
		(primitive_site SLICE_X10Y18 SLICEL internal 45)
		(primitive_site SLICE_X11Y18 SLICEX internal 43)
	)
	(tile 51 23 NULL_X23Y21 NULL 0
	)
	(tile 51 24 REG_V_X8Y18 REG_V 0
	)
	(tile 51 25 INT_X9Y18 INT 1
		(primitive_site TIEOFF_X17Y36 TIEOFF internal 3)
	)
	(tile 51 26 CLEXM_X9Y18 CLEXM 2
		(primitive_site SLICE_X12Y18 SLICEM internal 50)
		(primitive_site SLICE_X13Y18 SLICEX internal 43)
	)
	(tile 51 27 INT_X10Y18 INT 1
		(primitive_site TIEOFF_X19Y36 TIEOFF internal 3)
	)
	(tile 51 28 CLEXL_X10Y18 CLEXL 2
		(primitive_site SLICE_X14Y18 SLICEL internal 45)
		(primitive_site SLICE_X15Y18 SLICEX internal 43)
	)
	(tile 51 29 INT_X11Y18 INT 1
		(primitive_site TIEOFF_X20Y36 TIEOFF internal 3)
	)
	(tile 51 30 CLEXM_X11Y18 CLEXM 2
		(primitive_site SLICE_X16Y18 SLICEM internal 50)
		(primitive_site SLICE_X17Y18 SLICEX internal 43)
	)
	(tile 51 31 INT_X12Y18 INT 1
		(primitive_site TIEOFF_X22Y36 TIEOFF internal 3)
	)
	(tile 51 32 CLEXL_X12Y18 CLEXL 2
		(primitive_site SLICE_X18Y18 SLICEL internal 45)
		(primitive_site SLICE_X19Y18 SLICEX internal 43)
	)
	(tile 51 33 INT_BRAM_X13Y18 INT_BRAM 1
		(primitive_site TIEOFF_X24Y36 TIEOFF internal 3)
	)
	(tile 51 34 INT_INTERFACE_X13Y18 INT_INTERFACE 0
	)
	(tile 51 35 NULL_X35Y21 NULL 0
	)
	(tile 51 36 INT_X14Y18 INT 1
		(primitive_site TIEOFF_X25Y36 TIEOFF internal 3)
	)
	(tile 51 37 CLEXM_X14Y18 CLEXM 2
		(primitive_site SLICE_X20Y18 SLICEM internal 50)
		(primitive_site SLICE_X21Y18 SLICEX internal 43)
	)
	(tile 51 38 INT_X15Y18 INT 1
		(primitive_site TIEOFF_X27Y36 TIEOFF internal 3)
	)
	(tile 51 39 CLEXL_X15Y18 CLEXL 2
		(primitive_site SLICE_X22Y18 SLICEL internal 45)
		(primitive_site SLICE_X23Y18 SLICEX internal 43)
	)
	(tile 51 40 INT_X16Y18 INT 1
		(primitive_site TIEOFF_X29Y36 TIEOFF internal 3)
	)
	(tile 51 41 INT_INTERFACE_X16Y18 INT_INTERFACE 0
	)
	(tile 51 42 MCB_MUI1W_X16Y18 MCB_MUI1W 0
	)
	(tile 51 43 IOI_RTERM_X43Y21 IOI_RTERM 0
	)
	(tile 51 44 EMP_RIOB_X16Y18 EMP_RIOB 0
	)
	(tile 52 0 LIOB_X0Y17 LIOB 2
		(primitive_site P30 IOBM bonded 8)
		(primitive_site P29 IOBS bonded 8)
	)
	(tile 52 1 IOI_LTERM_X1Y20 IOI_LTERM 0
	)
	(tile 52 2 LIOI_INT_X0Y17 LIOI_INT 1
		(primitive_site TIEOFF_X0Y34 TIEOFF internal 3)
	)
	(tile 52 3 LIOI_X0Y17 LIOI 7
		(primitive_site OLOGIC_X0Y18 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y18 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y18 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y19 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y19 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y19 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y34 TIEOFF internal 3)
	)
	(tile 52 4 MCB_INT_BOT_X0Y17 MCB_INT_BOT 0
	)
	(tile 52 5 INT_X1Y17 INT 1
		(primitive_site TIEOFF_X2Y34 TIEOFF internal 3)
	)
	(tile 52 6 CLEXM_X1Y17 CLEXM 2
		(primitive_site SLICE_X0Y17 SLICEM internal 50)
		(primitive_site SLICE_X1Y17 SLICEX internal 43)
	)
	(tile 52 7 INT_X2Y17 INT 1
		(primitive_site TIEOFF_X4Y34 TIEOFF internal 3)
	)
	(tile 52 8 CLEXL_X2Y17 CLEXL 2
		(primitive_site SLICE_X2Y17 SLICEL internal 45)
		(primitive_site SLICE_X3Y17 SLICEX internal 43)
	)
	(tile 52 9 INT_BRAM_X3Y17 INT_BRAM 1
		(primitive_site TIEOFF_X6Y34 TIEOFF internal 3)
	)
	(tile 52 10 INT_INTERFACE_X3Y17 INT_INTERFACE 0
	)
	(tile 52 11 NULL_X11Y20 NULL 0
	)
	(tile 52 12 INT_X4Y17 INT 1
		(primitive_site TIEOFF_X7Y34 TIEOFF internal 3)
	)
	(tile 52 13 CLEXM_X4Y17 CLEXM 2
		(primitive_site SLICE_X4Y17 SLICEM internal 50)
		(primitive_site SLICE_X5Y17 SLICEX internal 43)
	)
	(tile 52 14 INT_X5Y17 INT 1
		(primitive_site TIEOFF_X9Y34 TIEOFF internal 3)
	)
	(tile 52 15 CLEXL_X5Y17 CLEXL 2
		(primitive_site SLICE_X6Y17 SLICEL internal 45)
		(primitive_site SLICE_X7Y17 SLICEX internal 43)
	)
	(tile 52 16 INT_X6Y17 INT 1
		(primitive_site TIEOFF_X11Y34 TIEOFF internal 3)
	)
	(tile 52 17 INT_INTERFACE_X6Y17 INT_INTERFACE 0
	)
	(tile 52 18 NULL_X18Y20 NULL 0
	)
	(tile 52 19 INT_X7Y17 INT 1
		(primitive_site TIEOFF_X12Y34 TIEOFF internal 3)
	)
	(tile 52 20 CLEXM_X7Y17 CLEXM 2
		(primitive_site SLICE_X8Y17 SLICEM internal 50)
		(primitive_site SLICE_X9Y17 SLICEX internal 43)
	)
	(tile 52 21 INT_X8Y17 INT 1
		(primitive_site TIEOFF_X14Y34 TIEOFF internal 3)
	)
	(tile 52 22 CLEXL_X8Y17 CLEXL 2
		(primitive_site SLICE_X10Y17 SLICEL internal 45)
		(primitive_site SLICE_X11Y17 SLICEX internal 43)
	)
	(tile 52 23 NULL_X23Y20 NULL 0
	)
	(tile 52 24 REG_V_X8Y17 REG_V 0
	)
	(tile 52 25 INT_X9Y17 INT 1
		(primitive_site TIEOFF_X17Y34 TIEOFF internal 3)
	)
	(tile 52 26 CLEXM_X9Y17 CLEXM 2
		(primitive_site SLICE_X12Y17 SLICEM internal 50)
		(primitive_site SLICE_X13Y17 SLICEX internal 43)
	)
	(tile 52 27 INT_X10Y17 INT 1
		(primitive_site TIEOFF_X19Y34 TIEOFF internal 3)
	)
	(tile 52 28 CLEXL_X10Y17 CLEXL 2
		(primitive_site SLICE_X14Y17 SLICEL internal 45)
		(primitive_site SLICE_X15Y17 SLICEX internal 43)
	)
	(tile 52 29 INT_X11Y17 INT 1
		(primitive_site TIEOFF_X20Y34 TIEOFF internal 3)
	)
	(tile 52 30 CLEXM_X11Y17 CLEXM 2
		(primitive_site SLICE_X16Y17 SLICEM internal 50)
		(primitive_site SLICE_X17Y17 SLICEX internal 43)
	)
	(tile 52 31 INT_X12Y17 INT 1
		(primitive_site TIEOFF_X22Y34 TIEOFF internal 3)
	)
	(tile 52 32 CLEXL_X12Y17 CLEXL 2
		(primitive_site SLICE_X18Y17 SLICEL internal 45)
		(primitive_site SLICE_X19Y17 SLICEX internal 43)
	)
	(tile 52 33 INT_BRAM_X13Y17 INT_BRAM 1
		(primitive_site TIEOFF_X24Y34 TIEOFF internal 3)
	)
	(tile 52 34 INT_INTERFACE_X13Y17 INT_INTERFACE 0
	)
	(tile 52 35 NULL_X35Y20 NULL 0
	)
	(tile 52 36 INT_X14Y17 INT 1
		(primitive_site TIEOFF_X25Y34 TIEOFF internal 3)
	)
	(tile 52 37 CLEXM_X14Y17 CLEXM 2
		(primitive_site SLICE_X20Y17 SLICEM internal 50)
		(primitive_site SLICE_X21Y17 SLICEX internal 43)
	)
	(tile 52 38 INT_X15Y17 INT 1
		(primitive_site TIEOFF_X27Y34 TIEOFF internal 3)
	)
	(tile 52 39 CLEXL_X15Y17 CLEXL 2
		(primitive_site SLICE_X22Y17 SLICEL internal 45)
		(primitive_site SLICE_X23Y17 SLICEX internal 43)
	)
	(tile 52 40 IOI_INT_X16Y17 IOI_INT 1
		(primitive_site TIEOFF_X29Y34 TIEOFF internal 3)
	)
	(tile 52 41 RIOI_X16Y17 RIOI 7
		(primitive_site OLOGIC_X12Y18 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y18 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y18 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y19 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y19 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y19 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y34 TIEOFF internal 3)
	)
	(tile 52 42 MCB_INT_BOT_X16Y17 MCB_INT_BOT 0
	)
	(tile 52 43 IOI_RTERM_X43Y20 IOI_RTERM 0
	)
	(tile 52 44 RIOB_X16Y17 RIOB 2
		(primitive_site PAD86 IOBS unbonded 8)
		(primitive_site PAD85 IOBM unbonded 8)
	)
	(tile 53 0 EMP_LIOB_X0Y19 EMP_LIOB 0
	)
	(tile 53 1 IOI_LTERM_X1Y19 IOI_LTERM 0
	)
	(tile 53 2 INT_X0Y16 INT_BRK 1
		(primitive_site TIEOFF_X0Y32 TIEOFF internal 3)
	)
	(tile 53 3 INT_INTERFACE_CARRY_X0Y16 INT_INTERFACE_CARRY 0
	)
	(tile 53 4 NULL_X4Y19 NULL 0
	)
	(tile 53 5 INT_X1Y16 INT_BRK 1
		(primitive_site TIEOFF_X2Y32 TIEOFF internal 3)
	)
	(tile 53 6 CLEXM_X1Y16 CLEXM 2
		(primitive_site SLICE_X0Y16 SLICEM internal 50)
		(primitive_site SLICE_X1Y16 SLICEX internal 43)
	)
	(tile 53 7 INT_X2Y16 INT_BRK 1
		(primitive_site TIEOFF_X4Y32 TIEOFF internal 3)
	)
	(tile 53 8 CLEXL_X2Y16 CLEXL 2
		(primitive_site SLICE_X2Y16 SLICEL internal 45)
		(primitive_site SLICE_X3Y16 SLICEX internal 43)
	)
	(tile 53 9 INT_BRAM_BRK_X3Y16 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y32 TIEOFF internal 3)
	)
	(tile 53 10 INT_INTERFACE_X3Y16 INT_INTERFACE 0
	)
	(tile 53 11 BRAMSITE2_X3Y16 BRAMSITE2 3
		(primitive_site RAMB16_X0Y8 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y8 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y9 RAMB8BWER internal 110)
	)
	(tile 53 12 INT_X4Y16 INT_BRK 1
		(primitive_site TIEOFF_X7Y32 TIEOFF internal 3)
	)
	(tile 53 13 CLEXM_X4Y16 CLEXM 2
		(primitive_site SLICE_X4Y16 SLICEM internal 50)
		(primitive_site SLICE_X5Y16 SLICEX internal 43)
	)
	(tile 53 14 INT_X5Y16 INT_BRK 1
		(primitive_site TIEOFF_X9Y32 TIEOFF internal 3)
	)
	(tile 53 15 CLEXL_X5Y16 CLEXL 2
		(primitive_site SLICE_X6Y16 SLICEL internal 45)
		(primitive_site SLICE_X7Y16 SLICEX internal 43)
	)
	(tile 53 16 INT_X6Y16 INT_BRK 1
		(primitive_site TIEOFF_X11Y32 TIEOFF internal 3)
	)
	(tile 53 17 INT_INTERFACE_X6Y16 INT_INTERFACE 0
	)
	(tile 53 18 MACCSITE2_X6Y16 MACCSITE2 1
		(primitive_site DSP48_X0Y4 DSP48A1 internal 346)
	)
	(tile 53 19 INT_X7Y16 INT_BRK 1
		(primitive_site TIEOFF_X12Y32 TIEOFF internal 3)
	)
	(tile 53 20 CLEXM_X7Y16 CLEXM 2
		(primitive_site SLICE_X8Y16 SLICEM internal 50)
		(primitive_site SLICE_X9Y16 SLICEX internal 43)
	)
	(tile 53 21 INT_X8Y16 INT_BRK 1
		(primitive_site TIEOFF_X14Y32 TIEOFF internal 3)
	)
	(tile 53 22 CLEXL_X8Y16 CLEXL 2
		(primitive_site SLICE_X10Y16 SLICEL internal 45)
		(primitive_site SLICE_X11Y16 SLICEX internal 43)
	)
	(tile 53 23 NULL_X23Y19 NULL 0
	)
	(tile 53 24 REG_V_HCLKBUF_BOT_X8Y16 REG_V_HCLKBUF_BOT 0
	)
	(tile 53 25 INT_X9Y16 INT_BRK 1
		(primitive_site TIEOFF_X17Y32 TIEOFF internal 3)
	)
	(tile 53 26 CLEXM_X9Y16 CLEXM 2
		(primitive_site SLICE_X12Y16 SLICEM internal 50)
		(primitive_site SLICE_X13Y16 SLICEX internal 43)
	)
	(tile 53 27 INT_X10Y16 INT_BRK 1
		(primitive_site TIEOFF_X19Y32 TIEOFF internal 3)
	)
	(tile 53 28 CLEXL_X10Y16 CLEXL 2
		(primitive_site SLICE_X14Y16 SLICEL internal 45)
		(primitive_site SLICE_X15Y16 SLICEX internal 43)
	)
	(tile 53 29 INT_X11Y16 INT_BRK 1
		(primitive_site TIEOFF_X20Y32 TIEOFF internal 3)
	)
	(tile 53 30 CLEXM_X11Y16 CLEXM 2
		(primitive_site SLICE_X16Y16 SLICEM internal 50)
		(primitive_site SLICE_X17Y16 SLICEX internal 43)
	)
	(tile 53 31 INT_X12Y16 INT_BRK 1
		(primitive_site TIEOFF_X22Y32 TIEOFF internal 3)
	)
	(tile 53 32 CLEXL_X12Y16 CLEXL 2
		(primitive_site SLICE_X18Y16 SLICEL internal 45)
		(primitive_site SLICE_X19Y16 SLICEX internal 43)
	)
	(tile 53 33 INT_BRAM_BRK_X13Y16 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X24Y32 TIEOFF internal 3)
	)
	(tile 53 34 INT_INTERFACE_X13Y16 INT_INTERFACE 0
	)
	(tile 53 35 BRAMSITE2_X13Y16 BRAMSITE2 3
		(primitive_site RAMB16_X1Y8 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y8 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y9 RAMB8BWER internal 110)
	)
	(tile 53 36 INT_X14Y16 INT_BRK 1
		(primitive_site TIEOFF_X25Y32 TIEOFF internal 3)
	)
	(tile 53 37 CLEXM_X14Y16 CLEXM 2
		(primitive_site SLICE_X20Y16 SLICEM internal 50)
		(primitive_site SLICE_X21Y16 SLICEX internal 43)
	)
	(tile 53 38 INT_X15Y16 INT_BRK 1
		(primitive_site TIEOFF_X27Y32 TIEOFF internal 3)
	)
	(tile 53 39 CLEXL_X15Y16 CLEXL 2
		(primitive_site SLICE_X22Y16 SLICEL internal 45)
		(primitive_site SLICE_X23Y16 SLICEX internal 43)
	)
	(tile 53 40 INT_X16Y16 INT_BRK 1
		(primitive_site TIEOFF_X29Y32 TIEOFF internal 3)
	)
	(tile 53 41 INT_INTERFACE_CARRY_X16Y16 INT_INTERFACE_CARRY 0
	)
	(tile 53 42 NULL_X42Y19 NULL 0
	)
	(tile 53 43 IOI_RTERM_X43Y19 IOI_RTERM 0
	)
	(tile 53 44 EMP_RIOB_X16Y16 EMP_RIOB 0
	)
	(tile 54 0 EMP_LIOB_X0Y18 EMP_LIOB 0
	)
	(tile 54 1 IOI_LTERM_X1Y18 IOI_LTERM 0
	)
	(tile 54 2 INT_X0Y15 INT 1
		(primitive_site TIEOFF_X0Y30 TIEOFF internal 3)
	)
	(tile 54 3 INT_INTERFACE_X0Y15 INT_INTERFACE 0
	)
	(tile 54 4 MCB_MUI2_X0Y15 MCB_MUI2 0
	)
	(tile 54 5 INT_X1Y15 INT 1
		(primitive_site TIEOFF_X2Y30 TIEOFF internal 3)
	)
	(tile 54 6 CLEXM_X1Y15 CLEXM 2
		(primitive_site SLICE_X0Y15 SLICEM internal 50)
		(primitive_site SLICE_X1Y15 SLICEX internal 43)
	)
	(tile 54 7 INT_X2Y15 INT 1
		(primitive_site TIEOFF_X4Y30 TIEOFF internal 3)
	)
	(tile 54 8 CLEXL_X2Y15 CLEXL 2
		(primitive_site SLICE_X2Y15 SLICEL internal 45)
		(primitive_site SLICE_X3Y15 SLICEX internal 43)
	)
	(tile 54 9 INT_BRAM_X3Y15 INT_BRAM 1
		(primitive_site TIEOFF_X6Y30 TIEOFF internal 3)
	)
	(tile 54 10 INT_INTERFACE_X3Y15 INT_INTERFACE 0
	)
	(tile 54 11 NULL_X11Y18 NULL 0
	)
	(tile 54 12 INT_X4Y15 INT 1
		(primitive_site TIEOFF_X7Y30 TIEOFF internal 3)
	)
	(tile 54 13 CLEXM_X4Y15 CLEXM 2
		(primitive_site SLICE_X4Y15 SLICEM internal 50)
		(primitive_site SLICE_X5Y15 SLICEX internal 43)
	)
	(tile 54 14 INT_X5Y15 INT 1
		(primitive_site TIEOFF_X9Y30 TIEOFF internal 3)
	)
	(tile 54 15 CLEXL_X5Y15 CLEXL 2
		(primitive_site SLICE_X6Y15 SLICEL internal 45)
		(primitive_site SLICE_X7Y15 SLICEX internal 43)
	)
	(tile 54 16 INT_X6Y15 INT 1
		(primitive_site TIEOFF_X11Y30 TIEOFF internal 3)
	)
	(tile 54 17 INT_INTERFACE_X6Y15 INT_INTERFACE 0
	)
	(tile 54 18 NULL_X18Y18 NULL 0
	)
	(tile 54 19 INT_X7Y15 INT 1
		(primitive_site TIEOFF_X12Y30 TIEOFF internal 3)
	)
	(tile 54 20 CLEXM_X7Y15 CLEXM 2
		(primitive_site SLICE_X8Y15 SLICEM internal 50)
		(primitive_site SLICE_X9Y15 SLICEX internal 43)
	)
	(tile 54 21 INT_X8Y15 INT 1
		(primitive_site TIEOFF_X14Y30 TIEOFF internal 3)
	)
	(tile 54 22 CLEXL_X8Y15 CLEXL 2
		(primitive_site SLICE_X10Y15 SLICEL internal 45)
		(primitive_site SLICE_X11Y15 SLICEX internal 43)
	)
	(tile 54 23 NULL_X23Y18 NULL 0
	)
	(tile 54 24 REG_V_MIDBUF_BOT_X8Y15 REG_V_MIDBUF_BOT 0
	)
	(tile 54 25 INT_X9Y15 INT 1
		(primitive_site TIEOFF_X17Y30 TIEOFF internal 3)
	)
	(tile 54 26 CLEXM_X9Y15 CLEXM 2
		(primitive_site SLICE_X12Y15 SLICEM internal 50)
		(primitive_site SLICE_X13Y15 SLICEX internal 43)
	)
	(tile 54 27 INT_X10Y15 INT 1
		(primitive_site TIEOFF_X19Y30 TIEOFF internal 3)
	)
	(tile 54 28 CLEXL_X10Y15 CLEXL 2
		(primitive_site SLICE_X14Y15 SLICEL internal 45)
		(primitive_site SLICE_X15Y15 SLICEX internal 43)
	)
	(tile 54 29 INT_X11Y15 INT 1
		(primitive_site TIEOFF_X20Y30 TIEOFF internal 3)
	)
	(tile 54 30 CLEXM_X11Y15 CLEXM 2
		(primitive_site SLICE_X16Y15 SLICEM internal 50)
		(primitive_site SLICE_X17Y15 SLICEX internal 43)
	)
	(tile 54 31 INT_X12Y15 INT 1
		(primitive_site TIEOFF_X22Y30 TIEOFF internal 3)
	)
	(tile 54 32 CLEXL_X12Y15 CLEXL 2
		(primitive_site SLICE_X18Y15 SLICEL internal 45)
		(primitive_site SLICE_X19Y15 SLICEX internal 43)
	)
	(tile 54 33 INT_BRAM_X13Y15 INT_BRAM 1
		(primitive_site TIEOFF_X24Y30 TIEOFF internal 3)
	)
	(tile 54 34 INT_INTERFACE_X13Y15 INT_INTERFACE 0
	)
	(tile 54 35 NULL_X35Y18 NULL 0
	)
	(tile 54 36 INT_X14Y15 INT 1
		(primitive_site TIEOFF_X25Y30 TIEOFF internal 3)
	)
	(tile 54 37 CLEXM_X14Y15 CLEXM 2
		(primitive_site SLICE_X20Y15 SLICEM internal 50)
		(primitive_site SLICE_X21Y15 SLICEX internal 43)
	)
	(tile 54 38 INT_X15Y15 INT 1
		(primitive_site TIEOFF_X27Y30 TIEOFF internal 3)
	)
	(tile 54 39 CLEXL_X15Y15 CLEXL 2
		(primitive_site SLICE_X22Y15 SLICEL internal 45)
		(primitive_site SLICE_X23Y15 SLICEX internal 43)
	)
	(tile 54 40 INT_X16Y15 INT 1
		(primitive_site TIEOFF_X29Y30 TIEOFF internal 3)
	)
	(tile 54 41 INT_INTERFACE_X16Y15 INT_INTERFACE 0
	)
	(tile 54 42 MCB_MUI2_X16Y15 MCB_MUI2 0
	)
	(tile 54 43 IOI_RTERM_X43Y18 IOI_RTERM 0
	)
	(tile 54 44 EMP_RIOB_X16Y15 EMP_RIOB 0
	)
	(tile 55 0 LIOB_X0Y14 LIOB 2
		(primitive_site PAD157 IOBM unbonded 8)
		(primitive_site PAD158 IOBS unbonded 8)
	)
	(tile 55 1 IOI_LTERM_X1Y17 IOI_LTERM 0
	)
	(tile 55 2 LIOI_INT_X0Y14 LIOI_INT 1
		(primitive_site TIEOFF_X0Y28 TIEOFF internal 3)
	)
	(tile 55 3 LIOI_X0Y14 LIOI 7
		(primitive_site OLOGIC_X0Y16 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y16 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y16 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y17 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y17 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y17 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y28 TIEOFF internal 3)
	)
	(tile 55 4 MCB_INT_BOT_X0Y14 MCB_INT_BOT 0
	)
	(tile 55 5 INT_X1Y14 INT 1
		(primitive_site TIEOFF_X2Y28 TIEOFF internal 3)
	)
	(tile 55 6 CLEXM_X1Y14 CLEXM 2
		(primitive_site SLICE_X0Y14 SLICEM internal 50)
		(primitive_site SLICE_X1Y14 SLICEX internal 43)
	)
	(tile 55 7 INT_X2Y14 INT 1
		(primitive_site TIEOFF_X4Y28 TIEOFF internal 3)
	)
	(tile 55 8 CLEXL_X2Y14 CLEXL 2
		(primitive_site SLICE_X2Y14 SLICEL internal 45)
		(primitive_site SLICE_X3Y14 SLICEX internal 43)
	)
	(tile 55 9 INT_BRAM_X3Y14 INT_BRAM 1
		(primitive_site TIEOFF_X6Y28 TIEOFF internal 3)
	)
	(tile 55 10 INT_INTERFACE_X3Y14 INT_INTERFACE 0
	)
	(tile 55 11 NULL_X11Y17 NULL 0
	)
	(tile 55 12 INT_X4Y14 INT 1
		(primitive_site TIEOFF_X7Y28 TIEOFF internal 3)
	)
	(tile 55 13 CLEXM_X4Y14 CLEXM 2
		(primitive_site SLICE_X4Y14 SLICEM internal 50)
		(primitive_site SLICE_X5Y14 SLICEX internal 43)
	)
	(tile 55 14 INT_X5Y14 INT 1
		(primitive_site TIEOFF_X9Y28 TIEOFF internal 3)
	)
	(tile 55 15 CLEXL_X5Y14 CLEXL 2
		(primitive_site SLICE_X6Y14 SLICEL internal 45)
		(primitive_site SLICE_X7Y14 SLICEX internal 43)
	)
	(tile 55 16 INT_X6Y14 INT 1
		(primitive_site TIEOFF_X11Y28 TIEOFF internal 3)
	)
	(tile 55 17 INT_INTERFACE_X6Y14 INT_INTERFACE 0
	)
	(tile 55 18 NULL_X18Y17 NULL 0
	)
	(tile 55 19 INT_X7Y14 INT 1
		(primitive_site TIEOFF_X12Y28 TIEOFF internal 3)
	)
	(tile 55 20 CLEXM_X7Y14 CLEXM 2
		(primitive_site SLICE_X8Y14 SLICEM internal 50)
		(primitive_site SLICE_X9Y14 SLICEX internal 43)
	)
	(tile 55 21 INT_X8Y14 INT 1
		(primitive_site TIEOFF_X14Y28 TIEOFF internal 3)
	)
	(tile 55 22 CLEXL_X8Y14 CLEXL 2
		(primitive_site SLICE_X10Y14 SLICEL internal 45)
		(primitive_site SLICE_X11Y14 SLICEX internal 43)
	)
	(tile 55 23 NULL_X23Y17 NULL 0
	)
	(tile 55 24 REG_V_X8Y14 REG_V 0
	)
	(tile 55 25 INT_X9Y14 INT 1
		(primitive_site TIEOFF_X17Y28 TIEOFF internal 3)
	)
	(tile 55 26 CLEXM_X9Y14 CLEXM 2
		(primitive_site SLICE_X12Y14 SLICEM internal 50)
		(primitive_site SLICE_X13Y14 SLICEX internal 43)
	)
	(tile 55 27 INT_X10Y14 INT 1
		(primitive_site TIEOFF_X19Y28 TIEOFF internal 3)
	)
	(tile 55 28 CLEXL_X10Y14 CLEXL 2
		(primitive_site SLICE_X14Y14 SLICEL internal 45)
		(primitive_site SLICE_X15Y14 SLICEX internal 43)
	)
	(tile 55 29 INT_X11Y14 INT 1
		(primitive_site TIEOFF_X20Y28 TIEOFF internal 3)
	)
	(tile 55 30 CLEXM_X11Y14 CLEXM 2
		(primitive_site SLICE_X16Y14 SLICEM internal 50)
		(primitive_site SLICE_X17Y14 SLICEX internal 43)
	)
	(tile 55 31 INT_X12Y14 INT 1
		(primitive_site TIEOFF_X22Y28 TIEOFF internal 3)
	)
	(tile 55 32 CLEXL_X12Y14 CLEXL 2
		(primitive_site SLICE_X18Y14 SLICEL internal 45)
		(primitive_site SLICE_X19Y14 SLICEX internal 43)
	)
	(tile 55 33 INT_BRAM_X13Y14 INT_BRAM 1
		(primitive_site TIEOFF_X24Y28 TIEOFF internal 3)
	)
	(tile 55 34 INT_INTERFACE_X13Y14 INT_INTERFACE 0
	)
	(tile 55 35 NULL_X35Y17 NULL 0
	)
	(tile 55 36 INT_X14Y14 INT 1
		(primitive_site TIEOFF_X25Y28 TIEOFF internal 3)
	)
	(tile 55 37 CLEXM_X14Y14 CLEXM 2
		(primitive_site SLICE_X20Y14 SLICEM internal 50)
		(primitive_site SLICE_X21Y14 SLICEX internal 43)
	)
	(tile 55 38 INT_X15Y14 INT 1
		(primitive_site TIEOFF_X27Y28 TIEOFF internal 3)
	)
	(tile 55 39 CLEXL_X15Y14 CLEXL 2
		(primitive_site SLICE_X22Y14 SLICEL internal 45)
		(primitive_site SLICE_X23Y14 SLICEX internal 43)
	)
	(tile 55 40 IOI_INT_X16Y14 IOI_INT 1
		(primitive_site TIEOFF_X29Y28 TIEOFF internal 3)
	)
	(tile 55 41 RIOI_X16Y14 RIOI 7
		(primitive_site OLOGIC_X12Y16 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y16 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y16 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y17 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y17 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y17 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y28 TIEOFF internal 3)
	)
	(tile 55 42 MCB_INT_BOT_X16Y14 MCB_INT_BOT 0
	)
	(tile 55 43 IOI_RTERM_X43Y17 IOI_RTERM 0
	)
	(tile 55 44 RIOB_X16Y14 RIOB 2
		(primitive_site PAD88 IOBS unbonded 8)
		(primitive_site PAD87 IOBM unbonded 8)
	)
	(tile 56 0 EMP_LIOB_X0Y16 EMP_LIOB 0
	)
	(tile 56 1 IOI_LTERM_X1Y16 IOI_LTERM 0
	)
	(tile 56 2 INT_X0Y13 INT 1
		(primitive_site TIEOFF_X0Y26 TIEOFF internal 3)
	)
	(tile 56 3 INT_INTERFACE_X0Y13 INT_INTERFACE 0
	)
	(tile 56 4 NULL_X4Y16 NULL 0
	)
	(tile 56 5 INT_X1Y13 INT 1
		(primitive_site TIEOFF_X2Y26 TIEOFF internal 3)
	)
	(tile 56 6 CLEXM_X1Y13 CLEXM 2
		(primitive_site SLICE_X0Y13 SLICEM internal 50)
		(primitive_site SLICE_X1Y13 SLICEX internal 43)
	)
	(tile 56 7 INT_X2Y13 INT 1
		(primitive_site TIEOFF_X4Y26 TIEOFF internal 3)
	)
	(tile 56 8 CLEXL_X2Y13 CLEXL 2
		(primitive_site SLICE_X2Y13 SLICEL internal 45)
		(primitive_site SLICE_X3Y13 SLICEX internal 43)
	)
	(tile 56 9 INT_BRAM_X3Y13 INT_BRAM 1
		(primitive_site TIEOFF_X6Y26 TIEOFF internal 3)
	)
	(tile 56 10 INT_INTERFACE_X3Y13 INT_INTERFACE 0
	)
	(tile 56 11 NULL_X11Y16 NULL 0
	)
	(tile 56 12 INT_X4Y13 INT 1
		(primitive_site TIEOFF_X7Y26 TIEOFF internal 3)
	)
	(tile 56 13 CLEXM_X4Y13 CLEXM 2
		(primitive_site SLICE_X4Y13 SLICEM internal 50)
		(primitive_site SLICE_X5Y13 SLICEX internal 43)
	)
	(tile 56 14 INT_X5Y13 INT 1
		(primitive_site TIEOFF_X9Y26 TIEOFF internal 3)
	)
	(tile 56 15 CLEXL_X5Y13 CLEXL 2
		(primitive_site SLICE_X6Y13 SLICEL internal 45)
		(primitive_site SLICE_X7Y13 SLICEX internal 43)
	)
	(tile 56 16 INT_X6Y13 INT 1
		(primitive_site TIEOFF_X11Y26 TIEOFF internal 3)
	)
	(tile 56 17 INT_INTERFACE_X6Y13 INT_INTERFACE 0
	)
	(tile 56 18 NULL_X18Y16 NULL 0
	)
	(tile 56 19 INT_X7Y13 INT 1
		(primitive_site TIEOFF_X12Y26 TIEOFF internal 3)
	)
	(tile 56 20 CLEXM_X7Y13 CLEXM 2
		(primitive_site SLICE_X8Y13 SLICEM internal 50)
		(primitive_site SLICE_X9Y13 SLICEX internal 43)
	)
	(tile 56 21 INT_X8Y13 INT 1
		(primitive_site TIEOFF_X14Y26 TIEOFF internal 3)
	)
	(tile 56 22 CLEXL_X8Y13 CLEXL 2
		(primitive_site SLICE_X10Y13 SLICEL internal 45)
		(primitive_site SLICE_X11Y13 SLICEX internal 43)
	)
	(tile 56 23 NULL_X23Y16 NULL 0
	)
	(tile 56 24 REG_V_X8Y13 REG_V 0
	)
	(tile 56 25 INT_X9Y13 INT 1
		(primitive_site TIEOFF_X17Y26 TIEOFF internal 3)
	)
	(tile 56 26 CLEXM_X9Y13 CLEXM 2
		(primitive_site SLICE_X12Y13 SLICEM internal 50)
		(primitive_site SLICE_X13Y13 SLICEX internal 43)
	)
	(tile 56 27 INT_X10Y13 INT 1
		(primitive_site TIEOFF_X19Y26 TIEOFF internal 3)
	)
	(tile 56 28 CLEXL_X10Y13 CLEXL 2
		(primitive_site SLICE_X14Y13 SLICEL internal 45)
		(primitive_site SLICE_X15Y13 SLICEX internal 43)
	)
	(tile 56 29 INT_X11Y13 INT 1
		(primitive_site TIEOFF_X20Y26 TIEOFF internal 3)
	)
	(tile 56 30 CLEXM_X11Y13 CLEXM 2
		(primitive_site SLICE_X16Y13 SLICEM internal 50)
		(primitive_site SLICE_X17Y13 SLICEX internal 43)
	)
	(tile 56 31 INT_X12Y13 INT 1
		(primitive_site TIEOFF_X22Y26 TIEOFF internal 3)
	)
	(tile 56 32 CLEXL_X12Y13 CLEXL 2
		(primitive_site SLICE_X18Y13 SLICEL internal 45)
		(primitive_site SLICE_X19Y13 SLICEX internal 43)
	)
	(tile 56 33 INT_BRAM_X13Y13 INT_BRAM 1
		(primitive_site TIEOFF_X24Y26 TIEOFF internal 3)
	)
	(tile 56 34 INT_INTERFACE_X13Y13 INT_INTERFACE 0
	)
	(tile 56 35 NULL_X35Y16 NULL 0
	)
	(tile 56 36 INT_X14Y13 INT 1
		(primitive_site TIEOFF_X25Y26 TIEOFF internal 3)
	)
	(tile 56 37 CLEXM_X14Y13 CLEXM 2
		(primitive_site SLICE_X20Y13 SLICEM internal 50)
		(primitive_site SLICE_X21Y13 SLICEX internal 43)
	)
	(tile 56 38 INT_X15Y13 INT 1
		(primitive_site TIEOFF_X27Y26 TIEOFF internal 3)
	)
	(tile 56 39 CLEXL_X15Y13 CLEXL 2
		(primitive_site SLICE_X22Y13 SLICEL internal 45)
		(primitive_site SLICE_X23Y13 SLICEX internal 43)
	)
	(tile 56 40 INT_X16Y13 INT 1
		(primitive_site TIEOFF_X29Y26 TIEOFF internal 3)
	)
	(tile 56 41 INT_INTERFACE_X16Y13 INT_INTERFACE 0
	)
	(tile 56 42 NULL_X42Y16 NULL 0
	)
	(tile 56 43 IOI_RTERM_X43Y16 IOI_RTERM 0
	)
	(tile 56 44 EMP_RIOB_X16Y13 EMP_RIOB 0
	)
	(tile 57 0 EMP_LIOB_X0Y15 EMP_LIOB 0
	)
	(tile 57 1 IOI_LTERM_X1Y15 IOI_LTERM 0
	)
	(tile 57 2 INT_X0Y12 INT 1
		(primitive_site TIEOFF_X0Y24 TIEOFF internal 3)
	)
	(tile 57 3 INT_INTERFACE_X0Y12 INT_INTERFACE 0
	)
	(tile 57 4 MCB_MUI3_X0Y12 MCB_MUI3 0
	)
	(tile 57 5 INT_X1Y12 INT 1
		(primitive_site TIEOFF_X2Y24 TIEOFF internal 3)
	)
	(tile 57 6 CLEXM_X1Y12 CLEXM 2
		(primitive_site SLICE_X0Y12 SLICEM internal 50)
		(primitive_site SLICE_X1Y12 SLICEX internal 43)
	)
	(tile 57 7 INT_X2Y12 INT 1
		(primitive_site TIEOFF_X4Y24 TIEOFF internal 3)
	)
	(tile 57 8 CLEXL_X2Y12 CLEXL 2
		(primitive_site SLICE_X2Y12 SLICEL internal 45)
		(primitive_site SLICE_X3Y12 SLICEX internal 43)
	)
	(tile 57 9 INT_BRAM_X3Y12 INT_BRAM 1
		(primitive_site TIEOFF_X6Y24 TIEOFF internal 3)
	)
	(tile 57 10 INT_INTERFACE_X3Y12 INT_INTERFACE 0
	)
	(tile 57 11 BRAMSITE2_X3Y12 BRAMSITE2 3
		(primitive_site RAMB16_X0Y6 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y6 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y7 RAMB8BWER internal 110)
	)
	(tile 57 12 INT_X4Y12 INT 1
		(primitive_site TIEOFF_X7Y24 TIEOFF internal 3)
	)
	(tile 57 13 CLEXM_X4Y12 CLEXM 2
		(primitive_site SLICE_X4Y12 SLICEM internal 50)
		(primitive_site SLICE_X5Y12 SLICEX internal 43)
	)
	(tile 57 14 INT_X5Y12 INT 1
		(primitive_site TIEOFF_X9Y24 TIEOFF internal 3)
	)
	(tile 57 15 CLEXL_X5Y12 CLEXL 2
		(primitive_site SLICE_X6Y12 SLICEL internal 45)
		(primitive_site SLICE_X7Y12 SLICEX internal 43)
	)
	(tile 57 16 INT_X6Y12 INT 1
		(primitive_site TIEOFF_X11Y24 TIEOFF internal 3)
	)
	(tile 57 17 INT_INTERFACE_X6Y12 INT_INTERFACE 0
	)
	(tile 57 18 MACCSITE2_X6Y12 MACCSITE2 1
		(primitive_site DSP48_X0Y3 DSP48A1 internal 346)
	)
	(tile 57 19 INT_X7Y12 INT 1
		(primitive_site TIEOFF_X12Y24 TIEOFF internal 3)
	)
	(tile 57 20 CLEXM_X7Y12 CLEXM 2
		(primitive_site SLICE_X8Y12 SLICEM internal 50)
		(primitive_site SLICE_X9Y12 SLICEX internal 43)
	)
	(tile 57 21 INT_X8Y12 INT 1
		(primitive_site TIEOFF_X14Y24 TIEOFF internal 3)
	)
	(tile 57 22 CLEXL_X8Y12 CLEXL 2
		(primitive_site SLICE_X10Y12 SLICEL internal 45)
		(primitive_site SLICE_X11Y12 SLICEX internal 43)
	)
	(tile 57 23 NULL_X23Y15 NULL 0
	)
	(tile 57 24 REG_V_X8Y12 REG_V 0
	)
	(tile 57 25 INT_X9Y12 INT 1
		(primitive_site TIEOFF_X17Y24 TIEOFF internal 3)
	)
	(tile 57 26 CLEXM_X9Y12 CLEXM 2
		(primitive_site SLICE_X12Y12 SLICEM internal 50)
		(primitive_site SLICE_X13Y12 SLICEX internal 43)
	)
	(tile 57 27 INT_X10Y12 INT 1
		(primitive_site TIEOFF_X19Y24 TIEOFF internal 3)
	)
	(tile 57 28 CLEXL_X10Y12 CLEXL 2
		(primitive_site SLICE_X14Y12 SLICEL internal 45)
		(primitive_site SLICE_X15Y12 SLICEX internal 43)
	)
	(tile 57 29 INT_X11Y12 INT 1
		(primitive_site TIEOFF_X20Y24 TIEOFF internal 3)
	)
	(tile 57 30 CLEXM_X11Y12 CLEXM 2
		(primitive_site SLICE_X16Y12 SLICEM internal 50)
		(primitive_site SLICE_X17Y12 SLICEX internal 43)
	)
	(tile 57 31 INT_X12Y12 INT 1
		(primitive_site TIEOFF_X22Y24 TIEOFF internal 3)
	)
	(tile 57 32 CLEXL_X12Y12 CLEXL 2
		(primitive_site SLICE_X18Y12 SLICEL internal 45)
		(primitive_site SLICE_X19Y12 SLICEX internal 43)
	)
	(tile 57 33 INT_BRAM_X13Y12 INT_BRAM 1
		(primitive_site TIEOFF_X24Y24 TIEOFF internal 3)
	)
	(tile 57 34 INT_INTERFACE_X13Y12 INT_INTERFACE 0
	)
	(tile 57 35 BRAMSITE2_X13Y12 BRAMSITE2 3
		(primitive_site RAMB16_X1Y6 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y6 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y7 RAMB8BWER internal 110)
	)
	(tile 57 36 INT_X14Y12 INT 1
		(primitive_site TIEOFF_X25Y24 TIEOFF internal 3)
	)
	(tile 57 37 CLEXM_X14Y12 CLEXM 2
		(primitive_site SLICE_X20Y12 SLICEM internal 50)
		(primitive_site SLICE_X21Y12 SLICEX internal 43)
	)
	(tile 57 38 INT_X15Y12 INT 1
		(primitive_site TIEOFF_X27Y24 TIEOFF internal 3)
	)
	(tile 57 39 CLEXL_X15Y12 CLEXL 2
		(primitive_site SLICE_X22Y12 SLICEL internal 45)
		(primitive_site SLICE_X23Y12 SLICEX internal 43)
	)
	(tile 57 40 INT_X16Y12 INT 1
		(primitive_site TIEOFF_X29Y24 TIEOFF internal 3)
	)
	(tile 57 41 INT_INTERFACE_X16Y12 INT_INTERFACE 0
	)
	(tile 57 42 MCB_MUI3_X16Y12 MCB_MUI3 0
	)
	(tile 57 43 IOI_RTERM_X43Y15 IOI_RTERM 0
	)
	(tile 57 44 EMP_RIOB_X16Y12 EMP_RIOB 0
	)
	(tile 58 0 LIOB_X0Y11 LIOB 2
		(primitive_site PAD155 IOBM unbonded 8)
		(primitive_site PAD156 IOBS unbonded 8)
	)
	(tile 58 1 IOI_LTERM_X1Y14 IOI_LTERM 0
	)
	(tile 58 2 LIOI_INT_X0Y11 LIOI_INT 1
		(primitive_site TIEOFF_X0Y22 TIEOFF internal 3)
	)
	(tile 58 3 LIOI_X0Y11 LIOI 7
		(primitive_site OLOGIC_X0Y14 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y14 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y14 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y15 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y15 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y15 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y22 TIEOFF internal 3)
	)
	(tile 58 4 MCB_INT_DQI_X0Y11 MCB_INT_DQI 1
		(primitive_site TIEOFF_X1Y23 TIEOFF internal 3)
	)
	(tile 58 5 INT_X1Y11 INT 1
		(primitive_site TIEOFF_X2Y22 TIEOFF internal 3)
	)
	(tile 58 6 CLEXM_X1Y11 CLEXM 2
		(primitive_site SLICE_X0Y11 SLICEM internal 50)
		(primitive_site SLICE_X1Y11 SLICEX internal 43)
	)
	(tile 58 7 INT_X2Y11 INT 1
		(primitive_site TIEOFF_X4Y22 TIEOFF internal 3)
	)
	(tile 58 8 CLEXL_X2Y11 CLEXL 2
		(primitive_site SLICE_X2Y11 SLICEL internal 45)
		(primitive_site SLICE_X3Y11 SLICEX internal 43)
	)
	(tile 58 9 INT_BRAM_X3Y11 INT_BRAM 1
		(primitive_site TIEOFF_X6Y22 TIEOFF internal 3)
	)
	(tile 58 10 INT_INTERFACE_X3Y11 INT_INTERFACE 0
	)
	(tile 58 11 NULL_X11Y14 NULL 0
	)
	(tile 58 12 INT_X4Y11 INT 1
		(primitive_site TIEOFF_X7Y22 TIEOFF internal 3)
	)
	(tile 58 13 CLEXM_X4Y11 CLEXM 2
		(primitive_site SLICE_X4Y11 SLICEM internal 50)
		(primitive_site SLICE_X5Y11 SLICEX internal 43)
	)
	(tile 58 14 INT_X5Y11 INT 1
		(primitive_site TIEOFF_X9Y22 TIEOFF internal 3)
	)
	(tile 58 15 CLEXL_X5Y11 CLEXL 2
		(primitive_site SLICE_X6Y11 SLICEL internal 45)
		(primitive_site SLICE_X7Y11 SLICEX internal 43)
	)
	(tile 58 16 INT_X6Y11 INT 1
		(primitive_site TIEOFF_X11Y22 TIEOFF internal 3)
	)
	(tile 58 17 INT_INTERFACE_X6Y11 INT_INTERFACE 0
	)
	(tile 58 18 NULL_X18Y14 NULL 0
	)
	(tile 58 19 INT_X7Y11 INT 1
		(primitive_site TIEOFF_X12Y22 TIEOFF internal 3)
	)
	(tile 58 20 CLEXM_X7Y11 CLEXM 2
		(primitive_site SLICE_X8Y11 SLICEM internal 50)
		(primitive_site SLICE_X9Y11 SLICEX internal 43)
	)
	(tile 58 21 INT_X8Y11 INT 1
		(primitive_site TIEOFF_X14Y22 TIEOFF internal 3)
	)
	(tile 58 22 CLEXL_X8Y11 CLEXL 2
		(primitive_site SLICE_X10Y11 SLICEL internal 45)
		(primitive_site SLICE_X11Y11 SLICEX internal 43)
	)
	(tile 58 23 NULL_X23Y14 NULL 0
	)
	(tile 58 24 REG_V_X8Y11 REG_V 0
	)
	(tile 58 25 INT_X9Y11 INT 1
		(primitive_site TIEOFF_X17Y22 TIEOFF internal 3)
	)
	(tile 58 26 CLEXM_X9Y11 CLEXM 2
		(primitive_site SLICE_X12Y11 SLICEM internal 50)
		(primitive_site SLICE_X13Y11 SLICEX internal 43)
	)
	(tile 58 27 INT_X10Y11 INT 1
		(primitive_site TIEOFF_X19Y22 TIEOFF internal 3)
	)
	(tile 58 28 CLEXL_X10Y11 CLEXL 2
		(primitive_site SLICE_X14Y11 SLICEL internal 45)
		(primitive_site SLICE_X15Y11 SLICEX internal 43)
	)
	(tile 58 29 INT_X11Y11 INT 1
		(primitive_site TIEOFF_X20Y22 TIEOFF internal 3)
	)
	(tile 58 30 CLEXM_X11Y11 CLEXM 2
		(primitive_site SLICE_X16Y11 SLICEM internal 50)
		(primitive_site SLICE_X17Y11 SLICEX internal 43)
	)
	(tile 58 31 INT_X12Y11 INT 1
		(primitive_site TIEOFF_X22Y22 TIEOFF internal 3)
	)
	(tile 58 32 CLEXL_X12Y11 CLEXL 2
		(primitive_site SLICE_X18Y11 SLICEL internal 45)
		(primitive_site SLICE_X19Y11 SLICEX internal 43)
	)
	(tile 58 33 INT_BRAM_X13Y11 INT_BRAM 1
		(primitive_site TIEOFF_X24Y22 TIEOFF internal 3)
	)
	(tile 58 34 INT_INTERFACE_X13Y11 INT_INTERFACE 0
	)
	(tile 58 35 NULL_X35Y14 NULL 0
	)
	(tile 58 36 INT_X14Y11 INT 1
		(primitive_site TIEOFF_X25Y22 TIEOFF internal 3)
	)
	(tile 58 37 CLEXM_X14Y11 CLEXM 2
		(primitive_site SLICE_X20Y11 SLICEM internal 50)
		(primitive_site SLICE_X21Y11 SLICEX internal 43)
	)
	(tile 58 38 INT_X15Y11 INT 1
		(primitive_site TIEOFF_X27Y22 TIEOFF internal 3)
	)
	(tile 58 39 CLEXL_X15Y11 CLEXL 2
		(primitive_site SLICE_X22Y11 SLICEL internal 45)
		(primitive_site SLICE_X23Y11 SLICEX internal 43)
	)
	(tile 58 40 IOI_INT_X16Y11 IOI_INT 1
		(primitive_site TIEOFF_X29Y22 TIEOFF internal 3)
	)
	(tile 58 41 RIOI_X16Y11 RIOI 7
		(primitive_site OLOGIC_X12Y14 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y14 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y14 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y15 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y15 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y15 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y22 TIEOFF internal 3)
	)
	(tile 58 42 MCB_INT_DQI_X16Y11 MCB_INT_DQI 1
		(primitive_site TIEOFF_X30Y23 TIEOFF internal 3)
	)
	(tile 58 43 IOI_RTERM_X43Y14 IOI_RTERM 0
	)
	(tile 58 44 RIOB_X16Y11 RIOB 2
		(primitive_site PAD90 IOBS unbonded 8)
		(primitive_site PAD89 IOBM unbonded 8)
	)
	(tile 59 0 EMP_LIOB_X0Y13 EMP_LIOB 0
	)
	(tile 59 1 IOI_LTERM_X1Y13 IOI_LTERM 0
	)
	(tile 59 2 INT_X0Y10 INT 1
		(primitive_site TIEOFF_X0Y20 TIEOFF internal 3)
	)
	(tile 59 3 INT_INTERFACE_X0Y10 INT_INTERFACE 0
	)
	(tile 59 4 NULL_X4Y13 NULL 0
	)
	(tile 59 5 INT_X1Y10 INT 1
		(primitive_site TIEOFF_X2Y20 TIEOFF internal 3)
	)
	(tile 59 6 CLEXM_X1Y10 CLEXM 2
		(primitive_site SLICE_X0Y10 SLICEM internal 50)
		(primitive_site SLICE_X1Y10 SLICEX internal 43)
	)
	(tile 59 7 INT_X2Y10 INT 1
		(primitive_site TIEOFF_X4Y20 TIEOFF internal 3)
	)
	(tile 59 8 CLEXL_X2Y10 CLEXL 2
		(primitive_site SLICE_X2Y10 SLICEL internal 45)
		(primitive_site SLICE_X3Y10 SLICEX internal 43)
	)
	(tile 59 9 INT_BRAM_X3Y10 INT_BRAM 1
		(primitive_site TIEOFF_X6Y20 TIEOFF internal 3)
	)
	(tile 59 10 INT_INTERFACE_X3Y10 INT_INTERFACE 0
	)
	(tile 59 11 NULL_X11Y13 NULL 0
	)
	(tile 59 12 INT_X4Y10 INT 1
		(primitive_site TIEOFF_X7Y20 TIEOFF internal 3)
	)
	(tile 59 13 CLEXM_X4Y10 CLEXM 2
		(primitive_site SLICE_X4Y10 SLICEM internal 50)
		(primitive_site SLICE_X5Y10 SLICEX internal 43)
	)
	(tile 59 14 INT_X5Y10 INT 1
		(primitive_site TIEOFF_X9Y20 TIEOFF internal 3)
	)
	(tile 59 15 CLEXL_X5Y10 CLEXL 2
		(primitive_site SLICE_X6Y10 SLICEL internal 45)
		(primitive_site SLICE_X7Y10 SLICEX internal 43)
	)
	(tile 59 16 INT_X6Y10 INT 1
		(primitive_site TIEOFF_X11Y20 TIEOFF internal 3)
	)
	(tile 59 17 INT_INTERFACE_X6Y10 INT_INTERFACE 0
	)
	(tile 59 18 NULL_X18Y13 NULL 0
	)
	(tile 59 19 INT_X7Y10 INT 1
		(primitive_site TIEOFF_X12Y20 TIEOFF internal 3)
	)
	(tile 59 20 CLEXM_X7Y10 CLEXM 2
		(primitive_site SLICE_X8Y10 SLICEM internal 50)
		(primitive_site SLICE_X9Y10 SLICEX internal 43)
	)
	(tile 59 21 INT_X8Y10 INT 1
		(primitive_site TIEOFF_X14Y20 TIEOFF internal 3)
	)
	(tile 59 22 CLEXL_X8Y10 CLEXL 2
		(primitive_site SLICE_X10Y10 SLICEL internal 45)
		(primitive_site SLICE_X11Y10 SLICEX internal 43)
	)
	(tile 59 23 NULL_X23Y13 NULL 0
	)
	(tile 59 24 REG_V_X8Y10 REG_V 0
	)
	(tile 59 25 INT_X9Y10 INT 1
		(primitive_site TIEOFF_X17Y20 TIEOFF internal 3)
	)
	(tile 59 26 CLEXM_X9Y10 CLEXM 2
		(primitive_site SLICE_X12Y10 SLICEM internal 50)
		(primitive_site SLICE_X13Y10 SLICEX internal 43)
	)
	(tile 59 27 INT_X10Y10 INT 1
		(primitive_site TIEOFF_X19Y20 TIEOFF internal 3)
	)
	(tile 59 28 CLEXL_X10Y10 CLEXL 2
		(primitive_site SLICE_X14Y10 SLICEL internal 45)
		(primitive_site SLICE_X15Y10 SLICEX internal 43)
	)
	(tile 59 29 INT_X11Y10 INT 1
		(primitive_site TIEOFF_X20Y20 TIEOFF internal 3)
	)
	(tile 59 30 CLEXM_X11Y10 CLEXM 2
		(primitive_site SLICE_X16Y10 SLICEM internal 50)
		(primitive_site SLICE_X17Y10 SLICEX internal 43)
	)
	(tile 59 31 INT_X12Y10 INT 1
		(primitive_site TIEOFF_X22Y20 TIEOFF internal 3)
	)
	(tile 59 32 CLEXL_X12Y10 CLEXL 2
		(primitive_site SLICE_X18Y10 SLICEL internal 45)
		(primitive_site SLICE_X19Y10 SLICEX internal 43)
	)
	(tile 59 33 INT_BRAM_X13Y10 INT_BRAM 1
		(primitive_site TIEOFF_X24Y20 TIEOFF internal 3)
	)
	(tile 59 34 INT_INTERFACE_X13Y10 INT_INTERFACE 0
	)
	(tile 59 35 NULL_X35Y13 NULL 0
	)
	(tile 59 36 INT_X14Y10 INT 1
		(primitive_site TIEOFF_X25Y20 TIEOFF internal 3)
	)
	(tile 59 37 CLEXM_X14Y10 CLEXM 2
		(primitive_site SLICE_X20Y10 SLICEM internal 50)
		(primitive_site SLICE_X21Y10 SLICEX internal 43)
	)
	(tile 59 38 INT_X15Y10 INT 1
		(primitive_site TIEOFF_X27Y20 TIEOFF internal 3)
	)
	(tile 59 39 CLEXL_X15Y10 CLEXL 2
		(primitive_site SLICE_X22Y10 SLICEL internal 45)
		(primitive_site SLICE_X23Y10 SLICEX internal 43)
	)
	(tile 59 40 INT_X16Y10 INT 1
		(primitive_site TIEOFF_X29Y20 TIEOFF internal 3)
	)
	(tile 59 41 INT_INTERFACE_X16Y10 INT_INTERFACE 0
	)
	(tile 59 42 NULL_X42Y13 NULL 0
	)
	(tile 59 43 IOI_RTERM_X43Y13 IOI_RTERM 0
	)
	(tile 59 44 EMP_RIOB_X16Y10 EMP_RIOB 0
	)
	(tile 60 0 EMP_LIOB_X0Y12 EMP_LIOB 0
	)
	(tile 60 1 IOI_LTERM_X1Y12 IOI_LTERM 0
	)
	(tile 60 2 INT_X0Y9 INT 1
		(primitive_site TIEOFF_X0Y18 TIEOFF internal 3)
	)
	(tile 60 3 INT_INTERFACE_X0Y9 INT_INTERFACE 0
	)
	(tile 60 4 MCB_MUI4_X0Y9 MCB_MUI4 0
	)
	(tile 60 5 INT_X1Y9 INT 1
		(primitive_site TIEOFF_X2Y18 TIEOFF internal 3)
	)
	(tile 60 6 CLEXM_X1Y9 CLEXM 2
		(primitive_site SLICE_X0Y9 SLICEM internal 50)
		(primitive_site SLICE_X1Y9 SLICEX internal 43)
	)
	(tile 60 7 INT_X2Y9 INT 1
		(primitive_site TIEOFF_X4Y18 TIEOFF internal 3)
	)
	(tile 60 8 CLEXL_X2Y9 CLEXL 2
		(primitive_site SLICE_X2Y9 SLICEL internal 45)
		(primitive_site SLICE_X3Y9 SLICEX internal 43)
	)
	(tile 60 9 INT_BRAM_X3Y9 INT_BRAM 1
		(primitive_site TIEOFF_X6Y18 TIEOFF internal 3)
	)
	(tile 60 10 INT_INTERFACE_X3Y9 INT_INTERFACE 0
	)
	(tile 60 11 NULL_X11Y12 NULL 0
	)
	(tile 60 12 INT_X4Y9 INT 1
		(primitive_site TIEOFF_X7Y18 TIEOFF internal 3)
	)
	(tile 60 13 CLEXM_X4Y9 CLEXM 2
		(primitive_site SLICE_X4Y9 SLICEM internal 50)
		(primitive_site SLICE_X5Y9 SLICEX internal 43)
	)
	(tile 60 14 INT_X5Y9 INT 1
		(primitive_site TIEOFF_X9Y18 TIEOFF internal 3)
	)
	(tile 60 15 CLEXL_X5Y9 CLEXL 2
		(primitive_site SLICE_X6Y9 SLICEL internal 45)
		(primitive_site SLICE_X7Y9 SLICEX internal 43)
	)
	(tile 60 16 INT_X6Y9 INT 1
		(primitive_site TIEOFF_X11Y18 TIEOFF internal 3)
	)
	(tile 60 17 INT_INTERFACE_X6Y9 INT_INTERFACE 0
	)
	(tile 60 18 NULL_X18Y12 NULL 0
	)
	(tile 60 19 INT_X7Y9 INT 1
		(primitive_site TIEOFF_X12Y18 TIEOFF internal 3)
	)
	(tile 60 20 CLEXM_X7Y9 CLEXM 2
		(primitive_site SLICE_X8Y9 SLICEM internal 50)
		(primitive_site SLICE_X9Y9 SLICEX internal 43)
	)
	(tile 60 21 INT_X8Y9 INT 1
		(primitive_site TIEOFF_X14Y18 TIEOFF internal 3)
	)
	(tile 60 22 CLEXL_X8Y9 CLEXL 2
		(primitive_site SLICE_X10Y9 SLICEL internal 45)
		(primitive_site SLICE_X11Y9 SLICEX internal 43)
	)
	(tile 60 23 NULL_X23Y12 NULL 0
	)
	(tile 60 24 REG_V_X8Y9 REG_V 0
	)
	(tile 60 25 INT_X9Y9 INT 1
		(primitive_site TIEOFF_X17Y18 TIEOFF internal 3)
	)
	(tile 60 26 CLEXM_X9Y9 CLEXM 2
		(primitive_site SLICE_X12Y9 SLICEM internal 50)
		(primitive_site SLICE_X13Y9 SLICEX internal 43)
	)
	(tile 60 27 INT_X10Y9 INT 1
		(primitive_site TIEOFF_X19Y18 TIEOFF internal 3)
	)
	(tile 60 28 CLEXL_X10Y9 CLEXL 2
		(primitive_site SLICE_X14Y9 SLICEL internal 45)
		(primitive_site SLICE_X15Y9 SLICEX internal 43)
	)
	(tile 60 29 INT_X11Y9 INT 1
		(primitive_site TIEOFF_X20Y18 TIEOFF internal 3)
	)
	(tile 60 30 CLEXM_X11Y9 CLEXM 2
		(primitive_site SLICE_X16Y9 SLICEM internal 50)
		(primitive_site SLICE_X17Y9 SLICEX internal 43)
	)
	(tile 60 31 INT_X12Y9 INT 1
		(primitive_site TIEOFF_X22Y18 TIEOFF internal 3)
	)
	(tile 60 32 CLEXL_X12Y9 CLEXL 2
		(primitive_site SLICE_X18Y9 SLICEL internal 45)
		(primitive_site SLICE_X19Y9 SLICEX internal 43)
	)
	(tile 60 33 INT_BRAM_X13Y9 INT_BRAM 1
		(primitive_site TIEOFF_X24Y18 TIEOFF internal 3)
	)
	(tile 60 34 INT_INTERFACE_X13Y9 INT_INTERFACE 0
	)
	(tile 60 35 NULL_X35Y12 NULL 0
	)
	(tile 60 36 INT_X14Y9 INT 1
		(primitive_site TIEOFF_X25Y18 TIEOFF internal 3)
	)
	(tile 60 37 CLEXM_X14Y9 CLEXM 2
		(primitive_site SLICE_X20Y9 SLICEM internal 50)
		(primitive_site SLICE_X21Y9 SLICEX internal 43)
	)
	(tile 60 38 INT_X15Y9 INT 1
		(primitive_site TIEOFF_X27Y18 TIEOFF internal 3)
	)
	(tile 60 39 CLEXL_X15Y9 CLEXL 2
		(primitive_site SLICE_X22Y9 SLICEL internal 45)
		(primitive_site SLICE_X23Y9 SLICEX internal 43)
	)
	(tile 60 40 INT_X16Y9 INT 1
		(primitive_site TIEOFF_X29Y18 TIEOFF internal 3)
	)
	(tile 60 41 INT_INTERFACE_X16Y9 INT_INTERFACE 0
	)
	(tile 60 42 MCB_MUI4_X16Y9 MCB_MUI4 0
	)
	(tile 60 43 IOI_RTERM_X43Y12 IOI_RTERM 0
	)
	(tile 60 44 EMP_RIOB_X16Y9 EMP_RIOB 0
	)
	(tile 61 0 LIOB_X0Y8 LIOB 2
		(primitive_site PAD153 IOBM unbonded 8)
		(primitive_site PAD154 IOBS unbonded 8)
	)
	(tile 61 1 IOI_LTERM_X1Y11 IOI_LTERM 0
	)
	(tile 61 2 LIOI_INT_X0Y8 LIOI_INT 1
		(primitive_site TIEOFF_X0Y16 TIEOFF internal 3)
	)
	(tile 61 3 LIOI_X0Y8 LIOI 7
		(primitive_site OLOGIC_X0Y12 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y12 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y12 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y13 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y13 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y13 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y16 TIEOFF internal 3)
	)
	(tile 61 4 MCB_INT_BOT_X0Y8 MCB_INT_BOT 0
	)
	(tile 61 5 INT_X1Y8 INT 1
		(primitive_site TIEOFF_X2Y16 TIEOFF internal 3)
	)
	(tile 61 6 CLEXM_X1Y8 CLEXM 2
		(primitive_site SLICE_X0Y8 SLICEM internal 50)
		(primitive_site SLICE_X1Y8 SLICEX internal 43)
	)
	(tile 61 7 INT_X2Y8 INT 1
		(primitive_site TIEOFF_X4Y16 TIEOFF internal 3)
	)
	(tile 61 8 CLEXL_X2Y8 CLEXL 2
		(primitive_site SLICE_X2Y8 SLICEL internal 45)
		(primitive_site SLICE_X3Y8 SLICEX internal 43)
	)
	(tile 61 9 INT_BRAM_X3Y8 INT_BRAM 1
		(primitive_site TIEOFF_X6Y16 TIEOFF internal 3)
	)
	(tile 61 10 INT_INTERFACE_X3Y8 INT_INTERFACE 0
	)
	(tile 61 11 BRAMSITE2_X3Y8 BRAMSITE2 3
		(primitive_site RAMB16_X0Y4 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y4 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y5 RAMB8BWER internal 110)
	)
	(tile 61 12 INT_X4Y8 INT 1
		(primitive_site TIEOFF_X7Y16 TIEOFF internal 3)
	)
	(tile 61 13 CLEXM_X4Y8 CLEXM 2
		(primitive_site SLICE_X4Y8 SLICEM internal 50)
		(primitive_site SLICE_X5Y8 SLICEX internal 43)
	)
	(tile 61 14 INT_X5Y8 INT 1
		(primitive_site TIEOFF_X9Y16 TIEOFF internal 3)
	)
	(tile 61 15 CLEXL_X5Y8 CLEXL 2
		(primitive_site SLICE_X6Y8 SLICEL internal 45)
		(primitive_site SLICE_X7Y8 SLICEX internal 43)
	)
	(tile 61 16 INT_X6Y8 INT 1
		(primitive_site TIEOFF_X11Y16 TIEOFF internal 3)
	)
	(tile 61 17 INT_INTERFACE_X6Y8 INT_INTERFACE 0
	)
	(tile 61 18 MACCSITE2_X6Y8 MACCSITE2 1
		(primitive_site DSP48_X0Y2 DSP48A1 internal 346)
	)
	(tile 61 19 INT_X7Y8 INT 1
		(primitive_site TIEOFF_X12Y16 TIEOFF internal 3)
	)
	(tile 61 20 CLEXM_X7Y8 CLEXM 2
		(primitive_site SLICE_X8Y8 SLICEM internal 50)
		(primitive_site SLICE_X9Y8 SLICEX internal 43)
	)
	(tile 61 21 IOI_INT_X8Y8 IOI_INT 1
		(primitive_site TIEOFF_X14Y16 TIEOFF internal 3)
	)
	(tile 61 22 INT_INTERFACE_IOI_X8Y8 INT_INTERFACE_IOI 0
	)
	(tile 61 23 CMT_DCM_BOT_X8Y8 CMT_DCM_BOT 2
		(primitive_site DCM_X0Y1 DCM internal 46)
		(primitive_site DCM_X0Y0 DCM internal 46)
	)
	(tile 61 24 REG_V_X8Y8 REG_V 0
	)
	(tile 61 25 INT_X9Y8 INT 1
		(primitive_site TIEOFF_X17Y16 TIEOFF internal 3)
	)
	(tile 61 26 CLEXM_X9Y8 CLEXM 2
		(primitive_site SLICE_X12Y8 SLICEM internal 50)
		(primitive_site SLICE_X13Y8 SLICEX internal 43)
	)
	(tile 61 27 INT_X10Y8 INT 1
		(primitive_site TIEOFF_X19Y16 TIEOFF internal 3)
	)
	(tile 61 28 CLEXL_X10Y8 CLEXL 2
		(primitive_site SLICE_X14Y8 SLICEL internal 45)
		(primitive_site SLICE_X15Y8 SLICEX internal 43)
	)
	(tile 61 29 INT_X11Y8 INT 1
		(primitive_site TIEOFF_X20Y16 TIEOFF internal 3)
	)
	(tile 61 30 CLEXM_X11Y8 CLEXM 2
		(primitive_site SLICE_X16Y8 SLICEM internal 50)
		(primitive_site SLICE_X17Y8 SLICEX internal 43)
	)
	(tile 61 31 INT_X12Y8 INT 1
		(primitive_site TIEOFF_X22Y16 TIEOFF internal 3)
	)
	(tile 61 32 CLEXL_X12Y8 CLEXL 2
		(primitive_site SLICE_X18Y8 SLICEL internal 45)
		(primitive_site SLICE_X19Y8 SLICEX internal 43)
	)
	(tile 61 33 INT_BRAM_X13Y8 INT_BRAM 1
		(primitive_site TIEOFF_X24Y16 TIEOFF internal 3)
	)
	(tile 61 34 INT_INTERFACE_X13Y8 INT_INTERFACE 0
	)
	(tile 61 35 BRAMSITE2_X13Y8 BRAMSITE2 3
		(primitive_site RAMB16_X1Y4 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y4 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y5 RAMB8BWER internal 110)
	)
	(tile 61 36 INT_X14Y8 INT 1
		(primitive_site TIEOFF_X25Y16 TIEOFF internal 3)
	)
	(tile 61 37 CLEXM_X14Y8 CLEXM 2
		(primitive_site SLICE_X20Y8 SLICEM internal 50)
		(primitive_site SLICE_X21Y8 SLICEX internal 43)
	)
	(tile 61 38 INT_X15Y8 INT 1
		(primitive_site TIEOFF_X27Y16 TIEOFF internal 3)
	)
	(tile 61 39 CLEXL_X15Y8 CLEXL 2
		(primitive_site SLICE_X22Y8 SLICEL internal 45)
		(primitive_site SLICE_X23Y8 SLICEX internal 43)
	)
	(tile 61 40 IOI_INT_X16Y8 IOI_INT 1
		(primitive_site TIEOFF_X29Y16 TIEOFF internal 3)
	)
	(tile 61 41 RIOI_X16Y8 RIOI 7
		(primitive_site OLOGIC_X12Y12 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y12 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y12 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y13 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y13 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y13 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y16 TIEOFF internal 3)
	)
	(tile 61 42 MCB_INT_BOT_X16Y8 MCB_INT_BOT 0
	)
	(tile 61 43 IOI_RTERM_X43Y11 IOI_RTERM 0
	)
	(tile 61 44 RIOB_X16Y8 RIOB 2
		(primitive_site PAD92 IOBS unbonded 8)
		(primitive_site PAD91 IOBM unbonded 8)
	)
	(tile 62 0 HCLK_IOIL_EMP_X0Y10 HCLK_IOIL_EMP 0
	)
	(tile 62 1 HCLK_IOI_LTERM_X1Y10 HCLK_IOI_LTERM 0
	)
	(tile 62 2 HCLK_IOIL_INT_X0Y7 HCLK_IOIL_INT 0
	)
	(tile 62 3 HCLK_IOIL_BOT_SPLIT_X0Y7 HCLK_IOIL_BOT_SPLIT 0
	)
	(tile 62 4 MCB_HCLK_X0Y7 MCB_HCLK 0
	)
	(tile 62 5 HCLK_CLB_XM_INT_X1Y7 HCLK_CLB_XM_INT 0
	)
	(tile 62 6 HCLK_CLB_XM_CLE_X1Y7 HCLK_CLB_XM_CLE 0
	)
	(tile 62 7 HCLK_CLB_XL_INT_X2Y7 HCLK_CLB_XL_INT 0
	)
	(tile 62 8 HCLK_CLB_XL_CLE_X2Y7 HCLK_CLB_XL_CLE 0
	)
	(tile 62 9 BRAM_HCLK_FEEDTHRU_X3Y7 BRAM_HCLK_FEEDTHRU 0
	)
	(tile 62 10 BRAM_HCLK_FEEDTHRU_INTER_X3Y7 BRAM_HCLK_FEEDTHRU_INTER 0
	)
	(tile 62 11 HCLK_BRAM_FEEDTHRU_X3Y7 HCLK_BRAM_FEEDTHRU 0
	)
	(tile 62 12 HCLK_CLB_XM_INT_X4Y7 HCLK_CLB_XM_INT 0
	)
	(tile 62 13 HCLK_CLB_XM_CLE_X4Y7 HCLK_CLB_XM_CLE 0
	)
	(tile 62 14 HCLK_CLB_XL_INT_X5Y7 HCLK_CLB_XL_INT 0
	)
	(tile 62 15 HCLK_CLB_XL_CLE_X5Y7 HCLK_CLB_XL_CLE 0
	)
	(tile 62 16 DSP_INT_HCLK_FEEDTHRU_X6Y7 DSP_INT_HCLK_FEEDTHRU 0
	)
	(tile 62 17 DSP_CLB_HCLK_FEEDTHRU_X6Y7 DSP_CLB_HCLK_FEEDTHRU 0
	)
	(tile 62 18 DSP_HCLK_FEEDTHRU_TOP_X6Y7 DSP_HCLK_FEEDTHRU_TOP 0
	)
	(tile 62 19 HCLK_CLB_XM_INT_X7Y7 HCLK_CLB_XM_INT 0
	)
	(tile 62 20 HCLK_CLB_XM_CLE_X7Y7 HCLK_CLB_XM_CLE 0
	)
	(tile 62 21 HCLK_CLB_XL_INT_X8Y7 HCLK_CLB_XL_INT 0
	)
	(tile 62 22 HCLK_CLB_XL_CLE_X8Y7 HCLK_CLB_XL_CLE 0
	)
	(tile 62 23 NULL_X23Y10 NULL 0
	)
	(tile 62 24 REG_V_HCLK_X23Y10 REG_V_HCLK 32
		(primitive_site BUFH_X0Y31 BUFH internal 2)
		(primitive_site BUFH_X0Y30 BUFH internal 2)
		(primitive_site BUFH_X0Y29 BUFH internal 2)
		(primitive_site BUFH_X0Y28 BUFH internal 2)
		(primitive_site BUFH_X0Y27 BUFH internal 2)
		(primitive_site BUFH_X0Y26 BUFH internal 2)
		(primitive_site BUFH_X0Y25 BUFH internal 2)
		(primitive_site BUFH_X0Y24 BUFH internal 2)
		(primitive_site BUFH_X0Y23 BUFH internal 2)
		(primitive_site BUFH_X0Y22 BUFH internal 2)
		(primitive_site BUFH_X0Y21 BUFH internal 2)
		(primitive_site BUFH_X0Y20 BUFH internal 2)
		(primitive_site BUFH_X0Y19 BUFH internal 2)
		(primitive_site BUFH_X0Y18 BUFH internal 2)
		(primitive_site BUFH_X0Y17 BUFH internal 2)
		(primitive_site BUFH_X0Y16 BUFH internal 2)
		(primitive_site BUFH_X3Y15 BUFH internal 2)
		(primitive_site BUFH_X3Y14 BUFH internal 2)
		(primitive_site BUFH_X3Y13 BUFH internal 2)
		(primitive_site BUFH_X3Y12 BUFH internal 2)
		(primitive_site BUFH_X3Y11 BUFH internal 2)
		(primitive_site BUFH_X3Y10 BUFH internal 2)
		(primitive_site BUFH_X3Y9 BUFH internal 2)
		(primitive_site BUFH_X3Y8 BUFH internal 2)
		(primitive_site BUFH_X3Y7 BUFH internal 2)
		(primitive_site BUFH_X3Y6 BUFH internal 2)
		(primitive_site BUFH_X3Y5 BUFH internal 2)
		(primitive_site BUFH_X3Y4 BUFH internal 2)
		(primitive_site BUFH_X3Y3 BUFH internal 2)
		(primitive_site BUFH_X3Y2 BUFH internal 2)
		(primitive_site BUFH_X3Y1 BUFH internal 2)
		(primitive_site BUFH_X3Y0 BUFH internal 2)
	)
	(tile 62 25 HCLK_CLB_XM_INT_X9Y7 HCLK_CLB_XM_INT 0
	)
	(tile 62 26 HCLK_CLB_XM_CLE_X9Y7 HCLK_CLB_XM_CLE 0
	)
	(tile 62 27 HCLK_CLB_XL_INT_X10Y7 HCLK_CLB_XL_INT 0
	)
	(tile 62 28 HCLK_CLB_XL_CLE_X10Y7 HCLK_CLB_XL_CLE 0
	)
	(tile 62 29 HCLK_CLB_XM_INT_X11Y7 HCLK_CLB_XM_INT 0
	)
	(tile 62 30 HCLK_CLB_XM_CLE_X11Y7 HCLK_CLB_XM_CLE 0
	)
	(tile 62 31 HCLK_CLB_XL_INT_X12Y7 HCLK_CLB_XL_INT 0
	)
	(tile 62 32 HCLK_CLB_XL_CLE_X12Y7 HCLK_CLB_XL_CLE 0
	)
	(tile 62 33 BRAM_HCLK_FEEDTHRU_X13Y7 BRAM_HCLK_FEEDTHRU 0
	)
	(tile 62 34 BRAM_HCLK_FEEDTHRU_INTER_X13Y7 BRAM_HCLK_FEEDTHRU_INTER 0
	)
	(tile 62 35 HCLK_BRAM_FEEDTHRU_X13Y7 HCLK_BRAM_FEEDTHRU 0
	)
	(tile 62 36 HCLK_CLB_XM_INT_X14Y7 HCLK_CLB_XM_INT 0
	)
	(tile 62 37 HCLK_CLB_XM_CLE_X14Y7 HCLK_CLB_XM_CLE 0
	)
	(tile 62 38 HCLK_CLB_XL_INT_X15Y7 HCLK_CLB_XL_INT 0
	)
	(tile 62 39 HCLK_CLB_XL_CLE_X15Y7 HCLK_CLB_XL_CLE 0
	)
	(tile 62 40 HCLK_IOIR_INT_X16Y7 HCLK_IOIR_INT 0
	)
	(tile 62 41 HCLK_IOIR_BOT_SPLIT_X16Y7 HCLK_IOIR_BOT_SPLIT 0
	)
	(tile 62 42 MCB_HCLK_X16Y7 MCB_HCLK 0
	)
	(tile 62 43 HCLK_IOI_RTERM_X43Y10 HCLK_IOI_RTERM 0
	)
	(tile 62 44 HCLK_IOIR_EMP_X43Y10 HCLK_IOIR_EMP 0
	)
	(tile 63 0 EMP_LIOB_X0Y9 EMP_LIOB 0
	)
	(tile 63 1 IOI_LTERM_X1Y9 IOI_LTERM 0
	)
	(tile 63 2 INT_X0Y7 INT 1
		(primitive_site TIEOFF_X0Y14 TIEOFF internal 3)
	)
	(tile 63 3 INT_INTERFACE_X0Y7 INT_INTERFACE 0
	)
	(tile 63 4 NULL_X4Y9 NULL 0
	)
	(tile 63 5 INT_X1Y7 INT 1
		(primitive_site TIEOFF_X2Y14 TIEOFF internal 3)
	)
	(tile 63 6 CLEXM_X1Y7 CLEXM 2
		(primitive_site SLICE_X0Y7 SLICEM internal 50)
		(primitive_site SLICE_X1Y7 SLICEX internal 43)
	)
	(tile 63 7 INT_X2Y7 INT 1
		(primitive_site TIEOFF_X4Y14 TIEOFF internal 3)
	)
	(tile 63 8 CLEXL_X2Y7 CLEXL 2
		(primitive_site SLICE_X2Y7 SLICEL internal 45)
		(primitive_site SLICE_X3Y7 SLICEX internal 43)
	)
	(tile 63 9 INT_BRAM_X3Y7 INT_BRAM 1
		(primitive_site TIEOFF_X6Y14 TIEOFF internal 3)
	)
	(tile 63 10 INT_INTERFACE_X3Y7 INT_INTERFACE 0
	)
	(tile 63 11 NULL_X11Y9 NULL 0
	)
	(tile 63 12 INT_X4Y7 INT 1
		(primitive_site TIEOFF_X7Y14 TIEOFF internal 3)
	)
	(tile 63 13 CLEXM_X4Y7 CLEXM 2
		(primitive_site SLICE_X4Y7 SLICEM internal 50)
		(primitive_site SLICE_X5Y7 SLICEX internal 43)
	)
	(tile 63 14 INT_X5Y7 INT 1
		(primitive_site TIEOFF_X9Y14 TIEOFF internal 3)
	)
	(tile 63 15 CLEXL_X5Y7 CLEXL 2
		(primitive_site SLICE_X6Y7 SLICEL internal 45)
		(primitive_site SLICE_X7Y7 SLICEX internal 43)
	)
	(tile 63 16 INT_X6Y7 INT 1
		(primitive_site TIEOFF_X11Y14 TIEOFF internal 3)
	)
	(tile 63 17 INT_INTERFACE_X6Y7 INT_INTERFACE 0
	)
	(tile 63 18 NULL_X18Y9 NULL 0
	)
	(tile 63 19 INT_X7Y7 INT 1
		(primitive_site TIEOFF_X12Y14 TIEOFF internal 3)
	)
	(tile 63 20 CLEXM_X7Y7 CLEXM 2
		(primitive_site SLICE_X8Y7 SLICEM internal 50)
		(primitive_site SLICE_X9Y7 SLICEX internal 43)
	)
	(tile 63 21 IOI_INT_X8Y7 IOI_INT 1
		(primitive_site TIEOFF_X14Y14 TIEOFF internal 3)
	)
	(tile 63 22 INT_INTERFACE_IOI_X8Y7 INT_INTERFACE_IOI_DCMBOT 0
	)
	(tile 63 23 NULL_X23Y9 NULL 0
	)
	(tile 63 24 REG_V_MEMB_BOT_X8Y7 REG_V_MEMB_BOT 0
	)
	(tile 63 25 INT_X9Y7 INT 1
		(primitive_site TIEOFF_X17Y14 TIEOFF internal 3)
	)
	(tile 63 26 CLEXM_X9Y7 CLEXM 2
		(primitive_site SLICE_X12Y7 SLICEM internal 50)
		(primitive_site SLICE_X13Y7 SLICEX internal 43)
	)
	(tile 63 27 INT_X10Y7 INT 1
		(primitive_site TIEOFF_X19Y14 TIEOFF internal 3)
	)
	(tile 63 28 CLEXL_X10Y7 CLEXL 2
		(primitive_site SLICE_X14Y7 SLICEL internal 45)
		(primitive_site SLICE_X15Y7 SLICEX internal 43)
	)
	(tile 63 29 INT_X11Y7 INT 1
		(primitive_site TIEOFF_X20Y14 TIEOFF internal 3)
	)
	(tile 63 30 CLEXM_X11Y7 CLEXM 2
		(primitive_site SLICE_X16Y7 SLICEM internal 50)
		(primitive_site SLICE_X17Y7 SLICEX internal 43)
	)
	(tile 63 31 INT_X12Y7 INT 1
		(primitive_site TIEOFF_X22Y14 TIEOFF internal 3)
	)
	(tile 63 32 CLEXL_X12Y7 CLEXL 2
		(primitive_site SLICE_X18Y7 SLICEL internal 45)
		(primitive_site SLICE_X19Y7 SLICEX internal 43)
	)
	(tile 63 33 INT_BRAM_X13Y7 INT_BRAM 1
		(primitive_site TIEOFF_X24Y14 TIEOFF internal 3)
	)
	(tile 63 34 INT_INTERFACE_X13Y7 INT_INTERFACE 0
	)
	(tile 63 35 NULL_X35Y9 NULL 0
	)
	(tile 63 36 INT_X14Y7 INT 1
		(primitive_site TIEOFF_X25Y14 TIEOFF internal 3)
	)
	(tile 63 37 CLEXM_X14Y7 CLEXM 2
		(primitive_site SLICE_X20Y7 SLICEM internal 50)
		(primitive_site SLICE_X21Y7 SLICEX internal 43)
	)
	(tile 63 38 INT_X15Y7 INT 1
		(primitive_site TIEOFF_X27Y14 TIEOFF internal 3)
	)
	(tile 63 39 CLEXL_X15Y7 CLEXL 2
		(primitive_site SLICE_X22Y7 SLICEL internal 45)
		(primitive_site SLICE_X23Y7 SLICEX internal 43)
	)
	(tile 63 40 INT_X16Y7 INT 1
		(primitive_site TIEOFF_X29Y14 TIEOFF internal 3)
	)
	(tile 63 41 INT_INTERFACE_X16Y7 INT_INTERFACE 0
	)
	(tile 63 42 NULL_X42Y9 NULL 0
	)
	(tile 63 43 IOI_RTERM_X43Y9 IOI_RTERM 0
	)
	(tile 63 44 EMP_RIOB_X16Y7 EMP_RIOB 0
	)
	(tile 64 0 EMP_LIOB_X0Y8 EMP_LIOB 0
	)
	(tile 64 1 IOI_LTERM_X1Y8 IOI_LTERM 0
	)
	(tile 64 2 INT_X0Y6 INT 1
		(primitive_site TIEOFF_X0Y12 TIEOFF internal 3)
	)
	(tile 64 3 INT_INTERFACE_X0Y6 INT_INTERFACE 0
	)
	(tile 64 4 MCB_MUI5_X0Y6 MCB_MUI5 0
	)
	(tile 64 5 INT_X1Y6 INT 1
		(primitive_site TIEOFF_X2Y12 TIEOFF internal 3)
	)
	(tile 64 6 CLEXM_X1Y6 CLEXM 2
		(primitive_site SLICE_X0Y6 SLICEM internal 50)
		(primitive_site SLICE_X1Y6 SLICEX internal 43)
	)
	(tile 64 7 INT_X2Y6 INT 1
		(primitive_site TIEOFF_X4Y12 TIEOFF internal 3)
	)
	(tile 64 8 CLEXL_X2Y6 CLEXL 2
		(primitive_site SLICE_X2Y6 SLICEL internal 45)
		(primitive_site SLICE_X3Y6 SLICEX internal 43)
	)
	(tile 64 9 INT_BRAM_X3Y6 INT_BRAM 1
		(primitive_site TIEOFF_X6Y12 TIEOFF internal 3)
	)
	(tile 64 10 INT_INTERFACE_X3Y6 INT_INTERFACE 0
	)
	(tile 64 11 NULL_X11Y8 NULL 0
	)
	(tile 64 12 INT_X4Y6 INT 1
		(primitive_site TIEOFF_X7Y12 TIEOFF internal 3)
	)
	(tile 64 13 CLEXM_X4Y6 CLEXM 2
		(primitive_site SLICE_X4Y6 SLICEM internal 50)
		(primitive_site SLICE_X5Y6 SLICEX internal 43)
	)
	(tile 64 14 INT_X5Y6 INT 1
		(primitive_site TIEOFF_X9Y12 TIEOFF internal 3)
	)
	(tile 64 15 CLEXL_X5Y6 CLEXL 2
		(primitive_site SLICE_X6Y6 SLICEL internal 45)
		(primitive_site SLICE_X7Y6 SLICEX internal 43)
	)
	(tile 64 16 INT_X6Y6 INT 1
		(primitive_site TIEOFF_X11Y12 TIEOFF internal 3)
	)
	(tile 64 17 INT_INTERFACE_X6Y6 INT_INTERFACE 0
	)
	(tile 64 18 NULL_X18Y8 NULL 0
	)
	(tile 64 19 INT_X7Y6 INT 1
		(primitive_site TIEOFF_X12Y12 TIEOFF internal 3)
	)
	(tile 64 20 CLEXM_X7Y6 CLEXM 2
		(primitive_site SLICE_X8Y6 SLICEM internal 50)
		(primitive_site SLICE_X9Y6 SLICEX internal 43)
	)
	(tile 64 21 INT_X8Y6 INT 1
		(primitive_site TIEOFF_X14Y12 TIEOFF internal 3)
	)
	(tile 64 22 CLEXL_X8Y6 CLEXL 2
		(primitive_site SLICE_X10Y6 SLICEL internal 45)
		(primitive_site SLICE_X11Y6 SLICEX internal 43)
	)
	(tile 64 23 NULL_X23Y8 NULL 0
	)
	(tile 64 24 REG_V_X8Y6 REG_V 0
	)
	(tile 64 25 INT_X9Y6 INT 1
		(primitive_site TIEOFF_X17Y12 TIEOFF internal 3)
	)
	(tile 64 26 CLEXM_X9Y6 CLEXM 2
		(primitive_site SLICE_X12Y6 SLICEM internal 50)
		(primitive_site SLICE_X13Y6 SLICEX internal 43)
	)
	(tile 64 27 INT_X10Y6 INT 1
		(primitive_site TIEOFF_X19Y12 TIEOFF internal 3)
	)
	(tile 64 28 CLEXL_X10Y6 CLEXL 2
		(primitive_site SLICE_X14Y6 SLICEL internal 45)
		(primitive_site SLICE_X15Y6 SLICEX internal 43)
	)
	(tile 64 29 INT_X11Y6 INT 1
		(primitive_site TIEOFF_X20Y12 TIEOFF internal 3)
	)
	(tile 64 30 CLEXM_X11Y6 CLEXM 2
		(primitive_site SLICE_X16Y6 SLICEM internal 50)
		(primitive_site SLICE_X17Y6 SLICEX internal 43)
	)
	(tile 64 31 INT_X12Y6 INT 1
		(primitive_site TIEOFF_X22Y12 TIEOFF internal 3)
	)
	(tile 64 32 CLEXL_X12Y6 CLEXL 2
		(primitive_site SLICE_X18Y6 SLICEL internal 45)
		(primitive_site SLICE_X19Y6 SLICEX internal 43)
	)
	(tile 64 33 INT_BRAM_X13Y6 INT_BRAM 1
		(primitive_site TIEOFF_X24Y12 TIEOFF internal 3)
	)
	(tile 64 34 INT_INTERFACE_X13Y6 INT_INTERFACE 0
	)
	(tile 64 35 NULL_X35Y8 NULL 0
	)
	(tile 64 36 INT_X14Y6 INT 1
		(primitive_site TIEOFF_X25Y12 TIEOFF internal 3)
	)
	(tile 64 37 CLEXM_X14Y6 CLEXM 2
		(primitive_site SLICE_X20Y6 SLICEM internal 50)
		(primitive_site SLICE_X21Y6 SLICEX internal 43)
	)
	(tile 64 38 INT_X15Y6 INT 1
		(primitive_site TIEOFF_X27Y12 TIEOFF internal 3)
	)
	(tile 64 39 CLEXL_X15Y6 CLEXL 2
		(primitive_site SLICE_X22Y6 SLICEL internal 45)
		(primitive_site SLICE_X23Y6 SLICEX internal 43)
	)
	(tile 64 40 INT_X16Y6 INT 1
		(primitive_site TIEOFF_X29Y12 TIEOFF internal 3)
	)
	(tile 64 41 INT_INTERFACE_X16Y6 INT_INTERFACE 0
	)
	(tile 64 42 MCB_MUI5_X16Y6 MCB_MUI5 0
	)
	(tile 64 43 IOI_RTERM_X43Y8 IOI_RTERM 0
	)
	(tile 64 44 EMP_RIOB_X16Y6 EMP_RIOB 0
	)
	(tile 65 0 LIOB_X0Y5 LIOB 2
		(primitive_site PAD151 IOBM unbonded 8)
		(primitive_site PAD152 IOBS unbonded 8)
	)
	(tile 65 1 IOI_LTERM_X1Y7 IOI_LTERM 0
	)
	(tile 65 2 LIOI_INT_X0Y5 LIOI_INT 1
		(primitive_site TIEOFF_X0Y10 TIEOFF internal 3)
	)
	(tile 65 3 LIOI_X0Y5 LIOI 7
		(primitive_site OLOGIC_X0Y10 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y10 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y10 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y11 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y11 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y11 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y10 TIEOFF internal 3)
	)
	(tile 65 4 MCB_INT_BOT_X0Y5 MCB_INT_BOT 0
	)
	(tile 65 5 INT_X1Y5 INT 1
		(primitive_site TIEOFF_X2Y10 TIEOFF internal 3)
	)
	(tile 65 6 CLEXM_X1Y5 CLEXM 2
		(primitive_site SLICE_X0Y5 SLICEM internal 50)
		(primitive_site SLICE_X1Y5 SLICEX internal 43)
	)
	(tile 65 7 INT_X2Y5 INT 1
		(primitive_site TIEOFF_X4Y10 TIEOFF internal 3)
	)
	(tile 65 8 CLEXL_X2Y5 CLEXL 2
		(primitive_site SLICE_X2Y5 SLICEL internal 45)
		(primitive_site SLICE_X3Y5 SLICEX internal 43)
	)
	(tile 65 9 INT_BRAM_X3Y5 INT_BRAM 1
		(primitive_site TIEOFF_X6Y10 TIEOFF internal 3)
	)
	(tile 65 10 INT_INTERFACE_X3Y5 INT_INTERFACE 0
	)
	(tile 65 11 NULL_X11Y7 NULL 0
	)
	(tile 65 12 INT_X4Y5 INT 1
		(primitive_site TIEOFF_X7Y10 TIEOFF internal 3)
	)
	(tile 65 13 CLEXM_X4Y5 CLEXM 2
		(primitive_site SLICE_X4Y5 SLICEM internal 50)
		(primitive_site SLICE_X5Y5 SLICEX internal 43)
	)
	(tile 65 14 INT_X5Y5 INT 1
		(primitive_site TIEOFF_X9Y10 TIEOFF internal 3)
	)
	(tile 65 15 CLEXL_X5Y5 CLEXL 2
		(primitive_site SLICE_X6Y5 SLICEL internal 45)
		(primitive_site SLICE_X7Y5 SLICEX internal 43)
	)
	(tile 65 16 INT_X6Y5 INT 1
		(primitive_site TIEOFF_X11Y10 TIEOFF internal 3)
	)
	(tile 65 17 INT_INTERFACE_X6Y5 INT_INTERFACE 0
	)
	(tile 65 18 NULL_X18Y7 NULL 0
	)
	(tile 65 19 INT_X7Y5 INT 1
		(primitive_site TIEOFF_X12Y10 TIEOFF internal 3)
	)
	(tile 65 20 CLEXM_X7Y5 CLEXM 2
		(primitive_site SLICE_X8Y5 SLICEM internal 50)
		(primitive_site SLICE_X9Y5 SLICEX internal 43)
	)
	(tile 65 21 INT_X8Y5 INT 1
		(primitive_site TIEOFF_X14Y10 TIEOFF internal 3)
	)
	(tile 65 22 CLEXL_X8Y5 CLEXL 2
		(primitive_site SLICE_X10Y5 SLICEL internal 45)
		(primitive_site SLICE_X11Y5 SLICEX internal 43)
	)
	(tile 65 23 NULL_X23Y7 NULL 0
	)
	(tile 65 24 REG_V_X8Y5 REG_V 0
	)
	(tile 65 25 INT_X9Y5 INT 1
		(primitive_site TIEOFF_X17Y10 TIEOFF internal 3)
	)
	(tile 65 26 CLEXM_X9Y5 CLEXM 2
		(primitive_site SLICE_X12Y5 SLICEM internal 50)
		(primitive_site SLICE_X13Y5 SLICEX internal 43)
	)
	(tile 65 27 INT_X10Y5 INT 1
		(primitive_site TIEOFF_X19Y10 TIEOFF internal 3)
	)
	(tile 65 28 CLEXL_X10Y5 CLEXL 2
		(primitive_site SLICE_X14Y5 SLICEL internal 45)
		(primitive_site SLICE_X15Y5 SLICEX internal 43)
	)
	(tile 65 29 INT_X11Y5 INT 1
		(primitive_site TIEOFF_X20Y10 TIEOFF internal 3)
	)
	(tile 65 30 CLEXM_X11Y5 CLEXM 2
		(primitive_site SLICE_X16Y5 SLICEM internal 50)
		(primitive_site SLICE_X17Y5 SLICEX internal 43)
	)
	(tile 65 31 INT_X12Y5 INT 1
		(primitive_site TIEOFF_X22Y10 TIEOFF internal 3)
	)
	(tile 65 32 CLEXL_X12Y5 CLEXL 2
		(primitive_site SLICE_X18Y5 SLICEL internal 45)
		(primitive_site SLICE_X19Y5 SLICEX internal 43)
	)
	(tile 65 33 INT_BRAM_X13Y5 INT_BRAM 1
		(primitive_site TIEOFF_X24Y10 TIEOFF internal 3)
	)
	(tile 65 34 INT_INTERFACE_X13Y5 INT_INTERFACE 0
	)
	(tile 65 35 NULL_X35Y7 NULL 0
	)
	(tile 65 36 INT_X14Y5 INT 1
		(primitive_site TIEOFF_X25Y10 TIEOFF internal 3)
	)
	(tile 65 37 CLEXM_X14Y5 CLEXM 2
		(primitive_site SLICE_X20Y5 SLICEM internal 50)
		(primitive_site SLICE_X21Y5 SLICEX internal 43)
	)
	(tile 65 38 INT_X15Y5 INT 1
		(primitive_site TIEOFF_X27Y10 TIEOFF internal 3)
	)
	(tile 65 39 CLEXL_X15Y5 CLEXL 2
		(primitive_site SLICE_X22Y5 SLICEL internal 45)
		(primitive_site SLICE_X23Y5 SLICEX internal 43)
	)
	(tile 65 40 IOI_INT_X16Y5 IOI_INT 1
		(primitive_site TIEOFF_X29Y10 TIEOFF internal 3)
	)
	(tile 65 41 RIOI_X16Y5 RIOI 7
		(primitive_site OLOGIC_X12Y10 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y10 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y10 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y11 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y11 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y11 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y10 TIEOFF internal 3)
	)
	(tile 65 42 MCB_INT_BOT_X16Y5 MCB_INT_BOT 0
	)
	(tile 65 43 IOI_RTERM_X43Y7 IOI_RTERM 0
	)
	(tile 65 44 RIOB_X16Y5 RIOB 2
		(primitive_site PAD94 IOBS unbonded 8)
		(primitive_site PAD93 IOBM unbonded 8)
	)
	(tile 66 0 LIOB_X0Y4 LIOB 2
		(primitive_site PAD149 IOBM unbonded 8)
		(primitive_site PAD150 IOBS unbonded 8)
	)
	(tile 66 1 IOI_LTERM_X1Y6 IOI_LTERM 0
	)
	(tile 66 2 LIOI_INT_X0Y4 LIOI_INT 1
		(primitive_site TIEOFF_X0Y8 TIEOFF internal 3)
	)
	(tile 66 3 LIOI_X0Y4 LIOI 7
		(primitive_site OLOGIC_X0Y8 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y8 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y8 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y9 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y9 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y9 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y8 TIEOFF internal 3)
	)
	(tile 66 4 MCB_CAP_INT_X0Y4 MCB_CAP_INT 0
	)
	(tile 66 5 INT_X1Y4 INT 1
		(primitive_site TIEOFF_X2Y8 TIEOFF internal 3)
	)
	(tile 66 6 CLEXM_X1Y4 CLEXM 2
		(primitive_site SLICE_X0Y4 SLICEM internal 50)
		(primitive_site SLICE_X1Y4 SLICEX internal 43)
	)
	(tile 66 7 INT_X2Y4 INT 1
		(primitive_site TIEOFF_X4Y8 TIEOFF internal 3)
	)
	(tile 66 8 CLEXL_X2Y4 CLEXL 2
		(primitive_site SLICE_X2Y4 SLICEL internal 45)
		(primitive_site SLICE_X3Y4 SLICEX internal 43)
	)
	(tile 66 9 INT_BRAM_X3Y4 INT_BRAM 1
		(primitive_site TIEOFF_X6Y8 TIEOFF internal 3)
	)
	(tile 66 10 INT_INTERFACE_X3Y4 INT_INTERFACE 0
	)
	(tile 66 11 BRAMSITE2_X3Y4 BRAMSITE2 3
		(primitive_site RAMB16_X0Y2 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y2 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y3 RAMB8BWER internal 110)
	)
	(tile 66 12 INT_X4Y4 INT 1
		(primitive_site TIEOFF_X7Y8 TIEOFF internal 3)
	)
	(tile 66 13 CLEXM_X4Y4 CLEXM 2
		(primitive_site SLICE_X4Y4 SLICEM internal 50)
		(primitive_site SLICE_X5Y4 SLICEX internal 43)
	)
	(tile 66 14 INT_X5Y4 INT 1
		(primitive_site TIEOFF_X9Y8 TIEOFF internal 3)
	)
	(tile 66 15 CLEXL_X5Y4 CLEXL 2
		(primitive_site SLICE_X6Y4 SLICEL internal 45)
		(primitive_site SLICE_X7Y4 SLICEX internal 43)
	)
	(tile 66 16 INT_X6Y4 INT 1
		(primitive_site TIEOFF_X11Y8 TIEOFF internal 3)
	)
	(tile 66 17 INT_INTERFACE_X6Y4 INT_INTERFACE 0
	)
	(tile 66 18 MACCSITE2_X6Y4 MACCSITE2 1
		(primitive_site DSP48_X0Y1 DSP48A1 internal 346)
	)
	(tile 66 19 INT_X7Y4 INT 1
		(primitive_site TIEOFF_X12Y8 TIEOFF internal 3)
	)
	(tile 66 20 CLEXM_X7Y4 CLEXM 2
		(primitive_site SLICE_X8Y4 SLICEM internal 50)
		(primitive_site SLICE_X9Y4 SLICEX internal 43)
	)
	(tile 66 21 INT_X8Y4 INT 1
		(primitive_site TIEOFF_X14Y8 TIEOFF internal 3)
	)
	(tile 66 22 CLEXL_X8Y4 CLEXL 2
		(primitive_site SLICE_X10Y4 SLICEL internal 45)
		(primitive_site SLICE_X11Y4 SLICEX internal 43)
	)
	(tile 66 23 NULL_X23Y6 NULL 0
	)
	(tile 66 24 REG_V_X8Y4 REG_V 0
	)
	(tile 66 25 INT_X9Y4 INT 1
		(primitive_site TIEOFF_X17Y8 TIEOFF internal 3)
	)
	(tile 66 26 CLEXM_X9Y4 CLEXM 2
		(primitive_site SLICE_X12Y4 SLICEM internal 50)
		(primitive_site SLICE_X13Y4 SLICEX internal 43)
	)
	(tile 66 27 INT_X10Y4 INT 1
		(primitive_site TIEOFF_X19Y8 TIEOFF internal 3)
	)
	(tile 66 28 CLEXL_X10Y4 CLEXL 2
		(primitive_site SLICE_X14Y4 SLICEL internal 45)
		(primitive_site SLICE_X15Y4 SLICEX internal 43)
	)
	(tile 66 29 INT_X11Y4 INT 1
		(primitive_site TIEOFF_X20Y8 TIEOFF internal 3)
	)
	(tile 66 30 CLEXM_X11Y4 CLEXM 2
		(primitive_site SLICE_X16Y4 SLICEM internal 50)
		(primitive_site SLICE_X17Y4 SLICEX internal 43)
	)
	(tile 66 31 INT_X12Y4 INT 1
		(primitive_site TIEOFF_X22Y8 TIEOFF internal 3)
	)
	(tile 66 32 CLEXL_X12Y4 CLEXL 2
		(primitive_site SLICE_X18Y4 SLICEL internal 45)
		(primitive_site SLICE_X19Y4 SLICEX internal 43)
	)
	(tile 66 33 INT_BRAM_X13Y4 INT_BRAM 1
		(primitive_site TIEOFF_X24Y8 TIEOFF internal 3)
	)
	(tile 66 34 INT_INTERFACE_X13Y4 INT_INTERFACE 0
	)
	(tile 66 35 BRAMSITE2_X13Y4 BRAMSITE2 3
		(primitive_site RAMB16_X1Y2 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y2 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y3 RAMB8BWER internal 110)
	)
	(tile 66 36 INT_X14Y4 INT 1
		(primitive_site TIEOFF_X25Y8 TIEOFF internal 3)
	)
	(tile 66 37 CLEXM_X14Y4 CLEXM 2
		(primitive_site SLICE_X20Y4 SLICEM internal 50)
		(primitive_site SLICE_X21Y4 SLICEX internal 43)
	)
	(tile 66 38 INT_X15Y4 INT 1
		(primitive_site TIEOFF_X27Y8 TIEOFF internal 3)
	)
	(tile 66 39 CLEXL_X15Y4 CLEXL 2
		(primitive_site SLICE_X22Y4 SLICEL internal 45)
		(primitive_site SLICE_X23Y4 SLICEX internal 43)
	)
	(tile 66 40 IOI_INT_X16Y4 IOI_INT 1
		(primitive_site TIEOFF_X29Y8 TIEOFF internal 3)
	)
	(tile 66 41 RIOI_X16Y4 RIOI 7
		(primitive_site OLOGIC_X12Y8 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y8 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y8 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y9 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y9 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y9 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y8 TIEOFF internal 3)
	)
	(tile 66 42 MCB_CAP_INT_X16Y4 MCB_CAP_INT 0
	)
	(tile 66 43 IOI_RTERM_X43Y6 IOI_RTERM 0
	)
	(tile 66 44 RIOB_X16Y4 RIOB 2
		(primitive_site PAD96 IOBS unbonded 8)
		(primitive_site PAD95 IOBM unbonded 8)
	)
	(tile 67 0 LIOB_X0Y3 LIOB 2
		(primitive_site P33 IOBM bonded 8)
		(primitive_site P32 IOBS bonded 8)
	)
	(tile 67 1 IOI_LTERM_X1Y5 IOI_LTERM 0
	)
	(tile 67 2 LIOI_INT_X0Y3 LIOI_INT 1
		(primitive_site TIEOFF_X0Y6 TIEOFF internal 3)
	)
	(tile 67 3 LIOI_X0Y3 LIOI 7
		(primitive_site OLOGIC_X0Y6 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y6 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y6 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y7 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y7 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y7 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y6 TIEOFF internal 3)
	)
	(tile 67 4 MCB_CAP_INT_X0Y3 MCB_CAP_INT 0
	)
	(tile 67 5 INT_X1Y3 INT 1
		(primitive_site TIEOFF_X2Y6 TIEOFF internal 3)
	)
	(tile 67 6 CLEXM_X1Y3 CLEXM 2
		(primitive_site SLICE_X0Y3 SLICEM internal 50)
		(primitive_site SLICE_X1Y3 SLICEX internal 43)
	)
	(tile 67 7 INT_X2Y3 INT 1
		(primitive_site TIEOFF_X4Y6 TIEOFF internal 3)
	)
	(tile 67 8 CLEXL_X2Y3 CLEXL 2
		(primitive_site SLICE_X2Y3 SLICEL internal 45)
		(primitive_site SLICE_X3Y3 SLICEX internal 43)
	)
	(tile 67 9 INT_BRAM_X3Y3 INT_BRAM 1
		(primitive_site TIEOFF_X6Y6 TIEOFF internal 3)
	)
	(tile 67 10 INT_INTERFACE_X3Y3 INT_INTERFACE 0
	)
	(tile 67 11 NULL_X11Y5 NULL 0
	)
	(tile 67 12 INT_X4Y3 INT 1
		(primitive_site TIEOFF_X7Y6 TIEOFF internal 3)
	)
	(tile 67 13 CLEXM_X4Y3 CLEXM 2
		(primitive_site SLICE_X4Y3 SLICEM internal 50)
		(primitive_site SLICE_X5Y3 SLICEX internal 43)
	)
	(tile 67 14 INT_X5Y3 INT 1
		(primitive_site TIEOFF_X9Y6 TIEOFF internal 3)
	)
	(tile 67 15 CLEXL_X5Y3 CLEXL 2
		(primitive_site SLICE_X6Y3 SLICEL internal 45)
		(primitive_site SLICE_X7Y3 SLICEX internal 43)
	)
	(tile 67 16 INT_X6Y3 INT 1
		(primitive_site TIEOFF_X11Y6 TIEOFF internal 3)
	)
	(tile 67 17 INT_INTERFACE_X6Y3 INT_INTERFACE 0
	)
	(tile 67 18 NULL_X18Y5 NULL 0
	)
	(tile 67 19 INT_X7Y3 INT 1
		(primitive_site TIEOFF_X12Y6 TIEOFF internal 3)
	)
	(tile 67 20 CLEXM_X7Y3 CLEXM 2
		(primitive_site SLICE_X8Y3 SLICEM internal 50)
		(primitive_site SLICE_X9Y3 SLICEX internal 43)
	)
	(tile 67 21 INT_X8Y3 INT 1
		(primitive_site TIEOFF_X14Y6 TIEOFF internal 3)
	)
	(tile 67 22 CLEXL_X8Y3 CLEXL 2
		(primitive_site SLICE_X10Y3 SLICEL internal 45)
		(primitive_site SLICE_X11Y3 SLICEX internal 43)
	)
	(tile 67 23 NULL_X23Y5 NULL 0
	)
	(tile 67 24 REG_V_X8Y3 REG_V 0
	)
	(tile 67 25 INT_X9Y3 INT 1
		(primitive_site TIEOFF_X17Y6 TIEOFF internal 3)
	)
	(tile 67 26 CLEXM_X9Y3 CLEXM 2
		(primitive_site SLICE_X12Y3 SLICEM internal 50)
		(primitive_site SLICE_X13Y3 SLICEX internal 43)
	)
	(tile 67 27 INT_X10Y3 INT 1
		(primitive_site TIEOFF_X19Y6 TIEOFF internal 3)
	)
	(tile 67 28 CLEXL_X10Y3 CLEXL 2
		(primitive_site SLICE_X14Y3 SLICEL internal 45)
		(primitive_site SLICE_X15Y3 SLICEX internal 43)
	)
	(tile 67 29 INT_X11Y3 INT 1
		(primitive_site TIEOFF_X20Y6 TIEOFF internal 3)
	)
	(tile 67 30 CLEXM_X11Y3 CLEXM 2
		(primitive_site SLICE_X16Y3 SLICEM internal 50)
		(primitive_site SLICE_X17Y3 SLICEX internal 43)
	)
	(tile 67 31 INT_X12Y3 INT 1
		(primitive_site TIEOFF_X22Y6 TIEOFF internal 3)
	)
	(tile 67 32 CLEXL_X12Y3 CLEXL 2
		(primitive_site SLICE_X18Y3 SLICEL internal 45)
		(primitive_site SLICE_X19Y3 SLICEX internal 43)
	)
	(tile 67 33 INT_BRAM_X13Y3 INT_BRAM 1
		(primitive_site TIEOFF_X24Y6 TIEOFF internal 3)
	)
	(tile 67 34 INT_INTERFACE_X13Y3 INT_INTERFACE 0
	)
	(tile 67 35 NULL_X35Y5 NULL 0
	)
	(tile 67 36 INT_X14Y3 INT 1
		(primitive_site TIEOFF_X25Y6 TIEOFF internal 3)
	)
	(tile 67 37 CLEXM_X14Y3 CLEXM 2
		(primitive_site SLICE_X20Y3 SLICEM internal 50)
		(primitive_site SLICE_X21Y3 SLICEX internal 43)
	)
	(tile 67 38 INT_X15Y3 INT 1
		(primitive_site TIEOFF_X27Y6 TIEOFF internal 3)
	)
	(tile 67 39 CLEXL_X15Y3 CLEXL 2
		(primitive_site SLICE_X22Y3 SLICEL internal 45)
		(primitive_site SLICE_X23Y3 SLICEX internal 43)
	)
	(tile 67 40 IOI_INT_X16Y3 IOI_INT 1
		(primitive_site TIEOFF_X29Y6 TIEOFF internal 3)
	)
	(tile 67 41 RIOI_X16Y3 RIOI 7
		(primitive_site OLOGIC_X12Y6 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y6 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y6 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y7 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y7 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y7 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y6 TIEOFF internal 3)
	)
	(tile 67 42 MCB_CAP_INT_X16Y3 MCB_CAP_INT 0
	)
	(tile 67 43 IOI_RTERM_X43Y5 IOI_RTERM 0
	)
	(tile 67 44 RIOB_X16Y3 RIOB 2
		(primitive_site PAD98 IOBS unbonded 8)
		(primitive_site PAD97 IOBM unbonded 8)
	)
	(tile 68 0 LIOB_X0Y2 LIOB 2
		(primitive_site P35 IOBM bonded 8)
		(primitive_site P34 IOBS bonded 8)
	)
	(tile 68 1 IOI_LTERM_X1Y4 IOI_LTERM 0
	)
	(tile 68 2 LIOI_INT_X0Y2 LIOI_INT 1
		(primitive_site TIEOFF_X0Y4 TIEOFF internal 3)
	)
	(tile 68 3 LIOI_X0Y2 LIOI 7
		(primitive_site OLOGIC_X0Y4 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y4 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y4 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X0Y5 OLOGIC2 internal 27)
		(primitive_site IODELAY_X0Y5 IODELAY2 internal 29)
		(primitive_site ILOGIC_X0Y5 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X1Y4 TIEOFF internal 3)
	)
	(tile 68 4 MCB_CAP_INT_X0Y2 MCB_CAP_INT 0
	)
	(tile 68 5 INT_X1Y2 INT 1
		(primitive_site TIEOFF_X2Y4 TIEOFF internal 3)
	)
	(tile 68 6 CLEXM_X1Y2 CLEXM 2
		(primitive_site SLICE_X0Y2 SLICEM internal 50)
		(primitive_site SLICE_X1Y2 SLICEX internal 43)
	)
	(tile 68 7 INT_X2Y2 INT 1
		(primitive_site TIEOFF_X4Y4 TIEOFF internal 3)
	)
	(tile 68 8 CLEXL_X2Y2 CLEXL 2
		(primitive_site SLICE_X2Y2 SLICEL internal 45)
		(primitive_site SLICE_X3Y2 SLICEX internal 43)
	)
	(tile 68 9 INT_BRAM_X3Y2 INT_BRAM 1
		(primitive_site TIEOFF_X6Y4 TIEOFF internal 3)
	)
	(tile 68 10 INT_INTERFACE_X3Y2 INT_INTERFACE 0
	)
	(tile 68 11 NULL_X11Y4 NULL 0
	)
	(tile 68 12 INT_X4Y2 INT 1
		(primitive_site TIEOFF_X7Y4 TIEOFF internal 3)
	)
	(tile 68 13 CLEXM_X4Y2 CLEXM 2
		(primitive_site SLICE_X4Y2 SLICEM internal 50)
		(primitive_site SLICE_X5Y2 SLICEX internal 43)
	)
	(tile 68 14 INT_X5Y2 INT 1
		(primitive_site TIEOFF_X9Y4 TIEOFF internal 3)
	)
	(tile 68 15 CLEXL_X5Y2 CLEXL 2
		(primitive_site SLICE_X6Y2 SLICEL internal 45)
		(primitive_site SLICE_X7Y2 SLICEX internal 43)
	)
	(tile 68 16 INT_X6Y2 INT 1
		(primitive_site TIEOFF_X11Y4 TIEOFF internal 3)
	)
	(tile 68 17 INT_INTERFACE_X6Y2 INT_INTERFACE 0
	)
	(tile 68 18 NULL_X18Y4 NULL 0
	)
	(tile 68 19 INT_X7Y2 INT 1
		(primitive_site TIEOFF_X12Y4 TIEOFF internal 3)
	)
	(tile 68 20 CLEXM_X7Y2 CLEXM 2
		(primitive_site SLICE_X8Y2 SLICEM internal 50)
		(primitive_site SLICE_X9Y2 SLICEX internal 43)
	)
	(tile 68 21 INT_X8Y2 INT 1
		(primitive_site TIEOFF_X14Y4 TIEOFF internal 3)
	)
	(tile 68 22 CLEXL_X8Y2 CLEXL 2
		(primitive_site SLICE_X10Y2 SLICEL internal 45)
		(primitive_site SLICE_X11Y2 SLICEX internal 43)
	)
	(tile 68 23 NULL_X23Y4 NULL 0
	)
	(tile 68 24 REG_V_X8Y2 REG_V 0
	)
	(tile 68 25 INT_X9Y2 INT 1
		(primitive_site TIEOFF_X17Y4 TIEOFF internal 3)
	)
	(tile 68 26 CLEXM_X9Y2 CLEXM 2
		(primitive_site SLICE_X12Y2 SLICEM internal 50)
		(primitive_site SLICE_X13Y2 SLICEX internal 43)
	)
	(tile 68 27 INT_X10Y2 INT 1
		(primitive_site TIEOFF_X19Y4 TIEOFF internal 3)
	)
	(tile 68 28 CLEXL_X10Y2 CLEXL 2
		(primitive_site SLICE_X14Y2 SLICEL internal 45)
		(primitive_site SLICE_X15Y2 SLICEX internal 43)
	)
	(tile 68 29 INT_X11Y2 INT 1
		(primitive_site TIEOFF_X20Y4 TIEOFF internal 3)
	)
	(tile 68 30 CLEXM_X11Y2 CLEXM 2
		(primitive_site SLICE_X16Y2 SLICEM internal 50)
		(primitive_site SLICE_X17Y2 SLICEX internal 43)
	)
	(tile 68 31 INT_X12Y2 INT 1
		(primitive_site TIEOFF_X22Y4 TIEOFF internal 3)
	)
	(tile 68 32 CLEXL_X12Y2 CLEXL 2
		(primitive_site SLICE_X18Y2 SLICEL internal 45)
		(primitive_site SLICE_X19Y2 SLICEX internal 43)
	)
	(tile 68 33 INT_BRAM_X13Y2 INT_BRAM 1
		(primitive_site TIEOFF_X24Y4 TIEOFF internal 3)
	)
	(tile 68 34 INT_INTERFACE_X13Y2 INT_INTERFACE 0
	)
	(tile 68 35 NULL_X35Y4 NULL 0
	)
	(tile 68 36 INT_X14Y2 INT 1
		(primitive_site TIEOFF_X25Y4 TIEOFF internal 3)
	)
	(tile 68 37 CLEXM_X14Y2 CLEXM 2
		(primitive_site SLICE_X20Y2 SLICEM internal 50)
		(primitive_site SLICE_X21Y2 SLICEX internal 43)
	)
	(tile 68 38 INT_X15Y2 INT 1
		(primitive_site TIEOFF_X27Y4 TIEOFF internal 3)
	)
	(tile 68 39 CLEXL_X15Y2 CLEXL 2
		(primitive_site SLICE_X22Y2 SLICEL internal 45)
		(primitive_site SLICE_X23Y2 SLICEX internal 43)
	)
	(tile 68 40 IOI_INT_X16Y2 IOI_INT 1
		(primitive_site TIEOFF_X29Y4 TIEOFF internal 3)
	)
	(tile 68 41 RIOI_X16Y2 RIOI 7
		(primitive_site OLOGIC_X12Y4 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y4 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y4 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X12Y5 OLOGIC2 internal 27)
		(primitive_site IODELAY_X12Y5 IODELAY2 internal 29)
		(primitive_site ILOGIC_X12Y5 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X30Y4 TIEOFF internal 3)
	)
	(tile 68 42 MCB_CAP_INT_X16Y2 MCB_CAP_INT 0
	)
	(tile 68 43 IOI_RTERM_X43Y4 IOI_RTERM 0
	)
	(tile 68 44 RIOB_X16Y2 RIOB 2
		(primitive_site P74 IOBS bonded 8)
		(primitive_site P75 IOBM bonded 8)
	)
	(tile 69 0 EMP_LIOB_X0Y3 EMP_LIOB 0
	)
	(tile 69 1 IOI_LTERM_X1Y3 IOI_LTERM 0
	)
	(tile 69 2 INT_X0Y1 INT 1
		(primitive_site TIEOFF_X0Y2 TIEOFF internal 3)
	)
	(tile 69 3 INT_INTERFACE_X0Y1 INT_INTERFACE 0
	)
	(tile 69 4 MCB_CAP_INT_X0Y1 MCB_CAP_INT 0
	)
	(tile 69 5 IOI_INT_X1Y1 IOI_INT 1
		(primitive_site TIEOFF_X2Y2 TIEOFF internal 3)
	)
	(tile 69 6 BIOI_INNER_X1Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X1Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X1Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X3Y2 TIEOFF internal 3)
	)
	(tile 69 7 IOI_INT_X2Y1 IOI_INT 1
		(primitive_site TIEOFF_X4Y2 TIEOFF internal 3)
	)
	(tile 69 8 BIOI_INNER_X2Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X2Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X2Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X5Y2 TIEOFF internal 3)
	)
	(tile 69 9 INT_BRAM_X3Y1 INT_BRAM 1
		(primitive_site TIEOFF_X6Y2 TIEOFF internal 3)
	)
	(tile 69 10 INT_INTERFACE_X3Y1 INT_INTERFACE 0
	)
	(tile 69 11 NULL_X11Y3 NULL 0
	)
	(tile 69 12 IOI_INT_X4Y1 IOI_INT 1
		(primitive_site TIEOFF_X7Y2 TIEOFF internal 3)
	)
	(tile 69 13 BIOI_INNER_X4Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X3Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X3Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X8Y2 TIEOFF internal 3)
	)
	(tile 69 14 IOI_INT_X5Y1 IOI_INT 1
		(primitive_site TIEOFF_X9Y2 TIEOFF internal 3)
	)
	(tile 69 15 BIOI_INNER_X5Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X4Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X4Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X10Y2 TIEOFF internal 3)
	)
	(tile 69 16 INT_X6Y1 INT 1
		(primitive_site TIEOFF_X11Y2 TIEOFF internal 3)
	)
	(tile 69 17 INT_INTERFACE_X6Y1 INT_INTERFACE 0
	)
	(tile 69 18 NULL_X18Y3 NULL 0
	)
	(tile 69 19 IOI_INT_X7Y1 IOI_INT 1
		(primitive_site TIEOFF_X12Y2 TIEOFF internal 3)
	)
	(tile 69 20 BIOI_INNER_X7Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X5Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X5Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X13Y2 TIEOFF internal 3)
	)
	(tile 69 21 IOI_INT_X8Y1 IOI_INT 1
		(primitive_site TIEOFF_X14Y2 TIEOFF internal 3)
	)
	(tile 69 22 BIOI_INNER_X8Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X6Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X6Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X15Y2 TIEOFF internal 3)
	)
	(tile 69 23 NULL_X23Y3 NULL 0
	)
	(tile 69 24 REG_V_X8Y1 REG_V 0
	)
	(tile 69 25 IOI_INT_X9Y1 IOI_INT 1
		(primitive_site TIEOFF_X17Y2 TIEOFF internal 3)
	)
	(tile 69 26 BIOI_INNER_X9Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X7Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X7Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X18Y2 TIEOFF internal 3)
	)
	(tile 69 27 INT_X10Y1 INT 1
		(primitive_site TIEOFF_X19Y2 TIEOFF internal 3)
	)
	(tile 69 28 CLEXL_X10Y1 CLEXL 2
		(primitive_site SLICE_X14Y1 SLICEL internal 45)
		(primitive_site SLICE_X15Y1 SLICEX internal 43)
	)
	(tile 69 29 IOI_INT_X11Y1 IOI_INT 1
		(primitive_site TIEOFF_X20Y2 TIEOFF internal 3)
	)
	(tile 69 30 BIOI_INNER_X11Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X8Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X8Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X21Y2 TIEOFF internal 3)
	)
	(tile 69 31 IOI_INT_X12Y1 IOI_INT 1
		(primitive_site TIEOFF_X22Y2 TIEOFF internal 3)
	)
	(tile 69 32 BIOI_INNER_X12Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X9Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X9Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X23Y2 TIEOFF internal 3)
	)
	(tile 69 33 INT_BRAM_X13Y1 INT_BRAM 1
		(primitive_site TIEOFF_X24Y2 TIEOFF internal 3)
	)
	(tile 69 34 INT_INTERFACE_X13Y1 INT_INTERFACE 0
	)
	(tile 69 35 NULL_X35Y3 NULL 0
	)
	(tile 69 36 IOI_INT_X14Y1 IOI_INT 1
		(primitive_site TIEOFF_X25Y2 TIEOFF internal 3)
	)
	(tile 69 37 BIOI_INNER_X14Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X10Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X10Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X26Y2 TIEOFF internal 3)
	)
	(tile 69 38 IOI_INT_X15Y1 IOI_INT 1
		(primitive_site TIEOFF_X27Y2 TIEOFF internal 3)
	)
	(tile 69 39 BIOI_INNER_X15Y1 BIOI_INNER 7
		(primitive_site OLOGIC_X11Y2 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y2 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y2 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X11Y3 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y3 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y3 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X28Y2 TIEOFF internal 3)
	)
	(tile 69 40 INT_X16Y1 INT 1
		(primitive_site TIEOFF_X29Y2 TIEOFF internal 3)
	)
	(tile 69 41 LR_UPPER_X16Y1 LR_UPPER 4
		(primitive_site SUSPEND_SYNC SUSPEND_SYNC internal 3)
		(primitive_site POST_CRC_INTERNAL POST_CRC_INTERNAL internal 1)
		(primitive_site STARTUP STARTUP internal 7)
		(primitive_site SLAVE_SPI SLAVE_SPI internal 5)
	)
	(tile 69 42 MCB_CAP_INT_X16Y1 MCB_CAP_INT 0
	)
	(tile 69 43 CNR_TR_RTERM_X43Y3 CNR_TR_RTERM 0
	)
	(tile 69 44 NULL_X44Y3 NULL 0
	)
	(tile 70 0 NULL_X0Y2 NULL 0
	)
	(tile 70 1 CNR_TL_LTERM_X1Y2 CNR_TL_LTERM 0
	)
	(tile 70 2 INT_X0Y0 INT 1
		(primitive_site TIEOFF_X0Y0 TIEOFF internal 3)
	)
	(tile 70 3 LL_X0Y0 LL 2
		(primitive_site OCT_CAL_X0Y0 OCT_CALIBRATE internal 2)
		(primitive_site OCT_CAL_X0Y1 OCT_CALIBRATE internal 2)
	)
	(tile 70 4 MCB_INT_X0Y0 MCB_INT 0
	)
	(tile 70 5 IOI_INT_X1Y0 IOI_INT 1
		(primitive_site TIEOFF_X2Y0 TIEOFF internal 3)
	)
	(tile 70 6 BIOI_OUTER_X1Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X1Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X1Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X1Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X1Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X3Y0 TIEOFF internal 3)
	)
	(tile 70 7 IOI_INT_X2Y0 IOI_INT 1
		(primitive_site TIEOFF_X4Y0 TIEOFF internal 3)
	)
	(tile 70 8 BIOI_OUTER_X2Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X2Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X2Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X2Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X2Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X5Y0 TIEOFF internal 3)
	)
	(tile 70 9 INT_BRAM_BRK_X3Y0 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X6Y0 TIEOFF internal 3)
	)
	(tile 70 10 INT_INTERFACE_X3Y0 INT_INTERFACE 0
	)
	(tile 70 11 BRAMSITE2_X3Y0 BRAMSITE2 3
		(primitive_site RAMB16_X0Y0 RAMB16BWER internal 188)
		(primitive_site RAMB8_X0Y0 RAMB8BWER internal 110)
		(primitive_site RAMB8_X0Y1 RAMB8BWER internal 110)
	)
	(tile 70 12 IOI_INT_X4Y0 IOI_INT 1
		(primitive_site TIEOFF_X7Y0 TIEOFF internal 3)
	)
	(tile 70 13 BIOI_OUTER_X4Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X3Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X3Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X3Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X3Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X8Y0 TIEOFF internal 3)
	)
	(tile 70 14 IOI_INT_X5Y0 IOI_INT 1
		(primitive_site TIEOFF_X9Y0 TIEOFF internal 3)
	)
	(tile 70 15 BIOI_OUTER_X5Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X4Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X4Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X4Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X4Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X10Y0 TIEOFF internal 3)
	)
	(tile 70 16 INT_X6Y0 INT_BRK 1
		(primitive_site TIEOFF_X11Y0 TIEOFF internal 3)
	)
	(tile 70 17 INT_INTERFACE_X6Y0 INT_INTERFACE 0
	)
	(tile 70 18 MACCSITE2_X6Y0 MACCSITE2 1
		(primitive_site DSP48_X0Y0 DSP48A1 internal 346)
	)
	(tile 70 19 IOI_INT_X7Y0 IOI_INT 1
		(primitive_site TIEOFF_X12Y0 TIEOFF internal 3)
	)
	(tile 70 20 BIOI_OUTER_X7Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X5Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X5Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X5Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X5Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X13Y0 TIEOFF internal 3)
	)
	(tile 70 21 IOI_INT_X8Y0 IOI_INT 1
		(primitive_site TIEOFF_X14Y0 TIEOFF internal 3)
	)
	(tile 70 22 BIOI_OUTER_X8Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X6Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X6Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X6Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X6Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X15Y0 TIEOFF internal 3)
	)
	(tile 70 23 NULL_X23Y2 NULL 0
	)
	(tile 70 24 REG_V_BRK_X8Y0 REG_V_BRK 0
	)
	(tile 70 25 IOI_INT_X9Y0 IOI_INT 1
		(primitive_site TIEOFF_X17Y0 TIEOFF internal 3)
	)
	(tile 70 26 BIOI_OUTER_X9Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X7Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X7Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X7Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X7Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X18Y0 TIEOFF internal 3)
	)
	(tile 70 27 INT_X10Y0 INT 1
		(primitive_site TIEOFF_X19Y0 TIEOFF internal 3)
	)
	(tile 70 28 CLEXL_X10Y0 CLEXL 2
		(primitive_site SLICE_X14Y0 SLICEL internal 45)
		(primitive_site SLICE_X15Y0 SLICEX internal 43)
	)
	(tile 70 29 IOI_INT_X11Y0 IOI_INT 1
		(primitive_site TIEOFF_X20Y0 TIEOFF internal 3)
	)
	(tile 70 30 BIOI_OUTER_X11Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X8Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X8Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X8Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X8Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X21Y0 TIEOFF internal 3)
	)
	(tile 70 31 IOI_INT_X12Y0 IOI_INT 1
		(primitive_site TIEOFF_X22Y0 TIEOFF internal 3)
	)
	(tile 70 32 BIOI_OUTER_X12Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X9Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X9Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X9Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X9Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X23Y0 TIEOFF internal 3)
	)
	(tile 70 33 INT_BRAM_BRK_X13Y0 INT_BRAM_BRK 1
		(primitive_site TIEOFF_X24Y0 TIEOFF internal 3)
	)
	(tile 70 34 INT_INTERFACE_X13Y0 INT_INTERFACE 0
	)
	(tile 70 35 BRAMSITE2_X13Y0 BRAMSITE2 3
		(primitive_site RAMB16_X1Y0 RAMB16BWER internal 188)
		(primitive_site RAMB8_X1Y0 RAMB8BWER internal 110)
		(primitive_site RAMB8_X1Y1 RAMB8BWER internal 110)
	)
	(tile 70 36 IOI_INT_X14Y0 IOI_INT 1
		(primitive_site TIEOFF_X25Y0 TIEOFF internal 3)
	)
	(tile 70 37 BIOI_OUTER_X14Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X10Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X10Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X10Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X10Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X26Y0 TIEOFF internal 3)
	)
	(tile 70 38 IOI_INT_X15Y0 IOI_INT 1
		(primitive_site TIEOFF_X27Y0 TIEOFF internal 3)
	)
	(tile 70 39 BIOI_OUTER_X15Y0 BIOI_OUTER 7
		(primitive_site OLOGIC_X11Y0 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y0 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y0 ILOGIC2 internal 25)
		(primitive_site OLOGIC_X11Y1 OLOGIC2 internal 27)
		(primitive_site IODELAY_X11Y1 IODELAY2 internal 29)
		(primitive_site ILOGIC_X11Y1 ILOGIC2 internal 25)
		(primitive_site TIEOFF_X28Y0 TIEOFF internal 3)
	)
	(tile 70 40 INT_X16Y0 INT 1
		(primitive_site TIEOFF_X29Y0 TIEOFF internal 3)
	)
	(tile 70 41 LR_LOWER_X16Y0 LR_LOWER 3
		(primitive_site ICAP_X0Y0 ICAP internal 36)
		(primitive_site SPI_ACCESS SPI_ACCESS internal 4)
		(primitive_site OCT_CAL_X1Y0 OCT_CALIBRATE internal 2)
	)
	(tile 70 42 MCB_INT_X16Y0 MCB_INT 0
	)
	(tile 70 43 CNR_TR_RTERM_X43Y2 CNR_TR_RTERM 0
	)
	(tile 70 44 NULL_X44Y2 NULL 0
	)
	(tile 71 0 NULL_X0Y1 NULL 0
	)
	(tile 71 1 NULL_X1Y1 NULL 0
	)
	(tile 71 2 CNR_BR_BTERM_X2Y1 CNR_BR_BTERM 0
	)
	(tile 71 3 IOI_PCI_CE_LEFT_X2Y1 IOI_PCI_CE_LEFT 0
	)
	(tile 71 4 MCB_CNR_TOP_X2Y1 MCB_CNR_TOP 0
	)
	(tile 71 5 IOI_BTERM_X5Y1 IOI_BTERM 0
	)
	(tile 71 6 IOI_BTERM_CLB_X6Y1 IOI_BTERM_CLB 0
	)
	(tile 71 7 IOI_BTERM_X7Y1 IOI_BTERM 0
	)
	(tile 71 8 IOI_BTERM_CLB_X8Y1 IOI_BTERM_CLB 0
	)
	(tile 71 9 RAMB_BOT_BTERM_X9Y1 RAMB_BOT_BTERM 0
	)
	(tile 71 10 BRAM_INTER_BTERM_X10Y1 BRAM_INTER_BTERM 0
	)
	(tile 71 11 BRAM_BOT_BTERM_L_X11Y1 BRAM_BOT_BTERM_L 0
	)
	(tile 71 12 IOI_BTERM_X12Y1 IOI_BTERM 0
	)
	(tile 71 13 IOI_BTERM_CLB_X13Y1 IOI_BTERM_CLB 0
	)
	(tile 71 14 IOI_BTERM_X14Y1 IOI_BTERM 0
	)
	(tile 71 15 IOI_BTERM_CLB_X15Y1 IOI_BTERM_CLB 0
	)
	(tile 71 16 DSP_INT_BTERM_X16Y1 DSP_INT_BTERM 0
	)
	(tile 71 17 IOI_BTERM_CLB_X17Y1 IOI_BTERM_CLB 0
	)
	(tile 71 18 DSP_BOT_BTERM_L_X18Y1 DSP_BOT_BTERM_L 0
	)
	(tile 71 19 IOI_BTERM_X19Y1 IOI_BTERM 0
	)
	(tile 71 20 IOI_BTERM_CLB_X20Y1 IOI_BTERM_CLB 0
	)
	(tile 71 21 IOI_BTERM_X21Y1 IOI_BTERM 0
	)
	(tile 71 22 IOI_BTERM_REGB_X22Y1 IOI_BTERM_REGB 0
	)
	(tile 71 23 REG_B_BTERM_X23Y1 REG_B_BTERM 0
	)
	(tile 71 24 REG_V_BTERM_X24Y1 REG_V_BTERM 0
	)
	(tile 71 25 IOI_BTERM_BUFPLL_X25Y1 IOI_BTERM_BUFPLL 0
	)
	(tile 71 26 IOI_BTERM_REGB_X26Y1 IOI_BTERM_REGB 0
	)
	(tile 71 27 CLB_INT_BTERM_X27Y1 CLB_INT_BTERM 0
	)
	(tile 71 28 CLB_EMP_BTERM_X28Y1 CLB_EMP_BTERM 0
	)
	(tile 71 29 IOI_BTERM_X29Y1 IOI_BTERM 0
	)
	(tile 71 30 IOI_BTERM_CLB_X30Y1 IOI_BTERM_CLB 0
	)
	(tile 71 31 IOI_BTERM_X31Y1 IOI_BTERM 0
	)
	(tile 71 32 IOI_BTERM_CLB_X32Y1 IOI_BTERM_CLB 0
	)
	(tile 71 33 RAMB_BOT_BTERM_X33Y1 RAMB_BOT_BTERM 0
	)
	(tile 71 34 BRAM_INTER_BTERM_X34Y1 BRAM_INTER_BTERM 0
	)
	(tile 71 35 BRAM_BOT_BTERM_R_X35Y1 BRAM_BOT_BTERM_R 0
	)
	(tile 71 36 IOI_BTERM_X36Y1 IOI_BTERM 0
	)
	(tile 71 37 IOI_BTERM_CLB_X37Y1 IOI_BTERM_CLB 0
	)
	(tile 71 38 IOI_BTERM_X38Y1 IOI_BTERM 0
	)
	(tile 71 39 IOI_BTERM_CLB_X39Y1 IOI_BTERM_CLB 0
	)
	(tile 71 40 CNR_BR_BTERM_X40Y1 CNR_BR_BTERM 0
	)
	(tile 71 41 IOI_PCI_CE_RIGHT_X40Y1 IOI_PCI_CE_RIGHT 0
	)
	(tile 71 42 MCB_CNR_TOP_X40Y1 MCB_CNR_TOP 0
	)
	(tile 71 43 NULL_X43Y1 NULL 0
	)
	(tile 71 44 NULL_X44Y1 NULL 0
	)
	(tile 72 0 NULL_X0Y0 NULL 0
	)
	(tile 72 1 NULL_X1Y0 NULL 0
	)
	(tile 72 2 NULL_X2Y0 NULL 0
	)
	(tile 72 3 NULL_X3Y0 NULL 0
	)
	(tile 72 4 NULL_X4Y0 NULL 0
	)
	(tile 72 5 BIOB_X1Y0 BIOB 4
		(primitive_site P38 IOBS bonded 8)
		(primitive_site P39 IOBM bonded 8)
		(primitive_site P40 IOBS bonded 8)
		(primitive_site P41 IOBM bonded 8)
	)
	(tile 72 6 NULL_X6Y0 NULL 0
	)
	(tile 72 7 BIOB_X2Y0 BIOB 4
		(primitive_site PAD140 IOBS unbonded 8)
		(primitive_site PAD139 IOBM unbonded 8)
		(primitive_site P43 IOBS bonded 8)
		(primitive_site P44 IOBM bonded 8)
	)
	(tile 72 8 NULL_X8Y0 NULL 0
	)
	(tile 72 9 RAMB_BOT_X3Y0 RAMB_BOT 0
	)
	(tile 72 10 BRAM_INT_INTERFACE_BOT_X3Y0 BRAM_INT_INTERFACE_BOT 0
	)
	(tile 72 11 BRAM_BOT_X3Y0 BRAM_BOT 0
	)
	(tile 72 12 BIOB_X4Y0 BIOB 4
		(primitive_site P45 IOBS bonded 8)
		(primitive_site P46 IOBM bonded 8)
		(primitive_site P47 IOBS bonded 8)
		(primitive_site P48 IOBM bonded 8)
	)
	(tile 72 13 NULL_X13Y0 NULL 0
	)
	(tile 72 14 BIOB_X5Y0 BIOB 4
		(primitive_site PAD132 IOBS unbonded 8)
		(primitive_site PAD131 IOBM unbonded 8)
		(primitive_site PAD130 IOBS unbonded 8)
		(primitive_site PAD129 IOBM unbonded 8)
	)
	(tile 72 15 NULL_X15Y0 NULL 0
	)
	(tile 72 16 DSP_INT_EMP_BOT_X6Y0 DSP_INT_EMP_BOT 0
	)
	(tile 72 17 DSP_EMP_TEMP_X6Y0 DSP_EMP_TEMP 0
	)
	(tile 72 18 DSP_EMP_BOT_X6Y0 DSP_EMP_BOT 0
	)
	(tile 72 19 BIOB_X7Y0 BIOB 4
		(primitive_site PAD128 IOBS unbonded 8)
		(primitive_site PAD127 IOBM unbonded 8)
		(primitive_site PAD126 IOBS unbonded 8)
		(primitive_site PAD125 IOBM unbonded 8)
	)
	(tile 72 20 NULL_X20Y0 NULL 0
	)
	(tile 72 21 BIOB_X8Y0 BIOB 4
		(primitive_site PAD124 IOBS unbonded 8)
		(primitive_site PAD123 IOBM unbonded 8)
		(primitive_site P50 IOBS bonded 8)
		(primitive_site P51 IOBM bonded 8)
	)
	(tile 72 22 NULL_X22Y0 NULL 0
	)
	(tile 72 23 REG_B_X22Y0 REG_B 20
		(primitive_site BUFIO2_X1Y6 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X1Y6 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X1Y7 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X1Y7 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y1 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X1Y0 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X1Y0 BUFIO2 internal 5)
		(primitive_site BUFIO2_X1Y1 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X3Y6 BUFIO2FB internal 3)
		(primitive_site BUFIO2FB_X3Y7 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X3Y6 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y7 BUFIO2 internal 5)
		(primitive_site TIEOFF_X18Y1 TIEOFF internal 3)
		(primitive_site BUFIO2FB_X3Y1 BUFIO2FB internal 3)
		(primitive_site BUFIO2_X3Y0 BUFIO2 internal 5)
		(primitive_site BUFIO2_X3Y1 BUFIO2 internal 5)
		(primitive_site BUFIO2FB_X3Y0 BUFIO2FB internal 3)
		(primitive_site BUFPLL_X1Y0 BUFPLL internal 6)
		(primitive_site BUFPLL_MCB_X1Y5 BUFPLL_MCB internal 9)
		(primitive_site BUFPLL_X1Y1 BUFPLL internal 6)
	)
	(tile 72 24 NULL_X24Y0 NULL 0
	)
	(tile 72 25 BIOB_X9Y0 BIOB 4
		(primitive_site P55 IOBS bonded 8)
		(primitive_site P56 IOBM bonded 8)
		(primitive_site PAD118 IOBS unbonded 8)
		(primitive_site PAD117 IOBM unbonded 8)
	)
	(tile 72 26 NULL_X26Y0 NULL 0
	)
	(tile 72 27 NULL_X27Y0 NULL 0
	)
	(tile 72 28 NULL_X28Y0 NULL 0
	)
	(tile 72 29 BIOB_X11Y0 BIOB 4
		(primitive_site PAD116 IOBS unbonded 8)
		(primitive_site PAD115 IOBM unbonded 8)
		(primitive_site PAD114 IOBS unbonded 8)
		(primitive_site PAD113 IOBM unbonded 8)
	)
	(tile 72 30 NULL_X30Y0 NULL 0
	)
	(tile 72 31 BIOB_X12Y0 BIOB 4
		(primitive_site P57 IOBS bonded 8)
		(primitive_site P58 IOBM bonded 8)
		(primitive_site P59 IOBS bonded 8)
		(primitive_site P60 IOBM bonded 8)
	)
	(tile 72 32 NULL_X32Y0 NULL 0
	)
	(tile 72 33 RAMB_BOT_X13Y0 RAMB_BOT 0
	)
	(tile 72 34 BRAM_INT_INTERFACE_BOT_X13Y0 BRAM_INT_INTERFACE_BOT 0
	)
	(tile 72 35 BRAM_BOT_X13Y0 BRAM_BOT 0
	)
	(tile 72 36 BIOB_X14Y0 BIOB 4
		(primitive_site P61 IOBS bonded 8)
		(primitive_site P62 IOBM bonded 8)
		(primitive_site P64 IOBS bonded 8)
		(primitive_site P65 IOBM bonded 8)
	)
	(tile 72 37 NULL_X37Y0 NULL 0
	)
	(tile 72 38 BIOB_X15Y0 BIOB 4
		(primitive_site P66 IOBS bonded 8)
		(primitive_site P67 IOBM bonded 8)
		(primitive_site P69 IOBS bonded 8)
		(primitive_site P70 IOBM bonded 8)
	)
	(tile 72 39 NULL_X39Y0 NULL 0
	)
	(tile 72 40 NULL_X40Y0 NULL 0
	)
	(tile 72 41 NULL_X41Y0 NULL 0
	)
	(tile 72 42 NULL_X42Y0 NULL 0
	)
	(tile 72 43 NULL_X43Y0 NULL 0
	)
	(tile 72 44 NULL_X44Y0 NULL 0
	)
)
(primitive_defs 46
	(primitive_def BSCAN 11 14
		(pin TDO TDO input)
		(pin UPDATE UPDATE output)
		(pin TDI TDI output)
		(pin SHIFT SHIFT output)
		(pin SEL SEL output)
		(pin RESET RESET output)
		(pin DRCK DRCK output)
		(pin CAPTURE CAPTURE output)
		(pin TCK TCK output)
		(pin TMS TMS output)
		(pin RUNTEST RUNTEST output)
		(element TDI 1
			(pin TDI input)
			(conn TDI TDI <== BSCAN TDI)
		)
		(element RESET 1
			(pin RESET input)
			(conn RESET RESET <== BSCAN RESET)
		)
		(element UPDATE 1
			(pin UPDATE input)
			(conn UPDATE UPDATE <== BSCAN UPDATE)
		)
		(element CAPTURE 1
			(pin CAPTURE input)
			(conn CAPTURE CAPTURE <== BSCAN CAPTURE)
		)
		(element TCK 1
			(pin TCK input)
			(conn TCK TCK <== BSCAN TCK)
		)
		(element TMS 1
			(pin TMS input)
			(conn TMS TMS <== BSCAN TMS)
		)
		(element RUNTEST 1
			(pin RUNTEST input)
			(conn RUNTEST RUNTEST <== BSCAN RUNTEST)
		)
		(element DRCK 1
			(pin DRCK input)
			(conn DRCK DRCK <== BSCAN DRCK)
		)
		(element SEL 1
			(pin SEL input)
			(conn SEL SEL <== BSCAN SEL)
		)
		(element SHIFT 1
			(pin SHIFT input)
			(conn SHIFT SHIFT <== BSCAN SHIFT)
		)
		(element TDO 1
			(pin TDO output)
			(conn TDO TDO ==> BSCAN TDO)
		)
		(element BSCAN 11 # BEL
			(pin UPDATE output)
			(pin TDO input)
			(pin TDI output)
			(pin SHIFT output)
			(pin SEL output)
			(pin RESET output)
			(pin DRCK output)
			(pin CAPTURE output)
			(pin TCK output)
			(pin TMS output)
			(pin RUNTEST output)
			(conn BSCAN UPDATE ==> UPDATE UPDATE)
			(conn BSCAN TDI ==> TDI TDI)
			(conn BSCAN SHIFT ==> SHIFT SHIFT)
			(conn BSCAN SEL ==> SEL SEL)
			(conn BSCAN RESET ==> RESET RESET)
			(conn BSCAN DRCK ==> DRCK DRCK)
			(conn BSCAN CAPTURE ==> CAPTURE CAPTURE)
			(conn BSCAN TCK ==> TCK TCK)
			(conn BSCAN TMS ==> TMS TMS)
			(conn BSCAN RUNTEST ==> RUNTEST RUNTEST)
			(conn BSCAN TDO <== TDO TDO)
		)
		(element JTAG_CHAIN 0
			(cfg 4 3 2 1)
		)
		(element JTAG_TEST 0
			(cfg 1 0)
		)
	)
	(primitive_def BUFDS 3 4
		(pin I I input)
		(pin IB IB input)
		(pin O O output)
		(element I 1
			(pin I output)
			(conn I I ==> BUFDS I)
		)
		(element IB 1
			(pin IB output)
			(conn IB IB ==> BUFDS IB)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFDS O)
		)
		(element BUFDS 3 # BEL
			(pin I input)
			(pin IB input)
			(pin O output)
			(conn BUFDS O ==> O O)
			(conn BUFDS I <== I I)
			(conn BUFDS IB <== IB IB)
		)
	)
	(primitive_def BUFG 2 3
		(pin I0 I0 input)
		(pin O O output)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> BUFG I0)
		)
		(element BUFG 2 # BEL
			(pin O output)
			(pin I0 input)
			(conn BUFG O ==> O O)
			(conn BUFG I0 <== I0 I0)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFG O)
		)
	)
	(primitive_def BUFGMUX 4 8
		(pin I0 I0 input)
		(pin I1 I1 input)
		(pin S S input)
		(pin O O output)
		(element CLK_SEL_TYPE 0
			(cfg ASYNC SYNC)
		)
		(element BUFGMUX 4 # BEL
			(pin O output)
			(pin I1 input)
			(pin I0 input)
			(pin S input)
			(conn BUFGMUX O ==> O O)
			(conn BUFGMUX I1 <== I1 I1)
			(conn BUFGMUX I0 <== I0 I0)
			(conn BUFGMUX S <== SINV OUT)
		)
		(element DISABLE_ATTR 0
			(cfg HIGH LOW)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> BUFGMUX I0)
		)
		(element SINV 3
			(pin OUT output)
			(pin S input)
			(pin S_B input)
			(cfg S S_B)
			(conn SINV OUT ==> BUFGMUX S)
			(conn SINV S <== S S)
			(conn SINV S_B <== S S)
		)
		(element S 1
			(pin S output)
			(conn S S ==> SINV S)
			(conn S S ==> SINV S_B)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> BUFGMUX I1)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFGMUX O)
		)
	)
	(primitive_def BUFH 2 3
		(pin O O output)
		(pin I I input)
		(element BUFH 2 # BEL
			(pin I input)
			(pin O output)
			(conn BUFH O ==> O O)
			(conn BUFH I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFH I)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFH O)
		)
	)
	(primitive_def BUFIO2 5 9
		(pin I I input)
		(pin IB IB input)
		(pin IOCLK IOCLK output)
		(pin DIVCLK DIVCLK output)
		(pin SERDESSTROBE SERDESSTROBE output)
		(element BUFIO2 4 # BEL
			(pin I input)
			(pin IOCLK output)
			(pin DIVCLK output)
			(pin SERDESSTROBE output)
			(conn BUFIO2 IOCLK ==> IOCLK IOCLK)
			(conn BUFIO2 DIVCLK ==> DIVCLK DIVCLK)
			(conn BUFIO2 SERDESSTROBE ==> SERDESSTROBE SERDESSTROBE)
			(conn BUFIO2 I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO2 I)
		)
		(element IB 1
			(pin IB output)
		)
		(element IOCLK 1
			(pin IOCLK input)
			(conn IOCLK IOCLK <== BUFIO2 IOCLK)
		)
		(element SERDESSTROBE 1
			(pin SERDESSTROBE input)
			(conn SERDESSTROBE SERDESSTROBE <== BUFIO2 SERDESSTROBE)
		)
		(element DIVCLK 1
			(pin DIVCLK input)
			(conn DIVCLK DIVCLK <== BUFIO2 DIVCLK)
		)
		(element DIVIDE 0
			(cfg 1 2 3 4 5 6 7 8)
		)
		(element DIVIDE_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element I_INVERT 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def BUFIO2FB 3 6
		(pin I I input)
		(pin O O output)
		(pin IB IB input)
		(element BUFIO2FB 2 # BEL
			(pin I input)
			(pin O output)
			(conn BUFIO2FB O ==> O O)
			(conn BUFIO2FB I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO2FB I)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFIO2FB O)
		)
		(element DIVIDE_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element INVERT_INPUTS 0
			(cfg FALSE TRUE)
		)
		(element IB 1
			(pin IB output)
		)
	)
	(primitive_def BUFIO2FB_2CLK 3 5
		(pin I I input)
		(pin O O output)
		(pin IB IB input)
		(element BUFIO2FB_2CLK 3 # BEL
			(pin I input)
			(pin IB input)
			(pin O output)
			(conn BUFIO2FB_2CLK O ==> O O)
			(conn BUFIO2FB_2CLK I <== I I)
			(conn BUFIO2FB_2CLK IB <== IB IB)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO2FB_2CLK I)
		)
		(element IB 1
			(pin IB output)
			(conn IB IB ==> BUFIO2FB_2CLK IB)
		)
		(element O 1
			(pin O input)
			(conn O O <== BUFIO2FB_2CLK O)
		)
		(element INVERT_INPUTS 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def BUFIO2_2CLK 5 12
		(pin I I input)
		(pin IB IB input)
		(pin IOCLK IOCLK output)
		(pin DIVCLK DIVCLK output)
		(pin SERDESSTROBE SERDESSTROBE output)
		(element BUFIO2_2CLK 5 # BEL
			(pin I input)
			(pin IB input)
			(pin IOCLK output)
			(pin DIVCLK output)
			(pin SERDESSTROBE output)
			(conn BUFIO2_2CLK IOCLK ==> IOCLK IOCLK)
			(conn BUFIO2_2CLK DIVCLK ==> DIVCLK DIVCLK)
			(conn BUFIO2_2CLK SERDESSTROBE ==> SERDESSTROBE SERDESSTROBE)
			(conn BUFIO2_2CLK I <== I I)
			(conn BUFIO2_2CLK IB <== IB IB)
		)
		(element I 1
			(pin I output)
			(conn I I ==> BUFIO2_2CLK I)
		)
		(element IB 1
			(pin IB output)
			(conn IB IB ==> BUFIO2_2CLK IB)
		)
		(element IOCLK 1
			(pin IOCLK input)
			(conn IOCLK IOCLK <== BUFIO2_2CLK IOCLK)
		)
		(element SERDESSTROBE 1
			(pin SERDESSTROBE input)
			(conn SERDESSTROBE SERDESSTROBE <== BUFIO2_2CLK SERDESSTROBE)
		)
		(element DIVCLK 1
			(pin DIVCLK input)
			(conn DIVCLK DIVCLK <== BUFIO2_2CLK DIVCLK)
		)
		(element DIVIDE 0
			(cfg 1 2 3 4 5 6 7 8)
		)
		(element R_EDGE 0
			(cfg FALSE TRUE)
		)
		(element POS_EDGE 0
			(cfg 1 2 3 4 5 6 7 8)
		)
		(element NEG_EDGE 0
			(cfg 1 2 3 4 5 6 7 8)
		)
		(element I_INVERT 0
			(cfg FALSE TRUE)
		)
		(element FROM_BUFIO2 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def BUFPLL 6 10
		(pin PLLIN PLLIN input)
		(pin IOCLK IOCLK output)
		(pin SERDESSTROBE SERDESSTROBE output)
		(pin LOCK LOCK output)
		(pin GCLK GCLK input)
		(pin LOCKED LOCKED input)
		(element ENABLE_SYNC 0
			(cfg FALSE TRUE)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element LOCK 1
			(pin LOCK input)
			(conn LOCK LOCK <== BUFPLL LOCK)
		)
		(element SERDESSTROBE 1
			(pin SERDESSTROBE input)
			(conn SERDESSTROBE SERDESSTROBE <== BUFPLL SERDESSTROBE)
		)
		(element IOCLK 1
			(pin IOCLK input)
			(conn IOCLK IOCLK <== BUFPLL IOCLK)
		)
		(element LOCKED 1
			(pin LOCKED output)
			(conn LOCKED LOCKED ==> BUFPLL LOCKED)
		)
		(element GCLK 1
			(pin GCLK output)
			(conn GCLK GCLK ==> BUFPLL GCLK)
		)
		(element PLLIN 1
			(pin PLLIN output)
			(conn PLLIN PLLIN ==> BUFPLL PLLIN)
		)
		(element DIVIDE 0
			(cfg 5 4 1 8 2 7 3 6)
		)
		(element BUFPLL 6 # BEL
			(pin LOCK output)
			(pin SERDESSTROBE output)
			(pin IOCLK output)
			(pin LOCKED input)
			(pin GCLK input)
			(pin PLLIN input)
			(conn BUFPLL LOCK ==> LOCK LOCK)
			(conn BUFPLL SERDESSTROBE ==> SERDESSTROBE SERDESSTROBE)
			(conn BUFPLL IOCLK ==> IOCLK IOCLK)
			(conn BUFPLL LOCKED <== LOCKED LOCKED)
			(conn BUFPLL GCLK <== GCLK GCLK)
			(conn BUFPLL PLLIN <== PLLIN PLLIN)
		)
	)
	(primitive_def BUFPLL_MCB 9 12
		(pin PLLIN0 PLLIN0 input)
		(pin IOCLK0 IOCLK0 output)
		(pin SERDESSTROBE0 SERDESSTROBE0 output)
		(pin SERDESSTROBE1 SERDESSTROBE1 output)
		(pin PLLIN1 PLLIN1 input)
		(pin IOCLK1 IOCLK1 output)
		(pin GCLK GCLK input)
		(pin LOCKED LOCKED input)
		(pin LOCK LOCK output)
		(element LOCK_SRC 0
			(cfg LOCK_TO_1 LOCK_TO_0)
		)
		(element SERDESSTROBE1 1
			(pin SERDESSTROBE1 input)
			(conn SERDESSTROBE1 SERDESSTROBE1 <== BUFPLL_MCB SERDESSTROBE1)
		)
		(element SERDESSTROBE0 1
			(pin SERDESSTROBE0 input)
			(conn SERDESSTROBE0 SERDESSTROBE0 <== BUFPLL_MCB SERDESSTROBE0)
		)
		(element IOCLK1 1
			(pin IOCLK1 input)
			(conn IOCLK1 IOCLK1 <== BUFPLL_MCB IOCLK1)
		)
		(element IOCLK0 1
			(pin IOCLK0 input)
			(conn IOCLK0 IOCLK0 <== BUFPLL_MCB IOCLK0)
		)
		(element PLLIN1 1
			(pin PLLIN1 output)
			(conn PLLIN1 PLLIN1 ==> BUFPLL_MCB PLLIN1)
		)
		(element PLLIN0 1
			(pin PLLIN0 output)
			(conn PLLIN0 PLLIN0 ==> BUFPLL_MCB PLLIN0)
		)
		(element DIVIDE 0
			(cfg 5 4 1 8 2 7 3 6)
		)
		(element BUFPLL_MCB 9 # BEL
			(pin SERDESSTROBE1 output)
			(pin SERDESSTROBE0 output)
			(pin IOCLK1 output)
			(pin IOCLK0 output)
			(pin PLLIN1 input)
			(pin PLLIN0 input)
			(pin GCLK input)
			(pin LOCKED input)
			(pin LOCK output)
			(conn BUFPLL_MCB SERDESSTROBE1 ==> SERDESSTROBE1 SERDESSTROBE1)
			(conn BUFPLL_MCB SERDESSTROBE0 ==> SERDESSTROBE0 SERDESSTROBE0)
			(conn BUFPLL_MCB IOCLK1 ==> IOCLK1 IOCLK1)
			(conn BUFPLL_MCB IOCLK0 ==> IOCLK0 IOCLK0)
			(conn BUFPLL_MCB LOCK ==> LOCK LOCK)
			(conn BUFPLL_MCB PLLIN1 <== PLLIN1 PLLIN1)
			(conn BUFPLL_MCB PLLIN0 <== PLLIN0 PLLIN0)
			(conn BUFPLL_MCB GCLK <== GCLK GCLK)
			(conn BUFPLL_MCB LOCKED <== LOCKED LOCKED)
		)
		(element LOCK 1
			(pin LOCK input)
			(conn LOCK LOCK <== BUFPLL_MCB LOCK)
		)
		(element LOCKED 1
			(pin LOCKED output)
			(conn LOCKED LOCKED ==> BUFPLL_MCB LOCKED)
		)
		(element GCLK 1
			(pin GCLK output)
			(conn GCLK GCLK ==> BUFPLL_MCB GCLK)
		)
	)
	(primitive_def DCM 46 68
		(pin CLKIN CLKIN input)
		(pin CLKFB CLKFB input)
		(pin CTLMODE CTLMODE input)
		(pin CTLSEL2 CTLSEL2 input)
		(pin CTLSEL1 CTLSEL1 input)
		(pin CTLSEL0 CTLSEL0 input)
		(pin CTLGO CTLGO input)
		(pin CTLOSC1 CTLOSC1 input)
		(pin CTLOSC2 CTLOSC2 input)
		(pin RST RST input)
		(pin PSINCDEC PSINCDEC input)
		(pin PSEN PSEN input)
		(pin PSCLK PSCLK input)
		(pin STSADRS3 STSADRS3 input)
		(pin STSADRS2 STSADRS2 input)
		(pin STSADRS1 STSADRS1 input)
		(pin STSADRS0 STSADRS0 input)
		(pin FREEZEDFS FREEZEDFS input)
		(pin FREEZEDLL FREEZEDLL input)
		(pin CONCUR CONCUR output)
		(pin PSDONE PSDONE output)
		(pin STATUS0 STATUS0 output)
		(pin STATUS1 STATUS1 output)
		(pin STATUS2 STATUS2 output)
		(pin STATUS3 STATUS3 output)
		(pin STATUS4 STATUS4 output)
		(pin STATUS5 STATUS5 output)
		(pin STATUS6 STATUS6 output)
		(pin STATUS7 STATUS7 output)
		(pin LOCKED LOCKED output)
		(pin CLKFX180 CLKFX180 output)
		(pin CLKFX CLKFX output)
		(pin CLKDV CLKDV output)
		(pin CLK2X180 CLK2X180 output)
		(pin CLK2X CLK2X output)
		(pin CLK270 CLK270 output)
		(pin CLK180 CLK180 output)
		(pin CLK90 CLK90 output)
		(pin CLK0 CLK0 output)
		(pin SKEWRST SKEWRST input)
		(pin STSADRS4 STSADRS4 input)
		(pin SKEWCLKIN1 SKEWCLKIN1 input)
		(pin SKEWCLKIN2 SKEWCLKIN2 input)
		(pin SCANOUT SCANOUT output)
		(pin SKEWOUT SKEWOUT output)
		(pin SKEWIN SKEWIN input)
		(element SKEWOUT 1
			(pin SKEWOUT input)
			(conn SKEWOUT SKEWOUT <== DCM SKEWOUT)
		)
		(element SCANOUT 1
			(pin SCANOUT input)
			(conn SCANOUT SCANOUT <== DCM SCANOUT)
		)
		(element SKEWRST 1
			(pin SKEWRST output)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST_B)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST)
		)
		(element SKEWCLKIN2 1
			(pin SKEWCLKIN2 output)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> DCM SKEWCLKIN2)
		)
		(element SKEWCLKIN1 1
			(pin SKEWCLKIN1 output)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> DCM SKEWCLKIN1)
		)
		(element DCM 46 # BEL
			(pin SCANOUT output)
			(pin SKEWOUT output)
			(pin SKEWRST input)
			(pin SKEWCLKIN2 input)
			(pin SKEWCLKIN1 input)
			(pin CLK0 output)
			(pin CLK90 output)
			(pin CLK180 output)
			(pin CLK270 output)
			(pin CLK2X output)
			(pin CLK2X180 output)
			(pin CLKDV output)
			(pin CLKFX output)
			(pin CLKFX180 output)
			(pin LOCKED output)
			(pin STATUS7 output)
			(pin STATUS6 output)
			(pin STATUS5 output)
			(pin STATUS4 output)
			(pin STATUS3 output)
			(pin STATUS2 output)
			(pin STATUS1 output)
			(pin STATUS0 output)
			(pin PSDONE output)
			(pin CONCUR output)
			(pin CLKIN input)
			(pin CLKFB input)
			(pin CTLMODE input)
			(pin CTLSEL2 input)
			(pin CTLSEL1 input)
			(pin CTLSEL0 input)
			(pin CTLGO input)
			(pin CTLOSC1 input)
			(pin CTLOSC2 input)
			(pin RST input)
			(pin SKEWIN input)
			(pin PSINCDEC input)
			(pin PSEN input)
			(pin PSCLK input)
			(pin STSADRS4 input)
			(pin STSADRS3 input)
			(pin STSADRS2 input)
			(pin STSADRS1 input)
			(pin STSADRS0 input)
			(pin FREEZEDFS input)
			(pin FREEZEDLL input)
			(conn DCM SCANOUT ==> SCANOUT SCANOUT)
			(conn DCM SKEWOUT ==> SKEWOUT SKEWOUT)
			(conn DCM CLK0 ==> CLK0 CLK0)
			(conn DCM CLK90 ==> CLK90 CLK90)
			(conn DCM CLK180 ==> CLK180 CLK180)
			(conn DCM CLK270 ==> CLK270 CLK270)
			(conn DCM CLK2X ==> CLK2X CLK2X)
			(conn DCM CLK2X180 ==> CLK2X180 CLK2X180)
			(conn DCM CLKDV ==> CLKDV CLKDV)
			(conn DCM CLKFX ==> CLKFX CLKFX)
			(conn DCM CLKFX180 ==> CLKFX180 CLKFX180)
			(conn DCM LOCKED ==> LOCKED LOCKED)
			(conn DCM STATUS7 ==> STATUS7 STATUS7)
			(conn DCM STATUS6 ==> STATUS6 STATUS6)
			(conn DCM STATUS5 ==> STATUS5 STATUS5)
			(conn DCM STATUS4 ==> STATUS4 STATUS4)
			(conn DCM STATUS3 ==> STATUS3 STATUS3)
			(conn DCM STATUS2 ==> STATUS2 STATUS2)
			(conn DCM STATUS1 ==> STATUS1 STATUS1)
			(conn DCM STATUS0 ==> STATUS0 STATUS0)
			(conn DCM PSDONE ==> PSDONE PSDONE)
			(conn DCM CONCUR ==> CONCUR CONCUR)
			(conn DCM SKEWRST <== SKEWRSTINV OUT)
			(conn DCM SKEWCLKIN2 <== SKEWCLKIN2 SKEWCLKIN2)
			(conn DCM SKEWCLKIN1 <== SKEWCLKIN1 SKEWCLKIN1)
			(conn DCM CLKIN <== CLKIN CLKIN)
			(conn DCM CLKFB <== CLKFB CLKFB)
			(conn DCM CTLMODE <== CTLMODE CTLMODE)
			(conn DCM CTLSEL2 <== CTLSEL2INV OUT)
			(conn DCM CTLSEL1 <== CTLSEL1INV OUT)
			(conn DCM CTLSEL0 <== CTLSEL0INV OUT)
			(conn DCM CTLGO <== CTLGOINV OUT)
			(conn DCM CTLOSC1 <== CTLOSC1 CTLOSC1)
			(conn DCM CTLOSC2 <== CTLOSC2 CTLOSC2)
			(conn DCM RST <== RSTINV OUT)
			(conn DCM SKEWIN <== SKEWININV OUT)
			(conn DCM PSINCDEC <== PSINCDECINV OUT)
			(conn DCM PSEN <== PSENINV OUT)
			(conn DCM PSCLK <== PSCLKINV OUT)
			(conn DCM STSADRS4 <== STSADRS4 STSADRS4)
			(conn DCM STSADRS3 <== STSADRS3 STSADRS3)
			(conn DCM STSADRS2 <== STSADRS2 STSADRS2)
			(conn DCM STSADRS1 <== STSADRS1 STSADRS1)
			(conn DCM STSADRS0 <== STSADRS0 STSADRS0)
			(conn DCM FREEZEDFS <== FREEZEDFS FREEZEDFS)
			(conn DCM FREEZEDLL <== FREEZEDLL FREEZEDLL)
		)
		(element DSS_MODE 0
			(cfg SPREAD_8 SPREAD_4 NONE SPREAD_2 SPREAD_6)
		)
		(element VERY_HIGH_FREQUENCY 0
			(cfg TRUE FALSE)
		)
		(element CLKIN_DIVIDE_BY_2 0
			(cfg TRUE FALSE)
		)
		(element CLKOUT_PHASE_SHIFT 0
			(cfg FIXED VARIABLE NONE)
		)
		(element STSADRS4 1
			(pin STSADRS4 output)
			(conn STSADRS4 STSADRS4 ==> DCM STSADRS4)
		)
		(element STSADRS3 1
			(pin STSADRS3 output)
			(conn STSADRS3 STSADRS3 ==> DCM STSADRS3)
		)
		(element STSADRS2 1
			(pin STSADRS2 output)
			(conn STSADRS2 STSADRS2 ==> DCM STSADRS2)
		)
		(element STSADRS1 1
			(pin STSADRS1 output)
			(conn STSADRS1 STSADRS1 ==> DCM STSADRS1)
		)
		(element STSADRS0 1
			(pin STSADRS0 output)
			(conn STSADRS0 STSADRS0 ==> DCM STSADRS0)
		)
		(element CLKDV_DIVIDE 0
			(cfg 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 7.5 8.0 9.0 10.0 11.0 12.0 13.0 14.0 15.0 16.0)
		)
		(element DESKEW_ADJUST 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element FREEZEDFS 1
			(pin FREEZEDFS output)
			(conn FREEZEDFS FREEZEDFS ==> DCM FREEZEDFS)
		)
		(element FREEZEDLL 1
			(pin FREEZEDLL output)
			(conn FREEZEDLL FREEZEDLL ==> DCM FREEZEDLL)
		)
		(element PSCLK 1
			(pin PSCLK output)
			(conn PSCLK PSCLK ==> PSCLKINV PSCLK_B)
			(conn PSCLK PSCLK ==> PSCLKINV PSCLK)
		)
		(element PSEN 1
			(pin PSEN output)
			(conn PSEN PSEN ==> PSENINV PSEN_B)
			(conn PSEN PSEN ==> PSENINV PSEN)
		)
		(element PSINCDEC 1
			(pin PSINCDEC output)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC_B)
			(conn PSINCDEC PSINCDEC ==> PSINCDECINV PSINCDEC)
		)
		(element CTLOSC2 1
			(pin CTLOSC2 output)
			(conn CTLOSC2 CTLOSC2 ==> DCM CTLOSC2)
		)
		(element CTLOSC1 1
			(pin CTLOSC1 output)
			(conn CTLOSC1 CTLOSC1 ==> DCM CTLOSC1)
		)
		(element CTLGO 1
			(pin CTLGO output)
			(conn CTLGO CTLGO ==> CTLGOINV CTLGO_B)
			(conn CTLGO CTLGO ==> CTLGOINV CTLGO)
		)
		(element CTLSEL0 1
			(pin CTLSEL0 output)
			(conn CTLSEL0 CTLSEL0 ==> CTLSEL0INV CTLSEL0_B)
			(conn CTLSEL0 CTLSEL0 ==> CTLSEL0INV CTLSEL0)
		)
		(element CTLSEL1 1
			(pin CTLSEL1 output)
			(conn CTLSEL1 CTLSEL1 ==> CTLSEL1INV CTLSEL1_B)
			(conn CTLSEL1 CTLSEL1 ==> CTLSEL1INV CTLSEL1)
		)
		(element CTLSEL2 1
			(pin CTLSEL2 output)
			(conn CTLSEL2 CTLSEL2 ==> CTLSEL2INV CTLSEL2_B)
			(conn CTLSEL2 CTLSEL2 ==> CTLSEL2INV CTLSEL2)
		)
		(element CTLMODE 1
			(pin CTLMODE output)
			(conn CTLMODE CTLMODE ==> DCM CTLMODE)
		)
		(element CONCUR 1
			(pin CONCUR input)
			(conn CONCUR CONCUR <== DCM CONCUR)
		)
		(element PSDONE 1
			(pin PSDONE input)
			(conn PSDONE PSDONE <== DCM PSDONE)
		)
		(element STATUS0 1
			(pin STATUS0 input)
			(conn STATUS0 STATUS0 <== DCM STATUS0)
		)
		(element STATUS1 1
			(pin STATUS1 input)
			(conn STATUS1 STATUS1 <== DCM STATUS1)
		)
		(element STATUS2 1
			(pin STATUS2 input)
			(conn STATUS2 STATUS2 <== DCM STATUS2)
		)
		(element STATUS3 1
			(pin STATUS3 input)
			(conn STATUS3 STATUS3 <== DCM STATUS3)
		)
		(element STATUS4 1
			(pin STATUS4 input)
			(conn STATUS4 STATUS4 <== DCM STATUS4)
		)
		(element STATUS5 1
			(pin STATUS5 input)
			(conn STATUS5 STATUS5 <== DCM STATUS5)
		)
		(element STATUS6 1
			(pin STATUS6 input)
			(conn STATUS6 STATUS6 <== DCM STATUS6)
		)
		(element STATUS7 1
			(pin STATUS7 input)
			(conn STATUS7 STATUS7 <== DCM STATUS7)
		)
		(element CLKFX180 1
			(pin CLKFX180 input)
			(conn CLKFX180 CLKFX180 <== DCM CLKFX180)
		)
		(element CLKFX 1
			(pin CLKFX input)
			(conn CLKFX CLKFX <== DCM CLKFX)
		)
		(element CLK_FEEDBACK 0
			(cfg NONE 2X 1X)
		)
		(element PSCLKINV 3
			(pin PSCLK_B input)
			(pin PSCLK input)
			(pin OUT output)
			(cfg PSCLK_B PSCLK)
			(conn PSCLKINV OUT ==> DCM PSCLK)
			(conn PSCLKINV PSCLK_B <== PSCLK PSCLK)
			(conn PSCLKINV PSCLK <== PSCLK PSCLK)
		)
		(element PSENINV 3
			(pin PSEN_B input)
			(pin PSEN input)
			(pin OUT output)
			(cfg PSEN_B PSEN)
			(conn PSENINV OUT ==> DCM PSEN)
			(conn PSENINV PSEN_B <== PSEN PSEN)
			(conn PSENINV PSEN <== PSEN PSEN)
		)
		(element PSINCDECINV 3
			(pin PSINCDEC_B input)
			(pin PSINCDEC input)
			(pin OUT output)
			(cfg PSINCDEC_B PSINCDEC)
			(conn PSINCDECINV OUT ==> DCM PSINCDEC)
			(conn PSINCDECINV PSINCDEC_B <== PSINCDEC PSINCDEC)
			(conn PSINCDECINV PSINCDEC <== PSINCDEC PSINCDEC)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> DCM RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element SKEWININV 3
			(pin SKEWIN_B input)
			(pin SKEWIN input)
			(pin OUT output)
			(cfg SKEWIN_B SKEWIN)
			(conn SKEWININV OUT ==> DCM SKEWIN)
			(conn SKEWININV SKEWIN_B <== SKEWIN SKEWIN)
			(conn SKEWININV SKEWIN <== SKEWIN SKEWIN)
		)
		(element CTLGOINV 3
			(pin CTLGO_B input)
			(pin CTLGO input)
			(pin OUT output)
			(cfg CTLGO_B CTLGO)
			(conn CTLGOINV OUT ==> DCM CTLGO)
			(conn CTLGOINV CTLGO_B <== CTLGO CTLGO)
			(conn CTLGOINV CTLGO <== CTLGO CTLGO)
		)
		(element CTLSEL0INV 3
			(pin CTLSEL0_B input)
			(pin CTLSEL0 input)
			(pin OUT output)
			(cfg CTLSEL0_B CTLSEL0)
			(conn CTLSEL0INV OUT ==> DCM CTLSEL0)
			(conn CTLSEL0INV CTLSEL0_B <== CTLSEL0 CTLSEL0)
			(conn CTLSEL0INV CTLSEL0 <== CTLSEL0 CTLSEL0)
		)
		(element CTLSEL1INV 3
			(pin CTLSEL1_B input)
			(pin CTLSEL1 input)
			(pin OUT output)
			(cfg CTLSEL1_B CTLSEL1)
			(conn CTLSEL1INV OUT ==> DCM CTLSEL1)
			(conn CTLSEL1INV CTLSEL1_B <== CTLSEL1 CTLSEL1)
			(conn CTLSEL1INV CTLSEL1 <== CTLSEL1 CTLSEL1)
		)
		(element CTLSEL2INV 3
			(pin CTLSEL2_B input)
			(pin CTLSEL2 input)
			(pin OUT output)
			(cfg CTLSEL2_B CTLSEL2)
			(conn CTLSEL2INV OUT ==> DCM CTLSEL2)
			(conn CTLSEL2INV CTLSEL2_B <== CTLSEL2 CTLSEL2)
			(conn CTLSEL2INV CTLSEL2 <== CTLSEL2 CTLSEL2)
		)
		(element SKEWRSTINV 3
			(pin SKEWRST_B input)
			(pin SKEWRST input)
			(pin OUT output)
			(cfg SKEWRST_B SKEWRST)
			(conn SKEWRSTINV OUT ==> DCM SKEWRST)
			(conn SKEWRSTINV SKEWRST_B <== SKEWRST SKEWRST)
			(conn SKEWRSTINV SKEWRST <== SKEWRST SKEWRST)
		)
		(element DUTY_CYCLE_CORRECTION 0
			(cfg FALSE TRUE)
		)
		(element STARTUP_WAIT 0
			(cfg TRUE FALSE)
		)
		(element CLK2X180 1
			(pin CLK2X180 input)
			(conn CLK2X180 CLK2X180 <== DCM CLK2X180)
		)
		(element DFS_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element DLL_FREQUENCY_MODE 0
			(cfg LOW HIGH)
		)
		(element CLKDV 1
			(pin CLKDV input)
			(conn CLKDV CLKDV <== DCM CLKDV)
		)
		(element CLK2X 1
			(pin CLK2X input)
			(conn CLK2X CLK2X <== DCM CLK2X)
		)
		(element CLK270 1
			(pin CLK270 input)
			(conn CLK270 CLK270 <== DCM CLK270)
		)
		(element CLK90 1
			(pin CLK90 input)
			(conn CLK90 CLK90 <== DCM CLK90)
		)
		(element CLK180 1
			(pin CLK180 input)
			(conn CLK180 CLK180 <== DCM CLK180)
		)
		(element CLK0 1
			(pin CLK0 input)
			(conn CLK0 CLK0 <== DCM CLK0)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCM LOCKED)
		)
		(element SKEWIN 1
			(pin SKEWIN output)
			(conn SKEWIN SKEWIN ==> SKEWININV SKEWIN_B)
			(conn SKEWIN SKEWIN ==> SKEWININV SKEWIN)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> DCM CLKIN)
		)
		(element CLKFB 1
			(pin CLKFB output)
			(conn CLKFB CLKFB ==> DCM CLKFB)
		)
	)
	(primitive_def DCM_CLKGEN 19 29
		(pin CLKIN CLKIN input)
		(pin RST RST input)
		(pin PROGDATA PROGDATA input)
		(pin PROGEN PROGEN input)
		(pin PROGCLK PROGCLK input)
		(pin FREEZEDCM FREEZEDCM input)
		(pin CLKFXDV CLKFXDV output)
		(pin PROGDONE PROGDONE output)
		(pin STATUS0 STATUS0 output)
		(pin STATUS1 STATUS1 output)
		(pin STATUS2 STATUS2 output)
		(pin STATUS3 STATUS3 output)
		(pin STATUS4 STATUS4 output)
		(pin STATUS5 STATUS5 output)
		(pin STATUS6 STATUS6 output)
		(pin STATUS7 STATUS7 output)
		(pin LOCKED LOCKED output)
		(pin CLKFX180 CLKFX180 output)
		(pin CLKFX CLKFX output)
		(element SPREAD_SPECTRUM 0
			(cfg NONE CENTER_HIGH_SPREAD CENTER_LOW_SPREAD VIDEO_LINK_M0 VIDEO_LINK_M1 VIDEO_LINK_M2)
		)
		(element PROG_MD_BANDWIDTH 0
			(cfg OPTIMIZED HIGH LOW)
		)
		(element DFS_BANDWIDTH 0
			(cfg OPTIMIZED HIGH LOW)
		)
		(element CLKFXDV_DIVIDE 0
			(cfg 32 8 2 4 16)
		)
		(element CLKFXDV 1
			(pin CLKFXDV input)
			(conn CLKFXDV CLKFXDV <== DCM_CLKGEN CLKFXDV)
		)
		(element PROGDONE 1
			(pin PROGDONE input)
			(conn PROGDONE PROGDONE <== DCM_CLKGEN PROGDONE)
		)
		(element PROGCLK 1
			(pin PROGCLK output)
			(conn PROGCLK PROGCLK ==> PROGCLKINV PROGCLK_B)
			(conn PROGCLK PROGCLK ==> PROGCLKINV PROGCLK)
		)
		(element PROGCLKINV 3
			(pin PROGCLK_B input)
			(pin PROGCLK input)
			(pin OUT output)
			(cfg PROGCLK_B PROGCLK)
			(conn PROGCLKINV OUT ==> DCM_CLKGEN PROGCLK)
			(conn PROGCLKINV PROGCLK_B <== PROGCLK PROGCLK)
			(conn PROGCLKINV PROGCLK <== PROGCLK PROGCLK)
		)
		(element PROGEN 1
			(pin PROGEN output)
			(conn PROGEN PROGEN ==> PROGENINV PROGEN_B)
			(conn PROGEN PROGEN ==> PROGENINV PROGEN)
		)
		(element PROGENINV 3
			(pin PROGEN_B input)
			(pin PROGEN input)
			(pin OUT output)
			(cfg PROGEN_B PROGEN)
			(conn PROGENINV OUT ==> DCM_CLKGEN PROGEN)
			(conn PROGENINV PROGEN_B <== PROGEN PROGEN)
			(conn PROGENINV PROGEN <== PROGEN PROGEN)
		)
		(element PROGDATA 1
			(pin PROGDATA output)
			(conn PROGDATA PROGDATA ==> PROGDATAINV PROGDATA_B)
			(conn PROGDATA PROGDATA ==> PROGDATAINV PROGDATA)
		)
		(element PROGDATAINV 3
			(pin PROGDATA_B input)
			(pin PROGDATA input)
			(pin OUT output)
			(cfg PROGDATA_B PROGDATA)
			(conn PROGDATAINV OUT ==> DCM_CLKGEN PROGDATA)
			(conn PROGDATAINV PROGDATA_B <== PROGDATA PROGDATA)
			(conn PROGDATAINV PROGDATA <== PROGDATA PROGDATA)
		)
		(element FREEZEDCM 1
			(pin FREEZEDCM output)
			(conn FREEZEDCM FREEZEDCM ==> DCM_CLKGEN FREEZEDCM)
		)
		(element DCM_CLKGEN 19 # BEL
			(pin PROGDONE output)
			(pin CLKFXDV output)
			(pin CLKFX output)
			(pin CLKFX180 output)
			(pin LOCKED output)
			(pin STATUS7 output)
			(pin STATUS6 output)
			(pin STATUS5 output)
			(pin STATUS4 output)
			(pin STATUS3 output)
			(pin STATUS2 output)
			(pin STATUS1 output)
			(pin STATUS0 output)
			(pin PROGCLK input)
			(pin FREEZEDCM input)
			(pin PROGDATA input)
			(pin CLKIN input)
			(pin RST input)
			(pin PROGEN input)
			(conn DCM_CLKGEN PROGDONE ==> PROGDONE PROGDONE)
			(conn DCM_CLKGEN CLKFXDV ==> CLKFXDV CLKFXDV)
			(conn DCM_CLKGEN CLKFX ==> CLKFX CLKFX)
			(conn DCM_CLKGEN CLKFX180 ==> CLKFX180 CLKFX180)
			(conn DCM_CLKGEN LOCKED ==> LOCKED LOCKED)
			(conn DCM_CLKGEN STATUS7 ==> STATUS7 STATUS7)
			(conn DCM_CLKGEN STATUS6 ==> STATUS6 STATUS6)
			(conn DCM_CLKGEN STATUS5 ==> STATUS5 STATUS5)
			(conn DCM_CLKGEN STATUS4 ==> STATUS4 STATUS4)
			(conn DCM_CLKGEN STATUS3 ==> STATUS3 STATUS3)
			(conn DCM_CLKGEN STATUS2 ==> STATUS2 STATUS2)
			(conn DCM_CLKGEN STATUS1 ==> STATUS1 STATUS1)
			(conn DCM_CLKGEN STATUS0 ==> STATUS0 STATUS0)
			(conn DCM_CLKGEN PROGCLK <== PROGCLKINV OUT)
			(conn DCM_CLKGEN FREEZEDCM <== FREEZEDCM FREEZEDCM)
			(conn DCM_CLKGEN PROGDATA <== PROGDATAINV OUT)
			(conn DCM_CLKGEN CLKIN <== CLKIN CLKIN)
			(conn DCM_CLKGEN RST <== RSTINV OUT)
			(conn DCM_CLKGEN PROGEN <== PROGENINV OUT)
		)
		(element CLKFX180 1
			(pin CLKFX180 input)
			(conn CLKFX180 CLKFX180 <== DCM_CLKGEN CLKFX180)
		)
		(element CLKFX 1
			(pin CLKFX input)
			(conn CLKFX CLKFX <== DCM_CLKGEN CLKFX)
		)
		(element STARTUP_WAIT 0
			(cfg TRUE FALSE)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== DCM_CLKGEN LOCKED)
		)
		(element STATUS7 1
			(pin STATUS7 input)
			(conn STATUS7 STATUS7 <== DCM_CLKGEN STATUS7)
		)
		(element STATUS6 1
			(pin STATUS6 input)
			(conn STATUS6 STATUS6 <== DCM_CLKGEN STATUS6)
		)
		(element STATUS5 1
			(pin STATUS5 input)
			(conn STATUS5 STATUS5 <== DCM_CLKGEN STATUS5)
		)
		(element STATUS4 1
			(pin STATUS4 input)
			(conn STATUS4 STATUS4 <== DCM_CLKGEN STATUS4)
		)
		(element STATUS3 1
			(pin STATUS3 input)
			(conn STATUS3 STATUS3 <== DCM_CLKGEN STATUS3)
		)
		(element STATUS2 1
			(pin STATUS2 input)
			(conn STATUS2 STATUS2 <== DCM_CLKGEN STATUS2)
		)
		(element STATUS1 1
			(pin STATUS1 input)
			(conn STATUS1 STATUS1 <== DCM_CLKGEN STATUS1)
		)
		(element STATUS0 1
			(pin STATUS0 input)
			(conn STATUS0 STATUS0 <== DCM_CLKGEN STATUS0)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST_B)
			(conn RST RST ==> RSTINV RST)
		)
		(element RSTINV 3
			(pin RST_B input)
			(pin RST input)
			(pin OUT output)
			(cfg RST_B RST)
			(conn RSTINV OUT ==> DCM_CLKGEN RST)
			(conn RSTINV RST_B <== RST RST)
			(conn RSTINV RST <== RST RST)
		)
		(element CLKIN 1
			(pin CLKIN output)
			(conn CLKIN CLKIN ==> DCM_CLKGEN CLKIN)
		)
	)
	(primitive_def DNA_PORT 6 7
		(pin DIN DIN input)
		(pin SHIFT SHIFT input)
		(pin READ READ input)
		(pin CLK CLK input)
		(pin TEST TEST input)
		(pin DOUT DOUT output)
		(element DNA_PORT 6 # BEL
			(pin TEST input)
			(pin CLK input)
			(pin READ input)
			(pin SHIFT input)
			(pin DIN input)
			(pin DOUT output)
			(conn DNA_PORT DOUT ==> DOUT DOUT)
			(conn DNA_PORT TEST <== TEST TEST)
			(conn DNA_PORT CLK <== CLK CLK)
			(conn DNA_PORT READ <== READ READ)
			(conn DNA_PORT SHIFT <== SHIFT SHIFT)
			(conn DNA_PORT DIN <== DIN DIN)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== DNA_PORT DOUT)
		)
		(element TEST 1
			(pin TEST output)
			(conn TEST TEST ==> DNA_PORT TEST)
		)
		(element DIN 1
			(pin DIN output)
			(conn DIN DIN ==> DNA_PORT DIN)
		)
		(element SHIFT 1
			(pin SHIFT output)
			(conn SHIFT SHIFT ==> DNA_PORT SHIFT)
		)
		(element READ 1
			(pin READ output)
			(conn READ READ ==> DNA_PORT READ)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> DNA_PORT CLK)
		)
	)
	(primitive_def DSP48A1 346 378
		(pin RSTD RSTD input)
		(pin RSTP RSTP input)
		(pin RSTOPMODE RSTOPMODE input)
		(pin RSTM RSTM input)
		(pin RSTCARRYIN RSTCARRYIN input)
		(pin RSTC RSTC input)
		(pin RSTB RSTB input)
		(pin RSTA RSTA input)
		(pin D17 D17 input)
		(pin D16 D16 input)
		(pin D15 D15 input)
		(pin D14 D14 input)
		(pin D13 D13 input)
		(pin D12 D12 input)
		(pin D11 D11 input)
		(pin D10 D10 input)
		(pin D9 D9 input)
		(pin D8 D8 input)
		(pin D7 D7 input)
		(pin D6 D6 input)
		(pin D5 D5 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin D0 D0 input)
		(pin PCIN47 PCIN47 input)
		(pin PCIN46 PCIN46 input)
		(pin PCIN45 PCIN45 input)
		(pin PCIN44 PCIN44 input)
		(pin PCIN43 PCIN43 input)
		(pin PCIN42 PCIN42 input)
		(pin PCIN41 PCIN41 input)
		(pin PCIN40 PCIN40 input)
		(pin PCIN39 PCIN39 input)
		(pin PCIN38 PCIN38 input)
		(pin PCIN37 PCIN37 input)
		(pin PCIN36 PCIN36 input)
		(pin PCIN35 PCIN35 input)
		(pin PCIN34 PCIN34 input)
		(pin PCIN33 PCIN33 input)
		(pin PCIN32 PCIN32 input)
		(pin PCIN31 PCIN31 input)
		(pin PCIN30 PCIN30 input)
		(pin PCIN29 PCIN29 input)
		(pin PCIN28 PCIN28 input)
		(pin PCIN27 PCIN27 input)
		(pin PCIN26 PCIN26 input)
		(pin PCIN25 PCIN25 input)
		(pin PCIN24 PCIN24 input)
		(pin PCIN23 PCIN23 input)
		(pin PCIN22 PCIN22 input)
		(pin PCIN21 PCIN21 input)
		(pin PCIN20 PCIN20 input)
		(pin PCIN19 PCIN19 input)
		(pin PCIN18 PCIN18 input)
		(pin PCIN17 PCIN17 input)
		(pin PCIN16 PCIN16 input)
		(pin PCIN15 PCIN15 input)
		(pin PCIN14 PCIN14 input)
		(pin PCIN13 PCIN13 input)
		(pin PCIN12 PCIN12 input)
		(pin PCIN11 PCIN11 input)
		(pin PCIN10 PCIN10 input)
		(pin PCIN9 PCIN9 input)
		(pin PCIN8 PCIN8 input)
		(pin PCIN7 PCIN7 input)
		(pin PCIN6 PCIN6 input)
		(pin PCIN5 PCIN5 input)
		(pin PCIN4 PCIN4 input)
		(pin PCIN3 PCIN3 input)
		(pin PCIN2 PCIN2 input)
		(pin PCIN1 PCIN1 input)
		(pin PCIN0 PCIN0 input)
		(pin OPMODE7 OPMODE7 input)
		(pin OPMODE6 OPMODE6 input)
		(pin OPMODE5 OPMODE5 input)
		(pin OPMODE4 OPMODE4 input)
		(pin OPMODE3 OPMODE3 input)
		(pin OPMODE2 OPMODE2 input)
		(pin OPMODE1 OPMODE1 input)
		(pin OPMODE0 OPMODE0 input)
		(pin CLK CLK input)
		(pin CARRYIN CARRYIN input)
		(pin CED CED input)
		(pin CEP CEP input)
		(pin CEOPMODE CEOPMODE input)
		(pin CEM CEM input)
		(pin CECARRYIN CECARRYIN input)
		(pin CEC CEC input)
		(pin CEB CEB input)
		(pin CEA CEA input)
		(pin C47 C47 input)
		(pin C46 C46 input)
		(pin C45 C45 input)
		(pin C44 C44 input)
		(pin C43 C43 input)
		(pin C42 C42 input)
		(pin C41 C41 input)
		(pin C40 C40 input)
		(pin C39 C39 input)
		(pin C38 C38 input)
		(pin C37 C37 input)
		(pin C36 C36 input)
		(pin C35 C35 input)
		(pin C34 C34 input)
		(pin C33 C33 input)
		(pin C32 C32 input)
		(pin C31 C31 input)
		(pin C30 C30 input)
		(pin C29 C29 input)
		(pin C28 C28 input)
		(pin C27 C27 input)
		(pin C26 C26 input)
		(pin C25 C25 input)
		(pin C24 C24 input)
		(pin C23 C23 input)
		(pin C22 C22 input)
		(pin C21 C21 input)
		(pin C20 C20 input)
		(pin C19 C19 input)
		(pin C18 C18 input)
		(pin C17 C17 input)
		(pin C16 C16 input)
		(pin C15 C15 input)
		(pin C14 C14 input)
		(pin C13 C13 input)
		(pin C12 C12 input)
		(pin C11 C11 input)
		(pin C10 C10 input)
		(pin C9 C9 input)
		(pin C8 C8 input)
		(pin C7 C7 input)
		(pin C6 C6 input)
		(pin C5 C5 input)
		(pin C4 C4 input)
		(pin C3 C3 input)
		(pin C2 C2 input)
		(pin C1 C1 input)
		(pin C0 C0 input)
		(pin BCIN17 BCIN17 input)
		(pin BCIN16 BCIN16 input)
		(pin BCIN15 BCIN15 input)
		(pin BCIN14 BCIN14 input)
		(pin BCIN13 BCIN13 input)
		(pin BCIN12 BCIN12 input)
		(pin BCIN11 BCIN11 input)
		(pin BCIN10 BCIN10 input)
		(pin BCIN9 BCIN9 input)
		(pin BCIN8 BCIN8 input)
		(pin BCIN7 BCIN7 input)
		(pin BCIN6 BCIN6 input)
		(pin BCIN5 BCIN5 input)
		(pin BCIN4 BCIN4 input)
		(pin BCIN3 BCIN3 input)
		(pin BCIN2 BCIN2 input)
		(pin BCIN1 BCIN1 input)
		(pin BCIN0 BCIN0 input)
		(pin B17 B17 input)
		(pin B16 B16 input)
		(pin B15 B15 input)
		(pin B14 B14 input)
		(pin B13 B13 input)
		(pin B12 B12 input)
		(pin B11 B11 input)
		(pin B10 B10 input)
		(pin B9 B9 input)
		(pin B8 B8 input)
		(pin B7 B7 input)
		(pin B6 B6 input)
		(pin B5 B5 input)
		(pin B4 B4 input)
		(pin B3 B3 input)
		(pin B2 B2 input)
		(pin B1 B1 input)
		(pin B0 B0 input)
		(pin A17 A17 input)
		(pin A16 A16 input)
		(pin A15 A15 input)
		(pin A14 A14 input)
		(pin A13 A13 input)
		(pin A12 A12 input)
		(pin A11 A11 input)
		(pin A10 A10 input)
		(pin A9 A9 input)
		(pin A8 A8 input)
		(pin A7 A7 input)
		(pin A6 A6 input)
		(pin A5 A5 input)
		(pin A4 A4 input)
		(pin A3 A3 input)
		(pin A2 A2 input)
		(pin A1 A1 input)
		(pin A0 A0 input)
		(pin PCOUT47 PCOUT47 output)
		(pin PCOUT46 PCOUT46 output)
		(pin PCOUT45 PCOUT45 output)
		(pin PCOUT44 PCOUT44 output)
		(pin PCOUT43 PCOUT43 output)
		(pin PCOUT42 PCOUT42 output)
		(pin PCOUT41 PCOUT41 output)
		(pin PCOUT40 PCOUT40 output)
		(pin PCOUT39 PCOUT39 output)
		(pin PCOUT38 PCOUT38 output)
		(pin PCOUT37 PCOUT37 output)
		(pin PCOUT36 PCOUT36 output)
		(pin PCOUT35 PCOUT35 output)
		(pin PCOUT34 PCOUT34 output)
		(pin PCOUT33 PCOUT33 output)
		(pin PCOUT32 PCOUT32 output)
		(pin PCOUT31 PCOUT31 output)
		(pin PCOUT30 PCOUT30 output)
		(pin PCOUT29 PCOUT29 output)
		(pin PCOUT28 PCOUT28 output)
		(pin PCOUT27 PCOUT27 output)
		(pin PCOUT26 PCOUT26 output)
		(pin PCOUT25 PCOUT25 output)
		(pin PCOUT24 PCOUT24 output)
		(pin PCOUT23 PCOUT23 output)
		(pin PCOUT22 PCOUT22 output)
		(pin PCOUT21 PCOUT21 output)
		(pin PCOUT20 PCOUT20 output)
		(pin PCOUT19 PCOUT19 output)
		(pin PCOUT18 PCOUT18 output)
		(pin PCOUT17 PCOUT17 output)
		(pin PCOUT16 PCOUT16 output)
		(pin PCOUT15 PCOUT15 output)
		(pin PCOUT14 PCOUT14 output)
		(pin PCOUT13 PCOUT13 output)
		(pin PCOUT12 PCOUT12 output)
		(pin PCOUT11 PCOUT11 output)
		(pin PCOUT10 PCOUT10 output)
		(pin PCOUT9 PCOUT9 output)
		(pin PCOUT8 PCOUT8 output)
		(pin PCOUT7 PCOUT7 output)
		(pin PCOUT6 PCOUT6 output)
		(pin PCOUT5 PCOUT5 output)
		(pin PCOUT4 PCOUT4 output)
		(pin PCOUT3 PCOUT3 output)
		(pin PCOUT2 PCOUT2 output)
		(pin PCOUT1 PCOUT1 output)
		(pin PCOUT0 PCOUT0 output)
		(pin P47 P47 output)
		(pin P46 P46 output)
		(pin P45 P45 output)
		(pin P44 P44 output)
		(pin P43 P43 output)
		(pin P42 P42 output)
		(pin P41 P41 output)
		(pin P40 P40 output)
		(pin P39 P39 output)
		(pin P38 P38 output)
		(pin P37 P37 output)
		(pin P36 P36 output)
		(pin P35 P35 output)
		(pin P34 P34 output)
		(pin P33 P33 output)
		(pin P32 P32 output)
		(pin P31 P31 output)
		(pin P30 P30 output)
		(pin P29 P29 output)
		(pin P28 P28 output)
		(pin P27 P27 output)
		(pin P26 P26 output)
		(pin P25 P25 output)
		(pin P24 P24 output)
		(pin P23 P23 output)
		(pin P22 P22 output)
		(pin P21 P21 output)
		(pin P20 P20 output)
		(pin P19 P19 output)
		(pin P18 P18 output)
		(pin P17 P17 output)
		(pin P16 P16 output)
		(pin P15 P15 output)
		(pin P14 P14 output)
		(pin P13 P13 output)
		(pin P12 P12 output)
		(pin P11 P11 output)
		(pin P10 P10 output)
		(pin P9 P9 output)
		(pin P8 P8 output)
		(pin P7 P7 output)
		(pin P6 P6 output)
		(pin P5 P5 output)
		(pin P4 P4 output)
		(pin P3 P3 output)
		(pin P2 P2 output)
		(pin P1 P1 output)
		(pin P0 P0 output)
		(pin CARRYOUT CARRYOUT output)
		(pin BCOUT17 BCOUT17 output)
		(pin BCOUT16 BCOUT16 output)
		(pin BCOUT15 BCOUT15 output)
		(pin BCOUT14 BCOUT14 output)
		(pin BCOUT13 BCOUT13 output)
		(pin BCOUT12 BCOUT12 output)
		(pin BCOUT11 BCOUT11 output)
		(pin BCOUT10 BCOUT10 output)
		(pin BCOUT9 BCOUT9 output)
		(pin BCOUT8 BCOUT8 output)
		(pin BCOUT7 BCOUT7 output)
		(pin BCOUT6 BCOUT6 output)
		(pin BCOUT5 BCOUT5 output)
		(pin BCOUT4 BCOUT4 output)
		(pin BCOUT3 BCOUT3 output)
		(pin BCOUT2 BCOUT2 output)
		(pin BCOUT1 BCOUT1 output)
		(pin BCOUT0 BCOUT0 output)
		(pin M0 M0 output)
		(pin M1 M1 output)
		(pin M2 M2 output)
		(pin M3 M3 output)
		(pin M4 M4 output)
		(pin M5 M5 output)
		(pin M6 M6 output)
		(pin M7 M7 output)
		(pin M8 M8 output)
		(pin M9 M9 output)
		(pin M10 M10 output)
		(pin M11 M11 output)
		(pin M12 M12 output)
		(pin M13 M13 output)
		(pin M14 M14 output)
		(pin M15 M15 output)
		(pin M16 M16 output)
		(pin M17 M17 output)
		(pin M18 M18 output)
		(pin M19 M19 output)
		(pin M20 M20 output)
		(pin M21 M21 output)
		(pin M22 M22 output)
		(pin M23 M23 output)
		(pin M24 M24 output)
		(pin M25 M25 output)
		(pin M26 M26 output)
		(pin M27 M27 output)
		(pin M28 M28 output)
		(pin M29 M29 output)
		(pin M30 M30 output)
		(pin M31 M31 output)
		(pin M32 M32 output)
		(pin M33 M33 output)
		(pin M34 M34 output)
		(pin M35 M35 output)
		(pin CARRYOUTF CARRYOUTF output)
		(element PCIN12 1
			(pin PCIN12 output)
			(conn PCIN12 PCIN12 ==> DSP48A1 PCIN12)
		)
		(element P25 1
			(pin P25 input)
			(conn P25 P25 <== DSP48A1 P25)
		)
		(element PCIN26 1
			(pin PCIN26 output)
			(conn PCIN26 PCIN26 ==> DSP48A1 PCIN26)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> DSP48A1 B6)
		)
		(element C36 1
			(pin C36 output)
			(conn C36 C36 ==> DSP48A1 C36)
		)
		(element DSP48A1 346 # BEL
			(pin CARRYOUTF output)
			(pin M35 output)
			(pin M34 output)
			(pin M33 output)
			(pin M32 output)
			(pin M31 output)
			(pin M30 output)
			(pin M29 output)
			(pin M28 output)
			(pin M27 output)
			(pin M26 output)
			(pin M25 output)
			(pin M24 output)
			(pin M23 output)
			(pin M22 output)
			(pin M21 output)
			(pin M20 output)
			(pin M19 output)
			(pin M18 output)
			(pin M17 output)
			(pin M16 output)
			(pin M15 output)
			(pin M14 output)
			(pin M13 output)
			(pin M12 output)
			(pin M11 output)
			(pin M10 output)
			(pin M9 output)
			(pin M8 output)
			(pin M7 output)
			(pin M6 output)
			(pin M5 output)
			(pin M4 output)
			(pin M3 output)
			(pin M2 output)
			(pin M1 output)
			(pin M0 output)
			(pin RSTP input)
			(pin RSTOPMODE input)
			(pin RSTM input)
			(pin RSTD input)
			(pin RSTCARRYIN input)
			(pin RSTC input)
			(pin RSTB input)
			(pin RSTA input)
			(pin PCOUT47 output)
			(pin PCOUT46 output)
			(pin PCOUT45 output)
			(pin PCOUT44 output)
			(pin PCOUT43 output)
			(pin PCOUT42 output)
			(pin PCOUT41 output)
			(pin PCOUT40 output)
			(pin PCOUT39 output)
			(pin PCOUT38 output)
			(pin PCOUT37 output)
			(pin PCOUT36 output)
			(pin PCOUT35 output)
			(pin PCOUT34 output)
			(pin PCOUT33 output)
			(pin PCOUT32 output)
			(pin PCOUT31 output)
			(pin PCOUT30 output)
			(pin PCOUT29 output)
			(pin PCOUT28 output)
			(pin PCOUT27 output)
			(pin PCOUT26 output)
			(pin PCOUT25 output)
			(pin PCOUT24 output)
			(pin PCOUT23 output)
			(pin PCOUT22 output)
			(pin PCOUT21 output)
			(pin PCOUT20 output)
			(pin PCOUT19 output)
			(pin PCOUT18 output)
			(pin PCOUT17 output)
			(pin PCOUT16 output)
			(pin PCOUT15 output)
			(pin PCOUT14 output)
			(pin PCOUT13 output)
			(pin PCOUT12 output)
			(pin PCOUT11 output)
			(pin PCOUT10 output)
			(pin PCOUT9 output)
			(pin PCOUT8 output)
			(pin PCOUT7 output)
			(pin PCOUT6 output)
			(pin PCOUT5 output)
			(pin PCOUT4 output)
			(pin PCOUT3 output)
			(pin PCOUT2 output)
			(pin PCOUT1 output)
			(pin PCOUT0 output)
			(pin PCIN47 input)
			(pin PCIN46 input)
			(pin PCIN45 input)
			(pin PCIN44 input)
			(pin PCIN43 input)
			(pin PCIN42 input)
			(pin PCIN41 input)
			(pin PCIN40 input)
			(pin PCIN39 input)
			(pin PCIN38 input)
			(pin PCIN37 input)
			(pin PCIN36 input)
			(pin PCIN35 input)
			(pin PCIN34 input)
			(pin PCIN33 input)
			(pin PCIN32 input)
			(pin PCIN31 input)
			(pin PCIN30 input)
			(pin PCIN29 input)
			(pin PCIN28 input)
			(pin PCIN27 input)
			(pin PCIN26 input)
			(pin PCIN25 input)
			(pin PCIN24 input)
			(pin PCIN23 input)
			(pin PCIN22 input)
			(pin PCIN21 input)
			(pin PCIN20 input)
			(pin PCIN19 input)
			(pin PCIN18 input)
			(pin PCIN17 input)
			(pin PCIN16 input)
			(pin PCIN15 input)
			(pin PCIN14 input)
			(pin PCIN13 input)
			(pin PCIN12 input)
			(pin PCIN11 input)
			(pin PCIN10 input)
			(pin PCIN9 input)
			(pin PCIN8 input)
			(pin PCIN7 input)
			(pin PCIN6 input)
			(pin PCIN5 input)
			(pin PCIN4 input)
			(pin PCIN3 input)
			(pin PCIN2 input)
			(pin PCIN1 input)
			(pin PCIN0 input)
			(pin P47 output)
			(pin P46 output)
			(pin P45 output)
			(pin P44 output)
			(pin P43 output)
			(pin P42 output)
			(pin P41 output)
			(pin P40 output)
			(pin P39 output)
			(pin P38 output)
			(pin P37 output)
			(pin P36 output)
			(pin P35 output)
			(pin P34 output)
			(pin P33 output)
			(pin P32 output)
			(pin P31 output)
			(pin P30 output)
			(pin P29 output)
			(pin P28 output)
			(pin P27 output)
			(pin P26 output)
			(pin P25 output)
			(pin P24 output)
			(pin P23 output)
			(pin P22 output)
			(pin P21 output)
			(pin P20 output)
			(pin P19 output)
			(pin P18 output)
			(pin P17 output)
			(pin P16 output)
			(pin P15 output)
			(pin P14 output)
			(pin P13 output)
			(pin P12 output)
			(pin P11 output)
			(pin P10 output)
			(pin P9 output)
			(pin P8 output)
			(pin P7 output)
			(pin P6 output)
			(pin P5 output)
			(pin P4 output)
			(pin P3 output)
			(pin P2 output)
			(pin P1 output)
			(pin P0 output)
			(pin OPMODE7 input)
			(pin OPMODE6 input)
			(pin OPMODE5 input)
			(pin OPMODE4 input)
			(pin OPMODE3 input)
			(pin OPMODE2 input)
			(pin OPMODE1 input)
			(pin OPMODE0 input)
			(pin D17 input)
			(pin D16 input)
			(pin D15 input)
			(pin D14 input)
			(pin D13 input)
			(pin D12 input)
			(pin D11 input)
			(pin D10 input)
			(pin D9 input)
			(pin D8 input)
			(pin D7 input)
			(pin D6 input)
			(pin D5 input)
			(pin D4 input)
			(pin D3 input)
			(pin D2 input)
			(pin D1 input)
			(pin D0 input)
			(pin CLK input)
			(pin CEP input)
			(pin CEOPMODE input)
			(pin CEM input)
			(pin CED input)
			(pin CECARRYIN input)
			(pin CEC input)
			(pin CEB input)
			(pin CEA input)
			(pin CARRYOUT output)
			(pin CARRYIN input)
			(pin C47 input)
			(pin C46 input)
			(pin C45 input)
			(pin C44 input)
			(pin C43 input)
			(pin C42 input)
			(pin C41 input)
			(pin C40 input)
			(pin C39 input)
			(pin C38 input)
			(pin C37 input)
			(pin C36 input)
			(pin C35 input)
			(pin C34 input)
			(pin C33 input)
			(pin C32 input)
			(pin C31 input)
			(pin C30 input)
			(pin C29 input)
			(pin C28 input)
			(pin C27 input)
			(pin C26 input)
			(pin C25 input)
			(pin C24 input)
			(pin C23 input)
			(pin C22 input)
			(pin C21 input)
			(pin C20 input)
			(pin C19 input)
			(pin C18 input)
			(pin C17 input)
			(pin C16 input)
			(pin C15 input)
			(pin C14 input)
			(pin C13 input)
			(pin C12 input)
			(pin C11 input)
			(pin C10 input)
			(pin C9 input)
			(pin C8 input)
			(pin C7 input)
			(pin C6 input)
			(pin C5 input)
			(pin C4 input)
			(pin C3 input)
			(pin C2 input)
			(pin C1 input)
			(pin C0 input)
			(pin BCOUT17 output)
			(pin BCOUT16 output)
			(pin BCOUT15 output)
			(pin BCOUT14 output)
			(pin BCOUT13 output)
			(pin BCOUT12 output)
			(pin BCOUT11 output)
			(pin BCOUT10 output)
			(pin BCOUT9 output)
			(pin BCOUT8 output)
			(pin BCOUT7 output)
			(pin BCOUT6 output)
			(pin BCOUT5 output)
			(pin BCOUT4 output)
			(pin BCOUT3 output)
			(pin BCOUT2 output)
			(pin BCOUT1 output)
			(pin BCOUT0 output)
			(pin BCIN17 input)
			(pin BCIN16 input)
			(pin BCIN15 input)
			(pin BCIN14 input)
			(pin BCIN13 input)
			(pin BCIN12 input)
			(pin BCIN11 input)
			(pin BCIN10 input)
			(pin BCIN9 input)
			(pin BCIN8 input)
			(pin BCIN7 input)
			(pin BCIN6 input)
			(pin BCIN5 input)
			(pin BCIN4 input)
			(pin BCIN3 input)
			(pin BCIN2 input)
			(pin BCIN1 input)
			(pin BCIN0 input)
			(pin B17 input)
			(pin B16 input)
			(pin B15 input)
			(pin B14 input)
			(pin B13 input)
			(pin B12 input)
			(pin B11 input)
			(pin B10 input)
			(pin B9 input)
			(pin B8 input)
			(pin B7 input)
			(pin B6 input)
			(pin B5 input)
			(pin B4 input)
			(pin B3 input)
			(pin B2 input)
			(pin B1 input)
			(pin B0 input)
			(pin A17 input)
			(pin A16 input)
			(pin A15 input)
			(pin A14 input)
			(pin A13 input)
			(pin A12 input)
			(pin A11 input)
			(pin A10 input)
			(pin A9 input)
			(pin A8 input)
			(pin A7 input)
			(pin A6 input)
			(pin A5 input)
			(pin A4 input)
			(pin A3 input)
			(pin A2 input)
			(pin A1 input)
			(pin A0 input)
			(conn DSP48A1 CARRYOUTF ==> CARRYOUTF CARRYOUTF)
			(conn DSP48A1 M35 ==> M35 M35)
			(conn DSP48A1 M34 ==> M34 M34)
			(conn DSP48A1 M33 ==> M33 M33)
			(conn DSP48A1 M32 ==> M32 M32)
			(conn DSP48A1 M31 ==> M31 M31)
			(conn DSP48A1 M30 ==> M30 M30)
			(conn DSP48A1 M29 ==> M29 M29)
			(conn DSP48A1 M28 ==> M28 M28)
			(conn DSP48A1 M27 ==> M27 M27)
			(conn DSP48A1 M26 ==> M26 M26)
			(conn DSP48A1 M25 ==> M25 M25)
			(conn DSP48A1 M24 ==> M24 M24)
			(conn DSP48A1 M23 ==> M23 M23)
			(conn DSP48A1 M22 ==> M22 M22)
			(conn DSP48A1 M21 ==> M21 M21)
			(conn DSP48A1 M20 ==> M20 M20)
			(conn DSP48A1 M19 ==> M19 M19)
			(conn DSP48A1 M18 ==> M18 M18)
			(conn DSP48A1 M17 ==> M17 M17)
			(conn DSP48A1 M16 ==> M16 M16)
			(conn DSP48A1 M15 ==> M15 M15)
			(conn DSP48A1 M14 ==> M14 M14)
			(conn DSP48A1 M13 ==> M13 M13)
			(conn DSP48A1 M12 ==> M12 M12)
			(conn DSP48A1 M11 ==> M11 M11)
			(conn DSP48A1 M10 ==> M10 M10)
			(conn DSP48A1 M9 ==> M9 M9)
			(conn DSP48A1 M8 ==> M8 M8)
			(conn DSP48A1 M7 ==> M7 M7)
			(conn DSP48A1 M6 ==> M6 M6)
			(conn DSP48A1 M5 ==> M5 M5)
			(conn DSP48A1 M4 ==> M4 M4)
			(conn DSP48A1 M3 ==> M3 M3)
			(conn DSP48A1 M2 ==> M2 M2)
			(conn DSP48A1 M1 ==> M1 M1)
			(conn DSP48A1 M0 ==> M0 M0)
			(conn DSP48A1 PCOUT47 ==> PCOUT47 PCOUT47)
			(conn DSP48A1 PCOUT46 ==> PCOUT46 PCOUT46)
			(conn DSP48A1 PCOUT45 ==> PCOUT45 PCOUT45)
			(conn DSP48A1 PCOUT44 ==> PCOUT44 PCOUT44)
			(conn DSP48A1 PCOUT43 ==> PCOUT43 PCOUT43)
			(conn DSP48A1 PCOUT42 ==> PCOUT42 PCOUT42)
			(conn DSP48A1 PCOUT41 ==> PCOUT41 PCOUT41)
			(conn DSP48A1 PCOUT40 ==> PCOUT40 PCOUT40)
			(conn DSP48A1 PCOUT39 ==> PCOUT39 PCOUT39)
			(conn DSP48A1 PCOUT38 ==> PCOUT38 PCOUT38)
			(conn DSP48A1 PCOUT37 ==> PCOUT37 PCOUT37)
			(conn DSP48A1 PCOUT36 ==> PCOUT36 PCOUT36)
			(conn DSP48A1 PCOUT35 ==> PCOUT35 PCOUT35)
			(conn DSP48A1 PCOUT34 ==> PCOUT34 PCOUT34)
			(conn DSP48A1 PCOUT33 ==> PCOUT33 PCOUT33)
			(conn DSP48A1 PCOUT32 ==> PCOUT32 PCOUT32)
			(conn DSP48A1 PCOUT31 ==> PCOUT31 PCOUT31)
			(conn DSP48A1 PCOUT30 ==> PCOUT30 PCOUT30)
			(conn DSP48A1 PCOUT29 ==> PCOUT29 PCOUT29)
			(conn DSP48A1 PCOUT28 ==> PCOUT28 PCOUT28)
			(conn DSP48A1 PCOUT27 ==> PCOUT27 PCOUT27)
			(conn DSP48A1 PCOUT26 ==> PCOUT26 PCOUT26)
			(conn DSP48A1 PCOUT25 ==> PCOUT25 PCOUT25)
			(conn DSP48A1 PCOUT24 ==> PCOUT24 PCOUT24)
			(conn DSP48A1 PCOUT23 ==> PCOUT23 PCOUT23)
			(conn DSP48A1 PCOUT22 ==> PCOUT22 PCOUT22)
			(conn DSP48A1 PCOUT21 ==> PCOUT21 PCOUT21)
			(conn DSP48A1 PCOUT20 ==> PCOUT20 PCOUT20)
			(conn DSP48A1 PCOUT19 ==> PCOUT19 PCOUT19)
			(conn DSP48A1 PCOUT18 ==> PCOUT18 PCOUT18)
			(conn DSP48A1 PCOUT17 ==> PCOUT17 PCOUT17)
			(conn DSP48A1 PCOUT16 ==> PCOUT16 PCOUT16)
			(conn DSP48A1 PCOUT15 ==> PCOUT15 PCOUT15)
			(conn DSP48A1 PCOUT14 ==> PCOUT14 PCOUT14)
			(conn DSP48A1 PCOUT13 ==> PCOUT13 PCOUT13)
			(conn DSP48A1 PCOUT12 ==> PCOUT12 PCOUT12)
			(conn DSP48A1 PCOUT11 ==> PCOUT11 PCOUT11)
			(conn DSP48A1 PCOUT10 ==> PCOUT10 PCOUT10)
			(conn DSP48A1 PCOUT9 ==> PCOUT9 PCOUT9)
			(conn DSP48A1 PCOUT8 ==> PCOUT8 PCOUT8)
			(conn DSP48A1 PCOUT7 ==> PCOUT7 PCOUT7)
			(conn DSP48A1 PCOUT6 ==> PCOUT6 PCOUT6)
			(conn DSP48A1 PCOUT5 ==> PCOUT5 PCOUT5)
			(conn DSP48A1 PCOUT4 ==> PCOUT4 PCOUT4)
			(conn DSP48A1 PCOUT3 ==> PCOUT3 PCOUT3)
			(conn DSP48A1 PCOUT2 ==> PCOUT2 PCOUT2)
			(conn DSP48A1 PCOUT1 ==> PCOUT1 PCOUT1)
			(conn DSP48A1 PCOUT0 ==> PCOUT0 PCOUT0)
			(conn DSP48A1 P47 ==> P47 P47)
			(conn DSP48A1 P46 ==> P46 P46)
			(conn DSP48A1 P45 ==> P45 P45)
			(conn DSP48A1 P44 ==> P44 P44)
			(conn DSP48A1 P43 ==> P43 P43)
			(conn DSP48A1 P42 ==> P42 P42)
			(conn DSP48A1 P41 ==> P41 P41)
			(conn DSP48A1 P40 ==> P40 P40)
			(conn DSP48A1 P39 ==> P39 P39)
			(conn DSP48A1 P38 ==> P38 P38)
			(conn DSP48A1 P37 ==> P37 P37)
			(conn DSP48A1 P36 ==> P36 P36)
			(conn DSP48A1 P35 ==> P35 P35)
			(conn DSP48A1 P34 ==> P34 P34)
			(conn DSP48A1 P33 ==> P33 P33)
			(conn DSP48A1 P32 ==> P32 P32)
			(conn DSP48A1 P31 ==> P31 P31)
			(conn DSP48A1 P30 ==> P30 P30)
			(conn DSP48A1 P29 ==> P29 P29)
			(conn DSP48A1 P28 ==> P28 P28)
			(conn DSP48A1 P27 ==> P27 P27)
			(conn DSP48A1 P26 ==> P26 P26)
			(conn DSP48A1 P25 ==> P25 P25)
			(conn DSP48A1 P24 ==> P24 P24)
			(conn DSP48A1 P23 ==> P23 P23)
			(conn DSP48A1 P22 ==> P22 P22)
			(conn DSP48A1 P21 ==> P21 P21)
			(conn DSP48A1 P20 ==> P20 P20)
			(conn DSP48A1 P19 ==> P19 P19)
			(conn DSP48A1 P18 ==> P18 P18)
			(conn DSP48A1 P17 ==> P17 P17)
			(conn DSP48A1 P16 ==> P16 P16)
			(conn DSP48A1 P15 ==> P15 P15)
			(conn DSP48A1 P14 ==> P14 P14)
			(conn DSP48A1 P13 ==> P13 P13)
			(conn DSP48A1 P12 ==> P12 P12)
			(conn DSP48A1 P11 ==> P11 P11)
			(conn DSP48A1 P10 ==> P10 P10)
			(conn DSP48A1 P9 ==> P9 P9)
			(conn DSP48A1 P8 ==> P8 P8)
			(conn DSP48A1 P7 ==> P7 P7)
			(conn DSP48A1 P6 ==> P6 P6)
			(conn DSP48A1 P5 ==> P5 P5)
			(conn DSP48A1 P4 ==> P4 P4)
			(conn DSP48A1 P3 ==> P3 P3)
			(conn DSP48A1 P2 ==> P2 P2)
			(conn DSP48A1 P1 ==> P1 P1)
			(conn DSP48A1 P0 ==> P0 P0)
			(conn DSP48A1 CARRYOUT ==> CARRYOUT CARRYOUT)
			(conn DSP48A1 BCOUT17 ==> BCOUT17 BCOUT17)
			(conn DSP48A1 BCOUT16 ==> BCOUT16 BCOUT16)
			(conn DSP48A1 BCOUT15 ==> BCOUT15 BCOUT15)
			(conn DSP48A1 BCOUT14 ==> BCOUT14 BCOUT14)
			(conn DSP48A1 BCOUT13 ==> BCOUT13 BCOUT13)
			(conn DSP48A1 BCOUT12 ==> BCOUT12 BCOUT12)
			(conn DSP48A1 BCOUT11 ==> BCOUT11 BCOUT11)
			(conn DSP48A1 BCOUT10 ==> BCOUT10 BCOUT10)
			(conn DSP48A1 BCOUT9 ==> BCOUT9 BCOUT9)
			(conn DSP48A1 BCOUT8 ==> BCOUT8 BCOUT8)
			(conn DSP48A1 BCOUT7 ==> BCOUT7 BCOUT7)
			(conn DSP48A1 BCOUT6 ==> BCOUT6 BCOUT6)
			(conn DSP48A1 BCOUT5 ==> BCOUT5 BCOUT5)
			(conn DSP48A1 BCOUT4 ==> BCOUT4 BCOUT4)
			(conn DSP48A1 BCOUT3 ==> BCOUT3 BCOUT3)
			(conn DSP48A1 BCOUT2 ==> BCOUT2 BCOUT2)
			(conn DSP48A1 BCOUT1 ==> BCOUT1 BCOUT1)
			(conn DSP48A1 BCOUT0 ==> BCOUT0 BCOUT0)
			(conn DSP48A1 RSTP <== RSTPINV OUT)
			(conn DSP48A1 RSTOPMODE <== RSTOPMODEINV OUT)
			(conn DSP48A1 RSTM <== RSTMINV OUT)
			(conn DSP48A1 RSTD <== RSTDINV OUT)
			(conn DSP48A1 RSTCARRYIN <== RSTCARRYININV OUT)
			(conn DSP48A1 RSTC <== RSTCINV OUT)
			(conn DSP48A1 RSTB <== RSTBINV OUT)
			(conn DSP48A1 RSTA <== RSTAINV OUT)
			(conn DSP48A1 PCIN47 <== PCIN47 PCIN47)
			(conn DSP48A1 PCIN46 <== PCIN46 PCIN46)
			(conn DSP48A1 PCIN45 <== PCIN45 PCIN45)
			(conn DSP48A1 PCIN44 <== PCIN44 PCIN44)
			(conn DSP48A1 PCIN43 <== PCIN43 PCIN43)
			(conn DSP48A1 PCIN42 <== PCIN42 PCIN42)
			(conn DSP48A1 PCIN41 <== PCIN41 PCIN41)
			(conn DSP48A1 PCIN40 <== PCIN40 PCIN40)
			(conn DSP48A1 PCIN39 <== PCIN39 PCIN39)
			(conn DSP48A1 PCIN38 <== PCIN38 PCIN38)
			(conn DSP48A1 PCIN37 <== PCIN37 PCIN37)
			(conn DSP48A1 PCIN36 <== PCIN36 PCIN36)
			(conn DSP48A1 PCIN35 <== PCIN35 PCIN35)
			(conn DSP48A1 PCIN34 <== PCIN34 PCIN34)
			(conn DSP48A1 PCIN33 <== PCIN33 PCIN33)
			(conn DSP48A1 PCIN32 <== PCIN32 PCIN32)
			(conn DSP48A1 PCIN31 <== PCIN31 PCIN31)
			(conn DSP48A1 PCIN30 <== PCIN30 PCIN30)
			(conn DSP48A1 PCIN29 <== PCIN29 PCIN29)
			(conn DSP48A1 PCIN28 <== PCIN28 PCIN28)
			(conn DSP48A1 PCIN27 <== PCIN27 PCIN27)
			(conn DSP48A1 PCIN26 <== PCIN26 PCIN26)
			(conn DSP48A1 PCIN25 <== PCIN25 PCIN25)
			(conn DSP48A1 PCIN24 <== PCIN24 PCIN24)
			(conn DSP48A1 PCIN23 <== PCIN23 PCIN23)
			(conn DSP48A1 PCIN22 <== PCIN22 PCIN22)
			(conn DSP48A1 PCIN21 <== PCIN21 PCIN21)
			(conn DSP48A1 PCIN20 <== PCIN20 PCIN20)
			(conn DSP48A1 PCIN19 <== PCIN19 PCIN19)
			(conn DSP48A1 PCIN18 <== PCIN18 PCIN18)
			(conn DSP48A1 PCIN17 <== PCIN17 PCIN17)
			(conn DSP48A1 PCIN16 <== PCIN16 PCIN16)
			(conn DSP48A1 PCIN15 <== PCIN15 PCIN15)
			(conn DSP48A1 PCIN14 <== PCIN14 PCIN14)
			(conn DSP48A1 PCIN13 <== PCIN13 PCIN13)
			(conn DSP48A1 PCIN12 <== PCIN12 PCIN12)
			(conn DSP48A1 PCIN11 <== PCIN11 PCIN11)
			(conn DSP48A1 PCIN10 <== PCIN10 PCIN10)
			(conn DSP48A1 PCIN9 <== PCIN9 PCIN9)
			(conn DSP48A1 PCIN8 <== PCIN8 PCIN8)
			(conn DSP48A1 PCIN7 <== PCIN7 PCIN7)
			(conn DSP48A1 PCIN6 <== PCIN6 PCIN6)
			(conn DSP48A1 PCIN5 <== PCIN5 PCIN5)
			(conn DSP48A1 PCIN4 <== PCIN4 PCIN4)
			(conn DSP48A1 PCIN3 <== PCIN3 PCIN3)
			(conn DSP48A1 PCIN2 <== PCIN2 PCIN2)
			(conn DSP48A1 PCIN1 <== PCIN1 PCIN1)
			(conn DSP48A1 PCIN0 <== PCIN0 PCIN0)
			(conn DSP48A1 OPMODE7 <== OPMODE7 OPMODE7)
			(conn DSP48A1 OPMODE6 <== OPMODE6 OPMODE6)
			(conn DSP48A1 OPMODE5 <== OPMODE5 OPMODE5)
			(conn DSP48A1 OPMODE4 <== OPMODE4 OPMODE4)
			(conn DSP48A1 OPMODE3 <== OPMODE3 OPMODE3)
			(conn DSP48A1 OPMODE2 <== OPMODE2 OPMODE2)
			(conn DSP48A1 OPMODE1 <== OPMODE1 OPMODE1)
			(conn DSP48A1 OPMODE0 <== OPMODE0 OPMODE0)
			(conn DSP48A1 D17 <== D17 D17)
			(conn DSP48A1 D16 <== D16 D16)
			(conn DSP48A1 D15 <== D15 D15)
			(conn DSP48A1 D14 <== D14 D14)
			(conn DSP48A1 D13 <== D13 D13)
			(conn DSP48A1 D12 <== D12 D12)
			(conn DSP48A1 D11 <== D11 D11)
			(conn DSP48A1 D10 <== D10 D10)
			(conn DSP48A1 D9 <== D9 D9)
			(conn DSP48A1 D8 <== D8 D8)
			(conn DSP48A1 D7 <== D7 D7)
			(conn DSP48A1 D6 <== D6 D6)
			(conn DSP48A1 D5 <== D5 D5)
			(conn DSP48A1 D4 <== D4 D4)
			(conn DSP48A1 D3 <== D3 D3)
			(conn DSP48A1 D2 <== D2 D2)
			(conn DSP48A1 D1 <== D1 D1)
			(conn DSP48A1 D0 <== D0 D0)
			(conn DSP48A1 CLK <== CLKINV OUT)
			(conn DSP48A1 CEP <== CEPINV OUT)
			(conn DSP48A1 CEOPMODE <== CEOPMODEINV OUT)
			(conn DSP48A1 CEM <== CEMINV OUT)
			(conn DSP48A1 CED <== CEDINV OUT)
			(conn DSP48A1 CECARRYIN <== CECARRYININV OUT)
			(conn DSP48A1 CEC <== CECINV OUT)
			(conn DSP48A1 CEB <== CEBINV OUT)
			(conn DSP48A1 CEA <== CEAINV OUT)
			(conn DSP48A1 CARRYIN <== CARRYIN CARRYIN)
			(conn DSP48A1 C47 <== C47 C47)
			(conn DSP48A1 C46 <== C46 C46)
			(conn DSP48A1 C45 <== C45 C45)
			(conn DSP48A1 C44 <== C44 C44)
			(conn DSP48A1 C43 <== C43 C43)
			(conn DSP48A1 C42 <== C42 C42)
			(conn DSP48A1 C41 <== C41 C41)
			(conn DSP48A1 C40 <== C40 C40)
			(conn DSP48A1 C39 <== C39 C39)
			(conn DSP48A1 C38 <== C38 C38)
			(conn DSP48A1 C37 <== C37 C37)
			(conn DSP48A1 C36 <== C36 C36)
			(conn DSP48A1 C35 <== C35 C35)
			(conn DSP48A1 C34 <== C34 C34)
			(conn DSP48A1 C33 <== C33 C33)
			(conn DSP48A1 C32 <== C32 C32)
			(conn DSP48A1 C31 <== C31 C31)
			(conn DSP48A1 C30 <== C30 C30)
			(conn DSP48A1 C29 <== C29 C29)
			(conn DSP48A1 C28 <== C28 C28)
			(conn DSP48A1 C27 <== C27 C27)
			(conn DSP48A1 C26 <== C26 C26)
			(conn DSP48A1 C25 <== C25 C25)
			(conn DSP48A1 C24 <== C24 C24)
			(conn DSP48A1 C23 <== C23 C23)
			(conn DSP48A1 C22 <== C22 C22)
			(conn DSP48A1 C21 <== C21 C21)
			(conn DSP48A1 C20 <== C20 C20)
			(conn DSP48A1 C19 <== C19 C19)
			(conn DSP48A1 C18 <== C18 C18)
			(conn DSP48A1 C17 <== C17 C17)
			(conn DSP48A1 C16 <== C16 C16)
			(conn DSP48A1 C15 <== C15 C15)
			(conn DSP48A1 C14 <== C14 C14)
			(conn DSP48A1 C13 <== C13 C13)
			(conn DSP48A1 C12 <== C12 C12)
			(conn DSP48A1 C11 <== C11 C11)
			(conn DSP48A1 C10 <== C10 C10)
			(conn DSP48A1 C9 <== C9 C9)
			(conn DSP48A1 C8 <== C8 C8)
			(conn DSP48A1 C7 <== C7 C7)
			(conn DSP48A1 C6 <== C6 C6)
			(conn DSP48A1 C5 <== C5 C5)
			(conn DSP48A1 C4 <== C4 C4)
			(conn DSP48A1 C3 <== C3 C3)
			(conn DSP48A1 C2 <== C2 C2)
			(conn DSP48A1 C1 <== C1 C1)
			(conn DSP48A1 C0 <== C0 C0)
			(conn DSP48A1 BCIN17 <== BCIN17 BCIN17)
			(conn DSP48A1 BCIN16 <== BCIN16 BCIN16)
			(conn DSP48A1 BCIN15 <== BCIN15 BCIN15)
			(conn DSP48A1 BCIN14 <== BCIN14 BCIN14)
			(conn DSP48A1 BCIN13 <== BCIN13 BCIN13)
			(conn DSP48A1 BCIN12 <== BCIN12 BCIN12)
			(conn DSP48A1 BCIN11 <== BCIN11 BCIN11)
			(conn DSP48A1 BCIN10 <== BCIN10 BCIN10)
			(conn DSP48A1 BCIN9 <== BCIN9 BCIN9)
			(conn DSP48A1 BCIN8 <== BCIN8 BCIN8)
			(conn DSP48A1 BCIN7 <== BCIN7 BCIN7)
			(conn DSP48A1 BCIN6 <== BCIN6 BCIN6)
			(conn DSP48A1 BCIN5 <== BCIN5 BCIN5)
			(conn DSP48A1 BCIN4 <== BCIN4 BCIN4)
			(conn DSP48A1 BCIN3 <== BCIN3 BCIN3)
			(conn DSP48A1 BCIN2 <== BCIN2 BCIN2)
			(conn DSP48A1 BCIN1 <== BCIN1 BCIN1)
			(conn DSP48A1 BCIN0 <== BCIN0 BCIN0)
			(conn DSP48A1 B17 <== B17 B17)
			(conn DSP48A1 B16 <== B16 B16)
			(conn DSP48A1 B15 <== B15 B15)
			(conn DSP48A1 B14 <== B14 B14)
			(conn DSP48A1 B13 <== B13 B13)
			(conn DSP48A1 B12 <== B12 B12)
			(conn DSP48A1 B11 <== B11 B11)
			(conn DSP48A1 B10 <== B10 B10)
			(conn DSP48A1 B9 <== B9 B9)
			(conn DSP48A1 B8 <== B8 B8)
			(conn DSP48A1 B7 <== B7 B7)
			(conn DSP48A1 B6 <== B6 B6)
			(conn DSP48A1 B5 <== B5 B5)
			(conn DSP48A1 B4 <== B4 B4)
			(conn DSP48A1 B3 <== B3 B3)
			(conn DSP48A1 B2 <== B2 B2)
			(conn DSP48A1 B1 <== B1 B1)
			(conn DSP48A1 B0 <== B0 B0)
			(conn DSP48A1 A17 <== A17 A17)
			(conn DSP48A1 A16 <== A16 A16)
			(conn DSP48A1 A15 <== A15 A15)
			(conn DSP48A1 A14 <== A14 A14)
			(conn DSP48A1 A13 <== A13 A13)
			(conn DSP48A1 A12 <== A12 A12)
			(conn DSP48A1 A11 <== A11 A11)
			(conn DSP48A1 A10 <== A10 A10)
			(conn DSP48A1 A9 <== A9 A9)
			(conn DSP48A1 A8 <== A8 A8)
			(conn DSP48A1 A7 <== A7 A7)
			(conn DSP48A1 A6 <== A6 A6)
			(conn DSP48A1 A5 <== A5 A5)
			(conn DSP48A1 A4 <== A4 A4)
			(conn DSP48A1 A3 <== A3 A3)
			(conn DSP48A1 A2 <== A2 A2)
			(conn DSP48A1 A1 <== A1 A1)
			(conn DSP48A1 A0 <== A0 A0)
		)
		(element P3 1
			(pin P3 input)
			(conn P3 P3 <== DSP48A1 P3)
		)
		(element PCOUT0 1
			(pin PCOUT0 input)
			(conn PCOUT0 PCOUT0 <== DSP48A1 PCOUT0)
		)
		(element C8 1
			(pin C8 output)
			(conn C8 C8 ==> DSP48A1 C8)
		)
		(element PCIN38 1
			(pin PCIN38 output)
			(conn PCIN38 PCIN38 ==> DSP48A1 PCIN38)
		)
		(element CEB 1
			(pin CEB output)
			(conn CEB CEB ==> CEBINV CEB_B)
			(conn CEB CEB ==> CEBINV CEB)
		)
		(element PCIN7 1
			(pin PCIN7 output)
			(conn PCIN7 PCIN7 ==> DSP48A1 PCIN7)
		)
		(element P38 1
			(pin P38 input)
			(conn P38 P38 <== DSP48A1 P38)
		)
		(element PCOUT32 1
			(pin PCOUT32 input)
			(conn PCOUT32 PCOUT32 <== DSP48A1 PCOUT32)
		)
		(element C19 1
			(pin C19 output)
			(conn C19 C19 ==> DSP48A1 C19)
		)
		(element P15 1
			(pin P15 input)
			(conn P15 P15 <== DSP48A1 P15)
		)
		(element D11 1
			(pin D11 output)
			(conn D11 D11 ==> DSP48A1 D11)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element PCOUT25 1
			(pin PCOUT25 input)
			(conn PCOUT25 PCOUT25 <== DSP48A1 PCOUT25)
		)
		(element CEOPMODEINV 3
			(pin CEOPMODE_B input)
			(pin CEOPMODE input)
			(pin OUT output)
			(cfg CEOPMODE_B CEOPMODE)
			(conn CEOPMODEINV OUT ==> DSP48A1 CEOPMODE)
			(conn CEOPMODEINV CEOPMODE_B <== CEOPMODE CEOPMODE)
			(conn CEOPMODEINV CEOPMODE <== CEOPMODE CEOPMODE)
		)
		(element B17 1
			(pin B17 output)
			(conn B17 B17 ==> DSP48A1 B17)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> DSP48A1 A1)
		)
		(element P12 1
			(pin P12 input)
			(conn P12 P12 <== DSP48A1 P12)
		)
		(element A11 1
			(pin A11 output)
			(conn A11 A11 ==> DSP48A1 A11)
		)
		(element CEOPMODE 1
			(pin CEOPMODE output)
			(conn CEOPMODE CEOPMODE ==> CEOPMODEINV CEOPMODE_B)
			(conn CEOPMODE CEOPMODE ==> CEOPMODEINV CEOPMODE)
		)
		(element PCIN46 1
			(pin PCIN46 output)
			(conn PCIN46 PCIN46 ==> DSP48A1 PCIN46)
		)
		(element PCOUT12 1
			(pin PCOUT12 input)
			(conn PCOUT12 PCOUT12 <== DSP48A1 PCOUT12)
		)
		(element C16 1
			(pin C16 output)
			(conn C16 C16 ==> DSP48A1 C16)
		)
		(element RSTM 1
			(pin RSTM output)
			(conn RSTM RSTM ==> RSTMINV RSTM_B)
			(conn RSTM RSTM ==> RSTMINV RSTM)
		)
		(element C13 1
			(pin C13 output)
			(conn C13 C13 ==> DSP48A1 C13)
		)
		(element BCOUT12 1
			(pin BCOUT12 input)
			(conn BCOUT12 BCOUT12 <== DSP48A1 BCOUT12)
		)
		(element CEP 1
			(pin CEP output)
			(conn CEP CEP ==> CEPINV CEP_B)
			(conn CEP CEP ==> CEPINV CEP)
		)
		(element MREG 0
			(cfg 1 0)
		)
		(element C22 1
			(pin C22 output)
			(conn C22 C22 ==> DSP48A1 C22)
		)
		(element PCOUT43 1
			(pin PCOUT43 input)
			(conn PCOUT43 PCOUT43 <== DSP48A1 PCOUT43)
		)
		(element CECARRYIN 1
			(pin CECARRYIN output)
			(conn CECARRYIN CECARRYIN ==> CECARRYININV CECARRYIN_B)
			(conn CECARRYIN CECARRYIN ==> CECARRYININV CECARRYIN)
		)
		(element C0 1
			(pin C0 output)
			(conn C0 C0 ==> DSP48A1 C0)
		)
		(element BCOUT17 1
			(pin BCOUT17 input)
			(conn BCOUT17 BCOUT17 <== DSP48A1 BCOUT17)
		)
		(element RSTD 1
			(pin RSTD output)
			(conn RSTD RSTD ==> RSTDINV RSTD_B)
			(conn RSTD RSTD ==> RSTDINV RSTD)
		)
		(element BCIN17 1
			(pin BCIN17 output)
			(conn BCIN17 BCIN17 ==> DSP48A1 BCIN17)
		)
		(element A0REG 0
			(cfg 1 0)
		)
		(element BCIN6 1
			(pin BCIN6 output)
			(conn BCIN6 BCIN6 ==> DSP48A1 BCIN6)
		)
		(element OPMODE3 1
			(pin OPMODE3 output)
			(conn OPMODE3 OPMODE3 ==> DSP48A1 OPMODE3)
		)
		(element CEMINV 3
			(pin CEM_B input)
			(pin CEM input)
			(pin OUT output)
			(cfg CEM_B CEM)
			(conn CEMINV OUT ==> DSP48A1 CEM)
			(conn CEMINV CEM_B <== CEM CEM)
			(conn CEMINV CEM <== CEM CEM)
		)
		(element BCOUT9 1
			(pin BCOUT9 input)
			(conn BCOUT9 BCOUT9 <== DSP48A1 BCOUT9)
		)
		(element OPMODE4 1
			(pin OPMODE4 output)
			(conn OPMODE4 OPMODE4 ==> DSP48A1 OPMODE4)
		)
		(element RSTC 1
			(pin RSTC output)
			(conn RSTC RSTC ==> RSTCINV RSTC_B)
			(conn RSTC RSTC ==> RSTCINV RSTC)
		)
		(element P30 1
			(pin P30 input)
			(conn P30 P30 <== DSP48A1 P30)
		)
		(element PCOUT1 1
			(pin PCOUT1 input)
			(conn PCOUT1 PCOUT1 <== DSP48A1 PCOUT1)
		)
		(element PCOUT9 1
			(pin PCOUT9 input)
			(conn PCOUT9 PCOUT9 <== DSP48A1 PCOUT9)
		)
		(element P44 1
			(pin P44 input)
			(conn P44 P44 <== DSP48A1 P44)
		)
		(element PCIN29 1
			(pin PCIN29 output)
			(conn PCIN29 PCIN29 ==> DSP48A1 PCIN29)
		)
		(element PCIN35 1
			(pin PCIN35 output)
			(conn PCIN35 PCIN35 ==> DSP48A1 PCIN35)
		)
		(element C35 1
			(pin C35 output)
			(conn C35 C35 ==> DSP48A1 C35)
		)
		(element C25 1
			(pin C25 output)
			(conn C25 C25 ==> DSP48A1 C25)
		)
		(element P4 1
			(pin P4 input)
			(conn P4 P4 <== DSP48A1 P4)
		)
		(element B_INPUT 0
			(cfg DIRECT CASCADE)
		)
		(element PCIN8 1
			(pin PCIN8 output)
			(conn PCIN8 PCIN8 ==> DSP48A1 PCIN8)
		)
		(element PCIN10 1
			(pin PCIN10 output)
			(conn PCIN10 PCIN10 ==> DSP48A1 PCIN10)
		)
		(element PCIN13 1
			(pin PCIN13 output)
			(conn PCIN13 PCIN13 ==> DSP48A1 PCIN13)
		)
		(element BCOUT16 1
			(pin BCOUT16 input)
			(conn BCOUT16 BCOUT16 <== DSP48A1 BCOUT16)
		)
		(element B0REG 0
			(cfg 1 0)
		)
		(element RSTBINV 3
			(pin RSTB_B input)
			(pin RSTB input)
			(pin OUT output)
			(cfg RSTB_B RSTB)
			(conn RSTBINV OUT ==> DSP48A1 RSTB)
			(conn RSTBINV RSTB_B <== RSTB RSTB)
			(conn RSTBINV RSTB <== RSTB RSTB)
		)
		(element A10 1
			(pin A10 output)
			(conn A10 A10 ==> DSP48A1 A10)
		)
		(element PCOUT45 1
			(pin PCOUT45 input)
			(conn PCOUT45 PCOUT45 <== DSP48A1 PCOUT45)
		)
		(element C15 1
			(pin C15 output)
			(conn C15 C15 ==> DSP48A1 C15)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> DSP48A1 A2)
		)
		(element PCOUT14 1
			(pin PCOUT14 input)
			(conn PCOUT14 PCOUT14 <== DSP48A1 PCOUT14)
		)
		(element CEDINV 3
			(pin CED_B input)
			(pin CED input)
			(pin OUT output)
			(cfg CED_B CED)
			(conn CEDINV OUT ==> DSP48A1 CED)
			(conn CEDINV CED_B <== CED CED)
			(conn CEDINV CED <== CED CED)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> DSP48A1 CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element P39 1
			(pin P39 input)
			(conn P39 P39 <== DSP48A1 P39)
		)
		(element C47 1
			(pin C47 output)
			(conn C47 C47 ==> DSP48A1 C47)
		)
		(element RSTOPMODE 1
			(pin RSTOPMODE output)
			(conn RSTOPMODE RSTOPMODE ==> RSTOPMODEINV RSTOPMODE_B)
			(conn RSTOPMODE RSTOPMODE ==> RSTOPMODEINV RSTOPMODE)
		)
		(element C32 1
			(pin C32 output)
			(conn C32 C32 ==> DSP48A1 C32)
		)
		(element PCOUT24 1
			(pin PCOUT24 input)
			(conn PCOUT24 PCOUT24 <== DSP48A1 PCOUT24)
		)
		(element PCOUT13 1
			(pin PCOUT13 input)
			(conn PCOUT13 PCOUT13 <== DSP48A1 PCOUT13)
		)
		(element P13 1
			(pin P13 input)
			(conn P13 P13 <== DSP48A1 P13)
		)
		(element B16 1
			(pin B16 output)
			(conn B16 B16 ==> DSP48A1 B16)
		)
		(element C40 1
			(pin C40 output)
			(conn C40 C40 ==> DSP48A1 C40)
		)
		(element PCOUT27 1
			(pin PCOUT27 input)
			(conn PCOUT27 PCOUT27 <== DSP48A1 PCOUT27)
		)
		(element BCOUT13 1
			(pin BCOUT13 input)
			(conn BCOUT13 BCOUT13 <== DSP48A1 BCOUT13)
		)
		(element RSTAINV 3
			(pin RSTA_B input)
			(pin RSTA input)
			(pin OUT output)
			(cfg RSTA_B RSTA)
			(conn RSTAINV OUT ==> DSP48A1 RSTA)
			(conn RSTAINV RSTA_B <== RSTA RSTA)
			(conn RSTAINV RSTA <== RSTA RSTA)
		)
		(element PCIN39 1
			(pin PCIN39 output)
			(conn PCIN39 PCIN39 ==> DSP48A1 PCIN39)
		)
		(element PCIN40 1
			(pin PCIN40 output)
			(conn PCIN40 PCIN40 ==> DSP48A1 PCIN40)
		)
		(element PCIN20 1
			(pin PCIN20 output)
			(conn PCIN20 PCIN20 ==> DSP48A1 PCIN20)
		)
		(element PCOUT33 1
			(pin PCOUT33 input)
			(conn PCOUT33 PCOUT33 <== DSP48A1 PCOUT33)
		)
		(element D0 1
			(pin D0 output)
			(conn D0 D0 ==> DSP48A1 D0)
		)
		(element B9 1
			(pin B9 output)
			(conn B9 B9 ==> DSP48A1 B9)
		)
		(element BCOUT8 1
			(pin BCOUT8 input)
			(conn BCOUT8 BCOUT8 <== DSP48A1 BCOUT8)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> DSP48A1 C3)
		)
		(element D12 1
			(pin D12 output)
			(conn D12 D12 ==> DSP48A1 D12)
		)
		(element PCIN47 1
			(pin PCIN47 output)
			(conn PCIN47 PCIN47 ==> DSP48A1 PCIN47)
		)
		(element C26 1
			(pin C26 output)
			(conn C26 C26 ==> DSP48A1 C26)
		)
		(element BCIN16 1
			(pin BCIN16 output)
			(conn BCIN16 BCIN16 ==> DSP48A1 BCIN16)
		)
		(element RSTPINV 3
			(pin RSTP_B input)
			(pin RSTP input)
			(pin OUT output)
			(cfg RSTP_B RSTP)
			(conn RSTPINV OUT ==> DSP48A1 RSTP)
			(conn RSTPINV RSTP_B <== RSTP RSTP)
			(conn RSTPINV RSTP <== RSTP RSTP)
		)
		(element C18 1
			(pin C18 output)
			(conn C18 C18 ==> DSP48A1 C18)
		)
		(element PCOUT15 1
			(pin PCOUT15 input)
			(conn PCOUT15 PCOUT15 <== DSP48A1 PCOUT15)
		)
		(element BCOUT7 1
			(pin BCOUT7 input)
			(conn BCOUT7 BCOUT7 <== DSP48A1 BCOUT7)
		)
		(element PCIN18 1
			(pin PCIN18 output)
			(conn PCIN18 PCIN18 ==> DSP48A1 PCIN18)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> DSP48A1 B1)
		)
		(element PCIN6 1
			(pin PCIN6 output)
			(conn PCIN6 PCIN6 ==> DSP48A1 PCIN6)
		)
		(element C46 1
			(pin C46 output)
			(conn C46 C46 ==> DSP48A1 C46)
		)
		(element B10 1
			(pin B10 output)
			(conn B10 B10 ==> DSP48A1 B10)
		)
		(element BCOUT14 1
			(pin BCOUT14 input)
			(conn BCOUT14 BCOUT14 <== DSP48A1 BCOUT14)
		)
		(element PCIN9 1
			(pin PCIN9 output)
			(conn PCIN9 PCIN9 ==> DSP48A1 PCIN9)
		)
		(element BCIN11 1
			(pin BCIN11 output)
			(conn BCIN11 BCIN11 ==> DSP48A1 BCIN11)
		)
		(element P1 1
			(pin P1 input)
			(conn P1 P1 <== DSP48A1 P1)
		)
		(element PCIN42 1
			(pin PCIN42 output)
			(conn PCIN42 PCIN42 ==> DSP48A1 PCIN42)
		)
		(element PCOUT41 1
			(pin PCOUT41 input)
			(conn PCOUT41 PCOUT41 <== DSP48A1 PCOUT41)
		)
		(element PCIN3 1
			(pin PCIN3 output)
			(conn PCIN3 PCIN3 ==> DSP48A1 PCIN3)
		)
		(element PCIN34 1
			(pin PCIN34 output)
			(conn PCIN34 PCIN34 ==> DSP48A1 PCIN34)
		)
		(element C34 1
			(pin C34 output)
			(conn C34 C34 ==> DSP48A1 C34)
		)
		(element RSTB 1
			(pin RSTB output)
			(conn RSTB RSTB ==> RSTBINV RSTB_B)
			(conn RSTB RSTB ==> RSTBINV RSTB)
		)
		(element PCOUT11 1
			(pin PCOUT11 input)
			(conn PCOUT11 PCOUT11 <== DSP48A1 PCOUT11)
		)
		(element PCOUT2 1
			(pin PCOUT2 input)
			(conn PCOUT2 PCOUT2 <== DSP48A1 PCOUT2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> DSP48A1 B3)
		)
		(element PCOUT44 1
			(pin PCOUT44 input)
			(conn PCOUT44 PCOUT44 <== DSP48A1 PCOUT44)
		)
		(element PCOUT30 1
			(pin PCOUT30 input)
			(conn PCOUT30 PCOUT30 <== DSP48A1 PCOUT30)
		)
		(element C38 1
			(pin C38 output)
			(conn C38 C38 ==> DSP48A1 C38)
		)
		(element BCOUT1 1
			(pin BCOUT1 input)
			(conn BCOUT1 BCOUT1 <== DSP48A1 BCOUT1)
		)
		(element CEPINV 3
			(pin CEP_B input)
			(pin CEP input)
			(pin OUT output)
			(cfg CEP_B CEP)
			(conn CEPINV OUT ==> DSP48A1 CEP)
			(conn CEPINV CEP_B <== CEP CEP)
			(conn CEPINV CEP <== CEP CEP)
		)
		(element RSTCINV 3
			(pin RSTC_B input)
			(pin RSTC input)
			(pin OUT output)
			(cfg RSTC_B RSTC)
			(conn RSTCINV OUT ==> DSP48A1 RSTC)
			(conn RSTCINV RSTC_B <== RSTC RSTC)
			(conn RSTCINV RSTC <== RSTC RSTC)
		)
		(element OPMODE5 1
			(pin OPMODE5 output)
			(conn OPMODE5 OPMODE5 ==> DSP48A1 OPMODE5)
		)
		(element PCIN27 1
			(pin PCIN27 output)
			(conn PCIN27 PCIN27 ==> DSP48A1 PCIN27)
		)
		(element B8 1
			(pin B8 output)
			(conn B8 B8 ==> DSP48A1 B8)
		)
		(element B13 1
			(pin B13 output)
			(conn B13 B13 ==> DSP48A1 B13)
		)
		(element B0 1
			(pin B0 output)
			(conn B0 B0 ==> DSP48A1 B0)
		)
		(element C43 1
			(pin C43 output)
			(conn C43 C43 ==> DSP48A1 C43)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> DSP48A1 A6)
		)
		(element PCOUT26 1
			(pin PCOUT26 input)
			(conn PCOUT26 PCOUT26 <== DSP48A1 PCOUT26)
		)
		(element P45 1
			(pin P45 input)
			(conn P45 P45 <== DSP48A1 P45)
		)
		(element BCIN5 1
			(pin BCIN5 output)
			(conn BCIN5 BCIN5 ==> DSP48A1 BCIN5)
		)
		(element P24 1
			(pin P24 input)
			(conn P24 P24 <== DSP48A1 P24)
		)
		(element A9 1
			(pin A9 output)
			(conn A9 A9 ==> DSP48A1 A9)
		)
		(element C21 1
			(pin C21 output)
			(conn C21 C21 ==> DSP48A1 C21)
		)
		(element D17 1
			(pin D17 output)
			(conn D17 D17 ==> DSP48A1 D17)
		)
		(element P2 1
			(pin P2 input)
			(conn P2 P2 <== DSP48A1 P2)
		)
		(element PCIN5 1
			(pin PCIN5 output)
			(conn PCIN5 PCIN5 ==> DSP48A1 PCIN5)
		)
		(element P9 1
			(pin P9 input)
			(conn P9 P9 <== DSP48A1 P9)
		)
		(element PCOUT21 1
			(pin PCOUT21 input)
			(conn PCOUT21 PCOUT21 <== DSP48A1 PCOUT21)
		)
		(element CECINV 3
			(pin CEC_B input)
			(pin CEC input)
			(pin OUT output)
			(cfg CEC_B CEC)
			(conn CECINV OUT ==> DSP48A1 CEC)
			(conn CECINV CEC_B <== CEC CEC)
			(conn CECINV CEC <== CEC CEC)
		)
		(element P22 1
			(pin P22 input)
			(conn P22 P22 <== DSP48A1 P22)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> DSP48A1 C2)
		)
		(element CARRYINSEL 0
			(cfg OPMODE5 CARRYIN)
		)
		(element A17 1
			(pin A17 output)
			(conn A17 A17 ==> DSP48A1 A17)
		)
		(element C45 1
			(pin C45 output)
			(conn C45 C45 ==> DSP48A1 C45)
		)
		(element BCOUT6 1
			(pin BCOUT6 input)
			(conn BCOUT6 BCOUT6 <== DSP48A1 BCOUT6)
		)
		(element PCOUT31 1
			(pin PCOUT31 input)
			(conn PCOUT31 PCOUT31 <== DSP48A1 PCOUT31)
		)
		(element A16 1
			(pin A16 output)
			(conn A16 A16 ==> DSP48A1 A16)
		)
		(element PCIN41 1
			(pin PCIN41 output)
			(conn PCIN41 PCIN41 ==> DSP48A1 PCIN41)
		)
		(element CEA 1
			(pin CEA output)
			(conn CEA CEA ==> CEAINV CEA_B)
			(conn CEA CEA ==> CEAINV CEA)
		)
		(element PCIN19 1
			(pin PCIN19 output)
			(conn PCIN19 PCIN19 ==> DSP48A1 PCIN19)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> DSP48A1 D6)
		)
		(element P34 1
			(pin P34 input)
			(conn P34 P34 <== DSP48A1 P34)
		)
		(element PCOUT29 1
			(pin PCOUT29 input)
			(conn PCOUT29 PCOUT29 <== DSP48A1 PCOUT29)
		)
		(element B11 1
			(pin B11 output)
			(conn B11 B11 ==> DSP48A1 B11)
		)
		(element P10 1
			(pin P10 input)
			(conn P10 P10 <== DSP48A1 P10)
		)
		(element PCOUT36 1
			(pin PCOUT36 input)
			(conn PCOUT36 PCOUT36 <== DSP48A1 PCOUT36)
		)
		(element PCOUT40 1
			(pin PCOUT40 input)
			(conn PCOUT40 PCOUT40 <== DSP48A1 PCOUT40)
		)
		(element C33 1
			(pin C33 output)
			(conn C33 C33 ==> DSP48A1 C33)
		)
		(element PCIN11 1
			(pin PCIN11 output)
			(conn PCIN11 PCIN11 ==> DSP48A1 PCIN11)
		)
		(element D10 1
			(pin D10 output)
			(conn D10 D10 ==> DSP48A1 D10)
		)
		(element C37 1
			(pin C37 output)
			(conn C37 C37 ==> DSP48A1 C37)
		)
		(element BCOUT15 1
			(pin BCOUT15 input)
			(conn BCOUT15 BCOUT15 <== DSP48A1 BCOUT15)
		)
		(element PCIN33 1
			(pin PCIN33 output)
			(conn PCIN33 PCIN33 ==> DSP48A1 PCIN33)
		)
		(element BCOUT0 1
			(pin BCOUT0 input)
			(conn BCOUT0 BCOUT0 <== DSP48A1 BCOUT0)
		)
		(element A8 1
			(pin A8 output)
			(conn A8 A8 ==> DSP48A1 A8)
		)
		(element C10 1
			(pin C10 output)
			(conn C10 C10 ==> DSP48A1 C10)
		)
		(element C20 1
			(pin C20 output)
			(conn C20 C20 ==> DSP48A1 C20)
		)
		(element BCIN7 1
			(pin BCIN7 output)
			(conn BCIN7 BCIN7 ==> DSP48A1 BCIN7)
		)
		(element P23 1
			(pin P23 input)
			(conn P23 P23 <== DSP48A1 P23)
		)
		(element BCIN4 1
			(pin BCIN4 output)
			(conn BCIN4 BCIN4 ==> DSP48A1 BCIN4)
		)
		(element OPMODE6 1
			(pin OPMODE6 output)
			(conn OPMODE6 OPMODE6 ==> DSP48A1 OPMODE6)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> DSP48A1 B2)
		)
		(element A7 1
			(pin A7 output)
			(conn A7 A7 ==> DSP48A1 A7)
		)
		(element BCIN10 1
			(pin BCIN10 output)
			(conn BCIN10 BCIN10 ==> DSP48A1 BCIN10)
		)
		(element A0 1
			(pin A0 output)
			(conn A0 A0 ==> DSP48A1 A0)
		)
		(element CEAINV 3
			(pin CEA_B input)
			(pin CEA input)
			(pin OUT output)
			(cfg CEA_B CEA)
			(conn CEAINV OUT ==> DSP48A1 CEA)
			(conn CEAINV CEA_B <== CEA CEA)
			(conn CEAINV CEA <== CEA CEA)
		)
		(element P29 1
			(pin P29 input)
			(conn P29 P29 <== DSP48A1 P29)
		)
		(element P21 1
			(pin P21 input)
			(conn P21 P21 <== DSP48A1 P21)
		)
		(element PCOUT7 1
			(pin PCOUT7 input)
			(conn PCOUT7 PCOUT7 <== DSP48A1 PCOUT7)
		)
		(element CEC 1
			(pin CEC output)
			(conn CEC CEC ==> CECINV CEC_B)
			(conn CEC CEC ==> CECINV CEC)
		)
		(element A15 1
			(pin A15 output)
			(conn A15 A15 ==> DSP48A1 A15)
		)
		(element PCOUT20 1
			(pin PCOUT20 input)
			(conn PCOUT20 PCOUT20 <== DSP48A1 PCOUT20)
		)
		(element P11 1
			(pin P11 input)
			(conn P11 P11 <== DSP48A1 P11)
		)
		(element P43 1
			(pin P43 input)
			(conn P43 P43 <== DSP48A1 P43)
		)
		(element PCIN30 1
			(pin PCIN30 output)
			(conn PCIN30 PCIN30 ==> DSP48A1 PCIN30)
		)
		(element P35 1
			(pin P35 input)
			(conn P35 P35 <== DSP48A1 P35)
		)
		(element OPMODEREG 0
			(cfg 1 0)
		)
		(element C12 1
			(pin C12 output)
			(conn C12 C12 ==> DSP48A1 C12)
		)
		(element BCOUT11 1
			(pin BCOUT11 input)
			(conn BCOUT11 BCOUT11 <== DSP48A1 BCOUT11)
		)
		(element B1REG 0
			(cfg 1 0)
		)
		(element PCOUT28 1
			(pin PCOUT28 input)
			(conn PCOUT28 PCOUT28 <== DSP48A1 PCOUT28)
		)
		(element C41 1
			(pin C41 output)
			(conn C41 C41 ==> DSP48A1 C41)
		)
		(element C28 1
			(pin C28 output)
			(conn C28 C28 ==> DSP48A1 C28)
		)
		(element D7 1
			(pin D7 output)
			(conn D7 D7 ==> DSP48A1 D7)
		)
		(element CEM 1
			(pin CEM output)
			(conn CEM CEM ==> CEMINV CEM_B)
			(conn CEM CEM ==> CEMINV CEM)
		)
		(element PCOUT5 1
			(pin PCOUT5 input)
			(conn PCOUT5 PCOUT5 <== DSP48A1 PCOUT5)
		)
		(element PCIN4 1
			(pin PCIN4 output)
			(conn PCIN4 PCIN4 ==> DSP48A1 PCIN4)
		)
		(element P8 1
			(pin P8 input)
			(conn P8 P8 <== DSP48A1 P8)
		)
		(element CARRYOUTREG 0
			(cfg 1 0)
		)
		(element CARRYINREG 0
			(cfg 1 0)
		)
		(element PCIN16 1
			(pin PCIN16 output)
			(conn PCIN16 PCIN16 ==> DSP48A1 PCIN16)
		)
		(element PCOUT18 1
			(pin PCOUT18 input)
			(conn PCOUT18 PCOUT18 <== DSP48A1 PCOUT18)
		)
		(element PCIN24 1
			(pin PCIN24 output)
			(conn PCIN24 PCIN24 ==> DSP48A1 PCIN24)
		)
		(element CECARRYININV 3
			(pin CECARRYIN_B input)
			(pin CECARRYIN input)
			(pin OUT output)
			(cfg CECARRYIN_B CECARRYIN)
			(conn CECARRYININV OUT ==> DSP48A1 CECARRYIN)
			(conn CECARRYININV CECARRYIN_B <== CECARRYIN CECARRYIN)
			(conn CECARRYININV CECARRYIN <== CECARRYIN CECARRYIN)
		)
		(element P16 1
			(pin P16 input)
			(conn P16 P16 <== DSP48A1 P16)
		)
		(element C44 1
			(pin C44 output)
			(conn C44 C44 ==> DSP48A1 C44)
		)
		(element BCOUT4 1
			(pin BCOUT4 input)
			(conn BCOUT4 BCOUT4 <== DSP48A1 BCOUT4)
		)
		(element PCOUT17 1
			(pin PCOUT17 input)
			(conn PCOUT17 PCOUT17 <== DSP48A1 PCOUT17)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> DSP48A1 C5)
		)
		(element BCIN13 1
			(pin BCIN13 output)
			(conn BCIN13 BCIN13 ==> DSP48A1 BCIN13)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> RSTAINV RSTA_B)
			(conn RSTA RSTA ==> RSTAINV RSTA)
		)
		(element P40 1
			(pin P40 input)
			(conn P40 P40 <== DSP48A1 P40)
		)
		(element B15 1
			(pin B15 output)
			(conn B15 B15 ==> DSP48A1 B15)
		)
		(element BCIN3 1
			(pin BCIN3 output)
			(conn BCIN3 BCIN3 ==> DSP48A1 BCIN3)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> DSP48A1 B5)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> DSP48A1 D4)
		)
		(element OPMODE7 1
			(pin OPMODE7 output)
			(conn OPMODE7 OPMODE7 ==> DSP48A1 OPMODE7)
		)
		(element BCIN2 1
			(pin BCIN2 output)
			(conn BCIN2 BCIN2 ==> DSP48A1 BCIN2)
		)
		(element C29 1
			(pin C29 output)
			(conn C29 C29 ==> DSP48A1 C29)
		)
		(element C11 1
			(pin C11 output)
			(conn C11 C11 ==> DSP48A1 C11)
		)
		(element PCOUT16 1
			(pin PCOUT16 input)
			(conn PCOUT16 PCOUT16 <== DSP48A1 PCOUT16)
		)
		(element PCOUT6 1
			(pin PCOUT6 input)
			(conn PCOUT6 PCOUT6 <== DSP48A1 PCOUT6)
		)
		(element P7 1
			(pin P7 input)
			(conn P7 P7 <== DSP48A1 P7)
		)
		(element RSTDINV 3
			(pin RSTD_B input)
			(pin RSTD input)
			(pin OUT output)
			(cfg RSTD_B RSTD)
			(conn RSTDINV OUT ==> DSP48A1 RSTD)
			(conn RSTDINV RSTD_B <== RSTD RSTD)
			(conn RSTDINV RSTD <== RSTD RSTD)
		)
		(element PCOUT37 1
			(pin PCOUT37 input)
			(conn PCOUT37 PCOUT37 <== DSP48A1 PCOUT37)
		)
		(element RSTOPMODEINV 3
			(pin RSTOPMODE_B input)
			(pin RSTOPMODE input)
			(pin OUT output)
			(cfg RSTOPMODE_B RSTOPMODE)
			(conn RSTOPMODEINV OUT ==> DSP48A1 RSTOPMODE)
			(conn RSTOPMODEINV RSTOPMODE_B <== RSTOPMODE RSTOPMODE)
			(conn RSTOPMODEINV RSTOPMODE <== RSTOPMODE RSTOPMODE)
		)
		(element C17 1
			(pin C17 output)
			(conn C17 C17 ==> DSP48A1 C17)
		)
		(element P42 1
			(pin P42 input)
			(conn P42 P42 <== DSP48A1 P42)
		)
		(element P0 1
			(pin P0 input)
			(conn P0 P0 <== DSP48A1 P0)
		)
		(element CED 1
			(pin CED output)
			(conn CED CED ==> CEDINV CED_B)
			(conn CED CED ==> CEDINV CED)
		)
		(element PCOUT34 1
			(pin PCOUT34 input)
			(conn PCOUT34 PCOUT34 <== DSP48A1 PCOUT34)
		)
		(element DREG 0
			(cfg 1 0)
		)
		(element D8 1
			(pin D8 output)
			(conn D8 D8 ==> DSP48A1 D8)
		)
		(element PCIN2 1
			(pin PCIN2 output)
			(conn PCIN2 PCIN2 ==> DSP48A1 PCIN2)
		)
		(element BCOUT10 1
			(pin BCOUT10 input)
			(conn BCOUT10 BCOUT10 <== DSP48A1 BCOUT10)
		)
		(element P28 1
			(pin P28 input)
			(conn P28 P28 <== DSP48A1 P28)
		)
		(element PCOUT10 1
			(pin PCOUT10 input)
			(conn PCOUT10 PCOUT10 <== DSP48A1 PCOUT10)
		)
		(element PCOUT3 1
			(pin PCOUT3 input)
			(conn PCOUT3 PCOUT3 <== DSP48A1 PCOUT3)
		)
		(element PCOUT38 1
			(pin PCOUT38 input)
			(conn PCOUT38 PCOUT38 <== DSP48A1 PCOUT38)
		)
		(element CEBINV 3
			(pin CEB_B input)
			(pin CEB input)
			(pin OUT output)
			(cfg CEB_B CEB)
			(conn CEBINV OUT ==> DSP48A1 CEB)
			(conn CEBINV CEB_B <== CEB CEB)
			(conn CEBINV CEB <== CEB CEB)
		)
		(element PCIN31 1
			(pin PCIN31 output)
			(conn PCIN31 PCIN31 ==> DSP48A1 PCIN31)
		)
		(element PCIN25 1
			(pin PCIN25 output)
			(conn PCIN25 PCIN25 ==> DSP48A1 PCIN25)
		)
		(element P17 1
			(pin P17 input)
			(conn P17 P17 <== DSP48A1 P17)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> DSP48A1 B4)
		)
		(element PCOUT39 1
			(pin PCOUT39 input)
			(conn PCOUT39 PCOUT39 <== DSP48A1 PCOUT39)
		)
		(element PCIN17 1
			(pin PCIN17 output)
			(conn PCIN17 PCIN17 ==> DSP48A1 PCIN17)
		)
		(element RSTTYPE 0
			(cfg SYNC ASYNC)
		)
		(element OPMODE2 1
			(pin OPMODE2 output)
			(conn OPMODE2 OPMODE2 ==> DSP48A1 OPMODE2)
		)
		(element D16 1
			(pin D16 output)
			(conn D16 D16 ==> DSP48A1 D16)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> DSP48A1 D5)
		)
		(element BCIN12 1
			(pin BCIN12 output)
			(conn BCIN12 BCIN12 ==> DSP48A1 BCIN12)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> DSP48A1 C4)
		)
		(element RSTCARRYIN 1
			(pin RSTCARRYIN output)
			(conn RSTCARRYIN RSTCARRYIN ==> RSTCARRYININV RSTCARRYIN_B)
			(conn RSTCARRYIN RSTCARRYIN ==> RSTCARRYININV RSTCARRYIN)
		)
		(element OPMODE0 1
			(pin OPMODE0 output)
			(conn OPMODE0 OPMODE0 ==> DSP48A1 OPMODE0)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> DSP48A1 A5)
		)
		(element B12 1
			(pin B12 output)
			(conn B12 B12 ==> DSP48A1 B12)
		)
		(element BCOUT3 1
			(pin BCOUT3 input)
			(conn BCOUT3 BCOUT3 <== DSP48A1 BCOUT3)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> DSP48A1 C1)
		)
		(element P33 1
			(pin P33 input)
			(conn P33 P33 <== DSP48A1 P33)
		)
		(element OPMODE1 1
			(pin OPMODE1 output)
			(conn OPMODE1 OPMODE1 ==> DSP48A1 OPMODE1)
		)
		(element D13 1
			(pin D13 output)
			(conn D13 D13 ==> DSP48A1 D13)
		)
		(element PCIN36 1
			(pin PCIN36 output)
			(conn PCIN36 PCIN36 ==> DSP48A1 PCIN36)
		)
		(element PCIN21 1
			(pin PCIN21 output)
			(conn PCIN21 PCIN21 ==> DSP48A1 PCIN21)
		)
		(element P5 1
			(pin P5 input)
			(conn P5 P5 <== DSP48A1 P5)
		)
		(element PCOUT19 1
			(pin PCOUT19 input)
			(conn PCOUT19 PCOUT19 <== DSP48A1 PCOUT19)
		)
		(element PCOUT46 1
			(pin PCOUT46 input)
			(conn PCOUT46 PCOUT46 <== DSP48A1 PCOUT46)
		)
		(element PCIN14 1
			(pin PCIN14 output)
			(conn PCIN14 PCIN14 ==> DSP48A1 PCIN14)
		)
		(element CARRYOUT 1
			(pin CARRYOUT input)
			(conn CARRYOUT CARRYOUT <== DSP48A1 CARRYOUT)
		)
		(element P36 1
			(pin P36 input)
			(conn P36 P36 <== DSP48A1 P36)
		)
		(element B14 1
			(pin B14 output)
			(conn B14 B14 ==> DSP48A1 B14)
		)
		(element PCIN44 1
			(pin PCIN44 output)
			(conn PCIN44 PCIN44 ==> DSP48A1 PCIN44)
		)
		(element PCIN45 1
			(pin PCIN45 output)
			(conn PCIN45 PCIN45 ==> DSP48A1 PCIN45)
		)
		(element D14 1
			(pin D14 output)
			(conn D14 D14 ==> DSP48A1 D14)
		)
		(element P41 1
			(pin P41 input)
			(conn P41 P41 <== DSP48A1 P41)
		)
		(element PCOUT8 1
			(pin PCOUT8 input)
			(conn PCOUT8 PCOUT8 <== DSP48A1 PCOUT8)
		)
		(element A14 1
			(pin A14 output)
			(conn A14 A14 ==> DSP48A1 A14)
		)
		(element P18 1
			(pin P18 input)
			(conn P18 P18 <== DSP48A1 P18)
		)
		(element PREG 0
			(cfg 1 0)
		)
		(element C30 1
			(pin C30 output)
			(conn C30 C30 ==> DSP48A1 C30)
		)
		(element P46 1
			(pin P46 input)
			(conn P46 P46 <== DSP48A1 P46)
		)
		(element PCIN28 1
			(pin PCIN28 output)
			(conn PCIN28 PCIN28 ==> DSP48A1 PCIN28)
		)
		(element PCIN43 1
			(pin PCIN43 output)
			(conn PCIN43 PCIN43 ==> DSP48A1 PCIN43)
		)
		(element C31 1
			(pin C31 output)
			(conn C31 C31 ==> DSP48A1 C31)
		)
		(element PCOUT23 1
			(pin PCOUT23 input)
			(conn PCOUT23 PCOUT23 <== DSP48A1 PCOUT23)
		)
		(element BCIN15 1
			(pin BCIN15 output)
			(conn BCIN15 BCIN15 ==> DSP48A1 BCIN15)
		)
		(element C24 1
			(pin C24 output)
			(conn C24 C24 ==> DSP48A1 C24)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> DSP48A1 A3)
		)
		(element PCIN32 1
			(pin PCIN32 output)
			(conn PCIN32 PCIN32 ==> DSP48A1 PCIN32)
		)
		(element C27 1
			(pin C27 output)
			(conn C27 C27 ==> DSP48A1 C27)
		)
		(element RSTCARRYININV 3
			(pin RSTCARRYIN_B input)
			(pin RSTCARRYIN input)
			(pin OUT output)
			(cfg RSTCARRYIN_B RSTCARRYIN)
			(conn RSTCARRYININV OUT ==> DSP48A1 RSTCARRYIN)
			(conn RSTCARRYININV RSTCARRYIN_B <== RSTCARRYIN RSTCARRYIN)
			(conn RSTCARRYININV RSTCARRYIN <== RSTCARRYIN RSTCARRYIN)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> DSP48A1 D2)
		)
		(element BCIN9 1
			(pin BCIN9 output)
			(conn BCIN9 BCIN9 ==> DSP48A1 BCIN9)
		)
		(element C7 1
			(pin C7 output)
			(conn C7 C7 ==> DSP48A1 C7)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> DSP48A1 A4)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> DSP48A1 D1)
		)
		(element BCIN8 1
			(pin BCIN8 output)
			(conn BCIN8 BCIN8 ==> DSP48A1 BCIN8)
		)
		(element CARRYIN 1
			(pin CARRYIN output)
			(conn CARRYIN CARRYIN ==> DSP48A1 CARRYIN)
		)
		(element BCOUT2 1
			(pin BCOUT2 input)
			(conn BCOUT2 BCOUT2 <== DSP48A1 BCOUT2)
		)
		(element PCIN22 1
			(pin PCIN22 output)
			(conn PCIN22 PCIN22 ==> DSP48A1 PCIN22)
		)
		(element P37 1
			(pin P37 input)
			(conn P37 P37 <== DSP48A1 P37)
		)
		(element BCIN0 1
			(pin BCIN0 output)
			(conn BCIN0 BCIN0 ==> DSP48A1 BCIN0)
		)
		(element P47 1
			(pin P47 input)
			(conn P47 P47 <== DSP48A1 P47)
		)
		(element PCIN37 1
			(pin PCIN37 output)
			(conn PCIN37 PCIN37 ==> DSP48A1 PCIN37)
		)
		(element P32 1
			(pin P32 input)
			(conn P32 P32 <== DSP48A1 P32)
		)
		(element PCOUT47 1
			(pin PCOUT47 input)
			(conn PCOUT47 PCOUT47 <== DSP48A1 PCOUT47)
		)
		(element PCIN0 1
			(pin PCIN0 output)
			(conn PCIN0 PCIN0 ==> DSP48A1 PCIN0)
		)
		(element P14 1
			(pin P14 input)
			(conn P14 P14 <== DSP48A1 P14)
		)
		(element D15 1
			(pin D15 output)
			(conn D15 D15 ==> DSP48A1 D15)
		)
		(element P20 1
			(pin P20 input)
			(conn P20 P20 <== DSP48A1 P20)
		)
		(element P6 1
			(pin P6 input)
			(conn P6 P6 <== DSP48A1 P6)
		)
		(element BCIN1 1
			(pin BCIN1 output)
			(conn BCIN1 BCIN1 ==> DSP48A1 BCIN1)
		)
		(element P19 1
			(pin P19 input)
			(conn P19 P19 <== DSP48A1 P19)
		)
		(element PCOUT4 1
			(pin PCOUT4 input)
			(conn PCOUT4 PCOUT4 <== DSP48A1 PCOUT4)
		)
		(element B7 1
			(pin B7 output)
			(conn B7 B7 ==> DSP48A1 B7)
		)
		(element C39 1
			(pin C39 output)
			(conn C39 C39 ==> DSP48A1 C39)
		)
		(element PCIN15 1
			(pin PCIN15 output)
			(conn PCIN15 PCIN15 ==> DSP48A1 PCIN15)
		)
		(element A13 1
			(pin A13 output)
			(conn A13 A13 ==> DSP48A1 A13)
		)
		(element P26 1
			(pin P26 input)
			(conn P26 P26 <== DSP48A1 P26)
		)
		(element PCOUT22 1
			(pin PCOUT22 input)
			(conn PCOUT22 PCOUT22 <== DSP48A1 PCOUT22)
		)
		(element PCIN23 1
			(pin PCIN23 output)
			(conn PCIN23 PCIN23 ==> DSP48A1 PCIN23)
		)
		(element PCOUT35 1
			(pin PCOUT35 input)
			(conn PCOUT35 PCOUT35 <== DSP48A1 PCOUT35)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> DSP48A1 C6)
		)
		(element D9 1
			(pin D9 output)
			(conn D9 D9 ==> DSP48A1 D9)
		)
		(element PCOUT42 1
			(pin PCOUT42 input)
			(conn PCOUT42 PCOUT42 <== DSP48A1 PCOUT42)
		)
		(element A1REG 0
			(cfg 1 0)
		)
		(element RSTMINV 3
			(pin RSTM_B input)
			(pin RSTM input)
			(pin OUT output)
			(cfg RSTM_B RSTM)
			(conn RSTMINV OUT ==> DSP48A1 RSTM)
			(conn RSTMINV RSTM_B <== RSTM RSTM)
			(conn RSTMINV RSTM <== RSTM RSTM)
		)
		(element C42 1
			(pin C42 output)
			(conn C42 C42 ==> DSP48A1 C42)
		)
		(element C9 1
			(pin C9 output)
			(conn C9 C9 ==> DSP48A1 C9)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> DSP48A1 D3)
		)
		(element PCIN1 1
			(pin PCIN1 output)
			(conn PCIN1 PCIN1 ==> DSP48A1 PCIN1)
		)
		(element BCOUT5 1
			(pin BCOUT5 input)
			(conn BCOUT5 BCOUT5 <== DSP48A1 BCOUT5)
		)
		(element C14 1
			(pin C14 output)
			(conn C14 C14 ==> DSP48A1 C14)
		)
		(element P27 1
			(pin P27 input)
			(conn P27 P27 <== DSP48A1 P27)
		)
		(element CREG 0
			(cfg 1 0)
		)
		(element P31 1
			(pin P31 input)
			(conn P31 P31 <== DSP48A1 P31)
		)
		(element BCIN14 1
			(pin BCIN14 output)
			(conn BCIN14 BCIN14 ==> DSP48A1 BCIN14)
		)
		(element A12 1
			(pin A12 output)
			(conn A12 A12 ==> DSP48A1 A12)
		)
		(element C23 1
			(pin C23 output)
			(conn C23 C23 ==> DSP48A1 C23)
		)
		(element RSTP 1
			(pin RSTP output)
			(conn RSTP RSTP ==> RSTPINV RSTP_B)
			(conn RSTP RSTP ==> RSTPINV RSTP)
		)
		(element CARRYOUTF 1
			(pin CARRYOUTF input)
			(conn CARRYOUTF CARRYOUTF <== DSP48A1 CARRYOUTF)
		)
		(element M35 1
			(pin M35 input)
			(conn M35 M35 <== DSP48A1 M35)
		)
		(element M34 1
			(pin M34 input)
			(conn M34 M34 <== DSP48A1 M34)
		)
		(element M33 1
			(pin M33 input)
			(conn M33 M33 <== DSP48A1 M33)
		)
		(element M32 1
			(pin M32 input)
			(conn M32 M32 <== DSP48A1 M32)
		)
		(element M31 1
			(pin M31 input)
			(conn M31 M31 <== DSP48A1 M31)
		)
		(element M30 1
			(pin M30 input)
			(conn M30 M30 <== DSP48A1 M30)
		)
		(element M29 1
			(pin M29 input)
			(conn M29 M29 <== DSP48A1 M29)
		)
		(element M28 1
			(pin M28 input)
			(conn M28 M28 <== DSP48A1 M28)
		)
		(element M27 1
			(pin M27 input)
			(conn M27 M27 <== DSP48A1 M27)
		)
		(element M26 1
			(pin M26 input)
			(conn M26 M26 <== DSP48A1 M26)
		)
		(element M25 1
			(pin M25 input)
			(conn M25 M25 <== DSP48A1 M25)
		)
		(element M24 1
			(pin M24 input)
			(conn M24 M24 <== DSP48A1 M24)
		)
		(element M23 1
			(pin M23 input)
			(conn M23 M23 <== DSP48A1 M23)
		)
		(element M22 1
			(pin M22 input)
			(conn M22 M22 <== DSP48A1 M22)
		)
		(element M21 1
			(pin M21 input)
			(conn M21 M21 <== DSP48A1 M21)
		)
		(element M20 1
			(pin M20 input)
			(conn M20 M20 <== DSP48A1 M20)
		)
		(element M19 1
			(pin M19 input)
			(conn M19 M19 <== DSP48A1 M19)
		)
		(element M18 1
			(pin M18 input)
			(conn M18 M18 <== DSP48A1 M18)
		)
		(element M17 1
			(pin M17 input)
			(conn M17 M17 <== DSP48A1 M17)
		)
		(element M16 1
			(pin M16 input)
			(conn M16 M16 <== DSP48A1 M16)
		)
		(element M15 1
			(pin M15 input)
			(conn M15 M15 <== DSP48A1 M15)
		)
		(element M14 1
			(pin M14 input)
			(conn M14 M14 <== DSP48A1 M14)
		)
		(element M13 1
			(pin M13 input)
			(conn M13 M13 <== DSP48A1 M13)
		)
		(element M12 1
			(pin M12 input)
			(conn M12 M12 <== DSP48A1 M12)
		)
		(element M11 1
			(pin M11 input)
			(conn M11 M11 <== DSP48A1 M11)
		)
		(element M10 1
			(pin M10 input)
			(conn M10 M10 <== DSP48A1 M10)
		)
		(element M9 1
			(pin M9 input)
			(conn M9 M9 <== DSP48A1 M9)
		)
		(element M8 1
			(pin M8 input)
			(conn M8 M8 <== DSP48A1 M8)
		)
		(element M7 1
			(pin M7 input)
			(conn M7 M7 <== DSP48A1 M7)
		)
		(element M6 1
			(pin M6 input)
			(conn M6 M6 <== DSP48A1 M6)
		)
		(element M5 1
			(pin M5 input)
			(conn M5 M5 <== DSP48A1 M5)
		)
		(element M4 1
			(pin M4 input)
			(conn M4 M4 <== DSP48A1 M4)
		)
		(element M3 1
			(pin M3 input)
			(conn M3 M3 <== DSP48A1 M3)
		)
		(element M2 1
			(pin M2 input)
			(conn M2 M2 <== DSP48A1 M2)
		)
		(element M1 1
			(pin M1 input)
			(conn M1 M1 <== DSP48A1 M1)
		)
		(element M0 1
			(pin M0 input)
			(conn M0 M0 <== DSP48A1 M0)
		)
	)
	(primitive_def GTPA1_DUAL 609 765
		(pin CLKINEAST0 CLKINEAST0 input)
		(pin CLKINEAST1 CLKINEAST1 input)
		(pin CLKINWEST0 CLKINWEST0 input)
		(pin CLKINWEST1 CLKINWEST1 input)
		(pin CLKTESTSIG01 CLKTESTSIG01 input)
		(pin CLKTESTSIG00 CLKTESTSIG00 input)
		(pin CLKTESTSIG11 CLKTESTSIG11 input)
		(pin CLKTESTSIG10 CLKTESTSIG10 input)
		(pin CLK00 CLK00 input)
		(pin CLK01 CLK01 input)
		(pin CLK10 CLK10 input)
		(pin CLK11 CLK11 input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin DCLK DCLK input)
		(pin DEN DEN input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DRDY DRDY output)
		(pin DRPDO15 DRPDO15 output)
		(pin DRPDO14 DRPDO14 output)
		(pin DRPDO13 DRPDO13 output)
		(pin DRPDO12 DRPDO12 output)
		(pin DRPDO11 DRPDO11 output)
		(pin DRPDO10 DRPDO10 output)
		(pin DRPDO9 DRPDO9 output)
		(pin DRPDO8 DRPDO8 output)
		(pin DRPDO7 DRPDO7 output)
		(pin DRPDO6 DRPDO6 output)
		(pin DRPDO5 DRPDO5 output)
		(pin DRPDO4 DRPDO4 output)
		(pin DRPDO3 DRPDO3 output)
		(pin DRPDO2 DRPDO2 output)
		(pin DRPDO1 DRPDO1 output)
		(pin DRPDO0 DRPDO0 output)
		(pin DWE DWE input)
		(pin GATERXELECIDLE0 GATERXELECIDLE0 input)
		(pin GATERXELECIDLE1 GATERXELECIDLE1 input)
		(pin GCLK00 GCLK00 input)
		(pin GCLK01 GCLK01 input)
		(pin GCLK10 GCLK10 input)
		(pin GCLK11 GCLK11 input)
		(pin GTPCLKOUT01 GTPCLKOUT01 output)
		(pin GTPCLKOUT00 GTPCLKOUT00 output)
		(pin GTPCLKOUT11 GTPCLKOUT11 output)
		(pin GTPCLKOUT10 GTPCLKOUT10 output)
		(pin GTPRESET0 GTPRESET0 input)
		(pin GTPRESET1 GTPRESET1 input)
		(pin GTPTEST07 GTPTEST07 input)
		(pin GTPTEST06 GTPTEST06 input)
		(pin GTPTEST05 GTPTEST05 input)
		(pin GTPTEST04 GTPTEST04 input)
		(pin GTPTEST03 GTPTEST03 input)
		(pin GTPTEST02 GTPTEST02 input)
		(pin GTPTEST01 GTPTEST01 input)
		(pin GTPTEST00 GTPTEST00 input)
		(pin GTPTEST17 GTPTEST17 input)
		(pin GTPTEST16 GTPTEST16 input)
		(pin GTPTEST15 GTPTEST15 input)
		(pin GTPTEST14 GTPTEST14 input)
		(pin GTPTEST13 GTPTEST13 input)
		(pin GTPTEST12 GTPTEST12 input)
		(pin GTPTEST11 GTPTEST11 input)
		(pin GTPTEST10 GTPTEST10 input)
		(pin IGNORESIGDET0 IGNORESIGDET0 input)
		(pin IGNORESIGDET1 IGNORESIGDET1 input)
		(pin INTDATAWIDTH0 INTDATAWIDTH0 input)
		(pin INTDATAWIDTH1 INTDATAWIDTH1 input)
		(pin GTPCLKFBEAST1 GTPCLKFBEAST1 output)
		(pin GTPCLKFBEAST0 GTPCLKFBEAST0 output)
		(pin GTPCLKFBWEST1 GTPCLKFBWEST1 output)
		(pin GTPCLKFBWEST0 GTPCLKFBWEST0 output)
		(pin LOOPBACK02 LOOPBACK02 input)
		(pin LOOPBACK01 LOOPBACK01 input)
		(pin LOOPBACK00 LOOPBACK00 input)
		(pin LOOPBACK12 LOOPBACK12 input)
		(pin LOOPBACK11 LOOPBACK11 input)
		(pin LOOPBACK10 LOOPBACK10 input)
		(pin PHYSTATUS0 PHYSTATUS0 output)
		(pin PHYSTATUS1 PHYSTATUS1 output)
		(pin PLLCLK00 PLLCLK00 input)
		(pin PLLCLK01 PLLCLK01 input)
		(pin PLLCLK10 PLLCLK10 input)
		(pin PLLCLK11 PLLCLK11 input)
		(pin PLLLKDETEN0 PLLLKDETEN0 input)
		(pin PLLLKDETEN1 PLLLKDETEN1 input)
		(pin PLLLKDET0 PLLLKDET0 output)
		(pin PLLLKDET1 PLLLKDET1 output)
		(pin PLLPOWERDOWN0 PLLPOWERDOWN0 input)
		(pin PLLPOWERDOWN1 PLLPOWERDOWN1 input)
		(pin PRBSCNTRESET0 PRBSCNTRESET0 input)
		(pin PRBSCNTRESET1 PRBSCNTRESET1 input)
		(pin RCALINEAST4 RCALINEAST4 input)
		(pin RCALINEAST3 RCALINEAST3 input)
		(pin RCALINEAST2 RCALINEAST2 input)
		(pin RCALINEAST1 RCALINEAST1 input)
		(pin RCALINEAST0 RCALINEAST0 input)
		(pin RCALINWEST4 RCALINWEST4 input)
		(pin RCALINWEST3 RCALINWEST3 input)
		(pin RCALINWEST2 RCALINWEST2 input)
		(pin RCALINWEST1 RCALINWEST1 input)
		(pin RCALINWEST0 RCALINWEST0 input)
		(pin RCALOUTEAST4 RCALOUTEAST4 output)
		(pin RCALOUTEAST3 RCALOUTEAST3 output)
		(pin RCALOUTEAST2 RCALOUTEAST2 output)
		(pin RCALOUTEAST1 RCALOUTEAST1 output)
		(pin RCALOUTEAST0 RCALOUTEAST0 output)
		(pin RCALOUTWEST4 RCALOUTWEST4 output)
		(pin RCALOUTWEST3 RCALOUTWEST3 output)
		(pin RCALOUTWEST2 RCALOUTWEST2 output)
		(pin RCALOUTWEST1 RCALOUTWEST1 output)
		(pin RCALOUTWEST0 RCALOUTWEST0 output)
		(pin REFCLKOUT0 REFCLKOUT0 output)
		(pin REFCLKOUT1 REFCLKOUT1 output)
		(pin REFCLKPLL0 REFCLKPLL0 output)
		(pin REFCLKPLL1 REFCLKPLL1 output)
		(pin REFCLKPWRDNB0 REFCLKPWRDNB0 input)
		(pin REFCLKPWRDNB1 REFCLKPWRDNB1 input)
		(pin REFSELDYPLL02 REFSELDYPLL02 input)
		(pin REFSELDYPLL01 REFSELDYPLL01 input)
		(pin REFSELDYPLL00 REFSELDYPLL00 input)
		(pin REFSELDYPLL12 REFSELDYPLL12 input)
		(pin REFSELDYPLL11 REFSELDYPLL11 input)
		(pin REFSELDYPLL10 REFSELDYPLL10 input)
		(pin RESETDONE0 RESETDONE0 output)
		(pin RESETDONE1 RESETDONE1 output)
		(pin RXBUFRESET0 RXBUFRESET0 input)
		(pin RXBUFRESET1 RXBUFRESET1 input)
		(pin RXBUFSTATUS02 RXBUFSTATUS02 output)
		(pin RXBUFSTATUS01 RXBUFSTATUS01 output)
		(pin RXBUFSTATUS00 RXBUFSTATUS00 output)
		(pin RXBUFSTATUS12 RXBUFSTATUS12 output)
		(pin RXBUFSTATUS11 RXBUFSTATUS11 output)
		(pin RXBUFSTATUS10 RXBUFSTATUS10 output)
		(pin RXBYTEISALIGNED0 RXBYTEISALIGNED0 output)
		(pin RXBYTEISALIGNED1 RXBYTEISALIGNED1 output)
		(pin RXBYTEREALIGN0 RXBYTEREALIGN0 output)
		(pin RXBYTEREALIGN1 RXBYTEREALIGN1 output)
		(pin RXCDRRESET0 RXCDRRESET0 input)
		(pin RXCDRRESET1 RXCDRRESET1 input)
		(pin RXCHANBONDSEQ0 RXCHANBONDSEQ0 output)
		(pin RXCHANBONDSEQ1 RXCHANBONDSEQ1 output)
		(pin RXCHANISALIGNED0 RXCHANISALIGNED0 output)
		(pin RXCHANISALIGNED1 RXCHANISALIGNED1 output)
		(pin RXCHANREALIGN0 RXCHANREALIGN0 output)
		(pin RXCHANREALIGN1 RXCHANREALIGN1 output)
		(pin RXCHARISCOMMA03 RXCHARISCOMMA03 output)
		(pin RXCHARISCOMMA02 RXCHARISCOMMA02 output)
		(pin RXCHARISCOMMA01 RXCHARISCOMMA01 output)
		(pin RXCHARISCOMMA00 RXCHARISCOMMA00 output)
		(pin RXCHARISCOMMA13 RXCHARISCOMMA13 output)
		(pin RXCHARISCOMMA12 RXCHARISCOMMA12 output)
		(pin RXCHARISCOMMA11 RXCHARISCOMMA11 output)
		(pin RXCHARISCOMMA10 RXCHARISCOMMA10 output)
		(pin RXCHARISK03 RXCHARISK03 output)
		(pin RXCHARISK02 RXCHARISK02 output)
		(pin RXCHARISK01 RXCHARISK01 output)
		(pin RXCHARISK00 RXCHARISK00 output)
		(pin RXCHARISK13 RXCHARISK13 output)
		(pin RXCHARISK12 RXCHARISK12 output)
		(pin RXCHARISK11 RXCHARISK11 output)
		(pin RXCHARISK10 RXCHARISK10 output)
		(pin RXCHBONDI2 RXCHBONDI2 input)
		(pin RXCHBONDI1 RXCHBONDI1 input)
		(pin RXCHBONDI0 RXCHBONDI0 input)
		(pin RXCHBONDMASTER0 RXCHBONDMASTER0 input)
		(pin RXCHBONDMASTER1 RXCHBONDMASTER1 input)
		(pin RXCHBONDO2 RXCHBONDO2 output)
		(pin RXCHBONDO1 RXCHBONDO1 output)
		(pin RXCHBONDO0 RXCHBONDO0 output)
		(pin RXCHBONDSLAVE0 RXCHBONDSLAVE0 input)
		(pin RXCHBONDSLAVE1 RXCHBONDSLAVE1 input)
		(pin RXCLKCORCNT02 RXCLKCORCNT02 output)
		(pin RXCLKCORCNT01 RXCLKCORCNT01 output)
		(pin RXCLKCORCNT00 RXCLKCORCNT00 output)
		(pin RXCLKCORCNT12 RXCLKCORCNT12 output)
		(pin RXCLKCORCNT11 RXCLKCORCNT11 output)
		(pin RXCLKCORCNT10 RXCLKCORCNT10 output)
		(pin RXCOMMADETUSE0 RXCOMMADETUSE0 input)
		(pin RXCOMMADETUSE1 RXCOMMADETUSE1 input)
		(pin RXCOMMADET0 RXCOMMADET0 output)
		(pin RXCOMMADET1 RXCOMMADET1 output)
		(pin RXDATAWIDTH01 RXDATAWIDTH01 input)
		(pin RXDATAWIDTH00 RXDATAWIDTH00 input)
		(pin RXDATAWIDTH11 RXDATAWIDTH11 input)
		(pin RXDATAWIDTH10 RXDATAWIDTH10 input)
		(pin RXDATA031 RXDATA031 output)
		(pin RXDATA030 RXDATA030 output)
		(pin RXDATA029 RXDATA029 output)
		(pin RXDATA028 RXDATA028 output)
		(pin RXDATA027 RXDATA027 output)
		(pin RXDATA026 RXDATA026 output)
		(pin RXDATA025 RXDATA025 output)
		(pin RXDATA024 RXDATA024 output)
		(pin RXDATA023 RXDATA023 output)
		(pin RXDATA022 RXDATA022 output)
		(pin RXDATA021 RXDATA021 output)
		(pin RXDATA020 RXDATA020 output)
		(pin RXDATA019 RXDATA019 output)
		(pin RXDATA018 RXDATA018 output)
		(pin RXDATA017 RXDATA017 output)
		(pin RXDATA016 RXDATA016 output)
		(pin RXDATA015 RXDATA015 output)
		(pin RXDATA014 RXDATA014 output)
		(pin RXDATA013 RXDATA013 output)
		(pin RXDATA012 RXDATA012 output)
		(pin RXDATA011 RXDATA011 output)
		(pin RXDATA010 RXDATA010 output)
		(pin RXDATA09 RXDATA09 output)
		(pin RXDATA08 RXDATA08 output)
		(pin RXDATA07 RXDATA07 output)
		(pin RXDATA06 RXDATA06 output)
		(pin RXDATA05 RXDATA05 output)
		(pin RXDATA04 RXDATA04 output)
		(pin RXDATA03 RXDATA03 output)
		(pin RXDATA02 RXDATA02 output)
		(pin RXDATA01 RXDATA01 output)
		(pin RXDATA00 RXDATA00 output)
		(pin RXDATA131 RXDATA131 output)
		(pin RXDATA130 RXDATA130 output)
		(pin RXDATA129 RXDATA129 output)
		(pin RXDATA128 RXDATA128 output)
		(pin RXDATA127 RXDATA127 output)
		(pin RXDATA126 RXDATA126 output)
		(pin RXDATA125 RXDATA125 output)
		(pin RXDATA124 RXDATA124 output)
		(pin RXDATA123 RXDATA123 output)
		(pin RXDATA122 RXDATA122 output)
		(pin RXDATA121 RXDATA121 output)
		(pin RXDATA120 RXDATA120 output)
		(pin RXDATA119 RXDATA119 output)
		(pin RXDATA118 RXDATA118 output)
		(pin RXDATA117 RXDATA117 output)
		(pin RXDATA116 RXDATA116 output)
		(pin RXDATA115 RXDATA115 output)
		(pin RXDATA114 RXDATA114 output)
		(pin RXDATA113 RXDATA113 output)
		(pin RXDATA112 RXDATA112 output)
		(pin RXDATA111 RXDATA111 output)
		(pin RXDATA110 RXDATA110 output)
		(pin RXDATA19 RXDATA19 output)
		(pin RXDATA18 RXDATA18 output)
		(pin RXDATA17 RXDATA17 output)
		(pin RXDATA16 RXDATA16 output)
		(pin RXDATA15 RXDATA15 output)
		(pin RXDATA14 RXDATA14 output)
		(pin RXDATA13 RXDATA13 output)
		(pin RXDATA12 RXDATA12 output)
		(pin RXDATA11 RXDATA11 output)
		(pin RXDATA10 RXDATA10 output)
		(pin RXDEC8B10BUSE0 RXDEC8B10BUSE0 input)
		(pin RXDEC8B10BUSE1 RXDEC8B10BUSE1 input)
		(pin RXDISPERR03 RXDISPERR03 output)
		(pin RXDISPERR02 RXDISPERR02 output)
		(pin RXDISPERR01 RXDISPERR01 output)
		(pin RXDISPERR00 RXDISPERR00 output)
		(pin RXDISPERR13 RXDISPERR13 output)
		(pin RXDISPERR12 RXDISPERR12 output)
		(pin RXDISPERR11 RXDISPERR11 output)
		(pin RXDISPERR10 RXDISPERR10 output)
		(pin RXELECIDLE0 RXELECIDLE0 output)
		(pin RXELECIDLE1 RXELECIDLE1 output)
		(pin RXENCHANSYNC0 RXENCHANSYNC0 input)
		(pin RXENCHANSYNC1 RXENCHANSYNC1 input)
		(pin RXENMCOMMAALIGN0 RXENMCOMMAALIGN0 input)
		(pin RXENMCOMMAALIGN1 RXENMCOMMAALIGN1 input)
		(pin RXENPCOMMAALIGN0 RXENPCOMMAALIGN0 input)
		(pin RXENPCOMMAALIGN1 RXENPCOMMAALIGN1 input)
		(pin RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0 input)
		(pin RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1 input)
		(pin RXENPRBSTST02 RXENPRBSTST02 input)
		(pin RXENPRBSTST01 RXENPRBSTST01 input)
		(pin RXENPRBSTST00 RXENPRBSTST00 input)
		(pin RXENPRBSTST12 RXENPRBSTST12 input)
		(pin RXENPRBSTST11 RXENPRBSTST11 input)
		(pin RXENPRBSTST10 RXENPRBSTST10 input)
		(pin RXEQMIX01 RXEQMIX01 input)
		(pin RXEQMIX00 RXEQMIX00 input)
		(pin RXEQMIX11 RXEQMIX11 input)
		(pin RXEQMIX10 RXEQMIX10 input)
		(pin RXLOSSOFSYNC01 RXLOSSOFSYNC01 output)
		(pin RXLOSSOFSYNC00 RXLOSSOFSYNC00 output)
		(pin RXLOSSOFSYNC11 RXLOSSOFSYNC11 output)
		(pin RXLOSSOFSYNC10 RXLOSSOFSYNC10 output)
		(pin RXNOTINTABLE03 RXNOTINTABLE03 output)
		(pin RXNOTINTABLE02 RXNOTINTABLE02 output)
		(pin RXNOTINTABLE01 RXNOTINTABLE01 output)
		(pin RXNOTINTABLE00 RXNOTINTABLE00 output)
		(pin RXNOTINTABLE13 RXNOTINTABLE13 output)
		(pin RXNOTINTABLE12 RXNOTINTABLE12 output)
		(pin RXNOTINTABLE11 RXNOTINTABLE11 output)
		(pin RXNOTINTABLE10 RXNOTINTABLE10 output)
		(pin RXN0 RXN0 input)
		(pin RXN1 RXN1 input)
		(pin RXPMASETPHASE0 RXPMASETPHASE0 input)
		(pin RXPMASETPHASE1 RXPMASETPHASE1 input)
		(pin RXPOLARITY0 RXPOLARITY0 input)
		(pin RXPOLARITY1 RXPOLARITY1 input)
		(pin RXPOWERDOWN01 RXPOWERDOWN01 input)
		(pin RXPOWERDOWN00 RXPOWERDOWN00 input)
		(pin RXPOWERDOWN11 RXPOWERDOWN11 input)
		(pin RXPOWERDOWN10 RXPOWERDOWN10 input)
		(pin RXPRBSERR0 RXPRBSERR0 output)
		(pin RXPRBSERR1 RXPRBSERR1 output)
		(pin RXP0 RXP0 input)
		(pin RXP1 RXP1 input)
		(pin RXRECCLK0 RXRECCLK0 output)
		(pin RXRECCLK1 RXRECCLK1 output)
		(pin RXRESET0 RXRESET0 input)
		(pin RXRESET1 RXRESET1 input)
		(pin RXRUNDISP03 RXRUNDISP03 output)
		(pin RXRUNDISP02 RXRUNDISP02 output)
		(pin RXRUNDISP01 RXRUNDISP01 output)
		(pin RXRUNDISP00 RXRUNDISP00 output)
		(pin RXRUNDISP13 RXRUNDISP13 output)
		(pin RXRUNDISP12 RXRUNDISP12 output)
		(pin RXRUNDISP11 RXRUNDISP11 output)
		(pin RXRUNDISP10 RXRUNDISP10 output)
		(pin RXSLIDE0 RXSLIDE0 input)
		(pin RXSLIDE1 RXSLIDE1 input)
		(pin RXSTATUS02 RXSTATUS02 output)
		(pin RXSTATUS01 RXSTATUS01 output)
		(pin RXSTATUS00 RXSTATUS00 output)
		(pin RXSTATUS12 RXSTATUS12 output)
		(pin RXSTATUS11 RXSTATUS11 output)
		(pin RXSTATUS10 RXSTATUS10 output)
		(pin RXUSRCLK0 RXUSRCLK0 input)
		(pin RXUSRCLK1 RXUSRCLK1 input)
		(pin RXUSRCLK20 RXUSRCLK20 input)
		(pin RXUSRCLK21 RXUSRCLK21 input)
		(pin RXVALID0 RXVALID0 output)
		(pin RXVALID1 RXVALID1 output)
		(pin SCANCLK SCANCLK input)
		(pin SCANENB SCANENB input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN0 SCANIN0 input)
		(pin SCANINPMA SCANINPMA input)
		(pin SCANMODEB SCANMODEB input)
		(pin SCANOUT4 SCANOUT4 output)
		(pin SCANOUT3 SCANOUT3 output)
		(pin SCANOUT2 SCANOUT2 output)
		(pin SCANOUT1 SCANOUT1 output)
		(pin SCANOUT0 SCANOUT0 output)
		(pin SCANOUTPMA SCANOUTPMA output)
		(pin TSTCLK0 TSTCLK0 input)
		(pin TSTCLK1 TSTCLK1 input)
		(pin TSTIN011 TSTIN011 input)
		(pin TSTIN010 TSTIN010 input)
		(pin TSTIN09 TSTIN09 input)
		(pin TSTIN08 TSTIN08 input)
		(pin TSTIN07 TSTIN07 input)
		(pin TSTIN06 TSTIN06 input)
		(pin TSTIN05 TSTIN05 input)
		(pin TSTIN04 TSTIN04 input)
		(pin TSTIN03 TSTIN03 input)
		(pin TSTIN02 TSTIN02 input)
		(pin TSTIN01 TSTIN01 input)
		(pin TSTIN00 TSTIN00 input)
		(pin TSTIN111 TSTIN111 input)
		(pin TSTIN110 TSTIN110 input)
		(pin TSTIN19 TSTIN19 input)
		(pin TSTIN18 TSTIN18 input)
		(pin TSTIN17 TSTIN17 input)
		(pin TSTIN16 TSTIN16 input)
		(pin TSTIN15 TSTIN15 input)
		(pin TSTIN14 TSTIN14 input)
		(pin TSTIN13 TSTIN13 input)
		(pin TSTIN12 TSTIN12 input)
		(pin TSTIN11 TSTIN11 input)
		(pin TSTIN10 TSTIN10 input)
		(pin TSTOUT04 TSTOUT04 output)
		(pin TSTOUT03 TSTOUT03 output)
		(pin TSTOUT02 TSTOUT02 output)
		(pin TSTOUT01 TSTOUT01 output)
		(pin TSTOUT00 TSTOUT00 output)
		(pin TSTOUT14 TSTOUT14 output)
		(pin TSTOUT13 TSTOUT13 output)
		(pin TSTOUT12 TSTOUT12 output)
		(pin TSTOUT11 TSTOUT11 output)
		(pin TSTOUT10 TSTOUT10 output)
		(pin TSTPWRDNOVRD0 TSTPWRDNOVRD0 input)
		(pin TSTPWRDNOVRD1 TSTPWRDNOVRD1 input)
		(pin TSTPWRDN04 TSTPWRDN04 input)
		(pin TSTPWRDN03 TSTPWRDN03 input)
		(pin TSTPWRDN02 TSTPWRDN02 input)
		(pin TSTPWRDN01 TSTPWRDN01 input)
		(pin TSTPWRDN00 TSTPWRDN00 input)
		(pin TSTPWRDN14 TSTPWRDN14 input)
		(pin TSTPWRDN13 TSTPWRDN13 input)
		(pin TSTPWRDN12 TSTPWRDN12 input)
		(pin TSTPWRDN11 TSTPWRDN11 input)
		(pin TSTPWRDN10 TSTPWRDN10 input)
		(pin TXBUFDIFFCTRL02 TXBUFDIFFCTRL02 input)
		(pin TXBUFDIFFCTRL01 TXBUFDIFFCTRL01 input)
		(pin TXBUFDIFFCTRL00 TXBUFDIFFCTRL00 input)
		(pin TXBUFDIFFCTRL12 TXBUFDIFFCTRL12 input)
		(pin TXBUFDIFFCTRL11 TXBUFDIFFCTRL11 input)
		(pin TXBUFDIFFCTRL10 TXBUFDIFFCTRL10 input)
		(pin TXBUFSTATUS01 TXBUFSTATUS01 output)
		(pin TXBUFSTATUS00 TXBUFSTATUS00 output)
		(pin TXBUFSTATUS11 TXBUFSTATUS11 output)
		(pin TXBUFSTATUS10 TXBUFSTATUS10 output)
		(pin TXBYPASS8B10B03 TXBYPASS8B10B03 input)
		(pin TXBYPASS8B10B02 TXBYPASS8B10B02 input)
		(pin TXBYPASS8B10B01 TXBYPASS8B10B01 input)
		(pin TXBYPASS8B10B00 TXBYPASS8B10B00 input)
		(pin TXBYPASS8B10B13 TXBYPASS8B10B13 input)
		(pin TXBYPASS8B10B12 TXBYPASS8B10B12 input)
		(pin TXBYPASS8B10B11 TXBYPASS8B10B11 input)
		(pin TXBYPASS8B10B10 TXBYPASS8B10B10 input)
		(pin TXCHARDISPMODE03 TXCHARDISPMODE03 input)
		(pin TXCHARDISPMODE02 TXCHARDISPMODE02 input)
		(pin TXCHARDISPMODE01 TXCHARDISPMODE01 input)
		(pin TXCHARDISPMODE00 TXCHARDISPMODE00 input)
		(pin TXCHARDISPMODE13 TXCHARDISPMODE13 input)
		(pin TXCHARDISPMODE12 TXCHARDISPMODE12 input)
		(pin TXCHARDISPMODE11 TXCHARDISPMODE11 input)
		(pin TXCHARDISPMODE10 TXCHARDISPMODE10 input)
		(pin TXCHARDISPVAL03 TXCHARDISPVAL03 input)
		(pin TXCHARDISPVAL02 TXCHARDISPVAL02 input)
		(pin TXCHARDISPVAL01 TXCHARDISPVAL01 input)
		(pin TXCHARDISPVAL00 TXCHARDISPVAL00 input)
		(pin TXCHARDISPVAL13 TXCHARDISPVAL13 input)
		(pin TXCHARDISPVAL12 TXCHARDISPVAL12 input)
		(pin TXCHARDISPVAL11 TXCHARDISPVAL11 input)
		(pin TXCHARDISPVAL10 TXCHARDISPVAL10 input)
		(pin TXCHARISK03 TXCHARISK03 input)
		(pin TXCHARISK02 TXCHARISK02 input)
		(pin TXCHARISK01 TXCHARISK01 input)
		(pin TXCHARISK00 TXCHARISK00 input)
		(pin TXCHARISK13 TXCHARISK13 input)
		(pin TXCHARISK12 TXCHARISK12 input)
		(pin TXCHARISK11 TXCHARISK11 input)
		(pin TXCHARISK10 TXCHARISK10 input)
		(pin TXCOMSTART0 TXCOMSTART0 input)
		(pin TXCOMSTART1 TXCOMSTART1 input)
		(pin TXCOMTYPE0 TXCOMTYPE0 input)
		(pin TXCOMTYPE1 TXCOMTYPE1 input)
		(pin TXDATAWIDTH01 TXDATAWIDTH01 input)
		(pin TXDATAWIDTH00 TXDATAWIDTH00 input)
		(pin TXDATAWIDTH11 TXDATAWIDTH11 input)
		(pin TXDATAWIDTH10 TXDATAWIDTH10 input)
		(pin TXDATA031 TXDATA031 input)
		(pin TXDATA030 TXDATA030 input)
		(pin TXDATA029 TXDATA029 input)
		(pin TXDATA028 TXDATA028 input)
		(pin TXDATA027 TXDATA027 input)
		(pin TXDATA026 TXDATA026 input)
		(pin TXDATA025 TXDATA025 input)
		(pin TXDATA024 TXDATA024 input)
		(pin TXDATA023 TXDATA023 input)
		(pin TXDATA022 TXDATA022 input)
		(pin TXDATA021 TXDATA021 input)
		(pin TXDATA020 TXDATA020 input)
		(pin TXDATA019 TXDATA019 input)
		(pin TXDATA018 TXDATA018 input)
		(pin TXDATA017 TXDATA017 input)
		(pin TXDATA016 TXDATA016 input)
		(pin TXDATA015 TXDATA015 input)
		(pin TXDATA014 TXDATA014 input)
		(pin TXDATA013 TXDATA013 input)
		(pin TXDATA012 TXDATA012 input)
		(pin TXDATA011 TXDATA011 input)
		(pin TXDATA010 TXDATA010 input)
		(pin TXDATA09 TXDATA09 input)
		(pin TXDATA08 TXDATA08 input)
		(pin TXDATA07 TXDATA07 input)
		(pin TXDATA06 TXDATA06 input)
		(pin TXDATA05 TXDATA05 input)
		(pin TXDATA04 TXDATA04 input)
		(pin TXDATA03 TXDATA03 input)
		(pin TXDATA02 TXDATA02 input)
		(pin TXDATA01 TXDATA01 input)
		(pin TXDATA00 TXDATA00 input)
		(pin TXDATA131 TXDATA131 input)
		(pin TXDATA130 TXDATA130 input)
		(pin TXDATA129 TXDATA129 input)
		(pin TXDATA128 TXDATA128 input)
		(pin TXDATA127 TXDATA127 input)
		(pin TXDATA126 TXDATA126 input)
		(pin TXDATA125 TXDATA125 input)
		(pin TXDATA124 TXDATA124 input)
		(pin TXDATA123 TXDATA123 input)
		(pin TXDATA122 TXDATA122 input)
		(pin TXDATA121 TXDATA121 input)
		(pin TXDATA120 TXDATA120 input)
		(pin TXDATA119 TXDATA119 input)
		(pin TXDATA118 TXDATA118 input)
		(pin TXDATA117 TXDATA117 input)
		(pin TXDATA116 TXDATA116 input)
		(pin TXDATA115 TXDATA115 input)
		(pin TXDATA114 TXDATA114 input)
		(pin TXDATA113 TXDATA113 input)
		(pin TXDATA112 TXDATA112 input)
		(pin TXDATA111 TXDATA111 input)
		(pin TXDATA110 TXDATA110 input)
		(pin TXDATA19 TXDATA19 input)
		(pin TXDATA18 TXDATA18 input)
		(pin TXDATA17 TXDATA17 input)
		(pin TXDATA16 TXDATA16 input)
		(pin TXDATA15 TXDATA15 input)
		(pin TXDATA14 TXDATA14 input)
		(pin TXDATA13 TXDATA13 input)
		(pin TXDATA12 TXDATA12 input)
		(pin TXDATA11 TXDATA11 input)
		(pin TXDATA10 TXDATA10 input)
		(pin TXDETECTRX0 TXDETECTRX0 input)
		(pin TXDETECTRX1 TXDETECTRX1 input)
		(pin TXDIFFCTRL03 TXDIFFCTRL03 input)
		(pin TXDIFFCTRL02 TXDIFFCTRL02 input)
		(pin TXDIFFCTRL01 TXDIFFCTRL01 input)
		(pin TXDIFFCTRL00 TXDIFFCTRL00 input)
		(pin TXDIFFCTRL13 TXDIFFCTRL13 input)
		(pin TXDIFFCTRL12 TXDIFFCTRL12 input)
		(pin TXDIFFCTRL11 TXDIFFCTRL11 input)
		(pin TXDIFFCTRL10 TXDIFFCTRL10 input)
		(pin TXELECIDLE0 TXELECIDLE0 input)
		(pin TXELECIDLE1 TXELECIDLE1 input)
		(pin TXENC8B10BUSE0 TXENC8B10BUSE0 input)
		(pin TXENC8B10BUSE1 TXENC8B10BUSE1 input)
		(pin TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0 input)
		(pin TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1 input)
		(pin TXENPRBSTST02 TXENPRBSTST02 input)
		(pin TXENPRBSTST01 TXENPRBSTST01 input)
		(pin TXENPRBSTST00 TXENPRBSTST00 input)
		(pin TXENPRBSTST12 TXENPRBSTST12 input)
		(pin TXENPRBSTST11 TXENPRBSTST11 input)
		(pin TXENPRBSTST10 TXENPRBSTST10 input)
		(pin TXINHIBIT0 TXINHIBIT0 input)
		(pin TXINHIBIT1 TXINHIBIT1 input)
		(pin TXKERR03 TXKERR03 output)
		(pin TXKERR02 TXKERR02 output)
		(pin TXKERR01 TXKERR01 output)
		(pin TXKERR00 TXKERR00 output)
		(pin TXKERR13 TXKERR13 output)
		(pin TXKERR12 TXKERR12 output)
		(pin TXKERR11 TXKERR11 output)
		(pin TXKERR10 TXKERR10 output)
		(pin TXN0 TXN0 output)
		(pin TXN1 TXN1 output)
		(pin TXOUTCLK0 TXOUTCLK0 output)
		(pin TXOUTCLK1 TXOUTCLK1 output)
		(pin TXPDOWNASYNCH0 TXPDOWNASYNCH0 input)
		(pin TXPDOWNASYNCH1 TXPDOWNASYNCH1 input)
		(pin TXPMASETPHASE0 TXPMASETPHASE0 input)
		(pin TXPMASETPHASE1 TXPMASETPHASE1 input)
		(pin TXPOLARITY0 TXPOLARITY0 input)
		(pin TXPOLARITY1 TXPOLARITY1 input)
		(pin TXPOWERDOWN01 TXPOWERDOWN01 input)
		(pin TXPOWERDOWN00 TXPOWERDOWN00 input)
		(pin TXPOWERDOWN11 TXPOWERDOWN11 input)
		(pin TXPOWERDOWN10 TXPOWERDOWN10 input)
		(pin TXPRBSFORCEERR0 TXPRBSFORCEERR0 input)
		(pin TXPRBSFORCEERR1 TXPRBSFORCEERR1 input)
		(pin TXPREEMPHASIS02 TXPREEMPHASIS02 input)
		(pin TXPREEMPHASIS01 TXPREEMPHASIS01 input)
		(pin TXPREEMPHASIS00 TXPREEMPHASIS00 input)
		(pin TXPREEMPHASIS12 TXPREEMPHASIS12 input)
		(pin TXPREEMPHASIS11 TXPREEMPHASIS11 input)
		(pin TXPREEMPHASIS10 TXPREEMPHASIS10 input)
		(pin TXP0 TXP0 output)
		(pin TXP1 TXP1 output)
		(pin TXRESET0 TXRESET0 input)
		(pin TXRESET1 TXRESET1 input)
		(pin TXRUNDISP03 TXRUNDISP03 output)
		(pin TXRUNDISP02 TXRUNDISP02 output)
		(pin TXRUNDISP01 TXRUNDISP01 output)
		(pin TXRUNDISP00 TXRUNDISP00 output)
		(pin TXRUNDISP13 TXRUNDISP13 output)
		(pin TXRUNDISP12 TXRUNDISP12 output)
		(pin TXRUNDISP11 TXRUNDISP11 output)
		(pin TXRUNDISP10 TXRUNDISP10 output)
		(pin TXUSRCLK0 TXUSRCLK0 input)
		(pin TXUSRCLK1 TXUSRCLK1 input)
		(pin TXUSRCLK20 TXUSRCLK20 input)
		(pin TXUSRCLK21 TXUSRCLK21 input)
		(pin USRCODEERR0 USRCODEERR0 input)
		(pin USRCODEERR1 USRCODEERR1 input)
		(pin DADDR7 DADDR7 input)
		(pin GTPCLKFBSEL0EAST1 GTPCLKFBSEL0EAST1 input)
		(pin GTPCLKFBSEL0EAST0 GTPCLKFBSEL0EAST0 input)
		(pin GTPCLKFBSEL0WEST1 GTPCLKFBSEL0WEST1 input)
		(pin GTPCLKFBSEL0WEST0 GTPCLKFBSEL0WEST0 input)
		(pin GTPCLKFBSEL1EAST1 GTPCLKFBSEL1EAST1 input)
		(pin GTPCLKFBSEL1EAST0 GTPCLKFBSEL1EAST0 input)
		(pin GTPCLKFBSEL1WEST1 GTPCLKFBSEL1WEST1 input)
		(pin GTPCLKFBSEL1WEST0 GTPCLKFBSEL1WEST0 input)
		(element AC_CAP_DIS_0 0
			(cfg TRUE FALSE)
		)
		(element AC_CAP_DIS_1 0
			(cfg TRUE FALSE)
		)
		(element ALIGN_COMMA_WORD_0 0
			(cfg 1 2)
		)
		(element ALIGN_COMMA_WORD_1 0
			(cfg 1 2)
		)
		(element CB2_INH_CC_PERIOD_0 0
			(cfg 8 0 1 2 3 4 5 6 7 9 10 11 12 13 14 15)
		)
		(element CB2_INH_CC_PERIOD_1 0
			(cfg 8 0 1 2 3 4 5 6 7 9 10 11 12 13 14 15)
		)
		(element CHAN_BOND_KEEP_ALIGN_0 0
			(cfg FALSE TRUE)
		)
		(element CHAN_BOND_KEEP_ALIGN_1 0
			(cfg FALSE TRUE)
		)
		(element CHAN_BOND_SEQ_LEN_0 0
			(cfg 4 1 2 3)
		)
		(element CHAN_BOND_SEQ_LEN_1 0
			(cfg 4 1 2 3)
		)
		(element CHAN_BOND_SEQ_2_USE_0 0
			(cfg TRUE FALSE)
		)
		(element CHAN_BOND_SEQ_2_USE_1 0
			(cfg TRUE FALSE)
		)
		(element CHAN_BOND_1_MAX_SKEW_0 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14)
		)
		(element CHAN_BOND_1_MAX_SKEW_1 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14)
		)
		(element CHAN_BOND_2_MAX_SKEW_0 0
			(cfg 1 2 3 4 5 6 7 8 9 10 11 12 13 14)
		)
		(element CHAN_BOND_2_MAX_SKEW_1 0
			(cfg 1 2 3 4 5 6 7 8 9 10 11 12 13 14)
		)
		(element CLK_COR_ADJ_LEN_0 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_ADJ_LEN_1 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_DET_LEN_0 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_DET_LEN_1 0
			(cfg 1 2 3 4)
		)
		(element CLK_COR_INSERT_IDLE_FLAG_0 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_INSERT_IDLE_FLAG_1 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_KEEP_IDLE_0 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_KEEP_IDLE_1 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_MAX_LAT_0 0
			(cfg 18 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_MAX_LAT_1 0
			(cfg 18 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_MIN_LAT_0 0
			(cfg 16 3 4 5 6 7 8 9 10 11 12 13 14 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_MIN_LAT_1 0
			(cfg 16 3 4 5 6 7 8 9 10 11 12 13 14 15 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48)
		)
		(element CLK_COR_PRECEDENCE_0 0
			(cfg TRUE FALSE)
		)
		(element CLK_COR_PRECEDENCE_1 0
			(cfg TRUE FALSE)
		)
		(element CLK_CORRECT_USE_0 0
			(cfg TRUE FALSE)
		)
		(element CLK_CORRECT_USE_1 0
			(cfg TRUE FALSE)
		)
		(element CLK_COR_REPEAT_WAIT_0 0
			(cfg 5 0 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element CLK_COR_REPEAT_WAIT_1 0
			(cfg 5 0 1 2 3 4 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element CLK_COR_SEQ_2_USE_0 0
			(cfg FALSE TRUE)
		)
		(element CLK_COR_SEQ_2_USE_1 0
			(cfg FALSE TRUE)
		)
		(element CLKINDC_B_0 0
			(cfg TRUE FALSE)
		)
		(element CLKINDC_B_1 0
			(cfg TRUE FALSE)
		)
		(element CLK_OUT_GTP_SEL_0 0
			(cfg TXOUTCLK0 REFCLKPLL0)
		)
		(element CLK_OUT_GTP_SEL_1 0
			(cfg TXOUTCLK1 REFCLKPLL1)
		)
		(element CLKRCV_TRST_0 0
			(cfg TRUE FALSE)
		)
		(element CLKRCV_TRST_1 0
			(cfg TRUE FALSE)
		)
		(element CLK25_DIVIDER_0 0
			(cfg 4 1 2 3 5 6 10 12)
		)
		(element CLK25_DIVIDER_1 0
			(cfg 4 1 2 3 5 6 10 12)
		)
		(element DEC_MCOMMA_DETECT_0 0
			(cfg TRUE FALSE)
		)
		(element DEC_MCOMMA_DETECT_1 0
			(cfg TRUE FALSE)
		)
		(element DEC_PCOMMA_DETECT_0 0
			(cfg TRUE FALSE)
		)
		(element DEC_PCOMMA_DETECT_1 0
			(cfg TRUE FALSE)
		)
		(element DEC_VALID_COMMA_ONLY_0 0
			(cfg TRUE FALSE)
		)
		(element DEC_VALID_COMMA_ONLY_1 0
			(cfg TRUE FALSE)
		)
		(element GTP_CFG_PWRUP_0 0
			(cfg TRUE FALSE)
		)
		(element GTP_CFG_PWRUP_1 0
			(cfg TRUE FALSE)
		)
		(element LOOPBACK_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element LOOPBACK_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element MASTER_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element MASTER_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element MCOMMA_DETECT_0 0
			(cfg TRUE FALSE)
		)
		(element MCOMMA_DETECT_1 0
			(cfg TRUE FALSE)
		)
		(element OOB_CLK_DIVIDER_0 0
			(cfg 4 1 2 6 8 10 12 14)
		)
		(element OOB_CLK_DIVIDER_1 0
			(cfg 4 1 2 6 8 10 12 14)
		)
		(element PCI_EXPRESS_MODE_0 0
			(cfg TRUE FALSE)
		)
		(element PCI_EXPRESS_MODE_1 0
			(cfg TRUE FALSE)
		)
		(element PCOMMA_DETECT_0 0
			(cfg TRUE FALSE)
		)
		(element PCOMMA_DETECT_1 0
			(cfg TRUE FALSE)
		)
		(element PDELIDLE_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element PDELIDLE_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element PHASEALIGN_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element PHASEALIGN_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_DIVSEL_FB_0 0
			(cfg 5 1 2 3 4 8 10)
		)
		(element PLL_DIVSEL_FB_1 0
			(cfg 5 1 2 3 4 8 10)
		)
		(element PLL_DIVSEL_REF_0 0
			(cfg 2 1 3 4 5 6 8 10 12 16 20)
		)
		(element PLL_DIVSEL_REF_1 0
			(cfg 2 1 3 4 5 6 8 10 12 16 20)
		)
		(element PLL_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element PLL_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_RXDIVSEL_OUT_0 0
			(cfg 1 2 4)
		)
		(element PLL_RXDIVSEL_OUT_1 0
			(cfg 1 2 4)
		)
		(element PLL_SATA_0 0
			(cfg FALSE TRUE)
		)
		(element PLL_SATA_1 0
			(cfg FALSE TRUE)
		)
		(element PLL_SOURCE_0 0
			(cfg PLL0 PLL1)
		)
		(element PLL_SOURCE_1 0
			(cfg PLL1 PLL0)
		)
		(element PLL_STARTUP_EN_0 0
			(cfg TRUE FALSE)
		)
		(element PLL_STARTUP_EN_1 0
			(cfg TRUE FALSE)
		)
		(element PLL_TXDIVSEL_OUT_0 0
			(cfg 1 2 4)
		)
		(element PLL_TXDIVSEL_OUT_1 0
			(cfg 1 2 4)
		)
		(element POLARITY_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element POLARITY_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element PRBS_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element PRBS_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_GND_0 0
			(cfg TRUE FALSE)
		)
		(element RCV_TERM_GND_1 0
			(cfg TRUE FALSE)
		)
		(element RCV_TERM_VTTRX_0 0
			(cfg FALSE TRUE)
		)
		(element RCV_TERM_VTTRX_1 0
			(cfg FALSE TRUE)
		)
		(element RESET_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element RESET_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element RX_BUFFER_USE_0 0
			(cfg TRUE FALSE)
		)
		(element RX_BUFFER_USE_1 0
			(cfg TRUE FALSE)
		)
		(element RX_CDR_FORCE_ROTATE_0 0
			(cfg FALSE TRUE)
		)
		(element RX_CDR_FORCE_ROTATE_1 0
			(cfg FALSE TRUE)
		)
		(element RX_DECODE_SEQ_MATCH_0 0
			(cfg TRUE FALSE)
		)
		(element RX_DECODE_SEQ_MATCH_1 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_HOLD_CDR_0 0
			(cfg FALSE TRUE)
		)
		(element RX_EN_IDLE_HOLD_CDR_1 0
			(cfg FALSE TRUE)
		)
		(element RX_EN_IDLE_RESET_BUF_0 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_BUF_1 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_FR_0 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_FR_1 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_PH_0 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_IDLE_RESET_PH_1 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_MODE_RESET_BUF_0 0
			(cfg TRUE FALSE)
		)
		(element RX_EN_MODE_RESET_BUF_1 0
			(cfg TRUE FALSE)
		)
		(element RXEQ_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element RXEQ_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element RX_LOS_INVALID_INCR_0 0
			(cfg 8 1 2 4 16 32 64 128)
		)
		(element RX_LOS_INVALID_INCR_1 0
			(cfg 8 1 2 4 16 32 64 128)
		)
		(element RX_LOSS_OF_SYNC_FSM_0 0
			(cfg FALSE TRUE)
		)
		(element RX_LOSS_OF_SYNC_FSM_1 0
			(cfg FALSE TRUE)
		)
		(element RX_LOS_THRESHOLD_0 0
			(cfg 128 4 8 16 32 64 256 512)
		)
		(element RX_LOS_THRESHOLD_1 0
			(cfg 128 4 8 16 32 64 256 512)
		)
		(element RX_SLIDE_MODE_0 0
			(cfg PCS PMA)
		)
		(element RX_SLIDE_MODE_1 0
			(cfg PCS PMA)
		)
		(element RX_STATUS_FMT_0 0
			(cfg PCIE SATA)
		)
		(element RX_STATUS_FMT_1 0
			(cfg PCIE SATA)
		)
		(element RX_XCLK_SEL_0 0
			(cfg RXREC RXUSR)
		)
		(element RX_XCLK_SEL_1 0
			(cfg RXREC RXUSR)
		)
		(element SATA_MAX_BURST_0 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_BURST_1 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_INIT_0 0
			(cfg 22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_INIT_1 0
			(cfg 22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_WAKE_0 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MAX_WAKE_1 0
			(cfg 7 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_BURST_0 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_BURST_1 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_INIT_0 0
			(cfg 12 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_INIT_1 0
			(cfg 12 1 2 3 4 5 6 7 8 9 10 11 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_WAKE_0 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element SATA_MIN_WAKE_1 0
			(cfg 4 1 2 3 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61)
		)
		(element TERMINATION_OVRD_0 0
			(cfg FALSE TRUE)
		)
		(element TERMINATION_OVRD_1 0
			(cfg FALSE TRUE)
		)
		(element TX_BUFFER_USE_0 0
			(cfg TRUE FALSE)
		)
		(element TX_BUFFER_USE_1 0
			(cfg TRUE FALSE)
		)
		(element TXDRIVE_DRP_EN_0 0
			(cfg FALSE TRUE)
		)
		(element TXDRIVE_DRP_EN_1 0
			(cfg FALSE TRUE)
		)
		(element TX_XCLK_SEL_0 0
			(cfg TXUSR TXOUT)
		)
		(element TX_XCLK_SEL_1 0
			(cfg TXUSR TXOUT)
		)
		(element CLKINEAST0 1
			(pin CLKINEAST0 output)
			(conn CLKINEAST0 CLKINEAST0 ==> GTPA1_DUAL CLKINEAST0)
		)
		(element CLKINEAST1 1
			(pin CLKINEAST1 output)
			(conn CLKINEAST1 CLKINEAST1 ==> GTPA1_DUAL CLKINEAST1)
		)
		(element CLKINWEST0 1
			(pin CLKINWEST0 output)
			(conn CLKINWEST0 CLKINWEST0 ==> GTPA1_DUAL CLKINWEST0)
		)
		(element CLKINWEST1 1
			(pin CLKINWEST1 output)
			(conn CLKINWEST1 CLKINWEST1 ==> GTPA1_DUAL CLKINWEST1)
		)
		(element CLKTESTSIG00 1
			(pin CLKTESTSIG00 output)
			(conn CLKTESTSIG00 CLKTESTSIG00 ==> GTPA1_DUAL CLKTESTSIG00)
		)
		(element CLKTESTSIG01 1
			(pin CLKTESTSIG01 output)
			(conn CLKTESTSIG01 CLKTESTSIG01 ==> GTPA1_DUAL CLKTESTSIG01)
		)
		(element CLKTESTSIG10 1
			(pin CLKTESTSIG10 output)
			(conn CLKTESTSIG10 CLKTESTSIG10 ==> GTPA1_DUAL CLKTESTSIG10)
		)
		(element CLKTESTSIG11 1
			(pin CLKTESTSIG11 output)
			(conn CLKTESTSIG11 CLKTESTSIG11 ==> GTPA1_DUAL CLKTESTSIG11)
		)
		(element CLK00 1
			(pin CLK00 output)
			(conn CLK00 CLK00 ==> GTPA1_DUAL CLK00)
		)
		(element CLK01 1
			(pin CLK01 output)
			(conn CLK01 CLK01 ==> GTPA1_DUAL CLK01)
		)
		(element CLK10 1
			(pin CLK10 output)
			(conn CLK10 CLK10 ==> GTPA1_DUAL CLK10)
		)
		(element CLK11 1
			(pin CLK11 output)
			(conn CLK11 CLK11 ==> GTPA1_DUAL CLK11)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> GTPA1_DUAL DADDR0)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> GTPA1_DUAL DADDR1)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> GTPA1_DUAL DADDR2)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> GTPA1_DUAL DADDR3)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> GTPA1_DUAL DADDR4)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> GTPA1_DUAL DADDR5)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> GTPA1_DUAL DADDR6)
		)
		(element DADDR7 1
			(pin DADDR7 output)
			(conn DADDR7 DADDR7 ==> GTPA1_DUAL DADDR7)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> DCLKINV DCLK)
			(conn DCLK DCLK ==> DCLKINV DCLK_B)
		)
		(element DCLKINV 3
			(pin OUT output)
			(pin DCLK input)
			(pin DCLK_B input)
			(cfg DCLK DCLK_B)
			(conn DCLKINV OUT ==> GTPA1_DUAL DCLK)
			(conn DCLKINV DCLK <== DCLK DCLK)
			(conn DCLKINV DCLK_B <== DCLK DCLK)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> GTPA1_DUAL DEN)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> GTPA1_DUAL DI0)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> GTPA1_DUAL DI1)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> GTPA1_DUAL DI2)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> GTPA1_DUAL DI3)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> GTPA1_DUAL DI4)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> GTPA1_DUAL DI5)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> GTPA1_DUAL DI6)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> GTPA1_DUAL DI7)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> GTPA1_DUAL DI8)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> GTPA1_DUAL DI9)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> GTPA1_DUAL DI10)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> GTPA1_DUAL DI11)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> GTPA1_DUAL DI12)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> GTPA1_DUAL DI13)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> GTPA1_DUAL DI14)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> GTPA1_DUAL DI15)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== GTPA1_DUAL DRDY)
		)
		(element DRPDO0 1
			(pin DRPDO0 input)
			(conn DRPDO0 DRPDO0 <== GTPA1_DUAL DRPDO0)
		)
		(element DRPDO1 1
			(pin DRPDO1 input)
			(conn DRPDO1 DRPDO1 <== GTPA1_DUAL DRPDO1)
		)
		(element DRPDO2 1
			(pin DRPDO2 input)
			(conn DRPDO2 DRPDO2 <== GTPA1_DUAL DRPDO2)
		)
		(element DRPDO3 1
			(pin DRPDO3 input)
			(conn DRPDO3 DRPDO3 <== GTPA1_DUAL DRPDO3)
		)
		(element DRPDO4 1
			(pin DRPDO4 input)
			(conn DRPDO4 DRPDO4 <== GTPA1_DUAL DRPDO4)
		)
		(element DRPDO5 1
			(pin DRPDO5 input)
			(conn DRPDO5 DRPDO5 <== GTPA1_DUAL DRPDO5)
		)
		(element DRPDO6 1
			(pin DRPDO6 input)
			(conn DRPDO6 DRPDO6 <== GTPA1_DUAL DRPDO6)
		)
		(element DRPDO7 1
			(pin DRPDO7 input)
			(conn DRPDO7 DRPDO7 <== GTPA1_DUAL DRPDO7)
		)
		(element DRPDO8 1
			(pin DRPDO8 input)
			(conn DRPDO8 DRPDO8 <== GTPA1_DUAL DRPDO8)
		)
		(element DRPDO9 1
			(pin DRPDO9 input)
			(conn DRPDO9 DRPDO9 <== GTPA1_DUAL DRPDO9)
		)
		(element DRPDO10 1
			(pin DRPDO10 input)
			(conn DRPDO10 DRPDO10 <== GTPA1_DUAL DRPDO10)
		)
		(element DRPDO11 1
			(pin DRPDO11 input)
			(conn DRPDO11 DRPDO11 <== GTPA1_DUAL DRPDO11)
		)
		(element DRPDO12 1
			(pin DRPDO12 input)
			(conn DRPDO12 DRPDO12 <== GTPA1_DUAL DRPDO12)
		)
		(element DRPDO13 1
			(pin DRPDO13 input)
			(conn DRPDO13 DRPDO13 <== GTPA1_DUAL DRPDO13)
		)
		(element DRPDO14 1
			(pin DRPDO14 input)
			(conn DRPDO14 DRPDO14 <== GTPA1_DUAL DRPDO14)
		)
		(element DRPDO15 1
			(pin DRPDO15 input)
			(conn DRPDO15 DRPDO15 <== GTPA1_DUAL DRPDO15)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> GTPA1_DUAL DWE)
		)
		(element GATERXELECIDLE0 1
			(pin GATERXELECIDLE0 output)
			(conn GATERXELECIDLE0 GATERXELECIDLE0 ==> GTPA1_DUAL GATERXELECIDLE0)
		)
		(element GATERXELECIDLE1 1
			(pin GATERXELECIDLE1 output)
			(conn GATERXELECIDLE1 GATERXELECIDLE1 ==> GTPA1_DUAL GATERXELECIDLE1)
		)
		(element GCLK00 1
			(pin GCLK00 output)
			(conn GCLK00 GCLK00 ==> GTPA1_DUAL GCLK00)
		)
		(element GCLK01 1
			(pin GCLK01 output)
			(conn GCLK01 GCLK01 ==> GTPA1_DUAL GCLK01)
		)
		(element GCLK10 1
			(pin GCLK10 output)
			(conn GCLK10 GCLK10 ==> GTPA1_DUAL GCLK10)
		)
		(element GCLK11 1
			(pin GCLK11 output)
			(conn GCLK11 GCLK11 ==> GTPA1_DUAL GCLK11)
		)
		(element GTPCLKFBEAST0 1
			(pin GTPCLKFBEAST0 input)
			(conn GTPCLKFBEAST0 GTPCLKFBEAST0 <== GTPA1_DUAL GTPCLKFBEAST0)
		)
		(element GTPCLKFBEAST1 1
			(pin GTPCLKFBEAST1 input)
			(conn GTPCLKFBEAST1 GTPCLKFBEAST1 <== GTPA1_DUAL GTPCLKFBEAST1)
		)
		(element GTPCLKFBSEL0EAST0 1
			(pin GTPCLKFBSEL0EAST0 output)
			(conn GTPCLKFBSEL0EAST0 GTPCLKFBSEL0EAST0 ==> GTPA1_DUAL GTPCLKFBSEL0EAST0)
		)
		(element GTPCLKFBSEL0EAST1 1
			(pin GTPCLKFBSEL0EAST1 output)
			(conn GTPCLKFBSEL0EAST1 GTPCLKFBSEL0EAST1 ==> GTPA1_DUAL GTPCLKFBSEL0EAST1)
		)
		(element GTPCLKFBSEL0WEST0 1
			(pin GTPCLKFBSEL0WEST0 output)
			(conn GTPCLKFBSEL0WEST0 GTPCLKFBSEL0WEST0 ==> GTPA1_DUAL GTPCLKFBSEL0WEST0)
		)
		(element GTPCLKFBSEL0WEST1 1
			(pin GTPCLKFBSEL0WEST1 output)
			(conn GTPCLKFBSEL0WEST1 GTPCLKFBSEL0WEST1 ==> GTPA1_DUAL GTPCLKFBSEL0WEST1)
		)
		(element GTPCLKFBSEL1EAST0 1
			(pin GTPCLKFBSEL1EAST0 output)
			(conn GTPCLKFBSEL1EAST0 GTPCLKFBSEL1EAST0 ==> GTPA1_DUAL GTPCLKFBSEL1EAST0)
		)
		(element GTPCLKFBSEL1EAST1 1
			(pin GTPCLKFBSEL1EAST1 output)
			(conn GTPCLKFBSEL1EAST1 GTPCLKFBSEL1EAST1 ==> GTPA1_DUAL GTPCLKFBSEL1EAST1)
		)
		(element GTPCLKFBSEL1WEST0 1
			(pin GTPCLKFBSEL1WEST0 output)
			(conn GTPCLKFBSEL1WEST0 GTPCLKFBSEL1WEST0 ==> GTPA1_DUAL GTPCLKFBSEL1WEST0)
		)
		(element GTPCLKFBSEL1WEST1 1
			(pin GTPCLKFBSEL1WEST1 output)
			(conn GTPCLKFBSEL1WEST1 GTPCLKFBSEL1WEST1 ==> GTPA1_DUAL GTPCLKFBSEL1WEST1)
		)
		(element GTPCLKFBWEST0 1
			(pin GTPCLKFBWEST0 input)
			(conn GTPCLKFBWEST0 GTPCLKFBWEST0 <== GTPA1_DUAL GTPCLKFBWEST0)
		)
		(element GTPCLKFBWEST1 1
			(pin GTPCLKFBWEST1 input)
			(conn GTPCLKFBWEST1 GTPCLKFBWEST1 <== GTPA1_DUAL GTPCLKFBWEST1)
		)
		(element GTPCLKOUT00 1
			(pin GTPCLKOUT00 input)
			(conn GTPCLKOUT00 GTPCLKOUT00 <== GTPA1_DUAL GTPCLKOUT00)
		)
		(element GTPCLKOUT01 1
			(pin GTPCLKOUT01 input)
			(conn GTPCLKOUT01 GTPCLKOUT01 <== GTPA1_DUAL GTPCLKOUT01)
		)
		(element GTPCLKOUT10 1
			(pin GTPCLKOUT10 input)
			(conn GTPCLKOUT10 GTPCLKOUT10 <== GTPA1_DUAL GTPCLKOUT10)
		)
		(element GTPCLKOUT11 1
			(pin GTPCLKOUT11 input)
			(conn GTPCLKOUT11 GTPCLKOUT11 <== GTPA1_DUAL GTPCLKOUT11)
		)
		(element GTPRESET0 1
			(pin GTPRESET0 output)
			(conn GTPRESET0 GTPRESET0 ==> GTPA1_DUAL GTPRESET0)
		)
		(element GTPRESET1 1
			(pin GTPRESET1 output)
			(conn GTPRESET1 GTPRESET1 ==> GTPA1_DUAL GTPRESET1)
		)
		(element GTPTEST00 1
			(pin GTPTEST00 output)
			(conn GTPTEST00 GTPTEST00 ==> GTPA1_DUAL GTPTEST00)
		)
		(element GTPTEST01 1
			(pin GTPTEST01 output)
			(conn GTPTEST01 GTPTEST01 ==> GTPA1_DUAL GTPTEST01)
		)
		(element GTPTEST02 1
			(pin GTPTEST02 output)
			(conn GTPTEST02 GTPTEST02 ==> GTPA1_DUAL GTPTEST02)
		)
		(element GTPTEST03 1
			(pin GTPTEST03 output)
			(conn GTPTEST03 GTPTEST03 ==> GTPA1_DUAL GTPTEST03)
		)
		(element GTPTEST04 1
			(pin GTPTEST04 output)
			(conn GTPTEST04 GTPTEST04 ==> GTPA1_DUAL GTPTEST04)
		)
		(element GTPTEST05 1
			(pin GTPTEST05 output)
			(conn GTPTEST05 GTPTEST05 ==> GTPA1_DUAL GTPTEST05)
		)
		(element GTPTEST06 1
			(pin GTPTEST06 output)
			(conn GTPTEST06 GTPTEST06 ==> GTPA1_DUAL GTPTEST06)
		)
		(element GTPTEST07 1
			(pin GTPTEST07 output)
			(conn GTPTEST07 GTPTEST07 ==> GTPA1_DUAL GTPTEST07)
		)
		(element GTPTEST10 1
			(pin GTPTEST10 output)
			(conn GTPTEST10 GTPTEST10 ==> GTPA1_DUAL GTPTEST10)
		)
		(element GTPTEST11 1
			(pin GTPTEST11 output)
			(conn GTPTEST11 GTPTEST11 ==> GTPA1_DUAL GTPTEST11)
		)
		(element GTPTEST12 1
			(pin GTPTEST12 output)
			(conn GTPTEST12 GTPTEST12 ==> GTPA1_DUAL GTPTEST12)
		)
		(element GTPTEST13 1
			(pin GTPTEST13 output)
			(conn GTPTEST13 GTPTEST13 ==> GTPA1_DUAL GTPTEST13)
		)
		(element GTPTEST14 1
			(pin GTPTEST14 output)
			(conn GTPTEST14 GTPTEST14 ==> GTPA1_DUAL GTPTEST14)
		)
		(element GTPTEST15 1
			(pin GTPTEST15 output)
			(conn GTPTEST15 GTPTEST15 ==> GTPA1_DUAL GTPTEST15)
		)
		(element GTPTEST16 1
			(pin GTPTEST16 output)
			(conn GTPTEST16 GTPTEST16 ==> GTPA1_DUAL GTPTEST16)
		)
		(element GTPTEST17 1
			(pin GTPTEST17 output)
			(conn GTPTEST17 GTPTEST17 ==> GTPA1_DUAL GTPTEST17)
		)
		(element IGNORESIGDET0 1
			(pin IGNORESIGDET0 output)
			(conn IGNORESIGDET0 IGNORESIGDET0 ==> GTPA1_DUAL IGNORESIGDET0)
		)
		(element IGNORESIGDET1 1
			(pin IGNORESIGDET1 output)
			(conn IGNORESIGDET1 IGNORESIGDET1 ==> GTPA1_DUAL IGNORESIGDET1)
		)
		(element INTDATAWIDTH0 1
			(pin INTDATAWIDTH0 output)
			(conn INTDATAWIDTH0 INTDATAWIDTH0 ==> GTPA1_DUAL INTDATAWIDTH0)
		)
		(element INTDATAWIDTH1 1
			(pin INTDATAWIDTH1 output)
			(conn INTDATAWIDTH1 INTDATAWIDTH1 ==> GTPA1_DUAL INTDATAWIDTH1)
		)
		(element LOOPBACK00 1
			(pin LOOPBACK00 output)
			(conn LOOPBACK00 LOOPBACK00 ==> GTPA1_DUAL LOOPBACK00)
		)
		(element LOOPBACK01 1
			(pin LOOPBACK01 output)
			(conn LOOPBACK01 LOOPBACK01 ==> GTPA1_DUAL LOOPBACK01)
		)
		(element LOOPBACK02 1
			(pin LOOPBACK02 output)
			(conn LOOPBACK02 LOOPBACK02 ==> GTPA1_DUAL LOOPBACK02)
		)
		(element LOOPBACK10 1
			(pin LOOPBACK10 output)
			(conn LOOPBACK10 LOOPBACK10 ==> GTPA1_DUAL LOOPBACK10)
		)
		(element LOOPBACK11 1
			(pin LOOPBACK11 output)
			(conn LOOPBACK11 LOOPBACK11 ==> GTPA1_DUAL LOOPBACK11)
		)
		(element LOOPBACK12 1
			(pin LOOPBACK12 output)
			(conn LOOPBACK12 LOOPBACK12 ==> GTPA1_DUAL LOOPBACK12)
		)
		(element PHYSTATUS0 1
			(pin PHYSTATUS0 input)
			(conn PHYSTATUS0 PHYSTATUS0 <== GTPA1_DUAL PHYSTATUS0)
		)
		(element PHYSTATUS1 1
			(pin PHYSTATUS1 input)
			(conn PHYSTATUS1 PHYSTATUS1 <== GTPA1_DUAL PHYSTATUS1)
		)
		(element PLLCLK00 1
			(pin PLLCLK00 output)
			(conn PLLCLK00 PLLCLK00 ==> GTPA1_DUAL PLLCLK00)
		)
		(element PLLCLK01 1
			(pin PLLCLK01 output)
			(conn PLLCLK01 PLLCLK01 ==> GTPA1_DUAL PLLCLK01)
		)
		(element PLLCLK10 1
			(pin PLLCLK10 output)
			(conn PLLCLK10 PLLCLK10 ==> GTPA1_DUAL PLLCLK10)
		)
		(element PLLCLK11 1
			(pin PLLCLK11 output)
			(conn PLLCLK11 PLLCLK11 ==> GTPA1_DUAL PLLCLK11)
		)
		(element PLLLKDETEN0 1
			(pin PLLLKDETEN0 output)
			(conn PLLLKDETEN0 PLLLKDETEN0 ==> GTPA1_DUAL PLLLKDETEN0)
		)
		(element PLLLKDETEN1 1
			(pin PLLLKDETEN1 output)
			(conn PLLLKDETEN1 PLLLKDETEN1 ==> GTPA1_DUAL PLLLKDETEN1)
		)
		(element PLLLKDET0 1
			(pin PLLLKDET0 input)
			(conn PLLLKDET0 PLLLKDET0 <== GTPA1_DUAL PLLLKDET0)
		)
		(element PLLLKDET1 1
			(pin PLLLKDET1 input)
			(conn PLLLKDET1 PLLLKDET1 <== GTPA1_DUAL PLLLKDET1)
		)
		(element PLLPOWERDOWN0 1
			(pin PLLPOWERDOWN0 output)
			(conn PLLPOWERDOWN0 PLLPOWERDOWN0 ==> GTPA1_DUAL PLLPOWERDOWN0)
		)
		(element PLLPOWERDOWN1 1
			(pin PLLPOWERDOWN1 output)
			(conn PLLPOWERDOWN1 PLLPOWERDOWN1 ==> GTPA1_DUAL PLLPOWERDOWN1)
		)
		(element PRBSCNTRESET0 1
			(pin PRBSCNTRESET0 output)
			(conn PRBSCNTRESET0 PRBSCNTRESET0 ==> GTPA1_DUAL PRBSCNTRESET0)
		)
		(element PRBSCNTRESET1 1
			(pin PRBSCNTRESET1 output)
			(conn PRBSCNTRESET1 PRBSCNTRESET1 ==> GTPA1_DUAL PRBSCNTRESET1)
		)
		(element RCALINEAST0 1
			(pin RCALINEAST0 output)
			(conn RCALINEAST0 RCALINEAST0 ==> GTPA1_DUAL RCALINEAST0)
		)
		(element RCALINEAST1 1
			(pin RCALINEAST1 output)
			(conn RCALINEAST1 RCALINEAST1 ==> GTPA1_DUAL RCALINEAST1)
		)
		(element RCALINEAST2 1
			(pin RCALINEAST2 output)
			(conn RCALINEAST2 RCALINEAST2 ==> GTPA1_DUAL RCALINEAST2)
		)
		(element RCALINEAST3 1
			(pin RCALINEAST3 output)
			(conn RCALINEAST3 RCALINEAST3 ==> GTPA1_DUAL RCALINEAST3)
		)
		(element RCALINEAST4 1
			(pin RCALINEAST4 output)
			(conn RCALINEAST4 RCALINEAST4 ==> GTPA1_DUAL RCALINEAST4)
		)
		(element RCALINWEST0 1
			(pin RCALINWEST0 output)
			(conn RCALINWEST0 RCALINWEST0 ==> GTPA1_DUAL RCALINWEST0)
		)
		(element RCALINWEST1 1
			(pin RCALINWEST1 output)
			(conn RCALINWEST1 RCALINWEST1 ==> GTPA1_DUAL RCALINWEST1)
		)
		(element RCALINWEST2 1
			(pin RCALINWEST2 output)
			(conn RCALINWEST2 RCALINWEST2 ==> GTPA1_DUAL RCALINWEST2)
		)
		(element RCALINWEST3 1
			(pin RCALINWEST3 output)
			(conn RCALINWEST3 RCALINWEST3 ==> GTPA1_DUAL RCALINWEST3)
		)
		(element RCALINWEST4 1
			(pin RCALINWEST4 output)
			(conn RCALINWEST4 RCALINWEST4 ==> GTPA1_DUAL RCALINWEST4)
		)
		(element RCALOUTEAST0 1
			(pin RCALOUTEAST0 input)
			(conn RCALOUTEAST0 RCALOUTEAST0 <== GTPA1_DUAL RCALOUTEAST0)
		)
		(element RCALOUTEAST1 1
			(pin RCALOUTEAST1 input)
			(conn RCALOUTEAST1 RCALOUTEAST1 <== GTPA1_DUAL RCALOUTEAST1)
		)
		(element RCALOUTEAST2 1
			(pin RCALOUTEAST2 input)
			(conn RCALOUTEAST2 RCALOUTEAST2 <== GTPA1_DUAL RCALOUTEAST2)
		)
		(element RCALOUTEAST3 1
			(pin RCALOUTEAST3 input)
			(conn RCALOUTEAST3 RCALOUTEAST3 <== GTPA1_DUAL RCALOUTEAST3)
		)
		(element RCALOUTEAST4 1
			(pin RCALOUTEAST4 input)
			(conn RCALOUTEAST4 RCALOUTEAST4 <== GTPA1_DUAL RCALOUTEAST4)
		)
		(element RCALOUTWEST0 1
			(pin RCALOUTWEST0 input)
			(conn RCALOUTWEST0 RCALOUTWEST0 <== GTPA1_DUAL RCALOUTWEST0)
		)
		(element RCALOUTWEST1 1
			(pin RCALOUTWEST1 input)
			(conn RCALOUTWEST1 RCALOUTWEST1 <== GTPA1_DUAL RCALOUTWEST1)
		)
		(element RCALOUTWEST2 1
			(pin RCALOUTWEST2 input)
			(conn RCALOUTWEST2 RCALOUTWEST2 <== GTPA1_DUAL RCALOUTWEST2)
		)
		(element RCALOUTWEST3 1
			(pin RCALOUTWEST3 input)
			(conn RCALOUTWEST3 RCALOUTWEST3 <== GTPA1_DUAL RCALOUTWEST3)
		)
		(element RCALOUTWEST4 1
			(pin RCALOUTWEST4 input)
			(conn RCALOUTWEST4 RCALOUTWEST4 <== GTPA1_DUAL RCALOUTWEST4)
		)
		(element REFCLKOUT0 1
			(pin REFCLKOUT0 input)
			(conn REFCLKOUT0 REFCLKOUT0 <== GTPA1_DUAL REFCLKOUT0)
		)
		(element REFCLKOUT1 1
			(pin REFCLKOUT1 input)
			(conn REFCLKOUT1 REFCLKOUT1 <== GTPA1_DUAL REFCLKOUT1)
		)
		(element REFCLKPLL0 1
			(pin REFCLKPLL0 input)
			(conn REFCLKPLL0 REFCLKPLL0 <== GTPA1_DUAL REFCLKPLL0)
		)
		(element REFCLKPLL1 1
			(pin REFCLKPLL1 input)
			(conn REFCLKPLL1 REFCLKPLL1 <== GTPA1_DUAL REFCLKPLL1)
		)
		(element REFCLKPWRDNB0 1
			(pin REFCLKPWRDNB0 output)
			(conn REFCLKPWRDNB0 REFCLKPWRDNB0 ==> GTPA1_DUAL REFCLKPWRDNB0)
		)
		(element REFCLKPWRDNB1 1
			(pin REFCLKPWRDNB1 output)
			(conn REFCLKPWRDNB1 REFCLKPWRDNB1 ==> GTPA1_DUAL REFCLKPWRDNB1)
		)
		(element REFSELDYPLL00 1
			(pin REFSELDYPLL00 output)
			(conn REFSELDYPLL00 REFSELDYPLL00 ==> GTPA1_DUAL REFSELDYPLL00)
		)
		(element REFSELDYPLL01 1
			(pin REFSELDYPLL01 output)
			(conn REFSELDYPLL01 REFSELDYPLL01 ==> GTPA1_DUAL REFSELDYPLL01)
		)
		(element REFSELDYPLL02 1
			(pin REFSELDYPLL02 output)
			(conn REFSELDYPLL02 REFSELDYPLL02 ==> GTPA1_DUAL REFSELDYPLL02)
		)
		(element REFSELDYPLL10 1
			(pin REFSELDYPLL10 output)
			(conn REFSELDYPLL10 REFSELDYPLL10 ==> GTPA1_DUAL REFSELDYPLL10)
		)
		(element REFSELDYPLL11 1
			(pin REFSELDYPLL11 output)
			(conn REFSELDYPLL11 REFSELDYPLL11 ==> GTPA1_DUAL REFSELDYPLL11)
		)
		(element REFSELDYPLL12 1
			(pin REFSELDYPLL12 output)
			(conn REFSELDYPLL12 REFSELDYPLL12 ==> GTPA1_DUAL REFSELDYPLL12)
		)
		(element RESETDONE0 1
			(pin RESETDONE0 input)
			(conn RESETDONE0 RESETDONE0 <== GTPA1_DUAL RESETDONE0)
		)
		(element RESETDONE1 1
			(pin RESETDONE1 input)
			(conn RESETDONE1 RESETDONE1 <== GTPA1_DUAL RESETDONE1)
		)
		(element RXBUFRESET0 1
			(pin RXBUFRESET0 output)
			(conn RXBUFRESET0 RXBUFRESET0 ==> GTPA1_DUAL RXBUFRESET0)
		)
		(element RXBUFRESET1 1
			(pin RXBUFRESET1 output)
			(conn RXBUFRESET1 RXBUFRESET1 ==> GTPA1_DUAL RXBUFRESET1)
		)
		(element RXBUFSTATUS00 1
			(pin RXBUFSTATUS00 input)
			(conn RXBUFSTATUS00 RXBUFSTATUS00 <== GTPA1_DUAL RXBUFSTATUS00)
		)
		(element RXBUFSTATUS01 1
			(pin RXBUFSTATUS01 input)
			(conn RXBUFSTATUS01 RXBUFSTATUS01 <== GTPA1_DUAL RXBUFSTATUS01)
		)
		(element RXBUFSTATUS02 1
			(pin RXBUFSTATUS02 input)
			(conn RXBUFSTATUS02 RXBUFSTATUS02 <== GTPA1_DUAL RXBUFSTATUS02)
		)
		(element RXBUFSTATUS10 1
			(pin RXBUFSTATUS10 input)
			(conn RXBUFSTATUS10 RXBUFSTATUS10 <== GTPA1_DUAL RXBUFSTATUS10)
		)
		(element RXBUFSTATUS11 1
			(pin RXBUFSTATUS11 input)
			(conn RXBUFSTATUS11 RXBUFSTATUS11 <== GTPA1_DUAL RXBUFSTATUS11)
		)
		(element RXBUFSTATUS12 1
			(pin RXBUFSTATUS12 input)
			(conn RXBUFSTATUS12 RXBUFSTATUS12 <== GTPA1_DUAL RXBUFSTATUS12)
		)
		(element RXBYTEISALIGNED0 1
			(pin RXBYTEISALIGNED0 input)
			(conn RXBYTEISALIGNED0 RXBYTEISALIGNED0 <== GTPA1_DUAL RXBYTEISALIGNED0)
		)
		(element RXBYTEISALIGNED1 1
			(pin RXBYTEISALIGNED1 input)
			(conn RXBYTEISALIGNED1 RXBYTEISALIGNED1 <== GTPA1_DUAL RXBYTEISALIGNED1)
		)
		(element RXBYTEREALIGN0 1
			(pin RXBYTEREALIGN0 input)
			(conn RXBYTEREALIGN0 RXBYTEREALIGN0 <== GTPA1_DUAL RXBYTEREALIGN0)
		)
		(element RXBYTEREALIGN1 1
			(pin RXBYTEREALIGN1 input)
			(conn RXBYTEREALIGN1 RXBYTEREALIGN1 <== GTPA1_DUAL RXBYTEREALIGN1)
		)
		(element RXCDRRESET0 1
			(pin RXCDRRESET0 output)
			(conn RXCDRRESET0 RXCDRRESET0 ==> GTPA1_DUAL RXCDRRESET0)
		)
		(element RXCDRRESET1 1
			(pin RXCDRRESET1 output)
			(conn RXCDRRESET1 RXCDRRESET1 ==> GTPA1_DUAL RXCDRRESET1)
		)
		(element RXCHANBONDSEQ0 1
			(pin RXCHANBONDSEQ0 input)
			(conn RXCHANBONDSEQ0 RXCHANBONDSEQ0 <== GTPA1_DUAL RXCHANBONDSEQ0)
		)
		(element RXCHANBONDSEQ1 1
			(pin RXCHANBONDSEQ1 input)
			(conn RXCHANBONDSEQ1 RXCHANBONDSEQ1 <== GTPA1_DUAL RXCHANBONDSEQ1)
		)
		(element RXCHANISALIGNED0 1
			(pin RXCHANISALIGNED0 input)
			(conn RXCHANISALIGNED0 RXCHANISALIGNED0 <== GTPA1_DUAL RXCHANISALIGNED0)
		)
		(element RXCHANISALIGNED1 1
			(pin RXCHANISALIGNED1 input)
			(conn RXCHANISALIGNED1 RXCHANISALIGNED1 <== GTPA1_DUAL RXCHANISALIGNED1)
		)
		(element RXCHANREALIGN0 1
			(pin RXCHANREALIGN0 input)
			(conn RXCHANREALIGN0 RXCHANREALIGN0 <== GTPA1_DUAL RXCHANREALIGN0)
		)
		(element RXCHANREALIGN1 1
			(pin RXCHANREALIGN1 input)
			(conn RXCHANREALIGN1 RXCHANREALIGN1 <== GTPA1_DUAL RXCHANREALIGN1)
		)
		(element RXCHARISCOMMA00 1
			(pin RXCHARISCOMMA00 input)
			(conn RXCHARISCOMMA00 RXCHARISCOMMA00 <== GTPA1_DUAL RXCHARISCOMMA00)
		)
		(element RXCHARISCOMMA01 1
			(pin RXCHARISCOMMA01 input)
			(conn RXCHARISCOMMA01 RXCHARISCOMMA01 <== GTPA1_DUAL RXCHARISCOMMA01)
		)
		(element RXCHARISCOMMA02 1
			(pin RXCHARISCOMMA02 input)
			(conn RXCHARISCOMMA02 RXCHARISCOMMA02 <== GTPA1_DUAL RXCHARISCOMMA02)
		)
		(element RXCHARISCOMMA03 1
			(pin RXCHARISCOMMA03 input)
			(conn RXCHARISCOMMA03 RXCHARISCOMMA03 <== GTPA1_DUAL RXCHARISCOMMA03)
		)
		(element RXCHARISCOMMA10 1
			(pin RXCHARISCOMMA10 input)
			(conn RXCHARISCOMMA10 RXCHARISCOMMA10 <== GTPA1_DUAL RXCHARISCOMMA10)
		)
		(element RXCHARISCOMMA11 1
			(pin RXCHARISCOMMA11 input)
			(conn RXCHARISCOMMA11 RXCHARISCOMMA11 <== GTPA1_DUAL RXCHARISCOMMA11)
		)
		(element RXCHARISCOMMA12 1
			(pin RXCHARISCOMMA12 input)
			(conn RXCHARISCOMMA12 RXCHARISCOMMA12 <== GTPA1_DUAL RXCHARISCOMMA12)
		)
		(element RXCHARISCOMMA13 1
			(pin RXCHARISCOMMA13 input)
			(conn RXCHARISCOMMA13 RXCHARISCOMMA13 <== GTPA1_DUAL RXCHARISCOMMA13)
		)
		(element RXCHARISK00 1
			(pin RXCHARISK00 input)
			(conn RXCHARISK00 RXCHARISK00 <== GTPA1_DUAL RXCHARISK00)
		)
		(element RXCHARISK01 1
			(pin RXCHARISK01 input)
			(conn RXCHARISK01 RXCHARISK01 <== GTPA1_DUAL RXCHARISK01)
		)
		(element RXCHARISK02 1
			(pin RXCHARISK02 input)
			(conn RXCHARISK02 RXCHARISK02 <== GTPA1_DUAL RXCHARISK02)
		)
		(element RXCHARISK03 1
			(pin RXCHARISK03 input)
			(conn RXCHARISK03 RXCHARISK03 <== GTPA1_DUAL RXCHARISK03)
		)
		(element RXCHARISK10 1
			(pin RXCHARISK10 input)
			(conn RXCHARISK10 RXCHARISK10 <== GTPA1_DUAL RXCHARISK10)
		)
		(element RXCHARISK11 1
			(pin RXCHARISK11 input)
			(conn RXCHARISK11 RXCHARISK11 <== GTPA1_DUAL RXCHARISK11)
		)
		(element RXCHARISK12 1
			(pin RXCHARISK12 input)
			(conn RXCHARISK12 RXCHARISK12 <== GTPA1_DUAL RXCHARISK12)
		)
		(element RXCHARISK13 1
			(pin RXCHARISK13 input)
			(conn RXCHARISK13 RXCHARISK13 <== GTPA1_DUAL RXCHARISK13)
		)
		(element RXCHBONDI0 1
			(pin RXCHBONDI0 output)
			(conn RXCHBONDI0 RXCHBONDI0 ==> GTPA1_DUAL RXCHBONDI0)
		)
		(element RXCHBONDI1 1
			(pin RXCHBONDI1 output)
			(conn RXCHBONDI1 RXCHBONDI1 ==> GTPA1_DUAL RXCHBONDI1)
		)
		(element RXCHBONDI2 1
			(pin RXCHBONDI2 output)
			(conn RXCHBONDI2 RXCHBONDI2 ==> GTPA1_DUAL RXCHBONDI2)
		)
		(element RXCHBONDMASTER0 1
			(pin RXCHBONDMASTER0 output)
			(conn RXCHBONDMASTER0 RXCHBONDMASTER0 ==> GTPA1_DUAL RXCHBONDMASTER0)
		)
		(element RXCHBONDMASTER1 1
			(pin RXCHBONDMASTER1 output)
			(conn RXCHBONDMASTER1 RXCHBONDMASTER1 ==> GTPA1_DUAL RXCHBONDMASTER1)
		)
		(element RXCHBONDO0 1
			(pin RXCHBONDO0 input)
			(conn RXCHBONDO0 RXCHBONDO0 <== GTPA1_DUAL RXCHBONDO0)
		)
		(element RXCHBONDO1 1
			(pin RXCHBONDO1 input)
			(conn RXCHBONDO1 RXCHBONDO1 <== GTPA1_DUAL RXCHBONDO1)
		)
		(element RXCHBONDO2 1
			(pin RXCHBONDO2 input)
			(conn RXCHBONDO2 RXCHBONDO2 <== GTPA1_DUAL RXCHBONDO2)
		)
		(element RXCHBONDSLAVE0 1
			(pin RXCHBONDSLAVE0 output)
			(conn RXCHBONDSLAVE0 RXCHBONDSLAVE0 ==> GTPA1_DUAL RXCHBONDSLAVE0)
		)
		(element RXCHBONDSLAVE1 1
			(pin RXCHBONDSLAVE1 output)
			(conn RXCHBONDSLAVE1 RXCHBONDSLAVE1 ==> GTPA1_DUAL RXCHBONDSLAVE1)
		)
		(element RXCLKCORCNT00 1
			(pin RXCLKCORCNT00 input)
			(conn RXCLKCORCNT00 RXCLKCORCNT00 <== GTPA1_DUAL RXCLKCORCNT00)
		)
		(element RXCLKCORCNT01 1
			(pin RXCLKCORCNT01 input)
			(conn RXCLKCORCNT01 RXCLKCORCNT01 <== GTPA1_DUAL RXCLKCORCNT01)
		)
		(element RXCLKCORCNT02 1
			(pin RXCLKCORCNT02 input)
			(conn RXCLKCORCNT02 RXCLKCORCNT02 <== GTPA1_DUAL RXCLKCORCNT02)
		)
		(element RXCLKCORCNT10 1
			(pin RXCLKCORCNT10 input)
			(conn RXCLKCORCNT10 RXCLKCORCNT10 <== GTPA1_DUAL RXCLKCORCNT10)
		)
		(element RXCLKCORCNT11 1
			(pin RXCLKCORCNT11 input)
			(conn RXCLKCORCNT11 RXCLKCORCNT11 <== GTPA1_DUAL RXCLKCORCNT11)
		)
		(element RXCLKCORCNT12 1
			(pin RXCLKCORCNT12 input)
			(conn RXCLKCORCNT12 RXCLKCORCNT12 <== GTPA1_DUAL RXCLKCORCNT12)
		)
		(element RXCOMMADETUSE0 1
			(pin RXCOMMADETUSE0 output)
			(conn RXCOMMADETUSE0 RXCOMMADETUSE0 ==> GTPA1_DUAL RXCOMMADETUSE0)
		)
		(element RXCOMMADETUSE1 1
			(pin RXCOMMADETUSE1 output)
			(conn RXCOMMADETUSE1 RXCOMMADETUSE1 ==> GTPA1_DUAL RXCOMMADETUSE1)
		)
		(element RXCOMMADET0 1
			(pin RXCOMMADET0 input)
			(conn RXCOMMADET0 RXCOMMADET0 <== GTPA1_DUAL RXCOMMADET0)
		)
		(element RXCOMMADET1 1
			(pin RXCOMMADET1 input)
			(conn RXCOMMADET1 RXCOMMADET1 <== GTPA1_DUAL RXCOMMADET1)
		)
		(element RXDATAWIDTH00 1
			(pin RXDATAWIDTH00 output)
			(conn RXDATAWIDTH00 RXDATAWIDTH00 ==> GTPA1_DUAL RXDATAWIDTH00)
		)
		(element RXDATAWIDTH01 1
			(pin RXDATAWIDTH01 output)
			(conn RXDATAWIDTH01 RXDATAWIDTH01 ==> GTPA1_DUAL RXDATAWIDTH01)
		)
		(element RXDATAWIDTH10 1
			(pin RXDATAWIDTH10 output)
			(conn RXDATAWIDTH10 RXDATAWIDTH10 ==> GTPA1_DUAL RXDATAWIDTH10)
		)
		(element RXDATAWIDTH11 1
			(pin RXDATAWIDTH11 output)
			(conn RXDATAWIDTH11 RXDATAWIDTH11 ==> GTPA1_DUAL RXDATAWIDTH11)
		)
		(element RXDATA00 1
			(pin RXDATA00 input)
			(conn RXDATA00 RXDATA00 <== GTPA1_DUAL RXDATA00)
		)
		(element RXDATA01 1
			(pin RXDATA01 input)
			(conn RXDATA01 RXDATA01 <== GTPA1_DUAL RXDATA01)
		)
		(element RXDATA02 1
			(pin RXDATA02 input)
			(conn RXDATA02 RXDATA02 <== GTPA1_DUAL RXDATA02)
		)
		(element RXDATA03 1
			(pin RXDATA03 input)
			(conn RXDATA03 RXDATA03 <== GTPA1_DUAL RXDATA03)
		)
		(element RXDATA04 1
			(pin RXDATA04 input)
			(conn RXDATA04 RXDATA04 <== GTPA1_DUAL RXDATA04)
		)
		(element RXDATA05 1
			(pin RXDATA05 input)
			(conn RXDATA05 RXDATA05 <== GTPA1_DUAL RXDATA05)
		)
		(element RXDATA06 1
			(pin RXDATA06 input)
			(conn RXDATA06 RXDATA06 <== GTPA1_DUAL RXDATA06)
		)
		(element RXDATA07 1
			(pin RXDATA07 input)
			(conn RXDATA07 RXDATA07 <== GTPA1_DUAL RXDATA07)
		)
		(element RXDATA08 1
			(pin RXDATA08 input)
			(conn RXDATA08 RXDATA08 <== GTPA1_DUAL RXDATA08)
		)
		(element RXDATA09 1
			(pin RXDATA09 input)
			(conn RXDATA09 RXDATA09 <== GTPA1_DUAL RXDATA09)
		)
		(element RXDATA010 1
			(pin RXDATA010 input)
			(conn RXDATA010 RXDATA010 <== GTPA1_DUAL RXDATA010)
		)
		(element RXDATA10 1
			(pin RXDATA10 input)
			(conn RXDATA10 RXDATA10 <== GTPA1_DUAL RXDATA10)
		)
		(element RXDATA011 1
			(pin RXDATA011 input)
			(conn RXDATA011 RXDATA011 <== GTPA1_DUAL RXDATA011)
		)
		(element RXDATA11 1
			(pin RXDATA11 input)
			(conn RXDATA11 RXDATA11 <== GTPA1_DUAL RXDATA11)
		)
		(element RXDATA012 1
			(pin RXDATA012 input)
			(conn RXDATA012 RXDATA012 <== GTPA1_DUAL RXDATA012)
		)
		(element RXDATA12 1
			(pin RXDATA12 input)
			(conn RXDATA12 RXDATA12 <== GTPA1_DUAL RXDATA12)
		)
		(element RXDATA013 1
			(pin RXDATA013 input)
			(conn RXDATA013 RXDATA013 <== GTPA1_DUAL RXDATA013)
		)
		(element RXDATA13 1
			(pin RXDATA13 input)
			(conn RXDATA13 RXDATA13 <== GTPA1_DUAL RXDATA13)
		)
		(element RXDATA014 1
			(pin RXDATA014 input)
			(conn RXDATA014 RXDATA014 <== GTPA1_DUAL RXDATA014)
		)
		(element RXDATA14 1
			(pin RXDATA14 input)
			(conn RXDATA14 RXDATA14 <== GTPA1_DUAL RXDATA14)
		)
		(element RXDATA015 1
			(pin RXDATA015 input)
			(conn RXDATA015 RXDATA015 <== GTPA1_DUAL RXDATA015)
		)
		(element RXDATA15 1
			(pin RXDATA15 input)
			(conn RXDATA15 RXDATA15 <== GTPA1_DUAL RXDATA15)
		)
		(element RXDATA016 1
			(pin RXDATA016 input)
			(conn RXDATA016 RXDATA016 <== GTPA1_DUAL RXDATA016)
		)
		(element RXDATA16 1
			(pin RXDATA16 input)
			(conn RXDATA16 RXDATA16 <== GTPA1_DUAL RXDATA16)
		)
		(element RXDATA017 1
			(pin RXDATA017 input)
			(conn RXDATA017 RXDATA017 <== GTPA1_DUAL RXDATA017)
		)
		(element RXDATA17 1
			(pin RXDATA17 input)
			(conn RXDATA17 RXDATA17 <== GTPA1_DUAL RXDATA17)
		)
		(element RXDATA018 1
			(pin RXDATA018 input)
			(conn RXDATA018 RXDATA018 <== GTPA1_DUAL RXDATA018)
		)
		(element RXDATA18 1
			(pin RXDATA18 input)
			(conn RXDATA18 RXDATA18 <== GTPA1_DUAL RXDATA18)
		)
		(element RXDATA019 1
			(pin RXDATA019 input)
			(conn RXDATA019 RXDATA019 <== GTPA1_DUAL RXDATA019)
		)
		(element RXDATA19 1
			(pin RXDATA19 input)
			(conn RXDATA19 RXDATA19 <== GTPA1_DUAL RXDATA19)
		)
		(element RXDATA020 1
			(pin RXDATA020 input)
			(conn RXDATA020 RXDATA020 <== GTPA1_DUAL RXDATA020)
		)
		(element RXDATA021 1
			(pin RXDATA021 input)
			(conn RXDATA021 RXDATA021 <== GTPA1_DUAL RXDATA021)
		)
		(element RXDATA022 1
			(pin RXDATA022 input)
			(conn RXDATA022 RXDATA022 <== GTPA1_DUAL RXDATA022)
		)
		(element RXDATA023 1
			(pin RXDATA023 input)
			(conn RXDATA023 RXDATA023 <== GTPA1_DUAL RXDATA023)
		)
		(element RXDATA024 1
			(pin RXDATA024 input)
			(conn RXDATA024 RXDATA024 <== GTPA1_DUAL RXDATA024)
		)
		(element RXDATA025 1
			(pin RXDATA025 input)
			(conn RXDATA025 RXDATA025 <== GTPA1_DUAL RXDATA025)
		)
		(element RXDATA026 1
			(pin RXDATA026 input)
			(conn RXDATA026 RXDATA026 <== GTPA1_DUAL RXDATA026)
		)
		(element RXDATA027 1
			(pin RXDATA027 input)
			(conn RXDATA027 RXDATA027 <== GTPA1_DUAL RXDATA027)
		)
		(element RXDATA028 1
			(pin RXDATA028 input)
			(conn RXDATA028 RXDATA028 <== GTPA1_DUAL RXDATA028)
		)
		(element RXDATA029 1
			(pin RXDATA029 input)
			(conn RXDATA029 RXDATA029 <== GTPA1_DUAL RXDATA029)
		)
		(element RXDATA030 1
			(pin RXDATA030 input)
			(conn RXDATA030 RXDATA030 <== GTPA1_DUAL RXDATA030)
		)
		(element RXDATA031 1
			(pin RXDATA031 input)
			(conn RXDATA031 RXDATA031 <== GTPA1_DUAL RXDATA031)
		)
		(element RXDATA110 1
			(pin RXDATA110 input)
			(conn RXDATA110 RXDATA110 <== GTPA1_DUAL RXDATA110)
		)
		(element RXDATA111 1
			(pin RXDATA111 input)
			(conn RXDATA111 RXDATA111 <== GTPA1_DUAL RXDATA111)
		)
		(element RXDATA112 1
			(pin RXDATA112 input)
			(conn RXDATA112 RXDATA112 <== GTPA1_DUAL RXDATA112)
		)
		(element RXDATA113 1
			(pin RXDATA113 input)
			(conn RXDATA113 RXDATA113 <== GTPA1_DUAL RXDATA113)
		)
		(element RXDATA114 1
			(pin RXDATA114 input)
			(conn RXDATA114 RXDATA114 <== GTPA1_DUAL RXDATA114)
		)
		(element RXDATA115 1
			(pin RXDATA115 input)
			(conn RXDATA115 RXDATA115 <== GTPA1_DUAL RXDATA115)
		)
		(element RXDATA116 1
			(pin RXDATA116 input)
			(conn RXDATA116 RXDATA116 <== GTPA1_DUAL RXDATA116)
		)
		(element RXDATA117 1
			(pin RXDATA117 input)
			(conn RXDATA117 RXDATA117 <== GTPA1_DUAL RXDATA117)
		)
		(element RXDATA118 1
			(pin RXDATA118 input)
			(conn RXDATA118 RXDATA118 <== GTPA1_DUAL RXDATA118)
		)
		(element RXDATA119 1
			(pin RXDATA119 input)
			(conn RXDATA119 RXDATA119 <== GTPA1_DUAL RXDATA119)
		)
		(element RXDATA120 1
			(pin RXDATA120 input)
			(conn RXDATA120 RXDATA120 <== GTPA1_DUAL RXDATA120)
		)
		(element RXDATA121 1
			(pin RXDATA121 input)
			(conn RXDATA121 RXDATA121 <== GTPA1_DUAL RXDATA121)
		)
		(element RXDATA122 1
			(pin RXDATA122 input)
			(conn RXDATA122 RXDATA122 <== GTPA1_DUAL RXDATA122)
		)
		(element RXDATA123 1
			(pin RXDATA123 input)
			(conn RXDATA123 RXDATA123 <== GTPA1_DUAL RXDATA123)
		)
		(element RXDATA124 1
			(pin RXDATA124 input)
			(conn RXDATA124 RXDATA124 <== GTPA1_DUAL RXDATA124)
		)
		(element RXDATA125 1
			(pin RXDATA125 input)
			(conn RXDATA125 RXDATA125 <== GTPA1_DUAL RXDATA125)
		)
		(element RXDATA126 1
			(pin RXDATA126 input)
			(conn RXDATA126 RXDATA126 <== GTPA1_DUAL RXDATA126)
		)
		(element RXDATA127 1
			(pin RXDATA127 input)
			(conn RXDATA127 RXDATA127 <== GTPA1_DUAL RXDATA127)
		)
		(element RXDATA128 1
			(pin RXDATA128 input)
			(conn RXDATA128 RXDATA128 <== GTPA1_DUAL RXDATA128)
		)
		(element RXDATA129 1
			(pin RXDATA129 input)
			(conn RXDATA129 RXDATA129 <== GTPA1_DUAL RXDATA129)
		)
		(element RXDATA130 1
			(pin RXDATA130 input)
			(conn RXDATA130 RXDATA130 <== GTPA1_DUAL RXDATA130)
		)
		(element RXDATA131 1
			(pin RXDATA131 input)
			(conn RXDATA131 RXDATA131 <== GTPA1_DUAL RXDATA131)
		)
		(element RXDEC8B10BUSE0 1
			(pin RXDEC8B10BUSE0 output)
			(conn RXDEC8B10BUSE0 RXDEC8B10BUSE0 ==> GTPA1_DUAL RXDEC8B10BUSE0)
		)
		(element RXDEC8B10BUSE1 1
			(pin RXDEC8B10BUSE1 output)
			(conn RXDEC8B10BUSE1 RXDEC8B10BUSE1 ==> GTPA1_DUAL RXDEC8B10BUSE1)
		)
		(element RXDISPERR00 1
			(pin RXDISPERR00 input)
			(conn RXDISPERR00 RXDISPERR00 <== GTPA1_DUAL RXDISPERR00)
		)
		(element RXDISPERR01 1
			(pin RXDISPERR01 input)
			(conn RXDISPERR01 RXDISPERR01 <== GTPA1_DUAL RXDISPERR01)
		)
		(element RXDISPERR02 1
			(pin RXDISPERR02 input)
			(conn RXDISPERR02 RXDISPERR02 <== GTPA1_DUAL RXDISPERR02)
		)
		(element RXDISPERR03 1
			(pin RXDISPERR03 input)
			(conn RXDISPERR03 RXDISPERR03 <== GTPA1_DUAL RXDISPERR03)
		)
		(element RXDISPERR10 1
			(pin RXDISPERR10 input)
			(conn RXDISPERR10 RXDISPERR10 <== GTPA1_DUAL RXDISPERR10)
		)
		(element RXDISPERR11 1
			(pin RXDISPERR11 input)
			(conn RXDISPERR11 RXDISPERR11 <== GTPA1_DUAL RXDISPERR11)
		)
		(element RXDISPERR12 1
			(pin RXDISPERR12 input)
			(conn RXDISPERR12 RXDISPERR12 <== GTPA1_DUAL RXDISPERR12)
		)
		(element RXDISPERR13 1
			(pin RXDISPERR13 input)
			(conn RXDISPERR13 RXDISPERR13 <== GTPA1_DUAL RXDISPERR13)
		)
		(element RXELECIDLE0 1
			(pin RXELECIDLE0 input)
			(conn RXELECIDLE0 RXELECIDLE0 <== GTPA1_DUAL RXELECIDLE0)
		)
		(element RXELECIDLE1 1
			(pin RXELECIDLE1 input)
			(conn RXELECIDLE1 RXELECIDLE1 <== GTPA1_DUAL RXELECIDLE1)
		)
		(element RXENCHANSYNC0 1
			(pin RXENCHANSYNC0 output)
			(conn RXENCHANSYNC0 RXENCHANSYNC0 ==> GTPA1_DUAL RXENCHANSYNC0)
		)
		(element RXENCHANSYNC1 1
			(pin RXENCHANSYNC1 output)
			(conn RXENCHANSYNC1 RXENCHANSYNC1 ==> GTPA1_DUAL RXENCHANSYNC1)
		)
		(element RXENMCOMMAALIGN0 1
			(pin RXENMCOMMAALIGN0 output)
			(conn RXENMCOMMAALIGN0 RXENMCOMMAALIGN0 ==> GTPA1_DUAL RXENMCOMMAALIGN0)
		)
		(element RXENMCOMMAALIGN1 1
			(pin RXENMCOMMAALIGN1 output)
			(conn RXENMCOMMAALIGN1 RXENMCOMMAALIGN1 ==> GTPA1_DUAL RXENMCOMMAALIGN1)
		)
		(element RXENPCOMMAALIGN0 1
			(pin RXENPCOMMAALIGN0 output)
			(conn RXENPCOMMAALIGN0 RXENPCOMMAALIGN0 ==> GTPA1_DUAL RXENPCOMMAALIGN0)
		)
		(element RXENPCOMMAALIGN1 1
			(pin RXENPCOMMAALIGN1 output)
			(conn RXENPCOMMAALIGN1 RXENPCOMMAALIGN1 ==> GTPA1_DUAL RXENPCOMMAALIGN1)
		)
		(element RXENPMAPHASEALIGN0 1
			(pin RXENPMAPHASEALIGN0 output)
			(conn RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0 ==> GTPA1_DUAL RXENPMAPHASEALIGN0)
		)
		(element RXENPMAPHASEALIGN1 1
			(pin RXENPMAPHASEALIGN1 output)
			(conn RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1 ==> GTPA1_DUAL RXENPMAPHASEALIGN1)
		)
		(element RXENPRBSTST00 1
			(pin RXENPRBSTST00 output)
			(conn RXENPRBSTST00 RXENPRBSTST00 ==> GTPA1_DUAL RXENPRBSTST00)
		)
		(element RXENPRBSTST01 1
			(pin RXENPRBSTST01 output)
			(conn RXENPRBSTST01 RXENPRBSTST01 ==> GTPA1_DUAL RXENPRBSTST01)
		)
		(element RXENPRBSTST02 1
			(pin RXENPRBSTST02 output)
			(conn RXENPRBSTST02 RXENPRBSTST02 ==> GTPA1_DUAL RXENPRBSTST02)
		)
		(element RXENPRBSTST10 1
			(pin RXENPRBSTST10 output)
			(conn RXENPRBSTST10 RXENPRBSTST10 ==> GTPA1_DUAL RXENPRBSTST10)
		)
		(element RXENPRBSTST11 1
			(pin RXENPRBSTST11 output)
			(conn RXENPRBSTST11 RXENPRBSTST11 ==> GTPA1_DUAL RXENPRBSTST11)
		)
		(element RXENPRBSTST12 1
			(pin RXENPRBSTST12 output)
			(conn RXENPRBSTST12 RXENPRBSTST12 ==> GTPA1_DUAL RXENPRBSTST12)
		)
		(element RXEQMIX00 1
			(pin RXEQMIX00 output)
			(conn RXEQMIX00 RXEQMIX00 ==> GTPA1_DUAL RXEQMIX00)
		)
		(element RXEQMIX01 1
			(pin RXEQMIX01 output)
			(conn RXEQMIX01 RXEQMIX01 ==> GTPA1_DUAL RXEQMIX01)
		)
		(element RXEQMIX10 1
			(pin RXEQMIX10 output)
			(conn RXEQMIX10 RXEQMIX10 ==> GTPA1_DUAL RXEQMIX10)
		)
		(element RXEQMIX11 1
			(pin RXEQMIX11 output)
			(conn RXEQMIX11 RXEQMIX11 ==> GTPA1_DUAL RXEQMIX11)
		)
		(element RXLOSSOFSYNC00 1
			(pin RXLOSSOFSYNC00 input)
			(conn RXLOSSOFSYNC00 RXLOSSOFSYNC00 <== GTPA1_DUAL RXLOSSOFSYNC00)
		)
		(element RXLOSSOFSYNC01 1
			(pin RXLOSSOFSYNC01 input)
			(conn RXLOSSOFSYNC01 RXLOSSOFSYNC01 <== GTPA1_DUAL RXLOSSOFSYNC01)
		)
		(element RXLOSSOFSYNC10 1
			(pin RXLOSSOFSYNC10 input)
			(conn RXLOSSOFSYNC10 RXLOSSOFSYNC10 <== GTPA1_DUAL RXLOSSOFSYNC10)
		)
		(element RXLOSSOFSYNC11 1
			(pin RXLOSSOFSYNC11 input)
			(conn RXLOSSOFSYNC11 RXLOSSOFSYNC11 <== GTPA1_DUAL RXLOSSOFSYNC11)
		)
		(element RXNOTINTABLE00 1
			(pin RXNOTINTABLE00 input)
			(conn RXNOTINTABLE00 RXNOTINTABLE00 <== GTPA1_DUAL RXNOTINTABLE00)
		)
		(element RXNOTINTABLE01 1
			(pin RXNOTINTABLE01 input)
			(conn RXNOTINTABLE01 RXNOTINTABLE01 <== GTPA1_DUAL RXNOTINTABLE01)
		)
		(element RXNOTINTABLE02 1
			(pin RXNOTINTABLE02 input)
			(conn RXNOTINTABLE02 RXNOTINTABLE02 <== GTPA1_DUAL RXNOTINTABLE02)
		)
		(element RXNOTINTABLE03 1
			(pin RXNOTINTABLE03 input)
			(conn RXNOTINTABLE03 RXNOTINTABLE03 <== GTPA1_DUAL RXNOTINTABLE03)
		)
		(element RXNOTINTABLE10 1
			(pin RXNOTINTABLE10 input)
			(conn RXNOTINTABLE10 RXNOTINTABLE10 <== GTPA1_DUAL RXNOTINTABLE10)
		)
		(element RXNOTINTABLE11 1
			(pin RXNOTINTABLE11 input)
			(conn RXNOTINTABLE11 RXNOTINTABLE11 <== GTPA1_DUAL RXNOTINTABLE11)
		)
		(element RXNOTINTABLE12 1
			(pin RXNOTINTABLE12 input)
			(conn RXNOTINTABLE12 RXNOTINTABLE12 <== GTPA1_DUAL RXNOTINTABLE12)
		)
		(element RXNOTINTABLE13 1
			(pin RXNOTINTABLE13 input)
			(conn RXNOTINTABLE13 RXNOTINTABLE13 <== GTPA1_DUAL RXNOTINTABLE13)
		)
		(element RXN0 1
			(pin RXN0 output)
			(conn RXN0 RXN0 ==> GTPA1_DUAL RXN0)
		)
		(element RXN1 1
			(pin RXN1 output)
			(conn RXN1 RXN1 ==> GTPA1_DUAL RXN1)
		)
		(element RXPMASETPHASE0 1
			(pin RXPMASETPHASE0 output)
			(conn RXPMASETPHASE0 RXPMASETPHASE0 ==> GTPA1_DUAL RXPMASETPHASE0)
		)
		(element RXPMASETPHASE1 1
			(pin RXPMASETPHASE1 output)
			(conn RXPMASETPHASE1 RXPMASETPHASE1 ==> GTPA1_DUAL RXPMASETPHASE1)
		)
		(element RXPOLARITY0 1
			(pin RXPOLARITY0 output)
			(conn RXPOLARITY0 RXPOLARITY0 ==> GTPA1_DUAL RXPOLARITY0)
		)
		(element RXPOLARITY1 1
			(pin RXPOLARITY1 output)
			(conn RXPOLARITY1 RXPOLARITY1 ==> GTPA1_DUAL RXPOLARITY1)
		)
		(element RXPOWERDOWN00 1
			(pin RXPOWERDOWN00 output)
			(conn RXPOWERDOWN00 RXPOWERDOWN00 ==> GTPA1_DUAL RXPOWERDOWN00)
		)
		(element RXPOWERDOWN01 1
			(pin RXPOWERDOWN01 output)
			(conn RXPOWERDOWN01 RXPOWERDOWN01 ==> GTPA1_DUAL RXPOWERDOWN01)
		)
		(element RXPOWERDOWN10 1
			(pin RXPOWERDOWN10 output)
			(conn RXPOWERDOWN10 RXPOWERDOWN10 ==> GTPA1_DUAL RXPOWERDOWN10)
		)
		(element RXPOWERDOWN11 1
			(pin RXPOWERDOWN11 output)
			(conn RXPOWERDOWN11 RXPOWERDOWN11 ==> GTPA1_DUAL RXPOWERDOWN11)
		)
		(element RXPRBSERR0 1
			(pin RXPRBSERR0 input)
			(conn RXPRBSERR0 RXPRBSERR0 <== GTPA1_DUAL RXPRBSERR0)
		)
		(element RXPRBSERR1 1
			(pin RXPRBSERR1 input)
			(conn RXPRBSERR1 RXPRBSERR1 <== GTPA1_DUAL RXPRBSERR1)
		)
		(element RXP0 1
			(pin RXP0 output)
			(conn RXP0 RXP0 ==> GTPA1_DUAL RXP0)
		)
		(element RXP1 1
			(pin RXP1 output)
			(conn RXP1 RXP1 ==> GTPA1_DUAL RXP1)
		)
		(element RXRECCLK0 1
			(pin RXRECCLK0 input)
			(conn RXRECCLK0 RXRECCLK0 <== GTPA1_DUAL RXRECCLK0)
		)
		(element RXRECCLK1 1
			(pin RXRECCLK1 input)
			(conn RXRECCLK1 RXRECCLK1 <== GTPA1_DUAL RXRECCLK1)
		)
		(element RXRESET0 1
			(pin RXRESET0 output)
			(conn RXRESET0 RXRESET0 ==> GTPA1_DUAL RXRESET0)
		)
		(element RXRESET1 1
			(pin RXRESET1 output)
			(conn RXRESET1 RXRESET1 ==> GTPA1_DUAL RXRESET1)
		)
		(element RXRUNDISP00 1
			(pin RXRUNDISP00 input)
			(conn RXRUNDISP00 RXRUNDISP00 <== GTPA1_DUAL RXRUNDISP00)
		)
		(element RXRUNDISP01 1
			(pin RXRUNDISP01 input)
			(conn RXRUNDISP01 RXRUNDISP01 <== GTPA1_DUAL RXRUNDISP01)
		)
		(element RXRUNDISP02 1
			(pin RXRUNDISP02 input)
			(conn RXRUNDISP02 RXRUNDISP02 <== GTPA1_DUAL RXRUNDISP02)
		)
		(element RXRUNDISP03 1
			(pin RXRUNDISP03 input)
			(conn RXRUNDISP03 RXRUNDISP03 <== GTPA1_DUAL RXRUNDISP03)
		)
		(element RXRUNDISP10 1
			(pin RXRUNDISP10 input)
			(conn RXRUNDISP10 RXRUNDISP10 <== GTPA1_DUAL RXRUNDISP10)
		)
		(element RXRUNDISP11 1
			(pin RXRUNDISP11 input)
			(conn RXRUNDISP11 RXRUNDISP11 <== GTPA1_DUAL RXRUNDISP11)
		)
		(element RXRUNDISP12 1
			(pin RXRUNDISP12 input)
			(conn RXRUNDISP12 RXRUNDISP12 <== GTPA1_DUAL RXRUNDISP12)
		)
		(element RXRUNDISP13 1
			(pin RXRUNDISP13 input)
			(conn RXRUNDISP13 RXRUNDISP13 <== GTPA1_DUAL RXRUNDISP13)
		)
		(element RXSLIDE0 1
			(pin RXSLIDE0 output)
			(conn RXSLIDE0 RXSLIDE0 ==> GTPA1_DUAL RXSLIDE0)
		)
		(element RXSLIDE1 1
			(pin RXSLIDE1 output)
			(conn RXSLIDE1 RXSLIDE1 ==> GTPA1_DUAL RXSLIDE1)
		)
		(element RXSTATUS00 1
			(pin RXSTATUS00 input)
			(conn RXSTATUS00 RXSTATUS00 <== GTPA1_DUAL RXSTATUS00)
		)
		(element RXSTATUS01 1
			(pin RXSTATUS01 input)
			(conn RXSTATUS01 RXSTATUS01 <== GTPA1_DUAL RXSTATUS01)
		)
		(element RXSTATUS02 1
			(pin RXSTATUS02 input)
			(conn RXSTATUS02 RXSTATUS02 <== GTPA1_DUAL RXSTATUS02)
		)
		(element RXSTATUS10 1
			(pin RXSTATUS10 input)
			(conn RXSTATUS10 RXSTATUS10 <== GTPA1_DUAL RXSTATUS10)
		)
		(element RXSTATUS11 1
			(pin RXSTATUS11 input)
			(conn RXSTATUS11 RXSTATUS11 <== GTPA1_DUAL RXSTATUS11)
		)
		(element RXSTATUS12 1
			(pin RXSTATUS12 input)
			(conn RXSTATUS12 RXSTATUS12 <== GTPA1_DUAL RXSTATUS12)
		)
		(element RXUSRCLK0 1
			(pin RXUSRCLK0 output)
			(conn RXUSRCLK0 RXUSRCLK0 ==> RXUSRCLK0INV RXUSRCLK0)
			(conn RXUSRCLK0 RXUSRCLK0 ==> RXUSRCLK0INV RXUSRCLK0_B)
		)
		(element RXUSRCLK0INV 3
			(pin OUT output)
			(pin RXUSRCLK0 input)
			(pin RXUSRCLK0_B input)
			(cfg RXUSRCLK0 RXUSRCLK0_B)
			(conn RXUSRCLK0INV OUT ==> GTPA1_DUAL RXUSRCLK0)
			(conn RXUSRCLK0INV RXUSRCLK0 <== RXUSRCLK0 RXUSRCLK0)
			(conn RXUSRCLK0INV RXUSRCLK0_B <== RXUSRCLK0 RXUSRCLK0)
		)
		(element RXUSRCLK1 1
			(pin RXUSRCLK1 output)
			(conn RXUSRCLK1 RXUSRCLK1 ==> RXUSRCLK1INV RXUSRCLK1)
			(conn RXUSRCLK1 RXUSRCLK1 ==> RXUSRCLK1INV RXUSRCLK1_B)
		)
		(element RXUSRCLK1INV 3
			(pin OUT output)
			(pin RXUSRCLK1 input)
			(pin RXUSRCLK1_B input)
			(cfg RXUSRCLK1 RXUSRCLK1_B)
			(conn RXUSRCLK1INV OUT ==> GTPA1_DUAL RXUSRCLK1)
			(conn RXUSRCLK1INV RXUSRCLK1 <== RXUSRCLK1 RXUSRCLK1)
			(conn RXUSRCLK1INV RXUSRCLK1_B <== RXUSRCLK1 RXUSRCLK1)
		)
		(element RXUSRCLK20 1
			(pin RXUSRCLK20 output)
			(conn RXUSRCLK20 RXUSRCLK20 ==> RXUSRCLK20INV RXUSRCLK20)
			(conn RXUSRCLK20 RXUSRCLK20 ==> RXUSRCLK20INV RXUSRCLK20_B)
		)
		(element RXUSRCLK20INV 3
			(pin OUT output)
			(pin RXUSRCLK20 input)
			(pin RXUSRCLK20_B input)
			(cfg RXUSRCLK20 RXUSRCLK20_B)
			(conn RXUSRCLK20INV OUT ==> GTPA1_DUAL RXUSRCLK20)
			(conn RXUSRCLK20INV RXUSRCLK20 <== RXUSRCLK20 RXUSRCLK20)
			(conn RXUSRCLK20INV RXUSRCLK20_B <== RXUSRCLK20 RXUSRCLK20)
		)
		(element RXUSRCLK21 1
			(pin RXUSRCLK21 output)
			(conn RXUSRCLK21 RXUSRCLK21 ==> RXUSRCLK21INV RXUSRCLK21)
			(conn RXUSRCLK21 RXUSRCLK21 ==> RXUSRCLK21INV RXUSRCLK21_B)
		)
		(element RXUSRCLK21INV 3
			(pin OUT output)
			(pin RXUSRCLK21 input)
			(pin RXUSRCLK21_B input)
			(cfg RXUSRCLK21 RXUSRCLK21_B)
			(conn RXUSRCLK21INV OUT ==> GTPA1_DUAL RXUSRCLK21)
			(conn RXUSRCLK21INV RXUSRCLK21 <== RXUSRCLK21 RXUSRCLK21)
			(conn RXUSRCLK21INV RXUSRCLK21_B <== RXUSRCLK21 RXUSRCLK21)
		)
		(element RXVALID0 1
			(pin RXVALID0 input)
			(conn RXVALID0 RXVALID0 <== GTPA1_DUAL RXVALID0)
		)
		(element RXVALID1 1
			(pin RXVALID1 input)
			(conn RXVALID1 RXVALID1 <== GTPA1_DUAL RXVALID1)
		)
		(element SCANCLK 1
			(pin SCANCLK output)
			(conn SCANCLK SCANCLK ==> GTPA1_DUAL SCANCLK)
		)
		(element SCANENB 1
			(pin SCANENB output)
			(conn SCANENB SCANENB ==> GTPA1_DUAL SCANENB)
		)
		(element SCANINPMA 1
			(pin SCANINPMA output)
			(conn SCANINPMA SCANINPMA ==> GTPA1_DUAL SCANINPMA)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> GTPA1_DUAL SCANIN0)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> GTPA1_DUAL SCANIN1)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> GTPA1_DUAL SCANIN2)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> GTPA1_DUAL SCANIN3)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> GTPA1_DUAL SCANIN4)
		)
		(element SCANMODEB 1
			(pin SCANMODEB output)
			(conn SCANMODEB SCANMODEB ==> GTPA1_DUAL SCANMODEB)
		)
		(element SCANOUTPMA 1
			(pin SCANOUTPMA input)
			(conn SCANOUTPMA SCANOUTPMA <== GTPA1_DUAL SCANOUTPMA)
		)
		(element SCANOUT0 1
			(pin SCANOUT0 input)
			(conn SCANOUT0 SCANOUT0 <== GTPA1_DUAL SCANOUT0)
		)
		(element SCANOUT1 1
			(pin SCANOUT1 input)
			(conn SCANOUT1 SCANOUT1 <== GTPA1_DUAL SCANOUT1)
		)
		(element SCANOUT2 1
			(pin SCANOUT2 input)
			(conn SCANOUT2 SCANOUT2 <== GTPA1_DUAL SCANOUT2)
		)
		(element SCANOUT3 1
			(pin SCANOUT3 input)
			(conn SCANOUT3 SCANOUT3 <== GTPA1_DUAL SCANOUT3)
		)
		(element SCANOUT4 1
			(pin SCANOUT4 input)
			(conn SCANOUT4 SCANOUT4 <== GTPA1_DUAL SCANOUT4)
		)
		(element TSTCLK0 1
			(pin TSTCLK0 output)
			(conn TSTCLK0 TSTCLK0 ==> TSTCLK0INV TSTCLK0)
			(conn TSTCLK0 TSTCLK0 ==> TSTCLK0INV TSTCLK0_B)
		)
		(element TSTCLK0INV 3
			(pin OUT output)
			(pin TSTCLK0 input)
			(pin TSTCLK0_B input)
			(cfg TSTCLK0 TSTCLK0_B)
			(conn TSTCLK0INV OUT ==> GTPA1_DUAL TSTCLK0)
			(conn TSTCLK0INV TSTCLK0 <== TSTCLK0 TSTCLK0)
			(conn TSTCLK0INV TSTCLK0_B <== TSTCLK0 TSTCLK0)
		)
		(element TSTCLK1 1
			(pin TSTCLK1 output)
			(conn TSTCLK1 TSTCLK1 ==> TSTCLK1INV TSTCLK1)
			(conn TSTCLK1 TSTCLK1 ==> TSTCLK1INV TSTCLK1_B)
		)
		(element TSTCLK1INV 3
			(pin OUT output)
			(pin TSTCLK1 input)
			(pin TSTCLK1_B input)
			(cfg TSTCLK1 TSTCLK1_B)
			(conn TSTCLK1INV OUT ==> GTPA1_DUAL TSTCLK1)
			(conn TSTCLK1INV TSTCLK1 <== TSTCLK1 TSTCLK1)
			(conn TSTCLK1INV TSTCLK1_B <== TSTCLK1 TSTCLK1)
		)
		(element TSTIN00 1
			(pin TSTIN00 output)
			(conn TSTIN00 TSTIN00 ==> GTPA1_DUAL TSTIN00)
		)
		(element TSTIN01 1
			(pin TSTIN01 output)
			(conn TSTIN01 TSTIN01 ==> GTPA1_DUAL TSTIN01)
		)
		(element TSTIN02 1
			(pin TSTIN02 output)
			(conn TSTIN02 TSTIN02 ==> GTPA1_DUAL TSTIN02)
		)
		(element TSTIN03 1
			(pin TSTIN03 output)
			(conn TSTIN03 TSTIN03 ==> GTPA1_DUAL TSTIN03)
		)
		(element TSTIN04 1
			(pin TSTIN04 output)
			(conn TSTIN04 TSTIN04 ==> GTPA1_DUAL TSTIN04)
		)
		(element TSTIN05 1
			(pin TSTIN05 output)
			(conn TSTIN05 TSTIN05 ==> GTPA1_DUAL TSTIN05)
		)
		(element TSTIN06 1
			(pin TSTIN06 output)
			(conn TSTIN06 TSTIN06 ==> GTPA1_DUAL TSTIN06)
		)
		(element TSTIN07 1
			(pin TSTIN07 output)
			(conn TSTIN07 TSTIN07 ==> GTPA1_DUAL TSTIN07)
		)
		(element TSTIN08 1
			(pin TSTIN08 output)
			(conn TSTIN08 TSTIN08 ==> GTPA1_DUAL TSTIN08)
		)
		(element TSTIN09 1
			(pin TSTIN09 output)
			(conn TSTIN09 TSTIN09 ==> GTPA1_DUAL TSTIN09)
		)
		(element TSTIN010 1
			(pin TSTIN010 output)
			(conn TSTIN010 TSTIN010 ==> GTPA1_DUAL TSTIN010)
		)
		(element TSTIN10 1
			(pin TSTIN10 output)
			(conn TSTIN10 TSTIN10 ==> GTPA1_DUAL TSTIN10)
		)
		(element TSTIN011 1
			(pin TSTIN011 output)
			(conn TSTIN011 TSTIN011 ==> GTPA1_DUAL TSTIN011)
		)
		(element TSTIN11 1
			(pin TSTIN11 output)
			(conn TSTIN11 TSTIN11 ==> GTPA1_DUAL TSTIN11)
		)
		(element TSTIN12 1
			(pin TSTIN12 output)
			(conn TSTIN12 TSTIN12 ==> GTPA1_DUAL TSTIN12)
		)
		(element TSTIN13 1
			(pin TSTIN13 output)
			(conn TSTIN13 TSTIN13 ==> GTPA1_DUAL TSTIN13)
		)
		(element TSTIN14 1
			(pin TSTIN14 output)
			(conn TSTIN14 TSTIN14 ==> GTPA1_DUAL TSTIN14)
		)
		(element TSTIN15 1
			(pin TSTIN15 output)
			(conn TSTIN15 TSTIN15 ==> GTPA1_DUAL TSTIN15)
		)
		(element TSTIN16 1
			(pin TSTIN16 output)
			(conn TSTIN16 TSTIN16 ==> GTPA1_DUAL TSTIN16)
		)
		(element TSTIN17 1
			(pin TSTIN17 output)
			(conn TSTIN17 TSTIN17 ==> GTPA1_DUAL TSTIN17)
		)
		(element TSTIN18 1
			(pin TSTIN18 output)
			(conn TSTIN18 TSTIN18 ==> GTPA1_DUAL TSTIN18)
		)
		(element TSTIN19 1
			(pin TSTIN19 output)
			(conn TSTIN19 TSTIN19 ==> GTPA1_DUAL TSTIN19)
		)
		(element TSTIN110 1
			(pin TSTIN110 output)
			(conn TSTIN110 TSTIN110 ==> GTPA1_DUAL TSTIN110)
		)
		(element TSTIN111 1
			(pin TSTIN111 output)
			(conn TSTIN111 TSTIN111 ==> GTPA1_DUAL TSTIN111)
		)
		(element TSTOUT00 1
			(pin TSTOUT00 input)
			(conn TSTOUT00 TSTOUT00 <== GTPA1_DUAL TSTOUT00)
		)
		(element TSTOUT01 1
			(pin TSTOUT01 input)
			(conn TSTOUT01 TSTOUT01 <== GTPA1_DUAL TSTOUT01)
		)
		(element TSTOUT02 1
			(pin TSTOUT02 input)
			(conn TSTOUT02 TSTOUT02 <== GTPA1_DUAL TSTOUT02)
		)
		(element TSTOUT03 1
			(pin TSTOUT03 input)
			(conn TSTOUT03 TSTOUT03 <== GTPA1_DUAL TSTOUT03)
		)
		(element TSTOUT04 1
			(pin TSTOUT04 input)
			(conn TSTOUT04 TSTOUT04 <== GTPA1_DUAL TSTOUT04)
		)
		(element TSTOUT10 1
			(pin TSTOUT10 input)
			(conn TSTOUT10 TSTOUT10 <== GTPA1_DUAL TSTOUT10)
		)
		(element TSTOUT11 1
			(pin TSTOUT11 input)
			(conn TSTOUT11 TSTOUT11 <== GTPA1_DUAL TSTOUT11)
		)
		(element TSTOUT12 1
			(pin TSTOUT12 input)
			(conn TSTOUT12 TSTOUT12 <== GTPA1_DUAL TSTOUT12)
		)
		(element TSTOUT13 1
			(pin TSTOUT13 input)
			(conn TSTOUT13 TSTOUT13 <== GTPA1_DUAL TSTOUT13)
		)
		(element TSTOUT14 1
			(pin TSTOUT14 input)
			(conn TSTOUT14 TSTOUT14 <== GTPA1_DUAL TSTOUT14)
		)
		(element TSTPWRDNOVRD0 1
			(pin TSTPWRDNOVRD0 output)
			(conn TSTPWRDNOVRD0 TSTPWRDNOVRD0 ==> GTPA1_DUAL TSTPWRDNOVRD0)
		)
		(element TSTPWRDNOVRD1 1
			(pin TSTPWRDNOVRD1 output)
			(conn TSTPWRDNOVRD1 TSTPWRDNOVRD1 ==> GTPA1_DUAL TSTPWRDNOVRD1)
		)
		(element TSTPWRDN00 1
			(pin TSTPWRDN00 output)
			(conn TSTPWRDN00 TSTPWRDN00 ==> GTPA1_DUAL TSTPWRDN00)
		)
		(element TSTPWRDN01 1
			(pin TSTPWRDN01 output)
			(conn TSTPWRDN01 TSTPWRDN01 ==> GTPA1_DUAL TSTPWRDN01)
		)
		(element TSTPWRDN02 1
			(pin TSTPWRDN02 output)
			(conn TSTPWRDN02 TSTPWRDN02 ==> GTPA1_DUAL TSTPWRDN02)
		)
		(element TSTPWRDN03 1
			(pin TSTPWRDN03 output)
			(conn TSTPWRDN03 TSTPWRDN03 ==> GTPA1_DUAL TSTPWRDN03)
		)
		(element TSTPWRDN04 1
			(pin TSTPWRDN04 output)
			(conn TSTPWRDN04 TSTPWRDN04 ==> GTPA1_DUAL TSTPWRDN04)
		)
		(element TSTPWRDN10 1
			(pin TSTPWRDN10 output)
			(conn TSTPWRDN10 TSTPWRDN10 ==> GTPA1_DUAL TSTPWRDN10)
		)
		(element TSTPWRDN11 1
			(pin TSTPWRDN11 output)
			(conn TSTPWRDN11 TSTPWRDN11 ==> GTPA1_DUAL TSTPWRDN11)
		)
		(element TSTPWRDN12 1
			(pin TSTPWRDN12 output)
			(conn TSTPWRDN12 TSTPWRDN12 ==> GTPA1_DUAL TSTPWRDN12)
		)
		(element TSTPWRDN13 1
			(pin TSTPWRDN13 output)
			(conn TSTPWRDN13 TSTPWRDN13 ==> GTPA1_DUAL TSTPWRDN13)
		)
		(element TSTPWRDN14 1
			(pin TSTPWRDN14 output)
			(conn TSTPWRDN14 TSTPWRDN14 ==> GTPA1_DUAL TSTPWRDN14)
		)
		(element TXBUFDIFFCTRL00 1
			(pin TXBUFDIFFCTRL00 output)
			(conn TXBUFDIFFCTRL00 TXBUFDIFFCTRL00 ==> GTPA1_DUAL TXBUFDIFFCTRL00)
		)
		(element TXBUFDIFFCTRL01 1
			(pin TXBUFDIFFCTRL01 output)
			(conn TXBUFDIFFCTRL01 TXBUFDIFFCTRL01 ==> GTPA1_DUAL TXBUFDIFFCTRL01)
		)
		(element TXBUFDIFFCTRL02 1
			(pin TXBUFDIFFCTRL02 output)
			(conn TXBUFDIFFCTRL02 TXBUFDIFFCTRL02 ==> GTPA1_DUAL TXBUFDIFFCTRL02)
		)
		(element TXBUFDIFFCTRL10 1
			(pin TXBUFDIFFCTRL10 output)
			(conn TXBUFDIFFCTRL10 TXBUFDIFFCTRL10 ==> GTPA1_DUAL TXBUFDIFFCTRL10)
		)
		(element TXBUFDIFFCTRL11 1
			(pin TXBUFDIFFCTRL11 output)
			(conn TXBUFDIFFCTRL11 TXBUFDIFFCTRL11 ==> GTPA1_DUAL TXBUFDIFFCTRL11)
		)
		(element TXBUFDIFFCTRL12 1
			(pin TXBUFDIFFCTRL12 output)
			(conn TXBUFDIFFCTRL12 TXBUFDIFFCTRL12 ==> GTPA1_DUAL TXBUFDIFFCTRL12)
		)
		(element TXBUFSTATUS00 1
			(pin TXBUFSTATUS00 input)
			(conn TXBUFSTATUS00 TXBUFSTATUS00 <== GTPA1_DUAL TXBUFSTATUS00)
		)
		(element TXBUFSTATUS01 1
			(pin TXBUFSTATUS01 input)
			(conn TXBUFSTATUS01 TXBUFSTATUS01 <== GTPA1_DUAL TXBUFSTATUS01)
		)
		(element TXBUFSTATUS10 1
			(pin TXBUFSTATUS10 input)
			(conn TXBUFSTATUS10 TXBUFSTATUS10 <== GTPA1_DUAL TXBUFSTATUS10)
		)
		(element TXBUFSTATUS11 1
			(pin TXBUFSTATUS11 input)
			(conn TXBUFSTATUS11 TXBUFSTATUS11 <== GTPA1_DUAL TXBUFSTATUS11)
		)
		(element TXBYPASS8B10B00 1
			(pin TXBYPASS8B10B00 output)
			(conn TXBYPASS8B10B00 TXBYPASS8B10B00 ==> GTPA1_DUAL TXBYPASS8B10B00)
		)
		(element TXBYPASS8B10B01 1
			(pin TXBYPASS8B10B01 output)
			(conn TXBYPASS8B10B01 TXBYPASS8B10B01 ==> GTPA1_DUAL TXBYPASS8B10B01)
		)
		(element TXBYPASS8B10B02 1
			(pin TXBYPASS8B10B02 output)
			(conn TXBYPASS8B10B02 TXBYPASS8B10B02 ==> GTPA1_DUAL TXBYPASS8B10B02)
		)
		(element TXBYPASS8B10B03 1
			(pin TXBYPASS8B10B03 output)
			(conn TXBYPASS8B10B03 TXBYPASS8B10B03 ==> GTPA1_DUAL TXBYPASS8B10B03)
		)
		(element TXBYPASS8B10B10 1
			(pin TXBYPASS8B10B10 output)
			(conn TXBYPASS8B10B10 TXBYPASS8B10B10 ==> GTPA1_DUAL TXBYPASS8B10B10)
		)
		(element TXBYPASS8B10B11 1
			(pin TXBYPASS8B10B11 output)
			(conn TXBYPASS8B10B11 TXBYPASS8B10B11 ==> GTPA1_DUAL TXBYPASS8B10B11)
		)
		(element TXBYPASS8B10B12 1
			(pin TXBYPASS8B10B12 output)
			(conn TXBYPASS8B10B12 TXBYPASS8B10B12 ==> GTPA1_DUAL TXBYPASS8B10B12)
		)
		(element TXBYPASS8B10B13 1
			(pin TXBYPASS8B10B13 output)
			(conn TXBYPASS8B10B13 TXBYPASS8B10B13 ==> GTPA1_DUAL TXBYPASS8B10B13)
		)
		(element TXCHARDISPMODE00 1
			(pin TXCHARDISPMODE00 output)
			(conn TXCHARDISPMODE00 TXCHARDISPMODE00 ==> GTPA1_DUAL TXCHARDISPMODE00)
		)
		(element TXCHARDISPMODE01 1
			(pin TXCHARDISPMODE01 output)
			(conn TXCHARDISPMODE01 TXCHARDISPMODE01 ==> GTPA1_DUAL TXCHARDISPMODE01)
		)
		(element TXCHARDISPMODE02 1
			(pin TXCHARDISPMODE02 output)
			(conn TXCHARDISPMODE02 TXCHARDISPMODE02 ==> GTPA1_DUAL TXCHARDISPMODE02)
		)
		(element TXCHARDISPMODE03 1
			(pin TXCHARDISPMODE03 output)
			(conn TXCHARDISPMODE03 TXCHARDISPMODE03 ==> GTPA1_DUAL TXCHARDISPMODE03)
		)
		(element TXCHARDISPMODE10 1
			(pin TXCHARDISPMODE10 output)
			(conn TXCHARDISPMODE10 TXCHARDISPMODE10 ==> GTPA1_DUAL TXCHARDISPMODE10)
		)
		(element TXCHARDISPMODE11 1
			(pin TXCHARDISPMODE11 output)
			(conn TXCHARDISPMODE11 TXCHARDISPMODE11 ==> GTPA1_DUAL TXCHARDISPMODE11)
		)
		(element TXCHARDISPMODE12 1
			(pin TXCHARDISPMODE12 output)
			(conn TXCHARDISPMODE12 TXCHARDISPMODE12 ==> GTPA1_DUAL TXCHARDISPMODE12)
		)
		(element TXCHARDISPMODE13 1
			(pin TXCHARDISPMODE13 output)
			(conn TXCHARDISPMODE13 TXCHARDISPMODE13 ==> GTPA1_DUAL TXCHARDISPMODE13)
		)
		(element TXCHARDISPVAL00 1
			(pin TXCHARDISPVAL00 output)
			(conn TXCHARDISPVAL00 TXCHARDISPVAL00 ==> GTPA1_DUAL TXCHARDISPVAL00)
		)
		(element TXCHARDISPVAL01 1
			(pin TXCHARDISPVAL01 output)
			(conn TXCHARDISPVAL01 TXCHARDISPVAL01 ==> GTPA1_DUAL TXCHARDISPVAL01)
		)
		(element TXCHARDISPVAL02 1
			(pin TXCHARDISPVAL02 output)
			(conn TXCHARDISPVAL02 TXCHARDISPVAL02 ==> GTPA1_DUAL TXCHARDISPVAL02)
		)
		(element TXCHARDISPVAL03 1
			(pin TXCHARDISPVAL03 output)
			(conn TXCHARDISPVAL03 TXCHARDISPVAL03 ==> GTPA1_DUAL TXCHARDISPVAL03)
		)
		(element TXCHARDISPVAL10 1
			(pin TXCHARDISPVAL10 output)
			(conn TXCHARDISPVAL10 TXCHARDISPVAL10 ==> GTPA1_DUAL TXCHARDISPVAL10)
		)
		(element TXCHARDISPVAL11 1
			(pin TXCHARDISPVAL11 output)
			(conn TXCHARDISPVAL11 TXCHARDISPVAL11 ==> GTPA1_DUAL TXCHARDISPVAL11)
		)
		(element TXCHARDISPVAL12 1
			(pin TXCHARDISPVAL12 output)
			(conn TXCHARDISPVAL12 TXCHARDISPVAL12 ==> GTPA1_DUAL TXCHARDISPVAL12)
		)
		(element TXCHARDISPVAL13 1
			(pin TXCHARDISPVAL13 output)
			(conn TXCHARDISPVAL13 TXCHARDISPVAL13 ==> GTPA1_DUAL TXCHARDISPVAL13)
		)
		(element TXCHARISK00 1
			(pin TXCHARISK00 output)
			(conn TXCHARISK00 TXCHARISK00 ==> GTPA1_DUAL TXCHARISK00)
		)
		(element TXCHARISK01 1
			(pin TXCHARISK01 output)
			(conn TXCHARISK01 TXCHARISK01 ==> GTPA1_DUAL TXCHARISK01)
		)
		(element TXCHARISK02 1
			(pin TXCHARISK02 output)
			(conn TXCHARISK02 TXCHARISK02 ==> GTPA1_DUAL TXCHARISK02)
		)
		(element TXCHARISK03 1
			(pin TXCHARISK03 output)
			(conn TXCHARISK03 TXCHARISK03 ==> GTPA1_DUAL TXCHARISK03)
		)
		(element TXCHARISK10 1
			(pin TXCHARISK10 output)
			(conn TXCHARISK10 TXCHARISK10 ==> GTPA1_DUAL TXCHARISK10)
		)
		(element TXCHARISK11 1
			(pin TXCHARISK11 output)
			(conn TXCHARISK11 TXCHARISK11 ==> GTPA1_DUAL TXCHARISK11)
		)
		(element TXCHARISK12 1
			(pin TXCHARISK12 output)
			(conn TXCHARISK12 TXCHARISK12 ==> GTPA1_DUAL TXCHARISK12)
		)
		(element TXCHARISK13 1
			(pin TXCHARISK13 output)
			(conn TXCHARISK13 TXCHARISK13 ==> GTPA1_DUAL TXCHARISK13)
		)
		(element TXCOMSTART0 1
			(pin TXCOMSTART0 output)
			(conn TXCOMSTART0 TXCOMSTART0 ==> GTPA1_DUAL TXCOMSTART0)
		)
		(element TXCOMSTART1 1
			(pin TXCOMSTART1 output)
			(conn TXCOMSTART1 TXCOMSTART1 ==> GTPA1_DUAL TXCOMSTART1)
		)
		(element TXCOMTYPE0 1
			(pin TXCOMTYPE0 output)
			(conn TXCOMTYPE0 TXCOMTYPE0 ==> GTPA1_DUAL TXCOMTYPE0)
		)
		(element TXCOMTYPE1 1
			(pin TXCOMTYPE1 output)
			(conn TXCOMTYPE1 TXCOMTYPE1 ==> GTPA1_DUAL TXCOMTYPE1)
		)
		(element TXDATAWIDTH00 1
			(pin TXDATAWIDTH00 output)
			(conn TXDATAWIDTH00 TXDATAWIDTH00 ==> GTPA1_DUAL TXDATAWIDTH00)
		)
		(element TXDATAWIDTH01 1
			(pin TXDATAWIDTH01 output)
			(conn TXDATAWIDTH01 TXDATAWIDTH01 ==> GTPA1_DUAL TXDATAWIDTH01)
		)
		(element TXDATAWIDTH10 1
			(pin TXDATAWIDTH10 output)
			(conn TXDATAWIDTH10 TXDATAWIDTH10 ==> GTPA1_DUAL TXDATAWIDTH10)
		)
		(element TXDATAWIDTH11 1
			(pin TXDATAWIDTH11 output)
			(conn TXDATAWIDTH11 TXDATAWIDTH11 ==> GTPA1_DUAL TXDATAWIDTH11)
		)
		(element TXDATA00 1
			(pin TXDATA00 output)
			(conn TXDATA00 TXDATA00 ==> GTPA1_DUAL TXDATA00)
		)
		(element TXDATA01 1
			(pin TXDATA01 output)
			(conn TXDATA01 TXDATA01 ==> GTPA1_DUAL TXDATA01)
		)
		(element TXDATA02 1
			(pin TXDATA02 output)
			(conn TXDATA02 TXDATA02 ==> GTPA1_DUAL TXDATA02)
		)
		(element TXDATA03 1
			(pin TXDATA03 output)
			(conn TXDATA03 TXDATA03 ==> GTPA1_DUAL TXDATA03)
		)
		(element TXDATA04 1
			(pin TXDATA04 output)
			(conn TXDATA04 TXDATA04 ==> GTPA1_DUAL TXDATA04)
		)
		(element TXDATA05 1
			(pin TXDATA05 output)
			(conn TXDATA05 TXDATA05 ==> GTPA1_DUAL TXDATA05)
		)
		(element TXDATA06 1
			(pin TXDATA06 output)
			(conn TXDATA06 TXDATA06 ==> GTPA1_DUAL TXDATA06)
		)
		(element TXDATA07 1
			(pin TXDATA07 output)
			(conn TXDATA07 TXDATA07 ==> GTPA1_DUAL TXDATA07)
		)
		(element TXDATA08 1
			(pin TXDATA08 output)
			(conn TXDATA08 TXDATA08 ==> GTPA1_DUAL TXDATA08)
		)
		(element TXDATA09 1
			(pin TXDATA09 output)
			(conn TXDATA09 TXDATA09 ==> GTPA1_DUAL TXDATA09)
		)
		(element TXDATA010 1
			(pin TXDATA010 output)
			(conn TXDATA010 TXDATA010 ==> GTPA1_DUAL TXDATA010)
		)
		(element TXDATA10 1
			(pin TXDATA10 output)
			(conn TXDATA10 TXDATA10 ==> GTPA1_DUAL TXDATA10)
		)
		(element TXDATA011 1
			(pin TXDATA011 output)
			(conn TXDATA011 TXDATA011 ==> GTPA1_DUAL TXDATA011)
		)
		(element TXDATA11 1
			(pin TXDATA11 output)
			(conn TXDATA11 TXDATA11 ==> GTPA1_DUAL TXDATA11)
		)
		(element TXDATA012 1
			(pin TXDATA012 output)
			(conn TXDATA012 TXDATA012 ==> GTPA1_DUAL TXDATA012)
		)
		(element TXDATA12 1
			(pin TXDATA12 output)
			(conn TXDATA12 TXDATA12 ==> GTPA1_DUAL TXDATA12)
		)
		(element TXDATA013 1
			(pin TXDATA013 output)
			(conn TXDATA013 TXDATA013 ==> GTPA1_DUAL TXDATA013)
		)
		(element TXDATA13 1
			(pin TXDATA13 output)
			(conn TXDATA13 TXDATA13 ==> GTPA1_DUAL TXDATA13)
		)
		(element TXDATA014 1
			(pin TXDATA014 output)
			(conn TXDATA014 TXDATA014 ==> GTPA1_DUAL TXDATA014)
		)
		(element TXDATA14 1
			(pin TXDATA14 output)
			(conn TXDATA14 TXDATA14 ==> GTPA1_DUAL TXDATA14)
		)
		(element TXDATA015 1
			(pin TXDATA015 output)
			(conn TXDATA015 TXDATA015 ==> GTPA1_DUAL TXDATA015)
		)
		(element TXDATA15 1
			(pin TXDATA15 output)
			(conn TXDATA15 TXDATA15 ==> GTPA1_DUAL TXDATA15)
		)
		(element TXDATA016 1
			(pin TXDATA016 output)
			(conn TXDATA016 TXDATA016 ==> GTPA1_DUAL TXDATA016)
		)
		(element TXDATA16 1
			(pin TXDATA16 output)
			(conn TXDATA16 TXDATA16 ==> GTPA1_DUAL TXDATA16)
		)
		(element TXDATA017 1
			(pin TXDATA017 output)
			(conn TXDATA017 TXDATA017 ==> GTPA1_DUAL TXDATA017)
		)
		(element TXDATA17 1
			(pin TXDATA17 output)
			(conn TXDATA17 TXDATA17 ==> GTPA1_DUAL TXDATA17)
		)
		(element TXDATA018 1
			(pin TXDATA018 output)
			(conn TXDATA018 TXDATA018 ==> GTPA1_DUAL TXDATA018)
		)
		(element TXDATA18 1
			(pin TXDATA18 output)
			(conn TXDATA18 TXDATA18 ==> GTPA1_DUAL TXDATA18)
		)
		(element TXDATA019 1
			(pin TXDATA019 output)
			(conn TXDATA019 TXDATA019 ==> GTPA1_DUAL TXDATA019)
		)
		(element TXDATA19 1
			(pin TXDATA19 output)
			(conn TXDATA19 TXDATA19 ==> GTPA1_DUAL TXDATA19)
		)
		(element TXDATA020 1
			(pin TXDATA020 output)
			(conn TXDATA020 TXDATA020 ==> GTPA1_DUAL TXDATA020)
		)
		(element TXDATA021 1
			(pin TXDATA021 output)
			(conn TXDATA021 TXDATA021 ==> GTPA1_DUAL TXDATA021)
		)
		(element TXDATA022 1
			(pin TXDATA022 output)
			(conn TXDATA022 TXDATA022 ==> GTPA1_DUAL TXDATA022)
		)
		(element TXDATA023 1
			(pin TXDATA023 output)
			(conn TXDATA023 TXDATA023 ==> GTPA1_DUAL TXDATA023)
		)
		(element TXDATA024 1
			(pin TXDATA024 output)
			(conn TXDATA024 TXDATA024 ==> GTPA1_DUAL TXDATA024)
		)
		(element TXDATA025 1
			(pin TXDATA025 output)
			(conn TXDATA025 TXDATA025 ==> GTPA1_DUAL TXDATA025)
		)
		(element TXDATA026 1
			(pin TXDATA026 output)
			(conn TXDATA026 TXDATA026 ==> GTPA1_DUAL TXDATA026)
		)
		(element TXDATA027 1
			(pin TXDATA027 output)
			(conn TXDATA027 TXDATA027 ==> GTPA1_DUAL TXDATA027)
		)
		(element TXDATA028 1
			(pin TXDATA028 output)
			(conn TXDATA028 TXDATA028 ==> GTPA1_DUAL TXDATA028)
		)
		(element TXDATA029 1
			(pin TXDATA029 output)
			(conn TXDATA029 TXDATA029 ==> GTPA1_DUAL TXDATA029)
		)
		(element TXDATA030 1
			(pin TXDATA030 output)
			(conn TXDATA030 TXDATA030 ==> GTPA1_DUAL TXDATA030)
		)
		(element TXDATA031 1
			(pin TXDATA031 output)
			(conn TXDATA031 TXDATA031 ==> GTPA1_DUAL TXDATA031)
		)
		(element TXDATA110 1
			(pin TXDATA110 output)
			(conn TXDATA110 TXDATA110 ==> GTPA1_DUAL TXDATA110)
		)
		(element TXDATA111 1
			(pin TXDATA111 output)
			(conn TXDATA111 TXDATA111 ==> GTPA1_DUAL TXDATA111)
		)
		(element TXDATA112 1
			(pin TXDATA112 output)
			(conn TXDATA112 TXDATA112 ==> GTPA1_DUAL TXDATA112)
		)
		(element TXDATA113 1
			(pin TXDATA113 output)
			(conn TXDATA113 TXDATA113 ==> GTPA1_DUAL TXDATA113)
		)
		(element TXDATA114 1
			(pin TXDATA114 output)
			(conn TXDATA114 TXDATA114 ==> GTPA1_DUAL TXDATA114)
		)
		(element TXDATA115 1
			(pin TXDATA115 output)
			(conn TXDATA115 TXDATA115 ==> GTPA1_DUAL TXDATA115)
		)
		(element TXDATA116 1
			(pin TXDATA116 output)
			(conn TXDATA116 TXDATA116 ==> GTPA1_DUAL TXDATA116)
		)
		(element TXDATA117 1
			(pin TXDATA117 output)
			(conn TXDATA117 TXDATA117 ==> GTPA1_DUAL TXDATA117)
		)
		(element TXDATA118 1
			(pin TXDATA118 output)
			(conn TXDATA118 TXDATA118 ==> GTPA1_DUAL TXDATA118)
		)
		(element TXDATA119 1
			(pin TXDATA119 output)
			(conn TXDATA119 TXDATA119 ==> GTPA1_DUAL TXDATA119)
		)
		(element TXDATA120 1
			(pin TXDATA120 output)
			(conn TXDATA120 TXDATA120 ==> GTPA1_DUAL TXDATA120)
		)
		(element TXDATA121 1
			(pin TXDATA121 output)
			(conn TXDATA121 TXDATA121 ==> GTPA1_DUAL TXDATA121)
		)
		(element TXDATA122 1
			(pin TXDATA122 output)
			(conn TXDATA122 TXDATA122 ==> GTPA1_DUAL TXDATA122)
		)
		(element TXDATA123 1
			(pin TXDATA123 output)
			(conn TXDATA123 TXDATA123 ==> GTPA1_DUAL TXDATA123)
		)
		(element TXDATA124 1
			(pin TXDATA124 output)
			(conn TXDATA124 TXDATA124 ==> GTPA1_DUAL TXDATA124)
		)
		(element TXDATA125 1
			(pin TXDATA125 output)
			(conn TXDATA125 TXDATA125 ==> GTPA1_DUAL TXDATA125)
		)
		(element TXDATA126 1
			(pin TXDATA126 output)
			(conn TXDATA126 TXDATA126 ==> GTPA1_DUAL TXDATA126)
		)
		(element TXDATA127 1
			(pin TXDATA127 output)
			(conn TXDATA127 TXDATA127 ==> GTPA1_DUAL TXDATA127)
		)
		(element TXDATA128 1
			(pin TXDATA128 output)
			(conn TXDATA128 TXDATA128 ==> GTPA1_DUAL TXDATA128)
		)
		(element TXDATA129 1
			(pin TXDATA129 output)
			(conn TXDATA129 TXDATA129 ==> GTPA1_DUAL TXDATA129)
		)
		(element TXDATA130 1
			(pin TXDATA130 output)
			(conn TXDATA130 TXDATA130 ==> GTPA1_DUAL TXDATA130)
		)
		(element TXDATA131 1
			(pin TXDATA131 output)
			(conn TXDATA131 TXDATA131 ==> GTPA1_DUAL TXDATA131)
		)
		(element TXDETECTRX0 1
			(pin TXDETECTRX0 output)
			(conn TXDETECTRX0 TXDETECTRX0 ==> GTPA1_DUAL TXDETECTRX0)
		)
		(element TXDETECTRX1 1
			(pin TXDETECTRX1 output)
			(conn TXDETECTRX1 TXDETECTRX1 ==> GTPA1_DUAL TXDETECTRX1)
		)
		(element TXDIFFCTRL00 1
			(pin TXDIFFCTRL00 output)
			(conn TXDIFFCTRL00 TXDIFFCTRL00 ==> GTPA1_DUAL TXDIFFCTRL00)
		)
		(element TXDIFFCTRL01 1
			(pin TXDIFFCTRL01 output)
			(conn TXDIFFCTRL01 TXDIFFCTRL01 ==> GTPA1_DUAL TXDIFFCTRL01)
		)
		(element TXDIFFCTRL02 1
			(pin TXDIFFCTRL02 output)
			(conn TXDIFFCTRL02 TXDIFFCTRL02 ==> GTPA1_DUAL TXDIFFCTRL02)
		)
		(element TXDIFFCTRL03 1
			(pin TXDIFFCTRL03 output)
			(conn TXDIFFCTRL03 TXDIFFCTRL03 ==> GTPA1_DUAL TXDIFFCTRL03)
		)
		(element TXDIFFCTRL10 1
			(pin TXDIFFCTRL10 output)
			(conn TXDIFFCTRL10 TXDIFFCTRL10 ==> GTPA1_DUAL TXDIFFCTRL10)
		)
		(element TXDIFFCTRL11 1
			(pin TXDIFFCTRL11 output)
			(conn TXDIFFCTRL11 TXDIFFCTRL11 ==> GTPA1_DUAL TXDIFFCTRL11)
		)
		(element TXDIFFCTRL12 1
			(pin TXDIFFCTRL12 output)
			(conn TXDIFFCTRL12 TXDIFFCTRL12 ==> GTPA1_DUAL TXDIFFCTRL12)
		)
		(element TXDIFFCTRL13 1
			(pin TXDIFFCTRL13 output)
			(conn TXDIFFCTRL13 TXDIFFCTRL13 ==> GTPA1_DUAL TXDIFFCTRL13)
		)
		(element TXELECIDLE0 1
			(pin TXELECIDLE0 output)
			(conn TXELECIDLE0 TXELECIDLE0 ==> GTPA1_DUAL TXELECIDLE0)
		)
		(element TXELECIDLE1 1
			(pin TXELECIDLE1 output)
			(conn TXELECIDLE1 TXELECIDLE1 ==> GTPA1_DUAL TXELECIDLE1)
		)
		(element TXENC8B10BUSE0 1
			(pin TXENC8B10BUSE0 output)
			(conn TXENC8B10BUSE0 TXENC8B10BUSE0 ==> GTPA1_DUAL TXENC8B10BUSE0)
		)
		(element TXENC8B10BUSE1 1
			(pin TXENC8B10BUSE1 output)
			(conn TXENC8B10BUSE1 TXENC8B10BUSE1 ==> GTPA1_DUAL TXENC8B10BUSE1)
		)
		(element TXENPMAPHASEALIGN0 1
			(pin TXENPMAPHASEALIGN0 output)
			(conn TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0 ==> GTPA1_DUAL TXENPMAPHASEALIGN0)
		)
		(element TXENPMAPHASEALIGN1 1
			(pin TXENPMAPHASEALIGN1 output)
			(conn TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1 ==> GTPA1_DUAL TXENPMAPHASEALIGN1)
		)
		(element TXENPRBSTST00 1
			(pin TXENPRBSTST00 output)
			(conn TXENPRBSTST00 TXENPRBSTST00 ==> GTPA1_DUAL TXENPRBSTST00)
		)
		(element TXENPRBSTST01 1
			(pin TXENPRBSTST01 output)
			(conn TXENPRBSTST01 TXENPRBSTST01 ==> GTPA1_DUAL TXENPRBSTST01)
		)
		(element TXENPRBSTST02 1
			(pin TXENPRBSTST02 output)
			(conn TXENPRBSTST02 TXENPRBSTST02 ==> GTPA1_DUAL TXENPRBSTST02)
		)
		(element TXENPRBSTST10 1
			(pin TXENPRBSTST10 output)
			(conn TXENPRBSTST10 TXENPRBSTST10 ==> GTPA1_DUAL TXENPRBSTST10)
		)
		(element TXENPRBSTST11 1
			(pin TXENPRBSTST11 output)
			(conn TXENPRBSTST11 TXENPRBSTST11 ==> GTPA1_DUAL TXENPRBSTST11)
		)
		(element TXENPRBSTST12 1
			(pin TXENPRBSTST12 output)
			(conn TXENPRBSTST12 TXENPRBSTST12 ==> GTPA1_DUAL TXENPRBSTST12)
		)
		(element TXINHIBIT0 1
			(pin TXINHIBIT0 output)
			(conn TXINHIBIT0 TXINHIBIT0 ==> GTPA1_DUAL TXINHIBIT0)
		)
		(element TXINHIBIT1 1
			(pin TXINHIBIT1 output)
			(conn TXINHIBIT1 TXINHIBIT1 ==> GTPA1_DUAL TXINHIBIT1)
		)
		(element TXKERR00 1
			(pin TXKERR00 input)
			(conn TXKERR00 TXKERR00 <== GTPA1_DUAL TXKERR00)
		)
		(element TXKERR01 1
			(pin TXKERR01 input)
			(conn TXKERR01 TXKERR01 <== GTPA1_DUAL TXKERR01)
		)
		(element TXKERR02 1
			(pin TXKERR02 input)
			(conn TXKERR02 TXKERR02 <== GTPA1_DUAL TXKERR02)
		)
		(element TXKERR03 1
			(pin TXKERR03 input)
			(conn TXKERR03 TXKERR03 <== GTPA1_DUAL TXKERR03)
		)
		(element TXKERR10 1
			(pin TXKERR10 input)
			(conn TXKERR10 TXKERR10 <== GTPA1_DUAL TXKERR10)
		)
		(element TXKERR11 1
			(pin TXKERR11 input)
			(conn TXKERR11 TXKERR11 <== GTPA1_DUAL TXKERR11)
		)
		(element TXKERR12 1
			(pin TXKERR12 input)
			(conn TXKERR12 TXKERR12 <== GTPA1_DUAL TXKERR12)
		)
		(element TXKERR13 1
			(pin TXKERR13 input)
			(conn TXKERR13 TXKERR13 <== GTPA1_DUAL TXKERR13)
		)
		(element TXN0 1
			(pin TXN0 input)
			(conn TXN0 TXN0 <== GTPA1_DUAL TXN0)
		)
		(element TXN1 1
			(pin TXN1 input)
			(conn TXN1 TXN1 <== GTPA1_DUAL TXN1)
		)
		(element TXOUTCLK0 1
			(pin TXOUTCLK0 input)
			(conn TXOUTCLK0 TXOUTCLK0 <== GTPA1_DUAL TXOUTCLK0)
		)
		(element TXOUTCLK1 1
			(pin TXOUTCLK1 input)
			(conn TXOUTCLK1 TXOUTCLK1 <== GTPA1_DUAL TXOUTCLK1)
		)
		(element TXPDOWNASYNCH0 1
			(pin TXPDOWNASYNCH0 output)
			(conn TXPDOWNASYNCH0 TXPDOWNASYNCH0 ==> GTPA1_DUAL TXPDOWNASYNCH0)
		)
		(element TXPDOWNASYNCH1 1
			(pin TXPDOWNASYNCH1 output)
			(conn TXPDOWNASYNCH1 TXPDOWNASYNCH1 ==> GTPA1_DUAL TXPDOWNASYNCH1)
		)
		(element TXPMASETPHASE0 1
			(pin TXPMASETPHASE0 output)
			(conn TXPMASETPHASE0 TXPMASETPHASE0 ==> GTPA1_DUAL TXPMASETPHASE0)
		)
		(element TXPMASETPHASE1 1
			(pin TXPMASETPHASE1 output)
			(conn TXPMASETPHASE1 TXPMASETPHASE1 ==> GTPA1_DUAL TXPMASETPHASE1)
		)
		(element TXPOLARITY0 1
			(pin TXPOLARITY0 output)
			(conn TXPOLARITY0 TXPOLARITY0 ==> GTPA1_DUAL TXPOLARITY0)
		)
		(element TXPOLARITY1 1
			(pin TXPOLARITY1 output)
			(conn TXPOLARITY1 TXPOLARITY1 ==> GTPA1_DUAL TXPOLARITY1)
		)
		(element TXPOWERDOWN00 1
			(pin TXPOWERDOWN00 output)
			(conn TXPOWERDOWN00 TXPOWERDOWN00 ==> GTPA1_DUAL TXPOWERDOWN00)
		)
		(element TXPOWERDOWN01 1
			(pin TXPOWERDOWN01 output)
			(conn TXPOWERDOWN01 TXPOWERDOWN01 ==> GTPA1_DUAL TXPOWERDOWN01)
		)
		(element TXPOWERDOWN10 1
			(pin TXPOWERDOWN10 output)
			(conn TXPOWERDOWN10 TXPOWERDOWN10 ==> GTPA1_DUAL TXPOWERDOWN10)
		)
		(element TXPOWERDOWN11 1
			(pin TXPOWERDOWN11 output)
			(conn TXPOWERDOWN11 TXPOWERDOWN11 ==> GTPA1_DUAL TXPOWERDOWN11)
		)
		(element TXPRBSFORCEERR0 1
			(pin TXPRBSFORCEERR0 output)
			(conn TXPRBSFORCEERR0 TXPRBSFORCEERR0 ==> GTPA1_DUAL TXPRBSFORCEERR0)
		)
		(element TXPRBSFORCEERR1 1
			(pin TXPRBSFORCEERR1 output)
			(conn TXPRBSFORCEERR1 TXPRBSFORCEERR1 ==> GTPA1_DUAL TXPRBSFORCEERR1)
		)
		(element TXPREEMPHASIS00 1
			(pin TXPREEMPHASIS00 output)
			(conn TXPREEMPHASIS00 TXPREEMPHASIS00 ==> GTPA1_DUAL TXPREEMPHASIS00)
		)
		(element TXPREEMPHASIS01 1
			(pin TXPREEMPHASIS01 output)
			(conn TXPREEMPHASIS01 TXPREEMPHASIS01 ==> GTPA1_DUAL TXPREEMPHASIS01)
		)
		(element TXPREEMPHASIS02 1
			(pin TXPREEMPHASIS02 output)
			(conn TXPREEMPHASIS02 TXPREEMPHASIS02 ==> GTPA1_DUAL TXPREEMPHASIS02)
		)
		(element TXPREEMPHASIS10 1
			(pin TXPREEMPHASIS10 output)
			(conn TXPREEMPHASIS10 TXPREEMPHASIS10 ==> GTPA1_DUAL TXPREEMPHASIS10)
		)
		(element TXPREEMPHASIS11 1
			(pin TXPREEMPHASIS11 output)
			(conn TXPREEMPHASIS11 TXPREEMPHASIS11 ==> GTPA1_DUAL TXPREEMPHASIS11)
		)
		(element TXPREEMPHASIS12 1
			(pin TXPREEMPHASIS12 output)
			(conn TXPREEMPHASIS12 TXPREEMPHASIS12 ==> GTPA1_DUAL TXPREEMPHASIS12)
		)
		(element TXP0 1
			(pin TXP0 input)
			(conn TXP0 TXP0 <== GTPA1_DUAL TXP0)
		)
		(element TXP1 1
			(pin TXP1 input)
			(conn TXP1 TXP1 <== GTPA1_DUAL TXP1)
		)
		(element TXRESET0 1
			(pin TXRESET0 output)
			(conn TXRESET0 TXRESET0 ==> GTPA1_DUAL TXRESET0)
		)
		(element TXRESET1 1
			(pin TXRESET1 output)
			(conn TXRESET1 TXRESET1 ==> GTPA1_DUAL TXRESET1)
		)
		(element TXRUNDISP00 1
			(pin TXRUNDISP00 input)
			(conn TXRUNDISP00 TXRUNDISP00 <== GTPA1_DUAL TXRUNDISP00)
		)
		(element TXRUNDISP01 1
			(pin TXRUNDISP01 input)
			(conn TXRUNDISP01 TXRUNDISP01 <== GTPA1_DUAL TXRUNDISP01)
		)
		(element TXRUNDISP02 1
			(pin TXRUNDISP02 input)
			(conn TXRUNDISP02 TXRUNDISP02 <== GTPA1_DUAL TXRUNDISP02)
		)
		(element TXRUNDISP03 1
			(pin TXRUNDISP03 input)
			(conn TXRUNDISP03 TXRUNDISP03 <== GTPA1_DUAL TXRUNDISP03)
		)
		(element TXRUNDISP10 1
			(pin TXRUNDISP10 input)
			(conn TXRUNDISP10 TXRUNDISP10 <== GTPA1_DUAL TXRUNDISP10)
		)
		(element TXRUNDISP11 1
			(pin TXRUNDISP11 input)
			(conn TXRUNDISP11 TXRUNDISP11 <== GTPA1_DUAL TXRUNDISP11)
		)
		(element TXRUNDISP12 1
			(pin TXRUNDISP12 input)
			(conn TXRUNDISP12 TXRUNDISP12 <== GTPA1_DUAL TXRUNDISP12)
		)
		(element TXRUNDISP13 1
			(pin TXRUNDISP13 input)
			(conn TXRUNDISP13 TXRUNDISP13 <== GTPA1_DUAL TXRUNDISP13)
		)
		(element TXUSRCLK0 1
			(pin TXUSRCLK0 output)
			(conn TXUSRCLK0 TXUSRCLK0 ==> TXUSRCLK0INV TXUSRCLK0)
			(conn TXUSRCLK0 TXUSRCLK0 ==> TXUSRCLK0INV TXUSRCLK0_B)
		)
		(element TXUSRCLK0INV 3
			(pin OUT output)
			(pin TXUSRCLK0 input)
			(pin TXUSRCLK0_B input)
			(cfg TXUSRCLK0 TXUSRCLK0_B)
			(conn TXUSRCLK0INV OUT ==> GTPA1_DUAL TXUSRCLK0)
			(conn TXUSRCLK0INV TXUSRCLK0 <== TXUSRCLK0 TXUSRCLK0)
			(conn TXUSRCLK0INV TXUSRCLK0_B <== TXUSRCLK0 TXUSRCLK0)
		)
		(element TXUSRCLK1 1
			(pin TXUSRCLK1 output)
			(conn TXUSRCLK1 TXUSRCLK1 ==> TXUSRCLK1INV TXUSRCLK1)
			(conn TXUSRCLK1 TXUSRCLK1 ==> TXUSRCLK1INV TXUSRCLK1_B)
		)
		(element TXUSRCLK1INV 3
			(pin OUT output)
			(pin TXUSRCLK1 input)
			(pin TXUSRCLK1_B input)
			(cfg TXUSRCLK1 TXUSRCLK1_B)
			(conn TXUSRCLK1INV OUT ==> GTPA1_DUAL TXUSRCLK1)
			(conn TXUSRCLK1INV TXUSRCLK1 <== TXUSRCLK1 TXUSRCLK1)
			(conn TXUSRCLK1INV TXUSRCLK1_B <== TXUSRCLK1 TXUSRCLK1)
		)
		(element TXUSRCLK20 1
			(pin TXUSRCLK20 output)
			(conn TXUSRCLK20 TXUSRCLK20 ==> TXUSRCLK20INV TXUSRCLK20)
			(conn TXUSRCLK20 TXUSRCLK20 ==> TXUSRCLK20INV TXUSRCLK20_B)
		)
		(element TXUSRCLK20INV 3
			(pin OUT output)
			(pin TXUSRCLK20 input)
			(pin TXUSRCLK20_B input)
			(cfg TXUSRCLK20 TXUSRCLK20_B)
			(conn TXUSRCLK20INV OUT ==> GTPA1_DUAL TXUSRCLK20)
			(conn TXUSRCLK20INV TXUSRCLK20 <== TXUSRCLK20 TXUSRCLK20)
			(conn TXUSRCLK20INV TXUSRCLK20_B <== TXUSRCLK20 TXUSRCLK20)
		)
		(element TXUSRCLK21 1
			(pin TXUSRCLK21 output)
			(conn TXUSRCLK21 TXUSRCLK21 ==> TXUSRCLK21INV TXUSRCLK21)
			(conn TXUSRCLK21 TXUSRCLK21 ==> TXUSRCLK21INV TXUSRCLK21_B)
		)
		(element TXUSRCLK21INV 3
			(pin OUT output)
			(pin TXUSRCLK21 input)
			(pin TXUSRCLK21_B input)
			(cfg TXUSRCLK21 TXUSRCLK21_B)
			(conn TXUSRCLK21INV OUT ==> GTPA1_DUAL TXUSRCLK21)
			(conn TXUSRCLK21INV TXUSRCLK21 <== TXUSRCLK21 TXUSRCLK21)
			(conn TXUSRCLK21INV TXUSRCLK21_B <== TXUSRCLK21 TXUSRCLK21)
		)
		(element USRCODEERR0 1
			(pin USRCODEERR0 output)
			(conn USRCODEERR0 USRCODEERR0 ==> GTPA1_DUAL USRCODEERR0)
		)
		(element USRCODEERR1 1
			(pin USRCODEERR1 output)
			(conn USRCODEERR1 USRCODEERR1 ==> GTPA1_DUAL USRCODEERR1)
		)
		(element GTPA1_DUAL 609 # BEL
			(pin CLKINEAST0 input)
			(pin CLKINEAST1 input)
			(pin CLKINWEST0 input)
			(pin CLKINWEST1 input)
			(pin CLKTESTSIG00 input)
			(pin CLKTESTSIG01 input)
			(pin CLKTESTSIG10 input)
			(pin CLKTESTSIG11 input)
			(pin CLK00 input)
			(pin CLK01 input)
			(pin CLK10 input)
			(pin CLK11 input)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DADDR5 input)
			(pin DADDR6 input)
			(pin DADDR7 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DRDY output)
			(pin DRPDO0 output)
			(pin DRPDO1 output)
			(pin DRPDO2 output)
			(pin DRPDO3 output)
			(pin DRPDO4 output)
			(pin DRPDO5 output)
			(pin DRPDO6 output)
			(pin DRPDO7 output)
			(pin DRPDO8 output)
			(pin DRPDO9 output)
			(pin DRPDO10 output)
			(pin DRPDO11 output)
			(pin DRPDO12 output)
			(pin DRPDO13 output)
			(pin DRPDO14 output)
			(pin DRPDO15 output)
			(pin DWE input)
			(pin GATERXELECIDLE0 input)
			(pin GATERXELECIDLE1 input)
			(pin GCLK00 input)
			(pin GCLK01 input)
			(pin GCLK10 input)
			(pin GCLK11 input)
			(pin GTPCLKFBEAST0 output)
			(pin GTPCLKFBEAST1 output)
			(pin GTPCLKFBSEL0EAST0 input)
			(pin GTPCLKFBSEL0EAST1 input)
			(pin GTPCLKFBSEL0WEST0 input)
			(pin GTPCLKFBSEL0WEST1 input)
			(pin GTPCLKFBSEL1EAST0 input)
			(pin GTPCLKFBSEL1EAST1 input)
			(pin GTPCLKFBSEL1WEST0 input)
			(pin GTPCLKFBSEL1WEST1 input)
			(pin GTPCLKFBWEST0 output)
			(pin GTPCLKFBWEST1 output)
			(pin GTPCLKOUT00 output)
			(pin GTPCLKOUT01 output)
			(pin GTPCLKOUT10 output)
			(pin GTPCLKOUT11 output)
			(pin GTPRESET0 input)
			(pin GTPRESET1 input)
			(pin GTPTEST00 input)
			(pin GTPTEST01 input)
			(pin GTPTEST02 input)
			(pin GTPTEST03 input)
			(pin GTPTEST04 input)
			(pin GTPTEST05 input)
			(pin GTPTEST06 input)
			(pin GTPTEST07 input)
			(pin GTPTEST10 input)
			(pin GTPTEST11 input)
			(pin GTPTEST12 input)
			(pin GTPTEST13 input)
			(pin GTPTEST14 input)
			(pin GTPTEST15 input)
			(pin GTPTEST16 input)
			(pin GTPTEST17 input)
			(pin IGNORESIGDET0 input)
			(pin IGNORESIGDET1 input)
			(pin INTDATAWIDTH0 input)
			(pin INTDATAWIDTH1 input)
			(pin LOOPBACK00 input)
			(pin LOOPBACK01 input)
			(pin LOOPBACK02 input)
			(pin LOOPBACK10 input)
			(pin LOOPBACK11 input)
			(pin LOOPBACK12 input)
			(pin PHYSTATUS0 output)
			(pin PHYSTATUS1 output)
			(pin PLLCLK00 input)
			(pin PLLCLK01 input)
			(pin PLLCLK10 input)
			(pin PLLCLK11 input)
			(pin PLLLKDETEN0 input)
			(pin PLLLKDETEN1 input)
			(pin PLLLKDET0 output)
			(pin PLLLKDET1 output)
			(pin PLLPOWERDOWN0 input)
			(pin PLLPOWERDOWN1 input)
			(pin PRBSCNTRESET0 input)
			(pin PRBSCNTRESET1 input)
			(pin RCALINEAST0 input)
			(pin RCALINEAST1 input)
			(pin RCALINEAST2 input)
			(pin RCALINEAST3 input)
			(pin RCALINEAST4 input)
			(pin RCALINWEST0 input)
			(pin RCALINWEST1 input)
			(pin RCALINWEST2 input)
			(pin RCALINWEST3 input)
			(pin RCALINWEST4 input)
			(pin RCALOUTEAST0 output)
			(pin RCALOUTEAST1 output)
			(pin RCALOUTEAST2 output)
			(pin RCALOUTEAST3 output)
			(pin RCALOUTEAST4 output)
			(pin RCALOUTWEST0 output)
			(pin RCALOUTWEST1 output)
			(pin RCALOUTWEST2 output)
			(pin RCALOUTWEST3 output)
			(pin RCALOUTWEST4 output)
			(pin REFCLKOUT0 output)
			(pin REFCLKOUT1 output)
			(pin REFCLKPLL0 output)
			(pin REFCLKPLL1 output)
			(pin REFCLKPWRDNB0 input)
			(pin REFCLKPWRDNB1 input)
			(pin REFSELDYPLL00 input)
			(pin REFSELDYPLL01 input)
			(pin REFSELDYPLL02 input)
			(pin REFSELDYPLL10 input)
			(pin REFSELDYPLL11 input)
			(pin REFSELDYPLL12 input)
			(pin RESETDONE0 output)
			(pin RESETDONE1 output)
			(pin RXBUFRESET0 input)
			(pin RXBUFRESET1 input)
			(pin RXBUFSTATUS00 output)
			(pin RXBUFSTATUS01 output)
			(pin RXBUFSTATUS02 output)
			(pin RXBUFSTATUS10 output)
			(pin RXBUFSTATUS11 output)
			(pin RXBUFSTATUS12 output)
			(pin RXBYTEISALIGNED0 output)
			(pin RXBYTEISALIGNED1 output)
			(pin RXBYTEREALIGN0 output)
			(pin RXBYTEREALIGN1 output)
			(pin RXCDRRESET0 input)
			(pin RXCDRRESET1 input)
			(pin RXCHANBONDSEQ0 output)
			(pin RXCHANBONDSEQ1 output)
			(pin RXCHANISALIGNED0 output)
			(pin RXCHANISALIGNED1 output)
			(pin RXCHANREALIGN0 output)
			(pin RXCHANREALIGN1 output)
			(pin RXCHARISCOMMA00 output)
			(pin RXCHARISCOMMA01 output)
			(pin RXCHARISCOMMA02 output)
			(pin RXCHARISCOMMA03 output)
			(pin RXCHARISCOMMA10 output)
			(pin RXCHARISCOMMA11 output)
			(pin RXCHARISCOMMA12 output)
			(pin RXCHARISCOMMA13 output)
			(pin RXCHARISK00 output)
			(pin RXCHARISK01 output)
			(pin RXCHARISK02 output)
			(pin RXCHARISK03 output)
			(pin RXCHARISK10 output)
			(pin RXCHARISK11 output)
			(pin RXCHARISK12 output)
			(pin RXCHARISK13 output)
			(pin RXCHBONDI0 input)
			(pin RXCHBONDI1 input)
			(pin RXCHBONDI2 input)
			(pin RXCHBONDMASTER0 input)
			(pin RXCHBONDMASTER1 input)
			(pin RXCHBONDO0 output)
			(pin RXCHBONDO1 output)
			(pin RXCHBONDO2 output)
			(pin RXCHBONDSLAVE0 input)
			(pin RXCHBONDSLAVE1 input)
			(pin RXCLKCORCNT00 output)
			(pin RXCLKCORCNT01 output)
			(pin RXCLKCORCNT02 output)
			(pin RXCLKCORCNT10 output)
			(pin RXCLKCORCNT11 output)
			(pin RXCLKCORCNT12 output)
			(pin RXCOMMADETUSE0 input)
			(pin RXCOMMADETUSE1 input)
			(pin RXCOMMADET0 output)
			(pin RXCOMMADET1 output)
			(pin RXDATAWIDTH00 input)
			(pin RXDATAWIDTH01 input)
			(pin RXDATAWIDTH10 input)
			(pin RXDATAWIDTH11 input)
			(pin RXDATA00 output)
			(pin RXDATA01 output)
			(pin RXDATA02 output)
			(pin RXDATA03 output)
			(pin RXDATA04 output)
			(pin RXDATA05 output)
			(pin RXDATA06 output)
			(pin RXDATA07 output)
			(pin RXDATA08 output)
			(pin RXDATA09 output)
			(pin RXDATA010 output)
			(pin RXDATA10 output)
			(pin RXDATA011 output)
			(pin RXDATA11 output)
			(pin RXDATA012 output)
			(pin RXDATA12 output)
			(pin RXDATA013 output)
			(pin RXDATA13 output)
			(pin RXDATA014 output)
			(pin RXDATA14 output)
			(pin RXDATA015 output)
			(pin RXDATA15 output)
			(pin RXDATA016 output)
			(pin RXDATA16 output)
			(pin RXDATA017 output)
			(pin RXDATA17 output)
			(pin RXDATA018 output)
			(pin RXDATA18 output)
			(pin RXDATA019 output)
			(pin RXDATA19 output)
			(pin RXDATA020 output)
			(pin RXDATA021 output)
			(pin RXDATA022 output)
			(pin RXDATA023 output)
			(pin RXDATA024 output)
			(pin RXDATA025 output)
			(pin RXDATA026 output)
			(pin RXDATA027 output)
			(pin RXDATA028 output)
			(pin RXDATA029 output)
			(pin RXDATA030 output)
			(pin RXDATA031 output)
			(pin RXDATA110 output)
			(pin RXDATA111 output)
			(pin RXDATA112 output)
			(pin RXDATA113 output)
			(pin RXDATA114 output)
			(pin RXDATA115 output)
			(pin RXDATA116 output)
			(pin RXDATA117 output)
			(pin RXDATA118 output)
			(pin RXDATA119 output)
			(pin RXDATA120 output)
			(pin RXDATA121 output)
			(pin RXDATA122 output)
			(pin RXDATA123 output)
			(pin RXDATA124 output)
			(pin RXDATA125 output)
			(pin RXDATA126 output)
			(pin RXDATA127 output)
			(pin RXDATA128 output)
			(pin RXDATA129 output)
			(pin RXDATA130 output)
			(pin RXDATA131 output)
			(pin RXDEC8B10BUSE0 input)
			(pin RXDEC8B10BUSE1 input)
			(pin RXDISPERR00 output)
			(pin RXDISPERR01 output)
			(pin RXDISPERR02 output)
			(pin RXDISPERR03 output)
			(pin RXDISPERR10 output)
			(pin RXDISPERR11 output)
			(pin RXDISPERR12 output)
			(pin RXDISPERR13 output)
			(pin RXELECIDLE0 output)
			(pin RXELECIDLE1 output)
			(pin RXENCHANSYNC0 input)
			(pin RXENCHANSYNC1 input)
			(pin RXENMCOMMAALIGN0 input)
			(pin RXENMCOMMAALIGN1 input)
			(pin RXENPCOMMAALIGN0 input)
			(pin RXENPCOMMAALIGN1 input)
			(pin RXENPMAPHASEALIGN0 input)
			(pin RXENPMAPHASEALIGN1 input)
			(pin RXENPRBSTST00 input)
			(pin RXENPRBSTST01 input)
			(pin RXENPRBSTST02 input)
			(pin RXENPRBSTST10 input)
			(pin RXENPRBSTST11 input)
			(pin RXENPRBSTST12 input)
			(pin RXEQMIX00 input)
			(pin RXEQMIX01 input)
			(pin RXEQMIX10 input)
			(pin RXEQMIX11 input)
			(pin RXLOSSOFSYNC00 output)
			(pin RXLOSSOFSYNC01 output)
			(pin RXLOSSOFSYNC10 output)
			(pin RXLOSSOFSYNC11 output)
			(pin RXNOTINTABLE00 output)
			(pin RXNOTINTABLE01 output)
			(pin RXNOTINTABLE02 output)
			(pin RXNOTINTABLE03 output)
			(pin RXNOTINTABLE10 output)
			(pin RXNOTINTABLE11 output)
			(pin RXNOTINTABLE12 output)
			(pin RXNOTINTABLE13 output)
			(pin RXN0 input)
			(pin RXN1 input)
			(pin RXPMASETPHASE0 input)
			(pin RXPMASETPHASE1 input)
			(pin RXPOLARITY0 input)
			(pin RXPOLARITY1 input)
			(pin RXPOWERDOWN00 input)
			(pin RXPOWERDOWN01 input)
			(pin RXPOWERDOWN10 input)
			(pin RXPOWERDOWN11 input)
			(pin RXPRBSERR0 output)
			(pin RXPRBSERR1 output)
			(pin RXP0 input)
			(pin RXP1 input)
			(pin RXRECCLK0 output)
			(pin RXRECCLK1 output)
			(pin RXRESET0 input)
			(pin RXRESET1 input)
			(pin RXRUNDISP00 output)
			(pin RXRUNDISP01 output)
			(pin RXRUNDISP02 output)
			(pin RXRUNDISP03 output)
			(pin RXRUNDISP10 output)
			(pin RXRUNDISP11 output)
			(pin RXRUNDISP12 output)
			(pin RXRUNDISP13 output)
			(pin RXSLIDE0 input)
			(pin RXSLIDE1 input)
			(pin RXSTATUS00 output)
			(pin RXSTATUS01 output)
			(pin RXSTATUS02 output)
			(pin RXSTATUS10 output)
			(pin RXSTATUS11 output)
			(pin RXSTATUS12 output)
			(pin RXUSRCLK0 input)
			(pin RXUSRCLK1 input)
			(pin RXUSRCLK20 input)
			(pin RXUSRCLK21 input)
			(pin RXVALID0 output)
			(pin RXVALID1 output)
			(pin SCANCLK input)
			(pin SCANENB input)
			(pin SCANINPMA input)
			(pin SCANIN0 input)
			(pin SCANIN1 input)
			(pin SCANIN2 input)
			(pin SCANIN3 input)
			(pin SCANIN4 input)
			(pin SCANMODEB input)
			(pin SCANOUTPMA output)
			(pin SCANOUT0 output)
			(pin SCANOUT1 output)
			(pin SCANOUT2 output)
			(pin SCANOUT3 output)
			(pin SCANOUT4 output)
			(pin TSTCLK0 input)
			(pin TSTCLK1 input)
			(pin TSTIN00 input)
			(pin TSTIN01 input)
			(pin TSTIN02 input)
			(pin TSTIN03 input)
			(pin TSTIN04 input)
			(pin TSTIN05 input)
			(pin TSTIN06 input)
			(pin TSTIN07 input)
			(pin TSTIN08 input)
			(pin TSTIN09 input)
			(pin TSTIN010 input)
			(pin TSTIN10 input)
			(pin TSTIN011 input)
			(pin TSTIN11 input)
			(pin TSTIN12 input)
			(pin TSTIN13 input)
			(pin TSTIN14 input)
			(pin TSTIN15 input)
			(pin TSTIN16 input)
			(pin TSTIN17 input)
			(pin TSTIN18 input)
			(pin TSTIN19 input)
			(pin TSTIN110 input)
			(pin TSTIN111 input)
			(pin TSTOUT00 output)
			(pin TSTOUT01 output)
			(pin TSTOUT02 output)
			(pin TSTOUT03 output)
			(pin TSTOUT04 output)
			(pin TSTOUT10 output)
			(pin TSTOUT11 output)
			(pin TSTOUT12 output)
			(pin TSTOUT13 output)
			(pin TSTOUT14 output)
			(pin TSTPWRDNOVRD0 input)
			(pin TSTPWRDNOVRD1 input)
			(pin TSTPWRDN00 input)
			(pin TSTPWRDN01 input)
			(pin TSTPWRDN02 input)
			(pin TSTPWRDN03 input)
			(pin TSTPWRDN04 input)
			(pin TSTPWRDN10 input)
			(pin TSTPWRDN11 input)
			(pin TSTPWRDN12 input)
			(pin TSTPWRDN13 input)
			(pin TSTPWRDN14 input)
			(pin TXBUFDIFFCTRL00 input)
			(pin TXBUFDIFFCTRL01 input)
			(pin TXBUFDIFFCTRL02 input)
			(pin TXBUFDIFFCTRL10 input)
			(pin TXBUFDIFFCTRL11 input)
			(pin TXBUFDIFFCTRL12 input)
			(pin TXBUFSTATUS00 output)
			(pin TXBUFSTATUS01 output)
			(pin TXBUFSTATUS10 output)
			(pin TXBUFSTATUS11 output)
			(pin TXBYPASS8B10B00 input)
			(pin TXBYPASS8B10B01 input)
			(pin TXBYPASS8B10B02 input)
			(pin TXBYPASS8B10B03 input)
			(pin TXBYPASS8B10B10 input)
			(pin TXBYPASS8B10B11 input)
			(pin TXBYPASS8B10B12 input)
			(pin TXBYPASS8B10B13 input)
			(pin TXCHARDISPMODE00 input)
			(pin TXCHARDISPMODE01 input)
			(pin TXCHARDISPMODE02 input)
			(pin TXCHARDISPMODE03 input)
			(pin TXCHARDISPMODE10 input)
			(pin TXCHARDISPMODE11 input)
			(pin TXCHARDISPMODE12 input)
			(pin TXCHARDISPMODE13 input)
			(pin TXCHARDISPVAL00 input)
			(pin TXCHARDISPVAL01 input)
			(pin TXCHARDISPVAL02 input)
			(pin TXCHARDISPVAL03 input)
			(pin TXCHARDISPVAL10 input)
			(pin TXCHARDISPVAL11 input)
			(pin TXCHARDISPVAL12 input)
			(pin TXCHARDISPVAL13 input)
			(pin TXCHARISK00 input)
			(pin TXCHARISK01 input)
			(pin TXCHARISK02 input)
			(pin TXCHARISK03 input)
			(pin TXCHARISK10 input)
			(pin TXCHARISK11 input)
			(pin TXCHARISK12 input)
			(pin TXCHARISK13 input)
			(pin TXCOMSTART0 input)
			(pin TXCOMSTART1 input)
			(pin TXCOMTYPE0 input)
			(pin TXCOMTYPE1 input)
			(pin TXDATAWIDTH00 input)
			(pin TXDATAWIDTH01 input)
			(pin TXDATAWIDTH10 input)
			(pin TXDATAWIDTH11 input)
			(pin TXDATA00 input)
			(pin TXDATA01 input)
			(pin TXDATA02 input)
			(pin TXDATA03 input)
			(pin TXDATA04 input)
			(pin TXDATA05 input)
			(pin TXDATA06 input)
			(pin TXDATA07 input)
			(pin TXDATA08 input)
			(pin TXDATA09 input)
			(pin TXDATA010 input)
			(pin TXDATA10 input)
			(pin TXDATA011 input)
			(pin TXDATA11 input)
			(pin TXDATA012 input)
			(pin TXDATA12 input)
			(pin TXDATA013 input)
			(pin TXDATA13 input)
			(pin TXDATA014 input)
			(pin TXDATA14 input)
			(pin TXDATA015 input)
			(pin TXDATA15 input)
			(pin TXDATA016 input)
			(pin TXDATA16 input)
			(pin TXDATA017 input)
			(pin TXDATA17 input)
			(pin TXDATA018 input)
			(pin TXDATA18 input)
			(pin TXDATA019 input)
			(pin TXDATA19 input)
			(pin TXDATA020 input)
			(pin TXDATA021 input)
			(pin TXDATA022 input)
			(pin TXDATA023 input)
			(pin TXDATA024 input)
			(pin TXDATA025 input)
			(pin TXDATA026 input)
			(pin TXDATA027 input)
			(pin TXDATA028 input)
			(pin TXDATA029 input)
			(pin TXDATA030 input)
			(pin TXDATA031 input)
			(pin TXDATA110 input)
			(pin TXDATA111 input)
			(pin TXDATA112 input)
			(pin TXDATA113 input)
			(pin TXDATA114 input)
			(pin TXDATA115 input)
			(pin TXDATA116 input)
			(pin TXDATA117 input)
			(pin TXDATA118 input)
			(pin TXDATA119 input)
			(pin TXDATA120 input)
			(pin TXDATA121 input)
			(pin TXDATA122 input)
			(pin TXDATA123 input)
			(pin TXDATA124 input)
			(pin TXDATA125 input)
			(pin TXDATA126 input)
			(pin TXDATA127 input)
			(pin TXDATA128 input)
			(pin TXDATA129 input)
			(pin TXDATA130 input)
			(pin TXDATA131 input)
			(pin TXDETECTRX0 input)
			(pin TXDETECTRX1 input)
			(pin TXDIFFCTRL00 input)
			(pin TXDIFFCTRL01 input)
			(pin TXDIFFCTRL02 input)
			(pin TXDIFFCTRL03 input)
			(pin TXDIFFCTRL10 input)
			(pin TXDIFFCTRL11 input)
			(pin TXDIFFCTRL12 input)
			(pin TXDIFFCTRL13 input)
			(pin TXELECIDLE0 input)
			(pin TXELECIDLE1 input)
			(pin TXENC8B10BUSE0 input)
			(pin TXENC8B10BUSE1 input)
			(pin TXENPMAPHASEALIGN0 input)
			(pin TXENPMAPHASEALIGN1 input)
			(pin TXENPRBSTST00 input)
			(pin TXENPRBSTST01 input)
			(pin TXENPRBSTST02 input)
			(pin TXENPRBSTST10 input)
			(pin TXENPRBSTST11 input)
			(pin TXENPRBSTST12 input)
			(pin TXINHIBIT0 input)
			(pin TXINHIBIT1 input)
			(pin TXKERR00 output)
			(pin TXKERR01 output)
			(pin TXKERR02 output)
			(pin TXKERR03 output)
			(pin TXKERR10 output)
			(pin TXKERR11 output)
			(pin TXKERR12 output)
			(pin TXKERR13 output)
			(pin TXN0 output)
			(pin TXN1 output)
			(pin TXOUTCLK0 output)
			(pin TXOUTCLK1 output)
			(pin TXPDOWNASYNCH0 input)
			(pin TXPDOWNASYNCH1 input)
			(pin TXPMASETPHASE0 input)
			(pin TXPMASETPHASE1 input)
			(pin TXPOLARITY0 input)
			(pin TXPOLARITY1 input)
			(pin TXPOWERDOWN00 input)
			(pin TXPOWERDOWN01 input)
			(pin TXPOWERDOWN10 input)
			(pin TXPOWERDOWN11 input)
			(pin TXPRBSFORCEERR0 input)
			(pin TXPRBSFORCEERR1 input)
			(pin TXPREEMPHASIS00 input)
			(pin TXPREEMPHASIS01 input)
			(pin TXPREEMPHASIS02 input)
			(pin TXPREEMPHASIS10 input)
			(pin TXPREEMPHASIS11 input)
			(pin TXPREEMPHASIS12 input)
			(pin TXP0 output)
			(pin TXP1 output)
			(pin TXRESET0 input)
			(pin TXRESET1 input)
			(pin TXRUNDISP00 output)
			(pin TXRUNDISP01 output)
			(pin TXRUNDISP02 output)
			(pin TXRUNDISP03 output)
			(pin TXRUNDISP10 output)
			(pin TXRUNDISP11 output)
			(pin TXRUNDISP12 output)
			(pin TXRUNDISP13 output)
			(pin TXUSRCLK0 input)
			(pin TXUSRCLK1 input)
			(pin TXUSRCLK20 input)
			(pin TXUSRCLK21 input)
			(pin USRCODEERR0 input)
			(pin USRCODEERR1 input)
			(conn GTPA1_DUAL DRDY ==> DRDY DRDY)
			(conn GTPA1_DUAL DRPDO0 ==> DRPDO0 DRPDO0)
			(conn GTPA1_DUAL DRPDO1 ==> DRPDO1 DRPDO1)
			(conn GTPA1_DUAL DRPDO2 ==> DRPDO2 DRPDO2)
			(conn GTPA1_DUAL DRPDO3 ==> DRPDO3 DRPDO3)
			(conn GTPA1_DUAL DRPDO4 ==> DRPDO4 DRPDO4)
			(conn GTPA1_DUAL DRPDO5 ==> DRPDO5 DRPDO5)
			(conn GTPA1_DUAL DRPDO6 ==> DRPDO6 DRPDO6)
			(conn GTPA1_DUAL DRPDO7 ==> DRPDO7 DRPDO7)
			(conn GTPA1_DUAL DRPDO8 ==> DRPDO8 DRPDO8)
			(conn GTPA1_DUAL DRPDO9 ==> DRPDO9 DRPDO9)
			(conn GTPA1_DUAL DRPDO10 ==> DRPDO10 DRPDO10)
			(conn GTPA1_DUAL DRPDO11 ==> DRPDO11 DRPDO11)
			(conn GTPA1_DUAL DRPDO12 ==> DRPDO12 DRPDO12)
			(conn GTPA1_DUAL DRPDO13 ==> DRPDO13 DRPDO13)
			(conn GTPA1_DUAL DRPDO14 ==> DRPDO14 DRPDO14)
			(conn GTPA1_DUAL DRPDO15 ==> DRPDO15 DRPDO15)
			(conn GTPA1_DUAL GTPCLKFBEAST0 ==> GTPCLKFBEAST0 GTPCLKFBEAST0)
			(conn GTPA1_DUAL GTPCLKFBEAST1 ==> GTPCLKFBEAST1 GTPCLKFBEAST1)
			(conn GTPA1_DUAL GTPCLKFBWEST0 ==> GTPCLKFBWEST0 GTPCLKFBWEST0)
			(conn GTPA1_DUAL GTPCLKFBWEST1 ==> GTPCLKFBWEST1 GTPCLKFBWEST1)
			(conn GTPA1_DUAL GTPCLKOUT00 ==> GTPCLKOUT00 GTPCLKOUT00)
			(conn GTPA1_DUAL GTPCLKOUT01 ==> GTPCLKOUT01 GTPCLKOUT01)
			(conn GTPA1_DUAL GTPCLKOUT10 ==> GTPCLKOUT10 GTPCLKOUT10)
			(conn GTPA1_DUAL GTPCLKOUT11 ==> GTPCLKOUT11 GTPCLKOUT11)
			(conn GTPA1_DUAL PHYSTATUS0 ==> PHYSTATUS0 PHYSTATUS0)
			(conn GTPA1_DUAL PHYSTATUS1 ==> PHYSTATUS1 PHYSTATUS1)
			(conn GTPA1_DUAL PLLLKDET0 ==> PLLLKDET0 PLLLKDET0)
			(conn GTPA1_DUAL PLLLKDET1 ==> PLLLKDET1 PLLLKDET1)
			(conn GTPA1_DUAL RCALOUTEAST0 ==> RCALOUTEAST0 RCALOUTEAST0)
			(conn GTPA1_DUAL RCALOUTEAST1 ==> RCALOUTEAST1 RCALOUTEAST1)
			(conn GTPA1_DUAL RCALOUTEAST2 ==> RCALOUTEAST2 RCALOUTEAST2)
			(conn GTPA1_DUAL RCALOUTEAST3 ==> RCALOUTEAST3 RCALOUTEAST3)
			(conn GTPA1_DUAL RCALOUTEAST4 ==> RCALOUTEAST4 RCALOUTEAST4)
			(conn GTPA1_DUAL RCALOUTWEST0 ==> RCALOUTWEST0 RCALOUTWEST0)
			(conn GTPA1_DUAL RCALOUTWEST1 ==> RCALOUTWEST1 RCALOUTWEST1)
			(conn GTPA1_DUAL RCALOUTWEST2 ==> RCALOUTWEST2 RCALOUTWEST2)
			(conn GTPA1_DUAL RCALOUTWEST3 ==> RCALOUTWEST3 RCALOUTWEST3)
			(conn GTPA1_DUAL RCALOUTWEST4 ==> RCALOUTWEST4 RCALOUTWEST4)
			(conn GTPA1_DUAL REFCLKOUT0 ==> REFCLKOUT0 REFCLKOUT0)
			(conn GTPA1_DUAL REFCLKOUT1 ==> REFCLKOUT1 REFCLKOUT1)
			(conn GTPA1_DUAL REFCLKPLL0 ==> REFCLKPLL0 REFCLKPLL0)
			(conn GTPA1_DUAL REFCLKPLL1 ==> REFCLKPLL1 REFCLKPLL1)
			(conn GTPA1_DUAL RESETDONE0 ==> RESETDONE0 RESETDONE0)
			(conn GTPA1_DUAL RESETDONE1 ==> RESETDONE1 RESETDONE1)
			(conn GTPA1_DUAL RXBUFSTATUS00 ==> RXBUFSTATUS00 RXBUFSTATUS00)
			(conn GTPA1_DUAL RXBUFSTATUS01 ==> RXBUFSTATUS01 RXBUFSTATUS01)
			(conn GTPA1_DUAL RXBUFSTATUS02 ==> RXBUFSTATUS02 RXBUFSTATUS02)
			(conn GTPA1_DUAL RXBUFSTATUS10 ==> RXBUFSTATUS10 RXBUFSTATUS10)
			(conn GTPA1_DUAL RXBUFSTATUS11 ==> RXBUFSTATUS11 RXBUFSTATUS11)
			(conn GTPA1_DUAL RXBUFSTATUS12 ==> RXBUFSTATUS12 RXBUFSTATUS12)
			(conn GTPA1_DUAL RXBYTEISALIGNED0 ==> RXBYTEISALIGNED0 RXBYTEISALIGNED0)
			(conn GTPA1_DUAL RXBYTEISALIGNED1 ==> RXBYTEISALIGNED1 RXBYTEISALIGNED1)
			(conn GTPA1_DUAL RXBYTEREALIGN0 ==> RXBYTEREALIGN0 RXBYTEREALIGN0)
			(conn GTPA1_DUAL RXBYTEREALIGN1 ==> RXBYTEREALIGN1 RXBYTEREALIGN1)
			(conn GTPA1_DUAL RXCHANBONDSEQ0 ==> RXCHANBONDSEQ0 RXCHANBONDSEQ0)
			(conn GTPA1_DUAL RXCHANBONDSEQ1 ==> RXCHANBONDSEQ1 RXCHANBONDSEQ1)
			(conn GTPA1_DUAL RXCHANISALIGNED0 ==> RXCHANISALIGNED0 RXCHANISALIGNED0)
			(conn GTPA1_DUAL RXCHANISALIGNED1 ==> RXCHANISALIGNED1 RXCHANISALIGNED1)
			(conn GTPA1_DUAL RXCHANREALIGN0 ==> RXCHANREALIGN0 RXCHANREALIGN0)
			(conn GTPA1_DUAL RXCHANREALIGN1 ==> RXCHANREALIGN1 RXCHANREALIGN1)
			(conn GTPA1_DUAL RXCHARISCOMMA00 ==> RXCHARISCOMMA00 RXCHARISCOMMA00)
			(conn GTPA1_DUAL RXCHARISCOMMA01 ==> RXCHARISCOMMA01 RXCHARISCOMMA01)
			(conn GTPA1_DUAL RXCHARISCOMMA02 ==> RXCHARISCOMMA02 RXCHARISCOMMA02)
			(conn GTPA1_DUAL RXCHARISCOMMA03 ==> RXCHARISCOMMA03 RXCHARISCOMMA03)
			(conn GTPA1_DUAL RXCHARISCOMMA10 ==> RXCHARISCOMMA10 RXCHARISCOMMA10)
			(conn GTPA1_DUAL RXCHARISCOMMA11 ==> RXCHARISCOMMA11 RXCHARISCOMMA11)
			(conn GTPA1_DUAL RXCHARISCOMMA12 ==> RXCHARISCOMMA12 RXCHARISCOMMA12)
			(conn GTPA1_DUAL RXCHARISCOMMA13 ==> RXCHARISCOMMA13 RXCHARISCOMMA13)
			(conn GTPA1_DUAL RXCHARISK00 ==> RXCHARISK00 RXCHARISK00)
			(conn GTPA1_DUAL RXCHARISK01 ==> RXCHARISK01 RXCHARISK01)
			(conn GTPA1_DUAL RXCHARISK02 ==> RXCHARISK02 RXCHARISK02)
			(conn GTPA1_DUAL RXCHARISK03 ==> RXCHARISK03 RXCHARISK03)
			(conn GTPA1_DUAL RXCHARISK10 ==> RXCHARISK10 RXCHARISK10)
			(conn GTPA1_DUAL RXCHARISK11 ==> RXCHARISK11 RXCHARISK11)
			(conn GTPA1_DUAL RXCHARISK12 ==> RXCHARISK12 RXCHARISK12)
			(conn GTPA1_DUAL RXCHARISK13 ==> RXCHARISK13 RXCHARISK13)
			(conn GTPA1_DUAL RXCHBONDO0 ==> RXCHBONDO0 RXCHBONDO0)
			(conn GTPA1_DUAL RXCHBONDO1 ==> RXCHBONDO1 RXCHBONDO1)
			(conn GTPA1_DUAL RXCHBONDO2 ==> RXCHBONDO2 RXCHBONDO2)
			(conn GTPA1_DUAL RXCLKCORCNT00 ==> RXCLKCORCNT00 RXCLKCORCNT00)
			(conn GTPA1_DUAL RXCLKCORCNT01 ==> RXCLKCORCNT01 RXCLKCORCNT01)
			(conn GTPA1_DUAL RXCLKCORCNT02 ==> RXCLKCORCNT02 RXCLKCORCNT02)
			(conn GTPA1_DUAL RXCLKCORCNT10 ==> RXCLKCORCNT10 RXCLKCORCNT10)
			(conn GTPA1_DUAL RXCLKCORCNT11 ==> RXCLKCORCNT11 RXCLKCORCNT11)
			(conn GTPA1_DUAL RXCLKCORCNT12 ==> RXCLKCORCNT12 RXCLKCORCNT12)
			(conn GTPA1_DUAL RXCOMMADET0 ==> RXCOMMADET0 RXCOMMADET0)
			(conn GTPA1_DUAL RXCOMMADET1 ==> RXCOMMADET1 RXCOMMADET1)
			(conn GTPA1_DUAL RXDATA00 ==> RXDATA00 RXDATA00)
			(conn GTPA1_DUAL RXDATA01 ==> RXDATA01 RXDATA01)
			(conn GTPA1_DUAL RXDATA02 ==> RXDATA02 RXDATA02)
			(conn GTPA1_DUAL RXDATA03 ==> RXDATA03 RXDATA03)
			(conn GTPA1_DUAL RXDATA04 ==> RXDATA04 RXDATA04)
			(conn GTPA1_DUAL RXDATA05 ==> RXDATA05 RXDATA05)
			(conn GTPA1_DUAL RXDATA06 ==> RXDATA06 RXDATA06)
			(conn GTPA1_DUAL RXDATA07 ==> RXDATA07 RXDATA07)
			(conn GTPA1_DUAL RXDATA08 ==> RXDATA08 RXDATA08)
			(conn GTPA1_DUAL RXDATA09 ==> RXDATA09 RXDATA09)
			(conn GTPA1_DUAL RXDATA010 ==> RXDATA010 RXDATA010)
			(conn GTPA1_DUAL RXDATA10 ==> RXDATA10 RXDATA10)
			(conn GTPA1_DUAL RXDATA011 ==> RXDATA011 RXDATA011)
			(conn GTPA1_DUAL RXDATA11 ==> RXDATA11 RXDATA11)
			(conn GTPA1_DUAL RXDATA012 ==> RXDATA012 RXDATA012)
			(conn GTPA1_DUAL RXDATA12 ==> RXDATA12 RXDATA12)
			(conn GTPA1_DUAL RXDATA013 ==> RXDATA013 RXDATA013)
			(conn GTPA1_DUAL RXDATA13 ==> RXDATA13 RXDATA13)
			(conn GTPA1_DUAL RXDATA014 ==> RXDATA014 RXDATA014)
			(conn GTPA1_DUAL RXDATA14 ==> RXDATA14 RXDATA14)
			(conn GTPA1_DUAL RXDATA015 ==> RXDATA015 RXDATA015)
			(conn GTPA1_DUAL RXDATA15 ==> RXDATA15 RXDATA15)
			(conn GTPA1_DUAL RXDATA016 ==> RXDATA016 RXDATA016)
			(conn GTPA1_DUAL RXDATA16 ==> RXDATA16 RXDATA16)
			(conn GTPA1_DUAL RXDATA017 ==> RXDATA017 RXDATA017)
			(conn GTPA1_DUAL RXDATA17 ==> RXDATA17 RXDATA17)
			(conn GTPA1_DUAL RXDATA018 ==> RXDATA018 RXDATA018)
			(conn GTPA1_DUAL RXDATA18 ==> RXDATA18 RXDATA18)
			(conn GTPA1_DUAL RXDATA019 ==> RXDATA019 RXDATA019)
			(conn GTPA1_DUAL RXDATA19 ==> RXDATA19 RXDATA19)
			(conn GTPA1_DUAL RXDATA020 ==> RXDATA020 RXDATA020)
			(conn GTPA1_DUAL RXDATA021 ==> RXDATA021 RXDATA021)
			(conn GTPA1_DUAL RXDATA022 ==> RXDATA022 RXDATA022)
			(conn GTPA1_DUAL RXDATA023 ==> RXDATA023 RXDATA023)
			(conn GTPA1_DUAL RXDATA024 ==> RXDATA024 RXDATA024)
			(conn GTPA1_DUAL RXDATA025 ==> RXDATA025 RXDATA025)
			(conn GTPA1_DUAL RXDATA026 ==> RXDATA026 RXDATA026)
			(conn GTPA1_DUAL RXDATA027 ==> RXDATA027 RXDATA027)
			(conn GTPA1_DUAL RXDATA028 ==> RXDATA028 RXDATA028)
			(conn GTPA1_DUAL RXDATA029 ==> RXDATA029 RXDATA029)
			(conn GTPA1_DUAL RXDATA030 ==> RXDATA030 RXDATA030)
			(conn GTPA1_DUAL RXDATA031 ==> RXDATA031 RXDATA031)
			(conn GTPA1_DUAL RXDATA110 ==> RXDATA110 RXDATA110)
			(conn GTPA1_DUAL RXDATA111 ==> RXDATA111 RXDATA111)
			(conn GTPA1_DUAL RXDATA112 ==> RXDATA112 RXDATA112)
			(conn GTPA1_DUAL RXDATA113 ==> RXDATA113 RXDATA113)
			(conn GTPA1_DUAL RXDATA114 ==> RXDATA114 RXDATA114)
			(conn GTPA1_DUAL RXDATA115 ==> RXDATA115 RXDATA115)
			(conn GTPA1_DUAL RXDATA116 ==> RXDATA116 RXDATA116)
			(conn GTPA1_DUAL RXDATA117 ==> RXDATA117 RXDATA117)
			(conn GTPA1_DUAL RXDATA118 ==> RXDATA118 RXDATA118)
			(conn GTPA1_DUAL RXDATA119 ==> RXDATA119 RXDATA119)
			(conn GTPA1_DUAL RXDATA120 ==> RXDATA120 RXDATA120)
			(conn GTPA1_DUAL RXDATA121 ==> RXDATA121 RXDATA121)
			(conn GTPA1_DUAL RXDATA122 ==> RXDATA122 RXDATA122)
			(conn GTPA1_DUAL RXDATA123 ==> RXDATA123 RXDATA123)
			(conn GTPA1_DUAL RXDATA124 ==> RXDATA124 RXDATA124)
			(conn GTPA1_DUAL RXDATA125 ==> RXDATA125 RXDATA125)
			(conn GTPA1_DUAL RXDATA126 ==> RXDATA126 RXDATA126)
			(conn GTPA1_DUAL RXDATA127 ==> RXDATA127 RXDATA127)
			(conn GTPA1_DUAL RXDATA128 ==> RXDATA128 RXDATA128)
			(conn GTPA1_DUAL RXDATA129 ==> RXDATA129 RXDATA129)
			(conn GTPA1_DUAL RXDATA130 ==> RXDATA130 RXDATA130)
			(conn GTPA1_DUAL RXDATA131 ==> RXDATA131 RXDATA131)
			(conn GTPA1_DUAL RXDISPERR00 ==> RXDISPERR00 RXDISPERR00)
			(conn GTPA1_DUAL RXDISPERR01 ==> RXDISPERR01 RXDISPERR01)
			(conn GTPA1_DUAL RXDISPERR02 ==> RXDISPERR02 RXDISPERR02)
			(conn GTPA1_DUAL RXDISPERR03 ==> RXDISPERR03 RXDISPERR03)
			(conn GTPA1_DUAL RXDISPERR10 ==> RXDISPERR10 RXDISPERR10)
			(conn GTPA1_DUAL RXDISPERR11 ==> RXDISPERR11 RXDISPERR11)
			(conn GTPA1_DUAL RXDISPERR12 ==> RXDISPERR12 RXDISPERR12)
			(conn GTPA1_DUAL RXDISPERR13 ==> RXDISPERR13 RXDISPERR13)
			(conn GTPA1_DUAL RXELECIDLE0 ==> RXELECIDLE0 RXELECIDLE0)
			(conn GTPA1_DUAL RXELECIDLE1 ==> RXELECIDLE1 RXELECIDLE1)
			(conn GTPA1_DUAL RXLOSSOFSYNC00 ==> RXLOSSOFSYNC00 RXLOSSOFSYNC00)
			(conn GTPA1_DUAL RXLOSSOFSYNC01 ==> RXLOSSOFSYNC01 RXLOSSOFSYNC01)
			(conn GTPA1_DUAL RXLOSSOFSYNC10 ==> RXLOSSOFSYNC10 RXLOSSOFSYNC10)
			(conn GTPA1_DUAL RXLOSSOFSYNC11 ==> RXLOSSOFSYNC11 RXLOSSOFSYNC11)
			(conn GTPA1_DUAL RXNOTINTABLE00 ==> RXNOTINTABLE00 RXNOTINTABLE00)
			(conn GTPA1_DUAL RXNOTINTABLE01 ==> RXNOTINTABLE01 RXNOTINTABLE01)
			(conn GTPA1_DUAL RXNOTINTABLE02 ==> RXNOTINTABLE02 RXNOTINTABLE02)
			(conn GTPA1_DUAL RXNOTINTABLE03 ==> RXNOTINTABLE03 RXNOTINTABLE03)
			(conn GTPA1_DUAL RXNOTINTABLE10 ==> RXNOTINTABLE10 RXNOTINTABLE10)
			(conn GTPA1_DUAL RXNOTINTABLE11 ==> RXNOTINTABLE11 RXNOTINTABLE11)
			(conn GTPA1_DUAL RXNOTINTABLE12 ==> RXNOTINTABLE12 RXNOTINTABLE12)
			(conn GTPA1_DUAL RXNOTINTABLE13 ==> RXNOTINTABLE13 RXNOTINTABLE13)
			(conn GTPA1_DUAL RXPRBSERR0 ==> RXPRBSERR0 RXPRBSERR0)
			(conn GTPA1_DUAL RXPRBSERR1 ==> RXPRBSERR1 RXPRBSERR1)
			(conn GTPA1_DUAL RXRECCLK0 ==> RXRECCLK0 RXRECCLK0)
			(conn GTPA1_DUAL RXRECCLK1 ==> RXRECCLK1 RXRECCLK1)
			(conn GTPA1_DUAL RXRUNDISP00 ==> RXRUNDISP00 RXRUNDISP00)
			(conn GTPA1_DUAL RXRUNDISP01 ==> RXRUNDISP01 RXRUNDISP01)
			(conn GTPA1_DUAL RXRUNDISP02 ==> RXRUNDISP02 RXRUNDISP02)
			(conn GTPA1_DUAL RXRUNDISP03 ==> RXRUNDISP03 RXRUNDISP03)
			(conn GTPA1_DUAL RXRUNDISP10 ==> RXRUNDISP10 RXRUNDISP10)
			(conn GTPA1_DUAL RXRUNDISP11 ==> RXRUNDISP11 RXRUNDISP11)
			(conn GTPA1_DUAL RXRUNDISP12 ==> RXRUNDISP12 RXRUNDISP12)
			(conn GTPA1_DUAL RXRUNDISP13 ==> RXRUNDISP13 RXRUNDISP13)
			(conn GTPA1_DUAL RXSTATUS00 ==> RXSTATUS00 RXSTATUS00)
			(conn GTPA1_DUAL RXSTATUS01 ==> RXSTATUS01 RXSTATUS01)
			(conn GTPA1_DUAL RXSTATUS02 ==> RXSTATUS02 RXSTATUS02)
			(conn GTPA1_DUAL RXSTATUS10 ==> RXSTATUS10 RXSTATUS10)
			(conn GTPA1_DUAL RXSTATUS11 ==> RXSTATUS11 RXSTATUS11)
			(conn GTPA1_DUAL RXSTATUS12 ==> RXSTATUS12 RXSTATUS12)
			(conn GTPA1_DUAL RXVALID0 ==> RXVALID0 RXVALID0)
			(conn GTPA1_DUAL RXVALID1 ==> RXVALID1 RXVALID1)
			(conn GTPA1_DUAL SCANOUTPMA ==> SCANOUTPMA SCANOUTPMA)
			(conn GTPA1_DUAL SCANOUT0 ==> SCANOUT0 SCANOUT0)
			(conn GTPA1_DUAL SCANOUT1 ==> SCANOUT1 SCANOUT1)
			(conn GTPA1_DUAL SCANOUT2 ==> SCANOUT2 SCANOUT2)
			(conn GTPA1_DUAL SCANOUT3 ==> SCANOUT3 SCANOUT3)
			(conn GTPA1_DUAL SCANOUT4 ==> SCANOUT4 SCANOUT4)
			(conn GTPA1_DUAL TSTOUT00 ==> TSTOUT00 TSTOUT00)
			(conn GTPA1_DUAL TSTOUT01 ==> TSTOUT01 TSTOUT01)
			(conn GTPA1_DUAL TSTOUT02 ==> TSTOUT02 TSTOUT02)
			(conn GTPA1_DUAL TSTOUT03 ==> TSTOUT03 TSTOUT03)
			(conn GTPA1_DUAL TSTOUT04 ==> TSTOUT04 TSTOUT04)
			(conn GTPA1_DUAL TSTOUT10 ==> TSTOUT10 TSTOUT10)
			(conn GTPA1_DUAL TSTOUT11 ==> TSTOUT11 TSTOUT11)
			(conn GTPA1_DUAL TSTOUT12 ==> TSTOUT12 TSTOUT12)
			(conn GTPA1_DUAL TSTOUT13 ==> TSTOUT13 TSTOUT13)
			(conn GTPA1_DUAL TSTOUT14 ==> TSTOUT14 TSTOUT14)
			(conn GTPA1_DUAL TXBUFSTATUS00 ==> TXBUFSTATUS00 TXBUFSTATUS00)
			(conn GTPA1_DUAL TXBUFSTATUS01 ==> TXBUFSTATUS01 TXBUFSTATUS01)
			(conn GTPA1_DUAL TXBUFSTATUS10 ==> TXBUFSTATUS10 TXBUFSTATUS10)
			(conn GTPA1_DUAL TXBUFSTATUS11 ==> TXBUFSTATUS11 TXBUFSTATUS11)
			(conn GTPA1_DUAL TXKERR00 ==> TXKERR00 TXKERR00)
			(conn GTPA1_DUAL TXKERR01 ==> TXKERR01 TXKERR01)
			(conn GTPA1_DUAL TXKERR02 ==> TXKERR02 TXKERR02)
			(conn GTPA1_DUAL TXKERR03 ==> TXKERR03 TXKERR03)
			(conn GTPA1_DUAL TXKERR10 ==> TXKERR10 TXKERR10)
			(conn GTPA1_DUAL TXKERR11 ==> TXKERR11 TXKERR11)
			(conn GTPA1_DUAL TXKERR12 ==> TXKERR12 TXKERR12)
			(conn GTPA1_DUAL TXKERR13 ==> TXKERR13 TXKERR13)
			(conn GTPA1_DUAL TXN0 ==> TXN0 TXN0)
			(conn GTPA1_DUAL TXN1 ==> TXN1 TXN1)
			(conn GTPA1_DUAL TXOUTCLK0 ==> TXOUTCLK0 TXOUTCLK0)
			(conn GTPA1_DUAL TXOUTCLK1 ==> TXOUTCLK1 TXOUTCLK1)
			(conn GTPA1_DUAL TXP0 ==> TXP0 TXP0)
			(conn GTPA1_DUAL TXP1 ==> TXP1 TXP1)
			(conn GTPA1_DUAL TXRUNDISP00 ==> TXRUNDISP00 TXRUNDISP00)
			(conn GTPA1_DUAL TXRUNDISP01 ==> TXRUNDISP01 TXRUNDISP01)
			(conn GTPA1_DUAL TXRUNDISP02 ==> TXRUNDISP02 TXRUNDISP02)
			(conn GTPA1_DUAL TXRUNDISP03 ==> TXRUNDISP03 TXRUNDISP03)
			(conn GTPA1_DUAL TXRUNDISP10 ==> TXRUNDISP10 TXRUNDISP10)
			(conn GTPA1_DUAL TXRUNDISP11 ==> TXRUNDISP11 TXRUNDISP11)
			(conn GTPA1_DUAL TXRUNDISP12 ==> TXRUNDISP12 TXRUNDISP12)
			(conn GTPA1_DUAL TXRUNDISP13 ==> TXRUNDISP13 TXRUNDISP13)
			(conn GTPA1_DUAL CLKINEAST0 <== CLKINEAST0 CLKINEAST0)
			(conn GTPA1_DUAL CLKINEAST1 <== CLKINEAST1 CLKINEAST1)
			(conn GTPA1_DUAL CLKINWEST0 <== CLKINWEST0 CLKINWEST0)
			(conn GTPA1_DUAL CLKINWEST1 <== CLKINWEST1 CLKINWEST1)
			(conn GTPA1_DUAL CLKTESTSIG00 <== CLKTESTSIG00 CLKTESTSIG00)
			(conn GTPA1_DUAL CLKTESTSIG01 <== CLKTESTSIG01 CLKTESTSIG01)
			(conn GTPA1_DUAL CLKTESTSIG10 <== CLKTESTSIG10 CLKTESTSIG10)
			(conn GTPA1_DUAL CLKTESTSIG11 <== CLKTESTSIG11 CLKTESTSIG11)
			(conn GTPA1_DUAL CLK00 <== CLK00 CLK00)
			(conn GTPA1_DUAL CLK01 <== CLK01 CLK01)
			(conn GTPA1_DUAL CLK10 <== CLK10 CLK10)
			(conn GTPA1_DUAL CLK11 <== CLK11 CLK11)
			(conn GTPA1_DUAL DADDR0 <== DADDR0 DADDR0)
			(conn GTPA1_DUAL DADDR1 <== DADDR1 DADDR1)
			(conn GTPA1_DUAL DADDR2 <== DADDR2 DADDR2)
			(conn GTPA1_DUAL DADDR3 <== DADDR3 DADDR3)
			(conn GTPA1_DUAL DADDR4 <== DADDR4 DADDR4)
			(conn GTPA1_DUAL DADDR5 <== DADDR5 DADDR5)
			(conn GTPA1_DUAL DADDR6 <== DADDR6 DADDR6)
			(conn GTPA1_DUAL DADDR7 <== DADDR7 DADDR7)
			(conn GTPA1_DUAL DCLK <== DCLKINV OUT)
			(conn GTPA1_DUAL DEN <== DEN DEN)
			(conn GTPA1_DUAL DI0 <== DI0 DI0)
			(conn GTPA1_DUAL DI1 <== DI1 DI1)
			(conn GTPA1_DUAL DI2 <== DI2 DI2)
			(conn GTPA1_DUAL DI3 <== DI3 DI3)
			(conn GTPA1_DUAL DI4 <== DI4 DI4)
			(conn GTPA1_DUAL DI5 <== DI5 DI5)
			(conn GTPA1_DUAL DI6 <== DI6 DI6)
			(conn GTPA1_DUAL DI7 <== DI7 DI7)
			(conn GTPA1_DUAL DI8 <== DI8 DI8)
			(conn GTPA1_DUAL DI9 <== DI9 DI9)
			(conn GTPA1_DUAL DI10 <== DI10 DI10)
			(conn GTPA1_DUAL DI11 <== DI11 DI11)
			(conn GTPA1_DUAL DI12 <== DI12 DI12)
			(conn GTPA1_DUAL DI13 <== DI13 DI13)
			(conn GTPA1_DUAL DI14 <== DI14 DI14)
			(conn GTPA1_DUAL DI15 <== DI15 DI15)
			(conn GTPA1_DUAL DWE <== DWE DWE)
			(conn GTPA1_DUAL GATERXELECIDLE0 <== GATERXELECIDLE0 GATERXELECIDLE0)
			(conn GTPA1_DUAL GATERXELECIDLE1 <== GATERXELECIDLE1 GATERXELECIDLE1)
			(conn GTPA1_DUAL GCLK00 <== GCLK00 GCLK00)
			(conn GTPA1_DUAL GCLK01 <== GCLK01 GCLK01)
			(conn GTPA1_DUAL GCLK10 <== GCLK10 GCLK10)
			(conn GTPA1_DUAL GCLK11 <== GCLK11 GCLK11)
			(conn GTPA1_DUAL GTPCLKFBSEL0EAST0 <== GTPCLKFBSEL0EAST0 GTPCLKFBSEL0EAST0)
			(conn GTPA1_DUAL GTPCLKFBSEL0EAST1 <== GTPCLKFBSEL0EAST1 GTPCLKFBSEL0EAST1)
			(conn GTPA1_DUAL GTPCLKFBSEL0WEST0 <== GTPCLKFBSEL0WEST0 GTPCLKFBSEL0WEST0)
			(conn GTPA1_DUAL GTPCLKFBSEL0WEST1 <== GTPCLKFBSEL0WEST1 GTPCLKFBSEL0WEST1)
			(conn GTPA1_DUAL GTPCLKFBSEL1EAST0 <== GTPCLKFBSEL1EAST0 GTPCLKFBSEL1EAST0)
			(conn GTPA1_DUAL GTPCLKFBSEL1EAST1 <== GTPCLKFBSEL1EAST1 GTPCLKFBSEL1EAST1)
			(conn GTPA1_DUAL GTPCLKFBSEL1WEST0 <== GTPCLKFBSEL1WEST0 GTPCLKFBSEL1WEST0)
			(conn GTPA1_DUAL GTPCLKFBSEL1WEST1 <== GTPCLKFBSEL1WEST1 GTPCLKFBSEL1WEST1)
			(conn GTPA1_DUAL GTPRESET0 <== GTPRESET0 GTPRESET0)
			(conn GTPA1_DUAL GTPRESET1 <== GTPRESET1 GTPRESET1)
			(conn GTPA1_DUAL GTPTEST00 <== GTPTEST00 GTPTEST00)
			(conn GTPA1_DUAL GTPTEST01 <== GTPTEST01 GTPTEST01)
			(conn GTPA1_DUAL GTPTEST02 <== GTPTEST02 GTPTEST02)
			(conn GTPA1_DUAL GTPTEST03 <== GTPTEST03 GTPTEST03)
			(conn GTPA1_DUAL GTPTEST04 <== GTPTEST04 GTPTEST04)
			(conn GTPA1_DUAL GTPTEST05 <== GTPTEST05 GTPTEST05)
			(conn GTPA1_DUAL GTPTEST06 <== GTPTEST06 GTPTEST06)
			(conn GTPA1_DUAL GTPTEST07 <== GTPTEST07 GTPTEST07)
			(conn GTPA1_DUAL GTPTEST10 <== GTPTEST10 GTPTEST10)
			(conn GTPA1_DUAL GTPTEST11 <== GTPTEST11 GTPTEST11)
			(conn GTPA1_DUAL GTPTEST12 <== GTPTEST12 GTPTEST12)
			(conn GTPA1_DUAL GTPTEST13 <== GTPTEST13 GTPTEST13)
			(conn GTPA1_DUAL GTPTEST14 <== GTPTEST14 GTPTEST14)
			(conn GTPA1_DUAL GTPTEST15 <== GTPTEST15 GTPTEST15)
			(conn GTPA1_DUAL GTPTEST16 <== GTPTEST16 GTPTEST16)
			(conn GTPA1_DUAL GTPTEST17 <== GTPTEST17 GTPTEST17)
			(conn GTPA1_DUAL IGNORESIGDET0 <== IGNORESIGDET0 IGNORESIGDET0)
			(conn GTPA1_DUAL IGNORESIGDET1 <== IGNORESIGDET1 IGNORESIGDET1)
			(conn GTPA1_DUAL INTDATAWIDTH0 <== INTDATAWIDTH0 INTDATAWIDTH0)
			(conn GTPA1_DUAL INTDATAWIDTH1 <== INTDATAWIDTH1 INTDATAWIDTH1)
			(conn GTPA1_DUAL LOOPBACK00 <== LOOPBACK00 LOOPBACK00)
			(conn GTPA1_DUAL LOOPBACK01 <== LOOPBACK01 LOOPBACK01)
			(conn GTPA1_DUAL LOOPBACK02 <== LOOPBACK02 LOOPBACK02)
			(conn GTPA1_DUAL LOOPBACK10 <== LOOPBACK10 LOOPBACK10)
			(conn GTPA1_DUAL LOOPBACK11 <== LOOPBACK11 LOOPBACK11)
			(conn GTPA1_DUAL LOOPBACK12 <== LOOPBACK12 LOOPBACK12)
			(conn GTPA1_DUAL PLLCLK00 <== PLLCLK00 PLLCLK00)
			(conn GTPA1_DUAL PLLCLK01 <== PLLCLK01 PLLCLK01)
			(conn GTPA1_DUAL PLLCLK10 <== PLLCLK10 PLLCLK10)
			(conn GTPA1_DUAL PLLCLK11 <== PLLCLK11 PLLCLK11)
			(conn GTPA1_DUAL PLLLKDETEN0 <== PLLLKDETEN0 PLLLKDETEN0)
			(conn GTPA1_DUAL PLLLKDETEN1 <== PLLLKDETEN1 PLLLKDETEN1)
			(conn GTPA1_DUAL PLLPOWERDOWN0 <== PLLPOWERDOWN0 PLLPOWERDOWN0)
			(conn GTPA1_DUAL PLLPOWERDOWN1 <== PLLPOWERDOWN1 PLLPOWERDOWN1)
			(conn GTPA1_DUAL PRBSCNTRESET0 <== PRBSCNTRESET0 PRBSCNTRESET0)
			(conn GTPA1_DUAL PRBSCNTRESET1 <== PRBSCNTRESET1 PRBSCNTRESET1)
			(conn GTPA1_DUAL RCALINEAST0 <== RCALINEAST0 RCALINEAST0)
			(conn GTPA1_DUAL RCALINEAST1 <== RCALINEAST1 RCALINEAST1)
			(conn GTPA1_DUAL RCALINEAST2 <== RCALINEAST2 RCALINEAST2)
			(conn GTPA1_DUAL RCALINEAST3 <== RCALINEAST3 RCALINEAST3)
			(conn GTPA1_DUAL RCALINEAST4 <== RCALINEAST4 RCALINEAST4)
			(conn GTPA1_DUAL RCALINWEST0 <== RCALINWEST0 RCALINWEST0)
			(conn GTPA1_DUAL RCALINWEST1 <== RCALINWEST1 RCALINWEST1)
			(conn GTPA1_DUAL RCALINWEST2 <== RCALINWEST2 RCALINWEST2)
			(conn GTPA1_DUAL RCALINWEST3 <== RCALINWEST3 RCALINWEST3)
			(conn GTPA1_DUAL RCALINWEST4 <== RCALINWEST4 RCALINWEST4)
			(conn GTPA1_DUAL REFCLKPWRDNB0 <== REFCLKPWRDNB0 REFCLKPWRDNB0)
			(conn GTPA1_DUAL REFCLKPWRDNB1 <== REFCLKPWRDNB1 REFCLKPWRDNB1)
			(conn GTPA1_DUAL REFSELDYPLL00 <== REFSELDYPLL00 REFSELDYPLL00)
			(conn GTPA1_DUAL REFSELDYPLL01 <== REFSELDYPLL01 REFSELDYPLL01)
			(conn GTPA1_DUAL REFSELDYPLL02 <== REFSELDYPLL02 REFSELDYPLL02)
			(conn GTPA1_DUAL REFSELDYPLL10 <== REFSELDYPLL10 REFSELDYPLL10)
			(conn GTPA1_DUAL REFSELDYPLL11 <== REFSELDYPLL11 REFSELDYPLL11)
			(conn GTPA1_DUAL REFSELDYPLL12 <== REFSELDYPLL12 REFSELDYPLL12)
			(conn GTPA1_DUAL RXBUFRESET0 <== RXBUFRESET0 RXBUFRESET0)
			(conn GTPA1_DUAL RXBUFRESET1 <== RXBUFRESET1 RXBUFRESET1)
			(conn GTPA1_DUAL RXCDRRESET0 <== RXCDRRESET0 RXCDRRESET0)
			(conn GTPA1_DUAL RXCDRRESET1 <== RXCDRRESET1 RXCDRRESET1)
			(conn GTPA1_DUAL RXCHBONDI0 <== RXCHBONDI0 RXCHBONDI0)
			(conn GTPA1_DUAL RXCHBONDI1 <== RXCHBONDI1 RXCHBONDI1)
			(conn GTPA1_DUAL RXCHBONDI2 <== RXCHBONDI2 RXCHBONDI2)
			(conn GTPA1_DUAL RXCHBONDMASTER0 <== RXCHBONDMASTER0 RXCHBONDMASTER0)
			(conn GTPA1_DUAL RXCHBONDMASTER1 <== RXCHBONDMASTER1 RXCHBONDMASTER1)
			(conn GTPA1_DUAL RXCHBONDSLAVE0 <== RXCHBONDSLAVE0 RXCHBONDSLAVE0)
			(conn GTPA1_DUAL RXCHBONDSLAVE1 <== RXCHBONDSLAVE1 RXCHBONDSLAVE1)
			(conn GTPA1_DUAL RXCOMMADETUSE0 <== RXCOMMADETUSE0 RXCOMMADETUSE0)
			(conn GTPA1_DUAL RXCOMMADETUSE1 <== RXCOMMADETUSE1 RXCOMMADETUSE1)
			(conn GTPA1_DUAL RXDATAWIDTH00 <== RXDATAWIDTH00 RXDATAWIDTH00)
			(conn GTPA1_DUAL RXDATAWIDTH01 <== RXDATAWIDTH01 RXDATAWIDTH01)
			(conn GTPA1_DUAL RXDATAWIDTH10 <== RXDATAWIDTH10 RXDATAWIDTH10)
			(conn GTPA1_DUAL RXDATAWIDTH11 <== RXDATAWIDTH11 RXDATAWIDTH11)
			(conn GTPA1_DUAL RXDEC8B10BUSE0 <== RXDEC8B10BUSE0 RXDEC8B10BUSE0)
			(conn GTPA1_DUAL RXDEC8B10BUSE1 <== RXDEC8B10BUSE1 RXDEC8B10BUSE1)
			(conn GTPA1_DUAL RXENCHANSYNC0 <== RXENCHANSYNC0 RXENCHANSYNC0)
			(conn GTPA1_DUAL RXENCHANSYNC1 <== RXENCHANSYNC1 RXENCHANSYNC1)
			(conn GTPA1_DUAL RXENMCOMMAALIGN0 <== RXENMCOMMAALIGN0 RXENMCOMMAALIGN0)
			(conn GTPA1_DUAL RXENMCOMMAALIGN1 <== RXENMCOMMAALIGN1 RXENMCOMMAALIGN1)
			(conn GTPA1_DUAL RXENPCOMMAALIGN0 <== RXENPCOMMAALIGN0 RXENPCOMMAALIGN0)
			(conn GTPA1_DUAL RXENPCOMMAALIGN1 <== RXENPCOMMAALIGN1 RXENPCOMMAALIGN1)
			(conn GTPA1_DUAL RXENPMAPHASEALIGN0 <== RXENPMAPHASEALIGN0 RXENPMAPHASEALIGN0)
			(conn GTPA1_DUAL RXENPMAPHASEALIGN1 <== RXENPMAPHASEALIGN1 RXENPMAPHASEALIGN1)
			(conn GTPA1_DUAL RXENPRBSTST00 <== RXENPRBSTST00 RXENPRBSTST00)
			(conn GTPA1_DUAL RXENPRBSTST01 <== RXENPRBSTST01 RXENPRBSTST01)
			(conn GTPA1_DUAL RXENPRBSTST02 <== RXENPRBSTST02 RXENPRBSTST02)
			(conn GTPA1_DUAL RXENPRBSTST10 <== RXENPRBSTST10 RXENPRBSTST10)
			(conn GTPA1_DUAL RXENPRBSTST11 <== RXENPRBSTST11 RXENPRBSTST11)
			(conn GTPA1_DUAL RXENPRBSTST12 <== RXENPRBSTST12 RXENPRBSTST12)
			(conn GTPA1_DUAL RXEQMIX00 <== RXEQMIX00 RXEQMIX00)
			(conn GTPA1_DUAL RXEQMIX01 <== RXEQMIX01 RXEQMIX01)
			(conn GTPA1_DUAL RXEQMIX10 <== RXEQMIX10 RXEQMIX10)
			(conn GTPA1_DUAL RXEQMIX11 <== RXEQMIX11 RXEQMIX11)
			(conn GTPA1_DUAL RXN0 <== RXN0 RXN0)
			(conn GTPA1_DUAL RXN1 <== RXN1 RXN1)
			(conn GTPA1_DUAL RXPMASETPHASE0 <== RXPMASETPHASE0 RXPMASETPHASE0)
			(conn GTPA1_DUAL RXPMASETPHASE1 <== RXPMASETPHASE1 RXPMASETPHASE1)
			(conn GTPA1_DUAL RXPOLARITY0 <== RXPOLARITY0 RXPOLARITY0)
			(conn GTPA1_DUAL RXPOLARITY1 <== RXPOLARITY1 RXPOLARITY1)
			(conn GTPA1_DUAL RXPOWERDOWN00 <== RXPOWERDOWN00 RXPOWERDOWN00)
			(conn GTPA1_DUAL RXPOWERDOWN01 <== RXPOWERDOWN01 RXPOWERDOWN01)
			(conn GTPA1_DUAL RXPOWERDOWN10 <== RXPOWERDOWN10 RXPOWERDOWN10)
			(conn GTPA1_DUAL RXPOWERDOWN11 <== RXPOWERDOWN11 RXPOWERDOWN11)
			(conn GTPA1_DUAL RXP0 <== RXP0 RXP0)
			(conn GTPA1_DUAL RXP1 <== RXP1 RXP1)
			(conn GTPA1_DUAL RXRESET0 <== RXRESET0 RXRESET0)
			(conn GTPA1_DUAL RXRESET1 <== RXRESET1 RXRESET1)
			(conn GTPA1_DUAL RXSLIDE0 <== RXSLIDE0 RXSLIDE0)
			(conn GTPA1_DUAL RXSLIDE1 <== RXSLIDE1 RXSLIDE1)
			(conn GTPA1_DUAL RXUSRCLK0 <== RXUSRCLK0INV OUT)
			(conn GTPA1_DUAL RXUSRCLK1 <== RXUSRCLK1INV OUT)
			(conn GTPA1_DUAL RXUSRCLK20 <== RXUSRCLK20INV OUT)
			(conn GTPA1_DUAL RXUSRCLK21 <== RXUSRCLK21INV OUT)
			(conn GTPA1_DUAL SCANCLK <== SCANCLK SCANCLK)
			(conn GTPA1_DUAL SCANENB <== SCANENB SCANENB)
			(conn GTPA1_DUAL SCANINPMA <== SCANINPMA SCANINPMA)
			(conn GTPA1_DUAL SCANIN0 <== SCANIN0 SCANIN0)
			(conn GTPA1_DUAL SCANIN1 <== SCANIN1 SCANIN1)
			(conn GTPA1_DUAL SCANIN2 <== SCANIN2 SCANIN2)
			(conn GTPA1_DUAL SCANIN3 <== SCANIN3 SCANIN3)
			(conn GTPA1_DUAL SCANIN4 <== SCANIN4 SCANIN4)
			(conn GTPA1_DUAL SCANMODEB <== SCANMODEB SCANMODEB)
			(conn GTPA1_DUAL TSTCLK0 <== TSTCLK0INV OUT)
			(conn GTPA1_DUAL TSTCLK1 <== TSTCLK1INV OUT)
			(conn GTPA1_DUAL TSTIN00 <== TSTIN00 TSTIN00)
			(conn GTPA1_DUAL TSTIN01 <== TSTIN01 TSTIN01)
			(conn GTPA1_DUAL TSTIN02 <== TSTIN02 TSTIN02)
			(conn GTPA1_DUAL TSTIN03 <== TSTIN03 TSTIN03)
			(conn GTPA1_DUAL TSTIN04 <== TSTIN04 TSTIN04)
			(conn GTPA1_DUAL TSTIN05 <== TSTIN05 TSTIN05)
			(conn GTPA1_DUAL TSTIN06 <== TSTIN06 TSTIN06)
			(conn GTPA1_DUAL TSTIN07 <== TSTIN07 TSTIN07)
			(conn GTPA1_DUAL TSTIN08 <== TSTIN08 TSTIN08)
			(conn GTPA1_DUAL TSTIN09 <== TSTIN09 TSTIN09)
			(conn GTPA1_DUAL TSTIN010 <== TSTIN010 TSTIN010)
			(conn GTPA1_DUAL TSTIN10 <== TSTIN10 TSTIN10)
			(conn GTPA1_DUAL TSTIN011 <== TSTIN011 TSTIN011)
			(conn GTPA1_DUAL TSTIN11 <== TSTIN11 TSTIN11)
			(conn GTPA1_DUAL TSTIN12 <== TSTIN12 TSTIN12)
			(conn GTPA1_DUAL TSTIN13 <== TSTIN13 TSTIN13)
			(conn GTPA1_DUAL TSTIN14 <== TSTIN14 TSTIN14)
			(conn GTPA1_DUAL TSTIN15 <== TSTIN15 TSTIN15)
			(conn GTPA1_DUAL TSTIN16 <== TSTIN16 TSTIN16)
			(conn GTPA1_DUAL TSTIN17 <== TSTIN17 TSTIN17)
			(conn GTPA1_DUAL TSTIN18 <== TSTIN18 TSTIN18)
			(conn GTPA1_DUAL TSTIN19 <== TSTIN19 TSTIN19)
			(conn GTPA1_DUAL TSTIN110 <== TSTIN110 TSTIN110)
			(conn GTPA1_DUAL TSTIN111 <== TSTIN111 TSTIN111)
			(conn GTPA1_DUAL TSTPWRDNOVRD0 <== TSTPWRDNOVRD0 TSTPWRDNOVRD0)
			(conn GTPA1_DUAL TSTPWRDNOVRD1 <== TSTPWRDNOVRD1 TSTPWRDNOVRD1)
			(conn GTPA1_DUAL TSTPWRDN00 <== TSTPWRDN00 TSTPWRDN00)
			(conn GTPA1_DUAL TSTPWRDN01 <== TSTPWRDN01 TSTPWRDN01)
			(conn GTPA1_DUAL TSTPWRDN02 <== TSTPWRDN02 TSTPWRDN02)
			(conn GTPA1_DUAL TSTPWRDN03 <== TSTPWRDN03 TSTPWRDN03)
			(conn GTPA1_DUAL TSTPWRDN04 <== TSTPWRDN04 TSTPWRDN04)
			(conn GTPA1_DUAL TSTPWRDN10 <== TSTPWRDN10 TSTPWRDN10)
			(conn GTPA1_DUAL TSTPWRDN11 <== TSTPWRDN11 TSTPWRDN11)
			(conn GTPA1_DUAL TSTPWRDN12 <== TSTPWRDN12 TSTPWRDN12)
			(conn GTPA1_DUAL TSTPWRDN13 <== TSTPWRDN13 TSTPWRDN13)
			(conn GTPA1_DUAL TSTPWRDN14 <== TSTPWRDN14 TSTPWRDN14)
			(conn GTPA1_DUAL TXBUFDIFFCTRL00 <== TXBUFDIFFCTRL00 TXBUFDIFFCTRL00)
			(conn GTPA1_DUAL TXBUFDIFFCTRL01 <== TXBUFDIFFCTRL01 TXBUFDIFFCTRL01)
			(conn GTPA1_DUAL TXBUFDIFFCTRL02 <== TXBUFDIFFCTRL02 TXBUFDIFFCTRL02)
			(conn GTPA1_DUAL TXBUFDIFFCTRL10 <== TXBUFDIFFCTRL10 TXBUFDIFFCTRL10)
			(conn GTPA1_DUAL TXBUFDIFFCTRL11 <== TXBUFDIFFCTRL11 TXBUFDIFFCTRL11)
			(conn GTPA1_DUAL TXBUFDIFFCTRL12 <== TXBUFDIFFCTRL12 TXBUFDIFFCTRL12)
			(conn GTPA1_DUAL TXBYPASS8B10B00 <== TXBYPASS8B10B00 TXBYPASS8B10B00)
			(conn GTPA1_DUAL TXBYPASS8B10B01 <== TXBYPASS8B10B01 TXBYPASS8B10B01)
			(conn GTPA1_DUAL TXBYPASS8B10B02 <== TXBYPASS8B10B02 TXBYPASS8B10B02)
			(conn GTPA1_DUAL TXBYPASS8B10B03 <== TXBYPASS8B10B03 TXBYPASS8B10B03)
			(conn GTPA1_DUAL TXBYPASS8B10B10 <== TXBYPASS8B10B10 TXBYPASS8B10B10)
			(conn GTPA1_DUAL TXBYPASS8B10B11 <== TXBYPASS8B10B11 TXBYPASS8B10B11)
			(conn GTPA1_DUAL TXBYPASS8B10B12 <== TXBYPASS8B10B12 TXBYPASS8B10B12)
			(conn GTPA1_DUAL TXBYPASS8B10B13 <== TXBYPASS8B10B13 TXBYPASS8B10B13)
			(conn GTPA1_DUAL TXCHARDISPMODE00 <== TXCHARDISPMODE00 TXCHARDISPMODE00)
			(conn GTPA1_DUAL TXCHARDISPMODE01 <== TXCHARDISPMODE01 TXCHARDISPMODE01)
			(conn GTPA1_DUAL TXCHARDISPMODE02 <== TXCHARDISPMODE02 TXCHARDISPMODE02)
			(conn GTPA1_DUAL TXCHARDISPMODE03 <== TXCHARDISPMODE03 TXCHARDISPMODE03)
			(conn GTPA1_DUAL TXCHARDISPMODE10 <== TXCHARDISPMODE10 TXCHARDISPMODE10)
			(conn GTPA1_DUAL TXCHARDISPMODE11 <== TXCHARDISPMODE11 TXCHARDISPMODE11)
			(conn GTPA1_DUAL TXCHARDISPMODE12 <== TXCHARDISPMODE12 TXCHARDISPMODE12)
			(conn GTPA1_DUAL TXCHARDISPMODE13 <== TXCHARDISPMODE13 TXCHARDISPMODE13)
			(conn GTPA1_DUAL TXCHARDISPVAL00 <== TXCHARDISPVAL00 TXCHARDISPVAL00)
			(conn GTPA1_DUAL TXCHARDISPVAL01 <== TXCHARDISPVAL01 TXCHARDISPVAL01)
			(conn GTPA1_DUAL TXCHARDISPVAL02 <== TXCHARDISPVAL02 TXCHARDISPVAL02)
			(conn GTPA1_DUAL TXCHARDISPVAL03 <== TXCHARDISPVAL03 TXCHARDISPVAL03)
			(conn GTPA1_DUAL TXCHARDISPVAL10 <== TXCHARDISPVAL10 TXCHARDISPVAL10)
			(conn GTPA1_DUAL TXCHARDISPVAL11 <== TXCHARDISPVAL11 TXCHARDISPVAL11)
			(conn GTPA1_DUAL TXCHARDISPVAL12 <== TXCHARDISPVAL12 TXCHARDISPVAL12)
			(conn GTPA1_DUAL TXCHARDISPVAL13 <== TXCHARDISPVAL13 TXCHARDISPVAL13)
			(conn GTPA1_DUAL TXCHARISK00 <== TXCHARISK00 TXCHARISK00)
			(conn GTPA1_DUAL TXCHARISK01 <== TXCHARISK01 TXCHARISK01)
			(conn GTPA1_DUAL TXCHARISK02 <== TXCHARISK02 TXCHARISK02)
			(conn GTPA1_DUAL TXCHARISK03 <== TXCHARISK03 TXCHARISK03)
			(conn GTPA1_DUAL TXCHARISK10 <== TXCHARISK10 TXCHARISK10)
			(conn GTPA1_DUAL TXCHARISK11 <== TXCHARISK11 TXCHARISK11)
			(conn GTPA1_DUAL TXCHARISK12 <== TXCHARISK12 TXCHARISK12)
			(conn GTPA1_DUAL TXCHARISK13 <== TXCHARISK13 TXCHARISK13)
			(conn GTPA1_DUAL TXCOMSTART0 <== TXCOMSTART0 TXCOMSTART0)
			(conn GTPA1_DUAL TXCOMSTART1 <== TXCOMSTART1 TXCOMSTART1)
			(conn GTPA1_DUAL TXCOMTYPE0 <== TXCOMTYPE0 TXCOMTYPE0)
			(conn GTPA1_DUAL TXCOMTYPE1 <== TXCOMTYPE1 TXCOMTYPE1)
			(conn GTPA1_DUAL TXDATAWIDTH00 <== TXDATAWIDTH00 TXDATAWIDTH00)
			(conn GTPA1_DUAL TXDATAWIDTH01 <== TXDATAWIDTH01 TXDATAWIDTH01)
			(conn GTPA1_DUAL TXDATAWIDTH10 <== TXDATAWIDTH10 TXDATAWIDTH10)
			(conn GTPA1_DUAL TXDATAWIDTH11 <== TXDATAWIDTH11 TXDATAWIDTH11)
			(conn GTPA1_DUAL TXDATA00 <== TXDATA00 TXDATA00)
			(conn GTPA1_DUAL TXDATA01 <== TXDATA01 TXDATA01)
			(conn GTPA1_DUAL TXDATA02 <== TXDATA02 TXDATA02)
			(conn GTPA1_DUAL TXDATA03 <== TXDATA03 TXDATA03)
			(conn GTPA1_DUAL TXDATA04 <== TXDATA04 TXDATA04)
			(conn GTPA1_DUAL TXDATA05 <== TXDATA05 TXDATA05)
			(conn GTPA1_DUAL TXDATA06 <== TXDATA06 TXDATA06)
			(conn GTPA1_DUAL TXDATA07 <== TXDATA07 TXDATA07)
			(conn GTPA1_DUAL TXDATA08 <== TXDATA08 TXDATA08)
			(conn GTPA1_DUAL TXDATA09 <== TXDATA09 TXDATA09)
			(conn GTPA1_DUAL TXDATA010 <== TXDATA010 TXDATA010)
			(conn GTPA1_DUAL TXDATA10 <== TXDATA10 TXDATA10)
			(conn GTPA1_DUAL TXDATA011 <== TXDATA011 TXDATA011)
			(conn GTPA1_DUAL TXDATA11 <== TXDATA11 TXDATA11)
			(conn GTPA1_DUAL TXDATA012 <== TXDATA012 TXDATA012)
			(conn GTPA1_DUAL TXDATA12 <== TXDATA12 TXDATA12)
			(conn GTPA1_DUAL TXDATA013 <== TXDATA013 TXDATA013)
			(conn GTPA1_DUAL TXDATA13 <== TXDATA13 TXDATA13)
			(conn GTPA1_DUAL TXDATA014 <== TXDATA014 TXDATA014)
			(conn GTPA1_DUAL TXDATA14 <== TXDATA14 TXDATA14)
			(conn GTPA1_DUAL TXDATA015 <== TXDATA015 TXDATA015)
			(conn GTPA1_DUAL TXDATA15 <== TXDATA15 TXDATA15)
			(conn GTPA1_DUAL TXDATA016 <== TXDATA016 TXDATA016)
			(conn GTPA1_DUAL TXDATA16 <== TXDATA16 TXDATA16)
			(conn GTPA1_DUAL TXDATA017 <== TXDATA017 TXDATA017)
			(conn GTPA1_DUAL TXDATA17 <== TXDATA17 TXDATA17)
			(conn GTPA1_DUAL TXDATA018 <== TXDATA018 TXDATA018)
			(conn GTPA1_DUAL TXDATA18 <== TXDATA18 TXDATA18)
			(conn GTPA1_DUAL TXDATA019 <== TXDATA019 TXDATA019)
			(conn GTPA1_DUAL TXDATA19 <== TXDATA19 TXDATA19)
			(conn GTPA1_DUAL TXDATA020 <== TXDATA020 TXDATA020)
			(conn GTPA1_DUAL TXDATA021 <== TXDATA021 TXDATA021)
			(conn GTPA1_DUAL TXDATA022 <== TXDATA022 TXDATA022)
			(conn GTPA1_DUAL TXDATA023 <== TXDATA023 TXDATA023)
			(conn GTPA1_DUAL TXDATA024 <== TXDATA024 TXDATA024)
			(conn GTPA1_DUAL TXDATA025 <== TXDATA025 TXDATA025)
			(conn GTPA1_DUAL TXDATA026 <== TXDATA026 TXDATA026)
			(conn GTPA1_DUAL TXDATA027 <== TXDATA027 TXDATA027)
			(conn GTPA1_DUAL TXDATA028 <== TXDATA028 TXDATA028)
			(conn GTPA1_DUAL TXDATA029 <== TXDATA029 TXDATA029)
			(conn GTPA1_DUAL TXDATA030 <== TXDATA030 TXDATA030)
			(conn GTPA1_DUAL TXDATA031 <== TXDATA031 TXDATA031)
			(conn GTPA1_DUAL TXDATA110 <== TXDATA110 TXDATA110)
			(conn GTPA1_DUAL TXDATA111 <== TXDATA111 TXDATA111)
			(conn GTPA1_DUAL TXDATA112 <== TXDATA112 TXDATA112)
			(conn GTPA1_DUAL TXDATA113 <== TXDATA113 TXDATA113)
			(conn GTPA1_DUAL TXDATA114 <== TXDATA114 TXDATA114)
			(conn GTPA1_DUAL TXDATA115 <== TXDATA115 TXDATA115)
			(conn GTPA1_DUAL TXDATA116 <== TXDATA116 TXDATA116)
			(conn GTPA1_DUAL TXDATA117 <== TXDATA117 TXDATA117)
			(conn GTPA1_DUAL TXDATA118 <== TXDATA118 TXDATA118)
			(conn GTPA1_DUAL TXDATA119 <== TXDATA119 TXDATA119)
			(conn GTPA1_DUAL TXDATA120 <== TXDATA120 TXDATA120)
			(conn GTPA1_DUAL TXDATA121 <== TXDATA121 TXDATA121)
			(conn GTPA1_DUAL TXDATA122 <== TXDATA122 TXDATA122)
			(conn GTPA1_DUAL TXDATA123 <== TXDATA123 TXDATA123)
			(conn GTPA1_DUAL TXDATA124 <== TXDATA124 TXDATA124)
			(conn GTPA1_DUAL TXDATA125 <== TXDATA125 TXDATA125)
			(conn GTPA1_DUAL TXDATA126 <== TXDATA126 TXDATA126)
			(conn GTPA1_DUAL TXDATA127 <== TXDATA127 TXDATA127)
			(conn GTPA1_DUAL TXDATA128 <== TXDATA128 TXDATA128)
			(conn GTPA1_DUAL TXDATA129 <== TXDATA129 TXDATA129)
			(conn GTPA1_DUAL TXDATA130 <== TXDATA130 TXDATA130)
			(conn GTPA1_DUAL TXDATA131 <== TXDATA131 TXDATA131)
			(conn GTPA1_DUAL TXDETECTRX0 <== TXDETECTRX0 TXDETECTRX0)
			(conn GTPA1_DUAL TXDETECTRX1 <== TXDETECTRX1 TXDETECTRX1)
			(conn GTPA1_DUAL TXDIFFCTRL00 <== TXDIFFCTRL00 TXDIFFCTRL00)
			(conn GTPA1_DUAL TXDIFFCTRL01 <== TXDIFFCTRL01 TXDIFFCTRL01)
			(conn GTPA1_DUAL TXDIFFCTRL02 <== TXDIFFCTRL02 TXDIFFCTRL02)
			(conn GTPA1_DUAL TXDIFFCTRL03 <== TXDIFFCTRL03 TXDIFFCTRL03)
			(conn GTPA1_DUAL TXDIFFCTRL10 <== TXDIFFCTRL10 TXDIFFCTRL10)
			(conn GTPA1_DUAL TXDIFFCTRL11 <== TXDIFFCTRL11 TXDIFFCTRL11)
			(conn GTPA1_DUAL TXDIFFCTRL12 <== TXDIFFCTRL12 TXDIFFCTRL12)
			(conn GTPA1_DUAL TXDIFFCTRL13 <== TXDIFFCTRL13 TXDIFFCTRL13)
			(conn GTPA1_DUAL TXELECIDLE0 <== TXELECIDLE0 TXELECIDLE0)
			(conn GTPA1_DUAL TXELECIDLE1 <== TXELECIDLE1 TXELECIDLE1)
			(conn GTPA1_DUAL TXENC8B10BUSE0 <== TXENC8B10BUSE0 TXENC8B10BUSE0)
			(conn GTPA1_DUAL TXENC8B10BUSE1 <== TXENC8B10BUSE1 TXENC8B10BUSE1)
			(conn GTPA1_DUAL TXENPMAPHASEALIGN0 <== TXENPMAPHASEALIGN0 TXENPMAPHASEALIGN0)
			(conn GTPA1_DUAL TXENPMAPHASEALIGN1 <== TXENPMAPHASEALIGN1 TXENPMAPHASEALIGN1)
			(conn GTPA1_DUAL TXENPRBSTST00 <== TXENPRBSTST00 TXENPRBSTST00)
			(conn GTPA1_DUAL TXENPRBSTST01 <== TXENPRBSTST01 TXENPRBSTST01)
			(conn GTPA1_DUAL TXENPRBSTST02 <== TXENPRBSTST02 TXENPRBSTST02)
			(conn GTPA1_DUAL TXENPRBSTST10 <== TXENPRBSTST10 TXENPRBSTST10)
			(conn GTPA1_DUAL TXENPRBSTST11 <== TXENPRBSTST11 TXENPRBSTST11)
			(conn GTPA1_DUAL TXENPRBSTST12 <== TXENPRBSTST12 TXENPRBSTST12)
			(conn GTPA1_DUAL TXINHIBIT0 <== TXINHIBIT0 TXINHIBIT0)
			(conn GTPA1_DUAL TXINHIBIT1 <== TXINHIBIT1 TXINHIBIT1)
			(conn GTPA1_DUAL TXPDOWNASYNCH0 <== TXPDOWNASYNCH0 TXPDOWNASYNCH0)
			(conn GTPA1_DUAL TXPDOWNASYNCH1 <== TXPDOWNASYNCH1 TXPDOWNASYNCH1)
			(conn GTPA1_DUAL TXPMASETPHASE0 <== TXPMASETPHASE0 TXPMASETPHASE0)
			(conn GTPA1_DUAL TXPMASETPHASE1 <== TXPMASETPHASE1 TXPMASETPHASE1)
			(conn GTPA1_DUAL TXPOLARITY0 <== TXPOLARITY0 TXPOLARITY0)
			(conn GTPA1_DUAL TXPOLARITY1 <== TXPOLARITY1 TXPOLARITY1)
			(conn GTPA1_DUAL TXPOWERDOWN00 <== TXPOWERDOWN00 TXPOWERDOWN00)
			(conn GTPA1_DUAL TXPOWERDOWN01 <== TXPOWERDOWN01 TXPOWERDOWN01)
			(conn GTPA1_DUAL TXPOWERDOWN10 <== TXPOWERDOWN10 TXPOWERDOWN10)
			(conn GTPA1_DUAL TXPOWERDOWN11 <== TXPOWERDOWN11 TXPOWERDOWN11)
			(conn GTPA1_DUAL TXPRBSFORCEERR0 <== TXPRBSFORCEERR0 TXPRBSFORCEERR0)
			(conn GTPA1_DUAL TXPRBSFORCEERR1 <== TXPRBSFORCEERR1 TXPRBSFORCEERR1)
			(conn GTPA1_DUAL TXPREEMPHASIS00 <== TXPREEMPHASIS00 TXPREEMPHASIS00)
			(conn GTPA1_DUAL TXPREEMPHASIS01 <== TXPREEMPHASIS01 TXPREEMPHASIS01)
			(conn GTPA1_DUAL TXPREEMPHASIS02 <== TXPREEMPHASIS02 TXPREEMPHASIS02)
			(conn GTPA1_DUAL TXPREEMPHASIS10 <== TXPREEMPHASIS10 TXPREEMPHASIS10)
			(conn GTPA1_DUAL TXPREEMPHASIS11 <== TXPREEMPHASIS11 TXPREEMPHASIS11)
			(conn GTPA1_DUAL TXPREEMPHASIS12 <== TXPREEMPHASIS12 TXPREEMPHASIS12)
			(conn GTPA1_DUAL TXRESET0 <== TXRESET0 TXRESET0)
			(conn GTPA1_DUAL TXRESET1 <== TXRESET1 TXRESET1)
			(conn GTPA1_DUAL TXUSRCLK0 <== TXUSRCLK0INV OUT)
			(conn GTPA1_DUAL TXUSRCLK1 <== TXUSRCLK1INV OUT)
			(conn GTPA1_DUAL TXUSRCLK20 <== TXUSRCLK20INV OUT)
			(conn GTPA1_DUAL TXUSRCLK21 <== TXUSRCLK21INV OUT)
			(conn GTPA1_DUAL USRCODEERR0 <== USRCODEERR0 USRCODEERR0)
			(conn GTPA1_DUAL USRCODEERR1 <== USRCODEERR1 USRCODEERR1)
		)
	)
	(primitive_def ICAP 36 37
		(pin I0 I0 input)
		(pin I1 I1 input)
		(pin I2 I2 input)
		(pin I3 I3 input)
		(pin I4 I4 input)
		(pin I5 I5 input)
		(pin I6 I6 input)
		(pin I7 I7 input)
		(pin I8 I8 input)
		(pin I9 I9 input)
		(pin I10 I10 input)
		(pin I11 I11 input)
		(pin I12 I12 input)
		(pin I13 I13 input)
		(pin I14 I14 input)
		(pin I15 I15 input)
		(pin WRITE WRITE input)
		(pin CE CE input)
		(pin CLK CLK input)
		(pin O0 O0 output)
		(pin O1 O1 output)
		(pin O2 O2 output)
		(pin O3 O3 output)
		(pin O4 O4 output)
		(pin O5 O5 output)
		(pin O6 O6 output)
		(pin O7 O7 output)
		(pin O8 O8 output)
		(pin O9 O9 output)
		(pin O10 O10 output)
		(pin O11 O11 output)
		(pin O12 O12 output)
		(pin O13 O13 output)
		(pin O14 O14 output)
		(pin O15 O15 output)
		(pin BUSY BUSY output)
		(element I11 1
			(pin I11 output)
			(conn I11 I11 ==> ICAP I11)
		)
		(element O8 1
			(pin O8 input)
			(conn O8 O8 <== ICAP O8)
		)
		(element I5 1
			(pin I5 output)
			(conn I5 I5 ==> ICAP I5)
		)
		(element ICAP 36 # BEL
			(pin O15 output)
			(pin O14 output)
			(pin O13 output)
			(pin O12 output)
			(pin O11 output)
			(pin O10 output)
			(pin O9 output)
			(pin O8 output)
			(pin O7 output)
			(pin O6 output)
			(pin O5 output)
			(pin O4 output)
			(pin O3 output)
			(pin O2 output)
			(pin O1 output)
			(pin O0 output)
			(pin WRITE input)
			(pin I15 input)
			(pin I14 input)
			(pin I13 input)
			(pin I12 input)
			(pin I11 input)
			(pin I10 input)
			(pin I9 input)
			(pin I8 input)
			(pin I7 input)
			(pin I6 input)
			(pin I5 input)
			(pin I4 input)
			(pin I3 input)
			(pin I2 input)
			(pin I1 input)
			(pin I0 input)
			(pin CLK input)
			(pin CE input)
			(pin BUSY output)
			(conn ICAP O15 ==> O15 O15)
			(conn ICAP O14 ==> O14 O14)
			(conn ICAP O13 ==> O13 O13)
			(conn ICAP O12 ==> O12 O12)
			(conn ICAP O11 ==> O11 O11)
			(conn ICAP O10 ==> O10 O10)
			(conn ICAP O9 ==> O9 O9)
			(conn ICAP O8 ==> O8 O8)
			(conn ICAP O7 ==> O7 O7)
			(conn ICAP O6 ==> O6 O6)
			(conn ICAP O5 ==> O5 O5)
			(conn ICAP O4 ==> O4 O4)
			(conn ICAP O3 ==> O3 O3)
			(conn ICAP O2 ==> O2 O2)
			(conn ICAP O1 ==> O1 O1)
			(conn ICAP O0 ==> O0 O0)
			(conn ICAP BUSY ==> BUSY BUSY)
			(conn ICAP WRITE <== WRITE WRITE)
			(conn ICAP I15 <== I15 I15)
			(conn ICAP I14 <== I14 I14)
			(conn ICAP I13 <== I13 I13)
			(conn ICAP I12 <== I12 I12)
			(conn ICAP I11 <== I11 I11)
			(conn ICAP I10 <== I10 I10)
			(conn ICAP I9 <== I9 I9)
			(conn ICAP I8 <== I8 I8)
			(conn ICAP I7 <== I7 I7)
			(conn ICAP I6 <== I6 I6)
			(conn ICAP I5 <== I5 I5)
			(conn ICAP I4 <== I4 I4)
			(conn ICAP I3 <== I3 I3)
			(conn ICAP I2 <== I2 I2)
			(conn ICAP I1 <== I1 I1)
			(conn ICAP I0 <== I0 I0)
			(conn ICAP CLK <== CLK CLK)
			(conn ICAP CE <== CE CE)
		)
		(element O4 1
			(pin O4 input)
			(conn O4 O4 <== ICAP O4)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> ICAP CLK)
		)
		(element I15 1
			(pin I15 output)
			(conn I15 I15 ==> ICAP I15)
		)
		(element O14 1
			(pin O14 input)
			(conn O14 O14 <== ICAP O14)
		)
		(element O11 1
			(pin O11 input)
			(conn O11 O11 <== ICAP O11)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> ICAP I1)
		)
		(element O1 1
			(pin O1 input)
			(conn O1 O1 <== ICAP O1)
		)
		(element O3 1
			(pin O3 input)
			(conn O3 O3 <== ICAP O3)
		)
		(element I0 1
			(pin I0 output)
			(conn I0 I0 ==> ICAP I0)
		)
		(element I8 1
			(pin I8 output)
			(conn I8 I8 ==> ICAP I8)
		)
		(element I7 1
			(pin I7 output)
			(conn I7 I7 ==> ICAP I7)
		)
		(element I13 1
			(pin I13 output)
			(conn I13 I13 ==> ICAP I13)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> ICAP I3)
		)
		(element O5 1
			(pin O5 input)
			(conn O5 O5 <== ICAP O5)
		)
		(element I12 1
			(pin I12 output)
			(conn I12 I12 ==> ICAP I12)
		)
		(element I6 1
			(pin I6 output)
			(conn I6 I6 ==> ICAP I6)
		)
		(element O10 1
			(pin O10 input)
			(conn O10 O10 <== ICAP O10)
		)
		(element O13 1
			(pin O13 input)
			(conn O13 O13 <== ICAP O13)
		)
		(element O9 1
			(pin O9 input)
			(conn O9 O9 <== ICAP O9)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> ICAP CE)
		)
		(element O7 1
			(pin O7 input)
			(conn O7 O7 <== ICAP O7)
		)
		(element O12 1
			(pin O12 input)
			(conn O12 O12 <== ICAP O12)
		)
		(element I4 1
			(pin I4 output)
			(conn I4 I4 ==> ICAP I4)
		)
		(element WRITE 1
			(pin WRITE output)
			(conn WRITE WRITE ==> ICAP WRITE)
		)
		(element O15 1
			(pin O15 input)
			(conn O15 O15 <== ICAP O15)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> ICAP I2)
		)
		(element O0 1
			(pin O0 input)
			(conn O0 O0 <== ICAP O0)
		)
		(element I10 1
			(pin I10 output)
			(conn I10 I10 ==> ICAP I10)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== ICAP BUSY)
		)
		(element O2 1
			(pin O2 input)
			(conn O2 O2 <== ICAP O2)
		)
		(element I9 1
			(pin I9 output)
			(conn I9 I9 ==> ICAP I9)
		)
		(element I14 1
			(pin I14 output)
			(conn I14 I14 ==> ICAP I14)
		)
		(element O6 1
			(pin O6 input)
			(conn O6 O6 <== ICAP O6)
		)
	)
	(primitive_def ILOGIC2 25 45
		(pin CLK0 CLK0 input)
		(pin CLKDIV CLKDIV input)
		(pin REV REV input)
		(pin SR SR input)
		(pin CE0 CE0 input)
		(pin IOCE IOCE input)
		(pin D D input)
		(pin DFB DFB output)
		(pin CFB0 CFB0 output)
		(pin BITSLIP BITSLIP input)
		(pin SHIFTIN SHIFTIN input)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin Q3 Q3 output)
		(pin Q4 Q4 output)
		(pin SHIFTOUT SHIFTOUT output)
		(pin VALID VALID output)
		(pin INCDEC INCDEC output)
		(pin CLK1 CLK1 input)
		(pin FABRICOUT FABRICOUT output)
		(pin DDLY DDLY input)
		(pin OFB OFB input)
		(pin TFB TFB input)
		(pin DDLY2 DDLY2 input)
		(pin CFB1 CFB1 output)
		(element IFF 8 # BEL
			(pin CLK0 input)
			(pin CE0 input)
			(pin REV input)
			(pin SR input)
			(pin Q2 output)
			(pin Q1 output)
			(pin D input)
			(pin CLK1 input)
			(conn IFF Q2 ==> Q3 Q3)
			(conn IFF Q1 ==> Q4 Q4)
			(conn IFF CLK0 <== CLK0INV OUT)
			(conn IFF CE0 <== CE0 CE0)
			(conn IFF REV <== REVUSED OUT)
			(conn IFF SR <== SRUSED OUT)
			(conn IFF D <== D2OFFBYP_SRC OUT)
			(conn IFF CLK1 <== CLK1INV OUT)
		)
		(element SAME_EDGE_PIPELINED 0
			(cfg FALSE TRUE)
		)
		(element DDR_ALIGNMENT 0
			(cfg C1 C0 NONE)
		)
		(element IFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element D2OBYP_SEL 3
			(pin GND input)
			(pin OUT output)
			(pin T input)
			(cfg GND T)
			(conn D2OBYP_SEL OUT ==> D2OFFBYP_SRC S0)
			(conn D2OBYP_SEL OUT ==> D2OBYP_SRC S0)
			(conn D2OBYP_SEL GND <== D2OBYPSEL_GND 0)
			(conn D2OBYP_SEL T <== TFB TFB)
		)
		(element DDLY2 1
			(pin DDLY2 output)
			(conn DDLY2 DDLY2 ==> IMUX 0)
		)
		(element FABRICOUT 1
			(pin FABRICOUT input)
			(conn FABRICOUT FABRICOUT <== FABRICOUTUSED OUT)
		)
		(element IFFMUX 3
			(pin OUT output)
			(pin 1 input)
			(pin 0 input)
			(cfg 1 0)
			(conn IFFMUX OUT ==> D2OFFBYP_SRC 0)
			(conn IFFMUX 1 <== D D)
			(conn IFFMUX 0 <== DDLY DDLY)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> D2OBYP_SEL T)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> D2OFFBYP_SRC 1)
			(conn OFB OFB ==> D2OBYP_SRC 1)
		)
		(element IMUX 3
			(pin OUT output)
			(pin 1 input)
			(pin 0 input)
			(cfg 1 0)
			(conn IMUX OUT ==> D2OBYP_SRC 0)
			(conn IMUX 1 <== D D)
			(conn IMUX 0 <== DDLY2 DDLY2)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> IFFMUX 0)
		)
		(element D 1
			(pin D output)
			(conn D D ==> IFFMUX 1)
			(conn D D ==> IMUX 1)
		)
		(element CLK0INV 3
			(pin CLK0_B input)
			(pin CLK0 input)
			(pin OUT output)
			(cfg CLK0_B CLK0)
			(conn CLK0INV OUT ==> IFF CLK0)
			(conn CLK0INV OUT ==> CFB0USED 0)
			(conn CLK0INV CLK0_B <== CLK0 CLK0)
			(conn CLK0INV CLK0 <== CLK0 CLK0)
		)
		(element CLK1INV 3
			(pin OUT output)
			(pin CLK1 input)
			(pin CLK1_B input)
			(cfg CLK1 CLK1_B)
			(conn CLK1INV OUT ==> IFF CLK1)
			(conn CLK1INV OUT ==> CFB1USED 0)
			(conn CLK1INV CLK1 <== CLK1 CLK1)
			(conn CLK1INV CLK1_B <== CLK1 CLK1)
		)
		(element Q1 1
			(pin Q1 input)
		)
		(element Q2 1
			(pin Q2 input)
		)
		(element Q3 1
			(pin Q3 input)
			(conn Q3 Q3 <== IFF Q2)
		)
		(element Q4 1
			(pin Q4 input)
			(conn Q4 Q4 <== IFF Q1)
		)
		(element CLK1 1
			(pin CLK1 output)
			(conn CLK1 CLK1 ==> CLK1INV CLK1)
			(conn CLK1 CLK1 ==> CLK1INV CLK1_B)
		)
		(element CLK0 1
			(pin CLK0 output)
			(conn CLK0 CLK0 ==> CLK0INV CLK0_B)
			(conn CLK0 CLK0 ==> CLK0INV CLK0)
		)
		(element SRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn SRUSED OUT ==> IFF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element SRINIT_Q 0
			(cfg 0 1)
		)
		(element SRTYPE_Q 0
			(cfg SYNC ASYNC)
		)
		(element INCDEC 1
			(pin INCDEC input)
		)
		(element VALID 1
			(pin VALID input)
		)
		(element SHIFTOUT 1
			(pin SHIFTOUT input)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
		)
		(element SHIFTIN 1
			(pin SHIFTIN output)
		)
		(element IOCE 1
			(pin IOCE output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element CE0 1
			(pin CE0 output)
			(conn CE0 CE0 ==> IFF CE0)
		)
		(element CFB0 1
			(pin CFB0 input)
			(conn CFB0 CFB0 <== CFB0USED OUT)
		)
		(element DFB 1
			(pin DFB input)
			(conn DFB DFB <== DFBUSED OUT)
		)
		(element DFBUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DFBUSED OUT ==> DFB DFB)
			(conn DFBUSED 0 <== D2OFFBYP_SRC OUT)
		)
		(element FABRICOUTUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn FABRICOUTUSED OUT ==> FABRICOUT FABRICOUT)
			(conn FABRICOUTUSED 0 <== D2OBYP_SRC OUT)
		)
		(element REVUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn REVUSED OUT ==> IFF REV)
			(conn REVUSED 0 <== REV REV)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> REVUSED 0)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element CFB1 1
			(pin CFB1 input)
			(conn CFB1 CFB1 <== CFB1USED OUT)
		)
		(element CFB1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CFB1USED OUT ==> CFB1 CFB1)
			(conn CFB1USED 0 <== CLK1INV OUT)
		)
		(element CFB0USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn CFB0USED OUT ==> CFB0 CFB0)
			(conn CFB0USED 0 <== CLK0INV OUT)
		)
		(element D2OBYPSEL_GND 1 # BEL
			(pin 0 output)
			(conn D2OBYPSEL_GND 0 ==> D2OBYP_SEL GND)
		)
		(element D2OFFBYP_SRC 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OFFBYP_SRC OUT ==> IFF D)
			(conn D2OFFBYP_SRC OUT ==> DFBUSED 0)
			(conn D2OFFBYP_SRC 1 <== OFB OFB)
			(conn D2OFFBYP_SRC 0 <== IFFMUX OUT)
			(conn D2OFFBYP_SRC S0 <== D2OBYP_SEL OUT)
		)
		(element D2OBYP_SRC 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn D2OBYP_SRC OUT ==> FABRICOUTUSED 0)
			(conn D2OBYP_SRC 1 <== OFB OFB)
			(conn D2OBYP_SRC 0 <== IMUX OUT)
			(conn D2OBYP_SRC S0 <== D2OBYP_SEL OUT)
		)
	)
	(primitive_def IOB 8 29
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin PCI_RDY PCI_RDY output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> BYPASS_MUX I)
			(conn INBUF PAD <== OUTBUF OUT)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED OUT ==> BYPASS_MUX T)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED OUT ==> BYPASS_MUX O)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> INBUF PAD)
			(conn OUTBUF OUT ==> PADOUTUSED 0)
			(conn OUTBUF OUT ==> PULL PAD)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element SLEW 0
			(cfg SLOW FAST QUIETIO)
		)
		(element SUSPEND 0
			(cfg DRIVE_LAST_VALUE 3STATE 3STATE_PULLUP 3STATE_PULLDOWN 3STATE_KEEPER 3STATE_OCT_ON)
		)
		(element DRIVEATTRBOX 0
			(cfg 2 4 6 8 12 16 24)
		)
		(element DRIVE_0MA 0
			(cfg DRIVE_0MA)
		)
		(element PRE_EMPHASIS 0
			(cfg ON #OFF)
		)
		(element IN_TERM 0
			(cfg NONE UNTUNED_SPLIT_25 UNTUNED_SPLIT_50 UNTUNED_SPLIT_75)
		)
		(element OUT_TERM 0
			(cfg NONE UNTUNED_25 UNTUNED_50 UNTUNED_75)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element PCI_RDYUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PCI_RDYUSED OUT ==> PCI_RDY PCI_RDY)
			(conn PCI_RDYUSED 0 <== BYPASS_MUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCI_RDYUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element IMUX 3 # BEL
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== BYPASS_MUX OUT)
		)
		(element BYPASS_MUX 4
			(pin I input)
			(pin O input)
			(pin T input)
			(pin OUT output)
			(cfg I O T)
			(conn BYPASS_MUX OUT ==> PCI_RDYUSED 0)
			(conn BYPASS_MUX OUT ==> IMUX I)
			(conn BYPASS_MUX OUT ==> IINV IN)
			(conn BYPASS_MUX I <== INBUF OUT)
			(conn BYPASS_MUX O <== OUSED OUT)
			(conn BYPASS_MUX T <== TUSED OUT)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== BYPASS_MUX OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTBUF OUT)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== PAD PAD)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD <== OUTBUF OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTBUF OUT)
			(conn PAD PAD <== PULL PAD)
		)
	)
	(primitive_def IOBM 8 30
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin PCI_RDY PCI_RDY output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> BYPASS_MUX I)
			(conn INBUF PAD <== OUTBUF OUT)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED OUT ==> BYPASS_MUX T)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED OUT ==> BYPASS_MUX O)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 4 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(pin OUTN output)
			(conn OUTBUF OUT ==> INBUF PAD)
			(conn OUTBUF OUT ==> PADOUTUSED 0)
			(conn OUTBUF OUT ==> PULL PAD)
			(conn OUTBUF OUT ==> PAD PAD)
			(conn OUTBUF OUTN ==> DIFFO_OUTUSED 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element SLEW 0
			(cfg SLOW FAST QUIETIO)
		)
		(element SUSPEND 0
			(cfg DRIVE_LAST_VALUE 3STATE 3STATE_PULLUP 3STATE_PULLDOWN 3STATE_KEEPER 3STATE_OCT_ON)
		)
		(element DRIVEATTRBOX 0
			(cfg 2 4 6 8 12 16 24)
		)
		(element DRIVE_0MA 0
			(cfg DRIVE_0MA)
		)
		(element PRE_EMPHASIS 0
			(cfg ON #OFF)
		)
		(element IN_TERM 0
			(cfg NONE UNTUNED_SPLIT_25 UNTUNED_SPLIT_50 UNTUNED_SPLIT_75)
		)
		(element OUT_TERM 0
			(cfg NONE UNTUNED_25 UNTUNED_50 UNTUNED_75)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element PCI_RDYUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PCI_RDYUSED OUT ==> PCI_RDY PCI_RDY)
			(conn PCI_RDYUSED 0 <== BYPASS_MUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCI_RDYUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
			(conn DIFFO_OUT DIFFO_OUT <== DIFFO_OUTUSED OUT)
		)
		(element DIFFO_OUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_OUTUSED OUT ==> DIFFO_OUT DIFFO_OUT)
			(conn DIFFO_OUTUSED 0 <== OUTBUF OUTN)
		)
		(element IMUX 3 # BEL
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== BYPASS_MUX OUT)
		)
		(element BYPASS_MUX 4
			(pin I input)
			(pin O input)
			(pin T input)
			(pin OUT output)
			(cfg I O T)
			(conn BYPASS_MUX OUT ==> PCI_RDYUSED 0)
			(conn BYPASS_MUX OUT ==> IMUX I)
			(conn BYPASS_MUX OUT ==> IINV IN)
			(conn BYPASS_MUX I <== INBUF OUT)
			(conn BYPASS_MUX O <== OUSED OUT)
			(conn BYPASS_MUX T <== TUSED OUT)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== BYPASS_MUX OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTBUF OUT)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== PAD PAD)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD <== OUTBUF OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTBUF OUT)
			(conn PAD PAD <== PULL PAD)
		)
	)
	(primitive_def IOBS 8 31
		(pin O O input)
		(pin T T input)
		(pin I I output)
		(pin PADOUT PADOUT output)
		(pin PCI_RDY PCI_RDY output)
		(pin DIFFI_IN DIFFI_IN input)
		(pin DIFFO_IN DIFFO_IN input)
		(pin DIFFO_OUT DIFFO_OUT output)
		(element INBUF 3 # BEL
			(pin PAD input)
			(pin DIFFI_IN input)
			(pin OUT output)
			(conn INBUF OUT ==> BYPASS_MUX I)
			(conn INBUF PAD <== OUTMUX OUT)
			(conn INBUF PAD <== PULL PAD)
			(conn INBUF PAD <== PAD PAD)
			(conn INBUF DIFFI_IN <== DIFFI_INUSED OUT)
		)
		(element DIFF_TERM 0
			(cfg TRUE FALSE)
		)
		(element DIFFI_IN 1
			(pin DIFFI_IN output)
			(conn DIFFI_IN DIFFI_IN ==> DIFFI_INUSED 0)
		)
		(element DIFFI_INUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFI_INUSED OUT ==> INBUF DIFFI_IN)
			(conn DIFFI_INUSED 0 <== DIFFI_IN DIFFI_IN)
		)
		(element TUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn TUSED OUT ==> OUTBUF TRI)
			(conn TUSED OUT ==> BYPASS_MUX T)
			(conn TUSED 0 <== T T)
		)
		(element OUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OUSED OUT ==> OUTBUF IN)
			(conn OUSED OUT ==> BYPASS_MUX O)
			(conn OUSED 0 <== O O)
		)
		(element I 1
			(pin I input)
			(conn I I <== IMUX OUT)
		)
		(element T 1
			(pin T output)
			(conn T T ==> TUSED 0)
		)
		(element O 1
			(pin O output)
			(conn O O ==> OUSED 0)
		)
		(element OUTBUF 3 # BEL
			(pin IN input)
			(pin OUT output)
			(pin TRI input)
			(conn OUTBUF OUT ==> OUTMUX 0)
			(conn OUTBUF IN <== OUSED OUT)
			(conn OUTBUF TRI <== TUSED OUT)
		)
		(element SLEW 0
			(cfg SLOW FAST QUIETIO)
		)
		(element SUSPEND 0
			(cfg DRIVE_LAST_VALUE 3STATE 3STATE_PULLUP 3STATE_PULLDOWN 3STATE_KEEPER 3STATE_OCT_ON)
		)
		(element DRIVEATTRBOX 0
			(cfg 2 4 6 8 12 16 24)
		)
		(element DRIVE_0MA 0
			(cfg DRIVE_0MA)
		)
		(element PRE_EMPHASIS 0
			(cfg ON #OFF)
		)
		(element IN_TERM 0
			(cfg NONE UNTUNED_SPLIT_25 UNTUNED_SPLIT_50 UNTUNED_SPLIT_75)
		)
		(element OUT_TERM 0
			(cfg NONE UNTUNED_25 UNTUNED_50 UNTUNED_75)
		)
		(element PADOUT 1
			(pin PADOUT input)
			(conn PADOUT PADOUT <== PADOUTUSED OUT)
		)
		(element PCI_RDYUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PCI_RDYUSED OUT ==> PCI_RDY PCI_RDY)
			(conn PCI_RDYUSED 0 <== BYPASS_MUX OUT)
		)
		(element PCI_RDY 1
			(pin PCI_RDY input)
			(conn PCI_RDY PCI_RDY <== PCI_RDYUSED OUT)
		)
		(element OUTMUX 3
			(pin 0 input)
			(pin 1 input)
			(pin OUT output)
			(cfg 0 1)
			(conn OUTMUX OUT ==> INBUF PAD)
			(conn OUTMUX OUT ==> PADOUTUSED 0)
			(conn OUTMUX OUT ==> PULL PAD)
			(conn OUTMUX OUT ==> PAD PAD)
			(conn OUTMUX 0 <== OUTBUF OUT)
			(conn OUTMUX 1 <== DIFFO_INUSED OUT)
		)
		(element DIFFO_IN 1
			(pin DIFFO_IN output)
			(conn DIFFO_IN DIFFO_IN ==> DIFFO_INUSED 0)
		)
		(element DIFFO_OUT 1
			(pin DIFFO_OUT input)
		)
		(element IMUX 3 # BEL
			(pin I_B input)
			(pin I input)
			(pin OUT output)
			(cfg I_B I)
			(conn IMUX OUT ==> I I)
			(conn IMUX I_B <== IINV OUT)
			(conn IMUX I <== BYPASS_MUX OUT)
		)
		(element BYPASS_MUX 4
			(pin I input)
			(pin O input)
			(pin T input)
			(pin OUT output)
			(cfg I O T)
			(conn BYPASS_MUX OUT ==> PCI_RDYUSED 0)
			(conn BYPASS_MUX OUT ==> IMUX I)
			(conn BYPASS_MUX OUT ==> IINV IN)
			(conn BYPASS_MUX I <== INBUF OUT)
			(conn BYPASS_MUX O <== OUSED OUT)
			(conn BYPASS_MUX T <== TUSED OUT)
		)
		(element IINV 2 # BEL
			(pin IN input)
			(pin OUT output)
			(conn IINV OUT ==> IMUX I_B)
			(conn IINV IN <== BYPASS_MUX OUT)
		)
		(element PADOUTUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn PADOUTUSED OUT ==> PADOUT PADOUT)
			(conn PADOUTUSED 0 <== OUTMUX OUT)
			(conn PADOUTUSED 0 <== PULL PAD)
			(conn PADOUTUSED 0 <== PAD PAD)
		)
		(element DIFFO_INUSED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DIFFO_INUSED OUT ==> OUTMUX 1)
			(conn DIFFO_INUSED 0 <== DIFFO_IN DIFFO_IN)
		)
		(element PULL 1 # BEL
			(pin PAD input)
			(conn PULL PAD ==> INBUF PAD)
			(conn PULL PAD ==> PADOUTUSED 0)
			(conn PULL PAD ==> PAD PAD)
			(conn PULL PAD <== OUTMUX OUT)
			(conn PULL PAD <== PAD PAD)
		)
		(element PULLTYPE 0
			(cfg KEEPER PULLDOWN PULLUP)
		)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> PULL PAD)
			(conn PAD PAD ==> INBUF PAD)
			(conn PAD PAD ==> PADOUTUSED 0)
			(conn PAD PAD <== OUTMUX OUT)
			(conn PAD PAD <== PULL PAD)
		)
	)
	(primitive_def IODELAY2 29 41
		(pin CLK CLK input)
		(pin IOCLK0 IOCLK0 input)
		(pin IDATAIN IDATAIN input)
		(pin CIN CIN input)
		(pin T T input)
		(pin ODATAIN ODATAIN input)
		(pin CAL CAL input)
		(pin INC INC input)
		(pin CE CE input)
		(pin RST RST input)
		(pin BUSY BUSY output)
		(pin DATAOUT DATAOUT output)
		(pin RCLK RCLK output)
		(pin LOAD LOAD output)
		(pin TOUT TOUT output)
		(pin DOUT DOUT output)
		(pin DQSOUTP DQSOUTP output)
		(pin DQSOUTN DQSOUTN output)
		(pin IOCLK1 IOCLK1 input)
		(pin READEN READEN input)
		(pin DATAOUT2 DATAOUT2 output)
		(pin AUXADDR4 AUXADDR4 input)
		(pin AUXADDR3 AUXADDR3 input)
		(pin AUXADDR2 AUXADDR2 input)
		(pin AUXADDR1 AUXADDR1 input)
		(pin AUXADDR0 AUXADDR0 input)
		(pin AUXSDO AUXSDO output)
		(pin AUXSDOIN AUXSDOIN input)
		(pin MEMUPDATE MEMUPDATE input)
		(element IOCLK1INV 3
			(pin OUT output)
			(pin IOCLK1 input)
			(pin IOCLK1_B input)
			(cfg IOCLK1 IOCLK1_B)
			(conn IOCLK1INV OUT ==> IODELAY2 IOCLK1)
			(conn IOCLK1INV IOCLK1 <== IOCLK1 IOCLK1)
			(conn IOCLK1INV IOCLK1_B <== IOCLK1 IOCLK1)
		)
		(element READEN 1
			(pin READEN output)
		)
		(element AUXADDR4 1
			(pin AUXADDR4 output)
		)
		(element AUXADDR3 1
			(pin AUXADDR3 output)
		)
		(element AUXADDR2 1
			(pin AUXADDR2 output)
		)
		(element AUXADDR1 1
			(pin AUXADDR1 output)
		)
		(element AUXADDR0 1
			(pin AUXADDR0 output)
		)
		(element AUXSDOIN 1
			(pin AUXSDOIN output)
		)
		(element MEMUPDATE 1
			(pin MEMUPDATE output)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
		(element DATAOUT2 1
			(pin DATAOUT2 input)
			(conn DATAOUT2 DATAOUT2 <== IODELAY2 DATAOUT2)
		)
		(element IOCLK1 1
			(pin IOCLK1 output)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1_B)
		)
		(element AUXSDO 1
			(pin AUXSDO input)
		)
		(element DQSOUTN 1
			(pin DQSOUTN input)
		)
		(element DQSOUTP 1
			(pin DQSOUTP input)
		)
		(element IOCLK0INV 3
			(pin IOCLK0_B input)
			(pin IOCLK0 input)
			(pin OUT output)
			(cfg IOCLK0_B IOCLK0)
			(conn IOCLK0INV OUT ==> IODELAY2 IOCLK0)
			(conn IOCLK0INV IOCLK0_B <== IOCLK0 IOCLK0)
			(conn IOCLK0INV IOCLK0 <== IOCLK0 IOCLK0)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element IODELAY_CHANGE 0
			(cfg CHANGE_ON_CLOCK CHANGE_ON_DATA)
		)
		(element TEST_GLITCH_FILTER 0
			(cfg FALSE TRUE)
		)
		(element COUNTER_WRAPAROUND 0
			(cfg WRAPAROUND STAY_AT_LIMIT)
		)
		(element IOCLK0 1
			(pin IOCLK0 output)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0_B)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> IODELAY2 CLK)
		)
		(element IDELAY_MODE 0
			(cfg PCI NORMAL)
		)
		(element IDELAY_TYPE 0
			(cfg FIXED DEFAULT VARIABLE_FROM_ZERO VARIABLE_FROM_HALF_MAX DIFF_PHASE_DETECTOR)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== IODELAY2 DOUT)
		)
		(element TOUT 1
			(pin TOUT input)
			(conn TOUT TOUT <== IODELAY2 TOUT)
		)
		(element LOAD 1
			(pin LOAD input)
			(conn LOAD LOAD <== IODELAY2 LOAD)
		)
		(element RCLK 1
			(pin RCLK input)
			(conn RCLK RCLK <== IODELAY2 RCLK)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== IODELAY2 BUSY)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IODELAY2 DATAOUT)
		)
		(element DELAYCHAIN_OSC 0
			(cfg FALSE TRUE)
		)
		(element DELAY_SRC 0
			(cfg IDATAIN ODATAIN IO)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> IODELAY2 CIN)
		)
		(element ODATAIN 1
			(pin ODATAIN output)
			(conn ODATAIN ODATAIN ==> IODELAY2 ODATAIN)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> IODELAY2 CE)
		)
		(element CAL 1
			(pin CAL output)
			(conn CAL CAL ==> IODELAY2 CAL)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> IODELAY2 RST)
		)
		(element INC 1
			(pin INC output)
			(conn INC INC ==> IODELAY2 INC)
		)
		(element T 1
			(pin T output)
			(conn T T ==> IODELAY2 T)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IODELAY2 IDATAIN)
		)
		(element IODELAY2 18 # BEL
			(pin IOCLK1 input)
			(pin DATAOUT2 output)
			(pin IOCLK0 input)
			(pin CLK input)
			(pin DOUT output)
			(pin TOUT output)
			(pin LOAD output)
			(pin RCLK output)
			(pin BUSY output)
			(pin CAL input)
			(pin CIN input)
			(pin IDATAIN input)
			(pin DATAOUT output)
			(pin ODATAIN input)
			(pin T input)
			(pin INC input)
			(pin RST input)
			(pin CE input)
			(conn IODELAY2 DATAOUT2 ==> DATAOUT2 DATAOUT2)
			(conn IODELAY2 DOUT ==> DOUT DOUT)
			(conn IODELAY2 TOUT ==> TOUT TOUT)
			(conn IODELAY2 LOAD ==> LOAD LOAD)
			(conn IODELAY2 RCLK ==> RCLK RCLK)
			(conn IODELAY2 BUSY ==> BUSY BUSY)
			(conn IODELAY2 DATAOUT ==> DATAOUT DATAOUT)
			(conn IODELAY2 IOCLK1 <== IOCLK1INV OUT)
			(conn IODELAY2 IOCLK0 <== IOCLK0INV OUT)
			(conn IODELAY2 CLK <== CLK CLK)
			(conn IODELAY2 CAL <== CAL CAL)
			(conn IODELAY2 CIN <== CIN CIN)
			(conn IODELAY2 IDATAIN <== IDATAIN IDATAIN)
			(conn IODELAY2 ODATAIN <== ODATAIN ODATAIN)
			(conn IODELAY2 T <== T T)
			(conn IODELAY2 INC <== INC INC)
			(conn IODELAY2 RST <== RST RST)
			(conn IODELAY2 CE <== CE CE)
		)
	)
	(primitive_def IODRP2 18 30
		(pin CLK CLK input)
		(pin IOCLK0 IOCLK0 input)
		(pin IDATAIN IDATAIN input)
		(pin CIN CIN input)
		(pin T T input)
		(pin ODATAIN ODATAIN input)
		(pin ADD ADD input)
		(pin CS CS input)
		(pin SDI SDI input)
		(pin BKST BKST input)
		(pin SDO SDO output)
		(pin DATAOUT DATAOUT output)
		(pin RCLK RCLK output)
		(pin LOAD LOAD output)
		(pin TOUT TOUT output)
		(pin DOUT DOUT output)
		(pin IOCLK1 IOCLK1 input)
		(pin DATAOUT2 DATAOUT2 output)
		(element DATAOUT2 1
			(pin DATAOUT2 input)
			(conn DATAOUT2 DATAOUT2 <== IODRP2 DATAOUT2)
		)
		(element IOCLK1INV 3
			(pin OUT output)
			(pin IOCLK1 input)
			(pin IOCLK1_B input)
			(cfg IOCLK1 IOCLK1_B)
			(conn IOCLK1INV OUT ==> IODRP2 IOCLK1)
			(conn IOCLK1INV IOCLK1 <== IOCLK1 IOCLK1)
			(conn IOCLK1INV IOCLK1_B <== IOCLK1 IOCLK1)
		)
		(element IOCLK1 1
			(pin IOCLK1 output)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1_B)
		)
		(element IODRP2 18 # BEL
			(pin DATAOUT2 output)
			(pin IOCLK1 input)
			(pin DOUT output)
			(pin TOUT output)
			(pin LOAD output)
			(pin RCLK output)
			(pin DATAOUT output)
			(pin CIN input)
			(pin T input)
			(pin ODATAIN input)
			(pin IDATAIN input)
			(pin CLK input)
			(pin IOCLK0 input)
			(pin ADD input)
			(pin CS input)
			(pin SDI input)
			(pin BKST input)
			(pin SDO output)
			(conn IODRP2 DATAOUT2 ==> DATAOUT2 DATAOUT2)
			(conn IODRP2 DOUT ==> DOUT DOUT)
			(conn IODRP2 TOUT ==> TOUT TOUT)
			(conn IODRP2 LOAD ==> LOAD LOAD)
			(conn IODRP2 RCLK ==> RCLK RCLK)
			(conn IODRP2 DATAOUT ==> DATAOUT DATAOUT)
			(conn IODRP2 SDO ==> SDO SDO)
			(conn IODRP2 IOCLK1 <== IOCLK1INV OUT)
			(conn IODRP2 CIN <== CIN CIN)
			(conn IODRP2 T <== T T)
			(conn IODRP2 ODATAIN <== ODATAIN ODATAIN)
			(conn IODRP2 IDATAIN <== IDATAIN IDATAIN)
			(conn IODRP2 CLK <== CLK CLK)
			(conn IODRP2 IOCLK0 <== IOCLK0INV OUT)
			(conn IODRP2 ADD <== ADD ADD)
			(conn IODRP2 CS <== CS CS)
			(conn IODRP2 SDI <== SDI SDI)
			(conn IODRP2 BKST <== BKST BKST)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> IODRP2 CLK)
		)
		(element IOCLK0 1
			(pin IOCLK0 output)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0_B)
		)
		(element ADD 1
			(pin ADD output)
			(conn ADD ADD ==> IODRP2 ADD)
		)
		(element CS 1
			(pin CS output)
			(conn CS CS ==> IODRP2 CS)
		)
		(element SDI 1
			(pin SDI output)
			(conn SDI SDI ==> IODRP2 SDI)
		)
		(element BKST 1
			(pin BKST output)
			(conn BKST BKST ==> IODRP2 BKST)
		)
		(element SDO 1
			(pin SDO input)
			(conn SDO SDO <== IODRP2 SDO)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IODRP2 IDATAIN)
		)
		(element ODATAIN 1
			(pin ODATAIN output)
			(conn ODATAIN ODATAIN ==> IODRP2 ODATAIN)
		)
		(element T 1
			(pin T output)
			(conn T T ==> IODRP2 T)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> IODRP2 CIN)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IODRP2 DATAOUT)
		)
		(element RCLK 1
			(pin RCLK input)
			(conn RCLK RCLK <== IODRP2 RCLK)
		)
		(element TOUT 1
			(pin TOUT input)
			(conn TOUT TOUT <== IODRP2 TOUT)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== IODRP2 DOUT)
		)
		(element LOAD 1
			(pin LOAD input)
			(conn LOAD LOAD <== IODRP2 LOAD)
		)
		(element IOCLK0INV 3
			(pin OUT output)
			(pin IOCLK0 input)
			(pin IOCLK0_B input)
			(cfg IOCLK0 IOCLK0_B)
			(conn IOCLK0INV OUT ==> IODRP2 IOCLK0)
			(conn IOCLK0INV IOCLK0 <== IOCLK0 IOCLK0)
			(conn IOCLK0INV IOCLK0_B <== IOCLK0 IOCLK0)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element DELAYCHAIN_OSC 0
			(cfg FALSE TRUE)
		)
		(element IODELAY_CHANGE 0
			(cfg CHANGE_ON_CLOCK CHANGE_ON_DATA)
		)
		(element TEST_GLITCH_FILTER 0
			(cfg FALSE TRUE)
		)
		(element COUNTER_WRAPAROUND 0
			(cfg WRAPAROUND STAY_AT_LIMIT)
		)
		(element IDELAY_MODE 0
			(cfg PCI NORMAL)
		)
		(element IDELAY_TYPE 0
			(cfg FIXED DEFAULT VARIABLE_FROM_ZERO VARIABLE_FROM_HALF_MAX DIFF_PHASE_DETECTOR)
		)
		(element DELAY_SRC 0
			(cfg IDATAIN ODATAIN IO)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
	)
	(primitive_def IODRP2_MCB 28 33
		(pin CLK CLK input)
		(pin IOCLK0 IOCLK0 input)
		(pin IDATAIN IDATAIN input)
		(pin CIN CIN input)
		(pin T T input)
		(pin ODATAIN ODATAIN input)
		(pin ADD ADD input)
		(pin CS CS input)
		(pin SDI SDI input)
		(pin BKST BKST input)
		(pin SDO SDO output)
		(pin DATAOUT DATAOUT output)
		(pin RCLK RCLK output)
		(pin LOAD LOAD output)
		(pin TOUT TOUT output)
		(pin DOUT DOUT output)
		(pin DQSOUTP DQSOUTP output)
		(pin DQSOUTN DQSOUTN output)
		(pin IOCLK1 IOCLK1 input)
		(pin DATAOUT2 DATAOUT2 output)
		(pin AUXADDR4 AUXADDR4 input)
		(pin AUXADDR3 AUXADDR3 input)
		(pin AUXADDR2 AUXADDR2 input)
		(pin AUXADDR1 AUXADDR1 input)
		(pin AUXADDR0 AUXADDR0 input)
		(pin AUXSDO AUXSDO output)
		(pin AUXSDOIN AUXSDOIN input)
		(pin MEMUPDATE MEMUPDATE input)
		(element ADD 1
			(pin ADD output)
			(conn ADD ADD ==> IODRP2_MCB ADD)
		)
		(element AUXADDR0 1
			(pin AUXADDR0 output)
			(conn AUXADDR0 AUXADDR0 ==> IODRP2_MCB AUXADDR0)
		)
		(element AUXADDR1 1
			(pin AUXADDR1 output)
			(conn AUXADDR1 AUXADDR1 ==> IODRP2_MCB AUXADDR1)
		)
		(element AUXADDR2 1
			(pin AUXADDR2 output)
			(conn AUXADDR2 AUXADDR2 ==> IODRP2_MCB AUXADDR2)
		)
		(element AUXADDR3 1
			(pin AUXADDR3 output)
			(conn AUXADDR3 AUXADDR3 ==> IODRP2_MCB AUXADDR3)
		)
		(element AUXADDR4 1
			(pin AUXADDR4 output)
			(conn AUXADDR4 AUXADDR4 ==> IODRP2_MCB AUXADDR4)
		)
		(element AUXSDO 1
			(pin AUXSDO input)
			(conn AUXSDO AUXSDO <== IODRP2_MCB AUXSDO)
		)
		(element AUXSDOIN 1
			(pin AUXSDOIN output)
			(conn AUXSDOIN AUXSDOIN ==> IODRP2_MCB AUXSDOIN)
		)
		(element BKST 1
			(pin BKST output)
			(conn BKST BKST ==> IODRP2_MCB BKST)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> IODRP2_MCB CIN)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> IODRP2_MCB CLK)
		)
		(element CS 1
			(pin CS output)
			(conn CS CS ==> IODRP2_MCB CS)
		)
		(element DATAOUT 1
			(pin DATAOUT input)
			(conn DATAOUT DATAOUT <== IODRP2_MCB DATAOUT)
		)
		(element DATAOUT2 1
			(pin DATAOUT2 input)
			(conn DATAOUT2 DATAOUT2 <== IODRP2_MCB DATAOUT2)
		)
		(element DOUT 1
			(pin DOUT input)
			(conn DOUT DOUT <== IODRP2_MCB DOUT)
		)
		(element DQSOUTN 1
			(pin DQSOUTN input)
			(conn DQSOUTN DQSOUTN <== IODRP2_MCB DQSOUTN)
		)
		(element DQSOUTP 1
			(pin DQSOUTP input)
			(conn DQSOUTP DQSOUTP <== IODRP2_MCB DQSOUTP)
		)
		(element IDATAIN 1
			(pin IDATAIN output)
			(conn IDATAIN IDATAIN ==> IODRP2_MCB IDATAIN)
		)
		(element IOCLK0 1
			(pin IOCLK0 output)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0)
			(conn IOCLK0 IOCLK0 ==> IOCLK0INV IOCLK0_B)
		)
		(element IOCLK0INV 3
			(pin OUT output)
			(pin IOCLK0 input)
			(pin IOCLK0_B input)
			(cfg IOCLK0 IOCLK0_B)
			(conn IOCLK0INV OUT ==> IODRP2_MCB IOCLK0)
			(conn IOCLK0INV IOCLK0 <== IOCLK0 IOCLK0)
			(conn IOCLK0INV IOCLK0_B <== IOCLK0 IOCLK0)
		)
		(element IOCLK1 1
			(pin IOCLK1 output)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1)
			(conn IOCLK1 IOCLK1 ==> IOCLK1INV IOCLK1_B)
		)
		(element IOCLK1INV 3
			(pin OUT output)
			(pin IOCLK1 input)
			(pin IOCLK1_B input)
			(cfg IOCLK1 IOCLK1_B)
			(conn IOCLK1INV OUT ==> IODRP2_MCB IOCLK1)
			(conn IOCLK1INV IOCLK1 <== IOCLK1 IOCLK1)
			(conn IOCLK1INV IOCLK1_B <== IOCLK1 IOCLK1)
		)
		(element LOAD 1
			(pin LOAD input)
			(conn LOAD LOAD <== IODRP2_MCB LOAD)
		)
		(element MEMUPDATE 1
			(pin MEMUPDATE output)
			(conn MEMUPDATE MEMUPDATE ==> IODRP2_MCB MEMUPDATE)
		)
		(element ODATAIN 1
			(pin ODATAIN output)
			(conn ODATAIN ODATAIN ==> IODRP2_MCB ODATAIN)
		)
		(element RCLK 1
			(pin RCLK input)
			(conn RCLK RCLK <== IODRP2_MCB RCLK)
		)
		(element SDI 1
			(pin SDI output)
			(conn SDI SDI ==> IODRP2_MCB SDI)
		)
		(element SDO 1
			(pin SDO input)
			(conn SDO SDO <== IODRP2_MCB SDO)
		)
		(element T 1
			(pin T output)
			(conn T T ==> IODRP2_MCB T)
		)
		(element TOUT 1
			(pin TOUT input)
			(conn TOUT TOUT <== IODRP2_MCB TOUT)
		)
		(element IODRP2_MCB 28 # BEL
			(pin ADD input)
			(pin AUXADDR0 input)
			(pin AUXADDR1 input)
			(pin AUXADDR2 input)
			(pin AUXADDR3 input)
			(pin AUXADDR4 input)
			(pin AUXSDO output)
			(pin AUXSDOIN input)
			(pin BKST input)
			(pin CIN input)
			(pin CLK input)
			(pin CS input)
			(pin DATAOUT output)
			(pin DATAOUT2 output)
			(pin DOUT output)
			(pin DQSOUTN output)
			(pin DQSOUTP output)
			(pin IDATAIN input)
			(pin IOCLK0 input)
			(pin IOCLK1 input)
			(pin LOAD output)
			(pin MEMUPDATE input)
			(pin ODATAIN input)
			(pin RCLK output)
			(pin SDI input)
			(pin SDO output)
			(pin T input)
			(pin TOUT output)
			(conn IODRP2_MCB AUXSDO ==> AUXSDO AUXSDO)
			(conn IODRP2_MCB DATAOUT ==> DATAOUT DATAOUT)
			(conn IODRP2_MCB DATAOUT2 ==> DATAOUT2 DATAOUT2)
			(conn IODRP2_MCB DOUT ==> DOUT DOUT)
			(conn IODRP2_MCB DQSOUTN ==> DQSOUTN DQSOUTN)
			(conn IODRP2_MCB DQSOUTP ==> DQSOUTP DQSOUTP)
			(conn IODRP2_MCB LOAD ==> LOAD LOAD)
			(conn IODRP2_MCB RCLK ==> RCLK RCLK)
			(conn IODRP2_MCB SDO ==> SDO SDO)
			(conn IODRP2_MCB TOUT ==> TOUT TOUT)
			(conn IODRP2_MCB ADD <== ADD ADD)
			(conn IODRP2_MCB AUXADDR0 <== AUXADDR0 AUXADDR0)
			(conn IODRP2_MCB AUXADDR1 <== AUXADDR1 AUXADDR1)
			(conn IODRP2_MCB AUXADDR2 <== AUXADDR2 AUXADDR2)
			(conn IODRP2_MCB AUXADDR3 <== AUXADDR3 AUXADDR3)
			(conn IODRP2_MCB AUXADDR4 <== AUXADDR4 AUXADDR4)
			(conn IODRP2_MCB AUXSDOIN <== AUXSDOIN AUXSDOIN)
			(conn IODRP2_MCB BKST <== BKST BKST)
			(conn IODRP2_MCB CIN <== CIN CIN)
			(conn IODRP2_MCB CLK <== CLK CLK)
			(conn IODRP2_MCB CS <== CS CS)
			(conn IODRP2_MCB IDATAIN <== IDATAIN IDATAIN)
			(conn IODRP2_MCB IOCLK0 <== IOCLK0INV OUT)
			(conn IODRP2_MCB IOCLK1 <== IOCLK1INV OUT)
			(conn IODRP2_MCB MEMUPDATE <== MEMUPDATE MEMUPDATE)
			(conn IODRP2_MCB ODATAIN <== ODATAIN ODATAIN)
			(conn IODRP2_MCB SDI <== SDI SDI)
			(conn IODRP2_MCB T <== T T)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
	)
	(primitive_def IPAD 1 3
		(pin O O output)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD ==> IPAD I)
		)
		(element IPAD 2 # BEL
			(pin I input)
			(pin O output)
			(conn IPAD O ==> O O)
			(conn IPAD I <== PAD PAD)
		)
		(element O 1
			(pin O input)
			(conn O O <== IPAD O)
		)
	)
	(primitive_def ISERDES2 24 33
		(pin CLK0 CLK0 input)
		(pin CLKDIV CLKDIV input)
		(pin RST RST input)
		(pin CE0 CE0 input)
		(pin IOCE IOCE input)
		(pin D D input)
		(pin DFB DFB output)
		(pin CFB0 CFB0 output)
		(pin BITSLIP BITSLIP input)
		(pin SHIFTIN SHIFTIN input)
		(pin Q1 Q1 output)
		(pin Q2 Q2 output)
		(pin Q3 Q3 output)
		(pin Q4 Q4 output)
		(pin SHIFTOUT SHIFTOUT output)
		(pin VALID VALID output)
		(pin INCDEC INCDEC output)
		(pin CLK1 CLK1 input)
		(pin FABRICOUT FABRICOUT output)
		(pin DDLY DDLY input)
		(pin OFB OFB input)
		(pin TFB TFB input)
		(pin DDLY2 DDLY2 input)
		(pin CFB1 CFB1 output)
		(element DDLY2 1
			(pin DDLY2 output)
			(conn DDLY2 DDLY2 ==> ISERDES2 DDLY2)
		)
		(element FABRICOUT 1
			(pin FABRICOUT input)
			(conn FABRICOUT FABRICOUT <== ISERDES2 FABRICOUT)
		)
		(element CFB1 1
			(pin CFB1 input)
			(conn CFB1 CFB1 <== ISERDES2 CFB1)
		)
		(element OFB 1
			(pin OFB output)
			(conn OFB OFB ==> ISERDES2 OFB)
		)
		(element TFB 1
			(pin TFB output)
			(conn TFB TFB ==> ISERDES2 TFB)
		)
		(element ISERDES2 24 # BEL
			(pin DDLY2 input)
			(pin CFB1 output)
			(pin FABRICOUT output)
			(pin DFB output)
			(pin CFB0 output)
			(pin TFB input)
			(pin OFB input)
			(pin DDLY input)
			(pin CLK0 input)
			(pin SHIFTOUT output)
			(pin VALID output)
			(pin CLK1 input)
			(pin CE0 input)
			(pin INCDEC output)
			(pin CLKDIV input)
			(pin D input)
			(pin Q1 output)
			(pin Q2 output)
			(pin Q3 output)
			(pin IOCE input)
			(pin Q4 output)
			(pin RST input)
			(pin SHIFTIN input)
			(pin BITSLIP input)
			(conn ISERDES2 CFB1 ==> CFB1 CFB1)
			(conn ISERDES2 FABRICOUT ==> FABRICOUT FABRICOUT)
			(conn ISERDES2 DFB ==> DFB DFB)
			(conn ISERDES2 CFB0 ==> CFB0 CFB0)
			(conn ISERDES2 SHIFTOUT ==> SHIFTOUT SHIFTOUT)
			(conn ISERDES2 VALID ==> VALID VALID)
			(conn ISERDES2 INCDEC ==> INCDEC INCDEC)
			(conn ISERDES2 Q1 ==> Q1 Q1)
			(conn ISERDES2 Q2 ==> Q2 Q2)
			(conn ISERDES2 Q3 ==> Q3 Q3)
			(conn ISERDES2 Q4 ==> Q4 Q4)
			(conn ISERDES2 DDLY2 <== DDLY2 DDLY2)
			(conn ISERDES2 TFB <== TFB TFB)
			(conn ISERDES2 OFB <== OFB OFB)
			(conn ISERDES2 DDLY <== DDLY DDLY)
			(conn ISERDES2 CLK0 <== CLK0INV OUT)
			(conn ISERDES2 CLK1 <== CLK1INV OUT)
			(conn ISERDES2 CE0 <== CE0 CE0)
			(conn ISERDES2 CLKDIV <== CLKDIV CLKDIV)
			(conn ISERDES2 D <== D D)
			(conn ISERDES2 IOCE <== IOCE IOCE)
			(conn ISERDES2 RST <== RST RST)
			(conn ISERDES2 SHIFTIN <== SHIFTIN SHIFTIN)
			(conn ISERDES2 BITSLIP <== BITSLIP BITSLIP)
		)
		(element DDLY 1
			(pin DDLY output)
			(conn DDLY DDLY ==> ISERDES2 DDLY)
		)
		(element CLK1INV 3
			(pin CLK1_B input)
			(pin CLK1 input)
			(pin OUT output)
			(cfg CLK1_B CLK1)
			(conn CLK1INV OUT ==> ISERDES2 CLK1)
			(conn CLK1INV CLK1_B <== CLK1 CLK1)
			(conn CLK1INV CLK1 <== CLK1 CLK1)
		)
		(element CLK0INV 3
			(pin CLK0_B input)
			(pin CLK0 input)
			(pin OUT output)
			(cfg CLK0_B CLK0)
			(conn CLK0INV OUT ==> ISERDES2 CLK0)
			(conn CLK0INV CLK0_B <== CLK0 CLK0)
			(conn CLK0INV CLK0 <== CLK0 CLK0)
		)
		(element Q4 1
			(pin Q4 input)
			(conn Q4 Q4 <== ISERDES2 Q4)
		)
		(element CE0 1
			(pin CE0 output)
			(conn CE0 CE0 ==> ISERDES2 CE0)
		)
		(element CLK0 1
			(pin CLK0 output)
			(conn CLK0 CLK0 ==> CLK0INV CLK0_B)
			(conn CLK0 CLK0 ==> CLK0INV CLK0)
		)
		(element CLK1 1
			(pin CLK1 output)
			(conn CLK1 CLK1 ==> CLK1INV CLK1_B)
			(conn CLK1 CLK1 ==> CLK1INV CLK1)
		)
		(element D 1
			(pin D output)
			(conn D D ==> ISERDES2 D)
		)
		(element INTERFACE_TYPE 0
			(cfg RETIMED NETWORKING NETWORKING_PIPELINED)
		)
		(element SHIFTOUT 1
			(pin SHIFTOUT input)
			(conn SHIFTOUT SHIFTOUT <== ISERDES2 SHIFTOUT)
		)
		(element IOCE 1
			(pin IOCE output)
			(conn IOCE IOCE ==> ISERDES2 IOCE)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> ISERDES2 RST)
		)
		(element BITSLIP 1
			(pin BITSLIP output)
			(conn BITSLIP BITSLIP ==> ISERDES2 BITSLIP)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> ISERDES2 CLKDIV)
		)
		(element SHIFTIN 1
			(pin SHIFTIN output)
			(conn SHIFTIN SHIFTIN ==> ISERDES2 SHIFTIN)
		)
		(element VALID 1
			(pin VALID input)
			(conn VALID VALID <== ISERDES2 VALID)
		)
		(element INCDEC 1
			(pin INCDEC input)
			(conn INCDEC INCDEC <== ISERDES2 INCDEC)
		)
		(element BITSLIP_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
		(element SHIFT_REGISTER_MODE 0
			(cfg FALSE TRUE)
		)
		(element DATA_WIDTH 0
			(cfg 5 1 4 8 2 7 3 6)
		)
		(element DATA_RATE 0
			(cfg DDR SDR)
		)
		(element CFB0 1
			(pin CFB0 input)
			(conn CFB0 CFB0 <== ISERDES2 CFB0)
		)
		(element DFB 1
			(pin DFB input)
			(conn DFB DFB <== ISERDES2 DFB)
		)
		(element Q3 1
			(pin Q3 input)
			(conn Q3 Q3 <== ISERDES2 Q3)
		)
		(element Q2 1
			(pin Q2 input)
			(conn Q2 Q2 <== ISERDES2 Q2)
		)
		(element Q1 1
			(pin Q1 input)
			(conn Q1 Q1 <== ISERDES2 Q1)
		)
	)
	(primitive_def MCB 1226 1292
		(pin ADDR14 ADDR14 output)
		(pin ADDR13 ADDR13 output)
		(pin ADDR12 ADDR12 output)
		(pin ADDR11 ADDR11 output)
		(pin ADDR10 ADDR10 output)
		(pin ADDR9 ADDR9 output)
		(pin ADDR8 ADDR8 output)
		(pin ADDR7 ADDR7 output)
		(pin ADDR6 ADDR6 output)
		(pin ADDR5 ADDR5 output)
		(pin ADDR4 ADDR4 output)
		(pin ADDR3 ADDR3 output)
		(pin ADDR2 ADDR2 output)
		(pin ADDR1 ADDR1 output)
		(pin ADDR0 ADDR0 output)
		(pin BA2 BA2 output)
		(pin BA1 BA1 output)
		(pin BA0 BA0 output)
		(pin CAS CAS output)
		(pin CKE CKE output)
		(pin DQI15 DQI15 input)
		(pin DQI14 DQI14 input)
		(pin DQI13 DQI13 input)
		(pin DQI12 DQI12 input)
		(pin DQI11 DQI11 input)
		(pin DQI10 DQI10 input)
		(pin DQI9 DQI9 input)
		(pin DQI8 DQI8 input)
		(pin DQI7 DQI7 input)
		(pin DQI6 DQI6 input)
		(pin DQI5 DQI5 input)
		(pin DQI4 DQI4 input)
		(pin DQI3 DQI3 input)
		(pin DQI2 DQI2 input)
		(pin DQI1 DQI1 input)
		(pin DQI0 DQI0 input)
		(pin DQIOWEN0 DQIOWEN0 output)
		(pin DQON15 DQON15 output)
		(pin DQON14 DQON14 output)
		(pin DQON13 DQON13 output)
		(pin DQON12 DQON12 output)
		(pin DQON11 DQON11 output)
		(pin DQON10 DQON10 output)
		(pin DQON9 DQON9 output)
		(pin DQON8 DQON8 output)
		(pin DQON7 DQON7 output)
		(pin DQON6 DQON6 output)
		(pin DQON5 DQON5 output)
		(pin DQON4 DQON4 output)
		(pin DQON3 DQON3 output)
		(pin DQON2 DQON2 output)
		(pin DQON1 DQON1 output)
		(pin DQON0 DQON0 output)
		(pin DQOP15 DQOP15 output)
		(pin DQOP14 DQOP14 output)
		(pin DQOP13 DQOP13 output)
		(pin DQOP12 DQOP12 output)
		(pin DQOP11 DQOP11 output)
		(pin DQOP10 DQOP10 output)
		(pin DQOP9 DQOP9 output)
		(pin DQOP8 DQOP8 output)
		(pin DQOP7 DQOP7 output)
		(pin DQOP6 DQOP6 output)
		(pin DQOP5 DQOP5 output)
		(pin DQOP4 DQOP4 output)
		(pin DQOP3 DQOP3 output)
		(pin DQOP2 DQOP2 output)
		(pin DQOP1 DQOP1 output)
		(pin DQOP0 DQOP0 output)
		(pin DQSIOIN DQSIOIN input)
		(pin DQSIOIP DQSIOIP input)
		(pin DQSIOWEN90N DQSIOWEN90N output)
		(pin DQSIOWEN90P DQSIOWEN90P output)
		(pin IOIDRPADD IOIDRPADD output)
		(pin IOIDRPADDR4 IOIDRPADDR4 output)
		(pin IOIDRPADDR3 IOIDRPADDR3 output)
		(pin IOIDRPADDR2 IOIDRPADDR2 output)
		(pin IOIDRPADDR1 IOIDRPADDR1 output)
		(pin IOIDRPADDR0 IOIDRPADDR0 output)
		(pin IOIDRPBROADCAST IOIDRPBROADCAST output)
		(pin IOIDRPCLK IOIDRPCLK output)
		(pin IOIDRPCS IOIDRPCS output)
		(pin IOIDRPSDI IOIDRPSDI input)
		(pin IOIDRPSDO IOIDRPSDO output)
		(pin IOIDRPTRAIN IOIDRPTRAIN output)
		(pin IOIDRPUPDATE IOIDRPUPDATE output)
		(pin LDMN LDMN output)
		(pin LDMP LDMP output)
		(pin ODT ODT output)
		(pin PLLCE1 PLLCE1 input)
		(pin PLLCE0 PLLCE0 input)
		(pin PLLCLK1 PLLCLK1 input)
		(pin PLLCLK0 PLLCLK0 input)
		(pin PLLLOCK PLLLOCK input)
		(pin P0ARBEN P0ARBEN input)
		(pin P0CMDBA2 P0CMDBA2 input)
		(pin P0CMDBA1 P0CMDBA1 input)
		(pin P0CMDBA0 P0CMDBA0 input)
		(pin P0CMDBL5 P0CMDBL5 input)
		(pin P0CMDBL4 P0CMDBL4 input)
		(pin P0CMDBL3 P0CMDBL3 input)
		(pin P0CMDBL2 P0CMDBL2 input)
		(pin P0CMDBL1 P0CMDBL1 input)
		(pin P0CMDBL0 P0CMDBL0 input)
		(pin P0CMDCA11 P0CMDCA11 input)
		(pin P0CMDCA10 P0CMDCA10 input)
		(pin P0CMDCA9 P0CMDCA9 input)
		(pin P0CMDCA8 P0CMDCA8 input)
		(pin P0CMDCA7 P0CMDCA7 input)
		(pin P0CMDCA6 P0CMDCA6 input)
		(pin P0CMDCA5 P0CMDCA5 input)
		(pin P0CMDCA4 P0CMDCA4 input)
		(pin P0CMDCA3 P0CMDCA3 input)
		(pin P0CMDCA2 P0CMDCA2 input)
		(pin P0CMDCA1 P0CMDCA1 input)
		(pin P0CMDCA0 P0CMDCA0 input)
		(pin P0CMDCLK P0CMDCLK input)
		(pin P0CMDEMPTY P0CMDEMPTY output)
		(pin P0CMDEN P0CMDEN input)
		(pin P0CMDFULL P0CMDFULL output)
		(pin P0CMDINSTR2 P0CMDINSTR2 input)
		(pin P0CMDINSTR1 P0CMDINSTR1 input)
		(pin P0CMDINSTR0 P0CMDINSTR0 input)
		(pin P0CMDRA14 P0CMDRA14 input)
		(pin P0CMDRA13 P0CMDRA13 input)
		(pin P0CMDRA12 P0CMDRA12 input)
		(pin P0CMDRA11 P0CMDRA11 input)
		(pin P0CMDRA10 P0CMDRA10 input)
		(pin P0CMDRA9 P0CMDRA9 input)
		(pin P0CMDRA8 P0CMDRA8 input)
		(pin P0CMDRA7 P0CMDRA7 input)
		(pin P0CMDRA6 P0CMDRA6 input)
		(pin P0CMDRA5 P0CMDRA5 input)
		(pin P0CMDRA4 P0CMDRA4 input)
		(pin P0CMDRA3 P0CMDRA3 input)
		(pin P0CMDRA2 P0CMDRA2 input)
		(pin P0CMDRA1 P0CMDRA1 input)
		(pin P0CMDRA0 P0CMDRA0 input)
		(pin P0RDCLK P0RDCLK input)
		(pin P0RDCOUNT6 P0RDCOUNT6 output)
		(pin P0RDCOUNT5 P0RDCOUNT5 output)
		(pin P0RDCOUNT4 P0RDCOUNT4 output)
		(pin P0RDCOUNT3 P0RDCOUNT3 output)
		(pin P0RDCOUNT2 P0RDCOUNT2 output)
		(pin P0RDCOUNT1 P0RDCOUNT1 output)
		(pin P0RDCOUNT0 P0RDCOUNT0 output)
		(pin P0RDDATA31 P0RDDATA31 output)
		(pin P0RDDATA30 P0RDDATA30 output)
		(pin P0RDDATA29 P0RDDATA29 output)
		(pin P0RDDATA28 P0RDDATA28 output)
		(pin P0RDDATA27 P0RDDATA27 output)
		(pin P0RDDATA26 P0RDDATA26 output)
		(pin P0RDDATA25 P0RDDATA25 output)
		(pin P0RDDATA24 P0RDDATA24 output)
		(pin P0RDDATA23 P0RDDATA23 output)
		(pin P0RDDATA22 P0RDDATA22 output)
		(pin P0RDDATA21 P0RDDATA21 output)
		(pin P0RDDATA20 P0RDDATA20 output)
		(pin P0RDDATA19 P0RDDATA19 output)
		(pin P0RDDATA18 P0RDDATA18 output)
		(pin P0RDDATA17 P0RDDATA17 output)
		(pin P0RDDATA16 P0RDDATA16 output)
		(pin P0RDDATA15 P0RDDATA15 output)
		(pin P0RDDATA14 P0RDDATA14 output)
		(pin P0RDDATA13 P0RDDATA13 output)
		(pin P0RDDATA12 P0RDDATA12 output)
		(pin P0RDDATA11 P0RDDATA11 output)
		(pin P0RDDATA10 P0RDDATA10 output)
		(pin P0RDDATA9 P0RDDATA9 output)
		(pin P0RDDATA8 P0RDDATA8 output)
		(pin P0RDDATA7 P0RDDATA7 output)
		(pin P0RDDATA6 P0RDDATA6 output)
		(pin P0RDDATA5 P0RDDATA5 output)
		(pin P0RDDATA4 P0RDDATA4 output)
		(pin P0RDDATA3 P0RDDATA3 output)
		(pin P0RDDATA2 P0RDDATA2 output)
		(pin P0RDDATA1 P0RDDATA1 output)
		(pin P0RDDATA0 P0RDDATA0 output)
		(pin P0RDEMPTY P0RDEMPTY output)
		(pin P0RDEN P0RDEN input)
		(pin P0RDERROR P0RDERROR output)
		(pin P0RDFULL P0RDFULL output)
		(pin P0RDOVERFLOW P0RDOVERFLOW output)
		(pin P0RTSTENB P0RTSTENB input)
		(pin P0RTSTMODEB3 P0RTSTMODEB3 input)
		(pin P0RTSTMODEB2 P0RTSTMODEB2 input)
		(pin P0RTSTMODEB1 P0RTSTMODEB1 input)
		(pin P0RTSTMODEB0 P0RTSTMODEB0 input)
		(pin P0RTSTPINENB P0RTSTPINENB input)
		(pin P0RTSTUDMP P0RTSTUDMP output)
		(pin P0RTSTUNDERRUN P0RTSTUNDERRUN output)
		(pin P0RTSTWRDATA31 P0RTSTWRDATA31 input)
		(pin P0RTSTWRDATA30 P0RTSTWRDATA30 input)
		(pin P0RTSTWRDATA29 P0RTSTWRDATA29 input)
		(pin P0RTSTWRDATA28 P0RTSTWRDATA28 input)
		(pin P0RTSTWRDATA27 P0RTSTWRDATA27 input)
		(pin P0RTSTWRDATA26 P0RTSTWRDATA26 input)
		(pin P0RTSTWRDATA25 P0RTSTWRDATA25 input)
		(pin P0RTSTWRDATA24 P0RTSTWRDATA24 input)
		(pin P0RTSTWRDATA23 P0RTSTWRDATA23 input)
		(pin P0RTSTWRDATA22 P0RTSTWRDATA22 input)
		(pin P0RTSTWRDATA21 P0RTSTWRDATA21 input)
		(pin P0RTSTWRDATA20 P0RTSTWRDATA20 input)
		(pin P0RTSTWRDATA19 P0RTSTWRDATA19 input)
		(pin P0RTSTWRDATA18 P0RTSTWRDATA18 input)
		(pin P0RTSTWRDATA17 P0RTSTWRDATA17 input)
		(pin P0RTSTWRDATA16 P0RTSTWRDATA16 input)
		(pin P0RTSTWRDATA15 P0RTSTWRDATA15 input)
		(pin P0RTSTWRDATA14 P0RTSTWRDATA14 input)
		(pin P0RTSTWRDATA13 P0RTSTWRDATA13 input)
		(pin P0RTSTWRDATA12 P0RTSTWRDATA12 input)
		(pin P0RTSTWRDATA11 P0RTSTWRDATA11 input)
		(pin P0RTSTWRDATA10 P0RTSTWRDATA10 input)
		(pin P0RTSTWRDATA9 P0RTSTWRDATA9 input)
		(pin P0RTSTWRDATA8 P0RTSTWRDATA8 input)
		(pin P0RTSTWRDATA7 P0RTSTWRDATA7 input)
		(pin P0RTSTWRDATA6 P0RTSTWRDATA6 input)
		(pin P0RTSTWRDATA5 P0RTSTWRDATA5 input)
		(pin P0RTSTWRDATA4 P0RTSTWRDATA4 input)
		(pin P0RTSTWRDATA3 P0RTSTWRDATA3 input)
		(pin P0RTSTWRDATA2 P0RTSTWRDATA2 input)
		(pin P0RTSTWRDATA1 P0RTSTWRDATA1 input)
		(pin P0RTSTWRDATA0 P0RTSTWRDATA0 input)
		(pin P0RTSTWRMASK3 P0RTSTWRMASK3 input)
		(pin P0RTSTWRMASK2 P0RTSTWRMASK2 input)
		(pin P0RTSTWRMASK1 P0RTSTWRMASK1 input)
		(pin P0RTSTWRMASK0 P0RTSTWRMASK0 input)
		(pin P0RWRMASK3 P0RWRMASK3 input)
		(pin P0RWRMASK2 P0RWRMASK2 input)
		(pin P0RWRMASK1 P0RWRMASK1 input)
		(pin P0RWRMASK0 P0RWRMASK0 input)
		(pin P0WRCLK P0WRCLK input)
		(pin P0WRCOUNT6 P0WRCOUNT6 output)
		(pin P0WRCOUNT5 P0WRCOUNT5 output)
		(pin P0WRCOUNT4 P0WRCOUNT4 output)
		(pin P0WRCOUNT3 P0WRCOUNT3 output)
		(pin P0WRCOUNT2 P0WRCOUNT2 output)
		(pin P0WRCOUNT1 P0WRCOUNT1 output)
		(pin P0WRCOUNT0 P0WRCOUNT0 output)
		(pin P0WRDATA31 P0WRDATA31 input)
		(pin P0WRDATA30 P0WRDATA30 input)
		(pin P0WRDATA29 P0WRDATA29 input)
		(pin P0WRDATA28 P0WRDATA28 input)
		(pin P0WRDATA27 P0WRDATA27 input)
		(pin P0WRDATA26 P0WRDATA26 input)
		(pin P0WRDATA25 P0WRDATA25 input)
		(pin P0WRDATA24 P0WRDATA24 input)
		(pin P0WRDATA23 P0WRDATA23 input)
		(pin P0WRDATA22 P0WRDATA22 input)
		(pin P0WRDATA21 P0WRDATA21 input)
		(pin P0WRDATA20 P0WRDATA20 input)
		(pin P0WRDATA19 P0WRDATA19 input)
		(pin P0WRDATA18 P0WRDATA18 input)
		(pin P0WRDATA17 P0WRDATA17 input)
		(pin P0WRDATA16 P0WRDATA16 input)
		(pin P0WRDATA15 P0WRDATA15 input)
		(pin P0WRDATA14 P0WRDATA14 input)
		(pin P0WRDATA13 P0WRDATA13 input)
		(pin P0WRDATA12 P0WRDATA12 input)
		(pin P0WRDATA11 P0WRDATA11 input)
		(pin P0WRDATA10 P0WRDATA10 input)
		(pin P0WRDATA9 P0WRDATA9 input)
		(pin P0WRDATA8 P0WRDATA8 input)
		(pin P0WRDATA7 P0WRDATA7 input)
		(pin P0WRDATA6 P0WRDATA6 input)
		(pin P0WRDATA5 P0WRDATA5 input)
		(pin P0WRDATA4 P0WRDATA4 input)
		(pin P0WRDATA3 P0WRDATA3 input)
		(pin P0WRDATA2 P0WRDATA2 input)
		(pin P0WRDATA1 P0WRDATA1 input)
		(pin P0WRDATA0 P0WRDATA0 input)
		(pin P0WREMPTY P0WREMPTY output)
		(pin P0WREN P0WREN input)
		(pin P0WRERROR P0WRERROR output)
		(pin P0WRFULL P0WRFULL output)
		(pin P0WRUNDERRUN P0WRUNDERRUN output)
		(pin P0WTSTDATA31 P0WTSTDATA31 output)
		(pin P0WTSTDATA30 P0WTSTDATA30 output)
		(pin P0WTSTDATA29 P0WTSTDATA29 output)
		(pin P0WTSTDATA28 P0WTSTDATA28 output)
		(pin P0WTSTDATA27 P0WTSTDATA27 output)
		(pin P0WTSTDATA26 P0WTSTDATA26 output)
		(pin P0WTSTDATA25 P0WTSTDATA25 output)
		(pin P0WTSTDATA24 P0WTSTDATA24 output)
		(pin P0WTSTDATA23 P0WTSTDATA23 output)
		(pin P0WTSTDATA22 P0WTSTDATA22 output)
		(pin P0WTSTDATA21 P0WTSTDATA21 output)
		(pin P0WTSTDATA20 P0WTSTDATA20 output)
		(pin P0WTSTDATA19 P0WTSTDATA19 output)
		(pin P0WTSTDATA18 P0WTSTDATA18 output)
		(pin P0WTSTDATA17 P0WTSTDATA17 output)
		(pin P0WTSTDATA16 P0WTSTDATA16 output)
		(pin P0WTSTDATA15 P0WTSTDATA15 output)
		(pin P0WTSTDATA14 P0WTSTDATA14 output)
		(pin P0WTSTDATA13 P0WTSTDATA13 output)
		(pin P0WTSTDATA12 P0WTSTDATA12 output)
		(pin P0WTSTDATA11 P0WTSTDATA11 output)
		(pin P0WTSTDATA10 P0WTSTDATA10 output)
		(pin P0WTSTDATA9 P0WTSTDATA9 output)
		(pin P0WTSTDATA8 P0WTSTDATA8 output)
		(pin P0WTSTDATA7 P0WTSTDATA7 output)
		(pin P0WTSTDATA6 P0WTSTDATA6 output)
		(pin P0WTSTDATA5 P0WTSTDATA5 output)
		(pin P0WTSTDATA4 P0WTSTDATA4 output)
		(pin P0WTSTDATA3 P0WTSTDATA3 output)
		(pin P0WTSTDATA2 P0WTSTDATA2 output)
		(pin P0WTSTDATA1 P0WTSTDATA1 output)
		(pin P0WTSTDATA0 P0WTSTDATA0 output)
		(pin P0WTSTENB P0WTSTENB input)
		(pin P0WTSTLDMP P0WTSTLDMP output)
		(pin P0WTSTMODEB3 P0WTSTMODEB3 input)
		(pin P0WTSTMODEB2 P0WTSTMODEB2 input)
		(pin P0WTSTMODEB1 P0WTSTMODEB1 input)
		(pin P0WTSTMODEB0 P0WTSTMODEB0 input)
		(pin P0WTSTOVERFLOW P0WTSTOVERFLOW output)
		(pin P0WTSTPINENB P0WTSTPINENB input)
		(pin P1ARBEN P1ARBEN input)
		(pin P1CMDBA2 P1CMDBA2 input)
		(pin P1CMDBA1 P1CMDBA1 input)
		(pin P1CMDBA0 P1CMDBA0 input)
		(pin P1CMDBL5 P1CMDBL5 input)
		(pin P1CMDBL4 P1CMDBL4 input)
		(pin P1CMDBL3 P1CMDBL3 input)
		(pin P1CMDBL2 P1CMDBL2 input)
		(pin P1CMDBL1 P1CMDBL1 input)
		(pin P1CMDBL0 P1CMDBL0 input)
		(pin P1CMDCA11 P1CMDCA11 input)
		(pin P1CMDCA10 P1CMDCA10 input)
		(pin P1CMDCA9 P1CMDCA9 input)
		(pin P1CMDCA8 P1CMDCA8 input)
		(pin P1CMDCA7 P1CMDCA7 input)
		(pin P1CMDCA6 P1CMDCA6 input)
		(pin P1CMDCA5 P1CMDCA5 input)
		(pin P1CMDCA4 P1CMDCA4 input)
		(pin P1CMDCA3 P1CMDCA3 input)
		(pin P1CMDCA2 P1CMDCA2 input)
		(pin P1CMDCA1 P1CMDCA1 input)
		(pin P1CMDCA0 P1CMDCA0 input)
		(pin P1CMDCLK P1CMDCLK input)
		(pin P1CMDEMPTY P1CMDEMPTY output)
		(pin P1CMDEN P1CMDEN input)
		(pin P1CMDFULL P1CMDFULL output)
		(pin P1CMDINSTR2 P1CMDINSTR2 input)
		(pin P1CMDINSTR1 P1CMDINSTR1 input)
		(pin P1CMDINSTR0 P1CMDINSTR0 input)
		(pin P1CMDRA14 P1CMDRA14 input)
		(pin P1CMDRA13 P1CMDRA13 input)
		(pin P1CMDRA12 P1CMDRA12 input)
		(pin P1CMDRA11 P1CMDRA11 input)
		(pin P1CMDRA10 P1CMDRA10 input)
		(pin P1CMDRA9 P1CMDRA9 input)
		(pin P1CMDRA8 P1CMDRA8 input)
		(pin P1CMDRA7 P1CMDRA7 input)
		(pin P1CMDRA6 P1CMDRA6 input)
		(pin P1CMDRA5 P1CMDRA5 input)
		(pin P1CMDRA4 P1CMDRA4 input)
		(pin P1CMDRA3 P1CMDRA3 input)
		(pin P1CMDRA2 P1CMDRA2 input)
		(pin P1CMDRA1 P1CMDRA1 input)
		(pin P1CMDRA0 P1CMDRA0 input)
		(pin P1RDCLK P1RDCLK input)
		(pin P1RDCOUNT6 P1RDCOUNT6 output)
		(pin P1RDCOUNT5 P1RDCOUNT5 output)
		(pin P1RDCOUNT4 P1RDCOUNT4 output)
		(pin P1RDCOUNT3 P1RDCOUNT3 output)
		(pin P1RDCOUNT2 P1RDCOUNT2 output)
		(pin P1RDCOUNT1 P1RDCOUNT1 output)
		(pin P1RDCOUNT0 P1RDCOUNT0 output)
		(pin P1RDDATA31 P1RDDATA31 output)
		(pin P1RDDATA30 P1RDDATA30 output)
		(pin P1RDDATA29 P1RDDATA29 output)
		(pin P1RDDATA28 P1RDDATA28 output)
		(pin P1RDDATA27 P1RDDATA27 output)
		(pin P1RDDATA26 P1RDDATA26 output)
		(pin P1RDDATA25 P1RDDATA25 output)
		(pin P1RDDATA24 P1RDDATA24 output)
		(pin P1RDDATA23 P1RDDATA23 output)
		(pin P1RDDATA22 P1RDDATA22 output)
		(pin P1RDDATA21 P1RDDATA21 output)
		(pin P1RDDATA20 P1RDDATA20 output)
		(pin P1RDDATA19 P1RDDATA19 output)
		(pin P1RDDATA18 P1RDDATA18 output)
		(pin P1RDDATA17 P1RDDATA17 output)
		(pin P1RDDATA16 P1RDDATA16 output)
		(pin P1RDDATA15 P1RDDATA15 output)
		(pin P1RDDATA14 P1RDDATA14 output)
		(pin P1RDDATA13 P1RDDATA13 output)
		(pin P1RDDATA12 P1RDDATA12 output)
		(pin P1RDDATA11 P1RDDATA11 output)
		(pin P1RDDATA10 P1RDDATA10 output)
		(pin P1RDDATA9 P1RDDATA9 output)
		(pin P1RDDATA8 P1RDDATA8 output)
		(pin P1RDDATA7 P1RDDATA7 output)
		(pin P1RDDATA6 P1RDDATA6 output)
		(pin P1RDDATA5 P1RDDATA5 output)
		(pin P1RDDATA4 P1RDDATA4 output)
		(pin P1RDDATA3 P1RDDATA3 output)
		(pin P1RDDATA2 P1RDDATA2 output)
		(pin P1RDDATA1 P1RDDATA1 output)
		(pin P1RDDATA0 P1RDDATA0 output)
		(pin P1RDEMPTY P1RDEMPTY output)
		(pin P1RDEN P1RDEN input)
		(pin P1RDERROR P1RDERROR output)
		(pin P1RDFULL P1RDFULL output)
		(pin P1RDOVERFLOW P1RDOVERFLOW output)
		(pin P1RTSTENB P1RTSTENB input)
		(pin P1RTSTMODEB3 P1RTSTMODEB3 input)
		(pin P1RTSTMODEB2 P1RTSTMODEB2 input)
		(pin P1RTSTMODEB1 P1RTSTMODEB1 input)
		(pin P1RTSTMODEB0 P1RTSTMODEB0 input)
		(pin P1RTSTPINENB P1RTSTPINENB input)
		(pin P1RTSTUDMN P1RTSTUDMN output)
		(pin P1RTSTUNDERRUN P1RTSTUNDERRUN output)
		(pin P1RTSTWRDATA31 P1RTSTWRDATA31 input)
		(pin P1RTSTWRDATA30 P1RTSTWRDATA30 input)
		(pin P1RTSTWRDATA29 P1RTSTWRDATA29 input)
		(pin P1RTSTWRDATA28 P1RTSTWRDATA28 input)
		(pin P1RTSTWRDATA27 P1RTSTWRDATA27 input)
		(pin P1RTSTWRDATA26 P1RTSTWRDATA26 input)
		(pin P1RTSTWRDATA25 P1RTSTWRDATA25 input)
		(pin P1RTSTWRDATA24 P1RTSTWRDATA24 input)
		(pin P1RTSTWRDATA23 P1RTSTWRDATA23 input)
		(pin P1RTSTWRDATA22 P1RTSTWRDATA22 input)
		(pin P1RTSTWRDATA21 P1RTSTWRDATA21 input)
		(pin P1RTSTWRDATA20 P1RTSTWRDATA20 input)
		(pin P1RTSTWRDATA19 P1RTSTWRDATA19 input)
		(pin P1RTSTWRDATA18 P1RTSTWRDATA18 input)
		(pin P1RTSTWRDATA17 P1RTSTWRDATA17 input)
		(pin P1RTSTWRDATA16 P1RTSTWRDATA16 input)
		(pin P1RTSTWRDATA15 P1RTSTWRDATA15 input)
		(pin P1RTSTWRDATA14 P1RTSTWRDATA14 input)
		(pin P1RTSTWRDATA13 P1RTSTWRDATA13 input)
		(pin P1RTSTWRDATA12 P1RTSTWRDATA12 input)
		(pin P1RTSTWRDATA11 P1RTSTWRDATA11 input)
		(pin P1RTSTWRDATA10 P1RTSTWRDATA10 input)
		(pin P1RTSTWRDATA9 P1RTSTWRDATA9 input)
		(pin P1RTSTWRDATA8 P1RTSTWRDATA8 input)
		(pin P1RTSTWRDATA7 P1RTSTWRDATA7 input)
		(pin P1RTSTWRDATA6 P1RTSTWRDATA6 input)
		(pin P1RTSTWRDATA5 P1RTSTWRDATA5 input)
		(pin P1RTSTWRDATA4 P1RTSTWRDATA4 input)
		(pin P1RTSTWRDATA3 P1RTSTWRDATA3 input)
		(pin P1RTSTWRDATA2 P1RTSTWRDATA2 input)
		(pin P1RTSTWRDATA1 P1RTSTWRDATA1 input)
		(pin P1RTSTWRDATA0 P1RTSTWRDATA0 input)
		(pin P1RTSTWRMASK3 P1RTSTWRMASK3 input)
		(pin P1RTSTWRMASK2 P1RTSTWRMASK2 input)
		(pin P1RTSTWRMASK1 P1RTSTWRMASK1 input)
		(pin P1RTSTWRMASK0 P1RTSTWRMASK0 input)
		(pin P1RWRMASK3 P1RWRMASK3 input)
		(pin P1RWRMASK2 P1RWRMASK2 input)
		(pin P1RWRMASK1 P1RWRMASK1 input)
		(pin P1RWRMASK0 P1RWRMASK0 input)
		(pin P1WRCLK P1WRCLK input)
		(pin P1WRCOUNT6 P1WRCOUNT6 output)
		(pin P1WRCOUNT5 P1WRCOUNT5 output)
		(pin P1WRCOUNT4 P1WRCOUNT4 output)
		(pin P1WRCOUNT3 P1WRCOUNT3 output)
		(pin P1WRCOUNT2 P1WRCOUNT2 output)
		(pin P1WRCOUNT1 P1WRCOUNT1 output)
		(pin P1WRCOUNT0 P1WRCOUNT0 output)
		(pin P1WRDATA31 P1WRDATA31 input)
		(pin P1WRDATA30 P1WRDATA30 input)
		(pin P1WRDATA29 P1WRDATA29 input)
		(pin P1WRDATA28 P1WRDATA28 input)
		(pin P1WRDATA27 P1WRDATA27 input)
		(pin P1WRDATA26 P1WRDATA26 input)
		(pin P1WRDATA25 P1WRDATA25 input)
		(pin P1WRDATA24 P1WRDATA24 input)
		(pin P1WRDATA23 P1WRDATA23 input)
		(pin P1WRDATA22 P1WRDATA22 input)
		(pin P1WRDATA21 P1WRDATA21 input)
		(pin P1WRDATA20 P1WRDATA20 input)
		(pin P1WRDATA19 P1WRDATA19 input)
		(pin P1WRDATA18 P1WRDATA18 input)
		(pin P1WRDATA17 P1WRDATA17 input)
		(pin P1WRDATA16 P1WRDATA16 input)
		(pin P1WRDATA15 P1WRDATA15 input)
		(pin P1WRDATA14 P1WRDATA14 input)
		(pin P1WRDATA13 P1WRDATA13 input)
		(pin P1WRDATA12 P1WRDATA12 input)
		(pin P1WRDATA11 P1WRDATA11 input)
		(pin P1WRDATA10 P1WRDATA10 input)
		(pin P1WRDATA9 P1WRDATA9 input)
		(pin P1WRDATA8 P1WRDATA8 input)
		(pin P1WRDATA7 P1WRDATA7 input)
		(pin P1WRDATA6 P1WRDATA6 input)
		(pin P1WRDATA5 P1WRDATA5 input)
		(pin P1WRDATA4 P1WRDATA4 input)
		(pin P1WRDATA3 P1WRDATA3 input)
		(pin P1WRDATA2 P1WRDATA2 input)
		(pin P1WRDATA1 P1WRDATA1 input)
		(pin P1WRDATA0 P1WRDATA0 input)
		(pin P1WREMPTY P1WREMPTY output)
		(pin P1WREN P1WREN input)
		(pin P1WRERROR P1WRERROR output)
		(pin P1WRFULL P1WRFULL output)
		(pin P1WRUNDERRUN P1WRUNDERRUN output)
		(pin P1WTSTDATA31 P1WTSTDATA31 output)
		(pin P1WTSTDATA30 P1WTSTDATA30 output)
		(pin P1WTSTDATA29 P1WTSTDATA29 output)
		(pin P1WTSTDATA28 P1WTSTDATA28 output)
		(pin P1WTSTDATA27 P1WTSTDATA27 output)
		(pin P1WTSTDATA26 P1WTSTDATA26 output)
		(pin P1WTSTDATA25 P1WTSTDATA25 output)
		(pin P1WTSTDATA24 P1WTSTDATA24 output)
		(pin P1WTSTDATA23 P1WTSTDATA23 output)
		(pin P1WTSTDATA22 P1WTSTDATA22 output)
		(pin P1WTSTDATA21 P1WTSTDATA21 output)
		(pin P1WTSTDATA20 P1WTSTDATA20 output)
		(pin P1WTSTDATA19 P1WTSTDATA19 output)
		(pin P1WTSTDATA18 P1WTSTDATA18 output)
		(pin P1WTSTDATA17 P1WTSTDATA17 output)
		(pin P1WTSTDATA16 P1WTSTDATA16 output)
		(pin P1WTSTDATA15 P1WTSTDATA15 output)
		(pin P1WTSTDATA14 P1WTSTDATA14 output)
		(pin P1WTSTDATA13 P1WTSTDATA13 output)
		(pin P1WTSTDATA12 P1WTSTDATA12 output)
		(pin P1WTSTDATA11 P1WTSTDATA11 output)
		(pin P1WTSTDATA10 P1WTSTDATA10 output)
		(pin P1WTSTDATA9 P1WTSTDATA9 output)
		(pin P1WTSTDATA8 P1WTSTDATA8 output)
		(pin P1WTSTDATA7 P1WTSTDATA7 output)
		(pin P1WTSTDATA6 P1WTSTDATA6 output)
		(pin P1WTSTDATA5 P1WTSTDATA5 output)
		(pin P1WTSTDATA4 P1WTSTDATA4 output)
		(pin P1WTSTDATA3 P1WTSTDATA3 output)
		(pin P1WTSTDATA2 P1WTSTDATA2 output)
		(pin P1WTSTDATA1 P1WTSTDATA1 output)
		(pin P1WTSTDATA0 P1WTSTDATA0 output)
		(pin P1WTSTENB P1WTSTENB input)
		(pin P1WTSTLDMN P1WTSTLDMN output)
		(pin P1WTSTMODEB3 P1WTSTMODEB3 input)
		(pin P1WTSTMODEB2 P1WTSTMODEB2 input)
		(pin P1WTSTMODEB1 P1WTSTMODEB1 input)
		(pin P1WTSTMODEB0 P1WTSTMODEB0 input)
		(pin P1WTSTOVERFLOW P1WTSTOVERFLOW output)
		(pin P1WTSTPINENB P1WTSTPINENB input)
		(pin P2ARBEN P2ARBEN input)
		(pin P2CLK P2CLK input)
		(pin P2CMDBA2 P2CMDBA2 input)
		(pin P2CMDBA1 P2CMDBA1 input)
		(pin P2CMDBA0 P2CMDBA0 input)
		(pin P2CMDBL5 P2CMDBL5 input)
		(pin P2CMDBL4 P2CMDBL4 input)
		(pin P2CMDBL3 P2CMDBL3 input)
		(pin P2CMDBL2 P2CMDBL2 input)
		(pin P2CMDBL1 P2CMDBL1 input)
		(pin P2CMDBL0 P2CMDBL0 input)
		(pin P2CMDCA11 P2CMDCA11 input)
		(pin P2CMDCA10 P2CMDCA10 input)
		(pin P2CMDCA9 P2CMDCA9 input)
		(pin P2CMDCA8 P2CMDCA8 input)
		(pin P2CMDCA7 P2CMDCA7 input)
		(pin P2CMDCA6 P2CMDCA6 input)
		(pin P2CMDCA5 P2CMDCA5 input)
		(pin P2CMDCA4 P2CMDCA4 input)
		(pin P2CMDCA3 P2CMDCA3 input)
		(pin P2CMDCA2 P2CMDCA2 input)
		(pin P2CMDCA1 P2CMDCA1 input)
		(pin P2CMDCA0 P2CMDCA0 input)
		(pin P2CMDCLK P2CMDCLK input)
		(pin P2CMDEMPTY P2CMDEMPTY output)
		(pin P2CMDEN P2CMDEN input)
		(pin P2CMDFULL P2CMDFULL output)
		(pin P2CMDINSTR2 P2CMDINSTR2 input)
		(pin P2CMDINSTR1 P2CMDINSTR1 input)
		(pin P2CMDINSTR0 P2CMDINSTR0 input)
		(pin P2CMDRA14 P2CMDRA14 input)
		(pin P2CMDRA13 P2CMDRA13 input)
		(pin P2CMDRA12 P2CMDRA12 input)
		(pin P2CMDRA11 P2CMDRA11 input)
		(pin P2CMDRA10 P2CMDRA10 input)
		(pin P2CMDRA9 P2CMDRA9 input)
		(pin P2CMDRA8 P2CMDRA8 input)
		(pin P2CMDRA7 P2CMDRA7 input)
		(pin P2CMDRA6 P2CMDRA6 input)
		(pin P2CMDRA5 P2CMDRA5 input)
		(pin P2CMDRA4 P2CMDRA4 input)
		(pin P2CMDRA3 P2CMDRA3 input)
		(pin P2CMDRA2 P2CMDRA2 input)
		(pin P2CMDRA1 P2CMDRA1 input)
		(pin P2CMDRA0 P2CMDRA0 input)
		(pin P2COUNT6 P2COUNT6 output)
		(pin P2COUNT5 P2COUNT5 output)
		(pin P2COUNT4 P2COUNT4 output)
		(pin P2COUNT3 P2COUNT3 output)
		(pin P2COUNT2 P2COUNT2 output)
		(pin P2COUNT1 P2COUNT1 output)
		(pin P2COUNT0 P2COUNT0 output)
		(pin P2EMPTY P2EMPTY output)
		(pin P2EN P2EN input)
		(pin P2ERROR P2ERROR output)
		(pin P2FULL P2FULL output)
		(pin P2RDDATA31 P2RDDATA31 output)
		(pin P2RDDATA30 P2RDDATA30 output)
		(pin P2RDDATA29 P2RDDATA29 output)
		(pin P2RDDATA28 P2RDDATA28 output)
		(pin P2RDDATA27 P2RDDATA27 output)
		(pin P2RDDATA26 P2RDDATA26 output)
		(pin P2RDDATA25 P2RDDATA25 output)
		(pin P2RDDATA24 P2RDDATA24 output)
		(pin P2RDDATA23 P2RDDATA23 output)
		(pin P2RDDATA22 P2RDDATA22 output)
		(pin P2RDDATA21 P2RDDATA21 output)
		(pin P2RDDATA20 P2RDDATA20 output)
		(pin P2RDDATA19 P2RDDATA19 output)
		(pin P2RDDATA18 P2RDDATA18 output)
		(pin P2RDDATA17 P2RDDATA17 output)
		(pin P2RDDATA16 P2RDDATA16 output)
		(pin P2RDDATA15 P2RDDATA15 output)
		(pin P2RDDATA14 P2RDDATA14 output)
		(pin P2RDDATA13 P2RDDATA13 output)
		(pin P2RDDATA12 P2RDDATA12 output)
		(pin P2RDDATA11 P2RDDATA11 output)
		(pin P2RDDATA10 P2RDDATA10 output)
		(pin P2RDDATA9 P2RDDATA9 output)
		(pin P2RDDATA8 P2RDDATA8 output)
		(pin P2RDDATA7 P2RDDATA7 output)
		(pin P2RDDATA6 P2RDDATA6 output)
		(pin P2RDDATA5 P2RDDATA5 output)
		(pin P2RDDATA4 P2RDDATA4 output)
		(pin P2RDDATA3 P2RDDATA3 output)
		(pin P2RDDATA2 P2RDDATA2 output)
		(pin P2RDDATA1 P2RDDATA1 output)
		(pin P2RDDATA0 P2RDDATA0 output)
		(pin P2RDOVERFLOW P2RDOVERFLOW output)
		(pin P2TSTENB P2TSTENB input)
		(pin P2TSTMODEB3 P2TSTMODEB3 input)
		(pin P2TSTMODEB2 P2TSTMODEB2 input)
		(pin P2TSTMODEB1 P2TSTMODEB1 input)
		(pin P2TSTMODEB0 P2TSTMODEB0 input)
		(pin P2TSTPINENB P2TSTPINENB input)
		(pin P2TSTUDMP P2TSTUDMP output)
		(pin P2WRDATA31 P2WRDATA31 input)
		(pin P2WRDATA30 P2WRDATA30 input)
		(pin P2WRDATA29 P2WRDATA29 input)
		(pin P2WRDATA28 P2WRDATA28 input)
		(pin P2WRDATA27 P2WRDATA27 input)
		(pin P2WRDATA26 P2WRDATA26 input)
		(pin P2WRDATA25 P2WRDATA25 input)
		(pin P2WRDATA24 P2WRDATA24 input)
		(pin P2WRDATA23 P2WRDATA23 input)
		(pin P2WRDATA22 P2WRDATA22 input)
		(pin P2WRDATA21 P2WRDATA21 input)
		(pin P2WRDATA20 P2WRDATA20 input)
		(pin P2WRDATA19 P2WRDATA19 input)
		(pin P2WRDATA18 P2WRDATA18 input)
		(pin P2WRDATA17 P2WRDATA17 input)
		(pin P2WRDATA16 P2WRDATA16 input)
		(pin P2WRDATA15 P2WRDATA15 input)
		(pin P2WRDATA14 P2WRDATA14 input)
		(pin P2WRDATA13 P2WRDATA13 input)
		(pin P2WRDATA12 P2WRDATA12 input)
		(pin P2WRDATA11 P2WRDATA11 input)
		(pin P2WRDATA10 P2WRDATA10 input)
		(pin P2WRDATA9 P2WRDATA9 input)
		(pin P2WRDATA8 P2WRDATA8 input)
		(pin P2WRDATA7 P2WRDATA7 input)
		(pin P2WRDATA6 P2WRDATA6 input)
		(pin P2WRDATA5 P2WRDATA5 input)
		(pin P2WRDATA4 P2WRDATA4 input)
		(pin P2WRDATA3 P2WRDATA3 input)
		(pin P2WRDATA2 P2WRDATA2 input)
		(pin P2WRDATA1 P2WRDATA1 input)
		(pin P2WRDATA0 P2WRDATA0 input)
		(pin P2WRMASK3 P2WRMASK3 input)
		(pin P2WRMASK2 P2WRMASK2 input)
		(pin P2WRMASK1 P2WRMASK1 input)
		(pin P2WRMASK0 P2WRMASK0 input)
		(pin P2WRUNDERRUN P2WRUNDERRUN output)
		(pin P3ARBEN P3ARBEN input)
		(pin P3CLK P3CLK input)
		(pin P3CMDBA2 P3CMDBA2 input)
		(pin P3CMDBA1 P3CMDBA1 input)
		(pin P3CMDBA0 P3CMDBA0 input)
		(pin P3CMDBL5 P3CMDBL5 input)
		(pin P3CMDBL4 P3CMDBL4 input)
		(pin P3CMDBL3 P3CMDBL3 input)
		(pin P3CMDBL2 P3CMDBL2 input)
		(pin P3CMDBL1 P3CMDBL1 input)
		(pin P3CMDBL0 P3CMDBL0 input)
		(pin P3CMDCA11 P3CMDCA11 input)
		(pin P3CMDCA10 P3CMDCA10 input)
		(pin P3CMDCA9 P3CMDCA9 input)
		(pin P3CMDCA8 P3CMDCA8 input)
		(pin P3CMDCA7 P3CMDCA7 input)
		(pin P3CMDCA6 P3CMDCA6 input)
		(pin P3CMDCA5 P3CMDCA5 input)
		(pin P3CMDCA4 P3CMDCA4 input)
		(pin P3CMDCA3 P3CMDCA3 input)
		(pin P3CMDCA2 P3CMDCA2 input)
		(pin P3CMDCA1 P3CMDCA1 input)
		(pin P3CMDCA0 P3CMDCA0 input)
		(pin P3CMDCLK P3CMDCLK input)
		(pin P3CMDEMPTY P3CMDEMPTY output)
		(pin P3CMDEN P3CMDEN input)
		(pin P3CMDFULL P3CMDFULL output)
		(pin P3CMDINSTR2 P3CMDINSTR2 input)
		(pin P3CMDINSTR1 P3CMDINSTR1 input)
		(pin P3CMDINSTR0 P3CMDINSTR0 input)
		(pin P3CMDRA14 P3CMDRA14 input)
		(pin P3CMDRA13 P3CMDRA13 input)
		(pin P3CMDRA12 P3CMDRA12 input)
		(pin P3CMDRA11 P3CMDRA11 input)
		(pin P3CMDRA10 P3CMDRA10 input)
		(pin P3CMDRA9 P3CMDRA9 input)
		(pin P3CMDRA8 P3CMDRA8 input)
		(pin P3CMDRA7 P3CMDRA7 input)
		(pin P3CMDRA6 P3CMDRA6 input)
		(pin P3CMDRA5 P3CMDRA5 input)
		(pin P3CMDRA4 P3CMDRA4 input)
		(pin P3CMDRA3 P3CMDRA3 input)
		(pin P3CMDRA2 P3CMDRA2 input)
		(pin P3CMDRA1 P3CMDRA1 input)
		(pin P3CMDRA0 P3CMDRA0 input)
		(pin P3COUNT6 P3COUNT6 output)
		(pin P3COUNT5 P3COUNT5 output)
		(pin P3COUNT4 P3COUNT4 output)
		(pin P3COUNT3 P3COUNT3 output)
		(pin P3COUNT2 P3COUNT2 output)
		(pin P3COUNT1 P3COUNT1 output)
		(pin P3COUNT0 P3COUNT0 output)
		(pin P3EMPTY P3EMPTY output)
		(pin P3EN P3EN input)
		(pin P3ERROR P3ERROR output)
		(pin P3FULL P3FULL output)
		(pin P3RDDATA31 P3RDDATA31 output)
		(pin P3RDDATA30 P3RDDATA30 output)
		(pin P3RDDATA29 P3RDDATA29 output)
		(pin P3RDDATA28 P3RDDATA28 output)
		(pin P3RDDATA27 P3RDDATA27 output)
		(pin P3RDDATA26 P3RDDATA26 output)
		(pin P3RDDATA25 P3RDDATA25 output)
		(pin P3RDDATA24 P3RDDATA24 output)
		(pin P3RDDATA23 P3RDDATA23 output)
		(pin P3RDDATA22 P3RDDATA22 output)
		(pin P3RDDATA21 P3RDDATA21 output)
		(pin P3RDDATA20 P3RDDATA20 output)
		(pin P3RDDATA19 P3RDDATA19 output)
		(pin P3RDDATA18 P3RDDATA18 output)
		(pin P3RDDATA17 P3RDDATA17 output)
		(pin P3RDDATA16 P3RDDATA16 output)
		(pin P3RDDATA15 P3RDDATA15 output)
		(pin P3RDDATA14 P3RDDATA14 output)
		(pin P3RDDATA13 P3RDDATA13 output)
		(pin P3RDDATA12 P3RDDATA12 output)
		(pin P3RDDATA11 P3RDDATA11 output)
		(pin P3RDDATA10 P3RDDATA10 output)
		(pin P3RDDATA9 P3RDDATA9 output)
		(pin P3RDDATA8 P3RDDATA8 output)
		(pin P3RDDATA7 P3RDDATA7 output)
		(pin P3RDDATA6 P3RDDATA6 output)
		(pin P3RDDATA5 P3RDDATA5 output)
		(pin P3RDDATA4 P3RDDATA4 output)
		(pin P3RDDATA3 P3RDDATA3 output)
		(pin P3RDDATA2 P3RDDATA2 output)
		(pin P3RDDATA1 P3RDDATA1 output)
		(pin P3RDDATA0 P3RDDATA0 output)
		(pin P3RDOVERFLOW P3RDOVERFLOW output)
		(pin P3TSTENB P3TSTENB input)
		(pin P3TSTLDMP P3TSTLDMP output)
		(pin P3TSTMODEB3 P3TSTMODEB3 input)
		(pin P3TSTMODEB2 P3TSTMODEB2 input)
		(pin P3TSTMODEB1 P3TSTMODEB1 input)
		(pin P3TSTMODEB0 P3TSTMODEB0 input)
		(pin P3TSTPINENB P3TSTPINENB input)
		(pin P3WRDATA31 P3WRDATA31 input)
		(pin P3WRDATA30 P3WRDATA30 input)
		(pin P3WRDATA29 P3WRDATA29 input)
		(pin P3WRDATA28 P3WRDATA28 input)
		(pin P3WRDATA27 P3WRDATA27 input)
		(pin P3WRDATA26 P3WRDATA26 input)
		(pin P3WRDATA25 P3WRDATA25 input)
		(pin P3WRDATA24 P3WRDATA24 input)
		(pin P3WRDATA23 P3WRDATA23 input)
		(pin P3WRDATA22 P3WRDATA22 input)
		(pin P3WRDATA21 P3WRDATA21 input)
		(pin P3WRDATA20 P3WRDATA20 input)
		(pin P3WRDATA19 P3WRDATA19 input)
		(pin P3WRDATA18 P3WRDATA18 input)
		(pin P3WRDATA17 P3WRDATA17 input)
		(pin P3WRDATA16 P3WRDATA16 input)
		(pin P3WRDATA15 P3WRDATA15 input)
		(pin P3WRDATA14 P3WRDATA14 input)
		(pin P3WRDATA13 P3WRDATA13 input)
		(pin P3WRDATA12 P3WRDATA12 input)
		(pin P3WRDATA11 P3WRDATA11 input)
		(pin P3WRDATA10 P3WRDATA10 input)
		(pin P3WRDATA9 P3WRDATA9 input)
		(pin P3WRDATA8 P3WRDATA8 input)
		(pin P3WRDATA7 P3WRDATA7 input)
		(pin P3WRDATA6 P3WRDATA6 input)
		(pin P3WRDATA5 P3WRDATA5 input)
		(pin P3WRDATA4 P3WRDATA4 input)
		(pin P3WRDATA3 P3WRDATA3 input)
		(pin P3WRDATA2 P3WRDATA2 input)
		(pin P3WRDATA1 P3WRDATA1 input)
		(pin P3WRDATA0 P3WRDATA0 input)
		(pin P3WRMASK3 P3WRMASK3 input)
		(pin P3WRMASK2 P3WRMASK2 input)
		(pin P3WRMASK1 P3WRMASK1 input)
		(pin P3WRMASK0 P3WRMASK0 input)
		(pin P3WRUNDERRUN P3WRUNDERRUN output)
		(pin P4ARBEN P4ARBEN input)
		(pin P4CLK P4CLK input)
		(pin P4CMDBA2 P4CMDBA2 input)
		(pin P4CMDBA1 P4CMDBA1 input)
		(pin P4CMDBA0 P4CMDBA0 input)
		(pin P4CMDBL5 P4CMDBL5 input)
		(pin P4CMDBL4 P4CMDBL4 input)
		(pin P4CMDBL3 P4CMDBL3 input)
		(pin P4CMDBL2 P4CMDBL2 input)
		(pin P4CMDBL1 P4CMDBL1 input)
		(pin P4CMDBL0 P4CMDBL0 input)
		(pin P4CMDCA11 P4CMDCA11 input)
		(pin P4CMDCA10 P4CMDCA10 input)
		(pin P4CMDCA9 P4CMDCA9 input)
		(pin P4CMDCA8 P4CMDCA8 input)
		(pin P4CMDCA7 P4CMDCA7 input)
		(pin P4CMDCA6 P4CMDCA6 input)
		(pin P4CMDCA5 P4CMDCA5 input)
		(pin P4CMDCA4 P4CMDCA4 input)
		(pin P4CMDCA3 P4CMDCA3 input)
		(pin P4CMDCA2 P4CMDCA2 input)
		(pin P4CMDCA1 P4CMDCA1 input)
		(pin P4CMDCA0 P4CMDCA0 input)
		(pin P4CMDCLK P4CMDCLK input)
		(pin P4CMDEMPTY P4CMDEMPTY output)
		(pin P4CMDEN P4CMDEN input)
		(pin P4CMDFULL P4CMDFULL output)
		(pin P4CMDINSTR2 P4CMDINSTR2 input)
		(pin P4CMDINSTR1 P4CMDINSTR1 input)
		(pin P4CMDINSTR0 P4CMDINSTR0 input)
		(pin P4CMDRA14 P4CMDRA14 input)
		(pin P4CMDRA13 P4CMDRA13 input)
		(pin P4CMDRA12 P4CMDRA12 input)
		(pin P4CMDRA11 P4CMDRA11 input)
		(pin P4CMDRA10 P4CMDRA10 input)
		(pin P4CMDRA9 P4CMDRA9 input)
		(pin P4CMDRA8 P4CMDRA8 input)
		(pin P4CMDRA7 P4CMDRA7 input)
		(pin P4CMDRA6 P4CMDRA6 input)
		(pin P4CMDRA5 P4CMDRA5 input)
		(pin P4CMDRA4 P4CMDRA4 input)
		(pin P4CMDRA3 P4CMDRA3 input)
		(pin P4CMDRA2 P4CMDRA2 input)
		(pin P4CMDRA1 P4CMDRA1 input)
		(pin P4CMDRA0 P4CMDRA0 input)
		(pin P4COUNT6 P4COUNT6 output)
		(pin P4COUNT5 P4COUNT5 output)
		(pin P4COUNT4 P4COUNT4 output)
		(pin P4COUNT3 P4COUNT3 output)
		(pin P4COUNT2 P4COUNT2 output)
		(pin P4COUNT1 P4COUNT1 output)
		(pin P4COUNT0 P4COUNT0 output)
		(pin P4EMPTY P4EMPTY output)
		(pin P4EN P4EN input)
		(pin P4ERROR P4ERROR output)
		(pin P4FULL P4FULL output)
		(pin P4RDDATA31 P4RDDATA31 output)
		(pin P4RDDATA30 P4RDDATA30 output)
		(pin P4RDDATA29 P4RDDATA29 output)
		(pin P4RDDATA28 P4RDDATA28 output)
		(pin P4RDDATA27 P4RDDATA27 output)
		(pin P4RDDATA26 P4RDDATA26 output)
		(pin P4RDDATA25 P4RDDATA25 output)
		(pin P4RDDATA24 P4RDDATA24 output)
		(pin P4RDDATA23 P4RDDATA23 output)
		(pin P4RDDATA22 P4RDDATA22 output)
		(pin P4RDDATA21 P4RDDATA21 output)
		(pin P4RDDATA20 P4RDDATA20 output)
		(pin P4RDDATA19 P4RDDATA19 output)
		(pin P4RDDATA18 P4RDDATA18 output)
		(pin P4RDDATA17 P4RDDATA17 output)
		(pin P4RDDATA16 P4RDDATA16 output)
		(pin P4RDDATA15 P4RDDATA15 output)
		(pin P4RDDATA14 P4RDDATA14 output)
		(pin P4RDDATA13 P4RDDATA13 output)
		(pin P4RDDATA12 P4RDDATA12 output)
		(pin P4RDDATA11 P4RDDATA11 output)
		(pin P4RDDATA10 P4RDDATA10 output)
		(pin P4RDDATA9 P4RDDATA9 output)
		(pin P4RDDATA8 P4RDDATA8 output)
		(pin P4RDDATA7 P4RDDATA7 output)
		(pin P4RDDATA6 P4RDDATA6 output)
		(pin P4RDDATA5 P4RDDATA5 output)
		(pin P4RDDATA4 P4RDDATA4 output)
		(pin P4RDDATA3 P4RDDATA3 output)
		(pin P4RDDATA2 P4RDDATA2 output)
		(pin P4RDDATA1 P4RDDATA1 output)
		(pin P4RDDATA0 P4RDDATA0 output)
		(pin P4RDOVERFLOW P4RDOVERFLOW output)
		(pin P4TSTENB P4TSTENB input)
		(pin P4TSTMODEB3 P4TSTMODEB3 input)
		(pin P4TSTMODEB2 P4TSTMODEB2 input)
		(pin P4TSTMODEB1 P4TSTMODEB1 input)
		(pin P4TSTMODEB0 P4TSTMODEB0 input)
		(pin P4TSTPINENB P4TSTPINENB input)
		(pin P4TSTUDMN P4TSTUDMN output)
		(pin P4WRDATA31 P4WRDATA31 input)
		(pin P4WRDATA30 P4WRDATA30 input)
		(pin P4WRDATA29 P4WRDATA29 input)
		(pin P4WRDATA28 P4WRDATA28 input)
		(pin P4WRDATA27 P4WRDATA27 input)
		(pin P4WRDATA26 P4WRDATA26 input)
		(pin P4WRDATA25 P4WRDATA25 input)
		(pin P4WRDATA24 P4WRDATA24 input)
		(pin P4WRDATA23 P4WRDATA23 input)
		(pin P4WRDATA22 P4WRDATA22 input)
		(pin P4WRDATA21 P4WRDATA21 input)
		(pin P4WRDATA20 P4WRDATA20 input)
		(pin P4WRDATA19 P4WRDATA19 input)
		(pin P4WRDATA18 P4WRDATA18 input)
		(pin P4WRDATA17 P4WRDATA17 input)
		(pin P4WRDATA16 P4WRDATA16 input)
		(pin P4WRDATA15 P4WRDATA15 input)
		(pin P4WRDATA14 P4WRDATA14 input)
		(pin P4WRDATA13 P4WRDATA13 input)
		(pin P4WRDATA12 P4WRDATA12 input)
		(pin P4WRDATA11 P4WRDATA11 input)
		(pin P4WRDATA10 P4WRDATA10 input)
		(pin P4WRDATA9 P4WRDATA9 input)
		(pin P4WRDATA8 P4WRDATA8 input)
		(pin P4WRDATA7 P4WRDATA7 input)
		(pin P4WRDATA6 P4WRDATA6 input)
		(pin P4WRDATA5 P4WRDATA5 input)
		(pin P4WRDATA4 P4WRDATA4 input)
		(pin P4WRDATA3 P4WRDATA3 input)
		(pin P4WRDATA2 P4WRDATA2 input)
		(pin P4WRDATA1 P4WRDATA1 input)
		(pin P4WRDATA0 P4WRDATA0 input)
		(pin P4WRMASK3 P4WRMASK3 input)
		(pin P4WRMASK2 P4WRMASK2 input)
		(pin P4WRMASK1 P4WRMASK1 input)
		(pin P4WRMASK0 P4WRMASK0 input)
		(pin P4WRUNDERRUN P4WRUNDERRUN output)
		(pin P5ARBEN P5ARBEN input)
		(pin P5CLK P5CLK input)
		(pin P5CMDBA2 P5CMDBA2 input)
		(pin P5CMDBA1 P5CMDBA1 input)
		(pin P5CMDBA0 P5CMDBA0 input)
		(pin P5CMDBL5 P5CMDBL5 input)
		(pin P5CMDBL4 P5CMDBL4 input)
		(pin P5CMDBL3 P5CMDBL3 input)
		(pin P5CMDBL2 P5CMDBL2 input)
		(pin P5CMDBL1 P5CMDBL1 input)
		(pin P5CMDBL0 P5CMDBL0 input)
		(pin P5CMDCA11 P5CMDCA11 input)
		(pin P5CMDCA10 P5CMDCA10 input)
		(pin P5CMDCA9 P5CMDCA9 input)
		(pin P5CMDCA8 P5CMDCA8 input)
		(pin P5CMDCA7 P5CMDCA7 input)
		(pin P5CMDCA6 P5CMDCA6 input)
		(pin P5CMDCA5 P5CMDCA5 input)
		(pin P5CMDCA4 P5CMDCA4 input)
		(pin P5CMDCA3 P5CMDCA3 input)
		(pin P5CMDCA2 P5CMDCA2 input)
		(pin P5CMDCA1 P5CMDCA1 input)
		(pin P5CMDCA0 P5CMDCA0 input)
		(pin P5CMDCLK P5CMDCLK input)
		(pin P5CMDEMPTY P5CMDEMPTY output)
		(pin P5CMDEN P5CMDEN input)
		(pin P5CMDFULL P5CMDFULL output)
		(pin P5CMDINSTR2 P5CMDINSTR2 input)
		(pin P5CMDINSTR1 P5CMDINSTR1 input)
		(pin P5CMDINSTR0 P5CMDINSTR0 input)
		(pin P5CMDRA14 P5CMDRA14 input)
		(pin P5CMDRA13 P5CMDRA13 input)
		(pin P5CMDRA12 P5CMDRA12 input)
		(pin P5CMDRA11 P5CMDRA11 input)
		(pin P5CMDRA10 P5CMDRA10 input)
		(pin P5CMDRA9 P5CMDRA9 input)
		(pin P5CMDRA8 P5CMDRA8 input)
		(pin P5CMDRA7 P5CMDRA7 input)
		(pin P5CMDRA6 P5CMDRA6 input)
		(pin P5CMDRA5 P5CMDRA5 input)
		(pin P5CMDRA4 P5CMDRA4 input)
		(pin P5CMDRA3 P5CMDRA3 input)
		(pin P5CMDRA2 P5CMDRA2 input)
		(pin P5CMDRA1 P5CMDRA1 input)
		(pin P5CMDRA0 P5CMDRA0 input)
		(pin P5COUNT6 P5COUNT6 output)
		(pin P5COUNT5 P5COUNT5 output)
		(pin P5COUNT4 P5COUNT4 output)
		(pin P5COUNT3 P5COUNT3 output)
		(pin P5COUNT2 P5COUNT2 output)
		(pin P5COUNT1 P5COUNT1 output)
		(pin P5COUNT0 P5COUNT0 output)
		(pin P5EMPTY P5EMPTY output)
		(pin P5EN P5EN input)
		(pin P5ERROR P5ERROR output)
		(pin P5FULL P5FULL output)
		(pin P5RDDATA31 P5RDDATA31 output)
		(pin P5RDDATA30 P5RDDATA30 output)
		(pin P5RDDATA29 P5RDDATA29 output)
		(pin P5RDDATA28 P5RDDATA28 output)
		(pin P5RDDATA27 P5RDDATA27 output)
		(pin P5RDDATA26 P5RDDATA26 output)
		(pin P5RDDATA25 P5RDDATA25 output)
		(pin P5RDDATA24 P5RDDATA24 output)
		(pin P5RDDATA23 P5RDDATA23 output)
		(pin P5RDDATA22 P5RDDATA22 output)
		(pin P5RDDATA21 P5RDDATA21 output)
		(pin P5RDDATA20 P5RDDATA20 output)
		(pin P5RDDATA19 P5RDDATA19 output)
		(pin P5RDDATA18 P5RDDATA18 output)
		(pin P5RDDATA17 P5RDDATA17 output)
		(pin P5RDDATA16 P5RDDATA16 output)
		(pin P5RDDATA15 P5RDDATA15 output)
		(pin P5RDDATA14 P5RDDATA14 output)
		(pin P5RDDATA13 P5RDDATA13 output)
		(pin P5RDDATA12 P5RDDATA12 output)
		(pin P5RDDATA11 P5RDDATA11 output)
		(pin P5RDDATA10 P5RDDATA10 output)
		(pin P5RDDATA9 P5RDDATA9 output)
		(pin P5RDDATA8 P5RDDATA8 output)
		(pin P5RDDATA7 P5RDDATA7 output)
		(pin P5RDDATA6 P5RDDATA6 output)
		(pin P5RDDATA5 P5RDDATA5 output)
		(pin P5RDDATA4 P5RDDATA4 output)
		(pin P5RDDATA3 P5RDDATA3 output)
		(pin P5RDDATA2 P5RDDATA2 output)
		(pin P5RDDATA1 P5RDDATA1 output)
		(pin P5RDDATA0 P5RDDATA0 output)
		(pin P5RDOVERFLOW P5RDOVERFLOW output)
		(pin P5TSTENB P5TSTENB input)
		(pin P5TSTLDMN P5TSTLDMN output)
		(pin P5TSTMODEB3 P5TSTMODEB3 input)
		(pin P5TSTMODEB2 P5TSTMODEB2 input)
		(pin P5TSTMODEB1 P5TSTMODEB1 input)
		(pin P5TSTMODEB0 P5TSTMODEB0 input)
		(pin P5TSTPINENB P5TSTPINENB input)
		(pin P5WRDATA31 P5WRDATA31 input)
		(pin P5WRDATA30 P5WRDATA30 input)
		(pin P5WRDATA29 P5WRDATA29 input)
		(pin P5WRDATA28 P5WRDATA28 input)
		(pin P5WRDATA27 P5WRDATA27 input)
		(pin P5WRDATA26 P5WRDATA26 input)
		(pin P5WRDATA25 P5WRDATA25 input)
		(pin P5WRDATA24 P5WRDATA24 input)
		(pin P5WRDATA23 P5WRDATA23 input)
		(pin P5WRDATA22 P5WRDATA22 input)
		(pin P5WRDATA21 P5WRDATA21 input)
		(pin P5WRDATA20 P5WRDATA20 input)
		(pin P5WRDATA19 P5WRDATA19 input)
		(pin P5WRDATA18 P5WRDATA18 input)
		(pin P5WRDATA17 P5WRDATA17 input)
		(pin P5WRDATA16 P5WRDATA16 input)
		(pin P5WRDATA15 P5WRDATA15 input)
		(pin P5WRDATA14 P5WRDATA14 input)
		(pin P5WRDATA13 P5WRDATA13 input)
		(pin P5WRDATA12 P5WRDATA12 input)
		(pin P5WRDATA11 P5WRDATA11 input)
		(pin P5WRDATA10 P5WRDATA10 input)
		(pin P5WRDATA9 P5WRDATA9 input)
		(pin P5WRDATA8 P5WRDATA8 input)
		(pin P5WRDATA7 P5WRDATA7 input)
		(pin P5WRDATA6 P5WRDATA6 input)
		(pin P5WRDATA5 P5WRDATA5 input)
		(pin P5WRDATA4 P5WRDATA4 input)
		(pin P5WRDATA3 P5WRDATA3 input)
		(pin P5WRDATA2 P5WRDATA2 input)
		(pin P5WRDATA1 P5WRDATA1 input)
		(pin P5WRDATA0 P5WRDATA0 input)
		(pin P5WRMASK3 P5WRMASK3 input)
		(pin P5WRMASK2 P5WRMASK2 input)
		(pin P5WRMASK1 P5WRMASK1 input)
		(pin P5WRMASK0 P5WRMASK0 input)
		(pin P5WRUNDERRUN P5WRUNDERRUN output)
		(pin RAS RAS output)
		(pin RECAL RECAL input)
		(pin RST RST output)
		(pin SELFREFRESHENTER SELFREFRESHENTER input)
		(pin SELFREFRESHMODE SELFREFRESHMODE output)
		(pin STATUS31 STATUS31 output)
		(pin STATUS30 STATUS30 output)
		(pin STATUS29 STATUS29 output)
		(pin STATUS28 STATUS28 output)
		(pin STATUS27 STATUS27 output)
		(pin STATUS26 STATUS26 output)
		(pin STATUS25 STATUS25 output)
		(pin STATUS24 STATUS24 output)
		(pin STATUS23 STATUS23 output)
		(pin STATUS22 STATUS22 output)
		(pin STATUS21 STATUS21 output)
		(pin STATUS20 STATUS20 output)
		(pin STATUS19 STATUS19 output)
		(pin STATUS18 STATUS18 output)
		(pin STATUS17 STATUS17 output)
		(pin STATUS16 STATUS16 output)
		(pin STATUS15 STATUS15 output)
		(pin STATUS14 STATUS14 output)
		(pin STATUS13 STATUS13 output)
		(pin STATUS12 STATUS12 output)
		(pin STATUS11 STATUS11 output)
		(pin STATUS10 STATUS10 output)
		(pin STATUS9 STATUS9 output)
		(pin STATUS8 STATUS8 output)
		(pin STATUS7 STATUS7 output)
		(pin STATUS6 STATUS6 output)
		(pin STATUS5 STATUS5 output)
		(pin STATUS4 STATUS4 output)
		(pin STATUS3 STATUS3 output)
		(pin STATUS2 STATUS2 output)
		(pin STATUS1 STATUS1 output)
		(pin STATUS0 STATUS0 output)
		(pin SYSRST SYSRST input)
		(pin TSTCMDOUT38 TSTCMDOUT38 output)
		(pin TSTCMDOUT37 TSTCMDOUT37 output)
		(pin TSTCMDOUT36 TSTCMDOUT36 output)
		(pin TSTCMDOUT35 TSTCMDOUT35 output)
		(pin TSTCMDOUT34 TSTCMDOUT34 output)
		(pin TSTCMDOUT33 TSTCMDOUT33 output)
		(pin TSTCMDOUT32 TSTCMDOUT32 output)
		(pin TSTCMDOUT31 TSTCMDOUT31 output)
		(pin TSTCMDOUT30 TSTCMDOUT30 output)
		(pin TSTCMDOUT29 TSTCMDOUT29 output)
		(pin TSTCMDOUT28 TSTCMDOUT28 output)
		(pin TSTCMDOUT27 TSTCMDOUT27 output)
		(pin TSTCMDOUT26 TSTCMDOUT26 output)
		(pin TSTCMDOUT25 TSTCMDOUT25 output)
		(pin TSTCMDOUT24 TSTCMDOUT24 output)
		(pin TSTCMDOUT23 TSTCMDOUT23 output)
		(pin TSTCMDOUT22 TSTCMDOUT22 output)
		(pin TSTCMDOUT21 TSTCMDOUT21 output)
		(pin TSTCMDOUT20 TSTCMDOUT20 output)
		(pin TSTCMDOUT19 TSTCMDOUT19 output)
		(pin TSTCMDOUT18 TSTCMDOUT18 output)
		(pin TSTCMDOUT17 TSTCMDOUT17 output)
		(pin TSTCMDOUT16 TSTCMDOUT16 output)
		(pin TSTCMDOUT15 TSTCMDOUT15 output)
		(pin TSTCMDOUT14 TSTCMDOUT14 output)
		(pin TSTCMDOUT13 TSTCMDOUT13 output)
		(pin TSTCMDOUT12 TSTCMDOUT12 output)
		(pin TSTCMDOUT11 TSTCMDOUT11 output)
		(pin TSTCMDOUT10 TSTCMDOUT10 output)
		(pin TSTCMDOUT9 TSTCMDOUT9 output)
		(pin TSTCMDOUT8 TSTCMDOUT8 output)
		(pin TSTCMDOUT7 TSTCMDOUT7 output)
		(pin TSTCMDOUT6 TSTCMDOUT6 output)
		(pin TSTCMDOUT5 TSTCMDOUT5 output)
		(pin TSTCMDOUT4 TSTCMDOUT4 output)
		(pin TSTCMDOUT3 TSTCMDOUT3 output)
		(pin TSTCMDOUT2 TSTCMDOUT2 output)
		(pin TSTCMDOUT1 TSTCMDOUT1 output)
		(pin TSTCMDOUT0 TSTCMDOUT0 output)
		(pin TSTCMDTESTENB TSTCMDTESTENB input)
		(pin TSTINB15 TSTINB15 input)
		(pin TSTINB14 TSTINB14 input)
		(pin TSTINB13 TSTINB13 input)
		(pin TSTINB12 TSTINB12 input)
		(pin TSTINB11 TSTINB11 input)
		(pin TSTINB10 TSTINB10 input)
		(pin TSTINB9 TSTINB9 input)
		(pin TSTINB8 TSTINB8 input)
		(pin TSTINB7 TSTINB7 input)
		(pin TSTINB6 TSTINB6 input)
		(pin TSTINB5 TSTINB5 input)
		(pin TSTINB4 TSTINB4 input)
		(pin TSTINB3 TSTINB3 input)
		(pin TSTINB2 TSTINB2 input)
		(pin TSTINB1 TSTINB1 input)
		(pin TSTINB0 TSTINB0 input)
		(pin TSTSCANCLK TSTSCANCLK input)
		(pin TSTSCANENB TSTSCANENB input)
		(pin TSTSCANIN TSTSCANIN input)
		(pin TSTSCANMODE TSTSCANMODE input)
		(pin TSTSCANOUT TSTSCANOUT output)
		(pin TSTSCANRST TSTSCANRST input)
		(pin TSTSCANSET TSTSCANSET input)
		(pin TSTSEL7 TSTSEL7 input)
		(pin TSTSEL6 TSTSEL6 input)
		(pin TSTSEL5 TSTSEL5 input)
		(pin TSTSEL4 TSTSEL4 input)
		(pin TSTSEL3 TSTSEL3 input)
		(pin TSTSEL2 TSTSEL2 input)
		(pin TSTSEL1 TSTSEL1 input)
		(pin TSTSEL0 TSTSEL0 input)
		(pin UDMN UDMN output)
		(pin UDMP UDMP output)
		(pin UDQSIOIN UDQSIOIN input)
		(pin UDQSIOIP UDQSIOIP input)
		(pin UIADD UIADD input)
		(pin UIADDR4 UIADDR4 input)
		(pin UIADDR3 UIADDR3 input)
		(pin UIADDR2 UIADDR2 input)
		(pin UIADDR1 UIADDR1 input)
		(pin UIADDR0 UIADDR0 input)
		(pin UIBROADCAST UIBROADCAST input)
		(pin UICLK UICLK input)
		(pin UICMD UICMD input)
		(pin UICMDEN UICMDEN input)
		(pin UICMDIN UICMDIN input)
		(pin UICS UICS input)
		(pin UIDONECAL UIDONECAL input)
		(pin UIDQCOUNT3 UIDQCOUNT3 input)
		(pin UIDQCOUNT2 UIDQCOUNT2 input)
		(pin UIDQCOUNT1 UIDQCOUNT1 input)
		(pin UIDQCOUNT0 UIDQCOUNT0 input)
		(pin UIDQLOWERDEC UIDQLOWERDEC input)
		(pin UIDQLOWERINC UIDQLOWERINC input)
		(pin UIDQUPPERDEC UIDQUPPERDEC input)
		(pin UIDQUPPERINC UIDQUPPERINC input)
		(pin UIDRPUPDATE UIDRPUPDATE input)
		(pin UILDQSDEC UILDQSDEC input)
		(pin UILDQSINC UILDQSINC input)
		(pin UIREAD UIREAD input)
		(pin UISDI UISDI input)
		(pin UIUDQSDEC UIUDQSDEC input)
		(pin UIUDQSINC UIUDQSINC input)
		(pin UOCALSTART UOCALSTART output)
		(pin UOCMDREADYIN UOCMDREADYIN output)
		(pin UODATA7 UODATA7 output)
		(pin UODATA6 UODATA6 output)
		(pin UODATA5 UODATA5 output)
		(pin UODATA4 UODATA4 output)
		(pin UODATA3 UODATA3 output)
		(pin UODATA2 UODATA2 output)
		(pin UODATA1 UODATA1 output)
		(pin UODATA0 UODATA0 output)
		(pin UODATAVALID UODATAVALID output)
		(pin UODONECAL UODONECAL output)
		(pin UOREFRSHFLAG UOREFRSHFLAG output)
		(pin UOSDO UOSDO output)
		(pin WE WE output)
		(element ARB_NUM_TIME_SLOTS 0
			(cfg 12 10)
		)
		(element CAL_BYPASS 0
			(cfg YES NO)
		)
		(element CAL_CALIBRATION_MODE 0
			(cfg CALIBRATION NOCALIBRATION)
		)
		(element CAL_CLK_DIV 0
			(cfg 1 2 4 8)
		)
		(element CAL_DELAY 0
			(cfg QUARTER FULL HALF THREEQUARTER)
		)
		(element MEM_ADDR_ORDER 0
			(cfg BANK_ROW_COLUMN ROW_BANK_COLUMN)
		)
		(element MEM_BA_SIZE 0
			(cfg 3 2)
		)
		(element MEM_BURST_LEN 0
			(cfg 8 4)
		)
		(element MEM_CA_SIZE 0
			(cfg 11 9 10 12)
		)
		(element MEM_CAS_LATENCY 0
			(cfg 4 1 2 3 5 6)
		)
		(element MEM_DDR1_2_ODS 0
			(cfg FULL REDUCED)
		)
		(element MEM_DDR2_ADD_LATENCY 0
			(cfg 0 1 2 3 4 5)
		)
		(element MEM_DDR2_DIFF_DQS_EN 0
			(cfg YES NO)
		)
		(element MEM_DDR2_RTT 0
			(cfg 50OHMS 75OHMS 150OHMS #OFF)
		)
		(element MEM_DDR2_WRT_RECOVERY 0
			(cfg 4 2 3 5 6)
		)
		(element MEM_DDR2_3_HIGH_TEMP_SR 0
			(cfg NORMAL EXTENDED)
		)
		(element MEM_DDR2_3_PA_SR 0
			(cfg FULL EIGHTH1 EIGHTH2 HALF1 HALF2 QUARTER1 QUARTER2 THREEQUARTER)
		)
		(element MEM_DDR3_ADD_LATENCY 0
			(cfg #OFF CL1 CL2)
		)
		(element MEM_DDR3_AUTO_SR 0
			(cfg ENABLED MANUAL)
		)
		(element MEM_DDR3_CAS_LATENCY 0
			(cfg 7 5 6 8 9 10)
		)
		(element MEM_DDR3_CAS_WR_LATENCY 0
			(cfg 5 6 7 8)
		)
		(element MEM_DDR3_DYN_WRT_ODT 0
			(cfg #OFF DIV2 DIV4)
		)
		(element MEM_DDR3_ODS 0
			(cfg DIV7 DIV6)
		)
		(element MEM_DDR3_RTT 0
			(cfg DIV2 DIV4 DIV6 DIV8 DIV12 #OFF)
		)
		(element MEM_DDR3_WRT_RECOVERY 0
			(cfg 7 5 6 8 10 12)
		)
		(element MEM_MDDR_ODS 0
			(cfg FULL HALF QUARTER THREEQUARTERS)
		)
		(element MEM_MOBILE_PA_SR 0
			(cfg FULL HALF)
		)
		(element MEM_MOBILE_TC_SR 0
			(cfg 0 1 2 3)
		)
		(element MEM_RA_SIZE 0
			(cfg 13 12 14 15)
		)
		(element MEM_RCD_VAL 0
			(cfg 1 0 2 3 4 5 6 7)
		)
		(element MEM_RAS_VAL 0
			(cfg 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31)
		)
		(element MEM_RTP_VAL 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element MEM_TYPE 0
			(cfg DDR3 DDR DDR2 MDDR)
		)
		(element MEM_WIDTH 0
			(cfg 4 8 16)
		)
		(element MEM_WR_VAL 0
			(cfg 0 1 2 3 4 5 6 7)
		)
		(element MEM_WTR_VAL 0
			(cfg 3 0 1 2 4 5 6 7)
		)
		(element PORT_CONFIG 0
			(cfg B32_B32_B32_B32 B32_B32_R32_R32_R32_R32 B32_B32_R32_R32_R32_W32 B32_B32_R32_R32_W32_R32 B32_B32_R32_R32_W32_W32 B32_B32_R32_W32_R32_R32 B32_B32_R32_W32_R32_W32 B32_B32_R32_W32_W32_R32 B32_B32_R32_W32_W32_W32 B32_B32_W32_R32_R32_R32 B32_B32_W32_R32_R32_W32 B32_B32_W32_R32_W32_R32 B32_B32_W32_R32_W32_W32 B32_B32_W32_W32_R32_R32 B32_B32_W32_W32_R32_W32 B32_B32_W32_W32_W32_R32 B32_B32_W32_W32_W32_W32 B64_B32_B32 B64_B64 B128)
		)
		(element ADDR0 1
			(pin ADDR0 input)
			(conn ADDR0 ADDR0 <== MCB ADDR0)
		)
		(element ADDR1 1
			(pin ADDR1 input)
			(conn ADDR1 ADDR1 <== MCB ADDR1)
		)
		(element ADDR2 1
			(pin ADDR2 input)
			(conn ADDR2 ADDR2 <== MCB ADDR2)
		)
		(element ADDR3 1
			(pin ADDR3 input)
			(conn ADDR3 ADDR3 <== MCB ADDR3)
		)
		(element ADDR4 1
			(pin ADDR4 input)
			(conn ADDR4 ADDR4 <== MCB ADDR4)
		)
		(element ADDR5 1
			(pin ADDR5 input)
			(conn ADDR5 ADDR5 <== MCB ADDR5)
		)
		(element ADDR6 1
			(pin ADDR6 input)
			(conn ADDR6 ADDR6 <== MCB ADDR6)
		)
		(element ADDR7 1
			(pin ADDR7 input)
			(conn ADDR7 ADDR7 <== MCB ADDR7)
		)
		(element ADDR8 1
			(pin ADDR8 input)
			(conn ADDR8 ADDR8 <== MCB ADDR8)
		)
		(element ADDR9 1
			(pin ADDR9 input)
			(conn ADDR9 ADDR9 <== MCB ADDR9)
		)
		(element ADDR10 1
			(pin ADDR10 input)
			(conn ADDR10 ADDR10 <== MCB ADDR10)
		)
		(element ADDR11 1
			(pin ADDR11 input)
			(conn ADDR11 ADDR11 <== MCB ADDR11)
		)
		(element ADDR12 1
			(pin ADDR12 input)
			(conn ADDR12 ADDR12 <== MCB ADDR12)
		)
		(element ADDR13 1
			(pin ADDR13 input)
			(conn ADDR13 ADDR13 <== MCB ADDR13)
		)
		(element ADDR14 1
			(pin ADDR14 input)
			(conn ADDR14 ADDR14 <== MCB ADDR14)
		)
		(element BA0 1
			(pin BA0 input)
			(conn BA0 BA0 <== MCB BA0)
		)
		(element BA1 1
			(pin BA1 input)
			(conn BA1 BA1 <== MCB BA1)
		)
		(element BA2 1
			(pin BA2 input)
			(conn BA2 BA2 <== MCB BA2)
		)
		(element CAS 1
			(pin CAS input)
			(conn CAS CAS <== MCB CAS)
		)
		(element CKE 1
			(pin CKE input)
			(conn CKE CKE <== MCB CKE)
		)
		(element DQIOWEN0 1
			(pin DQIOWEN0 input)
			(conn DQIOWEN0 DQIOWEN0 <== MCB DQIOWEN0)
		)
		(element DQI0 1
			(pin DQI0 output)
			(conn DQI0 DQI0 ==> MCB DQI0)
		)
		(element DQI1 1
			(pin DQI1 output)
			(conn DQI1 DQI1 ==> MCB DQI1)
		)
		(element DQI2 1
			(pin DQI2 output)
			(conn DQI2 DQI2 ==> MCB DQI2)
		)
		(element DQI3 1
			(pin DQI3 output)
			(conn DQI3 DQI3 ==> MCB DQI3)
		)
		(element DQI4 1
			(pin DQI4 output)
			(conn DQI4 DQI4 ==> MCB DQI4)
		)
		(element DQI5 1
			(pin DQI5 output)
			(conn DQI5 DQI5 ==> MCB DQI5)
		)
		(element DQI6 1
			(pin DQI6 output)
			(conn DQI6 DQI6 ==> MCB DQI6)
		)
		(element DQI7 1
			(pin DQI7 output)
			(conn DQI7 DQI7 ==> MCB DQI7)
		)
		(element DQI8 1
			(pin DQI8 output)
			(conn DQI8 DQI8 ==> MCB DQI8)
		)
		(element DQI9 1
			(pin DQI9 output)
			(conn DQI9 DQI9 ==> MCB DQI9)
		)
		(element DQI10 1
			(pin DQI10 output)
			(conn DQI10 DQI10 ==> MCB DQI10)
		)
		(element DQI11 1
			(pin DQI11 output)
			(conn DQI11 DQI11 ==> MCB DQI11)
		)
		(element DQI12 1
			(pin DQI12 output)
			(conn DQI12 DQI12 ==> MCB DQI12)
		)
		(element DQI13 1
			(pin DQI13 output)
			(conn DQI13 DQI13 ==> MCB DQI13)
		)
		(element DQI14 1
			(pin DQI14 output)
			(conn DQI14 DQI14 ==> MCB DQI14)
		)
		(element DQI15 1
			(pin DQI15 output)
			(conn DQI15 DQI15 ==> MCB DQI15)
		)
		(element DQON0 1
			(pin DQON0 input)
			(conn DQON0 DQON0 <== MCB DQON0)
		)
		(element DQON1 1
			(pin DQON1 input)
			(conn DQON1 DQON1 <== MCB DQON1)
		)
		(element DQON2 1
			(pin DQON2 input)
			(conn DQON2 DQON2 <== MCB DQON2)
		)
		(element DQON3 1
			(pin DQON3 input)
			(conn DQON3 DQON3 <== MCB DQON3)
		)
		(element DQON4 1
			(pin DQON4 input)
			(conn DQON4 DQON4 <== MCB DQON4)
		)
		(element DQON5 1
			(pin DQON5 input)
			(conn DQON5 DQON5 <== MCB DQON5)
		)
		(element DQON6 1
			(pin DQON6 input)
			(conn DQON6 DQON6 <== MCB DQON6)
		)
		(element DQON7 1
			(pin DQON7 input)
			(conn DQON7 DQON7 <== MCB DQON7)
		)
		(element DQON8 1
			(pin DQON8 input)
			(conn DQON8 DQON8 <== MCB DQON8)
		)
		(element DQON9 1
			(pin DQON9 input)
			(conn DQON9 DQON9 <== MCB DQON9)
		)
		(element DQON10 1
			(pin DQON10 input)
			(conn DQON10 DQON10 <== MCB DQON10)
		)
		(element DQON11 1
			(pin DQON11 input)
			(conn DQON11 DQON11 <== MCB DQON11)
		)
		(element DQON12 1
			(pin DQON12 input)
			(conn DQON12 DQON12 <== MCB DQON12)
		)
		(element DQON13 1
			(pin DQON13 input)
			(conn DQON13 DQON13 <== MCB DQON13)
		)
		(element DQON14 1
			(pin DQON14 input)
			(conn DQON14 DQON14 <== MCB DQON14)
		)
		(element DQON15 1
			(pin DQON15 input)
			(conn DQON15 DQON15 <== MCB DQON15)
		)
		(element DQOP0 1
			(pin DQOP0 input)
			(conn DQOP0 DQOP0 <== MCB DQOP0)
		)
		(element DQOP1 1
			(pin DQOP1 input)
			(conn DQOP1 DQOP1 <== MCB DQOP1)
		)
		(element DQOP2 1
			(pin DQOP2 input)
			(conn DQOP2 DQOP2 <== MCB DQOP2)
		)
		(element DQOP3 1
			(pin DQOP3 input)
			(conn DQOP3 DQOP3 <== MCB DQOP3)
		)
		(element DQOP4 1
			(pin DQOP4 input)
			(conn DQOP4 DQOP4 <== MCB DQOP4)
		)
		(element DQOP5 1
			(pin DQOP5 input)
			(conn DQOP5 DQOP5 <== MCB DQOP5)
		)
		(element DQOP6 1
			(pin DQOP6 input)
			(conn DQOP6 DQOP6 <== MCB DQOP6)
		)
		(element DQOP7 1
			(pin DQOP7 input)
			(conn DQOP7 DQOP7 <== MCB DQOP7)
		)
		(element DQOP8 1
			(pin DQOP8 input)
			(conn DQOP8 DQOP8 <== MCB DQOP8)
		)
		(element DQOP9 1
			(pin DQOP9 input)
			(conn DQOP9 DQOP9 <== MCB DQOP9)
		)
		(element DQOP10 1
			(pin DQOP10 input)
			(conn DQOP10 DQOP10 <== MCB DQOP10)
		)
		(element DQOP11 1
			(pin DQOP11 input)
			(conn DQOP11 DQOP11 <== MCB DQOP11)
		)
		(element DQOP12 1
			(pin DQOP12 input)
			(conn DQOP12 DQOP12 <== MCB DQOP12)
		)
		(element DQOP13 1
			(pin DQOP13 input)
			(conn DQOP13 DQOP13 <== MCB DQOP13)
		)
		(element DQOP14 1
			(pin DQOP14 input)
			(conn DQOP14 DQOP14 <== MCB DQOP14)
		)
		(element DQOP15 1
			(pin DQOP15 input)
			(conn DQOP15 DQOP15 <== MCB DQOP15)
		)
		(element DQSIOIN 1
			(pin DQSIOIN output)
			(conn DQSIOIN DQSIOIN ==> MCB DQSIOIN)
		)
		(element DQSIOIP 1
			(pin DQSIOIP output)
			(conn DQSIOIP DQSIOIP ==> MCB DQSIOIP)
		)
		(element DQSIOWEN90N 1
			(pin DQSIOWEN90N input)
			(conn DQSIOWEN90N DQSIOWEN90N <== MCB DQSIOWEN90N)
		)
		(element DQSIOWEN90P 1
			(pin DQSIOWEN90P input)
			(conn DQSIOWEN90P DQSIOWEN90P <== MCB DQSIOWEN90P)
		)
		(element IOIDRPADD 1
			(pin IOIDRPADD input)
			(conn IOIDRPADD IOIDRPADD <== MCB IOIDRPADD)
		)
		(element IOIDRPADDR0 1
			(pin IOIDRPADDR0 input)
			(conn IOIDRPADDR0 IOIDRPADDR0 <== MCB IOIDRPADDR0)
		)
		(element IOIDRPADDR1 1
			(pin IOIDRPADDR1 input)
			(conn IOIDRPADDR1 IOIDRPADDR1 <== MCB IOIDRPADDR1)
		)
		(element IOIDRPADDR2 1
			(pin IOIDRPADDR2 input)
			(conn IOIDRPADDR2 IOIDRPADDR2 <== MCB IOIDRPADDR2)
		)
		(element IOIDRPADDR3 1
			(pin IOIDRPADDR3 input)
			(conn IOIDRPADDR3 IOIDRPADDR3 <== MCB IOIDRPADDR3)
		)
		(element IOIDRPADDR4 1
			(pin IOIDRPADDR4 input)
			(conn IOIDRPADDR4 IOIDRPADDR4 <== MCB IOIDRPADDR4)
		)
		(element IOIDRPBROADCAST 1
			(pin IOIDRPBROADCAST input)
			(conn IOIDRPBROADCAST IOIDRPBROADCAST <== MCB IOIDRPBROADCAST)
		)
		(element IOIDRPCLK 1
			(pin IOIDRPCLK input)
			(conn IOIDRPCLK IOIDRPCLK <== MCB IOIDRPCLK)
		)
		(element IOIDRPCS 1
			(pin IOIDRPCS input)
			(conn IOIDRPCS IOIDRPCS <== MCB IOIDRPCS)
		)
		(element IOIDRPSDI 1
			(pin IOIDRPSDI output)
			(conn IOIDRPSDI IOIDRPSDI ==> MCB IOIDRPSDI)
		)
		(element IOIDRPSDO 1
			(pin IOIDRPSDO input)
			(conn IOIDRPSDO IOIDRPSDO <== MCB IOIDRPSDO)
		)
		(element IOIDRPTRAIN 1
			(pin IOIDRPTRAIN input)
			(conn IOIDRPTRAIN IOIDRPTRAIN <== MCB IOIDRPTRAIN)
		)
		(element IOIDRPUPDATE 1
			(pin IOIDRPUPDATE input)
			(conn IOIDRPUPDATE IOIDRPUPDATE <== MCB IOIDRPUPDATE)
		)
		(element LDMN 1
			(pin LDMN input)
			(conn LDMN LDMN <== MCB LDMN)
		)
		(element LDMP 1
			(pin LDMP input)
			(conn LDMP LDMP <== MCB LDMP)
		)
		(element ODT 1
			(pin ODT input)
			(conn ODT ODT <== MCB ODT)
		)
		(element PLLCE0 1
			(pin PLLCE0 output)
			(conn PLLCE0 PLLCE0 ==> MCB PLLCE0)
		)
		(element PLLCE1 1
			(pin PLLCE1 output)
			(conn PLLCE1 PLLCE1 ==> MCB PLLCE1)
		)
		(element PLLCLK0 1
			(pin PLLCLK0 output)
			(conn PLLCLK0 PLLCLK0 ==> MCB PLLCLK0)
		)
		(element PLLCLK1 1
			(pin PLLCLK1 output)
			(conn PLLCLK1 PLLCLK1 ==> MCB PLLCLK1)
		)
		(element PLLLOCK 1
			(pin PLLLOCK output)
			(conn PLLLOCK PLLLOCK ==> MCB PLLLOCK)
		)
		(element P0ARBEN 1
			(pin P0ARBEN output)
			(conn P0ARBEN P0ARBEN ==> MCB P0ARBEN)
		)
		(element P0CMDBA0 1
			(pin P0CMDBA0 output)
			(conn P0CMDBA0 P0CMDBA0 ==> MCB P0CMDBA0)
		)
		(element P0CMDBA1 1
			(pin P0CMDBA1 output)
			(conn P0CMDBA1 P0CMDBA1 ==> MCB P0CMDBA1)
		)
		(element P0CMDBA2 1
			(pin P0CMDBA2 output)
			(conn P0CMDBA2 P0CMDBA2 ==> MCB P0CMDBA2)
		)
		(element P0CMDBL0 1
			(pin P0CMDBL0 output)
			(conn P0CMDBL0 P0CMDBL0 ==> MCB P0CMDBL0)
		)
		(element P0CMDBL1 1
			(pin P0CMDBL1 output)
			(conn P0CMDBL1 P0CMDBL1 ==> MCB P0CMDBL1)
		)
		(element P0CMDBL2 1
			(pin P0CMDBL2 output)
			(conn P0CMDBL2 P0CMDBL2 ==> MCB P0CMDBL2)
		)
		(element P0CMDBL3 1
			(pin P0CMDBL3 output)
			(conn P0CMDBL3 P0CMDBL3 ==> MCB P0CMDBL3)
		)
		(element P0CMDBL4 1
			(pin P0CMDBL4 output)
			(conn P0CMDBL4 P0CMDBL4 ==> MCB P0CMDBL4)
		)
		(element P0CMDBL5 1
			(pin P0CMDBL5 output)
			(conn P0CMDBL5 P0CMDBL5 ==> MCB P0CMDBL5)
		)
		(element P0CMDCA0 1
			(pin P0CMDCA0 output)
			(conn P0CMDCA0 P0CMDCA0 ==> MCB P0CMDCA0)
		)
		(element P0CMDCA1 1
			(pin P0CMDCA1 output)
			(conn P0CMDCA1 P0CMDCA1 ==> MCB P0CMDCA1)
		)
		(element P0CMDCA2 1
			(pin P0CMDCA2 output)
			(conn P0CMDCA2 P0CMDCA2 ==> MCB P0CMDCA2)
		)
		(element P0CMDCA3 1
			(pin P0CMDCA3 output)
			(conn P0CMDCA3 P0CMDCA3 ==> MCB P0CMDCA3)
		)
		(element P0CMDCA4 1
			(pin P0CMDCA4 output)
			(conn P0CMDCA4 P0CMDCA4 ==> MCB P0CMDCA4)
		)
		(element P0CMDCA5 1
			(pin P0CMDCA5 output)
			(conn P0CMDCA5 P0CMDCA5 ==> MCB P0CMDCA5)
		)
		(element P0CMDCA6 1
			(pin P0CMDCA6 output)
			(conn P0CMDCA6 P0CMDCA6 ==> MCB P0CMDCA6)
		)
		(element P0CMDCA7 1
			(pin P0CMDCA7 output)
			(conn P0CMDCA7 P0CMDCA7 ==> MCB P0CMDCA7)
		)
		(element P0CMDCA8 1
			(pin P0CMDCA8 output)
			(conn P0CMDCA8 P0CMDCA8 ==> MCB P0CMDCA8)
		)
		(element P0CMDCA9 1
			(pin P0CMDCA9 output)
			(conn P0CMDCA9 P0CMDCA9 ==> MCB P0CMDCA9)
		)
		(element P0CMDCA10 1
			(pin P0CMDCA10 output)
			(conn P0CMDCA10 P0CMDCA10 ==> MCB P0CMDCA10)
		)
		(element P0CMDCA11 1
			(pin P0CMDCA11 output)
			(conn P0CMDCA11 P0CMDCA11 ==> MCB P0CMDCA11)
		)
		(element P0CMDCLK 1
			(pin P0CMDCLK output)
			(conn P0CMDCLK P0CMDCLK ==> P0CMDCLKINV P0CMDCLK)
			(conn P0CMDCLK P0CMDCLK ==> P0CMDCLKINV P0CMDCLK_B)
		)
		(element P0CMDCLKINV 3
			(pin OUT output)
			(pin P0CMDCLK input)
			(pin P0CMDCLK_B input)
			(cfg P0CMDCLK P0CMDCLK_B)
			(conn P0CMDCLKINV OUT ==> MCB P0CMDCLK)
			(conn P0CMDCLKINV P0CMDCLK <== P0CMDCLK P0CMDCLK)
			(conn P0CMDCLKINV P0CMDCLK_B <== P0CMDCLK P0CMDCLK)
		)
		(element P0CMDEMPTY 1
			(pin P0CMDEMPTY input)
			(conn P0CMDEMPTY P0CMDEMPTY <== MCB P0CMDEMPTY)
		)
		(element P0CMDEN 1
			(pin P0CMDEN output)
			(conn P0CMDEN P0CMDEN ==> P0CMDENINV P0CMDEN)
			(conn P0CMDEN P0CMDEN ==> P0CMDENINV P0CMDEN_B)
		)
		(element P0CMDENINV 3
			(pin OUT output)
			(pin P0CMDEN input)
			(pin P0CMDEN_B input)
			(cfg P0CMDEN P0CMDEN_B)
			(conn P0CMDENINV OUT ==> MCB P0CMDEN)
			(conn P0CMDENINV P0CMDEN <== P0CMDEN P0CMDEN)
			(conn P0CMDENINV P0CMDEN_B <== P0CMDEN P0CMDEN)
		)
		(element P0CMDFULL 1
			(pin P0CMDFULL input)
			(conn P0CMDFULL P0CMDFULL <== MCB P0CMDFULL)
		)
		(element P0CMDINSTR0 1
			(pin P0CMDINSTR0 output)
			(conn P0CMDINSTR0 P0CMDINSTR0 ==> MCB P0CMDINSTR0)
		)
		(element P0CMDINSTR1 1
			(pin P0CMDINSTR1 output)
			(conn P0CMDINSTR1 P0CMDINSTR1 ==> MCB P0CMDINSTR1)
		)
		(element P0CMDINSTR2 1
			(pin P0CMDINSTR2 output)
			(conn P0CMDINSTR2 P0CMDINSTR2 ==> MCB P0CMDINSTR2)
		)
		(element P0CMDRA0 1
			(pin P0CMDRA0 output)
			(conn P0CMDRA0 P0CMDRA0 ==> MCB P0CMDRA0)
		)
		(element P0CMDRA1 1
			(pin P0CMDRA1 output)
			(conn P0CMDRA1 P0CMDRA1 ==> MCB P0CMDRA1)
		)
		(element P0CMDRA2 1
			(pin P0CMDRA2 output)
			(conn P0CMDRA2 P0CMDRA2 ==> MCB P0CMDRA2)
		)
		(element P0CMDRA3 1
			(pin P0CMDRA3 output)
			(conn P0CMDRA3 P0CMDRA3 ==> MCB P0CMDRA3)
		)
		(element P0CMDRA4 1
			(pin P0CMDRA4 output)
			(conn P0CMDRA4 P0CMDRA4 ==> MCB P0CMDRA4)
		)
		(element P0CMDRA5 1
			(pin P0CMDRA5 output)
			(conn P0CMDRA5 P0CMDRA5 ==> MCB P0CMDRA5)
		)
		(element P0CMDRA6 1
			(pin P0CMDRA6 output)
			(conn P0CMDRA6 P0CMDRA6 ==> MCB P0CMDRA6)
		)
		(element P0CMDRA7 1
			(pin P0CMDRA7 output)
			(conn P0CMDRA7 P0CMDRA7 ==> MCB P0CMDRA7)
		)
		(element P0CMDRA8 1
			(pin P0CMDRA8 output)
			(conn P0CMDRA8 P0CMDRA8 ==> MCB P0CMDRA8)
		)
		(element P0CMDRA9 1
			(pin P0CMDRA9 output)
			(conn P0CMDRA9 P0CMDRA9 ==> MCB P0CMDRA9)
		)
		(element P0CMDRA10 1
			(pin P0CMDRA10 output)
			(conn P0CMDRA10 P0CMDRA10 ==> MCB P0CMDRA10)
		)
		(element P0CMDRA11 1
			(pin P0CMDRA11 output)
			(conn P0CMDRA11 P0CMDRA11 ==> MCB P0CMDRA11)
		)
		(element P0CMDRA12 1
			(pin P0CMDRA12 output)
			(conn P0CMDRA12 P0CMDRA12 ==> MCB P0CMDRA12)
		)
		(element P0CMDRA13 1
			(pin P0CMDRA13 output)
			(conn P0CMDRA13 P0CMDRA13 ==> MCB P0CMDRA13)
		)
		(element P0CMDRA14 1
			(pin P0CMDRA14 output)
			(conn P0CMDRA14 P0CMDRA14 ==> MCB P0CMDRA14)
		)
		(element P0RDCLK 1
			(pin P0RDCLK output)
			(conn P0RDCLK P0RDCLK ==> P0RDCLKINV P0RDCLK)
			(conn P0RDCLK P0RDCLK ==> P0RDCLKINV P0RDCLK_B)
		)
		(element P0RDCLKINV 3
			(pin OUT output)
			(pin P0RDCLK input)
			(pin P0RDCLK_B input)
			(cfg P0RDCLK P0RDCLK_B)
			(conn P0RDCLKINV OUT ==> MCB P0RDCLK)
			(conn P0RDCLKINV P0RDCLK <== P0RDCLK P0RDCLK)
			(conn P0RDCLKINV P0RDCLK_B <== P0RDCLK P0RDCLK)
		)
		(element P0RDCOUNT0 1
			(pin P0RDCOUNT0 input)
			(conn P0RDCOUNT0 P0RDCOUNT0 <== MCB P0RDCOUNT0)
		)
		(element P0RDCOUNT1 1
			(pin P0RDCOUNT1 input)
			(conn P0RDCOUNT1 P0RDCOUNT1 <== MCB P0RDCOUNT1)
		)
		(element P0RDCOUNT2 1
			(pin P0RDCOUNT2 input)
			(conn P0RDCOUNT2 P0RDCOUNT2 <== MCB P0RDCOUNT2)
		)
		(element P0RDCOUNT3 1
			(pin P0RDCOUNT3 input)
			(conn P0RDCOUNT3 P0RDCOUNT3 <== MCB P0RDCOUNT3)
		)
		(element P0RDCOUNT4 1
			(pin P0RDCOUNT4 input)
			(conn P0RDCOUNT4 P0RDCOUNT4 <== MCB P0RDCOUNT4)
		)
		(element P0RDCOUNT5 1
			(pin P0RDCOUNT5 input)
			(conn P0RDCOUNT5 P0RDCOUNT5 <== MCB P0RDCOUNT5)
		)
		(element P0RDCOUNT6 1
			(pin P0RDCOUNT6 input)
			(conn P0RDCOUNT6 P0RDCOUNT6 <== MCB P0RDCOUNT6)
		)
		(element P0RDDATA0 1
			(pin P0RDDATA0 input)
			(conn P0RDDATA0 P0RDDATA0 <== MCB P0RDDATA0)
		)
		(element P0RDDATA1 1
			(pin P0RDDATA1 input)
			(conn P0RDDATA1 P0RDDATA1 <== MCB P0RDDATA1)
		)
		(element P0RDDATA2 1
			(pin P0RDDATA2 input)
			(conn P0RDDATA2 P0RDDATA2 <== MCB P0RDDATA2)
		)
		(element P0RDDATA3 1
			(pin P0RDDATA3 input)
			(conn P0RDDATA3 P0RDDATA3 <== MCB P0RDDATA3)
		)
		(element P0RDDATA4 1
			(pin P0RDDATA4 input)
			(conn P0RDDATA4 P0RDDATA4 <== MCB P0RDDATA4)
		)
		(element P0RDDATA5 1
			(pin P0RDDATA5 input)
			(conn P0RDDATA5 P0RDDATA5 <== MCB P0RDDATA5)
		)
		(element P0RDDATA6 1
			(pin P0RDDATA6 input)
			(conn P0RDDATA6 P0RDDATA6 <== MCB P0RDDATA6)
		)
		(element P0RDDATA7 1
			(pin P0RDDATA7 input)
			(conn P0RDDATA7 P0RDDATA7 <== MCB P0RDDATA7)
		)
		(element P0RDDATA8 1
			(pin P0RDDATA8 input)
			(conn P0RDDATA8 P0RDDATA8 <== MCB P0RDDATA8)
		)
		(element P0RDDATA9 1
			(pin P0RDDATA9 input)
			(conn P0RDDATA9 P0RDDATA9 <== MCB P0RDDATA9)
		)
		(element P0RDDATA10 1
			(pin P0RDDATA10 input)
			(conn P0RDDATA10 P0RDDATA10 <== MCB P0RDDATA10)
		)
		(element P0RDDATA11 1
			(pin P0RDDATA11 input)
			(conn P0RDDATA11 P0RDDATA11 <== MCB P0RDDATA11)
		)
		(element P0RDDATA12 1
			(pin P0RDDATA12 input)
			(conn P0RDDATA12 P0RDDATA12 <== MCB P0RDDATA12)
		)
		(element P0RDDATA13 1
			(pin P0RDDATA13 input)
			(conn P0RDDATA13 P0RDDATA13 <== MCB P0RDDATA13)
		)
		(element P0RDDATA14 1
			(pin P0RDDATA14 input)
			(conn P0RDDATA14 P0RDDATA14 <== MCB P0RDDATA14)
		)
		(element P0RDDATA15 1
			(pin P0RDDATA15 input)
			(conn P0RDDATA15 P0RDDATA15 <== MCB P0RDDATA15)
		)
		(element P0RDDATA16 1
			(pin P0RDDATA16 input)
			(conn P0RDDATA16 P0RDDATA16 <== MCB P0RDDATA16)
		)
		(element P0RDDATA17 1
			(pin P0RDDATA17 input)
			(conn P0RDDATA17 P0RDDATA17 <== MCB P0RDDATA17)
		)
		(element P0RDDATA18 1
			(pin P0RDDATA18 input)
			(conn P0RDDATA18 P0RDDATA18 <== MCB P0RDDATA18)
		)
		(element P0RDDATA19 1
			(pin P0RDDATA19 input)
			(conn P0RDDATA19 P0RDDATA19 <== MCB P0RDDATA19)
		)
		(element P0RDDATA20 1
			(pin P0RDDATA20 input)
			(conn P0RDDATA20 P0RDDATA20 <== MCB P0RDDATA20)
		)
		(element P0RDDATA21 1
			(pin P0RDDATA21 input)
			(conn P0RDDATA21 P0RDDATA21 <== MCB P0RDDATA21)
		)
		(element P0RDDATA22 1
			(pin P0RDDATA22 input)
			(conn P0RDDATA22 P0RDDATA22 <== MCB P0RDDATA22)
		)
		(element P0RDDATA23 1
			(pin P0RDDATA23 input)
			(conn P0RDDATA23 P0RDDATA23 <== MCB P0RDDATA23)
		)
		(element P0RDDATA24 1
			(pin P0RDDATA24 input)
			(conn P0RDDATA24 P0RDDATA24 <== MCB P0RDDATA24)
		)
		(element P0RDDATA25 1
			(pin P0RDDATA25 input)
			(conn P0RDDATA25 P0RDDATA25 <== MCB P0RDDATA25)
		)
		(element P0RDDATA26 1
			(pin P0RDDATA26 input)
			(conn P0RDDATA26 P0RDDATA26 <== MCB P0RDDATA26)
		)
		(element P0RDDATA27 1
			(pin P0RDDATA27 input)
			(conn P0RDDATA27 P0RDDATA27 <== MCB P0RDDATA27)
		)
		(element P0RDDATA28 1
			(pin P0RDDATA28 input)
			(conn P0RDDATA28 P0RDDATA28 <== MCB P0RDDATA28)
		)
		(element P0RDDATA29 1
			(pin P0RDDATA29 input)
			(conn P0RDDATA29 P0RDDATA29 <== MCB P0RDDATA29)
		)
		(element P0RDDATA30 1
			(pin P0RDDATA30 input)
			(conn P0RDDATA30 P0RDDATA30 <== MCB P0RDDATA30)
		)
		(element P0RDDATA31 1
			(pin P0RDDATA31 input)
			(conn P0RDDATA31 P0RDDATA31 <== MCB P0RDDATA31)
		)
		(element P0RDEMPTY 1
			(pin P0RDEMPTY input)
			(conn P0RDEMPTY P0RDEMPTY <== MCB P0RDEMPTY)
		)
		(element P0RDEN 1
			(pin P0RDEN output)
			(conn P0RDEN P0RDEN ==> P0RDENINV P0RDEN)
			(conn P0RDEN P0RDEN ==> P0RDENINV P0RDEN_B)
		)
		(element P0RDENINV 3
			(pin OUT output)
			(pin P0RDEN input)
			(pin P0RDEN_B input)
			(cfg P0RDEN P0RDEN_B)
			(conn P0RDENINV OUT ==> MCB P0RDEN)
			(conn P0RDENINV P0RDEN <== P0RDEN P0RDEN)
			(conn P0RDENINV P0RDEN_B <== P0RDEN P0RDEN)
		)
		(element P0RDERROR 1
			(pin P0RDERROR input)
			(conn P0RDERROR P0RDERROR <== MCB P0RDERROR)
		)
		(element P0RDFULL 1
			(pin P0RDFULL input)
			(conn P0RDFULL P0RDFULL <== MCB P0RDFULL)
		)
		(element P0RDOVERFLOW 1
			(pin P0RDOVERFLOW input)
			(conn P0RDOVERFLOW P0RDOVERFLOW <== MCB P0RDOVERFLOW)
		)
		(element P0RTSTENB 1
			(pin P0RTSTENB output)
			(conn P0RTSTENB P0RTSTENB ==> MCB P0RTSTENB)
		)
		(element P0RTSTMODEB0 1
			(pin P0RTSTMODEB0 output)
			(conn P0RTSTMODEB0 P0RTSTMODEB0 ==> MCB P0RTSTMODEB0)
		)
		(element P0RTSTMODEB1 1
			(pin P0RTSTMODEB1 output)
			(conn P0RTSTMODEB1 P0RTSTMODEB1 ==> MCB P0RTSTMODEB1)
		)
		(element P0RTSTMODEB2 1
			(pin P0RTSTMODEB2 output)
			(conn P0RTSTMODEB2 P0RTSTMODEB2 ==> MCB P0RTSTMODEB2)
		)
		(element P0RTSTMODEB3 1
			(pin P0RTSTMODEB3 output)
			(conn P0RTSTMODEB3 P0RTSTMODEB3 ==> MCB P0RTSTMODEB3)
		)
		(element P0RTSTPINENB 1
			(pin P0RTSTPINENB output)
			(conn P0RTSTPINENB P0RTSTPINENB ==> MCB P0RTSTPINENB)
		)
		(element P0RTSTUDMP 1
			(pin P0RTSTUDMP input)
			(conn P0RTSTUDMP P0RTSTUDMP <== MCB P0RTSTUDMP)
		)
		(element P0RTSTUNDERRUN 1
			(pin P0RTSTUNDERRUN input)
			(conn P0RTSTUNDERRUN P0RTSTUNDERRUN <== MCB P0RTSTUNDERRUN)
		)
		(element P0RTSTWRDATA0 1
			(pin P0RTSTWRDATA0 output)
			(conn P0RTSTWRDATA0 P0RTSTWRDATA0 ==> MCB P0RTSTWRDATA0)
		)
		(element P0RTSTWRDATA1 1
			(pin P0RTSTWRDATA1 output)
			(conn P0RTSTWRDATA1 P0RTSTWRDATA1 ==> MCB P0RTSTWRDATA1)
		)
		(element P0RTSTWRDATA2 1
			(pin P0RTSTWRDATA2 output)
			(conn P0RTSTWRDATA2 P0RTSTWRDATA2 ==> MCB P0RTSTWRDATA2)
		)
		(element P0RTSTWRDATA3 1
			(pin P0RTSTWRDATA3 output)
			(conn P0RTSTWRDATA3 P0RTSTWRDATA3 ==> MCB P0RTSTWRDATA3)
		)
		(element P0RTSTWRDATA4 1
			(pin P0RTSTWRDATA4 output)
			(conn P0RTSTWRDATA4 P0RTSTWRDATA4 ==> MCB P0RTSTWRDATA4)
		)
		(element P0RTSTWRDATA5 1
			(pin P0RTSTWRDATA5 output)
			(conn P0RTSTWRDATA5 P0RTSTWRDATA5 ==> MCB P0RTSTWRDATA5)
		)
		(element P0RTSTWRDATA6 1
			(pin P0RTSTWRDATA6 output)
			(conn P0RTSTWRDATA6 P0RTSTWRDATA6 ==> MCB P0RTSTWRDATA6)
		)
		(element P0RTSTWRDATA7 1
			(pin P0RTSTWRDATA7 output)
			(conn P0RTSTWRDATA7 P0RTSTWRDATA7 ==> MCB P0RTSTWRDATA7)
		)
		(element P0RTSTWRDATA8 1
			(pin P0RTSTWRDATA8 output)
			(conn P0RTSTWRDATA8 P0RTSTWRDATA8 ==> MCB P0RTSTWRDATA8)
		)
		(element P0RTSTWRDATA9 1
			(pin P0RTSTWRDATA9 output)
			(conn P0RTSTWRDATA9 P0RTSTWRDATA9 ==> MCB P0RTSTWRDATA9)
		)
		(element P0RTSTWRDATA10 1
			(pin P0RTSTWRDATA10 output)
			(conn P0RTSTWRDATA10 P0RTSTWRDATA10 ==> MCB P0RTSTWRDATA10)
		)
		(element P0RTSTWRDATA11 1
			(pin P0RTSTWRDATA11 output)
			(conn P0RTSTWRDATA11 P0RTSTWRDATA11 ==> MCB P0RTSTWRDATA11)
		)
		(element P0RTSTWRDATA12 1
			(pin P0RTSTWRDATA12 output)
			(conn P0RTSTWRDATA12 P0RTSTWRDATA12 ==> MCB P0RTSTWRDATA12)
		)
		(element P0RTSTWRDATA13 1
			(pin P0RTSTWRDATA13 output)
			(conn P0RTSTWRDATA13 P0RTSTWRDATA13 ==> MCB P0RTSTWRDATA13)
		)
		(element P0RTSTWRDATA14 1
			(pin P0RTSTWRDATA14 output)
			(conn P0RTSTWRDATA14 P0RTSTWRDATA14 ==> MCB P0RTSTWRDATA14)
		)
		(element P0RTSTWRDATA15 1
			(pin P0RTSTWRDATA15 output)
			(conn P0RTSTWRDATA15 P0RTSTWRDATA15 ==> MCB P0RTSTWRDATA15)
		)
		(element P0RTSTWRDATA16 1
			(pin P0RTSTWRDATA16 output)
			(conn P0RTSTWRDATA16 P0RTSTWRDATA16 ==> MCB P0RTSTWRDATA16)
		)
		(element P0RTSTWRDATA17 1
			(pin P0RTSTWRDATA17 output)
			(conn P0RTSTWRDATA17 P0RTSTWRDATA17 ==> MCB P0RTSTWRDATA17)
		)
		(element P0RTSTWRDATA18 1
			(pin P0RTSTWRDATA18 output)
			(conn P0RTSTWRDATA18 P0RTSTWRDATA18 ==> MCB P0RTSTWRDATA18)
		)
		(element P0RTSTWRDATA19 1
			(pin P0RTSTWRDATA19 output)
			(conn P0RTSTWRDATA19 P0RTSTWRDATA19 ==> MCB P0RTSTWRDATA19)
		)
		(element P0RTSTWRDATA20 1
			(pin P0RTSTWRDATA20 output)
			(conn P0RTSTWRDATA20 P0RTSTWRDATA20 ==> MCB P0RTSTWRDATA20)
		)
		(element P0RTSTWRDATA21 1
			(pin P0RTSTWRDATA21 output)
			(conn P0RTSTWRDATA21 P0RTSTWRDATA21 ==> MCB P0RTSTWRDATA21)
		)
		(element P0RTSTWRDATA22 1
			(pin P0RTSTWRDATA22 output)
			(conn P0RTSTWRDATA22 P0RTSTWRDATA22 ==> MCB P0RTSTWRDATA22)
		)
		(element P0RTSTWRDATA23 1
			(pin P0RTSTWRDATA23 output)
			(conn P0RTSTWRDATA23 P0RTSTWRDATA23 ==> MCB P0RTSTWRDATA23)
		)
		(element P0RTSTWRDATA24 1
			(pin P0RTSTWRDATA24 output)
			(conn P0RTSTWRDATA24 P0RTSTWRDATA24 ==> MCB P0RTSTWRDATA24)
		)
		(element P0RTSTWRDATA25 1
			(pin P0RTSTWRDATA25 output)
			(conn P0RTSTWRDATA25 P0RTSTWRDATA25 ==> MCB P0RTSTWRDATA25)
		)
		(element P0RTSTWRDATA26 1
			(pin P0RTSTWRDATA26 output)
			(conn P0RTSTWRDATA26 P0RTSTWRDATA26 ==> MCB P0RTSTWRDATA26)
		)
		(element P0RTSTWRDATA27 1
			(pin P0RTSTWRDATA27 output)
			(conn P0RTSTWRDATA27 P0RTSTWRDATA27 ==> MCB P0RTSTWRDATA27)
		)
		(element P0RTSTWRDATA28 1
			(pin P0RTSTWRDATA28 output)
			(conn P0RTSTWRDATA28 P0RTSTWRDATA28 ==> MCB P0RTSTWRDATA28)
		)
		(element P0RTSTWRDATA29 1
			(pin P0RTSTWRDATA29 output)
			(conn P0RTSTWRDATA29 P0RTSTWRDATA29 ==> MCB P0RTSTWRDATA29)
		)
		(element P0RTSTWRDATA30 1
			(pin P0RTSTWRDATA30 output)
			(conn P0RTSTWRDATA30 P0RTSTWRDATA30 ==> MCB P0RTSTWRDATA30)
		)
		(element P0RTSTWRDATA31 1
			(pin P0RTSTWRDATA31 output)
			(conn P0RTSTWRDATA31 P0RTSTWRDATA31 ==> MCB P0RTSTWRDATA31)
		)
		(element P0RTSTWRMASK0 1
			(pin P0RTSTWRMASK0 output)
			(conn P0RTSTWRMASK0 P0RTSTWRMASK0 ==> MCB P0RTSTWRMASK0)
		)
		(element P0RTSTWRMASK1 1
			(pin P0RTSTWRMASK1 output)
			(conn P0RTSTWRMASK1 P0RTSTWRMASK1 ==> MCB P0RTSTWRMASK1)
		)
		(element P0RTSTWRMASK2 1
			(pin P0RTSTWRMASK2 output)
			(conn P0RTSTWRMASK2 P0RTSTWRMASK2 ==> MCB P0RTSTWRMASK2)
		)
		(element P0RTSTWRMASK3 1
			(pin P0RTSTWRMASK3 output)
			(conn P0RTSTWRMASK3 P0RTSTWRMASK3 ==> MCB P0RTSTWRMASK3)
		)
		(element P0RWRMASK0 1
			(pin P0RWRMASK0 output)
			(conn P0RWRMASK0 P0RWRMASK0 ==> MCB P0RWRMASK0)
		)
		(element P0RWRMASK1 1
			(pin P0RWRMASK1 output)
			(conn P0RWRMASK1 P0RWRMASK1 ==> MCB P0RWRMASK1)
		)
		(element P0RWRMASK2 1
			(pin P0RWRMASK2 output)
			(conn P0RWRMASK2 P0RWRMASK2 ==> MCB P0RWRMASK2)
		)
		(element P0RWRMASK3 1
			(pin P0RWRMASK3 output)
			(conn P0RWRMASK3 P0RWRMASK3 ==> MCB P0RWRMASK3)
		)
		(element P0WRCLK 1
			(pin P0WRCLK output)
			(conn P0WRCLK P0WRCLK ==> P0WRCLKINV P0WRCLK)
			(conn P0WRCLK P0WRCLK ==> P0WRCLKINV P0WRCLK_B)
		)
		(element P0WRCLKINV 3
			(pin OUT output)
			(pin P0WRCLK input)
			(pin P0WRCLK_B input)
			(cfg P0WRCLK P0WRCLK_B)
			(conn P0WRCLKINV OUT ==> MCB P0WRCLK)
			(conn P0WRCLKINV P0WRCLK <== P0WRCLK P0WRCLK)
			(conn P0WRCLKINV P0WRCLK_B <== P0WRCLK P0WRCLK)
		)
		(element P0WRCOUNT0 1
			(pin P0WRCOUNT0 input)
			(conn P0WRCOUNT0 P0WRCOUNT0 <== MCB P0WRCOUNT0)
		)
		(element P0WRCOUNT1 1
			(pin P0WRCOUNT1 input)
			(conn P0WRCOUNT1 P0WRCOUNT1 <== MCB P0WRCOUNT1)
		)
		(element P0WRCOUNT2 1
			(pin P0WRCOUNT2 input)
			(conn P0WRCOUNT2 P0WRCOUNT2 <== MCB P0WRCOUNT2)
		)
		(element P0WRCOUNT3 1
			(pin P0WRCOUNT3 input)
			(conn P0WRCOUNT3 P0WRCOUNT3 <== MCB P0WRCOUNT3)
		)
		(element P0WRCOUNT4 1
			(pin P0WRCOUNT4 input)
			(conn P0WRCOUNT4 P0WRCOUNT4 <== MCB P0WRCOUNT4)
		)
		(element P0WRCOUNT5 1
			(pin P0WRCOUNT5 input)
			(conn P0WRCOUNT5 P0WRCOUNT5 <== MCB P0WRCOUNT5)
		)
		(element P0WRCOUNT6 1
			(pin P0WRCOUNT6 input)
			(conn P0WRCOUNT6 P0WRCOUNT6 <== MCB P0WRCOUNT6)
		)
		(element P0WRDATA0 1
			(pin P0WRDATA0 output)
			(conn P0WRDATA0 P0WRDATA0 ==> MCB P0WRDATA0)
		)
		(element P0WRDATA1 1
			(pin P0WRDATA1 output)
			(conn P0WRDATA1 P0WRDATA1 ==> MCB P0WRDATA1)
		)
		(element P0WRDATA2 1
			(pin P0WRDATA2 output)
			(conn P0WRDATA2 P0WRDATA2 ==> MCB P0WRDATA2)
		)
		(element P0WRDATA3 1
			(pin P0WRDATA3 output)
			(conn P0WRDATA3 P0WRDATA3 ==> MCB P0WRDATA3)
		)
		(element P0WRDATA4 1
			(pin P0WRDATA4 output)
			(conn P0WRDATA4 P0WRDATA4 ==> MCB P0WRDATA4)
		)
		(element P0WRDATA5 1
			(pin P0WRDATA5 output)
			(conn P0WRDATA5 P0WRDATA5 ==> MCB P0WRDATA5)
		)
		(element P0WRDATA6 1
			(pin P0WRDATA6 output)
			(conn P0WRDATA6 P0WRDATA6 ==> MCB P0WRDATA6)
		)
		(element P0WRDATA7 1
			(pin P0WRDATA7 output)
			(conn P0WRDATA7 P0WRDATA7 ==> MCB P0WRDATA7)
		)
		(element P0WRDATA8 1
			(pin P0WRDATA8 output)
			(conn P0WRDATA8 P0WRDATA8 ==> MCB P0WRDATA8)
		)
		(element P0WRDATA9 1
			(pin P0WRDATA9 output)
			(conn P0WRDATA9 P0WRDATA9 ==> MCB P0WRDATA9)
		)
		(element P0WRDATA10 1
			(pin P0WRDATA10 output)
			(conn P0WRDATA10 P0WRDATA10 ==> MCB P0WRDATA10)
		)
		(element P0WRDATA11 1
			(pin P0WRDATA11 output)
			(conn P0WRDATA11 P0WRDATA11 ==> MCB P0WRDATA11)
		)
		(element P0WRDATA12 1
			(pin P0WRDATA12 output)
			(conn P0WRDATA12 P0WRDATA12 ==> MCB P0WRDATA12)
		)
		(element P0WRDATA13 1
			(pin P0WRDATA13 output)
			(conn P0WRDATA13 P0WRDATA13 ==> MCB P0WRDATA13)
		)
		(element P0WRDATA14 1
			(pin P0WRDATA14 output)
			(conn P0WRDATA14 P0WRDATA14 ==> MCB P0WRDATA14)
		)
		(element P0WRDATA15 1
			(pin P0WRDATA15 output)
			(conn P0WRDATA15 P0WRDATA15 ==> MCB P0WRDATA15)
		)
		(element P0WRDATA16 1
			(pin P0WRDATA16 output)
			(conn P0WRDATA16 P0WRDATA16 ==> MCB P0WRDATA16)
		)
		(element P0WRDATA17 1
			(pin P0WRDATA17 output)
			(conn P0WRDATA17 P0WRDATA17 ==> MCB P0WRDATA17)
		)
		(element P0WRDATA18 1
			(pin P0WRDATA18 output)
			(conn P0WRDATA18 P0WRDATA18 ==> MCB P0WRDATA18)
		)
		(element P0WRDATA19 1
			(pin P0WRDATA19 output)
			(conn P0WRDATA19 P0WRDATA19 ==> MCB P0WRDATA19)
		)
		(element P0WRDATA20 1
			(pin P0WRDATA20 output)
			(conn P0WRDATA20 P0WRDATA20 ==> MCB P0WRDATA20)
		)
		(element P0WRDATA21 1
			(pin P0WRDATA21 output)
			(conn P0WRDATA21 P0WRDATA21 ==> MCB P0WRDATA21)
		)
		(element P0WRDATA22 1
			(pin P0WRDATA22 output)
			(conn P0WRDATA22 P0WRDATA22 ==> MCB P0WRDATA22)
		)
		(element P0WRDATA23 1
			(pin P0WRDATA23 output)
			(conn P0WRDATA23 P0WRDATA23 ==> MCB P0WRDATA23)
		)
		(element P0WRDATA24 1
			(pin P0WRDATA24 output)
			(conn P0WRDATA24 P0WRDATA24 ==> MCB P0WRDATA24)
		)
		(element P0WRDATA25 1
			(pin P0WRDATA25 output)
			(conn P0WRDATA25 P0WRDATA25 ==> MCB P0WRDATA25)
		)
		(element P0WRDATA26 1
			(pin P0WRDATA26 output)
			(conn P0WRDATA26 P0WRDATA26 ==> MCB P0WRDATA26)
		)
		(element P0WRDATA27 1
			(pin P0WRDATA27 output)
			(conn P0WRDATA27 P0WRDATA27 ==> MCB P0WRDATA27)
		)
		(element P0WRDATA28 1
			(pin P0WRDATA28 output)
			(conn P0WRDATA28 P0WRDATA28 ==> MCB P0WRDATA28)
		)
		(element P0WRDATA29 1
			(pin P0WRDATA29 output)
			(conn P0WRDATA29 P0WRDATA29 ==> MCB P0WRDATA29)
		)
		(element P0WRDATA30 1
			(pin P0WRDATA30 output)
			(conn P0WRDATA30 P0WRDATA30 ==> MCB P0WRDATA30)
		)
		(element P0WRDATA31 1
			(pin P0WRDATA31 output)
			(conn P0WRDATA31 P0WRDATA31 ==> MCB P0WRDATA31)
		)
		(element P0WREMPTY 1
			(pin P0WREMPTY input)
			(conn P0WREMPTY P0WREMPTY <== MCB P0WREMPTY)
		)
		(element P0WREN 1
			(pin P0WREN output)
			(conn P0WREN P0WREN ==> P0WRENINV P0WREN)
			(conn P0WREN P0WREN ==> P0WRENINV P0WREN_B)
		)
		(element P0WRENINV 3
			(pin OUT output)
			(pin P0WREN input)
			(pin P0WREN_B input)
			(cfg P0WREN P0WREN_B)
			(conn P0WRENINV OUT ==> MCB P0WREN)
			(conn P0WRENINV P0WREN <== P0WREN P0WREN)
			(conn P0WRENINV P0WREN_B <== P0WREN P0WREN)
		)
		(element P0WRERROR 1
			(pin P0WRERROR input)
			(conn P0WRERROR P0WRERROR <== MCB P0WRERROR)
		)
		(element P0WRFULL 1
			(pin P0WRFULL input)
			(conn P0WRFULL P0WRFULL <== MCB P0WRFULL)
		)
		(element P0WRUNDERRUN 1
			(pin P0WRUNDERRUN input)
			(conn P0WRUNDERRUN P0WRUNDERRUN <== MCB P0WRUNDERRUN)
		)
		(element P0WTSTDATA0 1
			(pin P0WTSTDATA0 input)
			(conn P0WTSTDATA0 P0WTSTDATA0 <== MCB P0WTSTDATA0)
		)
		(element P0WTSTDATA1 1
			(pin P0WTSTDATA1 input)
			(conn P0WTSTDATA1 P0WTSTDATA1 <== MCB P0WTSTDATA1)
		)
		(element P0WTSTDATA2 1
			(pin P0WTSTDATA2 input)
			(conn P0WTSTDATA2 P0WTSTDATA2 <== MCB P0WTSTDATA2)
		)
		(element P0WTSTDATA3 1
			(pin P0WTSTDATA3 input)
			(conn P0WTSTDATA3 P0WTSTDATA3 <== MCB P0WTSTDATA3)
		)
		(element P0WTSTDATA4 1
			(pin P0WTSTDATA4 input)
			(conn P0WTSTDATA4 P0WTSTDATA4 <== MCB P0WTSTDATA4)
		)
		(element P0WTSTDATA5 1
			(pin P0WTSTDATA5 input)
			(conn P0WTSTDATA5 P0WTSTDATA5 <== MCB P0WTSTDATA5)
		)
		(element P0WTSTDATA6 1
			(pin P0WTSTDATA6 input)
			(conn P0WTSTDATA6 P0WTSTDATA6 <== MCB P0WTSTDATA6)
		)
		(element P0WTSTDATA7 1
			(pin P0WTSTDATA7 input)
			(conn P0WTSTDATA7 P0WTSTDATA7 <== MCB P0WTSTDATA7)
		)
		(element P0WTSTDATA8 1
			(pin P0WTSTDATA8 input)
			(conn P0WTSTDATA8 P0WTSTDATA8 <== MCB P0WTSTDATA8)
		)
		(element P0WTSTDATA9 1
			(pin P0WTSTDATA9 input)
			(conn P0WTSTDATA9 P0WTSTDATA9 <== MCB P0WTSTDATA9)
		)
		(element P0WTSTDATA10 1
			(pin P0WTSTDATA10 input)
			(conn P0WTSTDATA10 P0WTSTDATA10 <== MCB P0WTSTDATA10)
		)
		(element P0WTSTDATA11 1
			(pin P0WTSTDATA11 input)
			(conn P0WTSTDATA11 P0WTSTDATA11 <== MCB P0WTSTDATA11)
		)
		(element P0WTSTDATA12 1
			(pin P0WTSTDATA12 input)
			(conn P0WTSTDATA12 P0WTSTDATA12 <== MCB P0WTSTDATA12)
		)
		(element P0WTSTDATA13 1
			(pin P0WTSTDATA13 input)
			(conn P0WTSTDATA13 P0WTSTDATA13 <== MCB P0WTSTDATA13)
		)
		(element P0WTSTDATA14 1
			(pin P0WTSTDATA14 input)
			(conn P0WTSTDATA14 P0WTSTDATA14 <== MCB P0WTSTDATA14)
		)
		(element P0WTSTDATA15 1
			(pin P0WTSTDATA15 input)
			(conn P0WTSTDATA15 P0WTSTDATA15 <== MCB P0WTSTDATA15)
		)
		(element P0WTSTDATA16 1
			(pin P0WTSTDATA16 input)
			(conn P0WTSTDATA16 P0WTSTDATA16 <== MCB P0WTSTDATA16)
		)
		(element P0WTSTDATA17 1
			(pin P0WTSTDATA17 input)
			(conn P0WTSTDATA17 P0WTSTDATA17 <== MCB P0WTSTDATA17)
		)
		(element P0WTSTDATA18 1
			(pin P0WTSTDATA18 input)
			(conn P0WTSTDATA18 P0WTSTDATA18 <== MCB P0WTSTDATA18)
		)
		(element P0WTSTDATA19 1
			(pin P0WTSTDATA19 input)
			(conn P0WTSTDATA19 P0WTSTDATA19 <== MCB P0WTSTDATA19)
		)
		(element P0WTSTDATA20 1
			(pin P0WTSTDATA20 input)
			(conn P0WTSTDATA20 P0WTSTDATA20 <== MCB P0WTSTDATA20)
		)
		(element P0WTSTDATA21 1
			(pin P0WTSTDATA21 input)
			(conn P0WTSTDATA21 P0WTSTDATA21 <== MCB P0WTSTDATA21)
		)
		(element P0WTSTDATA22 1
			(pin P0WTSTDATA22 input)
			(conn P0WTSTDATA22 P0WTSTDATA22 <== MCB P0WTSTDATA22)
		)
		(element P0WTSTDATA23 1
			(pin P0WTSTDATA23 input)
			(conn P0WTSTDATA23 P0WTSTDATA23 <== MCB P0WTSTDATA23)
		)
		(element P0WTSTDATA24 1
			(pin P0WTSTDATA24 input)
			(conn P0WTSTDATA24 P0WTSTDATA24 <== MCB P0WTSTDATA24)
		)
		(element P0WTSTDATA25 1
			(pin P0WTSTDATA25 input)
			(conn P0WTSTDATA25 P0WTSTDATA25 <== MCB P0WTSTDATA25)
		)
		(element P0WTSTDATA26 1
			(pin P0WTSTDATA26 input)
			(conn P0WTSTDATA26 P0WTSTDATA26 <== MCB P0WTSTDATA26)
		)
		(element P0WTSTDATA27 1
			(pin P0WTSTDATA27 input)
			(conn P0WTSTDATA27 P0WTSTDATA27 <== MCB P0WTSTDATA27)
		)
		(element P0WTSTDATA28 1
			(pin P0WTSTDATA28 input)
			(conn P0WTSTDATA28 P0WTSTDATA28 <== MCB P0WTSTDATA28)
		)
		(element P0WTSTDATA29 1
			(pin P0WTSTDATA29 input)
			(conn P0WTSTDATA29 P0WTSTDATA29 <== MCB P0WTSTDATA29)
		)
		(element P0WTSTDATA30 1
			(pin P0WTSTDATA30 input)
			(conn P0WTSTDATA30 P0WTSTDATA30 <== MCB P0WTSTDATA30)
		)
		(element P0WTSTDATA31 1
			(pin P0WTSTDATA31 input)
			(conn P0WTSTDATA31 P0WTSTDATA31 <== MCB P0WTSTDATA31)
		)
		(element P0WTSTENB 1
			(pin P0WTSTENB output)
			(conn P0WTSTENB P0WTSTENB ==> MCB P0WTSTENB)
		)
		(element P0WTSTLDMP 1
			(pin P0WTSTLDMP input)
			(conn P0WTSTLDMP P0WTSTLDMP <== MCB P0WTSTLDMP)
		)
		(element P0WTSTMODEB0 1
			(pin P0WTSTMODEB0 output)
			(conn P0WTSTMODEB0 P0WTSTMODEB0 ==> MCB P0WTSTMODEB0)
		)
		(element P0WTSTMODEB1 1
			(pin P0WTSTMODEB1 output)
			(conn P0WTSTMODEB1 P0WTSTMODEB1 ==> MCB P0WTSTMODEB1)
		)
		(element P0WTSTMODEB2 1
			(pin P0WTSTMODEB2 output)
			(conn P0WTSTMODEB2 P0WTSTMODEB2 ==> MCB P0WTSTMODEB2)
		)
		(element P0WTSTMODEB3 1
			(pin P0WTSTMODEB3 output)
			(conn P0WTSTMODEB3 P0WTSTMODEB3 ==> MCB P0WTSTMODEB3)
		)
		(element P0WTSTOVERFLOW 1
			(pin P0WTSTOVERFLOW input)
			(conn P0WTSTOVERFLOW P0WTSTOVERFLOW <== MCB P0WTSTOVERFLOW)
		)
		(element P0WTSTPINENB 1
			(pin P0WTSTPINENB output)
			(conn P0WTSTPINENB P0WTSTPINENB ==> MCB P0WTSTPINENB)
		)
		(element P1ARBEN 1
			(pin P1ARBEN output)
			(conn P1ARBEN P1ARBEN ==> MCB P1ARBEN)
		)
		(element P1CMDBA0 1
			(pin P1CMDBA0 output)
			(conn P1CMDBA0 P1CMDBA0 ==> MCB P1CMDBA0)
		)
		(element P1CMDBA1 1
			(pin P1CMDBA1 output)
			(conn P1CMDBA1 P1CMDBA1 ==> MCB P1CMDBA1)
		)
		(element P1CMDBA2 1
			(pin P1CMDBA2 output)
			(conn P1CMDBA2 P1CMDBA2 ==> MCB P1CMDBA2)
		)
		(element P1CMDBL0 1
			(pin P1CMDBL0 output)
			(conn P1CMDBL0 P1CMDBL0 ==> MCB P1CMDBL0)
		)
		(element P1CMDBL1 1
			(pin P1CMDBL1 output)
			(conn P1CMDBL1 P1CMDBL1 ==> MCB P1CMDBL1)
		)
		(element P1CMDBL2 1
			(pin P1CMDBL2 output)
			(conn P1CMDBL2 P1CMDBL2 ==> MCB P1CMDBL2)
		)
		(element P1CMDBL3 1
			(pin P1CMDBL3 output)
			(conn P1CMDBL3 P1CMDBL3 ==> MCB P1CMDBL3)
		)
		(element P1CMDBL4 1
			(pin P1CMDBL4 output)
			(conn P1CMDBL4 P1CMDBL4 ==> MCB P1CMDBL4)
		)
		(element P1CMDBL5 1
			(pin P1CMDBL5 output)
			(conn P1CMDBL5 P1CMDBL5 ==> MCB P1CMDBL5)
		)
		(element P1CMDCA0 1
			(pin P1CMDCA0 output)
			(conn P1CMDCA0 P1CMDCA0 ==> MCB P1CMDCA0)
		)
		(element P1CMDCA1 1
			(pin P1CMDCA1 output)
			(conn P1CMDCA1 P1CMDCA1 ==> MCB P1CMDCA1)
		)
		(element P1CMDCA2 1
			(pin P1CMDCA2 output)
			(conn P1CMDCA2 P1CMDCA2 ==> MCB P1CMDCA2)
		)
		(element P1CMDCA3 1
			(pin P1CMDCA3 output)
			(conn P1CMDCA3 P1CMDCA3 ==> MCB P1CMDCA3)
		)
		(element P1CMDCA4 1
			(pin P1CMDCA4 output)
			(conn P1CMDCA4 P1CMDCA4 ==> MCB P1CMDCA4)
		)
		(element P1CMDCA5 1
			(pin P1CMDCA5 output)
			(conn P1CMDCA5 P1CMDCA5 ==> MCB P1CMDCA5)
		)
		(element P1CMDCA6 1
			(pin P1CMDCA6 output)
			(conn P1CMDCA6 P1CMDCA6 ==> MCB P1CMDCA6)
		)
		(element P1CMDCA7 1
			(pin P1CMDCA7 output)
			(conn P1CMDCA7 P1CMDCA7 ==> MCB P1CMDCA7)
		)
		(element P1CMDCA8 1
			(pin P1CMDCA8 output)
			(conn P1CMDCA8 P1CMDCA8 ==> MCB P1CMDCA8)
		)
		(element P1CMDCA9 1
			(pin P1CMDCA9 output)
			(conn P1CMDCA9 P1CMDCA9 ==> MCB P1CMDCA9)
		)
		(element P1CMDCA10 1
			(pin P1CMDCA10 output)
			(conn P1CMDCA10 P1CMDCA10 ==> MCB P1CMDCA10)
		)
		(element P1CMDCA11 1
			(pin P1CMDCA11 output)
			(conn P1CMDCA11 P1CMDCA11 ==> MCB P1CMDCA11)
		)
		(element P1CMDCLK 1
			(pin P1CMDCLK output)
			(conn P1CMDCLK P1CMDCLK ==> P1CMDCLKINV P1CMDCLK)
			(conn P1CMDCLK P1CMDCLK ==> P1CMDCLKINV P1CMDCLK_B)
		)
		(element P1CMDCLKINV 3
			(pin OUT output)
			(pin P1CMDCLK input)
			(pin P1CMDCLK_B input)
			(cfg P1CMDCLK P1CMDCLK_B)
			(conn P1CMDCLKINV OUT ==> MCB P1CMDCLK)
			(conn P1CMDCLKINV P1CMDCLK <== P1CMDCLK P1CMDCLK)
			(conn P1CMDCLKINV P1CMDCLK_B <== P1CMDCLK P1CMDCLK)
		)
		(element P1CMDEMPTY 1
			(pin P1CMDEMPTY input)
			(conn P1CMDEMPTY P1CMDEMPTY <== MCB P1CMDEMPTY)
		)
		(element P1CMDEN 1
			(pin P1CMDEN output)
			(conn P1CMDEN P1CMDEN ==> P1CMDENINV P1CMDEN)
			(conn P1CMDEN P1CMDEN ==> P1CMDENINV P1CMDEN_B)
		)
		(element P1CMDENINV 3
			(pin OUT output)
			(pin P1CMDEN input)
			(pin P1CMDEN_B input)
			(cfg P1CMDEN P1CMDEN_B)
			(conn P1CMDENINV OUT ==> MCB P1CMDEN)
			(conn P1CMDENINV P1CMDEN <== P1CMDEN P1CMDEN)
			(conn P1CMDENINV P1CMDEN_B <== P1CMDEN P1CMDEN)
		)
		(element P1CMDFULL 1
			(pin P1CMDFULL input)
			(conn P1CMDFULL P1CMDFULL <== MCB P1CMDFULL)
		)
		(element P1CMDINSTR0 1
			(pin P1CMDINSTR0 output)
			(conn P1CMDINSTR0 P1CMDINSTR0 ==> MCB P1CMDINSTR0)
		)
		(element P1CMDINSTR1 1
			(pin P1CMDINSTR1 output)
			(conn P1CMDINSTR1 P1CMDINSTR1 ==> MCB P1CMDINSTR1)
		)
		(element P1CMDINSTR2 1
			(pin P1CMDINSTR2 output)
			(conn P1CMDINSTR2 P1CMDINSTR2 ==> MCB P1CMDINSTR2)
		)
		(element P1CMDRA0 1
			(pin P1CMDRA0 output)
			(conn P1CMDRA0 P1CMDRA0 ==> MCB P1CMDRA0)
		)
		(element P1CMDRA1 1
			(pin P1CMDRA1 output)
			(conn P1CMDRA1 P1CMDRA1 ==> MCB P1CMDRA1)
		)
		(element P1CMDRA2 1
			(pin P1CMDRA2 output)
			(conn P1CMDRA2 P1CMDRA2 ==> MCB P1CMDRA2)
		)
		(element P1CMDRA3 1
			(pin P1CMDRA3 output)
			(conn P1CMDRA3 P1CMDRA3 ==> MCB P1CMDRA3)
		)
		(element P1CMDRA4 1
			(pin P1CMDRA4 output)
			(conn P1CMDRA4 P1CMDRA4 ==> MCB P1CMDRA4)
		)
		(element P1CMDRA5 1
			(pin P1CMDRA5 output)
			(conn P1CMDRA5 P1CMDRA5 ==> MCB P1CMDRA5)
		)
		(element P1CMDRA6 1
			(pin P1CMDRA6 output)
			(conn P1CMDRA6 P1CMDRA6 ==> MCB P1CMDRA6)
		)
		(element P1CMDRA7 1
			(pin P1CMDRA7 output)
			(conn P1CMDRA7 P1CMDRA7 ==> MCB P1CMDRA7)
		)
		(element P1CMDRA8 1
			(pin P1CMDRA8 output)
			(conn P1CMDRA8 P1CMDRA8 ==> MCB P1CMDRA8)
		)
		(element P1CMDRA9 1
			(pin P1CMDRA9 output)
			(conn P1CMDRA9 P1CMDRA9 ==> MCB P1CMDRA9)
		)
		(element P1CMDRA10 1
			(pin P1CMDRA10 output)
			(conn P1CMDRA10 P1CMDRA10 ==> MCB P1CMDRA10)
		)
		(element P1CMDRA11 1
			(pin P1CMDRA11 output)
			(conn P1CMDRA11 P1CMDRA11 ==> MCB P1CMDRA11)
		)
		(element P1CMDRA12 1
			(pin P1CMDRA12 output)
			(conn P1CMDRA12 P1CMDRA12 ==> MCB P1CMDRA12)
		)
		(element P1CMDRA13 1
			(pin P1CMDRA13 output)
			(conn P1CMDRA13 P1CMDRA13 ==> MCB P1CMDRA13)
		)
		(element P1CMDRA14 1
			(pin P1CMDRA14 output)
			(conn P1CMDRA14 P1CMDRA14 ==> MCB P1CMDRA14)
		)
		(element P1RDCLK 1
			(pin P1RDCLK output)
			(conn P1RDCLK P1RDCLK ==> P1RDCLKINV P1RDCLK)
			(conn P1RDCLK P1RDCLK ==> P1RDCLKINV P1RDCLK_B)
		)
		(element P1RDCLKINV 3
			(pin OUT output)
			(pin P1RDCLK input)
			(pin P1RDCLK_B input)
			(cfg P1RDCLK P1RDCLK_B)
			(conn P1RDCLKINV OUT ==> MCB P1RDCLK)
			(conn P1RDCLKINV P1RDCLK <== P1RDCLK P1RDCLK)
			(conn P1RDCLKINV P1RDCLK_B <== P1RDCLK P1RDCLK)
		)
		(element P1RDCOUNT0 1
			(pin P1RDCOUNT0 input)
			(conn P1RDCOUNT0 P1RDCOUNT0 <== MCB P1RDCOUNT0)
		)
		(element P1RDCOUNT1 1
			(pin P1RDCOUNT1 input)
			(conn P1RDCOUNT1 P1RDCOUNT1 <== MCB P1RDCOUNT1)
		)
		(element P1RDCOUNT2 1
			(pin P1RDCOUNT2 input)
			(conn P1RDCOUNT2 P1RDCOUNT2 <== MCB P1RDCOUNT2)
		)
		(element P1RDCOUNT3 1
			(pin P1RDCOUNT3 input)
			(conn P1RDCOUNT3 P1RDCOUNT3 <== MCB P1RDCOUNT3)
		)
		(element P1RDCOUNT4 1
			(pin P1RDCOUNT4 input)
			(conn P1RDCOUNT4 P1RDCOUNT4 <== MCB P1RDCOUNT4)
		)
		(element P1RDCOUNT5 1
			(pin P1RDCOUNT5 input)
			(conn P1RDCOUNT5 P1RDCOUNT5 <== MCB P1RDCOUNT5)
		)
		(element P1RDCOUNT6 1
			(pin P1RDCOUNT6 input)
			(conn P1RDCOUNT6 P1RDCOUNT6 <== MCB P1RDCOUNT6)
		)
		(element P1RDDATA0 1
			(pin P1RDDATA0 input)
			(conn P1RDDATA0 P1RDDATA0 <== MCB P1RDDATA0)
		)
		(element P1RDDATA1 1
			(pin P1RDDATA1 input)
			(conn P1RDDATA1 P1RDDATA1 <== MCB P1RDDATA1)
		)
		(element P1RDDATA2 1
			(pin P1RDDATA2 input)
			(conn P1RDDATA2 P1RDDATA2 <== MCB P1RDDATA2)
		)
		(element P1RDDATA3 1
			(pin P1RDDATA3 input)
			(conn P1RDDATA3 P1RDDATA3 <== MCB P1RDDATA3)
		)
		(element P1RDDATA4 1
			(pin P1RDDATA4 input)
			(conn P1RDDATA4 P1RDDATA4 <== MCB P1RDDATA4)
		)
		(element P1RDDATA5 1
			(pin P1RDDATA5 input)
			(conn P1RDDATA5 P1RDDATA5 <== MCB P1RDDATA5)
		)
		(element P1RDDATA6 1
			(pin P1RDDATA6 input)
			(conn P1RDDATA6 P1RDDATA6 <== MCB P1RDDATA6)
		)
		(element P1RDDATA7 1
			(pin P1RDDATA7 input)
			(conn P1RDDATA7 P1RDDATA7 <== MCB P1RDDATA7)
		)
		(element P1RDDATA8 1
			(pin P1RDDATA8 input)
			(conn P1RDDATA8 P1RDDATA8 <== MCB P1RDDATA8)
		)
		(element P1RDDATA9 1
			(pin P1RDDATA9 input)
			(conn P1RDDATA9 P1RDDATA9 <== MCB P1RDDATA9)
		)
		(element P1RDDATA10 1
			(pin P1RDDATA10 input)
			(conn P1RDDATA10 P1RDDATA10 <== MCB P1RDDATA10)
		)
		(element P1RDDATA11 1
			(pin P1RDDATA11 input)
			(conn P1RDDATA11 P1RDDATA11 <== MCB P1RDDATA11)
		)
		(element P1RDDATA12 1
			(pin P1RDDATA12 input)
			(conn P1RDDATA12 P1RDDATA12 <== MCB P1RDDATA12)
		)
		(element P1RDDATA13 1
			(pin P1RDDATA13 input)
			(conn P1RDDATA13 P1RDDATA13 <== MCB P1RDDATA13)
		)
		(element P1RDDATA14 1
			(pin P1RDDATA14 input)
			(conn P1RDDATA14 P1RDDATA14 <== MCB P1RDDATA14)
		)
		(element P1RDDATA15 1
			(pin P1RDDATA15 input)
			(conn P1RDDATA15 P1RDDATA15 <== MCB P1RDDATA15)
		)
		(element P1RDDATA16 1
			(pin P1RDDATA16 input)
			(conn P1RDDATA16 P1RDDATA16 <== MCB P1RDDATA16)
		)
		(element P1RDDATA17 1
			(pin P1RDDATA17 input)
			(conn P1RDDATA17 P1RDDATA17 <== MCB P1RDDATA17)
		)
		(element P1RDDATA18 1
			(pin P1RDDATA18 input)
			(conn P1RDDATA18 P1RDDATA18 <== MCB P1RDDATA18)
		)
		(element P1RDDATA19 1
			(pin P1RDDATA19 input)
			(conn P1RDDATA19 P1RDDATA19 <== MCB P1RDDATA19)
		)
		(element P1RDDATA20 1
			(pin P1RDDATA20 input)
			(conn P1RDDATA20 P1RDDATA20 <== MCB P1RDDATA20)
		)
		(element P1RDDATA21 1
			(pin P1RDDATA21 input)
			(conn P1RDDATA21 P1RDDATA21 <== MCB P1RDDATA21)
		)
		(element P1RDDATA22 1
			(pin P1RDDATA22 input)
			(conn P1RDDATA22 P1RDDATA22 <== MCB P1RDDATA22)
		)
		(element P1RDDATA23 1
			(pin P1RDDATA23 input)
			(conn P1RDDATA23 P1RDDATA23 <== MCB P1RDDATA23)
		)
		(element P1RDDATA24 1
			(pin P1RDDATA24 input)
			(conn P1RDDATA24 P1RDDATA24 <== MCB P1RDDATA24)
		)
		(element P1RDDATA25 1
			(pin P1RDDATA25 input)
			(conn P1RDDATA25 P1RDDATA25 <== MCB P1RDDATA25)
		)
		(element P1RDDATA26 1
			(pin P1RDDATA26 input)
			(conn P1RDDATA26 P1RDDATA26 <== MCB P1RDDATA26)
		)
		(element P1RDDATA27 1
			(pin P1RDDATA27 input)
			(conn P1RDDATA27 P1RDDATA27 <== MCB P1RDDATA27)
		)
		(element P1RDDATA28 1
			(pin P1RDDATA28 input)
			(conn P1RDDATA28 P1RDDATA28 <== MCB P1RDDATA28)
		)
		(element P1RDDATA29 1
			(pin P1RDDATA29 input)
			(conn P1RDDATA29 P1RDDATA29 <== MCB P1RDDATA29)
		)
		(element P1RDDATA30 1
			(pin P1RDDATA30 input)
			(conn P1RDDATA30 P1RDDATA30 <== MCB P1RDDATA30)
		)
		(element P1RDDATA31 1
			(pin P1RDDATA31 input)
			(conn P1RDDATA31 P1RDDATA31 <== MCB P1RDDATA31)
		)
		(element P1RDEMPTY 1
			(pin P1RDEMPTY input)
			(conn P1RDEMPTY P1RDEMPTY <== MCB P1RDEMPTY)
		)
		(element P1RDEN 1
			(pin P1RDEN output)
			(conn P1RDEN P1RDEN ==> P1RDENINV P1RDEN)
			(conn P1RDEN P1RDEN ==> P1RDENINV P1RDEN_B)
		)
		(element P1RDENINV 3
			(pin OUT output)
			(pin P1RDEN input)
			(pin P1RDEN_B input)
			(cfg P1RDEN P1RDEN_B)
			(conn P1RDENINV OUT ==> MCB P1RDEN)
			(conn P1RDENINV P1RDEN <== P1RDEN P1RDEN)
			(conn P1RDENINV P1RDEN_B <== P1RDEN P1RDEN)
		)
		(element P1RDERROR 1
			(pin P1RDERROR input)
			(conn P1RDERROR P1RDERROR <== MCB P1RDERROR)
		)
		(element P1RDFULL 1
			(pin P1RDFULL input)
			(conn P1RDFULL P1RDFULL <== MCB P1RDFULL)
		)
		(element P1RDOVERFLOW 1
			(pin P1RDOVERFLOW input)
			(conn P1RDOVERFLOW P1RDOVERFLOW <== MCB P1RDOVERFLOW)
		)
		(element P1RTSTENB 1
			(pin P1RTSTENB output)
			(conn P1RTSTENB P1RTSTENB ==> MCB P1RTSTENB)
		)
		(element P1RTSTMODEB0 1
			(pin P1RTSTMODEB0 output)
			(conn P1RTSTMODEB0 P1RTSTMODEB0 ==> MCB P1RTSTMODEB0)
		)
		(element P1RTSTMODEB1 1
			(pin P1RTSTMODEB1 output)
			(conn P1RTSTMODEB1 P1RTSTMODEB1 ==> MCB P1RTSTMODEB1)
		)
		(element P1RTSTMODEB2 1
			(pin P1RTSTMODEB2 output)
			(conn P1RTSTMODEB2 P1RTSTMODEB2 ==> MCB P1RTSTMODEB2)
		)
		(element P1RTSTMODEB3 1
			(pin P1RTSTMODEB3 output)
			(conn P1RTSTMODEB3 P1RTSTMODEB3 ==> MCB P1RTSTMODEB3)
		)
		(element P1RTSTPINENB 1
			(pin P1RTSTPINENB output)
			(conn P1RTSTPINENB P1RTSTPINENB ==> MCB P1RTSTPINENB)
		)
		(element P1RTSTUDMN 1
			(pin P1RTSTUDMN input)
			(conn P1RTSTUDMN P1RTSTUDMN <== MCB P1RTSTUDMN)
		)
		(element P1RTSTUNDERRUN 1
			(pin P1RTSTUNDERRUN input)
			(conn P1RTSTUNDERRUN P1RTSTUNDERRUN <== MCB P1RTSTUNDERRUN)
		)
		(element P1RTSTWRDATA0 1
			(pin P1RTSTWRDATA0 output)
			(conn P1RTSTWRDATA0 P1RTSTWRDATA0 ==> MCB P1RTSTWRDATA0)
		)
		(element P1RTSTWRDATA1 1
			(pin P1RTSTWRDATA1 output)
			(conn P1RTSTWRDATA1 P1RTSTWRDATA1 ==> MCB P1RTSTWRDATA1)
		)
		(element P1RTSTWRDATA2 1
			(pin P1RTSTWRDATA2 output)
			(conn P1RTSTWRDATA2 P1RTSTWRDATA2 ==> MCB P1RTSTWRDATA2)
		)
		(element P1RTSTWRDATA3 1
			(pin P1RTSTWRDATA3 output)
			(conn P1RTSTWRDATA3 P1RTSTWRDATA3 ==> MCB P1RTSTWRDATA3)
		)
		(element P1RTSTWRDATA4 1
			(pin P1RTSTWRDATA4 output)
			(conn P1RTSTWRDATA4 P1RTSTWRDATA4 ==> MCB P1RTSTWRDATA4)
		)
		(element P1RTSTWRDATA5 1
			(pin P1RTSTWRDATA5 output)
			(conn P1RTSTWRDATA5 P1RTSTWRDATA5 ==> MCB P1RTSTWRDATA5)
		)
		(element P1RTSTWRDATA6 1
			(pin P1RTSTWRDATA6 output)
			(conn P1RTSTWRDATA6 P1RTSTWRDATA6 ==> MCB P1RTSTWRDATA6)
		)
		(element P1RTSTWRDATA7 1
			(pin P1RTSTWRDATA7 output)
			(conn P1RTSTWRDATA7 P1RTSTWRDATA7 ==> MCB P1RTSTWRDATA7)
		)
		(element P1RTSTWRDATA8 1
			(pin P1RTSTWRDATA8 output)
			(conn P1RTSTWRDATA8 P1RTSTWRDATA8 ==> MCB P1RTSTWRDATA8)
		)
		(element P1RTSTWRDATA9 1
			(pin P1RTSTWRDATA9 output)
			(conn P1RTSTWRDATA9 P1RTSTWRDATA9 ==> MCB P1RTSTWRDATA9)
		)
		(element P1RTSTWRDATA10 1
			(pin P1RTSTWRDATA10 output)
			(conn P1RTSTWRDATA10 P1RTSTWRDATA10 ==> MCB P1RTSTWRDATA10)
		)
		(element P1RTSTWRDATA11 1
			(pin P1RTSTWRDATA11 output)
			(conn P1RTSTWRDATA11 P1RTSTWRDATA11 ==> MCB P1RTSTWRDATA11)
		)
		(element P1RTSTWRDATA12 1
			(pin P1RTSTWRDATA12 output)
			(conn P1RTSTWRDATA12 P1RTSTWRDATA12 ==> MCB P1RTSTWRDATA12)
		)
		(element P1RTSTWRDATA13 1
			(pin P1RTSTWRDATA13 output)
			(conn P1RTSTWRDATA13 P1RTSTWRDATA13 ==> MCB P1RTSTWRDATA13)
		)
		(element P1RTSTWRDATA14 1
			(pin P1RTSTWRDATA14 output)
			(conn P1RTSTWRDATA14 P1RTSTWRDATA14 ==> MCB P1RTSTWRDATA14)
		)
		(element P1RTSTWRDATA15 1
			(pin P1RTSTWRDATA15 output)
			(conn P1RTSTWRDATA15 P1RTSTWRDATA15 ==> MCB P1RTSTWRDATA15)
		)
		(element P1RTSTWRDATA16 1
			(pin P1RTSTWRDATA16 output)
			(conn P1RTSTWRDATA16 P1RTSTWRDATA16 ==> MCB P1RTSTWRDATA16)
		)
		(element P1RTSTWRDATA17 1
			(pin P1RTSTWRDATA17 output)
			(conn P1RTSTWRDATA17 P1RTSTWRDATA17 ==> MCB P1RTSTWRDATA17)
		)
		(element P1RTSTWRDATA18 1
			(pin P1RTSTWRDATA18 output)
			(conn P1RTSTWRDATA18 P1RTSTWRDATA18 ==> MCB P1RTSTWRDATA18)
		)
		(element P1RTSTWRDATA19 1
			(pin P1RTSTWRDATA19 output)
			(conn P1RTSTWRDATA19 P1RTSTWRDATA19 ==> MCB P1RTSTWRDATA19)
		)
		(element P1RTSTWRDATA20 1
			(pin P1RTSTWRDATA20 output)
			(conn P1RTSTWRDATA20 P1RTSTWRDATA20 ==> MCB P1RTSTWRDATA20)
		)
		(element P1RTSTWRDATA21 1
			(pin P1RTSTWRDATA21 output)
			(conn P1RTSTWRDATA21 P1RTSTWRDATA21 ==> MCB P1RTSTWRDATA21)
		)
		(element P1RTSTWRDATA22 1
			(pin P1RTSTWRDATA22 output)
			(conn P1RTSTWRDATA22 P1RTSTWRDATA22 ==> MCB P1RTSTWRDATA22)
		)
		(element P1RTSTWRDATA23 1
			(pin P1RTSTWRDATA23 output)
			(conn P1RTSTWRDATA23 P1RTSTWRDATA23 ==> MCB P1RTSTWRDATA23)
		)
		(element P1RTSTWRDATA24 1
			(pin P1RTSTWRDATA24 output)
			(conn P1RTSTWRDATA24 P1RTSTWRDATA24 ==> MCB P1RTSTWRDATA24)
		)
		(element P1RTSTWRDATA25 1
			(pin P1RTSTWRDATA25 output)
			(conn P1RTSTWRDATA25 P1RTSTWRDATA25 ==> MCB P1RTSTWRDATA25)
		)
		(element P1RTSTWRDATA26 1
			(pin P1RTSTWRDATA26 output)
			(conn P1RTSTWRDATA26 P1RTSTWRDATA26 ==> MCB P1RTSTWRDATA26)
		)
		(element P1RTSTWRDATA27 1
			(pin P1RTSTWRDATA27 output)
			(conn P1RTSTWRDATA27 P1RTSTWRDATA27 ==> MCB P1RTSTWRDATA27)
		)
		(element P1RTSTWRDATA28 1
			(pin P1RTSTWRDATA28 output)
			(conn P1RTSTWRDATA28 P1RTSTWRDATA28 ==> MCB P1RTSTWRDATA28)
		)
		(element P1RTSTWRDATA29 1
			(pin P1RTSTWRDATA29 output)
			(conn P1RTSTWRDATA29 P1RTSTWRDATA29 ==> MCB P1RTSTWRDATA29)
		)
		(element P1RTSTWRDATA30 1
			(pin P1RTSTWRDATA30 output)
			(conn P1RTSTWRDATA30 P1RTSTWRDATA30 ==> MCB P1RTSTWRDATA30)
		)
		(element P1RTSTWRDATA31 1
			(pin P1RTSTWRDATA31 output)
			(conn P1RTSTWRDATA31 P1RTSTWRDATA31 ==> MCB P1RTSTWRDATA31)
		)
		(element P1RTSTWRMASK0 1
			(pin P1RTSTWRMASK0 output)
			(conn P1RTSTWRMASK0 P1RTSTWRMASK0 ==> MCB P1RTSTWRMASK0)
		)
		(element P1RTSTWRMASK1 1
			(pin P1RTSTWRMASK1 output)
			(conn P1RTSTWRMASK1 P1RTSTWRMASK1 ==> MCB P1RTSTWRMASK1)
		)
		(element P1RTSTWRMASK2 1
			(pin P1RTSTWRMASK2 output)
			(conn P1RTSTWRMASK2 P1RTSTWRMASK2 ==> MCB P1RTSTWRMASK2)
		)
		(element P1RTSTWRMASK3 1
			(pin P1RTSTWRMASK3 output)
			(conn P1RTSTWRMASK3 P1RTSTWRMASK3 ==> MCB P1RTSTWRMASK3)
		)
		(element P1RWRMASK0 1
			(pin P1RWRMASK0 output)
			(conn P1RWRMASK0 P1RWRMASK0 ==> MCB P1RWRMASK0)
		)
		(element P1RWRMASK1 1
			(pin P1RWRMASK1 output)
			(conn P1RWRMASK1 P1RWRMASK1 ==> MCB P1RWRMASK1)
		)
		(element P1RWRMASK2 1
			(pin P1RWRMASK2 output)
			(conn P1RWRMASK2 P1RWRMASK2 ==> MCB P1RWRMASK2)
		)
		(element P1RWRMASK3 1
			(pin P1RWRMASK3 output)
			(conn P1RWRMASK3 P1RWRMASK3 ==> MCB P1RWRMASK3)
		)
		(element P1WRCLK 1
			(pin P1WRCLK output)
			(conn P1WRCLK P1WRCLK ==> P1WRCLKINV P1WRCLK)
			(conn P1WRCLK P1WRCLK ==> P1WRCLKINV P1WRCLK_B)
		)
		(element P1WRCLKINV 3
			(pin OUT output)
			(pin P1WRCLK input)
			(pin P1WRCLK_B input)
			(cfg P1WRCLK P1WRCLK_B)
			(conn P1WRCLKINV OUT ==> MCB P1WRCLK)
			(conn P1WRCLKINV P1WRCLK <== P1WRCLK P1WRCLK)
			(conn P1WRCLKINV P1WRCLK_B <== P1WRCLK P1WRCLK)
		)
		(element P1WRCOUNT0 1
			(pin P1WRCOUNT0 input)
			(conn P1WRCOUNT0 P1WRCOUNT0 <== MCB P1WRCOUNT0)
		)
		(element P1WRCOUNT1 1
			(pin P1WRCOUNT1 input)
			(conn P1WRCOUNT1 P1WRCOUNT1 <== MCB P1WRCOUNT1)
		)
		(element P1WRCOUNT2 1
			(pin P1WRCOUNT2 input)
			(conn P1WRCOUNT2 P1WRCOUNT2 <== MCB P1WRCOUNT2)
		)
		(element P1WRCOUNT3 1
			(pin P1WRCOUNT3 input)
			(conn P1WRCOUNT3 P1WRCOUNT3 <== MCB P1WRCOUNT3)
		)
		(element P1WRCOUNT4 1
			(pin P1WRCOUNT4 input)
			(conn P1WRCOUNT4 P1WRCOUNT4 <== MCB P1WRCOUNT4)
		)
		(element P1WRCOUNT5 1
			(pin P1WRCOUNT5 input)
			(conn P1WRCOUNT5 P1WRCOUNT5 <== MCB P1WRCOUNT5)
		)
		(element P1WRCOUNT6 1
			(pin P1WRCOUNT6 input)
			(conn P1WRCOUNT6 P1WRCOUNT6 <== MCB P1WRCOUNT6)
		)
		(element P1WRDATA0 1
			(pin P1WRDATA0 output)
			(conn P1WRDATA0 P1WRDATA0 ==> MCB P1WRDATA0)
		)
		(element P1WRDATA1 1
			(pin P1WRDATA1 output)
			(conn P1WRDATA1 P1WRDATA1 ==> MCB P1WRDATA1)
		)
		(element P1WRDATA2 1
			(pin P1WRDATA2 output)
			(conn P1WRDATA2 P1WRDATA2 ==> MCB P1WRDATA2)
		)
		(element P1WRDATA3 1
			(pin P1WRDATA3 output)
			(conn P1WRDATA3 P1WRDATA3 ==> MCB P1WRDATA3)
		)
		(element P1WRDATA4 1
			(pin P1WRDATA4 output)
			(conn P1WRDATA4 P1WRDATA4 ==> MCB P1WRDATA4)
		)
		(element P1WRDATA5 1
			(pin P1WRDATA5 output)
			(conn P1WRDATA5 P1WRDATA5 ==> MCB P1WRDATA5)
		)
		(element P1WRDATA6 1
			(pin P1WRDATA6 output)
			(conn P1WRDATA6 P1WRDATA6 ==> MCB P1WRDATA6)
		)
		(element P1WRDATA7 1
			(pin P1WRDATA7 output)
			(conn P1WRDATA7 P1WRDATA7 ==> MCB P1WRDATA7)
		)
		(element P1WRDATA8 1
			(pin P1WRDATA8 output)
			(conn P1WRDATA8 P1WRDATA8 ==> MCB P1WRDATA8)
		)
		(element P1WRDATA9 1
			(pin P1WRDATA9 output)
			(conn P1WRDATA9 P1WRDATA9 ==> MCB P1WRDATA9)
		)
		(element P1WRDATA10 1
			(pin P1WRDATA10 output)
			(conn P1WRDATA10 P1WRDATA10 ==> MCB P1WRDATA10)
		)
		(element P1WRDATA11 1
			(pin P1WRDATA11 output)
			(conn P1WRDATA11 P1WRDATA11 ==> MCB P1WRDATA11)
		)
		(element P1WRDATA12 1
			(pin P1WRDATA12 output)
			(conn P1WRDATA12 P1WRDATA12 ==> MCB P1WRDATA12)
		)
		(element P1WRDATA13 1
			(pin P1WRDATA13 output)
			(conn P1WRDATA13 P1WRDATA13 ==> MCB P1WRDATA13)
		)
		(element P1WRDATA14 1
			(pin P1WRDATA14 output)
			(conn P1WRDATA14 P1WRDATA14 ==> MCB P1WRDATA14)
		)
		(element P1WRDATA15 1
			(pin P1WRDATA15 output)
			(conn P1WRDATA15 P1WRDATA15 ==> MCB P1WRDATA15)
		)
		(element P1WRDATA16 1
			(pin P1WRDATA16 output)
			(conn P1WRDATA16 P1WRDATA16 ==> MCB P1WRDATA16)
		)
		(element P1WRDATA17 1
			(pin P1WRDATA17 output)
			(conn P1WRDATA17 P1WRDATA17 ==> MCB P1WRDATA17)
		)
		(element P1WRDATA18 1
			(pin P1WRDATA18 output)
			(conn P1WRDATA18 P1WRDATA18 ==> MCB P1WRDATA18)
		)
		(element P1WRDATA19 1
			(pin P1WRDATA19 output)
			(conn P1WRDATA19 P1WRDATA19 ==> MCB P1WRDATA19)
		)
		(element P1WRDATA20 1
			(pin P1WRDATA20 output)
			(conn P1WRDATA20 P1WRDATA20 ==> MCB P1WRDATA20)
		)
		(element P1WRDATA21 1
			(pin P1WRDATA21 output)
			(conn P1WRDATA21 P1WRDATA21 ==> MCB P1WRDATA21)
		)
		(element P1WRDATA22 1
			(pin P1WRDATA22 output)
			(conn P1WRDATA22 P1WRDATA22 ==> MCB P1WRDATA22)
		)
		(element P1WRDATA23 1
			(pin P1WRDATA23 output)
			(conn P1WRDATA23 P1WRDATA23 ==> MCB P1WRDATA23)
		)
		(element P1WRDATA24 1
			(pin P1WRDATA24 output)
			(conn P1WRDATA24 P1WRDATA24 ==> MCB P1WRDATA24)
		)
		(element P1WRDATA25 1
			(pin P1WRDATA25 output)
			(conn P1WRDATA25 P1WRDATA25 ==> MCB P1WRDATA25)
		)
		(element P1WRDATA26 1
			(pin P1WRDATA26 output)
			(conn P1WRDATA26 P1WRDATA26 ==> MCB P1WRDATA26)
		)
		(element P1WRDATA27 1
			(pin P1WRDATA27 output)
			(conn P1WRDATA27 P1WRDATA27 ==> MCB P1WRDATA27)
		)
		(element P1WRDATA28 1
			(pin P1WRDATA28 output)
			(conn P1WRDATA28 P1WRDATA28 ==> MCB P1WRDATA28)
		)
		(element P1WRDATA29 1
			(pin P1WRDATA29 output)
			(conn P1WRDATA29 P1WRDATA29 ==> MCB P1WRDATA29)
		)
		(element P1WRDATA30 1
			(pin P1WRDATA30 output)
			(conn P1WRDATA30 P1WRDATA30 ==> MCB P1WRDATA30)
		)
		(element P1WRDATA31 1
			(pin P1WRDATA31 output)
			(conn P1WRDATA31 P1WRDATA31 ==> MCB P1WRDATA31)
		)
		(element P1WREMPTY 1
			(pin P1WREMPTY input)
			(conn P1WREMPTY P1WREMPTY <== MCB P1WREMPTY)
		)
		(element P1WREN 1
			(pin P1WREN output)
			(conn P1WREN P1WREN ==> P1WRENINV P1WREN)
			(conn P1WREN P1WREN ==> P1WRENINV P1WREN_B)
		)
		(element P1WRENINV 3
			(pin OUT output)
			(pin P1WREN input)
			(pin P1WREN_B input)
			(cfg P1WREN P1WREN_B)
			(conn P1WRENINV OUT ==> MCB P1WREN)
			(conn P1WRENINV P1WREN <== P1WREN P1WREN)
			(conn P1WRENINV P1WREN_B <== P1WREN P1WREN)
		)
		(element P1WRERROR 1
			(pin P1WRERROR input)
			(conn P1WRERROR P1WRERROR <== MCB P1WRERROR)
		)
		(element P1WRFULL 1
			(pin P1WRFULL input)
			(conn P1WRFULL P1WRFULL <== MCB P1WRFULL)
		)
		(element P1WRUNDERRUN 1
			(pin P1WRUNDERRUN input)
			(conn P1WRUNDERRUN P1WRUNDERRUN <== MCB P1WRUNDERRUN)
		)
		(element P1WTSTDATA0 1
			(pin P1WTSTDATA0 input)
			(conn P1WTSTDATA0 P1WTSTDATA0 <== MCB P1WTSTDATA0)
		)
		(element P1WTSTDATA1 1
			(pin P1WTSTDATA1 input)
			(conn P1WTSTDATA1 P1WTSTDATA1 <== MCB P1WTSTDATA1)
		)
		(element P1WTSTDATA2 1
			(pin P1WTSTDATA2 input)
			(conn P1WTSTDATA2 P1WTSTDATA2 <== MCB P1WTSTDATA2)
		)
		(element P1WTSTDATA3 1
			(pin P1WTSTDATA3 input)
			(conn P1WTSTDATA3 P1WTSTDATA3 <== MCB P1WTSTDATA3)
		)
		(element P1WTSTDATA4 1
			(pin P1WTSTDATA4 input)
			(conn P1WTSTDATA4 P1WTSTDATA4 <== MCB P1WTSTDATA4)
		)
		(element P1WTSTDATA5 1
			(pin P1WTSTDATA5 input)
			(conn P1WTSTDATA5 P1WTSTDATA5 <== MCB P1WTSTDATA5)
		)
		(element P1WTSTDATA6 1
			(pin P1WTSTDATA6 input)
			(conn P1WTSTDATA6 P1WTSTDATA6 <== MCB P1WTSTDATA6)
		)
		(element P1WTSTDATA7 1
			(pin P1WTSTDATA7 input)
			(conn P1WTSTDATA7 P1WTSTDATA7 <== MCB P1WTSTDATA7)
		)
		(element P1WTSTDATA8 1
			(pin P1WTSTDATA8 input)
			(conn P1WTSTDATA8 P1WTSTDATA8 <== MCB P1WTSTDATA8)
		)
		(element P1WTSTDATA9 1
			(pin P1WTSTDATA9 input)
			(conn P1WTSTDATA9 P1WTSTDATA9 <== MCB P1WTSTDATA9)
		)
		(element P1WTSTDATA10 1
			(pin P1WTSTDATA10 input)
			(conn P1WTSTDATA10 P1WTSTDATA10 <== MCB P1WTSTDATA10)
		)
		(element P1WTSTDATA11 1
			(pin P1WTSTDATA11 input)
			(conn P1WTSTDATA11 P1WTSTDATA11 <== MCB P1WTSTDATA11)
		)
		(element P1WTSTDATA12 1
			(pin P1WTSTDATA12 input)
			(conn P1WTSTDATA12 P1WTSTDATA12 <== MCB P1WTSTDATA12)
		)
		(element P1WTSTDATA13 1
			(pin P1WTSTDATA13 input)
			(conn P1WTSTDATA13 P1WTSTDATA13 <== MCB P1WTSTDATA13)
		)
		(element P1WTSTDATA14 1
			(pin P1WTSTDATA14 input)
			(conn P1WTSTDATA14 P1WTSTDATA14 <== MCB P1WTSTDATA14)
		)
		(element P1WTSTDATA15 1
			(pin P1WTSTDATA15 input)
			(conn P1WTSTDATA15 P1WTSTDATA15 <== MCB P1WTSTDATA15)
		)
		(element P1WTSTDATA16 1
			(pin P1WTSTDATA16 input)
			(conn P1WTSTDATA16 P1WTSTDATA16 <== MCB P1WTSTDATA16)
		)
		(element P1WTSTDATA17 1
			(pin P1WTSTDATA17 input)
			(conn P1WTSTDATA17 P1WTSTDATA17 <== MCB P1WTSTDATA17)
		)
		(element P1WTSTDATA18 1
			(pin P1WTSTDATA18 input)
			(conn P1WTSTDATA18 P1WTSTDATA18 <== MCB P1WTSTDATA18)
		)
		(element P1WTSTDATA19 1
			(pin P1WTSTDATA19 input)
			(conn P1WTSTDATA19 P1WTSTDATA19 <== MCB P1WTSTDATA19)
		)
		(element P1WTSTDATA20 1
			(pin P1WTSTDATA20 input)
			(conn P1WTSTDATA20 P1WTSTDATA20 <== MCB P1WTSTDATA20)
		)
		(element P1WTSTDATA21 1
			(pin P1WTSTDATA21 input)
			(conn P1WTSTDATA21 P1WTSTDATA21 <== MCB P1WTSTDATA21)
		)
		(element P1WTSTDATA22 1
			(pin P1WTSTDATA22 input)
			(conn P1WTSTDATA22 P1WTSTDATA22 <== MCB P1WTSTDATA22)
		)
		(element P1WTSTDATA23 1
			(pin P1WTSTDATA23 input)
			(conn P1WTSTDATA23 P1WTSTDATA23 <== MCB P1WTSTDATA23)
		)
		(element P1WTSTDATA24 1
			(pin P1WTSTDATA24 input)
			(conn P1WTSTDATA24 P1WTSTDATA24 <== MCB P1WTSTDATA24)
		)
		(element P1WTSTDATA25 1
			(pin P1WTSTDATA25 input)
			(conn P1WTSTDATA25 P1WTSTDATA25 <== MCB P1WTSTDATA25)
		)
		(element P1WTSTDATA26 1
			(pin P1WTSTDATA26 input)
			(conn P1WTSTDATA26 P1WTSTDATA26 <== MCB P1WTSTDATA26)
		)
		(element P1WTSTDATA27 1
			(pin P1WTSTDATA27 input)
			(conn P1WTSTDATA27 P1WTSTDATA27 <== MCB P1WTSTDATA27)
		)
		(element P1WTSTDATA28 1
			(pin P1WTSTDATA28 input)
			(conn P1WTSTDATA28 P1WTSTDATA28 <== MCB P1WTSTDATA28)
		)
		(element P1WTSTDATA29 1
			(pin P1WTSTDATA29 input)
			(conn P1WTSTDATA29 P1WTSTDATA29 <== MCB P1WTSTDATA29)
		)
		(element P1WTSTDATA30 1
			(pin P1WTSTDATA30 input)
			(conn P1WTSTDATA30 P1WTSTDATA30 <== MCB P1WTSTDATA30)
		)
		(element P1WTSTDATA31 1
			(pin P1WTSTDATA31 input)
			(conn P1WTSTDATA31 P1WTSTDATA31 <== MCB P1WTSTDATA31)
		)
		(element P1WTSTENB 1
			(pin P1WTSTENB output)
			(conn P1WTSTENB P1WTSTENB ==> MCB P1WTSTENB)
		)
		(element P1WTSTLDMN 1
			(pin P1WTSTLDMN input)
			(conn P1WTSTLDMN P1WTSTLDMN <== MCB P1WTSTLDMN)
		)
		(element P1WTSTMODEB0 1
			(pin P1WTSTMODEB0 output)
			(conn P1WTSTMODEB0 P1WTSTMODEB0 ==> MCB P1WTSTMODEB0)
		)
		(element P1WTSTMODEB1 1
			(pin P1WTSTMODEB1 output)
			(conn P1WTSTMODEB1 P1WTSTMODEB1 ==> MCB P1WTSTMODEB1)
		)
		(element P1WTSTMODEB2 1
			(pin P1WTSTMODEB2 output)
			(conn P1WTSTMODEB2 P1WTSTMODEB2 ==> MCB P1WTSTMODEB2)
		)
		(element P1WTSTMODEB3 1
			(pin P1WTSTMODEB3 output)
			(conn P1WTSTMODEB3 P1WTSTMODEB3 ==> MCB P1WTSTMODEB3)
		)
		(element P1WTSTOVERFLOW 1
			(pin P1WTSTOVERFLOW input)
			(conn P1WTSTOVERFLOW P1WTSTOVERFLOW <== MCB P1WTSTOVERFLOW)
		)
		(element P1WTSTPINENB 1
			(pin P1WTSTPINENB output)
			(conn P1WTSTPINENB P1WTSTPINENB ==> MCB P1WTSTPINENB)
		)
		(element P2ARBEN 1
			(pin P2ARBEN output)
			(conn P2ARBEN P2ARBEN ==> MCB P2ARBEN)
		)
		(element P2CLK 1
			(pin P2CLK output)
			(conn P2CLK P2CLK ==> P2CLKINV P2CLK)
			(conn P2CLK P2CLK ==> P2CLKINV P2CLK_B)
		)
		(element P2CLKINV 3
			(pin OUT output)
			(pin P2CLK input)
			(pin P2CLK_B input)
			(cfg P2CLK P2CLK_B)
			(conn P2CLKINV OUT ==> MCB P2CLK)
			(conn P2CLKINV P2CLK <== P2CLK P2CLK)
			(conn P2CLKINV P2CLK_B <== P2CLK P2CLK)
		)
		(element P2CMDBA0 1
			(pin P2CMDBA0 output)
			(conn P2CMDBA0 P2CMDBA0 ==> MCB P2CMDBA0)
		)
		(element P2CMDBA1 1
			(pin P2CMDBA1 output)
			(conn P2CMDBA1 P2CMDBA1 ==> MCB P2CMDBA1)
		)
		(element P2CMDBA2 1
			(pin P2CMDBA2 output)
			(conn P2CMDBA2 P2CMDBA2 ==> MCB P2CMDBA2)
		)
		(element P2CMDBL0 1
			(pin P2CMDBL0 output)
			(conn P2CMDBL0 P2CMDBL0 ==> MCB P2CMDBL0)
		)
		(element P2CMDBL1 1
			(pin P2CMDBL1 output)
			(conn P2CMDBL1 P2CMDBL1 ==> MCB P2CMDBL1)
		)
		(element P2CMDBL2 1
			(pin P2CMDBL2 output)
			(conn P2CMDBL2 P2CMDBL2 ==> MCB P2CMDBL2)
		)
		(element P2CMDBL3 1
			(pin P2CMDBL3 output)
			(conn P2CMDBL3 P2CMDBL3 ==> MCB P2CMDBL3)
		)
		(element P2CMDBL4 1
			(pin P2CMDBL4 output)
			(conn P2CMDBL4 P2CMDBL4 ==> MCB P2CMDBL4)
		)
		(element P2CMDBL5 1
			(pin P2CMDBL5 output)
			(conn P2CMDBL5 P2CMDBL5 ==> MCB P2CMDBL5)
		)
		(element P2CMDCA0 1
			(pin P2CMDCA0 output)
			(conn P2CMDCA0 P2CMDCA0 ==> MCB P2CMDCA0)
		)
		(element P2CMDCA1 1
			(pin P2CMDCA1 output)
			(conn P2CMDCA1 P2CMDCA1 ==> MCB P2CMDCA1)
		)
		(element P2CMDCA2 1
			(pin P2CMDCA2 output)
			(conn P2CMDCA2 P2CMDCA2 ==> MCB P2CMDCA2)
		)
		(element P2CMDCA3 1
			(pin P2CMDCA3 output)
			(conn P2CMDCA3 P2CMDCA3 ==> MCB P2CMDCA3)
		)
		(element P2CMDCA4 1
			(pin P2CMDCA4 output)
			(conn P2CMDCA4 P2CMDCA4 ==> MCB P2CMDCA4)
		)
		(element P2CMDCA5 1
			(pin P2CMDCA5 output)
			(conn P2CMDCA5 P2CMDCA5 ==> MCB P2CMDCA5)
		)
		(element P2CMDCA6 1
			(pin P2CMDCA6 output)
			(conn P2CMDCA6 P2CMDCA6 ==> MCB P2CMDCA6)
		)
		(element P2CMDCA7 1
			(pin P2CMDCA7 output)
			(conn P2CMDCA7 P2CMDCA7 ==> MCB P2CMDCA7)
		)
		(element P2CMDCA8 1
			(pin P2CMDCA8 output)
			(conn P2CMDCA8 P2CMDCA8 ==> MCB P2CMDCA8)
		)
		(element P2CMDCA9 1
			(pin P2CMDCA9 output)
			(conn P2CMDCA9 P2CMDCA9 ==> MCB P2CMDCA9)
		)
		(element P2CMDCA10 1
			(pin P2CMDCA10 output)
			(conn P2CMDCA10 P2CMDCA10 ==> MCB P2CMDCA10)
		)
		(element P2CMDCA11 1
			(pin P2CMDCA11 output)
			(conn P2CMDCA11 P2CMDCA11 ==> MCB P2CMDCA11)
		)
		(element P2CMDCLK 1
			(pin P2CMDCLK output)
			(conn P2CMDCLK P2CMDCLK ==> P2CMDCLKINV P2CMDCLK)
			(conn P2CMDCLK P2CMDCLK ==> P2CMDCLKINV P2CMDCLK_B)
		)
		(element P2CMDCLKINV 3
			(pin OUT output)
			(pin P2CMDCLK input)
			(pin P2CMDCLK_B input)
			(cfg P2CMDCLK P2CMDCLK_B)
			(conn P2CMDCLKINV OUT ==> MCB P2CMDCLK)
			(conn P2CMDCLKINV P2CMDCLK <== P2CMDCLK P2CMDCLK)
			(conn P2CMDCLKINV P2CMDCLK_B <== P2CMDCLK P2CMDCLK)
		)
		(element P2CMDEMPTY 1
			(pin P2CMDEMPTY input)
			(conn P2CMDEMPTY P2CMDEMPTY <== MCB P2CMDEMPTY)
		)
		(element P2CMDEN 1
			(pin P2CMDEN output)
			(conn P2CMDEN P2CMDEN ==> P2CMDENINV P2CMDEN)
			(conn P2CMDEN P2CMDEN ==> P2CMDENINV P2CMDEN_B)
		)
		(element P2CMDENINV 3
			(pin OUT output)
			(pin P2CMDEN input)
			(pin P2CMDEN_B input)
			(cfg P2CMDEN P2CMDEN_B)
			(conn P2CMDENINV OUT ==> MCB P2CMDEN)
			(conn P2CMDENINV P2CMDEN <== P2CMDEN P2CMDEN)
			(conn P2CMDENINV P2CMDEN_B <== P2CMDEN P2CMDEN)
		)
		(element P2CMDFULL 1
			(pin P2CMDFULL input)
			(conn P2CMDFULL P2CMDFULL <== MCB P2CMDFULL)
		)
		(element P2CMDINSTR0 1
			(pin P2CMDINSTR0 output)
			(conn P2CMDINSTR0 P2CMDINSTR0 ==> MCB P2CMDINSTR0)
		)
		(element P2CMDINSTR1 1
			(pin P2CMDINSTR1 output)
			(conn P2CMDINSTR1 P2CMDINSTR1 ==> MCB P2CMDINSTR1)
		)
		(element P2CMDINSTR2 1
			(pin P2CMDINSTR2 output)
			(conn P2CMDINSTR2 P2CMDINSTR2 ==> MCB P2CMDINSTR2)
		)
		(element P2CMDRA0 1
			(pin P2CMDRA0 output)
			(conn P2CMDRA0 P2CMDRA0 ==> MCB P2CMDRA0)
		)
		(element P2CMDRA1 1
			(pin P2CMDRA1 output)
			(conn P2CMDRA1 P2CMDRA1 ==> MCB P2CMDRA1)
		)
		(element P2CMDRA2 1
			(pin P2CMDRA2 output)
			(conn P2CMDRA2 P2CMDRA2 ==> MCB P2CMDRA2)
		)
		(element P2CMDRA3 1
			(pin P2CMDRA3 output)
			(conn P2CMDRA3 P2CMDRA3 ==> MCB P2CMDRA3)
		)
		(element P2CMDRA4 1
			(pin P2CMDRA4 output)
			(conn P2CMDRA4 P2CMDRA4 ==> MCB P2CMDRA4)
		)
		(element P2CMDRA5 1
			(pin P2CMDRA5 output)
			(conn P2CMDRA5 P2CMDRA5 ==> MCB P2CMDRA5)
		)
		(element P2CMDRA6 1
			(pin P2CMDRA6 output)
			(conn P2CMDRA6 P2CMDRA6 ==> MCB P2CMDRA6)
		)
		(element P2CMDRA7 1
			(pin P2CMDRA7 output)
			(conn P2CMDRA7 P2CMDRA7 ==> MCB P2CMDRA7)
		)
		(element P2CMDRA8 1
			(pin P2CMDRA8 output)
			(conn P2CMDRA8 P2CMDRA8 ==> MCB P2CMDRA8)
		)
		(element P2CMDRA9 1
			(pin P2CMDRA9 output)
			(conn P2CMDRA9 P2CMDRA9 ==> MCB P2CMDRA9)
		)
		(element P2CMDRA10 1
			(pin P2CMDRA10 output)
			(conn P2CMDRA10 P2CMDRA10 ==> MCB P2CMDRA10)
		)
		(element P2CMDRA11 1
			(pin P2CMDRA11 output)
			(conn P2CMDRA11 P2CMDRA11 ==> MCB P2CMDRA11)
		)
		(element P2CMDRA12 1
			(pin P2CMDRA12 output)
			(conn P2CMDRA12 P2CMDRA12 ==> MCB P2CMDRA12)
		)
		(element P2CMDRA13 1
			(pin P2CMDRA13 output)
			(conn P2CMDRA13 P2CMDRA13 ==> MCB P2CMDRA13)
		)
		(element P2CMDRA14 1
			(pin P2CMDRA14 output)
			(conn P2CMDRA14 P2CMDRA14 ==> MCB P2CMDRA14)
		)
		(element P2COUNT0 1
			(pin P2COUNT0 input)
			(conn P2COUNT0 P2COUNT0 <== MCB P2COUNT0)
		)
		(element P2COUNT1 1
			(pin P2COUNT1 input)
			(conn P2COUNT1 P2COUNT1 <== MCB P2COUNT1)
		)
		(element P2COUNT2 1
			(pin P2COUNT2 input)
			(conn P2COUNT2 P2COUNT2 <== MCB P2COUNT2)
		)
		(element P2COUNT3 1
			(pin P2COUNT3 input)
			(conn P2COUNT3 P2COUNT3 <== MCB P2COUNT3)
		)
		(element P2COUNT4 1
			(pin P2COUNT4 input)
			(conn P2COUNT4 P2COUNT4 <== MCB P2COUNT4)
		)
		(element P2COUNT5 1
			(pin P2COUNT5 input)
			(conn P2COUNT5 P2COUNT5 <== MCB P2COUNT5)
		)
		(element P2COUNT6 1
			(pin P2COUNT6 input)
			(conn P2COUNT6 P2COUNT6 <== MCB P2COUNT6)
		)
		(element P2EMPTY 1
			(pin P2EMPTY input)
			(conn P2EMPTY P2EMPTY <== MCB P2EMPTY)
		)
		(element P2EN 1
			(pin P2EN output)
			(conn P2EN P2EN ==> P2ENINV P2EN)
			(conn P2EN P2EN ==> P2ENINV P2EN_B)
		)
		(element P2ENINV 3
			(pin OUT output)
			(pin P2EN input)
			(pin P2EN_B input)
			(cfg P2EN P2EN_B)
			(conn P2ENINV OUT ==> MCB P2EN)
			(conn P2ENINV P2EN <== P2EN P2EN)
			(conn P2ENINV P2EN_B <== P2EN P2EN)
		)
		(element P2ERROR 1
			(pin P2ERROR input)
			(conn P2ERROR P2ERROR <== MCB P2ERROR)
		)
		(element P2FULL 1
			(pin P2FULL input)
			(conn P2FULL P2FULL <== MCB P2FULL)
		)
		(element P2RDDATA0 1
			(pin P2RDDATA0 input)
			(conn P2RDDATA0 P2RDDATA0 <== MCB P2RDDATA0)
		)
		(element P2RDDATA1 1
			(pin P2RDDATA1 input)
			(conn P2RDDATA1 P2RDDATA1 <== MCB P2RDDATA1)
		)
		(element P2RDDATA2 1
			(pin P2RDDATA2 input)
			(conn P2RDDATA2 P2RDDATA2 <== MCB P2RDDATA2)
		)
		(element P2RDDATA3 1
			(pin P2RDDATA3 input)
			(conn P2RDDATA3 P2RDDATA3 <== MCB P2RDDATA3)
		)
		(element P2RDDATA4 1
			(pin P2RDDATA4 input)
			(conn P2RDDATA4 P2RDDATA4 <== MCB P2RDDATA4)
		)
		(element P2RDDATA5 1
			(pin P2RDDATA5 input)
			(conn P2RDDATA5 P2RDDATA5 <== MCB P2RDDATA5)
		)
		(element P2RDDATA6 1
			(pin P2RDDATA6 input)
			(conn P2RDDATA6 P2RDDATA6 <== MCB P2RDDATA6)
		)
		(element P2RDDATA7 1
			(pin P2RDDATA7 input)
			(conn P2RDDATA7 P2RDDATA7 <== MCB P2RDDATA7)
		)
		(element P2RDDATA8 1
			(pin P2RDDATA8 input)
			(conn P2RDDATA8 P2RDDATA8 <== MCB P2RDDATA8)
		)
		(element P2RDDATA9 1
			(pin P2RDDATA9 input)
			(conn P2RDDATA9 P2RDDATA9 <== MCB P2RDDATA9)
		)
		(element P2RDDATA10 1
			(pin P2RDDATA10 input)
			(conn P2RDDATA10 P2RDDATA10 <== MCB P2RDDATA10)
		)
		(element P2RDDATA11 1
			(pin P2RDDATA11 input)
			(conn P2RDDATA11 P2RDDATA11 <== MCB P2RDDATA11)
		)
		(element P2RDDATA12 1
			(pin P2RDDATA12 input)
			(conn P2RDDATA12 P2RDDATA12 <== MCB P2RDDATA12)
		)
		(element P2RDDATA13 1
			(pin P2RDDATA13 input)
			(conn P2RDDATA13 P2RDDATA13 <== MCB P2RDDATA13)
		)
		(element P2RDDATA14 1
			(pin P2RDDATA14 input)
			(conn P2RDDATA14 P2RDDATA14 <== MCB P2RDDATA14)
		)
		(element P2RDDATA15 1
			(pin P2RDDATA15 input)
			(conn P2RDDATA15 P2RDDATA15 <== MCB P2RDDATA15)
		)
		(element P2RDDATA16 1
			(pin P2RDDATA16 input)
			(conn P2RDDATA16 P2RDDATA16 <== MCB P2RDDATA16)
		)
		(element P2RDDATA17 1
			(pin P2RDDATA17 input)
			(conn P2RDDATA17 P2RDDATA17 <== MCB P2RDDATA17)
		)
		(element P2RDDATA18 1
			(pin P2RDDATA18 input)
			(conn P2RDDATA18 P2RDDATA18 <== MCB P2RDDATA18)
		)
		(element P2RDDATA19 1
			(pin P2RDDATA19 input)
			(conn P2RDDATA19 P2RDDATA19 <== MCB P2RDDATA19)
		)
		(element P2RDDATA20 1
			(pin P2RDDATA20 input)
			(conn P2RDDATA20 P2RDDATA20 <== MCB P2RDDATA20)
		)
		(element P2RDDATA21 1
			(pin P2RDDATA21 input)
			(conn P2RDDATA21 P2RDDATA21 <== MCB P2RDDATA21)
		)
		(element P2RDDATA22 1
			(pin P2RDDATA22 input)
			(conn P2RDDATA22 P2RDDATA22 <== MCB P2RDDATA22)
		)
		(element P2RDDATA23 1
			(pin P2RDDATA23 input)
			(conn P2RDDATA23 P2RDDATA23 <== MCB P2RDDATA23)
		)
		(element P2RDDATA24 1
			(pin P2RDDATA24 input)
			(conn P2RDDATA24 P2RDDATA24 <== MCB P2RDDATA24)
		)
		(element P2RDDATA25 1
			(pin P2RDDATA25 input)
			(conn P2RDDATA25 P2RDDATA25 <== MCB P2RDDATA25)
		)
		(element P2RDDATA26 1
			(pin P2RDDATA26 input)
			(conn P2RDDATA26 P2RDDATA26 <== MCB P2RDDATA26)
		)
		(element P2RDDATA27 1
			(pin P2RDDATA27 input)
			(conn P2RDDATA27 P2RDDATA27 <== MCB P2RDDATA27)
		)
		(element P2RDDATA28 1
			(pin P2RDDATA28 input)
			(conn P2RDDATA28 P2RDDATA28 <== MCB P2RDDATA28)
		)
		(element P2RDDATA29 1
			(pin P2RDDATA29 input)
			(conn P2RDDATA29 P2RDDATA29 <== MCB P2RDDATA29)
		)
		(element P2RDDATA30 1
			(pin P2RDDATA30 input)
			(conn P2RDDATA30 P2RDDATA30 <== MCB P2RDDATA30)
		)
		(element P2RDDATA31 1
			(pin P2RDDATA31 input)
			(conn P2RDDATA31 P2RDDATA31 <== MCB P2RDDATA31)
		)
		(element P2RDOVERFLOW 1
			(pin P2RDOVERFLOW input)
			(conn P2RDOVERFLOW P2RDOVERFLOW <== MCB P2RDOVERFLOW)
		)
		(element P2TSTENB 1
			(pin P2TSTENB output)
			(conn P2TSTENB P2TSTENB ==> MCB P2TSTENB)
		)
		(element P2TSTMODEB0 1
			(pin P2TSTMODEB0 output)
			(conn P2TSTMODEB0 P2TSTMODEB0 ==> MCB P2TSTMODEB0)
		)
		(element P2TSTMODEB1 1
			(pin P2TSTMODEB1 output)
			(conn P2TSTMODEB1 P2TSTMODEB1 ==> MCB P2TSTMODEB1)
		)
		(element P2TSTMODEB2 1
			(pin P2TSTMODEB2 output)
			(conn P2TSTMODEB2 P2TSTMODEB2 ==> MCB P2TSTMODEB2)
		)
		(element P2TSTMODEB3 1
			(pin P2TSTMODEB3 output)
			(conn P2TSTMODEB3 P2TSTMODEB3 ==> MCB P2TSTMODEB3)
		)
		(element P2TSTPINENB 1
			(pin P2TSTPINENB output)
			(conn P2TSTPINENB P2TSTPINENB ==> MCB P2TSTPINENB)
		)
		(element P2TSTUDMP 1
			(pin P2TSTUDMP input)
			(conn P2TSTUDMP P2TSTUDMP <== MCB P2TSTUDMP)
		)
		(element P2WRDATA0 1
			(pin P2WRDATA0 output)
			(conn P2WRDATA0 P2WRDATA0 ==> MCB P2WRDATA0)
		)
		(element P2WRDATA1 1
			(pin P2WRDATA1 output)
			(conn P2WRDATA1 P2WRDATA1 ==> MCB P2WRDATA1)
		)
		(element P2WRDATA2 1
			(pin P2WRDATA2 output)
			(conn P2WRDATA2 P2WRDATA2 ==> MCB P2WRDATA2)
		)
		(element P2WRDATA3 1
			(pin P2WRDATA3 output)
			(conn P2WRDATA3 P2WRDATA3 ==> MCB P2WRDATA3)
		)
		(element P2WRDATA4 1
			(pin P2WRDATA4 output)
			(conn P2WRDATA4 P2WRDATA4 ==> MCB P2WRDATA4)
		)
		(element P2WRDATA5 1
			(pin P2WRDATA5 output)
			(conn P2WRDATA5 P2WRDATA5 ==> MCB P2WRDATA5)
		)
		(element P2WRDATA6 1
			(pin P2WRDATA6 output)
			(conn P2WRDATA6 P2WRDATA6 ==> MCB P2WRDATA6)
		)
		(element P2WRDATA7 1
			(pin P2WRDATA7 output)
			(conn P2WRDATA7 P2WRDATA7 ==> MCB P2WRDATA7)
		)
		(element P2WRDATA8 1
			(pin P2WRDATA8 output)
			(conn P2WRDATA8 P2WRDATA8 ==> MCB P2WRDATA8)
		)
		(element P2WRDATA9 1
			(pin P2WRDATA9 output)
			(conn P2WRDATA9 P2WRDATA9 ==> MCB P2WRDATA9)
		)
		(element P2WRDATA10 1
			(pin P2WRDATA10 output)
			(conn P2WRDATA10 P2WRDATA10 ==> MCB P2WRDATA10)
		)
		(element P2WRDATA11 1
			(pin P2WRDATA11 output)
			(conn P2WRDATA11 P2WRDATA11 ==> MCB P2WRDATA11)
		)
		(element P2WRDATA12 1
			(pin P2WRDATA12 output)
			(conn P2WRDATA12 P2WRDATA12 ==> MCB P2WRDATA12)
		)
		(element P2WRDATA13 1
			(pin P2WRDATA13 output)
			(conn P2WRDATA13 P2WRDATA13 ==> MCB P2WRDATA13)
		)
		(element P2WRDATA14 1
			(pin P2WRDATA14 output)
			(conn P2WRDATA14 P2WRDATA14 ==> MCB P2WRDATA14)
		)
		(element P2WRDATA15 1
			(pin P2WRDATA15 output)
			(conn P2WRDATA15 P2WRDATA15 ==> MCB P2WRDATA15)
		)
		(element P2WRDATA16 1
			(pin P2WRDATA16 output)
			(conn P2WRDATA16 P2WRDATA16 ==> MCB P2WRDATA16)
		)
		(element P2WRDATA17 1
			(pin P2WRDATA17 output)
			(conn P2WRDATA17 P2WRDATA17 ==> MCB P2WRDATA17)
		)
		(element P2WRDATA18 1
			(pin P2WRDATA18 output)
			(conn P2WRDATA18 P2WRDATA18 ==> MCB P2WRDATA18)
		)
		(element P2WRDATA19 1
			(pin P2WRDATA19 output)
			(conn P2WRDATA19 P2WRDATA19 ==> MCB P2WRDATA19)
		)
		(element P2WRDATA20 1
			(pin P2WRDATA20 output)
			(conn P2WRDATA20 P2WRDATA20 ==> MCB P2WRDATA20)
		)
		(element P2WRDATA21 1
			(pin P2WRDATA21 output)
			(conn P2WRDATA21 P2WRDATA21 ==> MCB P2WRDATA21)
		)
		(element P2WRDATA22 1
			(pin P2WRDATA22 output)
			(conn P2WRDATA22 P2WRDATA22 ==> MCB P2WRDATA22)
		)
		(element P2WRDATA23 1
			(pin P2WRDATA23 output)
			(conn P2WRDATA23 P2WRDATA23 ==> MCB P2WRDATA23)
		)
		(element P2WRDATA24 1
			(pin P2WRDATA24 output)
			(conn P2WRDATA24 P2WRDATA24 ==> MCB P2WRDATA24)
		)
		(element P2WRDATA25 1
			(pin P2WRDATA25 output)
			(conn P2WRDATA25 P2WRDATA25 ==> MCB P2WRDATA25)
		)
		(element P2WRDATA26 1
			(pin P2WRDATA26 output)
			(conn P2WRDATA26 P2WRDATA26 ==> MCB P2WRDATA26)
		)
		(element P2WRDATA27 1
			(pin P2WRDATA27 output)
			(conn P2WRDATA27 P2WRDATA27 ==> MCB P2WRDATA27)
		)
		(element P2WRDATA28 1
			(pin P2WRDATA28 output)
			(conn P2WRDATA28 P2WRDATA28 ==> MCB P2WRDATA28)
		)
		(element P2WRDATA29 1
			(pin P2WRDATA29 output)
			(conn P2WRDATA29 P2WRDATA29 ==> MCB P2WRDATA29)
		)
		(element P2WRDATA30 1
			(pin P2WRDATA30 output)
			(conn P2WRDATA30 P2WRDATA30 ==> MCB P2WRDATA30)
		)
		(element P2WRDATA31 1
			(pin P2WRDATA31 output)
			(conn P2WRDATA31 P2WRDATA31 ==> MCB P2WRDATA31)
		)
		(element P2WRMASK0 1
			(pin P2WRMASK0 output)
			(conn P2WRMASK0 P2WRMASK0 ==> MCB P2WRMASK0)
		)
		(element P2WRMASK1 1
			(pin P2WRMASK1 output)
			(conn P2WRMASK1 P2WRMASK1 ==> MCB P2WRMASK1)
		)
		(element P2WRMASK2 1
			(pin P2WRMASK2 output)
			(conn P2WRMASK2 P2WRMASK2 ==> MCB P2WRMASK2)
		)
		(element P2WRMASK3 1
			(pin P2WRMASK3 output)
			(conn P2WRMASK3 P2WRMASK3 ==> MCB P2WRMASK3)
		)
		(element P2WRUNDERRUN 1
			(pin P2WRUNDERRUN input)
			(conn P2WRUNDERRUN P2WRUNDERRUN <== MCB P2WRUNDERRUN)
		)
		(element P3ARBEN 1
			(pin P3ARBEN output)
			(conn P3ARBEN P3ARBEN ==> MCB P3ARBEN)
		)
		(element P3CLK 1
			(pin P3CLK output)
			(conn P3CLK P3CLK ==> P3CLKINV P3CLK)
			(conn P3CLK P3CLK ==> P3CLKINV P3CLK_B)
		)
		(element P3CLKINV 3
			(pin OUT output)
			(pin P3CLK input)
			(pin P3CLK_B input)
			(cfg P3CLK P3CLK_B)
			(conn P3CLKINV OUT ==> MCB P3CLK)
			(conn P3CLKINV P3CLK <== P3CLK P3CLK)
			(conn P3CLKINV P3CLK_B <== P3CLK P3CLK)
		)
		(element P3CMDBA0 1
			(pin P3CMDBA0 output)
			(conn P3CMDBA0 P3CMDBA0 ==> MCB P3CMDBA0)
		)
		(element P3CMDBA1 1
			(pin P3CMDBA1 output)
			(conn P3CMDBA1 P3CMDBA1 ==> MCB P3CMDBA1)
		)
		(element P3CMDBA2 1
			(pin P3CMDBA2 output)
			(conn P3CMDBA2 P3CMDBA2 ==> MCB P3CMDBA2)
		)
		(element P3CMDBL0 1
			(pin P3CMDBL0 output)
			(conn P3CMDBL0 P3CMDBL0 ==> MCB P3CMDBL0)
		)
		(element P3CMDBL1 1
			(pin P3CMDBL1 output)
			(conn P3CMDBL1 P3CMDBL1 ==> MCB P3CMDBL1)
		)
		(element P3CMDBL2 1
			(pin P3CMDBL2 output)
			(conn P3CMDBL2 P3CMDBL2 ==> MCB P3CMDBL2)
		)
		(element P3CMDBL3 1
			(pin P3CMDBL3 output)
			(conn P3CMDBL3 P3CMDBL3 ==> MCB P3CMDBL3)
		)
		(element P3CMDBL4 1
			(pin P3CMDBL4 output)
			(conn P3CMDBL4 P3CMDBL4 ==> MCB P3CMDBL4)
		)
		(element P3CMDBL5 1
			(pin P3CMDBL5 output)
			(conn P3CMDBL5 P3CMDBL5 ==> MCB P3CMDBL5)
		)
		(element P3CMDCA0 1
			(pin P3CMDCA0 output)
			(conn P3CMDCA0 P3CMDCA0 ==> MCB P3CMDCA0)
		)
		(element P3CMDCA1 1
			(pin P3CMDCA1 output)
			(conn P3CMDCA1 P3CMDCA1 ==> MCB P3CMDCA1)
		)
		(element P3CMDCA2 1
			(pin P3CMDCA2 output)
			(conn P3CMDCA2 P3CMDCA2 ==> MCB P3CMDCA2)
		)
		(element P3CMDCA3 1
			(pin P3CMDCA3 output)
			(conn P3CMDCA3 P3CMDCA3 ==> MCB P3CMDCA3)
		)
		(element P3CMDCA4 1
			(pin P3CMDCA4 output)
			(conn P3CMDCA4 P3CMDCA4 ==> MCB P3CMDCA4)
		)
		(element P3CMDCA5 1
			(pin P3CMDCA5 output)
			(conn P3CMDCA5 P3CMDCA5 ==> MCB P3CMDCA5)
		)
		(element P3CMDCA6 1
			(pin P3CMDCA6 output)
			(conn P3CMDCA6 P3CMDCA6 ==> MCB P3CMDCA6)
		)
		(element P3CMDCA7 1
			(pin P3CMDCA7 output)
			(conn P3CMDCA7 P3CMDCA7 ==> MCB P3CMDCA7)
		)
		(element P3CMDCA8 1
			(pin P3CMDCA8 output)
			(conn P3CMDCA8 P3CMDCA8 ==> MCB P3CMDCA8)
		)
		(element P3CMDCA9 1
			(pin P3CMDCA9 output)
			(conn P3CMDCA9 P3CMDCA9 ==> MCB P3CMDCA9)
		)
		(element P3CMDCA10 1
			(pin P3CMDCA10 output)
			(conn P3CMDCA10 P3CMDCA10 ==> MCB P3CMDCA10)
		)
		(element P3CMDCA11 1
			(pin P3CMDCA11 output)
			(conn P3CMDCA11 P3CMDCA11 ==> MCB P3CMDCA11)
		)
		(element P3CMDCLK 1
			(pin P3CMDCLK output)
			(conn P3CMDCLK P3CMDCLK ==> P3CMDCLKINV P3CMDCLK)
			(conn P3CMDCLK P3CMDCLK ==> P3CMDCLKINV P3CMDCLK_B)
		)
		(element P3CMDCLKINV 3
			(pin OUT output)
			(pin P3CMDCLK input)
			(pin P3CMDCLK_B input)
			(cfg P3CMDCLK P3CMDCLK_B)
			(conn P3CMDCLKINV OUT ==> MCB P3CMDCLK)
			(conn P3CMDCLKINV P3CMDCLK <== P3CMDCLK P3CMDCLK)
			(conn P3CMDCLKINV P3CMDCLK_B <== P3CMDCLK P3CMDCLK)
		)
		(element P3CMDEMPTY 1
			(pin P3CMDEMPTY input)
			(conn P3CMDEMPTY P3CMDEMPTY <== MCB P3CMDEMPTY)
		)
		(element P3CMDEN 1
			(pin P3CMDEN output)
			(conn P3CMDEN P3CMDEN ==> P3CMDENINV P3CMDEN)
			(conn P3CMDEN P3CMDEN ==> P3CMDENINV P3CMDEN_B)
		)
		(element P3CMDENINV 3
			(pin OUT output)
			(pin P3CMDEN input)
			(pin P3CMDEN_B input)
			(cfg P3CMDEN P3CMDEN_B)
			(conn P3CMDENINV OUT ==> MCB P3CMDEN)
			(conn P3CMDENINV P3CMDEN <== P3CMDEN P3CMDEN)
			(conn P3CMDENINV P3CMDEN_B <== P3CMDEN P3CMDEN)
		)
		(element P3CMDFULL 1
			(pin P3CMDFULL input)
			(conn P3CMDFULL P3CMDFULL <== MCB P3CMDFULL)
		)
		(element P3CMDINSTR0 1
			(pin P3CMDINSTR0 output)
			(conn P3CMDINSTR0 P3CMDINSTR0 ==> MCB P3CMDINSTR0)
		)
		(element P3CMDINSTR1 1
			(pin P3CMDINSTR1 output)
			(conn P3CMDINSTR1 P3CMDINSTR1 ==> MCB P3CMDINSTR1)
		)
		(element P3CMDINSTR2 1
			(pin P3CMDINSTR2 output)
			(conn P3CMDINSTR2 P3CMDINSTR2 ==> MCB P3CMDINSTR2)
		)
		(element P3CMDRA0 1
			(pin P3CMDRA0 output)
			(conn P3CMDRA0 P3CMDRA0 ==> MCB P3CMDRA0)
		)
		(element P3CMDRA1 1
			(pin P3CMDRA1 output)
			(conn P3CMDRA1 P3CMDRA1 ==> MCB P3CMDRA1)
		)
		(element P3CMDRA2 1
			(pin P3CMDRA2 output)
			(conn P3CMDRA2 P3CMDRA2 ==> MCB P3CMDRA2)
		)
		(element P3CMDRA3 1
			(pin P3CMDRA3 output)
			(conn P3CMDRA3 P3CMDRA3 ==> MCB P3CMDRA3)
		)
		(element P3CMDRA4 1
			(pin P3CMDRA4 output)
			(conn P3CMDRA4 P3CMDRA4 ==> MCB P3CMDRA4)
		)
		(element P3CMDRA5 1
			(pin P3CMDRA5 output)
			(conn P3CMDRA5 P3CMDRA5 ==> MCB P3CMDRA5)
		)
		(element P3CMDRA6 1
			(pin P3CMDRA6 output)
			(conn P3CMDRA6 P3CMDRA6 ==> MCB P3CMDRA6)
		)
		(element P3CMDRA7 1
			(pin P3CMDRA7 output)
			(conn P3CMDRA7 P3CMDRA7 ==> MCB P3CMDRA7)
		)
		(element P3CMDRA8 1
			(pin P3CMDRA8 output)
			(conn P3CMDRA8 P3CMDRA8 ==> MCB P3CMDRA8)
		)
		(element P3CMDRA9 1
			(pin P3CMDRA9 output)
			(conn P3CMDRA9 P3CMDRA9 ==> MCB P3CMDRA9)
		)
		(element P3CMDRA10 1
			(pin P3CMDRA10 output)
			(conn P3CMDRA10 P3CMDRA10 ==> MCB P3CMDRA10)
		)
		(element P3CMDRA11 1
			(pin P3CMDRA11 output)
			(conn P3CMDRA11 P3CMDRA11 ==> MCB P3CMDRA11)
		)
		(element P3CMDRA12 1
			(pin P3CMDRA12 output)
			(conn P3CMDRA12 P3CMDRA12 ==> MCB P3CMDRA12)
		)
		(element P3CMDRA13 1
			(pin P3CMDRA13 output)
			(conn P3CMDRA13 P3CMDRA13 ==> MCB P3CMDRA13)
		)
		(element P3CMDRA14 1
			(pin P3CMDRA14 output)
			(conn P3CMDRA14 P3CMDRA14 ==> MCB P3CMDRA14)
		)
		(element P3COUNT0 1
			(pin P3COUNT0 input)
			(conn P3COUNT0 P3COUNT0 <== MCB P3COUNT0)
		)
		(element P3COUNT1 1
			(pin P3COUNT1 input)
			(conn P3COUNT1 P3COUNT1 <== MCB P3COUNT1)
		)
		(element P3COUNT2 1
			(pin P3COUNT2 input)
			(conn P3COUNT2 P3COUNT2 <== MCB P3COUNT2)
		)
		(element P3COUNT3 1
			(pin P3COUNT3 input)
			(conn P3COUNT3 P3COUNT3 <== MCB P3COUNT3)
		)
		(element P3COUNT4 1
			(pin P3COUNT4 input)
			(conn P3COUNT4 P3COUNT4 <== MCB P3COUNT4)
		)
		(element P3COUNT5 1
			(pin P3COUNT5 input)
			(conn P3COUNT5 P3COUNT5 <== MCB P3COUNT5)
		)
		(element P3COUNT6 1
			(pin P3COUNT6 input)
			(conn P3COUNT6 P3COUNT6 <== MCB P3COUNT6)
		)
		(element P3EMPTY 1
			(pin P3EMPTY input)
			(conn P3EMPTY P3EMPTY <== MCB P3EMPTY)
		)
		(element P3EN 1
			(pin P3EN output)
			(conn P3EN P3EN ==> P3ENINV P3EN)
			(conn P3EN P3EN ==> P3ENINV P3EN_B)
		)
		(element P3ENINV 3
			(pin OUT output)
			(pin P3EN input)
			(pin P3EN_B input)
			(cfg P3EN P3EN_B)
			(conn P3ENINV OUT ==> MCB P3EN)
			(conn P3ENINV P3EN <== P3EN P3EN)
			(conn P3ENINV P3EN_B <== P3EN P3EN)
		)
		(element P3ERROR 1
			(pin P3ERROR input)
			(conn P3ERROR P3ERROR <== MCB P3ERROR)
		)
		(element P3FULL 1
			(pin P3FULL input)
			(conn P3FULL P3FULL <== MCB P3FULL)
		)
		(element P3RDDATA0 1
			(pin P3RDDATA0 input)
			(conn P3RDDATA0 P3RDDATA0 <== MCB P3RDDATA0)
		)
		(element P3RDDATA1 1
			(pin P3RDDATA1 input)
			(conn P3RDDATA1 P3RDDATA1 <== MCB P3RDDATA1)
		)
		(element P3RDDATA2 1
			(pin P3RDDATA2 input)
			(conn P3RDDATA2 P3RDDATA2 <== MCB P3RDDATA2)
		)
		(element P3RDDATA3 1
			(pin P3RDDATA3 input)
			(conn P3RDDATA3 P3RDDATA3 <== MCB P3RDDATA3)
		)
		(element P3RDDATA4 1
			(pin P3RDDATA4 input)
			(conn P3RDDATA4 P3RDDATA4 <== MCB P3RDDATA4)
		)
		(element P3RDDATA5 1
			(pin P3RDDATA5 input)
			(conn P3RDDATA5 P3RDDATA5 <== MCB P3RDDATA5)
		)
		(element P3RDDATA6 1
			(pin P3RDDATA6 input)
			(conn P3RDDATA6 P3RDDATA6 <== MCB P3RDDATA6)
		)
		(element P3RDDATA7 1
			(pin P3RDDATA7 input)
			(conn P3RDDATA7 P3RDDATA7 <== MCB P3RDDATA7)
		)
		(element P3RDDATA8 1
			(pin P3RDDATA8 input)
			(conn P3RDDATA8 P3RDDATA8 <== MCB P3RDDATA8)
		)
		(element P3RDDATA9 1
			(pin P3RDDATA9 input)
			(conn P3RDDATA9 P3RDDATA9 <== MCB P3RDDATA9)
		)
		(element P3RDDATA10 1
			(pin P3RDDATA10 input)
			(conn P3RDDATA10 P3RDDATA10 <== MCB P3RDDATA10)
		)
		(element P3RDDATA11 1
			(pin P3RDDATA11 input)
			(conn P3RDDATA11 P3RDDATA11 <== MCB P3RDDATA11)
		)
		(element P3RDDATA12 1
			(pin P3RDDATA12 input)
			(conn P3RDDATA12 P3RDDATA12 <== MCB P3RDDATA12)
		)
		(element P3RDDATA13 1
			(pin P3RDDATA13 input)
			(conn P3RDDATA13 P3RDDATA13 <== MCB P3RDDATA13)
		)
		(element P3RDDATA14 1
			(pin P3RDDATA14 input)
			(conn P3RDDATA14 P3RDDATA14 <== MCB P3RDDATA14)
		)
		(element P3RDDATA15 1
			(pin P3RDDATA15 input)
			(conn P3RDDATA15 P3RDDATA15 <== MCB P3RDDATA15)
		)
		(element P3RDDATA16 1
			(pin P3RDDATA16 input)
			(conn P3RDDATA16 P3RDDATA16 <== MCB P3RDDATA16)
		)
		(element P3RDDATA17 1
			(pin P3RDDATA17 input)
			(conn P3RDDATA17 P3RDDATA17 <== MCB P3RDDATA17)
		)
		(element P3RDDATA18 1
			(pin P3RDDATA18 input)
			(conn P3RDDATA18 P3RDDATA18 <== MCB P3RDDATA18)
		)
		(element P3RDDATA19 1
			(pin P3RDDATA19 input)
			(conn P3RDDATA19 P3RDDATA19 <== MCB P3RDDATA19)
		)
		(element P3RDDATA20 1
			(pin P3RDDATA20 input)
			(conn P3RDDATA20 P3RDDATA20 <== MCB P3RDDATA20)
		)
		(element P3RDDATA21 1
			(pin P3RDDATA21 input)
			(conn P3RDDATA21 P3RDDATA21 <== MCB P3RDDATA21)
		)
		(element P3RDDATA22 1
			(pin P3RDDATA22 input)
			(conn P3RDDATA22 P3RDDATA22 <== MCB P3RDDATA22)
		)
		(element P3RDDATA23 1
			(pin P3RDDATA23 input)
			(conn P3RDDATA23 P3RDDATA23 <== MCB P3RDDATA23)
		)
		(element P3RDDATA24 1
			(pin P3RDDATA24 input)
			(conn P3RDDATA24 P3RDDATA24 <== MCB P3RDDATA24)
		)
		(element P3RDDATA25 1
			(pin P3RDDATA25 input)
			(conn P3RDDATA25 P3RDDATA25 <== MCB P3RDDATA25)
		)
		(element P3RDDATA26 1
			(pin P3RDDATA26 input)
			(conn P3RDDATA26 P3RDDATA26 <== MCB P3RDDATA26)
		)
		(element P3RDDATA27 1
			(pin P3RDDATA27 input)
			(conn P3RDDATA27 P3RDDATA27 <== MCB P3RDDATA27)
		)
		(element P3RDDATA28 1
			(pin P3RDDATA28 input)
			(conn P3RDDATA28 P3RDDATA28 <== MCB P3RDDATA28)
		)
		(element P3RDDATA29 1
			(pin P3RDDATA29 input)
			(conn P3RDDATA29 P3RDDATA29 <== MCB P3RDDATA29)
		)
		(element P3RDDATA30 1
			(pin P3RDDATA30 input)
			(conn P3RDDATA30 P3RDDATA30 <== MCB P3RDDATA30)
		)
		(element P3RDDATA31 1
			(pin P3RDDATA31 input)
			(conn P3RDDATA31 P3RDDATA31 <== MCB P3RDDATA31)
		)
		(element P3RDOVERFLOW 1
			(pin P3RDOVERFLOW input)
			(conn P3RDOVERFLOW P3RDOVERFLOW <== MCB P3RDOVERFLOW)
		)
		(element P3TSTENB 1
			(pin P3TSTENB output)
			(conn P3TSTENB P3TSTENB ==> MCB P3TSTENB)
		)
		(element P3TSTLDMP 1
			(pin P3TSTLDMP input)
			(conn P3TSTLDMP P3TSTLDMP <== MCB P3TSTLDMP)
		)
		(element P3TSTMODEB0 1
			(pin P3TSTMODEB0 output)
			(conn P3TSTMODEB0 P3TSTMODEB0 ==> MCB P3TSTMODEB0)
		)
		(element P3TSTMODEB1 1
			(pin P3TSTMODEB1 output)
			(conn P3TSTMODEB1 P3TSTMODEB1 ==> MCB P3TSTMODEB1)
		)
		(element P3TSTMODEB2 1
			(pin P3TSTMODEB2 output)
			(conn P3TSTMODEB2 P3TSTMODEB2 ==> MCB P3TSTMODEB2)
		)
		(element P3TSTMODEB3 1
			(pin P3TSTMODEB3 output)
			(conn P3TSTMODEB3 P3TSTMODEB3 ==> MCB P3TSTMODEB3)
		)
		(element P3TSTPINENB 1
			(pin P3TSTPINENB output)
			(conn P3TSTPINENB P3TSTPINENB ==> MCB P3TSTPINENB)
		)
		(element P3WRDATA0 1
			(pin P3WRDATA0 output)
			(conn P3WRDATA0 P3WRDATA0 ==> MCB P3WRDATA0)
		)
		(element P3WRDATA1 1
			(pin P3WRDATA1 output)
			(conn P3WRDATA1 P3WRDATA1 ==> MCB P3WRDATA1)
		)
		(element P3WRDATA2 1
			(pin P3WRDATA2 output)
			(conn P3WRDATA2 P3WRDATA2 ==> MCB P3WRDATA2)
		)
		(element P3WRDATA3 1
			(pin P3WRDATA3 output)
			(conn P3WRDATA3 P3WRDATA3 ==> MCB P3WRDATA3)
		)
		(element P3WRDATA4 1
			(pin P3WRDATA4 output)
			(conn P3WRDATA4 P3WRDATA4 ==> MCB P3WRDATA4)
		)
		(element P3WRDATA5 1
			(pin P3WRDATA5 output)
			(conn P3WRDATA5 P3WRDATA5 ==> MCB P3WRDATA5)
		)
		(element P3WRDATA6 1
			(pin P3WRDATA6 output)
			(conn P3WRDATA6 P3WRDATA6 ==> MCB P3WRDATA6)
		)
		(element P3WRDATA7 1
			(pin P3WRDATA7 output)
			(conn P3WRDATA7 P3WRDATA7 ==> MCB P3WRDATA7)
		)
		(element P3WRDATA8 1
			(pin P3WRDATA8 output)
			(conn P3WRDATA8 P3WRDATA8 ==> MCB P3WRDATA8)
		)
		(element P3WRDATA9 1
			(pin P3WRDATA9 output)
			(conn P3WRDATA9 P3WRDATA9 ==> MCB P3WRDATA9)
		)
		(element P3WRDATA10 1
			(pin P3WRDATA10 output)
			(conn P3WRDATA10 P3WRDATA10 ==> MCB P3WRDATA10)
		)
		(element P3WRDATA11 1
			(pin P3WRDATA11 output)
			(conn P3WRDATA11 P3WRDATA11 ==> MCB P3WRDATA11)
		)
		(element P3WRDATA12 1
			(pin P3WRDATA12 output)
			(conn P3WRDATA12 P3WRDATA12 ==> MCB P3WRDATA12)
		)
		(element P3WRDATA13 1
			(pin P3WRDATA13 output)
			(conn P3WRDATA13 P3WRDATA13 ==> MCB P3WRDATA13)
		)
		(element P3WRDATA14 1
			(pin P3WRDATA14 output)
			(conn P3WRDATA14 P3WRDATA14 ==> MCB P3WRDATA14)
		)
		(element P3WRDATA15 1
			(pin P3WRDATA15 output)
			(conn P3WRDATA15 P3WRDATA15 ==> MCB P3WRDATA15)
		)
		(element P3WRDATA16 1
			(pin P3WRDATA16 output)
			(conn P3WRDATA16 P3WRDATA16 ==> MCB P3WRDATA16)
		)
		(element P3WRDATA17 1
			(pin P3WRDATA17 output)
			(conn P3WRDATA17 P3WRDATA17 ==> MCB P3WRDATA17)
		)
		(element P3WRDATA18 1
			(pin P3WRDATA18 output)
			(conn P3WRDATA18 P3WRDATA18 ==> MCB P3WRDATA18)
		)
		(element P3WRDATA19 1
			(pin P3WRDATA19 output)
			(conn P3WRDATA19 P3WRDATA19 ==> MCB P3WRDATA19)
		)
		(element P3WRDATA20 1
			(pin P3WRDATA20 output)
			(conn P3WRDATA20 P3WRDATA20 ==> MCB P3WRDATA20)
		)
		(element P3WRDATA21 1
			(pin P3WRDATA21 output)
			(conn P3WRDATA21 P3WRDATA21 ==> MCB P3WRDATA21)
		)
		(element P3WRDATA22 1
			(pin P3WRDATA22 output)
			(conn P3WRDATA22 P3WRDATA22 ==> MCB P3WRDATA22)
		)
		(element P3WRDATA23 1
			(pin P3WRDATA23 output)
			(conn P3WRDATA23 P3WRDATA23 ==> MCB P3WRDATA23)
		)
		(element P3WRDATA24 1
			(pin P3WRDATA24 output)
			(conn P3WRDATA24 P3WRDATA24 ==> MCB P3WRDATA24)
		)
		(element P3WRDATA25 1
			(pin P3WRDATA25 output)
			(conn P3WRDATA25 P3WRDATA25 ==> MCB P3WRDATA25)
		)
		(element P3WRDATA26 1
			(pin P3WRDATA26 output)
			(conn P3WRDATA26 P3WRDATA26 ==> MCB P3WRDATA26)
		)
		(element P3WRDATA27 1
			(pin P3WRDATA27 output)
			(conn P3WRDATA27 P3WRDATA27 ==> MCB P3WRDATA27)
		)
		(element P3WRDATA28 1
			(pin P3WRDATA28 output)
			(conn P3WRDATA28 P3WRDATA28 ==> MCB P3WRDATA28)
		)
		(element P3WRDATA29 1
			(pin P3WRDATA29 output)
			(conn P3WRDATA29 P3WRDATA29 ==> MCB P3WRDATA29)
		)
		(element P3WRDATA30 1
			(pin P3WRDATA30 output)
			(conn P3WRDATA30 P3WRDATA30 ==> MCB P3WRDATA30)
		)
		(element P3WRDATA31 1
			(pin P3WRDATA31 output)
			(conn P3WRDATA31 P3WRDATA31 ==> MCB P3WRDATA31)
		)
		(element P3WRMASK0 1
			(pin P3WRMASK0 output)
			(conn P3WRMASK0 P3WRMASK0 ==> MCB P3WRMASK0)
		)
		(element P3WRMASK1 1
			(pin P3WRMASK1 output)
			(conn P3WRMASK1 P3WRMASK1 ==> MCB P3WRMASK1)
		)
		(element P3WRMASK2 1
			(pin P3WRMASK2 output)
			(conn P3WRMASK2 P3WRMASK2 ==> MCB P3WRMASK2)
		)
		(element P3WRMASK3 1
			(pin P3WRMASK3 output)
			(conn P3WRMASK3 P3WRMASK3 ==> MCB P3WRMASK3)
		)
		(element P3WRUNDERRUN 1
			(pin P3WRUNDERRUN input)
			(conn P3WRUNDERRUN P3WRUNDERRUN <== MCB P3WRUNDERRUN)
		)
		(element P4ARBEN 1
			(pin P4ARBEN output)
			(conn P4ARBEN P4ARBEN ==> MCB P4ARBEN)
		)
		(element P4CLK 1
			(pin P4CLK output)
			(conn P4CLK P4CLK ==> P4CLKINV P4CLK)
			(conn P4CLK P4CLK ==> P4CLKINV P4CLK_B)
		)
		(element P4CLKINV 3
			(pin OUT output)
			(pin P4CLK input)
			(pin P4CLK_B input)
			(cfg P4CLK P4CLK_B)
			(conn P4CLKINV OUT ==> MCB P4CLK)
			(conn P4CLKINV P4CLK <== P4CLK P4CLK)
			(conn P4CLKINV P4CLK_B <== P4CLK P4CLK)
		)
		(element P4CMDBA0 1
			(pin P4CMDBA0 output)
			(conn P4CMDBA0 P4CMDBA0 ==> MCB P4CMDBA0)
		)
		(element P4CMDBA1 1
			(pin P4CMDBA1 output)
			(conn P4CMDBA1 P4CMDBA1 ==> MCB P4CMDBA1)
		)
		(element P4CMDBA2 1
			(pin P4CMDBA2 output)
			(conn P4CMDBA2 P4CMDBA2 ==> MCB P4CMDBA2)
		)
		(element P4CMDBL0 1
			(pin P4CMDBL0 output)
			(conn P4CMDBL0 P4CMDBL0 ==> MCB P4CMDBL0)
		)
		(element P4CMDBL1 1
			(pin P4CMDBL1 output)
			(conn P4CMDBL1 P4CMDBL1 ==> MCB P4CMDBL1)
		)
		(element P4CMDBL2 1
			(pin P4CMDBL2 output)
			(conn P4CMDBL2 P4CMDBL2 ==> MCB P4CMDBL2)
		)
		(element P4CMDBL3 1
			(pin P4CMDBL3 output)
			(conn P4CMDBL3 P4CMDBL3 ==> MCB P4CMDBL3)
		)
		(element P4CMDBL4 1
			(pin P4CMDBL4 output)
			(conn P4CMDBL4 P4CMDBL4 ==> MCB P4CMDBL4)
		)
		(element P4CMDBL5 1
			(pin P4CMDBL5 output)
			(conn P4CMDBL5 P4CMDBL5 ==> MCB P4CMDBL5)
		)
		(element P4CMDCA0 1
			(pin P4CMDCA0 output)
			(conn P4CMDCA0 P4CMDCA0 ==> MCB P4CMDCA0)
		)
		(element P4CMDCA1 1
			(pin P4CMDCA1 output)
			(conn P4CMDCA1 P4CMDCA1 ==> MCB P4CMDCA1)
		)
		(element P4CMDCA2 1
			(pin P4CMDCA2 output)
			(conn P4CMDCA2 P4CMDCA2 ==> MCB P4CMDCA2)
		)
		(element P4CMDCA3 1
			(pin P4CMDCA3 output)
			(conn P4CMDCA3 P4CMDCA3 ==> MCB P4CMDCA3)
		)
		(element P4CMDCA4 1
			(pin P4CMDCA4 output)
			(conn P4CMDCA4 P4CMDCA4 ==> MCB P4CMDCA4)
		)
		(element P4CMDCA5 1
			(pin P4CMDCA5 output)
			(conn P4CMDCA5 P4CMDCA5 ==> MCB P4CMDCA5)
		)
		(element P4CMDCA6 1
			(pin P4CMDCA6 output)
			(conn P4CMDCA6 P4CMDCA6 ==> MCB P4CMDCA6)
		)
		(element P4CMDCA7 1
			(pin P4CMDCA7 output)
			(conn P4CMDCA7 P4CMDCA7 ==> MCB P4CMDCA7)
		)
		(element P4CMDCA8 1
			(pin P4CMDCA8 output)
			(conn P4CMDCA8 P4CMDCA8 ==> MCB P4CMDCA8)
		)
		(element P4CMDCA9 1
			(pin P4CMDCA9 output)
			(conn P4CMDCA9 P4CMDCA9 ==> MCB P4CMDCA9)
		)
		(element P4CMDCA10 1
			(pin P4CMDCA10 output)
			(conn P4CMDCA10 P4CMDCA10 ==> MCB P4CMDCA10)
		)
		(element P4CMDCA11 1
			(pin P4CMDCA11 output)
			(conn P4CMDCA11 P4CMDCA11 ==> MCB P4CMDCA11)
		)
		(element P4CMDCLK 1
			(pin P4CMDCLK output)
			(conn P4CMDCLK P4CMDCLK ==> P4CMDCLKINV P4CMDCLK)
			(conn P4CMDCLK P4CMDCLK ==> P4CMDCLKINV P4CMDCLK_B)
		)
		(element P4CMDCLKINV 3
			(pin OUT output)
			(pin P4CMDCLK input)
			(pin P4CMDCLK_B input)
			(cfg P4CMDCLK P4CMDCLK_B)
			(conn P4CMDCLKINV OUT ==> MCB P4CMDCLK)
			(conn P4CMDCLKINV P4CMDCLK <== P4CMDCLK P4CMDCLK)
			(conn P4CMDCLKINV P4CMDCLK_B <== P4CMDCLK P4CMDCLK)
		)
		(element P4CMDEMPTY 1
			(pin P4CMDEMPTY input)
			(conn P4CMDEMPTY P4CMDEMPTY <== MCB P4CMDEMPTY)
		)
		(element P4CMDEN 1
			(pin P4CMDEN output)
			(conn P4CMDEN P4CMDEN ==> P4CMDENINV P4CMDEN)
			(conn P4CMDEN P4CMDEN ==> P4CMDENINV P4CMDEN_B)
		)
		(element P4CMDENINV 3
			(pin OUT output)
			(pin P4CMDEN input)
			(pin P4CMDEN_B input)
			(cfg P4CMDEN P4CMDEN_B)
			(conn P4CMDENINV OUT ==> MCB P4CMDEN)
			(conn P4CMDENINV P4CMDEN <== P4CMDEN P4CMDEN)
			(conn P4CMDENINV P4CMDEN_B <== P4CMDEN P4CMDEN)
		)
		(element P4CMDFULL 1
			(pin P4CMDFULL input)
			(conn P4CMDFULL P4CMDFULL <== MCB P4CMDFULL)
		)
		(element P4CMDINSTR0 1
			(pin P4CMDINSTR0 output)
			(conn P4CMDINSTR0 P4CMDINSTR0 ==> MCB P4CMDINSTR0)
		)
		(element P4CMDINSTR1 1
			(pin P4CMDINSTR1 output)
			(conn P4CMDINSTR1 P4CMDINSTR1 ==> MCB P4CMDINSTR1)
		)
		(element P4CMDINSTR2 1
			(pin P4CMDINSTR2 output)
			(conn P4CMDINSTR2 P4CMDINSTR2 ==> MCB P4CMDINSTR2)
		)
		(element P4CMDRA0 1
			(pin P4CMDRA0 output)
			(conn P4CMDRA0 P4CMDRA0 ==> MCB P4CMDRA0)
		)
		(element P4CMDRA1 1
			(pin P4CMDRA1 output)
			(conn P4CMDRA1 P4CMDRA1 ==> MCB P4CMDRA1)
		)
		(element P4CMDRA2 1
			(pin P4CMDRA2 output)
			(conn P4CMDRA2 P4CMDRA2 ==> MCB P4CMDRA2)
		)
		(element P4CMDRA3 1
			(pin P4CMDRA3 output)
			(conn P4CMDRA3 P4CMDRA3 ==> MCB P4CMDRA3)
		)
		(element P4CMDRA4 1
			(pin P4CMDRA4 output)
			(conn P4CMDRA4 P4CMDRA4 ==> MCB P4CMDRA4)
		)
		(element P4CMDRA5 1
			(pin P4CMDRA5 output)
			(conn P4CMDRA5 P4CMDRA5 ==> MCB P4CMDRA5)
		)
		(element P4CMDRA6 1
			(pin P4CMDRA6 output)
			(conn P4CMDRA6 P4CMDRA6 ==> MCB P4CMDRA6)
		)
		(element P4CMDRA7 1
			(pin P4CMDRA7 output)
			(conn P4CMDRA7 P4CMDRA7 ==> MCB P4CMDRA7)
		)
		(element P4CMDRA8 1
			(pin P4CMDRA8 output)
			(conn P4CMDRA8 P4CMDRA8 ==> MCB P4CMDRA8)
		)
		(element P4CMDRA9 1
			(pin P4CMDRA9 output)
			(conn P4CMDRA9 P4CMDRA9 ==> MCB P4CMDRA9)
		)
		(element P4CMDRA10 1
			(pin P4CMDRA10 output)
			(conn P4CMDRA10 P4CMDRA10 ==> MCB P4CMDRA10)
		)
		(element P4CMDRA11 1
			(pin P4CMDRA11 output)
			(conn P4CMDRA11 P4CMDRA11 ==> MCB P4CMDRA11)
		)
		(element P4CMDRA12 1
			(pin P4CMDRA12 output)
			(conn P4CMDRA12 P4CMDRA12 ==> MCB P4CMDRA12)
		)
		(element P4CMDRA13 1
			(pin P4CMDRA13 output)
			(conn P4CMDRA13 P4CMDRA13 ==> MCB P4CMDRA13)
		)
		(element P4CMDRA14 1
			(pin P4CMDRA14 output)
			(conn P4CMDRA14 P4CMDRA14 ==> MCB P4CMDRA14)
		)
		(element P4COUNT0 1
			(pin P4COUNT0 input)
			(conn P4COUNT0 P4COUNT0 <== MCB P4COUNT0)
		)
		(element P4COUNT1 1
			(pin P4COUNT1 input)
			(conn P4COUNT1 P4COUNT1 <== MCB P4COUNT1)
		)
		(element P4COUNT2 1
			(pin P4COUNT2 input)
			(conn P4COUNT2 P4COUNT2 <== MCB P4COUNT2)
		)
		(element P4COUNT3 1
			(pin P4COUNT3 input)
			(conn P4COUNT3 P4COUNT3 <== MCB P4COUNT3)
		)
		(element P4COUNT4 1
			(pin P4COUNT4 input)
			(conn P4COUNT4 P4COUNT4 <== MCB P4COUNT4)
		)
		(element P4COUNT5 1
			(pin P4COUNT5 input)
			(conn P4COUNT5 P4COUNT5 <== MCB P4COUNT5)
		)
		(element P4COUNT6 1
			(pin P4COUNT6 input)
			(conn P4COUNT6 P4COUNT6 <== MCB P4COUNT6)
		)
		(element P4EMPTY 1
			(pin P4EMPTY input)
			(conn P4EMPTY P4EMPTY <== MCB P4EMPTY)
		)
		(element P4EN 1
			(pin P4EN output)
			(conn P4EN P4EN ==> P4ENINV P4EN)
			(conn P4EN P4EN ==> P4ENINV P4EN_B)
		)
		(element P4ENINV 3
			(pin OUT output)
			(pin P4EN input)
			(pin P4EN_B input)
			(cfg P4EN P4EN_B)
			(conn P4ENINV OUT ==> MCB P4EN)
			(conn P4ENINV P4EN <== P4EN P4EN)
			(conn P4ENINV P4EN_B <== P4EN P4EN)
		)
		(element P4ERROR 1
			(pin P4ERROR input)
			(conn P4ERROR P4ERROR <== MCB P4ERROR)
		)
		(element P4FULL 1
			(pin P4FULL input)
			(conn P4FULL P4FULL <== MCB P4FULL)
		)
		(element P4RDDATA0 1
			(pin P4RDDATA0 input)
			(conn P4RDDATA0 P4RDDATA0 <== MCB P4RDDATA0)
		)
		(element P4RDDATA1 1
			(pin P4RDDATA1 input)
			(conn P4RDDATA1 P4RDDATA1 <== MCB P4RDDATA1)
		)
		(element P4RDDATA2 1
			(pin P4RDDATA2 input)
			(conn P4RDDATA2 P4RDDATA2 <== MCB P4RDDATA2)
		)
		(element P4RDDATA3 1
			(pin P4RDDATA3 input)
			(conn P4RDDATA3 P4RDDATA3 <== MCB P4RDDATA3)
		)
		(element P4RDDATA4 1
			(pin P4RDDATA4 input)
			(conn P4RDDATA4 P4RDDATA4 <== MCB P4RDDATA4)
		)
		(element P4RDDATA5 1
			(pin P4RDDATA5 input)
			(conn P4RDDATA5 P4RDDATA5 <== MCB P4RDDATA5)
		)
		(element P4RDDATA6 1
			(pin P4RDDATA6 input)
			(conn P4RDDATA6 P4RDDATA6 <== MCB P4RDDATA6)
		)
		(element P4RDDATA7 1
			(pin P4RDDATA7 input)
			(conn P4RDDATA7 P4RDDATA7 <== MCB P4RDDATA7)
		)
		(element P4RDDATA8 1
			(pin P4RDDATA8 input)
			(conn P4RDDATA8 P4RDDATA8 <== MCB P4RDDATA8)
		)
		(element P4RDDATA9 1
			(pin P4RDDATA9 input)
			(conn P4RDDATA9 P4RDDATA9 <== MCB P4RDDATA9)
		)
		(element P4RDDATA10 1
			(pin P4RDDATA10 input)
			(conn P4RDDATA10 P4RDDATA10 <== MCB P4RDDATA10)
		)
		(element P4RDDATA11 1
			(pin P4RDDATA11 input)
			(conn P4RDDATA11 P4RDDATA11 <== MCB P4RDDATA11)
		)
		(element P4RDDATA12 1
			(pin P4RDDATA12 input)
			(conn P4RDDATA12 P4RDDATA12 <== MCB P4RDDATA12)
		)
		(element P4RDDATA13 1
			(pin P4RDDATA13 input)
			(conn P4RDDATA13 P4RDDATA13 <== MCB P4RDDATA13)
		)
		(element P4RDDATA14 1
			(pin P4RDDATA14 input)
			(conn P4RDDATA14 P4RDDATA14 <== MCB P4RDDATA14)
		)
		(element P4RDDATA15 1
			(pin P4RDDATA15 input)
			(conn P4RDDATA15 P4RDDATA15 <== MCB P4RDDATA15)
		)
		(element P4RDDATA16 1
			(pin P4RDDATA16 input)
			(conn P4RDDATA16 P4RDDATA16 <== MCB P4RDDATA16)
		)
		(element P4RDDATA17 1
			(pin P4RDDATA17 input)
			(conn P4RDDATA17 P4RDDATA17 <== MCB P4RDDATA17)
		)
		(element P4RDDATA18 1
			(pin P4RDDATA18 input)
			(conn P4RDDATA18 P4RDDATA18 <== MCB P4RDDATA18)
		)
		(element P4RDDATA19 1
			(pin P4RDDATA19 input)
			(conn P4RDDATA19 P4RDDATA19 <== MCB P4RDDATA19)
		)
		(element P4RDDATA20 1
			(pin P4RDDATA20 input)
			(conn P4RDDATA20 P4RDDATA20 <== MCB P4RDDATA20)
		)
		(element P4RDDATA21 1
			(pin P4RDDATA21 input)
			(conn P4RDDATA21 P4RDDATA21 <== MCB P4RDDATA21)
		)
		(element P4RDDATA22 1
			(pin P4RDDATA22 input)
			(conn P4RDDATA22 P4RDDATA22 <== MCB P4RDDATA22)
		)
		(element P4RDDATA23 1
			(pin P4RDDATA23 input)
			(conn P4RDDATA23 P4RDDATA23 <== MCB P4RDDATA23)
		)
		(element P4RDDATA24 1
			(pin P4RDDATA24 input)
			(conn P4RDDATA24 P4RDDATA24 <== MCB P4RDDATA24)
		)
		(element P4RDDATA25 1
			(pin P4RDDATA25 input)
			(conn P4RDDATA25 P4RDDATA25 <== MCB P4RDDATA25)
		)
		(element P4RDDATA26 1
			(pin P4RDDATA26 input)
			(conn P4RDDATA26 P4RDDATA26 <== MCB P4RDDATA26)
		)
		(element P4RDDATA27 1
			(pin P4RDDATA27 input)
			(conn P4RDDATA27 P4RDDATA27 <== MCB P4RDDATA27)
		)
		(element P4RDDATA28 1
			(pin P4RDDATA28 input)
			(conn P4RDDATA28 P4RDDATA28 <== MCB P4RDDATA28)
		)
		(element P4RDDATA29 1
			(pin P4RDDATA29 input)
			(conn P4RDDATA29 P4RDDATA29 <== MCB P4RDDATA29)
		)
		(element P4RDDATA30 1
			(pin P4RDDATA30 input)
			(conn P4RDDATA30 P4RDDATA30 <== MCB P4RDDATA30)
		)
		(element P4RDDATA31 1
			(pin P4RDDATA31 input)
			(conn P4RDDATA31 P4RDDATA31 <== MCB P4RDDATA31)
		)
		(element P4RDOVERFLOW 1
			(pin P4RDOVERFLOW input)
			(conn P4RDOVERFLOW P4RDOVERFLOW <== MCB P4RDOVERFLOW)
		)
		(element P4TSTENB 1
			(pin P4TSTENB output)
			(conn P4TSTENB P4TSTENB ==> MCB P4TSTENB)
		)
		(element P4TSTMODEB0 1
			(pin P4TSTMODEB0 output)
			(conn P4TSTMODEB0 P4TSTMODEB0 ==> MCB P4TSTMODEB0)
		)
		(element P4TSTMODEB1 1
			(pin P4TSTMODEB1 output)
			(conn P4TSTMODEB1 P4TSTMODEB1 ==> MCB P4TSTMODEB1)
		)
		(element P4TSTMODEB2 1
			(pin P4TSTMODEB2 output)
			(conn P4TSTMODEB2 P4TSTMODEB2 ==> MCB P4TSTMODEB2)
		)
		(element P4TSTMODEB3 1
			(pin P4TSTMODEB3 output)
			(conn P4TSTMODEB3 P4TSTMODEB3 ==> MCB P4TSTMODEB3)
		)
		(element P4TSTPINENB 1
			(pin P4TSTPINENB output)
			(conn P4TSTPINENB P4TSTPINENB ==> MCB P4TSTPINENB)
		)
		(element P4TSTUDMN 1
			(pin P4TSTUDMN input)
			(conn P4TSTUDMN P4TSTUDMN <== MCB P4TSTUDMN)
		)
		(element P4WRDATA0 1
			(pin P4WRDATA0 output)
			(conn P4WRDATA0 P4WRDATA0 ==> MCB P4WRDATA0)
		)
		(element P4WRDATA1 1
			(pin P4WRDATA1 output)
			(conn P4WRDATA1 P4WRDATA1 ==> MCB P4WRDATA1)
		)
		(element P4WRDATA2 1
			(pin P4WRDATA2 output)
			(conn P4WRDATA2 P4WRDATA2 ==> MCB P4WRDATA2)
		)
		(element P4WRDATA3 1
			(pin P4WRDATA3 output)
			(conn P4WRDATA3 P4WRDATA3 ==> MCB P4WRDATA3)
		)
		(element P4WRDATA4 1
			(pin P4WRDATA4 output)
			(conn P4WRDATA4 P4WRDATA4 ==> MCB P4WRDATA4)
		)
		(element P4WRDATA5 1
			(pin P4WRDATA5 output)
			(conn P4WRDATA5 P4WRDATA5 ==> MCB P4WRDATA5)
		)
		(element P4WRDATA6 1
			(pin P4WRDATA6 output)
			(conn P4WRDATA6 P4WRDATA6 ==> MCB P4WRDATA6)
		)
		(element P4WRDATA7 1
			(pin P4WRDATA7 output)
			(conn P4WRDATA7 P4WRDATA7 ==> MCB P4WRDATA7)
		)
		(element P4WRDATA8 1
			(pin P4WRDATA8 output)
			(conn P4WRDATA8 P4WRDATA8 ==> MCB P4WRDATA8)
		)
		(element P4WRDATA9 1
			(pin P4WRDATA9 output)
			(conn P4WRDATA9 P4WRDATA9 ==> MCB P4WRDATA9)
		)
		(element P4WRDATA10 1
			(pin P4WRDATA10 output)
			(conn P4WRDATA10 P4WRDATA10 ==> MCB P4WRDATA10)
		)
		(element P4WRDATA11 1
			(pin P4WRDATA11 output)
			(conn P4WRDATA11 P4WRDATA11 ==> MCB P4WRDATA11)
		)
		(element P4WRDATA12 1
			(pin P4WRDATA12 output)
			(conn P4WRDATA12 P4WRDATA12 ==> MCB P4WRDATA12)
		)
		(element P4WRDATA13 1
			(pin P4WRDATA13 output)
			(conn P4WRDATA13 P4WRDATA13 ==> MCB P4WRDATA13)
		)
		(element P4WRDATA14 1
			(pin P4WRDATA14 output)
			(conn P4WRDATA14 P4WRDATA14 ==> MCB P4WRDATA14)
		)
		(element P4WRDATA15 1
			(pin P4WRDATA15 output)
			(conn P4WRDATA15 P4WRDATA15 ==> MCB P4WRDATA15)
		)
		(element P4WRDATA16 1
			(pin P4WRDATA16 output)
			(conn P4WRDATA16 P4WRDATA16 ==> MCB P4WRDATA16)
		)
		(element P4WRDATA17 1
			(pin P4WRDATA17 output)
			(conn P4WRDATA17 P4WRDATA17 ==> MCB P4WRDATA17)
		)
		(element P4WRDATA18 1
			(pin P4WRDATA18 output)
			(conn P4WRDATA18 P4WRDATA18 ==> MCB P4WRDATA18)
		)
		(element P4WRDATA19 1
			(pin P4WRDATA19 output)
			(conn P4WRDATA19 P4WRDATA19 ==> MCB P4WRDATA19)
		)
		(element P4WRDATA20 1
			(pin P4WRDATA20 output)
			(conn P4WRDATA20 P4WRDATA20 ==> MCB P4WRDATA20)
		)
		(element P4WRDATA21 1
			(pin P4WRDATA21 output)
			(conn P4WRDATA21 P4WRDATA21 ==> MCB P4WRDATA21)
		)
		(element P4WRDATA22 1
			(pin P4WRDATA22 output)
			(conn P4WRDATA22 P4WRDATA22 ==> MCB P4WRDATA22)
		)
		(element P4WRDATA23 1
			(pin P4WRDATA23 output)
			(conn P4WRDATA23 P4WRDATA23 ==> MCB P4WRDATA23)
		)
		(element P4WRDATA24 1
			(pin P4WRDATA24 output)
			(conn P4WRDATA24 P4WRDATA24 ==> MCB P4WRDATA24)
		)
		(element P4WRDATA25 1
			(pin P4WRDATA25 output)
			(conn P4WRDATA25 P4WRDATA25 ==> MCB P4WRDATA25)
		)
		(element P4WRDATA26 1
			(pin P4WRDATA26 output)
			(conn P4WRDATA26 P4WRDATA26 ==> MCB P4WRDATA26)
		)
		(element P4WRDATA27 1
			(pin P4WRDATA27 output)
			(conn P4WRDATA27 P4WRDATA27 ==> MCB P4WRDATA27)
		)
		(element P4WRDATA28 1
			(pin P4WRDATA28 output)
			(conn P4WRDATA28 P4WRDATA28 ==> MCB P4WRDATA28)
		)
		(element P4WRDATA29 1
			(pin P4WRDATA29 output)
			(conn P4WRDATA29 P4WRDATA29 ==> MCB P4WRDATA29)
		)
		(element P4WRDATA30 1
			(pin P4WRDATA30 output)
			(conn P4WRDATA30 P4WRDATA30 ==> MCB P4WRDATA30)
		)
		(element P4WRDATA31 1
			(pin P4WRDATA31 output)
			(conn P4WRDATA31 P4WRDATA31 ==> MCB P4WRDATA31)
		)
		(element P4WRMASK0 1
			(pin P4WRMASK0 output)
			(conn P4WRMASK0 P4WRMASK0 ==> MCB P4WRMASK0)
		)
		(element P4WRMASK1 1
			(pin P4WRMASK1 output)
			(conn P4WRMASK1 P4WRMASK1 ==> MCB P4WRMASK1)
		)
		(element P4WRMASK2 1
			(pin P4WRMASK2 output)
			(conn P4WRMASK2 P4WRMASK2 ==> MCB P4WRMASK2)
		)
		(element P4WRMASK3 1
			(pin P4WRMASK3 output)
			(conn P4WRMASK3 P4WRMASK3 ==> MCB P4WRMASK3)
		)
		(element P4WRUNDERRUN 1
			(pin P4WRUNDERRUN input)
			(conn P4WRUNDERRUN P4WRUNDERRUN <== MCB P4WRUNDERRUN)
		)
		(element P5ARBEN 1
			(pin P5ARBEN output)
			(conn P5ARBEN P5ARBEN ==> MCB P5ARBEN)
		)
		(element P5CLK 1
			(pin P5CLK output)
			(conn P5CLK P5CLK ==> P5CLKINV P5CLK)
			(conn P5CLK P5CLK ==> P5CLKINV P5CLK_B)
		)
		(element P5CLKINV 3
			(pin OUT output)
			(pin P5CLK input)
			(pin P5CLK_B input)
			(cfg P5CLK P5CLK_B)
			(conn P5CLKINV OUT ==> MCB P5CLK)
			(conn P5CLKINV P5CLK <== P5CLK P5CLK)
			(conn P5CLKINV P5CLK_B <== P5CLK P5CLK)
		)
		(element P5CMDBA0 1
			(pin P5CMDBA0 output)
			(conn P5CMDBA0 P5CMDBA0 ==> MCB P5CMDBA0)
		)
		(element P5CMDBA1 1
			(pin P5CMDBA1 output)
			(conn P5CMDBA1 P5CMDBA1 ==> MCB P5CMDBA1)
		)
		(element P5CMDBA2 1
			(pin P5CMDBA2 output)
			(conn P5CMDBA2 P5CMDBA2 ==> MCB P5CMDBA2)
		)
		(element P5CMDBL0 1
			(pin P5CMDBL0 output)
			(conn P5CMDBL0 P5CMDBL0 ==> MCB P5CMDBL0)
		)
		(element P5CMDBL1 1
			(pin P5CMDBL1 output)
			(conn P5CMDBL1 P5CMDBL1 ==> MCB P5CMDBL1)
		)
		(element P5CMDBL2 1
			(pin P5CMDBL2 output)
			(conn P5CMDBL2 P5CMDBL2 ==> MCB P5CMDBL2)
		)
		(element P5CMDBL3 1
			(pin P5CMDBL3 output)
			(conn P5CMDBL3 P5CMDBL3 ==> MCB P5CMDBL3)
		)
		(element P5CMDBL4 1
			(pin P5CMDBL4 output)
			(conn P5CMDBL4 P5CMDBL4 ==> MCB P5CMDBL4)
		)
		(element P5CMDBL5 1
			(pin P5CMDBL5 output)
			(conn P5CMDBL5 P5CMDBL5 ==> MCB P5CMDBL5)
		)
		(element P5CMDCA0 1
			(pin P5CMDCA0 output)
			(conn P5CMDCA0 P5CMDCA0 ==> MCB P5CMDCA0)
		)
		(element P5CMDCA1 1
			(pin P5CMDCA1 output)
			(conn P5CMDCA1 P5CMDCA1 ==> MCB P5CMDCA1)
		)
		(element P5CMDCA2 1
			(pin P5CMDCA2 output)
			(conn P5CMDCA2 P5CMDCA2 ==> MCB P5CMDCA2)
		)
		(element P5CMDCA3 1
			(pin P5CMDCA3 output)
			(conn P5CMDCA3 P5CMDCA3 ==> MCB P5CMDCA3)
		)
		(element P5CMDCA4 1
			(pin P5CMDCA4 output)
			(conn P5CMDCA4 P5CMDCA4 ==> MCB P5CMDCA4)
		)
		(element P5CMDCA5 1
			(pin P5CMDCA5 output)
			(conn P5CMDCA5 P5CMDCA5 ==> MCB P5CMDCA5)
		)
		(element P5CMDCA6 1
			(pin P5CMDCA6 output)
			(conn P5CMDCA6 P5CMDCA6 ==> MCB P5CMDCA6)
		)
		(element P5CMDCA7 1
			(pin P5CMDCA7 output)
			(conn P5CMDCA7 P5CMDCA7 ==> MCB P5CMDCA7)
		)
		(element P5CMDCA8 1
			(pin P5CMDCA8 output)
			(conn P5CMDCA8 P5CMDCA8 ==> MCB P5CMDCA8)
		)
		(element P5CMDCA9 1
			(pin P5CMDCA9 output)
			(conn P5CMDCA9 P5CMDCA9 ==> MCB P5CMDCA9)
		)
		(element P5CMDCA10 1
			(pin P5CMDCA10 output)
			(conn P5CMDCA10 P5CMDCA10 ==> MCB P5CMDCA10)
		)
		(element P5CMDCA11 1
			(pin P5CMDCA11 output)
			(conn P5CMDCA11 P5CMDCA11 ==> MCB P5CMDCA11)
		)
		(element P5CMDCLK 1
			(pin P5CMDCLK output)
			(conn P5CMDCLK P5CMDCLK ==> P5CMDCLKINV P5CMDCLK)
			(conn P5CMDCLK P5CMDCLK ==> P5CMDCLKINV P5CMDCLK_B)
		)
		(element P5CMDCLKINV 3
			(pin OUT output)
			(pin P5CMDCLK input)
			(pin P5CMDCLK_B input)
			(cfg P5CMDCLK P5CMDCLK_B)
			(conn P5CMDCLKINV OUT ==> MCB P5CMDCLK)
			(conn P5CMDCLKINV P5CMDCLK <== P5CMDCLK P5CMDCLK)
			(conn P5CMDCLKINV P5CMDCLK_B <== P5CMDCLK P5CMDCLK)
		)
		(element P5CMDEMPTY 1
			(pin P5CMDEMPTY input)
			(conn P5CMDEMPTY P5CMDEMPTY <== MCB P5CMDEMPTY)
		)
		(element P5CMDEN 1
			(pin P5CMDEN output)
			(conn P5CMDEN P5CMDEN ==> P5CMDENINV P5CMDEN)
			(conn P5CMDEN P5CMDEN ==> P5CMDENINV P5CMDEN_B)
		)
		(element P5CMDENINV 3
			(pin OUT output)
			(pin P5CMDEN input)
			(pin P5CMDEN_B input)
			(cfg P5CMDEN P5CMDEN_B)
			(conn P5CMDENINV OUT ==> MCB P5CMDEN)
			(conn P5CMDENINV P5CMDEN <== P5CMDEN P5CMDEN)
			(conn P5CMDENINV P5CMDEN_B <== P5CMDEN P5CMDEN)
		)
		(element P5CMDFULL 1
			(pin P5CMDFULL input)
			(conn P5CMDFULL P5CMDFULL <== MCB P5CMDFULL)
		)
		(element P5CMDINSTR0 1
			(pin P5CMDINSTR0 output)
			(conn P5CMDINSTR0 P5CMDINSTR0 ==> MCB P5CMDINSTR0)
		)
		(element P5CMDINSTR1 1
			(pin P5CMDINSTR1 output)
			(conn P5CMDINSTR1 P5CMDINSTR1 ==> MCB P5CMDINSTR1)
		)
		(element P5CMDINSTR2 1
			(pin P5CMDINSTR2 output)
			(conn P5CMDINSTR2 P5CMDINSTR2 ==> MCB P5CMDINSTR2)
		)
		(element P5CMDRA0 1
			(pin P5CMDRA0 output)
			(conn P5CMDRA0 P5CMDRA0 ==> MCB P5CMDRA0)
		)
		(element P5CMDRA1 1
			(pin P5CMDRA1 output)
			(conn P5CMDRA1 P5CMDRA1 ==> MCB P5CMDRA1)
		)
		(element P5CMDRA2 1
			(pin P5CMDRA2 output)
			(conn P5CMDRA2 P5CMDRA2 ==> MCB P5CMDRA2)
		)
		(element P5CMDRA3 1
			(pin P5CMDRA3 output)
			(conn P5CMDRA3 P5CMDRA3 ==> MCB P5CMDRA3)
		)
		(element P5CMDRA4 1
			(pin P5CMDRA4 output)
			(conn P5CMDRA4 P5CMDRA4 ==> MCB P5CMDRA4)
		)
		(element P5CMDRA5 1
			(pin P5CMDRA5 output)
			(conn P5CMDRA5 P5CMDRA5 ==> MCB P5CMDRA5)
		)
		(element P5CMDRA6 1
			(pin P5CMDRA6 output)
			(conn P5CMDRA6 P5CMDRA6 ==> MCB P5CMDRA6)
		)
		(element P5CMDRA7 1
			(pin P5CMDRA7 output)
			(conn P5CMDRA7 P5CMDRA7 ==> MCB P5CMDRA7)
		)
		(element P5CMDRA8 1
			(pin P5CMDRA8 output)
			(conn P5CMDRA8 P5CMDRA8 ==> MCB P5CMDRA8)
		)
		(element P5CMDRA9 1
			(pin P5CMDRA9 output)
			(conn P5CMDRA9 P5CMDRA9 ==> MCB P5CMDRA9)
		)
		(element P5CMDRA10 1
			(pin P5CMDRA10 output)
			(conn P5CMDRA10 P5CMDRA10 ==> MCB P5CMDRA10)
		)
		(element P5CMDRA11 1
			(pin P5CMDRA11 output)
			(conn P5CMDRA11 P5CMDRA11 ==> MCB P5CMDRA11)
		)
		(element P5CMDRA12 1
			(pin P5CMDRA12 output)
			(conn P5CMDRA12 P5CMDRA12 ==> MCB P5CMDRA12)
		)
		(element P5CMDRA13 1
			(pin P5CMDRA13 output)
			(conn P5CMDRA13 P5CMDRA13 ==> MCB P5CMDRA13)
		)
		(element P5CMDRA14 1
			(pin P5CMDRA14 output)
			(conn P5CMDRA14 P5CMDRA14 ==> MCB P5CMDRA14)
		)
		(element P5COUNT0 1
			(pin P5COUNT0 input)
			(conn P5COUNT0 P5COUNT0 <== MCB P5COUNT0)
		)
		(element P5COUNT1 1
			(pin P5COUNT1 input)
			(conn P5COUNT1 P5COUNT1 <== MCB P5COUNT1)
		)
		(element P5COUNT2 1
			(pin P5COUNT2 input)
			(conn P5COUNT2 P5COUNT2 <== MCB P5COUNT2)
		)
		(element P5COUNT3 1
			(pin P5COUNT3 input)
			(conn P5COUNT3 P5COUNT3 <== MCB P5COUNT3)
		)
		(element P5COUNT4 1
			(pin P5COUNT4 input)
			(conn P5COUNT4 P5COUNT4 <== MCB P5COUNT4)
		)
		(element P5COUNT5 1
			(pin P5COUNT5 input)
			(conn P5COUNT5 P5COUNT5 <== MCB P5COUNT5)
		)
		(element P5COUNT6 1
			(pin P5COUNT6 input)
			(conn P5COUNT6 P5COUNT6 <== MCB P5COUNT6)
		)
		(element P5EMPTY 1
			(pin P5EMPTY input)
			(conn P5EMPTY P5EMPTY <== MCB P5EMPTY)
		)
		(element P5EN 1
			(pin P5EN output)
			(conn P5EN P5EN ==> P5ENINV P5EN)
			(conn P5EN P5EN ==> P5ENINV P5EN_B)
		)
		(element P5ENINV 3
			(pin OUT output)
			(pin P5EN input)
			(pin P5EN_B input)
			(cfg P5EN P5EN_B)
			(conn P5ENINV OUT ==> MCB P5EN)
			(conn P5ENINV P5EN <== P5EN P5EN)
			(conn P5ENINV P5EN_B <== P5EN P5EN)
		)
		(element P5ERROR 1
			(pin P5ERROR input)
			(conn P5ERROR P5ERROR <== MCB P5ERROR)
		)
		(element P5FULL 1
			(pin P5FULL input)
			(conn P5FULL P5FULL <== MCB P5FULL)
		)
		(element P5RDDATA0 1
			(pin P5RDDATA0 input)
			(conn P5RDDATA0 P5RDDATA0 <== MCB P5RDDATA0)
		)
		(element P5RDDATA1 1
			(pin P5RDDATA1 input)
			(conn P5RDDATA1 P5RDDATA1 <== MCB P5RDDATA1)
		)
		(element P5RDDATA2 1
			(pin P5RDDATA2 input)
			(conn P5RDDATA2 P5RDDATA2 <== MCB P5RDDATA2)
		)
		(element P5RDDATA3 1
			(pin P5RDDATA3 input)
			(conn P5RDDATA3 P5RDDATA3 <== MCB P5RDDATA3)
		)
		(element P5RDDATA4 1
			(pin P5RDDATA4 input)
			(conn P5RDDATA4 P5RDDATA4 <== MCB P5RDDATA4)
		)
		(element P5RDDATA5 1
			(pin P5RDDATA5 input)
			(conn P5RDDATA5 P5RDDATA5 <== MCB P5RDDATA5)
		)
		(element P5RDDATA6 1
			(pin P5RDDATA6 input)
			(conn P5RDDATA6 P5RDDATA6 <== MCB P5RDDATA6)
		)
		(element P5RDDATA7 1
			(pin P5RDDATA7 input)
			(conn P5RDDATA7 P5RDDATA7 <== MCB P5RDDATA7)
		)
		(element P5RDDATA8 1
			(pin P5RDDATA8 input)
			(conn P5RDDATA8 P5RDDATA8 <== MCB P5RDDATA8)
		)
		(element P5RDDATA9 1
			(pin P5RDDATA9 input)
			(conn P5RDDATA9 P5RDDATA9 <== MCB P5RDDATA9)
		)
		(element P5RDDATA10 1
			(pin P5RDDATA10 input)
			(conn P5RDDATA10 P5RDDATA10 <== MCB P5RDDATA10)
		)
		(element P5RDDATA11 1
			(pin P5RDDATA11 input)
			(conn P5RDDATA11 P5RDDATA11 <== MCB P5RDDATA11)
		)
		(element P5RDDATA12 1
			(pin P5RDDATA12 input)
			(conn P5RDDATA12 P5RDDATA12 <== MCB P5RDDATA12)
		)
		(element P5RDDATA13 1
			(pin P5RDDATA13 input)
			(conn P5RDDATA13 P5RDDATA13 <== MCB P5RDDATA13)
		)
		(element P5RDDATA14 1
			(pin P5RDDATA14 input)
			(conn P5RDDATA14 P5RDDATA14 <== MCB P5RDDATA14)
		)
		(element P5RDDATA15 1
			(pin P5RDDATA15 input)
			(conn P5RDDATA15 P5RDDATA15 <== MCB P5RDDATA15)
		)
		(element P5RDDATA16 1
			(pin P5RDDATA16 input)
			(conn P5RDDATA16 P5RDDATA16 <== MCB P5RDDATA16)
		)
		(element P5RDDATA17 1
			(pin P5RDDATA17 input)
			(conn P5RDDATA17 P5RDDATA17 <== MCB P5RDDATA17)
		)
		(element P5RDDATA18 1
			(pin P5RDDATA18 input)
			(conn P5RDDATA18 P5RDDATA18 <== MCB P5RDDATA18)
		)
		(element P5RDDATA19 1
			(pin P5RDDATA19 input)
			(conn P5RDDATA19 P5RDDATA19 <== MCB P5RDDATA19)
		)
		(element P5RDDATA20 1
			(pin P5RDDATA20 input)
			(conn P5RDDATA20 P5RDDATA20 <== MCB P5RDDATA20)
		)
		(element P5RDDATA21 1
			(pin P5RDDATA21 input)
			(conn P5RDDATA21 P5RDDATA21 <== MCB P5RDDATA21)
		)
		(element P5RDDATA22 1
			(pin P5RDDATA22 input)
			(conn P5RDDATA22 P5RDDATA22 <== MCB P5RDDATA22)
		)
		(element P5RDDATA23 1
			(pin P5RDDATA23 input)
			(conn P5RDDATA23 P5RDDATA23 <== MCB P5RDDATA23)
		)
		(element P5RDDATA24 1
			(pin P5RDDATA24 input)
			(conn P5RDDATA24 P5RDDATA24 <== MCB P5RDDATA24)
		)
		(element P5RDDATA25 1
			(pin P5RDDATA25 input)
			(conn P5RDDATA25 P5RDDATA25 <== MCB P5RDDATA25)
		)
		(element P5RDDATA26 1
			(pin P5RDDATA26 input)
			(conn P5RDDATA26 P5RDDATA26 <== MCB P5RDDATA26)
		)
		(element P5RDDATA27 1
			(pin P5RDDATA27 input)
			(conn P5RDDATA27 P5RDDATA27 <== MCB P5RDDATA27)
		)
		(element P5RDDATA28 1
			(pin P5RDDATA28 input)
			(conn P5RDDATA28 P5RDDATA28 <== MCB P5RDDATA28)
		)
		(element P5RDDATA29 1
			(pin P5RDDATA29 input)
			(conn P5RDDATA29 P5RDDATA29 <== MCB P5RDDATA29)
		)
		(element P5RDDATA30 1
			(pin P5RDDATA30 input)
			(conn P5RDDATA30 P5RDDATA30 <== MCB P5RDDATA30)
		)
		(element P5RDDATA31 1
			(pin P5RDDATA31 input)
			(conn P5RDDATA31 P5RDDATA31 <== MCB P5RDDATA31)
		)
		(element P5RDOVERFLOW 1
			(pin P5RDOVERFLOW input)
			(conn P5RDOVERFLOW P5RDOVERFLOW <== MCB P5RDOVERFLOW)
		)
		(element P5TSTENB 1
			(pin P5TSTENB output)
			(conn P5TSTENB P5TSTENB ==> MCB P5TSTENB)
		)
		(element P5TSTLDMN 1
			(pin P5TSTLDMN input)
			(conn P5TSTLDMN P5TSTLDMN <== MCB P5TSTLDMN)
		)
		(element P5TSTMODEB0 1
			(pin P5TSTMODEB0 output)
			(conn P5TSTMODEB0 P5TSTMODEB0 ==> MCB P5TSTMODEB0)
		)
		(element P5TSTMODEB1 1
			(pin P5TSTMODEB1 output)
			(conn P5TSTMODEB1 P5TSTMODEB1 ==> MCB P5TSTMODEB1)
		)
		(element P5TSTMODEB2 1
			(pin P5TSTMODEB2 output)
			(conn P5TSTMODEB2 P5TSTMODEB2 ==> MCB P5TSTMODEB2)
		)
		(element P5TSTMODEB3 1
			(pin P5TSTMODEB3 output)
			(conn P5TSTMODEB3 P5TSTMODEB3 ==> MCB P5TSTMODEB3)
		)
		(element P5TSTPINENB 1
			(pin P5TSTPINENB output)
			(conn P5TSTPINENB P5TSTPINENB ==> MCB P5TSTPINENB)
		)
		(element P5WRDATA0 1
			(pin P5WRDATA0 output)
			(conn P5WRDATA0 P5WRDATA0 ==> MCB P5WRDATA0)
		)
		(element P5WRDATA1 1
			(pin P5WRDATA1 output)
			(conn P5WRDATA1 P5WRDATA1 ==> MCB P5WRDATA1)
		)
		(element P5WRDATA2 1
			(pin P5WRDATA2 output)
			(conn P5WRDATA2 P5WRDATA2 ==> MCB P5WRDATA2)
		)
		(element P5WRDATA3 1
			(pin P5WRDATA3 output)
			(conn P5WRDATA3 P5WRDATA3 ==> MCB P5WRDATA3)
		)
		(element P5WRDATA4 1
			(pin P5WRDATA4 output)
			(conn P5WRDATA4 P5WRDATA4 ==> MCB P5WRDATA4)
		)
		(element P5WRDATA5 1
			(pin P5WRDATA5 output)
			(conn P5WRDATA5 P5WRDATA5 ==> MCB P5WRDATA5)
		)
		(element P5WRDATA6 1
			(pin P5WRDATA6 output)
			(conn P5WRDATA6 P5WRDATA6 ==> MCB P5WRDATA6)
		)
		(element P5WRDATA7 1
			(pin P5WRDATA7 output)
			(conn P5WRDATA7 P5WRDATA7 ==> MCB P5WRDATA7)
		)
		(element P5WRDATA8 1
			(pin P5WRDATA8 output)
			(conn P5WRDATA8 P5WRDATA8 ==> MCB P5WRDATA8)
		)
		(element P5WRDATA9 1
			(pin P5WRDATA9 output)
			(conn P5WRDATA9 P5WRDATA9 ==> MCB P5WRDATA9)
		)
		(element P5WRDATA10 1
			(pin P5WRDATA10 output)
			(conn P5WRDATA10 P5WRDATA10 ==> MCB P5WRDATA10)
		)
		(element P5WRDATA11 1
			(pin P5WRDATA11 output)
			(conn P5WRDATA11 P5WRDATA11 ==> MCB P5WRDATA11)
		)
		(element P5WRDATA12 1
			(pin P5WRDATA12 output)
			(conn P5WRDATA12 P5WRDATA12 ==> MCB P5WRDATA12)
		)
		(element P5WRDATA13 1
			(pin P5WRDATA13 output)
			(conn P5WRDATA13 P5WRDATA13 ==> MCB P5WRDATA13)
		)
		(element P5WRDATA14 1
			(pin P5WRDATA14 output)
			(conn P5WRDATA14 P5WRDATA14 ==> MCB P5WRDATA14)
		)
		(element P5WRDATA15 1
			(pin P5WRDATA15 output)
			(conn P5WRDATA15 P5WRDATA15 ==> MCB P5WRDATA15)
		)
		(element P5WRDATA16 1
			(pin P5WRDATA16 output)
			(conn P5WRDATA16 P5WRDATA16 ==> MCB P5WRDATA16)
		)
		(element P5WRDATA17 1
			(pin P5WRDATA17 output)
			(conn P5WRDATA17 P5WRDATA17 ==> MCB P5WRDATA17)
		)
		(element P5WRDATA18 1
			(pin P5WRDATA18 output)
			(conn P5WRDATA18 P5WRDATA18 ==> MCB P5WRDATA18)
		)
		(element P5WRDATA19 1
			(pin P5WRDATA19 output)
			(conn P5WRDATA19 P5WRDATA19 ==> MCB P5WRDATA19)
		)
		(element P5WRDATA20 1
			(pin P5WRDATA20 output)
			(conn P5WRDATA20 P5WRDATA20 ==> MCB P5WRDATA20)
		)
		(element P5WRDATA21 1
			(pin P5WRDATA21 output)
			(conn P5WRDATA21 P5WRDATA21 ==> MCB P5WRDATA21)
		)
		(element P5WRDATA22 1
			(pin P5WRDATA22 output)
			(conn P5WRDATA22 P5WRDATA22 ==> MCB P5WRDATA22)
		)
		(element P5WRDATA23 1
			(pin P5WRDATA23 output)
			(conn P5WRDATA23 P5WRDATA23 ==> MCB P5WRDATA23)
		)
		(element P5WRDATA24 1
			(pin P5WRDATA24 output)
			(conn P5WRDATA24 P5WRDATA24 ==> MCB P5WRDATA24)
		)
		(element P5WRDATA25 1
			(pin P5WRDATA25 output)
			(conn P5WRDATA25 P5WRDATA25 ==> MCB P5WRDATA25)
		)
		(element P5WRDATA26 1
			(pin P5WRDATA26 output)
			(conn P5WRDATA26 P5WRDATA26 ==> MCB P5WRDATA26)
		)
		(element P5WRDATA27 1
			(pin P5WRDATA27 output)
			(conn P5WRDATA27 P5WRDATA27 ==> MCB P5WRDATA27)
		)
		(element P5WRDATA28 1
			(pin P5WRDATA28 output)
			(conn P5WRDATA28 P5WRDATA28 ==> MCB P5WRDATA28)
		)
		(element P5WRDATA29 1
			(pin P5WRDATA29 output)
			(conn P5WRDATA29 P5WRDATA29 ==> MCB P5WRDATA29)
		)
		(element P5WRDATA30 1
			(pin P5WRDATA30 output)
			(conn P5WRDATA30 P5WRDATA30 ==> MCB P5WRDATA30)
		)
		(element P5WRDATA31 1
			(pin P5WRDATA31 output)
			(conn P5WRDATA31 P5WRDATA31 ==> MCB P5WRDATA31)
		)
		(element P5WRMASK0 1
			(pin P5WRMASK0 output)
			(conn P5WRMASK0 P5WRMASK0 ==> MCB P5WRMASK0)
		)
		(element P5WRMASK1 1
			(pin P5WRMASK1 output)
			(conn P5WRMASK1 P5WRMASK1 ==> MCB P5WRMASK1)
		)
		(element P5WRMASK2 1
			(pin P5WRMASK2 output)
			(conn P5WRMASK2 P5WRMASK2 ==> MCB P5WRMASK2)
		)
		(element P5WRMASK3 1
			(pin P5WRMASK3 output)
			(conn P5WRMASK3 P5WRMASK3 ==> MCB P5WRMASK3)
		)
		(element P5WRUNDERRUN 1
			(pin P5WRUNDERRUN input)
			(conn P5WRUNDERRUN P5WRUNDERRUN <== MCB P5WRUNDERRUN)
		)
		(element RAS 1
			(pin RAS input)
			(conn RAS RAS <== MCB RAS)
		)
		(element RECAL 1
			(pin RECAL output)
			(conn RECAL RECAL ==> MCB RECAL)
		)
		(element RST 1
			(pin RST input)
			(conn RST RST <== MCB RST)
		)
		(element SELFREFRESHENTER 1
			(pin SELFREFRESHENTER output)
			(conn SELFREFRESHENTER SELFREFRESHENTER ==> MCB SELFREFRESHENTER)
		)
		(element SELFREFRESHMODE 1
			(pin SELFREFRESHMODE input)
			(conn SELFREFRESHMODE SELFREFRESHMODE <== MCB SELFREFRESHMODE)
		)
		(element STATUS0 1
			(pin STATUS0 input)
			(conn STATUS0 STATUS0 <== MCB STATUS0)
		)
		(element STATUS1 1
			(pin STATUS1 input)
			(conn STATUS1 STATUS1 <== MCB STATUS1)
		)
		(element STATUS2 1
			(pin STATUS2 input)
			(conn STATUS2 STATUS2 <== MCB STATUS2)
		)
		(element STATUS3 1
			(pin STATUS3 input)
			(conn STATUS3 STATUS3 <== MCB STATUS3)
		)
		(element STATUS4 1
			(pin STATUS4 input)
			(conn STATUS4 STATUS4 <== MCB STATUS4)
		)
		(element STATUS5 1
			(pin STATUS5 input)
			(conn STATUS5 STATUS5 <== MCB STATUS5)
		)
		(element STATUS6 1
			(pin STATUS6 input)
			(conn STATUS6 STATUS6 <== MCB STATUS6)
		)
		(element STATUS7 1
			(pin STATUS7 input)
			(conn STATUS7 STATUS7 <== MCB STATUS7)
		)
		(element STATUS8 1
			(pin STATUS8 input)
			(conn STATUS8 STATUS8 <== MCB STATUS8)
		)
		(element STATUS9 1
			(pin STATUS9 input)
			(conn STATUS9 STATUS9 <== MCB STATUS9)
		)
		(element STATUS10 1
			(pin STATUS10 input)
			(conn STATUS10 STATUS10 <== MCB STATUS10)
		)
		(element STATUS11 1
			(pin STATUS11 input)
			(conn STATUS11 STATUS11 <== MCB STATUS11)
		)
		(element STATUS12 1
			(pin STATUS12 input)
			(conn STATUS12 STATUS12 <== MCB STATUS12)
		)
		(element STATUS13 1
			(pin STATUS13 input)
			(conn STATUS13 STATUS13 <== MCB STATUS13)
		)
		(element STATUS14 1
			(pin STATUS14 input)
			(conn STATUS14 STATUS14 <== MCB STATUS14)
		)
		(element STATUS15 1
			(pin STATUS15 input)
			(conn STATUS15 STATUS15 <== MCB STATUS15)
		)
		(element STATUS16 1
			(pin STATUS16 input)
			(conn STATUS16 STATUS16 <== MCB STATUS16)
		)
		(element STATUS17 1
			(pin STATUS17 input)
			(conn STATUS17 STATUS17 <== MCB STATUS17)
		)
		(element STATUS18 1
			(pin STATUS18 input)
			(conn STATUS18 STATUS18 <== MCB STATUS18)
		)
		(element STATUS19 1
			(pin STATUS19 input)
			(conn STATUS19 STATUS19 <== MCB STATUS19)
		)
		(element STATUS20 1
			(pin STATUS20 input)
			(conn STATUS20 STATUS20 <== MCB STATUS20)
		)
		(element STATUS21 1
			(pin STATUS21 input)
			(conn STATUS21 STATUS21 <== MCB STATUS21)
		)
		(element STATUS22 1
			(pin STATUS22 input)
			(conn STATUS22 STATUS22 <== MCB STATUS22)
		)
		(element STATUS23 1
			(pin STATUS23 input)
			(conn STATUS23 STATUS23 <== MCB STATUS23)
		)
		(element STATUS24 1
			(pin STATUS24 input)
			(conn STATUS24 STATUS24 <== MCB STATUS24)
		)
		(element STATUS25 1
			(pin STATUS25 input)
			(conn STATUS25 STATUS25 <== MCB STATUS25)
		)
		(element STATUS26 1
			(pin STATUS26 input)
			(conn STATUS26 STATUS26 <== MCB STATUS26)
		)
		(element STATUS27 1
			(pin STATUS27 input)
			(conn STATUS27 STATUS27 <== MCB STATUS27)
		)
		(element STATUS28 1
			(pin STATUS28 input)
			(conn STATUS28 STATUS28 <== MCB STATUS28)
		)
		(element STATUS29 1
			(pin STATUS29 input)
			(conn STATUS29 STATUS29 <== MCB STATUS29)
		)
		(element STATUS30 1
			(pin STATUS30 input)
			(conn STATUS30 STATUS30 <== MCB STATUS30)
		)
		(element STATUS31 1
			(pin STATUS31 input)
			(conn STATUS31 STATUS31 <== MCB STATUS31)
		)
		(element SYSRST 1
			(pin SYSRST output)
			(conn SYSRST SYSRST ==> MCB SYSRST)
		)
		(element TSTCMDOUT0 1
			(pin TSTCMDOUT0 input)
			(conn TSTCMDOUT0 TSTCMDOUT0 <== MCB TSTCMDOUT0)
		)
		(element TSTCMDOUT1 1
			(pin TSTCMDOUT1 input)
			(conn TSTCMDOUT1 TSTCMDOUT1 <== MCB TSTCMDOUT1)
		)
		(element TSTCMDOUT2 1
			(pin TSTCMDOUT2 input)
			(conn TSTCMDOUT2 TSTCMDOUT2 <== MCB TSTCMDOUT2)
		)
		(element TSTCMDOUT3 1
			(pin TSTCMDOUT3 input)
			(conn TSTCMDOUT3 TSTCMDOUT3 <== MCB TSTCMDOUT3)
		)
		(element TSTCMDOUT4 1
			(pin TSTCMDOUT4 input)
			(conn TSTCMDOUT4 TSTCMDOUT4 <== MCB TSTCMDOUT4)
		)
		(element TSTCMDOUT5 1
			(pin TSTCMDOUT5 input)
			(conn TSTCMDOUT5 TSTCMDOUT5 <== MCB TSTCMDOUT5)
		)
		(element TSTCMDOUT6 1
			(pin TSTCMDOUT6 input)
			(conn TSTCMDOUT6 TSTCMDOUT6 <== MCB TSTCMDOUT6)
		)
		(element TSTCMDOUT7 1
			(pin TSTCMDOUT7 input)
			(conn TSTCMDOUT7 TSTCMDOUT7 <== MCB TSTCMDOUT7)
		)
		(element TSTCMDOUT8 1
			(pin TSTCMDOUT8 input)
			(conn TSTCMDOUT8 TSTCMDOUT8 <== MCB TSTCMDOUT8)
		)
		(element TSTCMDOUT9 1
			(pin TSTCMDOUT9 input)
			(conn TSTCMDOUT9 TSTCMDOUT9 <== MCB TSTCMDOUT9)
		)
		(element TSTCMDOUT10 1
			(pin TSTCMDOUT10 input)
			(conn TSTCMDOUT10 TSTCMDOUT10 <== MCB TSTCMDOUT10)
		)
		(element TSTCMDOUT11 1
			(pin TSTCMDOUT11 input)
			(conn TSTCMDOUT11 TSTCMDOUT11 <== MCB TSTCMDOUT11)
		)
		(element TSTCMDOUT12 1
			(pin TSTCMDOUT12 input)
			(conn TSTCMDOUT12 TSTCMDOUT12 <== MCB TSTCMDOUT12)
		)
		(element TSTCMDOUT13 1
			(pin TSTCMDOUT13 input)
			(conn TSTCMDOUT13 TSTCMDOUT13 <== MCB TSTCMDOUT13)
		)
		(element TSTCMDOUT14 1
			(pin TSTCMDOUT14 input)
			(conn TSTCMDOUT14 TSTCMDOUT14 <== MCB TSTCMDOUT14)
		)
		(element TSTCMDOUT15 1
			(pin TSTCMDOUT15 input)
			(conn TSTCMDOUT15 TSTCMDOUT15 <== MCB TSTCMDOUT15)
		)
		(element TSTCMDOUT16 1
			(pin TSTCMDOUT16 input)
			(conn TSTCMDOUT16 TSTCMDOUT16 <== MCB TSTCMDOUT16)
		)
		(element TSTCMDOUT17 1
			(pin TSTCMDOUT17 input)
			(conn TSTCMDOUT17 TSTCMDOUT17 <== MCB TSTCMDOUT17)
		)
		(element TSTCMDOUT18 1
			(pin TSTCMDOUT18 input)
			(conn TSTCMDOUT18 TSTCMDOUT18 <== MCB TSTCMDOUT18)
		)
		(element TSTCMDOUT19 1
			(pin TSTCMDOUT19 input)
			(conn TSTCMDOUT19 TSTCMDOUT19 <== MCB TSTCMDOUT19)
		)
		(element TSTCMDOUT20 1
			(pin TSTCMDOUT20 input)
			(conn TSTCMDOUT20 TSTCMDOUT20 <== MCB TSTCMDOUT20)
		)
		(element TSTCMDOUT21 1
			(pin TSTCMDOUT21 input)
			(conn TSTCMDOUT21 TSTCMDOUT21 <== MCB TSTCMDOUT21)
		)
		(element TSTCMDOUT22 1
			(pin TSTCMDOUT22 input)
			(conn TSTCMDOUT22 TSTCMDOUT22 <== MCB TSTCMDOUT22)
		)
		(element TSTCMDOUT23 1
			(pin TSTCMDOUT23 input)
			(conn TSTCMDOUT23 TSTCMDOUT23 <== MCB TSTCMDOUT23)
		)
		(element TSTCMDOUT24 1
			(pin TSTCMDOUT24 input)
			(conn TSTCMDOUT24 TSTCMDOUT24 <== MCB TSTCMDOUT24)
		)
		(element TSTCMDOUT25 1
			(pin TSTCMDOUT25 input)
			(conn TSTCMDOUT25 TSTCMDOUT25 <== MCB TSTCMDOUT25)
		)
		(element TSTCMDOUT26 1
			(pin TSTCMDOUT26 input)
			(conn TSTCMDOUT26 TSTCMDOUT26 <== MCB TSTCMDOUT26)
		)
		(element TSTCMDOUT27 1
			(pin TSTCMDOUT27 input)
			(conn TSTCMDOUT27 TSTCMDOUT27 <== MCB TSTCMDOUT27)
		)
		(element TSTCMDOUT28 1
			(pin TSTCMDOUT28 input)
			(conn TSTCMDOUT28 TSTCMDOUT28 <== MCB TSTCMDOUT28)
		)
		(element TSTCMDOUT29 1
			(pin TSTCMDOUT29 input)
			(conn TSTCMDOUT29 TSTCMDOUT29 <== MCB TSTCMDOUT29)
		)
		(element TSTCMDOUT30 1
			(pin TSTCMDOUT30 input)
			(conn TSTCMDOUT30 TSTCMDOUT30 <== MCB TSTCMDOUT30)
		)
		(element TSTCMDOUT31 1
			(pin TSTCMDOUT31 input)
			(conn TSTCMDOUT31 TSTCMDOUT31 <== MCB TSTCMDOUT31)
		)
		(element TSTCMDOUT32 1
			(pin TSTCMDOUT32 input)
			(conn TSTCMDOUT32 TSTCMDOUT32 <== MCB TSTCMDOUT32)
		)
		(element TSTCMDOUT33 1
			(pin TSTCMDOUT33 input)
			(conn TSTCMDOUT33 TSTCMDOUT33 <== MCB TSTCMDOUT33)
		)
		(element TSTCMDOUT34 1
			(pin TSTCMDOUT34 input)
			(conn TSTCMDOUT34 TSTCMDOUT34 <== MCB TSTCMDOUT34)
		)
		(element TSTCMDOUT35 1
			(pin TSTCMDOUT35 input)
			(conn TSTCMDOUT35 TSTCMDOUT35 <== MCB TSTCMDOUT35)
		)
		(element TSTCMDOUT36 1
			(pin TSTCMDOUT36 input)
			(conn TSTCMDOUT36 TSTCMDOUT36 <== MCB TSTCMDOUT36)
		)
		(element TSTCMDOUT37 1
			(pin TSTCMDOUT37 input)
			(conn TSTCMDOUT37 TSTCMDOUT37 <== MCB TSTCMDOUT37)
		)
		(element TSTCMDOUT38 1
			(pin TSTCMDOUT38 input)
			(conn TSTCMDOUT38 TSTCMDOUT38 <== MCB TSTCMDOUT38)
		)
		(element TSTCMDTESTENB 1
			(pin TSTCMDTESTENB output)
			(conn TSTCMDTESTENB TSTCMDTESTENB ==> MCB TSTCMDTESTENB)
		)
		(element TSTINB0 1
			(pin TSTINB0 output)
			(conn TSTINB0 TSTINB0 ==> MCB TSTINB0)
		)
		(element TSTINB1 1
			(pin TSTINB1 output)
			(conn TSTINB1 TSTINB1 ==> MCB TSTINB1)
		)
		(element TSTINB2 1
			(pin TSTINB2 output)
			(conn TSTINB2 TSTINB2 ==> MCB TSTINB2)
		)
		(element TSTINB3 1
			(pin TSTINB3 output)
			(conn TSTINB3 TSTINB3 ==> MCB TSTINB3)
		)
		(element TSTINB4 1
			(pin TSTINB4 output)
			(conn TSTINB4 TSTINB4 ==> MCB TSTINB4)
		)
		(element TSTINB5 1
			(pin TSTINB5 output)
			(conn TSTINB5 TSTINB5 ==> MCB TSTINB5)
		)
		(element TSTINB6 1
			(pin TSTINB6 output)
			(conn TSTINB6 TSTINB6 ==> MCB TSTINB6)
		)
		(element TSTINB7 1
			(pin TSTINB7 output)
			(conn TSTINB7 TSTINB7 ==> MCB TSTINB7)
		)
		(element TSTINB8 1
			(pin TSTINB8 output)
			(conn TSTINB8 TSTINB8 ==> MCB TSTINB8)
		)
		(element TSTINB9 1
			(pin TSTINB9 output)
			(conn TSTINB9 TSTINB9 ==> MCB TSTINB9)
		)
		(element TSTINB10 1
			(pin TSTINB10 output)
			(conn TSTINB10 TSTINB10 ==> MCB TSTINB10)
		)
		(element TSTINB11 1
			(pin TSTINB11 output)
			(conn TSTINB11 TSTINB11 ==> MCB TSTINB11)
		)
		(element TSTINB12 1
			(pin TSTINB12 output)
			(conn TSTINB12 TSTINB12 ==> MCB TSTINB12)
		)
		(element TSTINB13 1
			(pin TSTINB13 output)
			(conn TSTINB13 TSTINB13 ==> MCB TSTINB13)
		)
		(element TSTINB14 1
			(pin TSTINB14 output)
			(conn TSTINB14 TSTINB14 ==> MCB TSTINB14)
		)
		(element TSTINB15 1
			(pin TSTINB15 output)
			(conn TSTINB15 TSTINB15 ==> MCB TSTINB15)
		)
		(element TSTSCANCLK 1
			(pin TSTSCANCLK output)
			(conn TSTSCANCLK TSTSCANCLK ==> MCB TSTSCANCLK)
		)
		(element TSTSCANENB 1
			(pin TSTSCANENB output)
			(conn TSTSCANENB TSTSCANENB ==> MCB TSTSCANENB)
		)
		(element TSTSCANIN 1
			(pin TSTSCANIN output)
			(conn TSTSCANIN TSTSCANIN ==> MCB TSTSCANIN)
		)
		(element TSTSCANMODE 1
			(pin TSTSCANMODE output)
			(conn TSTSCANMODE TSTSCANMODE ==> MCB TSTSCANMODE)
		)
		(element TSTSCANOUT 1
			(pin TSTSCANOUT input)
			(conn TSTSCANOUT TSTSCANOUT <== MCB TSTSCANOUT)
		)
		(element TSTSCANRST 1
			(pin TSTSCANRST output)
			(conn TSTSCANRST TSTSCANRST ==> MCB TSTSCANRST)
		)
		(element TSTSCANSET 1
			(pin TSTSCANSET output)
			(conn TSTSCANSET TSTSCANSET ==> MCB TSTSCANSET)
		)
		(element TSTSEL0 1
			(pin TSTSEL0 output)
			(conn TSTSEL0 TSTSEL0 ==> MCB TSTSEL0)
		)
		(element TSTSEL1 1
			(pin TSTSEL1 output)
			(conn TSTSEL1 TSTSEL1 ==> MCB TSTSEL1)
		)
		(element TSTSEL2 1
			(pin TSTSEL2 output)
			(conn TSTSEL2 TSTSEL2 ==> MCB TSTSEL2)
		)
		(element TSTSEL3 1
			(pin TSTSEL3 output)
			(conn TSTSEL3 TSTSEL3 ==> MCB TSTSEL3)
		)
		(element TSTSEL4 1
			(pin TSTSEL4 output)
			(conn TSTSEL4 TSTSEL4 ==> MCB TSTSEL4)
		)
		(element TSTSEL5 1
			(pin TSTSEL5 output)
			(conn TSTSEL5 TSTSEL5 ==> MCB TSTSEL5)
		)
		(element TSTSEL6 1
			(pin TSTSEL6 output)
			(conn TSTSEL6 TSTSEL6 ==> MCB TSTSEL6)
		)
		(element TSTSEL7 1
			(pin TSTSEL7 output)
			(conn TSTSEL7 TSTSEL7 ==> MCB TSTSEL7)
		)
		(element UDMN 1
			(pin UDMN input)
			(conn UDMN UDMN <== MCB UDMN)
		)
		(element UDMP 1
			(pin UDMP input)
			(conn UDMP UDMP <== MCB UDMP)
		)
		(element UDQSIOIN 1
			(pin UDQSIOIN output)
			(conn UDQSIOIN UDQSIOIN ==> MCB UDQSIOIN)
		)
		(element UDQSIOIP 1
			(pin UDQSIOIP output)
			(conn UDQSIOIP UDQSIOIP ==> MCB UDQSIOIP)
		)
		(element UIADD 1
			(pin UIADD output)
			(conn UIADD UIADD ==> MCB UIADD)
		)
		(element UIADDR0 1
			(pin UIADDR0 output)
			(conn UIADDR0 UIADDR0 ==> MCB UIADDR0)
		)
		(element UIADDR1 1
			(pin UIADDR1 output)
			(conn UIADDR1 UIADDR1 ==> MCB UIADDR1)
		)
		(element UIADDR2 1
			(pin UIADDR2 output)
			(conn UIADDR2 UIADDR2 ==> MCB UIADDR2)
		)
		(element UIADDR3 1
			(pin UIADDR3 output)
			(conn UIADDR3 UIADDR3 ==> MCB UIADDR3)
		)
		(element UIADDR4 1
			(pin UIADDR4 output)
			(conn UIADDR4 UIADDR4 ==> MCB UIADDR4)
		)
		(element UIBROADCAST 1
			(pin UIBROADCAST output)
			(conn UIBROADCAST UIBROADCAST ==> MCB UIBROADCAST)
		)
		(element UICLK 1
			(pin UICLK output)
			(conn UICLK UICLK ==> MCB UICLK)
		)
		(element UICMD 1
			(pin UICMD output)
			(conn UICMD UICMD ==> MCB UICMD)
		)
		(element UICMDEN 1
			(pin UICMDEN output)
			(conn UICMDEN UICMDEN ==> MCB UICMDEN)
		)
		(element UICMDIN 1
			(pin UICMDIN output)
			(conn UICMDIN UICMDIN ==> MCB UICMDIN)
		)
		(element UICS 1
			(pin UICS output)
			(conn UICS UICS ==> MCB UICS)
		)
		(element UIDONECAL 1
			(pin UIDONECAL output)
			(conn UIDONECAL UIDONECAL ==> MCB UIDONECAL)
		)
		(element UIDQCOUNT0 1
			(pin UIDQCOUNT0 output)
			(conn UIDQCOUNT0 UIDQCOUNT0 ==> MCB UIDQCOUNT0)
		)
		(element UIDQCOUNT1 1
			(pin UIDQCOUNT1 output)
			(conn UIDQCOUNT1 UIDQCOUNT1 ==> MCB UIDQCOUNT1)
		)
		(element UIDQCOUNT2 1
			(pin UIDQCOUNT2 output)
			(conn UIDQCOUNT2 UIDQCOUNT2 ==> MCB UIDQCOUNT2)
		)
		(element UIDQCOUNT3 1
			(pin UIDQCOUNT3 output)
			(conn UIDQCOUNT3 UIDQCOUNT3 ==> MCB UIDQCOUNT3)
		)
		(element UIDQLOWERDEC 1
			(pin UIDQLOWERDEC output)
			(conn UIDQLOWERDEC UIDQLOWERDEC ==> MCB UIDQLOWERDEC)
		)
		(element UIDQLOWERINC 1
			(pin UIDQLOWERINC output)
			(conn UIDQLOWERINC UIDQLOWERINC ==> MCB UIDQLOWERINC)
		)
		(element UIDQUPPERDEC 1
			(pin UIDQUPPERDEC output)
			(conn UIDQUPPERDEC UIDQUPPERDEC ==> MCB UIDQUPPERDEC)
		)
		(element UIDQUPPERINC 1
			(pin UIDQUPPERINC output)
			(conn UIDQUPPERINC UIDQUPPERINC ==> MCB UIDQUPPERINC)
		)
		(element UIDRPUPDATE 1
			(pin UIDRPUPDATE output)
			(conn UIDRPUPDATE UIDRPUPDATE ==> MCB UIDRPUPDATE)
		)
		(element UILDQSDEC 1
			(pin UILDQSDEC output)
			(conn UILDQSDEC UILDQSDEC ==> MCB UILDQSDEC)
		)
		(element UILDQSINC 1
			(pin UILDQSINC output)
			(conn UILDQSINC UILDQSINC ==> MCB UILDQSINC)
		)
		(element UIREAD 1
			(pin UIREAD output)
			(conn UIREAD UIREAD ==> MCB UIREAD)
		)
		(element UISDI 1
			(pin UISDI output)
			(conn UISDI UISDI ==> MCB UISDI)
		)
		(element UIUDQSDEC 1
			(pin UIUDQSDEC output)
			(conn UIUDQSDEC UIUDQSDEC ==> MCB UIUDQSDEC)
		)
		(element UIUDQSINC 1
			(pin UIUDQSINC output)
			(conn UIUDQSINC UIUDQSINC ==> MCB UIUDQSINC)
		)
		(element UOCALSTART 1
			(pin UOCALSTART input)
			(conn UOCALSTART UOCALSTART <== MCB UOCALSTART)
		)
		(element UOCMDREADYIN 1
			(pin UOCMDREADYIN input)
			(conn UOCMDREADYIN UOCMDREADYIN <== MCB UOCMDREADYIN)
		)
		(element UODATAVALID 1
			(pin UODATAVALID input)
			(conn UODATAVALID UODATAVALID <== MCB UODATAVALID)
		)
		(element UODATA0 1
			(pin UODATA0 input)
			(conn UODATA0 UODATA0 <== MCB UODATA0)
		)
		(element UODATA1 1
			(pin UODATA1 input)
			(conn UODATA1 UODATA1 <== MCB UODATA1)
		)
		(element UODATA2 1
			(pin UODATA2 input)
			(conn UODATA2 UODATA2 <== MCB UODATA2)
		)
		(element UODATA3 1
			(pin UODATA3 input)
			(conn UODATA3 UODATA3 <== MCB UODATA3)
		)
		(element UODATA4 1
			(pin UODATA4 input)
			(conn UODATA4 UODATA4 <== MCB UODATA4)
		)
		(element UODATA5 1
			(pin UODATA5 input)
			(conn UODATA5 UODATA5 <== MCB UODATA5)
		)
		(element UODATA6 1
			(pin UODATA6 input)
			(conn UODATA6 UODATA6 <== MCB UODATA6)
		)
		(element UODATA7 1
			(pin UODATA7 input)
			(conn UODATA7 UODATA7 <== MCB UODATA7)
		)
		(element UODONECAL 1
			(pin UODONECAL input)
			(conn UODONECAL UODONECAL <== MCB UODONECAL)
		)
		(element UOREFRSHFLAG 1
			(pin UOREFRSHFLAG input)
			(conn UOREFRSHFLAG UOREFRSHFLAG <== MCB UOREFRSHFLAG)
		)
		(element UOSDO 1
			(pin UOSDO input)
			(conn UOSDO UOSDO <== MCB UOSDO)
		)
		(element WE 1
			(pin WE input)
			(conn WE WE <== MCB WE)
		)
		(element MCB 1226 # BEL
			(pin ADDR0 output)
			(pin ADDR1 output)
			(pin ADDR2 output)
			(pin ADDR3 output)
			(pin ADDR4 output)
			(pin ADDR5 output)
			(pin ADDR6 output)
			(pin ADDR7 output)
			(pin ADDR8 output)
			(pin ADDR9 output)
			(pin ADDR10 output)
			(pin ADDR11 output)
			(pin ADDR12 output)
			(pin ADDR13 output)
			(pin ADDR14 output)
			(pin BA0 output)
			(pin BA1 output)
			(pin BA2 output)
			(pin CAS output)
			(pin CKE output)
			(pin DQIOWEN0 output)
			(pin DQI0 input)
			(pin DQI1 input)
			(pin DQI2 input)
			(pin DQI3 input)
			(pin DQI4 input)
			(pin DQI5 input)
			(pin DQI6 input)
			(pin DQI7 input)
			(pin DQI8 input)
			(pin DQI9 input)
			(pin DQI10 input)
			(pin DQI11 input)
			(pin DQI12 input)
			(pin DQI13 input)
			(pin DQI14 input)
			(pin DQI15 input)
			(pin DQON0 output)
			(pin DQON1 output)
			(pin DQON2 output)
			(pin DQON3 output)
			(pin DQON4 output)
			(pin DQON5 output)
			(pin DQON6 output)
			(pin DQON7 output)
			(pin DQON8 output)
			(pin DQON9 output)
			(pin DQON10 output)
			(pin DQON11 output)
			(pin DQON12 output)
			(pin DQON13 output)
			(pin DQON14 output)
			(pin DQON15 output)
			(pin DQOP0 output)
			(pin DQOP1 output)
			(pin DQOP2 output)
			(pin DQOP3 output)
			(pin DQOP4 output)
			(pin DQOP5 output)
			(pin DQOP6 output)
			(pin DQOP7 output)
			(pin DQOP8 output)
			(pin DQOP9 output)
			(pin DQOP10 output)
			(pin DQOP11 output)
			(pin DQOP12 output)
			(pin DQOP13 output)
			(pin DQOP14 output)
			(pin DQOP15 output)
			(pin DQSIOIN input)
			(pin DQSIOIP input)
			(pin DQSIOWEN90N output)
			(pin DQSIOWEN90P output)
			(pin IOIDRPADD output)
			(pin IOIDRPADDR0 output)
			(pin IOIDRPADDR1 output)
			(pin IOIDRPADDR2 output)
			(pin IOIDRPADDR3 output)
			(pin IOIDRPADDR4 output)
			(pin IOIDRPBROADCAST output)
			(pin IOIDRPCLK output)
			(pin IOIDRPCS output)
			(pin IOIDRPSDI input)
			(pin IOIDRPSDO output)
			(pin IOIDRPTRAIN output)
			(pin IOIDRPUPDATE output)
			(pin LDMN output)
			(pin LDMP output)
			(pin ODT output)
			(pin PLLCE0 input)
			(pin PLLCE1 input)
			(pin PLLCLK0 input)
			(pin PLLCLK1 input)
			(pin PLLLOCK input)
			(pin P0ARBEN input)
			(pin P0CMDBA0 input)
			(pin P0CMDBA1 input)
			(pin P0CMDBA2 input)
			(pin P0CMDBL0 input)
			(pin P0CMDBL1 input)
			(pin P0CMDBL2 input)
			(pin P0CMDBL3 input)
			(pin P0CMDBL4 input)
			(pin P0CMDBL5 input)
			(pin P0CMDCA0 input)
			(pin P0CMDCA1 input)
			(pin P0CMDCA2 input)
			(pin P0CMDCA3 input)
			(pin P0CMDCA4 input)
			(pin P0CMDCA5 input)
			(pin P0CMDCA6 input)
			(pin P0CMDCA7 input)
			(pin P0CMDCA8 input)
			(pin P0CMDCA9 input)
			(pin P0CMDCA10 input)
			(pin P0CMDCA11 input)
			(pin P0CMDCLK input)
			(pin P0CMDEMPTY output)
			(pin P0CMDEN input)
			(pin P0CMDFULL output)
			(pin P0CMDINSTR0 input)
			(pin P0CMDINSTR1 input)
			(pin P0CMDINSTR2 input)
			(pin P0CMDRA0 input)
			(pin P0CMDRA1 input)
			(pin P0CMDRA2 input)
			(pin P0CMDRA3 input)
			(pin P0CMDRA4 input)
			(pin P0CMDRA5 input)
			(pin P0CMDRA6 input)
			(pin P0CMDRA7 input)
			(pin P0CMDRA8 input)
			(pin P0CMDRA9 input)
			(pin P0CMDRA10 input)
			(pin P0CMDRA11 input)
			(pin P0CMDRA12 input)
			(pin P0CMDRA13 input)
			(pin P0CMDRA14 input)
			(pin P0RDCLK input)
			(pin P0RDCOUNT0 output)
			(pin P0RDCOUNT1 output)
			(pin P0RDCOUNT2 output)
			(pin P0RDCOUNT3 output)
			(pin P0RDCOUNT4 output)
			(pin P0RDCOUNT5 output)
			(pin P0RDCOUNT6 output)
			(pin P0RDDATA0 output)
			(pin P0RDDATA1 output)
			(pin P0RDDATA2 output)
			(pin P0RDDATA3 output)
			(pin P0RDDATA4 output)
			(pin P0RDDATA5 output)
			(pin P0RDDATA6 output)
			(pin P0RDDATA7 output)
			(pin P0RDDATA8 output)
			(pin P0RDDATA9 output)
			(pin P0RDDATA10 output)
			(pin P0RDDATA11 output)
			(pin P0RDDATA12 output)
			(pin P0RDDATA13 output)
			(pin P0RDDATA14 output)
			(pin P0RDDATA15 output)
			(pin P0RDDATA16 output)
			(pin P0RDDATA17 output)
			(pin P0RDDATA18 output)
			(pin P0RDDATA19 output)
			(pin P0RDDATA20 output)
			(pin P0RDDATA21 output)
			(pin P0RDDATA22 output)
			(pin P0RDDATA23 output)
			(pin P0RDDATA24 output)
			(pin P0RDDATA25 output)
			(pin P0RDDATA26 output)
			(pin P0RDDATA27 output)
			(pin P0RDDATA28 output)
			(pin P0RDDATA29 output)
			(pin P0RDDATA30 output)
			(pin P0RDDATA31 output)
			(pin P0RDEMPTY output)
			(pin P0RDEN input)
			(pin P0RDERROR output)
			(pin P0RDFULL output)
			(pin P0RDOVERFLOW output)
			(pin P0RTSTENB input)
			(pin P0RTSTMODEB0 input)
			(pin P0RTSTMODEB1 input)
			(pin P0RTSTMODEB2 input)
			(pin P0RTSTMODEB3 input)
			(pin P0RTSTPINENB input)
			(pin P0RTSTUDMP output)
			(pin P0RTSTUNDERRUN output)
			(pin P0RTSTWRDATA0 input)
			(pin P0RTSTWRDATA1 input)
			(pin P0RTSTWRDATA2 input)
			(pin P0RTSTWRDATA3 input)
			(pin P0RTSTWRDATA4 input)
			(pin P0RTSTWRDATA5 input)
			(pin P0RTSTWRDATA6 input)
			(pin P0RTSTWRDATA7 input)
			(pin P0RTSTWRDATA8 input)
			(pin P0RTSTWRDATA9 input)
			(pin P0RTSTWRDATA10 input)
			(pin P0RTSTWRDATA11 input)
			(pin P0RTSTWRDATA12 input)
			(pin P0RTSTWRDATA13 input)
			(pin P0RTSTWRDATA14 input)
			(pin P0RTSTWRDATA15 input)
			(pin P0RTSTWRDATA16 input)
			(pin P0RTSTWRDATA17 input)
			(pin P0RTSTWRDATA18 input)
			(pin P0RTSTWRDATA19 input)
			(pin P0RTSTWRDATA20 input)
			(pin P0RTSTWRDATA21 input)
			(pin P0RTSTWRDATA22 input)
			(pin P0RTSTWRDATA23 input)
			(pin P0RTSTWRDATA24 input)
			(pin P0RTSTWRDATA25 input)
			(pin P0RTSTWRDATA26 input)
			(pin P0RTSTWRDATA27 input)
			(pin P0RTSTWRDATA28 input)
			(pin P0RTSTWRDATA29 input)
			(pin P0RTSTWRDATA30 input)
			(pin P0RTSTWRDATA31 input)
			(pin P0RTSTWRMASK0 input)
			(pin P0RTSTWRMASK1 input)
			(pin P0RTSTWRMASK2 input)
			(pin P0RTSTWRMASK3 input)
			(pin P0RWRMASK0 input)
			(pin P0RWRMASK1 input)
			(pin P0RWRMASK2 input)
			(pin P0RWRMASK3 input)
			(pin P0WRCLK input)
			(pin P0WRCOUNT0 output)
			(pin P0WRCOUNT1 output)
			(pin P0WRCOUNT2 output)
			(pin P0WRCOUNT3 output)
			(pin P0WRCOUNT4 output)
			(pin P0WRCOUNT5 output)
			(pin P0WRCOUNT6 output)
			(pin P0WRDATA0 input)
			(pin P0WRDATA1 input)
			(pin P0WRDATA2 input)
			(pin P0WRDATA3 input)
			(pin P0WRDATA4 input)
			(pin P0WRDATA5 input)
			(pin P0WRDATA6 input)
			(pin P0WRDATA7 input)
			(pin P0WRDATA8 input)
			(pin P0WRDATA9 input)
			(pin P0WRDATA10 input)
			(pin P0WRDATA11 input)
			(pin P0WRDATA12 input)
			(pin P0WRDATA13 input)
			(pin P0WRDATA14 input)
			(pin P0WRDATA15 input)
			(pin P0WRDATA16 input)
			(pin P0WRDATA17 input)
			(pin P0WRDATA18 input)
			(pin P0WRDATA19 input)
			(pin P0WRDATA20 input)
			(pin P0WRDATA21 input)
			(pin P0WRDATA22 input)
			(pin P0WRDATA23 input)
			(pin P0WRDATA24 input)
			(pin P0WRDATA25 input)
			(pin P0WRDATA26 input)
			(pin P0WRDATA27 input)
			(pin P0WRDATA28 input)
			(pin P0WRDATA29 input)
			(pin P0WRDATA30 input)
			(pin P0WRDATA31 input)
			(pin P0WREMPTY output)
			(pin P0WREN input)
			(pin P0WRERROR output)
			(pin P0WRFULL output)
			(pin P0WRUNDERRUN output)
			(pin P0WTSTDATA0 output)
			(pin P0WTSTDATA1 output)
			(pin P0WTSTDATA2 output)
			(pin P0WTSTDATA3 output)
			(pin P0WTSTDATA4 output)
			(pin P0WTSTDATA5 output)
			(pin P0WTSTDATA6 output)
			(pin P0WTSTDATA7 output)
			(pin P0WTSTDATA8 output)
			(pin P0WTSTDATA9 output)
			(pin P0WTSTDATA10 output)
			(pin P0WTSTDATA11 output)
			(pin P0WTSTDATA12 output)
			(pin P0WTSTDATA13 output)
			(pin P0WTSTDATA14 output)
			(pin P0WTSTDATA15 output)
			(pin P0WTSTDATA16 output)
			(pin P0WTSTDATA17 output)
			(pin P0WTSTDATA18 output)
			(pin P0WTSTDATA19 output)
			(pin P0WTSTDATA20 output)
			(pin P0WTSTDATA21 output)
			(pin P0WTSTDATA22 output)
			(pin P0WTSTDATA23 output)
			(pin P0WTSTDATA24 output)
			(pin P0WTSTDATA25 output)
			(pin P0WTSTDATA26 output)
			(pin P0WTSTDATA27 output)
			(pin P0WTSTDATA28 output)
			(pin P0WTSTDATA29 output)
			(pin P0WTSTDATA30 output)
			(pin P0WTSTDATA31 output)
			(pin P0WTSTENB input)
			(pin P0WTSTLDMP output)
			(pin P0WTSTMODEB0 input)
			(pin P0WTSTMODEB1 input)
			(pin P0WTSTMODEB2 input)
			(pin P0WTSTMODEB3 input)
			(pin P0WTSTOVERFLOW output)
			(pin P0WTSTPINENB input)
			(pin P1ARBEN input)
			(pin P1CMDBA0 input)
			(pin P1CMDBA1 input)
			(pin P1CMDBA2 input)
			(pin P1CMDBL0 input)
			(pin P1CMDBL1 input)
			(pin P1CMDBL2 input)
			(pin P1CMDBL3 input)
			(pin P1CMDBL4 input)
			(pin P1CMDBL5 input)
			(pin P1CMDCA0 input)
			(pin P1CMDCA1 input)
			(pin P1CMDCA2 input)
			(pin P1CMDCA3 input)
			(pin P1CMDCA4 input)
			(pin P1CMDCA5 input)
			(pin P1CMDCA6 input)
			(pin P1CMDCA7 input)
			(pin P1CMDCA8 input)
			(pin P1CMDCA9 input)
			(pin P1CMDCA10 input)
			(pin P1CMDCA11 input)
			(pin P1CMDCLK input)
			(pin P1CMDEMPTY output)
			(pin P1CMDEN input)
			(pin P1CMDFULL output)
			(pin P1CMDINSTR0 input)
			(pin P1CMDINSTR1 input)
			(pin P1CMDINSTR2 input)
			(pin P1CMDRA0 input)
			(pin P1CMDRA1 input)
			(pin P1CMDRA2 input)
			(pin P1CMDRA3 input)
			(pin P1CMDRA4 input)
			(pin P1CMDRA5 input)
			(pin P1CMDRA6 input)
			(pin P1CMDRA7 input)
			(pin P1CMDRA8 input)
			(pin P1CMDRA9 input)
			(pin P1CMDRA10 input)
			(pin P1CMDRA11 input)
			(pin P1CMDRA12 input)
			(pin P1CMDRA13 input)
			(pin P1CMDRA14 input)
			(pin P1RDCLK input)
			(pin P1RDCOUNT0 output)
			(pin P1RDCOUNT1 output)
			(pin P1RDCOUNT2 output)
			(pin P1RDCOUNT3 output)
			(pin P1RDCOUNT4 output)
			(pin P1RDCOUNT5 output)
			(pin P1RDCOUNT6 output)
			(pin P1RDDATA0 output)
			(pin P1RDDATA1 output)
			(pin P1RDDATA2 output)
			(pin P1RDDATA3 output)
			(pin P1RDDATA4 output)
			(pin P1RDDATA5 output)
			(pin P1RDDATA6 output)
			(pin P1RDDATA7 output)
			(pin P1RDDATA8 output)
			(pin P1RDDATA9 output)
			(pin P1RDDATA10 output)
			(pin P1RDDATA11 output)
			(pin P1RDDATA12 output)
			(pin P1RDDATA13 output)
			(pin P1RDDATA14 output)
			(pin P1RDDATA15 output)
			(pin P1RDDATA16 output)
			(pin P1RDDATA17 output)
			(pin P1RDDATA18 output)
			(pin P1RDDATA19 output)
			(pin P1RDDATA20 output)
			(pin P1RDDATA21 output)
			(pin P1RDDATA22 output)
			(pin P1RDDATA23 output)
			(pin P1RDDATA24 output)
			(pin P1RDDATA25 output)
			(pin P1RDDATA26 output)
			(pin P1RDDATA27 output)
			(pin P1RDDATA28 output)
			(pin P1RDDATA29 output)
			(pin P1RDDATA30 output)
			(pin P1RDDATA31 output)
			(pin P1RDEMPTY output)
			(pin P1RDEN input)
			(pin P1RDERROR output)
			(pin P1RDFULL output)
			(pin P1RDOVERFLOW output)
			(pin P1RTSTENB input)
			(pin P1RTSTMODEB0 input)
			(pin P1RTSTMODEB1 input)
			(pin P1RTSTMODEB2 input)
			(pin P1RTSTMODEB3 input)
			(pin P1RTSTPINENB input)
			(pin P1RTSTUDMN output)
			(pin P1RTSTUNDERRUN output)
			(pin P1RTSTWRDATA0 input)
			(pin P1RTSTWRDATA1 input)
			(pin P1RTSTWRDATA2 input)
			(pin P1RTSTWRDATA3 input)
			(pin P1RTSTWRDATA4 input)
			(pin P1RTSTWRDATA5 input)
			(pin P1RTSTWRDATA6 input)
			(pin P1RTSTWRDATA7 input)
			(pin P1RTSTWRDATA8 input)
			(pin P1RTSTWRDATA9 input)
			(pin P1RTSTWRDATA10 input)
			(pin P1RTSTWRDATA11 input)
			(pin P1RTSTWRDATA12 input)
			(pin P1RTSTWRDATA13 input)
			(pin P1RTSTWRDATA14 input)
			(pin P1RTSTWRDATA15 input)
			(pin P1RTSTWRDATA16 input)
			(pin P1RTSTWRDATA17 input)
			(pin P1RTSTWRDATA18 input)
			(pin P1RTSTWRDATA19 input)
			(pin P1RTSTWRDATA20 input)
			(pin P1RTSTWRDATA21 input)
			(pin P1RTSTWRDATA22 input)
			(pin P1RTSTWRDATA23 input)
			(pin P1RTSTWRDATA24 input)
			(pin P1RTSTWRDATA25 input)
			(pin P1RTSTWRDATA26 input)
			(pin P1RTSTWRDATA27 input)
			(pin P1RTSTWRDATA28 input)
			(pin P1RTSTWRDATA29 input)
			(pin P1RTSTWRDATA30 input)
			(pin P1RTSTWRDATA31 input)
			(pin P1RTSTWRMASK0 input)
			(pin P1RTSTWRMASK1 input)
			(pin P1RTSTWRMASK2 input)
			(pin P1RTSTWRMASK3 input)
			(pin P1RWRMASK0 input)
			(pin P1RWRMASK1 input)
			(pin P1RWRMASK2 input)
			(pin P1RWRMASK3 input)
			(pin P1WRCLK input)
			(pin P1WRCOUNT0 output)
			(pin P1WRCOUNT1 output)
			(pin P1WRCOUNT2 output)
			(pin P1WRCOUNT3 output)
			(pin P1WRCOUNT4 output)
			(pin P1WRCOUNT5 output)
			(pin P1WRCOUNT6 output)
			(pin P1WRDATA0 input)
			(pin P1WRDATA1 input)
			(pin P1WRDATA2 input)
			(pin P1WRDATA3 input)
			(pin P1WRDATA4 input)
			(pin P1WRDATA5 input)
			(pin P1WRDATA6 input)
			(pin P1WRDATA7 input)
			(pin P1WRDATA8 input)
			(pin P1WRDATA9 input)
			(pin P1WRDATA10 input)
			(pin P1WRDATA11 input)
			(pin P1WRDATA12 input)
			(pin P1WRDATA13 input)
			(pin P1WRDATA14 input)
			(pin P1WRDATA15 input)
			(pin P1WRDATA16 input)
			(pin P1WRDATA17 input)
			(pin P1WRDATA18 input)
			(pin P1WRDATA19 input)
			(pin P1WRDATA20 input)
			(pin P1WRDATA21 input)
			(pin P1WRDATA22 input)
			(pin P1WRDATA23 input)
			(pin P1WRDATA24 input)
			(pin P1WRDATA25 input)
			(pin P1WRDATA26 input)
			(pin P1WRDATA27 input)
			(pin P1WRDATA28 input)
			(pin P1WRDATA29 input)
			(pin P1WRDATA30 input)
			(pin P1WRDATA31 input)
			(pin P1WREMPTY output)
			(pin P1WREN input)
			(pin P1WRERROR output)
			(pin P1WRFULL output)
			(pin P1WRUNDERRUN output)
			(pin P1WTSTDATA0 output)
			(pin P1WTSTDATA1 output)
			(pin P1WTSTDATA2 output)
			(pin P1WTSTDATA3 output)
			(pin P1WTSTDATA4 output)
			(pin P1WTSTDATA5 output)
			(pin P1WTSTDATA6 output)
			(pin P1WTSTDATA7 output)
			(pin P1WTSTDATA8 output)
			(pin P1WTSTDATA9 output)
			(pin P1WTSTDATA10 output)
			(pin P1WTSTDATA11 output)
			(pin P1WTSTDATA12 output)
			(pin P1WTSTDATA13 output)
			(pin P1WTSTDATA14 output)
			(pin P1WTSTDATA15 output)
			(pin P1WTSTDATA16 output)
			(pin P1WTSTDATA17 output)
			(pin P1WTSTDATA18 output)
			(pin P1WTSTDATA19 output)
			(pin P1WTSTDATA20 output)
			(pin P1WTSTDATA21 output)
			(pin P1WTSTDATA22 output)
			(pin P1WTSTDATA23 output)
			(pin P1WTSTDATA24 output)
			(pin P1WTSTDATA25 output)
			(pin P1WTSTDATA26 output)
			(pin P1WTSTDATA27 output)
			(pin P1WTSTDATA28 output)
			(pin P1WTSTDATA29 output)
			(pin P1WTSTDATA30 output)
			(pin P1WTSTDATA31 output)
			(pin P1WTSTENB input)
			(pin P1WTSTLDMN output)
			(pin P1WTSTMODEB0 input)
			(pin P1WTSTMODEB1 input)
			(pin P1WTSTMODEB2 input)
			(pin P1WTSTMODEB3 input)
			(pin P1WTSTOVERFLOW output)
			(pin P1WTSTPINENB input)
			(pin P2ARBEN input)
			(pin P2CLK input)
			(pin P2CMDBA0 input)
			(pin P2CMDBA1 input)
			(pin P2CMDBA2 input)
			(pin P2CMDBL0 input)
			(pin P2CMDBL1 input)
			(pin P2CMDBL2 input)
			(pin P2CMDBL3 input)
			(pin P2CMDBL4 input)
			(pin P2CMDBL5 input)
			(pin P2CMDCA0 input)
			(pin P2CMDCA1 input)
			(pin P2CMDCA2 input)
			(pin P2CMDCA3 input)
			(pin P2CMDCA4 input)
			(pin P2CMDCA5 input)
			(pin P2CMDCA6 input)
			(pin P2CMDCA7 input)
			(pin P2CMDCA8 input)
			(pin P2CMDCA9 input)
			(pin P2CMDCA10 input)
			(pin P2CMDCA11 input)
			(pin P2CMDCLK input)
			(pin P2CMDEMPTY output)
			(pin P2CMDEN input)
			(pin P2CMDFULL output)
			(pin P2CMDINSTR0 input)
			(pin P2CMDINSTR1 input)
			(pin P2CMDINSTR2 input)
			(pin P2CMDRA0 input)
			(pin P2CMDRA1 input)
			(pin P2CMDRA2 input)
			(pin P2CMDRA3 input)
			(pin P2CMDRA4 input)
			(pin P2CMDRA5 input)
			(pin P2CMDRA6 input)
			(pin P2CMDRA7 input)
			(pin P2CMDRA8 input)
			(pin P2CMDRA9 input)
			(pin P2CMDRA10 input)
			(pin P2CMDRA11 input)
			(pin P2CMDRA12 input)
			(pin P2CMDRA13 input)
			(pin P2CMDRA14 input)
			(pin P2COUNT0 output)
			(pin P2COUNT1 output)
			(pin P2COUNT2 output)
			(pin P2COUNT3 output)
			(pin P2COUNT4 output)
			(pin P2COUNT5 output)
			(pin P2COUNT6 output)
			(pin P2EMPTY output)
			(pin P2EN input)
			(pin P2ERROR output)
			(pin P2FULL output)
			(pin P2RDDATA0 output)
			(pin P2RDDATA1 output)
			(pin P2RDDATA2 output)
			(pin P2RDDATA3 output)
			(pin P2RDDATA4 output)
			(pin P2RDDATA5 output)
			(pin P2RDDATA6 output)
			(pin P2RDDATA7 output)
			(pin P2RDDATA8 output)
			(pin P2RDDATA9 output)
			(pin P2RDDATA10 output)
			(pin P2RDDATA11 output)
			(pin P2RDDATA12 output)
			(pin P2RDDATA13 output)
			(pin P2RDDATA14 output)
			(pin P2RDDATA15 output)
			(pin P2RDDATA16 output)
			(pin P2RDDATA17 output)
			(pin P2RDDATA18 output)
			(pin P2RDDATA19 output)
			(pin P2RDDATA20 output)
			(pin P2RDDATA21 output)
			(pin P2RDDATA22 output)
			(pin P2RDDATA23 output)
			(pin P2RDDATA24 output)
			(pin P2RDDATA25 output)
			(pin P2RDDATA26 output)
			(pin P2RDDATA27 output)
			(pin P2RDDATA28 output)
			(pin P2RDDATA29 output)
			(pin P2RDDATA30 output)
			(pin P2RDDATA31 output)
			(pin P2RDOVERFLOW output)
			(pin P2TSTENB input)
			(pin P2TSTMODEB0 input)
			(pin P2TSTMODEB1 input)
			(pin P2TSTMODEB2 input)
			(pin P2TSTMODEB3 input)
			(pin P2TSTPINENB input)
			(pin P2TSTUDMP output)
			(pin P2WRDATA0 input)
			(pin P2WRDATA1 input)
			(pin P2WRDATA2 input)
			(pin P2WRDATA3 input)
			(pin P2WRDATA4 input)
			(pin P2WRDATA5 input)
			(pin P2WRDATA6 input)
			(pin P2WRDATA7 input)
			(pin P2WRDATA8 input)
			(pin P2WRDATA9 input)
			(pin P2WRDATA10 input)
			(pin P2WRDATA11 input)
			(pin P2WRDATA12 input)
			(pin P2WRDATA13 input)
			(pin P2WRDATA14 input)
			(pin P2WRDATA15 input)
			(pin P2WRDATA16 input)
			(pin P2WRDATA17 input)
			(pin P2WRDATA18 input)
			(pin P2WRDATA19 input)
			(pin P2WRDATA20 input)
			(pin P2WRDATA21 input)
			(pin P2WRDATA22 input)
			(pin P2WRDATA23 input)
			(pin P2WRDATA24 input)
			(pin P2WRDATA25 input)
			(pin P2WRDATA26 input)
			(pin P2WRDATA27 input)
			(pin P2WRDATA28 input)
			(pin P2WRDATA29 input)
			(pin P2WRDATA30 input)
			(pin P2WRDATA31 input)
			(pin P2WRMASK0 input)
			(pin P2WRMASK1 input)
			(pin P2WRMASK2 input)
			(pin P2WRMASK3 input)
			(pin P2WRUNDERRUN output)
			(pin P3ARBEN input)
			(pin P3CLK input)
			(pin P3CMDBA0 input)
			(pin P3CMDBA1 input)
			(pin P3CMDBA2 input)
			(pin P3CMDBL0 input)
			(pin P3CMDBL1 input)
			(pin P3CMDBL2 input)
			(pin P3CMDBL3 input)
			(pin P3CMDBL4 input)
			(pin P3CMDBL5 input)
			(pin P3CMDCA0 input)
			(pin P3CMDCA1 input)
			(pin P3CMDCA2 input)
			(pin P3CMDCA3 input)
			(pin P3CMDCA4 input)
			(pin P3CMDCA5 input)
			(pin P3CMDCA6 input)
			(pin P3CMDCA7 input)
			(pin P3CMDCA8 input)
			(pin P3CMDCA9 input)
			(pin P3CMDCA10 input)
			(pin P3CMDCA11 input)
			(pin P3CMDCLK input)
			(pin P3CMDEMPTY output)
			(pin P3CMDEN input)
			(pin P3CMDFULL output)
			(pin P3CMDINSTR0 input)
			(pin P3CMDINSTR1 input)
			(pin P3CMDINSTR2 input)
			(pin P3CMDRA0 input)
			(pin P3CMDRA1 input)
			(pin P3CMDRA2 input)
			(pin P3CMDRA3 input)
			(pin P3CMDRA4 input)
			(pin P3CMDRA5 input)
			(pin P3CMDRA6 input)
			(pin P3CMDRA7 input)
			(pin P3CMDRA8 input)
			(pin P3CMDRA9 input)
			(pin P3CMDRA10 input)
			(pin P3CMDRA11 input)
			(pin P3CMDRA12 input)
			(pin P3CMDRA13 input)
			(pin P3CMDRA14 input)
			(pin P3COUNT0 output)
			(pin P3COUNT1 output)
			(pin P3COUNT2 output)
			(pin P3COUNT3 output)
			(pin P3COUNT4 output)
			(pin P3COUNT5 output)
			(pin P3COUNT6 output)
			(pin P3EMPTY output)
			(pin P3EN input)
			(pin P3ERROR output)
			(pin P3FULL output)
			(pin P3RDDATA0 output)
			(pin P3RDDATA1 output)
			(pin P3RDDATA2 output)
			(pin P3RDDATA3 output)
			(pin P3RDDATA4 output)
			(pin P3RDDATA5 output)
			(pin P3RDDATA6 output)
			(pin P3RDDATA7 output)
			(pin P3RDDATA8 output)
			(pin P3RDDATA9 output)
			(pin P3RDDATA10 output)
			(pin P3RDDATA11 output)
			(pin P3RDDATA12 output)
			(pin P3RDDATA13 output)
			(pin P3RDDATA14 output)
			(pin P3RDDATA15 output)
			(pin P3RDDATA16 output)
			(pin P3RDDATA17 output)
			(pin P3RDDATA18 output)
			(pin P3RDDATA19 output)
			(pin P3RDDATA20 output)
			(pin P3RDDATA21 output)
			(pin P3RDDATA22 output)
			(pin P3RDDATA23 output)
			(pin P3RDDATA24 output)
			(pin P3RDDATA25 output)
			(pin P3RDDATA26 output)
			(pin P3RDDATA27 output)
			(pin P3RDDATA28 output)
			(pin P3RDDATA29 output)
			(pin P3RDDATA30 output)
			(pin P3RDDATA31 output)
			(pin P3RDOVERFLOW output)
			(pin P3TSTENB input)
			(pin P3TSTLDMP output)
			(pin P3TSTMODEB0 input)
			(pin P3TSTMODEB1 input)
			(pin P3TSTMODEB2 input)
			(pin P3TSTMODEB3 input)
			(pin P3TSTPINENB input)
			(pin P3WRDATA0 input)
			(pin P3WRDATA1 input)
			(pin P3WRDATA2 input)
			(pin P3WRDATA3 input)
			(pin P3WRDATA4 input)
			(pin P3WRDATA5 input)
			(pin P3WRDATA6 input)
			(pin P3WRDATA7 input)
			(pin P3WRDATA8 input)
			(pin P3WRDATA9 input)
			(pin P3WRDATA10 input)
			(pin P3WRDATA11 input)
			(pin P3WRDATA12 input)
			(pin P3WRDATA13 input)
			(pin P3WRDATA14 input)
			(pin P3WRDATA15 input)
			(pin P3WRDATA16 input)
			(pin P3WRDATA17 input)
			(pin P3WRDATA18 input)
			(pin P3WRDATA19 input)
			(pin P3WRDATA20 input)
			(pin P3WRDATA21 input)
			(pin P3WRDATA22 input)
			(pin P3WRDATA23 input)
			(pin P3WRDATA24 input)
			(pin P3WRDATA25 input)
			(pin P3WRDATA26 input)
			(pin P3WRDATA27 input)
			(pin P3WRDATA28 input)
			(pin P3WRDATA29 input)
			(pin P3WRDATA30 input)
			(pin P3WRDATA31 input)
			(pin P3WRMASK0 input)
			(pin P3WRMASK1 input)
			(pin P3WRMASK2 input)
			(pin P3WRMASK3 input)
			(pin P3WRUNDERRUN output)
			(pin P4ARBEN input)
			(pin P4CLK input)
			(pin P4CMDBA0 input)
			(pin P4CMDBA1 input)
			(pin P4CMDBA2 input)
			(pin P4CMDBL0 input)
			(pin P4CMDBL1 input)
			(pin P4CMDBL2 input)
			(pin P4CMDBL3 input)
			(pin P4CMDBL4 input)
			(pin P4CMDBL5 input)
			(pin P4CMDCA0 input)
			(pin P4CMDCA1 input)
			(pin P4CMDCA2 input)
			(pin P4CMDCA3 input)
			(pin P4CMDCA4 input)
			(pin P4CMDCA5 input)
			(pin P4CMDCA6 input)
			(pin P4CMDCA7 input)
			(pin P4CMDCA8 input)
			(pin P4CMDCA9 input)
			(pin P4CMDCA10 input)
			(pin P4CMDCA11 input)
			(pin P4CMDCLK input)
			(pin P4CMDEMPTY output)
			(pin P4CMDEN input)
			(pin P4CMDFULL output)
			(pin P4CMDINSTR0 input)
			(pin P4CMDINSTR1 input)
			(pin P4CMDINSTR2 input)
			(pin P4CMDRA0 input)
			(pin P4CMDRA1 input)
			(pin P4CMDRA2 input)
			(pin P4CMDRA3 input)
			(pin P4CMDRA4 input)
			(pin P4CMDRA5 input)
			(pin P4CMDRA6 input)
			(pin P4CMDRA7 input)
			(pin P4CMDRA8 input)
			(pin P4CMDRA9 input)
			(pin P4CMDRA10 input)
			(pin P4CMDRA11 input)
			(pin P4CMDRA12 input)
			(pin P4CMDRA13 input)
			(pin P4CMDRA14 input)
			(pin P4COUNT0 output)
			(pin P4COUNT1 output)
			(pin P4COUNT2 output)
			(pin P4COUNT3 output)
			(pin P4COUNT4 output)
			(pin P4COUNT5 output)
			(pin P4COUNT6 output)
			(pin P4EMPTY output)
			(pin P4EN input)
			(pin P4ERROR output)
			(pin P4FULL output)
			(pin P4RDDATA0 output)
			(pin P4RDDATA1 output)
			(pin P4RDDATA2 output)
			(pin P4RDDATA3 output)
			(pin P4RDDATA4 output)
			(pin P4RDDATA5 output)
			(pin P4RDDATA6 output)
			(pin P4RDDATA7 output)
			(pin P4RDDATA8 output)
			(pin P4RDDATA9 output)
			(pin P4RDDATA10 output)
			(pin P4RDDATA11 output)
			(pin P4RDDATA12 output)
			(pin P4RDDATA13 output)
			(pin P4RDDATA14 output)
			(pin P4RDDATA15 output)
			(pin P4RDDATA16 output)
			(pin P4RDDATA17 output)
			(pin P4RDDATA18 output)
			(pin P4RDDATA19 output)
			(pin P4RDDATA20 output)
			(pin P4RDDATA21 output)
			(pin P4RDDATA22 output)
			(pin P4RDDATA23 output)
			(pin P4RDDATA24 output)
			(pin P4RDDATA25 output)
			(pin P4RDDATA26 output)
			(pin P4RDDATA27 output)
			(pin P4RDDATA28 output)
			(pin P4RDDATA29 output)
			(pin P4RDDATA30 output)
			(pin P4RDDATA31 output)
			(pin P4RDOVERFLOW output)
			(pin P4TSTENB input)
			(pin P4TSTMODEB0 input)
			(pin P4TSTMODEB1 input)
			(pin P4TSTMODEB2 input)
			(pin P4TSTMODEB3 input)
			(pin P4TSTPINENB input)
			(pin P4TSTUDMN output)
			(pin P4WRDATA0 input)
			(pin P4WRDATA1 input)
			(pin P4WRDATA2 input)
			(pin P4WRDATA3 input)
			(pin P4WRDATA4 input)
			(pin P4WRDATA5 input)
			(pin P4WRDATA6 input)
			(pin P4WRDATA7 input)
			(pin P4WRDATA8 input)
			(pin P4WRDATA9 input)
			(pin P4WRDATA10 input)
			(pin P4WRDATA11 input)
			(pin P4WRDATA12 input)
			(pin P4WRDATA13 input)
			(pin P4WRDATA14 input)
			(pin P4WRDATA15 input)
			(pin P4WRDATA16 input)
			(pin P4WRDATA17 input)
			(pin P4WRDATA18 input)
			(pin P4WRDATA19 input)
			(pin P4WRDATA20 input)
			(pin P4WRDATA21 input)
			(pin P4WRDATA22 input)
			(pin P4WRDATA23 input)
			(pin P4WRDATA24 input)
			(pin P4WRDATA25 input)
			(pin P4WRDATA26 input)
			(pin P4WRDATA27 input)
			(pin P4WRDATA28 input)
			(pin P4WRDATA29 input)
			(pin P4WRDATA30 input)
			(pin P4WRDATA31 input)
			(pin P4WRMASK0 input)
			(pin P4WRMASK1 input)
			(pin P4WRMASK2 input)
			(pin P4WRMASK3 input)
			(pin P4WRUNDERRUN output)
			(pin P5ARBEN input)
			(pin P5CLK input)
			(pin P5CMDBA0 input)
			(pin P5CMDBA1 input)
			(pin P5CMDBA2 input)
			(pin P5CMDBL0 input)
			(pin P5CMDBL1 input)
			(pin P5CMDBL2 input)
			(pin P5CMDBL3 input)
			(pin P5CMDBL4 input)
			(pin P5CMDBL5 input)
			(pin P5CMDCA0 input)
			(pin P5CMDCA1 input)
			(pin P5CMDCA2 input)
			(pin P5CMDCA3 input)
			(pin P5CMDCA4 input)
			(pin P5CMDCA5 input)
			(pin P5CMDCA6 input)
			(pin P5CMDCA7 input)
			(pin P5CMDCA8 input)
			(pin P5CMDCA9 input)
			(pin P5CMDCA10 input)
			(pin P5CMDCA11 input)
			(pin P5CMDCLK input)
			(pin P5CMDEMPTY output)
			(pin P5CMDEN input)
			(pin P5CMDFULL output)
			(pin P5CMDINSTR0 input)
			(pin P5CMDINSTR1 input)
			(pin P5CMDINSTR2 input)
			(pin P5CMDRA0 input)
			(pin P5CMDRA1 input)
			(pin P5CMDRA2 input)
			(pin P5CMDRA3 input)
			(pin P5CMDRA4 input)
			(pin P5CMDRA5 input)
			(pin P5CMDRA6 input)
			(pin P5CMDRA7 input)
			(pin P5CMDRA8 input)
			(pin P5CMDRA9 input)
			(pin P5CMDRA10 input)
			(pin P5CMDRA11 input)
			(pin P5CMDRA12 input)
			(pin P5CMDRA13 input)
			(pin P5CMDRA14 input)
			(pin P5COUNT0 output)
			(pin P5COUNT1 output)
			(pin P5COUNT2 output)
			(pin P5COUNT3 output)
			(pin P5COUNT4 output)
			(pin P5COUNT5 output)
			(pin P5COUNT6 output)
			(pin P5EMPTY output)
			(pin P5EN input)
			(pin P5ERROR output)
			(pin P5FULL output)
			(pin P5RDDATA0 output)
			(pin P5RDDATA1 output)
			(pin P5RDDATA2 output)
			(pin P5RDDATA3 output)
			(pin P5RDDATA4 output)
			(pin P5RDDATA5 output)
			(pin P5RDDATA6 output)
			(pin P5RDDATA7 output)
			(pin P5RDDATA8 output)
			(pin P5RDDATA9 output)
			(pin P5RDDATA10 output)
			(pin P5RDDATA11 output)
			(pin P5RDDATA12 output)
			(pin P5RDDATA13 output)
			(pin P5RDDATA14 output)
			(pin P5RDDATA15 output)
			(pin P5RDDATA16 output)
			(pin P5RDDATA17 output)
			(pin P5RDDATA18 output)
			(pin P5RDDATA19 output)
			(pin P5RDDATA20 output)
			(pin P5RDDATA21 output)
			(pin P5RDDATA22 output)
			(pin P5RDDATA23 output)
			(pin P5RDDATA24 output)
			(pin P5RDDATA25 output)
			(pin P5RDDATA26 output)
			(pin P5RDDATA27 output)
			(pin P5RDDATA28 output)
			(pin P5RDDATA29 output)
			(pin P5RDDATA30 output)
			(pin P5RDDATA31 output)
			(pin P5RDOVERFLOW output)
			(pin P5TSTENB input)
			(pin P5TSTLDMN output)
			(pin P5TSTMODEB0 input)
			(pin P5TSTMODEB1 input)
			(pin P5TSTMODEB2 input)
			(pin P5TSTMODEB3 input)
			(pin P5TSTPINENB input)
			(pin P5WRDATA0 input)
			(pin P5WRDATA1 input)
			(pin P5WRDATA2 input)
			(pin P5WRDATA3 input)
			(pin P5WRDATA4 input)
			(pin P5WRDATA5 input)
			(pin P5WRDATA6 input)
			(pin P5WRDATA7 input)
			(pin P5WRDATA8 input)
			(pin P5WRDATA9 input)
			(pin P5WRDATA10 input)
			(pin P5WRDATA11 input)
			(pin P5WRDATA12 input)
			(pin P5WRDATA13 input)
			(pin P5WRDATA14 input)
			(pin P5WRDATA15 input)
			(pin P5WRDATA16 input)
			(pin P5WRDATA17 input)
			(pin P5WRDATA18 input)
			(pin P5WRDATA19 input)
			(pin P5WRDATA20 input)
			(pin P5WRDATA21 input)
			(pin P5WRDATA22 input)
			(pin P5WRDATA23 input)
			(pin P5WRDATA24 input)
			(pin P5WRDATA25 input)
			(pin P5WRDATA26 input)
			(pin P5WRDATA27 input)
			(pin P5WRDATA28 input)
			(pin P5WRDATA29 input)
			(pin P5WRDATA30 input)
			(pin P5WRDATA31 input)
			(pin P5WRMASK0 input)
			(pin P5WRMASK1 input)
			(pin P5WRMASK2 input)
			(pin P5WRMASK3 input)
			(pin P5WRUNDERRUN output)
			(pin RAS output)
			(pin RECAL input)
			(pin RST output)
			(pin SELFREFRESHENTER input)
			(pin SELFREFRESHMODE output)
			(pin STATUS0 output)
			(pin STATUS1 output)
			(pin STATUS2 output)
			(pin STATUS3 output)
			(pin STATUS4 output)
			(pin STATUS5 output)
			(pin STATUS6 output)
			(pin STATUS7 output)
			(pin STATUS8 output)
			(pin STATUS9 output)
			(pin STATUS10 output)
			(pin STATUS11 output)
			(pin STATUS12 output)
			(pin STATUS13 output)
			(pin STATUS14 output)
			(pin STATUS15 output)
			(pin STATUS16 output)
			(pin STATUS17 output)
			(pin STATUS18 output)
			(pin STATUS19 output)
			(pin STATUS20 output)
			(pin STATUS21 output)
			(pin STATUS22 output)
			(pin STATUS23 output)
			(pin STATUS24 output)
			(pin STATUS25 output)
			(pin STATUS26 output)
			(pin STATUS27 output)
			(pin STATUS28 output)
			(pin STATUS29 output)
			(pin STATUS30 output)
			(pin STATUS31 output)
			(pin SYSRST input)
			(pin TSTCMDOUT0 output)
			(pin TSTCMDOUT1 output)
			(pin TSTCMDOUT2 output)
			(pin TSTCMDOUT3 output)
			(pin TSTCMDOUT4 output)
			(pin TSTCMDOUT5 output)
			(pin TSTCMDOUT6 output)
			(pin TSTCMDOUT7 output)
			(pin TSTCMDOUT8 output)
			(pin TSTCMDOUT9 output)
			(pin TSTCMDOUT10 output)
			(pin TSTCMDOUT11 output)
			(pin TSTCMDOUT12 output)
			(pin TSTCMDOUT13 output)
			(pin TSTCMDOUT14 output)
			(pin TSTCMDOUT15 output)
			(pin TSTCMDOUT16 output)
			(pin TSTCMDOUT17 output)
			(pin TSTCMDOUT18 output)
			(pin TSTCMDOUT19 output)
			(pin TSTCMDOUT20 output)
			(pin TSTCMDOUT21 output)
			(pin TSTCMDOUT22 output)
			(pin TSTCMDOUT23 output)
			(pin TSTCMDOUT24 output)
			(pin TSTCMDOUT25 output)
			(pin TSTCMDOUT26 output)
			(pin TSTCMDOUT27 output)
			(pin TSTCMDOUT28 output)
			(pin TSTCMDOUT29 output)
			(pin TSTCMDOUT30 output)
			(pin TSTCMDOUT31 output)
			(pin TSTCMDOUT32 output)
			(pin TSTCMDOUT33 output)
			(pin TSTCMDOUT34 output)
			(pin TSTCMDOUT35 output)
			(pin TSTCMDOUT36 output)
			(pin TSTCMDOUT37 output)
			(pin TSTCMDOUT38 output)
			(pin TSTCMDTESTENB input)
			(pin TSTINB0 input)
			(pin TSTINB1 input)
			(pin TSTINB2 input)
			(pin TSTINB3 input)
			(pin TSTINB4 input)
			(pin TSTINB5 input)
			(pin TSTINB6 input)
			(pin TSTINB7 input)
			(pin TSTINB8 input)
			(pin TSTINB9 input)
			(pin TSTINB10 input)
			(pin TSTINB11 input)
			(pin TSTINB12 input)
			(pin TSTINB13 input)
			(pin TSTINB14 input)
			(pin TSTINB15 input)
			(pin TSTSCANCLK input)
			(pin TSTSCANENB input)
			(pin TSTSCANIN input)
			(pin TSTSCANMODE input)
			(pin TSTSCANOUT output)
			(pin TSTSCANRST input)
			(pin TSTSCANSET input)
			(pin TSTSEL0 input)
			(pin TSTSEL1 input)
			(pin TSTSEL2 input)
			(pin TSTSEL3 input)
			(pin TSTSEL4 input)
			(pin TSTSEL5 input)
			(pin TSTSEL6 input)
			(pin TSTSEL7 input)
			(pin UDMN output)
			(pin UDMP output)
			(pin UDQSIOIN input)
			(pin UDQSIOIP input)
			(pin UIADD input)
			(pin UIADDR0 input)
			(pin UIADDR1 input)
			(pin UIADDR2 input)
			(pin UIADDR3 input)
			(pin UIADDR4 input)
			(pin UIBROADCAST input)
			(pin UICLK input)
			(pin UICMD input)
			(pin UICMDEN input)
			(pin UICMDIN input)
			(pin UICS input)
			(pin UIDONECAL input)
			(pin UIDQCOUNT0 input)
			(pin UIDQCOUNT1 input)
			(pin UIDQCOUNT2 input)
			(pin UIDQCOUNT3 input)
			(pin UIDQLOWERDEC input)
			(pin UIDQLOWERINC input)
			(pin UIDQUPPERDEC input)
			(pin UIDQUPPERINC input)
			(pin UIDRPUPDATE input)
			(pin UILDQSDEC input)
			(pin UILDQSINC input)
			(pin UIREAD input)
			(pin UISDI input)
			(pin UIUDQSDEC input)
			(pin UIUDQSINC input)
			(pin UOCALSTART output)
			(pin UOCMDREADYIN output)
			(pin UODATAVALID output)
			(pin UODATA0 output)
			(pin UODATA1 output)
			(pin UODATA2 output)
			(pin UODATA3 output)
			(pin UODATA4 output)
			(pin UODATA5 output)
			(pin UODATA6 output)
			(pin UODATA7 output)
			(pin UODONECAL output)
			(pin UOREFRSHFLAG output)
			(pin UOSDO output)
			(pin WE output)
			(conn MCB ADDR0 ==> ADDR0 ADDR0)
			(conn MCB ADDR1 ==> ADDR1 ADDR1)
			(conn MCB ADDR2 ==> ADDR2 ADDR2)
			(conn MCB ADDR3 ==> ADDR3 ADDR3)
			(conn MCB ADDR4 ==> ADDR4 ADDR4)
			(conn MCB ADDR5 ==> ADDR5 ADDR5)
			(conn MCB ADDR6 ==> ADDR6 ADDR6)
			(conn MCB ADDR7 ==> ADDR7 ADDR7)
			(conn MCB ADDR8 ==> ADDR8 ADDR8)
			(conn MCB ADDR9 ==> ADDR9 ADDR9)
			(conn MCB ADDR10 ==> ADDR10 ADDR10)
			(conn MCB ADDR11 ==> ADDR11 ADDR11)
			(conn MCB ADDR12 ==> ADDR12 ADDR12)
			(conn MCB ADDR13 ==> ADDR13 ADDR13)
			(conn MCB ADDR14 ==> ADDR14 ADDR14)
			(conn MCB BA0 ==> BA0 BA0)
			(conn MCB BA1 ==> BA1 BA1)
			(conn MCB BA2 ==> BA2 BA2)
			(conn MCB CAS ==> CAS CAS)
			(conn MCB CKE ==> CKE CKE)
			(conn MCB DQIOWEN0 ==> DQIOWEN0 DQIOWEN0)
			(conn MCB DQON0 ==> DQON0 DQON0)
			(conn MCB DQON1 ==> DQON1 DQON1)
			(conn MCB DQON2 ==> DQON2 DQON2)
			(conn MCB DQON3 ==> DQON3 DQON3)
			(conn MCB DQON4 ==> DQON4 DQON4)
			(conn MCB DQON5 ==> DQON5 DQON5)
			(conn MCB DQON6 ==> DQON6 DQON6)
			(conn MCB DQON7 ==> DQON7 DQON7)
			(conn MCB DQON8 ==> DQON8 DQON8)
			(conn MCB DQON9 ==> DQON9 DQON9)
			(conn MCB DQON10 ==> DQON10 DQON10)
			(conn MCB DQON11 ==> DQON11 DQON11)
			(conn MCB DQON12 ==> DQON12 DQON12)
			(conn MCB DQON13 ==> DQON13 DQON13)
			(conn MCB DQON14 ==> DQON14 DQON14)
			(conn MCB DQON15 ==> DQON15 DQON15)
			(conn MCB DQOP0 ==> DQOP0 DQOP0)
			(conn MCB DQOP1 ==> DQOP1 DQOP1)
			(conn MCB DQOP2 ==> DQOP2 DQOP2)
			(conn MCB DQOP3 ==> DQOP3 DQOP3)
			(conn MCB DQOP4 ==> DQOP4 DQOP4)
			(conn MCB DQOP5 ==> DQOP5 DQOP5)
			(conn MCB DQOP6 ==> DQOP6 DQOP6)
			(conn MCB DQOP7 ==> DQOP7 DQOP7)
			(conn MCB DQOP8 ==> DQOP8 DQOP8)
			(conn MCB DQOP9 ==> DQOP9 DQOP9)
			(conn MCB DQOP10 ==> DQOP10 DQOP10)
			(conn MCB DQOP11 ==> DQOP11 DQOP11)
			(conn MCB DQOP12 ==> DQOP12 DQOP12)
			(conn MCB DQOP13 ==> DQOP13 DQOP13)
			(conn MCB DQOP14 ==> DQOP14 DQOP14)
			(conn MCB DQOP15 ==> DQOP15 DQOP15)
			(conn MCB DQSIOWEN90N ==> DQSIOWEN90N DQSIOWEN90N)
			(conn MCB DQSIOWEN90P ==> DQSIOWEN90P DQSIOWEN90P)
			(conn MCB IOIDRPADD ==> IOIDRPADD IOIDRPADD)
			(conn MCB IOIDRPADDR0 ==> IOIDRPADDR0 IOIDRPADDR0)
			(conn MCB IOIDRPADDR1 ==> IOIDRPADDR1 IOIDRPADDR1)
			(conn MCB IOIDRPADDR2 ==> IOIDRPADDR2 IOIDRPADDR2)
			(conn MCB IOIDRPADDR3 ==> IOIDRPADDR3 IOIDRPADDR3)
			(conn MCB IOIDRPADDR4 ==> IOIDRPADDR4 IOIDRPADDR4)
			(conn MCB IOIDRPBROADCAST ==> IOIDRPBROADCAST IOIDRPBROADCAST)
			(conn MCB IOIDRPCLK ==> IOIDRPCLK IOIDRPCLK)
			(conn MCB IOIDRPCS ==> IOIDRPCS IOIDRPCS)
			(conn MCB IOIDRPSDO ==> IOIDRPSDO IOIDRPSDO)
			(conn MCB IOIDRPTRAIN ==> IOIDRPTRAIN IOIDRPTRAIN)
			(conn MCB IOIDRPUPDATE ==> IOIDRPUPDATE IOIDRPUPDATE)
			(conn MCB LDMN ==> LDMN LDMN)
			(conn MCB LDMP ==> LDMP LDMP)
			(conn MCB ODT ==> ODT ODT)
			(conn MCB P0CMDEMPTY ==> P0CMDEMPTY P0CMDEMPTY)
			(conn MCB P0CMDFULL ==> P0CMDFULL P0CMDFULL)
			(conn MCB P0RDCOUNT0 ==> P0RDCOUNT0 P0RDCOUNT0)
			(conn MCB P0RDCOUNT1 ==> P0RDCOUNT1 P0RDCOUNT1)
			(conn MCB P0RDCOUNT2 ==> P0RDCOUNT2 P0RDCOUNT2)
			(conn MCB P0RDCOUNT3 ==> P0RDCOUNT3 P0RDCOUNT3)
			(conn MCB P0RDCOUNT4 ==> P0RDCOUNT4 P0RDCOUNT4)
			(conn MCB P0RDCOUNT5 ==> P0RDCOUNT5 P0RDCOUNT5)
			(conn MCB P0RDCOUNT6 ==> P0RDCOUNT6 P0RDCOUNT6)
			(conn MCB P0RDDATA0 ==> P0RDDATA0 P0RDDATA0)
			(conn MCB P0RDDATA1 ==> P0RDDATA1 P0RDDATA1)
			(conn MCB P0RDDATA2 ==> P0RDDATA2 P0RDDATA2)
			(conn MCB P0RDDATA3 ==> P0RDDATA3 P0RDDATA3)
			(conn MCB P0RDDATA4 ==> P0RDDATA4 P0RDDATA4)
			(conn MCB P0RDDATA5 ==> P0RDDATA5 P0RDDATA5)
			(conn MCB P0RDDATA6 ==> P0RDDATA6 P0RDDATA6)
			(conn MCB P0RDDATA7 ==> P0RDDATA7 P0RDDATA7)
			(conn MCB P0RDDATA8 ==> P0RDDATA8 P0RDDATA8)
			(conn MCB P0RDDATA9 ==> P0RDDATA9 P0RDDATA9)
			(conn MCB P0RDDATA10 ==> P0RDDATA10 P0RDDATA10)
			(conn MCB P0RDDATA11 ==> P0RDDATA11 P0RDDATA11)
			(conn MCB P0RDDATA12 ==> P0RDDATA12 P0RDDATA12)
			(conn MCB P0RDDATA13 ==> P0RDDATA13 P0RDDATA13)
			(conn MCB P0RDDATA14 ==> P0RDDATA14 P0RDDATA14)
			(conn MCB P0RDDATA15 ==> P0RDDATA15 P0RDDATA15)
			(conn MCB P0RDDATA16 ==> P0RDDATA16 P0RDDATA16)
			(conn MCB P0RDDATA17 ==> P0RDDATA17 P0RDDATA17)
			(conn MCB P0RDDATA18 ==> P0RDDATA18 P0RDDATA18)
			(conn MCB P0RDDATA19 ==> P0RDDATA19 P0RDDATA19)
			(conn MCB P0RDDATA20 ==> P0RDDATA20 P0RDDATA20)
			(conn MCB P0RDDATA21 ==> P0RDDATA21 P0RDDATA21)
			(conn MCB P0RDDATA22 ==> P0RDDATA22 P0RDDATA22)
			(conn MCB P0RDDATA23 ==> P0RDDATA23 P0RDDATA23)
			(conn MCB P0RDDATA24 ==> P0RDDATA24 P0RDDATA24)
			(conn MCB P0RDDATA25 ==> P0RDDATA25 P0RDDATA25)
			(conn MCB P0RDDATA26 ==> P0RDDATA26 P0RDDATA26)
			(conn MCB P0RDDATA27 ==> P0RDDATA27 P0RDDATA27)
			(conn MCB P0RDDATA28 ==> P0RDDATA28 P0RDDATA28)
			(conn MCB P0RDDATA29 ==> P0RDDATA29 P0RDDATA29)
			(conn MCB P0RDDATA30 ==> P0RDDATA30 P0RDDATA30)
			(conn MCB P0RDDATA31 ==> P0RDDATA31 P0RDDATA31)
			(conn MCB P0RDEMPTY ==> P0RDEMPTY P0RDEMPTY)
			(conn MCB P0RDERROR ==> P0RDERROR P0RDERROR)
			(conn MCB P0RDFULL ==> P0RDFULL P0RDFULL)
			(conn MCB P0RDOVERFLOW ==> P0RDOVERFLOW P0RDOVERFLOW)
			(conn MCB P0RTSTUDMP ==> P0RTSTUDMP P0RTSTUDMP)
			(conn MCB P0RTSTUNDERRUN ==> P0RTSTUNDERRUN P0RTSTUNDERRUN)
			(conn MCB P0WRCOUNT0 ==> P0WRCOUNT0 P0WRCOUNT0)
			(conn MCB P0WRCOUNT1 ==> P0WRCOUNT1 P0WRCOUNT1)
			(conn MCB P0WRCOUNT2 ==> P0WRCOUNT2 P0WRCOUNT2)
			(conn MCB P0WRCOUNT3 ==> P0WRCOUNT3 P0WRCOUNT3)
			(conn MCB P0WRCOUNT4 ==> P0WRCOUNT4 P0WRCOUNT4)
			(conn MCB P0WRCOUNT5 ==> P0WRCOUNT5 P0WRCOUNT5)
			(conn MCB P0WRCOUNT6 ==> P0WRCOUNT6 P0WRCOUNT6)
			(conn MCB P0WREMPTY ==> P0WREMPTY P0WREMPTY)
			(conn MCB P0WRERROR ==> P0WRERROR P0WRERROR)
			(conn MCB P0WRFULL ==> P0WRFULL P0WRFULL)
			(conn MCB P0WRUNDERRUN ==> P0WRUNDERRUN P0WRUNDERRUN)
			(conn MCB P0WTSTDATA0 ==> P0WTSTDATA0 P0WTSTDATA0)
			(conn MCB P0WTSTDATA1 ==> P0WTSTDATA1 P0WTSTDATA1)
			(conn MCB P0WTSTDATA2 ==> P0WTSTDATA2 P0WTSTDATA2)
			(conn MCB P0WTSTDATA3 ==> P0WTSTDATA3 P0WTSTDATA3)
			(conn MCB P0WTSTDATA4 ==> P0WTSTDATA4 P0WTSTDATA4)
			(conn MCB P0WTSTDATA5 ==> P0WTSTDATA5 P0WTSTDATA5)
			(conn MCB P0WTSTDATA6 ==> P0WTSTDATA6 P0WTSTDATA6)
			(conn MCB P0WTSTDATA7 ==> P0WTSTDATA7 P0WTSTDATA7)
			(conn MCB P0WTSTDATA8 ==> P0WTSTDATA8 P0WTSTDATA8)
			(conn MCB P0WTSTDATA9 ==> P0WTSTDATA9 P0WTSTDATA9)
			(conn MCB P0WTSTDATA10 ==> P0WTSTDATA10 P0WTSTDATA10)
			(conn MCB P0WTSTDATA11 ==> P0WTSTDATA11 P0WTSTDATA11)
			(conn MCB P0WTSTDATA12 ==> P0WTSTDATA12 P0WTSTDATA12)
			(conn MCB P0WTSTDATA13 ==> P0WTSTDATA13 P0WTSTDATA13)
			(conn MCB P0WTSTDATA14 ==> P0WTSTDATA14 P0WTSTDATA14)
			(conn MCB P0WTSTDATA15 ==> P0WTSTDATA15 P0WTSTDATA15)
			(conn MCB P0WTSTDATA16 ==> P0WTSTDATA16 P0WTSTDATA16)
			(conn MCB P0WTSTDATA17 ==> P0WTSTDATA17 P0WTSTDATA17)
			(conn MCB P0WTSTDATA18 ==> P0WTSTDATA18 P0WTSTDATA18)
			(conn MCB P0WTSTDATA19 ==> P0WTSTDATA19 P0WTSTDATA19)
			(conn MCB P0WTSTDATA20 ==> P0WTSTDATA20 P0WTSTDATA20)
			(conn MCB P0WTSTDATA21 ==> P0WTSTDATA21 P0WTSTDATA21)
			(conn MCB P0WTSTDATA22 ==> P0WTSTDATA22 P0WTSTDATA22)
			(conn MCB P0WTSTDATA23 ==> P0WTSTDATA23 P0WTSTDATA23)
			(conn MCB P0WTSTDATA24 ==> P0WTSTDATA24 P0WTSTDATA24)
			(conn MCB P0WTSTDATA25 ==> P0WTSTDATA25 P0WTSTDATA25)
			(conn MCB P0WTSTDATA26 ==> P0WTSTDATA26 P0WTSTDATA26)
			(conn MCB P0WTSTDATA27 ==> P0WTSTDATA27 P0WTSTDATA27)
			(conn MCB P0WTSTDATA28 ==> P0WTSTDATA28 P0WTSTDATA28)
			(conn MCB P0WTSTDATA29 ==> P0WTSTDATA29 P0WTSTDATA29)
			(conn MCB P0WTSTDATA30 ==> P0WTSTDATA30 P0WTSTDATA30)
			(conn MCB P0WTSTDATA31 ==> P0WTSTDATA31 P0WTSTDATA31)
			(conn MCB P0WTSTLDMP ==> P0WTSTLDMP P0WTSTLDMP)
			(conn MCB P0WTSTOVERFLOW ==> P0WTSTOVERFLOW P0WTSTOVERFLOW)
			(conn MCB P1CMDEMPTY ==> P1CMDEMPTY P1CMDEMPTY)
			(conn MCB P1CMDFULL ==> P1CMDFULL P1CMDFULL)
			(conn MCB P1RDCOUNT0 ==> P1RDCOUNT0 P1RDCOUNT0)
			(conn MCB P1RDCOUNT1 ==> P1RDCOUNT1 P1RDCOUNT1)
			(conn MCB P1RDCOUNT2 ==> P1RDCOUNT2 P1RDCOUNT2)
			(conn MCB P1RDCOUNT3 ==> P1RDCOUNT3 P1RDCOUNT3)
			(conn MCB P1RDCOUNT4 ==> P1RDCOUNT4 P1RDCOUNT4)
			(conn MCB P1RDCOUNT5 ==> P1RDCOUNT5 P1RDCOUNT5)
			(conn MCB P1RDCOUNT6 ==> P1RDCOUNT6 P1RDCOUNT6)
			(conn MCB P1RDDATA0 ==> P1RDDATA0 P1RDDATA0)
			(conn MCB P1RDDATA1 ==> P1RDDATA1 P1RDDATA1)
			(conn MCB P1RDDATA2 ==> P1RDDATA2 P1RDDATA2)
			(conn MCB P1RDDATA3 ==> P1RDDATA3 P1RDDATA3)
			(conn MCB P1RDDATA4 ==> P1RDDATA4 P1RDDATA4)
			(conn MCB P1RDDATA5 ==> P1RDDATA5 P1RDDATA5)
			(conn MCB P1RDDATA6 ==> P1RDDATA6 P1RDDATA6)
			(conn MCB P1RDDATA7 ==> P1RDDATA7 P1RDDATA7)
			(conn MCB P1RDDATA8 ==> P1RDDATA8 P1RDDATA8)
			(conn MCB P1RDDATA9 ==> P1RDDATA9 P1RDDATA9)
			(conn MCB P1RDDATA10 ==> P1RDDATA10 P1RDDATA10)
			(conn MCB P1RDDATA11 ==> P1RDDATA11 P1RDDATA11)
			(conn MCB P1RDDATA12 ==> P1RDDATA12 P1RDDATA12)
			(conn MCB P1RDDATA13 ==> P1RDDATA13 P1RDDATA13)
			(conn MCB P1RDDATA14 ==> P1RDDATA14 P1RDDATA14)
			(conn MCB P1RDDATA15 ==> P1RDDATA15 P1RDDATA15)
			(conn MCB P1RDDATA16 ==> P1RDDATA16 P1RDDATA16)
			(conn MCB P1RDDATA17 ==> P1RDDATA17 P1RDDATA17)
			(conn MCB P1RDDATA18 ==> P1RDDATA18 P1RDDATA18)
			(conn MCB P1RDDATA19 ==> P1RDDATA19 P1RDDATA19)
			(conn MCB P1RDDATA20 ==> P1RDDATA20 P1RDDATA20)
			(conn MCB P1RDDATA21 ==> P1RDDATA21 P1RDDATA21)
			(conn MCB P1RDDATA22 ==> P1RDDATA22 P1RDDATA22)
			(conn MCB P1RDDATA23 ==> P1RDDATA23 P1RDDATA23)
			(conn MCB P1RDDATA24 ==> P1RDDATA24 P1RDDATA24)
			(conn MCB P1RDDATA25 ==> P1RDDATA25 P1RDDATA25)
			(conn MCB P1RDDATA26 ==> P1RDDATA26 P1RDDATA26)
			(conn MCB P1RDDATA27 ==> P1RDDATA27 P1RDDATA27)
			(conn MCB P1RDDATA28 ==> P1RDDATA28 P1RDDATA28)
			(conn MCB P1RDDATA29 ==> P1RDDATA29 P1RDDATA29)
			(conn MCB P1RDDATA30 ==> P1RDDATA30 P1RDDATA30)
			(conn MCB P1RDDATA31 ==> P1RDDATA31 P1RDDATA31)
			(conn MCB P1RDEMPTY ==> P1RDEMPTY P1RDEMPTY)
			(conn MCB P1RDERROR ==> P1RDERROR P1RDERROR)
			(conn MCB P1RDFULL ==> P1RDFULL P1RDFULL)
			(conn MCB P1RDOVERFLOW ==> P1RDOVERFLOW P1RDOVERFLOW)
			(conn MCB P1RTSTUDMN ==> P1RTSTUDMN P1RTSTUDMN)
			(conn MCB P1RTSTUNDERRUN ==> P1RTSTUNDERRUN P1RTSTUNDERRUN)
			(conn MCB P1WRCOUNT0 ==> P1WRCOUNT0 P1WRCOUNT0)
			(conn MCB P1WRCOUNT1 ==> P1WRCOUNT1 P1WRCOUNT1)
			(conn MCB P1WRCOUNT2 ==> P1WRCOUNT2 P1WRCOUNT2)
			(conn MCB P1WRCOUNT3 ==> P1WRCOUNT3 P1WRCOUNT3)
			(conn MCB P1WRCOUNT4 ==> P1WRCOUNT4 P1WRCOUNT4)
			(conn MCB P1WRCOUNT5 ==> P1WRCOUNT5 P1WRCOUNT5)
			(conn MCB P1WRCOUNT6 ==> P1WRCOUNT6 P1WRCOUNT6)
			(conn MCB P1WREMPTY ==> P1WREMPTY P1WREMPTY)
			(conn MCB P1WRERROR ==> P1WRERROR P1WRERROR)
			(conn MCB P1WRFULL ==> P1WRFULL P1WRFULL)
			(conn MCB P1WRUNDERRUN ==> P1WRUNDERRUN P1WRUNDERRUN)
			(conn MCB P1WTSTDATA0 ==> P1WTSTDATA0 P1WTSTDATA0)
			(conn MCB P1WTSTDATA1 ==> P1WTSTDATA1 P1WTSTDATA1)
			(conn MCB P1WTSTDATA2 ==> P1WTSTDATA2 P1WTSTDATA2)
			(conn MCB P1WTSTDATA3 ==> P1WTSTDATA3 P1WTSTDATA3)
			(conn MCB P1WTSTDATA4 ==> P1WTSTDATA4 P1WTSTDATA4)
			(conn MCB P1WTSTDATA5 ==> P1WTSTDATA5 P1WTSTDATA5)
			(conn MCB P1WTSTDATA6 ==> P1WTSTDATA6 P1WTSTDATA6)
			(conn MCB P1WTSTDATA7 ==> P1WTSTDATA7 P1WTSTDATA7)
			(conn MCB P1WTSTDATA8 ==> P1WTSTDATA8 P1WTSTDATA8)
			(conn MCB P1WTSTDATA9 ==> P1WTSTDATA9 P1WTSTDATA9)
			(conn MCB P1WTSTDATA10 ==> P1WTSTDATA10 P1WTSTDATA10)
			(conn MCB P1WTSTDATA11 ==> P1WTSTDATA11 P1WTSTDATA11)
			(conn MCB P1WTSTDATA12 ==> P1WTSTDATA12 P1WTSTDATA12)
			(conn MCB P1WTSTDATA13 ==> P1WTSTDATA13 P1WTSTDATA13)
			(conn MCB P1WTSTDATA14 ==> P1WTSTDATA14 P1WTSTDATA14)
			(conn MCB P1WTSTDATA15 ==> P1WTSTDATA15 P1WTSTDATA15)
			(conn MCB P1WTSTDATA16 ==> P1WTSTDATA16 P1WTSTDATA16)
			(conn MCB P1WTSTDATA17 ==> P1WTSTDATA17 P1WTSTDATA17)
			(conn MCB P1WTSTDATA18 ==> P1WTSTDATA18 P1WTSTDATA18)
			(conn MCB P1WTSTDATA19 ==> P1WTSTDATA19 P1WTSTDATA19)
			(conn MCB P1WTSTDATA20 ==> P1WTSTDATA20 P1WTSTDATA20)
			(conn MCB P1WTSTDATA21 ==> P1WTSTDATA21 P1WTSTDATA21)
			(conn MCB P1WTSTDATA22 ==> P1WTSTDATA22 P1WTSTDATA22)
			(conn MCB P1WTSTDATA23 ==> P1WTSTDATA23 P1WTSTDATA23)
			(conn MCB P1WTSTDATA24 ==> P1WTSTDATA24 P1WTSTDATA24)
			(conn MCB P1WTSTDATA25 ==> P1WTSTDATA25 P1WTSTDATA25)
			(conn MCB P1WTSTDATA26 ==> P1WTSTDATA26 P1WTSTDATA26)
			(conn MCB P1WTSTDATA27 ==> P1WTSTDATA27 P1WTSTDATA27)
			(conn MCB P1WTSTDATA28 ==> P1WTSTDATA28 P1WTSTDATA28)
			(conn MCB P1WTSTDATA29 ==> P1WTSTDATA29 P1WTSTDATA29)
			(conn MCB P1WTSTDATA30 ==> P1WTSTDATA30 P1WTSTDATA30)
			(conn MCB P1WTSTDATA31 ==> P1WTSTDATA31 P1WTSTDATA31)
			(conn MCB P1WTSTLDMN ==> P1WTSTLDMN P1WTSTLDMN)
			(conn MCB P1WTSTOVERFLOW ==> P1WTSTOVERFLOW P1WTSTOVERFLOW)
			(conn MCB P2CMDEMPTY ==> P2CMDEMPTY P2CMDEMPTY)
			(conn MCB P2CMDFULL ==> P2CMDFULL P2CMDFULL)
			(conn MCB P2COUNT0 ==> P2COUNT0 P2COUNT0)
			(conn MCB P2COUNT1 ==> P2COUNT1 P2COUNT1)
			(conn MCB P2COUNT2 ==> P2COUNT2 P2COUNT2)
			(conn MCB P2COUNT3 ==> P2COUNT3 P2COUNT3)
			(conn MCB P2COUNT4 ==> P2COUNT4 P2COUNT4)
			(conn MCB P2COUNT5 ==> P2COUNT5 P2COUNT5)
			(conn MCB P2COUNT6 ==> P2COUNT6 P2COUNT6)
			(conn MCB P2EMPTY ==> P2EMPTY P2EMPTY)
			(conn MCB P2ERROR ==> P2ERROR P2ERROR)
			(conn MCB P2FULL ==> P2FULL P2FULL)
			(conn MCB P2RDDATA0 ==> P2RDDATA0 P2RDDATA0)
			(conn MCB P2RDDATA1 ==> P2RDDATA1 P2RDDATA1)
			(conn MCB P2RDDATA2 ==> P2RDDATA2 P2RDDATA2)
			(conn MCB P2RDDATA3 ==> P2RDDATA3 P2RDDATA3)
			(conn MCB P2RDDATA4 ==> P2RDDATA4 P2RDDATA4)
			(conn MCB P2RDDATA5 ==> P2RDDATA5 P2RDDATA5)
			(conn MCB P2RDDATA6 ==> P2RDDATA6 P2RDDATA6)
			(conn MCB P2RDDATA7 ==> P2RDDATA7 P2RDDATA7)
			(conn MCB P2RDDATA8 ==> P2RDDATA8 P2RDDATA8)
			(conn MCB P2RDDATA9 ==> P2RDDATA9 P2RDDATA9)
			(conn MCB P2RDDATA10 ==> P2RDDATA10 P2RDDATA10)
			(conn MCB P2RDDATA11 ==> P2RDDATA11 P2RDDATA11)
			(conn MCB P2RDDATA12 ==> P2RDDATA12 P2RDDATA12)
			(conn MCB P2RDDATA13 ==> P2RDDATA13 P2RDDATA13)
			(conn MCB P2RDDATA14 ==> P2RDDATA14 P2RDDATA14)
			(conn MCB P2RDDATA15 ==> P2RDDATA15 P2RDDATA15)
			(conn MCB P2RDDATA16 ==> P2RDDATA16 P2RDDATA16)
			(conn MCB P2RDDATA17 ==> P2RDDATA17 P2RDDATA17)
			(conn MCB P2RDDATA18 ==> P2RDDATA18 P2RDDATA18)
			(conn MCB P2RDDATA19 ==> P2RDDATA19 P2RDDATA19)
			(conn MCB P2RDDATA20 ==> P2RDDATA20 P2RDDATA20)
			(conn MCB P2RDDATA21 ==> P2RDDATA21 P2RDDATA21)
			(conn MCB P2RDDATA22 ==> P2RDDATA22 P2RDDATA22)
			(conn MCB P2RDDATA23 ==> P2RDDATA23 P2RDDATA23)
			(conn MCB P2RDDATA24 ==> P2RDDATA24 P2RDDATA24)
			(conn MCB P2RDDATA25 ==> P2RDDATA25 P2RDDATA25)
			(conn MCB P2RDDATA26 ==> P2RDDATA26 P2RDDATA26)
			(conn MCB P2RDDATA27 ==> P2RDDATA27 P2RDDATA27)
			(conn MCB P2RDDATA28 ==> P2RDDATA28 P2RDDATA28)
			(conn MCB P2RDDATA29 ==> P2RDDATA29 P2RDDATA29)
			(conn MCB P2RDDATA30 ==> P2RDDATA30 P2RDDATA30)
			(conn MCB P2RDDATA31 ==> P2RDDATA31 P2RDDATA31)
			(conn MCB P2RDOVERFLOW ==> P2RDOVERFLOW P2RDOVERFLOW)
			(conn MCB P2TSTUDMP ==> P2TSTUDMP P2TSTUDMP)
			(conn MCB P2WRUNDERRUN ==> P2WRUNDERRUN P2WRUNDERRUN)
			(conn MCB P3CMDEMPTY ==> P3CMDEMPTY P3CMDEMPTY)
			(conn MCB P3CMDFULL ==> P3CMDFULL P3CMDFULL)
			(conn MCB P3COUNT0 ==> P3COUNT0 P3COUNT0)
			(conn MCB P3COUNT1 ==> P3COUNT1 P3COUNT1)
			(conn MCB P3COUNT2 ==> P3COUNT2 P3COUNT2)
			(conn MCB P3COUNT3 ==> P3COUNT3 P3COUNT3)
			(conn MCB P3COUNT4 ==> P3COUNT4 P3COUNT4)
			(conn MCB P3COUNT5 ==> P3COUNT5 P3COUNT5)
			(conn MCB P3COUNT6 ==> P3COUNT6 P3COUNT6)
			(conn MCB P3EMPTY ==> P3EMPTY P3EMPTY)
			(conn MCB P3ERROR ==> P3ERROR P3ERROR)
			(conn MCB P3FULL ==> P3FULL P3FULL)
			(conn MCB P3RDDATA0 ==> P3RDDATA0 P3RDDATA0)
			(conn MCB P3RDDATA1 ==> P3RDDATA1 P3RDDATA1)
			(conn MCB P3RDDATA2 ==> P3RDDATA2 P3RDDATA2)
			(conn MCB P3RDDATA3 ==> P3RDDATA3 P3RDDATA3)
			(conn MCB P3RDDATA4 ==> P3RDDATA4 P3RDDATA4)
			(conn MCB P3RDDATA5 ==> P3RDDATA5 P3RDDATA5)
			(conn MCB P3RDDATA6 ==> P3RDDATA6 P3RDDATA6)
			(conn MCB P3RDDATA7 ==> P3RDDATA7 P3RDDATA7)
			(conn MCB P3RDDATA8 ==> P3RDDATA8 P3RDDATA8)
			(conn MCB P3RDDATA9 ==> P3RDDATA9 P3RDDATA9)
			(conn MCB P3RDDATA10 ==> P3RDDATA10 P3RDDATA10)
			(conn MCB P3RDDATA11 ==> P3RDDATA11 P3RDDATA11)
			(conn MCB P3RDDATA12 ==> P3RDDATA12 P3RDDATA12)
			(conn MCB P3RDDATA13 ==> P3RDDATA13 P3RDDATA13)
			(conn MCB P3RDDATA14 ==> P3RDDATA14 P3RDDATA14)
			(conn MCB P3RDDATA15 ==> P3RDDATA15 P3RDDATA15)
			(conn MCB P3RDDATA16 ==> P3RDDATA16 P3RDDATA16)
			(conn MCB P3RDDATA17 ==> P3RDDATA17 P3RDDATA17)
			(conn MCB P3RDDATA18 ==> P3RDDATA18 P3RDDATA18)
			(conn MCB P3RDDATA19 ==> P3RDDATA19 P3RDDATA19)
			(conn MCB P3RDDATA20 ==> P3RDDATA20 P3RDDATA20)
			(conn MCB P3RDDATA21 ==> P3RDDATA21 P3RDDATA21)
			(conn MCB P3RDDATA22 ==> P3RDDATA22 P3RDDATA22)
			(conn MCB P3RDDATA23 ==> P3RDDATA23 P3RDDATA23)
			(conn MCB P3RDDATA24 ==> P3RDDATA24 P3RDDATA24)
			(conn MCB P3RDDATA25 ==> P3RDDATA25 P3RDDATA25)
			(conn MCB P3RDDATA26 ==> P3RDDATA26 P3RDDATA26)
			(conn MCB P3RDDATA27 ==> P3RDDATA27 P3RDDATA27)
			(conn MCB P3RDDATA28 ==> P3RDDATA28 P3RDDATA28)
			(conn MCB P3RDDATA29 ==> P3RDDATA29 P3RDDATA29)
			(conn MCB P3RDDATA30 ==> P3RDDATA30 P3RDDATA30)
			(conn MCB P3RDDATA31 ==> P3RDDATA31 P3RDDATA31)
			(conn MCB P3RDOVERFLOW ==> P3RDOVERFLOW P3RDOVERFLOW)
			(conn MCB P3TSTLDMP ==> P3TSTLDMP P3TSTLDMP)
			(conn MCB P3WRUNDERRUN ==> P3WRUNDERRUN P3WRUNDERRUN)
			(conn MCB P4CMDEMPTY ==> P4CMDEMPTY P4CMDEMPTY)
			(conn MCB P4CMDFULL ==> P4CMDFULL P4CMDFULL)
			(conn MCB P4COUNT0 ==> P4COUNT0 P4COUNT0)
			(conn MCB P4COUNT1 ==> P4COUNT1 P4COUNT1)
			(conn MCB P4COUNT2 ==> P4COUNT2 P4COUNT2)
			(conn MCB P4COUNT3 ==> P4COUNT3 P4COUNT3)
			(conn MCB P4COUNT4 ==> P4COUNT4 P4COUNT4)
			(conn MCB P4COUNT5 ==> P4COUNT5 P4COUNT5)
			(conn MCB P4COUNT6 ==> P4COUNT6 P4COUNT6)
			(conn MCB P4EMPTY ==> P4EMPTY P4EMPTY)
			(conn MCB P4ERROR ==> P4ERROR P4ERROR)
			(conn MCB P4FULL ==> P4FULL P4FULL)
			(conn MCB P4RDDATA0 ==> P4RDDATA0 P4RDDATA0)
			(conn MCB P4RDDATA1 ==> P4RDDATA1 P4RDDATA1)
			(conn MCB P4RDDATA2 ==> P4RDDATA2 P4RDDATA2)
			(conn MCB P4RDDATA3 ==> P4RDDATA3 P4RDDATA3)
			(conn MCB P4RDDATA4 ==> P4RDDATA4 P4RDDATA4)
			(conn MCB P4RDDATA5 ==> P4RDDATA5 P4RDDATA5)
			(conn MCB P4RDDATA6 ==> P4RDDATA6 P4RDDATA6)
			(conn MCB P4RDDATA7 ==> P4RDDATA7 P4RDDATA7)
			(conn MCB P4RDDATA8 ==> P4RDDATA8 P4RDDATA8)
			(conn MCB P4RDDATA9 ==> P4RDDATA9 P4RDDATA9)
			(conn MCB P4RDDATA10 ==> P4RDDATA10 P4RDDATA10)
			(conn MCB P4RDDATA11 ==> P4RDDATA11 P4RDDATA11)
			(conn MCB P4RDDATA12 ==> P4RDDATA12 P4RDDATA12)
			(conn MCB P4RDDATA13 ==> P4RDDATA13 P4RDDATA13)
			(conn MCB P4RDDATA14 ==> P4RDDATA14 P4RDDATA14)
			(conn MCB P4RDDATA15 ==> P4RDDATA15 P4RDDATA15)
			(conn MCB P4RDDATA16 ==> P4RDDATA16 P4RDDATA16)
			(conn MCB P4RDDATA17 ==> P4RDDATA17 P4RDDATA17)
			(conn MCB P4RDDATA18 ==> P4RDDATA18 P4RDDATA18)
			(conn MCB P4RDDATA19 ==> P4RDDATA19 P4RDDATA19)
			(conn MCB P4RDDATA20 ==> P4RDDATA20 P4RDDATA20)
			(conn MCB P4RDDATA21 ==> P4RDDATA21 P4RDDATA21)
			(conn MCB P4RDDATA22 ==> P4RDDATA22 P4RDDATA22)
			(conn MCB P4RDDATA23 ==> P4RDDATA23 P4RDDATA23)
			(conn MCB P4RDDATA24 ==> P4RDDATA24 P4RDDATA24)
			(conn MCB P4RDDATA25 ==> P4RDDATA25 P4RDDATA25)
			(conn MCB P4RDDATA26 ==> P4RDDATA26 P4RDDATA26)
			(conn MCB P4RDDATA27 ==> P4RDDATA27 P4RDDATA27)
			(conn MCB P4RDDATA28 ==> P4RDDATA28 P4RDDATA28)
			(conn MCB P4RDDATA29 ==> P4RDDATA29 P4RDDATA29)
			(conn MCB P4RDDATA30 ==> P4RDDATA30 P4RDDATA30)
			(conn MCB P4RDDATA31 ==> P4RDDATA31 P4RDDATA31)
			(conn MCB P4RDOVERFLOW ==> P4RDOVERFLOW P4RDOVERFLOW)
			(conn MCB P4TSTUDMN ==> P4TSTUDMN P4TSTUDMN)
			(conn MCB P4WRUNDERRUN ==> P4WRUNDERRUN P4WRUNDERRUN)
			(conn MCB P5CMDEMPTY ==> P5CMDEMPTY P5CMDEMPTY)
			(conn MCB P5CMDFULL ==> P5CMDFULL P5CMDFULL)
			(conn MCB P5COUNT0 ==> P5COUNT0 P5COUNT0)
			(conn MCB P5COUNT1 ==> P5COUNT1 P5COUNT1)
			(conn MCB P5COUNT2 ==> P5COUNT2 P5COUNT2)
			(conn MCB P5COUNT3 ==> P5COUNT3 P5COUNT3)
			(conn MCB P5COUNT4 ==> P5COUNT4 P5COUNT4)
			(conn MCB P5COUNT5 ==> P5COUNT5 P5COUNT5)
			(conn MCB P5COUNT6 ==> P5COUNT6 P5COUNT6)
			(conn MCB P5EMPTY ==> P5EMPTY P5EMPTY)
			(conn MCB P5ERROR ==> P5ERROR P5ERROR)
			(conn MCB P5FULL ==> P5FULL P5FULL)
			(conn MCB P5RDDATA0 ==> P5RDDATA0 P5RDDATA0)
			(conn MCB P5RDDATA1 ==> P5RDDATA1 P5RDDATA1)
			(conn MCB P5RDDATA2 ==> P5RDDATA2 P5RDDATA2)
			(conn MCB P5RDDATA3 ==> P5RDDATA3 P5RDDATA3)
			(conn MCB P5RDDATA4 ==> P5RDDATA4 P5RDDATA4)
			(conn MCB P5RDDATA5 ==> P5RDDATA5 P5RDDATA5)
			(conn MCB P5RDDATA6 ==> P5RDDATA6 P5RDDATA6)
			(conn MCB P5RDDATA7 ==> P5RDDATA7 P5RDDATA7)
			(conn MCB P5RDDATA8 ==> P5RDDATA8 P5RDDATA8)
			(conn MCB P5RDDATA9 ==> P5RDDATA9 P5RDDATA9)
			(conn MCB P5RDDATA10 ==> P5RDDATA10 P5RDDATA10)
			(conn MCB P5RDDATA11 ==> P5RDDATA11 P5RDDATA11)
			(conn MCB P5RDDATA12 ==> P5RDDATA12 P5RDDATA12)
			(conn MCB P5RDDATA13 ==> P5RDDATA13 P5RDDATA13)
			(conn MCB P5RDDATA14 ==> P5RDDATA14 P5RDDATA14)
			(conn MCB P5RDDATA15 ==> P5RDDATA15 P5RDDATA15)
			(conn MCB P5RDDATA16 ==> P5RDDATA16 P5RDDATA16)
			(conn MCB P5RDDATA17 ==> P5RDDATA17 P5RDDATA17)
			(conn MCB P5RDDATA18 ==> P5RDDATA18 P5RDDATA18)
			(conn MCB P5RDDATA19 ==> P5RDDATA19 P5RDDATA19)
			(conn MCB P5RDDATA20 ==> P5RDDATA20 P5RDDATA20)
			(conn MCB P5RDDATA21 ==> P5RDDATA21 P5RDDATA21)
			(conn MCB P5RDDATA22 ==> P5RDDATA22 P5RDDATA22)
			(conn MCB P5RDDATA23 ==> P5RDDATA23 P5RDDATA23)
			(conn MCB P5RDDATA24 ==> P5RDDATA24 P5RDDATA24)
			(conn MCB P5RDDATA25 ==> P5RDDATA25 P5RDDATA25)
			(conn MCB P5RDDATA26 ==> P5RDDATA26 P5RDDATA26)
			(conn MCB P5RDDATA27 ==> P5RDDATA27 P5RDDATA27)
			(conn MCB P5RDDATA28 ==> P5RDDATA28 P5RDDATA28)
			(conn MCB P5RDDATA29 ==> P5RDDATA29 P5RDDATA29)
			(conn MCB P5RDDATA30 ==> P5RDDATA30 P5RDDATA30)
			(conn MCB P5RDDATA31 ==> P5RDDATA31 P5RDDATA31)
			(conn MCB P5RDOVERFLOW ==> P5RDOVERFLOW P5RDOVERFLOW)
			(conn MCB P5TSTLDMN ==> P5TSTLDMN P5TSTLDMN)
			(conn MCB P5WRUNDERRUN ==> P5WRUNDERRUN P5WRUNDERRUN)
			(conn MCB RAS ==> RAS RAS)
			(conn MCB RST ==> RST RST)
			(conn MCB SELFREFRESHMODE ==> SELFREFRESHMODE SELFREFRESHMODE)
			(conn MCB STATUS0 ==> STATUS0 STATUS0)
			(conn MCB STATUS1 ==> STATUS1 STATUS1)
			(conn MCB STATUS2 ==> STATUS2 STATUS2)
			(conn MCB STATUS3 ==> STATUS3 STATUS3)
			(conn MCB STATUS4 ==> STATUS4 STATUS4)
			(conn MCB STATUS5 ==> STATUS5 STATUS5)
			(conn MCB STATUS6 ==> STATUS6 STATUS6)
			(conn MCB STATUS7 ==> STATUS7 STATUS7)
			(conn MCB STATUS8 ==> STATUS8 STATUS8)
			(conn MCB STATUS9 ==> STATUS9 STATUS9)
			(conn MCB STATUS10 ==> STATUS10 STATUS10)
			(conn MCB STATUS11 ==> STATUS11 STATUS11)
			(conn MCB STATUS12 ==> STATUS12 STATUS12)
			(conn MCB STATUS13 ==> STATUS13 STATUS13)
			(conn MCB STATUS14 ==> STATUS14 STATUS14)
			(conn MCB STATUS15 ==> STATUS15 STATUS15)
			(conn MCB STATUS16 ==> STATUS16 STATUS16)
			(conn MCB STATUS17 ==> STATUS17 STATUS17)
			(conn MCB STATUS18 ==> STATUS18 STATUS18)
			(conn MCB STATUS19 ==> STATUS19 STATUS19)
			(conn MCB STATUS20 ==> STATUS20 STATUS20)
			(conn MCB STATUS21 ==> STATUS21 STATUS21)
			(conn MCB STATUS22 ==> STATUS22 STATUS22)
			(conn MCB STATUS23 ==> STATUS23 STATUS23)
			(conn MCB STATUS24 ==> STATUS24 STATUS24)
			(conn MCB STATUS25 ==> STATUS25 STATUS25)
			(conn MCB STATUS26 ==> STATUS26 STATUS26)
			(conn MCB STATUS27 ==> STATUS27 STATUS27)
			(conn MCB STATUS28 ==> STATUS28 STATUS28)
			(conn MCB STATUS29 ==> STATUS29 STATUS29)
			(conn MCB STATUS30 ==> STATUS30 STATUS30)
			(conn MCB STATUS31 ==> STATUS31 STATUS31)
			(conn MCB TSTCMDOUT0 ==> TSTCMDOUT0 TSTCMDOUT0)
			(conn MCB TSTCMDOUT1 ==> TSTCMDOUT1 TSTCMDOUT1)
			(conn MCB TSTCMDOUT2 ==> TSTCMDOUT2 TSTCMDOUT2)
			(conn MCB TSTCMDOUT3 ==> TSTCMDOUT3 TSTCMDOUT3)
			(conn MCB TSTCMDOUT4 ==> TSTCMDOUT4 TSTCMDOUT4)
			(conn MCB TSTCMDOUT5 ==> TSTCMDOUT5 TSTCMDOUT5)
			(conn MCB TSTCMDOUT6 ==> TSTCMDOUT6 TSTCMDOUT6)
			(conn MCB TSTCMDOUT7 ==> TSTCMDOUT7 TSTCMDOUT7)
			(conn MCB TSTCMDOUT8 ==> TSTCMDOUT8 TSTCMDOUT8)
			(conn MCB TSTCMDOUT9 ==> TSTCMDOUT9 TSTCMDOUT9)
			(conn MCB TSTCMDOUT10 ==> TSTCMDOUT10 TSTCMDOUT10)
			(conn MCB TSTCMDOUT11 ==> TSTCMDOUT11 TSTCMDOUT11)
			(conn MCB TSTCMDOUT12 ==> TSTCMDOUT12 TSTCMDOUT12)
			(conn MCB TSTCMDOUT13 ==> TSTCMDOUT13 TSTCMDOUT13)
			(conn MCB TSTCMDOUT14 ==> TSTCMDOUT14 TSTCMDOUT14)
			(conn MCB TSTCMDOUT15 ==> TSTCMDOUT15 TSTCMDOUT15)
			(conn MCB TSTCMDOUT16 ==> TSTCMDOUT16 TSTCMDOUT16)
			(conn MCB TSTCMDOUT17 ==> TSTCMDOUT17 TSTCMDOUT17)
			(conn MCB TSTCMDOUT18 ==> TSTCMDOUT18 TSTCMDOUT18)
			(conn MCB TSTCMDOUT19 ==> TSTCMDOUT19 TSTCMDOUT19)
			(conn MCB TSTCMDOUT20 ==> TSTCMDOUT20 TSTCMDOUT20)
			(conn MCB TSTCMDOUT21 ==> TSTCMDOUT21 TSTCMDOUT21)
			(conn MCB TSTCMDOUT22 ==> TSTCMDOUT22 TSTCMDOUT22)
			(conn MCB TSTCMDOUT23 ==> TSTCMDOUT23 TSTCMDOUT23)
			(conn MCB TSTCMDOUT24 ==> TSTCMDOUT24 TSTCMDOUT24)
			(conn MCB TSTCMDOUT25 ==> TSTCMDOUT25 TSTCMDOUT25)
			(conn MCB TSTCMDOUT26 ==> TSTCMDOUT26 TSTCMDOUT26)
			(conn MCB TSTCMDOUT27 ==> TSTCMDOUT27 TSTCMDOUT27)
			(conn MCB TSTCMDOUT28 ==> TSTCMDOUT28 TSTCMDOUT28)
			(conn MCB TSTCMDOUT29 ==> TSTCMDOUT29 TSTCMDOUT29)
			(conn MCB TSTCMDOUT30 ==> TSTCMDOUT30 TSTCMDOUT30)
			(conn MCB TSTCMDOUT31 ==> TSTCMDOUT31 TSTCMDOUT31)
			(conn MCB TSTCMDOUT32 ==> TSTCMDOUT32 TSTCMDOUT32)
			(conn MCB TSTCMDOUT33 ==> TSTCMDOUT33 TSTCMDOUT33)
			(conn MCB TSTCMDOUT34 ==> TSTCMDOUT34 TSTCMDOUT34)
			(conn MCB TSTCMDOUT35 ==> TSTCMDOUT35 TSTCMDOUT35)
			(conn MCB TSTCMDOUT36 ==> TSTCMDOUT36 TSTCMDOUT36)
			(conn MCB TSTCMDOUT37 ==> TSTCMDOUT37 TSTCMDOUT37)
			(conn MCB TSTCMDOUT38 ==> TSTCMDOUT38 TSTCMDOUT38)
			(conn MCB TSTSCANOUT ==> TSTSCANOUT TSTSCANOUT)
			(conn MCB UDMN ==> UDMN UDMN)
			(conn MCB UDMP ==> UDMP UDMP)
			(conn MCB UOCALSTART ==> UOCALSTART UOCALSTART)
			(conn MCB UOCMDREADYIN ==> UOCMDREADYIN UOCMDREADYIN)
			(conn MCB UODATAVALID ==> UODATAVALID UODATAVALID)
			(conn MCB UODATA0 ==> UODATA0 UODATA0)
			(conn MCB UODATA1 ==> UODATA1 UODATA1)
			(conn MCB UODATA2 ==> UODATA2 UODATA2)
			(conn MCB UODATA3 ==> UODATA3 UODATA3)
			(conn MCB UODATA4 ==> UODATA4 UODATA4)
			(conn MCB UODATA5 ==> UODATA5 UODATA5)
			(conn MCB UODATA6 ==> UODATA6 UODATA6)
			(conn MCB UODATA7 ==> UODATA7 UODATA7)
			(conn MCB UODONECAL ==> UODONECAL UODONECAL)
			(conn MCB UOREFRSHFLAG ==> UOREFRSHFLAG UOREFRSHFLAG)
			(conn MCB UOSDO ==> UOSDO UOSDO)
			(conn MCB WE ==> WE WE)
			(conn MCB DQI0 <== DQI0 DQI0)
			(conn MCB DQI1 <== DQI1 DQI1)
			(conn MCB DQI2 <== DQI2 DQI2)
			(conn MCB DQI3 <== DQI3 DQI3)
			(conn MCB DQI4 <== DQI4 DQI4)
			(conn MCB DQI5 <== DQI5 DQI5)
			(conn MCB DQI6 <== DQI6 DQI6)
			(conn MCB DQI7 <== DQI7 DQI7)
			(conn MCB DQI8 <== DQI8 DQI8)
			(conn MCB DQI9 <== DQI9 DQI9)
			(conn MCB DQI10 <== DQI10 DQI10)
			(conn MCB DQI11 <== DQI11 DQI11)
			(conn MCB DQI12 <== DQI12 DQI12)
			(conn MCB DQI13 <== DQI13 DQI13)
			(conn MCB DQI14 <== DQI14 DQI14)
			(conn MCB DQI15 <== DQI15 DQI15)
			(conn MCB DQSIOIN <== DQSIOIN DQSIOIN)
			(conn MCB DQSIOIP <== DQSIOIP DQSIOIP)
			(conn MCB IOIDRPSDI <== IOIDRPSDI IOIDRPSDI)
			(conn MCB PLLCE0 <== PLLCE0 PLLCE0)
			(conn MCB PLLCE1 <== PLLCE1 PLLCE1)
			(conn MCB PLLCLK0 <== PLLCLK0 PLLCLK0)
			(conn MCB PLLCLK1 <== PLLCLK1 PLLCLK1)
			(conn MCB PLLLOCK <== PLLLOCK PLLLOCK)
			(conn MCB P0ARBEN <== P0ARBEN P0ARBEN)
			(conn MCB P0CMDBA0 <== P0CMDBA0 P0CMDBA0)
			(conn MCB P0CMDBA1 <== P0CMDBA1 P0CMDBA1)
			(conn MCB P0CMDBA2 <== P0CMDBA2 P0CMDBA2)
			(conn MCB P0CMDBL0 <== P0CMDBL0 P0CMDBL0)
			(conn MCB P0CMDBL1 <== P0CMDBL1 P0CMDBL1)
			(conn MCB P0CMDBL2 <== P0CMDBL2 P0CMDBL2)
			(conn MCB P0CMDBL3 <== P0CMDBL3 P0CMDBL3)
			(conn MCB P0CMDBL4 <== P0CMDBL4 P0CMDBL4)
			(conn MCB P0CMDBL5 <== P0CMDBL5 P0CMDBL5)
			(conn MCB P0CMDCA0 <== P0CMDCA0 P0CMDCA0)
			(conn MCB P0CMDCA1 <== P0CMDCA1 P0CMDCA1)
			(conn MCB P0CMDCA2 <== P0CMDCA2 P0CMDCA2)
			(conn MCB P0CMDCA3 <== P0CMDCA3 P0CMDCA3)
			(conn MCB P0CMDCA4 <== P0CMDCA4 P0CMDCA4)
			(conn MCB P0CMDCA5 <== P0CMDCA5 P0CMDCA5)
			(conn MCB P0CMDCA6 <== P0CMDCA6 P0CMDCA6)
			(conn MCB P0CMDCA7 <== P0CMDCA7 P0CMDCA7)
			(conn MCB P0CMDCA8 <== P0CMDCA8 P0CMDCA8)
			(conn MCB P0CMDCA9 <== P0CMDCA9 P0CMDCA9)
			(conn MCB P0CMDCA10 <== P0CMDCA10 P0CMDCA10)
			(conn MCB P0CMDCA11 <== P0CMDCA11 P0CMDCA11)
			(conn MCB P0CMDCLK <== P0CMDCLKINV OUT)
			(conn MCB P0CMDEN <== P0CMDENINV OUT)
			(conn MCB P0CMDINSTR0 <== P0CMDINSTR0 P0CMDINSTR0)
			(conn MCB P0CMDINSTR1 <== P0CMDINSTR1 P0CMDINSTR1)
			(conn MCB P0CMDINSTR2 <== P0CMDINSTR2 P0CMDINSTR2)
			(conn MCB P0CMDRA0 <== P0CMDRA0 P0CMDRA0)
			(conn MCB P0CMDRA1 <== P0CMDRA1 P0CMDRA1)
			(conn MCB P0CMDRA2 <== P0CMDRA2 P0CMDRA2)
			(conn MCB P0CMDRA3 <== P0CMDRA3 P0CMDRA3)
			(conn MCB P0CMDRA4 <== P0CMDRA4 P0CMDRA4)
			(conn MCB P0CMDRA5 <== P0CMDRA5 P0CMDRA5)
			(conn MCB P0CMDRA6 <== P0CMDRA6 P0CMDRA6)
			(conn MCB P0CMDRA7 <== P0CMDRA7 P0CMDRA7)
			(conn MCB P0CMDRA8 <== P0CMDRA8 P0CMDRA8)
			(conn MCB P0CMDRA9 <== P0CMDRA9 P0CMDRA9)
			(conn MCB P0CMDRA10 <== P0CMDRA10 P0CMDRA10)
			(conn MCB P0CMDRA11 <== P0CMDRA11 P0CMDRA11)
			(conn MCB P0CMDRA12 <== P0CMDRA12 P0CMDRA12)
			(conn MCB P0CMDRA13 <== P0CMDRA13 P0CMDRA13)
			(conn MCB P0CMDRA14 <== P0CMDRA14 P0CMDRA14)
			(conn MCB P0RDCLK <== P0RDCLKINV OUT)
			(conn MCB P0RDEN <== P0RDENINV OUT)
			(conn MCB P0RTSTENB <== P0RTSTENB P0RTSTENB)
			(conn MCB P0RTSTMODEB0 <== P0RTSTMODEB0 P0RTSTMODEB0)
			(conn MCB P0RTSTMODEB1 <== P0RTSTMODEB1 P0RTSTMODEB1)
			(conn MCB P0RTSTMODEB2 <== P0RTSTMODEB2 P0RTSTMODEB2)
			(conn MCB P0RTSTMODEB3 <== P0RTSTMODEB3 P0RTSTMODEB3)
			(conn MCB P0RTSTPINENB <== P0RTSTPINENB P0RTSTPINENB)
			(conn MCB P0RTSTWRDATA0 <== P0RTSTWRDATA0 P0RTSTWRDATA0)
			(conn MCB P0RTSTWRDATA1 <== P0RTSTWRDATA1 P0RTSTWRDATA1)
			(conn MCB P0RTSTWRDATA2 <== P0RTSTWRDATA2 P0RTSTWRDATA2)
			(conn MCB P0RTSTWRDATA3 <== P0RTSTWRDATA3 P0RTSTWRDATA3)
			(conn MCB P0RTSTWRDATA4 <== P0RTSTWRDATA4 P0RTSTWRDATA4)
			(conn MCB P0RTSTWRDATA5 <== P0RTSTWRDATA5 P0RTSTWRDATA5)
			(conn MCB P0RTSTWRDATA6 <== P0RTSTWRDATA6 P0RTSTWRDATA6)
			(conn MCB P0RTSTWRDATA7 <== P0RTSTWRDATA7 P0RTSTWRDATA7)
			(conn MCB P0RTSTWRDATA8 <== P0RTSTWRDATA8 P0RTSTWRDATA8)
			(conn MCB P0RTSTWRDATA9 <== P0RTSTWRDATA9 P0RTSTWRDATA9)
			(conn MCB P0RTSTWRDATA10 <== P0RTSTWRDATA10 P0RTSTWRDATA10)
			(conn MCB P0RTSTWRDATA11 <== P0RTSTWRDATA11 P0RTSTWRDATA11)
			(conn MCB P0RTSTWRDATA12 <== P0RTSTWRDATA12 P0RTSTWRDATA12)
			(conn MCB P0RTSTWRDATA13 <== P0RTSTWRDATA13 P0RTSTWRDATA13)
			(conn MCB P0RTSTWRDATA14 <== P0RTSTWRDATA14 P0RTSTWRDATA14)
			(conn MCB P0RTSTWRDATA15 <== P0RTSTWRDATA15 P0RTSTWRDATA15)
			(conn MCB P0RTSTWRDATA16 <== P0RTSTWRDATA16 P0RTSTWRDATA16)
			(conn MCB P0RTSTWRDATA17 <== P0RTSTWRDATA17 P0RTSTWRDATA17)
			(conn MCB P0RTSTWRDATA18 <== P0RTSTWRDATA18 P0RTSTWRDATA18)
			(conn MCB P0RTSTWRDATA19 <== P0RTSTWRDATA19 P0RTSTWRDATA19)
			(conn MCB P0RTSTWRDATA20 <== P0RTSTWRDATA20 P0RTSTWRDATA20)
			(conn MCB P0RTSTWRDATA21 <== P0RTSTWRDATA21 P0RTSTWRDATA21)
			(conn MCB P0RTSTWRDATA22 <== P0RTSTWRDATA22 P0RTSTWRDATA22)
			(conn MCB P0RTSTWRDATA23 <== P0RTSTWRDATA23 P0RTSTWRDATA23)
			(conn MCB P0RTSTWRDATA24 <== P0RTSTWRDATA24 P0RTSTWRDATA24)
			(conn MCB P0RTSTWRDATA25 <== P0RTSTWRDATA25 P0RTSTWRDATA25)
			(conn MCB P0RTSTWRDATA26 <== P0RTSTWRDATA26 P0RTSTWRDATA26)
			(conn MCB P0RTSTWRDATA27 <== P0RTSTWRDATA27 P0RTSTWRDATA27)
			(conn MCB P0RTSTWRDATA28 <== P0RTSTWRDATA28 P0RTSTWRDATA28)
			(conn MCB P0RTSTWRDATA29 <== P0RTSTWRDATA29 P0RTSTWRDATA29)
			(conn MCB P0RTSTWRDATA30 <== P0RTSTWRDATA30 P0RTSTWRDATA30)
			(conn MCB P0RTSTWRDATA31 <== P0RTSTWRDATA31 P0RTSTWRDATA31)
			(conn MCB P0RTSTWRMASK0 <== P0RTSTWRMASK0 P0RTSTWRMASK0)
			(conn MCB P0RTSTWRMASK1 <== P0RTSTWRMASK1 P0RTSTWRMASK1)
			(conn MCB P0RTSTWRMASK2 <== P0RTSTWRMASK2 P0RTSTWRMASK2)
			(conn MCB P0RTSTWRMASK3 <== P0RTSTWRMASK3 P0RTSTWRMASK3)
			(conn MCB P0RWRMASK0 <== P0RWRMASK0 P0RWRMASK0)
			(conn MCB P0RWRMASK1 <== P0RWRMASK1 P0RWRMASK1)
			(conn MCB P0RWRMASK2 <== P0RWRMASK2 P0RWRMASK2)
			(conn MCB P0RWRMASK3 <== P0RWRMASK3 P0RWRMASK3)
			(conn MCB P0WRCLK <== P0WRCLKINV OUT)
			(conn MCB P0WRDATA0 <== P0WRDATA0 P0WRDATA0)
			(conn MCB P0WRDATA1 <== P0WRDATA1 P0WRDATA1)
			(conn MCB P0WRDATA2 <== P0WRDATA2 P0WRDATA2)
			(conn MCB P0WRDATA3 <== P0WRDATA3 P0WRDATA3)
			(conn MCB P0WRDATA4 <== P0WRDATA4 P0WRDATA4)
			(conn MCB P0WRDATA5 <== P0WRDATA5 P0WRDATA5)
			(conn MCB P0WRDATA6 <== P0WRDATA6 P0WRDATA6)
			(conn MCB P0WRDATA7 <== P0WRDATA7 P0WRDATA7)
			(conn MCB P0WRDATA8 <== P0WRDATA8 P0WRDATA8)
			(conn MCB P0WRDATA9 <== P0WRDATA9 P0WRDATA9)
			(conn MCB P0WRDATA10 <== P0WRDATA10 P0WRDATA10)
			(conn MCB P0WRDATA11 <== P0WRDATA11 P0WRDATA11)
			(conn MCB P0WRDATA12 <== P0WRDATA12 P0WRDATA12)
			(conn MCB P0WRDATA13 <== P0WRDATA13 P0WRDATA13)
			(conn MCB P0WRDATA14 <== P0WRDATA14 P0WRDATA14)
			(conn MCB P0WRDATA15 <== P0WRDATA15 P0WRDATA15)
			(conn MCB P0WRDATA16 <== P0WRDATA16 P0WRDATA16)
			(conn MCB P0WRDATA17 <== P0WRDATA17 P0WRDATA17)
			(conn MCB P0WRDATA18 <== P0WRDATA18 P0WRDATA18)
			(conn MCB P0WRDATA19 <== P0WRDATA19 P0WRDATA19)
			(conn MCB P0WRDATA20 <== P0WRDATA20 P0WRDATA20)
			(conn MCB P0WRDATA21 <== P0WRDATA21 P0WRDATA21)
			(conn MCB P0WRDATA22 <== P0WRDATA22 P0WRDATA22)
			(conn MCB P0WRDATA23 <== P0WRDATA23 P0WRDATA23)
			(conn MCB P0WRDATA24 <== P0WRDATA24 P0WRDATA24)
			(conn MCB P0WRDATA25 <== P0WRDATA25 P0WRDATA25)
			(conn MCB P0WRDATA26 <== P0WRDATA26 P0WRDATA26)
			(conn MCB P0WRDATA27 <== P0WRDATA27 P0WRDATA27)
			(conn MCB P0WRDATA28 <== P0WRDATA28 P0WRDATA28)
			(conn MCB P0WRDATA29 <== P0WRDATA29 P0WRDATA29)
			(conn MCB P0WRDATA30 <== P0WRDATA30 P0WRDATA30)
			(conn MCB P0WRDATA31 <== P0WRDATA31 P0WRDATA31)
			(conn MCB P0WREN <== P0WRENINV OUT)
			(conn MCB P0WTSTENB <== P0WTSTENB P0WTSTENB)
			(conn MCB P0WTSTMODEB0 <== P0WTSTMODEB0 P0WTSTMODEB0)
			(conn MCB P0WTSTMODEB1 <== P0WTSTMODEB1 P0WTSTMODEB1)
			(conn MCB P0WTSTMODEB2 <== P0WTSTMODEB2 P0WTSTMODEB2)
			(conn MCB P0WTSTMODEB3 <== P0WTSTMODEB3 P0WTSTMODEB3)
			(conn MCB P0WTSTPINENB <== P0WTSTPINENB P0WTSTPINENB)
			(conn MCB P1ARBEN <== P1ARBEN P1ARBEN)
			(conn MCB P1CMDBA0 <== P1CMDBA0 P1CMDBA0)
			(conn MCB P1CMDBA1 <== P1CMDBA1 P1CMDBA1)
			(conn MCB P1CMDBA2 <== P1CMDBA2 P1CMDBA2)
			(conn MCB P1CMDBL0 <== P1CMDBL0 P1CMDBL0)
			(conn MCB P1CMDBL1 <== P1CMDBL1 P1CMDBL1)
			(conn MCB P1CMDBL2 <== P1CMDBL2 P1CMDBL2)
			(conn MCB P1CMDBL3 <== P1CMDBL3 P1CMDBL3)
			(conn MCB P1CMDBL4 <== P1CMDBL4 P1CMDBL4)
			(conn MCB P1CMDBL5 <== P1CMDBL5 P1CMDBL5)
			(conn MCB P1CMDCA0 <== P1CMDCA0 P1CMDCA0)
			(conn MCB P1CMDCA1 <== P1CMDCA1 P1CMDCA1)
			(conn MCB P1CMDCA2 <== P1CMDCA2 P1CMDCA2)
			(conn MCB P1CMDCA3 <== P1CMDCA3 P1CMDCA3)
			(conn MCB P1CMDCA4 <== P1CMDCA4 P1CMDCA4)
			(conn MCB P1CMDCA5 <== P1CMDCA5 P1CMDCA5)
			(conn MCB P1CMDCA6 <== P1CMDCA6 P1CMDCA6)
			(conn MCB P1CMDCA7 <== P1CMDCA7 P1CMDCA7)
			(conn MCB P1CMDCA8 <== P1CMDCA8 P1CMDCA8)
			(conn MCB P1CMDCA9 <== P1CMDCA9 P1CMDCA9)
			(conn MCB P1CMDCA10 <== P1CMDCA10 P1CMDCA10)
			(conn MCB P1CMDCA11 <== P1CMDCA11 P1CMDCA11)
			(conn MCB P1CMDCLK <== P1CMDCLKINV OUT)
			(conn MCB P1CMDEN <== P1CMDENINV OUT)
			(conn MCB P1CMDINSTR0 <== P1CMDINSTR0 P1CMDINSTR0)
			(conn MCB P1CMDINSTR1 <== P1CMDINSTR1 P1CMDINSTR1)
			(conn MCB P1CMDINSTR2 <== P1CMDINSTR2 P1CMDINSTR2)
			(conn MCB P1CMDRA0 <== P1CMDRA0 P1CMDRA0)
			(conn MCB P1CMDRA1 <== P1CMDRA1 P1CMDRA1)
			(conn MCB P1CMDRA2 <== P1CMDRA2 P1CMDRA2)
			(conn MCB P1CMDRA3 <== P1CMDRA3 P1CMDRA3)
			(conn MCB P1CMDRA4 <== P1CMDRA4 P1CMDRA4)
			(conn MCB P1CMDRA5 <== P1CMDRA5 P1CMDRA5)
			(conn MCB P1CMDRA6 <== P1CMDRA6 P1CMDRA6)
			(conn MCB P1CMDRA7 <== P1CMDRA7 P1CMDRA7)
			(conn MCB P1CMDRA8 <== P1CMDRA8 P1CMDRA8)
			(conn MCB P1CMDRA9 <== P1CMDRA9 P1CMDRA9)
			(conn MCB P1CMDRA10 <== P1CMDRA10 P1CMDRA10)
			(conn MCB P1CMDRA11 <== P1CMDRA11 P1CMDRA11)
			(conn MCB P1CMDRA12 <== P1CMDRA12 P1CMDRA12)
			(conn MCB P1CMDRA13 <== P1CMDRA13 P1CMDRA13)
			(conn MCB P1CMDRA14 <== P1CMDRA14 P1CMDRA14)
			(conn MCB P1RDCLK <== P1RDCLKINV OUT)
			(conn MCB P1RDEN <== P1RDENINV OUT)
			(conn MCB P1RTSTENB <== P1RTSTENB P1RTSTENB)
			(conn MCB P1RTSTMODEB0 <== P1RTSTMODEB0 P1RTSTMODEB0)
			(conn MCB P1RTSTMODEB1 <== P1RTSTMODEB1 P1RTSTMODEB1)
			(conn MCB P1RTSTMODEB2 <== P1RTSTMODEB2 P1RTSTMODEB2)
			(conn MCB P1RTSTMODEB3 <== P1RTSTMODEB3 P1RTSTMODEB3)
			(conn MCB P1RTSTPINENB <== P1RTSTPINENB P1RTSTPINENB)
			(conn MCB P1RTSTWRDATA0 <== P1RTSTWRDATA0 P1RTSTWRDATA0)
			(conn MCB P1RTSTWRDATA1 <== P1RTSTWRDATA1 P1RTSTWRDATA1)
			(conn MCB P1RTSTWRDATA2 <== P1RTSTWRDATA2 P1RTSTWRDATA2)
			(conn MCB P1RTSTWRDATA3 <== P1RTSTWRDATA3 P1RTSTWRDATA3)
			(conn MCB P1RTSTWRDATA4 <== P1RTSTWRDATA4 P1RTSTWRDATA4)
			(conn MCB P1RTSTWRDATA5 <== P1RTSTWRDATA5 P1RTSTWRDATA5)
			(conn MCB P1RTSTWRDATA6 <== P1RTSTWRDATA6 P1RTSTWRDATA6)
			(conn MCB P1RTSTWRDATA7 <== P1RTSTWRDATA7 P1RTSTWRDATA7)
			(conn MCB P1RTSTWRDATA8 <== P1RTSTWRDATA8 P1RTSTWRDATA8)
			(conn MCB P1RTSTWRDATA9 <== P1RTSTWRDATA9 P1RTSTWRDATA9)
			(conn MCB P1RTSTWRDATA10 <== P1RTSTWRDATA10 P1RTSTWRDATA10)
			(conn MCB P1RTSTWRDATA11 <== P1RTSTWRDATA11 P1RTSTWRDATA11)
			(conn MCB P1RTSTWRDATA12 <== P1RTSTWRDATA12 P1RTSTWRDATA12)
			(conn MCB P1RTSTWRDATA13 <== P1RTSTWRDATA13 P1RTSTWRDATA13)
			(conn MCB P1RTSTWRDATA14 <== P1RTSTWRDATA14 P1RTSTWRDATA14)
			(conn MCB P1RTSTWRDATA15 <== P1RTSTWRDATA15 P1RTSTWRDATA15)
			(conn MCB P1RTSTWRDATA16 <== P1RTSTWRDATA16 P1RTSTWRDATA16)
			(conn MCB P1RTSTWRDATA17 <== P1RTSTWRDATA17 P1RTSTWRDATA17)
			(conn MCB P1RTSTWRDATA18 <== P1RTSTWRDATA18 P1RTSTWRDATA18)
			(conn MCB P1RTSTWRDATA19 <== P1RTSTWRDATA19 P1RTSTWRDATA19)
			(conn MCB P1RTSTWRDATA20 <== P1RTSTWRDATA20 P1RTSTWRDATA20)
			(conn MCB P1RTSTWRDATA21 <== P1RTSTWRDATA21 P1RTSTWRDATA21)
			(conn MCB P1RTSTWRDATA22 <== P1RTSTWRDATA22 P1RTSTWRDATA22)
			(conn MCB P1RTSTWRDATA23 <== P1RTSTWRDATA23 P1RTSTWRDATA23)
			(conn MCB P1RTSTWRDATA24 <== P1RTSTWRDATA24 P1RTSTWRDATA24)
			(conn MCB P1RTSTWRDATA25 <== P1RTSTWRDATA25 P1RTSTWRDATA25)
			(conn MCB P1RTSTWRDATA26 <== P1RTSTWRDATA26 P1RTSTWRDATA26)
			(conn MCB P1RTSTWRDATA27 <== P1RTSTWRDATA27 P1RTSTWRDATA27)
			(conn MCB P1RTSTWRDATA28 <== P1RTSTWRDATA28 P1RTSTWRDATA28)
			(conn MCB P1RTSTWRDATA29 <== P1RTSTWRDATA29 P1RTSTWRDATA29)
			(conn MCB P1RTSTWRDATA30 <== P1RTSTWRDATA30 P1RTSTWRDATA30)
			(conn MCB P1RTSTWRDATA31 <== P1RTSTWRDATA31 P1RTSTWRDATA31)
			(conn MCB P1RTSTWRMASK0 <== P1RTSTWRMASK0 P1RTSTWRMASK0)
			(conn MCB P1RTSTWRMASK1 <== P1RTSTWRMASK1 P1RTSTWRMASK1)
			(conn MCB P1RTSTWRMASK2 <== P1RTSTWRMASK2 P1RTSTWRMASK2)
			(conn MCB P1RTSTWRMASK3 <== P1RTSTWRMASK3 P1RTSTWRMASK3)
			(conn MCB P1RWRMASK0 <== P1RWRMASK0 P1RWRMASK0)
			(conn MCB P1RWRMASK1 <== P1RWRMASK1 P1RWRMASK1)
			(conn MCB P1RWRMASK2 <== P1RWRMASK2 P1RWRMASK2)
			(conn MCB P1RWRMASK3 <== P1RWRMASK3 P1RWRMASK3)
			(conn MCB P1WRCLK <== P1WRCLKINV OUT)
			(conn MCB P1WRDATA0 <== P1WRDATA0 P1WRDATA0)
			(conn MCB P1WRDATA1 <== P1WRDATA1 P1WRDATA1)
			(conn MCB P1WRDATA2 <== P1WRDATA2 P1WRDATA2)
			(conn MCB P1WRDATA3 <== P1WRDATA3 P1WRDATA3)
			(conn MCB P1WRDATA4 <== P1WRDATA4 P1WRDATA4)
			(conn MCB P1WRDATA5 <== P1WRDATA5 P1WRDATA5)
			(conn MCB P1WRDATA6 <== P1WRDATA6 P1WRDATA6)
			(conn MCB P1WRDATA7 <== P1WRDATA7 P1WRDATA7)
			(conn MCB P1WRDATA8 <== P1WRDATA8 P1WRDATA8)
			(conn MCB P1WRDATA9 <== P1WRDATA9 P1WRDATA9)
			(conn MCB P1WRDATA10 <== P1WRDATA10 P1WRDATA10)
			(conn MCB P1WRDATA11 <== P1WRDATA11 P1WRDATA11)
			(conn MCB P1WRDATA12 <== P1WRDATA12 P1WRDATA12)
			(conn MCB P1WRDATA13 <== P1WRDATA13 P1WRDATA13)
			(conn MCB P1WRDATA14 <== P1WRDATA14 P1WRDATA14)
			(conn MCB P1WRDATA15 <== P1WRDATA15 P1WRDATA15)
			(conn MCB P1WRDATA16 <== P1WRDATA16 P1WRDATA16)
			(conn MCB P1WRDATA17 <== P1WRDATA17 P1WRDATA17)
			(conn MCB P1WRDATA18 <== P1WRDATA18 P1WRDATA18)
			(conn MCB P1WRDATA19 <== P1WRDATA19 P1WRDATA19)
			(conn MCB P1WRDATA20 <== P1WRDATA20 P1WRDATA20)
			(conn MCB P1WRDATA21 <== P1WRDATA21 P1WRDATA21)
			(conn MCB P1WRDATA22 <== P1WRDATA22 P1WRDATA22)
			(conn MCB P1WRDATA23 <== P1WRDATA23 P1WRDATA23)
			(conn MCB P1WRDATA24 <== P1WRDATA24 P1WRDATA24)
			(conn MCB P1WRDATA25 <== P1WRDATA25 P1WRDATA25)
			(conn MCB P1WRDATA26 <== P1WRDATA26 P1WRDATA26)
			(conn MCB P1WRDATA27 <== P1WRDATA27 P1WRDATA27)
			(conn MCB P1WRDATA28 <== P1WRDATA28 P1WRDATA28)
			(conn MCB P1WRDATA29 <== P1WRDATA29 P1WRDATA29)
			(conn MCB P1WRDATA30 <== P1WRDATA30 P1WRDATA30)
			(conn MCB P1WRDATA31 <== P1WRDATA31 P1WRDATA31)
			(conn MCB P1WREN <== P1WRENINV OUT)
			(conn MCB P1WTSTENB <== P1WTSTENB P1WTSTENB)
			(conn MCB P1WTSTMODEB0 <== P1WTSTMODEB0 P1WTSTMODEB0)
			(conn MCB P1WTSTMODEB1 <== P1WTSTMODEB1 P1WTSTMODEB1)
			(conn MCB P1WTSTMODEB2 <== P1WTSTMODEB2 P1WTSTMODEB2)
			(conn MCB P1WTSTMODEB3 <== P1WTSTMODEB3 P1WTSTMODEB3)
			(conn MCB P1WTSTPINENB <== P1WTSTPINENB P1WTSTPINENB)
			(conn MCB P2ARBEN <== P2ARBEN P2ARBEN)
			(conn MCB P2CLK <== P2CLKINV OUT)
			(conn MCB P2CMDBA0 <== P2CMDBA0 P2CMDBA0)
			(conn MCB P2CMDBA1 <== P2CMDBA1 P2CMDBA1)
			(conn MCB P2CMDBA2 <== P2CMDBA2 P2CMDBA2)
			(conn MCB P2CMDBL0 <== P2CMDBL0 P2CMDBL0)
			(conn MCB P2CMDBL1 <== P2CMDBL1 P2CMDBL1)
			(conn MCB P2CMDBL2 <== P2CMDBL2 P2CMDBL2)
			(conn MCB P2CMDBL3 <== P2CMDBL3 P2CMDBL3)
			(conn MCB P2CMDBL4 <== P2CMDBL4 P2CMDBL4)
			(conn MCB P2CMDBL5 <== P2CMDBL5 P2CMDBL5)
			(conn MCB P2CMDCA0 <== P2CMDCA0 P2CMDCA0)
			(conn MCB P2CMDCA1 <== P2CMDCA1 P2CMDCA1)
			(conn MCB P2CMDCA2 <== P2CMDCA2 P2CMDCA2)
			(conn MCB P2CMDCA3 <== P2CMDCA3 P2CMDCA3)
			(conn MCB P2CMDCA4 <== P2CMDCA4 P2CMDCA4)
			(conn MCB P2CMDCA5 <== P2CMDCA5 P2CMDCA5)
			(conn MCB P2CMDCA6 <== P2CMDCA6 P2CMDCA6)
			(conn MCB P2CMDCA7 <== P2CMDCA7 P2CMDCA7)
			(conn MCB P2CMDCA8 <== P2CMDCA8 P2CMDCA8)
			(conn MCB P2CMDCA9 <== P2CMDCA9 P2CMDCA9)
			(conn MCB P2CMDCA10 <== P2CMDCA10 P2CMDCA10)
			(conn MCB P2CMDCA11 <== P2CMDCA11 P2CMDCA11)
			(conn MCB P2CMDCLK <== P2CMDCLKINV OUT)
			(conn MCB P2CMDEN <== P2CMDENINV OUT)
			(conn MCB P2CMDINSTR0 <== P2CMDINSTR0 P2CMDINSTR0)
			(conn MCB P2CMDINSTR1 <== P2CMDINSTR1 P2CMDINSTR1)
			(conn MCB P2CMDINSTR2 <== P2CMDINSTR2 P2CMDINSTR2)
			(conn MCB P2CMDRA0 <== P2CMDRA0 P2CMDRA0)
			(conn MCB P2CMDRA1 <== P2CMDRA1 P2CMDRA1)
			(conn MCB P2CMDRA2 <== P2CMDRA2 P2CMDRA2)
			(conn MCB P2CMDRA3 <== P2CMDRA3 P2CMDRA3)
			(conn MCB P2CMDRA4 <== P2CMDRA4 P2CMDRA4)
			(conn MCB P2CMDRA5 <== P2CMDRA5 P2CMDRA5)
			(conn MCB P2CMDRA6 <== P2CMDRA6 P2CMDRA6)
			(conn MCB P2CMDRA7 <== P2CMDRA7 P2CMDRA7)
			(conn MCB P2CMDRA8 <== P2CMDRA8 P2CMDRA8)
			(conn MCB P2CMDRA9 <== P2CMDRA9 P2CMDRA9)
			(conn MCB P2CMDRA10 <== P2CMDRA10 P2CMDRA10)
			(conn MCB P2CMDRA11 <== P2CMDRA11 P2CMDRA11)
			(conn MCB P2CMDRA12 <== P2CMDRA12 P2CMDRA12)
			(conn MCB P2CMDRA13 <== P2CMDRA13 P2CMDRA13)
			(conn MCB P2CMDRA14 <== P2CMDRA14 P2CMDRA14)
			(conn MCB P2EN <== P2ENINV OUT)
			(conn MCB P2TSTENB <== P2TSTENB P2TSTENB)
			(conn MCB P2TSTMODEB0 <== P2TSTMODEB0 P2TSTMODEB0)
			(conn MCB P2TSTMODEB1 <== P2TSTMODEB1 P2TSTMODEB1)
			(conn MCB P2TSTMODEB2 <== P2TSTMODEB2 P2TSTMODEB2)
			(conn MCB P2TSTMODEB3 <== P2TSTMODEB3 P2TSTMODEB3)
			(conn MCB P2TSTPINENB <== P2TSTPINENB P2TSTPINENB)
			(conn MCB P2WRDATA0 <== P2WRDATA0 P2WRDATA0)
			(conn MCB P2WRDATA1 <== P2WRDATA1 P2WRDATA1)
			(conn MCB P2WRDATA2 <== P2WRDATA2 P2WRDATA2)
			(conn MCB P2WRDATA3 <== P2WRDATA3 P2WRDATA3)
			(conn MCB P2WRDATA4 <== P2WRDATA4 P2WRDATA4)
			(conn MCB P2WRDATA5 <== P2WRDATA5 P2WRDATA5)
			(conn MCB P2WRDATA6 <== P2WRDATA6 P2WRDATA6)
			(conn MCB P2WRDATA7 <== P2WRDATA7 P2WRDATA7)
			(conn MCB P2WRDATA8 <== P2WRDATA8 P2WRDATA8)
			(conn MCB P2WRDATA9 <== P2WRDATA9 P2WRDATA9)
			(conn MCB P2WRDATA10 <== P2WRDATA10 P2WRDATA10)
			(conn MCB P2WRDATA11 <== P2WRDATA11 P2WRDATA11)
			(conn MCB P2WRDATA12 <== P2WRDATA12 P2WRDATA12)
			(conn MCB P2WRDATA13 <== P2WRDATA13 P2WRDATA13)
			(conn MCB P2WRDATA14 <== P2WRDATA14 P2WRDATA14)
			(conn MCB P2WRDATA15 <== P2WRDATA15 P2WRDATA15)
			(conn MCB P2WRDATA16 <== P2WRDATA16 P2WRDATA16)
			(conn MCB P2WRDATA17 <== P2WRDATA17 P2WRDATA17)
			(conn MCB P2WRDATA18 <== P2WRDATA18 P2WRDATA18)
			(conn MCB P2WRDATA19 <== P2WRDATA19 P2WRDATA19)
			(conn MCB P2WRDATA20 <== P2WRDATA20 P2WRDATA20)
			(conn MCB P2WRDATA21 <== P2WRDATA21 P2WRDATA21)
			(conn MCB P2WRDATA22 <== P2WRDATA22 P2WRDATA22)
			(conn MCB P2WRDATA23 <== P2WRDATA23 P2WRDATA23)
			(conn MCB P2WRDATA24 <== P2WRDATA24 P2WRDATA24)
			(conn MCB P2WRDATA25 <== P2WRDATA25 P2WRDATA25)
			(conn MCB P2WRDATA26 <== P2WRDATA26 P2WRDATA26)
			(conn MCB P2WRDATA27 <== P2WRDATA27 P2WRDATA27)
			(conn MCB P2WRDATA28 <== P2WRDATA28 P2WRDATA28)
			(conn MCB P2WRDATA29 <== P2WRDATA29 P2WRDATA29)
			(conn MCB P2WRDATA30 <== P2WRDATA30 P2WRDATA30)
			(conn MCB P2WRDATA31 <== P2WRDATA31 P2WRDATA31)
			(conn MCB P2WRMASK0 <== P2WRMASK0 P2WRMASK0)
			(conn MCB P2WRMASK1 <== P2WRMASK1 P2WRMASK1)
			(conn MCB P2WRMASK2 <== P2WRMASK2 P2WRMASK2)
			(conn MCB P2WRMASK3 <== P2WRMASK3 P2WRMASK3)
			(conn MCB P3ARBEN <== P3ARBEN P3ARBEN)
			(conn MCB P3CLK <== P3CLKINV OUT)
			(conn MCB P3CMDBA0 <== P3CMDBA0 P3CMDBA0)
			(conn MCB P3CMDBA1 <== P3CMDBA1 P3CMDBA1)
			(conn MCB P3CMDBA2 <== P3CMDBA2 P3CMDBA2)
			(conn MCB P3CMDBL0 <== P3CMDBL0 P3CMDBL0)
			(conn MCB P3CMDBL1 <== P3CMDBL1 P3CMDBL1)
			(conn MCB P3CMDBL2 <== P3CMDBL2 P3CMDBL2)
			(conn MCB P3CMDBL3 <== P3CMDBL3 P3CMDBL3)
			(conn MCB P3CMDBL4 <== P3CMDBL4 P3CMDBL4)
			(conn MCB P3CMDBL5 <== P3CMDBL5 P3CMDBL5)
			(conn MCB P3CMDCA0 <== P3CMDCA0 P3CMDCA0)
			(conn MCB P3CMDCA1 <== P3CMDCA1 P3CMDCA1)
			(conn MCB P3CMDCA2 <== P3CMDCA2 P3CMDCA2)
			(conn MCB P3CMDCA3 <== P3CMDCA3 P3CMDCA3)
			(conn MCB P3CMDCA4 <== P3CMDCA4 P3CMDCA4)
			(conn MCB P3CMDCA5 <== P3CMDCA5 P3CMDCA5)
			(conn MCB P3CMDCA6 <== P3CMDCA6 P3CMDCA6)
			(conn MCB P3CMDCA7 <== P3CMDCA7 P3CMDCA7)
			(conn MCB P3CMDCA8 <== P3CMDCA8 P3CMDCA8)
			(conn MCB P3CMDCA9 <== P3CMDCA9 P3CMDCA9)
			(conn MCB P3CMDCA10 <== P3CMDCA10 P3CMDCA10)
			(conn MCB P3CMDCA11 <== P3CMDCA11 P3CMDCA11)
			(conn MCB P3CMDCLK <== P3CMDCLKINV OUT)
			(conn MCB P3CMDEN <== P3CMDENINV OUT)
			(conn MCB P3CMDINSTR0 <== P3CMDINSTR0 P3CMDINSTR0)
			(conn MCB P3CMDINSTR1 <== P3CMDINSTR1 P3CMDINSTR1)
			(conn MCB P3CMDINSTR2 <== P3CMDINSTR2 P3CMDINSTR2)
			(conn MCB P3CMDRA0 <== P3CMDRA0 P3CMDRA0)
			(conn MCB P3CMDRA1 <== P3CMDRA1 P3CMDRA1)
			(conn MCB P3CMDRA2 <== P3CMDRA2 P3CMDRA2)
			(conn MCB P3CMDRA3 <== P3CMDRA3 P3CMDRA3)
			(conn MCB P3CMDRA4 <== P3CMDRA4 P3CMDRA4)
			(conn MCB P3CMDRA5 <== P3CMDRA5 P3CMDRA5)
			(conn MCB P3CMDRA6 <== P3CMDRA6 P3CMDRA6)
			(conn MCB P3CMDRA7 <== P3CMDRA7 P3CMDRA7)
			(conn MCB P3CMDRA8 <== P3CMDRA8 P3CMDRA8)
			(conn MCB P3CMDRA9 <== P3CMDRA9 P3CMDRA9)
			(conn MCB P3CMDRA10 <== P3CMDRA10 P3CMDRA10)
			(conn MCB P3CMDRA11 <== P3CMDRA11 P3CMDRA11)
			(conn MCB P3CMDRA12 <== P3CMDRA12 P3CMDRA12)
			(conn MCB P3CMDRA13 <== P3CMDRA13 P3CMDRA13)
			(conn MCB P3CMDRA14 <== P3CMDRA14 P3CMDRA14)
			(conn MCB P3EN <== P3ENINV OUT)
			(conn MCB P3TSTENB <== P3TSTENB P3TSTENB)
			(conn MCB P3TSTMODEB0 <== P3TSTMODEB0 P3TSTMODEB0)
			(conn MCB P3TSTMODEB1 <== P3TSTMODEB1 P3TSTMODEB1)
			(conn MCB P3TSTMODEB2 <== P3TSTMODEB2 P3TSTMODEB2)
			(conn MCB P3TSTMODEB3 <== P3TSTMODEB3 P3TSTMODEB3)
			(conn MCB P3TSTPINENB <== P3TSTPINENB P3TSTPINENB)
			(conn MCB P3WRDATA0 <== P3WRDATA0 P3WRDATA0)
			(conn MCB P3WRDATA1 <== P3WRDATA1 P3WRDATA1)
			(conn MCB P3WRDATA2 <== P3WRDATA2 P3WRDATA2)
			(conn MCB P3WRDATA3 <== P3WRDATA3 P3WRDATA3)
			(conn MCB P3WRDATA4 <== P3WRDATA4 P3WRDATA4)
			(conn MCB P3WRDATA5 <== P3WRDATA5 P3WRDATA5)
			(conn MCB P3WRDATA6 <== P3WRDATA6 P3WRDATA6)
			(conn MCB P3WRDATA7 <== P3WRDATA7 P3WRDATA7)
			(conn MCB P3WRDATA8 <== P3WRDATA8 P3WRDATA8)
			(conn MCB P3WRDATA9 <== P3WRDATA9 P3WRDATA9)
			(conn MCB P3WRDATA10 <== P3WRDATA10 P3WRDATA10)
			(conn MCB P3WRDATA11 <== P3WRDATA11 P3WRDATA11)
			(conn MCB P3WRDATA12 <== P3WRDATA12 P3WRDATA12)
			(conn MCB P3WRDATA13 <== P3WRDATA13 P3WRDATA13)
			(conn MCB P3WRDATA14 <== P3WRDATA14 P3WRDATA14)
			(conn MCB P3WRDATA15 <== P3WRDATA15 P3WRDATA15)
			(conn MCB P3WRDATA16 <== P3WRDATA16 P3WRDATA16)
			(conn MCB P3WRDATA17 <== P3WRDATA17 P3WRDATA17)
			(conn MCB P3WRDATA18 <== P3WRDATA18 P3WRDATA18)
			(conn MCB P3WRDATA19 <== P3WRDATA19 P3WRDATA19)
			(conn MCB P3WRDATA20 <== P3WRDATA20 P3WRDATA20)
			(conn MCB P3WRDATA21 <== P3WRDATA21 P3WRDATA21)
			(conn MCB P3WRDATA22 <== P3WRDATA22 P3WRDATA22)
			(conn MCB P3WRDATA23 <== P3WRDATA23 P3WRDATA23)
			(conn MCB P3WRDATA24 <== P3WRDATA24 P3WRDATA24)
			(conn MCB P3WRDATA25 <== P3WRDATA25 P3WRDATA25)
			(conn MCB P3WRDATA26 <== P3WRDATA26 P3WRDATA26)
			(conn MCB P3WRDATA27 <== P3WRDATA27 P3WRDATA27)
			(conn MCB P3WRDATA28 <== P3WRDATA28 P3WRDATA28)
			(conn MCB P3WRDATA29 <== P3WRDATA29 P3WRDATA29)
			(conn MCB P3WRDATA30 <== P3WRDATA30 P3WRDATA30)
			(conn MCB P3WRDATA31 <== P3WRDATA31 P3WRDATA31)
			(conn MCB P3WRMASK0 <== P3WRMASK0 P3WRMASK0)
			(conn MCB P3WRMASK1 <== P3WRMASK1 P3WRMASK1)
			(conn MCB P3WRMASK2 <== P3WRMASK2 P3WRMASK2)
			(conn MCB P3WRMASK3 <== P3WRMASK3 P3WRMASK3)
			(conn MCB P4ARBEN <== P4ARBEN P4ARBEN)
			(conn MCB P4CLK <== P4CLKINV OUT)
			(conn MCB P4CMDBA0 <== P4CMDBA0 P4CMDBA0)
			(conn MCB P4CMDBA1 <== P4CMDBA1 P4CMDBA1)
			(conn MCB P4CMDBA2 <== P4CMDBA2 P4CMDBA2)
			(conn MCB P4CMDBL0 <== P4CMDBL0 P4CMDBL0)
			(conn MCB P4CMDBL1 <== P4CMDBL1 P4CMDBL1)
			(conn MCB P4CMDBL2 <== P4CMDBL2 P4CMDBL2)
			(conn MCB P4CMDBL3 <== P4CMDBL3 P4CMDBL3)
			(conn MCB P4CMDBL4 <== P4CMDBL4 P4CMDBL4)
			(conn MCB P4CMDBL5 <== P4CMDBL5 P4CMDBL5)
			(conn MCB P4CMDCA0 <== P4CMDCA0 P4CMDCA0)
			(conn MCB P4CMDCA1 <== P4CMDCA1 P4CMDCA1)
			(conn MCB P4CMDCA2 <== P4CMDCA2 P4CMDCA2)
			(conn MCB P4CMDCA3 <== P4CMDCA3 P4CMDCA3)
			(conn MCB P4CMDCA4 <== P4CMDCA4 P4CMDCA4)
			(conn MCB P4CMDCA5 <== P4CMDCA5 P4CMDCA5)
			(conn MCB P4CMDCA6 <== P4CMDCA6 P4CMDCA6)
			(conn MCB P4CMDCA7 <== P4CMDCA7 P4CMDCA7)
			(conn MCB P4CMDCA8 <== P4CMDCA8 P4CMDCA8)
			(conn MCB P4CMDCA9 <== P4CMDCA9 P4CMDCA9)
			(conn MCB P4CMDCA10 <== P4CMDCA10 P4CMDCA10)
			(conn MCB P4CMDCA11 <== P4CMDCA11 P4CMDCA11)
			(conn MCB P4CMDCLK <== P4CMDCLKINV OUT)
			(conn MCB P4CMDEN <== P4CMDENINV OUT)
			(conn MCB P4CMDINSTR0 <== P4CMDINSTR0 P4CMDINSTR0)
			(conn MCB P4CMDINSTR1 <== P4CMDINSTR1 P4CMDINSTR1)
			(conn MCB P4CMDINSTR2 <== P4CMDINSTR2 P4CMDINSTR2)
			(conn MCB P4CMDRA0 <== P4CMDRA0 P4CMDRA0)
			(conn MCB P4CMDRA1 <== P4CMDRA1 P4CMDRA1)
			(conn MCB P4CMDRA2 <== P4CMDRA2 P4CMDRA2)
			(conn MCB P4CMDRA3 <== P4CMDRA3 P4CMDRA3)
			(conn MCB P4CMDRA4 <== P4CMDRA4 P4CMDRA4)
			(conn MCB P4CMDRA5 <== P4CMDRA5 P4CMDRA5)
			(conn MCB P4CMDRA6 <== P4CMDRA6 P4CMDRA6)
			(conn MCB P4CMDRA7 <== P4CMDRA7 P4CMDRA7)
			(conn MCB P4CMDRA8 <== P4CMDRA8 P4CMDRA8)
			(conn MCB P4CMDRA9 <== P4CMDRA9 P4CMDRA9)
			(conn MCB P4CMDRA10 <== P4CMDRA10 P4CMDRA10)
			(conn MCB P4CMDRA11 <== P4CMDRA11 P4CMDRA11)
			(conn MCB P4CMDRA12 <== P4CMDRA12 P4CMDRA12)
			(conn MCB P4CMDRA13 <== P4CMDRA13 P4CMDRA13)
			(conn MCB P4CMDRA14 <== P4CMDRA14 P4CMDRA14)
			(conn MCB P4EN <== P4ENINV OUT)
			(conn MCB P4TSTENB <== P4TSTENB P4TSTENB)
			(conn MCB P4TSTMODEB0 <== P4TSTMODEB0 P4TSTMODEB0)
			(conn MCB P4TSTMODEB1 <== P4TSTMODEB1 P4TSTMODEB1)
			(conn MCB P4TSTMODEB2 <== P4TSTMODEB2 P4TSTMODEB2)
			(conn MCB P4TSTMODEB3 <== P4TSTMODEB3 P4TSTMODEB3)
			(conn MCB P4TSTPINENB <== P4TSTPINENB P4TSTPINENB)
			(conn MCB P4WRDATA0 <== P4WRDATA0 P4WRDATA0)
			(conn MCB P4WRDATA1 <== P4WRDATA1 P4WRDATA1)
			(conn MCB P4WRDATA2 <== P4WRDATA2 P4WRDATA2)
			(conn MCB P4WRDATA3 <== P4WRDATA3 P4WRDATA3)
			(conn MCB P4WRDATA4 <== P4WRDATA4 P4WRDATA4)
			(conn MCB P4WRDATA5 <== P4WRDATA5 P4WRDATA5)
			(conn MCB P4WRDATA6 <== P4WRDATA6 P4WRDATA6)
			(conn MCB P4WRDATA7 <== P4WRDATA7 P4WRDATA7)
			(conn MCB P4WRDATA8 <== P4WRDATA8 P4WRDATA8)
			(conn MCB P4WRDATA9 <== P4WRDATA9 P4WRDATA9)
			(conn MCB P4WRDATA10 <== P4WRDATA10 P4WRDATA10)
			(conn MCB P4WRDATA11 <== P4WRDATA11 P4WRDATA11)
			(conn MCB P4WRDATA12 <== P4WRDATA12 P4WRDATA12)
			(conn MCB P4WRDATA13 <== P4WRDATA13 P4WRDATA13)
			(conn MCB P4WRDATA14 <== P4WRDATA14 P4WRDATA14)
			(conn MCB P4WRDATA15 <== P4WRDATA15 P4WRDATA15)
			(conn MCB P4WRDATA16 <== P4WRDATA16 P4WRDATA16)
			(conn MCB P4WRDATA17 <== P4WRDATA17 P4WRDATA17)
			(conn MCB P4WRDATA18 <== P4WRDATA18 P4WRDATA18)
			(conn MCB P4WRDATA19 <== P4WRDATA19 P4WRDATA19)
			(conn MCB P4WRDATA20 <== P4WRDATA20 P4WRDATA20)
			(conn MCB P4WRDATA21 <== P4WRDATA21 P4WRDATA21)
			(conn MCB P4WRDATA22 <== P4WRDATA22 P4WRDATA22)
			(conn MCB P4WRDATA23 <== P4WRDATA23 P4WRDATA23)
			(conn MCB P4WRDATA24 <== P4WRDATA24 P4WRDATA24)
			(conn MCB P4WRDATA25 <== P4WRDATA25 P4WRDATA25)
			(conn MCB P4WRDATA26 <== P4WRDATA26 P4WRDATA26)
			(conn MCB P4WRDATA27 <== P4WRDATA27 P4WRDATA27)
			(conn MCB P4WRDATA28 <== P4WRDATA28 P4WRDATA28)
			(conn MCB P4WRDATA29 <== P4WRDATA29 P4WRDATA29)
			(conn MCB P4WRDATA30 <== P4WRDATA30 P4WRDATA30)
			(conn MCB P4WRDATA31 <== P4WRDATA31 P4WRDATA31)
			(conn MCB P4WRMASK0 <== P4WRMASK0 P4WRMASK0)
			(conn MCB P4WRMASK1 <== P4WRMASK1 P4WRMASK1)
			(conn MCB P4WRMASK2 <== P4WRMASK2 P4WRMASK2)
			(conn MCB P4WRMASK3 <== P4WRMASK3 P4WRMASK3)
			(conn MCB P5ARBEN <== P5ARBEN P5ARBEN)
			(conn MCB P5CLK <== P5CLKINV OUT)
			(conn MCB P5CMDBA0 <== P5CMDBA0 P5CMDBA0)
			(conn MCB P5CMDBA1 <== P5CMDBA1 P5CMDBA1)
			(conn MCB P5CMDBA2 <== P5CMDBA2 P5CMDBA2)
			(conn MCB P5CMDBL0 <== P5CMDBL0 P5CMDBL0)
			(conn MCB P5CMDBL1 <== P5CMDBL1 P5CMDBL1)
			(conn MCB P5CMDBL2 <== P5CMDBL2 P5CMDBL2)
			(conn MCB P5CMDBL3 <== P5CMDBL3 P5CMDBL3)
			(conn MCB P5CMDBL4 <== P5CMDBL4 P5CMDBL4)
			(conn MCB P5CMDBL5 <== P5CMDBL5 P5CMDBL5)
			(conn MCB P5CMDCA0 <== P5CMDCA0 P5CMDCA0)
			(conn MCB P5CMDCA1 <== P5CMDCA1 P5CMDCA1)
			(conn MCB P5CMDCA2 <== P5CMDCA2 P5CMDCA2)
			(conn MCB P5CMDCA3 <== P5CMDCA3 P5CMDCA3)
			(conn MCB P5CMDCA4 <== P5CMDCA4 P5CMDCA4)
			(conn MCB P5CMDCA5 <== P5CMDCA5 P5CMDCA5)
			(conn MCB P5CMDCA6 <== P5CMDCA6 P5CMDCA6)
			(conn MCB P5CMDCA7 <== P5CMDCA7 P5CMDCA7)
			(conn MCB P5CMDCA8 <== P5CMDCA8 P5CMDCA8)
			(conn MCB P5CMDCA9 <== P5CMDCA9 P5CMDCA9)
			(conn MCB P5CMDCA10 <== P5CMDCA10 P5CMDCA10)
			(conn MCB P5CMDCA11 <== P5CMDCA11 P5CMDCA11)
			(conn MCB P5CMDCLK <== P5CMDCLKINV OUT)
			(conn MCB P5CMDEN <== P5CMDENINV OUT)
			(conn MCB P5CMDINSTR0 <== P5CMDINSTR0 P5CMDINSTR0)
			(conn MCB P5CMDINSTR1 <== P5CMDINSTR1 P5CMDINSTR1)
			(conn MCB P5CMDINSTR2 <== P5CMDINSTR2 P5CMDINSTR2)
			(conn MCB P5CMDRA0 <== P5CMDRA0 P5CMDRA0)
			(conn MCB P5CMDRA1 <== P5CMDRA1 P5CMDRA1)
			(conn MCB P5CMDRA2 <== P5CMDRA2 P5CMDRA2)
			(conn MCB P5CMDRA3 <== P5CMDRA3 P5CMDRA3)
			(conn MCB P5CMDRA4 <== P5CMDRA4 P5CMDRA4)
			(conn MCB P5CMDRA5 <== P5CMDRA5 P5CMDRA5)
			(conn MCB P5CMDRA6 <== P5CMDRA6 P5CMDRA6)
			(conn MCB P5CMDRA7 <== P5CMDRA7 P5CMDRA7)
			(conn MCB P5CMDRA8 <== P5CMDRA8 P5CMDRA8)
			(conn MCB P5CMDRA9 <== P5CMDRA9 P5CMDRA9)
			(conn MCB P5CMDRA10 <== P5CMDRA10 P5CMDRA10)
			(conn MCB P5CMDRA11 <== P5CMDRA11 P5CMDRA11)
			(conn MCB P5CMDRA12 <== P5CMDRA12 P5CMDRA12)
			(conn MCB P5CMDRA13 <== P5CMDRA13 P5CMDRA13)
			(conn MCB P5CMDRA14 <== P5CMDRA14 P5CMDRA14)
			(conn MCB P5EN <== P5ENINV OUT)
			(conn MCB P5TSTENB <== P5TSTENB P5TSTENB)
			(conn MCB P5TSTMODEB0 <== P5TSTMODEB0 P5TSTMODEB0)
			(conn MCB P5TSTMODEB1 <== P5TSTMODEB1 P5TSTMODEB1)
			(conn MCB P5TSTMODEB2 <== P5TSTMODEB2 P5TSTMODEB2)
			(conn MCB P5TSTMODEB3 <== P5TSTMODEB3 P5TSTMODEB3)
			(conn MCB P5TSTPINENB <== P5TSTPINENB P5TSTPINENB)
			(conn MCB P5WRDATA0 <== P5WRDATA0 P5WRDATA0)
			(conn MCB P5WRDATA1 <== P5WRDATA1 P5WRDATA1)
			(conn MCB P5WRDATA2 <== P5WRDATA2 P5WRDATA2)
			(conn MCB P5WRDATA3 <== P5WRDATA3 P5WRDATA3)
			(conn MCB P5WRDATA4 <== P5WRDATA4 P5WRDATA4)
			(conn MCB P5WRDATA5 <== P5WRDATA5 P5WRDATA5)
			(conn MCB P5WRDATA6 <== P5WRDATA6 P5WRDATA6)
			(conn MCB P5WRDATA7 <== P5WRDATA7 P5WRDATA7)
			(conn MCB P5WRDATA8 <== P5WRDATA8 P5WRDATA8)
			(conn MCB P5WRDATA9 <== P5WRDATA9 P5WRDATA9)
			(conn MCB P5WRDATA10 <== P5WRDATA10 P5WRDATA10)
			(conn MCB P5WRDATA11 <== P5WRDATA11 P5WRDATA11)
			(conn MCB P5WRDATA12 <== P5WRDATA12 P5WRDATA12)
			(conn MCB P5WRDATA13 <== P5WRDATA13 P5WRDATA13)
			(conn MCB P5WRDATA14 <== P5WRDATA14 P5WRDATA14)
			(conn MCB P5WRDATA15 <== P5WRDATA15 P5WRDATA15)
			(conn MCB P5WRDATA16 <== P5WRDATA16 P5WRDATA16)
			(conn MCB P5WRDATA17 <== P5WRDATA17 P5WRDATA17)
			(conn MCB P5WRDATA18 <== P5WRDATA18 P5WRDATA18)
			(conn MCB P5WRDATA19 <== P5WRDATA19 P5WRDATA19)
			(conn MCB P5WRDATA20 <== P5WRDATA20 P5WRDATA20)
			(conn MCB P5WRDATA21 <== P5WRDATA21 P5WRDATA21)
			(conn MCB P5WRDATA22 <== P5WRDATA22 P5WRDATA22)
			(conn MCB P5WRDATA23 <== P5WRDATA23 P5WRDATA23)
			(conn MCB P5WRDATA24 <== P5WRDATA24 P5WRDATA24)
			(conn MCB P5WRDATA25 <== P5WRDATA25 P5WRDATA25)
			(conn MCB P5WRDATA26 <== P5WRDATA26 P5WRDATA26)
			(conn MCB P5WRDATA27 <== P5WRDATA27 P5WRDATA27)
			(conn MCB P5WRDATA28 <== P5WRDATA28 P5WRDATA28)
			(conn MCB P5WRDATA29 <== P5WRDATA29 P5WRDATA29)
			(conn MCB P5WRDATA30 <== P5WRDATA30 P5WRDATA30)
			(conn MCB P5WRDATA31 <== P5WRDATA31 P5WRDATA31)
			(conn MCB P5WRMASK0 <== P5WRMASK0 P5WRMASK0)
			(conn MCB P5WRMASK1 <== P5WRMASK1 P5WRMASK1)
			(conn MCB P5WRMASK2 <== P5WRMASK2 P5WRMASK2)
			(conn MCB P5WRMASK3 <== P5WRMASK3 P5WRMASK3)
			(conn MCB RECAL <== RECAL RECAL)
			(conn MCB SELFREFRESHENTER <== SELFREFRESHENTER SELFREFRESHENTER)
			(conn MCB SYSRST <== SYSRST SYSRST)
			(conn MCB TSTCMDTESTENB <== TSTCMDTESTENB TSTCMDTESTENB)
			(conn MCB TSTINB0 <== TSTINB0 TSTINB0)
			(conn MCB TSTINB1 <== TSTINB1 TSTINB1)
			(conn MCB TSTINB2 <== TSTINB2 TSTINB2)
			(conn MCB TSTINB3 <== TSTINB3 TSTINB3)
			(conn MCB TSTINB4 <== TSTINB4 TSTINB4)
			(conn MCB TSTINB5 <== TSTINB5 TSTINB5)
			(conn MCB TSTINB6 <== TSTINB6 TSTINB6)
			(conn MCB TSTINB7 <== TSTINB7 TSTINB7)
			(conn MCB TSTINB8 <== TSTINB8 TSTINB8)
			(conn MCB TSTINB9 <== TSTINB9 TSTINB9)
			(conn MCB TSTINB10 <== TSTINB10 TSTINB10)
			(conn MCB TSTINB11 <== TSTINB11 TSTINB11)
			(conn MCB TSTINB12 <== TSTINB12 TSTINB12)
			(conn MCB TSTINB13 <== TSTINB13 TSTINB13)
			(conn MCB TSTINB14 <== TSTINB14 TSTINB14)
			(conn MCB TSTINB15 <== TSTINB15 TSTINB15)
			(conn MCB TSTSCANCLK <== TSTSCANCLK TSTSCANCLK)
			(conn MCB TSTSCANENB <== TSTSCANENB TSTSCANENB)
			(conn MCB TSTSCANIN <== TSTSCANIN TSTSCANIN)
			(conn MCB TSTSCANMODE <== TSTSCANMODE TSTSCANMODE)
			(conn MCB TSTSCANRST <== TSTSCANRST TSTSCANRST)
			(conn MCB TSTSCANSET <== TSTSCANSET TSTSCANSET)
			(conn MCB TSTSEL0 <== TSTSEL0 TSTSEL0)
			(conn MCB TSTSEL1 <== TSTSEL1 TSTSEL1)
			(conn MCB TSTSEL2 <== TSTSEL2 TSTSEL2)
			(conn MCB TSTSEL3 <== TSTSEL3 TSTSEL3)
			(conn MCB TSTSEL4 <== TSTSEL4 TSTSEL4)
			(conn MCB TSTSEL5 <== TSTSEL5 TSTSEL5)
			(conn MCB TSTSEL6 <== TSTSEL6 TSTSEL6)
			(conn MCB TSTSEL7 <== TSTSEL7 TSTSEL7)
			(conn MCB UDQSIOIN <== UDQSIOIN UDQSIOIN)
			(conn MCB UDQSIOIP <== UDQSIOIP UDQSIOIP)
			(conn MCB UIADD <== UIADD UIADD)
			(conn MCB UIADDR0 <== UIADDR0 UIADDR0)
			(conn MCB UIADDR1 <== UIADDR1 UIADDR1)
			(conn MCB UIADDR2 <== UIADDR2 UIADDR2)
			(conn MCB UIADDR3 <== UIADDR3 UIADDR3)
			(conn MCB UIADDR4 <== UIADDR4 UIADDR4)
			(conn MCB UIBROADCAST <== UIBROADCAST UIBROADCAST)
			(conn MCB UICLK <== UICLK UICLK)
			(conn MCB UICMD <== UICMD UICMD)
			(conn MCB UICMDEN <== UICMDEN UICMDEN)
			(conn MCB UICMDIN <== UICMDIN UICMDIN)
			(conn MCB UICS <== UICS UICS)
			(conn MCB UIDONECAL <== UIDONECAL UIDONECAL)
			(conn MCB UIDQCOUNT0 <== UIDQCOUNT0 UIDQCOUNT0)
			(conn MCB UIDQCOUNT1 <== UIDQCOUNT1 UIDQCOUNT1)
			(conn MCB UIDQCOUNT2 <== UIDQCOUNT2 UIDQCOUNT2)
			(conn MCB UIDQCOUNT3 <== UIDQCOUNT3 UIDQCOUNT3)
			(conn MCB UIDQLOWERDEC <== UIDQLOWERDEC UIDQLOWERDEC)
			(conn MCB UIDQLOWERINC <== UIDQLOWERINC UIDQLOWERINC)
			(conn MCB UIDQUPPERDEC <== UIDQUPPERDEC UIDQUPPERDEC)
			(conn MCB UIDQUPPERINC <== UIDQUPPERINC UIDQUPPERINC)
			(conn MCB UIDRPUPDATE <== UIDRPUPDATE UIDRPUPDATE)
			(conn MCB UILDQSDEC <== UILDQSDEC UILDQSDEC)
			(conn MCB UILDQSINC <== UILDQSINC UILDQSINC)
			(conn MCB UIREAD <== UIREAD UIREAD)
			(conn MCB UISDI <== UISDI UISDI)
			(conn MCB UIUDQSDEC <== UIUDQSDEC UIUDQSDEC)
			(conn MCB UIUDQSINC <== UIUDQSINC UIUDQSINC)
		)
	)
	(primitive_def OCT_CALIBRATE 2 5
		(pin S0 S0 input)
		(pin S1 S1 input)
		(element ACCESS_MODE 0
			(cfg STATIC USER)
		)
		(element VREF_VALUE 0
			(cfg #OFF 0.5 0.25 0.75)
		)
		(element S0 1
			(pin S0 output)
			(conn S0 S0 ==> OCT_CALIBRATE S0)
		)
		(element S1 1
			(pin S1 output)
			(conn S1 S1 ==> OCT_CALIBRATE S1)
		)
		(element OCT_CALIBRATE 2 # BEL
			(pin S0 input)
			(pin S1 input)
			(conn OCT_CALIBRATE S0 <== S0 S0)
			(conn OCT_CALIBRATE S1 <== S1 S1)
		)
	)
	(primitive_def OLOGIC2 27 56
		(pin CLK0 CLK0 input)
		(pin REV REV input)
		(pin SR SR input)
		(pin OCE OCE input)
		(pin TCE TCE input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin SHIFTIN3 SHIFTIN3 input)
		(pin SHIFTIN4 SHIFTIN4 input)
		(pin SHIFTOUT3 SHIFTOUT3 output)
		(pin SHIFTOUT4 SHIFTOUT4 output)
		(pin OQ OQ output)
		(pin TQ TQ output)
		(pin T4 T4 input)
		(pin T3 T3 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin CLKDIV CLKDIV input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin CLK1 CLK1 input)
		(pin IOCE IOCE input)
		(pin TRAIN TRAIN input)
		(element OUTFF 8 # BEL
			(pin CK0 input)
			(pin CK1 input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn OUTFF Q ==> OMUX OUTFF)
			(conn OUTFF CK0 <== CLK0INV OUT)
			(conn OUTFF CK1 <== CLK1INV OUT)
			(conn OUTFF CE <== OCEUSED OUT)
			(conn OUTFF D1 <== D1USED OUT)
			(conn OUTFF D2 <== D2USED OUT)
			(conn OUTFF SR <== OSRUSED OUT)
			(conn OUTFF REV <== OREVUSED OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D1USED 0)
		)
		(element D1USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn D1USED OUT ==> OUTFF D1)
			(conn D1USED OUT ==> O1USED 0)
			(conn D1USED 0 <== D1 D1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D2USED 0)
		)
		(element D2USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn D2USED OUT ==> OUTFF D2)
			(conn D2USED 0 <== D2 D2)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OCEUSED 0)
		)
		(element OCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OCEUSED OUT ==> OUTFF CE)
			(conn OCEUSED 0 <== OCE OCE)
		)
		(element CLK0 1
			(pin CLK0 output)
			(conn CLK0 CLK0 ==> CLK0INV CLK0)
			(conn CLK0 CLK0 ==> CLK0INV CLK0_B)
		)
		(element CLK0INV 3
			(pin OUT output)
			(pin CLK0 input)
			(pin CLK0_B input)
			(cfg CLK0 CLK0_B)
			(conn CLK0INV OUT ==> OUTFF CK0)
			(conn CLK0INV OUT ==> TFF CK0)
			(conn CLK0INV OUT ==> MISR CLK0)
			(conn CLK0INV CLK0 <== CLK0 CLK0)
			(conn CLK0INV CLK0_B <== CLK0 CLK0)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OMUX OUT)
		)
		(element OMUX 3
			(pin OUT output)
			(pin D1 input)
			(pin OUTFF input)
			(cfg D1 OUTFF)
			(conn OMUX OUT ==> OQ OQ)
			(conn OMUX OUT ==> MISR MISR_PIN)
			(conn OMUX D1 <== O1USED OUT)
			(conn OMUX OUTFF <== OUTFF Q)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> OSRUSED 0)
			(conn SR SR ==> TSRUSED 0)
		)
		(element OSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OSRUSED OUT ==> OUTFF SR)
			(conn OSRUSED 0 <== SR SR)
		)
		(element TSRUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TSRUSED OUT ==> TFF SR)
			(conn TSRUSED 0 <== SR SR)
		)
		(element REV 1
			(pin REV output)
			(conn REV REV ==> OREVUSED 0)
			(conn REV REV ==> TREVUSED 0)
		)
		(element OREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn OREVUSED OUT ==> OUTFF REV)
			(conn OREVUSED 0 <== REV REV)
		)
		(element TREVUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TREVUSED OUT ==> TFF REV)
			(conn TREVUSED 0 <== REV REV)
		)
		(element TFF 8 # BEL
			(pin CK0 input)
			(pin CK1 input)
			(pin CE input)
			(pin D1 input)
			(pin D2 input)
			(pin Q output)
			(pin SR input)
			(pin REV input)
			(conn TFF Q ==> TMUX TFF)
			(conn TFF CK0 <== CLK0INV OUT)
			(conn TFF CK1 <== CLK1INV OUT)
			(conn TFF CE <== TCEUSED OUT)
			(conn TFF D1 <== T1USED OUT)
			(conn TFF D2 <== T2USED OUT)
			(conn TFF SR <== TSRUSED OUT)
			(conn TFF REV <== TREVUSED OUT)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> T1USED 0)
		)
		(element T1USED 2 # BEL
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn T1USED OUT ==> TFF D1)
			(conn T1USED OUT ==> OT1USED 0)
			(conn T1USED 0 <== T1 T1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> T2USED 0)
		)
		(element T2USED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn T2USED OUT ==> TFF D2)
			(conn T2USED 0 <== T2 T2)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> TCEUSED 0)
		)
		(element TCEUSED 2
			(pin OUT output)
			(pin 0 input)
			(cfg 0)
			(conn TCEUSED OUT ==> TFF CE)
			(conn TCEUSED 0 <== TCE TCE)
		)
		(element CLK1 1
			(pin CLK1 output)
			(conn CLK1 CLK1 ==> CLK1INV CLK1)
			(conn CLK1 CLK1 ==> CLK1INV CLK1_B)
		)
		(element CLK1INV 3
			(pin OUT output)
			(pin CLK1 input)
			(pin CLK1_B input)
			(cfg CLK1 CLK1_B)
			(conn CLK1INV OUT ==> OUTFF CK1)
			(conn CLK1INV OUT ==> TFF CK1)
			(conn CLK1INV OUT ==> MISR CLK1)
			(conn CLK1INV CLK1 <== CLK1 CLK1)
			(conn CLK1INV CLK1_B <== CLK1 CLK1)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== TMUX OUT)
		)
		(element TMUX 3
			(pin OUT output)
			(pin T1 input)
			(pin TFF input)
			(cfg T1 TFF)
			(conn TMUX OUT ==> TQ TQ)
			(conn TMUX T1 <== OT1USED OUT)
			(conn TMUX TFF <== TFF Q)
		)
		(element TFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element OUTFFTYPE 0
			(cfg DDR #LATCH #FF)
		)
		(element TDDR_ALIGNMENT 0
			(cfg NONE C0 C1)
		)
		(element DDR_ALIGNMENT 0
			(cfg NONE C0 C1)
		)
		(element SRTYPE_OQ 0
			(cfg ASYNC SYNC)
		)
		(element SRINIT_OQ 0
			(cfg 0 1)
		)
		(element SRTYPE_TQ 0
			(cfg ASYNC SYNC)
		)
		(element SRINIT_TQ 0
			(cfg 0 1)
		)
		(element MISRATTRBOX 0
			(cfg MISR_ENABLE_DATA)
		)
		(element MISR_ENABLE_CLK 0
			(cfg CLK1 CLK0)
		)
		(element MISR 3 # BEL
			(pin MISR_PIN input)
			(pin CLK0 input)
			(pin CLK1 input)
			(conn MISR MISR_PIN <== OMUX OUT)
			(conn MISR CLK0 <== CLK0INV OUT)
			(conn MISR CLK1 <== CLK1INV OUT)
		)
		(element IOCE 1
			(pin IOCE output)
		)
		(element TRAIN 1
			(pin TRAIN output)
		)
		(element SHIFTIN4 1
			(pin SHIFTIN4 output)
		)
		(element SHIFTIN3 1
			(pin SHIFTIN3 output)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
		)
		(element D3 1
			(pin D3 output)
		)
		(element D4 1
			(pin D4 output)
		)
		(element T3 1
			(pin T3 output)
		)
		(element T4 1
			(pin T4 output)
		)
		(element SHIFTOUT4 1
			(pin SHIFTOUT4 input)
		)
		(element SHIFTOUT3 1
			(pin SHIFTOUT3 input)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
		)
		(element O1USED 2 # BEL
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn O1USED OUT ==> OMUX D1)
			(conn O1USED 0 <== D1USED OUT)
		)
		(element OT1USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn OT1USED OUT ==> TMUX T1)
			(conn OT1USED 0 <== T1USED OUT)
		)
	)
	(primitive_def OPAD 1 3
		(pin I I input)
		(element PAD 1 # BEL
			(pin PAD input)
			(conn PAD PAD <== OPAD O)
		)
		(element OPAD 2 # BEL
			(pin I input)
			(pin O output)
			(conn OPAD O ==> PAD PAD)
			(conn OPAD I <== I I)
		)
		(element I 1
			(pin I output)
			(conn I I ==> OPAD I)
		)
	)
	(primitive_def OSERDES2 26 36
		(pin CLK0 CLK0 input)
		(pin RST RST input)
		(pin OCE OCE input)
		(pin TCE TCE input)
		(pin D2 D2 input)
		(pin D1 D1 input)
		(pin T2 T2 input)
		(pin T1 T1 input)
		(pin SHIFTIN3 SHIFTIN3 input)
		(pin SHIFTIN4 SHIFTIN4 input)
		(pin SHIFTOUT3 SHIFTOUT3 output)
		(pin SHIFTOUT4 SHIFTOUT4 output)
		(pin OQ OQ output)
		(pin TQ TQ output)
		(pin T4 T4 input)
		(pin T3 T3 input)
		(pin SHIFTIN2 SHIFTIN2 input)
		(pin SHIFTIN1 SHIFTIN1 input)
		(pin D4 D4 input)
		(pin D3 D3 input)
		(pin CLKDIV CLKDIV input)
		(pin SHIFTOUT2 SHIFTOUT2 output)
		(pin SHIFTOUT1 SHIFTOUT1 output)
		(pin CLK1 CLK1 input)
		(pin IOCE IOCE input)
		(pin TRAIN TRAIN input)
		(element DATA_RATE_OQ 0
			(cfg SDR DDR)
		)
		(element DATA_RATE_OT 0
			(cfg SDR DDR BUF)
		)
		(element DATA_WIDTH 0
			(cfg 8 7 6 5 4 3 2 1)
		)
		(element SERDES_MODE 0
			(cfg NONE SLAVE MASTER)
		)
		(element BYPASS_GCLK_FF 0
			(cfg TRUE FALSE)
		)
		(element OUTPUT_MODE 0
			(cfg DIFFERENTIAL SINGLE_ENDED)
		)
		(element TRAIN_PATTERN 0
			(cfg 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0)
		)
		(element OSERDES2 26 # BEL
			(pin TRAIN input)
			(pin CLK0 input)
			(pin CLK1 input)
			(pin CLKDIV input)
			(pin IOCE input)
			(pin D1 input)
			(pin D2 input)
			(pin D3 input)
			(pin D4 input)
			(pin OCE input)
			(pin T1 input)
			(pin T2 input)
			(pin T3 input)
			(pin T4 input)
			(pin TCE input)
			(pin RST input)
			(pin SHIFTIN1 input)
			(pin SHIFTIN2 input)
			(pin SHIFTIN3 input)
			(pin SHIFTIN4 input)
			(pin OQ output)
			(pin TQ output)
			(pin SHIFTOUT1 output)
			(pin SHIFTOUT2 output)
			(pin SHIFTOUT3 output)
			(pin SHIFTOUT4 output)
			(conn OSERDES2 OQ ==> OQ OQ)
			(conn OSERDES2 TQ ==> TQ TQ)
			(conn OSERDES2 SHIFTOUT1 ==> SHIFTOUT1 SHIFTOUT1)
			(conn OSERDES2 SHIFTOUT2 ==> SHIFTOUT2 SHIFTOUT2)
			(conn OSERDES2 SHIFTOUT3 ==> SHIFTOUT3 SHIFTOUT3)
			(conn OSERDES2 SHIFTOUT4 ==> SHIFTOUT4 SHIFTOUT4)
			(conn OSERDES2 TRAIN <== TRAIN TRAIN)
			(conn OSERDES2 CLK0 <== CLK0INV OUT)
			(conn OSERDES2 CLK1 <== CLK1INV OUT)
			(conn OSERDES2 CLKDIV <== CLKDIV CLKDIV)
			(conn OSERDES2 IOCE <== IOCE IOCE)
			(conn OSERDES2 D1 <== D1 D1)
			(conn OSERDES2 D2 <== D2 D2)
			(conn OSERDES2 D3 <== D3 D3)
			(conn OSERDES2 D4 <== D4 D4)
			(conn OSERDES2 OCE <== OCE OCE)
			(conn OSERDES2 T1 <== T1 T1)
			(conn OSERDES2 T2 <== T2 T2)
			(conn OSERDES2 T3 <== T3 T3)
			(conn OSERDES2 T4 <== T4 T4)
			(conn OSERDES2 TCE <== TCE TCE)
			(conn OSERDES2 RST <== RST RST)
			(conn OSERDES2 SHIFTIN1 <== SHIFTIN1 SHIFTIN1)
			(conn OSERDES2 SHIFTIN2 <== SHIFTIN2 SHIFTIN2)
			(conn OSERDES2 SHIFTIN3 <== SHIFTIN3 SHIFTIN3)
			(conn OSERDES2 SHIFTIN4 <== SHIFTIN4 SHIFTIN4)
		)
		(element TRAIN 1
			(pin TRAIN output)
			(conn TRAIN TRAIN ==> OSERDES2 TRAIN)
		)
		(element CLK0 1
			(pin CLK0 output)
			(conn CLK0 CLK0 ==> CLK0INV CLK0_B)
			(conn CLK0 CLK0 ==> CLK0INV CLK0)
		)
		(element CLK0INV 3
			(pin CLK0_B input)
			(pin CLK0 input)
			(pin OUT output)
			(cfg CLK0_B CLK0)
			(conn CLK0INV OUT ==> OSERDES2 CLK0)
			(conn CLK0INV CLK0_B <== CLK0 CLK0)
			(conn CLK0INV CLK0 <== CLK0 CLK0)
		)
		(element CLK1 1
			(pin CLK1 output)
			(conn CLK1 CLK1 ==> CLK1INV CLK1_B)
			(conn CLK1 CLK1 ==> CLK1INV CLK1)
		)
		(element CLK1INV 3
			(pin CLK1_B input)
			(pin CLK1 input)
			(pin OUT output)
			(cfg CLK1_B CLK1)
			(conn CLK1INV OUT ==> OSERDES2 CLK1)
			(conn CLK1INV CLK1_B <== CLK1 CLK1)
			(conn CLK1INV CLK1 <== CLK1 CLK1)
		)
		(element CLKDIV 1
			(pin CLKDIV output)
			(conn CLKDIV CLKDIV ==> OSERDES2 CLKDIV)
		)
		(element IOCE 1
			(pin IOCE output)
			(conn IOCE IOCE ==> OSERDES2 IOCE)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> OSERDES2 D1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> OSERDES2 D2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> OSERDES2 D3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> OSERDES2 D4)
		)
		(element OCE 1
			(pin OCE output)
			(conn OCE OCE ==> OSERDES2 OCE)
		)
		(element T1 1
			(pin T1 output)
			(conn T1 T1 ==> OSERDES2 T1)
		)
		(element T2 1
			(pin T2 output)
			(conn T2 T2 ==> OSERDES2 T2)
		)
		(element T3 1
			(pin T3 output)
			(conn T3 T3 ==> OSERDES2 T3)
		)
		(element T4 1
			(pin T4 output)
			(conn T4 T4 ==> OSERDES2 T4)
		)
		(element TCE 1
			(pin TCE output)
			(conn TCE TCE ==> OSERDES2 TCE)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> OSERDES2 RST)
		)
		(element SHIFTIN1 1
			(pin SHIFTIN1 output)
			(conn SHIFTIN1 SHIFTIN1 ==> OSERDES2 SHIFTIN1)
		)
		(element SHIFTIN2 1
			(pin SHIFTIN2 output)
			(conn SHIFTIN2 SHIFTIN2 ==> OSERDES2 SHIFTIN2)
		)
		(element SHIFTIN3 1
			(pin SHIFTIN3 output)
			(conn SHIFTIN3 SHIFTIN3 ==> OSERDES2 SHIFTIN3)
		)
		(element SHIFTIN4 1
			(pin SHIFTIN4 output)
			(conn SHIFTIN4 SHIFTIN4 ==> OSERDES2 SHIFTIN4)
		)
		(element OQ 1
			(pin OQ input)
			(conn OQ OQ <== OSERDES2 OQ)
		)
		(element TQ 1
			(pin TQ input)
			(conn TQ TQ <== OSERDES2 TQ)
		)
		(element SHIFTOUT1 1
			(pin SHIFTOUT1 input)
			(conn SHIFTOUT1 SHIFTOUT1 <== OSERDES2 SHIFTOUT1)
		)
		(element SHIFTOUT2 1
			(pin SHIFTOUT2 input)
			(conn SHIFTOUT2 SHIFTOUT2 <== OSERDES2 SHIFTOUT2)
		)
		(element SHIFTOUT3 1
			(pin SHIFTOUT3 input)
			(conn SHIFTOUT3 SHIFTOUT3 <== OSERDES2 SHIFTOUT3)
		)
		(element SHIFTOUT4 1
			(pin SHIFTOUT4 input)
			(conn SHIFTOUT4 SHIFTOUT4 <== OSERDES2 SHIFTOUT4)
		)
	)
	(primitive_def PCIE_A1 813 838
		(pin CFGBUSNUMBER7 CFGBUSNUMBER7 output)
		(pin CFGBUSNUMBER6 CFGBUSNUMBER6 output)
		(pin CFGBUSNUMBER5 CFGBUSNUMBER5 output)
		(pin CFGBUSNUMBER4 CFGBUSNUMBER4 output)
		(pin CFGBUSNUMBER3 CFGBUSNUMBER3 output)
		(pin CFGBUSNUMBER2 CFGBUSNUMBER2 output)
		(pin CFGBUSNUMBER1 CFGBUSNUMBER1 output)
		(pin CFGBUSNUMBER0 CFGBUSNUMBER0 output)
		(pin CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE output)
		(pin CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE output)
		(pin CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE output)
		(pin CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE output)
		(pin CFGCOMMANDSERREN CFGCOMMANDSERREN output)
		(pin CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN output)
		(pin CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN output)
		(pin CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO output)
		(pin CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN output)
		(pin CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN output)
		(pin CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2 output)
		(pin CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1 output)
		(pin CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0 output)
		(pin CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2 output)
		(pin CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1 output)
		(pin CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0 output)
		(pin CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN output)
		(pin CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN output)
		(pin CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN output)
		(pin CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN output)
		(pin CFGDEVICENUMBER4 CFGDEVICENUMBER4 output)
		(pin CFGDEVICENUMBER3 CFGDEVICENUMBER3 output)
		(pin CFGDEVICENUMBER2 CFGDEVICENUMBER2 output)
		(pin CFGDEVICENUMBER1 CFGDEVICENUMBER1 output)
		(pin CFGDEVICENUMBER0 CFGDEVICENUMBER0 output)
		(pin CFGDEVID15 CFGDEVID15 input)
		(pin CFGDEVID14 CFGDEVID14 input)
		(pin CFGDEVID13 CFGDEVID13 input)
		(pin CFGDEVID12 CFGDEVID12 input)
		(pin CFGDEVID11 CFGDEVID11 input)
		(pin CFGDEVID10 CFGDEVID10 input)
		(pin CFGDEVID9 CFGDEVID9 input)
		(pin CFGDEVID8 CFGDEVID8 input)
		(pin CFGDEVID7 CFGDEVID7 input)
		(pin CFGDEVID6 CFGDEVID6 input)
		(pin CFGDEVID5 CFGDEVID5 input)
		(pin CFGDEVID4 CFGDEVID4 input)
		(pin CFGDEVID3 CFGDEVID3 input)
		(pin CFGDEVID2 CFGDEVID2 input)
		(pin CFGDEVID1 CFGDEVID1 input)
		(pin CFGDEVID0 CFGDEVID0 input)
		(pin CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED output)
		(pin CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED output)
		(pin CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED output)
		(pin CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED output)
		(pin CFGDO31 CFGDO31 output)
		(pin CFGDO30 CFGDO30 output)
		(pin CFGDO29 CFGDO29 output)
		(pin CFGDO28 CFGDO28 output)
		(pin CFGDO27 CFGDO27 output)
		(pin CFGDO26 CFGDO26 output)
		(pin CFGDO25 CFGDO25 output)
		(pin CFGDO24 CFGDO24 output)
		(pin CFGDO23 CFGDO23 output)
		(pin CFGDO22 CFGDO22 output)
		(pin CFGDO21 CFGDO21 output)
		(pin CFGDO20 CFGDO20 output)
		(pin CFGDO19 CFGDO19 output)
		(pin CFGDO18 CFGDO18 output)
		(pin CFGDO17 CFGDO17 output)
		(pin CFGDO16 CFGDO16 output)
		(pin CFGDO15 CFGDO15 output)
		(pin CFGDO14 CFGDO14 output)
		(pin CFGDO13 CFGDO13 output)
		(pin CFGDO12 CFGDO12 output)
		(pin CFGDO11 CFGDO11 output)
		(pin CFGDO10 CFGDO10 output)
		(pin CFGDO9 CFGDO9 output)
		(pin CFGDO8 CFGDO8 output)
		(pin CFGDO7 CFGDO7 output)
		(pin CFGDO6 CFGDO6 output)
		(pin CFGDO5 CFGDO5 output)
		(pin CFGDO4 CFGDO4 output)
		(pin CFGDO3 CFGDO3 output)
		(pin CFGDO2 CFGDO2 output)
		(pin CFGDO1 CFGDO1 output)
		(pin CFGDO0 CFGDO0 output)
		(pin CFGDSN63 CFGDSN63 input)
		(pin CFGDSN62 CFGDSN62 input)
		(pin CFGDSN61 CFGDSN61 input)
		(pin CFGDSN60 CFGDSN60 input)
		(pin CFGDSN59 CFGDSN59 input)
		(pin CFGDSN58 CFGDSN58 input)
		(pin CFGDSN57 CFGDSN57 input)
		(pin CFGDSN56 CFGDSN56 input)
		(pin CFGDSN55 CFGDSN55 input)
		(pin CFGDSN54 CFGDSN54 input)
		(pin CFGDSN53 CFGDSN53 input)
		(pin CFGDSN52 CFGDSN52 input)
		(pin CFGDSN51 CFGDSN51 input)
		(pin CFGDSN50 CFGDSN50 input)
		(pin CFGDSN49 CFGDSN49 input)
		(pin CFGDSN48 CFGDSN48 input)
		(pin CFGDSN47 CFGDSN47 input)
		(pin CFGDSN46 CFGDSN46 input)
		(pin CFGDSN45 CFGDSN45 input)
		(pin CFGDSN44 CFGDSN44 input)
		(pin CFGDSN43 CFGDSN43 input)
		(pin CFGDSN42 CFGDSN42 input)
		(pin CFGDSN41 CFGDSN41 input)
		(pin CFGDSN40 CFGDSN40 input)
		(pin CFGDSN39 CFGDSN39 input)
		(pin CFGDSN38 CFGDSN38 input)
		(pin CFGDSN37 CFGDSN37 input)
		(pin CFGDSN36 CFGDSN36 input)
		(pin CFGDSN35 CFGDSN35 input)
		(pin CFGDSN34 CFGDSN34 input)
		(pin CFGDSN33 CFGDSN33 input)
		(pin CFGDSN32 CFGDSN32 input)
		(pin CFGDSN31 CFGDSN31 input)
		(pin CFGDSN30 CFGDSN30 input)
		(pin CFGDSN29 CFGDSN29 input)
		(pin CFGDSN28 CFGDSN28 input)
		(pin CFGDSN27 CFGDSN27 input)
		(pin CFGDSN26 CFGDSN26 input)
		(pin CFGDSN25 CFGDSN25 input)
		(pin CFGDSN24 CFGDSN24 input)
		(pin CFGDSN23 CFGDSN23 input)
		(pin CFGDSN22 CFGDSN22 input)
		(pin CFGDSN21 CFGDSN21 input)
		(pin CFGDSN20 CFGDSN20 input)
		(pin CFGDSN19 CFGDSN19 input)
		(pin CFGDSN18 CFGDSN18 input)
		(pin CFGDSN17 CFGDSN17 input)
		(pin CFGDSN16 CFGDSN16 input)
		(pin CFGDSN15 CFGDSN15 input)
		(pin CFGDSN14 CFGDSN14 input)
		(pin CFGDSN13 CFGDSN13 input)
		(pin CFGDSN12 CFGDSN12 input)
		(pin CFGDSN11 CFGDSN11 input)
		(pin CFGDSN10 CFGDSN10 input)
		(pin CFGDSN9 CFGDSN9 input)
		(pin CFGDSN8 CFGDSN8 input)
		(pin CFGDSN7 CFGDSN7 input)
		(pin CFGDSN6 CFGDSN6 input)
		(pin CFGDSN5 CFGDSN5 input)
		(pin CFGDSN4 CFGDSN4 input)
		(pin CFGDSN3 CFGDSN3 input)
		(pin CFGDSN2 CFGDSN2 input)
		(pin CFGDSN1 CFGDSN1 input)
		(pin CFGDSN0 CFGDSN0 input)
		(pin CFGDWADDR9 CFGDWADDR9 input)
		(pin CFGDWADDR8 CFGDWADDR8 input)
		(pin CFGDWADDR7 CFGDWADDR7 input)
		(pin CFGDWADDR6 CFGDWADDR6 input)
		(pin CFGDWADDR5 CFGDWADDR5 input)
		(pin CFGDWADDR4 CFGDWADDR4 input)
		(pin CFGDWADDR3 CFGDWADDR3 input)
		(pin CFGDWADDR2 CFGDWADDR2 input)
		(pin CFGDWADDR1 CFGDWADDR1 input)
		(pin CFGDWADDR0 CFGDWADDR0 input)
		(pin CFGERRCORN CFGERRCORN input)
		(pin CFGERRCPLABORTN CFGERRCPLABORTN input)
		(pin CFGERRCPLRDYN CFGERRCPLRDYN output)
		(pin CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN input)
		(pin CFGERRECRCN CFGERRECRCN input)
		(pin CFGERRLOCKEDN CFGERRLOCKEDN input)
		(pin CFGERRPOSTEDN CFGERRPOSTEDN input)
		(pin CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47 input)
		(pin CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46 input)
		(pin CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45 input)
		(pin CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44 input)
		(pin CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43 input)
		(pin CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42 input)
		(pin CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41 input)
		(pin CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40 input)
		(pin CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39 input)
		(pin CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38 input)
		(pin CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37 input)
		(pin CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36 input)
		(pin CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35 input)
		(pin CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34 input)
		(pin CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33 input)
		(pin CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32 input)
		(pin CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31 input)
		(pin CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30 input)
		(pin CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29 input)
		(pin CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28 input)
		(pin CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27 input)
		(pin CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26 input)
		(pin CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25 input)
		(pin CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24 input)
		(pin CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23 input)
		(pin CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22 input)
		(pin CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21 input)
		(pin CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20 input)
		(pin CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19 input)
		(pin CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18 input)
		(pin CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17 input)
		(pin CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16 input)
		(pin CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15 input)
		(pin CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14 input)
		(pin CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13 input)
		(pin CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12 input)
		(pin CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11 input)
		(pin CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10 input)
		(pin CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9 input)
		(pin CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8 input)
		(pin CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7 input)
		(pin CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6 input)
		(pin CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5 input)
		(pin CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4 input)
		(pin CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3 input)
		(pin CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2 input)
		(pin CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1 input)
		(pin CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0 input)
		(pin CFGERRURN CFGERRURN input)
		(pin CFGFUNCTIONNUMBER2 CFGFUNCTIONNUMBER2 output)
		(pin CFGFUNCTIONNUMBER1 CFGFUNCTIONNUMBER1 output)
		(pin CFGFUNCTIONNUMBER0 CFGFUNCTIONNUMBER0 output)
		(pin CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN input)
		(pin CFGINTERRUPTDI7 CFGINTERRUPTDI7 input)
		(pin CFGINTERRUPTDI6 CFGINTERRUPTDI6 input)
		(pin CFGINTERRUPTDI5 CFGINTERRUPTDI5 input)
		(pin CFGINTERRUPTDI4 CFGINTERRUPTDI4 input)
		(pin CFGINTERRUPTDI3 CFGINTERRUPTDI3 input)
		(pin CFGINTERRUPTDI2 CFGINTERRUPTDI2 input)
		(pin CFGINTERRUPTDI1 CFGINTERRUPTDI1 input)
		(pin CFGINTERRUPTDI0 CFGINTERRUPTDI0 input)
		(pin CFGINTERRUPTDO7 CFGINTERRUPTDO7 output)
		(pin CFGINTERRUPTDO6 CFGINTERRUPTDO6 output)
		(pin CFGINTERRUPTDO5 CFGINTERRUPTDO5 output)
		(pin CFGINTERRUPTDO4 CFGINTERRUPTDO4 output)
		(pin CFGINTERRUPTDO3 CFGINTERRUPTDO3 output)
		(pin CFGINTERRUPTDO2 CFGINTERRUPTDO2 output)
		(pin CFGINTERRUPTDO1 CFGINTERRUPTDO1 output)
		(pin CFGINTERRUPTDO0 CFGINTERRUPTDO0 output)
		(pin CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2 output)
		(pin CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1 output)
		(pin CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0 output)
		(pin CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE output)
		(pin CFGINTERRUPTN CFGINTERRUPTN input)
		(pin CFGINTERRUPTRDYN CFGINTERRUPTRDYN output)
		(pin CFGLINKCONTOLRCB CFGLINKCONTOLRCB output)
		(pin CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1 output)
		(pin CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0 output)
		(pin CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK output)
		(pin CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC output)
		(pin CFGLTSSMSTATE4 CFGLTSSMSTATE4 output)
		(pin CFGLTSSMSTATE3 CFGLTSSMSTATE3 output)
		(pin CFGLTSSMSTATE2 CFGLTSSMSTATE2 output)
		(pin CFGLTSSMSTATE1 CFGLTSSMSTATE1 output)
		(pin CFGLTSSMSTATE0 CFGLTSSMSTATE0 output)
		(pin CFGPCIELINKSTATEN2 CFGPCIELINKSTATEN2 output)
		(pin CFGPCIELINKSTATEN1 CFGPCIELINKSTATEN1 output)
		(pin CFGPCIELINKSTATEN0 CFGPCIELINKSTATEN0 output)
		(pin CFGPMWAKEN CFGPMWAKEN input)
		(pin CFGRDENN CFGRDENN input)
		(pin CFGRDWRDONEN CFGRDWRDONEN output)
		(pin CFGREVID7 CFGREVID7 input)
		(pin CFGREVID6 CFGREVID6 input)
		(pin CFGREVID5 CFGREVID5 input)
		(pin CFGREVID4 CFGREVID4 input)
		(pin CFGREVID3 CFGREVID3 input)
		(pin CFGREVID2 CFGREVID2 input)
		(pin CFGREVID1 CFGREVID1 input)
		(pin CFGREVID0 CFGREVID0 input)
		(pin CFGSUBSYSID15 CFGSUBSYSID15 input)
		(pin CFGSUBSYSID14 CFGSUBSYSID14 input)
		(pin CFGSUBSYSID13 CFGSUBSYSID13 input)
		(pin CFGSUBSYSID12 CFGSUBSYSID12 input)
		(pin CFGSUBSYSID11 CFGSUBSYSID11 input)
		(pin CFGSUBSYSID10 CFGSUBSYSID10 input)
		(pin CFGSUBSYSID9 CFGSUBSYSID9 input)
		(pin CFGSUBSYSID8 CFGSUBSYSID8 input)
		(pin CFGSUBSYSID7 CFGSUBSYSID7 input)
		(pin CFGSUBSYSID6 CFGSUBSYSID6 input)
		(pin CFGSUBSYSID5 CFGSUBSYSID5 input)
		(pin CFGSUBSYSID4 CFGSUBSYSID4 input)
		(pin CFGSUBSYSID3 CFGSUBSYSID3 input)
		(pin CFGSUBSYSID2 CFGSUBSYSID2 input)
		(pin CFGSUBSYSID1 CFGSUBSYSID1 input)
		(pin CFGSUBSYSID0 CFGSUBSYSID0 input)
		(pin CFGSUBSYSVENID15 CFGSUBSYSVENID15 input)
		(pin CFGSUBSYSVENID14 CFGSUBSYSVENID14 input)
		(pin CFGSUBSYSVENID13 CFGSUBSYSVENID13 input)
		(pin CFGSUBSYSVENID12 CFGSUBSYSVENID12 input)
		(pin CFGSUBSYSVENID11 CFGSUBSYSVENID11 input)
		(pin CFGSUBSYSVENID10 CFGSUBSYSVENID10 input)
		(pin CFGSUBSYSVENID9 CFGSUBSYSVENID9 input)
		(pin CFGSUBSYSVENID8 CFGSUBSYSVENID8 input)
		(pin CFGSUBSYSVENID7 CFGSUBSYSVENID7 input)
		(pin CFGSUBSYSVENID6 CFGSUBSYSVENID6 input)
		(pin CFGSUBSYSVENID5 CFGSUBSYSVENID5 input)
		(pin CFGSUBSYSVENID4 CFGSUBSYSVENID4 input)
		(pin CFGSUBSYSVENID3 CFGSUBSYSVENID3 input)
		(pin CFGSUBSYSVENID2 CFGSUBSYSVENID2 input)
		(pin CFGSUBSYSVENID1 CFGSUBSYSVENID1 input)
		(pin CFGSUBSYSVENID0 CFGSUBSYSVENID0 input)
		(pin CFGTOTURNOFFN CFGTOTURNOFFN output)
		(pin CFGTRNPENDINGN CFGTRNPENDINGN input)
		(pin CFGTURNOFFOKN CFGTURNOFFOKN input)
		(pin CFGVENID15 CFGVENID15 input)
		(pin CFGVENID14 CFGVENID14 input)
		(pin CFGVENID13 CFGVENID13 input)
		(pin CFGVENID12 CFGVENID12 input)
		(pin CFGVENID11 CFGVENID11 input)
		(pin CFGVENID10 CFGVENID10 input)
		(pin CFGVENID9 CFGVENID9 input)
		(pin CFGVENID8 CFGVENID8 input)
		(pin CFGVENID7 CFGVENID7 input)
		(pin CFGVENID6 CFGVENID6 input)
		(pin CFGVENID5 CFGVENID5 input)
		(pin CFGVENID4 CFGVENID4 input)
		(pin CFGVENID3 CFGVENID3 input)
		(pin CFGVENID2 CFGVENID2 input)
		(pin CFGVENID1 CFGVENID1 input)
		(pin CFGVENID0 CFGVENID0 input)
		(pin CLOCKLOCKED CLOCKLOCKED input)
		(pin DBGBADDLLPSTATUS DBGBADDLLPSTATUS output)
		(pin DBGBADTLPLCRC DBGBADTLPLCRC output)
		(pin DBGBADTLPSEQNUM DBGBADTLPSEQNUM output)
		(pin DBGBADTLPSTATUS DBGBADTLPSTATUS output)
		(pin DBGDLPROTOCOLSTATUS DBGDLPROTOCOLSTATUS output)
		(pin DBGFCPROTOCOLERRSTATUS DBGFCPROTOCOLERRSTATUS output)
		(pin DBGMLFRMDLENGTH DBGMLFRMDLENGTH output)
		(pin DBGMLFRMDMPS DBGMLFRMDMPS output)
		(pin DBGMLFRMDTCVC DBGMLFRMDTCVC output)
		(pin DBGMLFRMDTLPSTATUS DBGMLFRMDTLPSTATUS output)
		(pin DBGMLFRMDUNRECTYPE DBGMLFRMDUNRECTYPE output)
		(pin DBGPOISTLPSTATUS DBGPOISTLPSTATUS output)
		(pin DBGRCVROVERFLOWSTATUS DBGRCVROVERFLOWSTATUS output)
		(pin DBGREGDETECTEDCORRECTABLE DBGREGDETECTEDCORRECTABLE output)
		(pin DBGREGDETECTEDFATAL DBGREGDETECTEDFATAL output)
		(pin DBGREGDETECTEDNONFATAL DBGREGDETECTEDNONFATAL output)
		(pin DBGREGDETECTEDUNSUPPORTED DBGREGDETECTEDUNSUPPORTED output)
		(pin DBGRPLYROLLOVERSTATUS DBGRPLYROLLOVERSTATUS output)
		(pin DBGRPLYTIMEOUTSTATUS DBGRPLYTIMEOUTSTATUS output)
		(pin DBGURNOBARHIT DBGURNOBARHIT output)
		(pin DBGURPOISCFGWR DBGURPOISCFGWR output)
		(pin DBGURSTATUS DBGURSTATUS output)
		(pin DBGURUNSUPMSG DBGURUNSUPMSG output)
		(pin MGTCLK MGTCLK input)
		(pin MIMRXRADDR11 MIMRXRADDR11 output)
		(pin MIMRXRADDR10 MIMRXRADDR10 output)
		(pin MIMRXRADDR9 MIMRXRADDR9 output)
		(pin MIMRXRADDR8 MIMRXRADDR8 output)
		(pin MIMRXRADDR7 MIMRXRADDR7 output)
		(pin MIMRXRADDR6 MIMRXRADDR6 output)
		(pin MIMRXRADDR5 MIMRXRADDR5 output)
		(pin MIMRXRADDR4 MIMRXRADDR4 output)
		(pin MIMRXRADDR3 MIMRXRADDR3 output)
		(pin MIMRXRADDR2 MIMRXRADDR2 output)
		(pin MIMRXRADDR1 MIMRXRADDR1 output)
		(pin MIMRXRADDR0 MIMRXRADDR0 output)
		(pin MIMRXRDATA34 MIMRXRDATA34 input)
		(pin MIMRXRDATA33 MIMRXRDATA33 input)
		(pin MIMRXRDATA32 MIMRXRDATA32 input)
		(pin MIMRXRDATA31 MIMRXRDATA31 input)
		(pin MIMRXRDATA30 MIMRXRDATA30 input)
		(pin MIMRXRDATA29 MIMRXRDATA29 input)
		(pin MIMRXRDATA28 MIMRXRDATA28 input)
		(pin MIMRXRDATA27 MIMRXRDATA27 input)
		(pin MIMRXRDATA26 MIMRXRDATA26 input)
		(pin MIMRXRDATA25 MIMRXRDATA25 input)
		(pin MIMRXRDATA24 MIMRXRDATA24 input)
		(pin MIMRXRDATA23 MIMRXRDATA23 input)
		(pin MIMRXRDATA22 MIMRXRDATA22 input)
		(pin MIMRXRDATA21 MIMRXRDATA21 input)
		(pin MIMRXRDATA20 MIMRXRDATA20 input)
		(pin MIMRXRDATA19 MIMRXRDATA19 input)
		(pin MIMRXRDATA18 MIMRXRDATA18 input)
		(pin MIMRXRDATA17 MIMRXRDATA17 input)
		(pin MIMRXRDATA16 MIMRXRDATA16 input)
		(pin MIMRXRDATA15 MIMRXRDATA15 input)
		(pin MIMRXRDATA14 MIMRXRDATA14 input)
		(pin MIMRXRDATA13 MIMRXRDATA13 input)
		(pin MIMRXRDATA12 MIMRXRDATA12 input)
		(pin MIMRXRDATA11 MIMRXRDATA11 input)
		(pin MIMRXRDATA10 MIMRXRDATA10 input)
		(pin MIMRXRDATA9 MIMRXRDATA9 input)
		(pin MIMRXRDATA8 MIMRXRDATA8 input)
		(pin MIMRXRDATA7 MIMRXRDATA7 input)
		(pin MIMRXRDATA6 MIMRXRDATA6 input)
		(pin MIMRXRDATA5 MIMRXRDATA5 input)
		(pin MIMRXRDATA4 MIMRXRDATA4 input)
		(pin MIMRXRDATA3 MIMRXRDATA3 input)
		(pin MIMRXRDATA2 MIMRXRDATA2 input)
		(pin MIMRXRDATA1 MIMRXRDATA1 input)
		(pin MIMRXRDATA0 MIMRXRDATA0 input)
		(pin MIMRXREN MIMRXREN output)
		(pin MIMRXWADDR11 MIMRXWADDR11 output)
		(pin MIMRXWADDR10 MIMRXWADDR10 output)
		(pin MIMRXWADDR9 MIMRXWADDR9 output)
		(pin MIMRXWADDR8 MIMRXWADDR8 output)
		(pin MIMRXWADDR7 MIMRXWADDR7 output)
		(pin MIMRXWADDR6 MIMRXWADDR6 output)
		(pin MIMRXWADDR5 MIMRXWADDR5 output)
		(pin MIMRXWADDR4 MIMRXWADDR4 output)
		(pin MIMRXWADDR3 MIMRXWADDR3 output)
		(pin MIMRXWADDR2 MIMRXWADDR2 output)
		(pin MIMRXWADDR1 MIMRXWADDR1 output)
		(pin MIMRXWADDR0 MIMRXWADDR0 output)
		(pin MIMRXWDATA34 MIMRXWDATA34 output)
		(pin MIMRXWDATA33 MIMRXWDATA33 output)
		(pin MIMRXWDATA32 MIMRXWDATA32 output)
		(pin MIMRXWDATA31 MIMRXWDATA31 output)
		(pin MIMRXWDATA30 MIMRXWDATA30 output)
		(pin MIMRXWDATA29 MIMRXWDATA29 output)
		(pin MIMRXWDATA28 MIMRXWDATA28 output)
		(pin MIMRXWDATA27 MIMRXWDATA27 output)
		(pin MIMRXWDATA26 MIMRXWDATA26 output)
		(pin MIMRXWDATA25 MIMRXWDATA25 output)
		(pin MIMRXWDATA24 MIMRXWDATA24 output)
		(pin MIMRXWDATA23 MIMRXWDATA23 output)
		(pin MIMRXWDATA22 MIMRXWDATA22 output)
		(pin MIMRXWDATA21 MIMRXWDATA21 output)
		(pin MIMRXWDATA20 MIMRXWDATA20 output)
		(pin MIMRXWDATA19 MIMRXWDATA19 output)
		(pin MIMRXWDATA18 MIMRXWDATA18 output)
		(pin MIMRXWDATA17 MIMRXWDATA17 output)
		(pin MIMRXWDATA16 MIMRXWDATA16 output)
		(pin MIMRXWDATA15 MIMRXWDATA15 output)
		(pin MIMRXWDATA14 MIMRXWDATA14 output)
		(pin MIMRXWDATA13 MIMRXWDATA13 output)
		(pin MIMRXWDATA12 MIMRXWDATA12 output)
		(pin MIMRXWDATA11 MIMRXWDATA11 output)
		(pin MIMRXWDATA10 MIMRXWDATA10 output)
		(pin MIMRXWDATA9 MIMRXWDATA9 output)
		(pin MIMRXWDATA8 MIMRXWDATA8 output)
		(pin MIMRXWDATA7 MIMRXWDATA7 output)
		(pin MIMRXWDATA6 MIMRXWDATA6 output)
		(pin MIMRXWDATA5 MIMRXWDATA5 output)
		(pin MIMRXWDATA4 MIMRXWDATA4 output)
		(pin MIMRXWDATA3 MIMRXWDATA3 output)
		(pin MIMRXWDATA2 MIMRXWDATA2 output)
		(pin MIMRXWDATA1 MIMRXWDATA1 output)
		(pin MIMRXWDATA0 MIMRXWDATA0 output)
		(pin MIMRXWEN MIMRXWEN output)
		(pin MIMTXRADDR11 MIMTXRADDR11 output)
		(pin MIMTXRADDR10 MIMTXRADDR10 output)
		(pin MIMTXRADDR9 MIMTXRADDR9 output)
		(pin MIMTXRADDR8 MIMTXRADDR8 output)
		(pin MIMTXRADDR7 MIMTXRADDR7 output)
		(pin MIMTXRADDR6 MIMTXRADDR6 output)
		(pin MIMTXRADDR5 MIMTXRADDR5 output)
		(pin MIMTXRADDR4 MIMTXRADDR4 output)
		(pin MIMTXRADDR3 MIMTXRADDR3 output)
		(pin MIMTXRADDR2 MIMTXRADDR2 output)
		(pin MIMTXRADDR1 MIMTXRADDR1 output)
		(pin MIMTXRADDR0 MIMTXRADDR0 output)
		(pin MIMTXRDATA35 MIMTXRDATA35 input)
		(pin MIMTXRDATA34 MIMTXRDATA34 input)
		(pin MIMTXRDATA33 MIMTXRDATA33 input)
		(pin MIMTXRDATA32 MIMTXRDATA32 input)
		(pin MIMTXRDATA31 MIMTXRDATA31 input)
		(pin MIMTXRDATA30 MIMTXRDATA30 input)
		(pin MIMTXRDATA29 MIMTXRDATA29 input)
		(pin MIMTXRDATA28 MIMTXRDATA28 input)
		(pin MIMTXRDATA27 MIMTXRDATA27 input)
		(pin MIMTXRDATA26 MIMTXRDATA26 input)
		(pin MIMTXRDATA25 MIMTXRDATA25 input)
		(pin MIMTXRDATA24 MIMTXRDATA24 input)
		(pin MIMTXRDATA23 MIMTXRDATA23 input)
		(pin MIMTXRDATA22 MIMTXRDATA22 input)
		(pin MIMTXRDATA21 MIMTXRDATA21 input)
		(pin MIMTXRDATA20 MIMTXRDATA20 input)
		(pin MIMTXRDATA19 MIMTXRDATA19 input)
		(pin MIMTXRDATA18 MIMTXRDATA18 input)
		(pin MIMTXRDATA17 MIMTXRDATA17 input)
		(pin MIMTXRDATA16 MIMTXRDATA16 input)
		(pin MIMTXRDATA15 MIMTXRDATA15 input)
		(pin MIMTXRDATA14 MIMTXRDATA14 input)
		(pin MIMTXRDATA13 MIMTXRDATA13 input)
		(pin MIMTXRDATA12 MIMTXRDATA12 input)
		(pin MIMTXRDATA11 MIMTXRDATA11 input)
		(pin MIMTXRDATA10 MIMTXRDATA10 input)
		(pin MIMTXRDATA9 MIMTXRDATA9 input)
		(pin MIMTXRDATA8 MIMTXRDATA8 input)
		(pin MIMTXRDATA7 MIMTXRDATA7 input)
		(pin MIMTXRDATA6 MIMTXRDATA6 input)
		(pin MIMTXRDATA5 MIMTXRDATA5 input)
		(pin MIMTXRDATA4 MIMTXRDATA4 input)
		(pin MIMTXRDATA3 MIMTXRDATA3 input)
		(pin MIMTXRDATA2 MIMTXRDATA2 input)
		(pin MIMTXRDATA1 MIMTXRDATA1 input)
		(pin MIMTXRDATA0 MIMTXRDATA0 input)
		(pin MIMTXREN MIMTXREN output)
		(pin MIMTXWADDR11 MIMTXWADDR11 output)
		(pin MIMTXWADDR10 MIMTXWADDR10 output)
		(pin MIMTXWADDR9 MIMTXWADDR9 output)
		(pin MIMTXWADDR8 MIMTXWADDR8 output)
		(pin MIMTXWADDR7 MIMTXWADDR7 output)
		(pin MIMTXWADDR6 MIMTXWADDR6 output)
		(pin MIMTXWADDR5 MIMTXWADDR5 output)
		(pin MIMTXWADDR4 MIMTXWADDR4 output)
		(pin MIMTXWADDR3 MIMTXWADDR3 output)
		(pin MIMTXWADDR2 MIMTXWADDR2 output)
		(pin MIMTXWADDR1 MIMTXWADDR1 output)
		(pin MIMTXWADDR0 MIMTXWADDR0 output)
		(pin MIMTXWDATA35 MIMTXWDATA35 output)
		(pin MIMTXWDATA34 MIMTXWDATA34 output)
		(pin MIMTXWDATA33 MIMTXWDATA33 output)
		(pin MIMTXWDATA32 MIMTXWDATA32 output)
		(pin MIMTXWDATA31 MIMTXWDATA31 output)
		(pin MIMTXWDATA30 MIMTXWDATA30 output)
		(pin MIMTXWDATA29 MIMTXWDATA29 output)
		(pin MIMTXWDATA28 MIMTXWDATA28 output)
		(pin MIMTXWDATA27 MIMTXWDATA27 output)
		(pin MIMTXWDATA26 MIMTXWDATA26 output)
		(pin MIMTXWDATA25 MIMTXWDATA25 output)
		(pin MIMTXWDATA24 MIMTXWDATA24 output)
		(pin MIMTXWDATA23 MIMTXWDATA23 output)
		(pin MIMTXWDATA22 MIMTXWDATA22 output)
		(pin MIMTXWDATA21 MIMTXWDATA21 output)
		(pin MIMTXWDATA20 MIMTXWDATA20 output)
		(pin MIMTXWDATA19 MIMTXWDATA19 output)
		(pin MIMTXWDATA18 MIMTXWDATA18 output)
		(pin MIMTXWDATA17 MIMTXWDATA17 output)
		(pin MIMTXWDATA16 MIMTXWDATA16 output)
		(pin MIMTXWDATA15 MIMTXWDATA15 output)
		(pin MIMTXWDATA14 MIMTXWDATA14 output)
		(pin MIMTXWDATA13 MIMTXWDATA13 output)
		(pin MIMTXWDATA12 MIMTXWDATA12 output)
		(pin MIMTXWDATA11 MIMTXWDATA11 output)
		(pin MIMTXWDATA10 MIMTXWDATA10 output)
		(pin MIMTXWDATA9 MIMTXWDATA9 output)
		(pin MIMTXWDATA8 MIMTXWDATA8 output)
		(pin MIMTXWDATA7 MIMTXWDATA7 output)
		(pin MIMTXWDATA6 MIMTXWDATA6 output)
		(pin MIMTXWDATA5 MIMTXWDATA5 output)
		(pin MIMTXWDATA4 MIMTXWDATA4 output)
		(pin MIMTXWDATA3 MIMTXWDATA3 output)
		(pin MIMTXWDATA2 MIMTXWDATA2 output)
		(pin MIMTXWDATA1 MIMTXWDATA1 output)
		(pin MIMTXWDATA0 MIMTXWDATA0 output)
		(pin MIMTXWEN MIMTXWEN output)
		(pin PIPEGTPOWERDOWNA1 PIPEGTPOWERDOWNA1 output)
		(pin PIPEGTPOWERDOWNA0 PIPEGTPOWERDOWNA0 output)
		(pin PIPEGTPOWERDOWNB1 PIPEGTPOWERDOWNB1 output)
		(pin PIPEGTPOWERDOWNB0 PIPEGTPOWERDOWNB0 output)
		(pin PIPEGTRESETDONEA PIPEGTRESETDONEA input)
		(pin PIPEGTRESETDONEB PIPEGTRESETDONEB input)
		(pin PIPEGTTXELECIDLEA PIPEGTTXELECIDLEA output)
		(pin PIPEGTTXELECIDLEB PIPEGTTXELECIDLEB output)
		(pin PIPEPHYSTATUSA PIPEPHYSTATUSA input)
		(pin PIPEPHYSTATUSB PIPEPHYSTATUSB input)
		(pin PIPERXCHARISKA1 PIPERXCHARISKA1 input)
		(pin PIPERXCHARISKA0 PIPERXCHARISKA0 input)
		(pin PIPERXCHARISKB1 PIPERXCHARISKB1 input)
		(pin PIPERXCHARISKB0 PIPERXCHARISKB0 input)
		(pin PIPERXDATAA15 PIPERXDATAA15 input)
		(pin PIPERXDATAA14 PIPERXDATAA14 input)
		(pin PIPERXDATAA13 PIPERXDATAA13 input)
		(pin PIPERXDATAA12 PIPERXDATAA12 input)
		(pin PIPERXDATAA11 PIPERXDATAA11 input)
		(pin PIPERXDATAA10 PIPERXDATAA10 input)
		(pin PIPERXDATAA9 PIPERXDATAA9 input)
		(pin PIPERXDATAA8 PIPERXDATAA8 input)
		(pin PIPERXDATAA7 PIPERXDATAA7 input)
		(pin PIPERXDATAA6 PIPERXDATAA6 input)
		(pin PIPERXDATAA5 PIPERXDATAA5 input)
		(pin PIPERXDATAA4 PIPERXDATAA4 input)
		(pin PIPERXDATAA3 PIPERXDATAA3 input)
		(pin PIPERXDATAA2 PIPERXDATAA2 input)
		(pin PIPERXDATAA1 PIPERXDATAA1 input)
		(pin PIPERXDATAA0 PIPERXDATAA0 input)
		(pin PIPERXDATAB15 PIPERXDATAB15 input)
		(pin PIPERXDATAB14 PIPERXDATAB14 input)
		(pin PIPERXDATAB13 PIPERXDATAB13 input)
		(pin PIPERXDATAB12 PIPERXDATAB12 input)
		(pin PIPERXDATAB11 PIPERXDATAB11 input)
		(pin PIPERXDATAB10 PIPERXDATAB10 input)
		(pin PIPERXDATAB9 PIPERXDATAB9 input)
		(pin PIPERXDATAB8 PIPERXDATAB8 input)
		(pin PIPERXDATAB7 PIPERXDATAB7 input)
		(pin PIPERXDATAB6 PIPERXDATAB6 input)
		(pin PIPERXDATAB5 PIPERXDATAB5 input)
		(pin PIPERXDATAB4 PIPERXDATAB4 input)
		(pin PIPERXDATAB3 PIPERXDATAB3 input)
		(pin PIPERXDATAB2 PIPERXDATAB2 input)
		(pin PIPERXDATAB1 PIPERXDATAB1 input)
		(pin PIPERXDATAB0 PIPERXDATAB0 input)
		(pin PIPERXENTERELECIDLEA PIPERXENTERELECIDLEA input)
		(pin PIPERXENTERELECIDLEB PIPERXENTERELECIDLEB input)
		(pin PIPERXPOLARITYA PIPERXPOLARITYA output)
		(pin PIPERXPOLARITYB PIPERXPOLARITYB output)
		(pin PIPERXRESETA PIPERXRESETA output)
		(pin PIPERXRESETB PIPERXRESETB output)
		(pin PIPERXSTATUSA2 PIPERXSTATUSA2 input)
		(pin PIPERXSTATUSA1 PIPERXSTATUSA1 input)
		(pin PIPERXSTATUSA0 PIPERXSTATUSA0 input)
		(pin PIPERXSTATUSB2 PIPERXSTATUSB2 input)
		(pin PIPERXSTATUSB1 PIPERXSTATUSB1 input)
		(pin PIPERXSTATUSB0 PIPERXSTATUSB0 input)
		(pin PIPETXCHARDISPMODEA1 PIPETXCHARDISPMODEA1 output)
		(pin PIPETXCHARDISPMODEA0 PIPETXCHARDISPMODEA0 output)
		(pin PIPETXCHARDISPMODEB1 PIPETXCHARDISPMODEB1 output)
		(pin PIPETXCHARDISPMODEB0 PIPETXCHARDISPMODEB0 output)
		(pin PIPETXCHARDISPVALA1 PIPETXCHARDISPVALA1 output)
		(pin PIPETXCHARDISPVALA0 PIPETXCHARDISPVALA0 output)
		(pin PIPETXCHARDISPVALB1 PIPETXCHARDISPVALB1 output)
		(pin PIPETXCHARDISPVALB0 PIPETXCHARDISPVALB0 output)
		(pin PIPETXCHARISKA1 PIPETXCHARISKA1 output)
		(pin PIPETXCHARISKA0 PIPETXCHARISKA0 output)
		(pin PIPETXCHARISKB1 PIPETXCHARISKB1 output)
		(pin PIPETXCHARISKB0 PIPETXCHARISKB0 output)
		(pin PIPETXDATAA15 PIPETXDATAA15 output)
		(pin PIPETXDATAA14 PIPETXDATAA14 output)
		(pin PIPETXDATAA13 PIPETXDATAA13 output)
		(pin PIPETXDATAA12 PIPETXDATAA12 output)
		(pin PIPETXDATAA11 PIPETXDATAA11 output)
		(pin PIPETXDATAA10 PIPETXDATAA10 output)
		(pin PIPETXDATAA9 PIPETXDATAA9 output)
		(pin PIPETXDATAA8 PIPETXDATAA8 output)
		(pin PIPETXDATAA7 PIPETXDATAA7 output)
		(pin PIPETXDATAA6 PIPETXDATAA6 output)
		(pin PIPETXDATAA5 PIPETXDATAA5 output)
		(pin PIPETXDATAA4 PIPETXDATAA4 output)
		(pin PIPETXDATAA3 PIPETXDATAA3 output)
		(pin PIPETXDATAA2 PIPETXDATAA2 output)
		(pin PIPETXDATAA1 PIPETXDATAA1 output)
		(pin PIPETXDATAA0 PIPETXDATAA0 output)
		(pin PIPETXDATAB15 PIPETXDATAB15 output)
		(pin PIPETXDATAB14 PIPETXDATAB14 output)
		(pin PIPETXDATAB13 PIPETXDATAB13 output)
		(pin PIPETXDATAB12 PIPETXDATAB12 output)
		(pin PIPETXDATAB11 PIPETXDATAB11 output)
		(pin PIPETXDATAB10 PIPETXDATAB10 output)
		(pin PIPETXDATAB9 PIPETXDATAB9 output)
		(pin PIPETXDATAB8 PIPETXDATAB8 output)
		(pin PIPETXDATAB7 PIPETXDATAB7 output)
		(pin PIPETXDATAB6 PIPETXDATAB6 output)
		(pin PIPETXDATAB5 PIPETXDATAB5 output)
		(pin PIPETXDATAB4 PIPETXDATAB4 output)
		(pin PIPETXDATAB3 PIPETXDATAB3 output)
		(pin PIPETXDATAB2 PIPETXDATAB2 output)
		(pin PIPETXDATAB1 PIPETXDATAB1 output)
		(pin PIPETXDATAB0 PIPETXDATAB0 output)
		(pin PIPETXRCVRDETA PIPETXRCVRDETA output)
		(pin PIPETXRCVRDETB PIPETXRCVRDETB output)
		(pin RECEIVEDHOTRESET RECEIVEDHOTRESET output)
		(pin SCANEN SCANEN input)
		(pin SCANIN0 SCANIN0 input)
		(pin SCANIN1 SCANIN1 input)
		(pin SCANIN2 SCANIN2 input)
		(pin SCANIN3 SCANIN3 input)
		(pin SCANIN4 SCANIN4 input)
		(pin SCANOUT0 SCANOUT0 output)
		(pin SCANOUT1 SCANOUT1 output)
		(pin SCANOUT2 SCANOUT2 output)
		(pin SCANOUT3 SCANOUT3 output)
		(pin SCANOUT4 SCANOUT4 output)
		(pin SCANRESETMASK SCANRESETMASK input)
		(pin TRNFCCPLD11 TRNFCCPLD11 output)
		(pin TRNFCCPLD10 TRNFCCPLD10 output)
		(pin TRNFCCPLD9 TRNFCCPLD9 output)
		(pin TRNFCCPLD8 TRNFCCPLD8 output)
		(pin TRNFCCPLD7 TRNFCCPLD7 output)
		(pin TRNFCCPLD6 TRNFCCPLD6 output)
		(pin TRNFCCPLD5 TRNFCCPLD5 output)
		(pin TRNFCCPLD4 TRNFCCPLD4 output)
		(pin TRNFCCPLD3 TRNFCCPLD3 output)
		(pin TRNFCCPLD2 TRNFCCPLD2 output)
		(pin TRNFCCPLD1 TRNFCCPLD1 output)
		(pin TRNFCCPLD0 TRNFCCPLD0 output)
		(pin TRNFCCPLH7 TRNFCCPLH7 output)
		(pin TRNFCCPLH6 TRNFCCPLH6 output)
		(pin TRNFCCPLH5 TRNFCCPLH5 output)
		(pin TRNFCCPLH4 TRNFCCPLH4 output)
		(pin TRNFCCPLH3 TRNFCCPLH3 output)
		(pin TRNFCCPLH2 TRNFCCPLH2 output)
		(pin TRNFCCPLH1 TRNFCCPLH1 output)
		(pin TRNFCCPLH0 TRNFCCPLH0 output)
		(pin TRNFCNPD11 TRNFCNPD11 output)
		(pin TRNFCNPD10 TRNFCNPD10 output)
		(pin TRNFCNPD9 TRNFCNPD9 output)
		(pin TRNFCNPD8 TRNFCNPD8 output)
		(pin TRNFCNPD7 TRNFCNPD7 output)
		(pin TRNFCNPD6 TRNFCNPD6 output)
		(pin TRNFCNPD5 TRNFCNPD5 output)
		(pin TRNFCNPD4 TRNFCNPD4 output)
		(pin TRNFCNPD3 TRNFCNPD3 output)
		(pin TRNFCNPD2 TRNFCNPD2 output)
		(pin TRNFCNPD1 TRNFCNPD1 output)
		(pin TRNFCNPD0 TRNFCNPD0 output)
		(pin TRNFCNPH7 TRNFCNPH7 output)
		(pin TRNFCNPH6 TRNFCNPH6 output)
		(pin TRNFCNPH5 TRNFCNPH5 output)
		(pin TRNFCNPH4 TRNFCNPH4 output)
		(pin TRNFCNPH3 TRNFCNPH3 output)
		(pin TRNFCNPH2 TRNFCNPH2 output)
		(pin TRNFCNPH1 TRNFCNPH1 output)
		(pin TRNFCNPH0 TRNFCNPH0 output)
		(pin TRNFCPD11 TRNFCPD11 output)
		(pin TRNFCPD10 TRNFCPD10 output)
		(pin TRNFCPD9 TRNFCPD9 output)
		(pin TRNFCPD8 TRNFCPD8 output)
		(pin TRNFCPD7 TRNFCPD7 output)
		(pin TRNFCPD6 TRNFCPD6 output)
		(pin TRNFCPD5 TRNFCPD5 output)
		(pin TRNFCPD4 TRNFCPD4 output)
		(pin TRNFCPD3 TRNFCPD3 output)
		(pin TRNFCPD2 TRNFCPD2 output)
		(pin TRNFCPD1 TRNFCPD1 output)
		(pin TRNFCPD0 TRNFCPD0 output)
		(pin TRNFCPH7 TRNFCPH7 output)
		(pin TRNFCPH6 TRNFCPH6 output)
		(pin TRNFCPH5 TRNFCPH5 output)
		(pin TRNFCPH4 TRNFCPH4 output)
		(pin TRNFCPH3 TRNFCPH3 output)
		(pin TRNFCPH2 TRNFCPH2 output)
		(pin TRNFCPH1 TRNFCPH1 output)
		(pin TRNFCPH0 TRNFCPH0 output)
		(pin TRNFCSEL2 TRNFCSEL2 input)
		(pin TRNFCSEL1 TRNFCSEL1 input)
		(pin TRNFCSEL0 TRNFCSEL0 input)
		(pin TRNLNKUPN TRNLNKUPN output)
		(pin TRNRBARHITN6 TRNRBARHITN6 output)
		(pin TRNRBARHITN5 TRNRBARHITN5 output)
		(pin TRNRBARHITN4 TRNRBARHITN4 output)
		(pin TRNRBARHITN3 TRNRBARHITN3 output)
		(pin TRNRBARHITN2 TRNRBARHITN2 output)
		(pin TRNRBARHITN1 TRNRBARHITN1 output)
		(pin TRNRBARHITN0 TRNRBARHITN0 output)
		(pin TRNRD31 TRNRD31 output)
		(pin TRNRD30 TRNRD30 output)
		(pin TRNRD29 TRNRD29 output)
		(pin TRNRD28 TRNRD28 output)
		(pin TRNRD27 TRNRD27 output)
		(pin TRNRD26 TRNRD26 output)
		(pin TRNRD25 TRNRD25 output)
		(pin TRNRD24 TRNRD24 output)
		(pin TRNRD23 TRNRD23 output)
		(pin TRNRD22 TRNRD22 output)
		(pin TRNRD21 TRNRD21 output)
		(pin TRNRD20 TRNRD20 output)
		(pin TRNRD19 TRNRD19 output)
		(pin TRNRD18 TRNRD18 output)
		(pin TRNRD17 TRNRD17 output)
		(pin TRNRD16 TRNRD16 output)
		(pin TRNRD15 TRNRD15 output)
		(pin TRNRD14 TRNRD14 output)
		(pin TRNRD13 TRNRD13 output)
		(pin TRNRD12 TRNRD12 output)
		(pin TRNRD11 TRNRD11 output)
		(pin TRNRD10 TRNRD10 output)
		(pin TRNRD9 TRNRD9 output)
		(pin TRNRD8 TRNRD8 output)
		(pin TRNRD7 TRNRD7 output)
		(pin TRNRD6 TRNRD6 output)
		(pin TRNRD5 TRNRD5 output)
		(pin TRNRD4 TRNRD4 output)
		(pin TRNRD3 TRNRD3 output)
		(pin TRNRD2 TRNRD2 output)
		(pin TRNRD1 TRNRD1 output)
		(pin TRNRD0 TRNRD0 output)
		(pin TRNRDSTRDYN TRNRDSTRDYN input)
		(pin TRNREOFN TRNREOFN output)
		(pin TRNRERRFWDN TRNRERRFWDN output)
		(pin TRNRNPOKN TRNRNPOKN input)
		(pin TRNRSOFN TRNRSOFN output)
		(pin TRNRSRCDSCN TRNRSRCDSCN output)
		(pin TRNRSRCRDYN TRNRSRCRDYN output)
		(pin TRNTBUFAV5 TRNTBUFAV5 output)
		(pin TRNTBUFAV4 TRNTBUFAV4 output)
		(pin TRNTBUFAV3 TRNTBUFAV3 output)
		(pin TRNTBUFAV2 TRNTBUFAV2 output)
		(pin TRNTBUFAV1 TRNTBUFAV1 output)
		(pin TRNTBUFAV0 TRNTBUFAV0 output)
		(pin TRNTCFGGNTN TRNTCFGGNTN input)
		(pin TRNTCFGREQN TRNTCFGREQN output)
		(pin TRNTD31 TRNTD31 input)
		(pin TRNTD30 TRNTD30 input)
		(pin TRNTD29 TRNTD29 input)
		(pin TRNTD28 TRNTD28 input)
		(pin TRNTD27 TRNTD27 input)
		(pin TRNTD26 TRNTD26 input)
		(pin TRNTD25 TRNTD25 input)
		(pin TRNTD24 TRNTD24 input)
		(pin TRNTD23 TRNTD23 input)
		(pin TRNTD22 TRNTD22 input)
		(pin TRNTD21 TRNTD21 input)
		(pin TRNTD20 TRNTD20 input)
		(pin TRNTD19 TRNTD19 input)
		(pin TRNTD18 TRNTD18 input)
		(pin TRNTD17 TRNTD17 input)
		(pin TRNTD16 TRNTD16 input)
		(pin TRNTD15 TRNTD15 input)
		(pin TRNTD14 TRNTD14 input)
		(pin TRNTD13 TRNTD13 input)
		(pin TRNTD12 TRNTD12 input)
		(pin TRNTD11 TRNTD11 input)
		(pin TRNTD10 TRNTD10 input)
		(pin TRNTD9 TRNTD9 input)
		(pin TRNTD8 TRNTD8 input)
		(pin TRNTD7 TRNTD7 input)
		(pin TRNTD6 TRNTD6 input)
		(pin TRNTD5 TRNTD5 input)
		(pin TRNTD4 TRNTD4 input)
		(pin TRNTD3 TRNTD3 input)
		(pin TRNTD2 TRNTD2 input)
		(pin TRNTD1 TRNTD1 input)
		(pin TRNTD0 TRNTD0 input)
		(pin TRNTDSTRDYN TRNTDSTRDYN output)
		(pin TRNTEOFN TRNTEOFN input)
		(pin TRNTERRDROPN TRNTERRDROPN output)
		(pin TRNTERRFWDN TRNTERRFWDN input)
		(pin TRNTSOFN TRNTSOFN input)
		(pin TRNTSRCDSCN TRNTSRCDSCN input)
		(pin TRNTSRCRDYN TRNTSRCRDYN input)
		(pin TRNTSTRN TRNTSTRN input)
		(pin USERCLK USERCLK input)
		(pin USERRSTN USERRSTN output)
		(pin SYSRESETN SYSRESETN input)
		(element DEV_CAP_EXT_TAG_SUPPORTED 0
			(cfg FALSE TRUE)
		)
		(element DEV_CAP_ROLE_BASED_ERROR 0
			(cfg TRUE FALSE)
		)
		(element DISABLE_BAR_FILTERING 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_ID_CHECK 0
			(cfg FALSE TRUE)
		)
		(element DISABLE_SCRAMBLING 0
			(cfg FALSE TRUE)
		)
		(element ENABLE_RX_TD_ECRC_TRIM 0
			(cfg FALSE TRUE)
		)
		(element FAST_TRAIN 0
			(cfg FALSE TRUE)
		)
		(element LINK_STATUS_SLOT_CLOCK_CONFIG 0
			(cfg FALSE TRUE)
		)
		(element LL_ACK_TIMEOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element LL_REPLAY_TIMEOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element PCIE_CAP_SLOT_IMPLEMENTED 0
			(cfg FALSE TRUE)
		)
		(element PLM_AUTO_CONFIG 0
			(cfg FALSE TRUE)
		)
		(element PM_CAP_DSI 0
			(cfg FALSE TRUE)
		)
		(element PM_CAP_D1SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PM_CAP_D2SUPPORT 0
			(cfg TRUE FALSE)
		)
		(element PM_CAP_PME_CLOCK 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_ATT_BUTTON_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_ATT_INDICATOR_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element SLOT_CAP_POWER_INDICATOR_PRESENT 0
			(cfg FALSE TRUE)
		)
		(element TL_TFC_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element TL_TX_CHECKS_DISABLE 0
			(cfg FALSE TRUE)
		)
		(element USR_CFG 0
			(cfg FALSE TRUE)
		)
		(element USR_EXT_CFG 0
			(cfg FALSE TRUE)
		)
		(element VC0_CPL_INFINITE 0
			(cfg TRUE FALSE)
		)
		(element CFGBUSNUMBER0 1
			(pin CFGBUSNUMBER0 input)
			(conn CFGBUSNUMBER0 CFGBUSNUMBER0 <== PCIE_A1 CFGBUSNUMBER0)
		)
		(element CFGBUSNUMBER1 1
			(pin CFGBUSNUMBER1 input)
			(conn CFGBUSNUMBER1 CFGBUSNUMBER1 <== PCIE_A1 CFGBUSNUMBER1)
		)
		(element CFGBUSNUMBER2 1
			(pin CFGBUSNUMBER2 input)
			(conn CFGBUSNUMBER2 CFGBUSNUMBER2 <== PCIE_A1 CFGBUSNUMBER2)
		)
		(element CFGBUSNUMBER3 1
			(pin CFGBUSNUMBER3 input)
			(conn CFGBUSNUMBER3 CFGBUSNUMBER3 <== PCIE_A1 CFGBUSNUMBER3)
		)
		(element CFGBUSNUMBER4 1
			(pin CFGBUSNUMBER4 input)
			(conn CFGBUSNUMBER4 CFGBUSNUMBER4 <== PCIE_A1 CFGBUSNUMBER4)
		)
		(element CFGBUSNUMBER5 1
			(pin CFGBUSNUMBER5 input)
			(conn CFGBUSNUMBER5 CFGBUSNUMBER5 <== PCIE_A1 CFGBUSNUMBER5)
		)
		(element CFGBUSNUMBER6 1
			(pin CFGBUSNUMBER6 input)
			(conn CFGBUSNUMBER6 CFGBUSNUMBER6 <== PCIE_A1 CFGBUSNUMBER6)
		)
		(element CFGBUSNUMBER7 1
			(pin CFGBUSNUMBER7 input)
			(conn CFGBUSNUMBER7 CFGBUSNUMBER7 <== PCIE_A1 CFGBUSNUMBER7)
		)
		(element CFGCOMMANDBUSMASTERENABLE 1
			(pin CFGCOMMANDBUSMASTERENABLE input)
			(conn CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE <== PCIE_A1 CFGCOMMANDBUSMASTERENABLE)
		)
		(element CFGCOMMANDINTERRUPTDISABLE 1
			(pin CFGCOMMANDINTERRUPTDISABLE input)
			(conn CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE <== PCIE_A1 CFGCOMMANDINTERRUPTDISABLE)
		)
		(element CFGCOMMANDIOENABLE 1
			(pin CFGCOMMANDIOENABLE input)
			(conn CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE <== PCIE_A1 CFGCOMMANDIOENABLE)
		)
		(element CFGCOMMANDMEMENABLE 1
			(pin CFGCOMMANDMEMENABLE input)
			(conn CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE <== PCIE_A1 CFGCOMMANDMEMENABLE)
		)
		(element CFGCOMMANDSERREN 1
			(pin CFGCOMMANDSERREN input)
			(conn CFGCOMMANDSERREN CFGCOMMANDSERREN <== PCIE_A1 CFGCOMMANDSERREN)
		)
		(element CFGDEVCONTROLAUXPOWEREN 1
			(pin CFGDEVCONTROLAUXPOWEREN input)
			(conn CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN <== PCIE_A1 CFGDEVCONTROLAUXPOWEREN)
		)
		(element CFGDEVCONTROLCORRERRREPORTINGEN 1
			(pin CFGDEVCONTROLCORRERRREPORTINGEN input)
			(conn CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN <== PCIE_A1 CFGDEVCONTROLCORRERRREPORTINGEN)
		)
		(element CFGDEVCONTROLENABLERO 1
			(pin CFGDEVCONTROLENABLERO input)
			(conn CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO <== PCIE_A1 CFGDEVCONTROLENABLERO)
		)
		(element CFGDEVCONTROLEXTTAGEN 1
			(pin CFGDEVCONTROLEXTTAGEN input)
			(conn CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN <== PCIE_A1 CFGDEVCONTROLEXTTAGEN)
		)
		(element CFGDEVCONTROLFATALERRREPORTINGEN 1
			(pin CFGDEVCONTROLFATALERRREPORTINGEN input)
			(conn CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN <== PCIE_A1 CFGDEVCONTROLFATALERRREPORTINGEN)
		)
		(element CFGDEVCONTROLMAXPAYLOAD0 1
			(pin CFGDEVCONTROLMAXPAYLOAD0 input)
			(conn CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0 <== PCIE_A1 CFGDEVCONTROLMAXPAYLOAD0)
		)
		(element CFGDEVCONTROLMAXPAYLOAD1 1
			(pin CFGDEVCONTROLMAXPAYLOAD1 input)
			(conn CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1 <== PCIE_A1 CFGDEVCONTROLMAXPAYLOAD1)
		)
		(element CFGDEVCONTROLMAXPAYLOAD2 1
			(pin CFGDEVCONTROLMAXPAYLOAD2 input)
			(conn CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2 <== PCIE_A1 CFGDEVCONTROLMAXPAYLOAD2)
		)
		(element CFGDEVCONTROLMAXREADREQ0 1
			(pin CFGDEVCONTROLMAXREADREQ0 input)
			(conn CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0 <== PCIE_A1 CFGDEVCONTROLMAXREADREQ0)
		)
		(element CFGDEVCONTROLMAXREADREQ1 1
			(pin CFGDEVCONTROLMAXREADREQ1 input)
			(conn CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1 <== PCIE_A1 CFGDEVCONTROLMAXREADREQ1)
		)
		(element CFGDEVCONTROLMAXREADREQ2 1
			(pin CFGDEVCONTROLMAXREADREQ2 input)
			(conn CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2 <== PCIE_A1 CFGDEVCONTROLMAXREADREQ2)
		)
		(element CFGDEVCONTROLNONFATALREPORTINGEN 1
			(pin CFGDEVCONTROLNONFATALREPORTINGEN input)
			(conn CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN <== PCIE_A1 CFGDEVCONTROLNONFATALREPORTINGEN)
		)
		(element CFGDEVCONTROLNOSNOOPEN 1
			(pin CFGDEVCONTROLNOSNOOPEN input)
			(conn CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN <== PCIE_A1 CFGDEVCONTROLNOSNOOPEN)
		)
		(element CFGDEVCONTROLPHANTOMEN 1
			(pin CFGDEVCONTROLPHANTOMEN input)
			(conn CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN <== PCIE_A1 CFGDEVCONTROLPHANTOMEN)
		)
		(element CFGDEVCONTROLURERRREPORTINGEN 1
			(pin CFGDEVCONTROLURERRREPORTINGEN input)
			(conn CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN <== PCIE_A1 CFGDEVCONTROLURERRREPORTINGEN)
		)
		(element CFGDEVICENUMBER0 1
			(pin CFGDEVICENUMBER0 input)
			(conn CFGDEVICENUMBER0 CFGDEVICENUMBER0 <== PCIE_A1 CFGDEVICENUMBER0)
		)
		(element CFGDEVICENUMBER1 1
			(pin CFGDEVICENUMBER1 input)
			(conn CFGDEVICENUMBER1 CFGDEVICENUMBER1 <== PCIE_A1 CFGDEVICENUMBER1)
		)
		(element CFGDEVICENUMBER2 1
			(pin CFGDEVICENUMBER2 input)
			(conn CFGDEVICENUMBER2 CFGDEVICENUMBER2 <== PCIE_A1 CFGDEVICENUMBER2)
		)
		(element CFGDEVICENUMBER3 1
			(pin CFGDEVICENUMBER3 input)
			(conn CFGDEVICENUMBER3 CFGDEVICENUMBER3 <== PCIE_A1 CFGDEVICENUMBER3)
		)
		(element CFGDEVICENUMBER4 1
			(pin CFGDEVICENUMBER4 input)
			(conn CFGDEVICENUMBER4 CFGDEVICENUMBER4 <== PCIE_A1 CFGDEVICENUMBER4)
		)
		(element CFGDEVID0 1
			(pin CFGDEVID0 output)
			(conn CFGDEVID0 CFGDEVID0 ==> PCIE_A1 CFGDEVID0)
		)
		(element CFGDEVID1 1
			(pin CFGDEVID1 output)
			(conn CFGDEVID1 CFGDEVID1 ==> PCIE_A1 CFGDEVID1)
		)
		(element CFGDEVID2 1
			(pin CFGDEVID2 output)
			(conn CFGDEVID2 CFGDEVID2 ==> PCIE_A1 CFGDEVID2)
		)
		(element CFGDEVID3 1
			(pin CFGDEVID3 output)
			(conn CFGDEVID3 CFGDEVID3 ==> PCIE_A1 CFGDEVID3)
		)
		(element CFGDEVID4 1
			(pin CFGDEVID4 output)
			(conn CFGDEVID4 CFGDEVID4 ==> PCIE_A1 CFGDEVID4)
		)
		(element CFGDEVID5 1
			(pin CFGDEVID5 output)
			(conn CFGDEVID5 CFGDEVID5 ==> PCIE_A1 CFGDEVID5)
		)
		(element CFGDEVID6 1
			(pin CFGDEVID6 output)
			(conn CFGDEVID6 CFGDEVID6 ==> PCIE_A1 CFGDEVID6)
		)
		(element CFGDEVID7 1
			(pin CFGDEVID7 output)
			(conn CFGDEVID7 CFGDEVID7 ==> PCIE_A1 CFGDEVID7)
		)
		(element CFGDEVID8 1
			(pin CFGDEVID8 output)
			(conn CFGDEVID8 CFGDEVID8 ==> PCIE_A1 CFGDEVID8)
		)
		(element CFGDEVID9 1
			(pin CFGDEVID9 output)
			(conn CFGDEVID9 CFGDEVID9 ==> PCIE_A1 CFGDEVID9)
		)
		(element CFGDEVID10 1
			(pin CFGDEVID10 output)
			(conn CFGDEVID10 CFGDEVID10 ==> PCIE_A1 CFGDEVID10)
		)
		(element CFGDEVID11 1
			(pin CFGDEVID11 output)
			(conn CFGDEVID11 CFGDEVID11 ==> PCIE_A1 CFGDEVID11)
		)
		(element CFGDEVID12 1
			(pin CFGDEVID12 output)
			(conn CFGDEVID12 CFGDEVID12 ==> PCIE_A1 CFGDEVID12)
		)
		(element CFGDEVID13 1
			(pin CFGDEVID13 output)
			(conn CFGDEVID13 CFGDEVID13 ==> PCIE_A1 CFGDEVID13)
		)
		(element CFGDEVID14 1
			(pin CFGDEVID14 output)
			(conn CFGDEVID14 CFGDEVID14 ==> PCIE_A1 CFGDEVID14)
		)
		(element CFGDEVID15 1
			(pin CFGDEVID15 output)
			(conn CFGDEVID15 CFGDEVID15 ==> PCIE_A1 CFGDEVID15)
		)
		(element CFGDEVSTATUSCORRERRDETECTED 1
			(pin CFGDEVSTATUSCORRERRDETECTED input)
			(conn CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED <== PCIE_A1 CFGDEVSTATUSCORRERRDETECTED)
		)
		(element CFGDEVSTATUSFATALERRDETECTED 1
			(pin CFGDEVSTATUSFATALERRDETECTED input)
			(conn CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED <== PCIE_A1 CFGDEVSTATUSFATALERRDETECTED)
		)
		(element CFGDEVSTATUSNONFATALERRDETECTED 1
			(pin CFGDEVSTATUSNONFATALERRDETECTED input)
			(conn CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED <== PCIE_A1 CFGDEVSTATUSNONFATALERRDETECTED)
		)
		(element CFGDEVSTATUSURDETECTED 1
			(pin CFGDEVSTATUSURDETECTED input)
			(conn CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED <== PCIE_A1 CFGDEVSTATUSURDETECTED)
		)
		(element CFGDO0 1
			(pin CFGDO0 input)
			(conn CFGDO0 CFGDO0 <== PCIE_A1 CFGDO0)
		)
		(element CFGDO1 1
			(pin CFGDO1 input)
			(conn CFGDO1 CFGDO1 <== PCIE_A1 CFGDO1)
		)
		(element CFGDO2 1
			(pin CFGDO2 input)
			(conn CFGDO2 CFGDO2 <== PCIE_A1 CFGDO2)
		)
		(element CFGDO3 1
			(pin CFGDO3 input)
			(conn CFGDO3 CFGDO3 <== PCIE_A1 CFGDO3)
		)
		(element CFGDO4 1
			(pin CFGDO4 input)
			(conn CFGDO4 CFGDO4 <== PCIE_A1 CFGDO4)
		)
		(element CFGDO5 1
			(pin CFGDO5 input)
			(conn CFGDO5 CFGDO5 <== PCIE_A1 CFGDO5)
		)
		(element CFGDO6 1
			(pin CFGDO6 input)
			(conn CFGDO6 CFGDO6 <== PCIE_A1 CFGDO6)
		)
		(element CFGDO7 1
			(pin CFGDO7 input)
			(conn CFGDO7 CFGDO7 <== PCIE_A1 CFGDO7)
		)
		(element CFGDO8 1
			(pin CFGDO8 input)
			(conn CFGDO8 CFGDO8 <== PCIE_A1 CFGDO8)
		)
		(element CFGDO9 1
			(pin CFGDO9 input)
			(conn CFGDO9 CFGDO9 <== PCIE_A1 CFGDO9)
		)
		(element CFGDO10 1
			(pin CFGDO10 input)
			(conn CFGDO10 CFGDO10 <== PCIE_A1 CFGDO10)
		)
		(element CFGDO11 1
			(pin CFGDO11 input)
			(conn CFGDO11 CFGDO11 <== PCIE_A1 CFGDO11)
		)
		(element CFGDO12 1
			(pin CFGDO12 input)
			(conn CFGDO12 CFGDO12 <== PCIE_A1 CFGDO12)
		)
		(element CFGDO13 1
			(pin CFGDO13 input)
			(conn CFGDO13 CFGDO13 <== PCIE_A1 CFGDO13)
		)
		(element CFGDO14 1
			(pin CFGDO14 input)
			(conn CFGDO14 CFGDO14 <== PCIE_A1 CFGDO14)
		)
		(element CFGDO15 1
			(pin CFGDO15 input)
			(conn CFGDO15 CFGDO15 <== PCIE_A1 CFGDO15)
		)
		(element CFGDO16 1
			(pin CFGDO16 input)
			(conn CFGDO16 CFGDO16 <== PCIE_A1 CFGDO16)
		)
		(element CFGDO17 1
			(pin CFGDO17 input)
			(conn CFGDO17 CFGDO17 <== PCIE_A1 CFGDO17)
		)
		(element CFGDO18 1
			(pin CFGDO18 input)
			(conn CFGDO18 CFGDO18 <== PCIE_A1 CFGDO18)
		)
		(element CFGDO19 1
			(pin CFGDO19 input)
			(conn CFGDO19 CFGDO19 <== PCIE_A1 CFGDO19)
		)
		(element CFGDO20 1
			(pin CFGDO20 input)
			(conn CFGDO20 CFGDO20 <== PCIE_A1 CFGDO20)
		)
		(element CFGDO21 1
			(pin CFGDO21 input)
			(conn CFGDO21 CFGDO21 <== PCIE_A1 CFGDO21)
		)
		(element CFGDO22 1
			(pin CFGDO22 input)
			(conn CFGDO22 CFGDO22 <== PCIE_A1 CFGDO22)
		)
		(element CFGDO23 1
			(pin CFGDO23 input)
			(conn CFGDO23 CFGDO23 <== PCIE_A1 CFGDO23)
		)
		(element CFGDO24 1
			(pin CFGDO24 input)
			(conn CFGDO24 CFGDO24 <== PCIE_A1 CFGDO24)
		)
		(element CFGDO25 1
			(pin CFGDO25 input)
			(conn CFGDO25 CFGDO25 <== PCIE_A1 CFGDO25)
		)
		(element CFGDO26 1
			(pin CFGDO26 input)
			(conn CFGDO26 CFGDO26 <== PCIE_A1 CFGDO26)
		)
		(element CFGDO27 1
			(pin CFGDO27 input)
			(conn CFGDO27 CFGDO27 <== PCIE_A1 CFGDO27)
		)
		(element CFGDO28 1
			(pin CFGDO28 input)
			(conn CFGDO28 CFGDO28 <== PCIE_A1 CFGDO28)
		)
		(element CFGDO29 1
			(pin CFGDO29 input)
			(conn CFGDO29 CFGDO29 <== PCIE_A1 CFGDO29)
		)
		(element CFGDO30 1
			(pin CFGDO30 input)
			(conn CFGDO30 CFGDO30 <== PCIE_A1 CFGDO30)
		)
		(element CFGDO31 1
			(pin CFGDO31 input)
			(conn CFGDO31 CFGDO31 <== PCIE_A1 CFGDO31)
		)
		(element CFGDSN0 1
			(pin CFGDSN0 output)
			(conn CFGDSN0 CFGDSN0 ==> PCIE_A1 CFGDSN0)
		)
		(element CFGDSN1 1
			(pin CFGDSN1 output)
			(conn CFGDSN1 CFGDSN1 ==> PCIE_A1 CFGDSN1)
		)
		(element CFGDSN2 1
			(pin CFGDSN2 output)
			(conn CFGDSN2 CFGDSN2 ==> PCIE_A1 CFGDSN2)
		)
		(element CFGDSN3 1
			(pin CFGDSN3 output)
			(conn CFGDSN3 CFGDSN3 ==> PCIE_A1 CFGDSN3)
		)
		(element CFGDSN4 1
			(pin CFGDSN4 output)
			(conn CFGDSN4 CFGDSN4 ==> PCIE_A1 CFGDSN4)
		)
		(element CFGDSN5 1
			(pin CFGDSN5 output)
			(conn CFGDSN5 CFGDSN5 ==> PCIE_A1 CFGDSN5)
		)
		(element CFGDSN6 1
			(pin CFGDSN6 output)
			(conn CFGDSN6 CFGDSN6 ==> PCIE_A1 CFGDSN6)
		)
		(element CFGDSN7 1
			(pin CFGDSN7 output)
			(conn CFGDSN7 CFGDSN7 ==> PCIE_A1 CFGDSN7)
		)
		(element CFGDSN8 1
			(pin CFGDSN8 output)
			(conn CFGDSN8 CFGDSN8 ==> PCIE_A1 CFGDSN8)
		)
		(element CFGDSN9 1
			(pin CFGDSN9 output)
			(conn CFGDSN9 CFGDSN9 ==> PCIE_A1 CFGDSN9)
		)
		(element CFGDSN10 1
			(pin CFGDSN10 output)
			(conn CFGDSN10 CFGDSN10 ==> PCIE_A1 CFGDSN10)
		)
		(element CFGDSN11 1
			(pin CFGDSN11 output)
			(conn CFGDSN11 CFGDSN11 ==> PCIE_A1 CFGDSN11)
		)
		(element CFGDSN12 1
			(pin CFGDSN12 output)
			(conn CFGDSN12 CFGDSN12 ==> PCIE_A1 CFGDSN12)
		)
		(element CFGDSN13 1
			(pin CFGDSN13 output)
			(conn CFGDSN13 CFGDSN13 ==> PCIE_A1 CFGDSN13)
		)
		(element CFGDSN14 1
			(pin CFGDSN14 output)
			(conn CFGDSN14 CFGDSN14 ==> PCIE_A1 CFGDSN14)
		)
		(element CFGDSN15 1
			(pin CFGDSN15 output)
			(conn CFGDSN15 CFGDSN15 ==> PCIE_A1 CFGDSN15)
		)
		(element CFGDSN16 1
			(pin CFGDSN16 output)
			(conn CFGDSN16 CFGDSN16 ==> PCIE_A1 CFGDSN16)
		)
		(element CFGDSN17 1
			(pin CFGDSN17 output)
			(conn CFGDSN17 CFGDSN17 ==> PCIE_A1 CFGDSN17)
		)
		(element CFGDSN18 1
			(pin CFGDSN18 output)
			(conn CFGDSN18 CFGDSN18 ==> PCIE_A1 CFGDSN18)
		)
		(element CFGDSN19 1
			(pin CFGDSN19 output)
			(conn CFGDSN19 CFGDSN19 ==> PCIE_A1 CFGDSN19)
		)
		(element CFGDSN20 1
			(pin CFGDSN20 output)
			(conn CFGDSN20 CFGDSN20 ==> PCIE_A1 CFGDSN20)
		)
		(element CFGDSN21 1
			(pin CFGDSN21 output)
			(conn CFGDSN21 CFGDSN21 ==> PCIE_A1 CFGDSN21)
		)
		(element CFGDSN22 1
			(pin CFGDSN22 output)
			(conn CFGDSN22 CFGDSN22 ==> PCIE_A1 CFGDSN22)
		)
		(element CFGDSN23 1
			(pin CFGDSN23 output)
			(conn CFGDSN23 CFGDSN23 ==> PCIE_A1 CFGDSN23)
		)
		(element CFGDSN24 1
			(pin CFGDSN24 output)
			(conn CFGDSN24 CFGDSN24 ==> PCIE_A1 CFGDSN24)
		)
		(element CFGDSN25 1
			(pin CFGDSN25 output)
			(conn CFGDSN25 CFGDSN25 ==> PCIE_A1 CFGDSN25)
		)
		(element CFGDSN26 1
			(pin CFGDSN26 output)
			(conn CFGDSN26 CFGDSN26 ==> PCIE_A1 CFGDSN26)
		)
		(element CFGDSN27 1
			(pin CFGDSN27 output)
			(conn CFGDSN27 CFGDSN27 ==> PCIE_A1 CFGDSN27)
		)
		(element CFGDSN28 1
			(pin CFGDSN28 output)
			(conn CFGDSN28 CFGDSN28 ==> PCIE_A1 CFGDSN28)
		)
		(element CFGDSN29 1
			(pin CFGDSN29 output)
			(conn CFGDSN29 CFGDSN29 ==> PCIE_A1 CFGDSN29)
		)
		(element CFGDSN30 1
			(pin CFGDSN30 output)
			(conn CFGDSN30 CFGDSN30 ==> PCIE_A1 CFGDSN30)
		)
		(element CFGDSN31 1
			(pin CFGDSN31 output)
			(conn CFGDSN31 CFGDSN31 ==> PCIE_A1 CFGDSN31)
		)
		(element CFGDSN32 1
			(pin CFGDSN32 output)
			(conn CFGDSN32 CFGDSN32 ==> PCIE_A1 CFGDSN32)
		)
		(element CFGDSN33 1
			(pin CFGDSN33 output)
			(conn CFGDSN33 CFGDSN33 ==> PCIE_A1 CFGDSN33)
		)
		(element CFGDSN34 1
			(pin CFGDSN34 output)
			(conn CFGDSN34 CFGDSN34 ==> PCIE_A1 CFGDSN34)
		)
		(element CFGDSN35 1
			(pin CFGDSN35 output)
			(conn CFGDSN35 CFGDSN35 ==> PCIE_A1 CFGDSN35)
		)
		(element CFGDSN36 1
			(pin CFGDSN36 output)
			(conn CFGDSN36 CFGDSN36 ==> PCIE_A1 CFGDSN36)
		)
		(element CFGDSN37 1
			(pin CFGDSN37 output)
			(conn CFGDSN37 CFGDSN37 ==> PCIE_A1 CFGDSN37)
		)
		(element CFGDSN38 1
			(pin CFGDSN38 output)
			(conn CFGDSN38 CFGDSN38 ==> PCIE_A1 CFGDSN38)
		)
		(element CFGDSN39 1
			(pin CFGDSN39 output)
			(conn CFGDSN39 CFGDSN39 ==> PCIE_A1 CFGDSN39)
		)
		(element CFGDSN40 1
			(pin CFGDSN40 output)
			(conn CFGDSN40 CFGDSN40 ==> PCIE_A1 CFGDSN40)
		)
		(element CFGDSN41 1
			(pin CFGDSN41 output)
			(conn CFGDSN41 CFGDSN41 ==> PCIE_A1 CFGDSN41)
		)
		(element CFGDSN42 1
			(pin CFGDSN42 output)
			(conn CFGDSN42 CFGDSN42 ==> PCIE_A1 CFGDSN42)
		)
		(element CFGDSN43 1
			(pin CFGDSN43 output)
			(conn CFGDSN43 CFGDSN43 ==> PCIE_A1 CFGDSN43)
		)
		(element CFGDSN44 1
			(pin CFGDSN44 output)
			(conn CFGDSN44 CFGDSN44 ==> PCIE_A1 CFGDSN44)
		)
		(element CFGDSN45 1
			(pin CFGDSN45 output)
			(conn CFGDSN45 CFGDSN45 ==> PCIE_A1 CFGDSN45)
		)
		(element CFGDSN46 1
			(pin CFGDSN46 output)
			(conn CFGDSN46 CFGDSN46 ==> PCIE_A1 CFGDSN46)
		)
		(element CFGDSN47 1
			(pin CFGDSN47 output)
			(conn CFGDSN47 CFGDSN47 ==> PCIE_A1 CFGDSN47)
		)
		(element CFGDSN48 1
			(pin CFGDSN48 output)
			(conn CFGDSN48 CFGDSN48 ==> PCIE_A1 CFGDSN48)
		)
		(element CFGDSN49 1
			(pin CFGDSN49 output)
			(conn CFGDSN49 CFGDSN49 ==> PCIE_A1 CFGDSN49)
		)
		(element CFGDSN50 1
			(pin CFGDSN50 output)
			(conn CFGDSN50 CFGDSN50 ==> PCIE_A1 CFGDSN50)
		)
		(element CFGDSN51 1
			(pin CFGDSN51 output)
			(conn CFGDSN51 CFGDSN51 ==> PCIE_A1 CFGDSN51)
		)
		(element CFGDSN52 1
			(pin CFGDSN52 output)
			(conn CFGDSN52 CFGDSN52 ==> PCIE_A1 CFGDSN52)
		)
		(element CFGDSN53 1
			(pin CFGDSN53 output)
			(conn CFGDSN53 CFGDSN53 ==> PCIE_A1 CFGDSN53)
		)
		(element CFGDSN54 1
			(pin CFGDSN54 output)
			(conn CFGDSN54 CFGDSN54 ==> PCIE_A1 CFGDSN54)
		)
		(element CFGDSN55 1
			(pin CFGDSN55 output)
			(conn CFGDSN55 CFGDSN55 ==> PCIE_A1 CFGDSN55)
		)
		(element CFGDSN56 1
			(pin CFGDSN56 output)
			(conn CFGDSN56 CFGDSN56 ==> PCIE_A1 CFGDSN56)
		)
		(element CFGDSN57 1
			(pin CFGDSN57 output)
			(conn CFGDSN57 CFGDSN57 ==> PCIE_A1 CFGDSN57)
		)
		(element CFGDSN58 1
			(pin CFGDSN58 output)
			(conn CFGDSN58 CFGDSN58 ==> PCIE_A1 CFGDSN58)
		)
		(element CFGDSN59 1
			(pin CFGDSN59 output)
			(conn CFGDSN59 CFGDSN59 ==> PCIE_A1 CFGDSN59)
		)
		(element CFGDSN60 1
			(pin CFGDSN60 output)
			(conn CFGDSN60 CFGDSN60 ==> PCIE_A1 CFGDSN60)
		)
		(element CFGDSN61 1
			(pin CFGDSN61 output)
			(conn CFGDSN61 CFGDSN61 ==> PCIE_A1 CFGDSN61)
		)
		(element CFGDSN62 1
			(pin CFGDSN62 output)
			(conn CFGDSN62 CFGDSN62 ==> PCIE_A1 CFGDSN62)
		)
		(element CFGDSN63 1
			(pin CFGDSN63 output)
			(conn CFGDSN63 CFGDSN63 ==> PCIE_A1 CFGDSN63)
		)
		(element CFGDWADDR0 1
			(pin CFGDWADDR0 output)
			(conn CFGDWADDR0 CFGDWADDR0 ==> PCIE_A1 CFGDWADDR0)
		)
		(element CFGDWADDR1 1
			(pin CFGDWADDR1 output)
			(conn CFGDWADDR1 CFGDWADDR1 ==> PCIE_A1 CFGDWADDR1)
		)
		(element CFGDWADDR2 1
			(pin CFGDWADDR2 output)
			(conn CFGDWADDR2 CFGDWADDR2 ==> PCIE_A1 CFGDWADDR2)
		)
		(element CFGDWADDR3 1
			(pin CFGDWADDR3 output)
			(conn CFGDWADDR3 CFGDWADDR3 ==> PCIE_A1 CFGDWADDR3)
		)
		(element CFGDWADDR4 1
			(pin CFGDWADDR4 output)
			(conn CFGDWADDR4 CFGDWADDR4 ==> PCIE_A1 CFGDWADDR4)
		)
		(element CFGDWADDR5 1
			(pin CFGDWADDR5 output)
			(conn CFGDWADDR5 CFGDWADDR5 ==> PCIE_A1 CFGDWADDR5)
		)
		(element CFGDWADDR6 1
			(pin CFGDWADDR6 output)
			(conn CFGDWADDR6 CFGDWADDR6 ==> PCIE_A1 CFGDWADDR6)
		)
		(element CFGDWADDR7 1
			(pin CFGDWADDR7 output)
			(conn CFGDWADDR7 CFGDWADDR7 ==> PCIE_A1 CFGDWADDR7)
		)
		(element CFGDWADDR8 1
			(pin CFGDWADDR8 output)
			(conn CFGDWADDR8 CFGDWADDR8 ==> PCIE_A1 CFGDWADDR8)
		)
		(element CFGDWADDR9 1
			(pin CFGDWADDR9 output)
			(conn CFGDWADDR9 CFGDWADDR9 ==> PCIE_A1 CFGDWADDR9)
		)
		(element CFGERRCORN 1
			(pin CFGERRCORN output)
			(conn CFGERRCORN CFGERRCORN ==> PCIE_A1 CFGERRCORN)
		)
		(element CFGERRCPLABORTN 1
			(pin CFGERRCPLABORTN output)
			(conn CFGERRCPLABORTN CFGERRCPLABORTN ==> PCIE_A1 CFGERRCPLABORTN)
		)
		(element CFGERRCPLRDYN 1
			(pin CFGERRCPLRDYN input)
			(conn CFGERRCPLRDYN CFGERRCPLRDYN <== PCIE_A1 CFGERRCPLRDYN)
		)
		(element CFGERRCPLTIMEOUTN 1
			(pin CFGERRCPLTIMEOUTN output)
			(conn CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN ==> PCIE_A1 CFGERRCPLTIMEOUTN)
		)
		(element CFGERRECRCN 1
			(pin CFGERRECRCN output)
			(conn CFGERRECRCN CFGERRECRCN ==> PCIE_A1 CFGERRECRCN)
		)
		(element CFGERRLOCKEDN 1
			(pin CFGERRLOCKEDN output)
			(conn CFGERRLOCKEDN CFGERRLOCKEDN ==> PCIE_A1 CFGERRLOCKEDN)
		)
		(element CFGERRPOSTEDN 1
			(pin CFGERRPOSTEDN output)
			(conn CFGERRPOSTEDN CFGERRPOSTEDN ==> PCIE_A1 CFGERRPOSTEDN)
		)
		(element CFGERRTLPCPLHEADER0 1
			(pin CFGERRTLPCPLHEADER0 output)
			(conn CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0 ==> PCIE_A1 CFGERRTLPCPLHEADER0)
		)
		(element CFGERRTLPCPLHEADER1 1
			(pin CFGERRTLPCPLHEADER1 output)
			(conn CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1 ==> PCIE_A1 CFGERRTLPCPLHEADER1)
		)
		(element CFGERRTLPCPLHEADER2 1
			(pin CFGERRTLPCPLHEADER2 output)
			(conn CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2 ==> PCIE_A1 CFGERRTLPCPLHEADER2)
		)
		(element CFGERRTLPCPLHEADER3 1
			(pin CFGERRTLPCPLHEADER3 output)
			(conn CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3 ==> PCIE_A1 CFGERRTLPCPLHEADER3)
		)
		(element CFGERRTLPCPLHEADER4 1
			(pin CFGERRTLPCPLHEADER4 output)
			(conn CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4 ==> PCIE_A1 CFGERRTLPCPLHEADER4)
		)
		(element CFGERRTLPCPLHEADER5 1
			(pin CFGERRTLPCPLHEADER5 output)
			(conn CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5 ==> PCIE_A1 CFGERRTLPCPLHEADER5)
		)
		(element CFGERRTLPCPLHEADER6 1
			(pin CFGERRTLPCPLHEADER6 output)
			(conn CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6 ==> PCIE_A1 CFGERRTLPCPLHEADER6)
		)
		(element CFGERRTLPCPLHEADER7 1
			(pin CFGERRTLPCPLHEADER7 output)
			(conn CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7 ==> PCIE_A1 CFGERRTLPCPLHEADER7)
		)
		(element CFGERRTLPCPLHEADER8 1
			(pin CFGERRTLPCPLHEADER8 output)
			(conn CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8 ==> PCIE_A1 CFGERRTLPCPLHEADER8)
		)
		(element CFGERRTLPCPLHEADER9 1
			(pin CFGERRTLPCPLHEADER9 output)
			(conn CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9 ==> PCIE_A1 CFGERRTLPCPLHEADER9)
		)
		(element CFGERRTLPCPLHEADER10 1
			(pin CFGERRTLPCPLHEADER10 output)
			(conn CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10 ==> PCIE_A1 CFGERRTLPCPLHEADER10)
		)
		(element CFGERRTLPCPLHEADER11 1
			(pin CFGERRTLPCPLHEADER11 output)
			(conn CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11 ==> PCIE_A1 CFGERRTLPCPLHEADER11)
		)
		(element CFGERRTLPCPLHEADER12 1
			(pin CFGERRTLPCPLHEADER12 output)
			(conn CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12 ==> PCIE_A1 CFGERRTLPCPLHEADER12)
		)
		(element CFGERRTLPCPLHEADER13 1
			(pin CFGERRTLPCPLHEADER13 output)
			(conn CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13 ==> PCIE_A1 CFGERRTLPCPLHEADER13)
		)
		(element CFGERRTLPCPLHEADER14 1
			(pin CFGERRTLPCPLHEADER14 output)
			(conn CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14 ==> PCIE_A1 CFGERRTLPCPLHEADER14)
		)
		(element CFGERRTLPCPLHEADER15 1
			(pin CFGERRTLPCPLHEADER15 output)
			(conn CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15 ==> PCIE_A1 CFGERRTLPCPLHEADER15)
		)
		(element CFGERRTLPCPLHEADER16 1
			(pin CFGERRTLPCPLHEADER16 output)
			(conn CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16 ==> PCIE_A1 CFGERRTLPCPLHEADER16)
		)
		(element CFGERRTLPCPLHEADER17 1
			(pin CFGERRTLPCPLHEADER17 output)
			(conn CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17 ==> PCIE_A1 CFGERRTLPCPLHEADER17)
		)
		(element CFGERRTLPCPLHEADER18 1
			(pin CFGERRTLPCPLHEADER18 output)
			(conn CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18 ==> PCIE_A1 CFGERRTLPCPLHEADER18)
		)
		(element CFGERRTLPCPLHEADER19 1
			(pin CFGERRTLPCPLHEADER19 output)
			(conn CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19 ==> PCIE_A1 CFGERRTLPCPLHEADER19)
		)
		(element CFGERRTLPCPLHEADER20 1
			(pin CFGERRTLPCPLHEADER20 output)
			(conn CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20 ==> PCIE_A1 CFGERRTLPCPLHEADER20)
		)
		(element CFGERRTLPCPLHEADER21 1
			(pin CFGERRTLPCPLHEADER21 output)
			(conn CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21 ==> PCIE_A1 CFGERRTLPCPLHEADER21)
		)
		(element CFGERRTLPCPLHEADER22 1
			(pin CFGERRTLPCPLHEADER22 output)
			(conn CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22 ==> PCIE_A1 CFGERRTLPCPLHEADER22)
		)
		(element CFGERRTLPCPLHEADER23 1
			(pin CFGERRTLPCPLHEADER23 output)
			(conn CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23 ==> PCIE_A1 CFGERRTLPCPLHEADER23)
		)
		(element CFGERRTLPCPLHEADER24 1
			(pin CFGERRTLPCPLHEADER24 output)
			(conn CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24 ==> PCIE_A1 CFGERRTLPCPLHEADER24)
		)
		(element CFGERRTLPCPLHEADER25 1
			(pin CFGERRTLPCPLHEADER25 output)
			(conn CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25 ==> PCIE_A1 CFGERRTLPCPLHEADER25)
		)
		(element CFGERRTLPCPLHEADER26 1
			(pin CFGERRTLPCPLHEADER26 output)
			(conn CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26 ==> PCIE_A1 CFGERRTLPCPLHEADER26)
		)
		(element CFGERRTLPCPLHEADER27 1
			(pin CFGERRTLPCPLHEADER27 output)
			(conn CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27 ==> PCIE_A1 CFGERRTLPCPLHEADER27)
		)
		(element CFGERRTLPCPLHEADER28 1
			(pin CFGERRTLPCPLHEADER28 output)
			(conn CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28 ==> PCIE_A1 CFGERRTLPCPLHEADER28)
		)
		(element CFGERRTLPCPLHEADER29 1
			(pin CFGERRTLPCPLHEADER29 output)
			(conn CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29 ==> PCIE_A1 CFGERRTLPCPLHEADER29)
		)
		(element CFGERRTLPCPLHEADER30 1
			(pin CFGERRTLPCPLHEADER30 output)
			(conn CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30 ==> PCIE_A1 CFGERRTLPCPLHEADER30)
		)
		(element CFGERRTLPCPLHEADER31 1
			(pin CFGERRTLPCPLHEADER31 output)
			(conn CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31 ==> PCIE_A1 CFGERRTLPCPLHEADER31)
		)
		(element CFGERRTLPCPLHEADER32 1
			(pin CFGERRTLPCPLHEADER32 output)
			(conn CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32 ==> PCIE_A1 CFGERRTLPCPLHEADER32)
		)
		(element CFGERRTLPCPLHEADER33 1
			(pin CFGERRTLPCPLHEADER33 output)
			(conn CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33 ==> PCIE_A1 CFGERRTLPCPLHEADER33)
		)
		(element CFGERRTLPCPLHEADER34 1
			(pin CFGERRTLPCPLHEADER34 output)
			(conn CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34 ==> PCIE_A1 CFGERRTLPCPLHEADER34)
		)
		(element CFGERRTLPCPLHEADER35 1
			(pin CFGERRTLPCPLHEADER35 output)
			(conn CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35 ==> PCIE_A1 CFGERRTLPCPLHEADER35)
		)
		(element CFGERRTLPCPLHEADER36 1
			(pin CFGERRTLPCPLHEADER36 output)
			(conn CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36 ==> PCIE_A1 CFGERRTLPCPLHEADER36)
		)
		(element CFGERRTLPCPLHEADER37 1
			(pin CFGERRTLPCPLHEADER37 output)
			(conn CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37 ==> PCIE_A1 CFGERRTLPCPLHEADER37)
		)
		(element CFGERRTLPCPLHEADER38 1
			(pin CFGERRTLPCPLHEADER38 output)
			(conn CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38 ==> PCIE_A1 CFGERRTLPCPLHEADER38)
		)
		(element CFGERRTLPCPLHEADER39 1
			(pin CFGERRTLPCPLHEADER39 output)
			(conn CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39 ==> PCIE_A1 CFGERRTLPCPLHEADER39)
		)
		(element CFGERRTLPCPLHEADER40 1
			(pin CFGERRTLPCPLHEADER40 output)
			(conn CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40 ==> PCIE_A1 CFGERRTLPCPLHEADER40)
		)
		(element CFGERRTLPCPLHEADER41 1
			(pin CFGERRTLPCPLHEADER41 output)
			(conn CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41 ==> PCIE_A1 CFGERRTLPCPLHEADER41)
		)
		(element CFGERRTLPCPLHEADER42 1
			(pin CFGERRTLPCPLHEADER42 output)
			(conn CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42 ==> PCIE_A1 CFGERRTLPCPLHEADER42)
		)
		(element CFGERRTLPCPLHEADER43 1
			(pin CFGERRTLPCPLHEADER43 output)
			(conn CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43 ==> PCIE_A1 CFGERRTLPCPLHEADER43)
		)
		(element CFGERRTLPCPLHEADER44 1
			(pin CFGERRTLPCPLHEADER44 output)
			(conn CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44 ==> PCIE_A1 CFGERRTLPCPLHEADER44)
		)
		(element CFGERRTLPCPLHEADER45 1
			(pin CFGERRTLPCPLHEADER45 output)
			(conn CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45 ==> PCIE_A1 CFGERRTLPCPLHEADER45)
		)
		(element CFGERRTLPCPLHEADER46 1
			(pin CFGERRTLPCPLHEADER46 output)
			(conn CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46 ==> PCIE_A1 CFGERRTLPCPLHEADER46)
		)
		(element CFGERRTLPCPLHEADER47 1
			(pin CFGERRTLPCPLHEADER47 output)
			(conn CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47 ==> PCIE_A1 CFGERRTLPCPLHEADER47)
		)
		(element CFGERRURN 1
			(pin CFGERRURN output)
			(conn CFGERRURN CFGERRURN ==> PCIE_A1 CFGERRURN)
		)
		(element CFGFUNCTIONNUMBER0 1
			(pin CFGFUNCTIONNUMBER0 input)
			(conn CFGFUNCTIONNUMBER0 CFGFUNCTIONNUMBER0 <== PCIE_A1 CFGFUNCTIONNUMBER0)
		)
		(element CFGFUNCTIONNUMBER1 1
			(pin CFGFUNCTIONNUMBER1 input)
			(conn CFGFUNCTIONNUMBER1 CFGFUNCTIONNUMBER1 <== PCIE_A1 CFGFUNCTIONNUMBER1)
		)
		(element CFGFUNCTIONNUMBER2 1
			(pin CFGFUNCTIONNUMBER2 input)
			(conn CFGFUNCTIONNUMBER2 CFGFUNCTIONNUMBER2 <== PCIE_A1 CFGFUNCTIONNUMBER2)
		)
		(element CFGINTERRUPTASSERTN 1
			(pin CFGINTERRUPTASSERTN output)
			(conn CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN ==> PCIE_A1 CFGINTERRUPTASSERTN)
		)
		(element CFGINTERRUPTDI0 1
			(pin CFGINTERRUPTDI0 output)
			(conn CFGINTERRUPTDI0 CFGINTERRUPTDI0 ==> PCIE_A1 CFGINTERRUPTDI0)
		)
		(element CFGINTERRUPTDI1 1
			(pin CFGINTERRUPTDI1 output)
			(conn CFGINTERRUPTDI1 CFGINTERRUPTDI1 ==> PCIE_A1 CFGINTERRUPTDI1)
		)
		(element CFGINTERRUPTDI2 1
			(pin CFGINTERRUPTDI2 output)
			(conn CFGINTERRUPTDI2 CFGINTERRUPTDI2 ==> PCIE_A1 CFGINTERRUPTDI2)
		)
		(element CFGINTERRUPTDI3 1
			(pin CFGINTERRUPTDI3 output)
			(conn CFGINTERRUPTDI3 CFGINTERRUPTDI3 ==> PCIE_A1 CFGINTERRUPTDI3)
		)
		(element CFGINTERRUPTDI4 1
			(pin CFGINTERRUPTDI4 output)
			(conn CFGINTERRUPTDI4 CFGINTERRUPTDI4 ==> PCIE_A1 CFGINTERRUPTDI4)
		)
		(element CFGINTERRUPTDI5 1
			(pin CFGINTERRUPTDI5 output)
			(conn CFGINTERRUPTDI5 CFGINTERRUPTDI5 ==> PCIE_A1 CFGINTERRUPTDI5)
		)
		(element CFGINTERRUPTDI6 1
			(pin CFGINTERRUPTDI6 output)
			(conn CFGINTERRUPTDI6 CFGINTERRUPTDI6 ==> PCIE_A1 CFGINTERRUPTDI6)
		)
		(element CFGINTERRUPTDI7 1
			(pin CFGINTERRUPTDI7 output)
			(conn CFGINTERRUPTDI7 CFGINTERRUPTDI7 ==> PCIE_A1 CFGINTERRUPTDI7)
		)
		(element CFGINTERRUPTDO0 1
			(pin CFGINTERRUPTDO0 input)
			(conn CFGINTERRUPTDO0 CFGINTERRUPTDO0 <== PCIE_A1 CFGINTERRUPTDO0)
		)
		(element CFGINTERRUPTDO1 1
			(pin CFGINTERRUPTDO1 input)
			(conn CFGINTERRUPTDO1 CFGINTERRUPTDO1 <== PCIE_A1 CFGINTERRUPTDO1)
		)
		(element CFGINTERRUPTDO2 1
			(pin CFGINTERRUPTDO2 input)
			(conn CFGINTERRUPTDO2 CFGINTERRUPTDO2 <== PCIE_A1 CFGINTERRUPTDO2)
		)
		(element CFGINTERRUPTDO3 1
			(pin CFGINTERRUPTDO3 input)
			(conn CFGINTERRUPTDO3 CFGINTERRUPTDO3 <== PCIE_A1 CFGINTERRUPTDO3)
		)
		(element CFGINTERRUPTDO4 1
			(pin CFGINTERRUPTDO4 input)
			(conn CFGINTERRUPTDO4 CFGINTERRUPTDO4 <== PCIE_A1 CFGINTERRUPTDO4)
		)
		(element CFGINTERRUPTDO5 1
			(pin CFGINTERRUPTDO5 input)
			(conn CFGINTERRUPTDO5 CFGINTERRUPTDO5 <== PCIE_A1 CFGINTERRUPTDO5)
		)
		(element CFGINTERRUPTDO6 1
			(pin CFGINTERRUPTDO6 input)
			(conn CFGINTERRUPTDO6 CFGINTERRUPTDO6 <== PCIE_A1 CFGINTERRUPTDO6)
		)
		(element CFGINTERRUPTDO7 1
			(pin CFGINTERRUPTDO7 input)
			(conn CFGINTERRUPTDO7 CFGINTERRUPTDO7 <== PCIE_A1 CFGINTERRUPTDO7)
		)
		(element CFGINTERRUPTMMENABLE0 1
			(pin CFGINTERRUPTMMENABLE0 input)
			(conn CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0 <== PCIE_A1 CFGINTERRUPTMMENABLE0)
		)
		(element CFGINTERRUPTMMENABLE1 1
			(pin CFGINTERRUPTMMENABLE1 input)
			(conn CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1 <== PCIE_A1 CFGINTERRUPTMMENABLE1)
		)
		(element CFGINTERRUPTMMENABLE2 1
			(pin CFGINTERRUPTMMENABLE2 input)
			(conn CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2 <== PCIE_A1 CFGINTERRUPTMMENABLE2)
		)
		(element CFGINTERRUPTMSIENABLE 1
			(pin CFGINTERRUPTMSIENABLE input)
			(conn CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE <== PCIE_A1 CFGINTERRUPTMSIENABLE)
		)
		(element CFGINTERRUPTN 1
			(pin CFGINTERRUPTN output)
			(conn CFGINTERRUPTN CFGINTERRUPTN ==> PCIE_A1 CFGINTERRUPTN)
		)
		(element CFGINTERRUPTRDYN 1
			(pin CFGINTERRUPTRDYN input)
			(conn CFGINTERRUPTRDYN CFGINTERRUPTRDYN <== PCIE_A1 CFGINTERRUPTRDYN)
		)
		(element CFGLINKCONTOLRCB 1
			(pin CFGLINKCONTOLRCB input)
			(conn CFGLINKCONTOLRCB CFGLINKCONTOLRCB <== PCIE_A1 CFGLINKCONTOLRCB)
		)
		(element CFGLINKCONTROLASPMCONTROL0 1
			(pin CFGLINKCONTROLASPMCONTROL0 input)
			(conn CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0 <== PCIE_A1 CFGLINKCONTROLASPMCONTROL0)
		)
		(element CFGLINKCONTROLASPMCONTROL1 1
			(pin CFGLINKCONTROLASPMCONTROL1 input)
			(conn CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1 <== PCIE_A1 CFGLINKCONTROLASPMCONTROL1)
		)
		(element CFGLINKCONTROLCOMMONCLOCK 1
			(pin CFGLINKCONTROLCOMMONCLOCK input)
			(conn CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK <== PCIE_A1 CFGLINKCONTROLCOMMONCLOCK)
		)
		(element CFGLINKCONTROLEXTENDEDSYNC 1
			(pin CFGLINKCONTROLEXTENDEDSYNC input)
			(conn CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC <== PCIE_A1 CFGLINKCONTROLEXTENDEDSYNC)
		)
		(element CFGLTSSMSTATE0 1
			(pin CFGLTSSMSTATE0 input)
			(conn CFGLTSSMSTATE0 CFGLTSSMSTATE0 <== PCIE_A1 CFGLTSSMSTATE0)
		)
		(element CFGLTSSMSTATE1 1
			(pin CFGLTSSMSTATE1 input)
			(conn CFGLTSSMSTATE1 CFGLTSSMSTATE1 <== PCIE_A1 CFGLTSSMSTATE1)
		)
		(element CFGLTSSMSTATE2 1
			(pin CFGLTSSMSTATE2 input)
			(conn CFGLTSSMSTATE2 CFGLTSSMSTATE2 <== PCIE_A1 CFGLTSSMSTATE2)
		)
		(element CFGLTSSMSTATE3 1
			(pin CFGLTSSMSTATE3 input)
			(conn CFGLTSSMSTATE3 CFGLTSSMSTATE3 <== PCIE_A1 CFGLTSSMSTATE3)
		)
		(element CFGLTSSMSTATE4 1
			(pin CFGLTSSMSTATE4 input)
			(conn CFGLTSSMSTATE4 CFGLTSSMSTATE4 <== PCIE_A1 CFGLTSSMSTATE4)
		)
		(element CFGPCIELINKSTATEN0 1
			(pin CFGPCIELINKSTATEN0 input)
			(conn CFGPCIELINKSTATEN0 CFGPCIELINKSTATEN0 <== PCIE_A1 CFGPCIELINKSTATEN0)
		)
		(element CFGPCIELINKSTATEN1 1
			(pin CFGPCIELINKSTATEN1 input)
			(conn CFGPCIELINKSTATEN1 CFGPCIELINKSTATEN1 <== PCIE_A1 CFGPCIELINKSTATEN1)
		)
		(element CFGPCIELINKSTATEN2 1
			(pin CFGPCIELINKSTATEN2 input)
			(conn CFGPCIELINKSTATEN2 CFGPCIELINKSTATEN2 <== PCIE_A1 CFGPCIELINKSTATEN2)
		)
		(element CFGPMWAKEN 1
			(pin CFGPMWAKEN output)
			(conn CFGPMWAKEN CFGPMWAKEN ==> PCIE_A1 CFGPMWAKEN)
		)
		(element CFGRDENN 1
			(pin CFGRDENN output)
			(conn CFGRDENN CFGRDENN ==> PCIE_A1 CFGRDENN)
		)
		(element CFGRDWRDONEN 1
			(pin CFGRDWRDONEN input)
			(conn CFGRDWRDONEN CFGRDWRDONEN <== PCIE_A1 CFGRDWRDONEN)
		)
		(element CFGREVID0 1
			(pin CFGREVID0 output)
			(conn CFGREVID0 CFGREVID0 ==> PCIE_A1 CFGREVID0)
		)
		(element CFGREVID1 1
			(pin CFGREVID1 output)
			(conn CFGREVID1 CFGREVID1 ==> PCIE_A1 CFGREVID1)
		)
		(element CFGREVID2 1
			(pin CFGREVID2 output)
			(conn CFGREVID2 CFGREVID2 ==> PCIE_A1 CFGREVID2)
		)
		(element CFGREVID3 1
			(pin CFGREVID3 output)
			(conn CFGREVID3 CFGREVID3 ==> PCIE_A1 CFGREVID3)
		)
		(element CFGREVID4 1
			(pin CFGREVID4 output)
			(conn CFGREVID4 CFGREVID4 ==> PCIE_A1 CFGREVID4)
		)
		(element CFGREVID5 1
			(pin CFGREVID5 output)
			(conn CFGREVID5 CFGREVID5 ==> PCIE_A1 CFGREVID5)
		)
		(element CFGREVID6 1
			(pin CFGREVID6 output)
			(conn CFGREVID6 CFGREVID6 ==> PCIE_A1 CFGREVID6)
		)
		(element CFGREVID7 1
			(pin CFGREVID7 output)
			(conn CFGREVID7 CFGREVID7 ==> PCIE_A1 CFGREVID7)
		)
		(element CFGSUBSYSID0 1
			(pin CFGSUBSYSID0 output)
			(conn CFGSUBSYSID0 CFGSUBSYSID0 ==> PCIE_A1 CFGSUBSYSID0)
		)
		(element CFGSUBSYSID1 1
			(pin CFGSUBSYSID1 output)
			(conn CFGSUBSYSID1 CFGSUBSYSID1 ==> PCIE_A1 CFGSUBSYSID1)
		)
		(element CFGSUBSYSID2 1
			(pin CFGSUBSYSID2 output)
			(conn CFGSUBSYSID2 CFGSUBSYSID2 ==> PCIE_A1 CFGSUBSYSID2)
		)
		(element CFGSUBSYSID3 1
			(pin CFGSUBSYSID3 output)
			(conn CFGSUBSYSID3 CFGSUBSYSID3 ==> PCIE_A1 CFGSUBSYSID3)
		)
		(element CFGSUBSYSID4 1
			(pin CFGSUBSYSID4 output)
			(conn CFGSUBSYSID4 CFGSUBSYSID4 ==> PCIE_A1 CFGSUBSYSID4)
		)
		(element CFGSUBSYSID5 1
			(pin CFGSUBSYSID5 output)
			(conn CFGSUBSYSID5 CFGSUBSYSID5 ==> PCIE_A1 CFGSUBSYSID5)
		)
		(element CFGSUBSYSID6 1
			(pin CFGSUBSYSID6 output)
			(conn CFGSUBSYSID6 CFGSUBSYSID6 ==> PCIE_A1 CFGSUBSYSID6)
		)
		(element CFGSUBSYSID7 1
			(pin CFGSUBSYSID7 output)
			(conn CFGSUBSYSID7 CFGSUBSYSID7 ==> PCIE_A1 CFGSUBSYSID7)
		)
		(element CFGSUBSYSID8 1
			(pin CFGSUBSYSID8 output)
			(conn CFGSUBSYSID8 CFGSUBSYSID8 ==> PCIE_A1 CFGSUBSYSID8)
		)
		(element CFGSUBSYSID9 1
			(pin CFGSUBSYSID9 output)
			(conn CFGSUBSYSID9 CFGSUBSYSID9 ==> PCIE_A1 CFGSUBSYSID9)
		)
		(element CFGSUBSYSID10 1
			(pin CFGSUBSYSID10 output)
			(conn CFGSUBSYSID10 CFGSUBSYSID10 ==> PCIE_A1 CFGSUBSYSID10)
		)
		(element CFGSUBSYSID11 1
			(pin CFGSUBSYSID11 output)
			(conn CFGSUBSYSID11 CFGSUBSYSID11 ==> PCIE_A1 CFGSUBSYSID11)
		)
		(element CFGSUBSYSID12 1
			(pin CFGSUBSYSID12 output)
			(conn CFGSUBSYSID12 CFGSUBSYSID12 ==> PCIE_A1 CFGSUBSYSID12)
		)
		(element CFGSUBSYSID13 1
			(pin CFGSUBSYSID13 output)
			(conn CFGSUBSYSID13 CFGSUBSYSID13 ==> PCIE_A1 CFGSUBSYSID13)
		)
		(element CFGSUBSYSID14 1
			(pin CFGSUBSYSID14 output)
			(conn CFGSUBSYSID14 CFGSUBSYSID14 ==> PCIE_A1 CFGSUBSYSID14)
		)
		(element CFGSUBSYSID15 1
			(pin CFGSUBSYSID15 output)
			(conn CFGSUBSYSID15 CFGSUBSYSID15 ==> PCIE_A1 CFGSUBSYSID15)
		)
		(element CFGSUBSYSVENID0 1
			(pin CFGSUBSYSVENID0 output)
			(conn CFGSUBSYSVENID0 CFGSUBSYSVENID0 ==> PCIE_A1 CFGSUBSYSVENID0)
		)
		(element CFGSUBSYSVENID1 1
			(pin CFGSUBSYSVENID1 output)
			(conn CFGSUBSYSVENID1 CFGSUBSYSVENID1 ==> PCIE_A1 CFGSUBSYSVENID1)
		)
		(element CFGSUBSYSVENID2 1
			(pin CFGSUBSYSVENID2 output)
			(conn CFGSUBSYSVENID2 CFGSUBSYSVENID2 ==> PCIE_A1 CFGSUBSYSVENID2)
		)
		(element CFGSUBSYSVENID3 1
			(pin CFGSUBSYSVENID3 output)
			(conn CFGSUBSYSVENID3 CFGSUBSYSVENID3 ==> PCIE_A1 CFGSUBSYSVENID3)
		)
		(element CFGSUBSYSVENID4 1
			(pin CFGSUBSYSVENID4 output)
			(conn CFGSUBSYSVENID4 CFGSUBSYSVENID4 ==> PCIE_A1 CFGSUBSYSVENID4)
		)
		(element CFGSUBSYSVENID5 1
			(pin CFGSUBSYSVENID5 output)
			(conn CFGSUBSYSVENID5 CFGSUBSYSVENID5 ==> PCIE_A1 CFGSUBSYSVENID5)
		)
		(element CFGSUBSYSVENID6 1
			(pin CFGSUBSYSVENID6 output)
			(conn CFGSUBSYSVENID6 CFGSUBSYSVENID6 ==> PCIE_A1 CFGSUBSYSVENID6)
		)
		(element CFGSUBSYSVENID7 1
			(pin CFGSUBSYSVENID7 output)
			(conn CFGSUBSYSVENID7 CFGSUBSYSVENID7 ==> PCIE_A1 CFGSUBSYSVENID7)
		)
		(element CFGSUBSYSVENID8 1
			(pin CFGSUBSYSVENID8 output)
			(conn CFGSUBSYSVENID8 CFGSUBSYSVENID8 ==> PCIE_A1 CFGSUBSYSVENID8)
		)
		(element CFGSUBSYSVENID9 1
			(pin CFGSUBSYSVENID9 output)
			(conn CFGSUBSYSVENID9 CFGSUBSYSVENID9 ==> PCIE_A1 CFGSUBSYSVENID9)
		)
		(element CFGSUBSYSVENID10 1
			(pin CFGSUBSYSVENID10 output)
			(conn CFGSUBSYSVENID10 CFGSUBSYSVENID10 ==> PCIE_A1 CFGSUBSYSVENID10)
		)
		(element CFGSUBSYSVENID11 1
			(pin CFGSUBSYSVENID11 output)
			(conn CFGSUBSYSVENID11 CFGSUBSYSVENID11 ==> PCIE_A1 CFGSUBSYSVENID11)
		)
		(element CFGSUBSYSVENID12 1
			(pin CFGSUBSYSVENID12 output)
			(conn CFGSUBSYSVENID12 CFGSUBSYSVENID12 ==> PCIE_A1 CFGSUBSYSVENID12)
		)
		(element CFGSUBSYSVENID13 1
			(pin CFGSUBSYSVENID13 output)
			(conn CFGSUBSYSVENID13 CFGSUBSYSVENID13 ==> PCIE_A1 CFGSUBSYSVENID13)
		)
		(element CFGSUBSYSVENID14 1
			(pin CFGSUBSYSVENID14 output)
			(conn CFGSUBSYSVENID14 CFGSUBSYSVENID14 ==> PCIE_A1 CFGSUBSYSVENID14)
		)
		(element CFGSUBSYSVENID15 1
			(pin CFGSUBSYSVENID15 output)
			(conn CFGSUBSYSVENID15 CFGSUBSYSVENID15 ==> PCIE_A1 CFGSUBSYSVENID15)
		)
		(element CFGTOTURNOFFN 1
			(pin CFGTOTURNOFFN input)
			(conn CFGTOTURNOFFN CFGTOTURNOFFN <== PCIE_A1 CFGTOTURNOFFN)
		)
		(element CFGTRNPENDINGN 1
			(pin CFGTRNPENDINGN output)
			(conn CFGTRNPENDINGN CFGTRNPENDINGN ==> PCIE_A1 CFGTRNPENDINGN)
		)
		(element CFGTURNOFFOKN 1
			(pin CFGTURNOFFOKN output)
			(conn CFGTURNOFFOKN CFGTURNOFFOKN ==> PCIE_A1 CFGTURNOFFOKN)
		)
		(element CFGVENID0 1
			(pin CFGVENID0 output)
			(conn CFGVENID0 CFGVENID0 ==> PCIE_A1 CFGVENID0)
		)
		(element CFGVENID1 1
			(pin CFGVENID1 output)
			(conn CFGVENID1 CFGVENID1 ==> PCIE_A1 CFGVENID1)
		)
		(element CFGVENID2 1
			(pin CFGVENID2 output)
			(conn CFGVENID2 CFGVENID2 ==> PCIE_A1 CFGVENID2)
		)
		(element CFGVENID3 1
			(pin CFGVENID3 output)
			(conn CFGVENID3 CFGVENID3 ==> PCIE_A1 CFGVENID3)
		)
		(element CFGVENID4 1
			(pin CFGVENID4 output)
			(conn CFGVENID4 CFGVENID4 ==> PCIE_A1 CFGVENID4)
		)
		(element CFGVENID5 1
			(pin CFGVENID5 output)
			(conn CFGVENID5 CFGVENID5 ==> PCIE_A1 CFGVENID5)
		)
		(element CFGVENID6 1
			(pin CFGVENID6 output)
			(conn CFGVENID6 CFGVENID6 ==> PCIE_A1 CFGVENID6)
		)
		(element CFGVENID7 1
			(pin CFGVENID7 output)
			(conn CFGVENID7 CFGVENID7 ==> PCIE_A1 CFGVENID7)
		)
		(element CFGVENID8 1
			(pin CFGVENID8 output)
			(conn CFGVENID8 CFGVENID8 ==> PCIE_A1 CFGVENID8)
		)
		(element CFGVENID9 1
			(pin CFGVENID9 output)
			(conn CFGVENID9 CFGVENID9 ==> PCIE_A1 CFGVENID9)
		)
		(element CFGVENID10 1
			(pin CFGVENID10 output)
			(conn CFGVENID10 CFGVENID10 ==> PCIE_A1 CFGVENID10)
		)
		(element CFGVENID11 1
			(pin CFGVENID11 output)
			(conn CFGVENID11 CFGVENID11 ==> PCIE_A1 CFGVENID11)
		)
		(element CFGVENID12 1
			(pin CFGVENID12 output)
			(conn CFGVENID12 CFGVENID12 ==> PCIE_A1 CFGVENID12)
		)
		(element CFGVENID13 1
			(pin CFGVENID13 output)
			(conn CFGVENID13 CFGVENID13 ==> PCIE_A1 CFGVENID13)
		)
		(element CFGVENID14 1
			(pin CFGVENID14 output)
			(conn CFGVENID14 CFGVENID14 ==> PCIE_A1 CFGVENID14)
		)
		(element CFGVENID15 1
			(pin CFGVENID15 output)
			(conn CFGVENID15 CFGVENID15 ==> PCIE_A1 CFGVENID15)
		)
		(element CLOCKLOCKED 1
			(pin CLOCKLOCKED output)
			(conn CLOCKLOCKED CLOCKLOCKED ==> PCIE_A1 CLOCKLOCKED)
		)
		(element DBGBADDLLPSTATUS 1
			(pin DBGBADDLLPSTATUS input)
			(conn DBGBADDLLPSTATUS DBGBADDLLPSTATUS <== PCIE_A1 DBGBADDLLPSTATUS)
		)
		(element DBGBADTLPLCRC 1
			(pin DBGBADTLPLCRC input)
			(conn DBGBADTLPLCRC DBGBADTLPLCRC <== PCIE_A1 DBGBADTLPLCRC)
		)
		(element DBGBADTLPSEQNUM 1
			(pin DBGBADTLPSEQNUM input)
			(conn DBGBADTLPSEQNUM DBGBADTLPSEQNUM <== PCIE_A1 DBGBADTLPSEQNUM)
		)
		(element DBGBADTLPSTATUS 1
			(pin DBGBADTLPSTATUS input)
			(conn DBGBADTLPSTATUS DBGBADTLPSTATUS <== PCIE_A1 DBGBADTLPSTATUS)
		)
		(element DBGDLPROTOCOLSTATUS 1
			(pin DBGDLPROTOCOLSTATUS input)
			(conn DBGDLPROTOCOLSTATUS DBGDLPROTOCOLSTATUS <== PCIE_A1 DBGDLPROTOCOLSTATUS)
		)
		(element DBGFCPROTOCOLERRSTATUS 1
			(pin DBGFCPROTOCOLERRSTATUS input)
			(conn DBGFCPROTOCOLERRSTATUS DBGFCPROTOCOLERRSTATUS <== PCIE_A1 DBGFCPROTOCOLERRSTATUS)
		)
		(element DBGMLFRMDLENGTH 1
			(pin DBGMLFRMDLENGTH input)
			(conn DBGMLFRMDLENGTH DBGMLFRMDLENGTH <== PCIE_A1 DBGMLFRMDLENGTH)
		)
		(element DBGMLFRMDMPS 1
			(pin DBGMLFRMDMPS input)
			(conn DBGMLFRMDMPS DBGMLFRMDMPS <== PCIE_A1 DBGMLFRMDMPS)
		)
		(element DBGMLFRMDTCVC 1
			(pin DBGMLFRMDTCVC input)
			(conn DBGMLFRMDTCVC DBGMLFRMDTCVC <== PCIE_A1 DBGMLFRMDTCVC)
		)
		(element DBGMLFRMDTLPSTATUS 1
			(pin DBGMLFRMDTLPSTATUS input)
			(conn DBGMLFRMDTLPSTATUS DBGMLFRMDTLPSTATUS <== PCIE_A1 DBGMLFRMDTLPSTATUS)
		)
		(element DBGMLFRMDUNRECTYPE 1
			(pin DBGMLFRMDUNRECTYPE input)
			(conn DBGMLFRMDUNRECTYPE DBGMLFRMDUNRECTYPE <== PCIE_A1 DBGMLFRMDUNRECTYPE)
		)
		(element DBGPOISTLPSTATUS 1
			(pin DBGPOISTLPSTATUS input)
			(conn DBGPOISTLPSTATUS DBGPOISTLPSTATUS <== PCIE_A1 DBGPOISTLPSTATUS)
		)
		(element DBGRCVROVERFLOWSTATUS 1
			(pin DBGRCVROVERFLOWSTATUS input)
			(conn DBGRCVROVERFLOWSTATUS DBGRCVROVERFLOWSTATUS <== PCIE_A1 DBGRCVROVERFLOWSTATUS)
		)
		(element DBGREGDETECTEDCORRECTABLE 1
			(pin DBGREGDETECTEDCORRECTABLE input)
			(conn DBGREGDETECTEDCORRECTABLE DBGREGDETECTEDCORRECTABLE <== PCIE_A1 DBGREGDETECTEDCORRECTABLE)
		)
		(element DBGREGDETECTEDFATAL 1
			(pin DBGREGDETECTEDFATAL input)
			(conn DBGREGDETECTEDFATAL DBGREGDETECTEDFATAL <== PCIE_A1 DBGREGDETECTEDFATAL)
		)
		(element DBGREGDETECTEDNONFATAL 1
			(pin DBGREGDETECTEDNONFATAL input)
			(conn DBGREGDETECTEDNONFATAL DBGREGDETECTEDNONFATAL <== PCIE_A1 DBGREGDETECTEDNONFATAL)
		)
		(element DBGREGDETECTEDUNSUPPORTED 1
			(pin DBGREGDETECTEDUNSUPPORTED input)
			(conn DBGREGDETECTEDUNSUPPORTED DBGREGDETECTEDUNSUPPORTED <== PCIE_A1 DBGREGDETECTEDUNSUPPORTED)
		)
		(element DBGRPLYROLLOVERSTATUS 1
			(pin DBGRPLYROLLOVERSTATUS input)
			(conn DBGRPLYROLLOVERSTATUS DBGRPLYROLLOVERSTATUS <== PCIE_A1 DBGRPLYROLLOVERSTATUS)
		)
		(element DBGRPLYTIMEOUTSTATUS 1
			(pin DBGRPLYTIMEOUTSTATUS input)
			(conn DBGRPLYTIMEOUTSTATUS DBGRPLYTIMEOUTSTATUS <== PCIE_A1 DBGRPLYTIMEOUTSTATUS)
		)
		(element DBGURNOBARHIT 1
			(pin DBGURNOBARHIT input)
			(conn DBGURNOBARHIT DBGURNOBARHIT <== PCIE_A1 DBGURNOBARHIT)
		)
		(element DBGURPOISCFGWR 1
			(pin DBGURPOISCFGWR input)
			(conn DBGURPOISCFGWR DBGURPOISCFGWR <== PCIE_A1 DBGURPOISCFGWR)
		)
		(element DBGURSTATUS 1
			(pin DBGURSTATUS input)
			(conn DBGURSTATUS DBGURSTATUS <== PCIE_A1 DBGURSTATUS)
		)
		(element DBGURUNSUPMSG 1
			(pin DBGURUNSUPMSG input)
			(conn DBGURUNSUPMSG DBGURUNSUPMSG <== PCIE_A1 DBGURUNSUPMSG)
		)
		(element MGTCLK 1
			(pin MGTCLK output)
			(conn MGTCLK MGTCLK ==> PCIE_A1 MGTCLK)
		)
		(element MIMRXRADDR0 1
			(pin MIMRXRADDR0 input)
			(conn MIMRXRADDR0 MIMRXRADDR0 <== PCIE_A1 MIMRXRADDR0)
		)
		(element MIMRXRADDR1 1
			(pin MIMRXRADDR1 input)
			(conn MIMRXRADDR1 MIMRXRADDR1 <== PCIE_A1 MIMRXRADDR1)
		)
		(element MIMRXRADDR2 1
			(pin MIMRXRADDR2 input)
			(conn MIMRXRADDR2 MIMRXRADDR2 <== PCIE_A1 MIMRXRADDR2)
		)
		(element MIMRXRADDR3 1
			(pin MIMRXRADDR3 input)
			(conn MIMRXRADDR3 MIMRXRADDR3 <== PCIE_A1 MIMRXRADDR3)
		)
		(element MIMRXRADDR4 1
			(pin MIMRXRADDR4 input)
			(conn MIMRXRADDR4 MIMRXRADDR4 <== PCIE_A1 MIMRXRADDR4)
		)
		(element MIMRXRADDR5 1
			(pin MIMRXRADDR5 input)
			(conn MIMRXRADDR5 MIMRXRADDR5 <== PCIE_A1 MIMRXRADDR5)
		)
		(element MIMRXRADDR6 1
			(pin MIMRXRADDR6 input)
			(conn MIMRXRADDR6 MIMRXRADDR6 <== PCIE_A1 MIMRXRADDR6)
		)
		(element MIMRXRADDR7 1
			(pin MIMRXRADDR7 input)
			(conn MIMRXRADDR7 MIMRXRADDR7 <== PCIE_A1 MIMRXRADDR7)
		)
		(element MIMRXRADDR8 1
			(pin MIMRXRADDR8 input)
			(conn MIMRXRADDR8 MIMRXRADDR8 <== PCIE_A1 MIMRXRADDR8)
		)
		(element MIMRXRADDR9 1
			(pin MIMRXRADDR9 input)
			(conn MIMRXRADDR9 MIMRXRADDR9 <== PCIE_A1 MIMRXRADDR9)
		)
		(element MIMRXRADDR10 1
			(pin MIMRXRADDR10 input)
			(conn MIMRXRADDR10 MIMRXRADDR10 <== PCIE_A1 MIMRXRADDR10)
		)
		(element MIMRXRADDR11 1
			(pin MIMRXRADDR11 input)
			(conn MIMRXRADDR11 MIMRXRADDR11 <== PCIE_A1 MIMRXRADDR11)
		)
		(element MIMRXRDATA0 1
			(pin MIMRXRDATA0 output)
			(conn MIMRXRDATA0 MIMRXRDATA0 ==> PCIE_A1 MIMRXRDATA0)
		)
		(element MIMRXRDATA1 1
			(pin MIMRXRDATA1 output)
			(conn MIMRXRDATA1 MIMRXRDATA1 ==> PCIE_A1 MIMRXRDATA1)
		)
		(element MIMRXRDATA2 1
			(pin MIMRXRDATA2 output)
			(conn MIMRXRDATA2 MIMRXRDATA2 ==> PCIE_A1 MIMRXRDATA2)
		)
		(element MIMRXRDATA3 1
			(pin MIMRXRDATA3 output)
			(conn MIMRXRDATA3 MIMRXRDATA3 ==> PCIE_A1 MIMRXRDATA3)
		)
		(element MIMRXRDATA4 1
			(pin MIMRXRDATA4 output)
			(conn MIMRXRDATA4 MIMRXRDATA4 ==> PCIE_A1 MIMRXRDATA4)
		)
		(element MIMRXRDATA5 1
			(pin MIMRXRDATA5 output)
			(conn MIMRXRDATA5 MIMRXRDATA5 ==> PCIE_A1 MIMRXRDATA5)
		)
		(element MIMRXRDATA6 1
			(pin MIMRXRDATA6 output)
			(conn MIMRXRDATA6 MIMRXRDATA6 ==> PCIE_A1 MIMRXRDATA6)
		)
		(element MIMRXRDATA7 1
			(pin MIMRXRDATA7 output)
			(conn MIMRXRDATA7 MIMRXRDATA7 ==> PCIE_A1 MIMRXRDATA7)
		)
		(element MIMRXRDATA8 1
			(pin MIMRXRDATA8 output)
			(conn MIMRXRDATA8 MIMRXRDATA8 ==> PCIE_A1 MIMRXRDATA8)
		)
		(element MIMRXRDATA9 1
			(pin MIMRXRDATA9 output)
			(conn MIMRXRDATA9 MIMRXRDATA9 ==> PCIE_A1 MIMRXRDATA9)
		)
		(element MIMRXRDATA10 1
			(pin MIMRXRDATA10 output)
			(conn MIMRXRDATA10 MIMRXRDATA10 ==> PCIE_A1 MIMRXRDATA10)
		)
		(element MIMRXRDATA11 1
			(pin MIMRXRDATA11 output)
			(conn MIMRXRDATA11 MIMRXRDATA11 ==> PCIE_A1 MIMRXRDATA11)
		)
		(element MIMRXRDATA12 1
			(pin MIMRXRDATA12 output)
			(conn MIMRXRDATA12 MIMRXRDATA12 ==> PCIE_A1 MIMRXRDATA12)
		)
		(element MIMRXRDATA13 1
			(pin MIMRXRDATA13 output)
			(conn MIMRXRDATA13 MIMRXRDATA13 ==> PCIE_A1 MIMRXRDATA13)
		)
		(element MIMRXRDATA14 1
			(pin MIMRXRDATA14 output)
			(conn MIMRXRDATA14 MIMRXRDATA14 ==> PCIE_A1 MIMRXRDATA14)
		)
		(element MIMRXRDATA15 1
			(pin MIMRXRDATA15 output)
			(conn MIMRXRDATA15 MIMRXRDATA15 ==> PCIE_A1 MIMRXRDATA15)
		)
		(element MIMRXRDATA16 1
			(pin MIMRXRDATA16 output)
			(conn MIMRXRDATA16 MIMRXRDATA16 ==> PCIE_A1 MIMRXRDATA16)
		)
		(element MIMRXRDATA17 1
			(pin MIMRXRDATA17 output)
			(conn MIMRXRDATA17 MIMRXRDATA17 ==> PCIE_A1 MIMRXRDATA17)
		)
		(element MIMRXRDATA18 1
			(pin MIMRXRDATA18 output)
			(conn MIMRXRDATA18 MIMRXRDATA18 ==> PCIE_A1 MIMRXRDATA18)
		)
		(element MIMRXRDATA19 1
			(pin MIMRXRDATA19 output)
			(conn MIMRXRDATA19 MIMRXRDATA19 ==> PCIE_A1 MIMRXRDATA19)
		)
		(element MIMRXRDATA20 1
			(pin MIMRXRDATA20 output)
			(conn MIMRXRDATA20 MIMRXRDATA20 ==> PCIE_A1 MIMRXRDATA20)
		)
		(element MIMRXRDATA21 1
			(pin MIMRXRDATA21 output)
			(conn MIMRXRDATA21 MIMRXRDATA21 ==> PCIE_A1 MIMRXRDATA21)
		)
		(element MIMRXRDATA22 1
			(pin MIMRXRDATA22 output)
			(conn MIMRXRDATA22 MIMRXRDATA22 ==> PCIE_A1 MIMRXRDATA22)
		)
		(element MIMRXRDATA23 1
			(pin MIMRXRDATA23 output)
			(conn MIMRXRDATA23 MIMRXRDATA23 ==> PCIE_A1 MIMRXRDATA23)
		)
		(element MIMRXRDATA24 1
			(pin MIMRXRDATA24 output)
			(conn MIMRXRDATA24 MIMRXRDATA24 ==> PCIE_A1 MIMRXRDATA24)
		)
		(element MIMRXRDATA25 1
			(pin MIMRXRDATA25 output)
			(conn MIMRXRDATA25 MIMRXRDATA25 ==> PCIE_A1 MIMRXRDATA25)
		)
		(element MIMRXRDATA26 1
			(pin MIMRXRDATA26 output)
			(conn MIMRXRDATA26 MIMRXRDATA26 ==> PCIE_A1 MIMRXRDATA26)
		)
		(element MIMRXRDATA27 1
			(pin MIMRXRDATA27 output)
			(conn MIMRXRDATA27 MIMRXRDATA27 ==> PCIE_A1 MIMRXRDATA27)
		)
		(element MIMRXRDATA28 1
			(pin MIMRXRDATA28 output)
			(conn MIMRXRDATA28 MIMRXRDATA28 ==> PCIE_A1 MIMRXRDATA28)
		)
		(element MIMRXRDATA29 1
			(pin MIMRXRDATA29 output)
			(conn MIMRXRDATA29 MIMRXRDATA29 ==> PCIE_A1 MIMRXRDATA29)
		)
		(element MIMRXRDATA30 1
			(pin MIMRXRDATA30 output)
			(conn MIMRXRDATA30 MIMRXRDATA30 ==> PCIE_A1 MIMRXRDATA30)
		)
		(element MIMRXRDATA31 1
			(pin MIMRXRDATA31 output)
			(conn MIMRXRDATA31 MIMRXRDATA31 ==> PCIE_A1 MIMRXRDATA31)
		)
		(element MIMRXRDATA32 1
			(pin MIMRXRDATA32 output)
			(conn MIMRXRDATA32 MIMRXRDATA32 ==> PCIE_A1 MIMRXRDATA32)
		)
		(element MIMRXRDATA33 1
			(pin MIMRXRDATA33 output)
			(conn MIMRXRDATA33 MIMRXRDATA33 ==> PCIE_A1 MIMRXRDATA33)
		)
		(element MIMRXRDATA34 1
			(pin MIMRXRDATA34 output)
			(conn MIMRXRDATA34 MIMRXRDATA34 ==> PCIE_A1 MIMRXRDATA34)
		)
		(element MIMRXREN 1
			(pin MIMRXREN input)
			(conn MIMRXREN MIMRXREN <== PCIE_A1 MIMRXREN)
		)
		(element MIMRXWADDR0 1
			(pin MIMRXWADDR0 input)
			(conn MIMRXWADDR0 MIMRXWADDR0 <== PCIE_A1 MIMRXWADDR0)
		)
		(element MIMRXWADDR1 1
			(pin MIMRXWADDR1 input)
			(conn MIMRXWADDR1 MIMRXWADDR1 <== PCIE_A1 MIMRXWADDR1)
		)
		(element MIMRXWADDR2 1
			(pin MIMRXWADDR2 input)
			(conn MIMRXWADDR2 MIMRXWADDR2 <== PCIE_A1 MIMRXWADDR2)
		)
		(element MIMRXWADDR3 1
			(pin MIMRXWADDR3 input)
			(conn MIMRXWADDR3 MIMRXWADDR3 <== PCIE_A1 MIMRXWADDR3)
		)
		(element MIMRXWADDR4 1
			(pin MIMRXWADDR4 input)
			(conn MIMRXWADDR4 MIMRXWADDR4 <== PCIE_A1 MIMRXWADDR4)
		)
		(element MIMRXWADDR5 1
			(pin MIMRXWADDR5 input)
			(conn MIMRXWADDR5 MIMRXWADDR5 <== PCIE_A1 MIMRXWADDR5)
		)
		(element MIMRXWADDR6 1
			(pin MIMRXWADDR6 input)
			(conn MIMRXWADDR6 MIMRXWADDR6 <== PCIE_A1 MIMRXWADDR6)
		)
		(element MIMRXWADDR7 1
			(pin MIMRXWADDR7 input)
			(conn MIMRXWADDR7 MIMRXWADDR7 <== PCIE_A1 MIMRXWADDR7)
		)
		(element MIMRXWADDR8 1
			(pin MIMRXWADDR8 input)
			(conn MIMRXWADDR8 MIMRXWADDR8 <== PCIE_A1 MIMRXWADDR8)
		)
		(element MIMRXWADDR9 1
			(pin MIMRXWADDR9 input)
			(conn MIMRXWADDR9 MIMRXWADDR9 <== PCIE_A1 MIMRXWADDR9)
		)
		(element MIMRXWADDR10 1
			(pin MIMRXWADDR10 input)
			(conn MIMRXWADDR10 MIMRXWADDR10 <== PCIE_A1 MIMRXWADDR10)
		)
		(element MIMRXWADDR11 1
			(pin MIMRXWADDR11 input)
			(conn MIMRXWADDR11 MIMRXWADDR11 <== PCIE_A1 MIMRXWADDR11)
		)
		(element MIMRXWDATA0 1
			(pin MIMRXWDATA0 input)
			(conn MIMRXWDATA0 MIMRXWDATA0 <== PCIE_A1 MIMRXWDATA0)
		)
		(element MIMRXWDATA1 1
			(pin MIMRXWDATA1 input)
			(conn MIMRXWDATA1 MIMRXWDATA1 <== PCIE_A1 MIMRXWDATA1)
		)
		(element MIMRXWDATA2 1
			(pin MIMRXWDATA2 input)
			(conn MIMRXWDATA2 MIMRXWDATA2 <== PCIE_A1 MIMRXWDATA2)
		)
		(element MIMRXWDATA3 1
			(pin MIMRXWDATA3 input)
			(conn MIMRXWDATA3 MIMRXWDATA3 <== PCIE_A1 MIMRXWDATA3)
		)
		(element MIMRXWDATA4 1
			(pin MIMRXWDATA4 input)
			(conn MIMRXWDATA4 MIMRXWDATA4 <== PCIE_A1 MIMRXWDATA4)
		)
		(element MIMRXWDATA5 1
			(pin MIMRXWDATA5 input)
			(conn MIMRXWDATA5 MIMRXWDATA5 <== PCIE_A1 MIMRXWDATA5)
		)
		(element MIMRXWDATA6 1
			(pin MIMRXWDATA6 input)
			(conn MIMRXWDATA6 MIMRXWDATA6 <== PCIE_A1 MIMRXWDATA6)
		)
		(element MIMRXWDATA7 1
			(pin MIMRXWDATA7 input)
			(conn MIMRXWDATA7 MIMRXWDATA7 <== PCIE_A1 MIMRXWDATA7)
		)
		(element MIMRXWDATA8 1
			(pin MIMRXWDATA8 input)
			(conn MIMRXWDATA8 MIMRXWDATA8 <== PCIE_A1 MIMRXWDATA8)
		)
		(element MIMRXWDATA9 1
			(pin MIMRXWDATA9 input)
			(conn MIMRXWDATA9 MIMRXWDATA9 <== PCIE_A1 MIMRXWDATA9)
		)
		(element MIMRXWDATA10 1
			(pin MIMRXWDATA10 input)
			(conn MIMRXWDATA10 MIMRXWDATA10 <== PCIE_A1 MIMRXWDATA10)
		)
		(element MIMRXWDATA11 1
			(pin MIMRXWDATA11 input)
			(conn MIMRXWDATA11 MIMRXWDATA11 <== PCIE_A1 MIMRXWDATA11)
		)
		(element MIMRXWDATA12 1
			(pin MIMRXWDATA12 input)
			(conn MIMRXWDATA12 MIMRXWDATA12 <== PCIE_A1 MIMRXWDATA12)
		)
		(element MIMRXWDATA13 1
			(pin MIMRXWDATA13 input)
			(conn MIMRXWDATA13 MIMRXWDATA13 <== PCIE_A1 MIMRXWDATA13)
		)
		(element MIMRXWDATA14 1
			(pin MIMRXWDATA14 input)
			(conn MIMRXWDATA14 MIMRXWDATA14 <== PCIE_A1 MIMRXWDATA14)
		)
		(element MIMRXWDATA15 1
			(pin MIMRXWDATA15 input)
			(conn MIMRXWDATA15 MIMRXWDATA15 <== PCIE_A1 MIMRXWDATA15)
		)
		(element MIMRXWDATA16 1
			(pin MIMRXWDATA16 input)
			(conn MIMRXWDATA16 MIMRXWDATA16 <== PCIE_A1 MIMRXWDATA16)
		)
		(element MIMRXWDATA17 1
			(pin MIMRXWDATA17 input)
			(conn MIMRXWDATA17 MIMRXWDATA17 <== PCIE_A1 MIMRXWDATA17)
		)
		(element MIMRXWDATA18 1
			(pin MIMRXWDATA18 input)
			(conn MIMRXWDATA18 MIMRXWDATA18 <== PCIE_A1 MIMRXWDATA18)
		)
		(element MIMRXWDATA19 1
			(pin MIMRXWDATA19 input)
			(conn MIMRXWDATA19 MIMRXWDATA19 <== PCIE_A1 MIMRXWDATA19)
		)
		(element MIMRXWDATA20 1
			(pin MIMRXWDATA20 input)
			(conn MIMRXWDATA20 MIMRXWDATA20 <== PCIE_A1 MIMRXWDATA20)
		)
		(element MIMRXWDATA21 1
			(pin MIMRXWDATA21 input)
			(conn MIMRXWDATA21 MIMRXWDATA21 <== PCIE_A1 MIMRXWDATA21)
		)
		(element MIMRXWDATA22 1
			(pin MIMRXWDATA22 input)
			(conn MIMRXWDATA22 MIMRXWDATA22 <== PCIE_A1 MIMRXWDATA22)
		)
		(element MIMRXWDATA23 1
			(pin MIMRXWDATA23 input)
			(conn MIMRXWDATA23 MIMRXWDATA23 <== PCIE_A1 MIMRXWDATA23)
		)
		(element MIMRXWDATA24 1
			(pin MIMRXWDATA24 input)
			(conn MIMRXWDATA24 MIMRXWDATA24 <== PCIE_A1 MIMRXWDATA24)
		)
		(element MIMRXWDATA25 1
			(pin MIMRXWDATA25 input)
			(conn MIMRXWDATA25 MIMRXWDATA25 <== PCIE_A1 MIMRXWDATA25)
		)
		(element MIMRXWDATA26 1
			(pin MIMRXWDATA26 input)
			(conn MIMRXWDATA26 MIMRXWDATA26 <== PCIE_A1 MIMRXWDATA26)
		)
		(element MIMRXWDATA27 1
			(pin MIMRXWDATA27 input)
			(conn MIMRXWDATA27 MIMRXWDATA27 <== PCIE_A1 MIMRXWDATA27)
		)
		(element MIMRXWDATA28 1
			(pin MIMRXWDATA28 input)
			(conn MIMRXWDATA28 MIMRXWDATA28 <== PCIE_A1 MIMRXWDATA28)
		)
		(element MIMRXWDATA29 1
			(pin MIMRXWDATA29 input)
			(conn MIMRXWDATA29 MIMRXWDATA29 <== PCIE_A1 MIMRXWDATA29)
		)
		(element MIMRXWDATA30 1
			(pin MIMRXWDATA30 input)
			(conn MIMRXWDATA30 MIMRXWDATA30 <== PCIE_A1 MIMRXWDATA30)
		)
		(element MIMRXWDATA31 1
			(pin MIMRXWDATA31 input)
			(conn MIMRXWDATA31 MIMRXWDATA31 <== PCIE_A1 MIMRXWDATA31)
		)
		(element MIMRXWDATA32 1
			(pin MIMRXWDATA32 input)
			(conn MIMRXWDATA32 MIMRXWDATA32 <== PCIE_A1 MIMRXWDATA32)
		)
		(element MIMRXWDATA33 1
			(pin MIMRXWDATA33 input)
			(conn MIMRXWDATA33 MIMRXWDATA33 <== PCIE_A1 MIMRXWDATA33)
		)
		(element MIMRXWDATA34 1
			(pin MIMRXWDATA34 input)
			(conn MIMRXWDATA34 MIMRXWDATA34 <== PCIE_A1 MIMRXWDATA34)
		)
		(element MIMRXWEN 1
			(pin MIMRXWEN input)
			(conn MIMRXWEN MIMRXWEN <== PCIE_A1 MIMRXWEN)
		)
		(element MIMTXRADDR0 1
			(pin MIMTXRADDR0 input)
			(conn MIMTXRADDR0 MIMTXRADDR0 <== PCIE_A1 MIMTXRADDR0)
		)
		(element MIMTXRADDR1 1
			(pin MIMTXRADDR1 input)
			(conn MIMTXRADDR1 MIMTXRADDR1 <== PCIE_A1 MIMTXRADDR1)
		)
		(element MIMTXRADDR2 1
			(pin MIMTXRADDR2 input)
			(conn MIMTXRADDR2 MIMTXRADDR2 <== PCIE_A1 MIMTXRADDR2)
		)
		(element MIMTXRADDR3 1
			(pin MIMTXRADDR3 input)
			(conn MIMTXRADDR3 MIMTXRADDR3 <== PCIE_A1 MIMTXRADDR3)
		)
		(element MIMTXRADDR4 1
			(pin MIMTXRADDR4 input)
			(conn MIMTXRADDR4 MIMTXRADDR4 <== PCIE_A1 MIMTXRADDR4)
		)
		(element MIMTXRADDR5 1
			(pin MIMTXRADDR5 input)
			(conn MIMTXRADDR5 MIMTXRADDR5 <== PCIE_A1 MIMTXRADDR5)
		)
		(element MIMTXRADDR6 1
			(pin MIMTXRADDR6 input)
			(conn MIMTXRADDR6 MIMTXRADDR6 <== PCIE_A1 MIMTXRADDR6)
		)
		(element MIMTXRADDR7 1
			(pin MIMTXRADDR7 input)
			(conn MIMTXRADDR7 MIMTXRADDR7 <== PCIE_A1 MIMTXRADDR7)
		)
		(element MIMTXRADDR8 1
			(pin MIMTXRADDR8 input)
			(conn MIMTXRADDR8 MIMTXRADDR8 <== PCIE_A1 MIMTXRADDR8)
		)
		(element MIMTXRADDR9 1
			(pin MIMTXRADDR9 input)
			(conn MIMTXRADDR9 MIMTXRADDR9 <== PCIE_A1 MIMTXRADDR9)
		)
		(element MIMTXRADDR10 1
			(pin MIMTXRADDR10 input)
			(conn MIMTXRADDR10 MIMTXRADDR10 <== PCIE_A1 MIMTXRADDR10)
		)
		(element MIMTXRADDR11 1
			(pin MIMTXRADDR11 input)
			(conn MIMTXRADDR11 MIMTXRADDR11 <== PCIE_A1 MIMTXRADDR11)
		)
		(element MIMTXRDATA0 1
			(pin MIMTXRDATA0 output)
			(conn MIMTXRDATA0 MIMTXRDATA0 ==> PCIE_A1 MIMTXRDATA0)
		)
		(element MIMTXRDATA1 1
			(pin MIMTXRDATA1 output)
			(conn MIMTXRDATA1 MIMTXRDATA1 ==> PCIE_A1 MIMTXRDATA1)
		)
		(element MIMTXRDATA2 1
			(pin MIMTXRDATA2 output)
			(conn MIMTXRDATA2 MIMTXRDATA2 ==> PCIE_A1 MIMTXRDATA2)
		)
		(element MIMTXRDATA3 1
			(pin MIMTXRDATA3 output)
			(conn MIMTXRDATA3 MIMTXRDATA3 ==> PCIE_A1 MIMTXRDATA3)
		)
		(element MIMTXRDATA4 1
			(pin MIMTXRDATA4 output)
			(conn MIMTXRDATA4 MIMTXRDATA4 ==> PCIE_A1 MIMTXRDATA4)
		)
		(element MIMTXRDATA5 1
			(pin MIMTXRDATA5 output)
			(conn MIMTXRDATA5 MIMTXRDATA5 ==> PCIE_A1 MIMTXRDATA5)
		)
		(element MIMTXRDATA6 1
			(pin MIMTXRDATA6 output)
			(conn MIMTXRDATA6 MIMTXRDATA6 ==> PCIE_A1 MIMTXRDATA6)
		)
		(element MIMTXRDATA7 1
			(pin MIMTXRDATA7 output)
			(conn MIMTXRDATA7 MIMTXRDATA7 ==> PCIE_A1 MIMTXRDATA7)
		)
		(element MIMTXRDATA8 1
			(pin MIMTXRDATA8 output)
			(conn MIMTXRDATA8 MIMTXRDATA8 ==> PCIE_A1 MIMTXRDATA8)
		)
		(element MIMTXRDATA9 1
			(pin MIMTXRDATA9 output)
			(conn MIMTXRDATA9 MIMTXRDATA9 ==> PCIE_A1 MIMTXRDATA9)
		)
		(element MIMTXRDATA10 1
			(pin MIMTXRDATA10 output)
			(conn MIMTXRDATA10 MIMTXRDATA10 ==> PCIE_A1 MIMTXRDATA10)
		)
		(element MIMTXRDATA11 1
			(pin MIMTXRDATA11 output)
			(conn MIMTXRDATA11 MIMTXRDATA11 ==> PCIE_A1 MIMTXRDATA11)
		)
		(element MIMTXRDATA12 1
			(pin MIMTXRDATA12 output)
			(conn MIMTXRDATA12 MIMTXRDATA12 ==> PCIE_A1 MIMTXRDATA12)
		)
		(element MIMTXRDATA13 1
			(pin MIMTXRDATA13 output)
			(conn MIMTXRDATA13 MIMTXRDATA13 ==> PCIE_A1 MIMTXRDATA13)
		)
		(element MIMTXRDATA14 1
			(pin MIMTXRDATA14 output)
			(conn MIMTXRDATA14 MIMTXRDATA14 ==> PCIE_A1 MIMTXRDATA14)
		)
		(element MIMTXRDATA15 1
			(pin MIMTXRDATA15 output)
			(conn MIMTXRDATA15 MIMTXRDATA15 ==> PCIE_A1 MIMTXRDATA15)
		)
		(element MIMTXRDATA16 1
			(pin MIMTXRDATA16 output)
			(conn MIMTXRDATA16 MIMTXRDATA16 ==> PCIE_A1 MIMTXRDATA16)
		)
		(element MIMTXRDATA17 1
			(pin MIMTXRDATA17 output)
			(conn MIMTXRDATA17 MIMTXRDATA17 ==> PCIE_A1 MIMTXRDATA17)
		)
		(element MIMTXRDATA18 1
			(pin MIMTXRDATA18 output)
			(conn MIMTXRDATA18 MIMTXRDATA18 ==> PCIE_A1 MIMTXRDATA18)
		)
		(element MIMTXRDATA19 1
			(pin MIMTXRDATA19 output)
			(conn MIMTXRDATA19 MIMTXRDATA19 ==> PCIE_A1 MIMTXRDATA19)
		)
		(element MIMTXRDATA20 1
			(pin MIMTXRDATA20 output)
			(conn MIMTXRDATA20 MIMTXRDATA20 ==> PCIE_A1 MIMTXRDATA20)
		)
		(element MIMTXRDATA21 1
			(pin MIMTXRDATA21 output)
			(conn MIMTXRDATA21 MIMTXRDATA21 ==> PCIE_A1 MIMTXRDATA21)
		)
		(element MIMTXRDATA22 1
			(pin MIMTXRDATA22 output)
			(conn MIMTXRDATA22 MIMTXRDATA22 ==> PCIE_A1 MIMTXRDATA22)
		)
		(element MIMTXRDATA23 1
			(pin MIMTXRDATA23 output)
			(conn MIMTXRDATA23 MIMTXRDATA23 ==> PCIE_A1 MIMTXRDATA23)
		)
		(element MIMTXRDATA24 1
			(pin MIMTXRDATA24 output)
			(conn MIMTXRDATA24 MIMTXRDATA24 ==> PCIE_A1 MIMTXRDATA24)
		)
		(element MIMTXRDATA25 1
			(pin MIMTXRDATA25 output)
			(conn MIMTXRDATA25 MIMTXRDATA25 ==> PCIE_A1 MIMTXRDATA25)
		)
		(element MIMTXRDATA26 1
			(pin MIMTXRDATA26 output)
			(conn MIMTXRDATA26 MIMTXRDATA26 ==> PCIE_A1 MIMTXRDATA26)
		)
		(element MIMTXRDATA27 1
			(pin MIMTXRDATA27 output)
			(conn MIMTXRDATA27 MIMTXRDATA27 ==> PCIE_A1 MIMTXRDATA27)
		)
		(element MIMTXRDATA28 1
			(pin MIMTXRDATA28 output)
			(conn MIMTXRDATA28 MIMTXRDATA28 ==> PCIE_A1 MIMTXRDATA28)
		)
		(element MIMTXRDATA29 1
			(pin MIMTXRDATA29 output)
			(conn MIMTXRDATA29 MIMTXRDATA29 ==> PCIE_A1 MIMTXRDATA29)
		)
		(element MIMTXRDATA30 1
			(pin MIMTXRDATA30 output)
			(conn MIMTXRDATA30 MIMTXRDATA30 ==> PCIE_A1 MIMTXRDATA30)
		)
		(element MIMTXRDATA31 1
			(pin MIMTXRDATA31 output)
			(conn MIMTXRDATA31 MIMTXRDATA31 ==> PCIE_A1 MIMTXRDATA31)
		)
		(element MIMTXRDATA32 1
			(pin MIMTXRDATA32 output)
			(conn MIMTXRDATA32 MIMTXRDATA32 ==> PCIE_A1 MIMTXRDATA32)
		)
		(element MIMTXRDATA33 1
			(pin MIMTXRDATA33 output)
			(conn MIMTXRDATA33 MIMTXRDATA33 ==> PCIE_A1 MIMTXRDATA33)
		)
		(element MIMTXRDATA34 1
			(pin MIMTXRDATA34 output)
			(conn MIMTXRDATA34 MIMTXRDATA34 ==> PCIE_A1 MIMTXRDATA34)
		)
		(element MIMTXRDATA35 1
			(pin MIMTXRDATA35 output)
			(conn MIMTXRDATA35 MIMTXRDATA35 ==> PCIE_A1 MIMTXRDATA35)
		)
		(element MIMTXREN 1
			(pin MIMTXREN input)
			(conn MIMTXREN MIMTXREN <== PCIE_A1 MIMTXREN)
		)
		(element MIMTXWADDR0 1
			(pin MIMTXWADDR0 input)
			(conn MIMTXWADDR0 MIMTXWADDR0 <== PCIE_A1 MIMTXWADDR0)
		)
		(element MIMTXWADDR1 1
			(pin MIMTXWADDR1 input)
			(conn MIMTXWADDR1 MIMTXWADDR1 <== PCIE_A1 MIMTXWADDR1)
		)
		(element MIMTXWADDR2 1
			(pin MIMTXWADDR2 input)
			(conn MIMTXWADDR2 MIMTXWADDR2 <== PCIE_A1 MIMTXWADDR2)
		)
		(element MIMTXWADDR3 1
			(pin MIMTXWADDR3 input)
			(conn MIMTXWADDR3 MIMTXWADDR3 <== PCIE_A1 MIMTXWADDR3)
		)
		(element MIMTXWADDR4 1
			(pin MIMTXWADDR4 input)
			(conn MIMTXWADDR4 MIMTXWADDR4 <== PCIE_A1 MIMTXWADDR4)
		)
		(element MIMTXWADDR5 1
			(pin MIMTXWADDR5 input)
			(conn MIMTXWADDR5 MIMTXWADDR5 <== PCIE_A1 MIMTXWADDR5)
		)
		(element MIMTXWADDR6 1
			(pin MIMTXWADDR6 input)
			(conn MIMTXWADDR6 MIMTXWADDR6 <== PCIE_A1 MIMTXWADDR6)
		)
		(element MIMTXWADDR7 1
			(pin MIMTXWADDR7 input)
			(conn MIMTXWADDR7 MIMTXWADDR7 <== PCIE_A1 MIMTXWADDR7)
		)
		(element MIMTXWADDR8 1
			(pin MIMTXWADDR8 input)
			(conn MIMTXWADDR8 MIMTXWADDR8 <== PCIE_A1 MIMTXWADDR8)
		)
		(element MIMTXWADDR9 1
			(pin MIMTXWADDR9 input)
			(conn MIMTXWADDR9 MIMTXWADDR9 <== PCIE_A1 MIMTXWADDR9)
		)
		(element MIMTXWADDR10 1
			(pin MIMTXWADDR10 input)
			(conn MIMTXWADDR10 MIMTXWADDR10 <== PCIE_A1 MIMTXWADDR10)
		)
		(element MIMTXWADDR11 1
			(pin MIMTXWADDR11 input)
			(conn MIMTXWADDR11 MIMTXWADDR11 <== PCIE_A1 MIMTXWADDR11)
		)
		(element MIMTXWDATA0 1
			(pin MIMTXWDATA0 input)
			(conn MIMTXWDATA0 MIMTXWDATA0 <== PCIE_A1 MIMTXWDATA0)
		)
		(element MIMTXWDATA1 1
			(pin MIMTXWDATA1 input)
			(conn MIMTXWDATA1 MIMTXWDATA1 <== PCIE_A1 MIMTXWDATA1)
		)
		(element MIMTXWDATA2 1
			(pin MIMTXWDATA2 input)
			(conn MIMTXWDATA2 MIMTXWDATA2 <== PCIE_A1 MIMTXWDATA2)
		)
		(element MIMTXWDATA3 1
			(pin MIMTXWDATA3 input)
			(conn MIMTXWDATA3 MIMTXWDATA3 <== PCIE_A1 MIMTXWDATA3)
		)
		(element MIMTXWDATA4 1
			(pin MIMTXWDATA4 input)
			(conn MIMTXWDATA4 MIMTXWDATA4 <== PCIE_A1 MIMTXWDATA4)
		)
		(element MIMTXWDATA5 1
			(pin MIMTXWDATA5 input)
			(conn MIMTXWDATA5 MIMTXWDATA5 <== PCIE_A1 MIMTXWDATA5)
		)
		(element MIMTXWDATA6 1
			(pin MIMTXWDATA6 input)
			(conn MIMTXWDATA6 MIMTXWDATA6 <== PCIE_A1 MIMTXWDATA6)
		)
		(element MIMTXWDATA7 1
			(pin MIMTXWDATA7 input)
			(conn MIMTXWDATA7 MIMTXWDATA7 <== PCIE_A1 MIMTXWDATA7)
		)
		(element MIMTXWDATA8 1
			(pin MIMTXWDATA8 input)
			(conn MIMTXWDATA8 MIMTXWDATA8 <== PCIE_A1 MIMTXWDATA8)
		)
		(element MIMTXWDATA9 1
			(pin MIMTXWDATA9 input)
			(conn MIMTXWDATA9 MIMTXWDATA9 <== PCIE_A1 MIMTXWDATA9)
		)
		(element MIMTXWDATA10 1
			(pin MIMTXWDATA10 input)
			(conn MIMTXWDATA10 MIMTXWDATA10 <== PCIE_A1 MIMTXWDATA10)
		)
		(element MIMTXWDATA11 1
			(pin MIMTXWDATA11 input)
			(conn MIMTXWDATA11 MIMTXWDATA11 <== PCIE_A1 MIMTXWDATA11)
		)
		(element MIMTXWDATA12 1
			(pin MIMTXWDATA12 input)
			(conn MIMTXWDATA12 MIMTXWDATA12 <== PCIE_A1 MIMTXWDATA12)
		)
		(element MIMTXWDATA13 1
			(pin MIMTXWDATA13 input)
			(conn MIMTXWDATA13 MIMTXWDATA13 <== PCIE_A1 MIMTXWDATA13)
		)
		(element MIMTXWDATA14 1
			(pin MIMTXWDATA14 input)
			(conn MIMTXWDATA14 MIMTXWDATA14 <== PCIE_A1 MIMTXWDATA14)
		)
		(element MIMTXWDATA15 1
			(pin MIMTXWDATA15 input)
			(conn MIMTXWDATA15 MIMTXWDATA15 <== PCIE_A1 MIMTXWDATA15)
		)
		(element MIMTXWDATA16 1
			(pin MIMTXWDATA16 input)
			(conn MIMTXWDATA16 MIMTXWDATA16 <== PCIE_A1 MIMTXWDATA16)
		)
		(element MIMTXWDATA17 1
			(pin MIMTXWDATA17 input)
			(conn MIMTXWDATA17 MIMTXWDATA17 <== PCIE_A1 MIMTXWDATA17)
		)
		(element MIMTXWDATA18 1
			(pin MIMTXWDATA18 input)
			(conn MIMTXWDATA18 MIMTXWDATA18 <== PCIE_A1 MIMTXWDATA18)
		)
		(element MIMTXWDATA19 1
			(pin MIMTXWDATA19 input)
			(conn MIMTXWDATA19 MIMTXWDATA19 <== PCIE_A1 MIMTXWDATA19)
		)
		(element MIMTXWDATA20 1
			(pin MIMTXWDATA20 input)
			(conn MIMTXWDATA20 MIMTXWDATA20 <== PCIE_A1 MIMTXWDATA20)
		)
		(element MIMTXWDATA21 1
			(pin MIMTXWDATA21 input)
			(conn MIMTXWDATA21 MIMTXWDATA21 <== PCIE_A1 MIMTXWDATA21)
		)
		(element MIMTXWDATA22 1
			(pin MIMTXWDATA22 input)
			(conn MIMTXWDATA22 MIMTXWDATA22 <== PCIE_A1 MIMTXWDATA22)
		)
		(element MIMTXWDATA23 1
			(pin MIMTXWDATA23 input)
			(conn MIMTXWDATA23 MIMTXWDATA23 <== PCIE_A1 MIMTXWDATA23)
		)
		(element MIMTXWDATA24 1
			(pin MIMTXWDATA24 input)
			(conn MIMTXWDATA24 MIMTXWDATA24 <== PCIE_A1 MIMTXWDATA24)
		)
		(element MIMTXWDATA25 1
			(pin MIMTXWDATA25 input)
			(conn MIMTXWDATA25 MIMTXWDATA25 <== PCIE_A1 MIMTXWDATA25)
		)
		(element MIMTXWDATA26 1
			(pin MIMTXWDATA26 input)
			(conn MIMTXWDATA26 MIMTXWDATA26 <== PCIE_A1 MIMTXWDATA26)
		)
		(element MIMTXWDATA27 1
			(pin MIMTXWDATA27 input)
			(conn MIMTXWDATA27 MIMTXWDATA27 <== PCIE_A1 MIMTXWDATA27)
		)
		(element MIMTXWDATA28 1
			(pin MIMTXWDATA28 input)
			(conn MIMTXWDATA28 MIMTXWDATA28 <== PCIE_A1 MIMTXWDATA28)
		)
		(element MIMTXWDATA29 1
			(pin MIMTXWDATA29 input)
			(conn MIMTXWDATA29 MIMTXWDATA29 <== PCIE_A1 MIMTXWDATA29)
		)
		(element MIMTXWDATA30 1
			(pin MIMTXWDATA30 input)
			(conn MIMTXWDATA30 MIMTXWDATA30 <== PCIE_A1 MIMTXWDATA30)
		)
		(element MIMTXWDATA31 1
			(pin MIMTXWDATA31 input)
			(conn MIMTXWDATA31 MIMTXWDATA31 <== PCIE_A1 MIMTXWDATA31)
		)
		(element MIMTXWDATA32 1
			(pin MIMTXWDATA32 input)
			(conn MIMTXWDATA32 MIMTXWDATA32 <== PCIE_A1 MIMTXWDATA32)
		)
		(element MIMTXWDATA33 1
			(pin MIMTXWDATA33 input)
			(conn MIMTXWDATA33 MIMTXWDATA33 <== PCIE_A1 MIMTXWDATA33)
		)
		(element MIMTXWDATA34 1
			(pin MIMTXWDATA34 input)
			(conn MIMTXWDATA34 MIMTXWDATA34 <== PCIE_A1 MIMTXWDATA34)
		)
		(element MIMTXWDATA35 1
			(pin MIMTXWDATA35 input)
			(conn MIMTXWDATA35 MIMTXWDATA35 <== PCIE_A1 MIMTXWDATA35)
		)
		(element MIMTXWEN 1
			(pin MIMTXWEN input)
			(conn MIMTXWEN MIMTXWEN <== PCIE_A1 MIMTXWEN)
		)
		(element PIPEGTPOWERDOWNA0 1
			(pin PIPEGTPOWERDOWNA0 input)
			(conn PIPEGTPOWERDOWNA0 PIPEGTPOWERDOWNA0 <== PCIE_A1 PIPEGTPOWERDOWNA0)
		)
		(element PIPEGTPOWERDOWNA1 1
			(pin PIPEGTPOWERDOWNA1 input)
			(conn PIPEGTPOWERDOWNA1 PIPEGTPOWERDOWNA1 <== PCIE_A1 PIPEGTPOWERDOWNA1)
		)
		(element PIPEGTPOWERDOWNB0 1
			(pin PIPEGTPOWERDOWNB0 input)
			(conn PIPEGTPOWERDOWNB0 PIPEGTPOWERDOWNB0 <== PCIE_A1 PIPEGTPOWERDOWNB0)
		)
		(element PIPEGTPOWERDOWNB1 1
			(pin PIPEGTPOWERDOWNB1 input)
			(conn PIPEGTPOWERDOWNB1 PIPEGTPOWERDOWNB1 <== PCIE_A1 PIPEGTPOWERDOWNB1)
		)
		(element PIPEGTRESETDONEA 1
			(pin PIPEGTRESETDONEA output)
			(conn PIPEGTRESETDONEA PIPEGTRESETDONEA ==> PCIE_A1 PIPEGTRESETDONEA)
		)
		(element PIPEGTRESETDONEB 1
			(pin PIPEGTRESETDONEB output)
			(conn PIPEGTRESETDONEB PIPEGTRESETDONEB ==> PCIE_A1 PIPEGTRESETDONEB)
		)
		(element PIPEGTTXELECIDLEA 1
			(pin PIPEGTTXELECIDLEA input)
			(conn PIPEGTTXELECIDLEA PIPEGTTXELECIDLEA <== PCIE_A1 PIPEGTTXELECIDLEA)
		)
		(element PIPEGTTXELECIDLEB 1
			(pin PIPEGTTXELECIDLEB input)
			(conn PIPEGTTXELECIDLEB PIPEGTTXELECIDLEB <== PCIE_A1 PIPEGTTXELECIDLEB)
		)
		(element PIPEPHYSTATUSA 1
			(pin PIPEPHYSTATUSA output)
			(conn PIPEPHYSTATUSA PIPEPHYSTATUSA ==> PCIE_A1 PIPEPHYSTATUSA)
		)
		(element PIPEPHYSTATUSB 1
			(pin PIPEPHYSTATUSB output)
			(conn PIPEPHYSTATUSB PIPEPHYSTATUSB ==> PCIE_A1 PIPEPHYSTATUSB)
		)
		(element PIPERXCHARISKA0 1
			(pin PIPERXCHARISKA0 output)
			(conn PIPERXCHARISKA0 PIPERXCHARISKA0 ==> PCIE_A1 PIPERXCHARISKA0)
		)
		(element PIPERXCHARISKA1 1
			(pin PIPERXCHARISKA1 output)
			(conn PIPERXCHARISKA1 PIPERXCHARISKA1 ==> PCIE_A1 PIPERXCHARISKA1)
		)
		(element PIPERXCHARISKB0 1
			(pin PIPERXCHARISKB0 output)
			(conn PIPERXCHARISKB0 PIPERXCHARISKB0 ==> PCIE_A1 PIPERXCHARISKB0)
		)
		(element PIPERXCHARISKB1 1
			(pin PIPERXCHARISKB1 output)
			(conn PIPERXCHARISKB1 PIPERXCHARISKB1 ==> PCIE_A1 PIPERXCHARISKB1)
		)
		(element PIPERXDATAA0 1
			(pin PIPERXDATAA0 output)
			(conn PIPERXDATAA0 PIPERXDATAA0 ==> PCIE_A1 PIPERXDATAA0)
		)
		(element PIPERXDATAA1 1
			(pin PIPERXDATAA1 output)
			(conn PIPERXDATAA1 PIPERXDATAA1 ==> PCIE_A1 PIPERXDATAA1)
		)
		(element PIPERXDATAA2 1
			(pin PIPERXDATAA2 output)
			(conn PIPERXDATAA2 PIPERXDATAA2 ==> PCIE_A1 PIPERXDATAA2)
		)
		(element PIPERXDATAA3 1
			(pin PIPERXDATAA3 output)
			(conn PIPERXDATAA3 PIPERXDATAA3 ==> PCIE_A1 PIPERXDATAA3)
		)
		(element PIPERXDATAA4 1
			(pin PIPERXDATAA4 output)
			(conn PIPERXDATAA4 PIPERXDATAA4 ==> PCIE_A1 PIPERXDATAA4)
		)
		(element PIPERXDATAA5 1
			(pin PIPERXDATAA5 output)
			(conn PIPERXDATAA5 PIPERXDATAA5 ==> PCIE_A1 PIPERXDATAA5)
		)
		(element PIPERXDATAA6 1
			(pin PIPERXDATAA6 output)
			(conn PIPERXDATAA6 PIPERXDATAA6 ==> PCIE_A1 PIPERXDATAA6)
		)
		(element PIPERXDATAA7 1
			(pin PIPERXDATAA7 output)
			(conn PIPERXDATAA7 PIPERXDATAA7 ==> PCIE_A1 PIPERXDATAA7)
		)
		(element PIPERXDATAA8 1
			(pin PIPERXDATAA8 output)
			(conn PIPERXDATAA8 PIPERXDATAA8 ==> PCIE_A1 PIPERXDATAA8)
		)
		(element PIPERXDATAA9 1
			(pin PIPERXDATAA9 output)
			(conn PIPERXDATAA9 PIPERXDATAA9 ==> PCIE_A1 PIPERXDATAA9)
		)
		(element PIPERXDATAA10 1
			(pin PIPERXDATAA10 output)
			(conn PIPERXDATAA10 PIPERXDATAA10 ==> PCIE_A1 PIPERXDATAA10)
		)
		(element PIPERXDATAA11 1
			(pin PIPERXDATAA11 output)
			(conn PIPERXDATAA11 PIPERXDATAA11 ==> PCIE_A1 PIPERXDATAA11)
		)
		(element PIPERXDATAA12 1
			(pin PIPERXDATAA12 output)
			(conn PIPERXDATAA12 PIPERXDATAA12 ==> PCIE_A1 PIPERXDATAA12)
		)
		(element PIPERXDATAA13 1
			(pin PIPERXDATAA13 output)
			(conn PIPERXDATAA13 PIPERXDATAA13 ==> PCIE_A1 PIPERXDATAA13)
		)
		(element PIPERXDATAA14 1
			(pin PIPERXDATAA14 output)
			(conn PIPERXDATAA14 PIPERXDATAA14 ==> PCIE_A1 PIPERXDATAA14)
		)
		(element PIPERXDATAA15 1
			(pin PIPERXDATAA15 output)
			(conn PIPERXDATAA15 PIPERXDATAA15 ==> PCIE_A1 PIPERXDATAA15)
		)
		(element PIPERXDATAB0 1
			(pin PIPERXDATAB0 output)
			(conn PIPERXDATAB0 PIPERXDATAB0 ==> PCIE_A1 PIPERXDATAB0)
		)
		(element PIPERXDATAB1 1
			(pin PIPERXDATAB1 output)
			(conn PIPERXDATAB1 PIPERXDATAB1 ==> PCIE_A1 PIPERXDATAB1)
		)
		(element PIPERXDATAB2 1
			(pin PIPERXDATAB2 output)
			(conn PIPERXDATAB2 PIPERXDATAB2 ==> PCIE_A1 PIPERXDATAB2)
		)
		(element PIPERXDATAB3 1
			(pin PIPERXDATAB3 output)
			(conn PIPERXDATAB3 PIPERXDATAB3 ==> PCIE_A1 PIPERXDATAB3)
		)
		(element PIPERXDATAB4 1
			(pin PIPERXDATAB4 output)
			(conn PIPERXDATAB4 PIPERXDATAB4 ==> PCIE_A1 PIPERXDATAB4)
		)
		(element PIPERXDATAB5 1
			(pin PIPERXDATAB5 output)
			(conn PIPERXDATAB5 PIPERXDATAB5 ==> PCIE_A1 PIPERXDATAB5)
		)
		(element PIPERXDATAB6 1
			(pin PIPERXDATAB6 output)
			(conn PIPERXDATAB6 PIPERXDATAB6 ==> PCIE_A1 PIPERXDATAB6)
		)
		(element PIPERXDATAB7 1
			(pin PIPERXDATAB7 output)
			(conn PIPERXDATAB7 PIPERXDATAB7 ==> PCIE_A1 PIPERXDATAB7)
		)
		(element PIPERXDATAB8 1
			(pin PIPERXDATAB8 output)
			(conn PIPERXDATAB8 PIPERXDATAB8 ==> PCIE_A1 PIPERXDATAB8)
		)
		(element PIPERXDATAB9 1
			(pin PIPERXDATAB9 output)
			(conn PIPERXDATAB9 PIPERXDATAB9 ==> PCIE_A1 PIPERXDATAB9)
		)
		(element PIPERXDATAB10 1
			(pin PIPERXDATAB10 output)
			(conn PIPERXDATAB10 PIPERXDATAB10 ==> PCIE_A1 PIPERXDATAB10)
		)
		(element PIPERXDATAB11 1
			(pin PIPERXDATAB11 output)
			(conn PIPERXDATAB11 PIPERXDATAB11 ==> PCIE_A1 PIPERXDATAB11)
		)
		(element PIPERXDATAB12 1
			(pin PIPERXDATAB12 output)
			(conn PIPERXDATAB12 PIPERXDATAB12 ==> PCIE_A1 PIPERXDATAB12)
		)
		(element PIPERXDATAB13 1
			(pin PIPERXDATAB13 output)
			(conn PIPERXDATAB13 PIPERXDATAB13 ==> PCIE_A1 PIPERXDATAB13)
		)
		(element PIPERXDATAB14 1
			(pin PIPERXDATAB14 output)
			(conn PIPERXDATAB14 PIPERXDATAB14 ==> PCIE_A1 PIPERXDATAB14)
		)
		(element PIPERXDATAB15 1
			(pin PIPERXDATAB15 output)
			(conn PIPERXDATAB15 PIPERXDATAB15 ==> PCIE_A1 PIPERXDATAB15)
		)
		(element PIPERXENTERELECIDLEA 1
			(pin PIPERXENTERELECIDLEA output)
			(conn PIPERXENTERELECIDLEA PIPERXENTERELECIDLEA ==> PCIE_A1 PIPERXENTERELECIDLEA)
		)
		(element PIPERXENTERELECIDLEB 1
			(pin PIPERXENTERELECIDLEB output)
			(conn PIPERXENTERELECIDLEB PIPERXENTERELECIDLEB ==> PCIE_A1 PIPERXENTERELECIDLEB)
		)
		(element PIPERXPOLARITYA 1
			(pin PIPERXPOLARITYA input)
			(conn PIPERXPOLARITYA PIPERXPOLARITYA <== PCIE_A1 PIPERXPOLARITYA)
		)
		(element PIPERXPOLARITYB 1
			(pin PIPERXPOLARITYB input)
			(conn PIPERXPOLARITYB PIPERXPOLARITYB <== PCIE_A1 PIPERXPOLARITYB)
		)
		(element PIPERXRESETA 1
			(pin PIPERXRESETA input)
			(conn PIPERXRESETA PIPERXRESETA <== PCIE_A1 PIPERXRESETA)
		)
		(element PIPERXRESETB 1
			(pin PIPERXRESETB input)
			(conn PIPERXRESETB PIPERXRESETB <== PCIE_A1 PIPERXRESETB)
		)
		(element PIPERXSTATUSA0 1
			(pin PIPERXSTATUSA0 output)
			(conn PIPERXSTATUSA0 PIPERXSTATUSA0 ==> PCIE_A1 PIPERXSTATUSA0)
		)
		(element PIPERXSTATUSA1 1
			(pin PIPERXSTATUSA1 output)
			(conn PIPERXSTATUSA1 PIPERXSTATUSA1 ==> PCIE_A1 PIPERXSTATUSA1)
		)
		(element PIPERXSTATUSA2 1
			(pin PIPERXSTATUSA2 output)
			(conn PIPERXSTATUSA2 PIPERXSTATUSA2 ==> PCIE_A1 PIPERXSTATUSA2)
		)
		(element PIPERXSTATUSB0 1
			(pin PIPERXSTATUSB0 output)
			(conn PIPERXSTATUSB0 PIPERXSTATUSB0 ==> PCIE_A1 PIPERXSTATUSB0)
		)
		(element PIPERXSTATUSB1 1
			(pin PIPERXSTATUSB1 output)
			(conn PIPERXSTATUSB1 PIPERXSTATUSB1 ==> PCIE_A1 PIPERXSTATUSB1)
		)
		(element PIPERXSTATUSB2 1
			(pin PIPERXSTATUSB2 output)
			(conn PIPERXSTATUSB2 PIPERXSTATUSB2 ==> PCIE_A1 PIPERXSTATUSB2)
		)
		(element PIPETXCHARDISPMODEA0 1
			(pin PIPETXCHARDISPMODEA0 input)
			(conn PIPETXCHARDISPMODEA0 PIPETXCHARDISPMODEA0 <== PCIE_A1 PIPETXCHARDISPMODEA0)
		)
		(element PIPETXCHARDISPMODEA1 1
			(pin PIPETXCHARDISPMODEA1 input)
			(conn PIPETXCHARDISPMODEA1 PIPETXCHARDISPMODEA1 <== PCIE_A1 PIPETXCHARDISPMODEA1)
		)
		(element PIPETXCHARDISPMODEB0 1
			(pin PIPETXCHARDISPMODEB0 input)
			(conn PIPETXCHARDISPMODEB0 PIPETXCHARDISPMODEB0 <== PCIE_A1 PIPETXCHARDISPMODEB0)
		)
		(element PIPETXCHARDISPMODEB1 1
			(pin PIPETXCHARDISPMODEB1 input)
			(conn PIPETXCHARDISPMODEB1 PIPETXCHARDISPMODEB1 <== PCIE_A1 PIPETXCHARDISPMODEB1)
		)
		(element PIPETXCHARDISPVALA0 1
			(pin PIPETXCHARDISPVALA0 input)
			(conn PIPETXCHARDISPVALA0 PIPETXCHARDISPVALA0 <== PCIE_A1 PIPETXCHARDISPVALA0)
		)
		(element PIPETXCHARDISPVALA1 1
			(pin PIPETXCHARDISPVALA1 input)
			(conn PIPETXCHARDISPVALA1 PIPETXCHARDISPVALA1 <== PCIE_A1 PIPETXCHARDISPVALA1)
		)
		(element PIPETXCHARDISPVALB0 1
			(pin PIPETXCHARDISPVALB0 input)
			(conn PIPETXCHARDISPVALB0 PIPETXCHARDISPVALB0 <== PCIE_A1 PIPETXCHARDISPVALB0)
		)
		(element PIPETXCHARDISPVALB1 1
			(pin PIPETXCHARDISPVALB1 input)
			(conn PIPETXCHARDISPVALB1 PIPETXCHARDISPVALB1 <== PCIE_A1 PIPETXCHARDISPVALB1)
		)
		(element PIPETXCHARISKA0 1
			(pin PIPETXCHARISKA0 input)
			(conn PIPETXCHARISKA0 PIPETXCHARISKA0 <== PCIE_A1 PIPETXCHARISKA0)
		)
		(element PIPETXCHARISKA1 1
			(pin PIPETXCHARISKA1 input)
			(conn PIPETXCHARISKA1 PIPETXCHARISKA1 <== PCIE_A1 PIPETXCHARISKA1)
		)
		(element PIPETXCHARISKB0 1
			(pin PIPETXCHARISKB0 input)
			(conn PIPETXCHARISKB0 PIPETXCHARISKB0 <== PCIE_A1 PIPETXCHARISKB0)
		)
		(element PIPETXCHARISKB1 1
			(pin PIPETXCHARISKB1 input)
			(conn PIPETXCHARISKB1 PIPETXCHARISKB1 <== PCIE_A1 PIPETXCHARISKB1)
		)
		(element PIPETXDATAA0 1
			(pin PIPETXDATAA0 input)
			(conn PIPETXDATAA0 PIPETXDATAA0 <== PCIE_A1 PIPETXDATAA0)
		)
		(element PIPETXDATAA1 1
			(pin PIPETXDATAA1 input)
			(conn PIPETXDATAA1 PIPETXDATAA1 <== PCIE_A1 PIPETXDATAA1)
		)
		(element PIPETXDATAA2 1
			(pin PIPETXDATAA2 input)
			(conn PIPETXDATAA2 PIPETXDATAA2 <== PCIE_A1 PIPETXDATAA2)
		)
		(element PIPETXDATAA3 1
			(pin PIPETXDATAA3 input)
			(conn PIPETXDATAA3 PIPETXDATAA3 <== PCIE_A1 PIPETXDATAA3)
		)
		(element PIPETXDATAA4 1
			(pin PIPETXDATAA4 input)
			(conn PIPETXDATAA4 PIPETXDATAA4 <== PCIE_A1 PIPETXDATAA4)
		)
		(element PIPETXDATAA5 1
			(pin PIPETXDATAA5 input)
			(conn PIPETXDATAA5 PIPETXDATAA5 <== PCIE_A1 PIPETXDATAA5)
		)
		(element PIPETXDATAA6 1
			(pin PIPETXDATAA6 input)
			(conn PIPETXDATAA6 PIPETXDATAA6 <== PCIE_A1 PIPETXDATAA6)
		)
		(element PIPETXDATAA7 1
			(pin PIPETXDATAA7 input)
			(conn PIPETXDATAA7 PIPETXDATAA7 <== PCIE_A1 PIPETXDATAA7)
		)
		(element PIPETXDATAA8 1
			(pin PIPETXDATAA8 input)
			(conn PIPETXDATAA8 PIPETXDATAA8 <== PCIE_A1 PIPETXDATAA8)
		)
		(element PIPETXDATAA9 1
			(pin PIPETXDATAA9 input)
			(conn PIPETXDATAA9 PIPETXDATAA9 <== PCIE_A1 PIPETXDATAA9)
		)
		(element PIPETXDATAA10 1
			(pin PIPETXDATAA10 input)
			(conn PIPETXDATAA10 PIPETXDATAA10 <== PCIE_A1 PIPETXDATAA10)
		)
		(element PIPETXDATAA11 1
			(pin PIPETXDATAA11 input)
			(conn PIPETXDATAA11 PIPETXDATAA11 <== PCIE_A1 PIPETXDATAA11)
		)
		(element PIPETXDATAA12 1
			(pin PIPETXDATAA12 input)
			(conn PIPETXDATAA12 PIPETXDATAA12 <== PCIE_A1 PIPETXDATAA12)
		)
		(element PIPETXDATAA13 1
			(pin PIPETXDATAA13 input)
			(conn PIPETXDATAA13 PIPETXDATAA13 <== PCIE_A1 PIPETXDATAA13)
		)
		(element PIPETXDATAA14 1
			(pin PIPETXDATAA14 input)
			(conn PIPETXDATAA14 PIPETXDATAA14 <== PCIE_A1 PIPETXDATAA14)
		)
		(element PIPETXDATAA15 1
			(pin PIPETXDATAA15 input)
			(conn PIPETXDATAA15 PIPETXDATAA15 <== PCIE_A1 PIPETXDATAA15)
		)
		(element PIPETXDATAB0 1
			(pin PIPETXDATAB0 input)
			(conn PIPETXDATAB0 PIPETXDATAB0 <== PCIE_A1 PIPETXDATAB0)
		)
		(element PIPETXDATAB1 1
			(pin PIPETXDATAB1 input)
			(conn PIPETXDATAB1 PIPETXDATAB1 <== PCIE_A1 PIPETXDATAB1)
		)
		(element PIPETXDATAB2 1
			(pin PIPETXDATAB2 input)
			(conn PIPETXDATAB2 PIPETXDATAB2 <== PCIE_A1 PIPETXDATAB2)
		)
		(element PIPETXDATAB3 1
			(pin PIPETXDATAB3 input)
			(conn PIPETXDATAB3 PIPETXDATAB3 <== PCIE_A1 PIPETXDATAB3)
		)
		(element PIPETXDATAB4 1
			(pin PIPETXDATAB4 input)
			(conn PIPETXDATAB4 PIPETXDATAB4 <== PCIE_A1 PIPETXDATAB4)
		)
		(element PIPETXDATAB5 1
			(pin PIPETXDATAB5 input)
			(conn PIPETXDATAB5 PIPETXDATAB5 <== PCIE_A1 PIPETXDATAB5)
		)
		(element PIPETXDATAB6 1
			(pin PIPETXDATAB6 input)
			(conn PIPETXDATAB6 PIPETXDATAB6 <== PCIE_A1 PIPETXDATAB6)
		)
		(element PIPETXDATAB7 1
			(pin PIPETXDATAB7 input)
			(conn PIPETXDATAB7 PIPETXDATAB7 <== PCIE_A1 PIPETXDATAB7)
		)
		(element PIPETXDATAB8 1
			(pin PIPETXDATAB8 input)
			(conn PIPETXDATAB8 PIPETXDATAB8 <== PCIE_A1 PIPETXDATAB8)
		)
		(element PIPETXDATAB9 1
			(pin PIPETXDATAB9 input)
			(conn PIPETXDATAB9 PIPETXDATAB9 <== PCIE_A1 PIPETXDATAB9)
		)
		(element PIPETXDATAB10 1
			(pin PIPETXDATAB10 input)
			(conn PIPETXDATAB10 PIPETXDATAB10 <== PCIE_A1 PIPETXDATAB10)
		)
		(element PIPETXDATAB11 1
			(pin PIPETXDATAB11 input)
			(conn PIPETXDATAB11 PIPETXDATAB11 <== PCIE_A1 PIPETXDATAB11)
		)
		(element PIPETXDATAB12 1
			(pin PIPETXDATAB12 input)
			(conn PIPETXDATAB12 PIPETXDATAB12 <== PCIE_A1 PIPETXDATAB12)
		)
		(element PIPETXDATAB13 1
			(pin PIPETXDATAB13 input)
			(conn PIPETXDATAB13 PIPETXDATAB13 <== PCIE_A1 PIPETXDATAB13)
		)
		(element PIPETXDATAB14 1
			(pin PIPETXDATAB14 input)
			(conn PIPETXDATAB14 PIPETXDATAB14 <== PCIE_A1 PIPETXDATAB14)
		)
		(element PIPETXDATAB15 1
			(pin PIPETXDATAB15 input)
			(conn PIPETXDATAB15 PIPETXDATAB15 <== PCIE_A1 PIPETXDATAB15)
		)
		(element PIPETXRCVRDETA 1
			(pin PIPETXRCVRDETA input)
			(conn PIPETXRCVRDETA PIPETXRCVRDETA <== PCIE_A1 PIPETXRCVRDETA)
		)
		(element PIPETXRCVRDETB 1
			(pin PIPETXRCVRDETB input)
			(conn PIPETXRCVRDETB PIPETXRCVRDETB <== PCIE_A1 PIPETXRCVRDETB)
		)
		(element RECEIVEDHOTRESET 1
			(pin RECEIVEDHOTRESET input)
			(conn RECEIVEDHOTRESET RECEIVEDHOTRESET <== PCIE_A1 RECEIVEDHOTRESET)
		)
		(element SCANEN 1
			(pin SCANEN output)
			(conn SCANEN SCANEN ==> PCIE_A1 SCANEN)
		)
		(element SCANIN0 1
			(pin SCANIN0 output)
			(conn SCANIN0 SCANIN0 ==> PCIE_A1 SCANIN0)
		)
		(element SCANIN1 1
			(pin SCANIN1 output)
			(conn SCANIN1 SCANIN1 ==> PCIE_A1 SCANIN1)
		)
		(element SCANIN2 1
			(pin SCANIN2 output)
			(conn SCANIN2 SCANIN2 ==> PCIE_A1 SCANIN2)
		)
		(element SCANIN3 1
			(pin SCANIN3 output)
			(conn SCANIN3 SCANIN3 ==> PCIE_A1 SCANIN3)
		)
		(element SCANIN4 1
			(pin SCANIN4 output)
			(conn SCANIN4 SCANIN4 ==> PCIE_A1 SCANIN4)
		)
		(element SCANOUT0 1
			(pin SCANOUT0 input)
			(conn SCANOUT0 SCANOUT0 <== PCIE_A1 SCANOUT0)
		)
		(element SCANOUT1 1
			(pin SCANOUT1 input)
			(conn SCANOUT1 SCANOUT1 <== PCIE_A1 SCANOUT1)
		)
		(element SCANOUT2 1
			(pin SCANOUT2 input)
			(conn SCANOUT2 SCANOUT2 <== PCIE_A1 SCANOUT2)
		)
		(element SCANOUT3 1
			(pin SCANOUT3 input)
			(conn SCANOUT3 SCANOUT3 <== PCIE_A1 SCANOUT3)
		)
		(element SCANOUT4 1
			(pin SCANOUT4 input)
			(conn SCANOUT4 SCANOUT4 <== PCIE_A1 SCANOUT4)
		)
		(element SCANRESETMASK 1
			(pin SCANRESETMASK output)
			(conn SCANRESETMASK SCANRESETMASK ==> PCIE_A1 SCANRESETMASK)
		)
		(element SYSRESETN 1
			(pin SYSRESETN output)
			(conn SYSRESETN SYSRESETN ==> PCIE_A1 SYSRESETN)
		)
		(element TRNFCCPLD0 1
			(pin TRNFCCPLD0 input)
			(conn TRNFCCPLD0 TRNFCCPLD0 <== PCIE_A1 TRNFCCPLD0)
		)
		(element TRNFCCPLD1 1
			(pin TRNFCCPLD1 input)
			(conn TRNFCCPLD1 TRNFCCPLD1 <== PCIE_A1 TRNFCCPLD1)
		)
		(element TRNFCCPLD2 1
			(pin TRNFCCPLD2 input)
			(conn TRNFCCPLD2 TRNFCCPLD2 <== PCIE_A1 TRNFCCPLD2)
		)
		(element TRNFCCPLD3 1
			(pin TRNFCCPLD3 input)
			(conn TRNFCCPLD3 TRNFCCPLD3 <== PCIE_A1 TRNFCCPLD3)
		)
		(element TRNFCCPLD4 1
			(pin TRNFCCPLD4 input)
			(conn TRNFCCPLD4 TRNFCCPLD4 <== PCIE_A1 TRNFCCPLD4)
		)
		(element TRNFCCPLD5 1
			(pin TRNFCCPLD5 input)
			(conn TRNFCCPLD5 TRNFCCPLD5 <== PCIE_A1 TRNFCCPLD5)
		)
		(element TRNFCCPLD6 1
			(pin TRNFCCPLD6 input)
			(conn TRNFCCPLD6 TRNFCCPLD6 <== PCIE_A1 TRNFCCPLD6)
		)
		(element TRNFCCPLD7 1
			(pin TRNFCCPLD7 input)
			(conn TRNFCCPLD7 TRNFCCPLD7 <== PCIE_A1 TRNFCCPLD7)
		)
		(element TRNFCCPLD8 1
			(pin TRNFCCPLD8 input)
			(conn TRNFCCPLD8 TRNFCCPLD8 <== PCIE_A1 TRNFCCPLD8)
		)
		(element TRNFCCPLD9 1
			(pin TRNFCCPLD9 input)
			(conn TRNFCCPLD9 TRNFCCPLD9 <== PCIE_A1 TRNFCCPLD9)
		)
		(element TRNFCCPLD10 1
			(pin TRNFCCPLD10 input)
			(conn TRNFCCPLD10 TRNFCCPLD10 <== PCIE_A1 TRNFCCPLD10)
		)
		(element TRNFCCPLD11 1
			(pin TRNFCCPLD11 input)
			(conn TRNFCCPLD11 TRNFCCPLD11 <== PCIE_A1 TRNFCCPLD11)
		)
		(element TRNFCCPLH0 1
			(pin TRNFCCPLH0 input)
			(conn TRNFCCPLH0 TRNFCCPLH0 <== PCIE_A1 TRNFCCPLH0)
		)
		(element TRNFCCPLH1 1
			(pin TRNFCCPLH1 input)
			(conn TRNFCCPLH1 TRNFCCPLH1 <== PCIE_A1 TRNFCCPLH1)
		)
		(element TRNFCCPLH2 1
			(pin TRNFCCPLH2 input)
			(conn TRNFCCPLH2 TRNFCCPLH2 <== PCIE_A1 TRNFCCPLH2)
		)
		(element TRNFCCPLH3 1
			(pin TRNFCCPLH3 input)
			(conn TRNFCCPLH3 TRNFCCPLH3 <== PCIE_A1 TRNFCCPLH3)
		)
		(element TRNFCCPLH4 1
			(pin TRNFCCPLH4 input)
			(conn TRNFCCPLH4 TRNFCCPLH4 <== PCIE_A1 TRNFCCPLH4)
		)
		(element TRNFCCPLH5 1
			(pin TRNFCCPLH5 input)
			(conn TRNFCCPLH5 TRNFCCPLH5 <== PCIE_A1 TRNFCCPLH5)
		)
		(element TRNFCCPLH6 1
			(pin TRNFCCPLH6 input)
			(conn TRNFCCPLH6 TRNFCCPLH6 <== PCIE_A1 TRNFCCPLH6)
		)
		(element TRNFCCPLH7 1
			(pin TRNFCCPLH7 input)
			(conn TRNFCCPLH7 TRNFCCPLH7 <== PCIE_A1 TRNFCCPLH7)
		)
		(element TRNFCNPD0 1
			(pin TRNFCNPD0 input)
			(conn TRNFCNPD0 TRNFCNPD0 <== PCIE_A1 TRNFCNPD0)
		)
		(element TRNFCNPD1 1
			(pin TRNFCNPD1 input)
			(conn TRNFCNPD1 TRNFCNPD1 <== PCIE_A1 TRNFCNPD1)
		)
		(element TRNFCNPD2 1
			(pin TRNFCNPD2 input)
			(conn TRNFCNPD2 TRNFCNPD2 <== PCIE_A1 TRNFCNPD2)
		)
		(element TRNFCNPD3 1
			(pin TRNFCNPD3 input)
			(conn TRNFCNPD3 TRNFCNPD3 <== PCIE_A1 TRNFCNPD3)
		)
		(element TRNFCNPD4 1
			(pin TRNFCNPD4 input)
			(conn TRNFCNPD4 TRNFCNPD4 <== PCIE_A1 TRNFCNPD4)
		)
		(element TRNFCNPD5 1
			(pin TRNFCNPD5 input)
			(conn TRNFCNPD5 TRNFCNPD5 <== PCIE_A1 TRNFCNPD5)
		)
		(element TRNFCNPD6 1
			(pin TRNFCNPD6 input)
			(conn TRNFCNPD6 TRNFCNPD6 <== PCIE_A1 TRNFCNPD6)
		)
		(element TRNFCNPD7 1
			(pin TRNFCNPD7 input)
			(conn TRNFCNPD7 TRNFCNPD7 <== PCIE_A1 TRNFCNPD7)
		)
		(element TRNFCNPD8 1
			(pin TRNFCNPD8 input)
			(conn TRNFCNPD8 TRNFCNPD8 <== PCIE_A1 TRNFCNPD8)
		)
		(element TRNFCNPD9 1
			(pin TRNFCNPD9 input)
			(conn TRNFCNPD9 TRNFCNPD9 <== PCIE_A1 TRNFCNPD9)
		)
		(element TRNFCNPD10 1
			(pin TRNFCNPD10 input)
			(conn TRNFCNPD10 TRNFCNPD10 <== PCIE_A1 TRNFCNPD10)
		)
		(element TRNFCNPD11 1
			(pin TRNFCNPD11 input)
			(conn TRNFCNPD11 TRNFCNPD11 <== PCIE_A1 TRNFCNPD11)
		)
		(element TRNFCNPH0 1
			(pin TRNFCNPH0 input)
			(conn TRNFCNPH0 TRNFCNPH0 <== PCIE_A1 TRNFCNPH0)
		)
		(element TRNFCNPH1 1
			(pin TRNFCNPH1 input)
			(conn TRNFCNPH1 TRNFCNPH1 <== PCIE_A1 TRNFCNPH1)
		)
		(element TRNFCNPH2 1
			(pin TRNFCNPH2 input)
			(conn TRNFCNPH2 TRNFCNPH2 <== PCIE_A1 TRNFCNPH2)
		)
		(element TRNFCNPH3 1
			(pin TRNFCNPH3 input)
			(conn TRNFCNPH3 TRNFCNPH3 <== PCIE_A1 TRNFCNPH3)
		)
		(element TRNFCNPH4 1
			(pin TRNFCNPH4 input)
			(conn TRNFCNPH4 TRNFCNPH4 <== PCIE_A1 TRNFCNPH4)
		)
		(element TRNFCNPH5 1
			(pin TRNFCNPH5 input)
			(conn TRNFCNPH5 TRNFCNPH5 <== PCIE_A1 TRNFCNPH5)
		)
		(element TRNFCNPH6 1
			(pin TRNFCNPH6 input)
			(conn TRNFCNPH6 TRNFCNPH6 <== PCIE_A1 TRNFCNPH6)
		)
		(element TRNFCNPH7 1
			(pin TRNFCNPH7 input)
			(conn TRNFCNPH7 TRNFCNPH7 <== PCIE_A1 TRNFCNPH7)
		)
		(element TRNFCPD0 1
			(pin TRNFCPD0 input)
			(conn TRNFCPD0 TRNFCPD0 <== PCIE_A1 TRNFCPD0)
		)
		(element TRNFCPD1 1
			(pin TRNFCPD1 input)
			(conn TRNFCPD1 TRNFCPD1 <== PCIE_A1 TRNFCPD1)
		)
		(element TRNFCPD2 1
			(pin TRNFCPD2 input)
			(conn TRNFCPD2 TRNFCPD2 <== PCIE_A1 TRNFCPD2)
		)
		(element TRNFCPD3 1
			(pin TRNFCPD3 input)
			(conn TRNFCPD3 TRNFCPD3 <== PCIE_A1 TRNFCPD3)
		)
		(element TRNFCPD4 1
			(pin TRNFCPD4 input)
			(conn TRNFCPD4 TRNFCPD4 <== PCIE_A1 TRNFCPD4)
		)
		(element TRNFCPD5 1
			(pin TRNFCPD5 input)
			(conn TRNFCPD5 TRNFCPD5 <== PCIE_A1 TRNFCPD5)
		)
		(element TRNFCPD6 1
			(pin TRNFCPD6 input)
			(conn TRNFCPD6 TRNFCPD6 <== PCIE_A1 TRNFCPD6)
		)
		(element TRNFCPD7 1
			(pin TRNFCPD7 input)
			(conn TRNFCPD7 TRNFCPD7 <== PCIE_A1 TRNFCPD7)
		)
		(element TRNFCPD8 1
			(pin TRNFCPD8 input)
			(conn TRNFCPD8 TRNFCPD8 <== PCIE_A1 TRNFCPD8)
		)
		(element TRNFCPD9 1
			(pin TRNFCPD9 input)
			(conn TRNFCPD9 TRNFCPD9 <== PCIE_A1 TRNFCPD9)
		)
		(element TRNFCPD10 1
			(pin TRNFCPD10 input)
			(conn TRNFCPD10 TRNFCPD10 <== PCIE_A1 TRNFCPD10)
		)
		(element TRNFCPD11 1
			(pin TRNFCPD11 input)
			(conn TRNFCPD11 TRNFCPD11 <== PCIE_A1 TRNFCPD11)
		)
		(element TRNFCPH0 1
			(pin TRNFCPH0 input)
			(conn TRNFCPH0 TRNFCPH0 <== PCIE_A1 TRNFCPH0)
		)
		(element TRNFCPH1 1
			(pin TRNFCPH1 input)
			(conn TRNFCPH1 TRNFCPH1 <== PCIE_A1 TRNFCPH1)
		)
		(element TRNFCPH2 1
			(pin TRNFCPH2 input)
			(conn TRNFCPH2 TRNFCPH2 <== PCIE_A1 TRNFCPH2)
		)
		(element TRNFCPH3 1
			(pin TRNFCPH3 input)
			(conn TRNFCPH3 TRNFCPH3 <== PCIE_A1 TRNFCPH3)
		)
		(element TRNFCPH4 1
			(pin TRNFCPH4 input)
			(conn TRNFCPH4 TRNFCPH4 <== PCIE_A1 TRNFCPH4)
		)
		(element TRNFCPH5 1
			(pin TRNFCPH5 input)
			(conn TRNFCPH5 TRNFCPH5 <== PCIE_A1 TRNFCPH5)
		)
		(element TRNFCPH6 1
			(pin TRNFCPH6 input)
			(conn TRNFCPH6 TRNFCPH6 <== PCIE_A1 TRNFCPH6)
		)
		(element TRNFCPH7 1
			(pin TRNFCPH7 input)
			(conn TRNFCPH7 TRNFCPH7 <== PCIE_A1 TRNFCPH7)
		)
		(element TRNFCSEL0 1
			(pin TRNFCSEL0 output)
			(conn TRNFCSEL0 TRNFCSEL0 ==> PCIE_A1 TRNFCSEL0)
		)
		(element TRNFCSEL1 1
			(pin TRNFCSEL1 output)
			(conn TRNFCSEL1 TRNFCSEL1 ==> PCIE_A1 TRNFCSEL1)
		)
		(element TRNFCSEL2 1
			(pin TRNFCSEL2 output)
			(conn TRNFCSEL2 TRNFCSEL2 ==> PCIE_A1 TRNFCSEL2)
		)
		(element TRNLNKUPN 1
			(pin TRNLNKUPN input)
			(conn TRNLNKUPN TRNLNKUPN <== PCIE_A1 TRNLNKUPN)
		)
		(element TRNRBARHITN0 1
			(pin TRNRBARHITN0 input)
			(conn TRNRBARHITN0 TRNRBARHITN0 <== PCIE_A1 TRNRBARHITN0)
		)
		(element TRNRBARHITN1 1
			(pin TRNRBARHITN1 input)
			(conn TRNRBARHITN1 TRNRBARHITN1 <== PCIE_A1 TRNRBARHITN1)
		)
		(element TRNRBARHITN2 1
			(pin TRNRBARHITN2 input)
			(conn TRNRBARHITN2 TRNRBARHITN2 <== PCIE_A1 TRNRBARHITN2)
		)
		(element TRNRBARHITN3 1
			(pin TRNRBARHITN3 input)
			(conn TRNRBARHITN3 TRNRBARHITN3 <== PCIE_A1 TRNRBARHITN3)
		)
		(element TRNRBARHITN4 1
			(pin TRNRBARHITN4 input)
			(conn TRNRBARHITN4 TRNRBARHITN4 <== PCIE_A1 TRNRBARHITN4)
		)
		(element TRNRBARHITN5 1
			(pin TRNRBARHITN5 input)
			(conn TRNRBARHITN5 TRNRBARHITN5 <== PCIE_A1 TRNRBARHITN5)
		)
		(element TRNRBARHITN6 1
			(pin TRNRBARHITN6 input)
			(conn TRNRBARHITN6 TRNRBARHITN6 <== PCIE_A1 TRNRBARHITN6)
		)
		(element TRNRDSTRDYN 1
			(pin TRNRDSTRDYN output)
			(conn TRNRDSTRDYN TRNRDSTRDYN ==> PCIE_A1 TRNRDSTRDYN)
		)
		(element TRNRD0 1
			(pin TRNRD0 input)
			(conn TRNRD0 TRNRD0 <== PCIE_A1 TRNRD0)
		)
		(element TRNRD1 1
			(pin TRNRD1 input)
			(conn TRNRD1 TRNRD1 <== PCIE_A1 TRNRD1)
		)
		(element TRNRD2 1
			(pin TRNRD2 input)
			(conn TRNRD2 TRNRD2 <== PCIE_A1 TRNRD2)
		)
		(element TRNRD3 1
			(pin TRNRD3 input)
			(conn TRNRD3 TRNRD3 <== PCIE_A1 TRNRD3)
		)
		(element TRNRD4 1
			(pin TRNRD4 input)
			(conn TRNRD4 TRNRD4 <== PCIE_A1 TRNRD4)
		)
		(element TRNRD5 1
			(pin TRNRD5 input)
			(conn TRNRD5 TRNRD5 <== PCIE_A1 TRNRD5)
		)
		(element TRNRD6 1
			(pin TRNRD6 input)
			(conn TRNRD6 TRNRD6 <== PCIE_A1 TRNRD6)
		)
		(element TRNRD7 1
			(pin TRNRD7 input)
			(conn TRNRD7 TRNRD7 <== PCIE_A1 TRNRD7)
		)
		(element TRNRD8 1
			(pin TRNRD8 input)
			(conn TRNRD8 TRNRD8 <== PCIE_A1 TRNRD8)
		)
		(element TRNRD9 1
			(pin TRNRD9 input)
			(conn TRNRD9 TRNRD9 <== PCIE_A1 TRNRD9)
		)
		(element TRNRD10 1
			(pin TRNRD10 input)
			(conn TRNRD10 TRNRD10 <== PCIE_A1 TRNRD10)
		)
		(element TRNRD11 1
			(pin TRNRD11 input)
			(conn TRNRD11 TRNRD11 <== PCIE_A1 TRNRD11)
		)
		(element TRNRD12 1
			(pin TRNRD12 input)
			(conn TRNRD12 TRNRD12 <== PCIE_A1 TRNRD12)
		)
		(element TRNRD13 1
			(pin TRNRD13 input)
			(conn TRNRD13 TRNRD13 <== PCIE_A1 TRNRD13)
		)
		(element TRNRD14 1
			(pin TRNRD14 input)
			(conn TRNRD14 TRNRD14 <== PCIE_A1 TRNRD14)
		)
		(element TRNRD15 1
			(pin TRNRD15 input)
			(conn TRNRD15 TRNRD15 <== PCIE_A1 TRNRD15)
		)
		(element TRNRD16 1
			(pin TRNRD16 input)
			(conn TRNRD16 TRNRD16 <== PCIE_A1 TRNRD16)
		)
		(element TRNRD17 1
			(pin TRNRD17 input)
			(conn TRNRD17 TRNRD17 <== PCIE_A1 TRNRD17)
		)
		(element TRNRD18 1
			(pin TRNRD18 input)
			(conn TRNRD18 TRNRD18 <== PCIE_A1 TRNRD18)
		)
		(element TRNRD19 1
			(pin TRNRD19 input)
			(conn TRNRD19 TRNRD19 <== PCIE_A1 TRNRD19)
		)
		(element TRNRD20 1
			(pin TRNRD20 input)
			(conn TRNRD20 TRNRD20 <== PCIE_A1 TRNRD20)
		)
		(element TRNRD21 1
			(pin TRNRD21 input)
			(conn TRNRD21 TRNRD21 <== PCIE_A1 TRNRD21)
		)
		(element TRNRD22 1
			(pin TRNRD22 input)
			(conn TRNRD22 TRNRD22 <== PCIE_A1 TRNRD22)
		)
		(element TRNRD23 1
			(pin TRNRD23 input)
			(conn TRNRD23 TRNRD23 <== PCIE_A1 TRNRD23)
		)
		(element TRNRD24 1
			(pin TRNRD24 input)
			(conn TRNRD24 TRNRD24 <== PCIE_A1 TRNRD24)
		)
		(element TRNRD25 1
			(pin TRNRD25 input)
			(conn TRNRD25 TRNRD25 <== PCIE_A1 TRNRD25)
		)
		(element TRNRD26 1
			(pin TRNRD26 input)
			(conn TRNRD26 TRNRD26 <== PCIE_A1 TRNRD26)
		)
		(element TRNRD27 1
			(pin TRNRD27 input)
			(conn TRNRD27 TRNRD27 <== PCIE_A1 TRNRD27)
		)
		(element TRNRD28 1
			(pin TRNRD28 input)
			(conn TRNRD28 TRNRD28 <== PCIE_A1 TRNRD28)
		)
		(element TRNRD29 1
			(pin TRNRD29 input)
			(conn TRNRD29 TRNRD29 <== PCIE_A1 TRNRD29)
		)
		(element TRNRD30 1
			(pin TRNRD30 input)
			(conn TRNRD30 TRNRD30 <== PCIE_A1 TRNRD30)
		)
		(element TRNRD31 1
			(pin TRNRD31 input)
			(conn TRNRD31 TRNRD31 <== PCIE_A1 TRNRD31)
		)
		(element TRNREOFN 1
			(pin TRNREOFN input)
			(conn TRNREOFN TRNREOFN <== PCIE_A1 TRNREOFN)
		)
		(element TRNRERRFWDN 1
			(pin TRNRERRFWDN input)
			(conn TRNRERRFWDN TRNRERRFWDN <== PCIE_A1 TRNRERRFWDN)
		)
		(element TRNRNPOKN 1
			(pin TRNRNPOKN output)
			(conn TRNRNPOKN TRNRNPOKN ==> PCIE_A1 TRNRNPOKN)
		)
		(element TRNRSOFN 1
			(pin TRNRSOFN input)
			(conn TRNRSOFN TRNRSOFN <== PCIE_A1 TRNRSOFN)
		)
		(element TRNRSRCDSCN 1
			(pin TRNRSRCDSCN input)
			(conn TRNRSRCDSCN TRNRSRCDSCN <== PCIE_A1 TRNRSRCDSCN)
		)
		(element TRNRSRCRDYN 1
			(pin TRNRSRCRDYN input)
			(conn TRNRSRCRDYN TRNRSRCRDYN <== PCIE_A1 TRNRSRCRDYN)
		)
		(element TRNTBUFAV0 1
			(pin TRNTBUFAV0 input)
			(conn TRNTBUFAV0 TRNTBUFAV0 <== PCIE_A1 TRNTBUFAV0)
		)
		(element TRNTBUFAV1 1
			(pin TRNTBUFAV1 input)
			(conn TRNTBUFAV1 TRNTBUFAV1 <== PCIE_A1 TRNTBUFAV1)
		)
		(element TRNTBUFAV2 1
			(pin TRNTBUFAV2 input)
			(conn TRNTBUFAV2 TRNTBUFAV2 <== PCIE_A1 TRNTBUFAV2)
		)
		(element TRNTBUFAV3 1
			(pin TRNTBUFAV3 input)
			(conn TRNTBUFAV3 TRNTBUFAV3 <== PCIE_A1 TRNTBUFAV3)
		)
		(element TRNTBUFAV4 1
			(pin TRNTBUFAV4 input)
			(conn TRNTBUFAV4 TRNTBUFAV4 <== PCIE_A1 TRNTBUFAV4)
		)
		(element TRNTBUFAV5 1
			(pin TRNTBUFAV5 input)
			(conn TRNTBUFAV5 TRNTBUFAV5 <== PCIE_A1 TRNTBUFAV5)
		)
		(element TRNTCFGGNTN 1
			(pin TRNTCFGGNTN output)
			(conn TRNTCFGGNTN TRNTCFGGNTN ==> PCIE_A1 TRNTCFGGNTN)
		)
		(element TRNTCFGREQN 1
			(pin TRNTCFGREQN input)
			(conn TRNTCFGREQN TRNTCFGREQN <== PCIE_A1 TRNTCFGREQN)
		)
		(element TRNTDSTRDYN 1
			(pin TRNTDSTRDYN input)
			(conn TRNTDSTRDYN TRNTDSTRDYN <== PCIE_A1 TRNTDSTRDYN)
		)
		(element TRNTD0 1
			(pin TRNTD0 output)
			(conn TRNTD0 TRNTD0 ==> PCIE_A1 TRNTD0)
		)
		(element TRNTD1 1
			(pin TRNTD1 output)
			(conn TRNTD1 TRNTD1 ==> PCIE_A1 TRNTD1)
		)
		(element TRNTD2 1
			(pin TRNTD2 output)
			(conn TRNTD2 TRNTD2 ==> PCIE_A1 TRNTD2)
		)
		(element TRNTD3 1
			(pin TRNTD3 output)
			(conn TRNTD3 TRNTD3 ==> PCIE_A1 TRNTD3)
		)
		(element TRNTD4 1
			(pin TRNTD4 output)
			(conn TRNTD4 TRNTD4 ==> PCIE_A1 TRNTD4)
		)
		(element TRNTD5 1
			(pin TRNTD5 output)
			(conn TRNTD5 TRNTD5 ==> PCIE_A1 TRNTD5)
		)
		(element TRNTD6 1
			(pin TRNTD6 output)
			(conn TRNTD6 TRNTD6 ==> PCIE_A1 TRNTD6)
		)
		(element TRNTD7 1
			(pin TRNTD7 output)
			(conn TRNTD7 TRNTD7 ==> PCIE_A1 TRNTD7)
		)
		(element TRNTD8 1
			(pin TRNTD8 output)
			(conn TRNTD8 TRNTD8 ==> PCIE_A1 TRNTD8)
		)
		(element TRNTD9 1
			(pin TRNTD9 output)
			(conn TRNTD9 TRNTD9 ==> PCIE_A1 TRNTD9)
		)
		(element TRNTD10 1
			(pin TRNTD10 output)
			(conn TRNTD10 TRNTD10 ==> PCIE_A1 TRNTD10)
		)
		(element TRNTD11 1
			(pin TRNTD11 output)
			(conn TRNTD11 TRNTD11 ==> PCIE_A1 TRNTD11)
		)
		(element TRNTD12 1
			(pin TRNTD12 output)
			(conn TRNTD12 TRNTD12 ==> PCIE_A1 TRNTD12)
		)
		(element TRNTD13 1
			(pin TRNTD13 output)
			(conn TRNTD13 TRNTD13 ==> PCIE_A1 TRNTD13)
		)
		(element TRNTD14 1
			(pin TRNTD14 output)
			(conn TRNTD14 TRNTD14 ==> PCIE_A1 TRNTD14)
		)
		(element TRNTD15 1
			(pin TRNTD15 output)
			(conn TRNTD15 TRNTD15 ==> PCIE_A1 TRNTD15)
		)
		(element TRNTD16 1
			(pin TRNTD16 output)
			(conn TRNTD16 TRNTD16 ==> PCIE_A1 TRNTD16)
		)
		(element TRNTD17 1
			(pin TRNTD17 output)
			(conn TRNTD17 TRNTD17 ==> PCIE_A1 TRNTD17)
		)
		(element TRNTD18 1
			(pin TRNTD18 output)
			(conn TRNTD18 TRNTD18 ==> PCIE_A1 TRNTD18)
		)
		(element TRNTD19 1
			(pin TRNTD19 output)
			(conn TRNTD19 TRNTD19 ==> PCIE_A1 TRNTD19)
		)
		(element TRNTD20 1
			(pin TRNTD20 output)
			(conn TRNTD20 TRNTD20 ==> PCIE_A1 TRNTD20)
		)
		(element TRNTD21 1
			(pin TRNTD21 output)
			(conn TRNTD21 TRNTD21 ==> PCIE_A1 TRNTD21)
		)
		(element TRNTD22 1
			(pin TRNTD22 output)
			(conn TRNTD22 TRNTD22 ==> PCIE_A1 TRNTD22)
		)
		(element TRNTD23 1
			(pin TRNTD23 output)
			(conn TRNTD23 TRNTD23 ==> PCIE_A1 TRNTD23)
		)
		(element TRNTD24 1
			(pin TRNTD24 output)
			(conn TRNTD24 TRNTD24 ==> PCIE_A1 TRNTD24)
		)
		(element TRNTD25 1
			(pin TRNTD25 output)
			(conn TRNTD25 TRNTD25 ==> PCIE_A1 TRNTD25)
		)
		(element TRNTD26 1
			(pin TRNTD26 output)
			(conn TRNTD26 TRNTD26 ==> PCIE_A1 TRNTD26)
		)
		(element TRNTD27 1
			(pin TRNTD27 output)
			(conn TRNTD27 TRNTD27 ==> PCIE_A1 TRNTD27)
		)
		(element TRNTD28 1
			(pin TRNTD28 output)
			(conn TRNTD28 TRNTD28 ==> PCIE_A1 TRNTD28)
		)
		(element TRNTD29 1
			(pin TRNTD29 output)
			(conn TRNTD29 TRNTD29 ==> PCIE_A1 TRNTD29)
		)
		(element TRNTD30 1
			(pin TRNTD30 output)
			(conn TRNTD30 TRNTD30 ==> PCIE_A1 TRNTD30)
		)
		(element TRNTD31 1
			(pin TRNTD31 output)
			(conn TRNTD31 TRNTD31 ==> PCIE_A1 TRNTD31)
		)
		(element TRNTEOFN 1
			(pin TRNTEOFN output)
			(conn TRNTEOFN TRNTEOFN ==> PCIE_A1 TRNTEOFN)
		)
		(element TRNTERRDROPN 1
			(pin TRNTERRDROPN input)
			(conn TRNTERRDROPN TRNTERRDROPN <== PCIE_A1 TRNTERRDROPN)
		)
		(element TRNTERRFWDN 1
			(pin TRNTERRFWDN output)
			(conn TRNTERRFWDN TRNTERRFWDN ==> PCIE_A1 TRNTERRFWDN)
		)
		(element TRNTSOFN 1
			(pin TRNTSOFN output)
			(conn TRNTSOFN TRNTSOFN ==> PCIE_A1 TRNTSOFN)
		)
		(element TRNTSRCDSCN 1
			(pin TRNTSRCDSCN output)
			(conn TRNTSRCDSCN TRNTSRCDSCN ==> PCIE_A1 TRNTSRCDSCN)
		)
		(element TRNTSRCRDYN 1
			(pin TRNTSRCRDYN output)
			(conn TRNTSRCRDYN TRNTSRCRDYN ==> PCIE_A1 TRNTSRCRDYN)
		)
		(element TRNTSTRN 1
			(pin TRNTSTRN output)
			(conn TRNTSTRN TRNTSTRN ==> PCIE_A1 TRNTSTRN)
		)
		(element USERCLK 1
			(pin USERCLK output)
			(conn USERCLK USERCLK ==> PCIE_A1 USERCLK)
		)
		(element USERRSTN 1
			(pin USERRSTN input)
			(conn USERRSTN USERRSTN <== PCIE_A1 USERRSTN)
		)
		(element PCIE_A1 813 # BEL
			(pin CFGBUSNUMBER0 output)
			(pin CFGBUSNUMBER1 output)
			(pin CFGBUSNUMBER2 output)
			(pin CFGBUSNUMBER3 output)
			(pin CFGBUSNUMBER4 output)
			(pin CFGBUSNUMBER5 output)
			(pin CFGBUSNUMBER6 output)
			(pin CFGBUSNUMBER7 output)
			(pin CFGCOMMANDBUSMASTERENABLE output)
			(pin CFGCOMMANDINTERRUPTDISABLE output)
			(pin CFGCOMMANDIOENABLE output)
			(pin CFGCOMMANDMEMENABLE output)
			(pin CFGCOMMANDSERREN output)
			(pin CFGDEVCONTROLAUXPOWEREN output)
			(pin CFGDEVCONTROLCORRERRREPORTINGEN output)
			(pin CFGDEVCONTROLENABLERO output)
			(pin CFGDEVCONTROLEXTTAGEN output)
			(pin CFGDEVCONTROLFATALERRREPORTINGEN output)
			(pin CFGDEVCONTROLMAXPAYLOAD0 output)
			(pin CFGDEVCONTROLMAXPAYLOAD1 output)
			(pin CFGDEVCONTROLMAXPAYLOAD2 output)
			(pin CFGDEVCONTROLMAXREADREQ0 output)
			(pin CFGDEVCONTROLMAXREADREQ1 output)
			(pin CFGDEVCONTROLMAXREADREQ2 output)
			(pin CFGDEVCONTROLNONFATALREPORTINGEN output)
			(pin CFGDEVCONTROLNOSNOOPEN output)
			(pin CFGDEVCONTROLPHANTOMEN output)
			(pin CFGDEVCONTROLURERRREPORTINGEN output)
			(pin CFGDEVICENUMBER0 output)
			(pin CFGDEVICENUMBER1 output)
			(pin CFGDEVICENUMBER2 output)
			(pin CFGDEVICENUMBER3 output)
			(pin CFGDEVICENUMBER4 output)
			(pin CFGDEVID0 input)
			(pin CFGDEVID1 input)
			(pin CFGDEVID2 input)
			(pin CFGDEVID3 input)
			(pin CFGDEVID4 input)
			(pin CFGDEVID5 input)
			(pin CFGDEVID6 input)
			(pin CFGDEVID7 input)
			(pin CFGDEVID8 input)
			(pin CFGDEVID9 input)
			(pin CFGDEVID10 input)
			(pin CFGDEVID11 input)
			(pin CFGDEVID12 input)
			(pin CFGDEVID13 input)
			(pin CFGDEVID14 input)
			(pin CFGDEVID15 input)
			(pin CFGDEVSTATUSCORRERRDETECTED output)
			(pin CFGDEVSTATUSFATALERRDETECTED output)
			(pin CFGDEVSTATUSNONFATALERRDETECTED output)
			(pin CFGDEVSTATUSURDETECTED output)
			(pin CFGDO0 output)
			(pin CFGDO1 output)
			(pin CFGDO2 output)
			(pin CFGDO3 output)
			(pin CFGDO4 output)
			(pin CFGDO5 output)
			(pin CFGDO6 output)
			(pin CFGDO7 output)
			(pin CFGDO8 output)
			(pin CFGDO9 output)
			(pin CFGDO10 output)
			(pin CFGDO11 output)
			(pin CFGDO12 output)
			(pin CFGDO13 output)
			(pin CFGDO14 output)
			(pin CFGDO15 output)
			(pin CFGDO16 output)
			(pin CFGDO17 output)
			(pin CFGDO18 output)
			(pin CFGDO19 output)
			(pin CFGDO20 output)
			(pin CFGDO21 output)
			(pin CFGDO22 output)
			(pin CFGDO23 output)
			(pin CFGDO24 output)
			(pin CFGDO25 output)
			(pin CFGDO26 output)
			(pin CFGDO27 output)
			(pin CFGDO28 output)
			(pin CFGDO29 output)
			(pin CFGDO30 output)
			(pin CFGDO31 output)
			(pin CFGDSN0 input)
			(pin CFGDSN1 input)
			(pin CFGDSN2 input)
			(pin CFGDSN3 input)
			(pin CFGDSN4 input)
			(pin CFGDSN5 input)
			(pin CFGDSN6 input)
			(pin CFGDSN7 input)
			(pin CFGDSN8 input)
			(pin CFGDSN9 input)
			(pin CFGDSN10 input)
			(pin CFGDSN11 input)
			(pin CFGDSN12 input)
			(pin CFGDSN13 input)
			(pin CFGDSN14 input)
			(pin CFGDSN15 input)
			(pin CFGDSN16 input)
			(pin CFGDSN17 input)
			(pin CFGDSN18 input)
			(pin CFGDSN19 input)
			(pin CFGDSN20 input)
			(pin CFGDSN21 input)
			(pin CFGDSN22 input)
			(pin CFGDSN23 input)
			(pin CFGDSN24 input)
			(pin CFGDSN25 input)
			(pin CFGDSN26 input)
			(pin CFGDSN27 input)
			(pin CFGDSN28 input)
			(pin CFGDSN29 input)
			(pin CFGDSN30 input)
			(pin CFGDSN31 input)
			(pin CFGDSN32 input)
			(pin CFGDSN33 input)
			(pin CFGDSN34 input)
			(pin CFGDSN35 input)
			(pin CFGDSN36 input)
			(pin CFGDSN37 input)
			(pin CFGDSN38 input)
			(pin CFGDSN39 input)
			(pin CFGDSN40 input)
			(pin CFGDSN41 input)
			(pin CFGDSN42 input)
			(pin CFGDSN43 input)
			(pin CFGDSN44 input)
			(pin CFGDSN45 input)
			(pin CFGDSN46 input)
			(pin CFGDSN47 input)
			(pin CFGDSN48 input)
			(pin CFGDSN49 input)
			(pin CFGDSN50 input)
			(pin CFGDSN51 input)
			(pin CFGDSN52 input)
			(pin CFGDSN53 input)
			(pin CFGDSN54 input)
			(pin CFGDSN55 input)
			(pin CFGDSN56 input)
			(pin CFGDSN57 input)
			(pin CFGDSN58 input)
			(pin CFGDSN59 input)
			(pin CFGDSN60 input)
			(pin CFGDSN61 input)
			(pin CFGDSN62 input)
			(pin CFGDSN63 input)
			(pin CFGDWADDR0 input)
			(pin CFGDWADDR1 input)
			(pin CFGDWADDR2 input)
			(pin CFGDWADDR3 input)
			(pin CFGDWADDR4 input)
			(pin CFGDWADDR5 input)
			(pin CFGDWADDR6 input)
			(pin CFGDWADDR7 input)
			(pin CFGDWADDR8 input)
			(pin CFGDWADDR9 input)
			(pin CFGERRCORN input)
			(pin CFGERRCPLABORTN input)
			(pin CFGERRCPLRDYN output)
			(pin CFGERRCPLTIMEOUTN input)
			(pin CFGERRECRCN input)
			(pin CFGERRLOCKEDN input)
			(pin CFGERRPOSTEDN input)
			(pin CFGERRTLPCPLHEADER0 input)
			(pin CFGERRTLPCPLHEADER1 input)
			(pin CFGERRTLPCPLHEADER2 input)
			(pin CFGERRTLPCPLHEADER3 input)
			(pin CFGERRTLPCPLHEADER4 input)
			(pin CFGERRTLPCPLHEADER5 input)
			(pin CFGERRTLPCPLHEADER6 input)
			(pin CFGERRTLPCPLHEADER7 input)
			(pin CFGERRTLPCPLHEADER8 input)
			(pin CFGERRTLPCPLHEADER9 input)
			(pin CFGERRTLPCPLHEADER10 input)
			(pin CFGERRTLPCPLHEADER11 input)
			(pin CFGERRTLPCPLHEADER12 input)
			(pin CFGERRTLPCPLHEADER13 input)
			(pin CFGERRTLPCPLHEADER14 input)
			(pin CFGERRTLPCPLHEADER15 input)
			(pin CFGERRTLPCPLHEADER16 input)
			(pin CFGERRTLPCPLHEADER17 input)
			(pin CFGERRTLPCPLHEADER18 input)
			(pin CFGERRTLPCPLHEADER19 input)
			(pin CFGERRTLPCPLHEADER20 input)
			(pin CFGERRTLPCPLHEADER21 input)
			(pin CFGERRTLPCPLHEADER22 input)
			(pin CFGERRTLPCPLHEADER23 input)
			(pin CFGERRTLPCPLHEADER24 input)
			(pin CFGERRTLPCPLHEADER25 input)
			(pin CFGERRTLPCPLHEADER26 input)
			(pin CFGERRTLPCPLHEADER27 input)
			(pin CFGERRTLPCPLHEADER28 input)
			(pin CFGERRTLPCPLHEADER29 input)
			(pin CFGERRTLPCPLHEADER30 input)
			(pin CFGERRTLPCPLHEADER31 input)
			(pin CFGERRTLPCPLHEADER32 input)
			(pin CFGERRTLPCPLHEADER33 input)
			(pin CFGERRTLPCPLHEADER34 input)
			(pin CFGERRTLPCPLHEADER35 input)
			(pin CFGERRTLPCPLHEADER36 input)
			(pin CFGERRTLPCPLHEADER37 input)
			(pin CFGERRTLPCPLHEADER38 input)
			(pin CFGERRTLPCPLHEADER39 input)
			(pin CFGERRTLPCPLHEADER40 input)
			(pin CFGERRTLPCPLHEADER41 input)
			(pin CFGERRTLPCPLHEADER42 input)
			(pin CFGERRTLPCPLHEADER43 input)
			(pin CFGERRTLPCPLHEADER44 input)
			(pin CFGERRTLPCPLHEADER45 input)
			(pin CFGERRTLPCPLHEADER46 input)
			(pin CFGERRTLPCPLHEADER47 input)
			(pin CFGERRURN input)
			(pin CFGFUNCTIONNUMBER0 output)
			(pin CFGFUNCTIONNUMBER1 output)
			(pin CFGFUNCTIONNUMBER2 output)
			(pin CFGINTERRUPTASSERTN input)
			(pin CFGINTERRUPTDI0 input)
			(pin CFGINTERRUPTDI1 input)
			(pin CFGINTERRUPTDI2 input)
			(pin CFGINTERRUPTDI3 input)
			(pin CFGINTERRUPTDI4 input)
			(pin CFGINTERRUPTDI5 input)
			(pin CFGINTERRUPTDI6 input)
			(pin CFGINTERRUPTDI7 input)
			(pin CFGINTERRUPTDO0 output)
			(pin CFGINTERRUPTDO1 output)
			(pin CFGINTERRUPTDO2 output)
			(pin CFGINTERRUPTDO3 output)
			(pin CFGINTERRUPTDO4 output)
			(pin CFGINTERRUPTDO5 output)
			(pin CFGINTERRUPTDO6 output)
			(pin CFGINTERRUPTDO7 output)
			(pin CFGINTERRUPTMMENABLE0 output)
			(pin CFGINTERRUPTMMENABLE1 output)
			(pin CFGINTERRUPTMMENABLE2 output)
			(pin CFGINTERRUPTMSIENABLE output)
			(pin CFGINTERRUPTN input)
			(pin CFGINTERRUPTRDYN output)
			(pin CFGLINKCONTOLRCB output)
			(pin CFGLINKCONTROLASPMCONTROL0 output)
			(pin CFGLINKCONTROLASPMCONTROL1 output)
			(pin CFGLINKCONTROLCOMMONCLOCK output)
			(pin CFGLINKCONTROLEXTENDEDSYNC output)
			(pin CFGLTSSMSTATE0 output)
			(pin CFGLTSSMSTATE1 output)
			(pin CFGLTSSMSTATE2 output)
			(pin CFGLTSSMSTATE3 output)
			(pin CFGLTSSMSTATE4 output)
			(pin CFGPCIELINKSTATEN0 output)
			(pin CFGPCIELINKSTATEN1 output)
			(pin CFGPCIELINKSTATEN2 output)
			(pin CFGPMWAKEN input)
			(pin CFGRDENN input)
			(pin CFGRDWRDONEN output)
			(pin CFGREVID0 input)
			(pin CFGREVID1 input)
			(pin CFGREVID2 input)
			(pin CFGREVID3 input)
			(pin CFGREVID4 input)
			(pin CFGREVID5 input)
			(pin CFGREVID6 input)
			(pin CFGREVID7 input)
			(pin CFGSUBSYSID0 input)
			(pin CFGSUBSYSID1 input)
			(pin CFGSUBSYSID2 input)
			(pin CFGSUBSYSID3 input)
			(pin CFGSUBSYSID4 input)
			(pin CFGSUBSYSID5 input)
			(pin CFGSUBSYSID6 input)
			(pin CFGSUBSYSID7 input)
			(pin CFGSUBSYSID8 input)
			(pin CFGSUBSYSID9 input)
			(pin CFGSUBSYSID10 input)
			(pin CFGSUBSYSID11 input)
			(pin CFGSUBSYSID12 input)
			(pin CFGSUBSYSID13 input)
			(pin CFGSUBSYSID14 input)
			(pin CFGSUBSYSID15 input)
			(pin CFGSUBSYSVENID0 input)
			(pin CFGSUBSYSVENID1 input)
			(pin CFGSUBSYSVENID2 input)
			(pin CFGSUBSYSVENID3 input)
			(pin CFGSUBSYSVENID4 input)
			(pin CFGSUBSYSVENID5 input)
			(pin CFGSUBSYSVENID6 input)
			(pin CFGSUBSYSVENID7 input)
			(pin CFGSUBSYSVENID8 input)
			(pin CFGSUBSYSVENID9 input)
			(pin CFGSUBSYSVENID10 input)
			(pin CFGSUBSYSVENID11 input)
			(pin CFGSUBSYSVENID12 input)
			(pin CFGSUBSYSVENID13 input)
			(pin CFGSUBSYSVENID14 input)
			(pin CFGSUBSYSVENID15 input)
			(pin CFGTOTURNOFFN output)
			(pin CFGTRNPENDINGN input)
			(pin CFGTURNOFFOKN input)
			(pin CFGVENID0 input)
			(pin CFGVENID1 input)
			(pin CFGVENID2 input)
			(pin CFGVENID3 input)
			(pin CFGVENID4 input)
			(pin CFGVENID5 input)
			(pin CFGVENID6 input)
			(pin CFGVENID7 input)
			(pin CFGVENID8 input)
			(pin CFGVENID9 input)
			(pin CFGVENID10 input)
			(pin CFGVENID11 input)
			(pin CFGVENID12 input)
			(pin CFGVENID13 input)
			(pin CFGVENID14 input)
			(pin CFGVENID15 input)
			(pin CLOCKLOCKED input)
			(pin DBGBADDLLPSTATUS output)
			(pin DBGBADTLPLCRC output)
			(pin DBGBADTLPSEQNUM output)
			(pin DBGBADTLPSTATUS output)
			(pin DBGDLPROTOCOLSTATUS output)
			(pin DBGFCPROTOCOLERRSTATUS output)
			(pin DBGMLFRMDLENGTH output)
			(pin DBGMLFRMDMPS output)
			(pin DBGMLFRMDTCVC output)
			(pin DBGMLFRMDTLPSTATUS output)
			(pin DBGMLFRMDUNRECTYPE output)
			(pin DBGPOISTLPSTATUS output)
			(pin DBGRCVROVERFLOWSTATUS output)
			(pin DBGREGDETECTEDCORRECTABLE output)
			(pin DBGREGDETECTEDFATAL output)
			(pin DBGREGDETECTEDNONFATAL output)
			(pin DBGREGDETECTEDUNSUPPORTED output)
			(pin DBGRPLYROLLOVERSTATUS output)
			(pin DBGRPLYTIMEOUTSTATUS output)
			(pin DBGURNOBARHIT output)
			(pin DBGURPOISCFGWR output)
			(pin DBGURSTATUS output)
			(pin DBGURUNSUPMSG output)
			(pin MGTCLK input)
			(pin MIMRXRADDR0 output)
			(pin MIMRXRADDR1 output)
			(pin MIMRXRADDR2 output)
			(pin MIMRXRADDR3 output)
			(pin MIMRXRADDR4 output)
			(pin MIMRXRADDR5 output)
			(pin MIMRXRADDR6 output)
			(pin MIMRXRADDR7 output)
			(pin MIMRXRADDR8 output)
			(pin MIMRXRADDR9 output)
			(pin MIMRXRADDR10 output)
			(pin MIMRXRADDR11 output)
			(pin MIMRXRDATA0 input)
			(pin MIMRXRDATA1 input)
			(pin MIMRXRDATA2 input)
			(pin MIMRXRDATA3 input)
			(pin MIMRXRDATA4 input)
			(pin MIMRXRDATA5 input)
			(pin MIMRXRDATA6 input)
			(pin MIMRXRDATA7 input)
			(pin MIMRXRDATA8 input)
			(pin MIMRXRDATA9 input)
			(pin MIMRXRDATA10 input)
			(pin MIMRXRDATA11 input)
			(pin MIMRXRDATA12 input)
			(pin MIMRXRDATA13 input)
			(pin MIMRXRDATA14 input)
			(pin MIMRXRDATA15 input)
			(pin MIMRXRDATA16 input)
			(pin MIMRXRDATA17 input)
			(pin MIMRXRDATA18 input)
			(pin MIMRXRDATA19 input)
			(pin MIMRXRDATA20 input)
			(pin MIMRXRDATA21 input)
			(pin MIMRXRDATA22 input)
			(pin MIMRXRDATA23 input)
			(pin MIMRXRDATA24 input)
			(pin MIMRXRDATA25 input)
			(pin MIMRXRDATA26 input)
			(pin MIMRXRDATA27 input)
			(pin MIMRXRDATA28 input)
			(pin MIMRXRDATA29 input)
			(pin MIMRXRDATA30 input)
			(pin MIMRXRDATA31 input)
			(pin MIMRXRDATA32 input)
			(pin MIMRXRDATA33 input)
			(pin MIMRXRDATA34 input)
			(pin MIMRXREN output)
			(pin MIMRXWADDR0 output)
			(pin MIMRXWADDR1 output)
			(pin MIMRXWADDR2 output)
			(pin MIMRXWADDR3 output)
			(pin MIMRXWADDR4 output)
			(pin MIMRXWADDR5 output)
			(pin MIMRXWADDR6 output)
			(pin MIMRXWADDR7 output)
			(pin MIMRXWADDR8 output)
			(pin MIMRXWADDR9 output)
			(pin MIMRXWADDR10 output)
			(pin MIMRXWADDR11 output)
			(pin MIMRXWDATA0 output)
			(pin MIMRXWDATA1 output)
			(pin MIMRXWDATA2 output)
			(pin MIMRXWDATA3 output)
			(pin MIMRXWDATA4 output)
			(pin MIMRXWDATA5 output)
			(pin MIMRXWDATA6 output)
			(pin MIMRXWDATA7 output)
			(pin MIMRXWDATA8 output)
			(pin MIMRXWDATA9 output)
			(pin MIMRXWDATA10 output)
			(pin MIMRXWDATA11 output)
			(pin MIMRXWDATA12 output)
			(pin MIMRXWDATA13 output)
			(pin MIMRXWDATA14 output)
			(pin MIMRXWDATA15 output)
			(pin MIMRXWDATA16 output)
			(pin MIMRXWDATA17 output)
			(pin MIMRXWDATA18 output)
			(pin MIMRXWDATA19 output)
			(pin MIMRXWDATA20 output)
			(pin MIMRXWDATA21 output)
			(pin MIMRXWDATA22 output)
			(pin MIMRXWDATA23 output)
			(pin MIMRXWDATA24 output)
			(pin MIMRXWDATA25 output)
			(pin MIMRXWDATA26 output)
			(pin MIMRXWDATA27 output)
			(pin MIMRXWDATA28 output)
			(pin MIMRXWDATA29 output)
			(pin MIMRXWDATA30 output)
			(pin MIMRXWDATA31 output)
			(pin MIMRXWDATA32 output)
			(pin MIMRXWDATA33 output)
			(pin MIMRXWDATA34 output)
			(pin MIMRXWEN output)
			(pin MIMTXRADDR0 output)
			(pin MIMTXRADDR1 output)
			(pin MIMTXRADDR2 output)
			(pin MIMTXRADDR3 output)
			(pin MIMTXRADDR4 output)
			(pin MIMTXRADDR5 output)
			(pin MIMTXRADDR6 output)
			(pin MIMTXRADDR7 output)
			(pin MIMTXRADDR8 output)
			(pin MIMTXRADDR9 output)
			(pin MIMTXRADDR10 output)
			(pin MIMTXRADDR11 output)
			(pin MIMTXRDATA0 input)
			(pin MIMTXRDATA1 input)
			(pin MIMTXRDATA2 input)
			(pin MIMTXRDATA3 input)
			(pin MIMTXRDATA4 input)
			(pin MIMTXRDATA5 input)
			(pin MIMTXRDATA6 input)
			(pin MIMTXRDATA7 input)
			(pin MIMTXRDATA8 input)
			(pin MIMTXRDATA9 input)
			(pin MIMTXRDATA10 input)
			(pin MIMTXRDATA11 input)
			(pin MIMTXRDATA12 input)
			(pin MIMTXRDATA13 input)
			(pin MIMTXRDATA14 input)
			(pin MIMTXRDATA15 input)
			(pin MIMTXRDATA16 input)
			(pin MIMTXRDATA17 input)
			(pin MIMTXRDATA18 input)
			(pin MIMTXRDATA19 input)
			(pin MIMTXRDATA20 input)
			(pin MIMTXRDATA21 input)
			(pin MIMTXRDATA22 input)
			(pin MIMTXRDATA23 input)
			(pin MIMTXRDATA24 input)
			(pin MIMTXRDATA25 input)
			(pin MIMTXRDATA26 input)
			(pin MIMTXRDATA27 input)
			(pin MIMTXRDATA28 input)
			(pin MIMTXRDATA29 input)
			(pin MIMTXRDATA30 input)
			(pin MIMTXRDATA31 input)
			(pin MIMTXRDATA32 input)
			(pin MIMTXRDATA33 input)
			(pin MIMTXRDATA34 input)
			(pin MIMTXRDATA35 input)
			(pin MIMTXREN output)
			(pin MIMTXWADDR0 output)
			(pin MIMTXWADDR1 output)
			(pin MIMTXWADDR2 output)
			(pin MIMTXWADDR3 output)
			(pin MIMTXWADDR4 output)
			(pin MIMTXWADDR5 output)
			(pin MIMTXWADDR6 output)
			(pin MIMTXWADDR7 output)
			(pin MIMTXWADDR8 output)
			(pin MIMTXWADDR9 output)
			(pin MIMTXWADDR10 output)
			(pin MIMTXWADDR11 output)
			(pin MIMTXWDATA0 output)
			(pin MIMTXWDATA1 output)
			(pin MIMTXWDATA2 output)
			(pin MIMTXWDATA3 output)
			(pin MIMTXWDATA4 output)
			(pin MIMTXWDATA5 output)
			(pin MIMTXWDATA6 output)
			(pin MIMTXWDATA7 output)
			(pin MIMTXWDATA8 output)
			(pin MIMTXWDATA9 output)
			(pin MIMTXWDATA10 output)
			(pin MIMTXWDATA11 output)
			(pin MIMTXWDATA12 output)
			(pin MIMTXWDATA13 output)
			(pin MIMTXWDATA14 output)
			(pin MIMTXWDATA15 output)
			(pin MIMTXWDATA16 output)
			(pin MIMTXWDATA17 output)
			(pin MIMTXWDATA18 output)
			(pin MIMTXWDATA19 output)
			(pin MIMTXWDATA20 output)
			(pin MIMTXWDATA21 output)
			(pin MIMTXWDATA22 output)
			(pin MIMTXWDATA23 output)
			(pin MIMTXWDATA24 output)
			(pin MIMTXWDATA25 output)
			(pin MIMTXWDATA26 output)
			(pin MIMTXWDATA27 output)
			(pin MIMTXWDATA28 output)
			(pin MIMTXWDATA29 output)
			(pin MIMTXWDATA30 output)
			(pin MIMTXWDATA31 output)
			(pin MIMTXWDATA32 output)
			(pin MIMTXWDATA33 output)
			(pin MIMTXWDATA34 output)
			(pin MIMTXWDATA35 output)
			(pin MIMTXWEN output)
			(pin PIPEGTPOWERDOWNA0 output)
			(pin PIPEGTPOWERDOWNA1 output)
			(pin PIPEGTPOWERDOWNB0 output)
			(pin PIPEGTPOWERDOWNB1 output)
			(pin PIPEGTRESETDONEA input)
			(pin PIPEGTRESETDONEB input)
			(pin PIPEGTTXELECIDLEA output)
			(pin PIPEGTTXELECIDLEB output)
			(pin PIPEPHYSTATUSA input)
			(pin PIPEPHYSTATUSB input)
			(pin PIPERXCHARISKA0 input)
			(pin PIPERXCHARISKA1 input)
			(pin PIPERXCHARISKB0 input)
			(pin PIPERXCHARISKB1 input)
			(pin PIPERXDATAA0 input)
			(pin PIPERXDATAA1 input)
			(pin PIPERXDATAA2 input)
			(pin PIPERXDATAA3 input)
			(pin PIPERXDATAA4 input)
			(pin PIPERXDATAA5 input)
			(pin PIPERXDATAA6 input)
			(pin PIPERXDATAA7 input)
			(pin PIPERXDATAA8 input)
			(pin PIPERXDATAA9 input)
			(pin PIPERXDATAA10 input)
			(pin PIPERXDATAA11 input)
			(pin PIPERXDATAA12 input)
			(pin PIPERXDATAA13 input)
			(pin PIPERXDATAA14 input)
			(pin PIPERXDATAA15 input)
			(pin PIPERXDATAB0 input)
			(pin PIPERXDATAB1 input)
			(pin PIPERXDATAB2 input)
			(pin PIPERXDATAB3 input)
			(pin PIPERXDATAB4 input)
			(pin PIPERXDATAB5 input)
			(pin PIPERXDATAB6 input)
			(pin PIPERXDATAB7 input)
			(pin PIPERXDATAB8 input)
			(pin PIPERXDATAB9 input)
			(pin PIPERXDATAB10 input)
			(pin PIPERXDATAB11 input)
			(pin PIPERXDATAB12 input)
			(pin PIPERXDATAB13 input)
			(pin PIPERXDATAB14 input)
			(pin PIPERXDATAB15 input)
			(pin PIPERXENTERELECIDLEA input)
			(pin PIPERXENTERELECIDLEB input)
			(pin PIPERXPOLARITYA output)
			(pin PIPERXPOLARITYB output)
			(pin PIPERXRESETA output)
			(pin PIPERXRESETB output)
			(pin PIPERXSTATUSA0 input)
			(pin PIPERXSTATUSA1 input)
			(pin PIPERXSTATUSA2 input)
			(pin PIPERXSTATUSB0 input)
			(pin PIPERXSTATUSB1 input)
			(pin PIPERXSTATUSB2 input)
			(pin PIPETXCHARDISPMODEA0 output)
			(pin PIPETXCHARDISPMODEA1 output)
			(pin PIPETXCHARDISPMODEB0 output)
			(pin PIPETXCHARDISPMODEB1 output)
			(pin PIPETXCHARDISPVALA0 output)
			(pin PIPETXCHARDISPVALA1 output)
			(pin PIPETXCHARDISPVALB0 output)
			(pin PIPETXCHARDISPVALB1 output)
			(pin PIPETXCHARISKA0 output)
			(pin PIPETXCHARISKA1 output)
			(pin PIPETXCHARISKB0 output)
			(pin PIPETXCHARISKB1 output)
			(pin PIPETXDATAA0 output)
			(pin PIPETXDATAA1 output)
			(pin PIPETXDATAA2 output)
			(pin PIPETXDATAA3 output)
			(pin PIPETXDATAA4 output)
			(pin PIPETXDATAA5 output)
			(pin PIPETXDATAA6 output)
			(pin PIPETXDATAA7 output)
			(pin PIPETXDATAA8 output)
			(pin PIPETXDATAA9 output)
			(pin PIPETXDATAA10 output)
			(pin PIPETXDATAA11 output)
			(pin PIPETXDATAA12 output)
			(pin PIPETXDATAA13 output)
			(pin PIPETXDATAA14 output)
			(pin PIPETXDATAA15 output)
			(pin PIPETXDATAB0 output)
			(pin PIPETXDATAB1 output)
			(pin PIPETXDATAB2 output)
			(pin PIPETXDATAB3 output)
			(pin PIPETXDATAB4 output)
			(pin PIPETXDATAB5 output)
			(pin PIPETXDATAB6 output)
			(pin PIPETXDATAB7 output)
			(pin PIPETXDATAB8 output)
			(pin PIPETXDATAB9 output)
			(pin PIPETXDATAB10 output)
			(pin PIPETXDATAB11 output)
			(pin PIPETXDATAB12 output)
			(pin PIPETXDATAB13 output)
			(pin PIPETXDATAB14 output)
			(pin PIPETXDATAB15 output)
			(pin PIPETXRCVRDETA output)
			(pin PIPETXRCVRDETB output)
			(pin RECEIVEDHOTRESET output)
			(pin SCANEN input)
			(pin SCANIN0 input)
			(pin SCANIN1 input)
			(pin SCANIN2 input)
			(pin SCANIN3 input)
			(pin SCANIN4 input)
			(pin SCANOUT0 output)
			(pin SCANOUT1 output)
			(pin SCANOUT2 output)
			(pin SCANOUT3 output)
			(pin SCANOUT4 output)
			(pin SCANRESETMASK input)
			(pin SYSRESETN input)
			(pin TRNFCCPLD0 output)
			(pin TRNFCCPLD1 output)
			(pin TRNFCCPLD2 output)
			(pin TRNFCCPLD3 output)
			(pin TRNFCCPLD4 output)
			(pin TRNFCCPLD5 output)
			(pin TRNFCCPLD6 output)
			(pin TRNFCCPLD7 output)
			(pin TRNFCCPLD8 output)
			(pin TRNFCCPLD9 output)
			(pin TRNFCCPLD10 output)
			(pin TRNFCCPLD11 output)
			(pin TRNFCCPLH0 output)
			(pin TRNFCCPLH1 output)
			(pin TRNFCCPLH2 output)
			(pin TRNFCCPLH3 output)
			(pin TRNFCCPLH4 output)
			(pin TRNFCCPLH5 output)
			(pin TRNFCCPLH6 output)
			(pin TRNFCCPLH7 output)
			(pin TRNFCNPD0 output)
			(pin TRNFCNPD1 output)
			(pin TRNFCNPD2 output)
			(pin TRNFCNPD3 output)
			(pin TRNFCNPD4 output)
			(pin TRNFCNPD5 output)
			(pin TRNFCNPD6 output)
			(pin TRNFCNPD7 output)
			(pin TRNFCNPD8 output)
			(pin TRNFCNPD9 output)
			(pin TRNFCNPD10 output)
			(pin TRNFCNPD11 output)
			(pin TRNFCNPH0 output)
			(pin TRNFCNPH1 output)
			(pin TRNFCNPH2 output)
			(pin TRNFCNPH3 output)
			(pin TRNFCNPH4 output)
			(pin TRNFCNPH5 output)
			(pin TRNFCNPH6 output)
			(pin TRNFCNPH7 output)
			(pin TRNFCPD0 output)
			(pin TRNFCPD1 output)
			(pin TRNFCPD2 output)
			(pin TRNFCPD3 output)
			(pin TRNFCPD4 output)
			(pin TRNFCPD5 output)
			(pin TRNFCPD6 output)
			(pin TRNFCPD7 output)
			(pin TRNFCPD8 output)
			(pin TRNFCPD9 output)
			(pin TRNFCPD10 output)
			(pin TRNFCPD11 output)
			(pin TRNFCPH0 output)
			(pin TRNFCPH1 output)
			(pin TRNFCPH2 output)
			(pin TRNFCPH3 output)
			(pin TRNFCPH4 output)
			(pin TRNFCPH5 output)
			(pin TRNFCPH6 output)
			(pin TRNFCPH7 output)
			(pin TRNFCSEL0 input)
			(pin TRNFCSEL1 input)
			(pin TRNFCSEL2 input)
			(pin TRNLNKUPN output)
			(pin TRNRBARHITN0 output)
			(pin TRNRBARHITN1 output)
			(pin TRNRBARHITN2 output)
			(pin TRNRBARHITN3 output)
			(pin TRNRBARHITN4 output)
			(pin TRNRBARHITN5 output)
			(pin TRNRBARHITN6 output)
			(pin TRNRDSTRDYN input)
			(pin TRNRD0 output)
			(pin TRNRD1 output)
			(pin TRNRD2 output)
			(pin TRNRD3 output)
			(pin TRNRD4 output)
			(pin TRNRD5 output)
			(pin TRNRD6 output)
			(pin TRNRD7 output)
			(pin TRNRD8 output)
			(pin TRNRD9 output)
			(pin TRNRD10 output)
			(pin TRNRD11 output)
			(pin TRNRD12 output)
			(pin TRNRD13 output)
			(pin TRNRD14 output)
			(pin TRNRD15 output)
			(pin TRNRD16 output)
			(pin TRNRD17 output)
			(pin TRNRD18 output)
			(pin TRNRD19 output)
			(pin TRNRD20 output)
			(pin TRNRD21 output)
			(pin TRNRD22 output)
			(pin TRNRD23 output)
			(pin TRNRD24 output)
			(pin TRNRD25 output)
			(pin TRNRD26 output)
			(pin TRNRD27 output)
			(pin TRNRD28 output)
			(pin TRNRD29 output)
			(pin TRNRD30 output)
			(pin TRNRD31 output)
			(pin TRNREOFN output)
			(pin TRNRERRFWDN output)
			(pin TRNRNPOKN input)
			(pin TRNRSOFN output)
			(pin TRNRSRCDSCN output)
			(pin TRNRSRCRDYN output)
			(pin TRNTBUFAV0 output)
			(pin TRNTBUFAV1 output)
			(pin TRNTBUFAV2 output)
			(pin TRNTBUFAV3 output)
			(pin TRNTBUFAV4 output)
			(pin TRNTBUFAV5 output)
			(pin TRNTCFGGNTN input)
			(pin TRNTCFGREQN output)
			(pin TRNTDSTRDYN output)
			(pin TRNTD0 input)
			(pin TRNTD1 input)
			(pin TRNTD2 input)
			(pin TRNTD3 input)
			(pin TRNTD4 input)
			(pin TRNTD5 input)
			(pin TRNTD6 input)
			(pin TRNTD7 input)
			(pin TRNTD8 input)
			(pin TRNTD9 input)
			(pin TRNTD10 input)
			(pin TRNTD11 input)
			(pin TRNTD12 input)
			(pin TRNTD13 input)
			(pin TRNTD14 input)
			(pin TRNTD15 input)
			(pin TRNTD16 input)
			(pin TRNTD17 input)
			(pin TRNTD18 input)
			(pin TRNTD19 input)
			(pin TRNTD20 input)
			(pin TRNTD21 input)
			(pin TRNTD22 input)
			(pin TRNTD23 input)
			(pin TRNTD24 input)
			(pin TRNTD25 input)
			(pin TRNTD26 input)
			(pin TRNTD27 input)
			(pin TRNTD28 input)
			(pin TRNTD29 input)
			(pin TRNTD30 input)
			(pin TRNTD31 input)
			(pin TRNTEOFN input)
			(pin TRNTERRDROPN output)
			(pin TRNTERRFWDN input)
			(pin TRNTSOFN input)
			(pin TRNTSRCDSCN input)
			(pin TRNTSRCRDYN input)
			(pin TRNTSTRN input)
			(pin USERCLK input)
			(pin USERRSTN output)
			(conn PCIE_A1 CFGBUSNUMBER0 ==> CFGBUSNUMBER0 CFGBUSNUMBER0)
			(conn PCIE_A1 CFGBUSNUMBER1 ==> CFGBUSNUMBER1 CFGBUSNUMBER1)
			(conn PCIE_A1 CFGBUSNUMBER2 ==> CFGBUSNUMBER2 CFGBUSNUMBER2)
			(conn PCIE_A1 CFGBUSNUMBER3 ==> CFGBUSNUMBER3 CFGBUSNUMBER3)
			(conn PCIE_A1 CFGBUSNUMBER4 ==> CFGBUSNUMBER4 CFGBUSNUMBER4)
			(conn PCIE_A1 CFGBUSNUMBER5 ==> CFGBUSNUMBER5 CFGBUSNUMBER5)
			(conn PCIE_A1 CFGBUSNUMBER6 ==> CFGBUSNUMBER6 CFGBUSNUMBER6)
			(conn PCIE_A1 CFGBUSNUMBER7 ==> CFGBUSNUMBER7 CFGBUSNUMBER7)
			(conn PCIE_A1 CFGCOMMANDBUSMASTERENABLE ==> CFGCOMMANDBUSMASTERENABLE CFGCOMMANDBUSMASTERENABLE)
			(conn PCIE_A1 CFGCOMMANDINTERRUPTDISABLE ==> CFGCOMMANDINTERRUPTDISABLE CFGCOMMANDINTERRUPTDISABLE)
			(conn PCIE_A1 CFGCOMMANDIOENABLE ==> CFGCOMMANDIOENABLE CFGCOMMANDIOENABLE)
			(conn PCIE_A1 CFGCOMMANDMEMENABLE ==> CFGCOMMANDMEMENABLE CFGCOMMANDMEMENABLE)
			(conn PCIE_A1 CFGCOMMANDSERREN ==> CFGCOMMANDSERREN CFGCOMMANDSERREN)
			(conn PCIE_A1 CFGDEVCONTROLAUXPOWEREN ==> CFGDEVCONTROLAUXPOWEREN CFGDEVCONTROLAUXPOWEREN)
			(conn PCIE_A1 CFGDEVCONTROLCORRERRREPORTINGEN ==> CFGDEVCONTROLCORRERRREPORTINGEN CFGDEVCONTROLCORRERRREPORTINGEN)
			(conn PCIE_A1 CFGDEVCONTROLENABLERO ==> CFGDEVCONTROLENABLERO CFGDEVCONTROLENABLERO)
			(conn PCIE_A1 CFGDEVCONTROLEXTTAGEN ==> CFGDEVCONTROLEXTTAGEN CFGDEVCONTROLEXTTAGEN)
			(conn PCIE_A1 CFGDEVCONTROLFATALERRREPORTINGEN ==> CFGDEVCONTROLFATALERRREPORTINGEN CFGDEVCONTROLFATALERRREPORTINGEN)
			(conn PCIE_A1 CFGDEVCONTROLMAXPAYLOAD0 ==> CFGDEVCONTROLMAXPAYLOAD0 CFGDEVCONTROLMAXPAYLOAD0)
			(conn PCIE_A1 CFGDEVCONTROLMAXPAYLOAD1 ==> CFGDEVCONTROLMAXPAYLOAD1 CFGDEVCONTROLMAXPAYLOAD1)
			(conn PCIE_A1 CFGDEVCONTROLMAXPAYLOAD2 ==> CFGDEVCONTROLMAXPAYLOAD2 CFGDEVCONTROLMAXPAYLOAD2)
			(conn PCIE_A1 CFGDEVCONTROLMAXREADREQ0 ==> CFGDEVCONTROLMAXREADREQ0 CFGDEVCONTROLMAXREADREQ0)
			(conn PCIE_A1 CFGDEVCONTROLMAXREADREQ1 ==> CFGDEVCONTROLMAXREADREQ1 CFGDEVCONTROLMAXREADREQ1)
			(conn PCIE_A1 CFGDEVCONTROLMAXREADREQ2 ==> CFGDEVCONTROLMAXREADREQ2 CFGDEVCONTROLMAXREADREQ2)
			(conn PCIE_A1 CFGDEVCONTROLNONFATALREPORTINGEN ==> CFGDEVCONTROLNONFATALREPORTINGEN CFGDEVCONTROLNONFATALREPORTINGEN)
			(conn PCIE_A1 CFGDEVCONTROLNOSNOOPEN ==> CFGDEVCONTROLNOSNOOPEN CFGDEVCONTROLNOSNOOPEN)
			(conn PCIE_A1 CFGDEVCONTROLPHANTOMEN ==> CFGDEVCONTROLPHANTOMEN CFGDEVCONTROLPHANTOMEN)
			(conn PCIE_A1 CFGDEVCONTROLURERRREPORTINGEN ==> CFGDEVCONTROLURERRREPORTINGEN CFGDEVCONTROLURERRREPORTINGEN)
			(conn PCIE_A1 CFGDEVICENUMBER0 ==> CFGDEVICENUMBER0 CFGDEVICENUMBER0)
			(conn PCIE_A1 CFGDEVICENUMBER1 ==> CFGDEVICENUMBER1 CFGDEVICENUMBER1)
			(conn PCIE_A1 CFGDEVICENUMBER2 ==> CFGDEVICENUMBER2 CFGDEVICENUMBER2)
			(conn PCIE_A1 CFGDEVICENUMBER3 ==> CFGDEVICENUMBER3 CFGDEVICENUMBER3)
			(conn PCIE_A1 CFGDEVICENUMBER4 ==> CFGDEVICENUMBER4 CFGDEVICENUMBER4)
			(conn PCIE_A1 CFGDEVSTATUSCORRERRDETECTED ==> CFGDEVSTATUSCORRERRDETECTED CFGDEVSTATUSCORRERRDETECTED)
			(conn PCIE_A1 CFGDEVSTATUSFATALERRDETECTED ==> CFGDEVSTATUSFATALERRDETECTED CFGDEVSTATUSFATALERRDETECTED)
			(conn PCIE_A1 CFGDEVSTATUSNONFATALERRDETECTED ==> CFGDEVSTATUSNONFATALERRDETECTED CFGDEVSTATUSNONFATALERRDETECTED)
			(conn PCIE_A1 CFGDEVSTATUSURDETECTED ==> CFGDEVSTATUSURDETECTED CFGDEVSTATUSURDETECTED)
			(conn PCIE_A1 CFGDO0 ==> CFGDO0 CFGDO0)
			(conn PCIE_A1 CFGDO1 ==> CFGDO1 CFGDO1)
			(conn PCIE_A1 CFGDO2 ==> CFGDO2 CFGDO2)
			(conn PCIE_A1 CFGDO3 ==> CFGDO3 CFGDO3)
			(conn PCIE_A1 CFGDO4 ==> CFGDO4 CFGDO4)
			(conn PCIE_A1 CFGDO5 ==> CFGDO5 CFGDO5)
			(conn PCIE_A1 CFGDO6 ==> CFGDO6 CFGDO6)
			(conn PCIE_A1 CFGDO7 ==> CFGDO7 CFGDO7)
			(conn PCIE_A1 CFGDO8 ==> CFGDO8 CFGDO8)
			(conn PCIE_A1 CFGDO9 ==> CFGDO9 CFGDO9)
			(conn PCIE_A1 CFGDO10 ==> CFGDO10 CFGDO10)
			(conn PCIE_A1 CFGDO11 ==> CFGDO11 CFGDO11)
			(conn PCIE_A1 CFGDO12 ==> CFGDO12 CFGDO12)
			(conn PCIE_A1 CFGDO13 ==> CFGDO13 CFGDO13)
			(conn PCIE_A1 CFGDO14 ==> CFGDO14 CFGDO14)
			(conn PCIE_A1 CFGDO15 ==> CFGDO15 CFGDO15)
			(conn PCIE_A1 CFGDO16 ==> CFGDO16 CFGDO16)
			(conn PCIE_A1 CFGDO17 ==> CFGDO17 CFGDO17)
			(conn PCIE_A1 CFGDO18 ==> CFGDO18 CFGDO18)
			(conn PCIE_A1 CFGDO19 ==> CFGDO19 CFGDO19)
			(conn PCIE_A1 CFGDO20 ==> CFGDO20 CFGDO20)
			(conn PCIE_A1 CFGDO21 ==> CFGDO21 CFGDO21)
			(conn PCIE_A1 CFGDO22 ==> CFGDO22 CFGDO22)
			(conn PCIE_A1 CFGDO23 ==> CFGDO23 CFGDO23)
			(conn PCIE_A1 CFGDO24 ==> CFGDO24 CFGDO24)
			(conn PCIE_A1 CFGDO25 ==> CFGDO25 CFGDO25)
			(conn PCIE_A1 CFGDO26 ==> CFGDO26 CFGDO26)
			(conn PCIE_A1 CFGDO27 ==> CFGDO27 CFGDO27)
			(conn PCIE_A1 CFGDO28 ==> CFGDO28 CFGDO28)
			(conn PCIE_A1 CFGDO29 ==> CFGDO29 CFGDO29)
			(conn PCIE_A1 CFGDO30 ==> CFGDO30 CFGDO30)
			(conn PCIE_A1 CFGDO31 ==> CFGDO31 CFGDO31)
			(conn PCIE_A1 CFGERRCPLRDYN ==> CFGERRCPLRDYN CFGERRCPLRDYN)
			(conn PCIE_A1 CFGFUNCTIONNUMBER0 ==> CFGFUNCTIONNUMBER0 CFGFUNCTIONNUMBER0)
			(conn PCIE_A1 CFGFUNCTIONNUMBER1 ==> CFGFUNCTIONNUMBER1 CFGFUNCTIONNUMBER1)
			(conn PCIE_A1 CFGFUNCTIONNUMBER2 ==> CFGFUNCTIONNUMBER2 CFGFUNCTIONNUMBER2)
			(conn PCIE_A1 CFGINTERRUPTDO0 ==> CFGINTERRUPTDO0 CFGINTERRUPTDO0)
			(conn PCIE_A1 CFGINTERRUPTDO1 ==> CFGINTERRUPTDO1 CFGINTERRUPTDO1)
			(conn PCIE_A1 CFGINTERRUPTDO2 ==> CFGINTERRUPTDO2 CFGINTERRUPTDO2)
			(conn PCIE_A1 CFGINTERRUPTDO3 ==> CFGINTERRUPTDO3 CFGINTERRUPTDO3)
			(conn PCIE_A1 CFGINTERRUPTDO4 ==> CFGINTERRUPTDO4 CFGINTERRUPTDO4)
			(conn PCIE_A1 CFGINTERRUPTDO5 ==> CFGINTERRUPTDO5 CFGINTERRUPTDO5)
			(conn PCIE_A1 CFGINTERRUPTDO6 ==> CFGINTERRUPTDO6 CFGINTERRUPTDO6)
			(conn PCIE_A1 CFGINTERRUPTDO7 ==> CFGINTERRUPTDO7 CFGINTERRUPTDO7)
			(conn PCIE_A1 CFGINTERRUPTMMENABLE0 ==> CFGINTERRUPTMMENABLE0 CFGINTERRUPTMMENABLE0)
			(conn PCIE_A1 CFGINTERRUPTMMENABLE1 ==> CFGINTERRUPTMMENABLE1 CFGINTERRUPTMMENABLE1)
			(conn PCIE_A1 CFGINTERRUPTMMENABLE2 ==> CFGINTERRUPTMMENABLE2 CFGINTERRUPTMMENABLE2)
			(conn PCIE_A1 CFGINTERRUPTMSIENABLE ==> CFGINTERRUPTMSIENABLE CFGINTERRUPTMSIENABLE)
			(conn PCIE_A1 CFGINTERRUPTRDYN ==> CFGINTERRUPTRDYN CFGINTERRUPTRDYN)
			(conn PCIE_A1 CFGLINKCONTOLRCB ==> CFGLINKCONTOLRCB CFGLINKCONTOLRCB)
			(conn PCIE_A1 CFGLINKCONTROLASPMCONTROL0 ==> CFGLINKCONTROLASPMCONTROL0 CFGLINKCONTROLASPMCONTROL0)
			(conn PCIE_A1 CFGLINKCONTROLASPMCONTROL1 ==> CFGLINKCONTROLASPMCONTROL1 CFGLINKCONTROLASPMCONTROL1)
			(conn PCIE_A1 CFGLINKCONTROLCOMMONCLOCK ==> CFGLINKCONTROLCOMMONCLOCK CFGLINKCONTROLCOMMONCLOCK)
			(conn PCIE_A1 CFGLINKCONTROLEXTENDEDSYNC ==> CFGLINKCONTROLEXTENDEDSYNC CFGLINKCONTROLEXTENDEDSYNC)
			(conn PCIE_A1 CFGLTSSMSTATE0 ==> CFGLTSSMSTATE0 CFGLTSSMSTATE0)
			(conn PCIE_A1 CFGLTSSMSTATE1 ==> CFGLTSSMSTATE1 CFGLTSSMSTATE1)
			(conn PCIE_A1 CFGLTSSMSTATE2 ==> CFGLTSSMSTATE2 CFGLTSSMSTATE2)
			(conn PCIE_A1 CFGLTSSMSTATE3 ==> CFGLTSSMSTATE3 CFGLTSSMSTATE3)
			(conn PCIE_A1 CFGLTSSMSTATE4 ==> CFGLTSSMSTATE4 CFGLTSSMSTATE4)
			(conn PCIE_A1 CFGPCIELINKSTATEN0 ==> CFGPCIELINKSTATEN0 CFGPCIELINKSTATEN0)
			(conn PCIE_A1 CFGPCIELINKSTATEN1 ==> CFGPCIELINKSTATEN1 CFGPCIELINKSTATEN1)
			(conn PCIE_A1 CFGPCIELINKSTATEN2 ==> CFGPCIELINKSTATEN2 CFGPCIELINKSTATEN2)
			(conn PCIE_A1 CFGRDWRDONEN ==> CFGRDWRDONEN CFGRDWRDONEN)
			(conn PCIE_A1 CFGTOTURNOFFN ==> CFGTOTURNOFFN CFGTOTURNOFFN)
			(conn PCIE_A1 DBGBADDLLPSTATUS ==> DBGBADDLLPSTATUS DBGBADDLLPSTATUS)
			(conn PCIE_A1 DBGBADTLPLCRC ==> DBGBADTLPLCRC DBGBADTLPLCRC)
			(conn PCIE_A1 DBGBADTLPSEQNUM ==> DBGBADTLPSEQNUM DBGBADTLPSEQNUM)
			(conn PCIE_A1 DBGBADTLPSTATUS ==> DBGBADTLPSTATUS DBGBADTLPSTATUS)
			(conn PCIE_A1 DBGDLPROTOCOLSTATUS ==> DBGDLPROTOCOLSTATUS DBGDLPROTOCOLSTATUS)
			(conn PCIE_A1 DBGFCPROTOCOLERRSTATUS ==> DBGFCPROTOCOLERRSTATUS DBGFCPROTOCOLERRSTATUS)
			(conn PCIE_A1 DBGMLFRMDLENGTH ==> DBGMLFRMDLENGTH DBGMLFRMDLENGTH)
			(conn PCIE_A1 DBGMLFRMDMPS ==> DBGMLFRMDMPS DBGMLFRMDMPS)
			(conn PCIE_A1 DBGMLFRMDTCVC ==> DBGMLFRMDTCVC DBGMLFRMDTCVC)
			(conn PCIE_A1 DBGMLFRMDTLPSTATUS ==> DBGMLFRMDTLPSTATUS DBGMLFRMDTLPSTATUS)
			(conn PCIE_A1 DBGMLFRMDUNRECTYPE ==> DBGMLFRMDUNRECTYPE DBGMLFRMDUNRECTYPE)
			(conn PCIE_A1 DBGPOISTLPSTATUS ==> DBGPOISTLPSTATUS DBGPOISTLPSTATUS)
			(conn PCIE_A1 DBGRCVROVERFLOWSTATUS ==> DBGRCVROVERFLOWSTATUS DBGRCVROVERFLOWSTATUS)
			(conn PCIE_A1 DBGREGDETECTEDCORRECTABLE ==> DBGREGDETECTEDCORRECTABLE DBGREGDETECTEDCORRECTABLE)
			(conn PCIE_A1 DBGREGDETECTEDFATAL ==> DBGREGDETECTEDFATAL DBGREGDETECTEDFATAL)
			(conn PCIE_A1 DBGREGDETECTEDNONFATAL ==> DBGREGDETECTEDNONFATAL DBGREGDETECTEDNONFATAL)
			(conn PCIE_A1 DBGREGDETECTEDUNSUPPORTED ==> DBGREGDETECTEDUNSUPPORTED DBGREGDETECTEDUNSUPPORTED)
			(conn PCIE_A1 DBGRPLYROLLOVERSTATUS ==> DBGRPLYROLLOVERSTATUS DBGRPLYROLLOVERSTATUS)
			(conn PCIE_A1 DBGRPLYTIMEOUTSTATUS ==> DBGRPLYTIMEOUTSTATUS DBGRPLYTIMEOUTSTATUS)
			(conn PCIE_A1 DBGURNOBARHIT ==> DBGURNOBARHIT DBGURNOBARHIT)
			(conn PCIE_A1 DBGURPOISCFGWR ==> DBGURPOISCFGWR DBGURPOISCFGWR)
			(conn PCIE_A1 DBGURSTATUS ==> DBGURSTATUS DBGURSTATUS)
			(conn PCIE_A1 DBGURUNSUPMSG ==> DBGURUNSUPMSG DBGURUNSUPMSG)
			(conn PCIE_A1 MIMRXRADDR0 ==> MIMRXRADDR0 MIMRXRADDR0)
			(conn PCIE_A1 MIMRXRADDR1 ==> MIMRXRADDR1 MIMRXRADDR1)
			(conn PCIE_A1 MIMRXRADDR2 ==> MIMRXRADDR2 MIMRXRADDR2)
			(conn PCIE_A1 MIMRXRADDR3 ==> MIMRXRADDR3 MIMRXRADDR3)
			(conn PCIE_A1 MIMRXRADDR4 ==> MIMRXRADDR4 MIMRXRADDR4)
			(conn PCIE_A1 MIMRXRADDR5 ==> MIMRXRADDR5 MIMRXRADDR5)
			(conn PCIE_A1 MIMRXRADDR6 ==> MIMRXRADDR6 MIMRXRADDR6)
			(conn PCIE_A1 MIMRXRADDR7 ==> MIMRXRADDR7 MIMRXRADDR7)
			(conn PCIE_A1 MIMRXRADDR8 ==> MIMRXRADDR8 MIMRXRADDR8)
			(conn PCIE_A1 MIMRXRADDR9 ==> MIMRXRADDR9 MIMRXRADDR9)
			(conn PCIE_A1 MIMRXRADDR10 ==> MIMRXRADDR10 MIMRXRADDR10)
			(conn PCIE_A1 MIMRXRADDR11 ==> MIMRXRADDR11 MIMRXRADDR11)
			(conn PCIE_A1 MIMRXREN ==> MIMRXREN MIMRXREN)
			(conn PCIE_A1 MIMRXWADDR0 ==> MIMRXWADDR0 MIMRXWADDR0)
			(conn PCIE_A1 MIMRXWADDR1 ==> MIMRXWADDR1 MIMRXWADDR1)
			(conn PCIE_A1 MIMRXWADDR2 ==> MIMRXWADDR2 MIMRXWADDR2)
			(conn PCIE_A1 MIMRXWADDR3 ==> MIMRXWADDR3 MIMRXWADDR3)
			(conn PCIE_A1 MIMRXWADDR4 ==> MIMRXWADDR4 MIMRXWADDR4)
			(conn PCIE_A1 MIMRXWADDR5 ==> MIMRXWADDR5 MIMRXWADDR5)
			(conn PCIE_A1 MIMRXWADDR6 ==> MIMRXWADDR6 MIMRXWADDR6)
			(conn PCIE_A1 MIMRXWADDR7 ==> MIMRXWADDR7 MIMRXWADDR7)
			(conn PCIE_A1 MIMRXWADDR8 ==> MIMRXWADDR8 MIMRXWADDR8)
			(conn PCIE_A1 MIMRXWADDR9 ==> MIMRXWADDR9 MIMRXWADDR9)
			(conn PCIE_A1 MIMRXWADDR10 ==> MIMRXWADDR10 MIMRXWADDR10)
			(conn PCIE_A1 MIMRXWADDR11 ==> MIMRXWADDR11 MIMRXWADDR11)
			(conn PCIE_A1 MIMRXWDATA0 ==> MIMRXWDATA0 MIMRXWDATA0)
			(conn PCIE_A1 MIMRXWDATA1 ==> MIMRXWDATA1 MIMRXWDATA1)
			(conn PCIE_A1 MIMRXWDATA2 ==> MIMRXWDATA2 MIMRXWDATA2)
			(conn PCIE_A1 MIMRXWDATA3 ==> MIMRXWDATA3 MIMRXWDATA3)
			(conn PCIE_A1 MIMRXWDATA4 ==> MIMRXWDATA4 MIMRXWDATA4)
			(conn PCIE_A1 MIMRXWDATA5 ==> MIMRXWDATA5 MIMRXWDATA5)
			(conn PCIE_A1 MIMRXWDATA6 ==> MIMRXWDATA6 MIMRXWDATA6)
			(conn PCIE_A1 MIMRXWDATA7 ==> MIMRXWDATA7 MIMRXWDATA7)
			(conn PCIE_A1 MIMRXWDATA8 ==> MIMRXWDATA8 MIMRXWDATA8)
			(conn PCIE_A1 MIMRXWDATA9 ==> MIMRXWDATA9 MIMRXWDATA9)
			(conn PCIE_A1 MIMRXWDATA10 ==> MIMRXWDATA10 MIMRXWDATA10)
			(conn PCIE_A1 MIMRXWDATA11 ==> MIMRXWDATA11 MIMRXWDATA11)
			(conn PCIE_A1 MIMRXWDATA12 ==> MIMRXWDATA12 MIMRXWDATA12)
			(conn PCIE_A1 MIMRXWDATA13 ==> MIMRXWDATA13 MIMRXWDATA13)
			(conn PCIE_A1 MIMRXWDATA14 ==> MIMRXWDATA14 MIMRXWDATA14)
			(conn PCIE_A1 MIMRXWDATA15 ==> MIMRXWDATA15 MIMRXWDATA15)
			(conn PCIE_A1 MIMRXWDATA16 ==> MIMRXWDATA16 MIMRXWDATA16)
			(conn PCIE_A1 MIMRXWDATA17 ==> MIMRXWDATA17 MIMRXWDATA17)
			(conn PCIE_A1 MIMRXWDATA18 ==> MIMRXWDATA18 MIMRXWDATA18)
			(conn PCIE_A1 MIMRXWDATA19 ==> MIMRXWDATA19 MIMRXWDATA19)
			(conn PCIE_A1 MIMRXWDATA20 ==> MIMRXWDATA20 MIMRXWDATA20)
			(conn PCIE_A1 MIMRXWDATA21 ==> MIMRXWDATA21 MIMRXWDATA21)
			(conn PCIE_A1 MIMRXWDATA22 ==> MIMRXWDATA22 MIMRXWDATA22)
			(conn PCIE_A1 MIMRXWDATA23 ==> MIMRXWDATA23 MIMRXWDATA23)
			(conn PCIE_A1 MIMRXWDATA24 ==> MIMRXWDATA24 MIMRXWDATA24)
			(conn PCIE_A1 MIMRXWDATA25 ==> MIMRXWDATA25 MIMRXWDATA25)
			(conn PCIE_A1 MIMRXWDATA26 ==> MIMRXWDATA26 MIMRXWDATA26)
			(conn PCIE_A1 MIMRXWDATA27 ==> MIMRXWDATA27 MIMRXWDATA27)
			(conn PCIE_A1 MIMRXWDATA28 ==> MIMRXWDATA28 MIMRXWDATA28)
			(conn PCIE_A1 MIMRXWDATA29 ==> MIMRXWDATA29 MIMRXWDATA29)
			(conn PCIE_A1 MIMRXWDATA30 ==> MIMRXWDATA30 MIMRXWDATA30)
			(conn PCIE_A1 MIMRXWDATA31 ==> MIMRXWDATA31 MIMRXWDATA31)
			(conn PCIE_A1 MIMRXWDATA32 ==> MIMRXWDATA32 MIMRXWDATA32)
			(conn PCIE_A1 MIMRXWDATA33 ==> MIMRXWDATA33 MIMRXWDATA33)
			(conn PCIE_A1 MIMRXWDATA34 ==> MIMRXWDATA34 MIMRXWDATA34)
			(conn PCIE_A1 MIMRXWEN ==> MIMRXWEN MIMRXWEN)
			(conn PCIE_A1 MIMTXRADDR0 ==> MIMTXRADDR0 MIMTXRADDR0)
			(conn PCIE_A1 MIMTXRADDR1 ==> MIMTXRADDR1 MIMTXRADDR1)
			(conn PCIE_A1 MIMTXRADDR2 ==> MIMTXRADDR2 MIMTXRADDR2)
			(conn PCIE_A1 MIMTXRADDR3 ==> MIMTXRADDR3 MIMTXRADDR3)
			(conn PCIE_A1 MIMTXRADDR4 ==> MIMTXRADDR4 MIMTXRADDR4)
			(conn PCIE_A1 MIMTXRADDR5 ==> MIMTXRADDR5 MIMTXRADDR5)
			(conn PCIE_A1 MIMTXRADDR6 ==> MIMTXRADDR6 MIMTXRADDR6)
			(conn PCIE_A1 MIMTXRADDR7 ==> MIMTXRADDR7 MIMTXRADDR7)
			(conn PCIE_A1 MIMTXRADDR8 ==> MIMTXRADDR8 MIMTXRADDR8)
			(conn PCIE_A1 MIMTXRADDR9 ==> MIMTXRADDR9 MIMTXRADDR9)
			(conn PCIE_A1 MIMTXRADDR10 ==> MIMTXRADDR10 MIMTXRADDR10)
			(conn PCIE_A1 MIMTXRADDR11 ==> MIMTXRADDR11 MIMTXRADDR11)
			(conn PCIE_A1 MIMTXREN ==> MIMTXREN MIMTXREN)
			(conn PCIE_A1 MIMTXWADDR0 ==> MIMTXWADDR0 MIMTXWADDR0)
			(conn PCIE_A1 MIMTXWADDR1 ==> MIMTXWADDR1 MIMTXWADDR1)
			(conn PCIE_A1 MIMTXWADDR2 ==> MIMTXWADDR2 MIMTXWADDR2)
			(conn PCIE_A1 MIMTXWADDR3 ==> MIMTXWADDR3 MIMTXWADDR3)
			(conn PCIE_A1 MIMTXWADDR4 ==> MIMTXWADDR4 MIMTXWADDR4)
			(conn PCIE_A1 MIMTXWADDR5 ==> MIMTXWADDR5 MIMTXWADDR5)
			(conn PCIE_A1 MIMTXWADDR6 ==> MIMTXWADDR6 MIMTXWADDR6)
			(conn PCIE_A1 MIMTXWADDR7 ==> MIMTXWADDR7 MIMTXWADDR7)
			(conn PCIE_A1 MIMTXWADDR8 ==> MIMTXWADDR8 MIMTXWADDR8)
			(conn PCIE_A1 MIMTXWADDR9 ==> MIMTXWADDR9 MIMTXWADDR9)
			(conn PCIE_A1 MIMTXWADDR10 ==> MIMTXWADDR10 MIMTXWADDR10)
			(conn PCIE_A1 MIMTXWADDR11 ==> MIMTXWADDR11 MIMTXWADDR11)
			(conn PCIE_A1 MIMTXWDATA0 ==> MIMTXWDATA0 MIMTXWDATA0)
			(conn PCIE_A1 MIMTXWDATA1 ==> MIMTXWDATA1 MIMTXWDATA1)
			(conn PCIE_A1 MIMTXWDATA2 ==> MIMTXWDATA2 MIMTXWDATA2)
			(conn PCIE_A1 MIMTXWDATA3 ==> MIMTXWDATA3 MIMTXWDATA3)
			(conn PCIE_A1 MIMTXWDATA4 ==> MIMTXWDATA4 MIMTXWDATA4)
			(conn PCIE_A1 MIMTXWDATA5 ==> MIMTXWDATA5 MIMTXWDATA5)
			(conn PCIE_A1 MIMTXWDATA6 ==> MIMTXWDATA6 MIMTXWDATA6)
			(conn PCIE_A1 MIMTXWDATA7 ==> MIMTXWDATA7 MIMTXWDATA7)
			(conn PCIE_A1 MIMTXWDATA8 ==> MIMTXWDATA8 MIMTXWDATA8)
			(conn PCIE_A1 MIMTXWDATA9 ==> MIMTXWDATA9 MIMTXWDATA9)
			(conn PCIE_A1 MIMTXWDATA10 ==> MIMTXWDATA10 MIMTXWDATA10)
			(conn PCIE_A1 MIMTXWDATA11 ==> MIMTXWDATA11 MIMTXWDATA11)
			(conn PCIE_A1 MIMTXWDATA12 ==> MIMTXWDATA12 MIMTXWDATA12)
			(conn PCIE_A1 MIMTXWDATA13 ==> MIMTXWDATA13 MIMTXWDATA13)
			(conn PCIE_A1 MIMTXWDATA14 ==> MIMTXWDATA14 MIMTXWDATA14)
			(conn PCIE_A1 MIMTXWDATA15 ==> MIMTXWDATA15 MIMTXWDATA15)
			(conn PCIE_A1 MIMTXWDATA16 ==> MIMTXWDATA16 MIMTXWDATA16)
			(conn PCIE_A1 MIMTXWDATA17 ==> MIMTXWDATA17 MIMTXWDATA17)
			(conn PCIE_A1 MIMTXWDATA18 ==> MIMTXWDATA18 MIMTXWDATA18)
			(conn PCIE_A1 MIMTXWDATA19 ==> MIMTXWDATA19 MIMTXWDATA19)
			(conn PCIE_A1 MIMTXWDATA20 ==> MIMTXWDATA20 MIMTXWDATA20)
			(conn PCIE_A1 MIMTXWDATA21 ==> MIMTXWDATA21 MIMTXWDATA21)
			(conn PCIE_A1 MIMTXWDATA22 ==> MIMTXWDATA22 MIMTXWDATA22)
			(conn PCIE_A1 MIMTXWDATA23 ==> MIMTXWDATA23 MIMTXWDATA23)
			(conn PCIE_A1 MIMTXWDATA24 ==> MIMTXWDATA24 MIMTXWDATA24)
			(conn PCIE_A1 MIMTXWDATA25 ==> MIMTXWDATA25 MIMTXWDATA25)
			(conn PCIE_A1 MIMTXWDATA26 ==> MIMTXWDATA26 MIMTXWDATA26)
			(conn PCIE_A1 MIMTXWDATA27 ==> MIMTXWDATA27 MIMTXWDATA27)
			(conn PCIE_A1 MIMTXWDATA28 ==> MIMTXWDATA28 MIMTXWDATA28)
			(conn PCIE_A1 MIMTXWDATA29 ==> MIMTXWDATA29 MIMTXWDATA29)
			(conn PCIE_A1 MIMTXWDATA30 ==> MIMTXWDATA30 MIMTXWDATA30)
			(conn PCIE_A1 MIMTXWDATA31 ==> MIMTXWDATA31 MIMTXWDATA31)
			(conn PCIE_A1 MIMTXWDATA32 ==> MIMTXWDATA32 MIMTXWDATA32)
			(conn PCIE_A1 MIMTXWDATA33 ==> MIMTXWDATA33 MIMTXWDATA33)
			(conn PCIE_A1 MIMTXWDATA34 ==> MIMTXWDATA34 MIMTXWDATA34)
			(conn PCIE_A1 MIMTXWDATA35 ==> MIMTXWDATA35 MIMTXWDATA35)
			(conn PCIE_A1 MIMTXWEN ==> MIMTXWEN MIMTXWEN)
			(conn PCIE_A1 PIPEGTPOWERDOWNA0 ==> PIPEGTPOWERDOWNA0 PIPEGTPOWERDOWNA0)
			(conn PCIE_A1 PIPEGTPOWERDOWNA1 ==> PIPEGTPOWERDOWNA1 PIPEGTPOWERDOWNA1)
			(conn PCIE_A1 PIPEGTPOWERDOWNB0 ==> PIPEGTPOWERDOWNB0 PIPEGTPOWERDOWNB0)
			(conn PCIE_A1 PIPEGTPOWERDOWNB1 ==> PIPEGTPOWERDOWNB1 PIPEGTPOWERDOWNB1)
			(conn PCIE_A1 PIPEGTTXELECIDLEA ==> PIPEGTTXELECIDLEA PIPEGTTXELECIDLEA)
			(conn PCIE_A1 PIPEGTTXELECIDLEB ==> PIPEGTTXELECIDLEB PIPEGTTXELECIDLEB)
			(conn PCIE_A1 PIPERXPOLARITYA ==> PIPERXPOLARITYA PIPERXPOLARITYA)
			(conn PCIE_A1 PIPERXPOLARITYB ==> PIPERXPOLARITYB PIPERXPOLARITYB)
			(conn PCIE_A1 PIPERXRESETA ==> PIPERXRESETA PIPERXRESETA)
			(conn PCIE_A1 PIPERXRESETB ==> PIPERXRESETB PIPERXRESETB)
			(conn PCIE_A1 PIPETXCHARDISPMODEA0 ==> PIPETXCHARDISPMODEA0 PIPETXCHARDISPMODEA0)
			(conn PCIE_A1 PIPETXCHARDISPMODEA1 ==> PIPETXCHARDISPMODEA1 PIPETXCHARDISPMODEA1)
			(conn PCIE_A1 PIPETXCHARDISPMODEB0 ==> PIPETXCHARDISPMODEB0 PIPETXCHARDISPMODEB0)
			(conn PCIE_A1 PIPETXCHARDISPMODEB1 ==> PIPETXCHARDISPMODEB1 PIPETXCHARDISPMODEB1)
			(conn PCIE_A1 PIPETXCHARDISPVALA0 ==> PIPETXCHARDISPVALA0 PIPETXCHARDISPVALA0)
			(conn PCIE_A1 PIPETXCHARDISPVALA1 ==> PIPETXCHARDISPVALA1 PIPETXCHARDISPVALA1)
			(conn PCIE_A1 PIPETXCHARDISPVALB0 ==> PIPETXCHARDISPVALB0 PIPETXCHARDISPVALB0)
			(conn PCIE_A1 PIPETXCHARDISPVALB1 ==> PIPETXCHARDISPVALB1 PIPETXCHARDISPVALB1)
			(conn PCIE_A1 PIPETXCHARISKA0 ==> PIPETXCHARISKA0 PIPETXCHARISKA0)
			(conn PCIE_A1 PIPETXCHARISKA1 ==> PIPETXCHARISKA1 PIPETXCHARISKA1)
			(conn PCIE_A1 PIPETXCHARISKB0 ==> PIPETXCHARISKB0 PIPETXCHARISKB0)
			(conn PCIE_A1 PIPETXCHARISKB1 ==> PIPETXCHARISKB1 PIPETXCHARISKB1)
			(conn PCIE_A1 PIPETXDATAA0 ==> PIPETXDATAA0 PIPETXDATAA0)
			(conn PCIE_A1 PIPETXDATAA1 ==> PIPETXDATAA1 PIPETXDATAA1)
			(conn PCIE_A1 PIPETXDATAA2 ==> PIPETXDATAA2 PIPETXDATAA2)
			(conn PCIE_A1 PIPETXDATAA3 ==> PIPETXDATAA3 PIPETXDATAA3)
			(conn PCIE_A1 PIPETXDATAA4 ==> PIPETXDATAA4 PIPETXDATAA4)
			(conn PCIE_A1 PIPETXDATAA5 ==> PIPETXDATAA5 PIPETXDATAA5)
			(conn PCIE_A1 PIPETXDATAA6 ==> PIPETXDATAA6 PIPETXDATAA6)
			(conn PCIE_A1 PIPETXDATAA7 ==> PIPETXDATAA7 PIPETXDATAA7)
			(conn PCIE_A1 PIPETXDATAA8 ==> PIPETXDATAA8 PIPETXDATAA8)
			(conn PCIE_A1 PIPETXDATAA9 ==> PIPETXDATAA9 PIPETXDATAA9)
			(conn PCIE_A1 PIPETXDATAA10 ==> PIPETXDATAA10 PIPETXDATAA10)
			(conn PCIE_A1 PIPETXDATAA11 ==> PIPETXDATAA11 PIPETXDATAA11)
			(conn PCIE_A1 PIPETXDATAA12 ==> PIPETXDATAA12 PIPETXDATAA12)
			(conn PCIE_A1 PIPETXDATAA13 ==> PIPETXDATAA13 PIPETXDATAA13)
			(conn PCIE_A1 PIPETXDATAA14 ==> PIPETXDATAA14 PIPETXDATAA14)
			(conn PCIE_A1 PIPETXDATAA15 ==> PIPETXDATAA15 PIPETXDATAA15)
			(conn PCIE_A1 PIPETXDATAB0 ==> PIPETXDATAB0 PIPETXDATAB0)
			(conn PCIE_A1 PIPETXDATAB1 ==> PIPETXDATAB1 PIPETXDATAB1)
			(conn PCIE_A1 PIPETXDATAB2 ==> PIPETXDATAB2 PIPETXDATAB2)
			(conn PCIE_A1 PIPETXDATAB3 ==> PIPETXDATAB3 PIPETXDATAB3)
			(conn PCIE_A1 PIPETXDATAB4 ==> PIPETXDATAB4 PIPETXDATAB4)
			(conn PCIE_A1 PIPETXDATAB5 ==> PIPETXDATAB5 PIPETXDATAB5)
			(conn PCIE_A1 PIPETXDATAB6 ==> PIPETXDATAB6 PIPETXDATAB6)
			(conn PCIE_A1 PIPETXDATAB7 ==> PIPETXDATAB7 PIPETXDATAB7)
			(conn PCIE_A1 PIPETXDATAB8 ==> PIPETXDATAB8 PIPETXDATAB8)
			(conn PCIE_A1 PIPETXDATAB9 ==> PIPETXDATAB9 PIPETXDATAB9)
			(conn PCIE_A1 PIPETXDATAB10 ==> PIPETXDATAB10 PIPETXDATAB10)
			(conn PCIE_A1 PIPETXDATAB11 ==> PIPETXDATAB11 PIPETXDATAB11)
			(conn PCIE_A1 PIPETXDATAB12 ==> PIPETXDATAB12 PIPETXDATAB12)
			(conn PCIE_A1 PIPETXDATAB13 ==> PIPETXDATAB13 PIPETXDATAB13)
			(conn PCIE_A1 PIPETXDATAB14 ==> PIPETXDATAB14 PIPETXDATAB14)
			(conn PCIE_A1 PIPETXDATAB15 ==> PIPETXDATAB15 PIPETXDATAB15)
			(conn PCIE_A1 PIPETXRCVRDETA ==> PIPETXRCVRDETA PIPETXRCVRDETA)
			(conn PCIE_A1 PIPETXRCVRDETB ==> PIPETXRCVRDETB PIPETXRCVRDETB)
			(conn PCIE_A1 RECEIVEDHOTRESET ==> RECEIVEDHOTRESET RECEIVEDHOTRESET)
			(conn PCIE_A1 SCANOUT0 ==> SCANOUT0 SCANOUT0)
			(conn PCIE_A1 SCANOUT1 ==> SCANOUT1 SCANOUT1)
			(conn PCIE_A1 SCANOUT2 ==> SCANOUT2 SCANOUT2)
			(conn PCIE_A1 SCANOUT3 ==> SCANOUT3 SCANOUT3)
			(conn PCIE_A1 SCANOUT4 ==> SCANOUT4 SCANOUT4)
			(conn PCIE_A1 TRNFCCPLD0 ==> TRNFCCPLD0 TRNFCCPLD0)
			(conn PCIE_A1 TRNFCCPLD1 ==> TRNFCCPLD1 TRNFCCPLD1)
			(conn PCIE_A1 TRNFCCPLD2 ==> TRNFCCPLD2 TRNFCCPLD2)
			(conn PCIE_A1 TRNFCCPLD3 ==> TRNFCCPLD3 TRNFCCPLD3)
			(conn PCIE_A1 TRNFCCPLD4 ==> TRNFCCPLD4 TRNFCCPLD4)
			(conn PCIE_A1 TRNFCCPLD5 ==> TRNFCCPLD5 TRNFCCPLD5)
			(conn PCIE_A1 TRNFCCPLD6 ==> TRNFCCPLD6 TRNFCCPLD6)
			(conn PCIE_A1 TRNFCCPLD7 ==> TRNFCCPLD7 TRNFCCPLD7)
			(conn PCIE_A1 TRNFCCPLD8 ==> TRNFCCPLD8 TRNFCCPLD8)
			(conn PCIE_A1 TRNFCCPLD9 ==> TRNFCCPLD9 TRNFCCPLD9)
			(conn PCIE_A1 TRNFCCPLD10 ==> TRNFCCPLD10 TRNFCCPLD10)
			(conn PCIE_A1 TRNFCCPLD11 ==> TRNFCCPLD11 TRNFCCPLD11)
			(conn PCIE_A1 TRNFCCPLH0 ==> TRNFCCPLH0 TRNFCCPLH0)
			(conn PCIE_A1 TRNFCCPLH1 ==> TRNFCCPLH1 TRNFCCPLH1)
			(conn PCIE_A1 TRNFCCPLH2 ==> TRNFCCPLH2 TRNFCCPLH2)
			(conn PCIE_A1 TRNFCCPLH3 ==> TRNFCCPLH3 TRNFCCPLH3)
			(conn PCIE_A1 TRNFCCPLH4 ==> TRNFCCPLH4 TRNFCCPLH4)
			(conn PCIE_A1 TRNFCCPLH5 ==> TRNFCCPLH5 TRNFCCPLH5)
			(conn PCIE_A1 TRNFCCPLH6 ==> TRNFCCPLH6 TRNFCCPLH6)
			(conn PCIE_A1 TRNFCCPLH7 ==> TRNFCCPLH7 TRNFCCPLH7)
			(conn PCIE_A1 TRNFCNPD0 ==> TRNFCNPD0 TRNFCNPD0)
			(conn PCIE_A1 TRNFCNPD1 ==> TRNFCNPD1 TRNFCNPD1)
			(conn PCIE_A1 TRNFCNPD2 ==> TRNFCNPD2 TRNFCNPD2)
			(conn PCIE_A1 TRNFCNPD3 ==> TRNFCNPD3 TRNFCNPD3)
			(conn PCIE_A1 TRNFCNPD4 ==> TRNFCNPD4 TRNFCNPD4)
			(conn PCIE_A1 TRNFCNPD5 ==> TRNFCNPD5 TRNFCNPD5)
			(conn PCIE_A1 TRNFCNPD6 ==> TRNFCNPD6 TRNFCNPD6)
			(conn PCIE_A1 TRNFCNPD7 ==> TRNFCNPD7 TRNFCNPD7)
			(conn PCIE_A1 TRNFCNPD8 ==> TRNFCNPD8 TRNFCNPD8)
			(conn PCIE_A1 TRNFCNPD9 ==> TRNFCNPD9 TRNFCNPD9)
			(conn PCIE_A1 TRNFCNPD10 ==> TRNFCNPD10 TRNFCNPD10)
			(conn PCIE_A1 TRNFCNPD11 ==> TRNFCNPD11 TRNFCNPD11)
			(conn PCIE_A1 TRNFCNPH0 ==> TRNFCNPH0 TRNFCNPH0)
			(conn PCIE_A1 TRNFCNPH1 ==> TRNFCNPH1 TRNFCNPH1)
			(conn PCIE_A1 TRNFCNPH2 ==> TRNFCNPH2 TRNFCNPH2)
			(conn PCIE_A1 TRNFCNPH3 ==> TRNFCNPH3 TRNFCNPH3)
			(conn PCIE_A1 TRNFCNPH4 ==> TRNFCNPH4 TRNFCNPH4)
			(conn PCIE_A1 TRNFCNPH5 ==> TRNFCNPH5 TRNFCNPH5)
			(conn PCIE_A1 TRNFCNPH6 ==> TRNFCNPH6 TRNFCNPH6)
			(conn PCIE_A1 TRNFCNPH7 ==> TRNFCNPH7 TRNFCNPH7)
			(conn PCIE_A1 TRNFCPD0 ==> TRNFCPD0 TRNFCPD0)
			(conn PCIE_A1 TRNFCPD1 ==> TRNFCPD1 TRNFCPD1)
			(conn PCIE_A1 TRNFCPD2 ==> TRNFCPD2 TRNFCPD2)
			(conn PCIE_A1 TRNFCPD3 ==> TRNFCPD3 TRNFCPD3)
			(conn PCIE_A1 TRNFCPD4 ==> TRNFCPD4 TRNFCPD4)
			(conn PCIE_A1 TRNFCPD5 ==> TRNFCPD5 TRNFCPD5)
			(conn PCIE_A1 TRNFCPD6 ==> TRNFCPD6 TRNFCPD6)
			(conn PCIE_A1 TRNFCPD7 ==> TRNFCPD7 TRNFCPD7)
			(conn PCIE_A1 TRNFCPD8 ==> TRNFCPD8 TRNFCPD8)
			(conn PCIE_A1 TRNFCPD9 ==> TRNFCPD9 TRNFCPD9)
			(conn PCIE_A1 TRNFCPD10 ==> TRNFCPD10 TRNFCPD10)
			(conn PCIE_A1 TRNFCPD11 ==> TRNFCPD11 TRNFCPD11)
			(conn PCIE_A1 TRNFCPH0 ==> TRNFCPH0 TRNFCPH0)
			(conn PCIE_A1 TRNFCPH1 ==> TRNFCPH1 TRNFCPH1)
			(conn PCIE_A1 TRNFCPH2 ==> TRNFCPH2 TRNFCPH2)
			(conn PCIE_A1 TRNFCPH3 ==> TRNFCPH3 TRNFCPH3)
			(conn PCIE_A1 TRNFCPH4 ==> TRNFCPH4 TRNFCPH4)
			(conn PCIE_A1 TRNFCPH5 ==> TRNFCPH5 TRNFCPH5)
			(conn PCIE_A1 TRNFCPH6 ==> TRNFCPH6 TRNFCPH6)
			(conn PCIE_A1 TRNFCPH7 ==> TRNFCPH7 TRNFCPH7)
			(conn PCIE_A1 TRNLNKUPN ==> TRNLNKUPN TRNLNKUPN)
			(conn PCIE_A1 TRNRBARHITN0 ==> TRNRBARHITN0 TRNRBARHITN0)
			(conn PCIE_A1 TRNRBARHITN1 ==> TRNRBARHITN1 TRNRBARHITN1)
			(conn PCIE_A1 TRNRBARHITN2 ==> TRNRBARHITN2 TRNRBARHITN2)
			(conn PCIE_A1 TRNRBARHITN3 ==> TRNRBARHITN3 TRNRBARHITN3)
			(conn PCIE_A1 TRNRBARHITN4 ==> TRNRBARHITN4 TRNRBARHITN4)
			(conn PCIE_A1 TRNRBARHITN5 ==> TRNRBARHITN5 TRNRBARHITN5)
			(conn PCIE_A1 TRNRBARHITN6 ==> TRNRBARHITN6 TRNRBARHITN6)
			(conn PCIE_A1 TRNRD0 ==> TRNRD0 TRNRD0)
			(conn PCIE_A1 TRNRD1 ==> TRNRD1 TRNRD1)
			(conn PCIE_A1 TRNRD2 ==> TRNRD2 TRNRD2)
			(conn PCIE_A1 TRNRD3 ==> TRNRD3 TRNRD3)
			(conn PCIE_A1 TRNRD4 ==> TRNRD4 TRNRD4)
			(conn PCIE_A1 TRNRD5 ==> TRNRD5 TRNRD5)
			(conn PCIE_A1 TRNRD6 ==> TRNRD6 TRNRD6)
			(conn PCIE_A1 TRNRD7 ==> TRNRD7 TRNRD7)
			(conn PCIE_A1 TRNRD8 ==> TRNRD8 TRNRD8)
			(conn PCIE_A1 TRNRD9 ==> TRNRD9 TRNRD9)
			(conn PCIE_A1 TRNRD10 ==> TRNRD10 TRNRD10)
			(conn PCIE_A1 TRNRD11 ==> TRNRD11 TRNRD11)
			(conn PCIE_A1 TRNRD12 ==> TRNRD12 TRNRD12)
			(conn PCIE_A1 TRNRD13 ==> TRNRD13 TRNRD13)
			(conn PCIE_A1 TRNRD14 ==> TRNRD14 TRNRD14)
			(conn PCIE_A1 TRNRD15 ==> TRNRD15 TRNRD15)
			(conn PCIE_A1 TRNRD16 ==> TRNRD16 TRNRD16)
			(conn PCIE_A1 TRNRD17 ==> TRNRD17 TRNRD17)
			(conn PCIE_A1 TRNRD18 ==> TRNRD18 TRNRD18)
			(conn PCIE_A1 TRNRD19 ==> TRNRD19 TRNRD19)
			(conn PCIE_A1 TRNRD20 ==> TRNRD20 TRNRD20)
			(conn PCIE_A1 TRNRD21 ==> TRNRD21 TRNRD21)
			(conn PCIE_A1 TRNRD22 ==> TRNRD22 TRNRD22)
			(conn PCIE_A1 TRNRD23 ==> TRNRD23 TRNRD23)
			(conn PCIE_A1 TRNRD24 ==> TRNRD24 TRNRD24)
			(conn PCIE_A1 TRNRD25 ==> TRNRD25 TRNRD25)
			(conn PCIE_A1 TRNRD26 ==> TRNRD26 TRNRD26)
			(conn PCIE_A1 TRNRD27 ==> TRNRD27 TRNRD27)
			(conn PCIE_A1 TRNRD28 ==> TRNRD28 TRNRD28)
			(conn PCIE_A1 TRNRD29 ==> TRNRD29 TRNRD29)
			(conn PCIE_A1 TRNRD30 ==> TRNRD30 TRNRD30)
			(conn PCIE_A1 TRNRD31 ==> TRNRD31 TRNRD31)
			(conn PCIE_A1 TRNREOFN ==> TRNREOFN TRNREOFN)
			(conn PCIE_A1 TRNRERRFWDN ==> TRNRERRFWDN TRNRERRFWDN)
			(conn PCIE_A1 TRNRSOFN ==> TRNRSOFN TRNRSOFN)
			(conn PCIE_A1 TRNRSRCDSCN ==> TRNRSRCDSCN TRNRSRCDSCN)
			(conn PCIE_A1 TRNRSRCRDYN ==> TRNRSRCRDYN TRNRSRCRDYN)
			(conn PCIE_A1 TRNTBUFAV0 ==> TRNTBUFAV0 TRNTBUFAV0)
			(conn PCIE_A1 TRNTBUFAV1 ==> TRNTBUFAV1 TRNTBUFAV1)
			(conn PCIE_A1 TRNTBUFAV2 ==> TRNTBUFAV2 TRNTBUFAV2)
			(conn PCIE_A1 TRNTBUFAV3 ==> TRNTBUFAV3 TRNTBUFAV3)
			(conn PCIE_A1 TRNTBUFAV4 ==> TRNTBUFAV4 TRNTBUFAV4)
			(conn PCIE_A1 TRNTBUFAV5 ==> TRNTBUFAV5 TRNTBUFAV5)
			(conn PCIE_A1 TRNTCFGREQN ==> TRNTCFGREQN TRNTCFGREQN)
			(conn PCIE_A1 TRNTDSTRDYN ==> TRNTDSTRDYN TRNTDSTRDYN)
			(conn PCIE_A1 TRNTERRDROPN ==> TRNTERRDROPN TRNTERRDROPN)
			(conn PCIE_A1 USERRSTN ==> USERRSTN USERRSTN)
			(conn PCIE_A1 CFGDEVID0 <== CFGDEVID0 CFGDEVID0)
			(conn PCIE_A1 CFGDEVID1 <== CFGDEVID1 CFGDEVID1)
			(conn PCIE_A1 CFGDEVID2 <== CFGDEVID2 CFGDEVID2)
			(conn PCIE_A1 CFGDEVID3 <== CFGDEVID3 CFGDEVID3)
			(conn PCIE_A1 CFGDEVID4 <== CFGDEVID4 CFGDEVID4)
			(conn PCIE_A1 CFGDEVID5 <== CFGDEVID5 CFGDEVID5)
			(conn PCIE_A1 CFGDEVID6 <== CFGDEVID6 CFGDEVID6)
			(conn PCIE_A1 CFGDEVID7 <== CFGDEVID7 CFGDEVID7)
			(conn PCIE_A1 CFGDEVID8 <== CFGDEVID8 CFGDEVID8)
			(conn PCIE_A1 CFGDEVID9 <== CFGDEVID9 CFGDEVID9)
			(conn PCIE_A1 CFGDEVID10 <== CFGDEVID10 CFGDEVID10)
			(conn PCIE_A1 CFGDEVID11 <== CFGDEVID11 CFGDEVID11)
			(conn PCIE_A1 CFGDEVID12 <== CFGDEVID12 CFGDEVID12)
			(conn PCIE_A1 CFGDEVID13 <== CFGDEVID13 CFGDEVID13)
			(conn PCIE_A1 CFGDEVID14 <== CFGDEVID14 CFGDEVID14)
			(conn PCIE_A1 CFGDEVID15 <== CFGDEVID15 CFGDEVID15)
			(conn PCIE_A1 CFGDSN0 <== CFGDSN0 CFGDSN0)
			(conn PCIE_A1 CFGDSN1 <== CFGDSN1 CFGDSN1)
			(conn PCIE_A1 CFGDSN2 <== CFGDSN2 CFGDSN2)
			(conn PCIE_A1 CFGDSN3 <== CFGDSN3 CFGDSN3)
			(conn PCIE_A1 CFGDSN4 <== CFGDSN4 CFGDSN4)
			(conn PCIE_A1 CFGDSN5 <== CFGDSN5 CFGDSN5)
			(conn PCIE_A1 CFGDSN6 <== CFGDSN6 CFGDSN6)
			(conn PCIE_A1 CFGDSN7 <== CFGDSN7 CFGDSN7)
			(conn PCIE_A1 CFGDSN8 <== CFGDSN8 CFGDSN8)
			(conn PCIE_A1 CFGDSN9 <== CFGDSN9 CFGDSN9)
			(conn PCIE_A1 CFGDSN10 <== CFGDSN10 CFGDSN10)
			(conn PCIE_A1 CFGDSN11 <== CFGDSN11 CFGDSN11)
			(conn PCIE_A1 CFGDSN12 <== CFGDSN12 CFGDSN12)
			(conn PCIE_A1 CFGDSN13 <== CFGDSN13 CFGDSN13)
			(conn PCIE_A1 CFGDSN14 <== CFGDSN14 CFGDSN14)
			(conn PCIE_A1 CFGDSN15 <== CFGDSN15 CFGDSN15)
			(conn PCIE_A1 CFGDSN16 <== CFGDSN16 CFGDSN16)
			(conn PCIE_A1 CFGDSN17 <== CFGDSN17 CFGDSN17)
			(conn PCIE_A1 CFGDSN18 <== CFGDSN18 CFGDSN18)
			(conn PCIE_A1 CFGDSN19 <== CFGDSN19 CFGDSN19)
			(conn PCIE_A1 CFGDSN20 <== CFGDSN20 CFGDSN20)
			(conn PCIE_A1 CFGDSN21 <== CFGDSN21 CFGDSN21)
			(conn PCIE_A1 CFGDSN22 <== CFGDSN22 CFGDSN22)
			(conn PCIE_A1 CFGDSN23 <== CFGDSN23 CFGDSN23)
			(conn PCIE_A1 CFGDSN24 <== CFGDSN24 CFGDSN24)
			(conn PCIE_A1 CFGDSN25 <== CFGDSN25 CFGDSN25)
			(conn PCIE_A1 CFGDSN26 <== CFGDSN26 CFGDSN26)
			(conn PCIE_A1 CFGDSN27 <== CFGDSN27 CFGDSN27)
			(conn PCIE_A1 CFGDSN28 <== CFGDSN28 CFGDSN28)
			(conn PCIE_A1 CFGDSN29 <== CFGDSN29 CFGDSN29)
			(conn PCIE_A1 CFGDSN30 <== CFGDSN30 CFGDSN30)
			(conn PCIE_A1 CFGDSN31 <== CFGDSN31 CFGDSN31)
			(conn PCIE_A1 CFGDSN32 <== CFGDSN32 CFGDSN32)
			(conn PCIE_A1 CFGDSN33 <== CFGDSN33 CFGDSN33)
			(conn PCIE_A1 CFGDSN34 <== CFGDSN34 CFGDSN34)
			(conn PCIE_A1 CFGDSN35 <== CFGDSN35 CFGDSN35)
			(conn PCIE_A1 CFGDSN36 <== CFGDSN36 CFGDSN36)
			(conn PCIE_A1 CFGDSN37 <== CFGDSN37 CFGDSN37)
			(conn PCIE_A1 CFGDSN38 <== CFGDSN38 CFGDSN38)
			(conn PCIE_A1 CFGDSN39 <== CFGDSN39 CFGDSN39)
			(conn PCIE_A1 CFGDSN40 <== CFGDSN40 CFGDSN40)
			(conn PCIE_A1 CFGDSN41 <== CFGDSN41 CFGDSN41)
			(conn PCIE_A1 CFGDSN42 <== CFGDSN42 CFGDSN42)
			(conn PCIE_A1 CFGDSN43 <== CFGDSN43 CFGDSN43)
			(conn PCIE_A1 CFGDSN44 <== CFGDSN44 CFGDSN44)
			(conn PCIE_A1 CFGDSN45 <== CFGDSN45 CFGDSN45)
			(conn PCIE_A1 CFGDSN46 <== CFGDSN46 CFGDSN46)
			(conn PCIE_A1 CFGDSN47 <== CFGDSN47 CFGDSN47)
			(conn PCIE_A1 CFGDSN48 <== CFGDSN48 CFGDSN48)
			(conn PCIE_A1 CFGDSN49 <== CFGDSN49 CFGDSN49)
			(conn PCIE_A1 CFGDSN50 <== CFGDSN50 CFGDSN50)
			(conn PCIE_A1 CFGDSN51 <== CFGDSN51 CFGDSN51)
			(conn PCIE_A1 CFGDSN52 <== CFGDSN52 CFGDSN52)
			(conn PCIE_A1 CFGDSN53 <== CFGDSN53 CFGDSN53)
			(conn PCIE_A1 CFGDSN54 <== CFGDSN54 CFGDSN54)
			(conn PCIE_A1 CFGDSN55 <== CFGDSN55 CFGDSN55)
			(conn PCIE_A1 CFGDSN56 <== CFGDSN56 CFGDSN56)
			(conn PCIE_A1 CFGDSN57 <== CFGDSN57 CFGDSN57)
			(conn PCIE_A1 CFGDSN58 <== CFGDSN58 CFGDSN58)
			(conn PCIE_A1 CFGDSN59 <== CFGDSN59 CFGDSN59)
			(conn PCIE_A1 CFGDSN60 <== CFGDSN60 CFGDSN60)
			(conn PCIE_A1 CFGDSN61 <== CFGDSN61 CFGDSN61)
			(conn PCIE_A1 CFGDSN62 <== CFGDSN62 CFGDSN62)
			(conn PCIE_A1 CFGDSN63 <== CFGDSN63 CFGDSN63)
			(conn PCIE_A1 CFGDWADDR0 <== CFGDWADDR0 CFGDWADDR0)
			(conn PCIE_A1 CFGDWADDR1 <== CFGDWADDR1 CFGDWADDR1)
			(conn PCIE_A1 CFGDWADDR2 <== CFGDWADDR2 CFGDWADDR2)
			(conn PCIE_A1 CFGDWADDR3 <== CFGDWADDR3 CFGDWADDR3)
			(conn PCIE_A1 CFGDWADDR4 <== CFGDWADDR4 CFGDWADDR4)
			(conn PCIE_A1 CFGDWADDR5 <== CFGDWADDR5 CFGDWADDR5)
			(conn PCIE_A1 CFGDWADDR6 <== CFGDWADDR6 CFGDWADDR6)
			(conn PCIE_A1 CFGDWADDR7 <== CFGDWADDR7 CFGDWADDR7)
			(conn PCIE_A1 CFGDWADDR8 <== CFGDWADDR8 CFGDWADDR8)
			(conn PCIE_A1 CFGDWADDR9 <== CFGDWADDR9 CFGDWADDR9)
			(conn PCIE_A1 CFGERRCORN <== CFGERRCORN CFGERRCORN)
			(conn PCIE_A1 CFGERRCPLABORTN <== CFGERRCPLABORTN CFGERRCPLABORTN)
			(conn PCIE_A1 CFGERRCPLTIMEOUTN <== CFGERRCPLTIMEOUTN CFGERRCPLTIMEOUTN)
			(conn PCIE_A1 CFGERRECRCN <== CFGERRECRCN CFGERRECRCN)
			(conn PCIE_A1 CFGERRLOCKEDN <== CFGERRLOCKEDN CFGERRLOCKEDN)
			(conn PCIE_A1 CFGERRPOSTEDN <== CFGERRPOSTEDN CFGERRPOSTEDN)
			(conn PCIE_A1 CFGERRTLPCPLHEADER0 <== CFGERRTLPCPLHEADER0 CFGERRTLPCPLHEADER0)
			(conn PCIE_A1 CFGERRTLPCPLHEADER1 <== CFGERRTLPCPLHEADER1 CFGERRTLPCPLHEADER1)
			(conn PCIE_A1 CFGERRTLPCPLHEADER2 <== CFGERRTLPCPLHEADER2 CFGERRTLPCPLHEADER2)
			(conn PCIE_A1 CFGERRTLPCPLHEADER3 <== CFGERRTLPCPLHEADER3 CFGERRTLPCPLHEADER3)
			(conn PCIE_A1 CFGERRTLPCPLHEADER4 <== CFGERRTLPCPLHEADER4 CFGERRTLPCPLHEADER4)
			(conn PCIE_A1 CFGERRTLPCPLHEADER5 <== CFGERRTLPCPLHEADER5 CFGERRTLPCPLHEADER5)
			(conn PCIE_A1 CFGERRTLPCPLHEADER6 <== CFGERRTLPCPLHEADER6 CFGERRTLPCPLHEADER6)
			(conn PCIE_A1 CFGERRTLPCPLHEADER7 <== CFGERRTLPCPLHEADER7 CFGERRTLPCPLHEADER7)
			(conn PCIE_A1 CFGERRTLPCPLHEADER8 <== CFGERRTLPCPLHEADER8 CFGERRTLPCPLHEADER8)
			(conn PCIE_A1 CFGERRTLPCPLHEADER9 <== CFGERRTLPCPLHEADER9 CFGERRTLPCPLHEADER9)
			(conn PCIE_A1 CFGERRTLPCPLHEADER10 <== CFGERRTLPCPLHEADER10 CFGERRTLPCPLHEADER10)
			(conn PCIE_A1 CFGERRTLPCPLHEADER11 <== CFGERRTLPCPLHEADER11 CFGERRTLPCPLHEADER11)
			(conn PCIE_A1 CFGERRTLPCPLHEADER12 <== CFGERRTLPCPLHEADER12 CFGERRTLPCPLHEADER12)
			(conn PCIE_A1 CFGERRTLPCPLHEADER13 <== CFGERRTLPCPLHEADER13 CFGERRTLPCPLHEADER13)
			(conn PCIE_A1 CFGERRTLPCPLHEADER14 <== CFGERRTLPCPLHEADER14 CFGERRTLPCPLHEADER14)
			(conn PCIE_A1 CFGERRTLPCPLHEADER15 <== CFGERRTLPCPLHEADER15 CFGERRTLPCPLHEADER15)
			(conn PCIE_A1 CFGERRTLPCPLHEADER16 <== CFGERRTLPCPLHEADER16 CFGERRTLPCPLHEADER16)
			(conn PCIE_A1 CFGERRTLPCPLHEADER17 <== CFGERRTLPCPLHEADER17 CFGERRTLPCPLHEADER17)
			(conn PCIE_A1 CFGERRTLPCPLHEADER18 <== CFGERRTLPCPLHEADER18 CFGERRTLPCPLHEADER18)
			(conn PCIE_A1 CFGERRTLPCPLHEADER19 <== CFGERRTLPCPLHEADER19 CFGERRTLPCPLHEADER19)
			(conn PCIE_A1 CFGERRTLPCPLHEADER20 <== CFGERRTLPCPLHEADER20 CFGERRTLPCPLHEADER20)
			(conn PCIE_A1 CFGERRTLPCPLHEADER21 <== CFGERRTLPCPLHEADER21 CFGERRTLPCPLHEADER21)
			(conn PCIE_A1 CFGERRTLPCPLHEADER22 <== CFGERRTLPCPLHEADER22 CFGERRTLPCPLHEADER22)
			(conn PCIE_A1 CFGERRTLPCPLHEADER23 <== CFGERRTLPCPLHEADER23 CFGERRTLPCPLHEADER23)
			(conn PCIE_A1 CFGERRTLPCPLHEADER24 <== CFGERRTLPCPLHEADER24 CFGERRTLPCPLHEADER24)
			(conn PCIE_A1 CFGERRTLPCPLHEADER25 <== CFGERRTLPCPLHEADER25 CFGERRTLPCPLHEADER25)
			(conn PCIE_A1 CFGERRTLPCPLHEADER26 <== CFGERRTLPCPLHEADER26 CFGERRTLPCPLHEADER26)
			(conn PCIE_A1 CFGERRTLPCPLHEADER27 <== CFGERRTLPCPLHEADER27 CFGERRTLPCPLHEADER27)
			(conn PCIE_A1 CFGERRTLPCPLHEADER28 <== CFGERRTLPCPLHEADER28 CFGERRTLPCPLHEADER28)
			(conn PCIE_A1 CFGERRTLPCPLHEADER29 <== CFGERRTLPCPLHEADER29 CFGERRTLPCPLHEADER29)
			(conn PCIE_A1 CFGERRTLPCPLHEADER30 <== CFGERRTLPCPLHEADER30 CFGERRTLPCPLHEADER30)
			(conn PCIE_A1 CFGERRTLPCPLHEADER31 <== CFGERRTLPCPLHEADER31 CFGERRTLPCPLHEADER31)
			(conn PCIE_A1 CFGERRTLPCPLHEADER32 <== CFGERRTLPCPLHEADER32 CFGERRTLPCPLHEADER32)
			(conn PCIE_A1 CFGERRTLPCPLHEADER33 <== CFGERRTLPCPLHEADER33 CFGERRTLPCPLHEADER33)
			(conn PCIE_A1 CFGERRTLPCPLHEADER34 <== CFGERRTLPCPLHEADER34 CFGERRTLPCPLHEADER34)
			(conn PCIE_A1 CFGERRTLPCPLHEADER35 <== CFGERRTLPCPLHEADER35 CFGERRTLPCPLHEADER35)
			(conn PCIE_A1 CFGERRTLPCPLHEADER36 <== CFGERRTLPCPLHEADER36 CFGERRTLPCPLHEADER36)
			(conn PCIE_A1 CFGERRTLPCPLHEADER37 <== CFGERRTLPCPLHEADER37 CFGERRTLPCPLHEADER37)
			(conn PCIE_A1 CFGERRTLPCPLHEADER38 <== CFGERRTLPCPLHEADER38 CFGERRTLPCPLHEADER38)
			(conn PCIE_A1 CFGERRTLPCPLHEADER39 <== CFGERRTLPCPLHEADER39 CFGERRTLPCPLHEADER39)
			(conn PCIE_A1 CFGERRTLPCPLHEADER40 <== CFGERRTLPCPLHEADER40 CFGERRTLPCPLHEADER40)
			(conn PCIE_A1 CFGERRTLPCPLHEADER41 <== CFGERRTLPCPLHEADER41 CFGERRTLPCPLHEADER41)
			(conn PCIE_A1 CFGERRTLPCPLHEADER42 <== CFGERRTLPCPLHEADER42 CFGERRTLPCPLHEADER42)
			(conn PCIE_A1 CFGERRTLPCPLHEADER43 <== CFGERRTLPCPLHEADER43 CFGERRTLPCPLHEADER43)
			(conn PCIE_A1 CFGERRTLPCPLHEADER44 <== CFGERRTLPCPLHEADER44 CFGERRTLPCPLHEADER44)
			(conn PCIE_A1 CFGERRTLPCPLHEADER45 <== CFGERRTLPCPLHEADER45 CFGERRTLPCPLHEADER45)
			(conn PCIE_A1 CFGERRTLPCPLHEADER46 <== CFGERRTLPCPLHEADER46 CFGERRTLPCPLHEADER46)
			(conn PCIE_A1 CFGERRTLPCPLHEADER47 <== CFGERRTLPCPLHEADER47 CFGERRTLPCPLHEADER47)
			(conn PCIE_A1 CFGERRURN <== CFGERRURN CFGERRURN)
			(conn PCIE_A1 CFGINTERRUPTASSERTN <== CFGINTERRUPTASSERTN CFGINTERRUPTASSERTN)
			(conn PCIE_A1 CFGINTERRUPTDI0 <== CFGINTERRUPTDI0 CFGINTERRUPTDI0)
			(conn PCIE_A1 CFGINTERRUPTDI1 <== CFGINTERRUPTDI1 CFGINTERRUPTDI1)
			(conn PCIE_A1 CFGINTERRUPTDI2 <== CFGINTERRUPTDI2 CFGINTERRUPTDI2)
			(conn PCIE_A1 CFGINTERRUPTDI3 <== CFGINTERRUPTDI3 CFGINTERRUPTDI3)
			(conn PCIE_A1 CFGINTERRUPTDI4 <== CFGINTERRUPTDI4 CFGINTERRUPTDI4)
			(conn PCIE_A1 CFGINTERRUPTDI5 <== CFGINTERRUPTDI5 CFGINTERRUPTDI5)
			(conn PCIE_A1 CFGINTERRUPTDI6 <== CFGINTERRUPTDI6 CFGINTERRUPTDI6)
			(conn PCIE_A1 CFGINTERRUPTDI7 <== CFGINTERRUPTDI7 CFGINTERRUPTDI7)
			(conn PCIE_A1 CFGINTERRUPTN <== CFGINTERRUPTN CFGINTERRUPTN)
			(conn PCIE_A1 CFGPMWAKEN <== CFGPMWAKEN CFGPMWAKEN)
			(conn PCIE_A1 CFGRDENN <== CFGRDENN CFGRDENN)
			(conn PCIE_A1 CFGREVID0 <== CFGREVID0 CFGREVID0)
			(conn PCIE_A1 CFGREVID1 <== CFGREVID1 CFGREVID1)
			(conn PCIE_A1 CFGREVID2 <== CFGREVID2 CFGREVID2)
			(conn PCIE_A1 CFGREVID3 <== CFGREVID3 CFGREVID3)
			(conn PCIE_A1 CFGREVID4 <== CFGREVID4 CFGREVID4)
			(conn PCIE_A1 CFGREVID5 <== CFGREVID5 CFGREVID5)
			(conn PCIE_A1 CFGREVID6 <== CFGREVID6 CFGREVID6)
			(conn PCIE_A1 CFGREVID7 <== CFGREVID7 CFGREVID7)
			(conn PCIE_A1 CFGSUBSYSID0 <== CFGSUBSYSID0 CFGSUBSYSID0)
			(conn PCIE_A1 CFGSUBSYSID1 <== CFGSUBSYSID1 CFGSUBSYSID1)
			(conn PCIE_A1 CFGSUBSYSID2 <== CFGSUBSYSID2 CFGSUBSYSID2)
			(conn PCIE_A1 CFGSUBSYSID3 <== CFGSUBSYSID3 CFGSUBSYSID3)
			(conn PCIE_A1 CFGSUBSYSID4 <== CFGSUBSYSID4 CFGSUBSYSID4)
			(conn PCIE_A1 CFGSUBSYSID5 <== CFGSUBSYSID5 CFGSUBSYSID5)
			(conn PCIE_A1 CFGSUBSYSID6 <== CFGSUBSYSID6 CFGSUBSYSID6)
			(conn PCIE_A1 CFGSUBSYSID7 <== CFGSUBSYSID7 CFGSUBSYSID7)
			(conn PCIE_A1 CFGSUBSYSID8 <== CFGSUBSYSID8 CFGSUBSYSID8)
			(conn PCIE_A1 CFGSUBSYSID9 <== CFGSUBSYSID9 CFGSUBSYSID9)
			(conn PCIE_A1 CFGSUBSYSID10 <== CFGSUBSYSID10 CFGSUBSYSID10)
			(conn PCIE_A1 CFGSUBSYSID11 <== CFGSUBSYSID11 CFGSUBSYSID11)
			(conn PCIE_A1 CFGSUBSYSID12 <== CFGSUBSYSID12 CFGSUBSYSID12)
			(conn PCIE_A1 CFGSUBSYSID13 <== CFGSUBSYSID13 CFGSUBSYSID13)
			(conn PCIE_A1 CFGSUBSYSID14 <== CFGSUBSYSID14 CFGSUBSYSID14)
			(conn PCIE_A1 CFGSUBSYSID15 <== CFGSUBSYSID15 CFGSUBSYSID15)
			(conn PCIE_A1 CFGSUBSYSVENID0 <== CFGSUBSYSVENID0 CFGSUBSYSVENID0)
			(conn PCIE_A1 CFGSUBSYSVENID1 <== CFGSUBSYSVENID1 CFGSUBSYSVENID1)
			(conn PCIE_A1 CFGSUBSYSVENID2 <== CFGSUBSYSVENID2 CFGSUBSYSVENID2)
			(conn PCIE_A1 CFGSUBSYSVENID3 <== CFGSUBSYSVENID3 CFGSUBSYSVENID3)
			(conn PCIE_A1 CFGSUBSYSVENID4 <== CFGSUBSYSVENID4 CFGSUBSYSVENID4)
			(conn PCIE_A1 CFGSUBSYSVENID5 <== CFGSUBSYSVENID5 CFGSUBSYSVENID5)
			(conn PCIE_A1 CFGSUBSYSVENID6 <== CFGSUBSYSVENID6 CFGSUBSYSVENID6)
			(conn PCIE_A1 CFGSUBSYSVENID7 <== CFGSUBSYSVENID7 CFGSUBSYSVENID7)
			(conn PCIE_A1 CFGSUBSYSVENID8 <== CFGSUBSYSVENID8 CFGSUBSYSVENID8)
			(conn PCIE_A1 CFGSUBSYSVENID9 <== CFGSUBSYSVENID9 CFGSUBSYSVENID9)
			(conn PCIE_A1 CFGSUBSYSVENID10 <== CFGSUBSYSVENID10 CFGSUBSYSVENID10)
			(conn PCIE_A1 CFGSUBSYSVENID11 <== CFGSUBSYSVENID11 CFGSUBSYSVENID11)
			(conn PCIE_A1 CFGSUBSYSVENID12 <== CFGSUBSYSVENID12 CFGSUBSYSVENID12)
			(conn PCIE_A1 CFGSUBSYSVENID13 <== CFGSUBSYSVENID13 CFGSUBSYSVENID13)
			(conn PCIE_A1 CFGSUBSYSVENID14 <== CFGSUBSYSVENID14 CFGSUBSYSVENID14)
			(conn PCIE_A1 CFGSUBSYSVENID15 <== CFGSUBSYSVENID15 CFGSUBSYSVENID15)
			(conn PCIE_A1 CFGTRNPENDINGN <== CFGTRNPENDINGN CFGTRNPENDINGN)
			(conn PCIE_A1 CFGTURNOFFOKN <== CFGTURNOFFOKN CFGTURNOFFOKN)
			(conn PCIE_A1 CFGVENID0 <== CFGVENID0 CFGVENID0)
			(conn PCIE_A1 CFGVENID1 <== CFGVENID1 CFGVENID1)
			(conn PCIE_A1 CFGVENID2 <== CFGVENID2 CFGVENID2)
			(conn PCIE_A1 CFGVENID3 <== CFGVENID3 CFGVENID3)
			(conn PCIE_A1 CFGVENID4 <== CFGVENID4 CFGVENID4)
			(conn PCIE_A1 CFGVENID5 <== CFGVENID5 CFGVENID5)
			(conn PCIE_A1 CFGVENID6 <== CFGVENID6 CFGVENID6)
			(conn PCIE_A1 CFGVENID7 <== CFGVENID7 CFGVENID7)
			(conn PCIE_A1 CFGVENID8 <== CFGVENID8 CFGVENID8)
			(conn PCIE_A1 CFGVENID9 <== CFGVENID9 CFGVENID9)
			(conn PCIE_A1 CFGVENID10 <== CFGVENID10 CFGVENID10)
			(conn PCIE_A1 CFGVENID11 <== CFGVENID11 CFGVENID11)
			(conn PCIE_A1 CFGVENID12 <== CFGVENID12 CFGVENID12)
			(conn PCIE_A1 CFGVENID13 <== CFGVENID13 CFGVENID13)
			(conn PCIE_A1 CFGVENID14 <== CFGVENID14 CFGVENID14)
			(conn PCIE_A1 CFGVENID15 <== CFGVENID15 CFGVENID15)
			(conn PCIE_A1 CLOCKLOCKED <== CLOCKLOCKED CLOCKLOCKED)
			(conn PCIE_A1 MGTCLK <== MGTCLK MGTCLK)
			(conn PCIE_A1 MIMRXRDATA0 <== MIMRXRDATA0 MIMRXRDATA0)
			(conn PCIE_A1 MIMRXRDATA1 <== MIMRXRDATA1 MIMRXRDATA1)
			(conn PCIE_A1 MIMRXRDATA2 <== MIMRXRDATA2 MIMRXRDATA2)
			(conn PCIE_A1 MIMRXRDATA3 <== MIMRXRDATA3 MIMRXRDATA3)
			(conn PCIE_A1 MIMRXRDATA4 <== MIMRXRDATA4 MIMRXRDATA4)
			(conn PCIE_A1 MIMRXRDATA5 <== MIMRXRDATA5 MIMRXRDATA5)
			(conn PCIE_A1 MIMRXRDATA6 <== MIMRXRDATA6 MIMRXRDATA6)
			(conn PCIE_A1 MIMRXRDATA7 <== MIMRXRDATA7 MIMRXRDATA7)
			(conn PCIE_A1 MIMRXRDATA8 <== MIMRXRDATA8 MIMRXRDATA8)
			(conn PCIE_A1 MIMRXRDATA9 <== MIMRXRDATA9 MIMRXRDATA9)
			(conn PCIE_A1 MIMRXRDATA10 <== MIMRXRDATA10 MIMRXRDATA10)
			(conn PCIE_A1 MIMRXRDATA11 <== MIMRXRDATA11 MIMRXRDATA11)
			(conn PCIE_A1 MIMRXRDATA12 <== MIMRXRDATA12 MIMRXRDATA12)
			(conn PCIE_A1 MIMRXRDATA13 <== MIMRXRDATA13 MIMRXRDATA13)
			(conn PCIE_A1 MIMRXRDATA14 <== MIMRXRDATA14 MIMRXRDATA14)
			(conn PCIE_A1 MIMRXRDATA15 <== MIMRXRDATA15 MIMRXRDATA15)
			(conn PCIE_A1 MIMRXRDATA16 <== MIMRXRDATA16 MIMRXRDATA16)
			(conn PCIE_A1 MIMRXRDATA17 <== MIMRXRDATA17 MIMRXRDATA17)
			(conn PCIE_A1 MIMRXRDATA18 <== MIMRXRDATA18 MIMRXRDATA18)
			(conn PCIE_A1 MIMRXRDATA19 <== MIMRXRDATA19 MIMRXRDATA19)
			(conn PCIE_A1 MIMRXRDATA20 <== MIMRXRDATA20 MIMRXRDATA20)
			(conn PCIE_A1 MIMRXRDATA21 <== MIMRXRDATA21 MIMRXRDATA21)
			(conn PCIE_A1 MIMRXRDATA22 <== MIMRXRDATA22 MIMRXRDATA22)
			(conn PCIE_A1 MIMRXRDATA23 <== MIMRXRDATA23 MIMRXRDATA23)
			(conn PCIE_A1 MIMRXRDATA24 <== MIMRXRDATA24 MIMRXRDATA24)
			(conn PCIE_A1 MIMRXRDATA25 <== MIMRXRDATA25 MIMRXRDATA25)
			(conn PCIE_A1 MIMRXRDATA26 <== MIMRXRDATA26 MIMRXRDATA26)
			(conn PCIE_A1 MIMRXRDATA27 <== MIMRXRDATA27 MIMRXRDATA27)
			(conn PCIE_A1 MIMRXRDATA28 <== MIMRXRDATA28 MIMRXRDATA28)
			(conn PCIE_A1 MIMRXRDATA29 <== MIMRXRDATA29 MIMRXRDATA29)
			(conn PCIE_A1 MIMRXRDATA30 <== MIMRXRDATA30 MIMRXRDATA30)
			(conn PCIE_A1 MIMRXRDATA31 <== MIMRXRDATA31 MIMRXRDATA31)
			(conn PCIE_A1 MIMRXRDATA32 <== MIMRXRDATA32 MIMRXRDATA32)
			(conn PCIE_A1 MIMRXRDATA33 <== MIMRXRDATA33 MIMRXRDATA33)
			(conn PCIE_A1 MIMRXRDATA34 <== MIMRXRDATA34 MIMRXRDATA34)
			(conn PCIE_A1 MIMTXRDATA0 <== MIMTXRDATA0 MIMTXRDATA0)
			(conn PCIE_A1 MIMTXRDATA1 <== MIMTXRDATA1 MIMTXRDATA1)
			(conn PCIE_A1 MIMTXRDATA2 <== MIMTXRDATA2 MIMTXRDATA2)
			(conn PCIE_A1 MIMTXRDATA3 <== MIMTXRDATA3 MIMTXRDATA3)
			(conn PCIE_A1 MIMTXRDATA4 <== MIMTXRDATA4 MIMTXRDATA4)
			(conn PCIE_A1 MIMTXRDATA5 <== MIMTXRDATA5 MIMTXRDATA5)
			(conn PCIE_A1 MIMTXRDATA6 <== MIMTXRDATA6 MIMTXRDATA6)
			(conn PCIE_A1 MIMTXRDATA7 <== MIMTXRDATA7 MIMTXRDATA7)
			(conn PCIE_A1 MIMTXRDATA8 <== MIMTXRDATA8 MIMTXRDATA8)
			(conn PCIE_A1 MIMTXRDATA9 <== MIMTXRDATA9 MIMTXRDATA9)
			(conn PCIE_A1 MIMTXRDATA10 <== MIMTXRDATA10 MIMTXRDATA10)
			(conn PCIE_A1 MIMTXRDATA11 <== MIMTXRDATA11 MIMTXRDATA11)
			(conn PCIE_A1 MIMTXRDATA12 <== MIMTXRDATA12 MIMTXRDATA12)
			(conn PCIE_A1 MIMTXRDATA13 <== MIMTXRDATA13 MIMTXRDATA13)
			(conn PCIE_A1 MIMTXRDATA14 <== MIMTXRDATA14 MIMTXRDATA14)
			(conn PCIE_A1 MIMTXRDATA15 <== MIMTXRDATA15 MIMTXRDATA15)
			(conn PCIE_A1 MIMTXRDATA16 <== MIMTXRDATA16 MIMTXRDATA16)
			(conn PCIE_A1 MIMTXRDATA17 <== MIMTXRDATA17 MIMTXRDATA17)
			(conn PCIE_A1 MIMTXRDATA18 <== MIMTXRDATA18 MIMTXRDATA18)
			(conn PCIE_A1 MIMTXRDATA19 <== MIMTXRDATA19 MIMTXRDATA19)
			(conn PCIE_A1 MIMTXRDATA20 <== MIMTXRDATA20 MIMTXRDATA20)
			(conn PCIE_A1 MIMTXRDATA21 <== MIMTXRDATA21 MIMTXRDATA21)
			(conn PCIE_A1 MIMTXRDATA22 <== MIMTXRDATA22 MIMTXRDATA22)
			(conn PCIE_A1 MIMTXRDATA23 <== MIMTXRDATA23 MIMTXRDATA23)
			(conn PCIE_A1 MIMTXRDATA24 <== MIMTXRDATA24 MIMTXRDATA24)
			(conn PCIE_A1 MIMTXRDATA25 <== MIMTXRDATA25 MIMTXRDATA25)
			(conn PCIE_A1 MIMTXRDATA26 <== MIMTXRDATA26 MIMTXRDATA26)
			(conn PCIE_A1 MIMTXRDATA27 <== MIMTXRDATA27 MIMTXRDATA27)
			(conn PCIE_A1 MIMTXRDATA28 <== MIMTXRDATA28 MIMTXRDATA28)
			(conn PCIE_A1 MIMTXRDATA29 <== MIMTXRDATA29 MIMTXRDATA29)
			(conn PCIE_A1 MIMTXRDATA30 <== MIMTXRDATA30 MIMTXRDATA30)
			(conn PCIE_A1 MIMTXRDATA31 <== MIMTXRDATA31 MIMTXRDATA31)
			(conn PCIE_A1 MIMTXRDATA32 <== MIMTXRDATA32 MIMTXRDATA32)
			(conn PCIE_A1 MIMTXRDATA33 <== MIMTXRDATA33 MIMTXRDATA33)
			(conn PCIE_A1 MIMTXRDATA34 <== MIMTXRDATA34 MIMTXRDATA34)
			(conn PCIE_A1 MIMTXRDATA35 <== MIMTXRDATA35 MIMTXRDATA35)
			(conn PCIE_A1 PIPEGTRESETDONEA <== PIPEGTRESETDONEA PIPEGTRESETDONEA)
			(conn PCIE_A1 PIPEGTRESETDONEB <== PIPEGTRESETDONEB PIPEGTRESETDONEB)
			(conn PCIE_A1 PIPEPHYSTATUSA <== PIPEPHYSTATUSA PIPEPHYSTATUSA)
			(conn PCIE_A1 PIPEPHYSTATUSB <== PIPEPHYSTATUSB PIPEPHYSTATUSB)
			(conn PCIE_A1 PIPERXCHARISKA0 <== PIPERXCHARISKA0 PIPERXCHARISKA0)
			(conn PCIE_A1 PIPERXCHARISKA1 <== PIPERXCHARISKA1 PIPERXCHARISKA1)
			(conn PCIE_A1 PIPERXCHARISKB0 <== PIPERXCHARISKB0 PIPERXCHARISKB0)
			(conn PCIE_A1 PIPERXCHARISKB1 <== PIPERXCHARISKB1 PIPERXCHARISKB1)
			(conn PCIE_A1 PIPERXDATAA0 <== PIPERXDATAA0 PIPERXDATAA0)
			(conn PCIE_A1 PIPERXDATAA1 <== PIPERXDATAA1 PIPERXDATAA1)
			(conn PCIE_A1 PIPERXDATAA2 <== PIPERXDATAA2 PIPERXDATAA2)
			(conn PCIE_A1 PIPERXDATAA3 <== PIPERXDATAA3 PIPERXDATAA3)
			(conn PCIE_A1 PIPERXDATAA4 <== PIPERXDATAA4 PIPERXDATAA4)
			(conn PCIE_A1 PIPERXDATAA5 <== PIPERXDATAA5 PIPERXDATAA5)
			(conn PCIE_A1 PIPERXDATAA6 <== PIPERXDATAA6 PIPERXDATAA6)
			(conn PCIE_A1 PIPERXDATAA7 <== PIPERXDATAA7 PIPERXDATAA7)
			(conn PCIE_A1 PIPERXDATAA8 <== PIPERXDATAA8 PIPERXDATAA8)
			(conn PCIE_A1 PIPERXDATAA9 <== PIPERXDATAA9 PIPERXDATAA9)
			(conn PCIE_A1 PIPERXDATAA10 <== PIPERXDATAA10 PIPERXDATAA10)
			(conn PCIE_A1 PIPERXDATAA11 <== PIPERXDATAA11 PIPERXDATAA11)
			(conn PCIE_A1 PIPERXDATAA12 <== PIPERXDATAA12 PIPERXDATAA12)
			(conn PCIE_A1 PIPERXDATAA13 <== PIPERXDATAA13 PIPERXDATAA13)
			(conn PCIE_A1 PIPERXDATAA14 <== PIPERXDATAA14 PIPERXDATAA14)
			(conn PCIE_A1 PIPERXDATAA15 <== PIPERXDATAA15 PIPERXDATAA15)
			(conn PCIE_A1 PIPERXDATAB0 <== PIPERXDATAB0 PIPERXDATAB0)
			(conn PCIE_A1 PIPERXDATAB1 <== PIPERXDATAB1 PIPERXDATAB1)
			(conn PCIE_A1 PIPERXDATAB2 <== PIPERXDATAB2 PIPERXDATAB2)
			(conn PCIE_A1 PIPERXDATAB3 <== PIPERXDATAB3 PIPERXDATAB3)
			(conn PCIE_A1 PIPERXDATAB4 <== PIPERXDATAB4 PIPERXDATAB4)
			(conn PCIE_A1 PIPERXDATAB5 <== PIPERXDATAB5 PIPERXDATAB5)
			(conn PCIE_A1 PIPERXDATAB6 <== PIPERXDATAB6 PIPERXDATAB6)
			(conn PCIE_A1 PIPERXDATAB7 <== PIPERXDATAB7 PIPERXDATAB7)
			(conn PCIE_A1 PIPERXDATAB8 <== PIPERXDATAB8 PIPERXDATAB8)
			(conn PCIE_A1 PIPERXDATAB9 <== PIPERXDATAB9 PIPERXDATAB9)
			(conn PCIE_A1 PIPERXDATAB10 <== PIPERXDATAB10 PIPERXDATAB10)
			(conn PCIE_A1 PIPERXDATAB11 <== PIPERXDATAB11 PIPERXDATAB11)
			(conn PCIE_A1 PIPERXDATAB12 <== PIPERXDATAB12 PIPERXDATAB12)
			(conn PCIE_A1 PIPERXDATAB13 <== PIPERXDATAB13 PIPERXDATAB13)
			(conn PCIE_A1 PIPERXDATAB14 <== PIPERXDATAB14 PIPERXDATAB14)
			(conn PCIE_A1 PIPERXDATAB15 <== PIPERXDATAB15 PIPERXDATAB15)
			(conn PCIE_A1 PIPERXENTERELECIDLEA <== PIPERXENTERELECIDLEA PIPERXENTERELECIDLEA)
			(conn PCIE_A1 PIPERXENTERELECIDLEB <== PIPERXENTERELECIDLEB PIPERXENTERELECIDLEB)
			(conn PCIE_A1 PIPERXSTATUSA0 <== PIPERXSTATUSA0 PIPERXSTATUSA0)
			(conn PCIE_A1 PIPERXSTATUSA1 <== PIPERXSTATUSA1 PIPERXSTATUSA1)
			(conn PCIE_A1 PIPERXSTATUSA2 <== PIPERXSTATUSA2 PIPERXSTATUSA2)
			(conn PCIE_A1 PIPERXSTATUSB0 <== PIPERXSTATUSB0 PIPERXSTATUSB0)
			(conn PCIE_A1 PIPERXSTATUSB1 <== PIPERXSTATUSB1 PIPERXSTATUSB1)
			(conn PCIE_A1 PIPERXSTATUSB2 <== PIPERXSTATUSB2 PIPERXSTATUSB2)
			(conn PCIE_A1 SCANEN <== SCANEN SCANEN)
			(conn PCIE_A1 SCANIN0 <== SCANIN0 SCANIN0)
			(conn PCIE_A1 SCANIN1 <== SCANIN1 SCANIN1)
			(conn PCIE_A1 SCANIN2 <== SCANIN2 SCANIN2)
			(conn PCIE_A1 SCANIN3 <== SCANIN3 SCANIN3)
			(conn PCIE_A1 SCANIN4 <== SCANIN4 SCANIN4)
			(conn PCIE_A1 SCANRESETMASK <== SCANRESETMASK SCANRESETMASK)
			(conn PCIE_A1 SYSRESETN <== SYSRESETN SYSRESETN)
			(conn PCIE_A1 TRNFCSEL0 <== TRNFCSEL0 TRNFCSEL0)
			(conn PCIE_A1 TRNFCSEL1 <== TRNFCSEL1 TRNFCSEL1)
			(conn PCIE_A1 TRNFCSEL2 <== TRNFCSEL2 TRNFCSEL2)
			(conn PCIE_A1 TRNRDSTRDYN <== TRNRDSTRDYN TRNRDSTRDYN)
			(conn PCIE_A1 TRNRNPOKN <== TRNRNPOKN TRNRNPOKN)
			(conn PCIE_A1 TRNTCFGGNTN <== TRNTCFGGNTN TRNTCFGGNTN)
			(conn PCIE_A1 TRNTD0 <== TRNTD0 TRNTD0)
			(conn PCIE_A1 TRNTD1 <== TRNTD1 TRNTD1)
			(conn PCIE_A1 TRNTD2 <== TRNTD2 TRNTD2)
			(conn PCIE_A1 TRNTD3 <== TRNTD3 TRNTD3)
			(conn PCIE_A1 TRNTD4 <== TRNTD4 TRNTD4)
			(conn PCIE_A1 TRNTD5 <== TRNTD5 TRNTD5)
			(conn PCIE_A1 TRNTD6 <== TRNTD6 TRNTD6)
			(conn PCIE_A1 TRNTD7 <== TRNTD7 TRNTD7)
			(conn PCIE_A1 TRNTD8 <== TRNTD8 TRNTD8)
			(conn PCIE_A1 TRNTD9 <== TRNTD9 TRNTD9)
			(conn PCIE_A1 TRNTD10 <== TRNTD10 TRNTD10)
			(conn PCIE_A1 TRNTD11 <== TRNTD11 TRNTD11)
			(conn PCIE_A1 TRNTD12 <== TRNTD12 TRNTD12)
			(conn PCIE_A1 TRNTD13 <== TRNTD13 TRNTD13)
			(conn PCIE_A1 TRNTD14 <== TRNTD14 TRNTD14)
			(conn PCIE_A1 TRNTD15 <== TRNTD15 TRNTD15)
			(conn PCIE_A1 TRNTD16 <== TRNTD16 TRNTD16)
			(conn PCIE_A1 TRNTD17 <== TRNTD17 TRNTD17)
			(conn PCIE_A1 TRNTD18 <== TRNTD18 TRNTD18)
			(conn PCIE_A1 TRNTD19 <== TRNTD19 TRNTD19)
			(conn PCIE_A1 TRNTD20 <== TRNTD20 TRNTD20)
			(conn PCIE_A1 TRNTD21 <== TRNTD21 TRNTD21)
			(conn PCIE_A1 TRNTD22 <== TRNTD22 TRNTD22)
			(conn PCIE_A1 TRNTD23 <== TRNTD23 TRNTD23)
			(conn PCIE_A1 TRNTD24 <== TRNTD24 TRNTD24)
			(conn PCIE_A1 TRNTD25 <== TRNTD25 TRNTD25)
			(conn PCIE_A1 TRNTD26 <== TRNTD26 TRNTD26)
			(conn PCIE_A1 TRNTD27 <== TRNTD27 TRNTD27)
			(conn PCIE_A1 TRNTD28 <== TRNTD28 TRNTD28)
			(conn PCIE_A1 TRNTD29 <== TRNTD29 TRNTD29)
			(conn PCIE_A1 TRNTD30 <== TRNTD30 TRNTD30)
			(conn PCIE_A1 TRNTD31 <== TRNTD31 TRNTD31)
			(conn PCIE_A1 TRNTEOFN <== TRNTEOFN TRNTEOFN)
			(conn PCIE_A1 TRNTERRFWDN <== TRNTERRFWDN TRNTERRFWDN)
			(conn PCIE_A1 TRNTSOFN <== TRNTSOFN TRNTSOFN)
			(conn PCIE_A1 TRNTSRCDSCN <== TRNTSRCDSCN TRNTSRCDSCN)
			(conn PCIE_A1 TRNTSRCRDYN <== TRNTSRCRDYN TRNTSRCRDYN)
			(conn PCIE_A1 TRNTSTRN <== TRNTSTRN TRNTSTRN)
			(conn PCIE_A1 USERCLK <== USERCLK USERCLK)
		)
	)
	(primitive_def PCILOGICSE 6 7
		(pin PCI_CE PCI_CE output)
		(pin I1 I1 input)
		(pin I2 I2 input)
		(pin TRDY TRDY input)
		(pin IRDY IRDY input)
		(pin I3 I3 input)
		(element PCILOGICSE 6 # BEL
			(pin I3 input)
			(pin I2 input)
			(pin I1 input)
			(pin TRDY input)
			(pin IRDY input)
			(pin PCI_CE output)
			(conn PCILOGICSE PCI_CE ==> PCI_CE PCI_CE)
			(conn PCILOGICSE I3 <== I3 I3)
			(conn PCILOGICSE I2 <== I2 I2)
			(conn PCILOGICSE I1 <== I1 I1)
			(conn PCILOGICSE TRDY <== TRDY TRDY)
			(conn PCILOGICSE IRDY <== IRDY IRDY)
		)
		(element PCI_CE 1
			(pin PCI_CE input)
			(conn PCI_CE PCI_CE <== PCILOGICSE PCI_CE)
		)
		(element IRDY 1
			(pin IRDY output)
			(conn IRDY IRDY ==> PCILOGICSE IRDY)
		)
		(element TRDY 1
			(pin TRDY output)
			(conn TRDY TRDY ==> PCILOGICSE TRDY)
		)
		(element I1 1
			(pin I1 output)
			(conn I1 I1 ==> PCILOGICSE I1)
		)
		(element I2 1
			(pin I2 output)
			(conn I2 I2 ==> PCILOGICSE I2)
		)
		(element I3 1
			(pin I3 output)
			(conn I3 I3 ==> PCILOGICSE I3)
		)
	)
	(primitive_def PLL_ADV 99 194
		(pin SKEWSTB SKEWSTB input)
		(pin SKEWRST SKEWRST input)
		(pin SKEWCLKIN2 SKEWCLKIN2 input)
		(pin SKEWCLKIN1 SKEWCLKIN1 input)
		(pin RST RST input)
		(pin REL REL input)
		(pin MANPULF MANPULF input)
		(pin MANPDLF MANPDLF input)
		(pin ENOUTSYNC ENOUTSYNC input)
		(pin DWE DWE input)
		(pin DI15 DI15 input)
		(pin DI14 DI14 input)
		(pin DI13 DI13 input)
		(pin DI12 DI12 input)
		(pin DI11 DI11 input)
		(pin DI10 DI10 input)
		(pin DI9 DI9 input)
		(pin DI8 DI8 input)
		(pin DI7 DI7 input)
		(pin DI6 DI6 input)
		(pin DI5 DI5 input)
		(pin DI4 DI4 input)
		(pin DI3 DI3 input)
		(pin DI2 DI2 input)
		(pin DI1 DI1 input)
		(pin DI0 DI0 input)
		(pin DEN DEN input)
		(pin DCLK DCLK input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR0 DADDR0 input)
		(pin CLKINSEL CLKINSEL input)
		(pin CLKIN2 CLKIN2 input)
		(pin CLKIN1 CLKIN1 input)
		(pin CLKFBIN CLKFBIN input)
		(pin CLKBRST CLKBRST input)
		(pin TEST28 TEST28 output)
		(pin TEST27 TEST27 output)
		(pin TEST26 TEST26 output)
		(pin TEST25 TEST25 output)
		(pin TEST24 TEST24 output)
		(pin TEST23 TEST23 output)
		(pin TEST22 TEST22 output)
		(pin TEST21 TEST21 output)
		(pin TEST20 TEST20 output)
		(pin TEST19 TEST19 output)
		(pin TEST18 TEST18 output)
		(pin TEST17 TEST17 output)
		(pin TEST16 TEST16 output)
		(pin TEST15 TEST15 output)
		(pin TEST14 TEST14 output)
		(pin TEST13 TEST13 output)
		(pin TEST12 TEST12 output)
		(pin TEST11 TEST11 output)
		(pin TEST10 TEST10 output)
		(pin TEST9 TEST9 output)
		(pin TEST8 TEST8 output)
		(pin TEST7 TEST7 output)
		(pin TEST6 TEST6 output)
		(pin TEST5 TEST5 output)
		(pin TEST4 TEST4 output)
		(pin TEST3 TEST3 output)
		(pin TEST2 TEST2 output)
		(pin TEST1 TEST1 output)
		(pin TEST0 TEST0 output)
		(pin LOCKED LOCKED output)
		(pin DRDY DRDY output)
		(pin DO15 DO15 output)
		(pin DO14 DO14 output)
		(pin DO13 DO13 output)
		(pin DO12 DO12 output)
		(pin DO11 DO11 output)
		(pin DO10 DO10 output)
		(pin DO9 DO9 output)
		(pin DO8 DO8 output)
		(pin DO7 DO7 output)
		(pin DO6 DO6 output)
		(pin DO5 DO5 output)
		(pin DO4 DO4 output)
		(pin DO3 DO3 output)
		(pin DO2 DO2 output)
		(pin DO1 DO1 output)
		(pin DO0 DO0 output)
		(pin CLKOUTDCM5 CLKOUTDCM5 output)
		(pin CLKOUTDCM4 CLKOUTDCM4 output)
		(pin CLKOUTDCM3 CLKOUTDCM3 output)
		(pin CLKOUTDCM2 CLKOUTDCM2 output)
		(pin CLKOUTDCM1 CLKOUTDCM1 output)
		(pin CLKOUTDCM0 CLKOUTDCM0 output)
		(pin CLKOUT5 CLKOUT5 output)
		(pin CLKOUT4 CLKOUT4 output)
		(pin CLKOUT3 CLKOUT3 output)
		(pin CLKOUT2 CLKOUT2 output)
		(pin CLKOUT1 CLKOUT1 output)
		(pin CLKOUT0 CLKOUT0 output)
		(pin CLKFBOUT CLKFBOUT output)
		(pin CLKFBDCM CLKFBDCM output)
		(element PLL_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_DIVCLK_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_PFD_DLY 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLK4MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLKFBOUT_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKBURST_CNT 0
			(cfg 5 2 7 0 3 1 4 6)
		)
		(element PLL_CLKCNTRL 0
			(cfg 0 1)
		)
		(element PLL_PFD_CNTRL 0
			(cfg 5 13 10 0 1 4 8 15 14 12 2 9 7 3 11 6)
		)
		(element PLL_CLKOUT3_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_LFHF 0
			(cfg 2 3 0 1)
		)
		(element PLL_CP_RES 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLKFBOUT_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLAMP_BYPASS 0
			(cfg FALSE TRUE)
		)
		(element PLL_CP 0
			(cfg 5 13 10 0 1 4 8 15 14 12 2 9 7 3 11 6)
		)
		(element PLL_CP_REPL 0
			(cfg 5 13 10 0 1 4 8 15 14 12 2 9 7 3 11 6)
		)
		(element PLL_EN_LEAKAGE 0
			(cfg 3 2 1 0)
		)
		(element PLL_IO_CLKSRC 0
			(cfg 3 2 1 0)
		)
		(element PLL_ADD_LEAKAGE 0
			(cfg 3 2 1 0)
		)
		(element PLL_VDD_SEL 0
			(cfg 3 2 1 0)
		)
		(element PLL_CLKOUT2_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO0 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT1_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK0MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_EN_VCO5 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT4_EN 0
			(cfg FALSE TRUE)
		)
		(element BANDWIDTH 0
			(cfg OPTIMIZED HIGH LOW)
		)
		(element PLL_DIVCLK_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_LOCK_REF_DLY 0
			(cfg 5 31 19 10 24 4 8 15 14 20 12 9 3 28 6 27 25 29 23 13 16 30 0 18 1 22 2 17 26 7 21 11)
		)
		(element PLL_CLKOUT5_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT0_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT3_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT5_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_DIRECT_PATH_CNTRL 0
			(cfg FALSE TRUE)
		)
		(element PLL_VLFHIGH_DIS 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO3 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO_DIV1 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO6 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_TCLK3 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK3MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_SKEW_CNTRL 0
			(cfg 2 3 0 1)
		)
		(element PLL_DVDD_COMP_SET 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLKOUT2_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK2MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_CLKOUT2_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_DLY 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLAMP_REF_SEL 0
			(cfg 7 6 5 4 3 2 1 0)
		)
		(element PLL_LOCK_FB_DLY 0
			(cfg 5 31 19 10 24 4 8 15 14 20 12 9 3 28 6 27 25 29 23 13 16 30 0 18 1 22 2 17 26 7 21 11)
		)
		(element PLL_CLKOUT1_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT4_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_PWRD_CFG 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKFBOUT2_EDGE 0
			(cfg FALSE TRUE)
		)
		(element CLK_FEEDBACK 0
			(cfg CLKOUT0 CLKFBOUT)
		)
		(element PLL_NBTI_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO7 0
			(cfg FALSE TRUE)
		)
		(element PLL_MAN_LF_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO2 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_TCLK2 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT3_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT0_EN 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK1MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_EN_TCLK0 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT5_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT0_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO_DIV6 0
			(cfg FALSE TRUE)
		)
		(element PLL_INTFB 0
			(cfg 2 3 0 1)
		)
		(element PLL_TEST_IN_WINDOW 0
			(cfg FALSE TRUE)
		)
		(element PLL_REG_INPUT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK_LOST_DETECT 0
			(cfg FALSE TRUE)
		)
		(element PLL_EN_VCO1 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKFBOUT2_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKFBMX 0
			(cfg 2 3 0 1)
		)
		(element PLL_EN_VCO4 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKOUT4_EDGE 0
			(cfg FALSE TRUE)
		)
		(element PLL_RES 0
			(cfg 5 13 10 0 1 4 8 15 14 12 2 9 7 3 11 6)
		)
		(element PLL_CLKOUT1_NOCOUNT 0
			(cfg FALSE TRUE)
		)
		(element PLL_SEL_SLIPD 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLK5MX 0
			(cfg 2 3 0 1)
		)
		(element PLL_EN_TCLK1 0
			(cfg FALSE TRUE)
		)
		(element PLL_AVDD_COMP_SET 0
			(cfg 2 3 0 1)
		)
		(element PLL_CP_BIAS_TRIP_SHIFT 0
			(cfg FALSE TRUE)
		)
		(element PLL_CLKBURST_ENABLE 0
			(cfg FALSE TRUE)
		)
		(element COMPENSATION 0
			(cfg SOURCE_SYNCHRONOUS PLL2DCM SYSTEM_SYNCHRONOUS INTERNAL DCM2PLL EXTERNAL)
		)
		(element PLL_CLKFBOUT_EN 0
			(cfg FALSE TRUE)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> PLL_ADV DADDR4)
		)
		(element TEST8 1
			(pin TEST8 input)
			(conn TEST8 TEST8 <== PLL_ADV TEST8)
		)
		(element DO13 1
			(pin DO13 input)
			(conn DO13 DO13 <== PLL_ADV DO13)
		)
		(element TEST19 1
			(pin TEST19 input)
			(conn TEST19 TEST19 <== PLL_ADV TEST19)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> PLL_ADV DI9)
		)
		(element MANPULF 1
			(pin MANPULF output)
			(conn MANPULF MANPULF ==> MANPULFINV MANPULF)
			(conn MANPULF MANPULF ==> MANPULFINV MANPULF_B)
		)
		(element TEST4 1
			(pin TEST4 input)
			(conn TEST4 TEST4 <== PLL_ADV TEST4)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> PLL_ADV DI11)
		)
		(element TEST3 1
			(pin TEST3 input)
			(conn TEST3 TEST3 <== PLL_ADV TEST3)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> PLL_ADV DI14)
		)
		(element CLKINSEL 1
			(pin CLKINSEL output)
			(conn CLKINSEL CLKINSEL ==> CLKINSELINV CLKINSEL)
			(conn CLKINSEL CLKINSEL ==> CLKINSELINV CLKINSEL_B)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== PLL_ADV DRDY)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> PLL_ADV DI8)
		)
		(element CLKOUT2 1
			(pin CLKOUT2 input)
			(conn CLKOUT2 CLKOUT2 <== PLL_ADV CLKOUT2)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> PLL_ADV DI5)
		)
		(element TEST14 1
			(pin TEST14 input)
			(conn TEST14 TEST14 <== PLL_ADV TEST14)
		)
		(element SKEWRST 1
			(pin SKEWRST output)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST)
			(conn SKEWRST SKEWRST ==> SKEWRSTINV SKEWRST_B)
		)
		(element DCLK 1
			(pin DCLK output)
			(conn DCLK DCLK ==> PLL_ADV DCLK)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> PLL_ADV DI0)
		)
		(element DO2 1
			(pin DO2 input)
			(conn DO2 DO2 <== PLL_ADV DO2)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> PLL_ADV DADDR1)
		)
		(element TEST13 1
			(pin TEST13 input)
			(conn TEST13 TEST13 <== PLL_ADV TEST13)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> PLL_ADV DI1)
		)
		(element CLKOUTDCM5 1
			(pin CLKOUTDCM5 input)
			(conn CLKOUTDCM5 CLKOUTDCM5 <== PLL_ADV CLKOUTDCM5)
		)
		(element DO6 1
			(pin DO6 input)
			(conn DO6 DO6 <== PLL_ADV DO6)
		)
		(element TEST20 1
			(pin TEST20 input)
			(conn TEST20 TEST20 <== PLL_ADV TEST20)
		)
		(element TEST26 1
			(pin TEST26 input)
			(conn TEST26 TEST26 <== PLL_ADV TEST26)
		)
		(element DO14 1
			(pin DO14 input)
			(conn DO14 DO14 <== PLL_ADV DO14)
		)
		(element CLKFBOUT 1
			(pin CLKFBOUT input)
			(conn CLKFBOUT CLKFBOUT <== PLL_ADV CLKFBOUT)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> PLL_ADV DI2)
		)
		(element TEST25 1
			(pin TEST25 input)
			(conn TEST25 TEST25 <== PLL_ADV TEST25)
		)
		(element RST 1
			(pin RST output)
			(conn RST RST ==> RSTINV RST)
			(conn RST RST ==> RSTINV RST_B)
		)
		(element TEST0 1
			(pin TEST0 input)
			(conn TEST0 TEST0 <== PLL_ADV TEST0)
		)
		(element CLKFBDCM 1
			(pin CLKFBDCM input)
			(conn CLKFBDCM CLKFBDCM <== PLL_ADV CLKFBDCM)
		)
		(element DO8 1
			(pin DO8 input)
			(conn DO8 DO8 <== PLL_ADV DO8)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> PLL_ADV DI13)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> PLL_ADV DI6)
		)
		(element TEST12 1
			(pin TEST12 input)
			(conn TEST12 TEST12 <== PLL_ADV TEST12)
		)
		(element TEST7 1
			(pin TEST7 input)
			(conn TEST7 TEST7 <== PLL_ADV TEST7)
		)
		(element TEST10 1
			(pin TEST10 input)
			(conn TEST10 TEST10 <== PLL_ADV TEST10)
		)
		(element TEST16 1
			(pin TEST16 input)
			(conn TEST16 TEST16 <== PLL_ADV TEST16)
		)
		(element CLKOUTDCM2 1
			(pin CLKOUTDCM2 input)
			(conn CLKOUTDCM2 CLKOUTDCM2 <== PLL_ADV CLKOUTDCM2)
		)
		(element MANPDLF 1
			(pin MANPDLF output)
			(conn MANPDLF MANPDLF ==> MANPDLFINV MANPDLF)
			(conn MANPDLF MANPDLF ==> MANPDLFINV MANPDLF_B)
		)
		(element DO1 1
			(pin DO1 input)
			(conn DO1 DO1 <== PLL_ADV DO1)
		)
		(element DO15 1
			(pin DO15 input)
			(conn DO15 DO15 <== PLL_ADV DO15)
		)
		(element TEST17 1
			(pin TEST17 input)
			(conn TEST17 TEST17 <== PLL_ADV TEST17)
		)
		(element TEST23 1
			(pin TEST23 input)
			(conn TEST23 TEST23 <== PLL_ADV TEST23)
		)
		(element DO5 1
			(pin DO5 input)
			(conn DO5 DO5 <== PLL_ADV DO5)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> PLL_ADV DI12)
		)
		(element CLKOUTDCM4 1
			(pin CLKOUTDCM4 input)
			(conn CLKOUTDCM4 CLKOUTDCM4 <== PLL_ADV CLKOUTDCM4)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> PLL_ADV DI7)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> PLL_ADV DEN)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> PLL_ADV DI3)
		)
		(element CLKOUT0 1
			(pin CLKOUT0 input)
			(conn CLKOUT0 CLKOUT0 <== PLL_ADV CLKOUT0)
		)
		(element TEST24 1
			(pin TEST24 input)
			(conn TEST24 TEST24 <== PLL_ADV TEST24)
		)
		(element TEST11 1
			(pin TEST11 input)
			(conn TEST11 TEST11 <== PLL_ADV TEST11)
		)
		(element SKEWCLKIN2 1
			(pin SKEWCLKIN2 output)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> SKEWCLKIN2INV SKEWCLKIN2)
			(conn SKEWCLKIN2 SKEWCLKIN2 ==> SKEWCLKIN2INV SKEWCLKIN2_B)
		)
		(element CLKOUTDCM0 1
			(pin CLKOUTDCM0 input)
			(conn CLKOUTDCM0 CLKOUTDCM0 <== PLL_ADV CLKOUTDCM0)
		)
		(element CLKOUT3 1
			(pin CLKOUT3 input)
			(conn CLKOUT3 CLKOUT3 <== PLL_ADV CLKOUT3)
		)
		(element CLKOUTDCM3 1
			(pin CLKOUTDCM3 input)
			(conn CLKOUTDCM3 CLKOUTDCM3 <== PLL_ADV CLKOUTDCM3)
		)
		(element DO10 1
			(pin DO10 input)
			(conn DO10 DO10 <== PLL_ADV DO10)
		)
		(element TEST6 1
			(pin TEST6 input)
			(conn TEST6 TEST6 <== PLL_ADV TEST6)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> PLL_ADV DI4)
		)
		(element TEST1 1
			(pin TEST1 input)
			(conn TEST1 TEST1 <== PLL_ADV TEST1)
		)
		(element DO9 1
			(pin DO9 input)
			(conn DO9 DO9 <== PLL_ADV DO9)
		)
		(element CLKOUT1 1
			(pin CLKOUT1 input)
			(conn CLKOUT1 CLKOUT1 <== PLL_ADV CLKOUT1)
		)
		(element CLKIN2 1
			(pin CLKIN2 output)
			(conn CLKIN2 CLKIN2 ==> PLL_ADV CLKIN2)
		)
		(element TEST28 1
			(pin TEST28 input)
			(conn TEST28 TEST28 <== PLL_ADV TEST28)
		)
		(element SKEWSTB 1
			(pin SKEWSTB output)
			(conn SKEWSTB SKEWSTB ==> SKEWSTBINV SKEWSTB)
			(conn SKEWSTB SKEWSTB ==> SKEWSTBINV SKEWSTB_B)
		)
		(element TEST2 1
			(pin TEST2 input)
			(conn TEST2 TEST2 <== PLL_ADV TEST2)
		)
		(element TEST18 1
			(pin TEST18 input)
			(conn TEST18 TEST18 <== PLL_ADV TEST18)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> PLL_ADV DWE)
		)
		(element DO11 1
			(pin DO11 input)
			(conn DO11 DO11 <== PLL_ADV DO11)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> PLL_ADV DADDR2)
		)
		(element LOCKED 1
			(pin LOCKED input)
			(conn LOCKED LOCKED <== PLL_ADV LOCKED)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> PLL_ADV DADDR3)
		)
		(element TEST5 1
			(pin TEST5 input)
			(conn TEST5 TEST5 <== PLL_ADV TEST5)
		)
		(element TEST15 1
			(pin TEST15 input)
			(conn TEST15 TEST15 <== PLL_ADV TEST15)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> PLL_ADV DI10)
		)
		(element DO0 1
			(pin DO0 input)
			(conn DO0 DO0 <== PLL_ADV DO0)
		)
		(element TEST9 1
			(pin TEST9 input)
			(conn TEST9 TEST9 <== PLL_ADV TEST9)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> PLL_ADV DI15)
		)
		(element TEST21 1
			(pin TEST21 input)
			(conn TEST21 TEST21 <== PLL_ADV TEST21)
		)
		(element TEST22 1
			(pin TEST22 input)
			(conn TEST22 TEST22 <== PLL_ADV TEST22)
		)
		(element CLKOUTDCM1 1
			(pin CLKOUTDCM1 input)
			(conn CLKOUTDCM1 CLKOUTDCM1 <== PLL_ADV CLKOUTDCM1)
		)
		(element CLKBRST 1
			(pin CLKBRST output)
			(conn CLKBRST CLKBRST ==> CLKBRSTINV CLKBRST)
			(conn CLKBRST CLKBRST ==> CLKBRSTINV CLKBRST_B)
		)
		(element SKEWCLKIN1 1
			(pin SKEWCLKIN1 output)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> SKEWCLKIN1INV SKEWCLKIN1)
			(conn SKEWCLKIN1 SKEWCLKIN1 ==> SKEWCLKIN1INV SKEWCLKIN1_B)
		)
		(element ENOUTSYNC 1
			(pin ENOUTSYNC output)
			(conn ENOUTSYNC ENOUTSYNC ==> ENOUTSYNCINV ENOUTSYNC)
			(conn ENOUTSYNC ENOUTSYNC ==> ENOUTSYNCINV ENOUTSYNC_B)
		)
		(element DO4 1
			(pin DO4 input)
			(conn DO4 DO4 <== PLL_ADV DO4)
		)
		(element DO3 1
			(pin DO3 input)
			(conn DO3 DO3 <== PLL_ADV DO3)
		)
		(element CLKFBIN 1
			(pin CLKFBIN output)
			(conn CLKFBIN CLKFBIN ==> PLL_ADV CLKFBIN)
		)
		(element TEST27 1
			(pin TEST27 input)
			(conn TEST27 TEST27 <== PLL_ADV TEST27)
		)
		(element CLKOUT5 1
			(pin CLKOUT5 input)
			(conn CLKOUT5 CLKOUT5 <== PLL_ADV CLKOUT5)
		)
		(element CLKOUT4 1
			(pin CLKOUT4 input)
			(conn CLKOUT4 CLKOUT4 <== PLL_ADV CLKOUT4)
		)
		(element DO12 1
			(pin DO12 input)
			(conn DO12 DO12 <== PLL_ADV DO12)
		)
		(element DO7 1
			(pin DO7 input)
			(conn DO7 DO7 <== PLL_ADV DO7)
		)
		(element CLKIN1 1
			(pin CLKIN1 output)
			(conn CLKIN1 CLKIN1 ==> PLL_ADV CLKIN1)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> PLL_ADV DADDR0)
		)
		(element PLL_ADV 99 # BEL
			(pin CLKBRST input)
			(pin CLKFBDCM output)
			(pin CLKFBIN input)
			(pin CLKFBOUT output)
			(pin CLKIN1 input)
			(pin CLKIN2 input)
			(pin CLKINSEL input)
			(pin CLKOUT0 output)
			(pin CLKOUT1 output)
			(pin CLKOUT2 output)
			(pin CLKOUT3 output)
			(pin CLKOUT4 output)
			(pin CLKOUT5 output)
			(pin CLKOUTDCM0 output)
			(pin CLKOUTDCM1 output)
			(pin CLKOUTDCM2 output)
			(pin CLKOUTDCM3 output)
			(pin CLKOUTDCM4 output)
			(pin CLKOUTDCM5 output)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DO0 output)
			(pin DO1 output)
			(pin DO2 output)
			(pin DO3 output)
			(pin DO4 output)
			(pin DO5 output)
			(pin DO6 output)
			(pin DO7 output)
			(pin DO9 output)
			(pin DO10 output)
			(pin DO11 output)
			(pin DO12 output)
			(pin DO13 output)
			(pin DO14 output)
			(pin DO15 output)
			(pin DRDY output)
			(pin DWE input)
			(pin ENOUTSYNC input)
			(pin LOCKED output)
			(pin MANPDLF input)
			(pin MANPULF input)
			(pin REL input)
			(pin RST input)
			(pin SKEWCLKIN1 input)
			(pin SKEWCLKIN2 input)
			(pin SKEWRST input)
			(pin SKEWSTB input)
			(pin TEST0 output)
			(pin TEST1 output)
			(pin TEST2 output)
			(pin TEST3 output)
			(pin TEST4 output)
			(pin TEST5 output)
			(pin TEST6 output)
			(pin TEST7 output)
			(pin TEST8 output)
			(pin TEST9 output)
			(pin TEST10 output)
			(pin TEST11 output)
			(pin TEST12 output)
			(pin DO8 output)
			(pin TEST13 output)
			(pin TEST14 output)
			(pin TEST15 output)
			(pin TEST16 output)
			(pin TEST17 output)
			(pin TEST18 output)
			(pin TEST19 output)
			(pin TEST20 output)
			(pin TEST21 output)
			(pin TEST22 output)
			(pin TEST23 output)
			(pin TEST24 output)
			(pin TEST25 output)
			(pin TEST26 output)
			(pin TEST27 output)
			(pin TEST28 output)
			(conn PLL_ADV CLKFBDCM ==> CLKFBDCM CLKFBDCM)
			(conn PLL_ADV CLKFBOUT ==> CLKFBOUT CLKFBOUT)
			(conn PLL_ADV CLKOUT0 ==> CLKOUT0 CLKOUT0)
			(conn PLL_ADV CLKOUT1 ==> CLKOUT1 CLKOUT1)
			(conn PLL_ADV CLKOUT2 ==> CLKOUT2 CLKOUT2)
			(conn PLL_ADV CLKOUT3 ==> CLKOUT3 CLKOUT3)
			(conn PLL_ADV CLKOUT4 ==> CLKOUT4 CLKOUT4)
			(conn PLL_ADV CLKOUT5 ==> CLKOUT5 CLKOUT5)
			(conn PLL_ADV CLKOUTDCM0 ==> CLKOUTDCM0 CLKOUTDCM0)
			(conn PLL_ADV CLKOUTDCM1 ==> CLKOUTDCM1 CLKOUTDCM1)
			(conn PLL_ADV CLKOUTDCM2 ==> CLKOUTDCM2 CLKOUTDCM2)
			(conn PLL_ADV CLKOUTDCM3 ==> CLKOUTDCM3 CLKOUTDCM3)
			(conn PLL_ADV CLKOUTDCM4 ==> CLKOUTDCM4 CLKOUTDCM4)
			(conn PLL_ADV CLKOUTDCM5 ==> CLKOUTDCM5 CLKOUTDCM5)
			(conn PLL_ADV DO0 ==> DO0 DO0)
			(conn PLL_ADV DO1 ==> DO1 DO1)
			(conn PLL_ADV DO2 ==> DO2 DO2)
			(conn PLL_ADV DO3 ==> DO3 DO3)
			(conn PLL_ADV DO4 ==> DO4 DO4)
			(conn PLL_ADV DO5 ==> DO5 DO5)
			(conn PLL_ADV DO6 ==> DO6 DO6)
			(conn PLL_ADV DO7 ==> DO7 DO7)
			(conn PLL_ADV DO9 ==> DO9 DO9)
			(conn PLL_ADV DO10 ==> DO10 DO10)
			(conn PLL_ADV DO11 ==> DO11 DO11)
			(conn PLL_ADV DO12 ==> DO12 DO12)
			(conn PLL_ADV DO13 ==> DO13 DO13)
			(conn PLL_ADV DO14 ==> DO14 DO14)
			(conn PLL_ADV DO15 ==> DO15 DO15)
			(conn PLL_ADV DRDY ==> DRDY DRDY)
			(conn PLL_ADV LOCKED ==> LOCKED LOCKED)
			(conn PLL_ADV TEST0 ==> TEST0 TEST0)
			(conn PLL_ADV TEST1 ==> TEST1 TEST1)
			(conn PLL_ADV TEST2 ==> TEST2 TEST2)
			(conn PLL_ADV TEST3 ==> TEST3 TEST3)
			(conn PLL_ADV TEST4 ==> TEST4 TEST4)
			(conn PLL_ADV TEST5 ==> TEST5 TEST5)
			(conn PLL_ADV TEST6 ==> TEST6 TEST6)
			(conn PLL_ADV TEST7 ==> TEST7 TEST7)
			(conn PLL_ADV TEST8 ==> TEST8 TEST8)
			(conn PLL_ADV TEST9 ==> TEST9 TEST9)
			(conn PLL_ADV TEST10 ==> TEST10 TEST10)
			(conn PLL_ADV TEST11 ==> TEST11 TEST11)
			(conn PLL_ADV TEST12 ==> TEST12 TEST12)
			(conn PLL_ADV DO8 ==> DO8 DO8)
			(conn PLL_ADV TEST13 ==> TEST13 TEST13)
			(conn PLL_ADV TEST14 ==> TEST14 TEST14)
			(conn PLL_ADV TEST15 ==> TEST15 TEST15)
			(conn PLL_ADV TEST16 ==> TEST16 TEST16)
			(conn PLL_ADV TEST17 ==> TEST17 TEST17)
			(conn PLL_ADV TEST18 ==> TEST18 TEST18)
			(conn PLL_ADV TEST19 ==> TEST19 TEST19)
			(conn PLL_ADV TEST20 ==> TEST20 TEST20)
			(conn PLL_ADV TEST21 ==> TEST21 TEST21)
			(conn PLL_ADV TEST22 ==> TEST22 TEST22)
			(conn PLL_ADV TEST23 ==> TEST23 TEST23)
			(conn PLL_ADV TEST24 ==> TEST24 TEST24)
			(conn PLL_ADV TEST25 ==> TEST25 TEST25)
			(conn PLL_ADV TEST26 ==> TEST26 TEST26)
			(conn PLL_ADV TEST27 ==> TEST27 TEST27)
			(conn PLL_ADV TEST28 ==> TEST28 TEST28)
			(conn PLL_ADV CLKBRST <== CLKBRSTINV OUT)
			(conn PLL_ADV CLKFBIN <== CLKFBIN CLKFBIN)
			(conn PLL_ADV CLKIN1 <== CLKIN1 CLKIN1)
			(conn PLL_ADV CLKIN2 <== CLKIN2 CLKIN2)
			(conn PLL_ADV CLKINSEL <== CLKINSELINV OUT)
			(conn PLL_ADV DADDR0 <== DADDR0 DADDR0)
			(conn PLL_ADV DADDR1 <== DADDR1 DADDR1)
			(conn PLL_ADV DADDR2 <== DADDR2 DADDR2)
			(conn PLL_ADV DADDR3 <== DADDR3 DADDR3)
			(conn PLL_ADV DADDR4 <== DADDR4 DADDR4)
			(conn PLL_ADV DCLK <== DCLK DCLK)
			(conn PLL_ADV DEN <== DEN DEN)
			(conn PLL_ADV DI0 <== DI0 DI0)
			(conn PLL_ADV DI1 <== DI1 DI1)
			(conn PLL_ADV DI2 <== DI2 DI2)
			(conn PLL_ADV DI3 <== DI3 DI3)
			(conn PLL_ADV DI4 <== DI4 DI4)
			(conn PLL_ADV DI5 <== DI5 DI5)
			(conn PLL_ADV DI6 <== DI6 DI6)
			(conn PLL_ADV DI7 <== DI7 DI7)
			(conn PLL_ADV DI8 <== DI8 DI8)
			(conn PLL_ADV DI9 <== DI9 DI9)
			(conn PLL_ADV DI10 <== DI10 DI10)
			(conn PLL_ADV DI11 <== DI11 DI11)
			(conn PLL_ADV DI12 <== DI12 DI12)
			(conn PLL_ADV DI13 <== DI13 DI13)
			(conn PLL_ADV DI14 <== DI14 DI14)
			(conn PLL_ADV DI15 <== DI15 DI15)
			(conn PLL_ADV DWE <== DWE DWE)
			(conn PLL_ADV ENOUTSYNC <== ENOUTSYNCINV OUT)
			(conn PLL_ADV MANPDLF <== MANPDLFINV OUT)
			(conn PLL_ADV MANPULF <== MANPULFINV OUT)
			(conn PLL_ADV REL <== RELINV OUT)
			(conn PLL_ADV RST <== RSTINV OUT)
			(conn PLL_ADV SKEWCLKIN1 <== SKEWCLKIN1INV OUT)
			(conn PLL_ADV SKEWCLKIN2 <== SKEWCLKIN2INV OUT)
			(conn PLL_ADV SKEWRST <== SKEWRSTINV OUT)
			(conn PLL_ADV SKEWSTB <== SKEWSTBINV OUT)
		)
		(element CLKBRSTINV 3
			(pin OUT output)
			(pin CLKBRST input)
			(pin CLKBRST_B input)
			(cfg CLKBRST CLKBRST_B)
			(conn CLKBRSTINV OUT ==> PLL_ADV CLKBRST)
			(conn CLKBRSTINV CLKBRST <== CLKBRST CLKBRST)
			(conn CLKBRSTINV CLKBRST_B <== CLKBRST CLKBRST)
		)
		(element CLKINSELINV 3
			(pin OUT output)
			(pin CLKINSEL input)
			(pin CLKINSEL_B input)
			(cfg CLKINSEL CLKINSEL_B)
			(conn CLKINSELINV OUT ==> PLL_ADV CLKINSEL)
			(conn CLKINSELINV CLKINSEL <== CLKINSEL CLKINSEL)
			(conn CLKINSELINV CLKINSEL_B <== CLKINSEL CLKINSEL)
		)
		(element ENOUTSYNCINV 3
			(pin OUT output)
			(pin ENOUTSYNC input)
			(pin ENOUTSYNC_B input)
			(cfg ENOUTSYNC ENOUTSYNC_B)
			(conn ENOUTSYNCINV OUT ==> PLL_ADV ENOUTSYNC)
			(conn ENOUTSYNCINV ENOUTSYNC <== ENOUTSYNC ENOUTSYNC)
			(conn ENOUTSYNCINV ENOUTSYNC_B <== ENOUTSYNC ENOUTSYNC)
		)
		(element MANPDLFINV 3
			(pin OUT output)
			(pin MANPDLF input)
			(pin MANPDLF_B input)
			(cfg MANPDLF MANPDLF_B)
			(conn MANPDLFINV OUT ==> PLL_ADV MANPDLF)
			(conn MANPDLFINV MANPDLF <== MANPDLF MANPDLF)
			(conn MANPDLFINV MANPDLF_B <== MANPDLF MANPDLF)
		)
		(element MANPULFINV 3
			(pin OUT output)
			(pin MANPULF input)
			(pin MANPULF_B input)
			(cfg MANPULF MANPULF_B)
			(conn MANPULFINV OUT ==> PLL_ADV MANPULF)
			(conn MANPULFINV MANPULF <== MANPULF MANPULF)
			(conn MANPULFINV MANPULF_B <== MANPULF MANPULF)
		)
		(element RELINV 3
			(pin REL_B input)
			(pin REL input)
			(pin OUT output)
			(cfg REL_B REL)
			(conn RELINV OUT ==> PLL_ADV REL)
			(conn RELINV REL_B <== REL REL)
			(conn RELINV REL <== REL REL)
		)
		(element RSTINV 3
			(pin OUT output)
			(pin RST input)
			(pin RST_B input)
			(cfg RST RST_B)
			(conn RSTINV OUT ==> PLL_ADV RST)
			(conn RSTINV RST <== RST RST)
			(conn RSTINV RST_B <== RST RST)
		)
		(element SKEWCLKIN1INV 3
			(pin OUT output)
			(pin SKEWCLKIN1 input)
			(pin SKEWCLKIN1_B input)
			(cfg SKEWCLKIN1 SKEWCLKIN1_B)
			(conn SKEWCLKIN1INV OUT ==> PLL_ADV SKEWCLKIN1)
			(conn SKEWCLKIN1INV SKEWCLKIN1 <== SKEWCLKIN1 SKEWCLKIN1)
			(conn SKEWCLKIN1INV SKEWCLKIN1_B <== SKEWCLKIN1 SKEWCLKIN1)
		)
		(element SKEWCLKIN2INV 3
			(pin OUT output)
			(pin SKEWCLKIN2 input)
			(pin SKEWCLKIN2_B input)
			(cfg SKEWCLKIN2 SKEWCLKIN2_B)
			(conn SKEWCLKIN2INV OUT ==> PLL_ADV SKEWCLKIN2)
			(conn SKEWCLKIN2INV SKEWCLKIN2 <== SKEWCLKIN2 SKEWCLKIN2)
			(conn SKEWCLKIN2INV SKEWCLKIN2_B <== SKEWCLKIN2 SKEWCLKIN2)
		)
		(element SKEWRSTINV 3
			(pin OUT output)
			(pin SKEWRST input)
			(pin SKEWRST_B input)
			(cfg SKEWRST SKEWRST_B)
			(conn SKEWRSTINV OUT ==> PLL_ADV SKEWRST)
			(conn SKEWRSTINV SKEWRST <== SKEWRST SKEWRST)
			(conn SKEWRSTINV SKEWRST_B <== SKEWRST SKEWRST)
		)
		(element SKEWSTBINV 3
			(pin OUT output)
			(pin SKEWSTB input)
			(pin SKEWSTB_B input)
			(cfg SKEWSTB SKEWSTB_B)
			(conn SKEWSTBINV OUT ==> PLL_ADV SKEWSTB)
			(conn SKEWSTBINV SKEWSTB <== SKEWSTB SKEWSTB)
			(conn SKEWSTBINV SKEWSTB_B <== SKEWSTB SKEWSTB)
		)
		(element REL 1
			(pin REL output)
			(conn REL REL ==> RELINV REL_B)
			(conn REL REL ==> RELINV REL)
		)
	)
	(primitive_def PMV 10 11
		(pin ENABLEB ENABLEB input)
		(pin OUT OUT output)
		(pin OUT_DIV2 OUT_DIV2 output)
		(pin OUT_DIV4 OUT_DIV4 output)
		(pin SELECTB0 SELECTB0 input)
		(pin SELECTB1 SELECTB1 input)
		(pin SELECTB2 SELECTB2 input)
		(pin SELECTB3 SELECTB3 input)
		(pin SELECTB4 SELECTB4 input)
		(pin SELECTB5 SELECTB5 input)
		(element ENABLEB 1
			(pin ENABLEB output)
			(conn ENABLEB ENABLEB ==> PMV ENABLEB)
		)
		(element OUT 1
			(pin OUT input)
			(conn OUT OUT <== PMV OUT)
		)
		(element OUT_DIV2 1
			(pin OUT_DIV2 input)
			(conn OUT_DIV2 OUT_DIV2 <== PMV OUT_DIV2)
		)
		(element OUT_DIV4 1
			(pin OUT_DIV4 input)
			(conn OUT_DIV4 OUT_DIV4 <== PMV OUT_DIV4)
		)
		(element SELECTB0 1
			(pin SELECTB0 output)
			(conn SELECTB0 SELECTB0 ==> PMV SELECTB0)
		)
		(element SELECTB1 1
			(pin SELECTB1 output)
			(conn SELECTB1 SELECTB1 ==> PMV SELECTB1)
		)
		(element SELECTB2 1
			(pin SELECTB2 output)
			(conn SELECTB2 SELECTB2 ==> PMV SELECTB2)
		)
		(element SELECTB3 1
			(pin SELECTB3 output)
			(conn SELECTB3 SELECTB3 ==> PMV SELECTB3)
		)
		(element SELECTB4 1
			(pin SELECTB4 output)
			(conn SELECTB4 SELECTB4 ==> PMV SELECTB4)
		)
		(element SELECTB5 1
			(pin SELECTB5 output)
			(conn SELECTB5 SELECTB5 ==> PMV SELECTB5)
		)
		(element PMV 10 # BEL
			(pin ENABLEB input)
			(pin OUT output)
			(pin OUT_DIV2 output)
			(pin OUT_DIV4 output)
			(pin SELECTB0 input)
			(pin SELECTB1 input)
			(pin SELECTB2 input)
			(pin SELECTB3 input)
			(pin SELECTB4 input)
			(pin SELECTB5 input)
			(conn PMV OUT ==> OUT OUT)
			(conn PMV OUT_DIV2 ==> OUT_DIV2 OUT_DIV2)
			(conn PMV OUT_DIV4 ==> OUT_DIV4 OUT_DIV4)
			(conn PMV ENABLEB <== ENABLEB ENABLEB)
			(conn PMV SELECTB0 <== SELECTB0 SELECTB0)
			(conn PMV SELECTB1 <== SELECTB1 SELECTB1)
			(conn PMV SELECTB2 <== SELECTB2 SELECTB2)
			(conn PMV SELECTB3 <== SELECTB3 SELECTB3)
			(conn PMV SELECTB4 <== SELECTB4 SELECTB4)
			(conn PMV SELECTB5 <== SELECTB5 SELECTB5)
		)
	)
	(primitive_def POST_CRC_INTERNAL 1 2
		(pin CRCERROR CRCERROR output)
		(element POST_CRC_INTERNAL 1 # BEL
			(pin CRCERROR output)
			(conn POST_CRC_INTERNAL CRCERROR ==> CRCERROR CRCERROR)
		)
		(element CRCERROR 1
			(pin CRCERROR input)
			(conn CRCERROR CRCERROR <== POST_CRC_INTERNAL CRCERROR)
		)
	)
	(primitive_def RAMB16BWER 188 217
		(pin CLKB CLKB input)
		(pin CLKA CLKA input)
		(pin ENB ENB input)
		(pin ENA ENA input)
		(pin REGCEB REGCEB input)
		(pin REGCEA REGCEA input)
		(pin RSTB RSTB input)
		(pin RSTA RSTA input)
		(pin WEB0 WEB0 input)
		(pin WEB1 WEB1 input)
		(pin WEB2 WEB2 input)
		(pin WEB3 WEB3 input)
		(pin WEA0 WEA0 input)
		(pin WEA1 WEA1 input)
		(pin WEA2 WEA2 input)
		(pin WEA3 WEA3 input)
		(pin ADDRB0 ADDRB0 input)
		(pin ADDRB1 ADDRB1 input)
		(pin ADDRB2 ADDRB2 input)
		(pin ADDRB3 ADDRB3 input)
		(pin ADDRB4 ADDRB4 input)
		(pin ADDRB5 ADDRB5 input)
		(pin ADDRB6 ADDRB6 input)
		(pin ADDRB7 ADDRB7 input)
		(pin ADDRB8 ADDRB8 input)
		(pin ADDRB9 ADDRB9 input)
		(pin ADDRB10 ADDRB10 input)
		(pin ADDRB11 ADDRB11 input)
		(pin ADDRB12 ADDRB12 input)
		(pin ADDRB13 ADDRB13 input)
		(pin ADDRA0 ADDRA0 input)
		(pin ADDRA1 ADDRA1 input)
		(pin ADDRA2 ADDRA2 input)
		(pin ADDRA3 ADDRA3 input)
		(pin ADDRA4 ADDRA4 input)
		(pin ADDRA5 ADDRA5 input)
		(pin ADDRA6 ADDRA6 input)
		(pin ADDRA7 ADDRA7 input)
		(pin ADDRA8 ADDRA8 input)
		(pin ADDRA9 ADDRA9 input)
		(pin ADDRA10 ADDRA10 input)
		(pin ADDRA11 ADDRA11 input)
		(pin ADDRA12 ADDRA12 input)
		(pin ADDRA13 ADDRA13 input)
		(pin DIPB0 DIPB0 input)
		(pin DIPB1 DIPB1 input)
		(pin DIPB2 DIPB2 input)
		(pin DIPB3 DIPB3 input)
		(pin DIPA0 DIPA0 input)
		(pin DIPA1 DIPA1 input)
		(pin DIPA2 DIPA2 input)
		(pin DIPA3 DIPA3 input)
		(pin DIB0 DIB0 input)
		(pin DIB1 DIB1 input)
		(pin DIB2 DIB2 input)
		(pin DIB3 DIB3 input)
		(pin DIB4 DIB4 input)
		(pin DIB5 DIB5 input)
		(pin DIB6 DIB6 input)
		(pin DIB7 DIB7 input)
		(pin DIB8 DIB8 input)
		(pin DIB9 DIB9 input)
		(pin DIB10 DIB10 input)
		(pin DIB11 DIB11 input)
		(pin DIB12 DIB12 input)
		(pin DIB13 DIB13 input)
		(pin DIB14 DIB14 input)
		(pin DIB15 DIB15 input)
		(pin DIB16 DIB16 input)
		(pin DIB17 DIB17 input)
		(pin DIB18 DIB18 input)
		(pin DIB19 DIB19 input)
		(pin DIB20 DIB20 input)
		(pin DIB21 DIB21 input)
		(pin DIB22 DIB22 input)
		(pin DIB23 DIB23 input)
		(pin DIB24 DIB24 input)
		(pin DIB25 DIB25 input)
		(pin DIB26 DIB26 input)
		(pin DIB27 DIB27 input)
		(pin DIB28 DIB28 input)
		(pin DIB29 DIB29 input)
		(pin DIB30 DIB30 input)
		(pin DIB31 DIB31 input)
		(pin DIA0 DIA0 input)
		(pin DIA1 DIA1 input)
		(pin DIA2 DIA2 input)
		(pin DIA3 DIA3 input)
		(pin DIA4 DIA4 input)
		(pin DIA5 DIA5 input)
		(pin DIA6 DIA6 input)
		(pin DIA7 DIA7 input)
		(pin DIA8 DIA8 input)
		(pin DIA9 DIA9 input)
		(pin DIA10 DIA10 input)
		(pin DIA11 DIA11 input)
		(pin DIA12 DIA12 input)
		(pin DIA13 DIA13 input)
		(pin DIA14 DIA14 input)
		(pin DIA15 DIA15 input)
		(pin DIA16 DIA16 input)
		(pin DIA17 DIA17 input)
		(pin DIA18 DIA18 input)
		(pin DIA19 DIA19 input)
		(pin DIA20 DIA20 input)
		(pin DIA21 DIA21 input)
		(pin DIA22 DIA22 input)
		(pin DIA23 DIA23 input)
		(pin DIA24 DIA24 input)
		(pin DIA25 DIA25 input)
		(pin DIA26 DIA26 input)
		(pin DIA27 DIA27 input)
		(pin DIA28 DIA28 input)
		(pin DIA29 DIA29 input)
		(pin DIA30 DIA30 input)
		(pin DIA31 DIA31 input)
		(pin DOPB0 DOPB0 output)
		(pin DOPB1 DOPB1 output)
		(pin DOPB2 DOPB2 output)
		(pin DOPB3 DOPB3 output)
		(pin DOPA0 DOPA0 output)
		(pin DOPA1 DOPA1 output)
		(pin DOPA2 DOPA2 output)
		(pin DOPA3 DOPA3 output)
		(pin DOB0 DOB0 output)
		(pin DOB1 DOB1 output)
		(pin DOB2 DOB2 output)
		(pin DOB3 DOB3 output)
		(pin DOB4 DOB4 output)
		(pin DOB5 DOB5 output)
		(pin DOB6 DOB6 output)
		(pin DOB7 DOB7 output)
		(pin DOB8 DOB8 output)
		(pin DOB9 DOB9 output)
		(pin DOB10 DOB10 output)
		(pin DOB11 DOB11 output)
		(pin DOB12 DOB12 output)
		(pin DOB13 DOB13 output)
		(pin DOB14 DOB14 output)
		(pin DOB15 DOB15 output)
		(pin DOB16 DOB16 output)
		(pin DOB17 DOB17 output)
		(pin DOB18 DOB18 output)
		(pin DOB19 DOB19 output)
		(pin DOB20 DOB20 output)
		(pin DOB21 DOB21 output)
		(pin DOB22 DOB22 output)
		(pin DOB23 DOB23 output)
		(pin DOB24 DOB24 output)
		(pin DOB25 DOB25 output)
		(pin DOB26 DOB26 output)
		(pin DOB27 DOB27 output)
		(pin DOB28 DOB28 output)
		(pin DOB29 DOB29 output)
		(pin DOB30 DOB30 output)
		(pin DOB31 DOB31 output)
		(pin DOA0 DOA0 output)
		(pin DOA1 DOA1 output)
		(pin DOA2 DOA2 output)
		(pin DOA3 DOA3 output)
		(pin DOA4 DOA4 output)
		(pin DOA5 DOA5 output)
		(pin DOA6 DOA6 output)
		(pin DOA7 DOA7 output)
		(pin DOA8 DOA8 output)
		(pin DOA9 DOA9 output)
		(pin DOA10 DOA10 output)
		(pin DOA11 DOA11 output)
		(pin DOA12 DOA12 output)
		(pin DOA13 DOA13 output)
		(pin DOA14 DOA14 output)
		(pin DOA15 DOA15 output)
		(pin DOA16 DOA16 output)
		(pin DOA17 DOA17 output)
		(pin DOA18 DOA18 output)
		(pin DOA19 DOA19 output)
		(pin DOA20 DOA20 output)
		(pin DOA21 DOA21 output)
		(pin DOA22 DOA22 output)
		(pin DOA23 DOA23 output)
		(pin DOA24 DOA24 output)
		(pin DOA25 DOA25 output)
		(pin DOA26 DOA26 output)
		(pin DOA27 DOA27 output)
		(pin DOA28 DOA28 output)
		(pin DOA29 DOA29 output)
		(pin DOA30 DOA30 output)
		(pin DOA31 DOA31 output)
		(element ADDRA0 1
			(pin ADDRA0 output)
			(conn ADDRA0 ADDRA0 ==> RAMB16BWER ADDRA0)
		)
		(element ADDRA10 1
			(pin ADDRA10 output)
			(conn ADDRA10 ADDRA10 ==> RAMB16BWER ADDRA10)
		)
		(element ADDRA11 1
			(pin ADDRA11 output)
			(conn ADDRA11 ADDRA11 ==> RAMB16BWER ADDRA11)
		)
		(element ADDRA12 1
			(pin ADDRA12 output)
			(conn ADDRA12 ADDRA12 ==> RAMB16BWER ADDRA12)
		)
		(element ADDRA13 1
			(pin ADDRA13 output)
			(conn ADDRA13 ADDRA13 ==> RAMB16BWER ADDRA13)
		)
		(element ADDRA1 1
			(pin ADDRA1 output)
			(conn ADDRA1 ADDRA1 ==> RAMB16BWER ADDRA1)
		)
		(element ADDRA2 1
			(pin ADDRA2 output)
			(conn ADDRA2 ADDRA2 ==> RAMB16BWER ADDRA2)
		)
		(element ADDRA3 1
			(pin ADDRA3 output)
			(conn ADDRA3 ADDRA3 ==> RAMB16BWER ADDRA3)
		)
		(element ADDRA4 1
			(pin ADDRA4 output)
			(conn ADDRA4 ADDRA4 ==> RAMB16BWER ADDRA4)
		)
		(element ADDRA5 1
			(pin ADDRA5 output)
			(conn ADDRA5 ADDRA5 ==> RAMB16BWER ADDRA5)
		)
		(element ADDRA6 1
			(pin ADDRA6 output)
			(conn ADDRA6 ADDRA6 ==> RAMB16BWER ADDRA6)
		)
		(element ADDRA7 1
			(pin ADDRA7 output)
			(conn ADDRA7 ADDRA7 ==> RAMB16BWER ADDRA7)
		)
		(element ADDRA8 1
			(pin ADDRA8 output)
			(conn ADDRA8 ADDRA8 ==> RAMB16BWER ADDRA8)
		)
		(element ADDRA9 1
			(pin ADDRA9 output)
			(conn ADDRA9 ADDRA9 ==> RAMB16BWER ADDRA9)
		)
		(element ADDRB0 1
			(pin ADDRB0 output)
			(conn ADDRB0 ADDRB0 ==> RAMB16BWER ADDRB0)
		)
		(element ADDRB10 1
			(pin ADDRB10 output)
			(conn ADDRB10 ADDRB10 ==> RAMB16BWER ADDRB10)
		)
		(element ADDRB11 1
			(pin ADDRB11 output)
			(conn ADDRB11 ADDRB11 ==> RAMB16BWER ADDRB11)
		)
		(element ADDRB12 1
			(pin ADDRB12 output)
			(conn ADDRB12 ADDRB12 ==> RAMB16BWER ADDRB12)
		)
		(element ADDRB13 1
			(pin ADDRB13 output)
			(conn ADDRB13 ADDRB13 ==> RAMB16BWER ADDRB13)
		)
		(element ADDRB1 1
			(pin ADDRB1 output)
			(conn ADDRB1 ADDRB1 ==> RAMB16BWER ADDRB1)
		)
		(element ADDRB2 1
			(pin ADDRB2 output)
			(conn ADDRB2 ADDRB2 ==> RAMB16BWER ADDRB2)
		)
		(element ADDRB3 1
			(pin ADDRB3 output)
			(conn ADDRB3 ADDRB3 ==> RAMB16BWER ADDRB3)
		)
		(element ADDRB4 1
			(pin ADDRB4 output)
			(conn ADDRB4 ADDRB4 ==> RAMB16BWER ADDRB4)
		)
		(element ADDRB5 1
			(pin ADDRB5 output)
			(conn ADDRB5 ADDRB5 ==> RAMB16BWER ADDRB5)
		)
		(element ADDRB6 1
			(pin ADDRB6 output)
			(conn ADDRB6 ADDRB6 ==> RAMB16BWER ADDRB6)
		)
		(element ADDRB7 1
			(pin ADDRB7 output)
			(conn ADDRB7 ADDRB7 ==> RAMB16BWER ADDRB7)
		)
		(element ADDRB8 1
			(pin ADDRB8 output)
			(conn ADDRB8 ADDRB8 ==> RAMB16BWER ADDRB8)
		)
		(element ADDRB9 1
			(pin ADDRB9 output)
			(conn ADDRB9 ADDRB9 ==> RAMB16BWER ADDRB9)
		)
		(element RAMB16BWER 188 # BEL
			(pin WEB3 input)
			(pin WEB2 input)
			(pin WEB1 input)
			(pin WEB0 input)
			(pin WEA3 input)
			(pin WEA2 input)
			(pin WEA1 input)
			(pin WEA0 input)
			(pin RSTB input)
			(pin RSTA input)
			(pin REGCEB input)
			(pin REGCEA input)
			(pin ENB input)
			(pin ENA input)
			(pin DOPB3 output)
			(pin DOPB2 output)
			(pin DOPB1 output)
			(pin DOPB0 output)
			(pin DOPA3 output)
			(pin DOPA2 output)
			(pin DOPA1 output)
			(pin DOPA0 output)
			(pin DOB31 output)
			(pin DOB30 output)
			(pin DOB29 output)
			(pin DOB28 output)
			(pin DOB27 output)
			(pin DOB26 output)
			(pin DOB25 output)
			(pin DOB24 output)
			(pin DOB23 output)
			(pin DOB22 output)
			(pin DOB21 output)
			(pin DOB20 output)
			(pin DOB19 output)
			(pin DOB18 output)
			(pin DOB17 output)
			(pin DOB16 output)
			(pin DOB15 output)
			(pin DOB14 output)
			(pin DOB13 output)
			(pin DOB12 output)
			(pin DOB11 output)
			(pin DOB10 output)
			(pin DOB9 output)
			(pin DOB8 output)
			(pin DOB7 output)
			(pin DOB6 output)
			(pin DOB5 output)
			(pin DOB4 output)
			(pin DOB3 output)
			(pin DOB2 output)
			(pin DOB1 output)
			(pin DOB0 output)
			(pin DOA31 output)
			(pin DOA30 output)
			(pin DOA29 output)
			(pin DOA28 output)
			(pin DOA27 output)
			(pin DOA26 output)
			(pin DOA25 output)
			(pin DOA24 output)
			(pin DOA23 output)
			(pin DOA22 output)
			(pin DOA21 output)
			(pin DOA20 output)
			(pin DOA19 output)
			(pin DOA18 output)
			(pin DOA17 output)
			(pin DOA16 output)
			(pin DOA15 output)
			(pin DOA14 output)
			(pin DOA13 output)
			(pin DOA12 output)
			(pin DOA11 output)
			(pin DOA10 output)
			(pin DOA9 output)
			(pin DOA8 output)
			(pin DOA7 output)
			(pin DOA6 output)
			(pin DOA5 output)
			(pin DOA4 output)
			(pin DOA3 output)
			(pin DOA2 output)
			(pin DOA1 output)
			(pin DOA0 output)
			(pin DIPB3 input)
			(pin DIPB2 input)
			(pin DIPB1 input)
			(pin DIPB0 input)
			(pin DIPA3 input)
			(pin DIPA2 input)
			(pin DIPA1 input)
			(pin DIPA0 input)
			(pin DIB31 input)
			(pin DIB30 input)
			(pin DIB29 input)
			(pin DIB28 input)
			(pin DIB27 input)
			(pin DIB26 input)
			(pin DIB25 input)
			(pin DIB24 input)
			(pin DIB23 input)
			(pin DIB22 input)
			(pin DIB21 input)
			(pin DIB20 input)
			(pin DIB19 input)
			(pin DIB18 input)
			(pin DIB17 input)
			(pin DIB16 input)
			(pin DIB15 input)
			(pin DIB14 input)
			(pin DIB13 input)
			(pin DIB12 input)
			(pin DIB11 input)
			(pin DIB10 input)
			(pin DIB9 input)
			(pin DIB8 input)
			(pin DIB7 input)
			(pin DIB6 input)
			(pin DIB5 input)
			(pin DIB4 input)
			(pin DIB3 input)
			(pin DIB2 input)
			(pin DIB1 input)
			(pin DIB0 input)
			(pin DIA31 input)
			(pin DIA30 input)
			(pin DIA29 input)
			(pin DIA28 input)
			(pin DIA27 input)
			(pin DIA26 input)
			(pin DIA25 input)
			(pin DIA24 input)
			(pin DIA23 input)
			(pin DIA22 input)
			(pin DIA21 input)
			(pin DIA20 input)
			(pin DIA19 input)
			(pin DIA18 input)
			(pin DIA17 input)
			(pin DIA16 input)
			(pin DIA15 input)
			(pin DIA14 input)
			(pin DIA13 input)
			(pin DIA12 input)
			(pin DIA11 input)
			(pin DIA10 input)
			(pin DIA9 input)
			(pin DIA8 input)
			(pin DIA7 input)
			(pin DIA6 input)
			(pin DIA5 input)
			(pin DIA4 input)
			(pin DIA3 input)
			(pin DIA2 input)
			(pin DIA1 input)
			(pin DIA0 input)
			(pin CLKB input)
			(pin CLKA input)
			(pin ADDRB13 input)
			(pin ADDRB12 input)
			(pin ADDRB11 input)
			(pin ADDRB10 input)
			(pin ADDRB9 input)
			(pin ADDRB8 input)
			(pin ADDRB7 input)
			(pin ADDRB6 input)
			(pin ADDRB5 input)
			(pin ADDRB4 input)
			(pin ADDRB3 input)
			(pin ADDRB2 input)
			(pin ADDRB1 input)
			(pin ADDRB0 input)
			(pin ADDRA13 input)
			(pin ADDRA12 input)
			(pin ADDRA11 input)
			(pin ADDRA10 input)
			(pin ADDRA9 input)
			(pin ADDRA8 input)
			(pin ADDRA7 input)
			(pin ADDRA6 input)
			(pin ADDRA5 input)
			(pin ADDRA4 input)
			(pin ADDRA3 input)
			(pin ADDRA2 input)
			(pin ADDRA1 input)
			(pin ADDRA0 input)
			(conn RAMB16BWER DOPB3 ==> DOPB3 DOPB3)
			(conn RAMB16BWER DOPB2 ==> DOPB2 DOPB2)
			(conn RAMB16BWER DOPB1 ==> DOPB1 DOPB1)
			(conn RAMB16BWER DOPB0 ==> DOPB0 DOPB0)
			(conn RAMB16BWER DOPA3 ==> DOPA3 DOPA3)
			(conn RAMB16BWER DOPA2 ==> DOPA2 DOPA2)
			(conn RAMB16BWER DOPA1 ==> DOPA1 DOPA1)
			(conn RAMB16BWER DOPA0 ==> DOPA0 DOPA0)
			(conn RAMB16BWER DOB31 ==> DOB31 DOB31)
			(conn RAMB16BWER DOB30 ==> DOB30 DOB30)
			(conn RAMB16BWER DOB29 ==> DOB29 DOB29)
			(conn RAMB16BWER DOB28 ==> DOB28 DOB28)
			(conn RAMB16BWER DOB27 ==> DOB27 DOB27)
			(conn RAMB16BWER DOB26 ==> DOB26 DOB26)
			(conn RAMB16BWER DOB25 ==> DOB25 DOB25)
			(conn RAMB16BWER DOB24 ==> DOB24 DOB24)
			(conn RAMB16BWER DOB23 ==> DOB23 DOB23)
			(conn RAMB16BWER DOB22 ==> DOB22 DOB22)
			(conn RAMB16BWER DOB21 ==> DOB21 DOB21)
			(conn RAMB16BWER DOB20 ==> DOB20 DOB20)
			(conn RAMB16BWER DOB19 ==> DOB19 DOB19)
			(conn RAMB16BWER DOB18 ==> DOB18 DOB18)
			(conn RAMB16BWER DOB17 ==> DOB17 DOB17)
			(conn RAMB16BWER DOB16 ==> DOB16 DOB16)
			(conn RAMB16BWER DOB15 ==> DOB15 DOB15)
			(conn RAMB16BWER DOB14 ==> DOB14 DOB14)
			(conn RAMB16BWER DOB13 ==> DOB13 DOB13)
			(conn RAMB16BWER DOB12 ==> DOB12 DOB12)
			(conn RAMB16BWER DOB11 ==> DOB11 DOB11)
			(conn RAMB16BWER DOB10 ==> DOB10 DOB10)
			(conn RAMB16BWER DOB9 ==> DOB9 DOB9)
			(conn RAMB16BWER DOB8 ==> DOB8 DOB8)
			(conn RAMB16BWER DOB7 ==> DOB7 DOB7)
			(conn RAMB16BWER DOB6 ==> DOB6 DOB6)
			(conn RAMB16BWER DOB5 ==> DOB5 DOB5)
			(conn RAMB16BWER DOB4 ==> DOB4 DOB4)
			(conn RAMB16BWER DOB3 ==> DOB3 DOB3)
			(conn RAMB16BWER DOB2 ==> DOB2 DOB2)
			(conn RAMB16BWER DOB1 ==> DOB1 DOB1)
			(conn RAMB16BWER DOB0 ==> DOB0 DOB0)
			(conn RAMB16BWER DOA31 ==> DOA31 DOA31)
			(conn RAMB16BWER DOA30 ==> DOA30 DOA30)
			(conn RAMB16BWER DOA29 ==> DOA29 DOA29)
			(conn RAMB16BWER DOA28 ==> DOA28 DOA28)
			(conn RAMB16BWER DOA27 ==> DOA27 DOA27)
			(conn RAMB16BWER DOA26 ==> DOA26 DOA26)
			(conn RAMB16BWER DOA25 ==> DOA25 DOA25)
			(conn RAMB16BWER DOA24 ==> DOA24 DOA24)
			(conn RAMB16BWER DOA23 ==> DOA23 DOA23)
			(conn RAMB16BWER DOA22 ==> DOA22 DOA22)
			(conn RAMB16BWER DOA21 ==> DOA21 DOA21)
			(conn RAMB16BWER DOA20 ==> DOA20 DOA20)
			(conn RAMB16BWER DOA19 ==> DOA19 DOA19)
			(conn RAMB16BWER DOA18 ==> DOA18 DOA18)
			(conn RAMB16BWER DOA17 ==> DOA17 DOA17)
			(conn RAMB16BWER DOA16 ==> DOA16 DOA16)
			(conn RAMB16BWER DOA15 ==> DOA15 DOA15)
			(conn RAMB16BWER DOA14 ==> DOA14 DOA14)
			(conn RAMB16BWER DOA13 ==> DOA13 DOA13)
			(conn RAMB16BWER DOA12 ==> DOA12 DOA12)
			(conn RAMB16BWER DOA11 ==> DOA11 DOA11)
			(conn RAMB16BWER DOA10 ==> DOA10 DOA10)
			(conn RAMB16BWER DOA9 ==> DOA9 DOA9)
			(conn RAMB16BWER DOA8 ==> DOA8 DOA8)
			(conn RAMB16BWER DOA7 ==> DOA7 DOA7)
			(conn RAMB16BWER DOA6 ==> DOA6 DOA6)
			(conn RAMB16BWER DOA5 ==> DOA5 DOA5)
			(conn RAMB16BWER DOA4 ==> DOA4 DOA4)
			(conn RAMB16BWER DOA3 ==> DOA3 DOA3)
			(conn RAMB16BWER DOA2 ==> DOA2 DOA2)
			(conn RAMB16BWER DOA1 ==> DOA1 DOA1)
			(conn RAMB16BWER DOA0 ==> DOA0 DOA0)
			(conn RAMB16BWER WEB3 <== WEB3INV OUT)
			(conn RAMB16BWER WEB2 <== WEB2INV OUT)
			(conn RAMB16BWER WEB1 <== WEB1INV OUT)
			(conn RAMB16BWER WEB0 <== WEB0INV OUT)
			(conn RAMB16BWER WEA3 <== WEA3INV OUT)
			(conn RAMB16BWER WEA2 <== WEA2INV OUT)
			(conn RAMB16BWER WEA1 <== WEA1INV OUT)
			(conn RAMB16BWER WEA0 <== WEA0INV OUT)
			(conn RAMB16BWER RSTB <== RSTBINV OUT)
			(conn RAMB16BWER RSTA <== RSTAINV OUT)
			(conn RAMB16BWER REGCEB <== REGCEBINV OUT)
			(conn RAMB16BWER REGCEA <== REGCEAINV OUT)
			(conn RAMB16BWER ENB <== ENBINV OUT)
			(conn RAMB16BWER ENA <== ENAINV OUT)
			(conn RAMB16BWER DIPB3 <== DIPB3 DIPB3)
			(conn RAMB16BWER DIPB2 <== DIPB2 DIPB2)
			(conn RAMB16BWER DIPB1 <== DIPB1 DIPB1)
			(conn RAMB16BWER DIPB0 <== DIPB0 DIPB0)
			(conn RAMB16BWER DIPA3 <== DIPA3 DIPA3)
			(conn RAMB16BWER DIPA2 <== DIPA2 DIPA2)
			(conn RAMB16BWER DIPA1 <== DIPA1 DIPA1)
			(conn RAMB16BWER DIPA0 <== DIPA0 DIPA0)
			(conn RAMB16BWER DIB31 <== DIB31 DIB31)
			(conn RAMB16BWER DIB30 <== DIB30 DIB30)
			(conn RAMB16BWER DIB29 <== DIB29 DIB29)
			(conn RAMB16BWER DIB28 <== DIB28 DIB28)
			(conn RAMB16BWER DIB27 <== DIB27 DIB27)
			(conn RAMB16BWER DIB26 <== DIB26 DIB26)
			(conn RAMB16BWER DIB25 <== DIB25 DIB25)
			(conn RAMB16BWER DIB24 <== DIB24 DIB24)
			(conn RAMB16BWER DIB23 <== DIB23 DIB23)
			(conn RAMB16BWER DIB22 <== DIB22 DIB22)
			(conn RAMB16BWER DIB21 <== DIB21 DIB21)
			(conn RAMB16BWER DIB20 <== DIB20 DIB20)
			(conn RAMB16BWER DIB19 <== DIB19 DIB19)
			(conn RAMB16BWER DIB18 <== DIB18 DIB18)
			(conn RAMB16BWER DIB17 <== DIB17 DIB17)
			(conn RAMB16BWER DIB16 <== DIB16 DIB16)
			(conn RAMB16BWER DIB15 <== DIB15 DIB15)
			(conn RAMB16BWER DIB14 <== DIB14 DIB14)
			(conn RAMB16BWER DIB13 <== DIB13 DIB13)
			(conn RAMB16BWER DIB12 <== DIB12 DIB12)
			(conn RAMB16BWER DIB11 <== DIB11 DIB11)
			(conn RAMB16BWER DIB10 <== DIB10 DIB10)
			(conn RAMB16BWER DIB9 <== DIB9 DIB9)
			(conn RAMB16BWER DIB8 <== DIB8 DIB8)
			(conn RAMB16BWER DIB7 <== DIB7 DIB7)
			(conn RAMB16BWER DIB6 <== DIB6 DIB6)
			(conn RAMB16BWER DIB5 <== DIB5 DIB5)
			(conn RAMB16BWER DIB4 <== DIB4 DIB4)
			(conn RAMB16BWER DIB3 <== DIB3 DIB3)
			(conn RAMB16BWER DIB2 <== DIB2 DIB2)
			(conn RAMB16BWER DIB1 <== DIB1 DIB1)
			(conn RAMB16BWER DIB0 <== DIB0 DIB0)
			(conn RAMB16BWER DIA31 <== DIA31 DIA31)
			(conn RAMB16BWER DIA30 <== DIA30 DIA30)
			(conn RAMB16BWER DIA29 <== DIA29 DIA29)
			(conn RAMB16BWER DIA28 <== DIA28 DIA28)
			(conn RAMB16BWER DIA27 <== DIA27 DIA27)
			(conn RAMB16BWER DIA26 <== DIA26 DIA26)
			(conn RAMB16BWER DIA25 <== DIA25 DIA25)
			(conn RAMB16BWER DIA24 <== DIA24 DIA24)
			(conn RAMB16BWER DIA23 <== DIA23 DIA23)
			(conn RAMB16BWER DIA22 <== DIA22 DIA22)
			(conn RAMB16BWER DIA21 <== DIA21 DIA21)
			(conn RAMB16BWER DIA20 <== DIA20 DIA20)
			(conn RAMB16BWER DIA19 <== DIA19 DIA19)
			(conn RAMB16BWER DIA18 <== DIA18 DIA18)
			(conn RAMB16BWER DIA17 <== DIA17 DIA17)
			(conn RAMB16BWER DIA16 <== DIA16 DIA16)
			(conn RAMB16BWER DIA15 <== DIA15 DIA15)
			(conn RAMB16BWER DIA14 <== DIA14 DIA14)
			(conn RAMB16BWER DIA13 <== DIA13 DIA13)
			(conn RAMB16BWER DIA12 <== DIA12 DIA12)
			(conn RAMB16BWER DIA11 <== DIA11 DIA11)
			(conn RAMB16BWER DIA10 <== DIA10 DIA10)
			(conn RAMB16BWER DIA9 <== DIA9 DIA9)
			(conn RAMB16BWER DIA8 <== DIA8 DIA8)
			(conn RAMB16BWER DIA7 <== DIA7 DIA7)
			(conn RAMB16BWER DIA6 <== DIA6 DIA6)
			(conn RAMB16BWER DIA5 <== DIA5 DIA5)
			(conn RAMB16BWER DIA4 <== DIA4 DIA4)
			(conn RAMB16BWER DIA3 <== DIA3 DIA3)
			(conn RAMB16BWER DIA2 <== DIA2 DIA2)
			(conn RAMB16BWER DIA1 <== DIA1 DIA1)
			(conn RAMB16BWER DIA0 <== DIA0 DIA0)
			(conn RAMB16BWER CLKB <== CLKBINV OUT)
			(conn RAMB16BWER CLKA <== CLKAINV OUT)
			(conn RAMB16BWER ADDRB13 <== ADDRB13 ADDRB13)
			(conn RAMB16BWER ADDRB12 <== ADDRB12 ADDRB12)
			(conn RAMB16BWER ADDRB11 <== ADDRB11 ADDRB11)
			(conn RAMB16BWER ADDRB10 <== ADDRB10 ADDRB10)
			(conn RAMB16BWER ADDRB9 <== ADDRB9 ADDRB9)
			(conn RAMB16BWER ADDRB8 <== ADDRB8 ADDRB8)
			(conn RAMB16BWER ADDRB7 <== ADDRB7 ADDRB7)
			(conn RAMB16BWER ADDRB6 <== ADDRB6 ADDRB6)
			(conn RAMB16BWER ADDRB5 <== ADDRB5 ADDRB5)
			(conn RAMB16BWER ADDRB4 <== ADDRB4 ADDRB4)
			(conn RAMB16BWER ADDRB3 <== ADDRB3 ADDRB3)
			(conn RAMB16BWER ADDRB2 <== ADDRB2 ADDRB2)
			(conn RAMB16BWER ADDRB1 <== ADDRB1 ADDRB1)
			(conn RAMB16BWER ADDRB0 <== ADDRB0 ADDRB0)
			(conn RAMB16BWER ADDRA13 <== ADDRA13 ADDRA13)
			(conn RAMB16BWER ADDRA12 <== ADDRA12 ADDRA12)
			(conn RAMB16BWER ADDRA11 <== ADDRA11 ADDRA11)
			(conn RAMB16BWER ADDRA10 <== ADDRA10 ADDRA10)
			(conn RAMB16BWER ADDRA9 <== ADDRA9 ADDRA9)
			(conn RAMB16BWER ADDRA8 <== ADDRA8 ADDRA8)
			(conn RAMB16BWER ADDRA7 <== ADDRA7 ADDRA7)
			(conn RAMB16BWER ADDRA6 <== ADDRA6 ADDRA6)
			(conn RAMB16BWER ADDRA5 <== ADDRA5 ADDRA5)
			(conn RAMB16BWER ADDRA4 <== ADDRA4 ADDRA4)
			(conn RAMB16BWER ADDRA3 <== ADDRA3 ADDRA3)
			(conn RAMB16BWER ADDRA2 <== ADDRA2 ADDRA2)
			(conn RAMB16BWER ADDRA1 <== ADDRA1 ADDRA1)
			(conn RAMB16BWER ADDRA0 <== ADDRA0 ADDRA0)
		)
		(element CLKA 1
			(pin CLKA output)
			(conn CLKA CLKA ==> CLKAINV CLKA_B)
			(conn CLKA CLKA ==> CLKAINV CLKA)
		)
		(element CLKAINV 3
			(pin CLKA_B input)
			(pin CLKA input)
			(pin OUT output)
			(cfg CLKA_B CLKA)
			(conn CLKAINV OUT ==> RAMB16BWER CLKA)
			(conn CLKAINV CLKA_B <== CLKA CLKA)
			(conn CLKAINV CLKA <== CLKA CLKA)
		)
		(element CLKB 1
			(pin CLKB output)
			(conn CLKB CLKB ==> CLKBINV CLKB_B)
			(conn CLKB CLKB ==> CLKBINV CLKB)
		)
		(element CLKBINV 3
			(pin CLKB_B input)
			(pin CLKB input)
			(pin OUT output)
			(cfg CLKB_B CLKB)
			(conn CLKBINV OUT ==> RAMB16BWER CLKB)
			(conn CLKBINV CLKB_B <== CLKB CLKB)
			(conn CLKBINV CLKB <== CLKB CLKB)
		)
		(element DATA_WIDTH_A 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element DATA_WIDTH_B 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element DIA0 1
			(pin DIA0 output)
			(conn DIA0 DIA0 ==> RAMB16BWER DIA0)
		)
		(element DIA10 1
			(pin DIA10 output)
			(conn DIA10 DIA10 ==> RAMB16BWER DIA10)
		)
		(element DIA11 1
			(pin DIA11 output)
			(conn DIA11 DIA11 ==> RAMB16BWER DIA11)
		)
		(element DIA12 1
			(pin DIA12 output)
			(conn DIA12 DIA12 ==> RAMB16BWER DIA12)
		)
		(element DIA13 1
			(pin DIA13 output)
			(conn DIA13 DIA13 ==> RAMB16BWER DIA13)
		)
		(element DIA14 1
			(pin DIA14 output)
			(conn DIA14 DIA14 ==> RAMB16BWER DIA14)
		)
		(element DIA15 1
			(pin DIA15 output)
			(conn DIA15 DIA15 ==> RAMB16BWER DIA15)
		)
		(element DIA16 1
			(pin DIA16 output)
			(conn DIA16 DIA16 ==> RAMB16BWER DIA16)
		)
		(element DIA17 1
			(pin DIA17 output)
			(conn DIA17 DIA17 ==> RAMB16BWER DIA17)
		)
		(element DIA18 1
			(pin DIA18 output)
			(conn DIA18 DIA18 ==> RAMB16BWER DIA18)
		)
		(element DIA19 1
			(pin DIA19 output)
			(conn DIA19 DIA19 ==> RAMB16BWER DIA19)
		)
		(element DIA1 1
			(pin DIA1 output)
			(conn DIA1 DIA1 ==> RAMB16BWER DIA1)
		)
		(element DIA20 1
			(pin DIA20 output)
			(conn DIA20 DIA20 ==> RAMB16BWER DIA20)
		)
		(element DIA21 1
			(pin DIA21 output)
			(conn DIA21 DIA21 ==> RAMB16BWER DIA21)
		)
		(element DIA22 1
			(pin DIA22 output)
			(conn DIA22 DIA22 ==> RAMB16BWER DIA22)
		)
		(element DIA23 1
			(pin DIA23 output)
			(conn DIA23 DIA23 ==> RAMB16BWER DIA23)
		)
		(element DIA24 1
			(pin DIA24 output)
			(conn DIA24 DIA24 ==> RAMB16BWER DIA24)
		)
		(element DIA25 1
			(pin DIA25 output)
			(conn DIA25 DIA25 ==> RAMB16BWER DIA25)
		)
		(element DIA26 1
			(pin DIA26 output)
			(conn DIA26 DIA26 ==> RAMB16BWER DIA26)
		)
		(element DIA27 1
			(pin DIA27 output)
			(conn DIA27 DIA27 ==> RAMB16BWER DIA27)
		)
		(element DIA28 1
			(pin DIA28 output)
			(conn DIA28 DIA28 ==> RAMB16BWER DIA28)
		)
		(element DIA29 1
			(pin DIA29 output)
			(conn DIA29 DIA29 ==> RAMB16BWER DIA29)
		)
		(element DIA2 1
			(pin DIA2 output)
			(conn DIA2 DIA2 ==> RAMB16BWER DIA2)
		)
		(element DIA30 1
			(pin DIA30 output)
			(conn DIA30 DIA30 ==> RAMB16BWER DIA30)
		)
		(element DIA31 1
			(pin DIA31 output)
			(conn DIA31 DIA31 ==> RAMB16BWER DIA31)
		)
		(element DIA3 1
			(pin DIA3 output)
			(conn DIA3 DIA3 ==> RAMB16BWER DIA3)
		)
		(element DIA4 1
			(pin DIA4 output)
			(conn DIA4 DIA4 ==> RAMB16BWER DIA4)
		)
		(element DIA5 1
			(pin DIA5 output)
			(conn DIA5 DIA5 ==> RAMB16BWER DIA5)
		)
		(element DIA6 1
			(pin DIA6 output)
			(conn DIA6 DIA6 ==> RAMB16BWER DIA6)
		)
		(element DIA7 1
			(pin DIA7 output)
			(conn DIA7 DIA7 ==> RAMB16BWER DIA7)
		)
		(element DIA8 1
			(pin DIA8 output)
			(conn DIA8 DIA8 ==> RAMB16BWER DIA8)
		)
		(element DIA9 1
			(pin DIA9 output)
			(conn DIA9 DIA9 ==> RAMB16BWER DIA9)
		)
		(element DIB0 1
			(pin DIB0 output)
			(conn DIB0 DIB0 ==> RAMB16BWER DIB0)
		)
		(element DIB10 1
			(pin DIB10 output)
			(conn DIB10 DIB10 ==> RAMB16BWER DIB10)
		)
		(element DIB11 1
			(pin DIB11 output)
			(conn DIB11 DIB11 ==> RAMB16BWER DIB11)
		)
		(element DIB12 1
			(pin DIB12 output)
			(conn DIB12 DIB12 ==> RAMB16BWER DIB12)
		)
		(element DIB13 1
			(pin DIB13 output)
			(conn DIB13 DIB13 ==> RAMB16BWER DIB13)
		)
		(element DIB14 1
			(pin DIB14 output)
			(conn DIB14 DIB14 ==> RAMB16BWER DIB14)
		)
		(element DIB15 1
			(pin DIB15 output)
			(conn DIB15 DIB15 ==> RAMB16BWER DIB15)
		)
		(element DIB16 1
			(pin DIB16 output)
			(conn DIB16 DIB16 ==> RAMB16BWER DIB16)
		)
		(element DIB17 1
			(pin DIB17 output)
			(conn DIB17 DIB17 ==> RAMB16BWER DIB17)
		)
		(element DIB18 1
			(pin DIB18 output)
			(conn DIB18 DIB18 ==> RAMB16BWER DIB18)
		)
		(element DIB19 1
			(pin DIB19 output)
			(conn DIB19 DIB19 ==> RAMB16BWER DIB19)
		)
		(element DIB1 1
			(pin DIB1 output)
			(conn DIB1 DIB1 ==> RAMB16BWER DIB1)
		)
		(element DIB20 1
			(pin DIB20 output)
			(conn DIB20 DIB20 ==> RAMB16BWER DIB20)
		)
		(element DIB21 1
			(pin DIB21 output)
			(conn DIB21 DIB21 ==> RAMB16BWER DIB21)
		)
		(element DIB22 1
			(pin DIB22 output)
			(conn DIB22 DIB22 ==> RAMB16BWER DIB22)
		)
		(element DIB23 1
			(pin DIB23 output)
			(conn DIB23 DIB23 ==> RAMB16BWER DIB23)
		)
		(element DIB24 1
			(pin DIB24 output)
			(conn DIB24 DIB24 ==> RAMB16BWER DIB24)
		)
		(element DIB25 1
			(pin DIB25 output)
			(conn DIB25 DIB25 ==> RAMB16BWER DIB25)
		)
		(element DIB26 1
			(pin DIB26 output)
			(conn DIB26 DIB26 ==> RAMB16BWER DIB26)
		)
		(element DIB27 1
			(pin DIB27 output)
			(conn DIB27 DIB27 ==> RAMB16BWER DIB27)
		)
		(element DIB28 1
			(pin DIB28 output)
			(conn DIB28 DIB28 ==> RAMB16BWER DIB28)
		)
		(element DIB29 1
			(pin DIB29 output)
			(conn DIB29 DIB29 ==> RAMB16BWER DIB29)
		)
		(element DIB2 1
			(pin DIB2 output)
			(conn DIB2 DIB2 ==> RAMB16BWER DIB2)
		)
		(element DIB30 1
			(pin DIB30 output)
			(conn DIB30 DIB30 ==> RAMB16BWER DIB30)
		)
		(element DIB31 1
			(pin DIB31 output)
			(conn DIB31 DIB31 ==> RAMB16BWER DIB31)
		)
		(element DIB3 1
			(pin DIB3 output)
			(conn DIB3 DIB3 ==> RAMB16BWER DIB3)
		)
		(element DIB4 1
			(pin DIB4 output)
			(conn DIB4 DIB4 ==> RAMB16BWER DIB4)
		)
		(element DIB5 1
			(pin DIB5 output)
			(conn DIB5 DIB5 ==> RAMB16BWER DIB5)
		)
		(element DIB6 1
			(pin DIB6 output)
			(conn DIB6 DIB6 ==> RAMB16BWER DIB6)
		)
		(element DIB7 1
			(pin DIB7 output)
			(conn DIB7 DIB7 ==> RAMB16BWER DIB7)
		)
		(element DIB8 1
			(pin DIB8 output)
			(conn DIB8 DIB8 ==> RAMB16BWER DIB8)
		)
		(element DIB9 1
			(pin DIB9 output)
			(conn DIB9 DIB9 ==> RAMB16BWER DIB9)
		)
		(element DIPA0 1
			(pin DIPA0 output)
			(conn DIPA0 DIPA0 ==> RAMB16BWER DIPA0)
		)
		(element DIPA1 1
			(pin DIPA1 output)
			(conn DIPA1 DIPA1 ==> RAMB16BWER DIPA1)
		)
		(element DIPA2 1
			(pin DIPA2 output)
			(conn DIPA2 DIPA2 ==> RAMB16BWER DIPA2)
		)
		(element DIPA3 1
			(pin DIPA3 output)
			(conn DIPA3 DIPA3 ==> RAMB16BWER DIPA3)
		)
		(element DIPB0 1
			(pin DIPB0 output)
			(conn DIPB0 DIPB0 ==> RAMB16BWER DIPB0)
		)
		(element DIPB1 1
			(pin DIPB1 output)
			(conn DIPB1 DIPB1 ==> RAMB16BWER DIPB1)
		)
		(element DIPB2 1
			(pin DIPB2 output)
			(conn DIPB2 DIPB2 ==> RAMB16BWER DIPB2)
		)
		(element DIPB3 1
			(pin DIPB3 output)
			(conn DIPB3 DIPB3 ==> RAMB16BWER DIPB3)
		)
		(element DOA0 1
			(pin DOA0 input)
			(conn DOA0 DOA0 <== RAMB16BWER DOA0)
		)
		(element DOA10 1
			(pin DOA10 input)
			(conn DOA10 DOA10 <== RAMB16BWER DOA10)
		)
		(element DOA11 1
			(pin DOA11 input)
			(conn DOA11 DOA11 <== RAMB16BWER DOA11)
		)
		(element DOA12 1
			(pin DOA12 input)
			(conn DOA12 DOA12 <== RAMB16BWER DOA12)
		)
		(element DOA13 1
			(pin DOA13 input)
			(conn DOA13 DOA13 <== RAMB16BWER DOA13)
		)
		(element DOA14 1
			(pin DOA14 input)
			(conn DOA14 DOA14 <== RAMB16BWER DOA14)
		)
		(element DOA15 1
			(pin DOA15 input)
			(conn DOA15 DOA15 <== RAMB16BWER DOA15)
		)
		(element DOA16 1
			(pin DOA16 input)
			(conn DOA16 DOA16 <== RAMB16BWER DOA16)
		)
		(element DOA17 1
			(pin DOA17 input)
			(conn DOA17 DOA17 <== RAMB16BWER DOA17)
		)
		(element DOA18 1
			(pin DOA18 input)
			(conn DOA18 DOA18 <== RAMB16BWER DOA18)
		)
		(element DOA19 1
			(pin DOA19 input)
			(conn DOA19 DOA19 <== RAMB16BWER DOA19)
		)
		(element DOA1 1
			(pin DOA1 input)
			(conn DOA1 DOA1 <== RAMB16BWER DOA1)
		)
		(element DOA20 1
			(pin DOA20 input)
			(conn DOA20 DOA20 <== RAMB16BWER DOA20)
		)
		(element DOA21 1
			(pin DOA21 input)
			(conn DOA21 DOA21 <== RAMB16BWER DOA21)
		)
		(element DOA22 1
			(pin DOA22 input)
			(conn DOA22 DOA22 <== RAMB16BWER DOA22)
		)
		(element DOA23 1
			(pin DOA23 input)
			(conn DOA23 DOA23 <== RAMB16BWER DOA23)
		)
		(element DOA24 1
			(pin DOA24 input)
			(conn DOA24 DOA24 <== RAMB16BWER DOA24)
		)
		(element DOA25 1
			(pin DOA25 input)
			(conn DOA25 DOA25 <== RAMB16BWER DOA25)
		)
		(element DOA26 1
			(pin DOA26 input)
			(conn DOA26 DOA26 <== RAMB16BWER DOA26)
		)
		(element DOA27 1
			(pin DOA27 input)
			(conn DOA27 DOA27 <== RAMB16BWER DOA27)
		)
		(element DOA28 1
			(pin DOA28 input)
			(conn DOA28 DOA28 <== RAMB16BWER DOA28)
		)
		(element DOA29 1
			(pin DOA29 input)
			(conn DOA29 DOA29 <== RAMB16BWER DOA29)
		)
		(element DOA2 1
			(pin DOA2 input)
			(conn DOA2 DOA2 <== RAMB16BWER DOA2)
		)
		(element DOA30 1
			(pin DOA30 input)
			(conn DOA30 DOA30 <== RAMB16BWER DOA30)
		)
		(element DOA31 1
			(pin DOA31 input)
			(conn DOA31 DOA31 <== RAMB16BWER DOA31)
		)
		(element DOA3 1
			(pin DOA3 input)
			(conn DOA3 DOA3 <== RAMB16BWER DOA3)
		)
		(element DOA4 1
			(pin DOA4 input)
			(conn DOA4 DOA4 <== RAMB16BWER DOA4)
		)
		(element DOA5 1
			(pin DOA5 input)
			(conn DOA5 DOA5 <== RAMB16BWER DOA5)
		)
		(element DOA6 1
			(pin DOA6 input)
			(conn DOA6 DOA6 <== RAMB16BWER DOA6)
		)
		(element DOA7 1
			(pin DOA7 input)
			(conn DOA7 DOA7 <== RAMB16BWER DOA7)
		)
		(element DOA8 1
			(pin DOA8 input)
			(conn DOA8 DOA8 <== RAMB16BWER DOA8)
		)
		(element DOA9 1
			(pin DOA9 input)
			(conn DOA9 DOA9 <== RAMB16BWER DOA9)
		)
		(element DOA_REG 0
			(cfg 1 0)
		)
		(element DOB0 1
			(pin DOB0 input)
			(conn DOB0 DOB0 <== RAMB16BWER DOB0)
		)
		(element DOB10 1
			(pin DOB10 input)
			(conn DOB10 DOB10 <== RAMB16BWER DOB10)
		)
		(element DOB11 1
			(pin DOB11 input)
			(conn DOB11 DOB11 <== RAMB16BWER DOB11)
		)
		(element DOB12 1
			(pin DOB12 input)
			(conn DOB12 DOB12 <== RAMB16BWER DOB12)
		)
		(element DOB13 1
			(pin DOB13 input)
			(conn DOB13 DOB13 <== RAMB16BWER DOB13)
		)
		(element DOB14 1
			(pin DOB14 input)
			(conn DOB14 DOB14 <== RAMB16BWER DOB14)
		)
		(element DOB15 1
			(pin DOB15 input)
			(conn DOB15 DOB15 <== RAMB16BWER DOB15)
		)
		(element DOB16 1
			(pin DOB16 input)
			(conn DOB16 DOB16 <== RAMB16BWER DOB16)
		)
		(element DOB17 1
			(pin DOB17 input)
			(conn DOB17 DOB17 <== RAMB16BWER DOB17)
		)
		(element DOB18 1
			(pin DOB18 input)
			(conn DOB18 DOB18 <== RAMB16BWER DOB18)
		)
		(element DOB19 1
			(pin DOB19 input)
			(conn DOB19 DOB19 <== RAMB16BWER DOB19)
		)
		(element DOB1 1
			(pin DOB1 input)
			(conn DOB1 DOB1 <== RAMB16BWER DOB1)
		)
		(element DOB20 1
			(pin DOB20 input)
			(conn DOB20 DOB20 <== RAMB16BWER DOB20)
		)
		(element DOB21 1
			(pin DOB21 input)
			(conn DOB21 DOB21 <== RAMB16BWER DOB21)
		)
		(element DOB22 1
			(pin DOB22 input)
			(conn DOB22 DOB22 <== RAMB16BWER DOB22)
		)
		(element DOB23 1
			(pin DOB23 input)
			(conn DOB23 DOB23 <== RAMB16BWER DOB23)
		)
		(element DOB24 1
			(pin DOB24 input)
			(conn DOB24 DOB24 <== RAMB16BWER DOB24)
		)
		(element DOB25 1
			(pin DOB25 input)
			(conn DOB25 DOB25 <== RAMB16BWER DOB25)
		)
		(element DOB26 1
			(pin DOB26 input)
			(conn DOB26 DOB26 <== RAMB16BWER DOB26)
		)
		(element DOB27 1
			(pin DOB27 input)
			(conn DOB27 DOB27 <== RAMB16BWER DOB27)
		)
		(element DOB28 1
			(pin DOB28 input)
			(conn DOB28 DOB28 <== RAMB16BWER DOB28)
		)
		(element DOB29 1
			(pin DOB29 input)
			(conn DOB29 DOB29 <== RAMB16BWER DOB29)
		)
		(element DOB2 1
			(pin DOB2 input)
			(conn DOB2 DOB2 <== RAMB16BWER DOB2)
		)
		(element DOB30 1
			(pin DOB30 input)
			(conn DOB30 DOB30 <== RAMB16BWER DOB30)
		)
		(element DOB31 1
			(pin DOB31 input)
			(conn DOB31 DOB31 <== RAMB16BWER DOB31)
		)
		(element DOB3 1
			(pin DOB3 input)
			(conn DOB3 DOB3 <== RAMB16BWER DOB3)
		)
		(element DOB4 1
			(pin DOB4 input)
			(conn DOB4 DOB4 <== RAMB16BWER DOB4)
		)
		(element DOB5 1
			(pin DOB5 input)
			(conn DOB5 DOB5 <== RAMB16BWER DOB5)
		)
		(element DOB6 1
			(pin DOB6 input)
			(conn DOB6 DOB6 <== RAMB16BWER DOB6)
		)
		(element DOB7 1
			(pin DOB7 input)
			(conn DOB7 DOB7 <== RAMB16BWER DOB7)
		)
		(element DOB8 1
			(pin DOB8 input)
			(conn DOB8 DOB8 <== RAMB16BWER DOB8)
		)
		(element DOB9 1
			(pin DOB9 input)
			(conn DOB9 DOB9 <== RAMB16BWER DOB9)
		)
		(element DOB_REG 0
			(cfg 1 0)
		)
		(element DOPA0 1
			(pin DOPA0 input)
			(conn DOPA0 DOPA0 <== RAMB16BWER DOPA0)
		)
		(element DOPA1 1
			(pin DOPA1 input)
			(conn DOPA1 DOPA1 <== RAMB16BWER DOPA1)
		)
		(element DOPA2 1
			(pin DOPA2 input)
			(conn DOPA2 DOPA2 <== RAMB16BWER DOPA2)
		)
		(element DOPA3 1
			(pin DOPA3 input)
			(conn DOPA3 DOPA3 <== RAMB16BWER DOPA3)
		)
		(element DOPB0 1
			(pin DOPB0 input)
			(conn DOPB0 DOPB0 <== RAMB16BWER DOPB0)
		)
		(element DOPB1 1
			(pin DOPB1 input)
			(conn DOPB1 DOPB1 <== RAMB16BWER DOPB1)
		)
		(element DOPB2 1
			(pin DOPB2 input)
			(conn DOPB2 DOPB2 <== RAMB16BWER DOPB2)
		)
		(element DOPB3 1
			(pin DOPB3 input)
			(conn DOPB3 DOPB3 <== RAMB16BWER DOPB3)
		)
		(element ENA 1
			(pin ENA output)
			(conn ENA ENA ==> ENAINV ENA_B)
			(conn ENA ENA ==> ENAINV ENA)
		)
		(element ENAINV 3
			(pin ENA_B input)
			(pin ENA input)
			(pin OUT output)
			(cfg ENA_B ENA)
			(conn ENAINV OUT ==> RAMB16BWER ENA)
			(conn ENAINV ENA_B <== ENA ENA)
			(conn ENAINV ENA <== ENA ENA)
		)
		(element ENB 1
			(pin ENB output)
			(conn ENB ENB ==> ENBINV ENB_B)
			(conn ENB ENB ==> ENBINV ENB)
		)
		(element ENBINV 3
			(pin ENB_B input)
			(pin ENB input)
			(pin OUT output)
			(cfg ENB_B ENB)
			(conn ENBINV OUT ==> RAMB16BWER ENB)
			(conn ENBINV ENB_B <== ENB ENB)
			(conn ENBINV ENB <== ENB ENB)
		)
		(element REGCEA 1
			(pin REGCEA output)
			(conn REGCEA REGCEA ==> REGCEAINV REGCEA_B)
			(conn REGCEA REGCEA ==> REGCEAINV REGCEA)
		)
		(element REGCEAINV 3
			(pin REGCEA_B input)
			(pin REGCEA input)
			(pin OUT output)
			(cfg REGCEA_B REGCEA)
			(conn REGCEAINV OUT ==> RAMB16BWER REGCEA)
			(conn REGCEAINV REGCEA_B <== REGCEA REGCEA)
			(conn REGCEAINV REGCEA <== REGCEA REGCEA)
		)
		(element REGCEB 1
			(pin REGCEB output)
			(conn REGCEB REGCEB ==> REGCEBINV REGCEB_B)
			(conn REGCEB REGCEB ==> REGCEBINV REGCEB)
		)
		(element REGCEBINV 3
			(pin REGCEB_B input)
			(pin REGCEB input)
			(pin OUT output)
			(cfg REGCEB_B REGCEB)
			(conn REGCEBINV OUT ==> RAMB16BWER REGCEB)
			(conn REGCEBINV REGCEB_B <== REGCEB REGCEB)
			(conn REGCEBINV REGCEB <== REGCEB REGCEB)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> RSTAINV RSTA_B)
			(conn RSTA RSTA ==> RSTAINV RSTA)
		)
		(element RSTAINV 3
			(pin RSTA_B input)
			(pin RSTA input)
			(pin OUT output)
			(cfg RSTA_B RSTA)
			(conn RSTAINV OUT ==> RAMB16BWER RSTA)
			(conn RSTAINV RSTA_B <== RSTA RSTA)
			(conn RSTAINV RSTA <== RSTA RSTA)
		)
		(element RSTB 1
			(pin RSTB output)
			(conn RSTB RSTB ==> RSTBINV RSTB_B)
			(conn RSTB RSTB ==> RSTBINV RSTB)
		)
		(element RSTBINV 3
			(pin RSTB_B input)
			(pin RSTB input)
			(pin OUT output)
			(cfg RSTB_B RSTB)
			(conn RSTBINV OUT ==> RAMB16BWER RSTB)
			(conn RSTBINV RSTB_B <== RSTB RSTB)
			(conn RSTBINV RSTB <== RSTB RSTB)
		)
		(element RSTTYPE 0
			(cfg SYNC ASYNC)
		)
		(element WEA0 1
			(pin WEA0 output)
			(conn WEA0 WEA0 ==> WEA0INV WEA0_B)
			(conn WEA0 WEA0 ==> WEA0INV WEA0)
		)
		(element WEA0INV 3
			(pin WEA0_B input)
			(pin WEA0 input)
			(pin OUT output)
			(cfg WEA0_B WEA0)
			(conn WEA0INV OUT ==> RAMB16BWER WEA0)
			(conn WEA0INV WEA0_B <== WEA0 WEA0)
			(conn WEA0INV WEA0 <== WEA0 WEA0)
		)
		(element WEA1 1
			(pin WEA1 output)
			(conn WEA1 WEA1 ==> WEA1INV WEA1_B)
			(conn WEA1 WEA1 ==> WEA1INV WEA1)
		)
		(element WEA1INV 3
			(pin WEA1_B input)
			(pin WEA1 input)
			(pin OUT output)
			(cfg WEA1_B WEA1)
			(conn WEA1INV OUT ==> RAMB16BWER WEA1)
			(conn WEA1INV WEA1_B <== WEA1 WEA1)
			(conn WEA1INV WEA1 <== WEA1 WEA1)
		)
		(element WEA2 1
			(pin WEA2 output)
			(conn WEA2 WEA2 ==> WEA2INV WEA2_B)
			(conn WEA2 WEA2 ==> WEA2INV WEA2)
		)
		(element WEA2INV 3
			(pin WEA2_B input)
			(pin WEA2 input)
			(pin OUT output)
			(cfg WEA2_B WEA2)
			(conn WEA2INV OUT ==> RAMB16BWER WEA2)
			(conn WEA2INV WEA2_B <== WEA2 WEA2)
			(conn WEA2INV WEA2 <== WEA2 WEA2)
		)
		(element WEA3 1
			(pin WEA3 output)
			(conn WEA3 WEA3 ==> WEA3INV WEA3_B)
			(conn WEA3 WEA3 ==> WEA3INV WEA3)
		)
		(element WEA3INV 3
			(pin WEA3_B input)
			(pin WEA3 input)
			(pin OUT output)
			(cfg WEA3_B WEA3)
			(conn WEA3INV OUT ==> RAMB16BWER WEA3)
			(conn WEA3INV WEA3_B <== WEA3 WEA3)
			(conn WEA3INV WEA3 <== WEA3 WEA3)
		)
		(element WEB0 1
			(pin WEB0 output)
			(conn WEB0 WEB0 ==> WEB0INV WEB0_B)
			(conn WEB0 WEB0 ==> WEB0INV WEB0)
		)
		(element WEB0INV 3
			(pin WEB0_B input)
			(pin WEB0 input)
			(pin OUT output)
			(cfg WEB0_B WEB0)
			(conn WEB0INV OUT ==> RAMB16BWER WEB0)
			(conn WEB0INV WEB0_B <== WEB0 WEB0)
			(conn WEB0INV WEB0 <== WEB0 WEB0)
		)
		(element WEB1 1
			(pin WEB1 output)
			(conn WEB1 WEB1 ==> WEB1INV WEB1_B)
			(conn WEB1 WEB1 ==> WEB1INV WEB1)
		)
		(element WEB1INV 3
			(pin WEB1_B input)
			(pin WEB1 input)
			(pin OUT output)
			(cfg WEB1_B WEB1)
			(conn WEB1INV OUT ==> RAMB16BWER WEB1)
			(conn WEB1INV WEB1_B <== WEB1 WEB1)
			(conn WEB1INV WEB1 <== WEB1 WEB1)
		)
		(element WEB2 1
			(pin WEB2 output)
			(conn WEB2 WEB2 ==> WEB2INV WEB2_B)
			(conn WEB2 WEB2 ==> WEB2INV WEB2)
		)
		(element WEB2INV 3
			(pin WEB2_B input)
			(pin WEB2 input)
			(pin OUT output)
			(cfg WEB2_B WEB2)
			(conn WEB2INV OUT ==> RAMB16BWER WEB2)
			(conn WEB2INV WEB2_B <== WEB2 WEB2)
			(conn WEB2INV WEB2 <== WEB2 WEB2)
		)
		(element WEB3 1
			(pin WEB3 output)
			(conn WEB3 WEB3 ==> WEB3INV WEB3_B)
			(conn WEB3 WEB3 ==> WEB3INV WEB3)
		)
		(element WEB3INV 3
			(pin WEB3_B input)
			(pin WEB3 input)
			(pin OUT output)
			(cfg WEB3_B WEB3)
			(conn WEB3INV OUT ==> RAMB16BWER WEB3)
			(conn WEB3INV WEB3_B <== WEB3 WEB3)
			(conn WEB3INV WEB3 <== WEB3 WEB3)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element RAM_MODE 0
			(cfg TDP SDP SP)
		)
		(element RST_PRIORITY_A 0
			(cfg SR CE)
		)
		(element RST_PRIORITY_B 0
			(cfg SR CE)
		)
		(element EN_RSTRAM_A 0
			(cfg FALSE TRUE)
		)
		(element EN_RSTRAM_B 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def RAMB8BWER 110 135
		(pin CLKBRDCLK CLKBRDCLK input)
		(pin CLKAWRCLK CLKAWRCLK input)
		(pin ENBRDEN ENBRDEN input)
		(pin ENAWREN ENAWREN input)
		(pin REGCEBREGCE REGCEBREGCE input)
		(pin REGCEA REGCEA input)
		(pin RSTBRST RSTBRST input)
		(pin RSTA RSTA input)
		(pin WEBWEU0 WEBWEU0 input)
		(pin WEBWEU1 WEBWEU1 input)
		(pin WEAWEL0 WEAWEL0 input)
		(pin WEAWEL1 WEAWEL1 input)
		(pin ADDRBRDADDR0 ADDRBRDADDR0 input)
		(pin ADDRBRDADDR1 ADDRBRDADDR1 input)
		(pin ADDRBRDADDR2 ADDRBRDADDR2 input)
		(pin ADDRBRDADDR3 ADDRBRDADDR3 input)
		(pin ADDRBRDADDR4 ADDRBRDADDR4 input)
		(pin ADDRBRDADDR5 ADDRBRDADDR5 input)
		(pin ADDRBRDADDR6 ADDRBRDADDR6 input)
		(pin ADDRBRDADDR7 ADDRBRDADDR7 input)
		(pin ADDRBRDADDR8 ADDRBRDADDR8 input)
		(pin ADDRBRDADDR9 ADDRBRDADDR9 input)
		(pin ADDRBRDADDR10 ADDRBRDADDR10 input)
		(pin ADDRBRDADDR11 ADDRBRDADDR11 input)
		(pin ADDRBRDADDR12 ADDRBRDADDR12 input)
		(pin ADDRAWRADDR0 ADDRAWRADDR0 input)
		(pin ADDRAWRADDR1 ADDRAWRADDR1 input)
		(pin ADDRAWRADDR2 ADDRAWRADDR2 input)
		(pin ADDRAWRADDR3 ADDRAWRADDR3 input)
		(pin ADDRAWRADDR4 ADDRAWRADDR4 input)
		(pin ADDRAWRADDR5 ADDRAWRADDR5 input)
		(pin ADDRAWRADDR6 ADDRAWRADDR6 input)
		(pin ADDRAWRADDR7 ADDRAWRADDR7 input)
		(pin ADDRAWRADDR8 ADDRAWRADDR8 input)
		(pin ADDRAWRADDR9 ADDRAWRADDR9 input)
		(pin ADDRAWRADDR10 ADDRAWRADDR10 input)
		(pin ADDRAWRADDR11 ADDRAWRADDR11 input)
		(pin ADDRAWRADDR12 ADDRAWRADDR12 input)
		(pin DIPBDIP0 DIPBDIP0 input)
		(pin DIPBDIP1 DIPBDIP1 input)
		(pin DIPADIP0 DIPADIP0 input)
		(pin DIPADIP1 DIPADIP1 input)
		(pin DIBDI0 DIBDI0 input)
		(pin DIBDI1 DIBDI1 input)
		(pin DIBDI2 DIBDI2 input)
		(pin DIBDI3 DIBDI3 input)
		(pin DIBDI4 DIBDI4 input)
		(pin DIBDI5 DIBDI5 input)
		(pin DIBDI6 DIBDI6 input)
		(pin DIBDI7 DIBDI7 input)
		(pin DIBDI8 DIBDI8 input)
		(pin DIBDI9 DIBDI9 input)
		(pin DIBDI10 DIBDI10 input)
		(pin DIBDI11 DIBDI11 input)
		(pin DIBDI12 DIBDI12 input)
		(pin DIBDI13 DIBDI13 input)
		(pin DIBDI14 DIBDI14 input)
		(pin DIBDI15 DIBDI15 input)
		(pin DIADI0 DIADI0 input)
		(pin DIADI1 DIADI1 input)
		(pin DIADI2 DIADI2 input)
		(pin DIADI3 DIADI3 input)
		(pin DIADI4 DIADI4 input)
		(pin DIADI5 DIADI5 input)
		(pin DIADI6 DIADI6 input)
		(pin DIADI7 DIADI7 input)
		(pin DIADI8 DIADI8 input)
		(pin DIADI9 DIADI9 input)
		(pin DIADI10 DIADI10 input)
		(pin DIADI11 DIADI11 input)
		(pin DIADI12 DIADI12 input)
		(pin DIADI13 DIADI13 input)
		(pin DIADI14 DIADI14 input)
		(pin DIADI15 DIADI15 input)
		(pin DOPBDOP0 DOPBDOP0 output)
		(pin DOPBDOP1 DOPBDOP1 output)
		(pin DOPADOP0 DOPADOP0 output)
		(pin DOPADOP1 DOPADOP1 output)
		(pin DOBDO0 DOBDO0 output)
		(pin DOBDO1 DOBDO1 output)
		(pin DOBDO2 DOBDO2 output)
		(pin DOBDO3 DOBDO3 output)
		(pin DOBDO4 DOBDO4 output)
		(pin DOBDO5 DOBDO5 output)
		(pin DOBDO6 DOBDO6 output)
		(pin DOBDO7 DOBDO7 output)
		(pin DOBDO8 DOBDO8 output)
		(pin DOBDO9 DOBDO9 output)
		(pin DOBDO10 DOBDO10 output)
		(pin DOBDO11 DOBDO11 output)
		(pin DOBDO12 DOBDO12 output)
		(pin DOBDO13 DOBDO13 output)
		(pin DOBDO14 DOBDO14 output)
		(pin DOBDO15 DOBDO15 output)
		(pin DOADO0 DOADO0 output)
		(pin DOADO1 DOADO1 output)
		(pin DOADO2 DOADO2 output)
		(pin DOADO3 DOADO3 output)
		(pin DOADO4 DOADO4 output)
		(pin DOADO5 DOADO5 output)
		(pin DOADO6 DOADO6 output)
		(pin DOADO7 DOADO7 output)
		(pin DOADO8 DOADO8 output)
		(pin DOADO9 DOADO9 output)
		(pin DOADO10 DOADO10 output)
		(pin DOADO11 DOADO11 output)
		(pin DOADO12 DOADO12 output)
		(pin DOADO13 DOADO13 output)
		(pin DOADO14 DOADO14 output)
		(pin DOADO15 DOADO15 output)
		(element ADDRAWRADDR0 1
			(pin ADDRAWRADDR0 output)
			(conn ADDRAWRADDR0 ADDRAWRADDR0 ==> RAMB8BWER ADDRAWRADDR0)
		)
		(element ADDRAWRADDR10 1
			(pin ADDRAWRADDR10 output)
			(conn ADDRAWRADDR10 ADDRAWRADDR10 ==> RAMB8BWER ADDRAWRADDR10)
		)
		(element ADDRAWRADDR11 1
			(pin ADDRAWRADDR11 output)
			(conn ADDRAWRADDR11 ADDRAWRADDR11 ==> RAMB8BWER ADDRAWRADDR11)
		)
		(element ADDRAWRADDR12 1
			(pin ADDRAWRADDR12 output)
			(conn ADDRAWRADDR12 ADDRAWRADDR12 ==> RAMB8BWER ADDRAWRADDR12)
		)
		(element ADDRAWRADDR1 1
			(pin ADDRAWRADDR1 output)
			(conn ADDRAWRADDR1 ADDRAWRADDR1 ==> RAMB8BWER ADDRAWRADDR1)
		)
		(element ADDRAWRADDR2 1
			(pin ADDRAWRADDR2 output)
			(conn ADDRAWRADDR2 ADDRAWRADDR2 ==> RAMB8BWER ADDRAWRADDR2)
		)
		(element ADDRAWRADDR3 1
			(pin ADDRAWRADDR3 output)
			(conn ADDRAWRADDR3 ADDRAWRADDR3 ==> RAMB8BWER ADDRAWRADDR3)
		)
		(element ADDRAWRADDR4 1
			(pin ADDRAWRADDR4 output)
			(conn ADDRAWRADDR4 ADDRAWRADDR4 ==> RAMB8BWER ADDRAWRADDR4)
		)
		(element ADDRAWRADDR5 1
			(pin ADDRAWRADDR5 output)
			(conn ADDRAWRADDR5 ADDRAWRADDR5 ==> RAMB8BWER ADDRAWRADDR5)
		)
		(element ADDRAWRADDR6 1
			(pin ADDRAWRADDR6 output)
			(conn ADDRAWRADDR6 ADDRAWRADDR6 ==> RAMB8BWER ADDRAWRADDR6)
		)
		(element ADDRAWRADDR7 1
			(pin ADDRAWRADDR7 output)
			(conn ADDRAWRADDR7 ADDRAWRADDR7 ==> RAMB8BWER ADDRAWRADDR7)
		)
		(element ADDRAWRADDR8 1
			(pin ADDRAWRADDR8 output)
			(conn ADDRAWRADDR8 ADDRAWRADDR8 ==> RAMB8BWER ADDRAWRADDR8)
		)
		(element ADDRAWRADDR9 1
			(pin ADDRAWRADDR9 output)
			(conn ADDRAWRADDR9 ADDRAWRADDR9 ==> RAMB8BWER ADDRAWRADDR9)
		)
		(element ADDRBRDADDR0 1
			(pin ADDRBRDADDR0 output)
			(conn ADDRBRDADDR0 ADDRBRDADDR0 ==> RAMB8BWER ADDRBRDADDR0)
		)
		(element ADDRBRDADDR10 1
			(pin ADDRBRDADDR10 output)
			(conn ADDRBRDADDR10 ADDRBRDADDR10 ==> RAMB8BWER ADDRBRDADDR10)
		)
		(element ADDRBRDADDR11 1
			(pin ADDRBRDADDR11 output)
			(conn ADDRBRDADDR11 ADDRBRDADDR11 ==> RAMB8BWER ADDRBRDADDR11)
		)
		(element ADDRBRDADDR12 1
			(pin ADDRBRDADDR12 output)
			(conn ADDRBRDADDR12 ADDRBRDADDR12 ==> RAMB8BWER ADDRBRDADDR12)
		)
		(element ADDRBRDADDR1 1
			(pin ADDRBRDADDR1 output)
			(conn ADDRBRDADDR1 ADDRBRDADDR1 ==> RAMB8BWER ADDRBRDADDR1)
		)
		(element ADDRBRDADDR2 1
			(pin ADDRBRDADDR2 output)
			(conn ADDRBRDADDR2 ADDRBRDADDR2 ==> RAMB8BWER ADDRBRDADDR2)
		)
		(element ADDRBRDADDR3 1
			(pin ADDRBRDADDR3 output)
			(conn ADDRBRDADDR3 ADDRBRDADDR3 ==> RAMB8BWER ADDRBRDADDR3)
		)
		(element ADDRBRDADDR4 1
			(pin ADDRBRDADDR4 output)
			(conn ADDRBRDADDR4 ADDRBRDADDR4 ==> RAMB8BWER ADDRBRDADDR4)
		)
		(element ADDRBRDADDR5 1
			(pin ADDRBRDADDR5 output)
			(conn ADDRBRDADDR5 ADDRBRDADDR5 ==> RAMB8BWER ADDRBRDADDR5)
		)
		(element ADDRBRDADDR6 1
			(pin ADDRBRDADDR6 output)
			(conn ADDRBRDADDR6 ADDRBRDADDR6 ==> RAMB8BWER ADDRBRDADDR6)
		)
		(element ADDRBRDADDR7 1
			(pin ADDRBRDADDR7 output)
			(conn ADDRBRDADDR7 ADDRBRDADDR7 ==> RAMB8BWER ADDRBRDADDR7)
		)
		(element ADDRBRDADDR8 1
			(pin ADDRBRDADDR8 output)
			(conn ADDRBRDADDR8 ADDRBRDADDR8 ==> RAMB8BWER ADDRBRDADDR8)
		)
		(element ADDRBRDADDR9 1
			(pin ADDRBRDADDR9 output)
			(conn ADDRBRDADDR9 ADDRBRDADDR9 ==> RAMB8BWER ADDRBRDADDR9)
		)
		(element RAMB8BWER 110 # BEL
			(pin WEBWEU1 input)
			(pin WEBWEU0 input)
			(pin WEAWEL1 input)
			(pin WEAWEL0 input)
			(pin RSTBRST input)
			(pin RSTA input)
			(pin REGCEBREGCE input)
			(pin REGCEA input)
			(pin ENBRDEN input)
			(pin ENAWREN input)
			(pin DOPBDOP1 output)
			(pin DOPBDOP0 output)
			(pin DOPADOP1 output)
			(pin DOPADOP0 output)
			(pin DOBDO15 output)
			(pin DOBDO14 output)
			(pin DOBDO13 output)
			(pin DOBDO12 output)
			(pin DOBDO11 output)
			(pin DOBDO10 output)
			(pin DOBDO9 output)
			(pin DOBDO8 output)
			(pin DOBDO7 output)
			(pin DOBDO6 output)
			(pin DOBDO5 output)
			(pin DOBDO4 output)
			(pin DOBDO3 output)
			(pin DOBDO2 output)
			(pin DOBDO1 output)
			(pin DOBDO0 output)
			(pin DOADO15 output)
			(pin DOADO14 output)
			(pin DOADO13 output)
			(pin DOADO12 output)
			(pin DOADO11 output)
			(pin DOADO10 output)
			(pin DOADO9 output)
			(pin DOADO8 output)
			(pin DOADO7 output)
			(pin DOADO6 output)
			(pin DOADO5 output)
			(pin DOADO4 output)
			(pin DOADO3 output)
			(pin DOADO2 output)
			(pin DOADO1 output)
			(pin DOADO0 output)
			(pin DIPBDIP1 input)
			(pin DIPBDIP0 input)
			(pin DIPADIP1 input)
			(pin DIPADIP0 input)
			(pin DIBDI15 input)
			(pin DIBDI14 input)
			(pin DIBDI13 input)
			(pin DIBDI12 input)
			(pin DIBDI11 input)
			(pin DIBDI10 input)
			(pin DIBDI9 input)
			(pin DIBDI8 input)
			(pin DIBDI7 input)
			(pin DIBDI6 input)
			(pin DIBDI5 input)
			(pin DIBDI4 input)
			(pin DIBDI3 input)
			(pin DIBDI2 input)
			(pin DIBDI1 input)
			(pin DIBDI0 input)
			(pin DIADI15 input)
			(pin DIADI14 input)
			(pin DIADI13 input)
			(pin DIADI12 input)
			(pin DIADI11 input)
			(pin DIADI10 input)
			(pin DIADI9 input)
			(pin DIADI8 input)
			(pin DIADI7 input)
			(pin DIADI6 input)
			(pin DIADI5 input)
			(pin DIADI4 input)
			(pin DIADI3 input)
			(pin DIADI2 input)
			(pin DIADI1 input)
			(pin DIADI0 input)
			(pin CLKBRDCLK input)
			(pin CLKAWRCLK input)
			(pin ADDRBRDADDR12 input)
			(pin ADDRBRDADDR11 input)
			(pin ADDRBRDADDR10 input)
			(pin ADDRBRDADDR9 input)
			(pin ADDRBRDADDR8 input)
			(pin ADDRBRDADDR7 input)
			(pin ADDRBRDADDR6 input)
			(pin ADDRBRDADDR5 input)
			(pin ADDRBRDADDR4 input)
			(pin ADDRBRDADDR3 input)
			(pin ADDRBRDADDR2 input)
			(pin ADDRBRDADDR1 input)
			(pin ADDRBRDADDR0 input)
			(pin ADDRAWRADDR12 input)
			(pin ADDRAWRADDR11 input)
			(pin ADDRAWRADDR10 input)
			(pin ADDRAWRADDR9 input)
			(pin ADDRAWRADDR8 input)
			(pin ADDRAWRADDR7 input)
			(pin ADDRAWRADDR6 input)
			(pin ADDRAWRADDR5 input)
			(pin ADDRAWRADDR4 input)
			(pin ADDRAWRADDR3 input)
			(pin ADDRAWRADDR2 input)
			(pin ADDRAWRADDR1 input)
			(pin ADDRAWRADDR0 input)
			(conn RAMB8BWER DOPBDOP1 ==> DOPBDOP1 DOPBDOP1)
			(conn RAMB8BWER DOPBDOP0 ==> DOPBDOP0 DOPBDOP0)
			(conn RAMB8BWER DOPADOP1 ==> DOPADOP1 DOPADOP1)
			(conn RAMB8BWER DOPADOP0 ==> DOPADOP0 DOPADOP0)
			(conn RAMB8BWER DOBDO15 ==> DOBDO15 DOBDO15)
			(conn RAMB8BWER DOBDO14 ==> DOBDO14 DOBDO14)
			(conn RAMB8BWER DOBDO13 ==> DOBDO13 DOBDO13)
			(conn RAMB8BWER DOBDO12 ==> DOBDO12 DOBDO12)
			(conn RAMB8BWER DOBDO11 ==> DOBDO11 DOBDO11)
			(conn RAMB8BWER DOBDO10 ==> DOBDO10 DOBDO10)
			(conn RAMB8BWER DOBDO9 ==> DOBDO9 DOBDO9)
			(conn RAMB8BWER DOBDO8 ==> DOBDO8 DOBDO8)
			(conn RAMB8BWER DOBDO7 ==> DOBDO7 DOBDO7)
			(conn RAMB8BWER DOBDO6 ==> DOBDO6 DOBDO6)
			(conn RAMB8BWER DOBDO5 ==> DOBDO5 DOBDO5)
			(conn RAMB8BWER DOBDO4 ==> DOBDO4 DOBDO4)
			(conn RAMB8BWER DOBDO3 ==> DOBDO3 DOBDO3)
			(conn RAMB8BWER DOBDO2 ==> DOBDO2 DOBDO2)
			(conn RAMB8BWER DOBDO1 ==> DOBDO1 DOBDO1)
			(conn RAMB8BWER DOBDO0 ==> DOBDO0 DOBDO0)
			(conn RAMB8BWER DOADO15 ==> DOADO15 DOADO15)
			(conn RAMB8BWER DOADO14 ==> DOADO14 DOADO14)
			(conn RAMB8BWER DOADO13 ==> DOADO13 DOADO13)
			(conn RAMB8BWER DOADO12 ==> DOADO12 DOADO12)
			(conn RAMB8BWER DOADO11 ==> DOADO11 DOADO11)
			(conn RAMB8BWER DOADO10 ==> DOADO10 DOADO10)
			(conn RAMB8BWER DOADO9 ==> DOADO9 DOADO9)
			(conn RAMB8BWER DOADO8 ==> DOADO8 DOADO8)
			(conn RAMB8BWER DOADO7 ==> DOADO7 DOADO7)
			(conn RAMB8BWER DOADO6 ==> DOADO6 DOADO6)
			(conn RAMB8BWER DOADO5 ==> DOADO5 DOADO5)
			(conn RAMB8BWER DOADO4 ==> DOADO4 DOADO4)
			(conn RAMB8BWER DOADO3 ==> DOADO3 DOADO3)
			(conn RAMB8BWER DOADO2 ==> DOADO2 DOADO2)
			(conn RAMB8BWER DOADO1 ==> DOADO1 DOADO1)
			(conn RAMB8BWER DOADO0 ==> DOADO0 DOADO0)
			(conn RAMB8BWER WEBWEU1 <== WEBWEU1INV OUT)
			(conn RAMB8BWER WEBWEU0 <== WEBWEU0INV OUT)
			(conn RAMB8BWER WEAWEL1 <== WEAWEL1INV OUT)
			(conn RAMB8BWER WEAWEL0 <== WEAWEL0INV OUT)
			(conn RAMB8BWER RSTBRST <== RSTBRSTINV OUT)
			(conn RAMB8BWER RSTA <== RSTAINV OUT)
			(conn RAMB8BWER REGCEBREGCE <== REGCEBREGCEINV OUT)
			(conn RAMB8BWER REGCEA <== REGCEAINV OUT)
			(conn RAMB8BWER ENBRDEN <== ENBRDENINV OUT)
			(conn RAMB8BWER ENAWREN <== ENAWRENINV OUT)
			(conn RAMB8BWER DIPBDIP1 <== DIPBDIP1 DIPBDIP1)
			(conn RAMB8BWER DIPBDIP0 <== DIPBDIP0 DIPBDIP0)
			(conn RAMB8BWER DIPADIP1 <== DIPADIP1 DIPADIP1)
			(conn RAMB8BWER DIPADIP0 <== DIPADIP0 DIPADIP0)
			(conn RAMB8BWER DIBDI15 <== DIBDI15 DIBDI15)
			(conn RAMB8BWER DIBDI14 <== DIBDI14 DIBDI14)
			(conn RAMB8BWER DIBDI13 <== DIBDI13 DIBDI13)
			(conn RAMB8BWER DIBDI12 <== DIBDI12 DIBDI12)
			(conn RAMB8BWER DIBDI11 <== DIBDI11 DIBDI11)
			(conn RAMB8BWER DIBDI10 <== DIBDI10 DIBDI10)
			(conn RAMB8BWER DIBDI9 <== DIBDI9 DIBDI9)
			(conn RAMB8BWER DIBDI8 <== DIBDI8 DIBDI8)
			(conn RAMB8BWER DIBDI7 <== DIBDI7 DIBDI7)
			(conn RAMB8BWER DIBDI6 <== DIBDI6 DIBDI6)
			(conn RAMB8BWER DIBDI5 <== DIBDI5 DIBDI5)
			(conn RAMB8BWER DIBDI4 <== DIBDI4 DIBDI4)
			(conn RAMB8BWER DIBDI3 <== DIBDI3 DIBDI3)
			(conn RAMB8BWER DIBDI2 <== DIBDI2 DIBDI2)
			(conn RAMB8BWER DIBDI1 <== DIBDI1 DIBDI1)
			(conn RAMB8BWER DIBDI0 <== DIBDI0 DIBDI0)
			(conn RAMB8BWER DIADI15 <== DIADI15 DIADI15)
			(conn RAMB8BWER DIADI14 <== DIADI14 DIADI14)
			(conn RAMB8BWER DIADI13 <== DIADI13 DIADI13)
			(conn RAMB8BWER DIADI12 <== DIADI12 DIADI12)
			(conn RAMB8BWER DIADI11 <== DIADI11 DIADI11)
			(conn RAMB8BWER DIADI10 <== DIADI10 DIADI10)
			(conn RAMB8BWER DIADI9 <== DIADI9 DIADI9)
			(conn RAMB8BWER DIADI8 <== DIADI8 DIADI8)
			(conn RAMB8BWER DIADI7 <== DIADI7 DIADI7)
			(conn RAMB8BWER DIADI6 <== DIADI6 DIADI6)
			(conn RAMB8BWER DIADI5 <== DIADI5 DIADI5)
			(conn RAMB8BWER DIADI4 <== DIADI4 DIADI4)
			(conn RAMB8BWER DIADI3 <== DIADI3 DIADI3)
			(conn RAMB8BWER DIADI2 <== DIADI2 DIADI2)
			(conn RAMB8BWER DIADI1 <== DIADI1 DIADI1)
			(conn RAMB8BWER DIADI0 <== DIADI0 DIADI0)
			(conn RAMB8BWER CLKBRDCLK <== CLKBRDCLKINV OUT)
			(conn RAMB8BWER CLKAWRCLK <== CLKAWRCLKINV OUT)
			(conn RAMB8BWER ADDRBRDADDR12 <== ADDRBRDADDR12 ADDRBRDADDR12)
			(conn RAMB8BWER ADDRBRDADDR11 <== ADDRBRDADDR11 ADDRBRDADDR11)
			(conn RAMB8BWER ADDRBRDADDR10 <== ADDRBRDADDR10 ADDRBRDADDR10)
			(conn RAMB8BWER ADDRBRDADDR9 <== ADDRBRDADDR9 ADDRBRDADDR9)
			(conn RAMB8BWER ADDRBRDADDR8 <== ADDRBRDADDR8 ADDRBRDADDR8)
			(conn RAMB8BWER ADDRBRDADDR7 <== ADDRBRDADDR7 ADDRBRDADDR7)
			(conn RAMB8BWER ADDRBRDADDR6 <== ADDRBRDADDR6 ADDRBRDADDR6)
			(conn RAMB8BWER ADDRBRDADDR5 <== ADDRBRDADDR5 ADDRBRDADDR5)
			(conn RAMB8BWER ADDRBRDADDR4 <== ADDRBRDADDR4 ADDRBRDADDR4)
			(conn RAMB8BWER ADDRBRDADDR3 <== ADDRBRDADDR3 ADDRBRDADDR3)
			(conn RAMB8BWER ADDRBRDADDR2 <== ADDRBRDADDR2 ADDRBRDADDR2)
			(conn RAMB8BWER ADDRBRDADDR1 <== ADDRBRDADDR1 ADDRBRDADDR1)
			(conn RAMB8BWER ADDRBRDADDR0 <== ADDRBRDADDR0 ADDRBRDADDR0)
			(conn RAMB8BWER ADDRAWRADDR12 <== ADDRAWRADDR12 ADDRAWRADDR12)
			(conn RAMB8BWER ADDRAWRADDR11 <== ADDRAWRADDR11 ADDRAWRADDR11)
			(conn RAMB8BWER ADDRAWRADDR10 <== ADDRAWRADDR10 ADDRAWRADDR10)
			(conn RAMB8BWER ADDRAWRADDR9 <== ADDRAWRADDR9 ADDRAWRADDR9)
			(conn RAMB8BWER ADDRAWRADDR8 <== ADDRAWRADDR8 ADDRAWRADDR8)
			(conn RAMB8BWER ADDRAWRADDR7 <== ADDRAWRADDR7 ADDRAWRADDR7)
			(conn RAMB8BWER ADDRAWRADDR6 <== ADDRAWRADDR6 ADDRAWRADDR6)
			(conn RAMB8BWER ADDRAWRADDR5 <== ADDRAWRADDR5 ADDRAWRADDR5)
			(conn RAMB8BWER ADDRAWRADDR4 <== ADDRAWRADDR4 ADDRAWRADDR4)
			(conn RAMB8BWER ADDRAWRADDR3 <== ADDRAWRADDR3 ADDRAWRADDR3)
			(conn RAMB8BWER ADDRAWRADDR2 <== ADDRAWRADDR2 ADDRAWRADDR2)
			(conn RAMB8BWER ADDRAWRADDR1 <== ADDRAWRADDR1 ADDRAWRADDR1)
			(conn RAMB8BWER ADDRAWRADDR0 <== ADDRAWRADDR0 ADDRAWRADDR0)
		)
		(element CLKAWRCLK 1
			(pin CLKAWRCLK output)
			(conn CLKAWRCLK CLKAWRCLK ==> CLKAWRCLKINV CLKAWRCLK_B)
			(conn CLKAWRCLK CLKAWRCLK ==> CLKAWRCLKINV CLKAWRCLK)
		)
		(element CLKAWRCLKINV 3
			(pin CLKAWRCLK_B input)
			(pin CLKAWRCLK input)
			(pin OUT output)
			(cfg CLKAWRCLK_B CLKAWRCLK)
			(conn CLKAWRCLKINV OUT ==> RAMB8BWER CLKAWRCLK)
			(conn CLKAWRCLKINV CLKAWRCLK_B <== CLKAWRCLK CLKAWRCLK)
			(conn CLKAWRCLKINV CLKAWRCLK <== CLKAWRCLK CLKAWRCLK)
		)
		(element CLKBRDCLK 1
			(pin CLKBRDCLK output)
			(conn CLKBRDCLK CLKBRDCLK ==> CLKBRDCLKINV CLKBRDCLK_B)
			(conn CLKBRDCLK CLKBRDCLK ==> CLKBRDCLKINV CLKBRDCLK)
		)
		(element CLKBRDCLKINV 3
			(pin CLKBRDCLK_B input)
			(pin CLKBRDCLK input)
			(pin OUT output)
			(cfg CLKBRDCLK_B CLKBRDCLK)
			(conn CLKBRDCLKINV OUT ==> RAMB8BWER CLKBRDCLK)
			(conn CLKBRDCLKINV CLKBRDCLK_B <== CLKBRDCLK CLKBRDCLK)
			(conn CLKBRDCLKINV CLKBRDCLK <== CLKBRDCLK CLKBRDCLK)
		)
		(element DATA_WIDTH_A 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element DATA_WIDTH_B 0
			(cfg 36 18 9 4 2 1 0)
		)
		(element DIADI0 1
			(pin DIADI0 output)
			(conn DIADI0 DIADI0 ==> RAMB8BWER DIADI0)
		)
		(element DIADI10 1
			(pin DIADI10 output)
			(conn DIADI10 DIADI10 ==> RAMB8BWER DIADI10)
		)
		(element DIADI11 1
			(pin DIADI11 output)
			(conn DIADI11 DIADI11 ==> RAMB8BWER DIADI11)
		)
		(element DIADI12 1
			(pin DIADI12 output)
			(conn DIADI12 DIADI12 ==> RAMB8BWER DIADI12)
		)
		(element DIADI13 1
			(pin DIADI13 output)
			(conn DIADI13 DIADI13 ==> RAMB8BWER DIADI13)
		)
		(element DIADI14 1
			(pin DIADI14 output)
			(conn DIADI14 DIADI14 ==> RAMB8BWER DIADI14)
		)
		(element DIADI15 1
			(pin DIADI15 output)
			(conn DIADI15 DIADI15 ==> RAMB8BWER DIADI15)
		)
		(element DIADI1 1
			(pin DIADI1 output)
			(conn DIADI1 DIADI1 ==> RAMB8BWER DIADI1)
		)
		(element DIADI2 1
			(pin DIADI2 output)
			(conn DIADI2 DIADI2 ==> RAMB8BWER DIADI2)
		)
		(element DIADI3 1
			(pin DIADI3 output)
			(conn DIADI3 DIADI3 ==> RAMB8BWER DIADI3)
		)
		(element DIADI4 1
			(pin DIADI4 output)
			(conn DIADI4 DIADI4 ==> RAMB8BWER DIADI4)
		)
		(element DIADI5 1
			(pin DIADI5 output)
			(conn DIADI5 DIADI5 ==> RAMB8BWER DIADI5)
		)
		(element DIADI6 1
			(pin DIADI6 output)
			(conn DIADI6 DIADI6 ==> RAMB8BWER DIADI6)
		)
		(element DIADI7 1
			(pin DIADI7 output)
			(conn DIADI7 DIADI7 ==> RAMB8BWER DIADI7)
		)
		(element DIADI8 1
			(pin DIADI8 output)
			(conn DIADI8 DIADI8 ==> RAMB8BWER DIADI8)
		)
		(element DIADI9 1
			(pin DIADI9 output)
			(conn DIADI9 DIADI9 ==> RAMB8BWER DIADI9)
		)
		(element DIBDI0 1
			(pin DIBDI0 output)
			(conn DIBDI0 DIBDI0 ==> RAMB8BWER DIBDI0)
		)
		(element DIBDI10 1
			(pin DIBDI10 output)
			(conn DIBDI10 DIBDI10 ==> RAMB8BWER DIBDI10)
		)
		(element DIBDI11 1
			(pin DIBDI11 output)
			(conn DIBDI11 DIBDI11 ==> RAMB8BWER DIBDI11)
		)
		(element DIBDI12 1
			(pin DIBDI12 output)
			(conn DIBDI12 DIBDI12 ==> RAMB8BWER DIBDI12)
		)
		(element DIBDI13 1
			(pin DIBDI13 output)
			(conn DIBDI13 DIBDI13 ==> RAMB8BWER DIBDI13)
		)
		(element DIBDI14 1
			(pin DIBDI14 output)
			(conn DIBDI14 DIBDI14 ==> RAMB8BWER DIBDI14)
		)
		(element DIBDI15 1
			(pin DIBDI15 output)
			(conn DIBDI15 DIBDI15 ==> RAMB8BWER DIBDI15)
		)
		(element DIBDI1 1
			(pin DIBDI1 output)
			(conn DIBDI1 DIBDI1 ==> RAMB8BWER DIBDI1)
		)
		(element DIBDI2 1
			(pin DIBDI2 output)
			(conn DIBDI2 DIBDI2 ==> RAMB8BWER DIBDI2)
		)
		(element DIBDI3 1
			(pin DIBDI3 output)
			(conn DIBDI3 DIBDI3 ==> RAMB8BWER DIBDI3)
		)
		(element DIBDI4 1
			(pin DIBDI4 output)
			(conn DIBDI4 DIBDI4 ==> RAMB8BWER DIBDI4)
		)
		(element DIBDI5 1
			(pin DIBDI5 output)
			(conn DIBDI5 DIBDI5 ==> RAMB8BWER DIBDI5)
		)
		(element DIBDI6 1
			(pin DIBDI6 output)
			(conn DIBDI6 DIBDI6 ==> RAMB8BWER DIBDI6)
		)
		(element DIBDI7 1
			(pin DIBDI7 output)
			(conn DIBDI7 DIBDI7 ==> RAMB8BWER DIBDI7)
		)
		(element DIBDI8 1
			(pin DIBDI8 output)
			(conn DIBDI8 DIBDI8 ==> RAMB8BWER DIBDI8)
		)
		(element DIBDI9 1
			(pin DIBDI9 output)
			(conn DIBDI9 DIBDI9 ==> RAMB8BWER DIBDI9)
		)
		(element DIPADIP0 1
			(pin DIPADIP0 output)
			(conn DIPADIP0 DIPADIP0 ==> RAMB8BWER DIPADIP0)
		)
		(element DIPADIP1 1
			(pin DIPADIP1 output)
			(conn DIPADIP1 DIPADIP1 ==> RAMB8BWER DIPADIP1)
		)
		(element DIPBDIP0 1
			(pin DIPBDIP0 output)
			(conn DIPBDIP0 DIPBDIP0 ==> RAMB8BWER DIPBDIP0)
		)
		(element DIPBDIP1 1
			(pin DIPBDIP1 output)
			(conn DIPBDIP1 DIPBDIP1 ==> RAMB8BWER DIPBDIP1)
		)
		(element DOADO0 1
			(pin DOADO0 input)
			(conn DOADO0 DOADO0 <== RAMB8BWER DOADO0)
		)
		(element DOADO10 1
			(pin DOADO10 input)
			(conn DOADO10 DOADO10 <== RAMB8BWER DOADO10)
		)
		(element DOADO11 1
			(pin DOADO11 input)
			(conn DOADO11 DOADO11 <== RAMB8BWER DOADO11)
		)
		(element DOADO12 1
			(pin DOADO12 input)
			(conn DOADO12 DOADO12 <== RAMB8BWER DOADO12)
		)
		(element DOADO13 1
			(pin DOADO13 input)
			(conn DOADO13 DOADO13 <== RAMB8BWER DOADO13)
		)
		(element DOADO14 1
			(pin DOADO14 input)
			(conn DOADO14 DOADO14 <== RAMB8BWER DOADO14)
		)
		(element DOADO15 1
			(pin DOADO15 input)
			(conn DOADO15 DOADO15 <== RAMB8BWER DOADO15)
		)
		(element DOADO1 1
			(pin DOADO1 input)
			(conn DOADO1 DOADO1 <== RAMB8BWER DOADO1)
		)
		(element DOADO2 1
			(pin DOADO2 input)
			(conn DOADO2 DOADO2 <== RAMB8BWER DOADO2)
		)
		(element DOADO3 1
			(pin DOADO3 input)
			(conn DOADO3 DOADO3 <== RAMB8BWER DOADO3)
		)
		(element DOADO4 1
			(pin DOADO4 input)
			(conn DOADO4 DOADO4 <== RAMB8BWER DOADO4)
		)
		(element DOADO5 1
			(pin DOADO5 input)
			(conn DOADO5 DOADO5 <== RAMB8BWER DOADO5)
		)
		(element DOADO6 1
			(pin DOADO6 input)
			(conn DOADO6 DOADO6 <== RAMB8BWER DOADO6)
		)
		(element DOADO7 1
			(pin DOADO7 input)
			(conn DOADO7 DOADO7 <== RAMB8BWER DOADO7)
		)
		(element DOADO8 1
			(pin DOADO8 input)
			(conn DOADO8 DOADO8 <== RAMB8BWER DOADO8)
		)
		(element DOADO9 1
			(pin DOADO9 input)
			(conn DOADO9 DOADO9 <== RAMB8BWER DOADO9)
		)
		(element DOA_REG 0
			(cfg 1 0)
		)
		(element DOBDO0 1
			(pin DOBDO0 input)
			(conn DOBDO0 DOBDO0 <== RAMB8BWER DOBDO0)
		)
		(element DOBDO10 1
			(pin DOBDO10 input)
			(conn DOBDO10 DOBDO10 <== RAMB8BWER DOBDO10)
		)
		(element DOBDO11 1
			(pin DOBDO11 input)
			(conn DOBDO11 DOBDO11 <== RAMB8BWER DOBDO11)
		)
		(element DOBDO12 1
			(pin DOBDO12 input)
			(conn DOBDO12 DOBDO12 <== RAMB8BWER DOBDO12)
		)
		(element DOBDO13 1
			(pin DOBDO13 input)
			(conn DOBDO13 DOBDO13 <== RAMB8BWER DOBDO13)
		)
		(element DOBDO14 1
			(pin DOBDO14 input)
			(conn DOBDO14 DOBDO14 <== RAMB8BWER DOBDO14)
		)
		(element DOBDO15 1
			(pin DOBDO15 input)
			(conn DOBDO15 DOBDO15 <== RAMB8BWER DOBDO15)
		)
		(element DOBDO1 1
			(pin DOBDO1 input)
			(conn DOBDO1 DOBDO1 <== RAMB8BWER DOBDO1)
		)
		(element DOBDO2 1
			(pin DOBDO2 input)
			(conn DOBDO2 DOBDO2 <== RAMB8BWER DOBDO2)
		)
		(element DOBDO3 1
			(pin DOBDO3 input)
			(conn DOBDO3 DOBDO3 <== RAMB8BWER DOBDO3)
		)
		(element DOBDO4 1
			(pin DOBDO4 input)
			(conn DOBDO4 DOBDO4 <== RAMB8BWER DOBDO4)
		)
		(element DOBDO5 1
			(pin DOBDO5 input)
			(conn DOBDO5 DOBDO5 <== RAMB8BWER DOBDO5)
		)
		(element DOBDO6 1
			(pin DOBDO6 input)
			(conn DOBDO6 DOBDO6 <== RAMB8BWER DOBDO6)
		)
		(element DOBDO7 1
			(pin DOBDO7 input)
			(conn DOBDO7 DOBDO7 <== RAMB8BWER DOBDO7)
		)
		(element DOBDO8 1
			(pin DOBDO8 input)
			(conn DOBDO8 DOBDO8 <== RAMB8BWER DOBDO8)
		)
		(element DOBDO9 1
			(pin DOBDO9 input)
			(conn DOBDO9 DOBDO9 <== RAMB8BWER DOBDO9)
		)
		(element DOB_REG 0
			(cfg 1 0)
		)
		(element DOPADOP0 1
			(pin DOPADOP0 input)
			(conn DOPADOP0 DOPADOP0 <== RAMB8BWER DOPADOP0)
		)
		(element DOPADOP1 1
			(pin DOPADOP1 input)
			(conn DOPADOP1 DOPADOP1 <== RAMB8BWER DOPADOP1)
		)
		(element DOPBDOP0 1
			(pin DOPBDOP0 input)
			(conn DOPBDOP0 DOPBDOP0 <== RAMB8BWER DOPBDOP0)
		)
		(element DOPBDOP1 1
			(pin DOPBDOP1 input)
			(conn DOPBDOP1 DOPBDOP1 <== RAMB8BWER DOPBDOP1)
		)
		(element ENAWREN 1
			(pin ENAWREN output)
			(conn ENAWREN ENAWREN ==> ENAWRENINV ENAWREN_B)
			(conn ENAWREN ENAWREN ==> ENAWRENINV ENAWREN)
		)
		(element ENAWRENINV 3
			(pin ENAWREN_B input)
			(pin ENAWREN input)
			(pin OUT output)
			(cfg ENAWREN_B ENAWREN)
			(conn ENAWRENINV OUT ==> RAMB8BWER ENAWREN)
			(conn ENAWRENINV ENAWREN_B <== ENAWREN ENAWREN)
			(conn ENAWRENINV ENAWREN <== ENAWREN ENAWREN)
		)
		(element ENBRDEN 1
			(pin ENBRDEN output)
			(conn ENBRDEN ENBRDEN ==> ENBRDENINV ENBRDEN_B)
			(conn ENBRDEN ENBRDEN ==> ENBRDENINV ENBRDEN)
		)
		(element ENBRDENINV 3
			(pin ENBRDEN_B input)
			(pin ENBRDEN input)
			(pin OUT output)
			(cfg ENBRDEN_B ENBRDEN)
			(conn ENBRDENINV OUT ==> RAMB8BWER ENBRDEN)
			(conn ENBRDENINV ENBRDEN_B <== ENBRDEN ENBRDEN)
			(conn ENBRDENINV ENBRDEN <== ENBRDEN ENBRDEN)
		)
		(element REGCEA 1
			(pin REGCEA output)
			(conn REGCEA REGCEA ==> REGCEAINV REGCEA_B)
			(conn REGCEA REGCEA ==> REGCEAINV REGCEA)
		)
		(element REGCEAINV 3
			(pin REGCEA_B input)
			(pin REGCEA input)
			(pin OUT output)
			(cfg REGCEA_B REGCEA)
			(conn REGCEAINV OUT ==> RAMB8BWER REGCEA)
			(conn REGCEAINV REGCEA_B <== REGCEA REGCEA)
			(conn REGCEAINV REGCEA <== REGCEA REGCEA)
		)
		(element REGCEBREGCE 1
			(pin REGCEBREGCE output)
			(conn REGCEBREGCE REGCEBREGCE ==> REGCEBREGCEINV REGCEBREGCE_B)
			(conn REGCEBREGCE REGCEBREGCE ==> REGCEBREGCEINV REGCEBREGCE)
		)
		(element REGCEBREGCEINV 3
			(pin REGCEBREGCE_B input)
			(pin REGCEBREGCE input)
			(pin OUT output)
			(cfg REGCEBREGCE_B REGCEBREGCE)
			(conn REGCEBREGCEINV OUT ==> RAMB8BWER REGCEBREGCE)
			(conn REGCEBREGCEINV REGCEBREGCE_B <== REGCEBREGCE REGCEBREGCE)
			(conn REGCEBREGCEINV REGCEBREGCE <== REGCEBREGCE REGCEBREGCE)
		)
		(element RSTA 1
			(pin RSTA output)
			(conn RSTA RSTA ==> RSTAINV RSTA_B)
			(conn RSTA RSTA ==> RSTAINV RSTA)
		)
		(element RSTAINV 3
			(pin RSTA_B input)
			(pin RSTA input)
			(pin OUT output)
			(cfg RSTA_B RSTA)
			(conn RSTAINV OUT ==> RAMB8BWER RSTA)
			(conn RSTAINV RSTA_B <== RSTA RSTA)
			(conn RSTAINV RSTA <== RSTA RSTA)
		)
		(element RSTBRST 1
			(pin RSTBRST output)
			(conn RSTBRST RSTBRST ==> RSTBRSTINV RSTBRST_B)
			(conn RSTBRST RSTBRST ==> RSTBRSTINV RSTBRST)
		)
		(element RSTBRSTINV 3
			(pin RSTBRST_B input)
			(pin RSTBRST input)
			(pin OUT output)
			(cfg RSTBRST_B RSTBRST)
			(conn RSTBRSTINV OUT ==> RAMB8BWER RSTBRST)
			(conn RSTBRSTINV RSTBRST_B <== RSTBRST RSTBRST)
			(conn RSTBRSTINV RSTBRST <== RSTBRST RSTBRST)
		)
		(element RSTTYPE 0
			(cfg SYNC ASYNC)
		)
		(element WEAWEL0 1
			(pin WEAWEL0 output)
			(conn WEAWEL0 WEAWEL0 ==> WEAWEL0INV WEAWEL0_B)
			(conn WEAWEL0 WEAWEL0 ==> WEAWEL0INV WEAWEL0)
		)
		(element WEAWEL0INV 3
			(pin WEAWEL0_B input)
			(pin WEAWEL0 input)
			(pin OUT output)
			(cfg WEAWEL0_B WEAWEL0)
			(conn WEAWEL0INV OUT ==> RAMB8BWER WEAWEL0)
			(conn WEAWEL0INV WEAWEL0_B <== WEAWEL0 WEAWEL0)
			(conn WEAWEL0INV WEAWEL0 <== WEAWEL0 WEAWEL0)
		)
		(element WEAWEL1 1
			(pin WEAWEL1 output)
			(conn WEAWEL1 WEAWEL1 ==> WEAWEL1INV WEAWEL1_B)
			(conn WEAWEL1 WEAWEL1 ==> WEAWEL1INV WEAWEL1)
		)
		(element WEAWEL1INV 3
			(pin WEAWEL1_B input)
			(pin WEAWEL1 input)
			(pin OUT output)
			(cfg WEAWEL1_B WEAWEL1)
			(conn WEAWEL1INV OUT ==> RAMB8BWER WEAWEL1)
			(conn WEAWEL1INV WEAWEL1_B <== WEAWEL1 WEAWEL1)
			(conn WEAWEL1INV WEAWEL1 <== WEAWEL1 WEAWEL1)
		)
		(element WEBWEU0 1
			(pin WEBWEU0 output)
			(conn WEBWEU0 WEBWEU0 ==> WEBWEU0INV WEBWEU0_B)
			(conn WEBWEU0 WEBWEU0 ==> WEBWEU0INV WEBWEU0)
		)
		(element WEBWEU0INV 3
			(pin WEBWEU0_B input)
			(pin WEBWEU0 input)
			(pin OUT output)
			(cfg WEBWEU0_B WEBWEU0)
			(conn WEBWEU0INV OUT ==> RAMB8BWER WEBWEU0)
			(conn WEBWEU0INV WEBWEU0_B <== WEBWEU0 WEBWEU0)
			(conn WEBWEU0INV WEBWEU0 <== WEBWEU0 WEBWEU0)
		)
		(element WEBWEU1 1
			(pin WEBWEU1 output)
			(conn WEBWEU1 WEBWEU1 ==> WEBWEU1INV WEBWEU1_B)
			(conn WEBWEU1 WEBWEU1 ==> WEBWEU1INV WEBWEU1)
		)
		(element WEBWEU1INV 3
			(pin WEBWEU1_B input)
			(pin WEBWEU1 input)
			(pin OUT output)
			(cfg WEBWEU1_B WEBWEU1)
			(conn WEBWEU1INV OUT ==> RAMB8BWER WEBWEU1)
			(conn WEBWEU1INV WEBWEU1_B <== WEBWEU1 WEBWEU1)
			(conn WEBWEU1INV WEBWEU1 <== WEBWEU1 WEBWEU1)
		)
		(element WRITE_MODE_A 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element WRITE_MODE_B 0
			(cfg WRITE_FIRST READ_FIRST NO_CHANGE)
		)
		(element RAM_MODE 0
			(cfg TDP SDP SP)
		)
		(element RST_PRIORITY_A 0
			(cfg SR CE)
		)
		(element RST_PRIORITY_B 0
			(cfg SR CE)
		)
		(element EN_RSTRAM_A 0
			(cfg FALSE TRUE)
		)
		(element EN_RSTRAM_B 0
			(cfg FALSE TRUE)
		)
	)
	(primitive_def SLAVE_SPI 5 6
		(pin CMPMISO CMPMISO input)
		(pin CMPMOSI CMPMOSI output)
		(pin CMPCSB CMPCSB output)
		(pin CMPCLK CMPCLK output)
		(pin CMPACTIVEB CMPACTIVEB output)
		(element CMPCSB 1
			(pin CMPCSB input)
			(conn CMPCSB CMPCSB <== SLAVE_SPI CMPCSB)
		)
		(element CMPMOSI 1
			(pin CMPMOSI input)
			(conn CMPMOSI CMPMOSI <== SLAVE_SPI CMPMOSI)
		)
		(element CMPACTIVEB 1
			(pin CMPACTIVEB input)
			(conn CMPACTIVEB CMPACTIVEB <== SLAVE_SPI CMPACTIVEB)
		)
		(element CMPMISO 1
			(pin CMPMISO output)
			(conn CMPMISO CMPMISO ==> SLAVE_SPI CMPMISO)
		)
		(element SLAVE_SPI 5 # BEL
			(pin CMPMOSI output)
			(pin CMPMISO input)
			(pin CMPCSB output)
			(pin CMPCLK output)
			(pin CMPACTIVEB output)
			(conn SLAVE_SPI CMPMOSI ==> CMPMOSI CMPMOSI)
			(conn SLAVE_SPI CMPCSB ==> CMPCSB CMPCSB)
			(conn SLAVE_SPI CMPCLK ==> CMPCLK CMPCLK)
			(conn SLAVE_SPI CMPACTIVEB ==> CMPACTIVEB CMPACTIVEB)
			(conn SLAVE_SPI CMPMISO <== CMPMISO CMPMISO)
		)
		(element CMPCLK 1
			(pin CMPCLK input)
			(conn CMPCLK CMPCLK <== SLAVE_SPI CMPCLK)
		)
	)
	(primitive_def SLICEL 45 97
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin CIN CIN input)
		(pin COUT COUT output)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A5LUT A1)
			(conn A1 A1 ==> A6LUT A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A5LUT A2)
			(conn A2 A2 ==> A6LUT A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A5LUT A3)
			(conn A3 A3 ==> A6LUT A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A5LUT A4)
			(conn A4 A4 ==> A6LUT A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A5LUT A5)
			(conn A5 A5 ==> A6LUT A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element ACY0 3
			(pin AX input)
			(pin O5 input)
			(pin OUT output)
			(cfg AX O5)
			(conn ACY0 OUT ==> CARRY4 DI0)
			(conn ACY0 AX <== AX AX)
			(conn ACY0 O5 <== A5LUT O5)
		)
		(element AFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin AX input)
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 AX F7 CY XOR)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX O6 <== A6LUT O6)
			(conn AFFMUX O5 <== A5LUT O5)
			(conn AFFMUX AX <== AX AX)
			(conn AFFMUX F7 <== F7AMUX OUT)
			(conn AFFMUX CY <== CARRY4 CO0)
			(conn AFFMUX XOR <== CARRY4 O0)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AOUTMUX 7
			(pin OUT output)
			(pin A5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(cfg A5Q O5 O6 XOR CY F7)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX A5Q <== A5FF Q)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX O6 <== A6LUT O6)
			(conn AOUTMUX XOR <== CARRY4 O0)
			(conn AOUTMUX CY <== CARRY4 CO0)
			(conn AOUTMUX F7 <== F7AMUX OUT)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> ACY0 AX)
			(conn AX AX ==> AFFMUX AX)
			(conn AX AX ==> PRECYINIT AX)
			(conn AX AX ==> F7AMUX S0)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B5LUT A1)
			(conn B1 B1 ==> B6LUT A1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B5LUT A2)
			(conn B2 B2 ==> B6LUT A2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B5LUT A3)
			(conn B3 B3 ==> B6LUT A3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B5LUT A4)
			(conn B4 B4 ==> B6LUT A4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B5LUT A5)
			(conn B5 B5 ==> B6LUT A5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element BCY0 3
			(pin BX input)
			(pin O5 input)
			(pin OUT output)
			(cfg BX O5)
			(conn BCY0 OUT ==> CARRY4 DI1)
			(conn BCY0 BX <== BX BX)
			(conn BCY0 O5 <== B5LUT O5)
		)
		(element BFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin BX input)
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 BX F8 CY XOR)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX O6 <== B6LUT O6)
			(conn BFFMUX O5 <== B5LUT O5)
			(conn BFFMUX BX <== BX BX)
			(conn BFFMUX F8 <== F8MUX OUT)
			(conn BFFMUX CY <== CARRY4 CO1)
			(conn BFFMUX XOR <== CARRY4 O1)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BOUTMUX 7
			(pin OUT output)
			(pin B5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F8 input)
			(cfg B5Q O5 O6 XOR CY F8)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX B5Q <== B5FF Q)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX O6 <== B6LUT O6)
			(conn BOUTMUX XOR <== CARRY4 O1)
			(conn BOUTMUX CY <== CARRY4 CO1)
			(conn BOUTMUX F8 <== F8MUX OUT)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BCY0 BX)
			(conn BX BX ==> BFFMUX BX)
			(conn BX BX ==> F8MUX S0)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C5LUT A1)
			(conn C1 C1 ==> C6LUT A1)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C5LUT A2)
			(conn C2 C2 ==> C6LUT A2)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C5LUT A3)
			(conn C3 C3 ==> C6LUT A3)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C5LUT A4)
			(conn C4 C4 ==> C6LUT A4)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C5LUT A5)
			(conn C5 C5 ==> C6LUT A5)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element CCY0 3
			(pin CX input)
			(pin O5 input)
			(pin OUT output)
			(cfg CX O5)
			(conn CCY0 OUT ==> CARRY4 DI2)
			(conn CCY0 CX <== CX CX)
			(conn CCY0 O5 <== C5LUT O5)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSED 0)
		)
		(element CEUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CEUSED OUT ==> AFF CE)
			(conn CEUSED OUT ==> A5FF CE)
			(conn CEUSED OUT ==> BFF CE)
			(conn CEUSED OUT ==> B5FF CE)
			(conn CEUSED OUT ==> CFF CE)
			(conn CEUSED OUT ==> C5FF CE)
			(conn CEUSED OUT ==> DFF CE)
			(conn CEUSED OUT ==> D5FF CE)
			(conn CEUSED 0 <== CE CE)
		)
		(element CFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin CX input)
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 CX F7 CY XOR)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX O6 <== C6LUT O6)
			(conn CFFMUX O5 <== C5LUT O5)
			(conn CFFMUX CX <== CX CX)
			(conn CFFMUX F7 <== F7BMUX OUT)
			(conn CFFMUX CY <== CARRY4 CO2)
			(conn CFFMUX XOR <== CARRY4 O2)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CARRY4 CIN)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV OUT ==> A5FF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> B5FF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> C5FF CK)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> D5FF CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element COUTMUX 7
			(pin OUT output)
			(pin C5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(cfg C5Q O5 O6 XOR CY F7)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX C5Q <== C5FF Q)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX O6 <== C6LUT O6)
			(conn COUTMUX XOR <== CARRY4 O2)
			(conn COUTMUX CY <== CARRY4 CO2)
			(conn COUTMUX F7 <== F7BMUX OUT)
		)
		(element COUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CARRY4 CO3)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element CUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> CCY0 CX)
			(conn CX CX ==> CFFMUX CX)
			(conn CX CX ==> F7BMUX S0)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D5LUT A1)
			(conn D1 D1 ==> D6LUT A1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D5LUT A2)
			(conn D2 D2 ==> D6LUT A2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D5LUT A3)
			(conn D3 D3 ==> D6LUT A3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D5LUT A4)
			(conn D4 D4 ==> D6LUT A4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D5LUT A5)
			(conn D5 D5 ==> D6LUT A5)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6LUT A6)
		)
		(element DCY0 3
			(pin DX input)
			(pin O5 input)
			(pin OUT output)
			(cfg DX O5)
			(conn DCY0 OUT ==> CARRY4 DI3)
			(conn DCY0 DX <== DX DX)
			(conn DCY0 O5 <== D5LUT O5)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> DCY0 DX)
			(conn DX DX ==> DFFMUX DX)
		)
		(element PRECYINIT 4
			(pin 0 input)
			(pin 1 input)
			(pin AX input)
			(pin OUT output)
			(cfg 0 1 AX)
			(conn PRECYINIT OUT ==> CARRY4 CYINIT)
			(conn PRECYINIT 0 <== CYINITGND 0)
			(conn PRECYINIT 1 <== CYINITVCC 1)
			(conn PRECYINIT AX <== AX AX)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> AFF SR)
			(conn SRUSED OUT ==> A5FF SR)
			(conn SRUSED OUT ==> BFF SR)
			(conn SRUSED OUT ==> B5FF SR)
			(conn SRUSED OUT ==> CFF SR)
			(conn SRUSED OUT ==> C5FF SR)
			(conn SRUSED OUT ==> DFF SR)
			(conn SRUSED OUT ==> D5FF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element DOUTMUX 6
			(pin O6 input)
			(pin O5 input)
			(pin D5Q input)
			(pin OUT output)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 D5Q CY XOR)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX O6 <== D6LUT O6)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX D5Q <== D5FF Q)
			(conn DOUTMUX CY <== CARRY4 CO3)
			(conn DOUTMUX XOR <== CARRY4 O3)
		)
		(element DFFMUX 6
			(pin O6 input)
			(pin O5 input)
			(pin DX input)
			(pin XOR input)
			(pin CY input)
			(pin OUT output)
			(cfg O6 O5 DX XOR CY)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX O6 <== D6LUT O6)
			(conn DFFMUX O5 <== D5LUT O5)
			(conn DFFMUX DX <== DX DX)
			(conn DFFMUX XOR <== CARRY4 O3)
			(conn DFFMUX CY <== CARRY4 CO3)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element AFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn AFF Q ==> AQ AQ)
			(conn AFF SR <== SRUSED OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF CE <== CEUSED OUT)
			(conn AFF CK <== CLKINV OUT)
		)
		(element AFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn A5FF Q ==> AOUTMUX A5Q)
			(conn A5FF SR <== SRUSED OUT)
			(conn A5FF D <== A5LUT O5)
			(conn A5FF CE <== CEUSED OUT)
			(conn A5FF CK <== CLKINV OUT)
		)
		(element A5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element BFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn BFF Q ==> BQ BQ)
			(conn BFF SR <== SRUSED OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF CE <== CEUSED OUT)
			(conn BFF CK <== CLKINV OUT)
		)
		(element BFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element B5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn B5FF Q ==> BOUTMUX B5Q)
			(conn B5FF SR <== SRUSED OUT)
			(conn B5FF D <== B5LUT O5)
			(conn B5FF CE <== CEUSED OUT)
			(conn B5FF CK <== CLKINV OUT)
		)
		(element B5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element CFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn CFF Q ==> CQ CQ)
			(conn CFF SR <== SRUSED OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF CE <== CEUSED OUT)
			(conn CFF CK <== CLKINV OUT)
		)
		(element CFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element C5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn C5FF Q ==> COUTMUX C5Q)
			(conn C5FF SR <== SRUSED OUT)
			(conn C5FF D <== C5LUT O5)
			(conn C5FF CE <== CEUSED OUT)
			(conn C5FF CK <== CLKINV OUT)
		)
		(element C5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element DFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn DFF Q ==> DQ DQ)
			(conn DFF SR <== SRUSED OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF CE <== CEUSED OUT)
			(conn DFF CK <== CLKINV OUT)
		)
		(element DFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element D5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn D5FF Q ==> DOUTMUX D5Q)
			(conn D5FF SR <== SRUSED OUT)
			(conn D5FF D <== D5LUT O5)
			(conn D5FF CE <== CEUSED OUT)
			(conn D5FF CK <== CLKINV OUT)
		)
		(element D5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn A5LUT O5 ==> ACY0 O5)
			(conn A5LUT O5 ==> AFFMUX O5)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> A5FF D)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
		)
		(element A6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT O6 ==> CARRY4 S0)
			(conn A6LUT O6 ==> F7AMUX 1)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
		)
		(element B5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn B5LUT O5 ==> BCY0 O5)
			(conn B5LUT O5 ==> BFFMUX O5)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> B5FF D)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
		)
		(element B6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT O6 ==> CARRY4 S1)
			(conn B6LUT O6 ==> F7AMUX 0)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
		)
		(element C5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn C5LUT O5 ==> CCY0 O5)
			(conn C5LUT O5 ==> CFFMUX O5)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> C5FF D)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
		)
		(element C6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT O6 ==> CARRY4 S2)
			(conn C6LUT O6 ==> F7BMUX 1)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
		)
		(element D5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn D5LUT O5 ==> DCY0 O5)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> DFFMUX O5)
			(conn D5LUT O5 ==> D5FF D)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
		)
		(element D6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> CARRY4 S3)
			(conn D6LUT O6 ==> F7BMUX 0)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
		)
		(element CARRY4 18 # BEL
			(pin DI0 input)
			(pin S0 input)
			(pin DI1 input)
			(pin S1 input)
			(pin DI2 input)
			(pin S2 input)
			(pin DI3 input)
			(pin S3 input)
			(pin O0 output)
			(pin CO0 output)
			(pin O1 output)
			(pin CO1 output)
			(pin O2 output)
			(pin CO2 output)
			(pin O3 output)
			(pin CO3 output)
			(pin CYINIT input)
			(pin CIN input)
			(conn CARRY4 O0 ==> AFFMUX XOR)
			(conn CARRY4 O0 ==> AOUTMUX XOR)
			(conn CARRY4 CO0 ==> AFFMUX CY)
			(conn CARRY4 CO0 ==> AOUTMUX CY)
			(conn CARRY4 O1 ==> BFFMUX XOR)
			(conn CARRY4 O1 ==> BOUTMUX XOR)
			(conn CARRY4 CO1 ==> BFFMUX CY)
			(conn CARRY4 CO1 ==> BOUTMUX CY)
			(conn CARRY4 O2 ==> CFFMUX XOR)
			(conn CARRY4 O2 ==> COUTMUX XOR)
			(conn CARRY4 CO2 ==> CFFMUX CY)
			(conn CARRY4 CO2 ==> COUTMUX CY)
			(conn CARRY4 O3 ==> DOUTMUX XOR)
			(conn CARRY4 O3 ==> DFFMUX XOR)
			(conn CARRY4 CO3 ==> COUTUSED 0)
			(conn CARRY4 CO3 ==> DOUTMUX CY)
			(conn CARRY4 CO3 ==> DFFMUX CY)
			(conn CARRY4 DI0 <== ACY0 OUT)
			(conn CARRY4 S0 <== A6LUT O6)
			(conn CARRY4 DI1 <== BCY0 OUT)
			(conn CARRY4 S1 <== B6LUT O6)
			(conn CARRY4 DI2 <== CCY0 OUT)
			(conn CARRY4 S2 <== C6LUT O6)
			(conn CARRY4 DI3 <== DCY0 OUT)
			(conn CARRY4 S3 <== D6LUT O6)
			(conn CARRY4 CYINIT <== PRECYINIT OUT)
			(conn CARRY4 CIN <== CIN CIN)
		)
		(element CYINITGND 1 # BEL
			(pin 0 output)
			(conn CYINITGND 0 ==> PRECYINIT 0)
		)
		(element CYINITVCC 1 # BEL
			(pin 1 output)
			(conn CYINITVCC 1 ==> PRECYINIT 1)
		)
		(element F7AMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7AMUX OUT ==> AFFMUX F7)
			(conn F7AMUX OUT ==> AOUTMUX F7)
			(conn F7AMUX OUT ==> F8MUX 1)
			(conn F7AMUX 1 <== A6LUT O6)
			(conn F7AMUX 0 <== B6LUT O6)
			(conn F7AMUX S0 <== AX AX)
		)
		(element F7BMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7BMUX OUT ==> CFFMUX F7)
			(conn F7BMUX OUT ==> COUTMUX F7)
			(conn F7BMUX OUT ==> F8MUX 0)
			(conn F7BMUX 1 <== C6LUT O6)
			(conn F7BMUX 0 <== D6LUT O6)
			(conn F7BMUX S0 <== CX CX)
		)
		(element F8MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F8MUX OUT ==> BFFMUX F8)
			(conn F8MUX OUT ==> BOUTMUX F8)
			(conn F8MUX 1 <== F7AMUX OUT)
			(conn F8MUX 0 <== F7BMUX OUT)
			(conn F8MUX S0 <== BX BX)
		)
	)
	(primitive_def SLICEM 50 116
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin CIN CIN input)
		(pin COUT COUT output)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(pin WE WE input)
		(pin AI AI input)
		(pin BI BI input)
		(pin CI CI input)
		(pin DI DI input)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A5LUT A1)
			(conn A1 A1 ==> A6LUT A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A5LUT A2)
			(conn A2 A2 ==> A6LUT A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A5LUT A3)
			(conn A3 A3 ==> A6LUT A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A5LUT A4)
			(conn A4 A4 ==> A6LUT A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A5LUT A5)
			(conn A5 A5 ==> A6LUT A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element ACY0 3
			(pin AX input)
			(pin O5 input)
			(pin OUT output)
			(cfg AX O5)
			(conn ACY0 OUT ==> CARRY4 DI0)
			(conn ACY0 AX <== AX AX)
			(conn ACY0 O5 <== A5LUT O5)
		)
		(element ADI1MUX 4
			(pin AX input)
			(pin BDI1 input)
			(pin BMC31 input)
			(pin OUT output)
			(cfg AX BDI1 BMC31)
			(conn ADI1MUX OUT ==> A5LUT DI1)
			(conn ADI1MUX OUT ==> A6LUT DI1)
			(conn ADI1MUX AX <== AX AX)
			(conn ADI1MUX BDI1 <== BDI1MUX OUT)
			(conn ADI1MUX BMC31 <== B6LUT MC31)
		)
		(element AFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin AX input)
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 AX F7 CY XOR)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX O6 <== A6LUT O6)
			(conn AFFMUX O5 <== A5LUT O5)
			(conn AFFMUX AX <== AX AX)
			(conn AFFMUX F7 <== F7AMUX OUT)
			(conn AFFMUX CY <== CARRY4 CO0)
			(conn AFFMUX XOR <== CARRY4 O0)
		)
		(element AI 1
			(pin AI output)
			(conn AI AI ==> A6LUT DI2)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AOUTMUX 7
			(pin OUT output)
			(pin A5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(cfg A5Q O5 O6 XOR CY F7)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX A5Q <== A5FF Q)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX O6 <== A6LUT O6)
			(conn AOUTMUX XOR <== CARRY4 O0)
			(conn AOUTMUX CY <== CARRY4 CO0)
			(conn AOUTMUX F7 <== F7AMUX OUT)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> ACY0 AX)
			(conn AX AX ==> ADI1MUX AX)
			(conn AX AX ==> AFFMUX AX)
			(conn AX AX ==> PRECYINIT AX)
			(conn AX AX ==> F7AMUX S0)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B5LUT A1)
			(conn B1 B1 ==> B6LUT A1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B5LUT A2)
			(conn B2 B2 ==> B6LUT A2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B5LUT A3)
			(conn B3 B3 ==> B6LUT A3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B5LUT A4)
			(conn B4 B4 ==> B6LUT A4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B5LUT A5)
			(conn B5 B5 ==> B6LUT A5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element BCY0 3
			(pin BX input)
			(pin O5 input)
			(pin OUT output)
			(cfg BX O5)
			(conn BCY0 OUT ==> CARRY4 DI1)
			(conn BCY0 BX <== BX BX)
			(conn BCY0 O5 <== B5LUT O5)
		)
		(element BDI1MUX 4
			(pin BX input)
			(pin DX input)
			(pin CMC31 input)
			(pin OUT output)
			(cfg BX DX CMC31)
			(conn BDI1MUX OUT ==> ADI1MUX BDI1)
			(conn BDI1MUX OUT ==> B5LUT DI1)
			(conn BDI1MUX OUT ==> B6LUT DI1)
			(conn BDI1MUX BX <== BX BX)
			(conn BDI1MUX DX <== DX DX)
			(conn BDI1MUX CMC31 <== C6LUT MC31)
		)
		(element BFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin BX input)
			(pin OUT output)
			(pin F8 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 BX F8 CY XOR)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX O6 <== B6LUT O6)
			(conn BFFMUX O5 <== B5LUT O5)
			(conn BFFMUX BX <== BX BX)
			(conn BFFMUX F8 <== F8MUX OUT)
			(conn BFFMUX CY <== CARRY4 CO1)
			(conn BFFMUX XOR <== CARRY4 O1)
		)
		(element BI 1
			(pin BI output)
			(conn BI BI ==> B6LUT DI2)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BOUTMUX 7
			(pin OUT output)
			(pin B5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F8 input)
			(cfg B5Q O5 O6 XOR CY F8)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX B5Q <== B5FF Q)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX O6 <== B6LUT O6)
			(conn BOUTMUX XOR <== CARRY4 O1)
			(conn BOUTMUX CY <== CARRY4 CO1)
			(conn BOUTMUX F8 <== F8MUX OUT)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BCY0 BX)
			(conn BX BX ==> BDI1MUX BX)
			(conn BX BX ==> BFFMUX BX)
			(conn BX BX ==> WA8USED 0)
			(conn BX BX ==> F8MUX S0)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C5LUT A1)
			(conn C1 C1 ==> C6LUT A1)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C5LUT A2)
			(conn C2 C2 ==> C6LUT A2)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C5LUT A3)
			(conn C3 C3 ==> C6LUT A3)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C5LUT A4)
			(conn C4 C4 ==> C6LUT A4)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C5LUT A5)
			(conn C5 C5 ==> C6LUT A5)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element CCY0 3
			(pin CX input)
			(pin O5 input)
			(pin OUT output)
			(cfg CX O5)
			(conn CCY0 OUT ==> CARRY4 DI2)
			(conn CCY0 CX <== CX CX)
			(conn CCY0 O5 <== C5LUT O5)
		)
		(element CDI1MUX 4
			(pin CX input)
			(pin DX input)
			(pin DMC31 input)
			(pin OUT output)
			(cfg CX DX DMC31)
			(conn CDI1MUX OUT ==> C5LUT DI1)
			(conn CDI1MUX OUT ==> C6LUT DI1)
			(conn CDI1MUX CX <== CX CX)
			(conn CDI1MUX DX <== DX DX)
			(conn CDI1MUX DMC31 <== D6LUT MC31)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSED 0)
			(conn CE CE ==> WEMUX CE)
		)
		(element CEUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CEUSED OUT ==> AFF CE)
			(conn CEUSED OUT ==> A5FF CE)
			(conn CEUSED OUT ==> BFF CE)
			(conn CEUSED OUT ==> B5FF CE)
			(conn CEUSED OUT ==> CFF CE)
			(conn CEUSED OUT ==> C5FF CE)
			(conn CEUSED OUT ==> DFF CE)
			(conn CEUSED OUT ==> D5FF CE)
			(conn CEUSED 0 <== CE CE)
		)
		(element CFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin CX input)
			(pin OUT output)
			(pin F7 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 CX F7 CY XOR)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX O6 <== C6LUT O6)
			(conn CFFMUX O5 <== C5LUT O5)
			(conn CFFMUX CX <== CX CX)
			(conn CFFMUX F7 <== F7BMUX OUT)
			(conn CFFMUX CY <== CARRY4 CO2)
			(conn CFFMUX XOR <== CARRY4 O2)
		)
		(element CI 1
			(pin CI output)
			(conn CI CI ==> C6LUT DI2)
		)
		(element CIN 1
			(pin CIN output)
			(conn CIN CIN ==> CARRY4 CIN)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV OUT ==> A5FF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> B5FF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> C5FF CK)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> D5FF CK)
			(conn CLKINV OUT ==> A5LUT CLK)
			(conn CLKINV OUT ==> A6LUT CLK)
			(conn CLKINV OUT ==> B5LUT CLK)
			(conn CLKINV OUT ==> B6LUT CLK)
			(conn CLKINV OUT ==> C5LUT CLK)
			(conn CLKINV OUT ==> C6LUT CLK)
			(conn CLKINV OUT ==> D5LUT CLK)
			(conn CLKINV OUT ==> D6LUT CLK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element COUT 1
			(pin COUT input)
			(conn COUT COUT <== COUTUSED OUT)
		)
		(element COUTMUX 7
			(pin OUT output)
			(pin C5Q input)
			(pin O5 input)
			(pin O6 input)
			(pin XOR input)
			(pin CY input)
			(pin F7 input)
			(cfg C5Q O5 O6 XOR CY F7)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX C5Q <== C5FF Q)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX O6 <== C6LUT O6)
			(conn COUTMUX XOR <== CARRY4 O2)
			(conn COUTMUX CY <== CARRY4 CO2)
			(conn COUTMUX F7 <== F7BMUX OUT)
		)
		(element COUTUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn COUTUSED OUT ==> COUT COUT)
			(conn COUTUSED 0 <== CARRY4 CO3)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element CUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> CCY0 CX)
			(conn CX CX ==> CDI1MUX CX)
			(conn CX CX ==> CFFMUX CX)
			(conn CX CX ==> WA7USED 0)
			(conn CX CX ==> F7BMUX S0)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> A5LUT WA1)
			(conn D1 D1 ==> A6LUT WA1)
			(conn D1 D1 ==> B5LUT WA1)
			(conn D1 D1 ==> B6LUT WA1)
			(conn D1 D1 ==> C5LUT WA1)
			(conn D1 D1 ==> C6LUT WA1)
			(conn D1 D1 ==> D5LUT A1)
			(conn D1 D1 ==> D5LUT WA1)
			(conn D1 D1 ==> D6LUT A1)
			(conn D1 D1 ==> D6LUT WA1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> A5LUT WA2)
			(conn D2 D2 ==> A6LUT WA2)
			(conn D2 D2 ==> B5LUT WA2)
			(conn D2 D2 ==> B6LUT WA2)
			(conn D2 D2 ==> C5LUT WA2)
			(conn D2 D2 ==> C6LUT WA2)
			(conn D2 D2 ==> D5LUT A2)
			(conn D2 D2 ==> D5LUT WA2)
			(conn D2 D2 ==> D6LUT A2)
			(conn D2 D2 ==> D6LUT WA2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> A5LUT WA3)
			(conn D3 D3 ==> A6LUT WA3)
			(conn D3 D3 ==> B5LUT WA3)
			(conn D3 D3 ==> B6LUT WA3)
			(conn D3 D3 ==> C5LUT WA3)
			(conn D3 D3 ==> C6LUT WA3)
			(conn D3 D3 ==> D5LUT A3)
			(conn D3 D3 ==> D5LUT WA3)
			(conn D3 D3 ==> D6LUT A3)
			(conn D3 D3 ==> D6LUT WA3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> A5LUT WA4)
			(conn D4 D4 ==> A6LUT WA4)
			(conn D4 D4 ==> B5LUT WA4)
			(conn D4 D4 ==> B6LUT WA4)
			(conn D4 D4 ==> C5LUT WA4)
			(conn D4 D4 ==> C6LUT WA4)
			(conn D4 D4 ==> D5LUT A4)
			(conn D4 D4 ==> D5LUT WA4)
			(conn D4 D4 ==> D6LUT A4)
			(conn D4 D4 ==> D6LUT WA4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> A5LUT WA5)
			(conn D5 D5 ==> A6LUT WA5)
			(conn D5 D5 ==> B5LUT WA5)
			(conn D5 D5 ==> B6LUT WA5)
			(conn D5 D5 ==> C5LUT WA5)
			(conn D5 D5 ==> C6LUT WA5)
			(conn D5 D5 ==> D5LUT A5)
			(conn D5 D5 ==> D5LUT WA5)
			(conn D5 D5 ==> D6LUT A5)
			(conn D5 D5 ==> D6LUT WA5)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> A6LUT WA6)
			(conn D6 D6 ==> B6LUT WA6)
			(conn D6 D6 ==> C6LUT WA6)
			(conn D6 D6 ==> D6LUT A6)
			(conn D6 D6 ==> D6LUT WA6)
		)
		(element DCY0 3
			(pin DX input)
			(pin O5 input)
			(pin OUT output)
			(cfg DX O5)
			(conn DCY0 OUT ==> CARRY4 DI3)
			(conn DCY0 DX <== DX DX)
			(conn DCY0 O5 <== D5LUT O5)
		)
		(element DFFMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin DX input)
			(pin OUT output)
			(pin MC31 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 DX MC31 CY XOR)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX O6 <== D6LUT O6)
			(conn DFFMUX O5 <== D5LUT O5)
			(conn DFFMUX DX <== DX DX)
			(conn DFFMUX MC31 <== A6LUT MC31)
			(conn DFFMUX CY <== CARRY4 CO3)
			(conn DFFMUX XOR <== CARRY4 O3)
		)
		(element DI 1
			(pin DI output)
			(conn DI DI ==> D6LUT DI2)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DOUTMUX 7
			(pin O6 input)
			(pin O5 input)
			(pin D5Q input)
			(pin OUT output)
			(pin MC31 input)
			(pin CY input)
			(pin XOR input)
			(cfg O6 O5 D5Q MC31 CY XOR)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX O6 <== D6LUT O6)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX D5Q <== D5FF Q)
			(conn DOUTMUX MC31 <== A6LUT MC31)
			(conn DOUTMUX CY <== CARRY4 CO3)
			(conn DOUTMUX XOR <== CARRY4 O3)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> BDI1MUX DX)
			(conn DX DX ==> CDI1MUX DX)
			(conn DX DX ==> DCY0 DX)
			(conn DX DX ==> DFFMUX DX)
			(conn DX DX ==> D5LUT DI1)
			(conn DX DX ==> D6LUT DI1)
		)
		(element PRECYINIT 4
			(pin 0 input)
			(pin 1 input)
			(pin AX input)
			(pin OUT output)
			(cfg 0 1 AX)
			(conn PRECYINIT OUT ==> CARRY4 CYINIT)
			(conn PRECYINIT 0 <== CYINITGND 0)
			(conn PRECYINIT 1 <== CYINITVCC 1)
			(conn PRECYINIT AX <== AX AX)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> AFF SR)
			(conn SRUSED OUT ==> A5FF SR)
			(conn SRUSED OUT ==> BFF SR)
			(conn SRUSED OUT ==> B5FF SR)
			(conn SRUSED OUT ==> CFF SR)
			(conn SRUSED OUT ==> C5FF SR)
			(conn SRUSED OUT ==> DFF SR)
			(conn SRUSED OUT ==> D5FF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element WA7USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WA7USED OUT ==> A6LUT WA7)
			(conn WA7USED OUT ==> B6LUT WA7)
			(conn WA7USED OUT ==> C6LUT WA7)
			(conn WA7USED OUT ==> D6LUT WA7)
			(conn WA7USED 0 <== CX CX)
		)
		(element WA8USED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn WA8USED OUT ==> A6LUT WA8)
			(conn WA8USED OUT ==> B6LUT WA8)
			(conn WA8USED OUT ==> C6LUT WA8)
			(conn WA8USED OUT ==> D6LUT WA8)
			(conn WA8USED 0 <== BX BX)
		)
		(element WE 1
			(pin WE output)
			(conn WE WE ==> WEMUX WE)
		)
		(element WEMUX 3
			(pin WE input)
			(pin CE input)
			(pin OUT output)
			(cfg WE CE)
			(conn WEMUX OUT ==> A5LUT WE)
			(conn WEMUX OUT ==> A6LUT WE)
			(conn WEMUX OUT ==> B5LUT WE)
			(conn WEMUX OUT ==> B6LUT WE)
			(conn WEMUX OUT ==> C5LUT WE)
			(conn WEMUX OUT ==> C6LUT WE)
			(conn WEMUX OUT ==> D5LUT WE)
			(conn WEMUX OUT ==> D6LUT WE)
			(conn WEMUX WE <== WE WE)
			(conn WEMUX CE <== CE CE)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element AFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn AFF Q ==> AQ AQ)
			(conn AFF SR <== SRUSED OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF CE <== CEUSED OUT)
			(conn AFF CK <== CLKINV OUT)
		)
		(element AFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn A5FF Q ==> AOUTMUX A5Q)
			(conn A5FF SR <== SRUSED OUT)
			(conn A5FF D <== A5LUT O5)
			(conn A5FF CE <== CEUSED OUT)
			(conn A5FF CK <== CLKINV OUT)
		)
		(element A5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element BFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn BFF Q ==> BQ BQ)
			(conn BFF SR <== SRUSED OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF CE <== CEUSED OUT)
			(conn BFF CK <== CLKINV OUT)
		)
		(element BFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element B5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn B5FF Q ==> BOUTMUX B5Q)
			(conn B5FF SR <== SRUSED OUT)
			(conn B5FF D <== B5LUT O5)
			(conn B5FF CE <== CEUSED OUT)
			(conn B5FF CK <== CLKINV OUT)
		)
		(element B5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element CFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn CFF Q ==> CQ CQ)
			(conn CFF SR <== SRUSED OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF CE <== CEUSED OUT)
			(conn CFF CK <== CLKINV OUT)
		)
		(element CFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element C5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn C5FF Q ==> COUTMUX C5Q)
			(conn C5FF SR <== SRUSED OUT)
			(conn C5FF D <== C5LUT O5)
			(conn C5FF CE <== CEUSED OUT)
			(conn C5FF CK <== CLKINV OUT)
		)
		(element C5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element DFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn DFF Q ==> DQ DQ)
			(conn DFF SR <== SRUSED OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF CE <== CEUSED OUT)
			(conn DFF CK <== CLKINV OUT)
		)
		(element DFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element D5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn D5FF Q ==> DOUTMUX D5Q)
			(conn D5FF SR <== SRUSED OUT)
			(conn D5FF D <== D5LUT O5)
			(conn D5FF CE <== CEUSED OUT)
			(conn D5FF CK <== CLKINV OUT)
		)
		(element D5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn A5LUT O5 ==> ACY0 O5)
			(conn A5LUT O5 ==> AFFMUX O5)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> A5FF D)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
			(conn A5LUT WE <== WEMUX OUT)
			(conn A5LUT WA5 <== D5 D5)
			(conn A5LUT WA4 <== D4 D4)
			(conn A5LUT WA3 <== D3 D3)
			(conn A5LUT WA2 <== D2 D2)
			(conn A5LUT WA1 <== D1 D1)
			(conn A5LUT DI1 <== ADI1MUX OUT)
			(conn A5LUT CLK <== CLKINV OUT)
		)
		(element A5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element A6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT O6 ==> CARRY4 S0)
			(conn A6LUT O6 ==> F7AMUX 1)
			(conn A6LUT MC31 ==> DFFMUX MC31)
			(conn A6LUT MC31 ==> DOUTMUX MC31)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
			(conn A6LUT WE <== WEMUX OUT)
			(conn A6LUT WA8 <== WA8USED OUT)
			(conn A6LUT WA7 <== WA7USED OUT)
			(conn A6LUT WA6 <== D6 D6)
			(conn A6LUT WA5 <== D5 D5)
			(conn A6LUT WA4 <== D4 D4)
			(conn A6LUT WA3 <== D3 D3)
			(conn A6LUT WA2 <== D2 D2)
			(conn A6LUT WA1 <== D1 D1)
			(conn A6LUT DI2 <== AI AI)
			(conn A6LUT DI1 <== ADI1MUX OUT)
			(conn A6LUT CLK <== CLKINV OUT)
		)
		(element A6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element B5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn B5LUT O5 ==> BCY0 O5)
			(conn B5LUT O5 ==> BFFMUX O5)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> B5FF D)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
			(conn B5LUT WE <== WEMUX OUT)
			(conn B5LUT WA5 <== D5 D5)
			(conn B5LUT WA4 <== D4 D4)
			(conn B5LUT WA3 <== D3 D3)
			(conn B5LUT WA2 <== D2 D2)
			(conn B5LUT WA1 <== D1 D1)
			(conn B5LUT DI1 <== BDI1MUX OUT)
			(conn B5LUT CLK <== CLKINV OUT)
		)
		(element B5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element B6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT O6 ==> CARRY4 S1)
			(conn B6LUT O6 ==> F7AMUX 0)
			(conn B6LUT MC31 ==> ADI1MUX BMC31)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
			(conn B6LUT WE <== WEMUX OUT)
			(conn B6LUT WA8 <== WA8USED OUT)
			(conn B6LUT WA7 <== WA7USED OUT)
			(conn B6LUT WA6 <== D6 D6)
			(conn B6LUT WA5 <== D5 D5)
			(conn B6LUT WA4 <== D4 D4)
			(conn B6LUT WA3 <== D3 D3)
			(conn B6LUT WA2 <== D2 D2)
			(conn B6LUT WA1 <== D1 D1)
			(conn B6LUT DI2 <== BI BI)
			(conn B6LUT DI1 <== BDI1MUX OUT)
			(conn B6LUT CLK <== CLKINV OUT)
		)
		(element B6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element C5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn C5LUT O5 ==> CCY0 O5)
			(conn C5LUT O5 ==> CFFMUX O5)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> C5FF D)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
			(conn C5LUT WE <== WEMUX OUT)
			(conn C5LUT WA5 <== D5 D5)
			(conn C5LUT WA4 <== D4 D4)
			(conn C5LUT WA3 <== D3 D3)
			(conn C5LUT WA2 <== D2 D2)
			(conn C5LUT WA1 <== D1 D1)
			(conn C5LUT DI1 <== CDI1MUX OUT)
			(conn C5LUT CLK <== CLKINV OUT)
		)
		(element C5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element C6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT O6 ==> CARRY4 S2)
			(conn C6LUT O6 ==> F7BMUX 1)
			(conn C6LUT MC31 ==> BDI1MUX CMC31)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
			(conn C6LUT WE <== WEMUX OUT)
			(conn C6LUT WA8 <== WA8USED OUT)
			(conn C6LUT WA7 <== WA7USED OUT)
			(conn C6LUT WA6 <== D6 D6)
			(conn C6LUT WA5 <== D5 D5)
			(conn C6LUT WA4 <== D4 D4)
			(conn C6LUT WA3 <== D3 D3)
			(conn C6LUT WA2 <== D2 D2)
			(conn C6LUT WA1 <== D1 D1)
			(conn C6LUT DI2 <== CI CI)
			(conn C6LUT DI1 <== CDI1MUX OUT)
			(conn C6LUT CLK <== CLKINV OUT)
		)
		(element C6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element D5LUT 14 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(pin WE input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn D5LUT O5 ==> DCY0 O5)
			(conn D5LUT O5 ==> DFFMUX O5)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> D5FF D)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
			(conn D5LUT WE <== WEMUX OUT)
			(conn D5LUT WA5 <== D5 D5)
			(conn D5LUT WA4 <== D4 D4)
			(conn D5LUT WA3 <== D3 D3)
			(conn D5LUT WA2 <== D2 D2)
			(conn D5LUT WA1 <== D1 D1)
			(conn D5LUT DI1 <== DX DX)
			(conn D5LUT CLK <== CLKINV OUT)
		)
		(element D5RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SRL16)
		)
		(element D6LUT 20 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(pin WE input)
			(pin WA8 input)
			(pin WA7 input)
			(pin WA6 input)
			(pin WA5 input)
			(pin WA4 input)
			(pin WA3 input)
			(pin WA2 input)
			(pin WA1 input)
			(pin MC31 output)
			(pin DI2 input)
			(pin DI1 input)
			(pin CLK input)
			(cfg #RAM:<eqn> #ROM:<eqn> #LUT:<eqn>)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT O6 ==> CARRY4 S3)
			(conn D6LUT O6 ==> F7BMUX 0)
			(conn D6LUT MC31 ==> CDI1MUX DMC31)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
			(conn D6LUT WE <== WEMUX OUT)
			(conn D6LUT WA8 <== WA8USED OUT)
			(conn D6LUT WA7 <== WA7USED OUT)
			(conn D6LUT WA6 <== D6 D6)
			(conn D6LUT WA5 <== D5 D5)
			(conn D6LUT WA4 <== D4 D4)
			(conn D6LUT WA3 <== D3 D3)
			(conn D6LUT WA2 <== D2 D2)
			(conn D6LUT WA1 <== D1 D1)
			(conn D6LUT DI2 <== DI DI)
			(conn D6LUT DI1 <== DX DX)
			(conn D6LUT CLK <== CLKINV OUT)
		)
		(element D6RAMMODE 0
			(cfg SPRAM32 SRL32 DPRAM32 SPRAM64 DPRAM64 SRL16)
		)
		(element CARRY4 18 # BEL
			(pin DI0 input)
			(pin S0 input)
			(pin DI1 input)
			(pin S1 input)
			(pin DI2 input)
			(pin S2 input)
			(pin DI3 input)
			(pin S3 input)
			(pin O0 output)
			(pin CO0 output)
			(pin O1 output)
			(pin CO1 output)
			(pin O2 output)
			(pin CO2 output)
			(pin O3 output)
			(pin CO3 output)
			(pin CYINIT input)
			(pin CIN input)
			(conn CARRY4 O0 ==> AFFMUX XOR)
			(conn CARRY4 O0 ==> AOUTMUX XOR)
			(conn CARRY4 CO0 ==> AFFMUX CY)
			(conn CARRY4 CO0 ==> AOUTMUX CY)
			(conn CARRY4 O1 ==> BFFMUX XOR)
			(conn CARRY4 O1 ==> BOUTMUX XOR)
			(conn CARRY4 CO1 ==> BFFMUX CY)
			(conn CARRY4 CO1 ==> BOUTMUX CY)
			(conn CARRY4 O2 ==> CFFMUX XOR)
			(conn CARRY4 O2 ==> COUTMUX XOR)
			(conn CARRY4 CO2 ==> CFFMUX CY)
			(conn CARRY4 CO2 ==> COUTMUX CY)
			(conn CARRY4 O3 ==> DFFMUX XOR)
			(conn CARRY4 O3 ==> DOUTMUX XOR)
			(conn CARRY4 CO3 ==> COUTUSED 0)
			(conn CARRY4 CO3 ==> DFFMUX CY)
			(conn CARRY4 CO3 ==> DOUTMUX CY)
			(conn CARRY4 DI0 <== ACY0 OUT)
			(conn CARRY4 S0 <== A6LUT O6)
			(conn CARRY4 DI1 <== BCY0 OUT)
			(conn CARRY4 S1 <== B6LUT O6)
			(conn CARRY4 DI2 <== CCY0 OUT)
			(conn CARRY4 S2 <== C6LUT O6)
			(conn CARRY4 DI3 <== DCY0 OUT)
			(conn CARRY4 S3 <== D6LUT O6)
			(conn CARRY4 CYINIT <== PRECYINIT OUT)
			(conn CARRY4 CIN <== CIN CIN)
		)
		(element CYINITGND 1 # BEL
			(pin 0 output)
			(conn CYINITGND 0 ==> PRECYINIT 0)
		)
		(element CYINITVCC 1 # BEL
			(pin 1 output)
			(conn CYINITVCC 1 ==> PRECYINIT 1)
		)
		(element F7AMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7AMUX OUT ==> AFFMUX F7)
			(conn F7AMUX OUT ==> AOUTMUX F7)
			(conn F7AMUX OUT ==> F8MUX 1)
			(conn F7AMUX 1 <== A6LUT O6)
			(conn F7AMUX 0 <== B6LUT O6)
			(conn F7AMUX S0 <== AX AX)
		)
		(element F7BMUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F7BMUX OUT ==> CFFMUX F7)
			(conn F7BMUX OUT ==> COUTMUX F7)
			(conn F7BMUX OUT ==> F8MUX 0)
			(conn F7BMUX 1 <== C6LUT O6)
			(conn F7BMUX 0 <== D6LUT O6)
			(conn F7BMUX S0 <== CX CX)
		)
		(element F8MUX 4 # BEL
			(pin 1 input)
			(pin 0 input)
			(pin OUT output)
			(pin S0 input)
			(conn F8MUX OUT ==> BFFMUX F8)
			(conn F8MUX OUT ==> BOUTMUX F8)
			(conn F8MUX 1 <== F7AMUX OUT)
			(conn F8MUX 0 <== F7BMUX OUT)
			(conn F8MUX S0 <== BX BX)
		)
	)
	(primitive_def SLICEX 43 83
		(pin A1 A1 input)
		(pin A2 A2 input)
		(pin A3 A3 input)
		(pin A4 A4 input)
		(pin A5 A5 input)
		(pin A6 A6 input)
		(pin AX AX input)
		(pin B1 B1 input)
		(pin B2 B2 input)
		(pin B3 B3 input)
		(pin B4 B4 input)
		(pin B5 B5 input)
		(pin B6 B6 input)
		(pin BX BX input)
		(pin C1 C1 input)
		(pin C2 C2 input)
		(pin C3 C3 input)
		(pin C4 C4 input)
		(pin C5 C5 input)
		(pin C6 C6 input)
		(pin CX CX input)
		(pin D1 D1 input)
		(pin D2 D2 input)
		(pin D3 D3 input)
		(pin D4 D4 input)
		(pin D5 D5 input)
		(pin D6 D6 input)
		(pin DX DX input)
		(pin CLK CLK input)
		(pin CE CE input)
		(pin SR SR input)
		(pin A A output)
		(pin AMUX AMUX output)
		(pin AQ AQ output)
		(pin B B output)
		(pin BMUX BMUX output)
		(pin BQ BQ output)
		(pin C C output)
		(pin CMUX CMUX output)
		(pin CQ CQ output)
		(pin D D output)
		(pin DMUX DMUX output)
		(pin DQ DQ output)
		(element AFFMUX 3
			(pin O6 input)
			(pin AX input)
			(pin OUT output)
			(cfg O6 AX)
			(conn AFFMUX OUT ==> AFF D)
			(conn AFFMUX O6 <== A6LUT O6)
			(conn AFFMUX AX <== AX AX)
		)
		(element AOUTMUX 4
			(pin OUT output)
			(pin A5Q input)
			(pin O5 input)
			(pin O6 input)
			(cfg A5Q O5 O6)
			(conn AOUTMUX OUT ==> AMUX AMUX)
			(conn AOUTMUX A5Q <== A5FF Q)
			(conn AOUTMUX O5 <== A5LUT O5)
			(conn AOUTMUX O6 <== A6LUT O6)
		)
		(element BFFMUX 3
			(pin O6 input)
			(pin BX input)
			(pin OUT output)
			(cfg O6 BX)
			(conn BFFMUX OUT ==> BFF D)
			(conn BFFMUX O6 <== B6LUT O6)
			(conn BFFMUX BX <== BX BX)
		)
		(element BOUTMUX 4
			(pin OUT output)
			(pin B5Q input)
			(pin O5 input)
			(pin O6 input)
			(cfg B5Q O5 O6)
			(conn BOUTMUX OUT ==> BMUX BMUX)
			(conn BOUTMUX B5Q <== B5FF Q)
			(conn BOUTMUX O5 <== B5LUT O5)
			(conn BOUTMUX O6 <== B6LUT O6)
		)
		(element CFFMUX 3
			(pin O6 input)
			(pin CX input)
			(pin OUT output)
			(cfg O6 CX)
			(conn CFFMUX OUT ==> CFF D)
			(conn CFFMUX O6 <== C6LUT O6)
			(conn CFFMUX CX <== CX CX)
		)
		(element COUTMUX 4
			(pin OUT output)
			(pin C5Q input)
			(pin O5 input)
			(pin O6 input)
			(cfg C5Q O5 O6)
			(conn COUTMUX OUT ==> CMUX CMUX)
			(conn COUTMUX C5Q <== C5FF Q)
			(conn COUTMUX O5 <== C5LUT O5)
			(conn COUTMUX O6 <== C6LUT O6)
		)
		(element DFFMUX 3
			(pin O6 input)
			(pin DX input)
			(pin OUT output)
			(cfg O6 DX)
			(conn DFFMUX OUT ==> DFF D)
			(conn DFFMUX O6 <== D6LUT O6)
			(conn DFFMUX DX <== DX DX)
		)
		(element DOUTMUX 4
			(pin O6 input)
			(pin O5 input)
			(pin D5Q input)
			(pin OUT output)
			(cfg O6 O5 D5Q)
			(conn DOUTMUX OUT ==> DMUX DMUX)
			(conn DOUTMUX O6 <== D6LUT O6)
			(conn DOUTMUX O5 <== D5LUT O5)
			(conn DOUTMUX D5Q <== D5FF Q)
		)
		(element A 1
			(pin A input)
			(conn A A <== AUSED OUT)
		)
		(element A1 1
			(pin A1 output)
			(conn A1 A1 ==> A5LUT A1)
			(conn A1 A1 ==> A6LUT A1)
		)
		(element A2 1
			(pin A2 output)
			(conn A2 A2 ==> A5LUT A2)
			(conn A2 A2 ==> A6LUT A2)
		)
		(element A3 1
			(pin A3 output)
			(conn A3 A3 ==> A5LUT A3)
			(conn A3 A3 ==> A6LUT A3)
		)
		(element A4 1
			(pin A4 output)
			(conn A4 A4 ==> A5LUT A4)
			(conn A4 A4 ==> A6LUT A4)
		)
		(element A5 1
			(pin A5 output)
			(conn A5 A5 ==> A5LUT A5)
			(conn A5 A5 ==> A6LUT A5)
		)
		(element A6 1
			(pin A6 output)
			(conn A6 A6 ==> A6LUT A6)
		)
		(element AMUX 1
			(pin AMUX input)
			(conn AMUX AMUX <== AOUTMUX OUT)
		)
		(element AQ 1
			(pin AQ input)
			(conn AQ AQ <== AFF Q)
		)
		(element AUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn AUSED OUT ==> A A)
			(conn AUSED 0 <== A6LUT O6)
		)
		(element AX 1
			(pin AX output)
			(conn AX AX ==> AFFMUX AX)
		)
		(element B 1
			(pin B input)
			(conn B B <== BUSED OUT)
		)
		(element B1 1
			(pin B1 output)
			(conn B1 B1 ==> B5LUT A1)
			(conn B1 B1 ==> B6LUT A1)
		)
		(element B2 1
			(pin B2 output)
			(conn B2 B2 ==> B5LUT A2)
			(conn B2 B2 ==> B6LUT A2)
		)
		(element B3 1
			(pin B3 output)
			(conn B3 B3 ==> B5LUT A3)
			(conn B3 B3 ==> B6LUT A3)
		)
		(element B4 1
			(pin B4 output)
			(conn B4 B4 ==> B5LUT A4)
			(conn B4 B4 ==> B6LUT A4)
		)
		(element B5 1
			(pin B5 output)
			(conn B5 B5 ==> B5LUT A5)
			(conn B5 B5 ==> B6LUT A5)
		)
		(element B6 1
			(pin B6 output)
			(conn B6 B6 ==> B6LUT A6)
		)
		(element BMUX 1
			(pin BMUX input)
			(conn BMUX BMUX <== BOUTMUX OUT)
		)
		(element BQ 1
			(pin BQ input)
			(conn BQ BQ <== BFF Q)
		)
		(element BUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn BUSED OUT ==> B B)
			(conn BUSED 0 <== B6LUT O6)
		)
		(element BX 1
			(pin BX output)
			(conn BX BX ==> BFFMUX BX)
		)
		(element C 1
			(pin C input)
			(conn C C <== CUSED OUT)
		)
		(element C1 1
			(pin C1 output)
			(conn C1 C1 ==> C5LUT A1)
			(conn C1 C1 ==> C6LUT A1)
		)
		(element C2 1
			(pin C2 output)
			(conn C2 C2 ==> C5LUT A2)
			(conn C2 C2 ==> C6LUT A2)
		)
		(element C3 1
			(pin C3 output)
			(conn C3 C3 ==> C5LUT A3)
			(conn C3 C3 ==> C6LUT A3)
		)
		(element C4 1
			(pin C4 output)
			(conn C4 C4 ==> C5LUT A4)
			(conn C4 C4 ==> C6LUT A4)
		)
		(element C5 1
			(pin C5 output)
			(conn C5 C5 ==> C5LUT A5)
			(conn C5 C5 ==> C6LUT A5)
		)
		(element C6 1
			(pin C6 output)
			(conn C6 C6 ==> C6LUT A6)
		)
		(element CE 1
			(pin CE output)
			(conn CE CE ==> CEUSED 0)
		)
		(element CEUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CEUSED OUT ==> AFF CE)
			(conn CEUSED OUT ==> A5FF CE)
			(conn CEUSED OUT ==> BFF CE)
			(conn CEUSED OUT ==> B5FF CE)
			(conn CEUSED OUT ==> CFF CE)
			(conn CEUSED OUT ==> C5FF CE)
			(conn CEUSED OUT ==> DFF CE)
			(conn CEUSED OUT ==> D5FF CE)
			(conn CEUSED 0 <== CE CE)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> CLKINV CLK_B)
			(conn CLK CLK ==> CLKINV CLK)
		)
		(element CLKINV 3
			(pin CLK_B input)
			(pin CLK input)
			(pin OUT output)
			(cfg CLK_B CLK)
			(conn CLKINV OUT ==> AFF CK)
			(conn CLKINV OUT ==> A5FF CK)
			(conn CLKINV OUT ==> BFF CK)
			(conn CLKINV OUT ==> B5FF CK)
			(conn CLKINV OUT ==> CFF CK)
			(conn CLKINV OUT ==> C5FF CK)
			(conn CLKINV OUT ==> DFF CK)
			(conn CLKINV OUT ==> D5FF CK)
			(conn CLKINV CLK_B <== CLK CLK)
			(conn CLKINV CLK <== CLK CLK)
		)
		(element CMUX 1
			(pin CMUX input)
			(conn CMUX CMUX <== COUTMUX OUT)
		)
		(element CQ 1
			(pin CQ input)
			(conn CQ CQ <== CFF Q)
		)
		(element CUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn CUSED OUT ==> C C)
			(conn CUSED 0 <== C6LUT O6)
		)
		(element CX 1
			(pin CX output)
			(conn CX CX ==> CFFMUX CX)
		)
		(element D 1
			(pin D input)
			(conn D D <== DUSED OUT)
		)
		(element D1 1
			(pin D1 output)
			(conn D1 D1 ==> D5LUT A1)
			(conn D1 D1 ==> D6LUT A1)
		)
		(element D2 1
			(pin D2 output)
			(conn D2 D2 ==> D5LUT A2)
			(conn D2 D2 ==> D6LUT A2)
		)
		(element D3 1
			(pin D3 output)
			(conn D3 D3 ==> D5LUT A3)
			(conn D3 D3 ==> D6LUT A3)
		)
		(element D4 1
			(pin D4 output)
			(conn D4 D4 ==> D5LUT A4)
			(conn D4 D4 ==> D6LUT A4)
		)
		(element D5 1
			(pin D5 output)
			(conn D5 D5 ==> D5LUT A5)
			(conn D5 D5 ==> D6LUT A5)
		)
		(element D6 1
			(pin D6 output)
			(conn D6 D6 ==> D6LUT A6)
		)
		(element DMUX 1
			(pin DMUX input)
			(conn DMUX DMUX <== DOUTMUX OUT)
		)
		(element DQ 1
			(pin DQ input)
			(conn DQ DQ <== DFF Q)
		)
		(element DUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn DUSED OUT ==> D D)
			(conn DUSED 0 <== D6LUT O6)
		)
		(element DX 1
			(pin DX output)
			(conn DX DX ==> DFFMUX DX)
		)
		(element SR 1
			(pin SR output)
			(conn SR SR ==> SRUSED 0)
		)
		(element SRUSED 2
			(pin 0 input)
			(pin OUT output)
			(cfg 0)
			(conn SRUSED OUT ==> AFF SR)
			(conn SRUSED OUT ==> A5FF SR)
			(conn SRUSED OUT ==> BFF SR)
			(conn SRUSED OUT ==> B5FF SR)
			(conn SRUSED OUT ==> CFF SR)
			(conn SRUSED OUT ==> C5FF SR)
			(conn SRUSED OUT ==> DFF SR)
			(conn SRUSED OUT ==> D5FF SR)
			(conn SRUSED 0 <== SR SR)
		)
		(element SYNC_ATTR 0
			(cfg SYNC ASYNC)
		)
		(element AFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn AFF Q ==> AQ AQ)
			(conn AFF SR <== SRUSED OUT)
			(conn AFF D <== AFFMUX OUT)
			(conn AFF CE <== CEUSED OUT)
			(conn AFF CK <== CLKINV OUT)
		)
		(element AFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn A5FF Q ==> AOUTMUX A5Q)
			(conn A5FF SR <== SRUSED OUT)
			(conn A5FF D <== A5LUT O5)
			(conn A5FF CE <== CEUSED OUT)
			(conn A5FF CK <== CLKINV OUT)
		)
		(element A5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element BFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn BFF Q ==> BQ BQ)
			(conn BFF SR <== SRUSED OUT)
			(conn BFF D <== BFFMUX OUT)
			(conn BFF CE <== CEUSED OUT)
			(conn BFF CK <== CLKINV OUT)
		)
		(element BFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element B5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn B5FF Q ==> BOUTMUX B5Q)
			(conn B5FF SR <== SRUSED OUT)
			(conn B5FF D <== B5LUT O5)
			(conn B5FF CE <== CEUSED OUT)
			(conn B5FF CK <== CLKINV OUT)
		)
		(element B5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element CFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn CFF Q ==> CQ CQ)
			(conn CFF SR <== SRUSED OUT)
			(conn CFF D <== CFFMUX OUT)
			(conn CFF CE <== CEUSED OUT)
			(conn CFF CK <== CLKINV OUT)
		)
		(element CFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element C5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn C5FF Q ==> COUTMUX C5Q)
			(conn C5FF SR <== SRUSED OUT)
			(conn C5FF D <== C5LUT O5)
			(conn C5FF CE <== CEUSED OUT)
			(conn C5FF CK <== CLKINV OUT)
		)
		(element C5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element DFF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(cfg OR2L AND2L #LATCH #FF)
			(conn DFF Q ==> DQ DQ)
			(conn DFF SR <== SRUSED OUT)
			(conn DFF D <== DFFMUX OUT)
			(conn DFF CE <== CEUSED OUT)
			(conn DFF CK <== CLKINV OUT)
		)
		(element DFFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element D5FF 5 # BEL
			(pin SR input)
			(pin Q output)
			(pin D input)
			(pin CE input)
			(pin CK input)
			(conn D5FF Q ==> DOUTMUX D5Q)
			(conn D5FF SR <== SRUSED OUT)
			(conn D5FF D <== D5LUT O5)
			(conn D5FF CE <== CEUSED OUT)
			(conn D5FF CK <== CLKINV OUT)
		)
		(element D5FFSRINIT 0
			(cfg SRINIT0 SRINIT1)
		)
		(element A5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn A5LUT O5 ==> AOUTMUX O5)
			(conn A5LUT O5 ==> A5FF D)
			(conn A5LUT A1 <== A1 A1)
			(conn A5LUT A2 <== A2 A2)
			(conn A5LUT A3 <== A3 A3)
			(conn A5LUT A4 <== A4 A4)
			(conn A5LUT A5 <== A5 A5)
		)
		(element A6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn A6LUT O6 ==> AFFMUX O6)
			(conn A6LUT O6 ==> AOUTMUX O6)
			(conn A6LUT O6 ==> AUSED 0)
			(conn A6LUT A1 <== A1 A1)
			(conn A6LUT A2 <== A2 A2)
			(conn A6LUT A3 <== A3 A3)
			(conn A6LUT A4 <== A4 A4)
			(conn A6LUT A5 <== A5 A5)
			(conn A6LUT A6 <== A6 A6)
		)
		(element B5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn B5LUT O5 ==> BOUTMUX O5)
			(conn B5LUT O5 ==> B5FF D)
			(conn B5LUT A1 <== B1 B1)
			(conn B5LUT A2 <== B2 B2)
			(conn B5LUT A3 <== B3 B3)
			(conn B5LUT A4 <== B4 B4)
			(conn B5LUT A5 <== B5 B5)
		)
		(element B6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn B6LUT O6 ==> BFFMUX O6)
			(conn B6LUT O6 ==> BOUTMUX O6)
			(conn B6LUT O6 ==> BUSED 0)
			(conn B6LUT A1 <== B1 B1)
			(conn B6LUT A2 <== B2 B2)
			(conn B6LUT A3 <== B3 B3)
			(conn B6LUT A4 <== B4 B4)
			(conn B6LUT A5 <== B5 B5)
			(conn B6LUT A6 <== B6 B6)
		)
		(element C5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn C5LUT O5 ==> COUTMUX O5)
			(conn C5LUT O5 ==> C5FF D)
			(conn C5LUT A1 <== C1 C1)
			(conn C5LUT A2 <== C2 C2)
			(conn C5LUT A3 <== C3 C3)
			(conn C5LUT A4 <== C4 C4)
			(conn C5LUT A5 <== C5 C5)
		)
		(element C6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn C6LUT O6 ==> CFFMUX O6)
			(conn C6LUT O6 ==> COUTMUX O6)
			(conn C6LUT O6 ==> CUSED 0)
			(conn C6LUT A1 <== C1 C1)
			(conn C6LUT A2 <== C2 C2)
			(conn C6LUT A3 <== C3 C3)
			(conn C6LUT A4 <== C4 C4)
			(conn C6LUT A5 <== C5 C5)
			(conn C6LUT A6 <== C6 C6)
		)
		(element D5LUT 6 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin O5 output)
			(cfg <eqn>)
			(conn D5LUT O5 ==> DOUTMUX O5)
			(conn D5LUT O5 ==> D5FF D)
			(conn D5LUT A1 <== D1 D1)
			(conn D5LUT A2 <== D2 D2)
			(conn D5LUT A3 <== D3 D3)
			(conn D5LUT A4 <== D4 D4)
			(conn D5LUT A5 <== D5 D5)
		)
		(element D6LUT 7 # BEL
			(pin A1 input)
			(pin A2 input)
			(pin A3 input)
			(pin A4 input)
			(pin A5 input)
			(pin A6 input)
			(pin O6 output)
			(cfg <eqn>)
			(conn D6LUT O6 ==> DFFMUX O6)
			(conn D6LUT O6 ==> DOUTMUX O6)
			(conn D6LUT O6 ==> DUSED 0)
			(conn D6LUT A1 <== D1 D1)
			(conn D6LUT A2 <== D2 D2)
			(conn D6LUT A3 <== D3 D3)
			(conn D6LUT A4 <== D4 D4)
			(conn D6LUT A5 <== D5 D5)
			(conn D6LUT A6 <== D6 D6)
		)
	)
	(primitive_def SPI_ACCESS 4 5
		(pin MOSI MOSI input)
		(pin CSB CSB input)
		(pin CLK CLK input)
		(pin MISO MISO output)
		(element SPI_ACCESS 4 # BEL
			(pin CLK input)
			(pin CSB input)
			(pin MOSI input)
			(pin MISO output)
			(conn SPI_ACCESS MISO ==> MISO MISO)
			(conn SPI_ACCESS CLK <== CLK CLK)
			(conn SPI_ACCESS CSB <== CSB CSB)
			(conn SPI_ACCESS MOSI <== MOSI MOSI)
		)
		(element MISO 1
			(pin MISO input)
			(conn MISO MISO <== SPI_ACCESS MISO)
		)
		(element MOSI 1
			(pin MOSI output)
			(conn MOSI MOSI ==> SPI_ACCESS MOSI)
		)
		(element CSB 1
			(pin CSB output)
			(conn CSB CSB ==> SPI_ACCESS CSB)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> SPI_ACCESS CLK)
		)
	)
	(primitive_def STARTUP 7 8
		(pin GTS GTS input)
		(pin GSR GSR input)
		(pin CLK CLK input)
		(pin KEYCLEARB KEYCLEARB input)
		(pin EOS EOS output)
		(pin CFGMCLK CFGMCLK output)
		(pin CFGCLK CFGCLK output)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> STARTUP CLK)
		)
		(element KEYCLEARB 1
			(pin KEYCLEARB output)
			(conn KEYCLEARB KEYCLEARB ==> STARTUP KEYCLEARB)
		)
		(element GTS 1
			(pin GTS output)
			(conn GTS GTS ==> STARTUP GTS)
		)
		(element CFGMCLK 1
			(pin CFGMCLK input)
			(conn CFGMCLK CFGMCLK <== STARTUP CFGMCLK)
		)
		(element CFGCLK 1
			(pin CFGCLK input)
			(conn CFGCLK CFGCLK <== STARTUP CFGCLK)
		)
		(element GSR 1
			(pin GSR output)
			(conn GSR GSR ==> STARTUP GSR)
		)
		(element EOS 1
			(pin EOS input)
			(conn EOS EOS <== STARTUP EOS)
		)
		(element STARTUP 7 # BEL
			(pin GTS input)
			(pin GSR input)
			(pin CLK input)
			(pin KEYCLEARB input)
			(pin EOS output)
			(pin CFGCLK output)
			(pin CFGMCLK output)
			(conn STARTUP EOS ==> EOS EOS)
			(conn STARTUP CFGCLK ==> CFGCLK CFGCLK)
			(conn STARTUP CFGMCLK ==> CFGMCLK CFGMCLK)
			(conn STARTUP GTS <== GTS GTS)
			(conn STARTUP GSR <== GSR GSR)
			(conn STARTUP CLK <== CLK CLK)
			(conn STARTUP KEYCLEARB <== KEYCLEARB KEYCLEARB)
		)
	)
	(primitive_def SUSPEND_SYNC 3 4
		(pin SACK SACK input)
		(pin CLK CLK input)
		(pin SREQ SREQ output)
		(element SUSPEND_SYNC 3 # BEL
			(pin CLK input)
			(pin SACK input)
			(pin SREQ output)
			(conn SUSPEND_SYNC SREQ ==> SREQ SREQ)
			(conn SUSPEND_SYNC CLK <== CLK CLK)
			(conn SUSPEND_SYNC SACK <== SACK SACK)
		)
		(element SREQ 1
			(pin SREQ input)
			(conn SREQ SREQ <== SUSPEND_SYNC SREQ)
		)
		(element SACK 1
			(pin SACK output)
			(conn SACK SACK ==> SUSPEND_SYNC SACK)
		)
		(element CLK 1
			(pin CLK output)
			(conn CLK CLK ==> SUSPEND_SYNC CLK)
		)
	)
	(primitive_def TIEOFF 3 6
		(pin HARD0 HARD0 output)
		(pin HARD1 HARD1 output)
		(pin KEEP1 KEEP1 output)
		(element KEEP1 1
			(pin KEEP1 input)
			(conn KEEP1 KEEP1 <== KEEP1VCC 1)
		)
		(element HARD1 1
			(pin HARD1 input)
			(conn HARD1 HARD1 <== HARD1VCC 1)
		)
		(element HARD0 1
			(pin HARD0 input)
			(conn HARD0 HARD0 <== HARD0GND 0)
		)
		(element HARD0GND 1 # BEL
			(pin 0 output)
			(conn HARD0GND 0 ==> HARD0 HARD0)
		)
		(element HARD1VCC 1 # BEL
			(pin 1 output)
			(conn HARD1VCC 1 ==> HARD1 HARD1)
		)
		(element KEEP1VCC 1 # BEL
			(pin 1 output)
			(conn KEEP1VCC 1 ==> KEEP1 KEEP1)
		)
	)
)
# **************************************************************************
# *                                                                        *
# * Summary                                                                *
# *                                                                        *
# **************************************************************************
(summary tiles=3285 sites=3790 sitedefs=46)
)
