 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -max_paths 50
        -sort_by slack
Design : cal_phase
Version: L-2016.03-SP1
Date   : Tue Oct 26 22:11:04 2021
****************************************

Operating Conditions: slow_125_1.62   Library: ssc_core_slow
Wire Load Model Mode: enclosed

  Startpoint: en (input port clocked by clk)
  Endpoint: calvn/clk_gate_SumXinReg_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  en (in)                                                 0.00       6.00 f
  calvn/en (cal_vn)                                       0.00       6.00 f
  calvn/U158/Y (and2a6)                                   0.34       6.34 f
  calvn/clk_gate_SumXinReg_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_1)     0.00     6.34 f
  calvn/clk_gate_SumXinReg_reg/latch/D (ldf1b3)           0.00       6.34 f
  data arrival time                                                  6.34

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  calvn/clk_gate_SumXinReg_reg/latch/G (ldf1b3)           0.00       6.00 f
  time borrowed from endpoint                             0.34       6.34
  data required time                                                 6.34
  --------------------------------------------------------------------------
  data required time                                                 6.34
  data arrival time                                                 -6.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.48   
  --------------------------------------------------------------
  max time borrow                                         4.52   
  --------------------------------------------------------------
  actual time borrow                                      0.34   
  clock uncertainty                                      -1.00   
  --------------------------------------------------------------
  time given to startpoint                               -0.66   
  --------------------------------------------------------------


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U6/Y (inv1a9)                                    0.35       4.81 r
  cordic/U33/Y (ao1f2)                                    0.22       5.03 f
  cordic/U457/Y (xor2a2)                                  0.25       5.27 r
  cordic/U466/Y (or2c1)                                   0.27       5.54 f
  cordic/U467/Y (inv1a1)                                  0.40       5.95 r
  cordic/U130/Y (oa1f1)                                   0.18       6.13 f
  cordic/U18/Y (ao1f2)                                    0.22       6.35 r
  cordic/U474/Y (oa1f3)                                   0.27       6.63 f
  cordic/U483/Y (ao1f3)                                   0.37       7.00 r
  cordic/U490/Y (oa1f6)                                   0.19       7.18 f
  cordic/U69/Y (ao1f3)                                    0.30       7.48 r
  cordic/U512/Y (oa1f3)                                   0.24       7.73 f
  cordic/U523/Y (ao1f3)                                   0.32       8.05 r
  cordic/U532/Y (oa1f3)                                   0.25       8.29 f
  cordic/U542/Y (ao1f3)                                   0.32       8.61 r
  cordic/U554/Y (oa1f3)                                   0.25       8.86 f
  cordic/U58/Y (ao1f3)                                    0.32       9.18 r
  cordic/U56/Y (oa1f3)                                    0.24       9.42 f
  cordic/U17/Y (ao1f2)                                    0.41       9.82 r
  cordic/U590/Y (oa1f3)                                   0.27      10.10 f
  cordic/U612/Y (ao1f3)                                   0.33      10.43 r
  cordic/U615/Y (oa1f3)                                   0.19      10.62 f
  cordic/U618/Y (xor2a2)                                  0.27      10.89 f
  cordic/xn_reg_21_/D (fdf2a3)                            0.00      10.89 f
  data arrival time                                                 10.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/xn_reg_21_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.11      10.89
  data required time                                                10.89
  --------------------------------------------------------------------------
  data required time                                                10.89
  data arrival time                                                -10.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)                           0.87       2.87 f
  dot/U182/Y (and2a6)                                     0.29       3.16 f
  dot/U181/Y (inv1a3)                                     0.14       3.31 r
  dot/U176/Y (and2c6)                                     0.16       3.47 f
  dot/U288/Y (inv1a2)                                     0.20       3.67 r
  dot/U290/Y (oa4c3)                                      0.28       3.95 r
  dot/U291/Y (or3d3)                                      0.14       4.09 f
  dot/table_1/din[2] (s_table)                            0.00       4.09 f
  dot/table_1/U45/Y (buf1a9)                              0.33       4.42 f
  dot/table_1/U107/Y (inv1a15)                            0.18       4.60 r
  dot/table_1/U244/Y (and2a6)                             0.27       4.87 r
  dot/table_1/U252/Y (or2c3)                              0.22       5.09 f
  dot/table_1/U253/Y (and2c3)                             0.32       5.41 r
  dot/table_1/U258/Y (or2c3)                              0.22       5.64 f
  dot/table_1/U329/Y (inv1a1)                             0.37       6.01 r
  dot/table_1/U330/Y (oa1f3)                              0.16       6.17 f
  dot/table_1/U331/Y (inv1a1)                             0.42       6.59 r
  dot/table_1/U424/Y (ao2i3)                              0.17       6.76 f
  dot/table_1/U425/Y (oa1f3)                              0.20       6.96 r
  dot/table_1/U427/Y (ao2i3)                              0.23       7.19 f
  dot/table_1/s2[6] (s_table)                             0.00       7.19 f
  dot/U269/CO (fa1a2)                                     0.44       7.62 f
  dot/U142/Y (ao1d2)                                      0.15       7.77 r
  dot/U140/Y (or2c3)                                      0.14       7.91 f
  dot/U139/Y (ao1d2)                                      0.14       8.06 r
  dot/U132/Y (or2c3)                                      0.13       8.19 f
  dot/U131/CO (fa1a3)                                     0.38       8.57 f
  dot/U129/Y (ao1d2)                                      0.14       8.71 r
  dot/U127/Y (or2c3)                                      0.14       8.85 f
  dot/U125/Y (ao1d2)                                      0.14       8.99 r
  dot/U121/Y (or2c3)                                      0.18       9.17 f
  dot/U65/Y (ao1f3)                                       0.15       9.32 r
  dot/U228/Y (or2c6)                                      0.11       9.44 f
  dot/U118/CO (fa1a3)                                     0.36       9.79 f
  dot/U229/CO (fa1a3)                                     0.44      10.23 f
  dot/U237/Y (mx2a6)                                      0.38      10.61 f
  dot/DP_OP_15J1_135_9881_U3/S (facsf1b2)                 0.30      10.91 f
  dot/psum2_reg_18_/D (fdf2a9)                            0.00      10.91 f
  data arrival time                                                 10.91

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/psum2_reg_18_/CLK (fdf2a9)                          0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                -10.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: v_in_0[0] (input port clocked by clk)
  Endpoint: calvn/SumXinReg_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  v_in_0[0] (in)                           0.00       6.00 f
  U1/Y (inv1a1)                            0.44       6.44 r
  U79/Y (inv1a3)                           0.23       6.67 f
  calvn/v_in_0[0] (cal_vn)                 0.00       6.67 f
  calvn/intadd_17_U4/CO (fa1a2)            0.39       7.06 f
  calvn/intadd_17_U3/CO (fa1a2)            0.39       7.45 f
  calvn/intadd_17_U2/S (fa1a2)             0.45       7.90 f
  calvn/intadd_0_U9/CO (fa1a2)             0.48       8.38 f
  calvn/U44/Y (or2c3)                      0.14       8.52 r
  calvn/U46/Y (or3d3)                      0.26       8.78 f
  calvn/U47/Y (or2c3)                      0.16       8.94 r
  calvn/U29/Y (or3d3)                      0.17       9.11 f
  calvn/intadd_0_U6/CO (fa1a2)             0.39       9.50 f
  calvn/intadd_0_U5/CO (fa1a2)             0.37       9.87 f
  calvn/intadd_0_U4/CO (fa1a3)             0.42      10.28 f
  calvn/U176/Y (or2c3)                     0.15      10.43 r
  calvn/U177/Y (or3d6)                     0.16      10.60 f
  calvn/U178/Y (or2c3)                     0.14      10.73 r
  calvn/U180/Y (and3a3)                    0.22      10.95 r
  calvn/SumXinReg_reg_10_/D (fdf2a3)       0.00      10.95 r
  data arrival time                                  10.95

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/SumXinReg_reg_10_/CLK (fdf2a3)     0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.95
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U184/Y (or2c3)                                   0.16       4.47 f
  cordic/U199/Y (buf1a9)                                  0.33       4.80 f
  cordic/U211/Y (xor2a2)                                  0.24       5.03 r
  cordic/U224/Y (or2c1)                                   0.36       5.39 f
  cordic/U151/Y (ao1f1)                                   0.47       5.87 r
  cordic/U226/Y (oa1f3)                                   0.15       6.02 f
  cordic/U246/Y (ao1f3)                                   0.30       6.32 r
  cordic/U74/Y (oa1f3)                                    0.24       6.56 f
  cordic/U39/Y (ao1f3)                                    0.32       6.88 r
  cordic/U270/Y (oa1f3)                                   0.25       7.13 f
  cordic/U278/Y (ao1f3)                                   0.32       7.45 r
  cordic/U5/Y (oa1f3)                                     0.25       7.69 f
  cordic/U31/Y (ao1f3)                                    0.32       8.01 r
  cordic/U305/Y (oa1f3)                                   0.28       8.29 f
  cordic/U314/Y (ao1f6)                                   0.29       8.58 r
  cordic/U325/Y (oa1f6)                                   0.18       8.75 f
  cordic/U326/Y (ao1e6)                                   0.23       8.99 r
  cordic/U338/Y (oa1f6)                                   0.17       9.16 f
  cordic/U348/Y (ao1f6)                                   0.26       9.42 r
  cordic/U357/Y (oa1f6)                                   0.16       9.58 f
  cordic/U367/Y (ao1f3)                                   0.30       9.87 r
  cordic/U378/Y (oa1f3)                                   0.24      10.11 f
  cordic/U16/Y (ao1f2)                                    0.27      10.38 r
  cordic/U52/Y (xor2b2)                                   0.26      10.64 f
  cordic/U51/Y (or2b2)                                    0.25      10.89 f
  cordic/yn_reg_21_/D (fdf2a6)                            0.00      10.89 f
  data arrival time                                                 10.89

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/yn_reg_21_/CLK (fdf2a6)                          0.00      11.00 r
  library setup time                                     -0.10      10.90
  data required time                                                10.90
  --------------------------------------------------------------------------
  data required time                                                10.90
  data arrival time                                                -10.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: v_in_0[0] (input port clocked by clk)
  Endpoint: calvn/SumXinReg_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  v_in_0[0] (in)                           0.00       6.00 f
  U1/Y (inv1a1)                            0.44       6.44 r
  U79/Y (inv1a3)                           0.23       6.67 f
  calvn/v_in_0[0] (cal_vn)                 0.00       6.67 f
  calvn/intadd_17_U4/CO (fa1a2)            0.39       7.06 f
  calvn/intadd_17_U3/CO (fa1a2)            0.39       7.45 f
  calvn/intadd_17_U2/S (fa1a2)             0.45       7.90 f
  calvn/intadd_0_U9/CO (fa1a2)             0.48       8.38 f
  calvn/U44/Y (or2c3)                      0.14       8.52 r
  calvn/U46/Y (or3d3)                      0.26       8.78 f
  calvn/U47/Y (or2c3)                      0.16       8.94 r
  calvn/U29/Y (or3d3)                      0.17       9.11 f
  calvn/intadd_0_U6/CO (fa1a2)             0.39       9.50 f
  calvn/intadd_0_U5/CO (fa1a2)             0.37       9.87 f
  calvn/intadd_0_U4/CO (fa1a3)             0.42      10.28 f
  calvn/U176/Y (or2c3)                     0.15      10.43 r
  calvn/U177/Y (or3d6)                     0.16      10.60 f
  calvn/U182/Y (xor2a2)                    0.33      10.93 r
  calvn/SumXinReg_reg_9_/D (fdf2a9)        0.00      10.93 r
  data arrival time                                  10.93

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/SumXinReg_reg_9_/CLK (fdf2a9)      0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.93
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)                           0.89       2.89 r
  dot/U182/Y (and2a6)                                     0.39       3.28 r
  dot/U181/Y (inv1a3)                                     0.12       3.39 f
  dot/U176/Y (and2c6)                                     0.43       3.82 r
  dot/U288/Y (inv1a2)                                     0.20       4.01 f
  dot/U290/Y (oa4c3)                                      0.25       4.26 f
  dot/U291/Y (or3d3)                                      0.15       4.41 r
  dot/table_1/din[2] (s_table)                            0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)                              0.37       4.78 r
  dot/table_1/U40/Y (or2c1)                               0.33       5.11 f
  dot/table_1/U215/Y (or2c3)                              0.27       5.39 r
  dot/table_1/U216/Y (or2c3)                              0.15       5.54 f
  dot/table_1/U217/Y (or2c3)                              0.24       5.78 r
  dot/table_1/U48/Y (or2c1)                               0.30       6.08 f
  dot/table_1/U83/Y (xor2b2)                              0.45       6.53 f
  dot/table_1/U21/Y (inv1a1)                              0.31       6.84 r
  dot/table_1/DP_OP_34J1_137_8448_U27/CO1 (facsf1b3)      0.63       7.47 r
  dot/table_1/U80/Y (mx2a3)                               0.24       7.71 r
  dot/table_1/U122/CO (fa1a2)                             0.30       8.01 r
  dot/table_1/U119/CO (fa1a2)                             0.25       8.26 r
  dot/table_1/U11/Y (inv1a1)                              0.15       8.40 f
  dot/table_1/U283/Y (or2c3)                              0.14       8.54 r
  dot/table_1/U284/Y (inv1a1)                             0.11       8.65 f
  dot/table_1/U285/Y (oa2i2)                              0.31       8.96 r
  dot/table_1/U56/Y (ao2i3)                               0.35       9.31 f
  dot/table_1/U49/Y (inv1a1)                              0.43       9.74 r
  dot/table_1/U2/Y (inv1a1)                               0.20       9.94 f
  dot/table_1/s1[18] (s_table)                            0.00       9.94 f
  dot/U70/Y (or2a1)                                       0.28      10.22 f
  dot/U3/Y (or2c1)                                        0.35      10.57 r
  dot/U60/Y (xor2b2)                                      0.25      10.83 f
  dot/psum1_reg_18_/D (fdf2a3)                            0.00      10.83 f
  data arrival time                                                 10.83

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/psum1_reg_18_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.12      10.88
  data required time                                                10.88
  --------------------------------------------------------------------------
  data required time                                                10.88
  data arrival time                                                -10.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)                           0.87       2.87 f
  dot/U182/Y (and2a6)                                     0.29       3.16 f
  dot/U181/Y (inv1a3)                                     0.14       3.31 r
  dot/U176/Y (and2c6)                                     0.16       3.47 f
  dot/U288/Y (inv1a2)                                     0.20       3.67 r
  dot/U290/Y (oa4c3)                                      0.28       3.95 r
  dot/U291/Y (or3d3)                                      0.14       4.09 f
  dot/table_1/din[2] (s_table)                            0.00       4.09 f
  dot/table_1/U45/Y (buf1a9)                              0.33       4.42 f
  dot/table_1/U107/Y (inv1a15)                            0.18       4.60 r
  dot/table_1/U244/Y (and2a6)                             0.27       4.87 r
  dot/table_1/U252/Y (or2c3)                              0.22       5.09 f
  dot/table_1/U253/Y (and2c3)                             0.32       5.41 r
  dot/table_1/U258/Y (or2c3)                              0.22       5.64 f
  dot/table_1/U329/Y (inv1a1)                             0.37       6.01 r
  dot/table_1/U330/Y (oa1f3)                              0.16       6.17 f
  dot/table_1/U331/Y (inv1a1)                             0.42       6.59 r
  dot/table_1/U424/Y (ao2i3)                              0.17       6.76 f
  dot/table_1/U425/Y (oa1f3)                              0.20       6.96 r
  dot/table_1/U427/Y (ao2i3)                              0.23       7.19 f
  dot/table_1/s2[6] (s_table)                             0.00       7.19 f
  dot/U269/CO (fa1a2)                                     0.44       7.62 f
  dot/U142/Y (ao1d2)                                      0.15       7.77 r
  dot/U140/Y (or2c3)                                      0.14       7.91 f
  dot/U139/Y (ao1d2)                                      0.14       8.06 r
  dot/U132/Y (or2c3)                                      0.13       8.19 f
  dot/U131/CO (fa1a3)                                     0.38       8.57 f
  dot/U129/Y (ao1d2)                                      0.14       8.71 r
  dot/U127/Y (or2c3)                                      0.14       8.85 f
  dot/U125/Y (ao1d2)                                      0.14       8.99 r
  dot/U121/Y (or2c3)                                      0.18       9.17 f
  dot/U65/Y (ao1f3)                                       0.15       9.32 r
  dot/U228/Y (or2c6)                                      0.11       9.44 f
  dot/U118/CO (fa1a3)                                     0.36       9.79 f
  dot/U229/CO (fa1a3)                                     0.44      10.23 f
  dot/U237/Y (mx2a6)                                      0.38      10.61 f
  dot/DP_OP_15J1_135_9881_U4/S (facs3a2)                  0.24      10.85 f
  dot/psum2_reg_17_/D (fdf2a3)                            0.00      10.85 f
  data arrival time                                                 10.85

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/psum2_reg_17_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.09      10.91
  data required time                                                10.91
  --------------------------------------------------------------------------
  data required time                                                10.91
  data arrival time                                                -10.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)                           0.89       2.89 r
  dot/U182/Y (and2a6)                                     0.39       3.28 r
  dot/U181/Y (inv1a3)                                     0.12       3.39 f
  dot/U176/Y (and2c6)                                     0.43       3.82 r
  dot/U288/Y (inv1a2)                                     0.20       4.01 f
  dot/U290/Y (oa4c3)                                      0.25       4.26 f
  dot/U291/Y (or3d3)                                      0.15       4.41 r
  dot/table_1/din[2] (s_table)                            0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)                              0.37       4.78 r
  dot/table_1/U40/Y (or2c1)                               0.33       5.11 f
  dot/table_1/U215/Y (or2c3)                              0.27       5.39 r
  dot/table_1/U216/Y (or2c3)                              0.15       5.54 f
  dot/table_1/U292/Y (ao1d1)                              0.26       5.80 f
  dot/table_1/U293/Y (ao1f2)                              0.24       6.04 r
  dot/table_1/U139/Y (inv1a3)                             0.19       6.23 f
  dot/table_1/DP_OP_34J1_137_8448_U30/CO1 (facsf1b2)      0.67       6.90 f
  dot/table_1/U19/Y (mx2a3)                               0.40       7.30 f
  dot/table_1/U80/Y (mx2a3)                               0.32       7.63 f
  dot/table_1/U122/CO (fa1a2)                             0.35       7.98 f
  dot/table_1/U119/CO (fa1a2)                             0.31       8.29 f
  dot/table_1/U11/Y (inv1a1)                              0.32       8.60 r
  dot/table_1/U283/Y (or2c3)                              0.17       8.77 f
  dot/table_1/U112/Y (and2a3)                             0.21       8.98 f
  dot/table_1/U109/Y (ao2i3)                              0.14       9.12 r
  dot/table_1/s1[13] (s_table)                            0.00       9.12 r
  dot/U18/Y (or2c1)                                       0.31       9.43 f
  dot/U50/Y (inv1a1)                                      0.30       9.73 r
  dot/U253/Y (oa1f3)                                      0.09       9.82 f
  dot/U254/Y (ao1f3)                                      0.16       9.99 r
  dot/U66/Y (oa1f3)                                       0.26      10.25 f
  dot/U117/Y (ao1f2)                                      0.28      10.53 r
  dot/U62/Y (xor2b2)                                      0.29      10.82 f
  dot/psum1_reg_17_/D (fdf2a3)                            0.00      10.82 f
  data arrival time                                                 10.82

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/psum1_reg_17_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.10      10.90
  data required time                                                10.90
  --------------------------------------------------------------------------
  data required time                                                10.90
  data arrival time                                                -10.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)                           0.89       2.89 r
  dot/U182/Y (and2a6)                                     0.39       3.28 r
  dot/U181/Y (inv1a3)                                     0.12       3.39 f
  dot/U176/Y (and2c6)                                     0.43       3.82 r
  dot/U288/Y (inv1a2)                                     0.20       4.01 f
  dot/U290/Y (oa4c3)                                      0.25       4.26 f
  dot/U291/Y (or3d3)                                      0.15       4.41 r
  dot/table_1/din[2] (s_table)                            0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)                              0.37       4.78 r
  dot/table_1/U40/Y (or2c1)                               0.33       5.11 f
  dot/table_1/U215/Y (or2c3)                              0.27       5.39 r
  dot/table_1/U216/Y (or2c3)                              0.15       5.54 f
  dot/table_1/U217/Y (or2c3)                              0.24       5.78 r
  dot/table_1/U48/Y (or2c1)                               0.30       6.08 f
  dot/table_1/U83/Y (xor2b2)                              0.45       6.53 f
  dot/table_1/U21/Y (inv1a1)                              0.31       6.84 r
  dot/table_1/DP_OP_34J1_137_8448_U27/CO1 (facsf1b3)      0.63       7.47 r
  dot/table_1/U80/Y (mx2a3)                               0.24       7.71 r
  dot/table_1/U122/CO (fa1a2)                             0.30       8.01 r
  dot/table_1/U119/CO (fa1a2)                             0.25       8.26 r
  dot/table_1/U11/Y (inv1a1)                              0.15       8.40 f
  dot/table_1/U283/Y (or2c3)                              0.14       8.54 r
  dot/table_1/U284/Y (inv1a1)                             0.11       8.65 f
  dot/table_1/U285/Y (oa2i2)                              0.31       8.96 r
  dot/table_1/U56/Y (ao2i3)                               0.35       9.31 f
  dot/table_1/U49/Y (inv1a1)                              0.43       9.74 r
  dot/table_1/U55/Y (inv1a3)                              0.16       9.90 f
  dot/table_1/s1[16] (s_table)                            0.00       9.90 f
  dot/U46/Y (and2c3)                                      0.28      10.18 r
  dot/U69/Y (inv1a1)                                      0.11      10.29 f
  dot/U6/Y (or2c1)                                        0.25      10.54 r
  dot/U63/Y (xor2a2)                                      0.25      10.79 f
  dot/psum1_reg_16_/D (fdf2a3)                            0.00      10.79 f
  data arrival time                                                 10.79

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/psum1_reg_16_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.13      10.87
  data required time                                                10.87
  --------------------------------------------------------------------------
  data required time                                                10.87
  data arrival time                                                -10.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U6/Y (inv1a9)                                    0.35       4.81 r
  cordic/U33/Y (ao1f2)                                    0.22       5.03 f
  cordic/U457/Y (xor2a2)                                  0.25       5.27 r
  cordic/U466/Y (or2c1)                                   0.27       5.54 f
  cordic/U467/Y (inv1a1)                                  0.40       5.95 r
  cordic/U130/Y (oa1f1)                                   0.18       6.13 f
  cordic/U18/Y (ao1f2)                                    0.22       6.35 r
  cordic/U474/Y (oa1f3)                                   0.27       6.63 f
  cordic/U483/Y (ao1f3)                                   0.37       7.00 r
  cordic/U490/Y (oa1f6)                                   0.19       7.18 f
  cordic/U69/Y (ao1f3)                                    0.30       7.48 r
  cordic/U512/Y (oa1f3)                                   0.24       7.73 f
  cordic/U523/Y (ao1f3)                                   0.32       8.05 r
  cordic/U532/Y (oa1f3)                                   0.25       8.29 f
  cordic/U542/Y (ao1f3)                                   0.32       8.61 r
  cordic/U554/Y (oa1f3)                                   0.25       8.86 f
  cordic/U58/Y (ao1f3)                                    0.32       9.18 r
  cordic/U56/Y (oa1f3)                                    0.24       9.42 f
  cordic/U17/Y (ao1f2)                                    0.41       9.82 r
  cordic/U590/Y (oa1f3)                                   0.27      10.10 f
  cordic/U612/Y (ao1f3)                                   0.33      10.43 r
  cordic/U613/Y (xor2b2)                                  0.30      10.73 f
  cordic/xn_reg_20_/D (fdf2a3)                            0.00      10.73 f
  data arrival time                                                 10.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/xn_reg_20_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.13      10.87
  data required time                                                10.87
  --------------------------------------------------------------------------
  data required time                                                10.87
  data arrival time                                                -10.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)                           0.89       2.89 r
  dot/U182/Y (and2a6)                                     0.39       3.28 r
  dot/U181/Y (inv1a3)                                     0.12       3.39 f
  dot/U176/Y (and2c6)                                     0.43       3.82 r
  dot/U288/Y (inv1a2)                                     0.20       4.01 f
  dot/U290/Y (oa4c3)                                      0.25       4.26 f
  dot/U291/Y (or3d3)                                      0.15       4.41 r
  dot/table_1/din[2] (s_table)                            0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)                              0.37       4.78 r
  dot/table_1/U40/Y (or2c1)                               0.33       5.11 f
  dot/table_1/U215/Y (or2c3)                              0.27       5.39 r
  dot/table_1/U216/Y (or2c3)                              0.15       5.54 f
  dot/table_1/U292/Y (ao1d1)                              0.26       5.80 f
  dot/table_1/U293/Y (ao1f2)                              0.24       6.04 r
  dot/table_1/U139/Y (inv1a3)                             0.19       6.23 f
  dot/table_1/DP_OP_34J1_137_8448_U30/CO1 (facsf1b2)      0.67       6.90 f
  dot/table_1/U19/Y (mx2a3)                               0.40       7.30 f
  dot/table_1/U80/Y (mx2a3)                               0.32       7.63 f
  dot/table_1/U122/CO (fa1a2)                             0.35       7.98 f
  dot/table_1/U119/CO (fa1a2)                             0.31       8.29 f
  dot/table_1/U11/Y (inv1a1)                              0.32       8.60 r
  dot/table_1/U283/Y (or2c3)                              0.17       8.77 f
  dot/table_1/U112/Y (and2a3)                             0.21       8.98 f
  dot/table_1/U109/Y (ao2i3)                              0.14       9.12 r
  dot/table_1/s1[13] (s_table)                            0.00       9.12 r
  dot/U18/Y (or2c1)                                       0.31       9.43 f
  dot/U50/Y (inv1a1)                                      0.30       9.73 r
  dot/U253/Y (oa1f3)                                      0.09       9.82 f
  dot/U254/Y (ao1f3)                                      0.16       9.99 r
  dot/U119/Y (inv1a3)                                     0.16      10.14 f
  dot/U116/Y (ao1f2)                                      0.25      10.39 r
  dot/U61/Y (xor2b2)                                      0.29      10.68 f
  dot/psum1_reg_15_/D (fdf2a3)                            0.00      10.68 f
  data arrival time                                                 10.68

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/psum1_reg_15_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.13      10.87
  data required time                                                10.87
  --------------------------------------------------------------------------
  data required time                                                10.87
  data arrival time                                                -10.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: v_in_0[0] (input port clocked by clk)
  Endpoint: calvn/SumXinReg_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  v_in_0[0] (in)                           0.00       6.00 f
  U1/Y (inv1a1)                            0.44       6.44 r
  U79/Y (inv1a3)                           0.23       6.67 f
  calvn/v_in_0[0] (cal_vn)                 0.00       6.67 f
  calvn/intadd_17_U4/CO (fa1a2)            0.39       7.06 f
  calvn/intadd_17_U3/CO (fa1a2)            0.39       7.45 f
  calvn/intadd_17_U2/S (fa1a2)             0.45       7.90 f
  calvn/intadd_0_U9/CO (fa1a2)             0.48       8.38 f
  calvn/U44/Y (or2c3)                      0.14       8.52 r
  calvn/U46/Y (or3d3)                      0.26       8.78 f
  calvn/U47/Y (or2c3)                      0.16       8.94 r
  calvn/U29/Y (or3d3)                      0.17       9.11 f
  calvn/intadd_0_U6/CO (fa1a2)             0.39       9.50 f
  calvn/intadd_0_U5/CO (fa1a2)             0.37       9.87 f
  calvn/intadd_0_U4/CO (fa1a3)             0.42      10.28 f
  calvn/U31/Y (xor3a3)                     0.36      10.65 f
  calvn/SumXinReg_reg_8_/D (fdf2a9)        0.00      10.65 f
  data arrival time                                  10.65

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/SumXinReg_reg_8_/CLK (fdf2a9)      0.00      11.00 r
  library setup time                      -0.07      10.93
  data required time                                 10.93
  -----------------------------------------------------------
  data required time                                 10.93
  data arrival time                                 -10.65
  -----------------------------------------------------------
  slack (MET)                                         0.28


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.87       2.87 f
  dot/U182/Y (and2a6)                      0.29       3.16 f
  dot/U181/Y (inv1a3)                      0.14       3.31 r
  dot/U176/Y (and2c6)                      0.16       3.47 f
  dot/U288/Y (inv1a2)                      0.20       3.67 r
  dot/U290/Y (oa4c3)                       0.28       3.95 r
  dot/U291/Y (or3d3)                       0.14       4.09 f
  dot/table_1/din[2] (s_table)             0.00       4.09 f
  dot/table_1/U45/Y (buf1a9)               0.33       4.42 f
  dot/table_1/U107/Y (inv1a15)             0.18       4.60 r
  dot/table_1/U244/Y (and2a6)              0.27       4.87 r
  dot/table_1/U252/Y (or2c3)               0.22       5.09 f
  dot/table_1/U253/Y (and2c3)              0.32       5.41 r
  dot/table_1/U258/Y (or2c3)               0.22       5.64 f
  dot/table_1/U329/Y (inv1a1)              0.37       6.01 r
  dot/table_1/U330/Y (oa1f3)               0.16       6.17 f
  dot/table_1/U331/Y (inv1a1)              0.42       6.59 r
  dot/table_1/U424/Y (ao2i3)               0.17       6.76 f
  dot/table_1/U425/Y (oa1f3)               0.20       6.96 r
  dot/table_1/U427/Y (ao2i3)               0.23       7.19 f
  dot/table_1/s2[6] (s_table)              0.00       7.19 f
  dot/U269/CO (fa1a2)                      0.44       7.62 f
  dot/U142/Y (ao1d2)                       0.15       7.77 r
  dot/U140/Y (or2c3)                       0.14       7.91 f
  dot/U139/Y (ao1d2)                       0.14       8.06 r
  dot/U132/Y (or2c3)                       0.13       8.19 f
  dot/U131/CO (fa1a3)                      0.38       8.57 f
  dot/U129/Y (ao1d2)                       0.14       8.71 r
  dot/U127/Y (or2c3)                       0.14       8.85 f
  dot/U125/Y (ao1d2)                       0.14       8.99 r
  dot/U121/Y (or2c3)                       0.18       9.17 f
  dot/U65/Y (ao1f3)                        0.15       9.32 r
  dot/U228/Y (or2c6)                       0.11       9.44 f
  dot/U118/CO (fa1a3)                      0.36       9.79 f
  dot/U229/CO (fa1a3)                      0.44      10.23 f
  dot/U9/S (facsf1b2)                      0.35      10.57 f
  dot/psum2_reg_16_/D (fdf2a3)             0.00      10.57 f
  data arrival time                                  10.57

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_16_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.14      10.86
  data required time                                 10.86
  -----------------------------------------------------------
  data required time                                 10.86
  data arrival time                                 -10.57
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U184/Y (or2c3)                                   0.16       4.47 f
  cordic/U199/Y (buf1a9)                                  0.33       4.80 f
  cordic/U211/Y (xor2a2)                                  0.24       5.03 r
  cordic/U224/Y (or2c1)                                   0.36       5.39 f
  cordic/U151/Y (ao1f1)                                   0.47       5.87 r
  cordic/U226/Y (oa1f3)                                   0.15       6.02 f
  cordic/U246/Y (ao1f3)                                   0.30       6.32 r
  cordic/U74/Y (oa1f3)                                    0.24       6.56 f
  cordic/U39/Y (ao1f3)                                    0.32       6.88 r
  cordic/U270/Y (oa1f3)                                   0.25       7.13 f
  cordic/U278/Y (ao1f3)                                   0.32       7.45 r
  cordic/U5/Y (oa1f3)                                     0.25       7.69 f
  cordic/U31/Y (ao1f3)                                    0.32       8.01 r
  cordic/U305/Y (oa1f3)                                   0.28       8.29 f
  cordic/U314/Y (ao1f6)                                   0.29       8.58 r
  cordic/U325/Y (oa1f6)                                   0.18       8.75 f
  cordic/U326/Y (ao1e6)                                   0.23       8.99 r
  cordic/U338/Y (oa1f6)                                   0.17       9.16 f
  cordic/U348/Y (ao1f6)                                   0.26       9.42 r
  cordic/U357/Y (oa1f6)                                   0.16       9.58 f
  cordic/U367/Y (ao1f3)                                   0.30       9.87 r
  cordic/U378/Y (oa1f3)                                   0.24      10.11 f
  cordic/U621/Y (xor2a2)                                  0.25      10.36 f
  cordic/U53/Y (or2b2)                                    0.25      10.61 f
  cordic/yn_reg_20_/D (fdf2a3)                            0.00      10.61 f
  data arrival time                                                 10.61

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/yn_reg_20_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.10      10.90
  data required time                                                10.90
  --------------------------------------------------------------------------
  data required time                                                10.90
  data arrival time                                                -10.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.89       2.89 r
  dot/U182/Y (and2a6)                      0.39       3.28 r
  dot/U181/Y (inv1a3)                      0.12       3.39 f
  dot/U176/Y (and2c6)                      0.43       3.82 r
  dot/U288/Y (inv1a2)                      0.20       4.01 f
  dot/U290/Y (oa4c3)                       0.25       4.26 f
  dot/U291/Y (or3d3)                       0.15       4.41 r
  dot/table_1/din[2] (s_table)             0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)               0.37       4.78 r
  dot/table_1/U107/Y (inv1a15)             0.15       4.93 f
  dot/table_1/U244/Y (and2a6)              0.24       5.17 f
  dot/table_1/U302/Y (oa1f3)               0.40       5.56 r
  dot/table_1/U169/Y (inv1a3)              0.20       5.76 f
  dot/table_1/U304/Y (and2c1)              0.52       6.29 r
  dot/table_1/U305/Y (oa2i2)               0.18       6.46 f
  dot/table_1/U306/Y (ao2i3)               0.15       6.62 r
  dot/table_1/s1[3] (s_table)              0.00       6.62 r
  dot/U35/Y (or2c1)                        0.30       6.91 f
  dot/U57/Y (inv1a1)                       0.30       7.21 r
  dot/U147/Y (ao1a3)                       0.23       7.44 r
  dot/U248/Y (oa1f3)                       0.16       7.60 f
  dot/U22/Y (ao1f2)                        0.48       8.08 r
  dot/U250/Y (oa1f3)                       0.26       8.34 f
  dot/U136/Y (ao1f2)                       0.41       8.76 r
  dot/U251/Y (oa1f3)                       0.23       8.99 f
  dot/U14/Y (ao1f2)                        0.40       9.39 r
  dot/U252/Y (oa1f3)                       0.22       9.61 f
  dot/U10/Y (inv1a1)                       0.41      10.02 r
  dot/U256/Y (oa1f3)                       0.22      10.24 f
  dot/U68/Y (xor2a2)                       0.28      10.52 f
  dot/psum1_reg_13_/D (fdf2a3)             0.00      10.52 f
  data arrival time                                  10.52

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_13_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.11      10.89
  data required time                                 10.89
  -----------------------------------------------------------
  data required time                                 10.89
  data arrival time                                 -10.52
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)                           0.87       2.87 f
  dot/U182/Y (and2a6)                                     0.29       3.16 f
  dot/U181/Y (inv1a3)                                     0.14       3.31 r
  dot/U176/Y (and2c6)                                     0.16       3.47 f
  dot/U288/Y (inv1a2)                                     0.20       3.67 r
  dot/U290/Y (oa4c3)                                      0.28       3.95 r
  dot/U291/Y (or3d3)                                      0.14       4.09 f
  dot/table_1/din[2] (s_table)                            0.00       4.09 f
  dot/table_1/U45/Y (buf1a9)                              0.33       4.42 f
  dot/table_1/U107/Y (inv1a15)                            0.18       4.60 r
  dot/table_1/U244/Y (and2a6)                             0.27       4.87 r
  dot/table_1/U252/Y (or2c3)                              0.22       5.09 f
  dot/table_1/U253/Y (and2c3)                             0.32       5.41 r
  dot/table_1/U258/Y (or2c3)                              0.22       5.64 f
  dot/table_1/U329/Y (inv1a1)                             0.37       6.01 r
  dot/table_1/U330/Y (oa1f3)                              0.16       6.17 f
  dot/table_1/U331/Y (inv1a1)                             0.42       6.59 r
  dot/table_1/U424/Y (ao2i3)                              0.17       6.76 f
  dot/table_1/U425/Y (oa1f3)                              0.20       6.96 r
  dot/table_1/U427/Y (ao2i3)                              0.23       7.19 f
  dot/table_1/s2[6] (s_table)                             0.00       7.19 f
  dot/U269/CO (fa1a2)                                     0.44       7.62 f
  dot/U142/Y (ao1d2)                                      0.15       7.77 r
  dot/U140/Y (or2c3)                                      0.14       7.91 f
  dot/U139/Y (ao1d2)                                      0.14       8.06 r
  dot/U132/Y (or2c3)                                      0.13       8.19 f
  dot/U131/CO (fa1a3)                                     0.38       8.57 f
  dot/U129/Y (ao1d2)                                      0.14       8.71 r
  dot/U127/Y (or2c3)                                      0.14       8.85 f
  dot/U125/Y (ao1d2)                                      0.14       8.99 r
  dot/U121/Y (or2c3)                                      0.18       9.17 f
  dot/U65/Y (ao1f3)                                       0.15       9.32 r
  dot/U228/Y (or2c6)                                      0.11       9.44 f
  dot/U118/CO (fa1a3)                                     0.36       9.79 f
  dot/U229/CO (fa1a3)                                     0.44      10.23 f
  dot/DP_OP_15J1_135_9881_U7/S (facs3a2)                  0.28      10.51 f
  dot/psum2_reg_15_/D (fdf2a3)                            0.00      10.51 f
  data arrival time                                                 10.51

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/psum2_reg_15_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.11      10.89
  data required time                                                10.89
  --------------------------------------------------------------------------
  data required time                                                10.89
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U6/Y (inv1a9)                                    0.35       4.81 r
  cordic/U33/Y (ao1f2)                                    0.22       5.03 f
  cordic/U457/Y (xor2a2)                                  0.25       5.27 r
  cordic/U466/Y (or2c1)                                   0.27       5.54 f
  cordic/U467/Y (inv1a1)                                  0.40       5.95 r
  cordic/U130/Y (oa1f1)                                   0.18       6.13 f
  cordic/U18/Y (ao1f2)                                    0.22       6.35 r
  cordic/U474/Y (oa1f3)                                   0.27       6.63 f
  cordic/U483/Y (ao1f3)                                   0.37       7.00 r
  cordic/U490/Y (oa1f6)                                   0.19       7.18 f
  cordic/U69/Y (ao1f3)                                    0.30       7.48 r
  cordic/U512/Y (oa1f3)                                   0.24       7.73 f
  cordic/U523/Y (ao1f3)                                   0.32       8.05 r
  cordic/U532/Y (oa1f3)                                   0.25       8.29 f
  cordic/U542/Y (ao1f3)                                   0.32       8.61 r
  cordic/U554/Y (oa1f3)                                   0.25       8.86 f
  cordic/U58/Y (ao1f3)                                    0.32       9.18 r
  cordic/U56/Y (oa1f3)                                    0.24       9.42 f
  cordic/U17/Y (ao1f2)                                    0.41       9.82 r
  cordic/U590/Y (oa1f3)                                   0.27      10.10 f
  cordic/U601/Y (xor2a2)                                  0.30      10.39 f
  cordic/xn_reg_19_/D (fdf2a3)                            0.00      10.39 f
  data arrival time                                                 10.39

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/xn_reg_19_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.12      10.88
  data required time                                                10.88
  --------------------------------------------------------------------------
  data required time                                                10.88
  data arrival time                                                -10.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)                         0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)                           0.89       2.89 r
  dot/U182/Y (and2a6)                                     0.39       3.28 r
  dot/U181/Y (inv1a3)                                     0.12       3.39 f
  dot/U176/Y (and2c6)                                     0.43       3.82 r
  dot/U288/Y (inv1a2)                                     0.20       4.01 f
  dot/U290/Y (oa4c3)                                      0.25       4.26 f
  dot/U291/Y (or3d3)                                      0.15       4.41 r
  dot/table_1/din[2] (s_table)                            0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)                              0.37       4.78 r
  dot/table_1/U40/Y (or2c1)                               0.33       5.11 f
  dot/table_1/U215/Y (or2c3)                              0.27       5.39 r
  dot/table_1/U216/Y (or2c3)                              0.15       5.54 f
  dot/table_1/U292/Y (ao1d1)                              0.26       5.80 f
  dot/table_1/U293/Y (ao1f2)                              0.24       6.04 r
  dot/table_1/U139/Y (inv1a3)                             0.19       6.23 f
  dot/table_1/DP_OP_34J1_137_8448_U30/CO1 (facsf1b2)      0.67       6.90 f
  dot/table_1/U19/Y (mx2a3)                               0.40       7.30 f
  dot/table_1/U80/Y (mx2a3)                               0.32       7.63 f
  dot/table_1/U122/CO (fa1a2)                             0.35       7.98 f
  dot/table_1/U119/CO (fa1a2)                             0.31       8.29 f
  dot/table_1/U11/Y (inv1a1)                              0.32       8.60 r
  dot/table_1/U283/Y (or2c3)                              0.17       8.77 f
  dot/table_1/U112/Y (and2a3)                             0.21       8.98 f
  dot/table_1/U109/Y (ao2i3)                              0.14       9.12 r
  dot/table_1/s1[13] (s_table)                            0.00       9.12 r
  dot/U18/Y (or2c1)                                       0.31       9.43 f
  dot/U50/Y (inv1a1)                                      0.30       9.73 r
  dot/U253/Y (oa1f3)                                      0.09       9.82 f
  dot/U254/Y (ao1f3)                                      0.16       9.99 r
  dot/U119/Y (inv1a3)                                     0.16      10.14 f
  dot/U64/Y (xor2a2)                                      0.27      10.41 f
  dot/psum1_reg_14_/D (fdf2a3)                            0.00      10.41 f
  data arrival time                                                 10.41

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  dot/psum1_reg_14_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.10      10.90
  data required time                                                10.90
  --------------------------------------------------------------------------
  data required time                                                10.90
  data arrival time                                                -10.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U184/Y (or2c3)                                   0.16       4.47 f
  cordic/U199/Y (buf1a9)                                  0.33       4.80 f
  cordic/U211/Y (xor2a2)                                  0.24       5.03 r
  cordic/U224/Y (or2c1)                                   0.36       5.39 f
  cordic/U151/Y (ao1f1)                                   0.47       5.87 r
  cordic/U226/Y (oa1f3)                                   0.15       6.02 f
  cordic/U246/Y (ao1f3)                                   0.30       6.32 r
  cordic/U74/Y (oa1f3)                                    0.24       6.56 f
  cordic/U39/Y (ao1f3)                                    0.32       6.88 r
  cordic/U270/Y (oa1f3)                                   0.25       7.13 f
  cordic/U278/Y (ao1f3)                                   0.32       7.45 r
  cordic/U5/Y (oa1f3)                                     0.25       7.69 f
  cordic/U31/Y (ao1f3)                                    0.32       8.01 r
  cordic/U305/Y (oa1f3)                                   0.28       8.29 f
  cordic/U314/Y (ao1f6)                                   0.29       8.58 r
  cordic/U325/Y (oa1f6)                                   0.18       8.75 f
  cordic/U326/Y (ao1e6)                                   0.23       8.99 r
  cordic/U338/Y (oa1f6)                                   0.17       9.16 f
  cordic/U348/Y (ao1f6)                                   0.26       9.42 r
  cordic/U357/Y (oa1f6)                                   0.16       9.58 f
  cordic/U367/Y (ao1f3)                                   0.30       9.87 r
  cordic/U603/Y (xor2b2)                                  0.26      10.14 f
  cordic/U54/Y (or2b2)                                    0.26      10.39 f
  cordic/yn_reg_19_/D (fdf2a3)                            0.00      10.39 f
  data arrival time                                                 10.39

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/yn_reg_19_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.10      10.90
  data required time                                                10.90
  --------------------------------------------------------------------------
  data required time                                                10.90
  data arrival time                                                -10.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.89       2.89 r
  dot/U182/Y (and2a6)                      0.39       3.28 r
  dot/U181/Y (inv1a3)                      0.12       3.39 f
  dot/U176/Y (and2c6)                      0.43       3.82 r
  dot/U288/Y (inv1a2)                      0.20       4.01 f
  dot/U290/Y (oa4c3)                       0.25       4.26 f
  dot/U291/Y (or3d3)                       0.15       4.41 r
  dot/table_1/din[2] (s_table)             0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)               0.37       4.78 r
  dot/table_1/U107/Y (inv1a15)             0.15       4.93 f
  dot/table_1/U244/Y (and2a6)              0.24       5.17 f
  dot/table_1/U302/Y (oa1f3)               0.40       5.56 r
  dot/table_1/U169/Y (inv1a3)              0.20       5.76 f
  dot/table_1/U304/Y (and2c1)              0.52       6.29 r
  dot/table_1/U305/Y (oa2i2)               0.18       6.46 f
  dot/table_1/U306/Y (ao2i3)               0.15       6.62 r
  dot/table_1/s1[3] (s_table)              0.00       6.62 r
  dot/U35/Y (or2c1)                        0.30       6.91 f
  dot/U57/Y (inv1a1)                       0.30       7.21 r
  dot/U147/Y (ao1a3)                       0.23       7.44 r
  dot/U248/Y (oa1f3)                       0.16       7.60 f
  dot/U22/Y (ao1f2)                        0.48       8.08 r
  dot/U250/Y (oa1f3)                       0.26       8.34 f
  dot/U136/Y (ao1f2)                       0.41       8.76 r
  dot/U251/Y (oa1f3)                       0.23       8.99 f
  dot/U14/Y (ao1f2)                        0.40       9.39 r
  dot/U252/Y (oa1f3)                       0.22       9.61 f
  dot/U10/Y (inv1a1)                       0.41      10.02 r
  dot/U73/Y (xor2b2)                       0.33      10.35 f
  dot/psum1_reg_12_/D (fdf2a3)             0.00      10.35 f
  data arrival time                                  10.35

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_12_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.35
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U6/Y (inv1a9)                                    0.35       4.81 r
  cordic/U33/Y (ao1f2)                                    0.22       5.03 f
  cordic/U457/Y (xor2a2)                                  0.25       5.27 r
  cordic/U466/Y (or2c1)                                   0.27       5.54 f
  cordic/U467/Y (inv1a1)                                  0.40       5.95 r
  cordic/U130/Y (oa1f1)                                   0.18       6.13 f
  cordic/U18/Y (ao1f2)                                    0.22       6.35 r
  cordic/U474/Y (oa1f3)                                   0.27       6.63 f
  cordic/U483/Y (ao1f3)                                   0.37       7.00 r
  cordic/U490/Y (oa1f6)                                   0.19       7.18 f
  cordic/U69/Y (ao1f3)                                    0.30       7.48 r
  cordic/U512/Y (oa1f3)                                   0.24       7.73 f
  cordic/U523/Y (ao1f3)                                   0.32       8.05 r
  cordic/U532/Y (oa1f3)                                   0.25       8.29 f
  cordic/U542/Y (ao1f3)                                   0.32       8.61 r
  cordic/U554/Y (oa1f3)                                   0.25       8.86 f
  cordic/U58/Y (ao1f3)                                    0.32       9.18 r
  cordic/U56/Y (oa1f3)                                    0.24       9.42 f
  cordic/U17/Y (ao1f2)                                    0.41       9.82 r
  cordic/U681/Y (xor2b2)                                  0.31      10.13 f
  cordic/U37/Y (ao1a3)                                    0.24      10.37 f
  cordic/xn_reg_18_/D (fdf2a3)                            0.00      10.37 f
  data arrival time                                                 10.37

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/xn_reg_18_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                -10.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: v_in_0[0] (input port clocked by clk)
  Endpoint: calvn/SumXinReg_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  v_in_0[0] (in)                           0.00       6.00 f
  U1/Y (inv1a1)                            0.44       6.44 r
  U79/Y (inv1a3)                           0.23       6.67 f
  calvn/v_in_0[0] (cal_vn)                 0.00       6.67 f
  calvn/intadd_17_U4/CO (fa1a2)            0.39       7.06 f
  calvn/intadd_17_U3/CO (fa1a2)            0.39       7.45 f
  calvn/intadd_17_U2/S (fa1a2)             0.45       7.90 f
  calvn/intadd_0_U9/CO (fa1a2)             0.48       8.38 f
  calvn/U44/Y (or2c3)                      0.14       8.52 r
  calvn/U46/Y (or3d3)                      0.26       8.78 f
  calvn/U47/Y (or2c3)                      0.16       8.94 r
  calvn/U29/Y (or3d3)                      0.17       9.11 f
  calvn/intadd_0_U6/CO (fa1a2)             0.39       9.50 f
  calvn/intadd_0_U5/CO (fa1a2)             0.37       9.87 f
  calvn/intadd_0_U4/S (fa1a3)              0.54      10.41 r
  calvn/SumXinReg_reg_7_/D (fdf2a9)        0.00      10.41 r
  data arrival time                                  10.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/SumXinReg_reg_7_/CLK (fdf2a9)      0.00      11.00 r
  library setup time                      -0.03      10.97
  data required time                                 10.97
  -----------------------------------------------------------
  data required time                                 10.97
  data arrival time                                 -10.41
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.87       2.87 f
  dot/U182/Y (and2a6)                      0.29       3.16 f
  dot/U181/Y (inv1a3)                      0.14       3.31 r
  dot/U176/Y (and2c6)                      0.16       3.47 f
  dot/U288/Y (inv1a2)                      0.20       3.67 r
  dot/U290/Y (oa4c3)                       0.28       3.95 r
  dot/U291/Y (or3d3)                       0.14       4.09 f
  dot/table_1/din[2] (s_table)             0.00       4.09 f
  dot/table_1/U45/Y (buf1a9)               0.33       4.42 f
  dot/table_1/U107/Y (inv1a15)             0.18       4.60 r
  dot/table_1/U244/Y (and2a6)              0.27       4.87 r
  dot/table_1/U252/Y (or2c3)               0.22       5.09 f
  dot/table_1/U253/Y (and2c3)              0.32       5.41 r
  dot/table_1/U258/Y (or2c3)               0.22       5.64 f
  dot/table_1/U329/Y (inv1a1)              0.37       6.01 r
  dot/table_1/U330/Y (oa1f3)               0.16       6.17 f
  dot/table_1/U331/Y (inv1a1)              0.42       6.59 r
  dot/table_1/U424/Y (ao2i3)               0.17       6.76 f
  dot/table_1/U425/Y (oa1f3)               0.20       6.96 r
  dot/table_1/U427/Y (ao2i3)               0.23       7.19 f
  dot/table_1/s2[6] (s_table)              0.00       7.19 f
  dot/U269/CO (fa1a2)                      0.44       7.62 f
  dot/U142/Y (ao1d2)                       0.15       7.77 r
  dot/U140/Y (or2c3)                       0.14       7.91 f
  dot/U139/Y (ao1d2)                       0.14       8.06 r
  dot/U132/Y (or2c3)                       0.13       8.19 f
  dot/U131/CO (fa1a3)                      0.38       8.57 f
  dot/U129/Y (ao1d2)                       0.14       8.71 r
  dot/U127/Y (or2c3)                       0.14       8.85 f
  dot/U125/Y (ao1d2)                       0.14       8.99 r
  dot/U121/Y (or2c3)                       0.18       9.17 f
  dot/U65/Y (ao1f3)                        0.15       9.32 r
  dot/U228/Y (or2c6)                       0.11       9.44 f
  dot/U118/CO (fa1a3)                      0.36       9.79 f
  dot/U229/S (fa1a3)                       0.53      10.32 r
  dot/psum2_reg_14_/D (fdf2a3)             0.00      10.32 r
  data arrival time                                  10.32

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_14_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                 -10.32
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.89       2.89 r
  dot/U182/Y (and2a6)                      0.39       3.28 r
  dot/U181/Y (inv1a3)                      0.12       3.39 f
  dot/U176/Y (and2c6)                      0.43       3.82 r
  dot/U288/Y (inv1a2)                      0.20       4.01 f
  dot/U290/Y (oa4c3)                       0.25       4.26 f
  dot/U291/Y (or3d3)                       0.15       4.41 r
  dot/table_1/din[2] (s_table)             0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)               0.37       4.78 r
  dot/table_1/U107/Y (inv1a15)             0.15       4.93 f
  dot/table_1/U244/Y (and2a6)              0.24       5.17 f
  dot/table_1/U302/Y (oa1f3)               0.40       5.56 r
  dot/table_1/U169/Y (inv1a3)              0.20       5.76 f
  dot/table_1/U304/Y (and2c1)              0.52       6.29 r
  dot/table_1/U305/Y (oa2i2)               0.18       6.46 f
  dot/table_1/U306/Y (ao2i3)               0.15       6.62 r
  dot/table_1/s1[3] (s_table)              0.00       6.62 r
  dot/U35/Y (or2c1)                        0.30       6.91 f
  dot/U57/Y (inv1a1)                       0.30       7.21 r
  dot/U147/Y (ao1a3)                       0.23       7.44 r
  dot/U248/Y (oa1f3)                       0.16       7.60 f
  dot/U22/Y (ao1f2)                        0.48       8.08 r
  dot/U250/Y (oa1f3)                       0.26       8.34 f
  dot/U136/Y (ao1f2)                       0.41       8.76 r
  dot/U251/Y (oa1f3)                       0.23       8.99 f
  dot/U14/Y (ao1f2)                        0.40       9.39 r
  dot/U130/Y (inv1a3)                      0.18       9.57 f
  dot/U126/Y (ao1f2)                       0.25       9.82 r
  dot/U71/Y (xor2b2)                       0.29      10.11 f
  dot/psum1_reg_11_/D (fdf2a3)             0.00      10.11 f
  data arrival time                                  10.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_11_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                 -10.11
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/clk_gate_xn_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U8/Y (clk1b6)                                    0.34       4.80 r
  cordic/U106/Y (and2a3)                                  0.30       5.10 r
  cordic/U389/Y (oa1f3)                                   0.13       5.23 f
  cordic/clk_gate_xn_reg/EN (SNPS_CLOCK_GATE_HIGH_cordic_int_0)     0.00     5.23 f
  cordic/clk_gate_xn_reg/latch/D (ldf1b3)                 0.00       5.23 f
  data arrival time                                                  5.23

  clock clk (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             2.00       7.00
  clock uncertainty                                      -1.00       6.00
  cordic/clk_gate_xn_reg/latch/G (ldf1b3)                 0.00       6.00 f
  time borrowed from endpoint                             0.00       6.00
  data required time                                                 6.00
  --------------------------------------------------------------------------
  data required time                                                 6.00
  data arrival time                                                 -5.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77

  Time Borrowing Information
  --------------------------------------------------------------
  clk nominal pulse width                                 5.00   
  library setup time                                     -0.50   
  --------------------------------------------------------------
  max time borrow                                         4.50   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U184/Y (or2c3)                                   0.16       4.47 f
  cordic/U199/Y (buf1a9)                                  0.33       4.80 f
  cordic/U211/Y (xor2a2)                                  0.24       5.03 r
  cordic/U224/Y (or2c1)                                   0.36       5.39 f
  cordic/U151/Y (ao1f1)                                   0.47       5.87 r
  cordic/U226/Y (oa1f3)                                   0.15       6.02 f
  cordic/U246/Y (ao1f3)                                   0.30       6.32 r
  cordic/U74/Y (oa1f3)                                    0.24       6.56 f
  cordic/U39/Y (ao1f3)                                    0.32       6.88 r
  cordic/U270/Y (oa1f3)                                   0.25       7.13 f
  cordic/U278/Y (ao1f3)                                   0.32       7.45 r
  cordic/U5/Y (oa1f3)                                     0.25       7.69 f
  cordic/U31/Y (ao1f3)                                    0.32       8.01 r
  cordic/U305/Y (oa1f3)                                   0.28       8.29 f
  cordic/U314/Y (ao1f6)                                   0.29       8.58 r
  cordic/U325/Y (oa1f6)                                   0.18       8.75 f
  cordic/U326/Y (ao1e6)                                   0.23       8.99 r
  cordic/U338/Y (oa1f6)                                   0.17       9.16 f
  cordic/U348/Y (ao1f6)                                   0.26       9.42 r
  cordic/U357/Y (oa1f6)                                   0.16       9.58 f
  cordic/U628/Y (xor2a2)                                  0.25       9.83 f
  cordic/U629/Y (ao4a3)                                   0.23      10.06 f
  cordic/yn_reg_18_/D (fdf2a3)                            0.00      10.06 f
  data arrival time                                                 10.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/yn_reg_18_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U184/Y (or2c3)                                   0.16       4.47 f
  cordic/U199/Y (buf1a9)                                  0.33       4.80 f
  cordic/U211/Y (xor2a2)                                  0.24       5.03 r
  cordic/U224/Y (or2c1)                                   0.36       5.39 f
  cordic/U151/Y (ao1f1)                                   0.47       5.87 r
  cordic/U226/Y (oa1f3)                                   0.15       6.02 f
  cordic/U246/Y (ao1f3)                                   0.30       6.32 r
  cordic/U74/Y (oa1f3)                                    0.24       6.56 f
  cordic/U39/Y (ao1f3)                                    0.32       6.88 r
  cordic/U270/Y (oa1f3)                                   0.25       7.13 f
  cordic/U278/Y (ao1f3)                                   0.32       7.45 r
  cordic/U5/Y (oa1f3)                                     0.25       7.69 f
  cordic/U31/Y (ao1f3)                                    0.32       8.01 r
  cordic/U305/Y (oa1f3)                                   0.28       8.29 f
  cordic/U314/Y (ao1f6)                                   0.29       8.58 r
  cordic/U325/Y (oa1f6)                                   0.18       8.75 f
  cordic/U326/Y (ao1e6)                                   0.23       8.99 r
  cordic/U338/Y (oa1f6)                                   0.17       9.16 f
  cordic/U348/Y (ao1f6)                                   0.26       9.42 r
  cordic/U631/Y (xor2b2)                                  0.25       9.67 f
  cordic/U24/Y (ao1a1)                                    0.34      10.01 f
  cordic/yn_reg_17_/D (fdf2a3)                            0.00      10.01 f
  data arrival time                                                 10.01

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/yn_reg_17_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.10      10.90
  data required time                                                10.90
  --------------------------------------------------------------------------
  data required time                                                10.90
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U6/Y (inv1a9)                                    0.35       4.81 r
  cordic/U33/Y (ao1f2)                                    0.22       5.03 f
  cordic/U457/Y (xor2a2)                                  0.31       5.34 f
  cordic/U466/Y (or2c1)                                   0.35       5.69 r
  cordic/U467/Y (inv1a1)                                  0.22       5.91 f
  cordic/U130/Y (oa1f1)                                   0.39       6.30 r
  cordic/U18/Y (ao1f2)                                    0.28       6.58 f
  cordic/U474/Y (oa1f3)                                   0.36       6.94 r
  cordic/U483/Y (ao1f3)                                   0.21       7.15 f
  cordic/U490/Y (oa1f6)                                   0.23       7.39 r
  cordic/U69/Y (ao1f3)                                    0.17       7.55 f
  cordic/U512/Y (oa1f3)                                   0.35       7.90 r
  cordic/U523/Y (ao1f3)                                   0.19       8.09 f
  cordic/U532/Y (oa1f3)                                   0.35       8.44 r
  cordic/U542/Y (ao1f3)                                   0.19       8.62 f
  cordic/U554/Y (oa1f3)                                   0.35       8.97 r
  cordic/U58/Y (ao1f3)                                    0.19       9.16 f
  cordic/U56/Y (oa1f3)                                    0.34       9.50 r
  cordic/U684/Y (xor2a2)                                  0.21       9.71 f
  cordic/U38/Y (ao1a3)                                    0.24       9.95 f
  cordic/xn_reg_17_/D (fdf2a3)                            0.00       9.95 f
  data arrival time                                                  9.95

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/xn_reg_17_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                 -9.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: v_in_0[0] (input port clocked by clk)
  Endpoint: calvn/SumXinReg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  v_in_0[0] (in)                           0.00       6.00 f
  U1/Y (inv1a1)                            0.44       6.44 r
  U79/Y (inv1a3)                           0.23       6.67 f
  calvn/v_in_0[0] (cal_vn)                 0.00       6.67 f
  calvn/intadd_17_U4/CO (fa1a2)            0.39       7.06 f
  calvn/intadd_17_U3/CO (fa1a2)            0.39       7.45 f
  calvn/intadd_17_U2/S (fa1a2)             0.45       7.90 f
  calvn/intadd_0_U9/CO (fa1a2)             0.48       8.38 f
  calvn/U44/Y (or2c3)                      0.14       8.52 r
  calvn/U46/Y (or3d3)                      0.26       8.78 f
  calvn/U47/Y (or2c3)                      0.16       8.94 r
  calvn/U29/Y (or3d3)                      0.17       9.11 f
  calvn/intadd_0_U6/CO (fa1a2)             0.39       9.50 f
  calvn/intadd_0_U5/S (fa1a2)              0.49       9.99 r
  calvn/SumXinReg_reg_6_/D (fdf2a9)        0.00       9.99 r
  data arrival time                                   9.99

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/SumXinReg_reg_6_/CLK (fdf2a9)      0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                  -9.99
  -----------------------------------------------------------
  slack (MET)                                         0.98


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.87       2.87 f
  dot/U182/Y (and2a6)                      0.29       3.16 f
  dot/U181/Y (inv1a3)                      0.14       3.31 r
  dot/U176/Y (and2c6)                      0.16       3.47 f
  dot/U288/Y (inv1a2)                      0.20       3.67 r
  dot/U290/Y (oa4c3)                       0.28       3.95 r
  dot/U291/Y (or3d3)                       0.14       4.09 f
  dot/table_1/din[2] (s_table)             0.00       4.09 f
  dot/table_1/U45/Y (buf1a9)               0.33       4.42 f
  dot/table_1/U107/Y (inv1a15)             0.18       4.60 r
  dot/table_1/U244/Y (and2a6)              0.27       4.87 r
  dot/table_1/U252/Y (or2c3)               0.22       5.09 f
  dot/table_1/U253/Y (and2c3)              0.32       5.41 r
  dot/table_1/U258/Y (or2c3)               0.22       5.64 f
  dot/table_1/U329/Y (inv1a1)              0.37       6.01 r
  dot/table_1/U330/Y (oa1f3)               0.16       6.17 f
  dot/table_1/U331/Y (inv1a1)              0.42       6.59 r
  dot/table_1/U424/Y (ao2i3)               0.17       6.76 f
  dot/table_1/U425/Y (oa1f3)               0.20       6.96 r
  dot/table_1/U427/Y (ao2i3)               0.23       7.19 f
  dot/table_1/s2[6] (s_table)              0.00       7.19 f
  dot/U269/CO (fa1a2)                      0.44       7.62 f
  dot/U142/Y (ao1d2)                       0.15       7.77 r
  dot/U140/Y (or2c3)                       0.14       7.91 f
  dot/U139/Y (ao1d2)                       0.14       8.06 r
  dot/U132/Y (or2c3)                       0.13       8.19 f
  dot/U131/CO (fa1a3)                      0.38       8.57 f
  dot/U129/Y (ao1d2)                       0.14       8.71 r
  dot/U127/Y (or2c3)                       0.14       8.85 f
  dot/U125/Y (ao1d2)                       0.14       8.99 r
  dot/U121/Y (or2c3)                       0.18       9.17 f
  dot/U65/Y (ao1f3)                        0.15       9.32 r
  dot/U228/Y (or2c6)                       0.11       9.44 f
  dot/U118/S (fa1a3)                       0.53       9.96 r
  dot/psum2_reg_13_/D (fdf2a3)             0.00       9.96 r
  data arrival time                                   9.96

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_13_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                  -9.96
  -----------------------------------------------------------
  slack (MET)                                         0.99


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U184/Y (or2c3)                                   0.16       4.47 f
  cordic/U199/Y (buf1a9)                                  0.33       4.80 f
  cordic/U211/Y (xor2a2)                                  0.24       5.03 r
  cordic/U224/Y (or2c1)                                   0.36       5.39 f
  cordic/U151/Y (ao1f1)                                   0.47       5.87 r
  cordic/U226/Y (oa1f3)                                   0.15       6.02 f
  cordic/U246/Y (ao1f3)                                   0.30       6.32 r
  cordic/U74/Y (oa1f3)                                    0.24       6.56 f
  cordic/U39/Y (ao1f3)                                    0.32       6.88 r
  cordic/U270/Y (oa1f3)                                   0.25       7.13 f
  cordic/U278/Y (ao1f3)                                   0.32       7.45 r
  cordic/U5/Y (oa1f3)                                     0.25       7.69 f
  cordic/U31/Y (ao1f3)                                    0.32       8.01 r
  cordic/U305/Y (oa1f3)                                   0.28       8.29 f
  cordic/U314/Y (ao1f6)                                   0.29       8.58 r
  cordic/U325/Y (oa1f6)                                   0.18       8.75 f
  cordic/U326/Y (ao1e6)                                   0.23       8.99 r
  cordic/U338/Y (oa1f6)                                   0.17       9.16 f
  cordic/U634/Y (xor2a2)                                  0.24       9.40 f
  cordic/U635/Y (oa1f1)                                   0.27       9.67 r
  cordic/U636/Y (inv1a1)                                  0.17       9.84 f
  cordic/yn_reg_16_/D (fdf2a3)                            0.00       9.84 f
  data arrival time                                                  9.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/yn_reg_16_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.12      10.88
  data required time                                                10.88
  --------------------------------------------------------------------------
  data required time                                                10.88
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.89       2.89 r
  dot/U182/Y (and2a6)                      0.39       3.28 r
  dot/U181/Y (inv1a3)                      0.12       3.39 f
  dot/U176/Y (and2c6)                      0.43       3.82 r
  dot/U288/Y (inv1a2)                      0.20       4.01 f
  dot/U290/Y (oa4c3)                       0.25       4.26 f
  dot/U291/Y (or3d3)                       0.15       4.41 r
  dot/table_1/din[2] (s_table)             0.00       4.41 r
  dot/table_1/U45/Y (buf1a9)               0.37       4.78 r
  dot/table_1/U107/Y (inv1a15)             0.15       4.93 f
  dot/table_1/U244/Y (and2a6)              0.24       5.17 f
  dot/table_1/U302/Y (oa1f3)               0.40       5.56 r
  dot/table_1/U169/Y (inv1a3)              0.20       5.76 f
  dot/table_1/U304/Y (and2c1)              0.52       6.29 r
  dot/table_1/U305/Y (oa2i2)               0.18       6.46 f
  dot/table_1/U306/Y (ao2i3)               0.15       6.62 r
  dot/table_1/s1[3] (s_table)              0.00       6.62 r
  dot/U35/Y (or2c1)                        0.30       6.91 f
  dot/U57/Y (inv1a1)                       0.30       7.21 r
  dot/U147/Y (ao1a3)                       0.23       7.44 r
  dot/U248/Y (oa1f3)                       0.16       7.60 f
  dot/U22/Y (ao1f2)                        0.48       8.08 r
  dot/U250/Y (oa1f3)                       0.26       8.34 f
  dot/U136/Y (ao1f2)                       0.41       8.76 r
  dot/U251/Y (oa1f3)                       0.23       8.99 f
  dot/U14/Y (ao1f2)                        0.40       9.39 r
  dot/U130/Y (inv1a3)                      0.18       9.57 f
  dot/U74/Y (xor2a2)                       0.27       9.84 f
  dot/psum1_reg_10_/D (fdf2a3)             0.00       9.84 f
  data arrival time                                   9.84

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_10_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.10      10.90
  data required time                                 10.90
  -----------------------------------------------------------
  data required time                                 10.90
  data arrival time                                  -9.84
  -----------------------------------------------------------
  slack (MET)                                         1.05


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U184/Y (or2c3)                                   0.16       4.47 f
  cordic/U199/Y (buf1a9)                                  0.33       4.80 f
  cordic/U211/Y (xor2a2)                                  0.24       5.03 r
  cordic/U224/Y (or2c1)                                   0.36       5.39 f
  cordic/U151/Y (ao1f1)                                   0.47       5.87 r
  cordic/U226/Y (oa1f3)                                   0.15       6.02 f
  cordic/U246/Y (ao1f3)                                   0.30       6.32 r
  cordic/U74/Y (oa1f3)                                    0.24       6.56 f
  cordic/U39/Y (ao1f3)                                    0.32       6.88 r
  cordic/U270/Y (oa1f3)                                   0.25       7.13 f
  cordic/U278/Y (ao1f3)                                   0.32       7.45 r
  cordic/U5/Y (oa1f3)                                     0.25       7.69 f
  cordic/U31/Y (ao1f3)                                    0.32       8.01 r
  cordic/U305/Y (oa1f3)                                   0.28       8.29 f
  cordic/U314/Y (ao1f6)                                   0.29       8.58 r
  cordic/U325/Y (oa1f6)                                   0.18       8.75 f
  cordic/U326/Y (ao1e6)                                   0.23       8.99 r
  cordic/U638/Y (xor2b2)                                  0.25       9.24 f
  cordic/U639/Y (oa1f1)                                   0.29       9.52 r
  cordic/U640/Y (inv1a1)                                  0.17       9.70 f
  cordic/yn_reg_15_/D (fdf2a3)                            0.00       9.70 f
  data arrival time                                                  9.70

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/yn_reg_15_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.12      10.88
  data required time                                                10.88
  --------------------------------------------------------------------------
  data required time                                                10.88
  data arrival time                                                 -9.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U6/Y (inv1a9)                                    0.35       4.81 r
  cordic/U33/Y (ao1f2)                                    0.22       5.03 f
  cordic/U457/Y (xor2a2)                                  0.25       5.27 r
  cordic/U466/Y (or2c1)                                   0.27       5.54 f
  cordic/U467/Y (inv1a1)                                  0.40       5.95 r
  cordic/U130/Y (oa1f1)                                   0.18       6.13 f
  cordic/U18/Y (ao1f2)                                    0.22       6.35 r
  cordic/U474/Y (oa1f3)                                   0.27       6.63 f
  cordic/U483/Y (ao1f3)                                   0.37       7.00 r
  cordic/U490/Y (oa1f6)                                   0.19       7.18 f
  cordic/U69/Y (ao1f3)                                    0.30       7.48 r
  cordic/U512/Y (oa1f3)                                   0.24       7.73 f
  cordic/U523/Y (ao1f3)                                   0.32       8.05 r
  cordic/U532/Y (oa1f3)                                   0.25       8.29 f
  cordic/U542/Y (ao1f3)                                   0.32       8.61 r
  cordic/U554/Y (oa1f3)                                   0.25       8.86 f
  cordic/U58/Y (ao1f3)                                    0.32       9.18 r
  cordic/U686/Y (xor2b2)                                  0.28       9.46 f
  cordic/U30/Y (ao1a3)                                    0.24       9.71 f
  cordic/xn_reg_16_/D (fdf2a3)                            0.00       9.71 f
  data arrival time                                                  9.71

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/xn_reg_16_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                 -9.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: v_in_0[0] (input port clocked by clk)
  Endpoint: calvn/SumXinReg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 f
  v_in_0[0] (in)                           0.00       6.00 f
  U1/Y (inv1a1)                            0.44       6.44 r
  U79/Y (inv1a3)                           0.23       6.67 f
  calvn/v_in_0[0] (cal_vn)                 0.00       6.67 f
  calvn/intadd_17_U4/CO (fa1a2)            0.39       7.06 f
  calvn/intadd_17_U3/CO (fa1a2)            0.39       7.45 f
  calvn/intadd_17_U2/S (fa1a2)             0.45       7.90 f
  calvn/intadd_0_U9/CO (fa1a2)             0.48       8.38 f
  calvn/U44/Y (or2c3)                      0.14       8.52 r
  calvn/U46/Y (or3d3)                      0.26       8.78 f
  calvn/U47/Y (or2c3)                      0.16       8.94 r
  calvn/U29/Y (or3d3)                      0.17       9.11 f
  calvn/intadd_0_U6/S (fa1a2)              0.51       9.62 r
  calvn/SumXinReg_reg_5_/D (fdf2a9)        0.00       9.62 r
  data arrival time                                   9.62

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  calvn/SumXinReg_reg_5_/CLK (fdf2a9)      0.00      11.00 r
  library setup time                      -0.04      10.96
  data required time                                 10.96
  -----------------------------------------------------------
  data required time                                 10.96
  data arrival time                                  -9.62
  -----------------------------------------------------------
  slack (MET)                                         1.34


  Startpoint: v_in_0[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_0_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  v_in_0[0] (in)                                          0.00       6.00 r
  U1/Y (inv1a1)                                           0.20       6.20 f
  U79/Y (inv1a3)                                          0.29       6.48 r
  calvn/v_in_0[0] (cal_vn)                                0.00       6.48 r
  calvn/U150/Y (oa1f3)                                    0.19       6.67 f
  calvn/intadd_8_U8/CO (fa1a2)                            0.38       7.05 f
  calvn/intadd_8_U7/CO (fa1a2)                            0.36       7.41 f
  calvn/intadd_8_U6/CO (fa1a2)                            0.36       7.78 f
  calvn/intadd_8_U5/CO (fa1a2)                            0.36       8.14 f
  calvn/intadd_8_U4/CO (fa1a2)                            0.36       8.50 f
  calvn/intadd_8_U3/CO (fa1a2)                            0.36       8.87 f
  calvn/intadd_8_U2/S (fa1a2)                             0.44       9.31 r
  calvn/U59/Y (inv1a1)                                    0.09       9.40 f
  calvn/FloorWrap_0/din[10] (FloorAndWrap_7)              0.00       9.40 f
  calvn/FloorWrap_0/U1/Y (clk1a3)                         0.16       9.57 f
  calvn/FloorWrap_0/dout[7] (FloorAndWrap_7)              0.00       9.57 f
  calvn/VnReg_0_reg_7_/D (fdf2a3)                         0.00       9.57 f
  data arrival time                                                  9.57

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_0_reg_7_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                 -9.57
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U6/Y (inv1a9)                                    0.35       4.81 r
  cordic/U33/Y (ao1f2)                                    0.22       5.03 f
  cordic/U457/Y (xor2a2)                                  0.31       5.34 f
  cordic/U466/Y (or2c1)                                   0.35       5.69 r
  cordic/U467/Y (inv1a1)                                  0.22       5.91 f
  cordic/U130/Y (oa1f1)                                   0.39       6.30 r
  cordic/U18/Y (ao1f2)                                    0.28       6.58 f
  cordic/U474/Y (oa1f3)                                   0.36       6.94 r
  cordic/U483/Y (ao1f3)                                   0.21       7.15 f
  cordic/U490/Y (oa1f6)                                   0.23       7.39 r
  cordic/U69/Y (ao1f3)                                    0.17       7.55 f
  cordic/U512/Y (oa1f3)                                   0.35       7.90 r
  cordic/U523/Y (ao1f3)                                   0.19       8.09 f
  cordic/U532/Y (oa1f3)                                   0.35       8.44 r
  cordic/U542/Y (ao1f3)                                   0.19       8.62 f
  cordic/U554/Y (oa1f3)                                   0.35       8.97 r
  cordic/U689/Y (xor2a2)                                  0.25       9.22 r
  cordic/U55/Y (oa1f3)                                    0.06       9.28 f
  cordic/U690/Y (inv1a1)                                  0.28       9.56 r
  cordic/xn_reg_15_/D (fdf2a3)                            0.00       9.56 r
  data arrival time                                                  9.56

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/xn_reg_15_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.07      10.93
  data required time                                                10.93
  --------------------------------------------------------------------------
  data required time                                                10.93
  data arrival time                                                 -9.56
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: v_in_3[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_3_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  v_in_3[0] (in)                                          0.00       6.00 f
  U61/Y (inv1a1)                                          0.44       6.44 r
  U68/Y (inv1a3)                                          0.18       6.62 f
  calvn/v_in_3[0] (cal_vn)                                0.00       6.62 f
  calvn/U154/Y (oa1f3)                                    0.25       6.87 r
  calvn/intadd_5_U8/CO (fa1a2)                            0.34       7.21 r
  calvn/intadd_5_U7/CO (fa1a2)                            0.31       7.52 r
  calvn/intadd_5_U6/CO (fa1a2)                            0.31       7.84 r
  calvn/intadd_5_U5/CO (fa1a2)                            0.31       8.15 r
  calvn/intadd_5_U4/CO (fa1a2)                            0.31       8.46 r
  calvn/intadd_5_U3/CO (fa1a2)                            0.31       8.78 r
  calvn/intadd_5_U2/S (fa1a2)                             0.39       9.17 f
  calvn/U73/Y (inv1a1)                                    0.19       9.36 r
  calvn/FloorWrap_3/din[10] (FloorAndWrap_4)              0.00       9.36 r
  calvn/FloorWrap_3/U1/Y (clk1a3)                         0.18       9.54 r
  calvn/FloorWrap_3/dout[7] (FloorAndWrap_4)              0.00       9.54 r
  calvn/VnReg_3_reg_7_/D (fdf2a3)                         0.00       9.54 r
  data arrival time                                                  9.54

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_3_reg_7_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -9.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: v_in_5[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_5_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  v_in_5[0] (in)                                          0.00       6.00 f
  U59/Y (inv1a1)                                          0.44       6.44 r
  U67/Y (inv1a3)                                          0.18       6.62 f
  calvn/v_in_5[0] (cal_vn)                                0.00       6.62 f
  calvn/U152/Y (oa1f3)                                    0.25       6.87 r
  calvn/intadd_3_U8/CO (fa1a2)                            0.34       7.21 r
  calvn/intadd_3_U7/CO (fa1a2)                            0.31       7.52 r
  calvn/intadd_3_U6/CO (fa1a2)                            0.31       7.84 r
  calvn/intadd_3_U5/CO (fa1a2)                            0.31       8.15 r
  calvn/intadd_3_U4/CO (fa1a2)                            0.31       8.46 r
  calvn/intadd_3_U3/CO (fa1a2)                            0.31       8.78 r
  calvn/intadd_3_U2/S (fa1a2)                             0.39       9.17 f
  calvn/U65/Y (inv1a1)                                    0.19       9.36 r
  calvn/FloorWrap_5/din[10] (FloorAndWrap_2)              0.00       9.36 r
  calvn/FloorWrap_5/U1/Y (clk1a3)                         0.18       9.54 r
  calvn/FloorWrap_5/dout[7] (FloorAndWrap_2)              0.00       9.54 r
  calvn/VnReg_5_reg_7_/D (fdf2a3)                         0.00       9.54 r
  data arrival time                                                  9.54

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_5_reg_7_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -9.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: v_in_4[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_4_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  v_in_4[0] (in)                                          0.00       6.00 r
  U73/Y (inv1a3)                                          0.12       6.12 f
  U74/Y (inv1a3)                                          0.28       6.40 r
  calvn/v_in_4[0] (cal_vn)                                0.00       6.40 r
  calvn/U156/Y (oa1f3)                                    0.19       6.59 f
  calvn/intadd_4_U8/CO (fa1a2)                            0.38       6.97 f
  calvn/intadd_4_U7/CO (fa1a2)                            0.36       7.33 f
  calvn/intadd_4_U6/CO (fa1a2)                            0.36       7.69 f
  calvn/intadd_4_U5/CO (fa1a2)                            0.36       8.06 f
  calvn/intadd_4_U4/CO (fa1a2)                            0.36       8.42 f
  calvn/intadd_4_U3/CO (fa1a2)                            0.36       8.79 f
  calvn/intadd_4_U2/S (fa1a2)                             0.44       9.23 r
  calvn/U80/Y (inv1a1)                                    0.09       9.32 f
  calvn/FloorWrap_4/din[10] (FloorAndWrap_3)              0.00       9.32 f
  calvn/FloorWrap_4/U4/Y (clk1a3)                         0.16       9.48 f
  calvn/FloorWrap_4/dout[7] (FloorAndWrap_3)              0.00       9.48 f
  calvn/VnReg_4_reg_7_/D (fdf2a3)                         0.00       9.48 f
  data arrival time                                                  9.48

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_4_reg_7_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: v_in_2[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_2_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  v_in_2[0] (in)                                          0.00       6.00 r
  U75/Y (inv1a3)                                          0.12       6.12 f
  U76/Y (inv1a3)                                          0.28       6.40 r
  calvn/v_in_2[0] (cal_vn)                                0.00       6.40 r
  calvn/U153/Y (oa1f3)                                    0.19       6.59 f
  calvn/intadd_6_U8/CO (fa1a2)                            0.38       6.97 f
  calvn/intadd_6_U7/CO (fa1a2)                            0.36       7.33 f
  calvn/intadd_6_U6/CO (fa1a2)                            0.36       7.69 f
  calvn/intadd_6_U5/CO (fa1a2)                            0.36       8.06 f
  calvn/intadd_6_U4/CO (fa1a2)                            0.36       8.42 f
  calvn/intadd_6_U3/CO (fa1a2)                            0.36       8.79 f
  calvn/intadd_6_U2/S (fa1a2)                             0.44       9.23 r
  calvn/U69/Y (inv1a1)                                    0.09       9.32 f
  calvn/FloorWrap_2/din[10] (FloorAndWrap_5)              0.00       9.32 f
  calvn/FloorWrap_2/U1/Y (clk1a3)                         0.16       9.48 f
  calvn/FloorWrap_2/dout[7] (FloorAndWrap_5)              0.00       9.48 f
  calvn/VnReg_2_reg_7_/D (fdf2a3)                         0.00       9.48 f
  data arrival time                                                  9.48

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_2_reg_7_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: v_in_7[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_7_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  v_in_7[0] (in)                                          0.00       6.00 r
  U69/Y (inv1a3)                                          0.12       6.12 f
  U70/Y (inv1a3)                                          0.28       6.40 r
  calvn/v_in_7[0] (cal_vn)                                0.00       6.40 r
  calvn/U151/Y (oa1f3)                                    0.19       6.59 f
  calvn/intadd_1_U8/CO (fa1a2)                            0.38       6.97 f
  calvn/intadd_1_U7/CO (fa1a2)                            0.36       7.33 f
  calvn/intadd_1_U6/CO (fa1a2)                            0.36       7.69 f
  calvn/intadd_1_U5/CO (fa1a2)                            0.36       8.06 f
  calvn/intadd_1_U4/CO (fa1a2)                            0.36       8.42 f
  calvn/intadd_1_U3/CO (fa1a2)                            0.36       8.79 f
  calvn/intadd_1_U2/S (fa1a2)                             0.44       9.23 r
  calvn/U61/Y (inv1a1)                                    0.09       9.32 f
  calvn/FloorWrap_7/din[10] (FloorAndWrap_0)              0.00       9.32 f
  calvn/FloorWrap_7/U1/Y (clk1a3)                         0.16       9.48 f
  calvn/FloorWrap_7/dout[7] (FloorAndWrap_0)              0.00       9.48 f
  calvn/VnReg_7_reg_7_/D (fdf2a3)                         0.00       9.48 f
  data arrival time                                                  9.48

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_7_reg_7_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: v_in_6[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_6_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  v_in_6[0] (in)                                          0.00       6.00 r
  U71/Y (inv1a3)                                          0.12       6.12 f
  U72/Y (inv1a3)                                          0.28       6.40 r
  calvn/v_in_6[0] (cal_vn)                                0.00       6.40 r
  calvn/U155/Y (oa1f3)                                    0.19       6.59 f
  calvn/intadd_2_U8/CO (fa1a2)                            0.38       6.97 f
  calvn/intadd_2_U7/CO (fa1a2)                            0.36       7.33 f
  calvn/intadd_2_U6/CO (fa1a2)                            0.36       7.69 f
  calvn/intadd_2_U5/CO (fa1a2)                            0.36       8.06 f
  calvn/intadd_2_U4/CO (fa1a2)                            0.36       8.42 f
  calvn/intadd_2_U3/CO (fa1a2)                            0.36       8.79 f
  calvn/intadd_2_U2/S (fa1a2)                             0.44       9.23 r
  calvn/U76/Y (inv1a1)                                    0.09       9.32 f
  calvn/FloorWrap_6/din[10] (FloorAndWrap_1)              0.00       9.32 f
  calvn/FloorWrap_6/U1/Y (clk1a3)                         0.16       9.48 f
  calvn/FloorWrap_6/dout[7] (FloorAndWrap_1)              0.00       9.48 f
  calvn/VnReg_6_reg_7_/D (fdf2a3)                         0.00       9.48 f
  data arrival time                                                  9.48

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_6_reg_7_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                 -9.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.44


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.87       2.87 f
  dot/U182/Y (and2a6)                      0.29       3.16 f
  dot/U181/Y (inv1a3)                      0.14       3.31 r
  dot/U176/Y (and2c6)                      0.16       3.47 f
  dot/U288/Y (inv1a2)                      0.20       3.67 r
  dot/U290/Y (oa4c3)                       0.28       3.95 r
  dot/U291/Y (or3d3)                       0.14       4.09 f
  dot/table_1/din[2] (s_table)             0.00       4.09 f
  dot/table_1/U45/Y (buf1a9)               0.33       4.42 f
  dot/table_1/U107/Y (inv1a15)             0.18       4.60 r
  dot/table_1/U244/Y (and2a6)              0.27       4.87 r
  dot/table_1/U252/Y (or2c3)               0.22       5.09 f
  dot/table_1/U253/Y (and2c3)              0.32       5.41 r
  dot/table_1/U258/Y (or2c3)               0.22       5.64 f
  dot/table_1/U329/Y (inv1a1)              0.37       6.01 r
  dot/table_1/U330/Y (oa1f3)               0.16       6.17 f
  dot/table_1/U331/Y (inv1a1)              0.42       6.59 r
  dot/table_1/U424/Y (ao2i3)               0.17       6.76 f
  dot/table_1/U425/Y (oa1f3)               0.20       6.96 r
  dot/table_1/U427/Y (ao2i3)               0.23       7.19 f
  dot/table_1/s2[6] (s_table)              0.00       7.19 f
  dot/U269/CO (fa1a2)                      0.44       7.62 f
  dot/U142/Y (ao1d2)                       0.15       7.77 r
  dot/U140/Y (or2c3)                       0.14       7.91 f
  dot/U139/Y (ao1d2)                       0.14       8.06 r
  dot/U132/Y (or2c3)                       0.13       8.19 f
  dot/U131/CO (fa1a3)                      0.38       8.57 f
  dot/U129/Y (ao1d2)                       0.14       8.71 r
  dot/U127/Y (or2c3)                       0.14       8.85 f
  dot/U125/Y (ao1d2)                       0.14       8.99 r
  dot/U121/Y (or2c3)                       0.18       9.17 f
  dot/U232/Y (xor3b3)                      0.28       9.45 f
  dot/psum2_reg_12_/D (fdf2a3)             0.00       9.45 f
  data arrival time                                   9.45

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum2_reg_12_/CLK (fdf2a3)           0.00      11.00 r
  library setup time                      -0.10      10.90
  data required time                                 10.90
  -----------------------------------------------------------
  data required time                                 10.90
  data arrival time                                  -9.45
  -----------------------------------------------------------
  slack (MET)                                         1.45


  Startpoint: v_in_1[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  v_in_1[0] (in)                                          0.00       6.00 r
  U77/Y (inv1a3)                                          0.12       6.12 f
  U78/Y (inv1a3)                                          0.26       6.38 r
  calvn/v_in_1[0] (cal_vn)                                0.00       6.38 r
  calvn/U157/Y (oa1f3)                                    0.18       6.57 f
  calvn/intadd_7_U8/CO (fa1a2)                            0.38       6.94 f
  calvn/intadd_7_U7/CO (fa1a2)                            0.36       7.31 f
  calvn/intadd_7_U6/CO (fa1a2)                            0.36       7.67 f
  calvn/intadd_7_U5/CO (fa1a2)                            0.36       8.04 f
  calvn/intadd_7_U4/CO (fa1a2)                            0.36       8.40 f
  calvn/intadd_7_U3/CO (fa1a2)                            0.36       8.76 f
  calvn/intadd_7_U2/S (fa1a2)                             0.44       9.20 r
  calvn/U84/Y (inv1a1)                                    0.09       9.30 f
  calvn/FloorWrap_1/din[10] (FloorAndWrap_6)              0.00       9.30 f
  calvn/FloorWrap_1/U1/Y (clk1a3)                         0.16       9.46 f
  calvn/FloorWrap_1/dout[7] (FloorAndWrap_6)              0.00       9.46 f
  calvn/VnReg_1_reg_7_/D (fdf2a3)                         0.00       9.46 f
  data arrival time                                                  9.46

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_1_reg_7_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.08      10.92
  data required time                                                10.92
  --------------------------------------------------------------------------
  data required time                                                10.92
  data arrival time                                                 -9.46
  --------------------------------------------------------------------------
  slack (MET)                                                        1.46


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a6)          0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a6)            0.87       2.87 f
  dot/U182/Y (and2a6)                      0.29       3.16 f
  dot/U181/Y (inv1a3)                      0.14       3.31 r
  dot/U176/Y (and2c6)                      0.16       3.47 f
  dot/U288/Y (inv1a2)                      0.20       3.67 r
  dot/U290/Y (oa4c3)                       0.28       3.95 r
  dot/U291/Y (or3d3)                       0.14       4.09 f
  dot/table_1/din[2] (s_table)             0.00       4.09 f
  dot/table_1/U45/Y (buf1a9)               0.33       4.42 f
  dot/table_1/U107/Y (inv1a15)             0.18       4.60 r
  dot/table_1/U244/Y (and2a6)              0.27       4.87 r
  dot/table_1/U252/Y (or2c3)               0.22       5.09 f
  dot/table_1/U253/Y (and2c3)              0.32       5.41 r
  dot/table_1/U258/Y (or2c3)               0.22       5.64 f
  dot/table_1/U145/Y (and2c3)              0.34       5.98 r
  dot/table_1/U259/Y (and2c3)              0.14       6.11 f
  dot/table_1/U24/Y (inv1a1)               0.23       6.34 r
  dot/table_1/U260/Y (or2c3)               0.29       6.63 f
  dot/table_1/U364/Y (mx2a1)               0.53       7.16 r
  dot/table_1/U365/Y (and2c1)              0.15       7.31 f
  dot/table_1/U366/Y (oa2i2)               0.30       7.60 r
  dot/table_1/U67/Y (ao2i2)                0.24       7.85 f
  dot/table_1/U367/Y (oa1f3)               0.21       8.06 r
  dot/table_1/U76/Y (ao2i3)                0.21       8.27 f
  dot/table_1/s1[9] (s_table)              0.00       8.27 f
  dot/U16/Y (or2c1)                        0.41       8.68 r
  dot/U8/Y (or2c1)                         0.33       9.01 f
  dot/U75/Y (xor2a2)                       0.33       9.33 f
  dot/psum1_reg_9_/D (fdf2a3)              0.00       9.34 f
  data arrival time                                   9.34

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -1.00      11.00
  dot/psum1_reg_9_/CLK (fdf2a3)            0.00      11.00 r
  library setup time                      -0.13      10.87
  data required time                                 10.87
  -----------------------------------------------------------
  data required time                                 10.87
  data arrival time                                  -9.34
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/yn_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U184/Y (or2c3)                                   0.16       4.47 f
  cordic/U199/Y (buf1a9)                                  0.33       4.80 f
  cordic/U211/Y (xor2a2)                                  0.24       5.03 r
  cordic/U224/Y (or2c1)                                   0.36       5.39 f
  cordic/U151/Y (ao1f1)                                   0.47       5.87 r
  cordic/U226/Y (oa1f3)                                   0.15       6.02 f
  cordic/U246/Y (ao1f3)                                   0.30       6.32 r
  cordic/U74/Y (oa1f3)                                    0.24       6.56 f
  cordic/U39/Y (ao1f3)                                    0.32       6.88 r
  cordic/U270/Y (oa1f3)                                   0.25       7.13 f
  cordic/U278/Y (ao1f3)                                   0.32       7.45 r
  cordic/U5/Y (oa1f3)                                     0.25       7.69 f
  cordic/U31/Y (ao1f3)                                    0.32       8.01 r
  cordic/U305/Y (oa1f3)                                   0.28       8.29 f
  cordic/U314/Y (ao1f6)                                   0.29       8.58 r
  cordic/U325/Y (oa1f6)                                   0.18       8.75 f
  cordic/U642/Y (xor2a2)                                  0.25       9.01 f
  cordic/U59/Y (oa1f2)                                    0.17       9.18 r
  cordic/U643/Y (inv1a1)                                  0.15       9.33 f
  cordic/yn_reg_14_/D (fdf2a3)                            0.00       9.33 f
  data arrival time                                                  9.33

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/yn_reg_14_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.11      10.89
  data required time                                                10.89
  --------------------------------------------------------------------------
  data required time                                                10.89
  data arrival time                                                 -9.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: dot/psum2_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cordic/xn_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  dotVn              5KGATES               ssc_core_slow
  cal_phase          5KGATES               ssc_core_slow
  cordic_int         5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dot/psum2_reg_1_/CLK (fdf2a3)                           0.00       2.00 r
  dot/psum2_reg_1_/Q (fdf2a3)                             0.70       2.70 f
  dot/FloorWrap2/din[0] (FloorAndWrap_8_0)                0.00       2.70 f
  dot/FloorWrap2/U16/Y (clk1a3)                           0.19       2.89 f
  dot/FloorWrap2/dout[0] (FloorAndWrap_8_0)               0.00       2.89 f
  dot/psum_out2[0] (dotVn)                                0.00       2.89 f
  cordic/y[0] (cordic_int)                                0.00       2.89 f
  cordic/U172/Y (and2c1)                                  0.41       3.31 r
  cordic/U146/Y (or3d1)                                   0.35       3.66 f
  cordic/U177/Y (and2c3)                                  0.23       3.89 r
  cordic/U178/Y (or3d3)                                   0.22       4.12 f
  cordic/U35/Y (or3d6)                                    0.20       4.31 r
  cordic/U180/Y (clk1b6)                                  0.15       4.47 f
  cordic/U6/Y (inv1a9)                                    0.35       4.81 r
  cordic/U33/Y (ao1f2)                                    0.22       5.03 f
  cordic/U457/Y (xor2a2)                                  0.31       5.34 f
  cordic/U466/Y (or2c1)                                   0.35       5.69 r
  cordic/U467/Y (inv1a1)                                  0.22       5.91 f
  cordic/U130/Y (oa1f1)                                   0.39       6.30 r
  cordic/U18/Y (ao1f2)                                    0.28       6.58 f
  cordic/U474/Y (oa1f3)                                   0.36       6.94 r
  cordic/U483/Y (ao1f3)                                   0.21       7.15 f
  cordic/U490/Y (oa1f6)                                   0.23       7.39 r
  cordic/U69/Y (ao1f3)                                    0.17       7.55 f
  cordic/U512/Y (oa1f3)                                   0.35       7.90 r
  cordic/U523/Y (ao1f3)                                   0.19       8.09 f
  cordic/U532/Y (oa1f3)                                   0.35       8.44 r
  cordic/U542/Y (ao1f3)                                   0.19       8.62 f
  cordic/U692/Y (xor2b2)                                  0.29       8.91 r
  cordic/U57/Y (oa1f3)                                    0.06       8.98 f
  cordic/U693/Y (inv1a1)                                  0.28       9.25 r
  cordic/xn_reg_14_/D (fdf2a3)                            0.00       9.25 r
  data arrival time                                                  9.25

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  cordic/xn_reg_14_/CLK (fdf2a3)                          0.00      11.00 r
  library setup time                                     -0.07      10.93
  data required time                                                10.93
  --------------------------------------------------------------------------
  data required time                                                10.93
  data arrival time                                                 -9.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: v_in_0[0] (input port clocked by clk)
  Endpoint: calvn/VnReg_0_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          5KGATES               ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  v_in_0[0] (in)                                          0.00       6.00 f
  U1/Y (inv1a1)                                           0.44       6.44 r
  U79/Y (inv1a3)                                          0.23       6.67 f
  calvn/v_in_0[0] (cal_vn)                                0.00       6.67 f
  calvn/U150/Y (oa1f3)                                    0.26       6.93 r
  calvn/intadd_8_U8/CO (fa1a2)                            0.34       7.27 r
  calvn/intadd_8_U7/CO (fa1a2)                            0.31       7.58 r
  calvn/intadd_8_U6/CO (fa1a2)                            0.31       7.90 r
  calvn/intadd_8_U5/CO (fa1a2)                            0.31       8.21 r
  calvn/intadd_8_U4/CO (fa1a2)                            0.31       8.53 r
  calvn/intadd_8_U3/S (fa1a2)                             0.39       8.92 f
  calvn/U119/Y (inv1a1)                                   0.19       9.11 r
  calvn/FloorWrap_0/din[9] (FloorAndWrap_7)               0.00       9.11 r
  calvn/FloorWrap_0/U2/Y (clk1a3)                         0.18       9.29 r
  calvn/FloorWrap_0/dout[6] (FloorAndWrap_7)              0.00       9.29 r
  calvn/VnReg_0_reg_6_/D (fdf2a3)                         0.00       9.29 r
  data arrival time                                                  9.29

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  calvn/VnReg_0_reg_6_/CLK (fdf2a3)                       0.00      11.00 r
  library setup time                                     -0.04      10.96
  data required time                                                10.96
  --------------------------------------------------------------------------
  data required time                                                10.96
  data arrival time                                                 -9.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


1
