GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v'
Analyzing included file 'top_define.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v":26)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v":26)
Analyzing included file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\static_macro_define.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v":27)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v":27)
Analyzing included file 'vfb_defines.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v":28)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v":28)
Analyzing Verilog file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v'
Analyzing included file 'top_define.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":4849)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":4849)
Analyzing included file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\static_macro_define.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":4849)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":4849)
Analyzing included file 'vfb_defines.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":4849)
Back to file 'D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":4849)
Compiling module 'video_frame_buffer'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v":30)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Extracting RAM for identifier '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
WARN  (EX3670) : Actual bit length ** differs from formal bit length ** for port '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
Compiling module '**'("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_wrapper.v":0)
NOTE  (EX0101) : Current top module is "video_frame_buffer"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input I_rd_data_end is unused("D:\Gowin\Gowin_V1.9.9Beta-5\IDE\ipcore\VFB\data\vfb_top.v":74)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\fpga\GoWin_code_self\3_cam_udp_ddr3_6_2\ov5640_480_272\src\video_frame_buffer\temp\VFB\video_frame_buffer.vg" completed
Generate template file "E:\fpga\GoWin_code_self\3_cam_udp_ddr3_6_2\ov5640_480_272\src\video_frame_buffer\temp\VFB\video_frame_buffer_tmp.v" completed
[100%] Generate report file "E:\fpga\GoWin_code_self\3_cam_udp_ddr3_6_2\ov5640_480_272\src\video_frame_buffer\temp\VFB\video_frame_buffer_syn.rpt.html" completed
GowinSynthesis finish
