

================================================================
== Vitis HLS Report for 'ClefiaKeySet192'
================================================================
* Date:           Tue Dec  6 19:10:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1398|     1618|  13.980 us|  16.180 us|  1398|  1618|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_340_2  |      726|      946|   66 ~ 86|          -|          -|    11|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 15 8 12 
8 --> 9 10 
9 --> 10 
10 --> 11 
11 --> 7 
12 --> 13 14 
13 --> 14 
14 --> 11 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%idx55 = alloca i32 1"   --->   Operation 16 'alloca' 'idx55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%fin = alloca i64 1" [clefia.c:207]   --->   Operation 18 'alloca' 'fin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fout = alloca i64 1" [clefia.c:207]   --->   Operation 19 'alloca' 'fout' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lk = alloca i64 1" [clefia.c:324]   --->   Operation 20 'alloca' 'lk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1, i8 %fin, i8 %skey256"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln340 = store i4 0, i4 %i" [clefia.c:340]   --->   Operation 22 'store' 'store_ln340' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln340 = store i8 0, i8 %idx55" [clefia.c:340]   --->   Operation 23 'store' 'store_ln340' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1, i8 %fin, i8 %skey256"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1, i8 %fin, i8 %fout, i8 %clefia_s0, i8 %clefia_s1, i8 %con192"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1, i8 %rk, i8 %skey256"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1, i8 %fin, i8 %fout, i8 %clefia_s0, i8 %clefia_s1, i8 %con192"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1, i8 %rk, i8 %skey256"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19, i8 %fout, i8 %lk"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19, i8 %fout, i8 %lk"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln340 = br void %for.body13" [clefia.c:340]   --->   Operation 31 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.90>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [clefia.c:341]   --->   Operation 32 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln340 = icmp_eq  i4 %i_2, i4 11" [clefia.c:340]   --->   Operation 33 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln340 = add i4 %i_2, i4 1" [clefia.c:340]   --->   Operation 35 'add' 'add_ln340' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln340 = br i1 %icmp_ln340, void %for.body13.split, void %while.body.i60.preheader" [clefia.c:340]   --->   Operation 36 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%idx55_load_1 = load i8 %idx55" [clefia.c:326]   --->   Operation 37 'load' 'idx55_load_1' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [clefia.c:326]   --->   Operation 38 'specloopname' 'specloopname_ln326' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%or_ln326 = or i8 %idx55_load_1, i8 8" [clefia.c:326]   --->   Operation 39 'or' 'or_ln326' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln341 = trunc i4 %i_2" [clefia.c:341]   --->   Operation 40 'trunc' 'trunc_ln341' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 1" [clefia.c:341]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_2, i4 0" [clefia.c:348]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln348 = zext i8 %shl_ln" [clefia.c:348]   --->   Operation 43 'zext' 'zext_ln348' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (1.82ns)   --->   "%add_ln348 = add i9 %zext_ln348, i9 160" [clefia.c:348]   --->   Operation 44 'add' 'add_ln348' <Predicate = (!icmp_ln340)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln341 = br i1 %tmp, void %while.body.i31.preheader, void %while.body.i8.preheader" [clefia.c:341]   --->   Operation 45 'br' 'br_ln341' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (5.07ns)   --->   "%call_ln348 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112, i9 %add_ln348, i8 %lk, i8 %or_ln326, i8 %rk, i8 %con192" [clefia.c:348]   --->   Operation 46 'call' 'call_ln348' <Predicate = (!icmp_ln340 & !tmp)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 47 [2/2] (5.07ns)   --->   "%call_ln348 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110, i9 %add_ln348, i8 %lk, i8 %or_ln326, i8 %rk, i8 %con192" [clefia.c:348]   --->   Operation 47 'call' 'call_ln348' <Predicate = (!icmp_ln340 & tmp)> <Delay = 5.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114, i8 %rk, i8 %skey256"   --->   Operation 48 'call' 'call_ln0' <Predicate = (icmp_ln340)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln348 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112, i9 %add_ln348, i8 %lk, i8 %or_ln326, i8 %rk, i8 %con192" [clefia.c:348]   --->   Operation 49 'call' 'call_ln348' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %trunc_ln341, void %if.end38, void %while.body.i46.preheader" [clefia.c:349]   --->   Operation 50 'br' 'br_ln349' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.16>
ST_9 : Operation 51 [2/2] (5.16ns)   --->   "%call_ln326 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113, i8 %or_ln326, i8 %rk, i8 %skey256" [clefia.c:326]   --->   Operation 51 'call' 'call_ln326' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln326 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113, i8 %or_ln326, i8 %rk, i8 %skey256" [clefia.c:326]   --->   Operation 52 'call' 'call_ln326' <Predicate = (trunc_ln341)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end38"   --->   Operation 53 'br' 'br_ln0' <Predicate = (trunc_ln341)> <Delay = 0.00>
ST_10 : Operation 54 [2/2] (2.32ns)   --->   "%call_ln352 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 0" [clefia.c:352]   --->   Operation 54 'call' 'call_ln352' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.50>
ST_11 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln352 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 0" [clefia.c:352]   --->   Operation 55 'call' 'call_ln352' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc43"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!tmp)> <Delay = 0.00>
ST_11 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln346 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 16" [clefia.c:346]   --->   Operation 57 'call' 'call_ln346' <Predicate = (tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln347 = br void %for.inc43" [clefia.c:347]   --->   Operation 58 'br' 'br_ln347' <Predicate = (tmp)> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%idx55_load = load i8 %idx55" [clefia.c:354]   --->   Operation 59 'load' 'idx55_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (1.91ns)   --->   "%add_ln354 = add i8 %idx55_load, i8 16" [clefia.c:354]   --->   Operation 60 'add' 'add_ln354' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln340 = store i4 %add_ln340, i4 %i" [clefia.c:340]   --->   Operation 61 'store' 'store_ln340' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln340 = store i8 %add_ln354, i8 %idx55" [clefia.c:340]   --->   Operation 62 'store' 'store_ln340' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln340 = br void %for.body13" [clefia.c:340]   --->   Operation 63 'br' 'br_ln340' <Predicate = true> <Delay = 0.00>

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln348 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110, i9 %add_ln348, i8 %lk, i8 %or_ln326, i8 %rk, i8 %con192" [clefia.c:348]   --->   Operation 64 'call' 'call_ln348' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln343 = br i1 %trunc_ln341, void %if.end, void %while.body.i21.preheader" [clefia.c:343]   --->   Operation 65 'br' 'br_ln343' <Predicate = true> <Delay = 0.00>

State 13 <SV = 8> <Delay = 5.16>
ST_13 : Operation 66 [2/2] (5.16ns)   --->   "%call_ln326 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111, i8 %or_ln326, i8 %rk, i8 %skey256" [clefia.c:326]   --->   Operation 66 'call' 'call_ln326' <Predicate = true> <Delay = 5.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 9> <Delay = 2.32>
ST_14 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln326 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111, i8 %or_ln326, i8 %rk, i8 %skey256" [clefia.c:326]   --->   Operation 67 'call' 'call_ln326' <Predicate = (trunc_ln341)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 68 'br' 'br_ln0' <Predicate = (trunc_ln341)> <Delay = 0.00>
ST_14 : Operation 69 [2/2] (2.32ns)   --->   "%call_ln346 = call void @ClefiaDoubleSwap.1, i8 %lk, i5 16" [clefia.c:346]   --->   Operation 69 'call' 'call_ln346' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 7> <Delay = 0.00>
ST_15 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114, i8 %rk, i8 %skey256"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln357 = ret" [clefia.c:357]   --->   Operation 71 'ret' 'ret_ln357' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'store' operation ('store_ln340', clefia.c:340) of constant 0 on local variable 'i' [15]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 6.9ns
The critical path consists of the following:
	'load' operation ('i', clefia.c:341) on local variable 'i' [19]  (0 ns)
	'add' operation ('add_ln348', clefia.c:348) [32]  (1.82 ns)
	'call' operation ('call_ln348', clefia.c:348) to 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112' [35]  (5.08 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 5.17ns
The critical path consists of the following:
	'call' operation ('call_ln326', clefia.c:326) to 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113' [38]  (5.17 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln352', clefia.c:352) to 'ClefiaDoubleSwap.1' [41]  (2.32 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	'load' operation ('idx55_load', clefia.c:354) on local variable 'idx55' [53]  (0 ns)
	'add' operation ('add_ln354', clefia.c:354) [54]  (1.92 ns)
	'store' operation ('store_ln340', clefia.c:340) of variable 'add_ln354', clefia.c:354 on local variable 'idx55' [56]  (1.59 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 5.17ns
The critical path consists of the following:
	'call' operation ('call_ln326', clefia.c:326) to 'ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111' [47]  (5.17 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln346', clefia.c:346) to 'ClefiaDoubleSwap.1' [50]  (2.32 ns)

 <State 15>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
