{"vcs1":{"timestamp_begin":1681474687.126461947, "rt":0.79, "ut":0.21, "st":0.11}}
{"vcselab":{"timestamp_begin":1681474687.948641475, "rt":0.86, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681474688.827512435, "rt":0.66, "ut":0.07, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681474686.833377300}
{"VCS_COMP_START_TIME": 1681474686.833377300}
{"VCS_COMP_END_TIME": 1681474690.046799823}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238988}}
