{
    "fileIDs": {
        "1": "rtl/gpio.sv"
    },
    "hierTree": [
        {
            "file": "1",
            "language": "SystemVerilog",
            "line": 184,
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "rst_ni",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "tl_i",
                    "range": {
                        "lsb": 0,
                        "msb": 108
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "tl_o",
                    "range": {
                        "lsb": 0,
                        "msb": 65
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "intr_gpio_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Input",
                    "name": "alert_rx_i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Output",
                    "name": "alert_tx_o",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "STRUCT"
                },
                {
                    "direction": "Input",
                    "name": "cio_gpio_i",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "cio_gpio_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                },
                {
                    "direction": "Output",
                    "name": "cio_gpio_en_o",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "LOGIC"
                }
            ],
            "topModule": "gpio"
        }
    ],
    "modules": null
}
