Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Wed Mar 12 10:25:13 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_control_sets -verbose -file zynq_system_wrapper_control_sets_placed.rpt
| Design       : zynq_system_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    46 |
| Minimum Number of register sites lost to control set restrictions |    78 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             667 |          209 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             122 |           49 |
| Yes          | No                    | No                     |             671 |          197 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             142 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                               Enable Signal                                                              |                                                                                              Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push   |                                                                                                                                                                                                           |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                  |                                                                                                                                                                                                           |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                               |                                                                                                                                                                                                           |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                               |                                                                                                                                                                                                           |                3 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_CORE_IO_if_U/ar_hs                                                    |                                                                                                                                                                                                           |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                           | zynq_system_i/proc_sys_reset/U0/clear                                                                                                                                                                     |                1 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_U/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2/vivado_activity_thread_ap_fmul_2_max_dsp_u/U0/i_synth/MULT.OP/EXP/state_dec[0] |                3 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_CORE_IO_if_U/aw_hs                                                    |                                                                                                                                                                                                           |                4 |              7 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                |                                                                                                                                                                                                           |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                  |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                      |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                            |                                                                                                                                                                                                           |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                 |                                                                                                                                                                                                           |                5 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                    |                                                                                                                                                                                                           |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                  |                                                                                                                                                                                                           |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                             |                                                                                                                                                                                                           |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                               |                                                                                                                                                                                                           |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r     |                                                                                                                                                                                                           |                4 |             13 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in        |                                                                                                                                                                                                           |                3 |             14 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                |                                                                                                                                                                                                           |                4 |             14 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                      |                                                                                                                                                                                                           |                3 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_CORE_IO_if_U/ar_hs                                                    | zynq_system_i/vivado_activity_thread_0/n_0_rdata[31]_i_1                                                                                                                                                  |               14 |             27 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in       |                                                                                                                                                                                                           |               11 |             28 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                         |                                                                                                                                                                                                           |                7 |             28 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in       |                                                                                                                                                                                                           |                7 |             28 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                         |                                                                                                                                                                                                           |               12 |             28 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_temp_total_0_reg_130[29]_i_2                                                                  | zynq_system_i/vivado_activity_thread_0/n_0_temp_total_0_reg_130[29]_i_1                                                                                                                                   |                6 |             30 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__thread_arg_o_a_0_strike_price[31]_i_1                                                        |                                                                                                                                                                                                           |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_U/k_reg_143                                                           |                                                                                                                                                                                                           |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/p_0_in0                                                                                           |                                                                                                                                                                                                           |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__thread_arg_o_a_0_time_period[31]_i_1                                                         |                                                                                                                                                                                                           |                6 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__thread_arg_u_a_0_rfir[31]_i_1                                                                |                                                                                                                                                                                                           |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__thread_arg_thread_paths[31]_i_1                                                              |                                                                                                                                                                                                           |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_u_v_0_gamma_reg_292[31]_i_1                                                                   |                                                                                                                                                                                                           |                7 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_o_v_0_value_reg_303[31]_i_1                                                                   |                                                                                                                                                                                                           |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0__thread_arg_u_a_0_current_price[31]_i_1                                                       |                                                                                                                                                                                                           |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/inst/sig_vivado_activity_thread_thread_arg_path_points_ap_vld                                     |                                                                                                                                                                                                           |               11 |             33 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0       |                                                                                                                                                                                                           |                9 |             34 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_spot_price_0_1_reg_277[31]_i_1                                                                |                                                                                                                                                                                                           |               11 |             36 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/vivado_activity_thread_0/inst/sig_vivado_activity_thread_ap_rst                                                                                                                             |               23 |             37 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in        |                                                                                                                                                                                                           |               13 |             47 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                |                                                                                                                                                                                                           |               13 |             47 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/vivado_activity_thread_0/n_0_u_v_gamma_read_assign_reg_168[31]_i_2                                                         | zynq_system_i/vivado_activity_thread_0/inst/vivado_activity_thread_U/j_reg_1800                                                                                                                           |               18 |             67 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                          | zynq_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                    |               20 |             71 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                          |                                                                                                                                                                                                           |              214 |            681 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


