File	Unused	Number of Nodes	Estimated Latency	Partitions	Channel Width Base	Channel Width TMR	Number of Inputs Base	Number of Inputs TMR	Number of Outputs Base	Number of Outputs TMR	Number of LUTs Base	Number of LUTs TMR	Number of Latches Base	Number of Latches TMR	VPR Duration Base	VPR Duration TMR	NetDelay Base (s)	NetDelay TMR (s)	LogicDelay Base (s)	LogicDelay TMR (s)	Period Base (ns)	Period TMR (ns)
Per partition values	Recovery Time	Number of Outputs	Number of Inputs	Number of cut loops	Number of latches	Number of LUTs	Critical Path Length
/home/dsmu186/ths/workflow/blifs/clma.blif	1	8414	1.39253e-08	9	100	100	62	62	82	82	8365	26521	33	99	112.44	645.38	4.08303e-09	4.23207e-09	5.20048e-09	9.33166e-09	9.28351	13.5637	
	8.91064e-05	201	130	28	30	960	3
	8.88279e-05	216	159	0	0	960	1
	8.88836e-05	74	302	1	1	960	2
	8.88279e-05	184	127	0	0	960	1
	8.88279e-05	36	239	0	0	960	1
	8.88836e-05	262	249	2	2	960	2
	8.88279e-05	185	284	0	0	960	1
	8.88279e-05	171	337	0	0	960	1
	7.40279e-05	97	401	0	0	701	1
	
	
	

/home/dsmu186/ths/workflow/blifs/s38417.blif	1	7559	9.37674e-09	7	100	100	29	29	106	106	6042	19944	1463	4389	67.28	311.25	2.0921e-09	2.85647e-09	4.15906e-09	6.235e-09	6.25116	9.09147	
	8.93626e-05	389	316	233	268	960	7
	8.91563e-05	273	376	197	184	960	7
	8.90813e-05	266	282	173	188	960	7
	8.90438e-05	192	257	157	268	960	6
	8.90625e-05	268	342	190	240	960	6
	8.9025e-05	296	297	172	201	960	6
	4.45313e-05	134	240	33	114	336	7
	
	
	

/home/dsmu186/ths/workflow/blifs/s38584.1.blif	1	7541	7.08363e-09	7	100	100	38	38	304	304	6177	20371	1260	3780	74.38	332.68	1.46447e-09	2.784e-09	3.21552e-09	5.99034e-09	4.72242	8.81677	
	8.9225e-05	303	336	216	270	960	7
	8.91117e-05	271	288	158	181	960	9
	8.91683e-05	313	276	153	225	960	10
	8.91967e-05	226	313	161	180	960	8
	8.89558e-05	238	441	134	141	960	3
	8.92109e-05	306	517	200	222	960	12
	5.93133e-05	183	280	24	41	521	8
	
	
	

/home/dsmu186/ths/workflow/blifs/ex1010.blif	1	4598	8.07822e-09	5	100	100	10	10	10	10	4598	15154	0	0	46.99	238.82	2.55429e-09	4.69016e-09	2.83119e-09	3.88641e-09	5.38548	8.57657	
	8.88162e-05	667	15	0	0	960	1
	8.88162e-05	435	433	0	0	960	1
	8.88162e-05	202	799	0	0	960	1
	8.88162e-05	50	1028	0	0	960	1
	7.40162e-05	6	964	0	0	758	1
	
	
	

/home/dsmu186/ths/workflow/blifs/pdc.blif	1	4575	8.72655e-09	5	100	100	16	16	40	40	4575	14596	0	0	48.26	243.89	2.97271e-09	4.07483e-09	2.84499e-09	4.57149e-09	5.8177	8.64632	
	8.88175e-05	282	24	0	0	960	1
	8.88175e-05	209	196	0	0	960	1
	8.88175e-05	140	341	0	0	960	1
	8.88175e-05	217	450	0	0	960	1
	7.40175e-05	23	578	0	0	735	1
	
	
	

/home/dsmu186/ths/workflow/blifs/elliptic.blif	1	4724	1.17231e-08	4	100	100	131	131	114	114	3602	12241	1122	3366	36.03	159.03	2.29311e-09	4.22797e-09	5.52232e-09	8.63968e-09	7.81543	12.8676	
	8.90579e-05	420	415	325	333	960	3
	8.89876e-05	381	456	292	288	960	2
	8.91986e-05	360	479	290	285	960	2
	7.41876e-05	274	382	219	216	722	8
	
	
	

/home/dsmu186/ths/workflow/blifs/frisc.blif	1	4425	1.61048e-08	4	100	100	20	20	116	116	3539	11882	886	2658	41.5	160.63	2.44625e-09	4.80363e-09	8.29024e-09	1.07432e-08	10.7365	15.5469	
	8.96052e-05	439	454	262	275	960	4
	8.92509e-05	310	467	276	265	960	3
	8.93154e-05	342	502	274	262	960	4
	7.41933e-05	174	507	83	84	659	6
	
	
	

/home/dsmu186/ths/workflow/blifs/spla.blif	1	3690	7.78705e-09	4	100	100	16	16	46	46	3690	11654	0	0	34.44	159.01	2.35328e-09	4.20747e-09	2.83809e-09	3.87951e-09	5.19137	8.08698	
	8.88156e-05	262	23	0	0	960	1
	8.88156e-05	164	196	0	0	960	1
	8.88156e-05	140	328	0	0	960	1
	8.88156e-05	18	386	0	0	810	1
	
	
	

/home/dsmu186/ths/workflow/blifs/bigkey.blif	1	1931	3.3939e-09	2	100	100	229	229	197	197	1699	5455	224	672	17.95	71.35	9.6948e-10	1.65728e-09	1.33555e-09	1.68499e-09	2.2626	3.29984	
	8.88272e-05	202	378	190	127	960	2
	7.40272e-05	156	310	146	97	747	4
	
	
	

/home/dsmu186/ths/workflow/blifs/s298.blif	1	1938	1.25601e-08	3	100	100	4	4	6	6	1930	5876	8	24	10.05	47.06	2.84417e-09	4.03516e-09	5.52922e-09	8.66038e-09	8.37339	12.6955	
	8.92522e-05	34	65	12	8	960	2
	8.88251e-05	47	38	0	0	960	1
	1.48251e-05	5	15	0	0	10	1
	
	
	

/home/dsmu186/ths/workflow/blifs/des.blif	1	1591	5.83644e-09	2	100	100	256	256	245	245	1591	5156	0	0	21.57	61.54	1.73795e-09	2.7635e-09	2.15301e-09	2.83809e-09	3.89096	5.60159	
	8.88117e-05	245	218	0	0	960	1
	5.92117e-05	138	352	0	0	631	1
	
	
	

/home/dsmu186/ths/workflow/blifs/dsip.blif	1	1594	3.29135e-09	2	100	100	229	229	197	197	1362	4610	224	672	14.02	58.2	9.0111e-10	1.18279e-09	1.33555e-09	2.37697e-09	2.19423	3.51733	
	9.21638e-05	209	616	108	208	960	56
	4.45317e-05	315	142	6	16	410	20
	
	
	

/home/dsmu186/ths/workflow/blifs/diffeq.blif	1	1871	9.85962e-09	2	100	100	64	64	39	39	1494	5028	377	1131	11.21	44.47	1.4002e-09	2.36558e-09	5.17288e-09	5.52922e-09	6.57308	7.8948	
	8.90958e-05	373	379	273	272	960	3
	5.93578e-05	173	271	106	105	534	8
	
	
	

/home/dsmu186/ths/workflow/blifs/apex2.blif	1	1878	7.18823e-09	2	100	100	38	38	3	3	1878	5920	0	0	13.41	64.31	1.94716e-09	3.24619e-09	2.84499e-09	3.53007e-09	4.79215	6.77626	
	8.88144e-05	275	47	0	0	960	1
	8.88144e-05	11	310	0	0	918	1
	
	
	

/home/dsmu186/ths/workflow/blifs/seq.blif	1	1750	6.43631e-09	2	100	100	41	41	35	35	1750	5551	0	0	12.73	58.07	1.80222e-09	2.97271e-09	2.48865e-09	2.84499e-09	4.29087	5.8177	
	8.88129e-05	271	47	0	0	960	1
	7.40129e-05	30	299	0	0	790	1
	
	
	

/home/dsmu186/ths/workflow/blifs/tseng.blif	1	1431	9.03711e-09	2	100	100	52	52	122	122	1046	3657	385	1155	7.23	29.74	1.53694e-09	1.67778e-09	4.4878e-09	5.52232e-09	6.02474	7.2001	
	8.91615e-05	455	401	348	343	960	3
	1.48542e-05	64	72	42	42	86	3
	
	
	

/home/dsmu186/ths/workflow/blifs/alu4.blif	1	1522	6.24666e-09	2	100	100	14	14	8	8	1522	4732	0	0	9.33	40.46	2.01143e-09	2.42985e-09	2.15301e-09	3.19443e-09	4.16444	5.62428	
	8.88125e-05	160	16	0	0	960	1
	5.92125e-05	6	170	0	0	562	1
	
	
	

/home/dsmu186/ths/workflow/blifs/apex4.blif	1	1262	6.14411e-09	2	100	100	9	9	19	19	1262	4075	0	0	7.82	38.37	1.94306e-09	2.56249e-09	2.15301e-09	2.84499e-09	4.09607	5.40748	
	8.88123e-05	272	17	0	0	960	1
	2.96123e-05	17	271	0	0	302	1
	
	
	

/home/dsmu186/ths/workflow/blifs/misex3.blif	1	1397	6.24666e-09	2	100	100	14	14	14	14	1397	4393	0	0	8.62	38.24	2.01143e-09	2.63086e-09	2.15301e-09	2.84499e-09	4.16444	5.47585	
	8.88125e-05	192	19	0	0	960	1
	4.44125e-05	10	197	0	0	437	1
	
	
	

/home/dsmu186/ths/workflow/blifs/ex5p.blif	1	1064	6.65688e-09	2	100	100	8	8	63	63	1064	3437	0	0	6.85	32.74	2.28491e-09	2.90844e-09	2.15301e-09	2.85189e-09	4.43792	5.76033	
	8.88133e-05	231	12	0	0	960	1
	1.48133e-05	14	187	0	0	104	1
	
	
	

{'error': ['../vpr', '--route_file', 'file.route', '--place_file', 'file.place', '--net_file', 'file.net', '--full_stats', '--seed', '5072', '--route_chan_width', '100', '../arch.xml', '/home/dsmu186/ths/workflow/blifs/adder.blif']}
