Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Tue May 12 08:57:16 2020
| Host             : JacobOffersen running 64-bit Ubuntu 19.10
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7s25ftgb196-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.409        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.348        |
| Device Static (W)        | 0.062        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        7 |       --- |             --- |
| Slice Logic             |    <0.001 |      636 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      282 |     14600 |            1.93 |
|   Register              |    <0.001 |      197 |     29200 |            0.67 |
|   LUT as Shift Register |    <0.001 |       17 |      5000 |            0.34 |
|   CARRY4                |    <0.001 |       23 |      3650 |            0.63 |
|   F7/F8 Muxes           |    <0.001 |        3 |     14600 |            0.02 |
|   Others                |     0.000 |       33 |       --- |             --- |
| Signals                 |     0.001 |      532 |       --- |             --- |
| Block RAM               |     0.012 |        8 |        45 |           17.78 |
| MMCM                    |     0.194 |        2 |         3 |           66.67 |
| I/O                     |     0.136 |       13 |       100 |           13.00 |
| Static Power            |     0.062 |          |           |                 |
| Total                   |     0.409 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.024 |       0.019 |      0.005 |
| Vccaux    |       1.800 |     0.117 |       0.107 |      0.009 |
| Vcco33    |       3.300 |     0.042 |       0.041 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 15.4                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------+----------------------------------------------+-----------------+
| Clock                      | Domain                                       | Constraint (ns) |
+----------------------------+----------------------------------------------+-----------------+
| clk_feedback               | clock_eng_1280_720A/clk_feedback             |            10.0 |
| clk_feedback_1             | clock_eng_1280_720B/clk_feedback             |            13.3 |
| clock_pixel_unbuffered     | clock_eng_1280_720A/clock_pixel_unbuffered   |            13.3 |
| clock_x5pixel_unbuffered_1 | clock_eng_1280_720B/clock_x5pixel_unbuffered |             2.7 |
| sys_clk_pin                | CLK100MHZ                                    |            10.0 |
+----------------------------+----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| top                    |     0.348 |
|   Inst_vga_gen         |    <0.001 |
|   clock_eng_1280_720A  |     0.101 |
|   clock_eng_1280_720B  |     0.094 |
|   dvid_1               |     0.002 |
|     OSERDES_B          |    <0.001 |
|     OSERDES_CLK        |    <0.001 |
|     OSERDES_G          |    <0.001 |
|     OSERDES_R          |    <0.001 |
|     TDMS_encoder_blue  |    <0.001 |
|     TDMS_encoder_green |    <0.001 |
|     TDMS_encoder_red   |    <0.001 |
|   image_driver_inst    |     0.014 |
|     RAM_inst           |     0.013 |
+------------------------+-----------+


