def AIEuNOCuMuAXI : XilinxPrimitiveOp<"AIE_NOC_M_AXI", []> {
  let summary = "AIE_NOC_M_AXI Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<2>:$M_AXI_RRESP,
    I<2>:$M_AXI_BRESP,
    I<17>:$M_AXI_RUSER,
    I<16>:$M_AXI_RID,
    I<16>:$M_AXI_BUSER,
    I<16>:$M_AXI_BID,
    I<128>:$M_AXI_RDATA,
    I<1>:$M_AXI_RLAST,
    I<1>:$M_AXI_WREADY,
    I<1>:$M_AXI_RVALID,
    I<1>:$M_AXI_BVALID,
    I<1>:$M_AXI_AWREADY,
    I<1>:$M_AXI_ARREADY,
    I<1>:$FROM_AIE_5,
    I<1>:$FROM_AIE_4,
    I<1>:$FROM_AIE_3,
    I<1>:$FROM_AIE_2

    // AIE_NOC_M_AXI does not contain any parameters
  );

  let results = (outs
    I<10>:$M_AXI_TDEST,
    I<8>:$M_AXI_AWLEN,
    I<8>:$M_AXI_ARLEN,
    I<64>:$M_AXI_AWADDR,
    I<64>:$M_AXI_ARADDR,
    I<6>:$M_AXI_WID,
    I<4>:$M_AXI_AWREGION,
    I<4>:$M_AXI_AWQOS,
    I<4>:$M_AXI_AWCACHE,
    I<4>:$M_AXI_ARREGION,
    I<4>:$M_AXI_ARQOS,
    I<4>:$M_AXI_ARCACHE,
    I<3>:$M_AXI_AWSIZE,
    I<3>:$M_AXI_AWPROT,
    I<3>:$M_AXI_ARSIZE,
    I<3>:$M_AXI_ARPROT,
    I<2>:$M_AXI_AWBURST,
    I<2>:$M_AXI_ARBURST,
    I<18>:$M_AXI_AWUSER,
    I<18>:$M_AXI_ARUSER,
    I<17>:$M_AXI_WUSER,
    I<16>:$M_AXI_WSTRB,
    I<16>:$M_AXI_AWID,
    I<16>:$M_AXI_ARID,
    I<128>:$M_AXI_WDATA,
    I<12>:$DESTID_WR,
    I<12>:$DESTID_RD,
    I<1>:$M_AXI_WLAST,
    I<1>:$M_AXI_AWLOCK,
    I<1>:$M_AXI_ARLOCK,
    I<1>:$TO_NOC,
    I<1>:$M_AXI_WVALID,
    I<1>:$M_AXI_RREADY,
    I<1>:$M_AXI_BREADY,
    I<1>:$M_AXI_AWVALID,
    I<1>:$M_AXI_ARVALID,
    I<1>:$M_AXI_ACLK,
    I<1>:$DESTMODE_WR,
    I<1>:$DESTMODE_RD
  );
}

def AIEuNOCuMuAXIS : XilinxPrimitiveOp<"AIE_NOC_M_AXIS", []> {
  let summary = "AIE_NOC_M_AXIS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$M_AXIS_TREADY,
    I<1>:$FROM_AIE_5,
    I<1>:$FROM_AIE_4,
    I<1>:$FROM_AIE_3,
    I<1>:$FROM_AIE_2

    // AIE_NOC_M_AXIS does not contain any parameters
  );

  let results = (outs
    I<10>:$M_AXIS_TDEST,
    I<2>:$M_AXIS_TID,
    I<16>:$M_AXIS_TKEEP,
    I<128>:$M_AXIS_TDATA,
    I<1>:$TO_NOC,
    I<1>:$M_AXIS_TVALID,
    I<1>:$M_AXIS_TLAST,
    I<1>:$M_AXIS_ACLK
  );
}

def AIEuNOCuSuAXI : XilinxPrimitiveOp<"AIE_NOC_S_AXI", []> {
  let summary = "AIE_NOC_S_AXI Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$S_AXI_TDEST,
    I<8>:$S_AXI_AWLEN,
    I<8>:$S_AXI_ARLEN,
    I<64>:$S_AXI_AWADDR,
    I<64>:$S_AXI_ARADDR,
    I<6>:$S_AXI_WID,
    I<4>:$S_AXI_AWREGION,
    I<4>:$S_AXI_AWQOS,
    I<4>:$S_AXI_AWCACHE,
    I<4>:$S_AXI_ARREGION,
    I<4>:$S_AXI_ARQOS,
    I<4>:$S_AXI_ARCACHE,
    I<3>:$S_AXI_AWSIZE,
    I<3>:$S_AXI_AWPROT,
    I<3>:$S_AXI_ARSIZE,
    I<3>:$S_AXI_ARPROT,
    I<2>:$S_AXI_AWID,
    I<2>:$S_AXI_AWBURST,
    I<2>:$S_AXI_ARID,
    I<2>:$S_AXI_ARBURST,
    I<18>:$S_AXI_AWUSER,
    I<18>:$S_AXI_ARUSER,
    I<17>:$S_AXI_WUSER,
    I<16>:$S_AXI_WSTRB,
    I<128>:$S_AXI_WDATA,
    I<1>:$S_AXI_WLAST,
    I<1>:$S_AXI_AWLOCK,
    I<1>:$S_AXI_ARLOCK,
    I<1>:$S_AXI_WVALID,
    I<1>:$S_AXI_RREADY,
    I<1>:$S_AXI_BREADY,
    I<1>:$S_AXI_AWVALID,
    I<1>:$S_AXI_ARVALID,
    I<1>:$FROM_NOC

    // AIE_NOC_S_AXI does not contain any parameters
  );

  let results = (outs
    I<2>:$S_AXI_RRESP,
    I<2>:$S_AXI_RID,
    I<2>:$S_AXI_BRESP,
    I<2>:$S_AXI_BID,
    I<17>:$S_AXI_RUSER,
    I<16>:$S_AXI_BUSER,
    I<128>:$S_AXI_RDATA,
    I<1>:$S_AXI_RLAST,
    I<1>:$TO_AIE_7,
    I<1>:$TO_AIE_6,
    I<1>:$TO_AIE_3,
    I<1>:$TO_AIE_2,
    I<1>:$S_AXI_WREADY,
    I<1>:$S_AXI_RVALID,
    I<1>:$S_AXI_BVALID,
    I<1>:$S_AXI_AWREADY,
    I<1>:$S_AXI_ARREADY,
    I<1>:$S_AXI_ACLK
  );
}

def AIEuNOCuSuAXIS : XilinxPrimitiveOp<"AIE_NOC_S_AXIS", []> {
  let summary = "AIE_NOC_S_AXIS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$S_AXIS_TDEST,
    I<2>:$S_AXIS_TID,
    I<16>:$S_AXIS_TKEEP,
    I<128>:$S_AXIS_TDATA,
    I<1>:$S_AXIS_TVALID,
    I<1>:$S_AXIS_TLAST,
    I<1>:$FROM_NOC

    // AIE_NOC_S_AXIS does not contain any parameters
  );

  let results = (outs
    I<1>:$TO_AIE_7,
    I<1>:$TO_AIE_6,
    I<1>:$TO_AIE_3,
    I<1>:$TO_AIE_2,
    I<1>:$S_AXIS_TREADY,
    I<1>:$S_AXIS_ACLK
  );
}

def AIEuPLuMuAXIS128 : XilinxPrimitiveOp<"AIE_PL_M_AXIS128", []> {
  let summary = "AIE_PL_M_AXIS128 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<2>:$M_AXIS_TREADY,
    I<2>:$FROM_AIE,
    I<1>:$M_AXIS_ACLK

    // AIE_PL_M_AXIS128 does not contain any parameters
  );

  let results = (outs
    I<2>:$M_AXIS_TVALID,
    I<2>:$M_AXIS_TLAST,
    I<2>:$M_AXIS_TKEEP,
    I<128>:$M_AXIS_TDATA
  );
}

def AIEuPLuMuAXIS32 : XilinxPrimitiveOp<"AIE_PL_M_AXIS32", []> {
  let summary = "AIE_PL_M_AXIS32 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$M_AXIS_TREADY,
    I<1>:$M_AXIS_ACLK,
    I<1>:$FROM_AIE

    // AIE_PL_M_AXIS32 does not contain any parameters
  );

  let results = (outs
    I<32>:$M_AXIS_TDATA,
    I<1>:$M_AXIS_TVALID,
    I<1>:$M_AXIS_TLAST,
    I<1>:$M_AXIS_TKEEP
  );
}

def AIEuPLuMuAXIS64 : XilinxPrimitiveOp<"AIE_PL_M_AXIS64", []> {
  let summary = "AIE_PL_M_AXIS64 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$M_AXIS_TREADY,
    I<1>:$M_AXIS_ACLK,
    I<1>:$FROM_AIE

    // AIE_PL_M_AXIS64 does not contain any parameters
  );

  let results = (outs
    I<64>:$M_AXIS_TDATA,
    I<1>:$M_AXIS_TVALID,
    I<1>:$M_AXIS_TLAST,
    I<1>:$M_AXIS_TKEEP
  );
}

def AIEuPLuMuEVENTS : XilinxPrimitiveOp<"AIE_PL_M_EVENTS", []> {
  let summary = "AIE_PL_M_EVENTS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$CLK

    // AIE_PL_M_EVENTS does not contain any parameters
  );

  let results = (outs
    I<16>:$TRIG
  );
}

def AIEuPLuSuAXIS128 : XilinxPrimitiveOp<"AIE_PL_S_AXIS128", []> {
  let summary = "AIE_PL_S_AXIS128 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<2>:$S_AXIS_TVALID,
    I<2>:$S_AXIS_TLAST,
    I<2>:$S_AXIS_TKEEP,
    I<128>:$S_AXIS_TDATA,
    I<1>:$S_AXIS_ACLK

    // AIE_PL_S_AXIS128 does not contain any parameters
  );

  let results = (outs
    I<2>:$TO_AIE,
    I<2>:$S_AXIS_TREADY
  );
}

def AIEuPLuSuAXIS32 : XilinxPrimitiveOp<"AIE_PL_S_AXIS32", []> {
  let summary = "AIE_PL_S_AXIS32 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<32>:$S_AXIS_TDATA,
    I<1>:$S_AXIS_TVALID,
    I<1>:$S_AXIS_TLAST,
    I<1>:$S_AXIS_TKEEP,
    I<1>:$S_AXIS_ACLK

    // AIE_PL_S_AXIS32 does not contain any parameters
  );

  let results = (outs
    I<1>:$TO_AIE,
    I<1>:$S_AXIS_TREADY
  );
}

def AIEuPLuSuAXIS64 : XilinxPrimitiveOp<"AIE_PL_S_AXIS64", []> {
  let summary = "AIE_PL_S_AXIS64 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<64>:$S_AXIS_TDATA,
    I<1>:$S_AXIS_TVALID,
    I<1>:$S_AXIS_TLAST,
    I<1>:$S_AXIS_TKEEP,
    I<1>:$S_AXIS_ACLK

    // AIE_PL_S_AXIS64 does not contain any parameters
  );

  let results = (outs
    I<1>:$TO_AIE,
    I<1>:$S_AXIS_TREADY
  );
}

def AIEuPLuSuEVENTS : XilinxPrimitiveOp<"AIE_PL_S_EVENTS", []> {
  let summary = "AIE_PL_S_EVENTS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<16>:$TRIG,
    I<1>:$CLK

    // AIE_PL_S_EVENTS does not contain any parameters
  );

  let results = (outs
  );
}

def AND2B1L : XilinxPrimitiveOp<"AND2B1L", []> {
  let summary = "AND2B1L Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$SRI,
    I<1>:$DI,

    // AND2B1L parameters follows
    APIntAttr<I<1>>:$IS_SRI_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def AUTOBUF : XilinxPrimitiveOp<"AUTOBUF", []> {
  let summary = "AUTOBUF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,

    // AUTOBUF parameters follows
    StrAttr:$BUFFER_TYPE
  );

  let results = (outs
    I<1>:$O
  );
}

def BIBUF : XilinxPrimitiveOp<"BIBUF", []> {
  let summary = "BIBUF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    InOut<1>:$PAD,
    InOut<1>:$IO

    // BIBUF does not contain any parameters
  );

  let results = (outs
  );
}

def BITSLICEuCONTROL : XilinxPrimitiveOp<"BITSLICE_CONTROL", []> {
  let summary = "BITSLICE_CONTROL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$RIU_ADDR,
    I<4>:$TBYTE_IN,
    I<4>:$PHY_WRCS1,
    I<4>:$PHY_WRCS0,
    I<4>:$PHY_RDEN,
    I<4>:$PHY_RDCS1,
    I<4>:$PHY_RDCS0,
    I<40>:$TX_BIT_CTRL_IN_TRI,
    I<40>:$TX_BIT_CTRL_IN6,
    I<40>:$TX_BIT_CTRL_IN5,
    I<40>:$TX_BIT_CTRL_IN4,
    I<40>:$TX_BIT_CTRL_IN3,
    I<40>:$TX_BIT_CTRL_IN2,
    I<40>:$TX_BIT_CTRL_IN1,
    I<40>:$TX_BIT_CTRL_IN0,
    I<40>:$RX_BIT_CTRL_IN6,
    I<40>:$RX_BIT_CTRL_IN5,
    I<40>:$RX_BIT_CTRL_IN4,
    I<40>:$RX_BIT_CTRL_IN3,
    I<40>:$RX_BIT_CTRL_IN2,
    I<40>:$RX_BIT_CTRL_IN1,
    I<40>:$RX_BIT_CTRL_IN0,
    I<16>:$RIU_WR_DATA,
    I<1>:$RST,
    I<1>:$RIU_WR_EN,
    I<1>:$RIU_NIBBLE_SEL,
    I<1>:$RIU_CLK,
    I<1>:$REFCLK,
    I<1>:$PLL_CLK,
    I<1>:$PCLK_NIBBLE_IN,
    I<1>:$NCLK_NIBBLE_IN,
    I<1>:$EN_VTC,
    I<1>:$CLK_FROM_EXT,

    // BITSLICE_CONTROL parameters follows
    StrAttr:$CTRL_CLK,
    StrAttr:$DIV_MODE,
    StrAttr:$EN_CLK_TO_EXT_NORTH,
    StrAttr:$EN_CLK_TO_EXT_SOUTH,
    StrAttr:$EN_DYN_ODLY_MODE,
    StrAttr:$EN_OTHER_NCLK,
    StrAttr:$EN_OTHER_PCLK,
    StrAttr:$IDLY_VT_TRACK,
    StrAttr:$INV_RXCLK,
    StrAttr:$ODLY_VT_TRACK,
    StrAttr:$QDLY_VT_TRACK,
    APIntAttr<I<6>>:$READ_IDLE_COUNT,
    StrAttr:$REFCLK_SRC,
    SI64Attr:$ROUNDING_FACTOR,
    StrAttr:$RXGATE_EXTEND,
    StrAttr:$RX_CLK_PHASE_N,
    StrAttr:$RX_CLK_PHASE_P,
    StrAttr:$RX_GATING,
    StrAttr:$SELF_CALIBRATE,
    StrAttr:$SERIAL_MODE,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_SPEEDUP,
    StrAttr:$SIM_VERSION,
    StrAttr:$TX_GATING
  );

  let results = (outs
    I<7>:$DYN_DCI,
    I<40>:$TX_BIT_CTRL_OUT_TRI,
    I<40>:$TX_BIT_CTRL_OUT6,
    I<40>:$TX_BIT_CTRL_OUT5,
    I<40>:$TX_BIT_CTRL_OUT4,
    I<40>:$TX_BIT_CTRL_OUT3,
    I<40>:$TX_BIT_CTRL_OUT2,
    I<40>:$TX_BIT_CTRL_OUT1,
    I<40>:$TX_BIT_CTRL_OUT0,
    I<40>:$RX_BIT_CTRL_OUT6,
    I<40>:$RX_BIT_CTRL_OUT5,
    I<40>:$RX_BIT_CTRL_OUT4,
    I<40>:$RX_BIT_CTRL_OUT3,
    I<40>:$RX_BIT_CTRL_OUT2,
    I<40>:$RX_BIT_CTRL_OUT1,
    I<40>:$RX_BIT_CTRL_OUT0,
    I<16>:$RIU_RD_DATA,
    I<1>:$VTC_RDY,
    I<1>:$RIU_VALID,
    I<1>:$PCLK_NIBBLE_OUT,
    I<1>:$NCLK_NIBBLE_OUT,
    I<1>:$DLY_RDY,
    I<1>:$CLK_TO_EXT_SOUTH,
    I<1>:$CLK_TO_EXT_NORTH
  );
}

def BSCANE2 : XilinxPrimitiveOp<"BSCANE2", []> {
  let summary = "BSCANE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$TDO,

    // BSCANE2 parameters follows
    StrAttr:$DISABLE_JTAG,
    SI64Attr:$JTAG_CHAIN
  );

  let results = (outs
    I<1>:$UPDATE,
    I<1>:$TMS,
    I<1>:$TDI,
    I<1>:$TCK,
    I<1>:$SHIFT,
    I<1>:$SEL,
    I<1>:$RUNTEST,
    I<1>:$RESET,
    I<1>:$DRCK,
    I<1>:$CAPTURE
  );
}

def BUF : XilinxPrimitiveOp<"BUF", []> {
  let summary = "BUF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // BUF does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFCEuLEAF : XilinxPrimitiveOp<"BUFCE_LEAF", []> {
  let summary = "BUFCE_LEAF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CE,

    // BUFCE_LEAF parameters follows
    StrAttr:$CE_TYPE,
    APIntAttr<I<1>>:$IS_CE_INVERTED,
    APIntAttr<I<1>>:$IS_I_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFCEuROW : XilinxPrimitiveOp<"BUFCE_ROW", []> {
  let summary = "BUFCE_ROW Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CE,

    // BUFCE_ROW parameters follows
    StrAttr:$CE_TYPE,
    APIntAttr<I<1>>:$IS_CE_INVERTED,
    APIntAttr<I<1>>:$IS_I_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFDIVuLEAF : XilinxPrimitiveOp<"BUFDIV_LEAF", []> {
  let summary = "BUFDIV_LEAF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CLR_B,

    // BUFDIV_LEAF parameters follows
    SI64Attr:$DIVIDE,
    APIntAttr<I<1>>:$IS_I_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFG : XilinxPrimitiveOp<"BUFG", []> {
  let summary = "BUFG Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // BUFG does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFGCE : XilinxPrimitiveOp<"BUFGCE", []> {
  let summary = "BUFGCE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CE,

    // BUFGCE parameters follows
    StrAttr:$CE_TYPE,
    APIntAttr<I<1>>:$IS_CE_INVERTED,
    APIntAttr<I<1>>:$IS_I_INVERTED,
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFGCEuDIV : XilinxPrimitiveOp<"BUFGCE_DIV", []> {
  let summary = "BUFGCE_DIV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CLR,
    I<1>:$CE,

    // BUFGCE_DIV parameters follows
    SI64Attr:$BUFGCE_DIVIDE,
    StrAttr:$CE_TYPE,
    StrAttr:$HARDSYNC_CLR,
    APIntAttr<I<1>>:$IS_CE_INVERTED,
    APIntAttr<I<1>>:$IS_CLR_INVERTED,
    APIntAttr<I<1>>:$IS_I_INVERTED,
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFGCTRL : XilinxPrimitiveOp<"BUFGCTRL", []> {
  let summary = "BUFGCTRL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$S1,
    I<1>:$S0,
    I<1>:$IGNORE1,
    I<1>:$IGNORE0,
    I<1>:$I1,
    I<1>:$I0,
    I<1>:$CE1,
    I<1>:$CE0,

    // BUFGCTRL parameters follows
    StrAttr:$CE_TYPE_CE0,
    StrAttr:$CE_TYPE_CE1,
    SI64Attr:$INIT_OUT,
    APIntAttr<I<1>>:$IS_CE0_INVERTED,
    APIntAttr<I<1>>:$IS_CE1_INVERTED,
    APIntAttr<I<1>>:$IS_I0_INVERTED,
    APIntAttr<I<1>>:$IS_I1_INVERTED,
    APIntAttr<I<1>>:$IS_IGNORE0_INVERTED,
    APIntAttr<I<1>>:$IS_IGNORE1_INVERTED,
    APIntAttr<I<1>>:$IS_S0_INVERTED,
    APIntAttr<I<1>>:$IS_S1_INVERTED,
    StrAttr:$PRESELECT_I0,
    StrAttr:$PRESELECT_I1,
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFGP : XilinxPrimitiveOp<"BUFGP", []> {
  let summary = "BUFGP Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // BUFGP does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFGuFABRIC : XilinxPrimitiveOp<"BUFG_FABRIC", []> {
  let summary = "BUFG_FABRIC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // BUFG_FABRIC does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFGuGT : XilinxPrimitiveOp<"BUFG_GT", []> {
  let summary = "BUFG_GT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<3>:$DIV,
    I<1>:$I,
    I<1>:$CLRMASK,
    I<1>:$CLR,
    I<1>:$CEMASK,
    I<1>:$CE,

    // BUFG_GT parameters follows
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFGuGTuSYNC : XilinxPrimitiveOp<"BUFG_GT_SYNC", []> {
  let summary = "BUFG_GT_SYNC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$CLR,
    I<1>:$CLK,
    I<1>:$CE

    // BUFG_GT_SYNC does not contain any parameters
  );

  let results = (outs
    I<1>:$CLRSYNC,
    I<1>:$CESYNC
  );
}

def BUFGuPS : XilinxPrimitiveOp<"BUFG_PS", []> {
  let summary = "BUFG_PS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,

    // BUFG_PS parameters follows
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFH : XilinxPrimitiveOp<"BUFH", []> {
  let summary = "BUFH Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // BUFH does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFHCE : XilinxPrimitiveOp<"BUFHCE", []> {
  let summary = "BUFHCE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CE,

    // BUFHCE parameters follows
    StrAttr:$CE_TYPE,
    SI64Attr:$INIT_OUT,
    APIntAttr<I<1>>:$IS_CE_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFIO : XilinxPrimitiveOp<"BUFIO", []> {
  let summary = "BUFIO Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // BUFIO does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFMR : XilinxPrimitiveOp<"BUFMR", []> {
  let summary = "BUFMR Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // BUFMR does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFMRCE : XilinxPrimitiveOp<"BUFMRCE", []> {
  let summary = "BUFMRCE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CE,

    // BUFMRCE parameters follows
    StrAttr:$CE_TYPE,
    SI64Attr:$INIT_OUT,
    APIntAttr<I<1>>:$IS_CE_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def BUFR : XilinxPrimitiveOp<"BUFR", []> {
  let summary = "BUFR Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CLR,
    I<1>:$CE,

    // BUFR parameters follows
    StrAttr:$BUFR_DIVIDE,
    StrAttr:$SIM_DEVICE
  );

  let results = (outs
    I<1>:$O
  );
}

def CAPTUREE2 : XilinxPrimitiveOp<"CAPTUREE2", []> {
  let summary = "CAPTUREE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$CLK,
    I<1>:$CAP,

    // CAPTUREE2 parameters follows
    StrAttr:$ONESHOT
  );

  let results = (outs
  );
}

def CARRY4 : XilinxPrimitiveOp<"CARRY4", []> {
  let summary = "CARRY4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$S,
    I<4>:$DI,
    I<1>:$CYINIT,
    I<1>:$CI

    // CARRY4 does not contain any parameters
  );

  let results = (outs
    I<4>:$O,
    I<4>:$CO
  );
}

def CARRY8 : XilinxPrimitiveOp<"CARRY8", []> {
  let summary = "CARRY8 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$S,
    I<8>:$DI,
    I<1>:$CI_TOP,
    I<1>:$CI,

    // CARRY8 parameters follows
    StrAttr:$CARRY_TYPE
  );

  let results = (outs
    I<8>:$O,
    I<8>:$CO
  );
}

def CFGLUT5 : XilinxPrimitiveOp<"CFGLUT5", []> {
  let summary = "CFGLUT5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I4,
    I<1>:$I3,
    I<1>:$I2,
    I<1>:$I1,
    I<1>:$I0,
    I<1>:$CLK,
    I<1>:$CE,
    I<1>:$CDI,

    // CFGLUT5 parameters follows
    APIntAttr<I<32>>:$INIT,
    APIntAttr<I<1>>:$IS_CLK_INVERTED
  );

  let results = (outs
    I<1>:$O6,
    I<1>:$O5,
    I<1>:$CDO
  );
}

def CMAC : XilinxPrimitiveOp<"CMAC", []> {
  let summary = "CMAC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$RX_SERDES_RESET,
    I<10>:$RX_SERDES_CLK,
    I<10>:$DRP_ADDR,
    I<9>:$CTL_TX_PAUSE_REQ,
    I<9>:$CTL_TX_PAUSE_ENABLE,
    I<9>:$CTL_RX_PAUSE_ENABLE,
    I<9>:$CTL_RX_PAUSE_ACK,
    I<8>:$CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE,
    I<80>:$CTL_TX_SYSTEMTIMERIN,
    I<80>:$CTL_RX_SYSTEMTIMERIN,
    I<64>:$TX_PTP_RXTSTAMP_IN,
    I<64>:$RX_SERDES_DATA3,
    I<64>:$RX_SERDES_DATA2,
    I<64>:$RX_SERDES_DATA1,
    I<64>:$RX_SERDES_DATA0,
    I<4>:$TX_MTYIN3,
    I<4>:$TX_MTYIN2,
    I<4>:$TX_MTYIN1,
    I<4>:$TX_MTYIN0,
    I<32>:$RX_SERDES_DATA9,
    I<32>:$RX_SERDES_DATA8,
    I<32>:$RX_SERDES_DATA7,
    I<32>:$RX_SERDES_DATA6,
    I<32>:$RX_SERDES_DATA5,
    I<32>:$RX_SERDES_DATA4,
    I<2>:$TX_PTP_1588OP_IN,
    I<16>:$TX_PTP_TSTAMP_OFFSET_IN,
    I<16>:$TX_PTP_TAG_FIELD_IN,
    I<16>:$TX_PTP_CHKSUM_OFFSET_IN,
    I<16>:$RX_SERDES_ALT_DATA3,
    I<16>:$RX_SERDES_ALT_DATA2,
    I<16>:$RX_SERDES_ALT_DATA1,
    I<16>:$RX_SERDES_ALT_DATA0,
    I<16>:$DRP_DI,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER8,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER7,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER6,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER5,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER4,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER3,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER2,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER1,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER0,
    I<16>:$CTL_TX_PAUSE_QUANTA8,
    I<16>:$CTL_TX_PAUSE_QUANTA7,
    I<16>:$CTL_TX_PAUSE_QUANTA6,
    I<16>:$CTL_TX_PAUSE_QUANTA5,
    I<16>:$CTL_TX_PAUSE_QUANTA4,
    I<16>:$CTL_TX_PAUSE_QUANTA3,
    I<16>:$CTL_TX_PAUSE_QUANTA2,
    I<16>:$CTL_TX_PAUSE_QUANTA1,
    I<16>:$CTL_TX_PAUSE_QUANTA0,
    I<128>:$TX_DATAIN3,
    I<128>:$TX_DATAIN2,
    I<128>:$TX_DATAIN1,
    I<128>:$TX_DATAIN0,
    I<1>:$TX_SOPIN3,
    I<1>:$TX_SOPIN2,
    I<1>:$TX_SOPIN1,
    I<1>:$TX_SOPIN0,
    I<1>:$TX_RESET,
    I<1>:$TX_PTP_UPD_CHKSUM_IN,
    I<1>:$TX_ERRIN3,
    I<1>:$TX_ERRIN2,
    I<1>:$TX_ERRIN1,
    I<1>:$TX_ERRIN0,
    I<1>:$TX_EOPIN3,
    I<1>:$TX_EOPIN2,
    I<1>:$TX_EOPIN1,
    I<1>:$TX_EOPIN0,
    I<1>:$TX_ENAIN3,
    I<1>:$TX_ENAIN2,
    I<1>:$TX_ENAIN1,
    I<1>:$TX_ENAIN0,
    I<1>:$TX_CLK,
    I<1>:$RX_RESET,
    I<1>:$RX_CLK,
    I<1>:$DRP_WE,
    I<1>:$DRP_EN,
    I<1>:$DRP_CLK,
    I<1>:$CTL_TX_TEST_PATTERN,
    I<1>:$CTL_TX_SEND_RFI,
    I<1>:$CTL_TX_SEND_IDLE,
    I<1>:$CTL_TX_RESEND_PAUSE,
    I<1>:$CTL_TX_PTP_VLANE_ADJUST_MODE,
    I<1>:$CTL_TX_LANE0_VLM_BIP7_OVERRIDE,
    I<1>:$CTL_TX_ENABLE,
    I<1>:$CTL_RX_TEST_PATTERN,
    I<1>:$CTL_RX_FORCE_RESYNC,
    I<1>:$CTL_RX_ENABLE_PPP,
    I<1>:$CTL_RX_ENABLE_PCP,
    I<1>:$CTL_RX_ENABLE_GPP,
    I<1>:$CTL_RX_ENABLE_GCP,
    I<1>:$CTL_RX_ENABLE,
    I<1>:$CTL_RX_CHECK_UCAST_PPP,
    I<1>:$CTL_RX_CHECK_UCAST_PCP,
    I<1>:$CTL_RX_CHECK_UCAST_GPP,
    I<1>:$CTL_RX_CHECK_UCAST_GCP,
    I<1>:$CTL_RX_CHECK_SA_PPP,
    I<1>:$CTL_RX_CHECK_SA_PCP,
    I<1>:$CTL_RX_CHECK_SA_GPP,
    I<1>:$CTL_RX_CHECK_SA_GCP,
    I<1>:$CTL_RX_CHECK_OPCODE_PPP,
    I<1>:$CTL_RX_CHECK_OPCODE_PCP,
    I<1>:$CTL_RX_CHECK_OPCODE_GPP,
    I<1>:$CTL_RX_CHECK_OPCODE_GCP,
    I<1>:$CTL_RX_CHECK_MCAST_PPP,
    I<1>:$CTL_RX_CHECK_MCAST_PCP,
    I<1>:$CTL_RX_CHECK_MCAST_GPP,
    I<1>:$CTL_RX_CHECK_MCAST_GCP,
    I<1>:$CTL_RX_CHECK_ETYPE_PPP,
    I<1>:$CTL_RX_CHECK_ETYPE_PCP,
    I<1>:$CTL_RX_CHECK_ETYPE_GPP,
    I<1>:$CTL_RX_CHECK_ETYPE_GCP,
    I<1>:$CTL_CAUI4_MODE,

    // CMAC parameters follows
    StrAttr:$CTL_PTP_TRANSPCLK_MODE,
    StrAttr:$CTL_RX_CHECK_ACK,
    StrAttr:$CTL_RX_CHECK_PREAMBLE,
    StrAttr:$CTL_RX_CHECK_SFD,
    StrAttr:$CTL_RX_DELETE_FCS,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GCP,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GPP,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PCP,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PPP,
    StrAttr:$CTL_RX_FORWARD_CONTROL,
    StrAttr:$CTL_RX_IGNORE_FCS,
    APIntAttr<I<15>>:$CTL_RX_MAX_PACKET_LEN,
    APIntAttr<I<8>>:$CTL_RX_MIN_PACKET_LEN,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_GPP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_GCP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_PCP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_GCP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_PCP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_PPP,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_MCAST,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_UCAST,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_SA,
    StrAttr:$CTL_RX_PROCESS_LFI,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID0,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID1,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID10,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID11,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID12,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID13,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID14,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID15,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID16,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID17,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID18,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID19,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID2,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID3,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID4,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID5,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID6,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID7,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID8,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID9,
    StrAttr:$CTL_TEST_MODE_PIN_CHAR,
    APIntAttr<I<48>>:$CTL_TX_DA_GPP,
    APIntAttr<I<48>>:$CTL_TX_DA_PPP,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_GPP,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_PPP,
    StrAttr:$CTL_TX_FCS_INS_ENABLE,
    StrAttr:$CTL_TX_IGNORE_FCS,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_GPP,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_PPP,
    StrAttr:$CTL_TX_PTP_1STEP_ENABLE,
    APIntAttr<I<11>>:$CTL_TX_PTP_LATENCY_ADJUST,
    APIntAttr<I<48>>:$CTL_TX_SA_GPP,
    APIntAttr<I<48>>:$CTL_TX_SA_PPP,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID0,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID1,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID10,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID11,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID12,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID13,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID14,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID15,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID16,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID17,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID18,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID19,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID2,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID3,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID4,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID5,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID6,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID7,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID8,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID9,
    StrAttr:$SIM_VERSION,
    StrAttr:$TEST_MODE_PIN_CHAR
  );

  let results = (outs
    I<9>:$STAT_TX_PAUSE_VALID,
    I<9>:$STAT_RX_PAUSE_VALID,
    I<9>:$STAT_RX_PAUSE_REQ,
    I<8>:$STAT_RX_TOTAL_BYTES,
    I<8>:$STAT_RX_LANE0_VLM_BIP7,
    I<80>:$TX_PTP_TSTAMP_OUT,
    I<80>:$RX_PTP_TSTAMP_OUT,
    I<7>:$STAT_TX_TOTAL_BYTES,
    I<7>:$STAT_RX_BAD_CODE,
    I<7>:$RX_LANE_ALIGNER_FILL_9,
    I<7>:$RX_LANE_ALIGNER_FILL_8,
    I<7>:$RX_LANE_ALIGNER_FILL_7,
    I<7>:$RX_LANE_ALIGNER_FILL_6,
    I<7>:$RX_LANE_ALIGNER_FILL_5,
    I<7>:$RX_LANE_ALIGNER_FILL_4,
    I<7>:$RX_LANE_ALIGNER_FILL_3,
    I<7>:$RX_LANE_ALIGNER_FILL_2,
    I<7>:$RX_LANE_ALIGNER_FILL_19,
    I<7>:$RX_LANE_ALIGNER_FILL_18,
    I<7>:$RX_LANE_ALIGNER_FILL_17,
    I<7>:$RX_LANE_ALIGNER_FILL_16,
    I<7>:$RX_LANE_ALIGNER_FILL_15,
    I<7>:$RX_LANE_ALIGNER_FILL_14,
    I<7>:$RX_LANE_ALIGNER_FILL_13,
    I<7>:$RX_LANE_ALIGNER_FILL_12,
    I<7>:$RX_LANE_ALIGNER_FILL_11,
    I<7>:$RX_LANE_ALIGNER_FILL_10,
    I<7>:$RX_LANE_ALIGNER_FILL_1,
    I<7>:$RX_LANE_ALIGNER_FILL_0,
    I<64>:$TX_SERDES_DATA3,
    I<64>:$TX_SERDES_DATA2,
    I<64>:$TX_SERDES_DATA1,
    I<64>:$TX_SERDES_DATA0,
    I<5>:$TX_PTP_PCSLANE_OUT,
    I<5>:$STAT_RX_VL_NUMBER_9,
    I<5>:$STAT_RX_VL_NUMBER_8,
    I<5>:$STAT_RX_VL_NUMBER_7,
    I<5>:$STAT_RX_VL_NUMBER_6,
    I<5>:$STAT_RX_VL_NUMBER_5,
    I<5>:$STAT_RX_VL_NUMBER_4,
    I<5>:$STAT_RX_VL_NUMBER_3,
    I<5>:$STAT_RX_VL_NUMBER_2,
    I<5>:$STAT_RX_VL_NUMBER_19,
    I<5>:$STAT_RX_VL_NUMBER_18,
    I<5>:$STAT_RX_VL_NUMBER_17,
    I<5>:$STAT_RX_VL_NUMBER_16,
    I<5>:$STAT_RX_VL_NUMBER_15,
    I<5>:$STAT_RX_VL_NUMBER_14,
    I<5>:$STAT_RX_VL_NUMBER_13,
    I<5>:$STAT_RX_VL_NUMBER_12,
    I<5>:$STAT_RX_VL_NUMBER_11,
    I<5>:$STAT_RX_VL_NUMBER_10,
    I<5>:$STAT_RX_VL_NUMBER_1,
    I<5>:$STAT_RX_VL_NUMBER_0,
    I<5>:$RX_PTP_PCSLANE_OUT,
    I<4>:$STAT_RX_UNDERSIZE,
    I<4>:$STAT_RX_TOTAL_PACKETS,
    I<4>:$STAT_RX_STOMPED_FCS,
    I<4>:$STAT_RX_PACKET_SMALL,
    I<4>:$STAT_RX_FRAMING_ERR_9,
    I<4>:$STAT_RX_FRAMING_ERR_8,
    I<4>:$STAT_RX_FRAMING_ERR_7,
    I<4>:$STAT_RX_FRAMING_ERR_6,
    I<4>:$STAT_RX_FRAMING_ERR_5,
    I<4>:$STAT_RX_FRAMING_ERR_4,
    I<4>:$STAT_RX_FRAMING_ERR_3,
    I<4>:$STAT_RX_FRAMING_ERR_2,
    I<4>:$STAT_RX_FRAMING_ERR_19,
    I<4>:$STAT_RX_FRAMING_ERR_18,
    I<4>:$STAT_RX_FRAMING_ERR_17,
    I<4>:$STAT_RX_FRAMING_ERR_16,
    I<4>:$STAT_RX_FRAMING_ERR_15,
    I<4>:$STAT_RX_FRAMING_ERR_14,
    I<4>:$STAT_RX_FRAMING_ERR_13,
    I<4>:$STAT_RX_FRAMING_ERR_12,
    I<4>:$STAT_RX_FRAMING_ERR_11,
    I<4>:$STAT_RX_FRAMING_ERR_10,
    I<4>:$STAT_RX_FRAMING_ERR_1,
    I<4>:$STAT_RX_FRAMING_ERR_0,
    I<4>:$STAT_RX_FRAGMENT,
    I<4>:$STAT_RX_BAD_FCS,
    I<4>:$RX_MTYOUT3,
    I<4>:$RX_MTYOUT2,
    I<4>:$RX_MTYOUT1,
    I<4>:$RX_MTYOUT0,
    I<32>:$TX_SERDES_DATA9,
    I<32>:$TX_SERDES_DATA8,
    I<32>:$TX_SERDES_DATA7,
    I<32>:$TX_SERDES_DATA6,
    I<32>:$TX_SERDES_DATA5,
    I<32>:$TX_SERDES_DATA4,
    I<3>:$STAT_RX_TEST_PATTERN_MISMATCH,
    I<20>:$STAT_RX_VL_DEMUXED,
    I<20>:$STAT_RX_SYNCED_ERR,
    I<20>:$STAT_RX_SYNCED,
    I<20>:$STAT_RX_MF_REPEAT_ERR,
    I<20>:$STAT_RX_MF_LEN_ERR,
    I<20>:$STAT_RX_MF_ERR,
    I<20>:$STAT_RX_BLOCK_LOCK,
    I<16>:$TX_SERDES_ALT_DATA3,
    I<16>:$TX_SERDES_ALT_DATA2,
    I<16>:$TX_SERDES_ALT_DATA1,
    I<16>:$TX_SERDES_ALT_DATA0,
    I<16>:$TX_PTP_TSTAMP_TAG_OUT,
    I<16>:$STAT_RX_PAUSE_QUANTA8,
    I<16>:$STAT_RX_PAUSE_QUANTA7,
    I<16>:$STAT_RX_PAUSE_QUANTA6,
    I<16>:$STAT_RX_PAUSE_QUANTA5,
    I<16>:$STAT_RX_PAUSE_QUANTA4,
    I<16>:$STAT_RX_PAUSE_QUANTA3,
    I<16>:$STAT_RX_PAUSE_QUANTA2,
    I<16>:$STAT_RX_PAUSE_QUANTA1,
    I<16>:$STAT_RX_PAUSE_QUANTA0,
    I<16>:$DRP_DO,
    I<14>:$STAT_TX_TOTAL_GOOD_BYTES,
    I<14>:$STAT_RX_TOTAL_GOOD_BYTES,
    I<128>:$RX_DATAOUT3,
    I<128>:$RX_DATAOUT2,
    I<128>:$RX_DATAOUT1,
    I<128>:$RX_DATAOUT0,
    I<1>:$TX_UNFOUT,
    I<1>:$TX_RDYOUT,
    I<1>:$TX_PTP_TSTAMP_VALID_OUT,
    I<1>:$TX_OVFOUT,
    I<1>:$STAT_TX_VLAN,
    I<1>:$STAT_TX_USER_PAUSE,
    I<1>:$STAT_TX_UNICAST,
    I<1>:$STAT_TX_TOTAL_PACKETS,
    I<1>:$STAT_TX_TOTAL_GOOD_PACKETS,
    I<1>:$STAT_TX_PTP_FIFO_WRITE_ERROR,
    I<1>:$STAT_TX_PTP_FIFO_READ_ERROR,
    I<1>:$STAT_TX_PAUSE,
    I<1>:$STAT_TX_PACKET_SMALL,
    I<1>:$STAT_TX_PACKET_LARGE,
    I<1>:$STAT_TX_PACKET_8192_9215_BYTES,
    I<1>:$STAT_TX_PACKET_65_127_BYTES,
    I<1>:$STAT_TX_PACKET_64_BYTES,
    I<1>:$STAT_TX_PACKET_512_1023_BYTES,
    I<1>:$STAT_TX_PACKET_4096_8191_BYTES,
    I<1>:$STAT_TX_PACKET_256_511_BYTES,
    I<1>:$STAT_TX_PACKET_2048_4095_BYTES,
    I<1>:$STAT_TX_PACKET_1549_2047_BYTES,
    I<1>:$STAT_TX_PACKET_1523_1548_BYTES,
    I<1>:$STAT_TX_PACKET_1519_1522_BYTES,
    I<1>:$STAT_TX_PACKET_128_255_BYTES,
    I<1>:$STAT_TX_PACKET_1024_1518_BYTES,
    I<1>:$STAT_TX_MULTICAST,
    I<1>:$STAT_TX_LOCAL_FAULT,
    I<1>:$STAT_TX_FRAME_ERROR,
    I<1>:$STAT_TX_BROADCAST,
    I<1>:$STAT_TX_BAD_FCS,
    I<1>:$STAT_RX_VLAN,
    I<1>:$STAT_RX_USER_PAUSE,
    I<1>:$STAT_RX_UNICAST,
    I<1>:$STAT_RX_TRUNCATED,
    I<1>:$STAT_RX_TOTAL_GOOD_PACKETS,
    I<1>:$STAT_RX_TOOLONG,
    I<1>:$STAT_RX_STATUS,
    I<1>:$STAT_RX_REMOTE_FAULT,
    I<1>:$STAT_RX_RECEIVED_LOCAL_FAULT,
    I<1>:$STAT_RX_PAUSE,
    I<1>:$STAT_RX_PACKET_LARGE,
    I<1>:$STAT_RX_PACKET_BAD_FCS,
    I<1>:$STAT_RX_PACKET_8192_9215_BYTES,
    I<1>:$STAT_RX_PACKET_65_127_BYTES,
    I<1>:$STAT_RX_PACKET_64_BYTES,
    I<1>:$STAT_RX_PACKET_512_1023_BYTES,
    I<1>:$STAT_RX_PACKET_4096_8191_BYTES,
    I<1>:$STAT_RX_PACKET_256_511_BYTES,
    I<1>:$STAT_RX_PACKET_2048_4095_BYTES,
    I<1>:$STAT_RX_PACKET_1549_2047_BYTES,
    I<1>:$STAT_RX_PACKET_1523_1548_BYTES,
    I<1>:$STAT_RX_PACKET_1519_1522_BYTES,
    I<1>:$STAT_RX_PACKET_128_255_BYTES,
    I<1>:$STAT_RX_PACKET_1024_1518_BYTES,
    I<1>:$STAT_RX_OVERSIZE,
    I<1>:$STAT_RX_MULTICAST,
    I<1>:$STAT_RX_MISALIGNED,
    I<1>:$STAT_RX_LOCAL_FAULT,
    I<1>:$STAT_RX_LANE0_VLM_BIP7_VALID,
    I<1>:$STAT_RX_JABBER,
    I<1>:$STAT_RX_INTERNAL_LOCAL_FAULT,
    I<1>:$STAT_RX_INRANGEERR,
    I<1>:$STAT_RX_HI_BER,
    I<1>:$STAT_RX_GOT_SIGNAL_OS,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_9,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_8,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_7,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_6,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_5,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_4,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_3,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_2,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_19,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_18,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_17,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_16,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_15,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_14,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_13,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_12,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_11,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_10,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_1,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_0,
    I<1>:$STAT_RX_BROADCAST,
    I<1>:$STAT_RX_BIP_ERR_9,
    I<1>:$STAT_RX_BIP_ERR_8,
    I<1>:$STAT_RX_BIP_ERR_7,
    I<1>:$STAT_RX_BIP_ERR_6,
    I<1>:$STAT_RX_BIP_ERR_5,
    I<1>:$STAT_RX_BIP_ERR_4,
    I<1>:$STAT_RX_BIP_ERR_3,
    I<1>:$STAT_RX_BIP_ERR_2,
    I<1>:$STAT_RX_BIP_ERR_19,
    I<1>:$STAT_RX_BIP_ERR_18,
    I<1>:$STAT_RX_BIP_ERR_17,
    I<1>:$STAT_RX_BIP_ERR_16,
    I<1>:$STAT_RX_BIP_ERR_15,
    I<1>:$STAT_RX_BIP_ERR_14,
    I<1>:$STAT_RX_BIP_ERR_13,
    I<1>:$STAT_RX_BIP_ERR_12,
    I<1>:$STAT_RX_BIP_ERR_11,
    I<1>:$STAT_RX_BIP_ERR_10,
    I<1>:$STAT_RX_BIP_ERR_1,
    I<1>:$STAT_RX_BIP_ERR_0,
    I<1>:$STAT_RX_BAD_SFD,
    I<1>:$STAT_RX_BAD_PREAMBLE,
    I<1>:$STAT_RX_ALIGNED_ERR,
    I<1>:$STAT_RX_ALIGNED,
    I<1>:$RX_SOPOUT3,
    I<1>:$RX_SOPOUT2,
    I<1>:$RX_SOPOUT1,
    I<1>:$RX_SOPOUT0,
    I<1>:$RX_ERROUT3,
    I<1>:$RX_ERROUT2,
    I<1>:$RX_ERROUT1,
    I<1>:$RX_ERROUT0,
    I<1>:$RX_EOPOUT3,
    I<1>:$RX_EOPOUT2,
    I<1>:$RX_EOPOUT1,
    I<1>:$RX_EOPOUT0,
    I<1>:$RX_ENAOUT3,
    I<1>:$RX_ENAOUT2,
    I<1>:$RX_ENAOUT1,
    I<1>:$RX_ENAOUT0,
    I<1>:$DRP_RDY
  );
}

def CMACE4 : XilinxPrimitiveOp<"CMACE4", []> {
  let summary = "CMACE4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$RX_SERDES_RESET,
    I<10>:$RX_SERDES_CLK,
    I<10>:$DRP_ADDR,
    I<9>:$CTL_TX_PAUSE_REQ,
    I<9>:$CTL_TX_PAUSE_ENABLE,
    I<9>:$CTL_RX_PAUSE_ENABLE,
    I<9>:$CTL_RX_PAUSE_ACK,
    I<8>:$CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE,
    I<80>:$CTL_TX_SYSTEMTIMERIN,
    I<80>:$CTL_RX_SYSTEMTIMERIN,
    I<64>:$TX_PTP_RXTSTAMP_IN,
    I<64>:$RX_SERDES_DATA3,
    I<64>:$RX_SERDES_DATA2,
    I<64>:$RX_SERDES_DATA1,
    I<64>:$RX_SERDES_DATA0,
    I<56>:$TX_PREIN,
    I<4>:$TX_MTYIN3,
    I<4>:$TX_MTYIN2,
    I<4>:$TX_MTYIN1,
    I<4>:$TX_MTYIN0,
    I<330>:$RSFEC_BYPASS_TX_DIN,
    I<330>:$RSFEC_BYPASS_RX_DIN,
    I<32>:$RX_SERDES_DATA9,
    I<32>:$RX_SERDES_DATA8,
    I<32>:$RX_SERDES_DATA7,
    I<32>:$RX_SERDES_DATA6,
    I<32>:$RX_SERDES_DATA5,
    I<32>:$RX_SERDES_DATA4,
    I<2>:$TX_PTP_1588OP_IN,
    I<16>:$TX_PTP_TSTAMP_OFFSET_IN,
    I<16>:$TX_PTP_TAG_FIELD_IN,
    I<16>:$TX_PTP_CHKSUM_OFFSET_IN,
    I<16>:$RX_SERDES_ALT_DATA3,
    I<16>:$RX_SERDES_ALT_DATA2,
    I<16>:$RX_SERDES_ALT_DATA1,
    I<16>:$RX_SERDES_ALT_DATA0,
    I<16>:$DRP_DI,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER8,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER7,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER6,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER5,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER4,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER3,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER2,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER1,
    I<16>:$CTL_TX_PAUSE_REFRESH_TIMER0,
    I<16>:$CTL_TX_PAUSE_QUANTA8,
    I<16>:$CTL_TX_PAUSE_QUANTA7,
    I<16>:$CTL_TX_PAUSE_QUANTA6,
    I<16>:$CTL_TX_PAUSE_QUANTA5,
    I<16>:$CTL_TX_PAUSE_QUANTA4,
    I<16>:$CTL_TX_PAUSE_QUANTA3,
    I<16>:$CTL_TX_PAUSE_QUANTA2,
    I<16>:$CTL_TX_PAUSE_QUANTA1,
    I<16>:$CTL_TX_PAUSE_QUANTA0,
    I<128>:$TX_DATAIN3,
    I<128>:$TX_DATAIN2,
    I<128>:$TX_DATAIN1,
    I<128>:$TX_DATAIN0,
    I<1>:$TX_SOPIN3,
    I<1>:$TX_SOPIN2,
    I<1>:$TX_SOPIN1,
    I<1>:$TX_SOPIN0,
    I<1>:$TX_RESET,
    I<1>:$TX_PTP_UPD_CHKSUM_IN,
    I<1>:$TX_ERRIN3,
    I<1>:$TX_ERRIN2,
    I<1>:$TX_ERRIN1,
    I<1>:$TX_ERRIN0,
    I<1>:$TX_EOPIN3,
    I<1>:$TX_EOPIN2,
    I<1>:$TX_EOPIN1,
    I<1>:$TX_EOPIN0,
    I<1>:$TX_ENAIN3,
    I<1>:$TX_ENAIN2,
    I<1>:$TX_ENAIN1,
    I<1>:$TX_ENAIN0,
    I<1>:$TX_CLK,
    I<1>:$RX_RESET,
    I<1>:$RX_CLK,
    I<1>:$RSFEC_BYPASS_TX_DIN_CW_START,
    I<1>:$RSFEC_BYPASS_RX_DIN_CW_START,
    I<1>:$DRP_WE,
    I<1>:$DRP_EN,
    I<1>:$DRP_CLK,
    I<1>:$CTL_TX_TEST_PATTERN,
    I<1>:$CTL_TX_SEND_RFI,
    I<1>:$CTL_TX_SEND_LFI,
    I<1>:$CTL_TX_SEND_IDLE,
    I<1>:$CTL_TX_RSFEC_ENABLE,
    I<1>:$CTL_TX_RESEND_PAUSE,
    I<1>:$CTL_TX_PTP_VLANE_ADJUST_MODE,
    I<1>:$CTL_TX_LANE0_VLM_BIP7_OVERRIDE,
    I<1>:$CTL_TX_ENABLE,
    I<1>:$CTL_RX_TEST_PATTERN,
    I<1>:$CTL_RX_RSFEC_ENABLE_INDICATION,
    I<1>:$CTL_RX_RSFEC_ENABLE_CORRECTION,
    I<1>:$CTL_RX_RSFEC_ENABLE,
    I<1>:$CTL_RX_FORCE_RESYNC,
    I<1>:$CTL_RX_ENABLE_PPP,
    I<1>:$CTL_RX_ENABLE_PCP,
    I<1>:$CTL_RX_ENABLE_GPP,
    I<1>:$CTL_RX_ENABLE_GCP,
    I<1>:$CTL_RX_ENABLE,
    I<1>:$CTL_RX_CHECK_UCAST_PPP,
    I<1>:$CTL_RX_CHECK_UCAST_PCP,
    I<1>:$CTL_RX_CHECK_UCAST_GPP,
    I<1>:$CTL_RX_CHECK_UCAST_GCP,
    I<1>:$CTL_RX_CHECK_SA_PPP,
    I<1>:$CTL_RX_CHECK_SA_PCP,
    I<1>:$CTL_RX_CHECK_SA_GPP,
    I<1>:$CTL_RX_CHECK_SA_GCP,
    I<1>:$CTL_RX_CHECK_OPCODE_PPP,
    I<1>:$CTL_RX_CHECK_OPCODE_PCP,
    I<1>:$CTL_RX_CHECK_OPCODE_GPP,
    I<1>:$CTL_RX_CHECK_OPCODE_GCP,
    I<1>:$CTL_RX_CHECK_MCAST_PPP,
    I<1>:$CTL_RX_CHECK_MCAST_PCP,
    I<1>:$CTL_RX_CHECK_MCAST_GPP,
    I<1>:$CTL_RX_CHECK_MCAST_GCP,
    I<1>:$CTL_RX_CHECK_ETYPE_PPP,
    I<1>:$CTL_RX_CHECK_ETYPE_PCP,
    I<1>:$CTL_RX_CHECK_ETYPE_GPP,
    I<1>:$CTL_RX_CHECK_ETYPE_GCP,
    I<1>:$CTL_RSFEC_IEEE_ERROR_INDICATION_MODE,
    I<1>:$CTL_RSFEC_ENABLE_TRANSCODER_BYPASS_MODE,
    I<1>:$CTL_CAUI4_MODE,

    // CMACE4 parameters follows
    StrAttr:$CTL_PTP_TRANSPCLK_MODE,
    StrAttr:$CTL_RX_CHECK_ACK,
    StrAttr:$CTL_RX_CHECK_PREAMBLE,
    StrAttr:$CTL_RX_CHECK_SFD,
    StrAttr:$CTL_RX_DELETE_FCS,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GCP,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GPP,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PCP,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PPP,
    StrAttr:$CTL_RX_FORWARD_CONTROL,
    StrAttr:$CTL_RX_IGNORE_FCS,
    APIntAttr<I<15>>:$CTL_RX_MAX_PACKET_LEN,
    APIntAttr<I<8>>:$CTL_RX_MIN_PACKET_LEN,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_GPP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_GCP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_PCP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_GCP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_PCP,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_PPP,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_MCAST,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_UCAST,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_SA,
    StrAttr:$CTL_RX_PROCESS_LFI,
    APIntAttr<I<9>>:$CTL_RX_RSFEC_AM_THRESHOLD,
    APIntAttr<I<2>>:$CTL_RX_RSFEC_FILL_ADJUST,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID0,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID1,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID10,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID11,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID12,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID13,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID14,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID15,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID16,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID17,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID18,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID19,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID2,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID3,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID4,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID5,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID6,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID7,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID8,
    APIntAttr<I<64>>:$CTL_RX_VL_MARKER_ID9,
    StrAttr:$CTL_TEST_MODE_PIN_CHAR,
    StrAttr:$CTL_TX_CUSTOM_PREAMBLE_ENABLE,
    APIntAttr<I<48>>:$CTL_TX_DA_GPP,
    APIntAttr<I<48>>:$CTL_TX_DA_PPP,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_GPP,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_PPP,
    StrAttr:$CTL_TX_FCS_INS_ENABLE,
    StrAttr:$CTL_TX_IGNORE_FCS,
    APIntAttr<I<4>>:$CTL_TX_IPG_VALUE,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_GPP,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_PPP,
    StrAttr:$CTL_TX_PTP_1STEP_ENABLE,
    APIntAttr<I<11>>:$CTL_TX_PTP_LATENCY_ADJUST,
    APIntAttr<I<48>>:$CTL_TX_SA_GPP,
    APIntAttr<I<48>>:$CTL_TX_SA_PPP,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID0,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID1,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID10,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID11,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID12,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID13,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID14,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID15,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID16,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID17,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID18,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID19,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID2,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID3,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID4,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID5,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID6,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID7,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID8,
    APIntAttr<I<64>>:$CTL_TX_VL_MARKER_ID9,
    StrAttr:$SIM_DEVICE,
    StrAttr:$TEST_MODE_PIN_CHAR
  );

  let results = (outs
    I<9>:$STAT_TX_PAUSE_VALID,
    I<9>:$STAT_RX_PAUSE_VALID,
    I<9>:$STAT_RX_PAUSE_REQ,
    I<8>:$STAT_RX_RSFEC_LANE_MAPPING,
    I<8>:$STAT_RX_LANE0_VLM_BIP7,
    I<8>:$RX_OTN_BIP8_4,
    I<8>:$RX_OTN_BIP8_3,
    I<8>:$RX_OTN_BIP8_2,
    I<8>:$RX_OTN_BIP8_1,
    I<8>:$RX_OTN_BIP8_0,
    I<80>:$TX_PTP_TSTAMP_OUT,
    I<80>:$RX_PTP_TSTAMP_OUT,
    I<7>:$STAT_RX_TOTAL_BYTES,
    I<7>:$RX_LANE_ALIGNER_FILL_9,
    I<7>:$RX_LANE_ALIGNER_FILL_8,
    I<7>:$RX_LANE_ALIGNER_FILL_7,
    I<7>:$RX_LANE_ALIGNER_FILL_6,
    I<7>:$RX_LANE_ALIGNER_FILL_5,
    I<7>:$RX_LANE_ALIGNER_FILL_4,
    I<7>:$RX_LANE_ALIGNER_FILL_3,
    I<7>:$RX_LANE_ALIGNER_FILL_2,
    I<7>:$RX_LANE_ALIGNER_FILL_19,
    I<7>:$RX_LANE_ALIGNER_FILL_18,
    I<7>:$RX_LANE_ALIGNER_FILL_17,
    I<7>:$RX_LANE_ALIGNER_FILL_16,
    I<7>:$RX_LANE_ALIGNER_FILL_15,
    I<7>:$RX_LANE_ALIGNER_FILL_14,
    I<7>:$RX_LANE_ALIGNER_FILL_13,
    I<7>:$RX_LANE_ALIGNER_FILL_12,
    I<7>:$RX_LANE_ALIGNER_FILL_11,
    I<7>:$RX_LANE_ALIGNER_FILL_10,
    I<7>:$RX_LANE_ALIGNER_FILL_1,
    I<7>:$RX_LANE_ALIGNER_FILL_0,
    I<66>:$RX_OTN_DATA_4,
    I<66>:$RX_OTN_DATA_3,
    I<66>:$RX_OTN_DATA_2,
    I<66>:$RX_OTN_DATA_1,
    I<66>:$RX_OTN_DATA_0,
    I<64>:$TX_SERDES_DATA3,
    I<64>:$TX_SERDES_DATA2,
    I<64>:$TX_SERDES_DATA1,
    I<64>:$TX_SERDES_DATA0,
    I<6>:$STAT_TX_TOTAL_BYTES,
    I<56>:$RX_PREOUT,
    I<5>:$TX_PTP_PCSLANE_OUT,
    I<5>:$STAT_RX_VL_NUMBER_9,
    I<5>:$STAT_RX_VL_NUMBER_8,
    I<5>:$STAT_RX_VL_NUMBER_7,
    I<5>:$STAT_RX_VL_NUMBER_6,
    I<5>:$STAT_RX_VL_NUMBER_5,
    I<5>:$STAT_RX_VL_NUMBER_4,
    I<5>:$STAT_RX_VL_NUMBER_3,
    I<5>:$STAT_RX_VL_NUMBER_2,
    I<5>:$STAT_RX_VL_NUMBER_19,
    I<5>:$STAT_RX_VL_NUMBER_18,
    I<5>:$STAT_RX_VL_NUMBER_17,
    I<5>:$STAT_RX_VL_NUMBER_16,
    I<5>:$STAT_RX_VL_NUMBER_15,
    I<5>:$STAT_RX_VL_NUMBER_14,
    I<5>:$STAT_RX_VL_NUMBER_13,
    I<5>:$STAT_RX_VL_NUMBER_12,
    I<5>:$STAT_RX_VL_NUMBER_11,
    I<5>:$STAT_RX_VL_NUMBER_10,
    I<5>:$STAT_RX_VL_NUMBER_1,
    I<5>:$STAT_RX_VL_NUMBER_0,
    I<5>:$RX_PTP_PCSLANE_OUT,
    I<4>:$RX_MTYOUT3,
    I<4>:$RX_MTYOUT2,
    I<4>:$RX_MTYOUT1,
    I<4>:$RX_MTYOUT0,
    I<330>:$RSFEC_BYPASS_TX_DOUT,
    I<330>:$RSFEC_BYPASS_RX_DOUT,
    I<32>:$TX_SERDES_DATA9,
    I<32>:$TX_SERDES_DATA8,
    I<32>:$TX_SERDES_DATA7,
    I<32>:$TX_SERDES_DATA6,
    I<32>:$TX_SERDES_DATA5,
    I<32>:$TX_SERDES_DATA4,
    I<32>:$STAT_RX_RSFEC_RSVD,
    I<3>:$STAT_RX_UNDERSIZE,
    I<3>:$STAT_RX_TOTAL_PACKETS,
    I<3>:$STAT_RX_TEST_PATTERN_MISMATCH,
    I<3>:$STAT_RX_STOMPED_FCS,
    I<3>:$STAT_RX_RSFEC_ERR_COUNT3_INC,
    I<3>:$STAT_RX_RSFEC_ERR_COUNT2_INC,
    I<3>:$STAT_RX_RSFEC_ERR_COUNT1_INC,
    I<3>:$STAT_RX_RSFEC_ERR_COUNT0_INC,
    I<3>:$STAT_RX_PACKET_SMALL,
    I<3>:$STAT_RX_FRAGMENT,
    I<3>:$STAT_RX_BAD_FCS,
    I<3>:$STAT_RX_BAD_CODE,
    I<2>:$STAT_RX_FRAMING_ERR_9,
    I<2>:$STAT_RX_FRAMING_ERR_8,
    I<2>:$STAT_RX_FRAMING_ERR_7,
    I<2>:$STAT_RX_FRAMING_ERR_6,
    I<2>:$STAT_RX_FRAMING_ERR_5,
    I<2>:$STAT_RX_FRAMING_ERR_4,
    I<2>:$STAT_RX_FRAMING_ERR_3,
    I<2>:$STAT_RX_FRAMING_ERR_2,
    I<2>:$STAT_RX_FRAMING_ERR_19,
    I<2>:$STAT_RX_FRAMING_ERR_18,
    I<2>:$STAT_RX_FRAMING_ERR_17,
    I<2>:$STAT_RX_FRAMING_ERR_16,
    I<2>:$STAT_RX_FRAMING_ERR_15,
    I<2>:$STAT_RX_FRAMING_ERR_14,
    I<2>:$STAT_RX_FRAMING_ERR_13,
    I<2>:$STAT_RX_FRAMING_ERR_12,
    I<2>:$STAT_RX_FRAMING_ERR_11,
    I<2>:$STAT_RX_FRAMING_ERR_10,
    I<2>:$STAT_RX_FRAMING_ERR_1,
    I<2>:$STAT_RX_FRAMING_ERR_0,
    I<20>:$STAT_RX_VL_DEMUXED,
    I<20>:$STAT_RX_SYNCED_ERR,
    I<20>:$STAT_RX_SYNCED,
    I<20>:$STAT_RX_MF_REPEAT_ERR,
    I<20>:$STAT_RX_MF_LEN_ERR,
    I<20>:$STAT_RX_MF_ERR,
    I<20>:$STAT_RX_BLOCK_LOCK,
    I<16>:$TX_SERDES_ALT_DATA3,
    I<16>:$TX_SERDES_ALT_DATA2,
    I<16>:$TX_SERDES_ALT_DATA1,
    I<16>:$TX_SERDES_ALT_DATA0,
    I<16>:$TX_PTP_TSTAMP_TAG_OUT,
    I<16>:$STAT_RX_PAUSE_QUANTA8,
    I<16>:$STAT_RX_PAUSE_QUANTA7,
    I<16>:$STAT_RX_PAUSE_QUANTA6,
    I<16>:$STAT_RX_PAUSE_QUANTA5,
    I<16>:$STAT_RX_PAUSE_QUANTA4,
    I<16>:$STAT_RX_PAUSE_QUANTA3,
    I<16>:$STAT_RX_PAUSE_QUANTA2,
    I<16>:$STAT_RX_PAUSE_QUANTA1,
    I<16>:$STAT_RX_PAUSE_QUANTA0,
    I<16>:$DRP_DO,
    I<14>:$STAT_TX_TOTAL_GOOD_BYTES,
    I<14>:$STAT_RX_TOTAL_GOOD_BYTES,
    I<14>:$STAT_RX_RSFEC_LANE_FILL_3,
    I<14>:$STAT_RX_RSFEC_LANE_FILL_2,
    I<14>:$STAT_RX_RSFEC_LANE_FILL_1,
    I<14>:$STAT_RX_RSFEC_LANE_FILL_0,
    I<128>:$RX_DATAOUT3,
    I<128>:$RX_DATAOUT2,
    I<128>:$RX_DATAOUT1,
    I<128>:$RX_DATAOUT0,
    I<1>:$TX_UNFOUT,
    I<1>:$TX_RDYOUT,
    I<1>:$TX_PTP_TSTAMP_VALID_OUT,
    I<1>:$TX_OVFOUT,
    I<1>:$STAT_TX_VLAN,
    I<1>:$STAT_TX_USER_PAUSE,
    I<1>:$STAT_TX_UNICAST,
    I<1>:$STAT_TX_TOTAL_PACKETS,
    I<1>:$STAT_TX_TOTAL_GOOD_PACKETS,
    I<1>:$STAT_TX_PTP_FIFO_WRITE_ERROR,
    I<1>:$STAT_TX_PTP_FIFO_READ_ERROR,
    I<1>:$STAT_TX_PAUSE,
    I<1>:$STAT_TX_PACKET_SMALL,
    I<1>:$STAT_TX_PACKET_LARGE,
    I<1>:$STAT_TX_PACKET_8192_9215_BYTES,
    I<1>:$STAT_TX_PACKET_65_127_BYTES,
    I<1>:$STAT_TX_PACKET_64_BYTES,
    I<1>:$STAT_TX_PACKET_512_1023_BYTES,
    I<1>:$STAT_TX_PACKET_4096_8191_BYTES,
    I<1>:$STAT_TX_PACKET_256_511_BYTES,
    I<1>:$STAT_TX_PACKET_2048_4095_BYTES,
    I<1>:$STAT_TX_PACKET_1549_2047_BYTES,
    I<1>:$STAT_TX_PACKET_1523_1548_BYTES,
    I<1>:$STAT_TX_PACKET_1519_1522_BYTES,
    I<1>:$STAT_TX_PACKET_128_255_BYTES,
    I<1>:$STAT_TX_PACKET_1024_1518_BYTES,
    I<1>:$STAT_TX_MULTICAST,
    I<1>:$STAT_TX_LOCAL_FAULT,
    I<1>:$STAT_TX_FRAME_ERROR,
    I<1>:$STAT_TX_BROADCAST,
    I<1>:$STAT_TX_BAD_FCS,
    I<1>:$STAT_RX_VLAN,
    I<1>:$STAT_RX_USER_PAUSE,
    I<1>:$STAT_RX_UNICAST,
    I<1>:$STAT_RX_TRUNCATED,
    I<1>:$STAT_RX_TOTAL_GOOD_PACKETS,
    I<1>:$STAT_RX_TOOLONG,
    I<1>:$STAT_RX_STATUS,
    I<1>:$STAT_RX_RSFEC_UNCORRECTED_CW_INC,
    I<1>:$STAT_RX_RSFEC_LANE_ALIGNMENT_STATUS,
    I<1>:$STAT_RX_RSFEC_HI_SER,
    I<1>:$STAT_RX_RSFEC_CW_INC,
    I<1>:$STAT_RX_RSFEC_CORRECTED_CW_INC,
    I<1>:$STAT_RX_RSFEC_AM_LOCK3,
    I<1>:$STAT_RX_RSFEC_AM_LOCK2,
    I<1>:$STAT_RX_RSFEC_AM_LOCK1,
    I<1>:$STAT_RX_RSFEC_AM_LOCK0,
    I<1>:$STAT_RX_REMOTE_FAULT,
    I<1>:$STAT_RX_RECEIVED_LOCAL_FAULT,
    I<1>:$STAT_RX_PAUSE,
    I<1>:$STAT_RX_PACKET_LARGE,
    I<1>:$STAT_RX_PACKET_BAD_FCS,
    I<1>:$STAT_RX_PACKET_8192_9215_BYTES,
    I<1>:$STAT_RX_PACKET_65_127_BYTES,
    I<1>:$STAT_RX_PACKET_64_BYTES,
    I<1>:$STAT_RX_PACKET_512_1023_BYTES,
    I<1>:$STAT_RX_PACKET_4096_8191_BYTES,
    I<1>:$STAT_RX_PACKET_256_511_BYTES,
    I<1>:$STAT_RX_PACKET_2048_4095_BYTES,
    I<1>:$STAT_RX_PACKET_1549_2047_BYTES,
    I<1>:$STAT_RX_PACKET_1523_1548_BYTES,
    I<1>:$STAT_RX_PACKET_1519_1522_BYTES,
    I<1>:$STAT_RX_PACKET_128_255_BYTES,
    I<1>:$STAT_RX_PACKET_1024_1518_BYTES,
    I<1>:$STAT_RX_OVERSIZE,
    I<1>:$STAT_RX_MULTICAST,
    I<1>:$STAT_RX_MISALIGNED,
    I<1>:$STAT_RX_LOCAL_FAULT,
    I<1>:$STAT_RX_LANE0_VLM_BIP7_VALID,
    I<1>:$STAT_RX_JABBER,
    I<1>:$STAT_RX_INTERNAL_LOCAL_FAULT,
    I<1>:$STAT_RX_INRANGEERR,
    I<1>:$STAT_RX_HI_BER,
    I<1>:$STAT_RX_GOT_SIGNAL_OS,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_9,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_8,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_7,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_6,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_5,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_4,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_3,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_2,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_19,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_18,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_17,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_16,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_15,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_14,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_13,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_12,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_11,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_10,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_1,
    I<1>:$STAT_RX_FRAMING_ERR_VALID_0,
    I<1>:$STAT_RX_BROADCAST,
    I<1>:$STAT_RX_BIP_ERR_9,
    I<1>:$STAT_RX_BIP_ERR_8,
    I<1>:$STAT_RX_BIP_ERR_7,
    I<1>:$STAT_RX_BIP_ERR_6,
    I<1>:$STAT_RX_BIP_ERR_5,
    I<1>:$STAT_RX_BIP_ERR_4,
    I<1>:$STAT_RX_BIP_ERR_3,
    I<1>:$STAT_RX_BIP_ERR_2,
    I<1>:$STAT_RX_BIP_ERR_19,
    I<1>:$STAT_RX_BIP_ERR_18,
    I<1>:$STAT_RX_BIP_ERR_17,
    I<1>:$STAT_RX_BIP_ERR_16,
    I<1>:$STAT_RX_BIP_ERR_15,
    I<1>:$STAT_RX_BIP_ERR_14,
    I<1>:$STAT_RX_BIP_ERR_13,
    I<1>:$STAT_RX_BIP_ERR_12,
    I<1>:$STAT_RX_BIP_ERR_11,
    I<1>:$STAT_RX_BIP_ERR_10,
    I<1>:$STAT_RX_BIP_ERR_1,
    I<1>:$STAT_RX_BIP_ERR_0,
    I<1>:$STAT_RX_BAD_SFD,
    I<1>:$STAT_RX_BAD_PREAMBLE,
    I<1>:$STAT_RX_ALIGNED_ERR,
    I<1>:$STAT_RX_ALIGNED,
    I<1>:$RX_SOPOUT3,
    I<1>:$RX_SOPOUT2,
    I<1>:$RX_SOPOUT1,
    I<1>:$RX_SOPOUT0,
    I<1>:$RX_OTN_VLMARKER,
    I<1>:$RX_OTN_LANE0,
    I<1>:$RX_OTN_ENA,
    I<1>:$RX_ERROUT3,
    I<1>:$RX_ERROUT2,
    I<1>:$RX_ERROUT1,
    I<1>:$RX_ERROUT0,
    I<1>:$RX_EOPOUT3,
    I<1>:$RX_EOPOUT2,
    I<1>:$RX_EOPOUT1,
    I<1>:$RX_EOPOUT0,
    I<1>:$RX_ENAOUT3,
    I<1>:$RX_ENAOUT2,
    I<1>:$RX_ENAOUT1,
    I<1>:$RX_ENAOUT0,
    I<1>:$RSFEC_BYPASS_TX_DOUT_VALID,
    I<1>:$RSFEC_BYPASS_TX_DOUT_CW_START,
    I<1>:$RSFEC_BYPASS_RX_DOUT_VALID,
    I<1>:$RSFEC_BYPASS_RX_DOUT_CW_START,
    I<1>:$DRP_RDY
  );
}

def CPM : XilinxPrimitiveOp<"CPM", []> {
  let summary = "CPM Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$IFCPMPCIEA1CFGHPICFGMGMTADDR,
    I<10>:$IFCPMPCIEA0CFGHPICFGMGMTADDR,
    I<81>:$IFPCIE1PLCCAXISAXISCCTUSER,
    I<81>:$IFPCIE0PLCCAXISAXISCCTUSER,
    I<8>:$IFPSCPMQUAD3XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD2XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD1XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD0XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMPCIEAXIAWLEN,
    I<8>:$IFPSCPMPCIEAXIARLEN,
    I<8>:$IFPSCPMCFGAXIAWLEN,
    I<8>:$IFPSCPMCFGAXIARLEN,
    I<8>:$IFPLEXTPCIE1AXIPCIECOMPLDELIVEREDTAG1,
    I<8>:$IFPLEXTPCIE1AXIPCIECOMPLDELIVEREDTAG0,
    I<8>:$IFPLEXTPCIE0AXIPCIECOMPLDELIVEREDTAG1,
    I<8>:$IFPLEXTPCIE0AXIPCIECOMPLDELIVEREDTAG0,
    I<8>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMPCIEA1CFGHPICFGVFFLRFUNCNUM,
    I<8>:$IFCPMPCIEA1CFGHPICFGMGMTFUNCTIONNUMBER,
    I<8>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHSTTAG,
    I<8>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIFUNCTIONNUMBER,
    I<8>:$IFCPMPCIEA0CFGHPICFGVFFLRFUNCNUM,
    I<8>:$IFCPMPCIEA0CFGHPICFGMGMTFUNCTIONNUMBER,
    I<8>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHSTTAG,
    I<8>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIFUNCTIONNUMBER,
    I<705>:$IFPLCPMP1CHIWDATFLIT,
    I<705>:$IFPLCPMP0CHIWDATFLIT,
    I<7>:$IFPSCPMHSDPCHANNEL2XPIPETXSEQUENCE,
    I<7>:$IFPSCPMHSDPCHANNEL1XPIPETXSEQUENCE,
    I<7>:$IFPSCPMHSDPCHANNEL0XPIPETXSEQUENCE,
    I<7>:$IFPSCPMCHANNEL9XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL8XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL7XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL6XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL5XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL4XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL3XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL2XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL1XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL15XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL14XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL13XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL12XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL11XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL10XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL0XPIPETXMAINCURSOR,
    I<7>:$IFPLEXTPCIE1AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFPLEXTPCIE1AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFPLEXTPCIE0AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFPLEXTPCIE0AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE,
    I<64>:$IFPSCPMPCIEAXIAWADDR,
    I<64>:$IFPSCPMPCIEAXIARADDR,
    I<64>:$IFPSCPMCFGAXIAWADDR,
    I<64>:$IFPSCPMCFGAXIARADDR,
    I<64>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXADDRESS,
    I<64>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXADDRESS,
    I<6>:$IFPSCPMLINK1XPIPEPCIELTSSMSTATE,
    I<6>:$IFPSCPMLINK0XPIPEPCIELTSSMSTATE,
    I<6>:$IFPSCPMCFGAXIWUSER,
    I<512>:$IFPCIE1PLRQAXISAXISRQTDATA,
    I<512>:$IFPCIE1PLCCAXISAXISCCTDATA,
    I<512>:$IFPCIE0PLRQAXISAXISRQTDATA,
    I<512>:$IFPCIE0PLCCAXISAXISCCTDATA,
    I<51>:$IFPLCPMP1CHISRSPFLIT,
    I<51>:$IFPLCPMP0CHISRSPFLIT,
    I<5>:$IFPSCPMCHANNEL9XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL9XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL8XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL8XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL7XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL7XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL6XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL6XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL5XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL5XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL4XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL4XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL3XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL3XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL2XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL2XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL1XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL1XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL15XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL15XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL14XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL14XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL13XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL13XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL12XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL12XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL11XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL11XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL10XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL10XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL0XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL0XPIPETXPOSTCURSOR,
    I<4>:$IFPSCPMQUAD3XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD2XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD1XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD0XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMPCSRPCRODISABLE,
    I<4>:$IFPSCPMPCIEAXIAWREGION,
    I<4>:$IFPSCPMPCIEAXIAWQOS,
    I<4>:$IFPSCPMPCIEAXIAWCACHE,
    I<4>:$IFPSCPMPCIEAXIARREGION,
    I<4>:$IFPSCPMPCIEAXIARQOS,
    I<4>:$IFPSCPMPCIEAXIARCACHE,
    I<4>:$IFPSCPMCFGAXIWSTRB,
    I<4>:$IFPSCPMCFGAXIAWREGION,
    I<4>:$IFPSCPMCFGAXIAWQOS,
    I<4>:$IFPSCPMCFGAXIAWCACHE,
    I<4>:$IFPSCPMCFGAXIARREGION,
    I<4>:$IFPSCPMCFGAXIARQOS,
    I<4>:$IFPSCPMCFGAXIARCACHE,
    I<4>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESCMD,
    I<4>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESCMD,
    I<4>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESCMD,
    I<4>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESCMD,
    I<4>:$IFCPMXPIPELINK1XPIPEBUFGTRSTMASK,
    I<4>:$IFCPMXPIPELINK1XPIPEBUFGTCEMASK,
    I<4>:$IFCPMXPIPELINK0XPIPEBUFGTRSTMASK,
    I<4>:$IFCPMXPIPELINK0XPIPEBUFGTCEMASK,
    I<4>:$IFCPMPCIEA1CFGHPICFGMGMTBYTEENABLE,
    I<4>:$IFCPMPCIEA1CFGHPICFGINTERRUPTPENDING,
    I<4>:$IFCPMPCIEA1CFGHPICFGINTERRUPTINT,
    I<4>:$IFCPMPCIEA1CFGHPICFGFLRDONE,
    I<4>:$IFCPMPCIEA0CFGHPICFGMGMTBYTEENABLE,
    I<4>:$IFCPMPCIEA0CFGHPICFGINTERRUPTPENDING,
    I<4>:$IFCPMPCIEA0CFGHPICFGINTERRUPTINT,
    I<4>:$IFCPMPCIEA0CFGHPICFGFLRDONE,
    I<32>:$IFPSCPMPCSRECOECO,
    I<32>:$IFPSCPMCHANNEL9XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL8XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL7XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL6XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL5XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL4XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL3XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL2XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL1XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL15XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL14XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL13XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL12XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL11XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL10XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL0XPIPETXDATA,
    I<32>:$IFPSCPMCFGAXIWDATA,
    I<32>:$IFCPMXPIPECHANNEL9XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL8XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL7XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL6XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL5XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL4XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL3XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL2XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL1XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL15XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL14XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL13XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL12XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL11XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL10XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL0XPIPERXDATA,
    I<32>:$IFCPMPCIEA1CFGHPICFGMSGTRANSMITDATA,
    I<32>:$IFCPMPCIEA1CFGHPICFGMGMTWRITEDATA,
    I<32>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXDATA,
    I<32>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUS,
    I<32>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIINT,
    I<32>:$IFCPMPCIEA1CFGHPICFGEXTREADDATA,
    I<32>:$IFCPMPCIEA0CFGHPICFGMSGTRANSMITDATA,
    I<32>:$IFCPMPCIEA0CFGHPICFGMGMTWRITEDATA,
    I<32>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXDATA,
    I<32>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUS,
    I<32>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIINT,
    I<32>:$IFCPMPCIEA0CFGHPICFGEXTREADDATA,
    I<3>:$IFPSCPMPCIEAXIAWSIZE,
    I<3>:$IFPSCPMPCIEAXIAWPROT,
    I<3>:$IFPSCPMPCIEAXIARSIZE,
    I<3>:$IFPSCPMPCIEAXIARPROT,
    I<3>:$IFPSCPMLINK1XPIPEPIPERATE,
    I<3>:$IFPSCPMLINK0XPIPEPIPERATE,
    I<3>:$IFPSCPMCHANNEL9XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL8XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL7XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL6XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL5XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL4XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL3XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL2XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL1XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL15XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL14XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL13XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL12XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL11XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL10XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL0XPIPETXMARGIN,
    I<3>:$IFPSCPMCFGAXIAWSIZE,
    I<3>:$IFPSCPMCFGAXIAWPROT,
    I<3>:$IFPSCPMCFGAXIARSIZE,
    I<3>:$IFPSCPMCFGAXIARPROT,
    I<3>:$IFCPMXPIPECHANNEL9XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL8XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL7XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL6XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL5XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL4XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL3XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL2XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL1XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL15XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL14XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL13XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL12XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL11XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL10XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL0XPIPERXSTATUS,
    I<3>:$IFCPMPCIEA1CFGHPICFGMSGTRANSMITTYPE,
    I<3>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIATTR,
    I<3>:$IFCPMPCIEA1CFGHPICFGFCSEL,
    I<3>:$IFCPMPCIEA0CFGHPICFGMSGTRANSMITTYPE,
    I<3>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIATTR,
    I<3>:$IFCPMPCIEA0CFGHPICFGFCSEL,
    I<2>:$IFPSCPMQUAD3XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD2XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD1XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD0XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMPCIEAXIAWBURST,
    I<2>:$IFPSCPMPCIEAXIARBURST,
    I<2>:$IFPSCPMHSDPCHANNEL2XPIPETXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL1XPIPETXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL0XPIPETXHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL9XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL8XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL8XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL8XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL7XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL7XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL7XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL6XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL6XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL6XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL5XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL5XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL5XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL4XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL4XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL4XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL3XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL3XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL3XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL2XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL2XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL2XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL1XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL1XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL1XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL15XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL15XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL15XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL14XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL14XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL14XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL13XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL13XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL13XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL12XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL12XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL12XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL11XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL11XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL11XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL10XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL10XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL10XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL0XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL0XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL0XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCFGAXIAWBURST,
    I<2>:$IFPSCPMCFGAXIARBURST,
    I<2>:$IFPLEXTPCIE1AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<2>:$IFPLEXTPCIE1AXITLRXCOMPLHEADERCREDITRELEASEDVALUE,
    I<2>:$IFPLEXTPCIE1AXIPCIECQNPREQ,
    I<2>:$IFPLEXTPCIE1AXIPCIECOMPLDELIVERED,
    I<2>:$IFPLEXTPCIE0AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<2>:$IFPLEXTPCIE0AXITLRXCOMPLHEADERCREDITRELEASEDVALUE,
    I<2>:$IFPLEXTPCIE0AXIPCIECQNPREQ,
    I<2>:$IFPLEXTPCIE0AXIPCIECOMPLDELIVERED,
    I<2>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESLANENUM,
    I<2>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESLANENUM,
    I<2>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESLANENUM,
    I<2>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESLANENUM,
    I<2>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXHEADER,
    I<2>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXHEADER,
    I<2>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXHEADER,
    I<2>:$IFCPMXPIPECHANNEL9XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL9XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL8XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL8XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL7XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL7XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL6XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL6XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL5XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL5XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL4XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL4XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL3XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL3XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL2XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL2XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL1XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL1XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL15XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL15XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL14XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL14XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL13XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL13XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL12XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL12XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL11XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL11XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL10XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL10XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL0XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL0XPIPERXCHARISK,
    I<2>:$IFCPMPSAXI1RRESP,
    I<2>:$IFCPMPSAXI1BRESP,
    I<2>:$IFCPMPSAXI0RRESP,
    I<2>:$IFCPMPSAXI0BRESP,
    I<2>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXVECPENDING,
    I<2>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHTYPE,
    I<2>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSISELECT,
    I<2>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
    I<2>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXVECPENDING,
    I<2>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHTYPE,
    I<2>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSISELECT,
    I<2>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
    I<18>:$IFPSCPMPCIEAXIAWUSER,
    I<18>:$IFPSCPMPCIEAXIARUSER,
    I<18>:$IFCPMPSAXI0RUSER,
    I<17>:$IFPSCPMPCIEAXIWUSER,
    I<17>:$IFCPMPSAXI1RUSER,
    I<16>:$IFPSCPMPCIEAXIWSTRB,
    I<16>:$IFPSCPMPCIEAXIWID,
    I<16>:$IFPSCPMPCIEAXIAWID,
    I<16>:$IFPSCPMPCIEAXIARID,
    I<16>:$IFPSCPMCFGAXIWID,
    I<16>:$IFPSCPMCFGAXIAWUSER,
    I<16>:$IFPSCPMCFGAXIAWID,
    I<16>:$IFPSCPMCFGAXIARUSER,
    I<16>:$IFPSCPMCFGAXIARID,
    I<16>:$IFPCIE1PLRQAXISAXISRQTKEEP,
    I<16>:$IFPCIE1PLCCAXISAXISCCTKEEP,
    I<16>:$IFPCIE0PLRQAXISAXISRQTKEEP,
    I<16>:$IFPCIE0PLCCAXISAXISCCTKEEP,
    I<16>:$IFCPMPSAXI1RID,
    I<16>:$IFCPMPSAXI1BUSER,
    I<16>:$IFCPMPSAXI1BID,
    I<16>:$IFCPMPSAXI0RID,
    I<16>:$IFCPMPSAXI0BID,
    I<137>:$IFPCIE1PLRQAXISAXISRQTUSER,
    I<137>:$IFPCIE0PLRQAXISAXISRQTUSER,
    I<128>:$IFPSCPMPCIEAXIWDATA,
    I<128>:$IFCPMPSAXI1RDATA,
    I<128>:$IFCPMPSAXI0RDATA,
    I<121>:$IFPLCPMP1CHIREQFLIT,
    I<121>:$IFPLCPMP0CHIREQFLIT,
    I<12>:$IFCPMXPIPELINK1XPIPEBUFGTDIV,
    I<12>:$IFCPMXPIPELINK0XPIPEBUFGTDIV,
    I<1>:$IFPSCPMPCIEAXIWLAST,
    I<1>:$IFPSCPMPCIEAXIAWLOCK,
    I<1>:$IFPSCPMPCIEAXIARLOCK,
    I<1>:$IFPSCPMCFGAXIWLAST,
    I<1>:$IFPSCPMCFGAXIAWLOCK,
    I<1>:$IFPSCPMCFGAXIARLOCK,
    I<1>:$IFCPMPSAXI1RLAST,
    I<1>:$IFCPMPSAXI0RLAST,
    I<1>:$IFCPMPSAXI0BUSER,
    I<1>:$PLREFCLK,
    I<1>:$PLCPMIRQ1,
    I<1>:$PLCPMIRQ0,
    I<1>:$PLCHI1CLK,
    I<1>:$PLCHI0CLK,
    I<1>:$PERST1N,
    I<1>:$PERST0N,
    I<1>:$LPDCPMTOPSWCLK,
    I<1>:$LPDCPMSWITCHTIMEOUTCNT,
    I<1>:$LPDCPMINREFCLK,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMPCSRPCRTRISTATE,
    I<1>:$IFPSCPMPCSRPCRSTARTCAL,
    I<1>:$IFPSCPMPCSRPCRSTARTBISR,
    I<1>:$IFPSCPMPCSRPCRSCANCLR,
    I<1>:$IFPSCPMPCSRPCRPWRDN,
    I<1>:$IFPSCPMPCSRPCRPCOMPLETE,
    I<1>:$IFPSCPMPCSRPCRMEMCLR,
    I<1>:$IFPSCPMPCSRPCRINITSTATE,
    I<1>:$IFPSCPMPCSRPCRHOLDSTATE,
    I<1>:$IFPSCPMPCSRPCRGATEREG,
    I<1>:$IFPSCPMPCSRPCRFABRICEN,
    I<1>:$IFPSCPMPCSRPCRDISNPICLK,
    I<1>:$IFPSCPMPCSRPCRAPBEN,
    I<1>:$IFPSCPMPCIEAXIWVALID,
    I<1>:$IFPSCPMPCIEAXIRREADY,
    I<1>:$IFPSCPMPCIEAXIBREADY,
    I<1>:$IFPSCPMPCIEAXIAWVALID,
    I<1>:$IFPSCPMPCIEAXIARVALID,
    I<1>:$IFPSCPMLINK1XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFPSCPMLINK1XPIPEPCIEPERSTN,
    I<1>:$IFPSCPMLINK1XPIPEPCIELINKREACHTARGET,
    I<1>:$IFPSCPMLINK1XPIPEGTPIPECLK,
    I<1>:$IFPSCPMLINK0XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFPSCPMLINK0XPIPEPCIEPERSTN,
    I<1>:$IFPSCPMLINK0XPIPEPCIELINKREACHTARGET,
    I<1>:$IFPSCPMLINK0XPIPEGTPIPECLK,
    I<1>:$IFPSCPMINTQUADXPIPEPHYREADYFRBOT,
    I<1>:$IFPSCPMHSDPLINKXPIPEGTRXUSRCLK,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMCHANNEL9XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL9XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL9XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL9XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL9XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL8XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL8XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL8XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL8XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL8XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL7XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL7XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL7XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL7XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL7XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL6XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL6XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL6XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL6XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL6XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL5XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL5XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL5XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL5XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL5XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL4XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL4XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL4XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL4XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL4XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL3XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL3XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL3XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL3XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL3XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL2XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL2XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL2XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL2XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL2XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL1XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL1XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL1XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL1XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL1XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL15XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL15XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL15XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL15XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL15XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL14XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL14XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL14XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL14XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL14XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL13XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL13XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL13XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL13XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL13XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL12XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL12XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL12XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL12XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL12XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL11XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL11XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL11XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL11XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL11XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL10XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL10XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL10XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL10XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL10XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL0XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL0XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL0XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL0XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL0XPIPERXPOLARITY,
    I<1>:$IFPSCPMCFGAXIWVALID,
    I<1>:$IFPSCPMCFGAXIRREADY,
    I<1>:$IFPSCPMCFGAXIBREADY,
    I<1>:$IFPSCPMCFGAXIAWVALID,
    I<1>:$IFPSCPMCFGAXIARVALID,
    I<1>:$IFPLEXTPCIE1AXITLRXPOSTEDCREDITRELEASED,
    I<1>:$IFPLEXTPCIE1AXITLRXNONPOSTEDCREDITRELEASED,
    I<1>:$IFPLEXTPCIE1AXITLRXCOMPLCREDITRELEASED,
    I<1>:$IFPLEXTPCIE1AXIPCIEPOSTEDREQDELIVERED,
    I<1>:$IFPLEXTPCIE1AXIPCIECQPIPELINEEMPTY,
    I<1>:$IFPLEXTPCIE1AXIPCIECQNPUSERCREDITRCVD,
    I<1>:$IFPLEXTPCIE0AXITLRXPOSTEDCREDITRELEASED,
    I<1>:$IFPLEXTPCIE0AXITLRXNONPOSTEDCREDITRELEASED,
    I<1>:$IFPLEXTPCIE0AXITLRXCOMPLCREDITRELEASED,
    I<1>:$IFPLEXTPCIE0AXIPCIEPOSTEDREQDELIVERED,
    I<1>:$IFPLEXTPCIE0AXIPCIECQPIPELINEEMPTY,
    I<1>:$IFPLEXTPCIE0AXIPCIECQNPUSERCREDITRCVD,
    I<1>:$IFPLCPMP1CHIWDATFLITV,
    I<1>:$IFPLCPMP1CHIWDATFLITPEND,
    I<1>:$IFPLCPMP1CHISYSCOREQ,
    I<1>:$IFPLCPMP1CHISRSPFLITV,
    I<1>:$IFPLCPMP1CHISRSPFLITPEND,
    I<1>:$IFPLCPMP1CHISNPLCRDV,
    I<1>:$IFPLCPMP1CHISLINKACTIVEACK,
    I<1>:$IFPLCPMP1CHIREQFLITV,
    I<1>:$IFPLCPMP1CHIREQFLITPEND,
    I<1>:$IFPLCPMP1CHIRDATLCRDV,
    I<1>:$IFPLCPMP1CHIMSACTIVE,
    I<1>:$IFPLCPMP1CHIMLINKACTIVEREQ,
    I<1>:$IFPLCPMP1CHICRSPLCRDV,
    I<1>:$IFPLCPMP0CHIWDATFLITV,
    I<1>:$IFPLCPMP0CHIWDATFLITPEND,
    I<1>:$IFPLCPMP0CHISYSCOREQ,
    I<1>:$IFPLCPMP0CHISRSPFLITV,
    I<1>:$IFPLCPMP0CHISRSPFLITPEND,
    I<1>:$IFPLCPMP0CHISNPLCRDV,
    I<1>:$IFPLCPMP0CHISLINKACTIVEACK,
    I<1>:$IFPLCPMP0CHIREQFLITV,
    I<1>:$IFPLCPMP0CHIREQFLITPEND,
    I<1>:$IFPLCPMP0CHIRDATLCRDV,
    I<1>:$IFPLCPMP0CHIMSACTIVE,
    I<1>:$IFPLCPMP0CHIMLINKACTIVEREQ,
    I<1>:$IFPLCPMP0CHICRSPLCRDV,
    I<1>:$IFPCIE1PLRQAXISAXISRQTVALID,
    I<1>:$IFPCIE1PLRQAXISAXISRQTLAST,
    I<1>:$IFPCIE1PLCCAXISAXISCCTVALID,
    I<1>:$IFPCIE1PLCCAXISAXISCCTLAST,
    I<1>:$IFPCIE0PLRQAXISAXISRQTVALID,
    I<1>:$IFPCIE0PLRQAXISAXISRQTLAST,
    I<1>:$IFPCIE0PLCCAXISAXISCCTVALID,
    I<1>:$IFPCIE0PLCCAXISAXISCCTLAST,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCCRDT,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQCRDT,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCCRDT,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQCRDT,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCCRDT,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQCRDT,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCCRDT,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQCRDT,
    I<1>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESREQ,
    I<1>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQACK,
    I<1>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESREQ,
    I<1>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQACK,
    I<1>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESREQ,
    I<1>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQACK,
    I<1>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESREQ,
    I<1>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQACK,
    I<1>:$IFCPMXPIPELINK1XPIPEPHYREADY,
    I<1>:$IFCPMXPIPELINK1XPIPEGTOUTCLK,
    I<1>:$IFCPMXPIPELINK1XPIPEBUFGTRST,
    I<1>:$IFCPMXPIPELINK1XPIPEBUFGTCE,
    I<1>:$IFCPMXPIPELINK0XPIPEPHYREADY,
    I<1>:$IFCPMXPIPELINK0XPIPEGTOUTCLK,
    I<1>:$IFCPMXPIPELINK0XPIPEBUFGTRST,
    I<1>:$IFCPMXPIPELINK0XPIPEBUFGTCE,
    I<1>:$IFCPMXPIPEINTQUADXPIPEPHYREADYTOBOT,
    I<1>:$IFCPMXPIPEHSDPLINKXPIPEGTRXOUTCLK,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPETXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXHEADERVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPETXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXHEADERVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPETXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXHEADERVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL9XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL8XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL7XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL6XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL5XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL4XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL3XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL2XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL1XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL15XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL14XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL13XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL12XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL11XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL10XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL0XPIPEPHYSTATUS,
    I<1>:$IFCPMPSAXI1WREADY,
    I<1>:$IFCPMPSAXI1RVALID,
    I<1>:$IFCPMPSAXI1BVALID,
    I<1>:$IFCPMPSAXI1AWREADY,
    I<1>:$IFCPMPSAXI1ARREADY,
    I<1>:$IFCPMPSAXI0WREADY,
    I<1>:$IFCPMPSAXI0RVALID,
    I<1>:$IFCPMPSAXI0BVALID,
    I<1>:$IFCPMPSAXI0AWREADY,
    I<1>:$IFCPMPSAXI0ARREADY,
    I<1>:$IFCPMPCIEADPLLDPLL1CPMLOCKED,
    I<1>:$IFCPMPCIEADPLLDPLL0CPMLOCKED,
    I<1>:$IFCPMPCIEA1CFGHPICFGVFFLRDONE,
    I<1>:$IFCPMPCIEA1CFGHPICFGPOWERSTATECHANGEACK,
    I<1>:$IFCPMPCIEA1CFGHPICFGMSGTRANSMIT,
    I<1>:$IFCPMPCIEA1CFGHPICFGMGMTWRITE,
    I<1>:$IFCPMPCIEA1CFGHPICFGMGMTREAD,
    I<1>:$IFCPMPCIEA1CFGHPICFGMGMTDEBUGACCESS,
    I<1>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXINT,
    I<1>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHPRESENT,
    I<1>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
    I<1>:$IFCPMPCIEA1CFGHPICFGHOTRESETIN,
    I<1>:$IFCPMPCIEA1CFGHPICFGFCVCSEL,
    I<1>:$IFCPMPCIEA1CFGHPICFGEXTREADDATAVALID,
    I<1>:$IFCPMPCIEA1CFGHPICFGERRUNCORIN,
    I<1>:$IFCPMPCIEA1CFGHPICFGERRCORIN,
    I<1>:$IFCPMPCIEA1CFGHPICFGCCIXEDRDATARATECHANGEACK,
    I<1>:$IFCPMPCIEA0CFGHPICFGVFFLRDONE,
    I<1>:$IFCPMPCIEA0CFGHPICFGPOWERSTATECHANGEACK,
    I<1>:$IFCPMPCIEA0CFGHPICFGMSGTRANSMIT,
    I<1>:$IFCPMPCIEA0CFGHPICFGMGMTWRITE,
    I<1>:$IFCPMPCIEA0CFGHPICFGMGMTREAD,
    I<1>:$IFCPMPCIEA0CFGHPICFGMGMTDEBUGACCESS,
    I<1>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXINT,
    I<1>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHPRESENT,
    I<1>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
    I<1>:$IFCPMPCIEA0CFGHPICFGHOTRESETIN,
    I<1>:$IFCPMPCIEA0CFGHPICFGFCVCSEL,
    I<1>:$IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID,
    I<1>:$IFCPMPCIEA0CFGHPICFGERRUNCORIN,
    I<1>:$IFCPMPCIEA0CFGHPICFGERRCORIN,
    I<1>:$IFCPMPCIEA0CFGHPICFGCCIXEDRDATARATECHANGEACK,
    I<1>:$CPMOSCCLKDIV2,

    // CPM parameters follows
    StrAttr:$CPM_MODE_0,
    StrAttr:$CPM_MODE_1,
    StrAttr:$LINK_SPEED_0,
    StrAttr:$LINK_SPEED_1,
    SI64Attr:$LINK_WIDTH_0,
    SI64Attr:$LINK_WIDTH_1,
    SI64Attr:$PCI_CHANNELS,
    StrAttr:$SIM_CPM_CDO_FILE_NAME
  );

  let results = (outs
    I<10>:$IFPLEXTPCIE1AXIPCIERQTAG1,
    I<10>:$IFPLEXTPCIE1AXIPCIERQTAG0,
    I<10>:$IFPLEXTPCIE0AXIPCIERQTAG1,
    I<10>:$IFPLEXTPCIE0AXIPCIERQTAG0,
    I<10>:$IFEXTPLPCIE1CFGHPOCFGEXTREGISTERNUMBER,
    I<10>:$IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER,
    I<88>:$IFPLCPMP1CHISNPFLIT,
    I<88>:$IFPLCPMP0CHISNPFLIT,
    I<8>:$IFPSCPMQUAD3XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD2XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD1XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD0XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFEXTPLPCIE1CFGHPOCFGFCPH,
    I<8>:$IFEXTPLPCIE1CFGHPOCFGFCNPH,
    I<8>:$IFEXTPLPCIE1CFGHPOCFGEXTFUNCTIONNUMBER,
    I<8>:$IFEXTPLPCIE0CFGLPOCFGMSGRECEIVEDDATA,
    I<8>:$IFEXTPLPCIE0CFGLPOCFGFCCPLH,
    I<8>:$IFEXTPLPCIE0CFGHPOCFGFCPH,
    I<8>:$IFEXTPLPCIE0CFGHPOCFGFCNPH,
    I<8>:$IFEXTPLPCIE0CFGHPOCFGEXTFUNCTIONNUMBER,
    I<8>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFCPMPSAXI1AWLEN,
    I<8>:$IFCPMPSAXI1ARLEN,
    I<8>:$IFCPMPSAXI0AWLEN,
    I<8>:$IFCPMPSAXI0ARLEN,
    I<705>:$IFPLCPMP1CHIRDATFLIT,
    I<705>:$IFPLCPMP0CHIRDATFLIT,
    I<7>:$IFCPMXPIPEHSDPCHANNEL2XPIPETXSEQUENCE,
    I<7>:$IFCPMXPIPEHSDPCHANNEL1XPIPETXSEQUENCE,
    I<7>:$IFCPMXPIPEHSDPCHANNEL0XPIPETXSEQUENCE,
    I<7>:$IFCPMXPIPECHANNEL9XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL8XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL7XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL6XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL5XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL4XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL3XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL2XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL1XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL15XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL14XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL13XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL12XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL11XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL10XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL0XPIPETXMAINCURSOR,
    I<64>:$IFCPMPSAXI1AWADDR,
    I<64>:$IFCPMPSAXI1ARADDR,
    I<64>:$IFCPMPSAXI0AWADDR,
    I<64>:$IFCPMPSAXI0ARADDR,
    I<6>:$IFPSCPMCFGAXIRUSER,
    I<6>:$IFPLEXTPCIE1AXIPCIERQSEQNUM1,
    I<6>:$IFPLEXTPCIE1AXIPCIERQSEQNUM0,
    I<6>:$IFPLEXTPCIE1AXIPCIECQNPREQCOUNT,
    I<6>:$IFPLEXTPCIE0AXIPCIERQSEQNUM1,
    I<6>:$IFPLEXTPCIE0AXIPCIERQSEQNUM0,
    I<6>:$IFPLEXTPCIE0AXIPCIECQNPREQCOUNT,
    I<6>:$IFEXTPLPCIE1CFGHPOCFGLTSSMSTATE,
    I<6>:$IFEXTPLPCIE0CFGHPOCFGLTSSMSTATE,
    I<6>:$IFCPMXPIPELINK1XPIPEPCIELTSSMSTATE,
    I<6>:$IFCPMXPIPELINK0XPIPEPCIELTSSMSTATE,
    I<512>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTDATA,
    I<512>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA,
    I<51>:$IFPLCPMP1CHICRSPFLIT,
    I<51>:$IFPLCPMP0CHICRSPFLIT,
    I<5>:$IFEXTPLPCIE1CFGHPOCFGLOCALERROROUT,
    I<5>:$IFEXTPLPCIE0CFGLPOCFGMSGRECEIVEDTYPE,
    I<5>:$IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT,
    I<5>:$IFCPMXPIPECHANNEL9XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL9XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL8XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL8XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL7XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL7XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL6XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL6XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL5XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL5XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL4XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL4XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL3XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL3XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL2XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL2XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL1XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL1XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL15XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL15XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL14XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL14XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL13XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL13XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL12XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL12XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL11XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL11XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL10XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL10XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL0XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL0XPIPETXPOSTCURSOR,
    I<4>:$IFPSCPMQUAD3XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD2XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD1XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD0XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMLINK1XPIPEBUFGTRSTMASK,
    I<4>:$IFPSCPMLINK1XPIPEBUFGTCEMASK,
    I<4>:$IFPSCPMLINK0XPIPEBUFGTRSTMASK,
    I<4>:$IFPSCPMLINK0XPIPEBUFGTCEMASK,
    I<4>:$IFPLEXTPCIE1AXIPCIETFCNPHAV,
    I<4>:$IFPLEXTPCIE1AXIPCIETFCNPDAV,
    I<4>:$IFPLEXTPCIE1AXIPCIERQTAGAV,
    I<4>:$IFPLEXTPCIE0AXIPCIETFCNPHAV,
    I<4>:$IFPLEXTPCIE0AXIPCIETFCNPDAV,
    I<4>:$IFPLEXTPCIE0AXIPCIERQTAGAV,
    I<4>:$IFPCIE1PLRQAXISAXISRQTREADY,
    I<4>:$IFPCIE1PLCCAXISAXISCCTREADY,
    I<4>:$IFPCIE0PLRQAXISAXISRQTREADY,
    I<4>:$IFPCIE0PLCCAXISAXISCCTREADY,
    I<4>:$IFEXTPLPCIE1CFGHPOCFGPASIDPRIVILMODEENABLE,
    I<4>:$IFEXTPLPCIE1CFGHPOCFGPASIDEXECPERMISSIONENABLE,
    I<4>:$IFEXTPLPCIE1CFGHPOCFGPASIDENABLE,
    I<4>:$IFEXTPLPCIE1CFGHPOCFGEXTWRITEBYTEENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGTPHREQUESTERENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGRCBSTATUS,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXMASK,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGFLRINPROCESS,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGATOMICREQUESTERENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFG10BTAGREQUESTERENABLE,
    I<4>:$IFEXTPLPCIE0CFGHPOCFGPASIDPRIVILMODEENABLE,
    I<4>:$IFEXTPLPCIE0CFGHPOCFGPASIDEXECPERMISSIONENABLE,
    I<4>:$IFEXTPLPCIE0CFGHPOCFGPASIDENABLE,
    I<4>:$IFEXTPLPCIE0CFGHPOCFGEXTWRITEBYTEENABLE,
    I<4>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQCMD,
    I<4>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQCMD,
    I<4>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQCMD,
    I<4>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQCMD,
    I<4>:$IFCPMPSAXI1AWREGION,
    I<4>:$IFCPMPSAXI1AWQOS,
    I<4>:$IFCPMPSAXI1AWCACHE,
    I<4>:$IFCPMPSAXI1ARREGION,
    I<4>:$IFCPMPSAXI1ARQOS,
    I<4>:$IFCPMPSAXI1ARCACHE,
    I<4>:$IFCPMPSAXI0AWREGION,
    I<4>:$IFCPMPSAXI0AWQOS,
    I<4>:$IFCPMPSAXI0AWCACHE,
    I<4>:$IFCPMPSAXI0ARREGION,
    I<4>:$IFCPMPSAXI0ARQOS,
    I<4>:$IFCPMPSAXI0ARCACHE,
    I<32>:$IFPSCPMPCSRCPMPSSPARE,
    I<32>:$IFPSCPMCHANNEL9XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL8XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL7XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL6XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL5XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL4XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL3XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL2XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL1XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL15XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL14XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL13XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL12XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL11XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL10XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL0XPIPERXDATA,
    I<32>:$IFPSCPMCFGAXIRDATA,
    I<32>:$IFEXTPLPCIE1CFGHPOCFGMGMTREADDATA,
    I<32>:$IFEXTPLPCIE1CFGHPOCFGEXTWRITEDATA,
    I<32>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIDATA,
    I<32>:$IFEXTPLPCIE0CFGHPOCFGMGMTREADDATA,
    I<32>:$IFEXTPLPCIE0CFGHPOCFGEXTWRITEDATA,
    I<32>:$IFCPMXPIPECHANNEL9XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL8XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL7XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL6XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL5XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL4XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL3XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL2XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL1XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL15XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL14XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL13XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL12XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL11XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL10XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL0XPIPETXDATA,
    I<32>:$IFCPMPSAXI0AWUSER,
    I<32>:$IFCPMPSAXI0ARUSER,
    I<3>:$IFPSCPMCHANNEL9XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL8XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL7XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL6XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL5XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL4XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL3XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL2XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL1XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL15XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL14XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL13XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL12XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL11XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL10XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL0XPIPERXSTATUS,
    I<3>:$IFEXTPLPCIE1CFGHPOCFGNEGOTIATEDWIDTH,
    I<3>:$IFEXTPLPCIE0CFGLPOCFGMAXREADREQ,
    I<3>:$IFEXTPLPCIE0CFGHPOCFGNEGOTIATEDWIDTH,
    I<3>:$IFCPMXPIPELINK1XPIPEPIPERATE,
    I<3>:$IFCPMXPIPELINK0XPIPEPIPERATE,
    I<3>:$IFCPMXPIPECHANNEL9XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL8XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL7XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL6XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL5XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL4XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL3XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL2XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL1XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL15XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL14XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL13XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL12XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL11XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL10XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL0XPIPETXMARGIN,
    I<3>:$IFCPMPSAXI1AWSIZE,
    I<3>:$IFCPMPSAXI1AWPROT,
    I<3>:$IFCPMPSAXI1ARSIZE,
    I<3>:$IFCPMPSAXI1ARPROT,
    I<3>:$IFCPMPSAXI0AWSIZE,
    I<3>:$IFCPMPSAXI0AWPROT,
    I<3>:$IFCPMPSAXI0ARSIZE,
    I<3>:$IFCPMPSAXI0ARPROT,
    I<229>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTUSER,
    I<229>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER,
    I<2>:$IFPSCPMQUAD3XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD2XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD1XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD0XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMPCIEAXIRRESP,
    I<2>:$IFPSCPMPCIEAXIBRESP,
    I<2>:$IFPSCPMHSDPCHANNEL2XPIPERXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL1XPIPERXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL0XPIPERXHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL8XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL8XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL7XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL7XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL6XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL6XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL5XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL5XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL4XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL4XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL3XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL3XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL2XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL2XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL1XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL1XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL15XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL15XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL14XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL14XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL13XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL13XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL12XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL12XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL11XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL11XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL10XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL10XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL0XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL0XPIPERXCHARISK,
    I<2>:$IFPSCPMCFGAXIRRESP,
    I<2>:$IFPSCPMCFGAXIBRESP,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGTXPMSTATE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGRXPMSTATE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGPHYLINKSTATUS,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGLINKPOWERSTATE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGFCPHSCALE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGFCPDSCALE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGFCNPHSCALE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGFCNPDSCALE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGCURRENTSPEED,
    I<2>:$IFEXTPLPCIE0CFGLPOCFGMAXPAYLOAD,
    I<2>:$IFEXTPLPCIE0CFGLPOCFGFCCPLHSCALE,
    I<2>:$IFEXTPLPCIE0CFGLPOCFGFCCPLDSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGTXPMSTATE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGRXPMSTATE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGLINKPOWERSTATE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGFCPHSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGFCPDSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGFCNPHSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGFCNPDSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGCURRENTSPEED,
    I<2>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQLANENUM,
    I<2>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQLANENUM,
    I<2>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQLANENUM,
    I<2>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQLANENUM,
    I<2>:$IFCPMXPIPEHSDPCHANNEL2XPIPETXHEADER,
    I<2>:$IFCPMXPIPEHSDPCHANNEL1XPIPETXHEADER,
    I<2>:$IFCPMXPIPEHSDPCHANNEL0XPIPETXHEADER,
    I<2>:$IFCPMXPIPECHANNEL9XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL9XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL9XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL8XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL8XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL8XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL7XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL7XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL7XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL6XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL6XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL6XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL5XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL5XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL5XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL4XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL4XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL4XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL3XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL3XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL3XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL2XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL2XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL2XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL1XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL1XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL1XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL15XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL15XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL15XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL14XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL14XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL14XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL13XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL13XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL13XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL12XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL12XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL12XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL11XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL11XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL11XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL10XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL10XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL10XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL0XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL0XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL0XPIPEPOWERDOWN,
    I<2>:$IFCPMPSAXI1AWBURST,
    I<2>:$IFCPMPSAXI1ARBURST,
    I<2>:$IFCPMPSAXI0AWBURST,
    I<2>:$IFCPMPSAXI0ARBURST,
    I<18>:$IFCPMPSAXI1AWUSER,
    I<18>:$IFCPMPSAXI1ARUSER,
    I<18>:$IFCPMPSAXI0WUSER,
    I<17>:$IFPSCPMPCIEAXIRUSER,
    I<17>:$IFCPMPSAXI1WUSER,
    I<16>:$IFPSCPMPCIEAXIRID,
    I<16>:$IFPSCPMPCIEAXIBUSER,
    I<16>:$IFPSCPMPCIEAXIBID,
    I<16>:$IFPSCPMCFGAXIRID,
    I<16>:$IFPSCPMCFGAXIBID,
    I<16>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTKEEP,
    I<16>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTKEEP,
    I<16>:$IFEXTPLPCIE0CFGLPOCFGFUNCTIONSTATUS,
    I<16>:$IFCPMPSAXI1WSTRB,
    I<16>:$IFCPMPSAXI1WID,
    I<16>:$IFCPMPSAXI1AWID,
    I<16>:$IFCPMPSAXI1ARID,
    I<16>:$IFCPMPSAXI0WSTRB,
    I<16>:$IFCPMPSAXI0WID,
    I<16>:$IFCPMPSAXI0AWID,
    I<16>:$IFCPMPSAXI0ARID,
    I<128>:$IFPSCPMPCIEAXIRDATA,
    I<128>:$IFCPMPSAXI1WDATA,
    I<128>:$IFCPMPSAXI0WDATA,
    I<12>:$IFPSCPMLINK1XPIPEBUFGTDIV,
    I<12>:$IFPSCPMLINK0XPIPEBUFGTDIV,
    I<12>:$IFEXTPLPCIE1CFGHPOCFGFCPD,
    I<12>:$IFEXTPLPCIE1CFGHPOCFGFCNPD,
    I<12>:$IFEXTPLPCIE0CFGLPOCFGTPHSTMODE,
    I<12>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIMMENABLE,
    I<12>:$IFEXTPLPCIE0CFGLPOCFGFUNCTIONPOWERSTATE,
    I<12>:$IFEXTPLPCIE0CFGLPOCFGFCCPLD,
    I<12>:$IFEXTPLPCIE0CFGHPOCFGFCPD,
    I<12>:$IFEXTPLPCIE0CFGHPOCFGFCNPD,
    I<1>:$IFPSCPMPCIEAXIRLAST,
    I<1>:$IFPSCPMCFGAXIRLAST,
    I<1>:$IFPSCPMCFGAXIBUSER,
    I<1>:$IFCPMPSAXI1WLAST,
    I<1>:$IFCPMPSAXI1AWLOCK,
    I<1>:$IFCPMPSAXI1ARLOCK,
    I<1>:$IFCPMPSAXI0WLAST,
    I<1>:$IFCPMPSAXI0AWLOCK,
    I<1>:$IFCPMPSAXI0ARLOCK,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMPCSRPSRSCANCLRPASS,
    I<1>:$IFPSCPMPCSRPSRSCANCLRDONE,
    I<1>:$IFPSCPMPCSRPSRMEMCLRPASS,
    I<1>:$IFPSCPMPCSRPSRMEMCLRDONE,
    I<1>:$IFPSCPMPCSRPSRINCAL,
    I<1>:$IFPSCPMPCSRPSRCALERROR,
    I<1>:$IFPSCPMPCSRPSRCALDONE,
    I<1>:$IFPSCPMPCSRPSRBISRERR,
    I<1>:$IFPSCPMPCSRPSRBISRDONE,
    I<1>:$IFPSCPMPCIEAXIWREADY,
    I<1>:$IFPSCPMPCIEAXIRVALID,
    I<1>:$IFPSCPMPCIEAXIBVALID,
    I<1>:$IFPSCPMPCIEAXIAWREADY,
    I<1>:$IFPSCPMPCIEAXIARREADY,
    I<1>:$IFPSCPMLINK1XPIPEPHYREADY,
    I<1>:$IFPSCPMLINK1XPIPEGTOUTCLK,
    I<1>:$IFPSCPMLINK1XPIPEBUFGTRST,
    I<1>:$IFPSCPMLINK1XPIPEBUFGTCE,
    I<1>:$IFPSCPMLINK0XPIPEPHYREADY,
    I<1>:$IFPSCPMLINK0XPIPEGTOUTCLK,
    I<1>:$IFPSCPMLINK0XPIPEBUFGTRST,
    I<1>:$IFPSCPMLINK0XPIPEBUFGTCE,
    I<1>:$IFPSCPMINTQUADXPIPEPHYREADYTOBOT,
    I<1>:$IFPSCPMHSDPLINKXPIPEGTRXOUTCLK,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXDATAVALID,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXDATAVALID,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL9XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL9XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL8XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL8XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL8XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL7XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL7XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL7XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL6XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL6XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL6XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL5XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL5XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL5XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL4XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL4XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL4XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL3XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL3XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL3XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL2XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL2XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL2XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL1XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL1XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL1XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL15XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL15XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL15XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL14XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL14XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL14XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL13XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL13XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL13XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL12XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL12XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL12XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL11XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL11XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL11XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL10XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL10XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL10XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL0XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL0XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL0XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCFGAXIWREADY,
    I<1>:$IFPSCPMCFGAXIRVALID,
    I<1>:$IFPSCPMCFGAXIBVALID,
    I<1>:$IFPSCPMCFGAXIAWREADY,
    I<1>:$IFPSCPMCFGAXIARREADY,
    I<1>:$IFPLEXTPCIE1AXIPCIERQTAGVLD1,
    I<1>:$IFPLEXTPCIE1AXIPCIERQTAGVLD0,
    I<1>:$IFPLEXTPCIE1AXIPCIERQSEQNUMVLD1,
    I<1>:$IFPLEXTPCIE1AXIPCIERQSEQNUMVLD0,
    I<1>:$IFPLEXTPCIE0AXIPCIERQTAGVLD1,
    I<1>:$IFPLEXTPCIE0AXIPCIERQTAGVLD0,
    I<1>:$IFPLEXTPCIE0AXIPCIERQSEQNUMVLD1,
    I<1>:$IFPLEXTPCIE0AXIPCIERQSEQNUMVLD0,
    I<1>:$IFPLCPMP1CHIWDATLCRDV,
    I<1>:$IFPLCPMP1CHISYSCOACK,
    I<1>:$IFPLCPMP1CHISSACTIVE,
    I<1>:$IFPLCPMP1CHISRSPLCRDV,
    I<1>:$IFPLCPMP1CHISNPFLITV,
    I<1>:$IFPLCPMP1CHISNPFLITPEND,
    I<1>:$IFPLCPMP1CHISLINKACTIVEREQ,
    I<1>:$IFPLCPMP1CHIREQLCRDV,
    I<1>:$IFPLCPMP1CHIRDATFLITV,
    I<1>:$IFPLCPMP1CHIRDATFLITPEND,
    I<1>:$IFPLCPMP1CHIMLINKACTIVEACK,
    I<1>:$IFPLCPMP1CHICRSPFLITV,
    I<1>:$IFPLCPMP1CHICRSPFLITPEND,
    I<1>:$IFPLCPMP0CHIWDATLCRDV,
    I<1>:$IFPLCPMP0CHISYSCOACK,
    I<1>:$IFPLCPMP0CHISSACTIVE,
    I<1>:$IFPLCPMP0CHISRSPLCRDV,
    I<1>:$IFPLCPMP0CHISNPFLITV,
    I<1>:$IFPLCPMP0CHISNPFLITPEND,
    I<1>:$IFPLCPMP0CHISLINKACTIVEREQ,
    I<1>:$IFPLCPMP0CHIREQLCRDV,
    I<1>:$IFPLCPMP0CHIRDATFLITV,
    I<1>:$IFPLCPMP0CHIRDATFLITPEND,
    I<1>:$IFPLCPMP0CHIMLINKACTIVEACK,
    I<1>:$IFPLCPMP0CHICRSPFLITV,
    I<1>:$IFPLCPMP0CHICRSPFLITPEND,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCVLD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQVLD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCVLD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQVLD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT1RCTLAST,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT1CQTLAST,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT0RCTLAST,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT0CQTLAST,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGPLSTATUSCHANGE,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGPHYLINKDOWN,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGMGMTREADWRITEDONE,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGLOCALERRORVALID,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGINTERRUPTSENT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGHOTRESETOUT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGEXTWRITERECEIVED,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGEXTREADRECEIVED,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGERRNONFATALOUT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGERRFATALOUT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGERRCOROUT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGEDRENABLE,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGCCIXEDRDATARATECHANGEREQ,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCVLD,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQVLD,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCVLD,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQVLD,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT1RCTLAST,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT1CQTLAST,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT0RCTLAST,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT0CQTLAST,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGVC1NEGOTIATIONPENDING,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGVC1ENABLE,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGMSGTRANSMITDONE,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGMSGRECEIVED,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXVECPENDINGSTATUS,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSISENT,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIMASKUPDATE,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIFAIL,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGEXTTAGENABLE,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGPLSTATUSCHANGE,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGPHYLINKDOWN,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGMGMTREADWRITEDONE,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGLOCALERRORVALID,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGINTERRUPTSENT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGHOTRESETOUT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGEXTWRITERECEIVED,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGEXTREADRECEIVED,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGERRNONFATALOUT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGERRFATALOUT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGERRCOROUT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGEDRENABLE,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGCCIXEDRDATARATECHANGEREQ,
    I<1>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESACK,
    I<1>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQREQ,
    I<1>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESACK,
    I<1>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQREQ,
    I<1>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESACK,
    I<1>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQREQ,
    I<1>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESACK,
    I<1>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQREQ,
    I<1>:$IFCPMXPIPELINK1XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFCPMXPIPELINK1XPIPEPCIEPERSTN,
    I<1>:$IFCPMXPIPELINK1XPIPEPCIELINKREACHTARGET,
    I<1>:$IFCPMXPIPELINK1XPIPEGTPIPECLK,
    I<1>:$IFCPMXPIPELINK0XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFCPMXPIPELINK0XPIPEPCIEPERSTN,
    I<1>:$IFCPMXPIPELINK0XPIPEPCIELINKREACHTARGET,
    I<1>:$IFCPMXPIPELINK0XPIPEGTPIPECLK,
    I<1>:$IFCPMXPIPEINTQUADXPIPEPHYREADYFRBOT,
    I<1>:$IFCPMXPIPEHSDPLINKXPIPEGTRXUSRCLK,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXPCSRESET,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXGEARBOXSLIP,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXPCSRESET,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXGEARBOXSLIP,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXPCSRESET,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXPOLARITY,
    I<1>:$IFCPMPSISRUNCORREVENT,
    I<1>:$IFCPMPSISRMISCEVENT,
    I<1>:$IFCPMPSISRCORREVENT,
    I<1>:$IFCPMPSAXI1WVALID,
    I<1>:$IFCPMPSAXI1RREADY,
    I<1>:$IFCPMPSAXI1BREADY,
    I<1>:$IFCPMPSAXI1AWVALID,
    I<1>:$IFCPMPSAXI1ARVALID,
    I<1>:$IFCPMPSAXI0WVALID,
    I<1>:$IFCPMPSAXI0RREADY,
    I<1>:$IFCPMPSAXI0BREADY,
    I<1>:$IFCPMPSAXI0AWVALID,
    I<1>:$IFCPMPSAXI0ARVALID,
    I<1>:$IFCPMPLISRUNCORREVENT,
    I<1>:$IFCPMPLISRMISCEVENT,
    I<1>:$IFCPMPLISRCORREVENT,
    I<1>:$IFCPMPCIEADPLLCPMDPLL1RSTN,
    I<1>:$IFCPMPCIEADPLLCPMDPLL0RSTN,
    I<1>:$CPMDPLLPCIE1USERCLK,
    I<1>:$CPMDPLLPCIE0USERCLK
  );
}

def CPMuEXT : XilinxPrimitiveOp<"CPM_EXT", []> {
  let summary = "CPM_EXT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$IFEXTCPMPCIE1AXIPCIERQTAG1,
    I<10>:$IFEXTCPMPCIE1AXIPCIERQTAG0,
    I<10>:$IFEXTCPMPCIE0AXIPCIERQTAG1,
    I<10>:$IFEXTCPMPCIE0AXIPCIERQTAG0,
    I<10>:$IFCPMEXTPCIE1CFGHPOCFGEXTREGISTERNUMBER,
    I<10>:$IFCPMEXTPCIE0CFGHPOCFGEXTREGISTERNUMBER,
    I<8>:$IFPLEXTPCIE1AXIPCIECOMPLDELIVEREDTAG1,
    I<8>:$IFPLEXTPCIE1AXIPCIECOMPLDELIVEREDTAG0,
    I<8>:$IFPLEXTPCIE0AXIPCIECOMPLDELIVEREDTAG1,
    I<8>:$IFPLEXTPCIE0AXIPCIECOMPLDELIVEREDTAG0,
    I<8>:$IFCPMEXTPCIE1CFGHPOCFGFCPH,
    I<8>:$IFCPMEXTPCIE1CFGHPOCFGFCNPH,
    I<8>:$IFCPMEXTPCIE1CFGHPOCFGEXTFUNCTIONNUMBER,
    I<8>:$IFCPMEXTPCIE0CFGLPOCFGMSGRECEIVEDDATA,
    I<8>:$IFCPMEXTPCIE0CFGLPOCFGFCCPLH,
    I<8>:$IFCPMEXTPCIE0CFGHPOCFGFCPH,
    I<8>:$IFCPMEXTPCIE0CFGHPOCFGFCNPH,
    I<8>:$IFCPMEXTPCIE0CFGHPOCFGEXTFUNCTIONNUMBER,
    I<7>:$IFPLEXTPCIE1AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFPLEXTPCIE1AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFPLEXTPCIE0AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFPLEXTPCIE0AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE,
    I<6>:$IFEXTCPMPCIE1AXIPCIERQSEQNUM1,
    I<6>:$IFEXTCPMPCIE1AXIPCIERQSEQNUM0,
    I<6>:$IFEXTCPMPCIE1AXIPCIECQNPREQCOUNT,
    I<6>:$IFEXTCPMPCIE0AXIPCIERQSEQNUM1,
    I<6>:$IFEXTCPMPCIE0AXIPCIERQSEQNUM0,
    I<6>:$IFEXTCPMPCIE0AXIPCIECQNPREQCOUNT,
    I<6>:$IFCPMEXTPCIE1CFGHPOCFGLTSSMSTATE,
    I<6>:$IFCPMEXTPCIE0CFGHPOCFGLTSSMSTATE,
    I<512>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISCQTDATA,
    I<512>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISCQTDATA,
    I<5>:$IFCPMEXTPCIE1CFGHPOCFGLOCALERROROUT,
    I<5>:$IFCPMEXTPCIE0CFGLPOCFGMSGRECEIVEDTYPE,
    I<5>:$IFCPMEXTPCIE0CFGHPOCFGLOCALERROROUT,
    I<4>:$IFEXTCPMPCIE1AXIPCIETFCNPHAV,
    I<4>:$IFEXTCPMPCIE1AXIPCIETFCNPDAV,
    I<4>:$IFEXTCPMPCIE1AXIPCIERQTAGAV,
    I<4>:$IFEXTCPMPCIE0AXIPCIETFCNPHAV,
    I<4>:$IFEXTCPMPCIE0AXIPCIETFCNPDAV,
    I<4>:$IFEXTCPMPCIE0AXIPCIERQTAGAV,
    I<4>:$IFCPMEXTPCIE1CFGHPOCFGPASIDPRIVILMODEENABLE,
    I<4>:$IFCPMEXTPCIE1CFGHPOCFGPASIDEXECPERMISSIONENABLE,
    I<4>:$IFCPMEXTPCIE1CFGHPOCFGPASIDENABLE,
    I<4>:$IFCPMEXTPCIE1CFGHPOCFGEXTWRITEBYTEENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGTPHREQUESTERENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGRCBSTATUS,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIXMASK,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIXENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGFLRINPROCESS,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGATOMICREQUESTERENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFG10BTAGREQUESTERENABLE,
    I<4>:$IFCPMEXTPCIE0CFGHPOCFGPASIDPRIVILMODEENABLE,
    I<4>:$IFCPMEXTPCIE0CFGHPOCFGPASIDEXECPERMISSIONENABLE,
    I<4>:$IFCPMEXTPCIE0CFGHPOCFGPASIDENABLE,
    I<4>:$IFCPMEXTPCIE0CFGHPOCFGEXTWRITEBYTEENABLE,
    I<32>:$IFCPMEXTPCIE1CFGHPOCFGMGMTREADDATA,
    I<32>:$IFCPMEXTPCIE1CFGHPOCFGEXTWRITEDATA,
    I<32>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIDATA,
    I<32>:$IFCPMEXTPCIE0CFGHPOCFGMGMTREADDATA,
    I<32>:$IFCPMEXTPCIE0CFGHPOCFGEXTWRITEDATA,
    I<32>:$IFCPMEXTCLKRSTECOREG,
    I<3>:$IFCPMEXTPCIE1CFGHPOCFGNEGOTIATEDWIDTH,
    I<3>:$IFCPMEXTPCIE0CFGLPOCFGMAXREADREQ,
    I<3>:$IFCPMEXTPCIE0CFGHPOCFGNEGOTIATEDWIDTH,
    I<229>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISCQTUSER,
    I<229>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISCQTUSER,
    I<2>:$IFPLEXTPCIE1AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<2>:$IFPLEXTPCIE1AXITLRXCOMPLHEADERCREDITRELEASEDVALUE,
    I<2>:$IFPLEXTPCIE1AXIPCIECQNPREQ,
    I<2>:$IFPLEXTPCIE1AXIPCIECOMPLDELIVERED,
    I<2>:$IFPLEXTPCIE0AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<2>:$IFPLEXTPCIE0AXITLRXCOMPLHEADERCREDITRELEASEDVALUE,
    I<2>:$IFPLEXTPCIE0AXIPCIECQNPREQ,
    I<2>:$IFPLEXTPCIE0AXIPCIECOMPLDELIVERED,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGTXPMSTATE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGRXPMSTATE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGPHYLINKSTATUS,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGLINKPOWERSTATE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGFCPHSCALE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGFCPDSCALE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGFCNPHSCALE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGFCNPDSCALE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGCURRENTSPEED,
    I<2>:$IFCPMEXTPCIE0CFGLPOCFGMAXPAYLOAD,
    I<2>:$IFCPMEXTPCIE0CFGLPOCFGFCCPLHSCALE,
    I<2>:$IFCPMEXTPCIE0CFGLPOCFGFCCPLDSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGTXPMSTATE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGRXPMSTATE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGPHYLINKSTATUS,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGLINKPOWERSTATE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGFCPHSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGFCPDSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGFCNPHSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGFCNPDSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGCURRENTSPEED,
    I<16>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISCQTKEEP,
    I<16>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISCQTKEEP,
    I<16>:$IFCPMEXTPCIE0CFGLPOCFGFUNCTIONSTATUS,
    I<12>:$IFCPMEXTPCIE1CFGHPOCFGFCPD,
    I<12>:$IFCPMEXTPCIE1CFGHPOCFGFCNPD,
    I<12>:$IFCPMEXTPCIE0CFGLPOCFGTPHSTMODE,
    I<12>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIMMENABLE,
    I<12>:$IFCPMEXTPCIE0CFGLPOCFGFUNCTIONPOWERSTATE,
    I<12>:$IFCPMEXTPCIE0CFGLPOCFGFCCPLD,
    I<12>:$IFCPMEXTPCIE0CFGHPOCFGFCPD,
    I<12>:$IFCPMEXTPCIE0CFGHPOCFGFCNPD,
    I<1>:$IFPLEXTPCIE1AXITLRXPOSTEDCREDITRELEASED,
    I<1>:$IFPLEXTPCIE1AXITLRXNONPOSTEDCREDITRELEASED,
    I<1>:$IFPLEXTPCIE1AXITLRXCOMPLCREDITRELEASED,
    I<1>:$IFPLEXTPCIE1AXIPCIEPOSTEDREQDELIVERED,
    I<1>:$IFPLEXTPCIE1AXIPCIECQPIPELINEEMPTY,
    I<1>:$IFPLEXTPCIE1AXIPCIECQNPUSERCREDITRCVD,
    I<1>:$IFPLEXTPCIE0AXITLRXPOSTEDCREDITRELEASED,
    I<1>:$IFPLEXTPCIE0AXITLRXNONPOSTEDCREDITRELEASED,
    I<1>:$IFPLEXTPCIE0AXITLRXCOMPLCREDITRELEASED,
    I<1>:$IFPLEXTPCIE0AXIPCIEPOSTEDREQDELIVERED,
    I<1>:$IFPLEXTPCIE0AXIPCIECQPIPELINEEMPTY,
    I<1>:$IFPLEXTPCIE0AXIPCIECQNPUSERCREDITRCVD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCCRDT,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQCRDT,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCCRDT,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQCRDT,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCCRDT,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQCRDT,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCCRDT,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQCRDT,
    I<1>:$IFEXTCPMPCIE1AXIPCIERQTAGVLD1,
    I<1>:$IFEXTCPMPCIE1AXIPCIERQTAGVLD0,
    I<1>:$IFEXTCPMPCIE1AXIPCIERQSEQNUMVLD1,
    I<1>:$IFEXTCPMPCIE1AXIPCIERQSEQNUMVLD0,
    I<1>:$IFEXTCPMPCIE0AXIPCIERQTAGVLD1,
    I<1>:$IFEXTCPMPCIE0AXIPCIERQTAGVLD0,
    I<1>:$IFEXTCPMPCIE0AXIPCIERQSEQNUMVLD1,
    I<1>:$IFEXTCPMPCIE0AXIPCIERQSEQNUMVLD0,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCVLD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQVLD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCVLD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQVLD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISPORT1RCTLAST,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISPORT1CQTLAST,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISPORT0RCTLAST,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISPORT0CQTLAST,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGPLSTATUSCHANGE,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGPHYLINKDOWN,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGMGMTREADWRITEDONE,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGLOCALERRORVALID,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGINTERRUPTSENT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGHOTRESETOUT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGEXTWRITERECEIVED,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGEXTREADRECEIVED,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGERRNONFATALOUT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGERRFATALOUT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGERRCOROUT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGEDRENABLE,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGCCIXEDRDATARATECHANGEREQ,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCVLD,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQVLD,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCVLD,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQVLD,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISPORT1RCTLAST,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISPORT1CQTLAST,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISPORT0RCTLAST,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISPORT0CQTLAST,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGVC1NEGOTIATIONPENDING,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGVC1ENABLE,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGMSGTRANSMITDONE,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGMSGRECEIVED,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIXVECPENDINGSTATUS,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSISENT,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIMASKUPDATE,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIFAIL,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGEXTTAGENABLE,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGPLSTATUSCHANGE,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGPHYLINKDOWN,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGMGMTREADWRITEDONE,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGLOCALERRORVALID,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGINTERRUPTSENT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGHOTRESETOUT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGEXTWRITERECEIVED,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGEXTREADRECEIVED,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGERRNONFATALOUT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGERRFATALOUT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGERRCOROUT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGEDRENABLE,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGCCIXEDRDATARATECHANGEREQ,
    I<1>:$IFCPMEXTCLKRSTTESTSCANRESETSEL,
    I<1>:$IFCPMEXTCLKRSTPCIE1USERCLK,
    I<1>:$IFCPMEXTCLKRSTPCIE1RAWRSTN,
    I<1>:$IFCPMEXTCLKRSTPCIE0USERCLK,
    I<1>:$IFCPMEXTCLKRSTPCIE0RAWRSTN

    // CPM_EXT does not contain any parameters
  );

  let results = (outs
    I<10>:$IFPLEXTPCIE1AXIPCIERQTAG1,
    I<10>:$IFPLEXTPCIE1AXIPCIERQTAG0,
    I<10>:$IFPLEXTPCIE0AXIPCIERQTAG1,
    I<10>:$IFPLEXTPCIE0AXIPCIERQTAG0,
    I<10>:$IFEXTPLPCIE1CFGHPOCFGEXTREGISTERNUMBER,
    I<10>:$IFEXTPLPCIE0CFGHPOCFGEXTREGISTERNUMBER,
    I<8>:$IFEXTPLPCIE1CFGHPOCFGFCPH,
    I<8>:$IFEXTPLPCIE1CFGHPOCFGFCNPH,
    I<8>:$IFEXTPLPCIE1CFGHPOCFGEXTFUNCTIONNUMBER,
    I<8>:$IFEXTPLPCIE0CFGLPOCFGMSGRECEIVEDDATA,
    I<8>:$IFEXTPLPCIE0CFGLPOCFGFCCPLH,
    I<8>:$IFEXTPLPCIE0CFGHPOCFGFCPH,
    I<8>:$IFEXTPLPCIE0CFGHPOCFGFCNPH,
    I<8>:$IFEXTPLPCIE0CFGHPOCFGEXTFUNCTIONNUMBER,
    I<8>:$IFEXTCPMPCIE1AXIPCIECOMPLDELIVEREDTAG1,
    I<8>:$IFEXTCPMPCIE1AXIPCIECOMPLDELIVEREDTAG0,
    I<8>:$IFEXTCPMPCIE0AXIPCIECOMPLDELIVEREDTAG1,
    I<8>:$IFEXTCPMPCIE0AXIPCIECOMPLDELIVEREDTAG0,
    I<7>:$IFEXTCPMPCIE1AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFEXTCPMPCIE1AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFEXTCPMPCIE0AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFEXTCPMPCIE0AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE,
    I<6>:$IFPLEXTPCIE1AXIPCIERQSEQNUM1,
    I<6>:$IFPLEXTPCIE1AXIPCIERQSEQNUM0,
    I<6>:$IFPLEXTPCIE1AXIPCIECQNPREQCOUNT,
    I<6>:$IFPLEXTPCIE0AXIPCIERQSEQNUM1,
    I<6>:$IFPLEXTPCIE0AXIPCIERQSEQNUM0,
    I<6>:$IFPLEXTPCIE0AXIPCIECQNPREQCOUNT,
    I<6>:$IFEXTPLPCIE1CFGHPOCFGLTSSMSTATE,
    I<6>:$IFEXTPLPCIE0CFGHPOCFGLTSSMSTATE,
    I<512>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTDATA,
    I<512>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTDATA,
    I<5>:$IFEXTPLPCIE1CFGHPOCFGLOCALERROROUT,
    I<5>:$IFEXTPLPCIE0CFGLPOCFGMSGRECEIVEDTYPE,
    I<5>:$IFEXTPLPCIE0CFGHPOCFGLOCALERROROUT,
    I<4>:$IFPLEXTPCIE1AXIPCIETFCNPHAV,
    I<4>:$IFPLEXTPCIE1AXIPCIETFCNPDAV,
    I<4>:$IFPLEXTPCIE1AXIPCIERQTAGAV,
    I<4>:$IFPLEXTPCIE0AXIPCIETFCNPHAV,
    I<4>:$IFPLEXTPCIE0AXIPCIETFCNPDAV,
    I<4>:$IFPLEXTPCIE0AXIPCIERQTAGAV,
    I<4>:$IFEXTPLPCIE1CFGHPOCFGPASIDPRIVILMODEENABLE,
    I<4>:$IFEXTPLPCIE1CFGHPOCFGPASIDEXECPERMISSIONENABLE,
    I<4>:$IFEXTPLPCIE1CFGHPOCFGPASIDENABLE,
    I<4>:$IFEXTPLPCIE1CFGHPOCFGEXTWRITEBYTEENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGTPHREQUESTERENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGRCBSTATUS,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXMASK,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGFLRINPROCESS,
    I<4>:$IFEXTPLPCIE0CFGLPOCFGATOMICREQUESTERENABLE,
    I<4>:$IFEXTPLPCIE0CFGLPOCFG10BTAGREQUESTERENABLE,
    I<4>:$IFEXTPLPCIE0CFGHPOCFGPASIDPRIVILMODEENABLE,
    I<4>:$IFEXTPLPCIE0CFGHPOCFGPASIDEXECPERMISSIONENABLE,
    I<4>:$IFEXTPLPCIE0CFGHPOCFGPASIDENABLE,
    I<4>:$IFEXTPLPCIE0CFGHPOCFGEXTWRITEBYTEENABLE,
    I<32>:$IFEXTPLPCIE1CFGHPOCFGMGMTREADDATA,
    I<32>:$IFEXTPLPCIE1CFGHPOCFGEXTWRITEDATA,
    I<32>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIDATA,
    I<32>:$IFEXTPLPCIE0CFGHPOCFGMGMTREADDATA,
    I<32>:$IFEXTPLPCIE0CFGHPOCFGEXTWRITEDATA,
    I<32>:$IFCPMEXTCLKRSTECOOUT,
    I<3>:$IFEXTPLPCIE1CFGHPOCFGNEGOTIATEDWIDTH,
    I<3>:$IFEXTPLPCIE0CFGLPOCFGMAXREADREQ,
    I<3>:$IFEXTPLPCIE0CFGHPOCFGNEGOTIATEDWIDTH,
    I<229>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTUSER,
    I<229>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTUSER,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGTXPMSTATE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGRXPMSTATE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGPHYLINKSTATUS,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGLINKPOWERSTATE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGFCPHSCALE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGFCPDSCALE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGFCNPHSCALE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGFCNPDSCALE,
    I<2>:$IFEXTPLPCIE1CFGHPOCFGCURRENTSPEED,
    I<2>:$IFEXTPLPCIE0CFGLPOCFGMAXPAYLOAD,
    I<2>:$IFEXTPLPCIE0CFGLPOCFGFCCPLHSCALE,
    I<2>:$IFEXTPLPCIE0CFGLPOCFGFCCPLDSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGTXPMSTATE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGRXPMSTATE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGPHYLINKSTATUS,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGLINKPOWERSTATE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGFCPHSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGFCPDSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGFCNPHSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGFCNPDSCALE,
    I<2>:$IFEXTPLPCIE0CFGHPOCFGCURRENTSPEED,
    I<2>:$IFEXTCPMPCIE1AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<2>:$IFEXTCPMPCIE1AXITLRXCOMPLHEADERCREDITRELEASEDVALUE,
    I<2>:$IFEXTCPMPCIE1AXIPCIECQNPREQ,
    I<2>:$IFEXTCPMPCIE1AXIPCIECOMPLDELIVERED,
    I<2>:$IFEXTCPMPCIE0AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<2>:$IFEXTCPMPCIE0AXITLRXCOMPLHEADERCREDITRELEASEDVALUE,
    I<2>:$IFEXTCPMPCIE0AXIPCIECQNPREQ,
    I<2>:$IFEXTCPMPCIE0AXIPCIECOMPLDELIVERED,
    I<16>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISCQTKEEP,
    I<16>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISCQTKEEP,
    I<16>:$IFEXTPLPCIE0CFGLPOCFGFUNCTIONSTATUS,
    I<12>:$IFEXTPLPCIE1CFGHPOCFGFCPD,
    I<12>:$IFEXTPLPCIE1CFGHPOCFGFCNPD,
    I<12>:$IFEXTPLPCIE0CFGLPOCFGTPHSTMODE,
    I<12>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIMMENABLE,
    I<12>:$IFEXTPLPCIE0CFGLPOCFGFUNCTIONPOWERSTATE,
    I<12>:$IFEXTPLPCIE0CFGLPOCFGFCCPLD,
    I<12>:$IFEXTPLPCIE0CFGHPOCFGFCPD,
    I<12>:$IFEXTPLPCIE0CFGHPOCFGFCNPD,
    I<1>:$IFPLEXTPCIE1AXIPCIERQTAGVLD1,
    I<1>:$IFPLEXTPCIE1AXIPCIERQTAGVLD0,
    I<1>:$IFPLEXTPCIE1AXIPCIERQSEQNUMVLD1,
    I<1>:$IFPLEXTPCIE1AXIPCIERQSEQNUMVLD0,
    I<1>:$IFPLEXTPCIE0AXIPCIERQTAGVLD1,
    I<1>:$IFPLEXTPCIE0AXIPCIERQTAGVLD0,
    I<1>:$IFPLEXTPCIE0AXIPCIERQSEQNUMVLD1,
    I<1>:$IFPLEXTPCIE0AXIPCIERQSEQNUMVLD0,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCVLD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQVLD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCVLD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQVLD,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT1RCTLAST,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT1CQTLAST,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT0RCTLAST,
    I<1>:$IFEXTPLPCIE1UNIFIEDCQAXISAXISPORT0CQTLAST,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGPLSTATUSCHANGE,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGPHYLINKDOWN,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGMGMTREADWRITEDONE,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGLOCALERRORVALID,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGINTERRUPTSENT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGHOTRESETOUT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGEXTWRITERECEIVED,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGEXTREADRECEIVED,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGERRNONFATALOUT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGERRFATALOUT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGERRCOROUT,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGEDRENABLE,
    I<1>:$IFEXTPLPCIE1CFGHPOCFGCCIXEDRDATARATECHANGEREQ,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCVLD,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQVLD,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCVLD,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQVLD,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT1RCTLAST,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT1CQTLAST,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT0RCTLAST,
    I<1>:$IFEXTPLPCIE0UNIFIEDCQAXISAXISPORT0CQTLAST,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGVC1NEGOTIATIONPENDING,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGVC1ENABLE,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGMSGTRANSMITDONE,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGMSGRECEIVED,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIXVECPENDINGSTATUS,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSISENT,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIMASKUPDATE,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGINTERRUPTMSIFAIL,
    I<1>:$IFEXTPLPCIE0CFGLPOCFGEXTTAGENABLE,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGPLSTATUSCHANGE,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGPHYLINKDOWN,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGMGMTREADWRITEDONE,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGLOCALERRORVALID,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGINTERRUPTSENT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGHOTRESETOUT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGEXTWRITERECEIVED,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGEXTREADRECEIVED,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGERRNONFATALOUT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGERRFATALOUT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGERRCOROUT,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGEDRENABLE,
    I<1>:$IFEXTPLPCIE0CFGHPOCFGCCIXEDRDATARATECHANGEREQ,
    I<1>:$IFEXTCPMPCIE1AXITLRXPOSTEDCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE1AXITLRXNONPOSTEDCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE1AXITLRXCOMPLCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE1AXIPCIEPOSTEDREQDELIVERED,
    I<1>:$IFEXTCPMPCIE1AXIPCIECQPIPELINEEMPTY,
    I<1>:$IFEXTCPMPCIE1AXIPCIECQNPUSERCREDITRCVD,
    I<1>:$IFEXTCPMPCIE0AXITLRXPOSTEDCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE0AXITLRXNONPOSTEDCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE0AXITLRXCOMPLCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE0AXIPCIEPOSTEDREQDELIVERED,
    I<1>:$IFEXTCPMPCIE0AXIPCIECQPIPELINEEMPTY,
    I<1>:$IFEXTCPMPCIE0AXIPCIECQNPUSERCREDITRCVD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCCRDT,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQCRDT,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCCRDT,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQCRDT,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCCRDT,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQCRDT,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCCRDT,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQCRDT
  );
}

def CPMuMAIN : XilinxPrimitiveOp<"CPM_MAIN", []> {
  let summary = "CPM_MAIN Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$IFCPMPCIEA1CFGHPICFGMGMTADDR,
    I<10>:$IFCPMPCIEA0CFGHPICFGMGMTADDR,
    I<81>:$IFPCIE1PLCCAXISAXISCCTUSER,
    I<81>:$IFPCIE0PLCCAXISAXISCCTUSER,
    I<8>:$IFPSCPMQUAD3XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD2XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD1XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD0XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMPCIEAXIAWLEN,
    I<8>:$IFPSCPMPCIEAXIARLEN,
    I<8>:$IFPSCPMCFGAXIAWLEN,
    I<8>:$IFPSCPMCFGAXIARLEN,
    I<8>:$IFEXTCPMPCIE1AXIPCIECOMPLDELIVEREDTAG1,
    I<8>:$IFEXTCPMPCIE1AXIPCIECOMPLDELIVEREDTAG0,
    I<8>:$IFEXTCPMPCIE0AXIPCIECOMPLDELIVEREDTAG1,
    I<8>:$IFEXTCPMPCIE0AXIPCIECOMPLDELIVEREDTAG0,
    I<8>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMPCIEA1CFGHPICFGVFFLRFUNCNUM,
    I<8>:$IFCPMPCIEA1CFGHPICFGMGMTFUNCTIONNUMBER,
    I<8>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHSTTAG,
    I<8>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIFUNCTIONNUMBER,
    I<8>:$IFCPMPCIEA0CFGHPICFGVFFLRFUNCNUM,
    I<8>:$IFCPMPCIEA0CFGHPICFGMGMTFUNCTIONNUMBER,
    I<8>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHSTTAG,
    I<8>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIFUNCTIONNUMBER,
    I<705>:$IFPLCPMP1CHIWDATFLIT,
    I<705>:$IFPLCPMP0CHIWDATFLIT,
    I<7>:$IFPSCPMHSDPCHANNEL2XPIPETXSEQUENCE,
    I<7>:$IFPSCPMHSDPCHANNEL1XPIPETXSEQUENCE,
    I<7>:$IFPSCPMHSDPCHANNEL0XPIPETXSEQUENCE,
    I<7>:$IFPSCPMCHANNEL9XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL8XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL7XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL6XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL5XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL4XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL3XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL2XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL1XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL15XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL14XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL13XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL12XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL11XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL10XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL0XPIPETXMAINCURSOR,
    I<7>:$IFEXTCPMPCIE1AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFEXTCPMPCIE1AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFEXTCPMPCIE0AXITLRXPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<7>:$IFEXTCPMPCIE0AXITLRXCOMPLPAYLOADCREDITRELEASEDVALUE,
    I<64>:$IFPSCPMPCIEAXIAWADDR,
    I<64>:$IFPSCPMPCIEAXIARADDR,
    I<64>:$IFPSCPMCFGAXIAWADDR,
    I<64>:$IFPSCPMCFGAXIARADDR,
    I<64>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXADDRESS,
    I<64>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXADDRESS,
    I<6>:$IFPSCPMLINK1XPIPEPCIELTSSMSTATE,
    I<6>:$IFPSCPMLINK0XPIPEPCIELTSSMSTATE,
    I<6>:$IFPSCPMCFGAXIWUSER,
    I<512>:$IFPCIE1PLRQAXISAXISRQTDATA,
    I<512>:$IFPCIE1PLCCAXISAXISCCTDATA,
    I<512>:$IFPCIE0PLRQAXISAXISRQTDATA,
    I<512>:$IFPCIE0PLCCAXISAXISCCTDATA,
    I<51>:$IFPLCPMP1CHISRSPFLIT,
    I<51>:$IFPLCPMP0CHISRSPFLIT,
    I<5>:$IFPSCPMCHANNEL9XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL9XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL8XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL8XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL7XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL7XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL6XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL6XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL5XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL5XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL4XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL4XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL3XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL3XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL2XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL2XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL1XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL1XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL15XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL15XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL14XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL14XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL13XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL13XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL12XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL12XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL11XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL11XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL10XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL10XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL0XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL0XPIPETXPOSTCURSOR,
    I<4>:$IFPSCPMQUAD3XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD2XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD1XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD0XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMPCSRPCRODISABLE,
    I<4>:$IFPSCPMPCIEAXIAWREGION,
    I<4>:$IFPSCPMPCIEAXIAWQOS,
    I<4>:$IFPSCPMPCIEAXIAWCACHE,
    I<4>:$IFPSCPMPCIEAXIARREGION,
    I<4>:$IFPSCPMPCIEAXIARQOS,
    I<4>:$IFPSCPMPCIEAXIARCACHE,
    I<4>:$IFPSCPMCFGAXIWSTRB,
    I<4>:$IFPSCPMCFGAXIAWREGION,
    I<4>:$IFPSCPMCFGAXIAWQOS,
    I<4>:$IFPSCPMCFGAXIAWCACHE,
    I<4>:$IFPSCPMCFGAXIARREGION,
    I<4>:$IFPSCPMCFGAXIARQOS,
    I<4>:$IFPSCPMCFGAXIARCACHE,
    I<4>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESCMD,
    I<4>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESCMD,
    I<4>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESCMD,
    I<4>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESCMD,
    I<4>:$IFCPMXPIPELINK1XPIPEBUFGTRSTMASK,
    I<4>:$IFCPMXPIPELINK1XPIPEBUFGTCEMASK,
    I<4>:$IFCPMXPIPELINK0XPIPEBUFGTRSTMASK,
    I<4>:$IFCPMXPIPELINK0XPIPEBUFGTCEMASK,
    I<4>:$IFCPMPCIEA1CFGHPICFGMGMTBYTEENABLE,
    I<4>:$IFCPMPCIEA1CFGHPICFGINTERRUPTPENDING,
    I<4>:$IFCPMPCIEA1CFGHPICFGINTERRUPTINT,
    I<4>:$IFCPMPCIEA1CFGHPICFGFLRDONE,
    I<4>:$IFCPMPCIEA0CFGHPICFGMGMTBYTEENABLE,
    I<4>:$IFCPMPCIEA0CFGHPICFGINTERRUPTPENDING,
    I<4>:$IFCPMPCIEA0CFGHPICFGINTERRUPTINT,
    I<4>:$IFCPMPCIEA0CFGHPICFGFLRDONE,
    I<32>:$IFPSCPMPCSRECOECO,
    I<32>:$IFPSCPMCHANNEL9XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL8XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL7XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL6XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL5XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL4XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL3XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL2XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL1XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL15XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL14XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL13XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL12XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL11XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL10XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL0XPIPETXDATA,
    I<32>:$IFPSCPMCFGAXIWDATA,
    I<32>:$IFCPMXPIPECHANNEL9XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL8XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL7XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL6XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL5XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL4XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL3XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL2XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL1XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL15XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL14XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL13XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL12XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL11XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL10XPIPERXDATA,
    I<32>:$IFCPMXPIPECHANNEL0XPIPERXDATA,
    I<32>:$IFCPMPCIEA1CFGHPICFGMSGTRANSMITDATA,
    I<32>:$IFCPMPCIEA1CFGHPICFGMGMTWRITEDATA,
    I<32>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXDATA,
    I<32>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUS,
    I<32>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIINT,
    I<32>:$IFCPMPCIEA1CFGHPICFGEXTREADDATA,
    I<32>:$IFCPMPCIEA0CFGHPICFGMSGTRANSMITDATA,
    I<32>:$IFCPMPCIEA0CFGHPICFGMGMTWRITEDATA,
    I<32>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXDATA,
    I<32>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUS,
    I<32>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIINT,
    I<32>:$IFCPMPCIEA0CFGHPICFGEXTREADDATA,
    I<32>:$IFCPMEXTCLKRSTECOOUT,
    I<3>:$IFPSCPMPCIEAXIAWSIZE,
    I<3>:$IFPSCPMPCIEAXIAWPROT,
    I<3>:$IFPSCPMPCIEAXIARSIZE,
    I<3>:$IFPSCPMPCIEAXIARPROT,
    I<3>:$IFPSCPMLINK1XPIPEPIPERATE,
    I<3>:$IFPSCPMLINK0XPIPEPIPERATE,
    I<3>:$IFPSCPMCHANNEL9XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL8XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL7XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL6XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL5XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL4XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL3XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL2XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL1XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL15XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL14XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL13XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL12XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL11XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL10XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL0XPIPETXMARGIN,
    I<3>:$IFPSCPMCFGAXIAWSIZE,
    I<3>:$IFPSCPMCFGAXIAWPROT,
    I<3>:$IFPSCPMCFGAXIARSIZE,
    I<3>:$IFPSCPMCFGAXIARPROT,
    I<3>:$IFCPMXPIPECHANNEL9XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL8XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL7XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL6XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL5XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL4XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL3XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL2XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL1XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL15XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL14XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL13XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL12XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL11XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL10XPIPERXSTATUS,
    I<3>:$IFCPMXPIPECHANNEL0XPIPERXSTATUS,
    I<3>:$IFCPMPCIEA1CFGHPICFGMSGTRANSMITTYPE,
    I<3>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIATTR,
    I<3>:$IFCPMPCIEA1CFGHPICFGFCSEL,
    I<3>:$IFCPMPCIEA0CFGHPICFGMSGTRANSMITTYPE,
    I<3>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIATTR,
    I<3>:$IFCPMPCIEA0CFGHPICFGFCSEL,
    I<2>:$IFPSCPMQUAD3XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD2XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD1XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD0XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMPCIEAXIAWBURST,
    I<2>:$IFPSCPMPCIEAXIARBURST,
    I<2>:$IFPSCPMHSDPCHANNEL2XPIPETXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL1XPIPETXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL0XPIPETXHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL9XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL8XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL8XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL8XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL7XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL7XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL7XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL6XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL6XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL6XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL5XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL5XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL5XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL4XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL4XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL4XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL3XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL3XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL3XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL2XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL2XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL2XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL1XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL1XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL1XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL15XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL15XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL15XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL14XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL14XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL14XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL13XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL13XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL13XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL12XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL12XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL12XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL11XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL11XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL11XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL10XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL10XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL10XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL0XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL0XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL0XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCFGAXIAWBURST,
    I<2>:$IFPSCPMCFGAXIARBURST,
    I<2>:$IFEXTCPMPCIE1AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<2>:$IFEXTCPMPCIE1AXITLRXCOMPLHEADERCREDITRELEASEDVALUE,
    I<2>:$IFEXTCPMPCIE1AXIPCIECQNPREQ,
    I<2>:$IFEXTCPMPCIE1AXIPCIECOMPLDELIVERED,
    I<2>:$IFEXTCPMPCIE0AXITLRXNONPOSTEDPAYLOADCREDITRELEASEDVALUE,
    I<2>:$IFEXTCPMPCIE0AXITLRXCOMPLHEADERCREDITRELEASEDVALUE,
    I<2>:$IFEXTCPMPCIE0AXIPCIECQNPREQ,
    I<2>:$IFEXTCPMPCIE0AXIPCIECOMPLDELIVERED,
    I<2>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESLANENUM,
    I<2>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESLANENUM,
    I<2>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESLANENUM,
    I<2>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESLANENUM,
    I<2>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXHEADER,
    I<2>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXHEADER,
    I<2>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXHEADER,
    I<2>:$IFCPMXPIPECHANNEL9XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL9XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL8XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL8XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL7XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL7XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL6XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL6XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL5XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL5XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL4XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL4XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL3XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL3XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL2XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL2XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL1XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL1XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL15XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL15XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL14XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL14XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL13XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL13XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL12XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL12XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL11XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL11XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL10XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL10XPIPERXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL0XPIPERXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL0XPIPERXCHARISK,
    I<2>:$IFCPMPSAXI1RRESP,
    I<2>:$IFCPMPSAXI1BRESP,
    I<2>:$IFCPMPSAXI0RRESP,
    I<2>:$IFCPMPSAXI0BRESP,
    I<2>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXVECPENDING,
    I<2>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHTYPE,
    I<2>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSISELECT,
    I<2>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
    I<2>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXVECPENDING,
    I<2>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHTYPE,
    I<2>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSISELECT,
    I<2>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
    I<18>:$IFPSCPMPCIEAXIAWUSER,
    I<18>:$IFPSCPMPCIEAXIARUSER,
    I<18>:$IFCPMPSAXI0RUSER,
    I<17>:$IFPSCPMPCIEAXIWUSER,
    I<17>:$IFCPMPSAXI1RUSER,
    I<16>:$IFPSCPMPCIEAXIWSTRB,
    I<16>:$IFPSCPMPCIEAXIWID,
    I<16>:$IFPSCPMPCIEAXIAWID,
    I<16>:$IFPSCPMPCIEAXIARID,
    I<16>:$IFPSCPMCFGAXIWID,
    I<16>:$IFPSCPMCFGAXIAWUSER,
    I<16>:$IFPSCPMCFGAXIAWID,
    I<16>:$IFPSCPMCFGAXIARUSER,
    I<16>:$IFPSCPMCFGAXIARID,
    I<16>:$IFPCIE1PLRQAXISAXISRQTKEEP,
    I<16>:$IFPCIE1PLCCAXISAXISCCTKEEP,
    I<16>:$IFPCIE0PLRQAXISAXISRQTKEEP,
    I<16>:$IFPCIE0PLCCAXISAXISCCTKEEP,
    I<16>:$IFCPMPSAXI1RID,
    I<16>:$IFCPMPSAXI1BUSER,
    I<16>:$IFCPMPSAXI1BID,
    I<16>:$IFCPMPSAXI0RID,
    I<16>:$IFCPMPSAXI0BID,
    I<137>:$IFPCIE1PLRQAXISAXISRQTUSER,
    I<137>:$IFPCIE0PLRQAXISAXISRQTUSER,
    I<128>:$IFPSCPMPCIEAXIWDATA,
    I<128>:$IFCPMPSAXI1RDATA,
    I<128>:$IFCPMPSAXI0RDATA,
    I<121>:$IFPLCPMP1CHIREQFLIT,
    I<121>:$IFPLCPMP0CHIREQFLIT,
    I<12>:$IFCPMXPIPELINK1XPIPEBUFGTDIV,
    I<12>:$IFCPMXPIPELINK0XPIPEBUFGTDIV,
    I<1>:$IFPSCPMPCIEAXIWLAST,
    I<1>:$IFPSCPMPCIEAXIAWLOCK,
    I<1>:$IFPSCPMPCIEAXIARLOCK,
    I<1>:$IFPSCPMCFGAXIWLAST,
    I<1>:$IFPSCPMCFGAXIAWLOCK,
    I<1>:$IFPSCPMCFGAXIARLOCK,
    I<1>:$IFCPMPSAXI1RLAST,
    I<1>:$IFCPMPSAXI0RLAST,
    I<1>:$IFCPMPSAXI0BUSER,
    I<1>:$PLREFCLK,
    I<1>:$PLCPMIRQ1,
    I<1>:$PLCPMIRQ0,
    I<1>:$PLCHI1CLK,
    I<1>:$PLCHI0CLK,
    I<1>:$PERST1N,
    I<1>:$PERST0N,
    I<1>:$LPDCPMTOPSWCLK,
    I<1>:$LPDCPMSWITCHTIMEOUTCNT,
    I<1>:$LPDCPMINREFCLK,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMPCSRPCRTRISTATE,
    I<1>:$IFPSCPMPCSRPCRSTARTCAL,
    I<1>:$IFPSCPMPCSRPCRSTARTBISR,
    I<1>:$IFPSCPMPCSRPCRSCANCLR,
    I<1>:$IFPSCPMPCSRPCRPWRDN,
    I<1>:$IFPSCPMPCSRPCRPCOMPLETE,
    I<1>:$IFPSCPMPCSRPCRMEMCLR,
    I<1>:$IFPSCPMPCSRPCRINITSTATE,
    I<1>:$IFPSCPMPCSRPCRHOLDSTATE,
    I<1>:$IFPSCPMPCSRPCRGATEREG,
    I<1>:$IFPSCPMPCSRPCRFABRICEN,
    I<1>:$IFPSCPMPCSRPCRDISNPICLK,
    I<1>:$IFPSCPMPCSRPCRAPBEN,
    I<1>:$IFPSCPMPCIEAXIWVALID,
    I<1>:$IFPSCPMPCIEAXIRREADY,
    I<1>:$IFPSCPMPCIEAXIBREADY,
    I<1>:$IFPSCPMPCIEAXIAWVALID,
    I<1>:$IFPSCPMPCIEAXIARVALID,
    I<1>:$IFPSCPMLINK1XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFPSCPMLINK1XPIPEPCIEPERSTN,
    I<1>:$IFPSCPMLINK1XPIPEPCIELINKREACHTARGET,
    I<1>:$IFPSCPMLINK1XPIPEGTPIPECLK,
    I<1>:$IFPSCPMLINK0XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFPSCPMLINK0XPIPEPCIEPERSTN,
    I<1>:$IFPSCPMLINK0XPIPEPCIELINKREACHTARGET,
    I<1>:$IFPSCPMLINK0XPIPEGTPIPECLK,
    I<1>:$IFPSCPMINTQUADXPIPEPHYREADYFRBOT,
    I<1>:$IFPSCPMHSDPLINKXPIPEGTRXUSRCLK,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMCHANNEL9XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL9XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL9XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL9XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL9XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL8XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL8XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL8XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL8XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL8XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL7XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL7XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL7XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL7XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL7XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL6XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL6XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL6XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL6XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL6XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL5XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL5XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL5XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL5XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL5XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL4XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL4XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL4XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL4XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL4XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL3XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL3XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL3XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL3XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL3XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL2XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL2XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL2XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL2XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL2XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL1XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL1XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL1XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL1XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL1XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL15XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL15XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL15XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL15XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL15XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL14XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL14XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL14XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL14XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL14XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL13XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL13XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL13XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL13XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL13XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL12XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL12XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL12XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL12XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL12XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL11XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL11XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL11XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL11XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL11XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL10XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL10XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL10XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL10XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL10XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL0XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL0XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL0XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL0XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL0XPIPERXPOLARITY,
    I<1>:$IFPSCPMCFGAXIWVALID,
    I<1>:$IFPSCPMCFGAXIRREADY,
    I<1>:$IFPSCPMCFGAXIBREADY,
    I<1>:$IFPSCPMCFGAXIAWVALID,
    I<1>:$IFPSCPMCFGAXIARVALID,
    I<1>:$IFPLCPMP1CHIWDATFLITV,
    I<1>:$IFPLCPMP1CHIWDATFLITPEND,
    I<1>:$IFPLCPMP1CHISYSCOREQ,
    I<1>:$IFPLCPMP1CHISRSPFLITV,
    I<1>:$IFPLCPMP1CHISRSPFLITPEND,
    I<1>:$IFPLCPMP1CHISNPLCRDV,
    I<1>:$IFPLCPMP1CHISLINKACTIVEACK,
    I<1>:$IFPLCPMP1CHIREQFLITV,
    I<1>:$IFPLCPMP1CHIREQFLITPEND,
    I<1>:$IFPLCPMP1CHIRDATLCRDV,
    I<1>:$IFPLCPMP1CHIMSACTIVE,
    I<1>:$IFPLCPMP1CHIMLINKACTIVEREQ,
    I<1>:$IFPLCPMP1CHICRSPLCRDV,
    I<1>:$IFPLCPMP0CHIWDATFLITV,
    I<1>:$IFPLCPMP0CHIWDATFLITPEND,
    I<1>:$IFPLCPMP0CHISYSCOREQ,
    I<1>:$IFPLCPMP0CHISRSPFLITV,
    I<1>:$IFPLCPMP0CHISRSPFLITPEND,
    I<1>:$IFPLCPMP0CHISNPLCRDV,
    I<1>:$IFPLCPMP0CHISLINKACTIVEACK,
    I<1>:$IFPLCPMP0CHIREQFLITV,
    I<1>:$IFPLCPMP0CHIREQFLITPEND,
    I<1>:$IFPLCPMP0CHIRDATLCRDV,
    I<1>:$IFPLCPMP0CHIMSACTIVE,
    I<1>:$IFPLCPMP0CHIMLINKACTIVEREQ,
    I<1>:$IFPLCPMP0CHICRSPLCRDV,
    I<1>:$IFPCIE1PLRQAXISAXISRQTVALID,
    I<1>:$IFPCIE1PLRQAXISAXISRQTLAST,
    I<1>:$IFPCIE1PLCCAXISAXISCCTVALID,
    I<1>:$IFPCIE1PLCCAXISAXISCCTLAST,
    I<1>:$IFPCIE0PLRQAXISAXISRQTVALID,
    I<1>:$IFPCIE0PLRQAXISAXISRQTLAST,
    I<1>:$IFPCIE0PLCCAXISAXISCCTVALID,
    I<1>:$IFPCIE0PLCCAXISAXISCCTLAST,
    I<1>:$IFEXTCPMPCIE1AXITLRXPOSTEDCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE1AXITLRXNONPOSTEDCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE1AXITLRXCOMPLCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE1AXIPCIEPOSTEDREQDELIVERED,
    I<1>:$IFEXTCPMPCIE1AXIPCIECQPIPELINEEMPTY,
    I<1>:$IFEXTCPMPCIE1AXIPCIECQNPUSERCREDITRCVD,
    I<1>:$IFEXTCPMPCIE0AXITLRXPOSTEDCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE0AXITLRXNONPOSTEDCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE0AXITLRXCOMPLCREDITRELEASED,
    I<1>:$IFEXTCPMPCIE0AXIPCIEPOSTEDREQDELIVERED,
    I<1>:$IFEXTCPMPCIE0AXIPCIECQPIPELINEEMPTY,
    I<1>:$IFEXTCPMPCIE0AXIPCIECQNPUSERCREDITRCVD,
    I<1>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESREQ,
    I<1>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQACK,
    I<1>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESREQ,
    I<1>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQACK,
    I<1>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESREQ,
    I<1>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQACK,
    I<1>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESREQ,
    I<1>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQACK,
    I<1>:$IFCPMXPIPELINK1XPIPEPHYREADY,
    I<1>:$IFCPMXPIPELINK1XPIPEGTOUTCLK,
    I<1>:$IFCPMXPIPELINK1XPIPEBUFGTRST,
    I<1>:$IFCPMXPIPELINK1XPIPEBUFGTCE,
    I<1>:$IFCPMXPIPELINK0XPIPEPHYREADY,
    I<1>:$IFCPMXPIPELINK0XPIPEGTOUTCLK,
    I<1>:$IFCPMXPIPELINK0XPIPEBUFGTRST,
    I<1>:$IFCPMXPIPELINK0XPIPEBUFGTCE,
    I<1>:$IFCPMXPIPEINTQUADXPIPEPHYREADYTOBOT,
    I<1>:$IFCPMXPIPEHSDPLINKXPIPEGTRXOUTCLK,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPETXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXHEADERVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPETXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXHEADERVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPETXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXRESETDONE,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXHEADERVALID,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL9XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL8XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL7XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL6XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL5XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL4XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL3XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL2XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL1XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL15XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL14XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL13XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL12XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL11XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL10XPIPEPHYSTATUS,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXVALID,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL0XPIPEPHYSTATUS,
    I<1>:$IFCPMPSAXI1WREADY,
    I<1>:$IFCPMPSAXI1RVALID,
    I<1>:$IFCPMPSAXI1BVALID,
    I<1>:$IFCPMPSAXI1AWREADY,
    I<1>:$IFCPMPSAXI1ARREADY,
    I<1>:$IFCPMPSAXI0WREADY,
    I<1>:$IFCPMPSAXI0RVALID,
    I<1>:$IFCPMPSAXI0BVALID,
    I<1>:$IFCPMPSAXI0AWREADY,
    I<1>:$IFCPMPSAXI0ARREADY,
    I<1>:$IFCPMPCIEADPLLDPLL1CPMLOCKED,
    I<1>:$IFCPMPCIEADPLLDPLL0CPMLOCKED,
    I<1>:$IFCPMPCIEA1CFGHPICFGVFFLRDONE,
    I<1>:$IFCPMPCIEA1CFGHPICFGPOWERSTATECHANGEACK,
    I<1>:$IFCPMPCIEA1CFGHPICFGMSGTRANSMIT,
    I<1>:$IFCPMPCIEA1CFGHPICFGMGMTWRITE,
    I<1>:$IFCPMPCIEA1CFGHPICFGMGMTREAD,
    I<1>:$IFCPMPCIEA1CFGHPICFGMGMTDEBUGACCESS,
    I<1>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIXINT,
    I<1>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSITPHPRESENT,
    I<1>:$IFCPMPCIEA1CFGHPICFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
    I<1>:$IFCPMPCIEA1CFGHPICFGHOTRESETIN,
    I<1>:$IFCPMPCIEA1CFGHPICFGFCVCSEL,
    I<1>:$IFCPMPCIEA1CFGHPICFGEXTREADDATAVALID,
    I<1>:$IFCPMPCIEA1CFGHPICFGERRUNCORIN,
    I<1>:$IFCPMPCIEA1CFGHPICFGERRCORIN,
    I<1>:$IFCPMPCIEA1CFGHPICFGCCIXEDRDATARATECHANGEACK,
    I<1>:$IFCPMPCIEA0CFGHPICFGVFFLRDONE,
    I<1>:$IFCPMPCIEA0CFGHPICFGPOWERSTATECHANGEACK,
    I<1>:$IFCPMPCIEA0CFGHPICFGMSGTRANSMIT,
    I<1>:$IFCPMPCIEA0CFGHPICFGMGMTWRITE,
    I<1>:$IFCPMPCIEA0CFGHPICFGMGMTREAD,
    I<1>:$IFCPMPCIEA0CFGHPICFGMGMTDEBUGACCESS,
    I<1>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIXINT,
    I<1>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSITPHPRESENT,
    I<1>:$IFCPMPCIEA0CFGHPICFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
    I<1>:$IFCPMPCIEA0CFGHPICFGHOTRESETIN,
    I<1>:$IFCPMPCIEA0CFGHPICFGFCVCSEL,
    I<1>:$IFCPMPCIEA0CFGHPICFGEXTREADDATAVALID,
    I<1>:$IFCPMPCIEA0CFGHPICFGERRUNCORIN,
    I<1>:$IFCPMPCIEA0CFGHPICFGERRCORIN,
    I<1>:$IFCPMPCIEA0CFGHPICFGCCIXEDRDATARATECHANGEACK,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCCRDT,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQCRDT,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCCRDT,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQCRDT,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCCRDT,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQCRDT,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCCRDT,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQCRDT,
    I<1>:$CPMOSCCLKDIV2,

    // CPM_MAIN parameters follows
    StrAttr:$CPM_MODE_0,
    StrAttr:$CPM_MODE_1,
    StrAttr:$LINK_SPEED_0,
    StrAttr:$LINK_SPEED_1,
    SI64Attr:$LINK_WIDTH_0,
    SI64Attr:$LINK_WIDTH_1,
    SI64Attr:$PCI_CHANNELS,
    StrAttr:$SIM_CPM_CDO_FILE_NAME
  );

  let results = (outs
    I<10>:$IFEXTCPMPCIE1AXIPCIERQTAG1,
    I<10>:$IFEXTCPMPCIE1AXIPCIERQTAG0,
    I<10>:$IFEXTCPMPCIE0AXIPCIERQTAG1,
    I<10>:$IFEXTCPMPCIE0AXIPCIERQTAG0,
    I<10>:$IFCPMEXTPCIE1CFGHPOCFGEXTREGISTERNUMBER,
    I<10>:$IFCPMEXTPCIE0CFGHPOCFGEXTREGISTERNUMBER,
    I<88>:$IFPLCPMP1CHISNPFLIT,
    I<88>:$IFPLCPMP0CHISNPFLIT,
    I<8>:$IFPSCPMQUAD3XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD2XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD1XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD0XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFCPMPSAXI1AWLEN,
    I<8>:$IFCPMPSAXI1ARLEN,
    I<8>:$IFCPMPSAXI0AWLEN,
    I<8>:$IFCPMPSAXI0ARLEN,
    I<8>:$IFCPMEXTPCIE1CFGHPOCFGFCPH,
    I<8>:$IFCPMEXTPCIE1CFGHPOCFGFCNPH,
    I<8>:$IFCPMEXTPCIE1CFGHPOCFGEXTFUNCTIONNUMBER,
    I<8>:$IFCPMEXTPCIE0CFGLPOCFGMSGRECEIVEDDATA,
    I<8>:$IFCPMEXTPCIE0CFGLPOCFGFCCPLH,
    I<8>:$IFCPMEXTPCIE0CFGHPOCFGFCPH,
    I<8>:$IFCPMEXTPCIE0CFGHPOCFGFCNPH,
    I<8>:$IFCPMEXTPCIE0CFGHPOCFGEXTFUNCTIONNUMBER,
    I<705>:$IFPLCPMP1CHIRDATFLIT,
    I<705>:$IFPLCPMP0CHIRDATFLIT,
    I<7>:$IFCPMXPIPEHSDPCHANNEL2XPIPETXSEQUENCE,
    I<7>:$IFCPMXPIPEHSDPCHANNEL1XPIPETXSEQUENCE,
    I<7>:$IFCPMXPIPEHSDPCHANNEL0XPIPETXSEQUENCE,
    I<7>:$IFCPMXPIPECHANNEL9XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL8XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL7XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL6XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL5XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL4XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL3XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL2XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL1XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL15XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL14XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL13XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL12XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL11XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL10XPIPETXMAINCURSOR,
    I<7>:$IFCPMXPIPECHANNEL0XPIPETXMAINCURSOR,
    I<64>:$IFCPMPSAXI1AWADDR,
    I<64>:$IFCPMPSAXI1ARADDR,
    I<64>:$IFCPMPSAXI0AWADDR,
    I<64>:$IFCPMPSAXI0ARADDR,
    I<6>:$IFPSCPMCFGAXIRUSER,
    I<6>:$IFEXTCPMPCIE1AXIPCIERQSEQNUM1,
    I<6>:$IFEXTCPMPCIE1AXIPCIERQSEQNUM0,
    I<6>:$IFEXTCPMPCIE1AXIPCIECQNPREQCOUNT,
    I<6>:$IFEXTCPMPCIE0AXIPCIERQSEQNUM1,
    I<6>:$IFEXTCPMPCIE0AXIPCIERQSEQNUM0,
    I<6>:$IFEXTCPMPCIE0AXIPCIECQNPREQCOUNT,
    I<6>:$IFCPMXPIPELINK1XPIPEPCIELTSSMSTATE,
    I<6>:$IFCPMXPIPELINK0XPIPEPCIELTSSMSTATE,
    I<6>:$IFCPMEXTPCIE1CFGHPOCFGLTSSMSTATE,
    I<6>:$IFCPMEXTPCIE0CFGHPOCFGLTSSMSTATE,
    I<512>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISCQTDATA,
    I<512>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISCQTDATA,
    I<51>:$IFPLCPMP1CHICRSPFLIT,
    I<51>:$IFPLCPMP0CHICRSPFLIT,
    I<5>:$IFCPMXPIPECHANNEL9XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL9XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL8XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL8XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL7XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL7XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL6XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL6XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL5XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL5XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL4XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL4XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL3XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL3XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL2XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL2XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL1XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL1XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL15XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL15XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL14XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL14XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL13XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL13XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL12XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL12XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL11XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL11XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL10XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL10XPIPETXPOSTCURSOR,
    I<5>:$IFCPMXPIPECHANNEL0XPIPETXPRECURSOR,
    I<5>:$IFCPMXPIPECHANNEL0XPIPETXPOSTCURSOR,
    I<5>:$IFCPMEXTPCIE1CFGHPOCFGLOCALERROROUT,
    I<5>:$IFCPMEXTPCIE0CFGLPOCFGMSGRECEIVEDTYPE,
    I<5>:$IFCPMEXTPCIE0CFGHPOCFGLOCALERROROUT,
    I<4>:$IFPSCPMQUAD3XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD2XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD1XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD0XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMLINK1XPIPEBUFGTRSTMASK,
    I<4>:$IFPSCPMLINK1XPIPEBUFGTCEMASK,
    I<4>:$IFPSCPMLINK0XPIPEBUFGTRSTMASK,
    I<4>:$IFPSCPMLINK0XPIPEBUFGTCEMASK,
    I<4>:$IFPCIE1PLRQAXISAXISRQTREADY,
    I<4>:$IFPCIE1PLCCAXISAXISCCTREADY,
    I<4>:$IFPCIE0PLRQAXISAXISRQTREADY,
    I<4>:$IFPCIE0PLCCAXISAXISCCTREADY,
    I<4>:$IFEXTCPMPCIE1AXIPCIETFCNPHAV,
    I<4>:$IFEXTCPMPCIE1AXIPCIETFCNPDAV,
    I<4>:$IFEXTCPMPCIE1AXIPCIERQTAGAV,
    I<4>:$IFEXTCPMPCIE0AXIPCIETFCNPHAV,
    I<4>:$IFEXTCPMPCIE0AXIPCIETFCNPDAV,
    I<4>:$IFEXTCPMPCIE0AXIPCIERQTAGAV,
    I<4>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQCMD,
    I<4>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQCMD,
    I<4>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQCMD,
    I<4>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQCMD,
    I<4>:$IFCPMPSAXI1AWREGION,
    I<4>:$IFCPMPSAXI1AWQOS,
    I<4>:$IFCPMPSAXI1AWCACHE,
    I<4>:$IFCPMPSAXI1ARREGION,
    I<4>:$IFCPMPSAXI1ARQOS,
    I<4>:$IFCPMPSAXI1ARCACHE,
    I<4>:$IFCPMPSAXI0AWREGION,
    I<4>:$IFCPMPSAXI0AWQOS,
    I<4>:$IFCPMPSAXI0AWCACHE,
    I<4>:$IFCPMPSAXI0ARREGION,
    I<4>:$IFCPMPSAXI0ARQOS,
    I<4>:$IFCPMPSAXI0ARCACHE,
    I<4>:$IFCPMEXTPCIE1CFGHPOCFGPASIDPRIVILMODEENABLE,
    I<4>:$IFCPMEXTPCIE1CFGHPOCFGPASIDEXECPERMISSIONENABLE,
    I<4>:$IFCPMEXTPCIE1CFGHPOCFGPASIDENABLE,
    I<4>:$IFCPMEXTPCIE1CFGHPOCFGEXTWRITEBYTEENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGTPHREQUESTERENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGRCBSTATUS,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIXMASK,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIXENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGFLRINPROCESS,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFGATOMICREQUESTERENABLE,
    I<4>:$IFCPMEXTPCIE0CFGLPOCFG10BTAGREQUESTERENABLE,
    I<4>:$IFCPMEXTPCIE0CFGHPOCFGPASIDPRIVILMODEENABLE,
    I<4>:$IFCPMEXTPCIE0CFGHPOCFGPASIDEXECPERMISSIONENABLE,
    I<4>:$IFCPMEXTPCIE0CFGHPOCFGPASIDENABLE,
    I<4>:$IFCPMEXTPCIE0CFGHPOCFGEXTWRITEBYTEENABLE,
    I<32>:$IFPSCPMPCSRCPMPSSPARE,
    I<32>:$IFPSCPMCHANNEL9XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL8XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL7XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL6XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL5XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL4XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL3XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL2XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL1XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL15XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL14XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL13XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL12XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL11XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL10XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL0XPIPERXDATA,
    I<32>:$IFPSCPMCFGAXIRDATA,
    I<32>:$IFCPMXPIPECHANNEL9XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL8XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL7XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL6XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL5XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL4XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL3XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL2XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL1XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL15XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL14XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL13XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL12XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL11XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL10XPIPETXDATA,
    I<32>:$IFCPMXPIPECHANNEL0XPIPETXDATA,
    I<32>:$IFCPMPSAXI0AWUSER,
    I<32>:$IFCPMPSAXI0ARUSER,
    I<32>:$IFCPMEXTPCIE1CFGHPOCFGMGMTREADDATA,
    I<32>:$IFCPMEXTPCIE1CFGHPOCFGEXTWRITEDATA,
    I<32>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIDATA,
    I<32>:$IFCPMEXTPCIE0CFGHPOCFGMGMTREADDATA,
    I<32>:$IFCPMEXTPCIE0CFGHPOCFGEXTWRITEDATA,
    I<32>:$IFCPMEXTCLKRSTECOREG,
    I<3>:$IFPSCPMCHANNEL9XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL8XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL7XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL6XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL5XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL4XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL3XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL2XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL1XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL15XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL14XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL13XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL12XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL11XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL10XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL0XPIPERXSTATUS,
    I<3>:$IFCPMXPIPELINK1XPIPEPIPERATE,
    I<3>:$IFCPMXPIPELINK0XPIPEPIPERATE,
    I<3>:$IFCPMXPIPECHANNEL9XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL8XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL7XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL6XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL5XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL4XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL3XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL2XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL1XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL15XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL14XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL13XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL12XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL11XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL10XPIPETXMARGIN,
    I<3>:$IFCPMXPIPECHANNEL0XPIPETXMARGIN,
    I<3>:$IFCPMPSAXI1AWSIZE,
    I<3>:$IFCPMPSAXI1AWPROT,
    I<3>:$IFCPMPSAXI1ARSIZE,
    I<3>:$IFCPMPSAXI1ARPROT,
    I<3>:$IFCPMPSAXI0AWSIZE,
    I<3>:$IFCPMPSAXI0AWPROT,
    I<3>:$IFCPMPSAXI0ARSIZE,
    I<3>:$IFCPMPSAXI0ARPROT,
    I<3>:$IFCPMEXTPCIE1CFGHPOCFGNEGOTIATEDWIDTH,
    I<3>:$IFCPMEXTPCIE0CFGLPOCFGMAXREADREQ,
    I<3>:$IFCPMEXTPCIE0CFGHPOCFGNEGOTIATEDWIDTH,
    I<229>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISCQTUSER,
    I<229>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISCQTUSER,
    I<2>:$IFPSCPMQUAD3XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD2XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD1XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD0XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMPCIEAXIRRESP,
    I<2>:$IFPSCPMPCIEAXIBRESP,
    I<2>:$IFPSCPMHSDPCHANNEL2XPIPERXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL1XPIPERXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL0XPIPERXHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL8XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL8XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL7XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL7XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL6XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL6XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL5XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL5XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL4XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL4XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL3XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL3XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL2XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL2XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL1XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL1XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL15XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL15XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL14XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL14XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL13XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL13XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL12XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL12XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL11XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL11XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL10XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL10XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL0XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL0XPIPERXCHARISK,
    I<2>:$IFPSCPMCFGAXIRRESP,
    I<2>:$IFPSCPMCFGAXIBRESP,
    I<2>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQLANENUM,
    I<2>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQLANENUM,
    I<2>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQLANENUM,
    I<2>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQLANENUM,
    I<2>:$IFCPMXPIPEHSDPCHANNEL2XPIPETXHEADER,
    I<2>:$IFCPMXPIPEHSDPCHANNEL1XPIPETXHEADER,
    I<2>:$IFCPMXPIPEHSDPCHANNEL0XPIPETXHEADER,
    I<2>:$IFCPMXPIPECHANNEL9XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL9XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL9XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL8XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL8XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL8XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL7XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL7XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL7XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL6XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL6XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL6XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL5XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL5XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL5XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL4XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL4XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL4XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL3XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL3XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL3XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL2XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL2XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL2XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL1XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL1XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL1XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL15XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL15XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL15XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL14XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL14XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL14XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL13XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL13XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL13XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL12XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL12XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL12XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL11XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL11XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL11XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL10XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL10XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL10XPIPEPOWERDOWN,
    I<2>:$IFCPMXPIPECHANNEL0XPIPETXSYNCHEADER,
    I<2>:$IFCPMXPIPECHANNEL0XPIPETXCHARISK,
    I<2>:$IFCPMXPIPECHANNEL0XPIPEPOWERDOWN,
    I<2>:$IFCPMPSAXI1AWBURST,
    I<2>:$IFCPMPSAXI1ARBURST,
    I<2>:$IFCPMPSAXI0AWBURST,
    I<2>:$IFCPMPSAXI0ARBURST,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGTXPMSTATE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGRXPMSTATE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGPHYLINKSTATUS,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGLINKPOWERSTATE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGFCPHSCALE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGFCPDSCALE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGFCNPHSCALE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGFCNPDSCALE,
    I<2>:$IFCPMEXTPCIE1CFGHPOCFGCURRENTSPEED,
    I<2>:$IFCPMEXTPCIE0CFGLPOCFGMAXPAYLOAD,
    I<2>:$IFCPMEXTPCIE0CFGLPOCFGFCCPLHSCALE,
    I<2>:$IFCPMEXTPCIE0CFGLPOCFGFCCPLDSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGTXPMSTATE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGRXPMSTATE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGPHYLINKSTATUS,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGLINKPOWERSTATE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGFCPHSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGFCPDSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGFCNPHSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGFCNPDSCALE,
    I<2>:$IFCPMEXTPCIE0CFGHPOCFGCURRENTSPEED,
    I<18>:$IFCPMPSAXI1AWUSER,
    I<18>:$IFCPMPSAXI1ARUSER,
    I<18>:$IFCPMPSAXI0WUSER,
    I<17>:$IFPSCPMPCIEAXIRUSER,
    I<17>:$IFCPMPSAXI1WUSER,
    I<16>:$IFPSCPMPCIEAXIRID,
    I<16>:$IFPSCPMPCIEAXIBUSER,
    I<16>:$IFPSCPMPCIEAXIBID,
    I<16>:$IFPSCPMCFGAXIRID,
    I<16>:$IFPSCPMCFGAXIBID,
    I<16>:$IFCPMPSAXI1WSTRB,
    I<16>:$IFCPMPSAXI1WID,
    I<16>:$IFCPMPSAXI1AWID,
    I<16>:$IFCPMPSAXI1ARID,
    I<16>:$IFCPMPSAXI0WSTRB,
    I<16>:$IFCPMPSAXI0WID,
    I<16>:$IFCPMPSAXI0AWID,
    I<16>:$IFCPMPSAXI0ARID,
    I<16>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISCQTKEEP,
    I<16>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISCQTKEEP,
    I<16>:$IFCPMEXTPCIE0CFGLPOCFGFUNCTIONSTATUS,
    I<128>:$IFPSCPMPCIEAXIRDATA,
    I<128>:$IFCPMPSAXI1WDATA,
    I<128>:$IFCPMPSAXI0WDATA,
    I<12>:$IFPSCPMLINK1XPIPEBUFGTDIV,
    I<12>:$IFPSCPMLINK0XPIPEBUFGTDIV,
    I<12>:$IFCPMEXTPCIE1CFGHPOCFGFCPD,
    I<12>:$IFCPMEXTPCIE1CFGHPOCFGFCNPD,
    I<12>:$IFCPMEXTPCIE0CFGLPOCFGTPHSTMODE,
    I<12>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIMMENABLE,
    I<12>:$IFCPMEXTPCIE0CFGLPOCFGFUNCTIONPOWERSTATE,
    I<12>:$IFCPMEXTPCIE0CFGLPOCFGFCCPLD,
    I<12>:$IFCPMEXTPCIE0CFGHPOCFGFCPD,
    I<12>:$IFCPMEXTPCIE0CFGHPOCFGFCNPD,
    I<1>:$IFPSCPMPCIEAXIRLAST,
    I<1>:$IFPSCPMCFGAXIRLAST,
    I<1>:$IFPSCPMCFGAXIBUSER,
    I<1>:$IFCPMPSAXI1WLAST,
    I<1>:$IFCPMPSAXI1AWLOCK,
    I<1>:$IFCPMPSAXI1ARLOCK,
    I<1>:$IFCPMPSAXI0WLAST,
    I<1>:$IFCPMPSAXI0AWLOCK,
    I<1>:$IFCPMPSAXI0ARLOCK,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMPCSRPSRSCANCLRPASS,
    I<1>:$IFPSCPMPCSRPSRSCANCLRDONE,
    I<1>:$IFPSCPMPCSRPSRMEMCLRPASS,
    I<1>:$IFPSCPMPCSRPSRMEMCLRDONE,
    I<1>:$IFPSCPMPCSRPSRINCAL,
    I<1>:$IFPSCPMPCSRPSRCALERROR,
    I<1>:$IFPSCPMPCSRPSRCALDONE,
    I<1>:$IFPSCPMPCSRPSRBISRERR,
    I<1>:$IFPSCPMPCSRPSRBISRDONE,
    I<1>:$IFPSCPMPCIEAXIWREADY,
    I<1>:$IFPSCPMPCIEAXIRVALID,
    I<1>:$IFPSCPMPCIEAXIBVALID,
    I<1>:$IFPSCPMPCIEAXIAWREADY,
    I<1>:$IFPSCPMPCIEAXIARREADY,
    I<1>:$IFPSCPMLINK1XPIPEPHYREADY,
    I<1>:$IFPSCPMLINK1XPIPEGTOUTCLK,
    I<1>:$IFPSCPMLINK1XPIPEBUFGTRST,
    I<1>:$IFPSCPMLINK1XPIPEBUFGTCE,
    I<1>:$IFPSCPMLINK0XPIPEPHYREADY,
    I<1>:$IFPSCPMLINK0XPIPEGTOUTCLK,
    I<1>:$IFPSCPMLINK0XPIPEBUFGTRST,
    I<1>:$IFPSCPMLINK0XPIPEBUFGTCE,
    I<1>:$IFPSCPMINTQUADXPIPEPHYREADYTOBOT,
    I<1>:$IFPSCPMHSDPLINKXPIPEGTRXOUTCLK,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXDATAVALID,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXDATAVALID,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL9XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL9XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL8XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL8XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL8XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL7XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL7XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL7XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL6XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL6XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL6XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL5XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL5XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL5XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL4XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL4XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL4XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL3XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL3XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL3XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL2XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL2XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL2XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL1XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL1XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL1XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL15XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL15XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL15XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL14XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL14XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL14XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL13XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL13XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL13XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL12XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL12XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL12XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL11XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL11XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL11XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL10XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL10XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL10XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL0XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL0XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL0XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCFGAXIWREADY,
    I<1>:$IFPSCPMCFGAXIRVALID,
    I<1>:$IFPSCPMCFGAXIBVALID,
    I<1>:$IFPSCPMCFGAXIAWREADY,
    I<1>:$IFPSCPMCFGAXIARREADY,
    I<1>:$IFPLCPMP1CHIWDATLCRDV,
    I<1>:$IFPLCPMP1CHISYSCOACK,
    I<1>:$IFPLCPMP1CHISSACTIVE,
    I<1>:$IFPLCPMP1CHISRSPLCRDV,
    I<1>:$IFPLCPMP1CHISNPFLITV,
    I<1>:$IFPLCPMP1CHISNPFLITPEND,
    I<1>:$IFPLCPMP1CHISLINKACTIVEREQ,
    I<1>:$IFPLCPMP1CHIREQLCRDV,
    I<1>:$IFPLCPMP1CHIRDATFLITV,
    I<1>:$IFPLCPMP1CHIRDATFLITPEND,
    I<1>:$IFPLCPMP1CHIMLINKACTIVEACK,
    I<1>:$IFPLCPMP1CHICRSPFLITV,
    I<1>:$IFPLCPMP1CHICRSPFLITPEND,
    I<1>:$IFPLCPMP0CHIWDATLCRDV,
    I<1>:$IFPLCPMP0CHISYSCOACK,
    I<1>:$IFPLCPMP0CHISSACTIVE,
    I<1>:$IFPLCPMP0CHISRSPLCRDV,
    I<1>:$IFPLCPMP0CHISNPFLITV,
    I<1>:$IFPLCPMP0CHISNPFLITPEND,
    I<1>:$IFPLCPMP0CHISLINKACTIVEREQ,
    I<1>:$IFPLCPMP0CHIREQLCRDV,
    I<1>:$IFPLCPMP0CHIRDATFLITV,
    I<1>:$IFPLCPMP0CHIRDATFLITPEND,
    I<1>:$IFPLCPMP0CHIMLINKACTIVEACK,
    I<1>:$IFPLCPMP0CHICRSPFLITV,
    I<1>:$IFPLCPMP0CHICRSPFLITPEND,
    I<1>:$IFEXTCPMPCIE1AXIPCIERQTAGVLD1,
    I<1>:$IFEXTCPMPCIE1AXIPCIERQTAGVLD0,
    I<1>:$IFEXTCPMPCIE1AXIPCIERQSEQNUMVLD1,
    I<1>:$IFEXTCPMPCIE1AXIPCIERQSEQNUMVLD0,
    I<1>:$IFEXTCPMPCIE0AXIPCIERQTAGVLD1,
    I<1>:$IFEXTCPMPCIE0AXIPCIERQTAGVLD0,
    I<1>:$IFEXTCPMPCIE0AXIPCIERQSEQNUMVLD1,
    I<1>:$IFEXTCPMPCIE0AXIPCIERQSEQNUMVLD0,
    I<1>:$IFCPMXPIPEQUAD3XPIPERXMARGINRESACK,
    I<1>:$IFCPMXPIPEQUAD3XPIPERXMARGINREQREQ,
    I<1>:$IFCPMXPIPEQUAD2XPIPERXMARGINRESACK,
    I<1>:$IFCPMXPIPEQUAD2XPIPERXMARGINREQREQ,
    I<1>:$IFCPMXPIPEQUAD1XPIPERXMARGINRESACK,
    I<1>:$IFCPMXPIPEQUAD1XPIPERXMARGINREQREQ,
    I<1>:$IFCPMXPIPEQUAD0XPIPERXMARGINRESACK,
    I<1>:$IFCPMXPIPEQUAD0XPIPERXMARGINREQREQ,
    I<1>:$IFCPMXPIPELINK1XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFCPMXPIPELINK1XPIPEPCIEPERSTN,
    I<1>:$IFCPMXPIPELINK1XPIPEPCIELINKREACHTARGET,
    I<1>:$IFCPMXPIPELINK1XPIPEGTPIPECLK,
    I<1>:$IFCPMXPIPELINK0XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFCPMXPIPELINK0XPIPEPCIEPERSTN,
    I<1>:$IFCPMXPIPELINK0XPIPEPCIELINKREACHTARGET,
    I<1>:$IFCPMXPIPELINK0XPIPEGTPIPECLK,
    I<1>:$IFCPMXPIPEINTQUADXPIPEPHYREADYFRBOT,
    I<1>:$IFCPMXPIPEHSDPLINKXPIPEGTRXUSRCLK,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXPCSRESET,
    I<1>:$IFCPMXPIPEHSDPCHANNEL2XPIPERXGEARBOXSLIP,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXPCSRESET,
    I<1>:$IFCPMXPIPEHSDPCHANNEL1XPIPERXGEARBOXSLIP,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXPCSRESET,
    I<1>:$IFCPMXPIPEHSDPCHANNEL0XPIPERXGEARBOXSLIP,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL9XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL9XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL8XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL8XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL7XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL7XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL6XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL6XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL5XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL5XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL4XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL4XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL3XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL3XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL2XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL2XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL1XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL1XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL15XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL15XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL14XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL14XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL13XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL13XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL12XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL12XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL11XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL11XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL10XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL10XPIPERXPOLARITY,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXSWING,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXSTARTBLOCK,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXELECIDLE,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXDEEMPH,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXDATAVALID,
    I<1>:$IFCPMXPIPECHANNEL0XPIPETXCOMPLIANCE,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXTERMINATION,
    I<1>:$IFCPMXPIPECHANNEL0XPIPERXPOLARITY,
    I<1>:$IFCPMPSISRUNCORREVENT,
    I<1>:$IFCPMPSISRMISCEVENT,
    I<1>:$IFCPMPSISRCORREVENT,
    I<1>:$IFCPMPSAXI1WVALID,
    I<1>:$IFCPMPSAXI1RREADY,
    I<1>:$IFCPMPSAXI1BREADY,
    I<1>:$IFCPMPSAXI1AWVALID,
    I<1>:$IFCPMPSAXI1ARVALID,
    I<1>:$IFCPMPSAXI0WVALID,
    I<1>:$IFCPMPSAXI0RREADY,
    I<1>:$IFCPMPSAXI0BREADY,
    I<1>:$IFCPMPSAXI0AWVALID,
    I<1>:$IFCPMPSAXI0ARVALID,
    I<1>:$IFCPMPLISRUNCORREVENT,
    I<1>:$IFCPMPLISRMISCEVENT,
    I<1>:$IFCPMPLISRCORREVENT,
    I<1>:$IFCPMPCIEADPLLCPMDPLL1RSTN,
    I<1>:$IFCPMPCIEADPLLCPMDPLL0RSTN,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT1RCVLD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT1CQVLD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT0RCVLD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISPCIEAXISPORT0CQVLD,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISPORT1RCTLAST,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISPORT1CQTLAST,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISPORT0RCTLAST,
    I<1>:$IFCPMEXTPCIE1UNIFIEDCQAXISAXISPORT0CQTLAST,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGPLSTATUSCHANGE,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGPHYLINKDOWN,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGMGMTREADWRITEDONE,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGLOCALERRORVALID,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGINTERRUPTSENT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGHOTRESETOUT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGEXTWRITERECEIVED,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGEXTREADRECEIVED,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGERRNONFATALOUT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGERRFATALOUT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGERRCOROUT,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGEDRENABLE,
    I<1>:$IFCPMEXTPCIE1CFGHPOCFGCCIXEDRDATARATECHANGEREQ,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT1RCVLD,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT1CQVLD,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT0RCVLD,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISPCIEAXISPORT0CQVLD,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISPORT1RCTLAST,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISPORT1CQTLAST,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISPORT0RCTLAST,
    I<1>:$IFCPMEXTPCIE0UNIFIEDCQAXISAXISPORT0CQTLAST,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGVC1NEGOTIATIONPENDING,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGVC1ENABLE,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGMSGTRANSMITDONE,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGMSGRECEIVED,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIXVECPENDINGSTATUS,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSISENT,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIMASKUPDATE,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGINTERRUPTMSIFAIL,
    I<1>:$IFCPMEXTPCIE0CFGLPOCFGEXTTAGENABLE,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGPLSTATUSCHANGE,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGPHYLINKDOWN,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGMGMTREADWRITEDONE,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGLOCALERRORVALID,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGINTERRUPTSENT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGHOTRESETOUT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGEXTWRITERECEIVED,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGEXTREADRECEIVED,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGERRNONFATALOUT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGERRFATALOUT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGERRCOROUT,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGEDRENABLE,
    I<1>:$IFCPMEXTPCIE0CFGHPOCFGCCIXEDRDATARATECHANGEREQ,
    I<1>:$IFCPMEXTCLKRSTTESTSCANRESETSEL,
    I<1>:$IFCPMEXTCLKRSTPCIE1USERCLK,
    I<1>:$IFCPMEXTCLKRSTPCIE1RAWRSTN,
    I<1>:$IFCPMEXTCLKRSTPCIE0USERCLK,
    I<1>:$IFCPMEXTCLKRSTPCIE0RAWRSTN,
    I<1>:$CPMDPLLPCIE1USERCLK,
    I<1>:$CPMDPLLPCIE0USERCLK
  );
}

def DCIRESET : XilinxPrimitiveOp<"DCIRESET", []> {
  let summary = "DCIRESET Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST

    // DCIRESET does not contain any parameters
  );

  let results = (outs
    I<1>:$LOCKED
  );
}

def DCMuADV : XilinxPrimitiveOp<"DCM_ADV", []> {
  let summary = "DCM_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PSINCDEC,
    I<1>:$PSEN,
    I<1>:$PSCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKIN,
    I<1>:$CLKFB,

    // DCM_ADV parameters follows
    StrAttr:$CLKDV_DIVIDE,
    SI64Attr:$CLKFX_DIVIDE,
    SI64Attr:$CLKFX_MULTIPLY,
    StrAttr:$CLKIN_DIVIDE_BY_2,
    StrAttr:$CLKIN_PERIOD,
    StrAttr:$CLKOUT_PHASE_SHIFT,
    StrAttr:$CLK_FEEDBACK,
    StrAttr:$DCM_AUTOCALIBRATION,
    StrAttr:$DCM_PERFORMANCE_MODE,
    StrAttr:$DESKEW_ADJUST,
    StrAttr:$DFS_FREQUENCY_MODE,
    StrAttr:$DLL_FREQUENCY_MODE,
    StrAttr:$DUTY_CYCLE_CORRECTION,
    APIntAttr<I<16>>:$FACTORY_JF,
    SI64Attr:$PHASE_SHIFT,
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$PSDONE,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKFX180,
    I<1>:$CLKFX,
    I<1>:$CLKDV,
    I<1>:$CLK90,
    I<1>:$CLK2X180,
    I<1>:$CLK2X,
    I<1>:$CLK270,
    I<1>:$CLK180,
    I<1>:$CLK0
  );
}

def DCMuSP : XilinxPrimitiveOp<"DCM_SP", []> {
  let summary = "DCM_SP Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$PSCLK,
    I<1>:$PSEN,
    I<1>:$PSINCDEC,
    I<1>:$RST,
    I<1>:$CLKFB,
    I<1>:$CLKIN,
    I<1>:$DSSEN,

    // DCM_SP parameters follows
    StrAttr:$CLKDV_DIVIDE,
    SI64Attr:$CLKFX_DIVIDE,
    SI64Attr:$CLKFX_MULTIPLY,
    StrAttr:$CLKIN_DIVIDE_BY_2,
    StrAttr:$CLKIN_PERIOD,
    StrAttr:$CLKOUT_PHASE_SHIFT,
    StrAttr:$CLK_FEEDBACK,
    StrAttr:$DESKEW_ADJUST,
    StrAttr:$DFS_FREQUENCY_MODE,
    StrAttr:$DLL_FREQUENCY_MODE,
    StrAttr:$DSS_MODE,
    StrAttr:$DUTY_CYCLE_CORRECTION,
    APIntAttr<I<16>>:$FACTORY_JF,
    SI64Attr:$PHASE_SHIFT,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<8>:$STATUS,
    I<1>:$CLKDV,
    I<1>:$CLKFX,
    I<1>:$CLKFX180,
    I<1>:$LOCKED,
    I<1>:$PSDONE,
    I<1>:$CLK0,
    I<1>:$CLK180,
    I<1>:$CLK270,
    I<1>:$CLK2X,
    I<1>:$CLK2X180,
    I<1>:$CLK90
  );
}

def DDRMC : XilinxPrimitiveOp<"DDRMC", []> {
  let summary = "DDRMC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC2DMC_IN_3_NOC_VALID,
    I<8>:$IF_NOC2DMC_IN_2_NOC_VALID,
    I<8>:$IF_NOC2DMC_IN_1_NOC_VALID,
    I<8>:$IF_NOC2DMC_IN_0_NOC_VALID,
    I<8>:$IF_DMC2NOC_OUT_3_NOC_CREDIT_RETURN,
    I<8>:$IF_DMC2NOC_OUT_2_NOC_CREDIT_RETURN,
    I<8>:$IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN,
    I<8>:$IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN,
    I<4>:$IF_DMC_FABRIC_REF_RANK_EN_1,
    I<4>:$IF_DMC_FABRIC_REF_RANK_EN_0,
    I<3>:$IF_DMC_FABRIC_PRDATA,
    I<3>:$IF_UBLAZE_FABRIC_UB_MISC_IN,
    I<29>:$IF_UBLAZE_FABRIC_PRDATA,
    I<27>:$PHY2DMC_GT_STATUS,
    I<27>:$PHY2DMC_FIFO_EMPTY,
    I<182>:$IF_NOC2DMC_IN_3_NOC_FLIT,
    I<182>:$IF_NOC2DMC_IN_2_NOC_FLIT,
    I<182>:$IF_NOC2DMC_IN_1_NOC_FLIT,
    I<182>:$IF_NOC2DMC_IN_0_NOC_FLIT,
    I<108>:$PHY2DMC_RD_DQ5,
    I<108>:$PHY2DMC_RD_DQ4,
    I<108>:$PHY2DMC_RD_DQ3,
    I<108>:$PHY2DMC_RD_DQ2,
    I<108>:$PHY2DMC_RD_DQ1,
    I<108>:$PHY2DMC_RD_DQ0,
    I<1>:$SYS_RST_PS_N,
    I<1>:$SYS_RST_PL_N,
    I<1>:$SYS_RST_NOC_N,
    I<1>:$NOC_CLK,
    I<1>:$IF_UBLAZE_FABRIC_PSLVERR,
    I<1>:$IF_UBLAZE_FABRIC_PREADY,
    I<1>:$IF_UBLAZE_FABRIC_FABRIC_RST_N,
    I<1>:$IF_UBLAZE_FABRIC_FABRIC_CLK,
    I<1>:$IF_NOC2DMC_IN_3_NOC_VALID_EN,
    I<1>:$IF_NOC2DMC_IN_3_NOC_FLIT_EN,
    I<1>:$IF_NOC2DMC_IN_3_NOC_CREDIT_RDY,
    I<1>:$IF_NOC2DMC_IN_2_NOC_VALID_EN,
    I<1>:$IF_NOC2DMC_IN_2_NOC_FLIT_EN,
    I<1>:$IF_NOC2DMC_IN_2_NOC_CREDIT_RDY,
    I<1>:$IF_NOC2DMC_IN_1_NOC_VALID_EN,
    I<1>:$IF_NOC2DMC_IN_1_NOC_FLIT_EN,
    I<1>:$IF_NOC2DMC_IN_1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC2DMC_IN_0_NOC_VALID_EN,
    I<1>:$IF_NOC2DMC_IN_0_NOC_FLIT_EN,
    I<1>:$IF_NOC2DMC_IN_0_NOC_CREDIT_RDY,
    I<1>:$IF_DMC_FABRIC_REF_REQ_1,
    I<1>:$IF_DMC_FABRIC_REF_REQ_0,
    I<1>:$IF_DMC_FABRIC_CSSD_TRIG_IN_N_EXT,
    I<1>:$IF_DMC_FABRIC_BLOCK_PERIODIC_CAL,
    I<1>:$IF_DMC_FABRIC_BLI2UB_UART_RX,
    I<1>:$IF_DMC_FABRIC_BLI2UB_TRIG,
    I<1>:$IF_DMC_FABRIC_BLI2UB_TRACE_TREADY,
    I<1>:$IF_DMC_FABRIC_BLI2UB_TRACE_CLK,
    I<1>:$IF_DMC_FABRIC_BLI2UB_ACK,
    I<1>:$IF_DMC_FABRIC_BLI2ILA_TRIG,
    I<1>:$IF_DMC_FABRIC_BLI2ILA_ACK,
    I<1>:$IF_DMC2NOC_OUT_3_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_DMC2NOC_OUT_2_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_DMC2NOC_OUT_1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_DMC2NOC_OUT_0_NOC_CREDIT_RETURN_EN,
    I<1>:$FROM_NOC_3,
    I<1>:$FROM_NOC_2,
    I<1>:$FROM_NOC_1,
    I<1>:$FROM_NOC_0,
    I<1>:$DMC_CLK,
    I<1>:$DBG_PLL1_CLK,

    // DDRMC parameters follows
    APIntAttr<I<1>>:$ARBITER_CONFIG,
    APIntAttr<I<2>>:$CAL_CS_CH,
    APIntAttr<I<1>>:$CAL_MODE,
    SI64Attr:$CHANNELS,
    APIntAttr<I<19>>:$CLK_GATE,
    StrAttr:$COMMAND_BUS_OPTION,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY0,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY1,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY10,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY11,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY12,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY13,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY14,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY15,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY16,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY17,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY18,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY19,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY2,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY20,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY21,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY22,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY3,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY4,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY5,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY6,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY7,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY8,
    APIntAttr<I<5>>:$CPLX_BURST_ARRAY9,
    APIntAttr<I<31>>:$CPLX_CONFIG,
    APIntAttr<I<25>>:$CPLX_CONFIG2,
    APIntAttr<I<10>>:$CPLX_CONFIG3,
    APIntAttr<I<16>>:$CPLX_PATTERN0,
    APIntAttr<I<16>>:$CPLX_PATTERN1,
    APIntAttr<I<16>>:$CPLX_PATTERN10,
    APIntAttr<I<16>>:$CPLX_PATTERN100,
    APIntAttr<I<16>>:$CPLX_PATTERN101,
    APIntAttr<I<16>>:$CPLX_PATTERN102,
    APIntAttr<I<16>>:$CPLX_PATTERN103,
    APIntAttr<I<16>>:$CPLX_PATTERN104,
    APIntAttr<I<16>>:$CPLX_PATTERN105,
    APIntAttr<I<16>>:$CPLX_PATTERN106,
    APIntAttr<I<16>>:$CPLX_PATTERN107,
    APIntAttr<I<16>>:$CPLX_PATTERN108,
    APIntAttr<I<16>>:$CPLX_PATTERN109,
    APIntAttr<I<16>>:$CPLX_PATTERN11,
    APIntAttr<I<16>>:$CPLX_PATTERN110,
    APIntAttr<I<16>>:$CPLX_PATTERN111,
    APIntAttr<I<16>>:$CPLX_PATTERN112,
    APIntAttr<I<16>>:$CPLX_PATTERN113,
    APIntAttr<I<16>>:$CPLX_PATTERN114,
    APIntAttr<I<16>>:$CPLX_PATTERN115,
    APIntAttr<I<16>>:$CPLX_PATTERN116,
    APIntAttr<I<16>>:$CPLX_PATTERN117,
    APIntAttr<I<16>>:$CPLX_PATTERN118,
    APIntAttr<I<16>>:$CPLX_PATTERN119,
    APIntAttr<I<16>>:$CPLX_PATTERN12,
    APIntAttr<I<16>>:$CPLX_PATTERN120,
    APIntAttr<I<16>>:$CPLX_PATTERN121,
    APIntAttr<I<16>>:$CPLX_PATTERN122,
    APIntAttr<I<16>>:$CPLX_PATTERN123,
    APIntAttr<I<16>>:$CPLX_PATTERN124,
    APIntAttr<I<16>>:$CPLX_PATTERN125,
    APIntAttr<I<16>>:$CPLX_PATTERN126,
    APIntAttr<I<16>>:$CPLX_PATTERN127,
    APIntAttr<I<16>>:$CPLX_PATTERN128,
    APIntAttr<I<16>>:$CPLX_PATTERN129,
    APIntAttr<I<16>>:$CPLX_PATTERN13,
    APIntAttr<I<16>>:$CPLX_PATTERN130,
    APIntAttr<I<16>>:$CPLX_PATTERN131,
    APIntAttr<I<16>>:$CPLX_PATTERN132,
    APIntAttr<I<16>>:$CPLX_PATTERN133,
    APIntAttr<I<16>>:$CPLX_PATTERN134,
    APIntAttr<I<16>>:$CPLX_PATTERN135,
    APIntAttr<I<16>>:$CPLX_PATTERN136,
    APIntAttr<I<16>>:$CPLX_PATTERN137,
    APIntAttr<I<16>>:$CPLX_PATTERN138,
    APIntAttr<I<16>>:$CPLX_PATTERN139,
    APIntAttr<I<16>>:$CPLX_PATTERN14,
    APIntAttr<I<16>>:$CPLX_PATTERN140,
    APIntAttr<I<16>>:$CPLX_PATTERN141,
    APIntAttr<I<16>>:$CPLX_PATTERN142,
    APIntAttr<I<16>>:$CPLX_PATTERN143,
    APIntAttr<I<16>>:$CPLX_PATTERN144,
    APIntAttr<I<16>>:$CPLX_PATTERN145,
    APIntAttr<I<16>>:$CPLX_PATTERN146,
    APIntAttr<I<16>>:$CPLX_PATTERN147,
    APIntAttr<I<16>>:$CPLX_PATTERN148,
    APIntAttr<I<16>>:$CPLX_PATTERN149,
    APIntAttr<I<16>>:$CPLX_PATTERN15,
    APIntAttr<I<16>>:$CPLX_PATTERN150,
    APIntAttr<I<16>>:$CPLX_PATTERN151,
    APIntAttr<I<16>>:$CPLX_PATTERN152,
    APIntAttr<I<16>>:$CPLX_PATTERN153,
    APIntAttr<I<16>>:$CPLX_PATTERN154,
    APIntAttr<I<16>>:$CPLX_PATTERN155,
    APIntAttr<I<16>>:$CPLX_PATTERN156,
    APIntAttr<I<16>>:$CPLX_PATTERN16,
    APIntAttr<I<16>>:$CPLX_PATTERN17,
    APIntAttr<I<16>>:$CPLX_PATTERN18,
    APIntAttr<I<16>>:$CPLX_PATTERN19,
    APIntAttr<I<16>>:$CPLX_PATTERN2,
    APIntAttr<I<16>>:$CPLX_PATTERN20,
    APIntAttr<I<16>>:$CPLX_PATTERN21,
    APIntAttr<I<16>>:$CPLX_PATTERN22,
    APIntAttr<I<16>>:$CPLX_PATTERN23,
    APIntAttr<I<16>>:$CPLX_PATTERN24,
    APIntAttr<I<16>>:$CPLX_PATTERN25,
    APIntAttr<I<16>>:$CPLX_PATTERN26,
    APIntAttr<I<16>>:$CPLX_PATTERN27,
    APIntAttr<I<16>>:$CPLX_PATTERN28,
    APIntAttr<I<16>>:$CPLX_PATTERN29,
    APIntAttr<I<16>>:$CPLX_PATTERN3,
    APIntAttr<I<16>>:$CPLX_PATTERN30,
    APIntAttr<I<16>>:$CPLX_PATTERN31,
    APIntAttr<I<16>>:$CPLX_PATTERN32,
    APIntAttr<I<16>>:$CPLX_PATTERN33,
    APIntAttr<I<16>>:$CPLX_PATTERN34,
    APIntAttr<I<16>>:$CPLX_PATTERN35,
    APIntAttr<I<16>>:$CPLX_PATTERN36,
    APIntAttr<I<16>>:$CPLX_PATTERN37,
    APIntAttr<I<16>>:$CPLX_PATTERN38,
    APIntAttr<I<16>>:$CPLX_PATTERN39,
    APIntAttr<I<16>>:$CPLX_PATTERN4,
    APIntAttr<I<16>>:$CPLX_PATTERN40,
    APIntAttr<I<16>>:$CPLX_PATTERN41,
    APIntAttr<I<16>>:$CPLX_PATTERN42,
    APIntAttr<I<16>>:$CPLX_PATTERN43,
    APIntAttr<I<16>>:$CPLX_PATTERN44,
    APIntAttr<I<16>>:$CPLX_PATTERN45,
    APIntAttr<I<16>>:$CPLX_PATTERN46,
    APIntAttr<I<16>>:$CPLX_PATTERN47,
    APIntAttr<I<16>>:$CPLX_PATTERN48,
    APIntAttr<I<16>>:$CPLX_PATTERN49,
    APIntAttr<I<16>>:$CPLX_PATTERN5,
    APIntAttr<I<16>>:$CPLX_PATTERN50,
    APIntAttr<I<16>>:$CPLX_PATTERN51,
    APIntAttr<I<16>>:$CPLX_PATTERN52,
    APIntAttr<I<16>>:$CPLX_PATTERN53,
    APIntAttr<I<16>>:$CPLX_PATTERN54,
    APIntAttr<I<16>>:$CPLX_PATTERN55,
    APIntAttr<I<16>>:$CPLX_PATTERN56,
    APIntAttr<I<16>>:$CPLX_PATTERN57,
    APIntAttr<I<16>>:$CPLX_PATTERN58,
    APIntAttr<I<16>>:$CPLX_PATTERN59,
    APIntAttr<I<16>>:$CPLX_PATTERN6,
    APIntAttr<I<16>>:$CPLX_PATTERN60,
    APIntAttr<I<16>>:$CPLX_PATTERN61,
    APIntAttr<I<16>>:$CPLX_PATTERN62,
    APIntAttr<I<16>>:$CPLX_PATTERN63,
    APIntAttr<I<16>>:$CPLX_PATTERN64,
    APIntAttr<I<16>>:$CPLX_PATTERN65,
    APIntAttr<I<16>>:$CPLX_PATTERN66,
    APIntAttr<I<16>>:$CPLX_PATTERN67,
    APIntAttr<I<16>>:$CPLX_PATTERN68,
    APIntAttr<I<16>>:$CPLX_PATTERN69,
    APIntAttr<I<16>>:$CPLX_PATTERN7,
    APIntAttr<I<16>>:$CPLX_PATTERN70,
    APIntAttr<I<16>>:$CPLX_PATTERN71,
    APIntAttr<I<16>>:$CPLX_PATTERN72,
    APIntAttr<I<16>>:$CPLX_PATTERN73,
    APIntAttr<I<16>>:$CPLX_PATTERN74,
    APIntAttr<I<16>>:$CPLX_PATTERN75,
    APIntAttr<I<16>>:$CPLX_PATTERN76,
    APIntAttr<I<16>>:$CPLX_PATTERN77,
    APIntAttr<I<16>>:$CPLX_PATTERN78,
    APIntAttr<I<16>>:$CPLX_PATTERN79,
    APIntAttr<I<16>>:$CPLX_PATTERN8,
    APIntAttr<I<16>>:$CPLX_PATTERN80,
    APIntAttr<I<16>>:$CPLX_PATTERN81,
    APIntAttr<I<16>>:$CPLX_PATTERN82,
    APIntAttr<I<16>>:$CPLX_PATTERN83,
    APIntAttr<I<16>>:$CPLX_PATTERN84,
    APIntAttr<I<16>>:$CPLX_PATTERN85,
    APIntAttr<I<16>>:$CPLX_PATTERN86,
    APIntAttr<I<16>>:$CPLX_PATTERN87,
    APIntAttr<I<16>>:$CPLX_PATTERN88,
    APIntAttr<I<16>>:$CPLX_PATTERN89,
    APIntAttr<I<16>>:$CPLX_PATTERN9,
    APIntAttr<I<16>>:$CPLX_PATTERN90,
    APIntAttr<I<16>>:$CPLX_PATTERN91,
    APIntAttr<I<16>>:$CPLX_PATTERN92,
    APIntAttr<I<16>>:$CPLX_PATTERN93,
    APIntAttr<I<16>>:$CPLX_PATTERN94,
    APIntAttr<I<16>>:$CPLX_PATTERN95,
    APIntAttr<I<16>>:$CPLX_PATTERN96,
    APIntAttr<I<16>>:$CPLX_PATTERN97,
    APIntAttr<I<16>>:$CPLX_PATTERN98,
    APIntAttr<I<16>>:$CPLX_PATTERN99,
    StrAttr:$DATA_RATE,
    SI64Attr:$DATA_WIDTH,
    APIntAttr<I<3>>:$DBG_TRIGGER,
    APIntAttr<I<12>>:$DC_CMD_CREDITS,
    StrAttr:$DDR_MODE,
    APIntAttr<I<10>>:$DEFAULT_PATTERN,
    StrAttr:$ECC_USAGE,
    APIntAttr<I<9>>:$EXMON_CLR_EXE,
    APIntAttr<I<7>>:$FIFO_RDEN,
    SI64Attr:$INPUT_TERMINATION,
    SI64Attr:$OUTPUT_TERMINATION,
    APIntAttr<I<18>>:$PHY_RANK_READ_OVERRIDE,
    APIntAttr<I<18>>:$PHY_RANK_WRITE_OVERRIDE,
    APIntAttr<I<7>>:$PHY_RDEN0,
    APIntAttr<I<7>>:$PHY_RDEN1,
    APIntAttr<I<7>>:$PHY_RDEN10,
    APIntAttr<I<7>>:$PHY_RDEN11,
    APIntAttr<I<7>>:$PHY_RDEN12,
    APIntAttr<I<7>>:$PHY_RDEN13,
    APIntAttr<I<7>>:$PHY_RDEN14,
    APIntAttr<I<7>>:$PHY_RDEN15,
    APIntAttr<I<7>>:$PHY_RDEN16,
    APIntAttr<I<7>>:$PHY_RDEN17,
    APIntAttr<I<7>>:$PHY_RDEN18,
    APIntAttr<I<7>>:$PHY_RDEN19,
    APIntAttr<I<7>>:$PHY_RDEN2,
    APIntAttr<I<7>>:$PHY_RDEN20,
    APIntAttr<I<7>>:$PHY_RDEN21,
    APIntAttr<I<7>>:$PHY_RDEN22,
    APIntAttr<I<7>>:$PHY_RDEN23,
    APIntAttr<I<7>>:$PHY_RDEN24,
    APIntAttr<I<7>>:$PHY_RDEN25,
    APIntAttr<I<7>>:$PHY_RDEN26,
    APIntAttr<I<7>>:$PHY_RDEN3,
    APIntAttr<I<7>>:$PHY_RDEN4,
    APIntAttr<I<7>>:$PHY_RDEN5,
    APIntAttr<I<7>>:$PHY_RDEN6,
    APIntAttr<I<7>>:$PHY_RDEN7,
    APIntAttr<I<7>>:$PHY_RDEN8,
    APIntAttr<I<7>>:$PHY_RDEN9,
    APIntAttr<I<32>>:$PRBS_CNT,
    APIntAttr<I<17>>:$PRBS_CONFIG,
    APIntAttr<I<18>>:$PRBS_CONFIG2,
    APIntAttr<I<23>>:$PRBS_SEED0,
    APIntAttr<I<23>>:$PRBS_SEED1,
    APIntAttr<I<23>>:$PRBS_SEED2,
    APIntAttr<I<23>>:$PRBS_SEED3,
    APIntAttr<I<23>>:$PRBS_SEED4,
    APIntAttr<I<23>>:$PRBS_SEED5,
    APIntAttr<I<23>>:$PRBS_SEED6,
    APIntAttr<I<23>>:$PRBS_SEED7,
    APIntAttr<I<23>>:$PRBS_SEED8,
    APIntAttr<I<8>>:$RAM_SETTING_RF2PHS,
    APIntAttr<I<7>>:$RAM_SETTING_RFSPHD,
    APIntAttr<I<7>>:$RAM_SETTING_SRSPHD,
    StrAttr:$READ_BANDWIDTH,
    APIntAttr<I<20>>:$REG_ADEC0,
    APIntAttr<I<20>>:$REG_ADEC1,
    APIntAttr<I<30>>:$REG_ADEC10,
    APIntAttr<I<24>>:$REG_ADEC11,
    APIntAttr<I<21>>:$REG_ADEC2,
    APIntAttr<I<20>>:$REG_ADEC3,
    APIntAttr<I<30>>:$REG_ADEC4,
    APIntAttr<I<30>>:$REG_ADEC5,
    APIntAttr<I<30>>:$REG_ADEC6,
    APIntAttr<I<30>>:$REG_ADEC7,
    APIntAttr<I<30>>:$REG_ADEC8,
    APIntAttr<I<30>>:$REG_ADEC9,
    APIntAttr<I<22>>:$REG_CMDQ_BER_RATE_CTRL,
    APIntAttr<I<22>>:$REG_CMDQ_BEW_RATE_CTRL,
    APIntAttr<I<25>>:$REG_CMDQ_CTRL0,
    APIntAttr<I<25>>:$REG_CMDQ_CTRL1,
    APIntAttr<I<22>>:$REG_CMDQ_ISR_RATE_CTRL,
    APIntAttr<I<22>>:$REG_CMDQ_ISW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_CMDQ_LLR_RATE_CTRL,
    APIntAttr<I<27>>:$REG_COM_1,
    APIntAttr<I<27>>:$REG_COM_2,
    APIntAttr<I<18>>:$REG_COM_3,
    APIntAttr<I<23>>:$REG_CONFIG0,
    APIntAttr<I<3>>:$REG_CONFIG1,
    APIntAttr<I<31>>:$REG_CONFIG2,
    APIntAttr<I<32>>:$REG_CONFIG3,
    APIntAttr<I<23>>:$REG_CONFIG4,
    APIntAttr<I<13>>:$REG_DRAM_ARB,
    APIntAttr<I<26>>:$REG_MRS_0,
    APIntAttr<I<32>>:$REG_MRS_1,
    APIntAttr<I<3>>:$REG_MRS_2,
    APIntAttr<I<8>>:$REG_MRS_7,
    APIntAttr<I<12>>:$REG_NSU0_PORT,
    APIntAttr<I<12>>:$REG_NSU1_PORT,
    APIntAttr<I<12>>:$REG_NSU2_PORT,
    APIntAttr<I<12>>:$REG_NSU3_PORT,
    APIntAttr<I<23>>:$REG_NSU_0_EGR,
    APIntAttr<I<27>>:$REG_NSU_0_ING,
    APIntAttr<I<28>>:$REG_NSU_0_R_EGR,
    APIntAttr<I<20>>:$REG_NSU_0_W_EGR,
    APIntAttr<I<23>>:$REG_NSU_1_EGR,
    APIntAttr<I<27>>:$REG_NSU_1_ING,
    APIntAttr<I<28>>:$REG_NSU_1_R_EGR,
    APIntAttr<I<20>>:$REG_NSU_1_W_EGR,
    APIntAttr<I<23>>:$REG_NSU_2_EGR,
    APIntAttr<I<27>>:$REG_NSU_2_ING,
    APIntAttr<I<28>>:$REG_NSU_2_R_EGR,
    APIntAttr<I<20>>:$REG_NSU_2_W_EGR,
    APIntAttr<I<23>>:$REG_NSU_3_EGR,
    APIntAttr<I<27>>:$REG_NSU_3_ING,
    APIntAttr<I<28>>:$REG_NSU_3_R_EGR,
    APIntAttr<I<20>>:$REG_NSU_3_W_EGR,
    APIntAttr<I<22>>:$REG_P0_BER_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P0_BEW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P0_ISR_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P0_ISW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P0_LLR_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P1_BER_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P1_BEW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P1_ISR_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P1_ISW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P1_LLR_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P2_BER_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P2_BEW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P2_ISR_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P2_ISW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P2_LLR_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P3_BER_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P3_BEW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P3_ISR_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P3_ISW_RATE_CTRL,
    APIntAttr<I<22>>:$REG_P3_LLR_RATE_CTRL,
    APIntAttr<I<10>>:$REG_PINOUT,
    APIntAttr<I<20>>:$REG_PT_CONFIG,
    APIntAttr<I<28>>:$REG_QOS0,
    APIntAttr<I<30>>:$REG_QOS1,
    APIntAttr<I<20>>:$REG_QOS2,
    APIntAttr<I<25>>:$REG_QOS_RATE_CTRL_SCALE,
    APIntAttr<I<25>>:$REG_QOS_TIMEOUT0,
    APIntAttr<I<32>>:$REG_QOS_TIMEOUT1,
    APIntAttr<I<8>>:$REG_QOS_TIMEOUT2,
    APIntAttr<I<25>>:$REG_RATE_CTRL_SCALE,
    APIntAttr<I<30>>:$REG_RD_CONFIG,
    APIntAttr<I<24>>:$REG_RD_DRR_TKN_P0,
    APIntAttr<I<24>>:$REG_RD_DRR_TKN_P1,
    APIntAttr<I<24>>:$REG_RD_DRR_TKN_P2,
    APIntAttr<I<24>>:$REG_RD_DRR_TKN_P3,
    APIntAttr<I<2>>:$REG_REF_0,
    APIntAttr<I<32>>:$REG_REF_1,
    APIntAttr<I<2>>:$REG_REF_2,
    APIntAttr<I<16>>:$REG_REF_3,
    APIntAttr<I<29>>:$REG_RETRY_0,
    APIntAttr<I<30>>:$REG_RETRY_1,
    APIntAttr<I<32>>:$REG_SAFE_CONFIG0,
    APIntAttr<I<32>>:$REG_SAFE_CONFIG1,
    APIntAttr<I<32>>:$REG_SAFE_CONFIG2,
    APIntAttr<I<28>>:$REG_SAFE_CONFIG3,
    APIntAttr<I<31>>:$REG_SAFE_CONFIG4,
    APIntAttr<I<32>>:$REG_SAFE_CONFIG5,
    APIntAttr<I<26>>:$REG_SAFE_CONFIG6,
    APIntAttr<I<30>>:$REG_SAFE_CONFIG7,
    APIntAttr<I<32>>:$REG_SAFE_CONFIG8,
    APIntAttr<I<32>>:$REG_SCRUB0,
    APIntAttr<I<32>>:$REG_SCRUB1,
    APIntAttr<I<2>>:$REG_SCRUB8,
    APIntAttr<I<1>>:$REG_SCRUB9,
    APIntAttr<I<20>>:$REG_TXN_CONFIG,
    APIntAttr<I<32>>:$REG_WR_CONFIG,
    APIntAttr<I<16>>:$REG_WR_DRR_TKN_P0,
    APIntAttr<I<16>>:$REG_WR_DRR_TKN_P1,
    APIntAttr<I<16>>:$REG_WR_DRR_TKN_P2,
    APIntAttr<I<16>>:$REG_WR_DRR_TKN_P3,
    APIntAttr<I<1>>:$SEQ_ADDR_DEFAULT,
    APIntAttr<I<1>>:$SEQ_BA_DEFAULT,
    APIntAttr<I<1>>:$SEQ_BG_DEFAULT,
    APIntAttr<I<1>>:$SEQ_CBIT_DEFAULT,
    APIntAttr<I<16>>:$SEQ_CK_CAL,
    APIntAttr<I<7>>:$SEQ_CMD_DEFAULT,
    APIntAttr<I<7>>:$SEQ_CMD_POR,
    APIntAttr<I<3>>:$SEQ_DQS_DEFAULT,
    APIntAttr<I<5>>:$SEQ_DQ_DEFAULT,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR0,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR1,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR10,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR11,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR12,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR13,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR14,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR15,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR16,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR17,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR18,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR19,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR2,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR20,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR21,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR22,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR23,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR24,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR25,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR26,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR27,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR28,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR29,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR3,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR30,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR31,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR32,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR33,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR34,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR35,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR36,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR37,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR38,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR39,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR4,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR40,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR41,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR42,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR43,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR44,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR45,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR46,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR47,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR48,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR49,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR5,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR50,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR51,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR52,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR53,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR54,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR55,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR56,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR57,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR58,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR59,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR6,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR60,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR61,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR62,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR63,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR64,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR65,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR66,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR67,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR68,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR69,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR7,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR70,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR71,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR72,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR73,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR74,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR75,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR76,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR77,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR78,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR79,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR8,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR80,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR81,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR82,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR83,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR84,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR85,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR86,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR87,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR88,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR89,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR9,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR90,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR91,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR92,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR93,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR94,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR95,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR96,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR97,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR98,
    APIntAttr<I<28>>:$SEQ_INIT_ADDR99,
    APIntAttr<I<32>>:$SEQ_INIT_CMD0,
    APIntAttr<I<32>>:$SEQ_INIT_CMD1,
    APIntAttr<I<32>>:$SEQ_INIT_CMD10,
    APIntAttr<I<32>>:$SEQ_INIT_CMD11,
    APIntAttr<I<32>>:$SEQ_INIT_CMD12,
    APIntAttr<I<32>>:$SEQ_INIT_CMD13,
    APIntAttr<I<32>>:$SEQ_INIT_CMD14,
    APIntAttr<I<32>>:$SEQ_INIT_CMD15,
    APIntAttr<I<32>>:$SEQ_INIT_CMD16,
    APIntAttr<I<32>>:$SEQ_INIT_CMD17,
    APIntAttr<I<32>>:$SEQ_INIT_CMD18,
    APIntAttr<I<32>>:$SEQ_INIT_CMD19,
    APIntAttr<I<32>>:$SEQ_INIT_CMD2,
    APIntAttr<I<32>>:$SEQ_INIT_CMD20,
    APIntAttr<I<32>>:$SEQ_INIT_CMD21,
    APIntAttr<I<32>>:$SEQ_INIT_CMD22,
    APIntAttr<I<32>>:$SEQ_INIT_CMD23,
    APIntAttr<I<32>>:$SEQ_INIT_CMD24,
    APIntAttr<I<32>>:$SEQ_INIT_CMD25,
    APIntAttr<I<32>>:$SEQ_INIT_CMD26,
    APIntAttr<I<32>>:$SEQ_INIT_CMD27,
    APIntAttr<I<32>>:$SEQ_INIT_CMD28,
    APIntAttr<I<32>>:$SEQ_INIT_CMD29,
    APIntAttr<I<32>>:$SEQ_INIT_CMD3,
    APIntAttr<I<32>>:$SEQ_INIT_CMD30,
    APIntAttr<I<32>>:$SEQ_INIT_CMD31,
    APIntAttr<I<32>>:$SEQ_INIT_CMD32,
    APIntAttr<I<32>>:$SEQ_INIT_CMD33,
    APIntAttr<I<32>>:$SEQ_INIT_CMD34,
    APIntAttr<I<32>>:$SEQ_INIT_CMD35,
    APIntAttr<I<32>>:$SEQ_INIT_CMD36,
    APIntAttr<I<32>>:$SEQ_INIT_CMD37,
    APIntAttr<I<32>>:$SEQ_INIT_CMD38,
    APIntAttr<I<32>>:$SEQ_INIT_CMD39,
    APIntAttr<I<32>>:$SEQ_INIT_CMD4,
    APIntAttr<I<32>>:$SEQ_INIT_CMD40,
    APIntAttr<I<32>>:$SEQ_INIT_CMD41,
    APIntAttr<I<32>>:$SEQ_INIT_CMD42,
    APIntAttr<I<32>>:$SEQ_INIT_CMD43,
    APIntAttr<I<32>>:$SEQ_INIT_CMD44,
    APIntAttr<I<32>>:$SEQ_INIT_CMD45,
    APIntAttr<I<32>>:$SEQ_INIT_CMD46,
    APIntAttr<I<32>>:$SEQ_INIT_CMD47,
    APIntAttr<I<32>>:$SEQ_INIT_CMD48,
    APIntAttr<I<32>>:$SEQ_INIT_CMD49,
    APIntAttr<I<32>>:$SEQ_INIT_CMD5,
    APIntAttr<I<32>>:$SEQ_INIT_CMD50,
    APIntAttr<I<32>>:$SEQ_INIT_CMD51,
    APIntAttr<I<32>>:$SEQ_INIT_CMD52,
    APIntAttr<I<32>>:$SEQ_INIT_CMD53,
    APIntAttr<I<32>>:$SEQ_INIT_CMD54,
    APIntAttr<I<32>>:$SEQ_INIT_CMD55,
    APIntAttr<I<32>>:$SEQ_INIT_CMD56,
    APIntAttr<I<32>>:$SEQ_INIT_CMD57,
    APIntAttr<I<32>>:$SEQ_INIT_CMD58,
    APIntAttr<I<32>>:$SEQ_INIT_CMD59,
    APIntAttr<I<32>>:$SEQ_INIT_CMD6,
    APIntAttr<I<32>>:$SEQ_INIT_CMD60,
    APIntAttr<I<32>>:$SEQ_INIT_CMD61,
    APIntAttr<I<32>>:$SEQ_INIT_CMD62,
    APIntAttr<I<32>>:$SEQ_INIT_CMD63,
    APIntAttr<I<32>>:$SEQ_INIT_CMD64,
    APIntAttr<I<32>>:$SEQ_INIT_CMD65,
    APIntAttr<I<32>>:$SEQ_INIT_CMD66,
    APIntAttr<I<32>>:$SEQ_INIT_CMD67,
    APIntAttr<I<32>>:$SEQ_INIT_CMD68,
    APIntAttr<I<32>>:$SEQ_INIT_CMD69,
    APIntAttr<I<32>>:$SEQ_INIT_CMD7,
    APIntAttr<I<32>>:$SEQ_INIT_CMD70,
    APIntAttr<I<32>>:$SEQ_INIT_CMD71,
    APIntAttr<I<32>>:$SEQ_INIT_CMD72,
    APIntAttr<I<32>>:$SEQ_INIT_CMD73,
    APIntAttr<I<32>>:$SEQ_INIT_CMD74,
    APIntAttr<I<32>>:$SEQ_INIT_CMD75,
    APIntAttr<I<32>>:$SEQ_INIT_CMD76,
    APIntAttr<I<32>>:$SEQ_INIT_CMD77,
    APIntAttr<I<32>>:$SEQ_INIT_CMD78,
    APIntAttr<I<32>>:$SEQ_INIT_CMD79,
    APIntAttr<I<32>>:$SEQ_INIT_CMD8,
    APIntAttr<I<32>>:$SEQ_INIT_CMD80,
    APIntAttr<I<32>>:$SEQ_INIT_CMD81,
    APIntAttr<I<32>>:$SEQ_INIT_CMD82,
    APIntAttr<I<32>>:$SEQ_INIT_CMD83,
    APIntAttr<I<32>>:$SEQ_INIT_CMD84,
    APIntAttr<I<32>>:$SEQ_INIT_CMD85,
    APIntAttr<I<32>>:$SEQ_INIT_CMD86,
    APIntAttr<I<32>>:$SEQ_INIT_CMD87,
    APIntAttr<I<32>>:$SEQ_INIT_CMD88,
    APIntAttr<I<32>>:$SEQ_INIT_CMD89,
    APIntAttr<I<32>>:$SEQ_INIT_CMD9,
    APIntAttr<I<32>>:$SEQ_INIT_CMD90,
    APIntAttr<I<32>>:$SEQ_INIT_CMD91,
    APIntAttr<I<32>>:$SEQ_INIT_CMD92,
    APIntAttr<I<32>>:$SEQ_INIT_CMD93,
    APIntAttr<I<32>>:$SEQ_INIT_CMD94,
    APIntAttr<I<32>>:$SEQ_INIT_CMD95,
    APIntAttr<I<32>>:$SEQ_INIT_CMD96,
    APIntAttr<I<32>>:$SEQ_INIT_CMD97,
    APIntAttr<I<32>>:$SEQ_INIT_CMD98,
    APIntAttr<I<32>>:$SEQ_INIT_CMD99,
    APIntAttr<I<9>>:$SEQ_INIT_CMD_SET,
    APIntAttr<I<7>>:$SEQ_INIT_CMD_VALID,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL0,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL1,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL10,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL11,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL12,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL13,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL14,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL15,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL16,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL17,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL18,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL19,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL2,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL20,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL21,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL22,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL23,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL24,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL25,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL26,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL27,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL28,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL29,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL3,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL30,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL31,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL32,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL33,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL34,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL35,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL36,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL37,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL38,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL39,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL4,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL40,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL41,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL42,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL43,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL44,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL45,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL46,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL47,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL48,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL49,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL5,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL50,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL51,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL52,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL53,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL54,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL55,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL56,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL57,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL58,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL59,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL6,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL60,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL61,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL62,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL63,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL64,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL65,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL66,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL67,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL68,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL69,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL7,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL70,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL71,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL72,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL73,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL74,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL75,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL76,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL77,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL78,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL79,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL8,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL80,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL81,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL82,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL83,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL84,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL85,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL86,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL87,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL88,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL89,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL9,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL90,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL91,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL92,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL93,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL94,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL95,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL96,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL97,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL98,
    APIntAttr<I<10>>:$SEQ_INIT_CNTRL99,
    APIntAttr<I<17>>:$SEQ_INIT_CONFIG,
    APIntAttr<I<3>>:$SEQ_MODE,
    APIntAttr<I<26>>:$TXNQ_RD_PRIORITY,
    APIntAttr<I<25>>:$TXNQ_WR_PRIORITY,
    APIntAttr<I<1>>:$T_TXBIT,
    APIntAttr<I<2>>:$UB_CLK_MUX,
    StrAttr:$WRITE_BANDWIDTH,
    APIntAttr<I<5>>:$XMPU_CONFIG0,
    APIntAttr<I<5>>:$XMPU_CONFIG1,
    APIntAttr<I<5>>:$XMPU_CONFIG10,
    APIntAttr<I<5>>:$XMPU_CONFIG11,
    APIntAttr<I<5>>:$XMPU_CONFIG12,
    APIntAttr<I<5>>:$XMPU_CONFIG13,
    APIntAttr<I<5>>:$XMPU_CONFIG14,
    APIntAttr<I<5>>:$XMPU_CONFIG15,
    APIntAttr<I<5>>:$XMPU_CONFIG2,
    APIntAttr<I<5>>:$XMPU_CONFIG3,
    APIntAttr<I<5>>:$XMPU_CONFIG4,
    APIntAttr<I<5>>:$XMPU_CONFIG5,
    APIntAttr<I<5>>:$XMPU_CONFIG6,
    APIntAttr<I<5>>:$XMPU_CONFIG7,
    APIntAttr<I<5>>:$XMPU_CONFIG8,
    APIntAttr<I<5>>:$XMPU_CONFIG9,
    APIntAttr<I<4>>:$XMPU_CTRL,
    APIntAttr<I<16>>:$XMPU_END_HI0,
    APIntAttr<I<16>>:$XMPU_END_HI1,
    APIntAttr<I<16>>:$XMPU_END_HI10,
    APIntAttr<I<16>>:$XMPU_END_HI11,
    APIntAttr<I<16>>:$XMPU_END_HI12,
    APIntAttr<I<16>>:$XMPU_END_HI13,
    APIntAttr<I<16>>:$XMPU_END_HI14,
    APIntAttr<I<16>>:$XMPU_END_HI15,
    APIntAttr<I<16>>:$XMPU_END_HI2,
    APIntAttr<I<16>>:$XMPU_END_HI3,
    APIntAttr<I<16>>:$XMPU_END_HI4,
    APIntAttr<I<16>>:$XMPU_END_HI5,
    APIntAttr<I<16>>:$XMPU_END_HI6,
    APIntAttr<I<16>>:$XMPU_END_HI7,
    APIntAttr<I<16>>:$XMPU_END_HI8,
    APIntAttr<I<16>>:$XMPU_END_HI9,
    APIntAttr<I<32>>:$XMPU_END_LO0,
    APIntAttr<I<32>>:$XMPU_END_LO1,
    APIntAttr<I<32>>:$XMPU_END_LO10,
    APIntAttr<I<32>>:$XMPU_END_LO11,
    APIntAttr<I<32>>:$XMPU_END_LO12,
    APIntAttr<I<32>>:$XMPU_END_LO13,
    APIntAttr<I<32>>:$XMPU_END_LO14,
    APIntAttr<I<32>>:$XMPU_END_LO15,
    APIntAttr<I<32>>:$XMPU_END_LO2,
    APIntAttr<I<32>>:$XMPU_END_LO3,
    APIntAttr<I<32>>:$XMPU_END_LO4,
    APIntAttr<I<32>>:$XMPU_END_LO5,
    APIntAttr<I<32>>:$XMPU_END_LO6,
    APIntAttr<I<32>>:$XMPU_END_LO7,
    APIntAttr<I<32>>:$XMPU_END_LO8,
    APIntAttr<I<32>>:$XMPU_END_LO9,
    APIntAttr<I<26>>:$XMPU_MASTER0,
    APIntAttr<I<26>>:$XMPU_MASTER1,
    APIntAttr<I<26>>:$XMPU_MASTER10,
    APIntAttr<I<26>>:$XMPU_MASTER11,
    APIntAttr<I<26>>:$XMPU_MASTER12,
    APIntAttr<I<26>>:$XMPU_MASTER13,
    APIntAttr<I<26>>:$XMPU_MASTER14,
    APIntAttr<I<26>>:$XMPU_MASTER15,
    APIntAttr<I<26>>:$XMPU_MASTER2,
    APIntAttr<I<26>>:$XMPU_MASTER3,
    APIntAttr<I<26>>:$XMPU_MASTER4,
    APIntAttr<I<26>>:$XMPU_MASTER5,
    APIntAttr<I<26>>:$XMPU_MASTER6,
    APIntAttr<I<26>>:$XMPU_MASTER7,
    APIntAttr<I<26>>:$XMPU_MASTER8,
    APIntAttr<I<26>>:$XMPU_MASTER9,
    APIntAttr<I<16>>:$XMPU_START_HI0,
    APIntAttr<I<16>>:$XMPU_START_HI1,
    APIntAttr<I<16>>:$XMPU_START_HI10,
    APIntAttr<I<16>>:$XMPU_START_HI11,
    APIntAttr<I<16>>:$XMPU_START_HI12,
    APIntAttr<I<16>>:$XMPU_START_HI13,
    APIntAttr<I<16>>:$XMPU_START_HI14,
    APIntAttr<I<16>>:$XMPU_START_HI15,
    APIntAttr<I<16>>:$XMPU_START_HI2,
    APIntAttr<I<16>>:$XMPU_START_HI3,
    APIntAttr<I<16>>:$XMPU_START_HI4,
    APIntAttr<I<16>>:$XMPU_START_HI5,
    APIntAttr<I<16>>:$XMPU_START_HI6,
    APIntAttr<I<16>>:$XMPU_START_HI7,
    APIntAttr<I<16>>:$XMPU_START_HI8,
    APIntAttr<I<16>>:$XMPU_START_HI9,
    APIntAttr<I<32>>:$XMPU_START_LO0,
    APIntAttr<I<32>>:$XMPU_START_LO1,
    APIntAttr<I<32>>:$XMPU_START_LO10,
    APIntAttr<I<32>>:$XMPU_START_LO11,
    APIntAttr<I<32>>:$XMPU_START_LO12,
    APIntAttr<I<32>>:$XMPU_START_LO13,
    APIntAttr<I<32>>:$XMPU_START_LO14,
    APIntAttr<I<32>>:$XMPU_START_LO15,
    APIntAttr<I<32>>:$XMPU_START_LO2,
    APIntAttr<I<32>>:$XMPU_START_LO3,
    APIntAttr<I<32>>:$XMPU_START_LO4,
    APIntAttr<I<32>>:$XMPU_START_LO5,
    APIntAttr<I<32>>:$XMPU_START_LO6,
    APIntAttr<I<32>>:$XMPU_START_LO7,
    APIntAttr<I<32>>:$XMPU_START_LO8,
    APIntAttr<I<32>>:$XMPU_START_LO9,
    APIntAttr<I<18>>:$XPI_DATA_NIB_CHAN,
    APIntAttr<I<8>>:$XPI_DQS,
    APIntAttr<I<27>>:$XPI_NIB_CHAN,
    APIntAttr<I<16>>:$XPI_OE,
    APIntAttr<I<11>>:$XPI_OE_ALL_NIB,
    APIntAttr<I<9>>:$XPI_PMI_CONFIG,
    APIntAttr<I<2>>:$XPI_READ_DBI,
    APIntAttr<I<14>>:$XPI_READ_OFFSET,
    APIntAttr<I<11>>:$XPI_WRDATA_ALL_NIB,
    APIntAttr<I<4>>:$XPI_WRITE_DM_DBI
  );

  let results = (outs
    I<8>:$IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN,
    I<8>:$IF_DMC2NOC_OUT_3_NOC_VALID,
    I<8>:$IF_DMC2NOC_OUT_2_NOC_VALID,
    I<8>:$IF_DMC2NOC_OUT_1_NOC_VALID,
    I<8>:$IF_DMC2NOC_OUT_0_NOC_VALID,
    I<54>:$DMC2PHY_WRCS1,
    I<54>:$DMC2PHY_WRCS0,
    I<54>:$DMC2PHY_T_TXBIT_2,
    I<54>:$DMC2PHY_T_TXBIT_1,
    I<54>:$DMC2PHY_T_TXBIT_0,
    I<54>:$DMC2PHY_T_B,
    I<54>:$DMC2PHY_RDEN,
    I<54>:$DMC2PHY_RDCS1,
    I<54>:$DMC2PHY_RDCS0,
    I<4>:$IF_UBLAZE_FABRIC_PSTRB,
    I<4>:$IF_DMC_FABRIC_REF_ACK_1,
    I<4>:$IF_DMC_FABRIC_REF_ACK_0,
    I<7>:$IF_DMC_FABRIC_PADDR,
    I<32>:$IF_UBLAZE_FABRIC_PWDATA,
    I<3>:$IF_UBLAZE_FABRIC_PPROT,
    I<27>:$DMC2PHY_FIFO_RDEN,
    I<25>:$IF_UBLAZE_FABRIC_PADDR,
    I<2>:$IF_UBLAZE_FABRIC_UB_MISC_OUT,
    I<182>:$IF_DMC2NOC_OUT_3_NOC_FLIT,
    I<182>:$IF_DMC2NOC_OUT_2_NOC_FLIT,
    I<182>:$IF_DMC2NOC_OUT_1_NOC_FLIT,
    I<182>:$IF_DMC2NOC_OUT_0_NOC_FLIT,
    I<16>:$IF_DMC_FABRIC_UB2BLI_TRACE_TDATA,
    I<108>:$DMC2PHY_WR_DQ5,
    I<108>:$DMC2PHY_WR_DQ4,
    I<108>:$DMC2PHY_WR_DQ3,
    I<108>:$DMC2PHY_WR_DQ2,
    I<108>:$DMC2PHY_WR_DQ1,
    I<108>:$DMC2PHY_WR_DQ0,
    I<1>:$IF_UBLAZE_FABRIC_PWRITE,
    I<1>:$IF_UBLAZE_FABRIC_PSELX,
    I<1>:$IF_UBLAZE_FABRIC_PENABLE,
    I<1>:$IF_NOC2DMC_IN_3_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC2DMC_IN_2_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC2DMC_IN_1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC2DMC_IN_0_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_DMC_FABRIC_UB2BLI_UART_TX,
    I<1>:$IF_DMC_FABRIC_UB2BLI_TRIG,
    I<1>:$IF_DMC_FABRIC_UB2BLI_TRACE_TVALID,
    I<1>:$IF_DMC_FABRIC_UB2BLI_ACK,
    I<1>:$IF_DMC_FABRIC_REF_USR_PORT_AVAILABLE,
    I<1>:$IF_DMC_FABRIC_ILA2BLI_TRIG,
    I<1>:$IF_DMC_FABRIC_ILA2BLI_ACK,
    I<1>:$IF_DMC2NOC_OUT_3_NOC_VALID_EN,
    I<1>:$IF_DMC2NOC_OUT_3_NOC_FLIT_EN,
    I<1>:$IF_DMC2NOC_OUT_3_NOC_CREDIT_RDY,
    I<1>:$IF_DMC2NOC_OUT_2_NOC_VALID_EN,
    I<1>:$IF_DMC2NOC_OUT_2_NOC_FLIT_EN,
    I<1>:$IF_DMC2NOC_OUT_2_NOC_CREDIT_RDY,
    I<1>:$IF_DMC2NOC_OUT_1_NOC_VALID_EN,
    I<1>:$IF_DMC2NOC_OUT_1_NOC_FLIT_EN,
    I<1>:$IF_DMC2NOC_OUT_1_NOC_CREDIT_RDY,
    I<1>:$IF_DMC2NOC_OUT_0_NOC_VALID_EN,
    I<1>:$IF_DMC2NOC_OUT_0_NOC_FLIT_EN,
    I<1>:$IF_DMC2NOC_OUT_0_NOC_CREDIT_RDY,
    I<1>:$IF_CAL_CAL_DONE,
    I<1>:$IF_CAL_CAL_BUSY,
    I<1>:$DMC_CLK_DESKEW,
    I<1>:$DMC2PHY_CSSD_TRIG
  );
}

def DDRMCuRIU : XilinxPrimitiveOp<"DDRMC_RIU", []> {
  let summary = "DDRMC_RIU Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$IF_DMC2PHY2_RIU_RIU2DMC_VALID,
    I<10>:$IF_DMC2PHY1_RIU_RIU2DMC_VALID,
    I<10>:$IF_DMC2PHY0_RIU_RIU2DMC_VALID,
    I<160>:$IF_DMC2PHY2_RIU_RIU2DMC_RD_DATA,
    I<160>:$IF_DMC2PHY1_RIU_RIU2DMC_RD_DATA,
    I<160>:$IF_DMC2PHY0_RIU_RIU2DMC_RD_DATA

    // DDRMC_RIU does not contain any parameters
  );

  let results = (outs
    I<10>:$IF_DMC2PHY2_RIU_DMC2RIU_WR_EN,
    I<10>:$IF_DMC2PHY2_RIU_DMC2PHY_CTRL_CLK,
    I<10>:$IF_DMC2PHY1_RIU_DMC2RIU_WR_EN,
    I<10>:$IF_DMC2PHY1_RIU_DMC2PHY_CTRL_CLK,
    I<10>:$IF_DMC2PHY0_RIU_DMC2RIU_WR_EN,
    I<10>:$IF_DMC2PHY0_RIU_DMC2PHY_CTRL_CLK,
    I<80>:$IF_DMC2PHY2_RIU_DMC2RIU_ADDR,
    I<80>:$IF_DMC2PHY1_RIU_DMC2RIU_ADDR,
    I<80>:$IF_DMC2PHY0_RIU_DMC2RIU_ADDR,
    I<160>:$IF_DMC2PHY2_RIU_DMC2RIU_WR_DATA,
    I<160>:$IF_DMC2PHY1_RIU_DMC2RIU_WR_DATA,
    I<160>:$IF_DMC2PHY0_RIU_DMC2RIU_WR_DATA,
    I<11>:$IF_DMC2PHY2_RIU_DMC2RIU_NIBBLE_SEL,
    I<11>:$IF_DMC2PHY1_RIU_DMC2RIU_NIBBLE_SEL,
    I<11>:$IF_DMC2PHY0_RIU_DMC2RIU_NIBBLE_SEL
  );
}

def DNAuPORT : XilinxPrimitiveOp<"DNA_PORT", []> {
  let summary = "DNA_PORT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$CLK,
    I<1>:$DIN,
    I<1>:$READ,
    I<1>:$SHIFT,

    // DNA_PORT parameters follows
    APIntAttr<I<57>>:$SIM_DNA_VALUE
  );

  let results = (outs
    I<1>:$DOUT
  );
}

def DNAuPORTE2 : XilinxPrimitiveOp<"DNA_PORTE2", []> {
  let summary = "DNA_PORTE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$SHIFT,
    I<1>:$READ,
    I<1>:$DIN,
    I<1>:$CLK,

    // DNA_PORTE2 parameters follows
    APIntAttr<I<96>>:$SIM_DNA_VALUE
  );

  let results = (outs
    I<1>:$DOUT
  );
}

def DPHYuDIFFINBUF : XilinxPrimitiveOp<"DPHY_DIFFINBUF", []> {
  let summary = "DPHY_DIFFINBUF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$LPRX_DISABLE,
    I<1>:$IB,
    I<1>:$I,
    I<1>:$HSRX_DISABLE,

    // DPHY_DIFFINBUF parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$ISTANDARD
  );

  let results = (outs
    I<1>:$LPRX_O_P,
    I<1>:$LPRX_O_N,
    I<1>:$HSRX_O
  );
}

def DPLL : XilinxPrimitiveOp<"DPLL", []> {
  let summary = "DPLL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$PSINCDEC,
    I<1>:$PSEN,
    I<1>:$PSCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKIN_DESKEW,
    I<1>:$CLKIN,
    I<1>:$CLKFB_DESKEW,

    // DPLL parameters follows
    SI64Attr:$CLKFBOUT_FRACT,
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKIN_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_PHASE,
    APIntAttr<I<2>>:$CLKOUT0_PHASE_CTRL,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_PHASE,
    APIntAttr<I<2>>:$CLKOUT1_PHASE_CTRL,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_PHASE,
    APIntAttr<I<2>>:$CLKOUT2_PHASE_CTRL,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_PHASE,
    APIntAttr<I<2>>:$CLKOUT3_PHASE_CTRL,
    SI64Attr:$DESKEW_DELAY,
    StrAttr:$DESKEW_DELAY_EN,
    StrAttr:$DESKEW_DELAY_PATH,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFB_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN_INVERTED,
    APIntAttr<I<1>>:$IS_PSEN_INVERTED,
    APIntAttr<I<1>>:$IS_PSINCDEC_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$LOCK_WAIT,
    StrAttr:$REF_JITTER,
    APIntAttr<I<1>>:$SEL_LOCKED_IN,
    APIntAttr<I<2>>:$SEL_REG_DELAY,
    APIntAttr<I<1>>:$USE_REG_VALID,
    StrAttr:$ZHOLD
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$PSDONE,
    I<1>:$LOCKED_FB,
    I<1>:$LOCKED_DESKEW,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0
  );
}

def DSP48E1 : XilinxPrimitiveOp<"DSP48E1", []> {
  let summary = "DSP48E1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$OPMODE,
    I<5>:$INMODE,
    I<48>:$PCIN,
    I<48>:$C,
    I<4>:$ALUMODE,
    I<3>:$CARRYINSEL,
    I<30>:$ACIN,
    I<30>:$A,
    I<25>:$D,
    I<18>:$BCIN,
    I<18>:$B,
    I<1>:$RSTP,
    I<1>:$RSTM,
    I<1>:$RSTINMODE,
    I<1>:$RSTD,
    I<1>:$RSTCTRL,
    I<1>:$RSTC,
    I<1>:$RSTB,
    I<1>:$RSTALUMODE,
    I<1>:$RSTALLCARRYIN,
    I<1>:$RSTA,
    I<1>:$MULTSIGNIN,
    I<1>:$CLK,
    I<1>:$CEP,
    I<1>:$CEM,
    I<1>:$CEINMODE,
    I<1>:$CED,
    I<1>:$CECTRL,
    I<1>:$CECARRYIN,
    I<1>:$CEC,
    I<1>:$CEB2,
    I<1>:$CEB1,
    I<1>:$CEALUMODE,
    I<1>:$CEAD,
    I<1>:$CEA2,
    I<1>:$CEA1,
    I<1>:$CARRYIN,
    I<1>:$CARRYCASCIN,

    // DSP48E1 parameters follows
    SI64Attr:$ACASCREG,
    SI64Attr:$ADREG,
    SI64Attr:$ALUMODEREG,
    SI64Attr:$AREG,
    StrAttr:$AUTORESET_PATDET,
    StrAttr:$A_INPUT,
    SI64Attr:$BCASCREG,
    SI64Attr:$BREG,
    StrAttr:$B_INPUT,
    SI64Attr:$CARRYINREG,
    SI64Attr:$CARRYINSELREG,
    SI64Attr:$CREG,
    SI64Attr:$DREG,
    SI64Attr:$INMODEREG,
    APIntAttr<I<4>>:$IS_ALUMODE_INVERTED,
    APIntAttr<I<1>>:$IS_CARRYIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<5>>:$IS_INMODE_INVERTED,
    APIntAttr<I<7>>:$IS_OPMODE_INVERTED,
    APIntAttr<I<48>>:$MASK,
    SI64Attr:$MREG,
    SI64Attr:$OPMODEREG,
    APIntAttr<I<48>>:$PATTERN,
    SI64Attr:$PREG,
    StrAttr:$SEL_MASK,
    StrAttr:$SEL_PATTERN,
    StrAttr:$USE_DPORT,
    StrAttr:$USE_MULT,
    StrAttr:$USE_PATTERN_DETECT,
    StrAttr:$USE_SIMD
  );

  let results = (outs
    I<48>:$PCOUT,
    I<48>:$P,
    I<4>:$CARRYOUT,
    I<30>:$ACOUT,
    I<18>:$BCOUT,
    I<1>:$UNDERFLOW_,
    I<1>:$PATTERNDETECT,
    I<1>:$PATTERNBDETECT,
    I<1>:$OVERFLOW_,
    I<1>:$MULTSIGNOUT,
    I<1>:$CARRYCASCOUT
  );
}

def DSP48E2 : XilinxPrimitiveOp<"DSP48E2", []> {
  let summary = "DSP48E2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$OPMODE,
    I<5>:$INMODE,
    I<48>:$PCIN,
    I<48>:$C,
    I<4>:$ALUMODE,
    I<3>:$CARRYINSEL,
    I<30>:$ACIN,
    I<30>:$A,
    I<27>:$D,
    I<18>:$BCIN,
    I<18>:$B,
    I<1>:$RSTP,
    I<1>:$RSTM,
    I<1>:$RSTINMODE,
    I<1>:$RSTD,
    I<1>:$RSTCTRL,
    I<1>:$RSTC,
    I<1>:$RSTB,
    I<1>:$RSTALUMODE,
    I<1>:$RSTALLCARRYIN,
    I<1>:$RSTA,
    I<1>:$MULTSIGNIN,
    I<1>:$CLK,
    I<1>:$CEP,
    I<1>:$CEM,
    I<1>:$CEINMODE,
    I<1>:$CED,
    I<1>:$CECTRL,
    I<1>:$CECARRYIN,
    I<1>:$CEC,
    I<1>:$CEB2,
    I<1>:$CEB1,
    I<1>:$CEALUMODE,
    I<1>:$CEAD,
    I<1>:$CEA2,
    I<1>:$CEA1,
    I<1>:$CARRYIN,
    I<1>:$CARRYCASCIN,

    // DSP48E2 parameters follows
    SI64Attr:$ACASCREG,
    SI64Attr:$ADREG,
    SI64Attr:$ALUMODEREG,
    StrAttr:$AMULTSEL,
    SI64Attr:$AREG,
    StrAttr:$AUTORESET_PATDET,
    StrAttr:$AUTORESET_PRIORITY,
    StrAttr:$A_INPUT,
    SI64Attr:$BCASCREG,
    StrAttr:$BMULTSEL,
    SI64Attr:$BREG,
    StrAttr:$B_INPUT,
    SI64Attr:$CARRYINREG,
    SI64Attr:$CARRYINSELREG,
    SI64Attr:$CREG,
    SI64Attr:$DREG,
    SI64Attr:$INMODEREG,
    APIntAttr<I<4>>:$IS_ALUMODE_INVERTED,
    APIntAttr<I<1>>:$IS_CARRYIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<5>>:$IS_INMODE_INVERTED,
    APIntAttr<I<9>>:$IS_OPMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALLCARRYIN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALUMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTA_INVERTED,
    APIntAttr<I<1>>:$IS_RSTB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTCTRL_INVERTED,
    APIntAttr<I<1>>:$IS_RSTC_INVERTED,
    APIntAttr<I<1>>:$IS_RSTD_INVERTED,
    APIntAttr<I<1>>:$IS_RSTINMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTP_INVERTED,
    APIntAttr<I<48>>:$MASK,
    SI64Attr:$MREG,
    SI64Attr:$OPMODEREG,
    APIntAttr<I<48>>:$PATTERN,
    StrAttr:$PREADDINSEL,
    SI64Attr:$PREG,
    APIntAttr<I<48>>:$RND,
    StrAttr:$SEL_MASK,
    StrAttr:$SEL_PATTERN,
    StrAttr:$USE_MULT,
    StrAttr:$USE_PATTERN_DETECT,
    StrAttr:$USE_SIMD,
    StrAttr:$USE_WIDEXOR,
    StrAttr:$XORSIMD
  );

  let results = (outs
    I<8>:$XOROUT,
    I<48>:$PCOUT,
    I<48>:$P,
    I<4>:$CARRYOUT,
    I<30>:$ACOUT,
    I<18>:$BCOUT,
    I<1>:$UNDERFLOW_,
    I<1>:$PATTERNDETECT,
    I<1>:$PATTERNBDETECT,
    I<1>:$OVERFLOW_,
    I<1>:$MULTSIGNOUT,
    I<1>:$CARRYCASCOUT
  );
}

def DSP48E5 : XilinxPrimitiveOp<"DSP48E5", []> {
  let summary = "DSP48E5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$OPMODE,
    I<5>:$INMODE,
    I<48>:$PCIN,
    I<48>:$C,
    I<4>:$ALUMODE,
    I<3>:$CARRYINSEL,
    I<30>:$ACIN,
    I<30>:$A,
    I<27>:$D,
    I<18>:$BCIN,
    I<18>:$B,
    I<1>:$RSTP,
    I<1>:$RSTM,
    I<1>:$RSTINMODE,
    I<1>:$RSTD,
    I<1>:$RSTCTRL,
    I<1>:$RSTC,
    I<1>:$RSTB,
    I<1>:$RSTALUMODE,
    I<1>:$RSTALLCARRYIN,
    I<1>:$RSTA,
    I<1>:$MULTSIGNIN,
    I<1>:$CLK,
    I<1>:$CEP,
    I<1>:$CEM,
    I<1>:$CEINMODE,
    I<1>:$CED,
    I<1>:$CECTRL,
    I<1>:$CECARRYIN,
    I<1>:$CEC,
    I<1>:$CEB2,
    I<1>:$CEB1,
    I<1>:$CEALUMODE,
    I<1>:$CEAD,
    I<1>:$CEA2,
    I<1>:$CEA1,
    I<1>:$CARRYIN,
    I<1>:$CARRYCASCIN,

    // DSP48E5 parameters follows
    SI64Attr:$ACASCREG,
    SI64Attr:$ADREG,
    SI64Attr:$ALUMODEREG,
    StrAttr:$AMULTSEL,
    SI64Attr:$AREG,
    StrAttr:$AUTORESET_PATDET,
    StrAttr:$AUTORESET_PRIORITY,
    StrAttr:$A_INPUT,
    SI64Attr:$BCASCREG,
    StrAttr:$BMULTSEL,
    SI64Attr:$BREG,
    StrAttr:$B_INPUT,
    SI64Attr:$CARRYINREG,
    SI64Attr:$CARRYINSELREG,
    SI64Attr:$CREG,
    SI64Attr:$DREG,
    SI64Attr:$INMODEREG,
    APIntAttr<I<4>>:$IS_ALUMODE_INVERTED,
    APIntAttr<I<1>>:$IS_CARRYIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<5>>:$IS_INMODE_INVERTED,
    APIntAttr<I<9>>:$IS_OPMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALLCARRYIN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALUMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTA_INVERTED,
    APIntAttr<I<1>>:$IS_RSTB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTCTRL_INVERTED,
    APIntAttr<I<1>>:$IS_RSTC_INVERTED,
    APIntAttr<I<1>>:$IS_RSTD_INVERTED,
    APIntAttr<I<1>>:$IS_RSTINMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTP_INVERTED,
    APIntAttr<I<48>>:$MASK,
    SI64Attr:$MREG,
    SI64Attr:$OPMODEREG,
    APIntAttr<I<48>>:$PATTERN,
    StrAttr:$PREADDINSEL,
    SI64Attr:$PREG,
    APIntAttr<I<48>>:$RND,
    StrAttr:$SEL_MASK,
    StrAttr:$SEL_PATTERN,
    StrAttr:$USE_MULT,
    StrAttr:$USE_PATTERN_DETECT,
    StrAttr:$USE_SIMD,
    StrAttr:$USE_WIDEXOR,
    StrAttr:$XORSIMD
  );

  let results = (outs
    I<8>:$XOROUT,
    I<48>:$PCOUT,
    I<48>:$P,
    I<4>:$CARRYOUT,
    I<30>:$ACOUT,
    I<18>:$BCOUT,
    I<1>:$UNDERFLOW_,
    I<1>:$PATTERNDETECT,
    I<1>:$PATTERNBDETECT,
    I<1>:$OVERFLOW_,
    I<1>:$MULTSIGNOUT,
    I<1>:$CARRYCASCOUT
  );
}

def DSP58 : XilinxPrimitiveOp<"DSP58", []> {
  let summary = "DSP58 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$OPMODE,
    I<58>:$PCIN,
    I<58>:$C,
    I<5>:$INMODE,
    I<4>:$ALUMODE,
    I<34>:$ACIN,
    I<34>:$A,
    I<3>:$NEGATE,
    I<3>:$CARRYINSEL,
    I<27>:$D,
    I<24>:$BCIN,
    I<24>:$B,
    I<1>:$RSTP,
    I<1>:$RSTM,
    I<1>:$RSTINMODE,
    I<1>:$RSTD,
    I<1>:$RSTCTRL,
    I<1>:$RSTC,
    I<1>:$RSTB,
    I<1>:$RSTALUMODE,
    I<1>:$RSTALLCARRYIN,
    I<1>:$RSTA,
    I<1>:$MULTSIGNIN,
    I<1>:$CLK,
    I<1>:$CEP,
    I<1>:$CEM,
    I<1>:$CEINMODE,
    I<1>:$CED,
    I<1>:$CECTRL,
    I<1>:$CECARRYIN,
    I<1>:$CEC,
    I<1>:$CEB2,
    I<1>:$CEB1,
    I<1>:$CEALUMODE,
    I<1>:$CEAD,
    I<1>:$CEA2,
    I<1>:$CEA1,
    I<1>:$CARRYIN,
    I<1>:$CARRYCASCIN,
    I<1>:$ASYNC_RST,

    // DSP58 parameters follows
    SI64Attr:$ACASCREG,
    SI64Attr:$ADREG,
    SI64Attr:$ALUMODEREG,
    StrAttr:$AMULTSEL,
    SI64Attr:$AREG,
    StrAttr:$AUTORESET_PATDET,
    StrAttr:$AUTORESET_PRIORITY,
    StrAttr:$A_INPUT,
    SI64Attr:$BCASCREG,
    StrAttr:$BMULTSEL,
    SI64Attr:$BREG,
    StrAttr:$B_INPUT,
    SI64Attr:$CARRYINREG,
    SI64Attr:$CARRYINSELREG,
    SI64Attr:$CREG,
    SI64Attr:$DREG,
    StrAttr:$DSP_MODE,
    SI64Attr:$INMODEREG,
    APIntAttr<I<4>>:$IS_ALUMODE_INVERTED,
    APIntAttr<I<1>>:$IS_ASYNC_RST_INVERTED,
    APIntAttr<I<1>>:$IS_CARRYIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<5>>:$IS_INMODE_INVERTED,
    APIntAttr<I<3>>:$IS_NEGATE_INVERTED,
    APIntAttr<I<9>>:$IS_OPMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALLCARRYIN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALUMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTA_INVERTED,
    APIntAttr<I<1>>:$IS_RSTB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTCTRL_INVERTED,
    APIntAttr<I<1>>:$IS_RSTC_INVERTED,
    APIntAttr<I<1>>:$IS_RSTD_INVERTED,
    APIntAttr<I<1>>:$IS_RSTINMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTP_INVERTED,
    APIntAttr<I<58>>:$MASK,
    SI64Attr:$MREG,
    SI64Attr:$OPMODEREG,
    APIntAttr<I<58>>:$PATTERN,
    StrAttr:$PREADDINSEL,
    SI64Attr:$PREG,
    StrAttr:$RESET_MODE,
    APIntAttr<I<58>>:$RND,
    StrAttr:$SEL_MASK,
    StrAttr:$SEL_PATTERN,
    StrAttr:$USE_MULT,
    StrAttr:$USE_PATTERN_DETECT,
    StrAttr:$USE_SIMD,
    StrAttr:$USE_WIDEXOR,
    StrAttr:$XORSIMD
  );

  let results = (outs
    I<8>:$XOROUT,
    I<58>:$PCOUT,
    I<58>:$P,
    I<4>:$CARRYOUT,
    I<34>:$ACOUT,
    I<24>:$BCOUT,
    I<1>:$UNDERFLOW_,
    I<1>:$PATTERNDETECT,
    I<1>:$PATTERNBDETECT,
    I<1>:$OVERFLOW_,
    I<1>:$MULTSIGNOUT,
    I<1>:$CARRYCASCOUT
  );
}

def DSPCPLX : XilinxPrimitiveOp<"DSPCPLX", []> {
  let summary = "DSPCPLX Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$OPMODE_RE,
    I<9>:$OPMODE_IM,
    I<58>:$PCIN_RE,
    I<58>:$PCIN_IM,
    I<58>:$C_RE,
    I<58>:$C_IM,
    I<4>:$ALUMODE_RE,
    I<4>:$ALUMODE_IM,
    I<3>:$CARRYINSEL_RE,
    I<3>:$CARRYINSEL_IM,
    I<18>:$B_RE,
    I<18>:$B_IM,
    I<18>:$BCIN_RE,
    I<18>:$BCIN_IM,
    I<18>:$A_RE,
    I<18>:$A_IM,
    I<18>:$ACIN_RE,
    I<18>:$ACIN_IM,
    I<1>:$RSTP_RE,
    I<1>:$RSTP_IM,
    I<1>:$RSTM_RE,
    I<1>:$RSTM_IM,
    I<1>:$RSTC_RE,
    I<1>:$RSTC_IM,
    I<1>:$RSTCTRL_RE,
    I<1>:$RSTCTRL_IM,
    I<1>:$RSTCONJUGATE_B,
    I<1>:$RSTCONJUGATE_A,
    I<1>:$RSTB_RE,
    I<1>:$RSTB_IM,
    I<1>:$RSTA_RE,
    I<1>:$RSTA_IM,
    I<1>:$RSTALUMODE_RE,
    I<1>:$RSTALUMODE_IM,
    I<1>:$RSTALLCARRYIN_RE,
    I<1>:$RSTALLCARRYIN_IM,
    I<1>:$RSTAD,
    I<1>:$MULTSIGNIN_RE,
    I<1>:$MULTSIGNIN_IM,
    I<1>:$CONJUGATE_B,
    I<1>:$CONJUGATE_A,
    I<1>:$CLK,
    I<1>:$CEP_RE,
    I<1>:$CEP_IM,
    I<1>:$CEM_RE,
    I<1>:$CEM_IM,
    I<1>:$CEC_RE,
    I<1>:$CEC_IM,
    I<1>:$CECTRL_RE,
    I<1>:$CECTRL_IM,
    I<1>:$CECONJUGATE_B,
    I<1>:$CECONJUGATE_A,
    I<1>:$CECARRYIN_RE,
    I<1>:$CECARRYIN_IM,
    I<1>:$CEB2_RE,
    I<1>:$CEB2_IM,
    I<1>:$CEB1_RE,
    I<1>:$CEB1_IM,
    I<1>:$CEALUMODE_RE,
    I<1>:$CEALUMODE_IM,
    I<1>:$CEAD,
    I<1>:$CEA2_RE,
    I<1>:$CEA2_IM,
    I<1>:$CEA1_RE,
    I<1>:$CEA1_IM,
    I<1>:$CARRYIN_RE,
    I<1>:$CARRYIN_IM,
    I<1>:$CARRYCASCIN_RE,
    I<1>:$CARRYCASCIN_IM,
    I<1>:$ASYNC_RST,

    // DSPCPLX parameters follows
    SI64Attr:$ACASCREG_IM,
    SI64Attr:$ACASCREG_RE,
    SI64Attr:$ADREG,
    SI64Attr:$ALUMODEREG_IM,
    SI64Attr:$ALUMODEREG_RE,
    SI64Attr:$AREG_IM,
    SI64Attr:$AREG_RE,
    StrAttr:$AUTORESET_PATDET_IM,
    StrAttr:$AUTORESET_PATDET_RE,
    StrAttr:$AUTORESET_PRIORITY_IM,
    StrAttr:$AUTORESET_PRIORITY_RE,
    StrAttr:$A_INPUT_IM,
    StrAttr:$A_INPUT_RE,
    SI64Attr:$BCASCREG_IM,
    SI64Attr:$BCASCREG_RE,
    SI64Attr:$BREG_IM,
    SI64Attr:$BREG_RE,
    StrAttr:$B_INPUT_IM,
    StrAttr:$B_INPUT_RE,
    SI64Attr:$CARRYINREG_IM,
    SI64Attr:$CARRYINREG_RE,
    SI64Attr:$CARRYINSELREG_IM,
    SI64Attr:$CARRYINSELREG_RE,
    SI64Attr:$CONJUGATEREG_A,
    SI64Attr:$CONJUGATEREG_B,
    SI64Attr:$CREG_IM,
    SI64Attr:$CREG_RE,
    APIntAttr<I<4>>:$IS_ALUMODE_IM_INVERTED,
    APIntAttr<I<4>>:$IS_ALUMODE_RE_INVERTED,
    APIntAttr<I<1>>:$IS_ASYNC_RST_INVERTED,
    APIntAttr<I<1>>:$IS_CARRYIN_IM_INVERTED,
    APIntAttr<I<1>>:$IS_CARRYIN_RE_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_CONJUGATE_A_INVERTED,
    APIntAttr<I<1>>:$IS_CONJUGATE_B_INVERTED,
    APIntAttr<I<9>>:$IS_OPMODE_IM_INVERTED,
    APIntAttr<I<9>>:$IS_OPMODE_RE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTAD_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALLCARRYIN_IM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALLCARRYIN_RE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALUMODE_IM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTALUMODE_RE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTA_IM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTA_RE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTB_IM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTB_RE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTCONJUGATE_A_INVERTED,
    APIntAttr<I<1>>:$IS_RSTCONJUGATE_B_INVERTED,
    APIntAttr<I<1>>:$IS_RSTCTRL_IM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTCTRL_RE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTC_IM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTC_RE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTM_IM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTM_RE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTP_IM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTP_RE_INVERTED,
    APIntAttr<I<58>>:$MASK_IM,
    APIntAttr<I<58>>:$MASK_RE,
    SI64Attr:$MREG_IM,
    SI64Attr:$MREG_RE,
    SI64Attr:$OPMODEREG_IM,
    SI64Attr:$OPMODEREG_RE,
    APIntAttr<I<58>>:$PATTERN_IM,
    APIntAttr<I<58>>:$PATTERN_RE,
    SI64Attr:$PREG_IM,
    SI64Attr:$PREG_RE,
    StrAttr:$RESET_MODE,
    APIntAttr<I<58>>:$RND_IM,
    APIntAttr<I<58>>:$RND_RE,
    StrAttr:$SEL_MASK_IM,
    StrAttr:$SEL_MASK_RE,
    StrAttr:$SEL_PATTERN_IM,
    StrAttr:$SEL_PATTERN_RE,
    StrAttr:$USE_PATTERN_DETECT_IM,
    StrAttr:$USE_PATTERN_DETECT_RE
  );

  let results = (outs
    I<58>:$P_RE,
    I<58>:$P_IM,
    I<58>:$PCOUT_RE,
    I<58>:$PCOUT_IM,
    I<18>:$BCOUT_RE,
    I<18>:$BCOUT_IM,
    I<18>:$ACOUT_RE,
    I<18>:$ACOUT_IM,
    I<1>:$UNDERFLOW_RE,
    I<1>:$UNDERFLOW_IM,
    I<1>:$PATTERNDETECT_RE,
    I<1>:$PATTERNDETECT_IM,
    I<1>:$PATTERNBDETECT_RE,
    I<1>:$PATTERNBDETECT_IM,
    I<1>:$OVERFLOW_RE,
    I<1>:$OVERFLOW_IM,
    I<1>:$MULTSIGNOUT_RE,
    I<1>:$MULTSIGNOUT_IM,
    I<1>:$CARRYOUT_RE,
    I<1>:$CARRYOUT_IM,
    I<1>:$CARRYCASCOUT_RE,
    I<1>:$CARRYCASCOUT_IM
  );
}

def DSPFP32 : XilinxPrimitiveOp<"DSPFP32", []> {
  let summary = "DSPFP32 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$D_EXP,
    I<8>:$B_EXP,
    I<8>:$BCIN_EXP,
    I<8>:$A_EXP,
    I<8>:$ACIN_EXP,
    I<7>:$FPOPMODE,
    I<32>:$PCIN,
    I<32>:$C,
    I<23>:$D_MAN,
    I<23>:$B_MAN,
    I<23>:$BCIN_MAN,
    I<23>:$A_MAN,
    I<23>:$ACIN_MAN,
    I<1>:$RSTFPOPMODE,
    I<1>:$RSTFPMPIPE,
    I<1>:$RSTFPM,
    I<1>:$RSTFPINMODE,
    I<1>:$RSTFPA,
    I<1>:$RSTD,
    I<1>:$RSTC,
    I<1>:$RSTB,
    I<1>:$RSTA,
    I<1>:$FPINMODE,
    I<1>:$D_SIGN,
    I<1>:$CLK,
    I<1>:$CEFPOPMODE,
    I<1>:$CEFPMPIPE,
    I<1>:$CEFPM,
    I<1>:$CEFPINMODE,
    I<1>:$CEFPA,
    I<1>:$CED,
    I<1>:$CEC,
    I<1>:$CEB,
    I<1>:$CEA2,
    I<1>:$CEA1,
    I<1>:$B_SIGN,
    I<1>:$BCIN_SIGN,
    I<1>:$A_SIGN,
    I<1>:$ASYNC_RST,
    I<1>:$ACIN_SIGN,

    // DSPFP32 parameters follows
    SI64Attr:$ACASCREG,
    SI64Attr:$AREG,
    StrAttr:$A_FPTYPE,
    StrAttr:$A_INPUT,
    StrAttr:$BCASCSEL,
    StrAttr:$B_D_FPTYPE,
    StrAttr:$B_INPUT,
    SI64Attr:$FPA_PREG,
    SI64Attr:$FPBREG,
    SI64Attr:$FPCREG,
    SI64Attr:$FPDREG,
    SI64Attr:$FPMPIPEREG,
    SI64Attr:$FPM_PREG,
    SI64Attr:$FPOPMREG,
    SI64Attr:$INMODEREG,
    APIntAttr<I<1>>:$IS_ASYNC_RST_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_FPINMODE_INVERTED,
    APIntAttr<I<7>>:$IS_FPOPMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTA_INVERTED,
    APIntAttr<I<1>>:$IS_RSTB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTC_INVERTED,
    APIntAttr<I<1>>:$IS_RSTD_INVERTED,
    APIntAttr<I<1>>:$IS_RSTFPA_INVERTED,
    APIntAttr<I<1>>:$IS_RSTFPINMODE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTFPMPIPE_INVERTED,
    APIntAttr<I<1>>:$IS_RSTFPM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTFPOPMODE_INVERTED,
    StrAttr:$PCOUTSEL,
    StrAttr:$RESET_MODE,
    StrAttr:$USE_MULT
  );

  let results = (outs
    I<8>:$BCOUT_EXP,
    I<8>:$ACOUT_EXP,
    I<32>:$PCOUT,
    I<32>:$FPM_OUT,
    I<32>:$FPA_OUT,
    I<23>:$BCOUT_MAN,
    I<23>:$ACOUT_MAN,
    I<1>:$FPM_UNDERFLOW,
    I<1>:$FPM_OVERFLOW,
    I<1>:$FPM_INVALID,
    I<1>:$FPA_UNDERFLOW,
    I<1>:$FPA_OVERFLOW,
    I<1>:$FPA_INVALID,
    I<1>:$BCOUT_SIGN,
    I<1>:$ACOUT_SIGN
  );
}

def EFUSEuUSR : XilinxPrimitiveOp<"EFUSE_USR", []> {
  let summary = "EFUSE_USR Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.

    // EFUSE_USR parameters follows
    APIntAttr<I<32>>:$SIM_EFUSE_VALUE
  );

  let results = (outs
    I<32>:$EFUSEUSR
  );
}

def FDCE : XilinxPrimitiveOp<"FDCE", []> {
  let summary = "FDCE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$D,
    I<1>:$CLR,
    I<1>:$CE,
    I<1>:$C,

    // FDCE parameters follows
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_CLR_INVERTED,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_D_INVERTED
  );

  let results = (outs
    I<1>:$Q
  );
}

def FDPE : XilinxPrimitiveOp<"FDPE", []> {
  let summary = "FDPE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$PRE,
    I<1>:$D,
    I<1>:$CE,
    I<1>:$C,

    // FDPE parameters follows
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_D_INVERTED,
    APIntAttr<I<1>>:$IS_PRE_INVERTED
  );

  let results = (outs
    I<1>:$Q
  );
}

def FDRE : XilinxPrimitiveOp<"FDRE", []> {
  let summary = "FDRE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$R,
    I<1>:$D,
    I<1>:$CE,
    I<1>:$C,

    // FDRE parameters follows
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_D_INVERTED,
    APIntAttr<I<1>>:$IS_R_INVERTED
  );

  let results = (outs
    I<1>:$Q
  );
}

def FDSE : XilinxPrimitiveOp<"FDSE", []> {
  let summary = "FDSE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$S,
    I<1>:$D,
    I<1>:$CE,
    I<1>:$C,

    // FDSE parameters follows
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_D_INVERTED,
    APIntAttr<I<1>>:$IS_S_INVERTED
  );

  let results = (outs
    I<1>:$Q
  );
}

def FE : XilinxPrimitiveOp<"FE", []> {
  let summary = "FE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<512>:$S_AXIS_DIN_TDATA,
    I<4>:$DEBUG_SEL_IN,
    I<32>:$S_AXI_WDATA,
    I<32>:$S_AXIS_DOUT_WORDS_TDATA,
    I<32>:$S_AXIS_DIN_WORDS_TDATA,
    I<32>:$S_AXIS_CTRL_TDATA,
    I<18>:$S_AXI_AWADDR,
    I<18>:$S_AXI_ARADDR,
    I<16>:$SPARE_IN,
    I<1>:$S_AXI_WVALID,
    I<1>:$S_AXI_RREADY,
    I<1>:$S_AXI_BREADY,
    I<1>:$S_AXI_AWVALID,
    I<1>:$S_AXI_ARVALID,
    I<1>:$S_AXI_ACLK,
    I<1>:$S_AXIS_DOUT_WORDS_TVALID,
    I<1>:$S_AXIS_DOUT_WORDS_TLAST,
    I<1>:$S_AXIS_DOUT_WORDS_ACLK,
    I<1>:$S_AXIS_DIN_WORDS_TVALID,
    I<1>:$S_AXIS_DIN_WORDS_TLAST,
    I<1>:$S_AXIS_DIN_WORDS_ACLK,
    I<1>:$S_AXIS_DIN_TVALID,
    I<1>:$S_AXIS_DIN_TLAST,
    I<1>:$S_AXIS_DIN_ACLK,
    I<1>:$S_AXIS_CTRL_TVALID,
    I<1>:$S_AXIS_CTRL_ACLK,
    I<1>:$RESET_N,
    I<1>:$M_AXIS_STATUS_TREADY,
    I<1>:$M_AXIS_STATUS_ACLK,
    I<1>:$M_AXIS_DOUT_TREADY,
    I<1>:$M_AXIS_DOUT_ACLK,
    I<1>:$DEBUG_EN,
    I<1>:$DEBUG_CLK_EN,
    I<1>:$CORE_CLK,

    // FE parameters follows
    StrAttr:$MODE,
    StrAttr:$PHYSICAL_UTILIZATION,
    StrAttr:$SIM_DEVICE,
    StrAttr:$STANDARD,
    StrAttr:$THROUGHPUT_UTILIZATION
  );

  let results = (outs
    I<512>:$M_AXIS_DOUT_TDATA,
    I<400>:$DEBUG_DOUT,
    I<32>:$S_AXI_RDATA,
    I<32>:$M_AXIS_STATUS_TDATA,
    I<16>:$SPARE_OUT,
    I<1>:$S_AXI_WREADY,
    I<1>:$S_AXI_RVALID,
    I<1>:$S_AXI_BVALID,
    I<1>:$S_AXI_AWREADY,
    I<1>:$S_AXI_ARREADY,
    I<1>:$S_AXIS_DOUT_WORDS_TREADY,
    I<1>:$S_AXIS_DIN_WORDS_TREADY,
    I<1>:$S_AXIS_DIN_TREADY,
    I<1>:$S_AXIS_CTRL_TREADY,
    I<1>:$M_AXIS_STATUS_TVALID,
    I<1>:$M_AXIS_DOUT_TVALID,
    I<1>:$M_AXIS_DOUT_TLAST,
    I<1>:$INTERRUPT,
    I<1>:$DEBUG_PHASE
  );
}

def FIFO18E1 : XilinxPrimitiveOp<"FIFO18E1", []> {
  let summary = "FIFO18E1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$DIP,
    I<32>:$DI,
    I<1>:$WREN,
    I<1>:$WRCLK,
    I<1>:$RSTREG,
    I<1>:$RST,
    I<1>:$REGCE,
    I<1>:$RDEN,
    I<1>:$RDCLK,

    // FIFO18E1 parameters follows
    APIntAttr<I<13>>:$ALMOST_EMPTY_OFFSET,
    APIntAttr<I<13>>:$ALMOST_FULL_OFFSET,
    SI64Attr:$DATA_WIDTH,
    SI64Attr:$DO_REG,
    StrAttr:$EN_SYN,
    StrAttr:$FIFO_MODE,
    StrAttr:$FIRST_WORD_FALL_THROUGH,
    APIntAttr<I<36>>:$INIT,
    APIntAttr<I<1>>:$IS_RDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_RDEN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    APIntAttr<I<1>>:$IS_WRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_WREN_INVERTED,
    StrAttr:$SIM_DEVICE,
    APIntAttr<I<36>>:$SRVAL
  );

  let results = (outs
    I<4>:$DOP,
    I<32>:$DO,
    I<12>:$WRCOUNT,
    I<12>:$RDCOUNT,
    I<1>:$WRERR,
    I<1>:$RDERR,
    I<1>:$FULL,
    I<1>:$EMPTY,
    I<1>:$ALMOSTFULL,
    I<1>:$ALMOSTEMPTY
  );
}

def FIFO18E2 : XilinxPrimitiveOp<"FIFO18E2", []> {
  let summary = "FIFO18E2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$DINP,
    I<4>:$CASDINP,
    I<32>:$DIN,
    I<32>:$CASDIN,
    I<1>:$WREN,
    I<1>:$WRCLK,
    I<1>:$SLEEP,
    I<1>:$RSTREG,
    I<1>:$RST,
    I<1>:$REGCE,
    I<1>:$RDEN,
    I<1>:$RDCLK,
    I<1>:$CASPRVEMPTY,
    I<1>:$CASOREGIMUXEN,
    I<1>:$CASOREGIMUX,
    I<1>:$CASNXTRDEN,
    I<1>:$CASDOMUXEN,
    I<1>:$CASDOMUX,

    // FIFO18E2 parameters follows
    StrAttr:$CASCADE_ORDER,
    StrAttr:$CLOCK_DOMAINS,
    StrAttr:$FIRST_WORD_FALL_THROUGH,
    APIntAttr<I<36>>:$INIT,
    APIntAttr<I<1>>:$IS_RDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_RDEN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    APIntAttr<I<1>>:$IS_WRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_WREN_INVERTED,
    SI64Attr:$PROG_EMPTY_THRESH,
    SI64Attr:$PROG_FULL_THRESH,
    StrAttr:$RDCOUNT_TYPE,
    SI64Attr:$READ_WIDTH,
    StrAttr:$REGISTER_MODE,
    StrAttr:$RSTREG_PRIORITY,
    StrAttr:$SLEEP_ASYNC,
    APIntAttr<I<36>>:$SRVAL,
    StrAttr:$WRCOUNT_TYPE,
    SI64Attr:$WRITE_WIDTH
  );

  let results = (outs
    I<4>:$DOUTP,
    I<4>:$CASDOUTP,
    I<32>:$DOUT,
    I<32>:$CASDOUT,
    I<13>:$WRCOUNT,
    I<13>:$RDCOUNT,
    I<1>:$WRRSTBUSY,
    I<1>:$WRERR,
    I<1>:$RDRSTBUSY,
    I<1>:$RDERR,
    I<1>:$PROGFULL,
    I<1>:$PROGEMPTY,
    I<1>:$FULL,
    I<1>:$EMPTY,
    I<1>:$CASPRVRDEN,
    I<1>:$CASNXTEMPTY
  );
}

def FIFO36E1 : XilinxPrimitiveOp<"FIFO36E1", []> {
  let summary = "FIFO36E1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$DIP,
    I<64>:$DI,
    I<1>:$WREN,
    I<1>:$WRCLK,
    I<1>:$RSTREG,
    I<1>:$RST,
    I<1>:$REGCE,
    I<1>:$RDEN,
    I<1>:$RDCLK,
    I<1>:$INJECTSBITERR,
    I<1>:$INJECTDBITERR,

    // FIFO36E1 parameters follows
    APIntAttr<I<13>>:$ALMOST_EMPTY_OFFSET,
    APIntAttr<I<13>>:$ALMOST_FULL_OFFSET,
    SI64Attr:$DATA_WIDTH,
    SI64Attr:$DO_REG,
    StrAttr:$EN_ECC_READ,
    StrAttr:$EN_ECC_WRITE,
    StrAttr:$EN_SYN,
    StrAttr:$FIFO_MODE,
    StrAttr:$FIRST_WORD_FALL_THROUGH,
    APIntAttr<I<72>>:$INIT,
    APIntAttr<I<1>>:$IS_RDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_RDEN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    APIntAttr<I<1>>:$IS_WRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_WREN_INVERTED,
    StrAttr:$SIM_DEVICE,
    APIntAttr<I<72>>:$SRVAL
  );

  let results = (outs
    I<8>:$ECCPARITY,
    I<8>:$DOP,
    I<64>:$DO,
    I<13>:$WRCOUNT,
    I<13>:$RDCOUNT,
    I<1>:$WRERR,
    I<1>:$SBITERR,
    I<1>:$RDERR,
    I<1>:$FULL,
    I<1>:$EMPTY,
    I<1>:$DBITERR,
    I<1>:$ALMOSTFULL,
    I<1>:$ALMOSTEMPTY
  );
}

def FIFO36E2 : XilinxPrimitiveOp<"FIFO36E2", []> {
  let summary = "FIFO36E2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$DINP,
    I<8>:$CASDINP,
    I<64>:$DIN,
    I<64>:$CASDIN,
    I<1>:$WREN,
    I<1>:$WRCLK,
    I<1>:$SLEEP,
    I<1>:$RSTREG,
    I<1>:$RST,
    I<1>:$REGCE,
    I<1>:$RDEN,
    I<1>:$RDCLK,
    I<1>:$INJECTSBITERR,
    I<1>:$INJECTDBITERR,
    I<1>:$CASPRVEMPTY,
    I<1>:$CASOREGIMUXEN,
    I<1>:$CASOREGIMUX,
    I<1>:$CASNXTRDEN,
    I<1>:$CASDOMUXEN,
    I<1>:$CASDOMUX,

    // FIFO36E2 parameters follows
    StrAttr:$CASCADE_ORDER,
    StrAttr:$CLOCK_DOMAINS,
    StrAttr:$EN_ECC_PIPE,
    StrAttr:$EN_ECC_READ,
    StrAttr:$EN_ECC_WRITE,
    StrAttr:$FIRST_WORD_FALL_THROUGH,
    APIntAttr<I<72>>:$INIT,
    APIntAttr<I<1>>:$IS_RDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_RDEN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    APIntAttr<I<1>>:$IS_WRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_WREN_INVERTED,
    SI64Attr:$PROG_EMPTY_THRESH,
    SI64Attr:$PROG_FULL_THRESH,
    StrAttr:$RDCOUNT_TYPE,
    SI64Attr:$READ_WIDTH,
    StrAttr:$REGISTER_MODE,
    StrAttr:$RSTREG_PRIORITY,
    StrAttr:$SLEEP_ASYNC,
    APIntAttr<I<72>>:$SRVAL,
    StrAttr:$WRCOUNT_TYPE,
    SI64Attr:$WRITE_WIDTH
  );

  let results = (outs
    I<8>:$ECCPARITY,
    I<8>:$DOUTP,
    I<8>:$CASDOUTP,
    I<64>:$DOUT,
    I<64>:$CASDOUT,
    I<14>:$WRCOUNT,
    I<14>:$RDCOUNT,
    I<1>:$WRRSTBUSY,
    I<1>:$WRERR,
    I<1>:$SBITERR,
    I<1>:$RDRSTBUSY,
    I<1>:$RDERR,
    I<1>:$PROGFULL,
    I<1>:$PROGEMPTY,
    I<1>:$FULL,
    I<1>:$EMPTY,
    I<1>:$DBITERR,
    I<1>:$CASPRVRDEN,
    I<1>:$CASNXTEMPTY
  );
}

def FRAMEuECCE2 : XilinxPrimitiveOp<"FRAME_ECCE2", []> {
  let summary = "FRAME_ECCE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.

    // FRAME_ECCE2 parameters follows
    StrAttr:$FARSRC,
    StrAttr:$FRAME_RBT_IN_FILENAME
  );

  let results = (outs
    I<7>:$SYNWORD,
    I<5>:$SYNBIT,
    I<26>:$FAR,
    I<13>:$SYNDROME,
    I<1>:$SYNDROMEVALID,
    I<1>:$ECCERRORSINGLE,
    I<1>:$ECCERROR,
    I<1>:$CRCERROR
  );
}

def FRAMEuECCE3 : XilinxPrimitiveOp<"FRAME_ECCE3", []> {
  let summary = "FRAME_ECCE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<2>:$FARSEL,
    I<1>:$ICAPTOPCLK,
    I<1>:$ICAPBOTCLK

    // FRAME_ECCE3 does not contain any parameters
  );

  let results = (outs
    I<26>:$FAR,
    I<1>:$ENDOFSCAN,
    I<1>:$ENDOFFRAME,
    I<1>:$ECCERRORSINGLE,
    I<1>:$ECCERRORNOTSINGLE,
    I<1>:$CRCERROR
  );
}

def FRAMEuECCE4 : XilinxPrimitiveOp<"FRAME_ECCE4", []> {
  let summary = "FRAME_ECCE4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<2>:$FARSEL,
    I<1>:$ICAPTOPCLK,
    I<1>:$ICAPBOTCLK

    // FRAME_ECCE4 does not contain any parameters
  );

  let results = (outs
    I<27>:$FAR,
    I<1>:$ENDOFSCAN,
    I<1>:$ENDOFFRAME,
    I<1>:$ECCERRORSINGLE,
    I<1>:$ECCERRORNOTSINGLE,
    I<1>:$CRCERROR
  );
}

def GND : XilinxPrimitiveOp<"GND", []> {
  let summary = "GND Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.

    // GND does not contain any parameters
  );

  let results = (outs
    I<1>:$G
  );
}

def GTHE2uCHANNEL : XilinxPrimitiveOp<"GTHE2_CHANNEL", []> {
  let summary = "GTHE2_CHANNEL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$DRPADDR,
    I<8>:$TXCHARISK,
    I<8>:$TXCHARDISPVAL,
    I<8>:$TXCHARDISPMODE,
    I<8>:$TX8B10BBYPASS,
    I<7>:$TXSEQUENCE,
    I<7>:$TXMAINCURSOR,
    I<64>:$TXDATA,
    I<6>:$RXDFESLIDETAPID,
    I<5>:$TXPRECURSOR,
    I<5>:$TXPOSTCURSOR,
    I<5>:$TXPIPPMSTEPSIZE,
    I<5>:$RXDFESLIDETAP,
    I<5>:$RXDFEAGCTRL,
    I<5>:$RXCHBONDI,
    I<5>:$PMARSVDIN,
    I<5>:$PCSRSVDIN2,
    I<4>:$TXDIFFCTRL,
    I<4>:$RXOSINTID0,
    I<4>:$RXOSINTCFG,
    I<3>:$TXRATE,
    I<3>:$TXPRBSSEL,
    I<3>:$TXOUTCLKSEL,
    I<3>:$TXMARGIN,
    I<3>:$TXHEADER,
    I<3>:$TXBUFDIFFCTRL,
    I<3>:$RXRATE,
    I<3>:$RXPRBSSEL,
    I<3>:$RXOUTCLKSEL,
    I<3>:$RXCHBONDLEVEL,
    I<3>:$LOOPBACK,
    I<3>:$CPLLREFCLKSEL,
    I<2>:$TXSYSCLKSEL,
    I<2>:$TXPD,
    I<2>:$RXSYSCLKSEL,
    I<2>:$RXPD,
    I<2>:$RXMONITORSEL,
    I<2>:$RXELECIDLEMODE,
    I<20>:$TSTIN,
    I<16>:$PCSRSVDIN,
    I<16>:$GTRSVD,
    I<16>:$DRPDI,
    I<14>:$RXADAPTSELTEST,
    I<1>:$TXUSRCLK2,
    I<1>:$TXUSRCLK,
    I<1>:$TXUSERRDY,
    I<1>:$TXSYNCMODE,
    I<1>:$TXSYNCIN,
    I<1>:$TXSYNCALLIN,
    I<1>:$TXSWING,
    I<1>:$TXSTARTSEQ,
    I<1>:$TXRATEMODE,
    I<1>:$TXQPIWEAKPUP,
    I<1>:$TXQPISTRONGPDOWN,
    I<1>:$TXQPIBIASEN,
    I<1>:$TXPRECURSORINV,
    I<1>:$TXPRBSFORCEERR,
    I<1>:$TXPOSTCURSORINV,
    I<1>:$TXPOLARITY,
    I<1>:$TXPMARESET,
    I<1>:$TXPISOPD,
    I<1>:$TXPIPPMSEL,
    I<1>:$TXPIPPMPD,
    I<1>:$TXPIPPMOVRDEN,
    I<1>:$TXPIPPMEN,
    I<1>:$TXPHOVRDEN,
    I<1>:$TXPHINIT,
    I<1>:$TXPHDLYTSTCLK,
    I<1>:$TXPHDLYRESET,
    I<1>:$TXPHDLYPD,
    I<1>:$TXPHALIGNEN,
    I<1>:$TXPHALIGN,
    I<1>:$TXPDELECIDLEMODE,
    I<1>:$TXPCSRESET,
    I<1>:$TXINHIBIT,
    I<1>:$TXELECIDLE,
    I<1>:$TXDLYUPDOWN,
    I<1>:$TXDLYSRESET,
    I<1>:$TXDLYOVRDEN,
    I<1>:$TXDLYHOLD,
    I<1>:$TXDLYEN,
    I<1>:$TXDLYBYPASS,
    I<1>:$TXDIFFPD,
    I<1>:$TXDETECTRX,
    I<1>:$TXDEEMPH,
    I<1>:$TXCOMWAKE,
    I<1>:$TXCOMSAS,
    I<1>:$TXCOMINIT,
    I<1>:$TX8B10BEN,
    I<1>:$SIGVALIDCLK,
    I<1>:$SETERRSTATUS,
    I<1>:$RXUSRCLK2,
    I<1>:$RXUSRCLK,
    I<1>:$RXUSERRDY,
    I<1>:$RXSYNCMODE,
    I<1>:$RXSYNCIN,
    I<1>:$RXSYNCALLIN,
    I<1>:$RXSLIDE,
    I<1>:$RXRATEMODE,
    I<1>:$RXQPIEN,
    I<1>:$RXPRBSCNTRESET,
    I<1>:$RXPOLARITY,
    I<1>:$RXPMARESET,
    I<1>:$RXPHOVRDEN,
    I<1>:$RXPHDLYRESET,
    I<1>:$RXPHDLYPD,
    I<1>:$RXPHALIGNEN,
    I<1>:$RXPHALIGN,
    I<1>:$RXPCSRESET,
    I<1>:$RXPCOMMAALIGNEN,
    I<1>:$RXOSOVRDEN,
    I<1>:$RXOSINTTESTOVRDEN,
    I<1>:$RXOSINTSTROBE,
    I<1>:$RXOSINTOVRDEN,
    I<1>:$RXOSINTNTRLEN,
    I<1>:$RXOSINTHOLD,
    I<1>:$RXOSINTEN,
    I<1>:$RXOSHOLD,
    I<1>:$RXOSCALRESET,
    I<1>:$RXOOBRESET,
    I<1>:$RXMCOMMAALIGNEN,
    I<1>:$RXLPMLFKLOVRDEN,
    I<1>:$RXLPMLFHOLD,
    I<1>:$RXLPMHFOVRDEN,
    I<1>:$RXLPMHFHOLD,
    I<1>:$RXLPMEN,
    I<1>:$RXGEARBOXSLIP,
    I<1>:$RXDLYSRESET,
    I<1>:$RXDLYOVRDEN,
    I<1>:$RXDLYEN,
    I<1>:$RXDLYBYPASS,
    I<1>:$RXDFEXYDEN,
    I<1>:$RXDFEVSEN,
    I<1>:$RXDFEVPOVRDEN,
    I<1>:$RXDFEVPHOLD,
    I<1>:$RXDFEUTOVRDEN,
    I<1>:$RXDFEUTHOLD,
    I<1>:$RXDFETAP7OVRDEN,
    I<1>:$RXDFETAP7HOLD,
    I<1>:$RXDFETAP6OVRDEN,
    I<1>:$RXDFETAP6HOLD,
    I<1>:$RXDFETAP5OVRDEN,
    I<1>:$RXDFETAP5HOLD,
    I<1>:$RXDFETAP4OVRDEN,
    I<1>:$RXDFETAP4HOLD,
    I<1>:$RXDFETAP3OVRDEN,
    I<1>:$RXDFETAP3HOLD,
    I<1>:$RXDFETAP2OVRDEN,
    I<1>:$RXDFETAP2HOLD,
    I<1>:$RXDFESLIDETAPSTROBE,
    I<1>:$RXDFESLIDETAPOVRDEN,
    I<1>:$RXDFESLIDETAPONLYADAPTEN,
    I<1>:$RXDFESLIDETAPINITOVRDEN,
    I<1>:$RXDFESLIDETAPHOLD,
    I<1>:$RXDFESLIDETAPADAPTEN,
    I<1>:$RXDFELPMRESET,
    I<1>:$RXDFELFOVRDEN,
    I<1>:$RXDFELFHOLD,
    I<1>:$RXDFECM1EN,
    I<1>:$RXDFEAGCOVRDEN,
    I<1>:$RXDFEAGCHOLD,
    I<1>:$RXDDIEN,
    I<1>:$RXCOMMADETEN,
    I<1>:$RXCHBONDSLAVE,
    I<1>:$RXCHBONDMASTER,
    I<1>:$RXCHBONDEN,
    I<1>:$RXCDRRESETRSV,
    I<1>:$RXCDRRESET,
    I<1>:$RXCDROVRDEN,
    I<1>:$RXCDRHOLD,
    I<1>:$RXCDRFREQRESET,
    I<1>:$RXBUFRESET,
    I<1>:$RX8B10BEN,
    I<1>:$RESETOVRD,
    I<1>:$QPLLREFCLK,
    I<1>:$QPLLCLK,
    I<1>:$GTTXRESET,
    I<1>:$GTSOUTHREFCLK1,
    I<1>:$GTSOUTHREFCLK0,
    I<1>:$GTRXRESET,
    I<1>:$GTRESETSEL,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTNORTHREFCLK1,
    I<1>:$GTNORTHREFCLK0,
    I<1>:$GTHRXP,
    I<1>:$GTHRXN,
    I<1>:$GTGREFCLK,
    I<1>:$EYESCANTRIGGER,
    I<1>:$EYESCANRESET,
    I<1>:$EYESCANMODE,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$DMONITORCLK,
    I<1>:$DMONFIFORESET,
    I<1>:$CPLLRESET,
    I<1>:$CPLLPD,
    I<1>:$CPLLLOCKEN,
    I<1>:$CPLLLOCKDETCLK,
    I<1>:$CLKRSVD1,
    I<1>:$CLKRSVD0,
    I<1>:$CFGRESET,

    // GTHE2_CHANNEL parameters follows
    APIntAttr<I<1>>:$ACJTAG_DEBUG_MODE,
    APIntAttr<I<1>>:$ACJTAG_MODE,
    APIntAttr<I<1>>:$ACJTAG_RESET,
    APIntAttr<I<20>>:$ADAPT_CFG0,
    StrAttr:$ALIGN_COMMA_DOUBLE,
    APIntAttr<I<10>>:$ALIGN_COMMA_ENABLE,
    SI64Attr:$ALIGN_COMMA_WORD,
    StrAttr:$ALIGN_MCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_MCOMMA_VALUE,
    StrAttr:$ALIGN_PCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_PCOMMA_VALUE,
    APIntAttr<I<1>>:$A_RXOSCALRESET,
    StrAttr:$CBCC_DATA_SOURCE_SEL,
    APIntAttr<I<42>>:$CFOK_CFG,
    APIntAttr<I<6>>:$CFOK_CFG2,
    APIntAttr<I<6>>:$CFOK_CFG3,
    StrAttr:$CHAN_BOND_KEEP_ALIGN,
    SI64Attr:$CHAN_BOND_MAX_SKEW,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_2_ENABLE,
    StrAttr:$CHAN_BOND_SEQ_2_USE,
    SI64Attr:$CHAN_BOND_SEQ_LEN,
    StrAttr:$CLK_CORRECT_USE,
    StrAttr:$CLK_COR_KEEP_IDLE,
    SI64Attr:$CLK_COR_MAX_LAT,
    SI64Attr:$CLK_COR_MIN_LAT,
    StrAttr:$CLK_COR_PRECEDENCE,
    SI64Attr:$CLK_COR_REPEAT_WAIT,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_2_ENABLE,
    StrAttr:$CLK_COR_SEQ_2_USE,
    SI64Attr:$CLK_COR_SEQ_LEN,
    APIntAttr<I<29>>:$CPLL_CFG,
    SI64Attr:$CPLL_FBDIV,
    SI64Attr:$CPLL_FBDIV_45,
    APIntAttr<I<24>>:$CPLL_INIT_CFG,
    APIntAttr<I<16>>:$CPLL_LOCK_CFG,
    SI64Attr:$CPLL_REFCLK_DIV,
    StrAttr:$DEC_MCOMMA_DETECT,
    StrAttr:$DEC_PCOMMA_DETECT,
    StrAttr:$DEC_VALID_COMMA_ONLY,
    APIntAttr<I<24>>:$DMONITOR_CFG,
    APIntAttr<I<1>>:$ES_CLK_PHASE_SEL,
    APIntAttr<I<6>>:$ES_CONTROL,
    StrAttr:$ES_ERRDET_EN,
    StrAttr:$ES_EYE_SCAN_EN,
    APIntAttr<I<12>>:$ES_HORZ_OFFSET,
    APIntAttr<I<10>>:$ES_PMA_CFG,
    APIntAttr<I<5>>:$ES_PRESCALE,
    APIntAttr<I<80>>:$ES_QUALIFIER,
    APIntAttr<I<80>>:$ES_QUAL_MASK,
    APIntAttr<I<80>>:$ES_SDATA_MASK,
    APIntAttr<I<9>>:$ES_VERT_OFFSET,
    APIntAttr<I<4>>:$FTS_DESKEW_SEQ_ENABLE,
    APIntAttr<I<4>>:$FTS_LANE_DESKEW_CFG,
    StrAttr:$FTS_LANE_DESKEW_EN,
    APIntAttr<I<3>>:$GEARBOX_MODE,
    APIntAttr<I<1>>:$IS_CLKRSVD0_INVERTED,
    APIntAttr<I<1>>:$IS_CLKRSVD1_INVERTED,
    APIntAttr<I<1>>:$IS_CPLLLOCKDETCLK_INVERTED,
    APIntAttr<I<1>>:$IS_DMONITORCLK_INVERTED,
    APIntAttr<I<1>>:$IS_DRPCLK_INVERTED,
    APIntAttr<I<1>>:$IS_GTGREFCLK_INVERTED,
    APIntAttr<I<1>>:$IS_RXUSRCLK2_INVERTED,
    APIntAttr<I<1>>:$IS_RXUSRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_SIGVALIDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_TXPHDLYTSTCLK_INVERTED,
    APIntAttr<I<1>>:$IS_TXUSRCLK2_INVERTED,
    APIntAttr<I<1>>:$IS_TXUSRCLK_INVERTED,
    APIntAttr<I<1>>:$LOOPBACK_CFG,
    APIntAttr<I<2>>:$OUTREFCLK_SEL_INV,
    StrAttr:$PCS_PCIE_EN,
    APIntAttr<I<48>>:$PCS_RSVD_ATTR,
    APIntAttr<I<12>>:$PD_TRANS_TIME_FROM_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_NONE_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_TO_P2,
    APIntAttr<I<32>>:$PMA_RSV,
    APIntAttr<I<32>>:$PMA_RSV2,
    APIntAttr<I<2>>:$PMA_RSV3,
    APIntAttr<I<15>>:$PMA_RSV4,
    APIntAttr<I<4>>:$PMA_RSV5,
    APIntAttr<I<1>>:$RESET_POWERSAVE_DISABLE,
    APIntAttr<I<5>>:$RXBUFRESET_TIME,
    StrAttr:$RXBUF_ADDR_MODE,
    APIntAttr<I<4>>:$RXBUF_EIDLE_HI_CNT,
    APIntAttr<I<4>>:$RXBUF_EIDLE_LO_CNT,
    StrAttr:$RXBUF_EN,
    StrAttr:$RXBUF_RESET_ON_CB_CHANGE,
    StrAttr:$RXBUF_RESET_ON_COMMAALIGN,
    StrAttr:$RXBUF_RESET_ON_EIDLE,
    StrAttr:$RXBUF_RESET_ON_RATE_CHANGE,
    SI64Attr:$RXBUF_THRESH_OVFLW,
    StrAttr:$RXBUF_THRESH_OVRD,
    SI64Attr:$RXBUF_THRESH_UNDFLW,
    APIntAttr<I<5>>:$RXCDRFREQRESET_TIME,
    APIntAttr<I<5>>:$RXCDRPHRESET_TIME,
    APIntAttr<I<83>>:$RXCDR_CFG,
    APIntAttr<I<1>>:$RXCDR_FR_RESET_ON_EIDLE,
    APIntAttr<I<1>>:$RXCDR_HOLD_DURING_EIDLE,
    APIntAttr<I<6>>:$RXCDR_LOCK_CFG,
    APIntAttr<I<1>>:$RXCDR_PH_RESET_ON_EIDLE,
    APIntAttr<I<7>>:$RXDFELPMRESET_TIME,
    APIntAttr<I<16>>:$RXDLY_CFG,
    APIntAttr<I<9>>:$RXDLY_LCFG,
    APIntAttr<I<16>>:$RXDLY_TAP_CFG,
    StrAttr:$RXGEARBOX_EN,
    APIntAttr<I<5>>:$RXISCANRESET_TIME,
    APIntAttr<I<14>>:$RXLPM_HF_CFG,
    APIntAttr<I<18>>:$RXLPM_LF_CFG,
    APIntAttr<I<7>>:$RXOOB_CFG,
    StrAttr:$RXOOB_CLK_CFG,
    APIntAttr<I<5>>:$RXOSCALRESET_TIME,
    APIntAttr<I<5>>:$RXOSCALRESET_TIMEOUT,
    SI64Attr:$RXOUT_DIV,
    APIntAttr<I<5>>:$RXPCSRESET_TIME,
    APIntAttr<I<24>>:$RXPHDLY_CFG,
    APIntAttr<I<24>>:$RXPH_CFG,
    APIntAttr<I<5>>:$RXPH_MONITOR_SEL,
    APIntAttr<I<2>>:$RXPI_CFG0,
    APIntAttr<I<2>>:$RXPI_CFG1,
    APIntAttr<I<2>>:$RXPI_CFG2,
    APIntAttr<I<2>>:$RXPI_CFG3,
    APIntAttr<I<1>>:$RXPI_CFG4,
    APIntAttr<I<1>>:$RXPI_CFG5,
    APIntAttr<I<3>>:$RXPI_CFG6,
    APIntAttr<I<5>>:$RXPMARESET_TIME,
    APIntAttr<I<1>>:$RXPRBS_ERR_LOOPBACK,
    SI64Attr:$RXSLIDE_AUTO_WAIT,
    StrAttr:$RXSLIDE_MODE,
    APIntAttr<I<1>>:$RXSYNC_MULTILANE,
    APIntAttr<I<1>>:$RXSYNC_OVRD,
    APIntAttr<I<1>>:$RXSYNC_SKIP_DA,
    APIntAttr<I<24>>:$RX_BIAS_CFG,
    APIntAttr<I<6>>:$RX_BUFFER_CFG,
    SI64Attr:$RX_CLK25_DIV,
    APIntAttr<I<1>>:$RX_CLKMUX_PD,
    APIntAttr<I<2>>:$RX_CM_SEL,
    APIntAttr<I<4>>:$RX_CM_TRIM,
    SI64Attr:$RX_DATA_WIDTH,
    APIntAttr<I<6>>:$RX_DDI_SEL,
    APIntAttr<I<14>>:$RX_DEBUG_CFG,
    StrAttr:$RX_DEFER_RESET_BUF_EN,
    APIntAttr<I<4>>:$RX_DFELPM_CFG0,
    APIntAttr<I<1>>:$RX_DFELPM_CFG1,
    APIntAttr<I<1>>:$RX_DFELPM_KLKH_AGC_STUP_EN,
    APIntAttr<I<2>>:$RX_DFE_AGC_CFG0,
    APIntAttr<I<3>>:$RX_DFE_AGC_CFG1,
    APIntAttr<I<4>>:$RX_DFE_AGC_CFG2,
    APIntAttr<I<1>>:$RX_DFE_AGC_OVRDEN,
    APIntAttr<I<23>>:$RX_DFE_GAIN_CFG,
    APIntAttr<I<12>>:$RX_DFE_H2_CFG,
    APIntAttr<I<12>>:$RX_DFE_H3_CFG,
    APIntAttr<I<11>>:$RX_DFE_H4_CFG,
    APIntAttr<I<11>>:$RX_DFE_H5_CFG,
    APIntAttr<I<11>>:$RX_DFE_H6_CFG,
    APIntAttr<I<11>>:$RX_DFE_H7_CFG,
    APIntAttr<I<33>>:$RX_DFE_KL_CFG,
    APIntAttr<I<2>>:$RX_DFE_KL_LPM_KH_CFG0,
    APIntAttr<I<3>>:$RX_DFE_KL_LPM_KH_CFG1,
    APIntAttr<I<4>>:$RX_DFE_KL_LPM_KH_CFG2,
    APIntAttr<I<1>>:$RX_DFE_KL_LPM_KH_OVRDEN,
    APIntAttr<I<2>>:$RX_DFE_KL_LPM_KL_CFG0,
    APIntAttr<I<3>>:$RX_DFE_KL_LPM_KL_CFG1,
    APIntAttr<I<4>>:$RX_DFE_KL_LPM_KL_CFG2,
    APIntAttr<I<1>>:$RX_DFE_KL_LPM_KL_OVRDEN,
    APIntAttr<I<16>>:$RX_DFE_LPM_CFG,
    APIntAttr<I<1>>:$RX_DFE_LPM_HOLD_DURING_EIDLE,
    APIntAttr<I<54>>:$RX_DFE_ST_CFG,
    APIntAttr<I<17>>:$RX_DFE_UT_CFG,
    APIntAttr<I<17>>:$RX_DFE_VP_CFG,
    StrAttr:$RX_DISPERR_SEQ_MATCH,
    SI64Attr:$RX_INT_DATAWIDTH,
    APIntAttr<I<13>>:$RX_OS_CFG,
    SI64Attr:$RX_SIG_VALID_DLY,
    StrAttr:$RX_XCLK_SEL,
    SI64Attr:$SAS_MAX_COM,
    SI64Attr:$SAS_MIN_COM,
    APIntAttr<I<4>>:$SATA_BURST_SEQ_LEN,
    APIntAttr<I<3>>:$SATA_BURST_VAL,
    StrAttr:$SATA_CPLL_CFG,
    APIntAttr<I<3>>:$SATA_EIDLE_VAL,
    SI64Attr:$SATA_MAX_BURST,
    SI64Attr:$SATA_MAX_INIT,
    SI64Attr:$SATA_MAX_WAKE,
    SI64Attr:$SATA_MIN_BURST,
    SI64Attr:$SATA_MIN_INIT,
    SI64Attr:$SATA_MIN_WAKE,
    StrAttr:$SHOW_REALIGN_COMMA,
    APIntAttr<I<3>>:$SIM_CPLLREFCLK_SEL,
    StrAttr:$SIM_RECEIVER_DETECT_PASS,
    StrAttr:$SIM_RESET_SPEEDUP,
    StrAttr:$SIM_TX_EIDLE_DRIVE_LEVEL,
    StrAttr:$SIM_VERSION,
    APIntAttr<I<15>>:$TERM_RCAL_CFG,
    APIntAttr<I<3>>:$TERM_RCAL_OVRD,
    APIntAttr<I<8>>:$TRANS_TIME_RATE,
    APIntAttr<I<32>>:$TST_RSV,
    StrAttr:$TXBUF_EN,
    StrAttr:$TXBUF_RESET_ON_RATE_CHANGE,
    APIntAttr<I<16>>:$TXDLY_CFG,
    APIntAttr<I<9>>:$TXDLY_LCFG,
    APIntAttr<I<16>>:$TXDLY_TAP_CFG,
    StrAttr:$TXGEARBOX_EN,
    APIntAttr<I<1>>:$TXOOB_CFG,
    SI64Attr:$TXOUT_DIV,
    APIntAttr<I<5>>:$TXPCSRESET_TIME,
    APIntAttr<I<24>>:$TXPHDLY_CFG,
    APIntAttr<I<16>>:$TXPH_CFG,
    APIntAttr<I<5>>:$TXPH_MONITOR_SEL,
    APIntAttr<I<2>>:$TXPI_CFG0,
    APIntAttr<I<2>>:$TXPI_CFG1,
    APIntAttr<I<2>>:$TXPI_CFG2,
    APIntAttr<I<1>>:$TXPI_CFG3,
    APIntAttr<I<1>>:$TXPI_CFG4,
    APIntAttr<I<3>>:$TXPI_CFG5,
    APIntAttr<I<1>>:$TXPI_GREY_SEL,
    APIntAttr<I<1>>:$TXPI_INVSTROBE_SEL,
    StrAttr:$TXPI_PPMCLK_SEL,
    APIntAttr<I<8>>:$TXPI_PPM_CFG,
    APIntAttr<I<3>>:$TXPI_SYNFREQ_PPM,
    APIntAttr<I<5>>:$TXPMARESET_TIME,
    APIntAttr<I<1>>:$TXSYNC_MULTILANE,
    APIntAttr<I<1>>:$TXSYNC_OVRD,
    APIntAttr<I<1>>:$TXSYNC_SKIP_DA,
    SI64Attr:$TX_CLK25_DIV,
    APIntAttr<I<1>>:$TX_CLKMUX_PD,
    SI64Attr:$TX_DATA_WIDTH,
    APIntAttr<I<6>>:$TX_DEEMPH0,
    APIntAttr<I<6>>:$TX_DEEMPH1,
    StrAttr:$TX_DRIVE_MODE,
    APIntAttr<I<3>>:$TX_EIDLE_ASSERT_DELAY,
    APIntAttr<I<3>>:$TX_EIDLE_DEASSERT_DELAY,
    SI64Attr:$TX_INT_DATAWIDTH,
    StrAttr:$TX_LOOPBACK_DRIVE_HIZ,
    APIntAttr<I<1>>:$TX_MAINCURSOR_SEL,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_0,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_1,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_2,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_3,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_4,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_0,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_1,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_2,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_3,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_4,
    APIntAttr<I<1>>:$TX_QPI_STATUS_EN,
    APIntAttr<I<14>>:$TX_RXDETECT_CFG,
    APIntAttr<I<17>>:$TX_RXDETECT_PRECHARGE_TIME,
    APIntAttr<I<3>>:$TX_RXDETECT_REF,
    StrAttr:$TX_XCLK_SEL,
    APIntAttr<I<1>>:$UCODEER_CLR,
    APIntAttr<I<1>>:$USE_PCS_CLK_PHASE_SEL
  );

  let results = (outs
    I<8>:$RXNOTINTABLE,
    I<8>:$RXDISPERR,
    I<8>:$RXCHARISK,
    I<8>:$RXCHARISCOMMA,
    I<7>:$RXMONITOROUT,
    I<64>:$RXDATA,
    I<6>:$RXHEADER,
    I<5>:$RXPHSLIPMONITOR,
    I<5>:$RXPHMONITOR,
    I<5>:$RXCHBONDO,
    I<3>:$RXSTATUS,
    I<3>:$RXBUFSTATUS,
    I<2>:$TXBUFSTATUS,
    I<2>:$RXSTARTOFSEQ,
    I<2>:$RXHEADERVALID,
    I<2>:$RXDATAVALID,
    I<2>:$RXCLKCORCNT,
    I<16>:$PCSRSVDOUT,
    I<16>:$DRPDO,
    I<15>:$DMONITOROUT,
    I<1>:$TXSYNCOUT,
    I<1>:$TXSYNCDONE,
    I<1>:$TXRESETDONE,
    I<1>:$TXRATEDONE,
    I<1>:$TXQPISENP,
    I<1>:$TXQPISENN,
    I<1>:$TXPMARESETDONE,
    I<1>:$TXPHINITDONE,
    I<1>:$TXPHALIGNDONE,
    I<1>:$TXOUTCLKPCS,
    I<1>:$TXOUTCLKFABRIC,
    I<1>:$TXOUTCLK,
    I<1>:$TXGEARBOXREADY,
    I<1>:$TXDLYSRESETDONE,
    I<1>:$TXCOMFINISH,
    I<1>:$RXVALID,
    I<1>:$RXSYNCOUT,
    I<1>:$RXSYNCDONE,
    I<1>:$RXRESETDONE,
    I<1>:$RXRATEDONE,
    I<1>:$RXQPISENP,
    I<1>:$RXQPISENN,
    I<1>:$RXPRBSERR,
    I<1>:$RXPMARESETDONE,
    I<1>:$RXPHALIGNDONE,
    I<1>:$RXOUTCLKPCS,
    I<1>:$RXOUTCLKFABRIC,
    I<1>:$RXOUTCLK,
    I<1>:$RXOSINTSTROBESTARTED,
    I<1>:$RXOSINTSTROBEDONE,
    I<1>:$RXOSINTSTARTED,
    I<1>:$RXELECIDLE,
    I<1>:$RXDLYSRESETDONE,
    I<1>:$RXDFESTADAPTDONE,
    I<1>:$RXDFESLIDETAPSTROBESTARTED,
    I<1>:$RXDFESLIDETAPSTROBEDONE,
    I<1>:$RXDFESLIDETAPSTARTED,
    I<1>:$RXCOMWAKEDET,
    I<1>:$RXCOMSASDET,
    I<1>:$RXCOMMADET,
    I<1>:$RXCOMINITDET,
    I<1>:$RXCHANREALIGN,
    I<1>:$RXCHANISALIGNED,
    I<1>:$RXCHANBONDSEQ,
    I<1>:$RXCDRLOCK,
    I<1>:$RXBYTEREALIGN,
    I<1>:$RXBYTEISALIGNED,
    I<1>:$RSOSINTDONE,
    I<1>:$PHYSTATUS,
    I<1>:$GTREFCLKMONITOR,
    I<1>:$GTHTXP,
    I<1>:$GTHTXN,
    I<1>:$EYESCANDATAERROR,
    I<1>:$DRPRDY,
    I<1>:$CPLLREFCLKLOST,
    I<1>:$CPLLLOCK,
    I<1>:$CPLLFBCLKLOST
  );
}

def GTHE2uCOMMON : XilinxPrimitiveOp<"GTHE2_COMMON", []> {
  let summary = "GTHE2_COMMON Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$PMARSVD,
    I<8>:$DRPADDR,
    I<5>:$QPLLRSVD2,
    I<5>:$BGRCALOVRD,
    I<3>:$QPLLREFCLKSEL,
    I<16>:$QPLLRSVD1,
    I<16>:$DRPDI,
    I<1>:$RCALENB,
    I<1>:$QPLLRESET,
    I<1>:$QPLLPD,
    I<1>:$QPLLOUTRESET,
    I<1>:$QPLLLOCKEN,
    I<1>:$QPLLLOCKDETCLK,
    I<1>:$GTSOUTHREFCLK1,
    I<1>:$GTSOUTHREFCLK0,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTNORTHREFCLK1,
    I<1>:$GTNORTHREFCLK0,
    I<1>:$GTGREFCLK,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,

    // GTHE2_COMMON parameters follows
    APIntAttr<I<64>>:$BIAS_CFG,
    APIntAttr<I<32>>:$COMMON_CFG,
    APIntAttr<I<1>>:$IS_DRPCLK_INVERTED,
    APIntAttr<I<1>>:$IS_GTGREFCLK_INVERTED,
    APIntAttr<I<1>>:$IS_QPLLLOCKDETCLK_INVERTED,
    APIntAttr<I<27>>:$QPLL_CFG,
    APIntAttr<I<4>>:$QPLL_CLKOUT_CFG,
    APIntAttr<I<6>>:$QPLL_COARSE_FREQ_OVRD,
    APIntAttr<I<1>>:$QPLL_COARSE_FREQ_OVRD_EN,
    APIntAttr<I<10>>:$QPLL_CP,
    APIntAttr<I<1>>:$QPLL_CP_MONITOR_EN,
    APIntAttr<I<1>>:$QPLL_DMONITOR_SEL,
    APIntAttr<I<10>>:$QPLL_FBDIV,
    APIntAttr<I<1>>:$QPLL_FBDIV_MONITOR_EN,
    APIntAttr<I<1>>:$QPLL_FBDIV_RATIO,
    APIntAttr<I<24>>:$QPLL_INIT_CFG,
    APIntAttr<I<16>>:$QPLL_LOCK_CFG,
    APIntAttr<I<4>>:$QPLL_LPF,
    SI64Attr:$QPLL_REFCLK_DIV,
    APIntAttr<I<1>>:$QPLL_RP_COMP,
    APIntAttr<I<2>>:$QPLL_VTRL_RESET,
    APIntAttr<I<2>>:$RCAL_CFG,
    APIntAttr<I<16>>:$RSVD_ATTR0,
    APIntAttr<I<16>>:$RSVD_ATTR1,
    APIntAttr<I<3>>:$SIM_QPLLREFCLK_SEL,
    StrAttr:$SIM_RESET_SPEEDUP,
    StrAttr:$SIM_VERSION
  );

  let results = (outs
    I<8>:$QPLLDMONITOR,
    I<16>:$PMARSVDOUT,
    I<16>:$DRPDO,
    I<1>:$REFCLKOUTMONITOR,
    I<1>:$QPLLREFCLKLOST,
    I<1>:$QPLLOUTREFCLK,
    I<1>:$QPLLOUTCLK,
    I<1>:$QPLLLOCK,
    I<1>:$QPLLFBCLKLOST,
    I<1>:$DRPRDY
  );
}

def GTHE3uCHANNEL : XilinxPrimitiveOp<"GTHE3_CHANNEL", []> {
  let summary = "GTHE3_CHANNEL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$DRPADDR,
    I<8>:$TXDATAEXTENDRSVD,
    I<8>:$TXCTRL2,
    I<8>:$TX8B10BBYPASS,
    I<7>:$TXSEQUENCE,
    I<7>:$TXMAINCURSOR,
    I<6>:$TXHEADER,
    I<5>:$TXPRECURSOR,
    I<5>:$TXPOSTCURSOR,
    I<5>:$TXPIPPMSTEPSIZE,
    I<5>:$RXCHBONDI,
    I<5>:$PMARSVDIN,
    I<5>:$PCSRSVDIN2,
    I<4>:$TXPRBSSEL,
    I<4>:$TXDIFFCTRL,
    I<4>:$RXPRBSSEL,
    I<4>:$RXOSINTCFG,
    I<3>:$TXRATE,
    I<3>:$TXOUTCLKSEL,
    I<3>:$TXMARGIN,
    I<3>:$TXBUFDIFFCTRL,
    I<3>:$RXRATE,
    I<3>:$RXOUTCLKSEL,
    I<3>:$RXCHBONDLEVEL,
    I<3>:$LOOPBACK,
    I<3>:$CPLLREFCLKSEL,
    I<2>:$TXSYSCLKSEL,
    I<2>:$TXPLLCLKSEL,
    I<2>:$TXPD,
    I<2>:$RXSYSCLKSEL,
    I<2>:$RXPLLCLKSEL,
    I<2>:$RXPD,
    I<2>:$RXMONITORSEL,
    I<2>:$RXELECIDLEMODE,
    I<2>:$RXDFEAGCCTRL,
    I<20>:$TSTIN,
    I<16>:$TXCTRL1,
    I<16>:$TXCTRL0,
    I<16>:$PCSRSVDIN,
    I<16>:$GTRSVD,
    I<16>:$DRPDI,
    I<128>:$TXDATA,
    I<1>:$TXUSRCLK2,
    I<1>:$TXUSRCLK,
    I<1>:$TXUSERRDY,
    I<1>:$TXSYNCMODE,
    I<1>:$TXSYNCIN,
    I<1>:$TXSYNCALLIN,
    I<1>:$TXSWING,
    I<1>:$TXRATEMODE,
    I<1>:$TXQPIWEAKPUP,
    I<1>:$TXQPISTRONGPDOWN,
    I<1>:$TXQPIBIASEN,
    I<1>:$TXPROGDIVRESET,
    I<1>:$TXPRECURSORINV,
    I<1>:$TXPRBSFORCEERR,
    I<1>:$TXPOSTCURSORINV,
    I<1>:$TXPOLARITY,
    I<1>:$TXPMARESET,
    I<1>:$TXPISOPD,
    I<1>:$TXPIPPMSEL,
    I<1>:$TXPIPPMPD,
    I<1>:$TXPIPPMOVRDEN,
    I<1>:$TXPIPPMEN,
    I<1>:$TXPHOVRDEN,
    I<1>:$TXPHINIT,
    I<1>:$TXPHDLYTSTCLK,
    I<1>:$TXPHDLYRESET,
    I<1>:$TXPHDLYPD,
    I<1>:$TXPHALIGNEN,
    I<1>:$TXPHALIGN,
    I<1>:$TXPDELECIDLEMODE,
    I<1>:$TXPCSRESET,
    I<1>:$TXLATCLK,
    I<1>:$TXINHIBIT,
    I<1>:$TXELECIDLE,
    I<1>:$TXDLYUPDOWN,
    I<1>:$TXDLYSRESET,
    I<1>:$TXDLYOVRDEN,
    I<1>:$TXDLYHOLD,
    I<1>:$TXDLYEN,
    I<1>:$TXDLYBYPASS,
    I<1>:$TXDIFFPD,
    I<1>:$TXDETECTRX,
    I<1>:$TXDEEMPH,
    I<1>:$TXCOMWAKE,
    I<1>:$TXCOMSAS,
    I<1>:$TXCOMINIT,
    I<1>:$TX8B10BEN,
    I<1>:$SIGVALIDCLK,
    I<1>:$RXUSRCLK2,
    I<1>:$RXUSRCLK,
    I<1>:$RXUSERRDY,
    I<1>:$RXSYNCMODE,
    I<1>:$RXSYNCIN,
    I<1>:$RXSYNCALLIN,
    I<1>:$RXSLIPPMA,
    I<1>:$RXSLIPOUTCLK,
    I<1>:$RXSLIDE,
    I<1>:$RXRATEMODE,
    I<1>:$RXQPIEN,
    I<1>:$RXPROGDIVRESET,
    I<1>:$RXPRBSCNTRESET,
    I<1>:$RXPOLARITY,
    I<1>:$RXPMARESET,
    I<1>:$RXPHOVRDEN,
    I<1>:$RXPHDLYRESET,
    I<1>:$RXPHDLYPD,
    I<1>:$RXPHALIGNEN,
    I<1>:$RXPHALIGN,
    I<1>:$RXPCSRESET,
    I<1>:$RXPCOMMAALIGNEN,
    I<1>:$RXOSOVRDEN,
    I<1>:$RXOSINTTESTOVRDEN,
    I<1>:$RXOSINTSTROBE,
    I<1>:$RXOSINTOVRDEN,
    I<1>:$RXOSINTHOLD,
    I<1>:$RXOSINTEN,
    I<1>:$RXOSHOLD,
    I<1>:$RXOSCALRESET,
    I<1>:$RXOOBRESET,
    I<1>:$RXMCOMMAALIGNEN,
    I<1>:$RXLPMOSOVRDEN,
    I<1>:$RXLPMOSHOLD,
    I<1>:$RXLPMLFKLOVRDEN,
    I<1>:$RXLPMLFHOLD,
    I<1>:$RXLPMHFOVRDEN,
    I<1>:$RXLPMHFHOLD,
    I<1>:$RXLPMGCOVRDEN,
    I<1>:$RXLPMGCHOLD,
    I<1>:$RXLPMEN,
    I<1>:$RXLATCLK,
    I<1>:$RXGEARBOXSLIP,
    I<1>:$RXDLYSRESET,
    I<1>:$RXDLYOVRDEN,
    I<1>:$RXDLYEN,
    I<1>:$RXDLYBYPASS,
    I<1>:$RXDFEXYDEN,
    I<1>:$RXDFEVSEN,
    I<1>:$RXDFEVPOVRDEN,
    I<1>:$RXDFEVPHOLD,
    I<1>:$RXDFEUTOVRDEN,
    I<1>:$RXDFEUTHOLD,
    I<1>:$RXDFETAP9OVRDEN,
    I<1>:$RXDFETAP9HOLD,
    I<1>:$RXDFETAP8OVRDEN,
    I<1>:$RXDFETAP8HOLD,
    I<1>:$RXDFETAP7OVRDEN,
    I<1>:$RXDFETAP7HOLD,
    I<1>:$RXDFETAP6OVRDEN,
    I<1>:$RXDFETAP6HOLD,
    I<1>:$RXDFETAP5OVRDEN,
    I<1>:$RXDFETAP5HOLD,
    I<1>:$RXDFETAP4OVRDEN,
    I<1>:$RXDFETAP4HOLD,
    I<1>:$RXDFETAP3OVRDEN,
    I<1>:$RXDFETAP3HOLD,
    I<1>:$RXDFETAP2OVRDEN,
    I<1>:$RXDFETAP2HOLD,
    I<1>:$RXDFETAP15OVRDEN,
    I<1>:$RXDFETAP15HOLD,
    I<1>:$RXDFETAP14OVRDEN,
    I<1>:$RXDFETAP14HOLD,
    I<1>:$RXDFETAP13OVRDEN,
    I<1>:$RXDFETAP13HOLD,
    I<1>:$RXDFETAP12OVRDEN,
    I<1>:$RXDFETAP12HOLD,
    I<1>:$RXDFETAP11OVRDEN,
    I<1>:$RXDFETAP11HOLD,
    I<1>:$RXDFETAP10OVRDEN,
    I<1>:$RXDFETAP10HOLD,
    I<1>:$RXDFELPMRESET,
    I<1>:$RXDFELFOVRDEN,
    I<1>:$RXDFELFHOLD,
    I<1>:$RXDFEAGCOVRDEN,
    I<1>:$RXDFEAGCHOLD,
    I<1>:$RXCOMMADETEN,
    I<1>:$RXCHBONDSLAVE,
    I<1>:$RXCHBONDMASTER,
    I<1>:$RXCHBONDEN,
    I<1>:$RXCDRRESETRSV,
    I<1>:$RXCDRRESET,
    I<1>:$RXCDROVRDEN,
    I<1>:$RXCDRHOLD,
    I<1>:$RXCDRFREQRESET,
    I<1>:$RXBUFRESET,
    I<1>:$RX8B10BEN,
    I<1>:$RSTCLKENTX,
    I<1>:$RESETOVRD,
    I<1>:$QPLL1REFCLK,
    I<1>:$QPLL1CLK,
    I<1>:$QPLL0REFCLK,
    I<1>:$QPLL0CLK,
    I<1>:$PCIEUSERRATEDONE,
    I<1>:$PCIERSTTXSYNCSTART,
    I<1>:$PCIERSTIDLE,
    I<1>:$PCIEEQRXEQADAPTDONE,
    I<1>:$LPBKTXRXSEREN,
    I<1>:$LPBKRXTXSEREN,
    I<1>:$GTTXRESET,
    I<1>:$GTSOUTHREFCLK1,
    I<1>:$GTSOUTHREFCLK0,
    I<1>:$GTRXRESET,
    I<1>:$GTRESETSEL,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTNORTHREFCLK1,
    I<1>:$GTNORTHREFCLK0,
    I<1>:$GTHRXP,
    I<1>:$GTHRXN,
    I<1>:$GTGREFCLK,
    I<1>:$EYESCANTRIGGER,
    I<1>:$EYESCANRESET,
    I<1>:$EYESCANMODE,
    I<1>:$EVODDPHIXWREN,
    I<1>:$EVODDPHIXRDEN,
    I<1>:$EVODDPHIDWREN,
    I<1>:$EVODDPHIDRDEN,
    I<1>:$EVODDPHICALSTART,
    I<1>:$EVODDPHICALDONE,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$DMONITORCLK,
    I<1>:$DMONFIFORESET,
    I<1>:$CPLLRESET,
    I<1>:$CPLLPD,
    I<1>:$CPLLLOCKEN,
    I<1>:$CPLLLOCKDETCLK,
    I<1>:$CLKRSVD1,
    I<1>:$CLKRSVD0,
    I<1>:$CFGRESET,

    // GTHE3_CHANNEL parameters follows
    APIntAttr<I<1>>:$ACJTAG_DEBUG_MODE,
    APIntAttr<I<1>>:$ACJTAG_MODE,
    APIntAttr<I<1>>:$ACJTAG_RESET,
    APIntAttr<I<16>>:$ADAPT_CFG0,
    APIntAttr<I<16>>:$ADAPT_CFG1,
    StrAttr:$ALIGN_COMMA_DOUBLE,
    APIntAttr<I<10>>:$ALIGN_COMMA_ENABLE,
    SI64Attr:$ALIGN_COMMA_WORD,
    StrAttr:$ALIGN_MCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_MCOMMA_VALUE,
    StrAttr:$ALIGN_PCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_PCOMMA_VALUE,
    APIntAttr<I<1>>:$A_RXOSCALRESET,
    APIntAttr<I<1>>:$A_RXPROGDIVRESET,
    APIntAttr<I<1>>:$A_TXPROGDIVRESET,
    StrAttr:$CBCC_DATA_SOURCE_SEL,
    APIntAttr<I<1>>:$CDR_SWAP_MODE_EN,
    StrAttr:$CHAN_BOND_KEEP_ALIGN,
    SI64Attr:$CHAN_BOND_MAX_SKEW,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_2_ENABLE,
    StrAttr:$CHAN_BOND_SEQ_2_USE,
    SI64Attr:$CHAN_BOND_SEQ_LEN,
    StrAttr:$CLK_CORRECT_USE,
    StrAttr:$CLK_COR_KEEP_IDLE,
    SI64Attr:$CLK_COR_MAX_LAT,
    SI64Attr:$CLK_COR_MIN_LAT,
    StrAttr:$CLK_COR_PRECEDENCE,
    SI64Attr:$CLK_COR_REPEAT_WAIT,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_2_ENABLE,
    StrAttr:$CLK_COR_SEQ_2_USE,
    SI64Attr:$CLK_COR_SEQ_LEN,
    APIntAttr<I<16>>:$CPLL_CFG0,
    APIntAttr<I<16>>:$CPLL_CFG1,
    APIntAttr<I<16>>:$CPLL_CFG2,
    APIntAttr<I<6>>:$CPLL_CFG3,
    SI64Attr:$CPLL_FBDIV,
    SI64Attr:$CPLL_FBDIV_45,
    APIntAttr<I<16>>:$CPLL_INIT_CFG0,
    APIntAttr<I<8>>:$CPLL_INIT_CFG1,
    APIntAttr<I<16>>:$CPLL_LOCK_CFG,
    SI64Attr:$CPLL_REFCLK_DIV,
    APIntAttr<I<2>>:$DDI_CTRL,
    SI64Attr:$DDI_REALIGN_WAIT,
    StrAttr:$DEC_MCOMMA_DETECT,
    StrAttr:$DEC_PCOMMA_DETECT,
    StrAttr:$DEC_VALID_COMMA_ONLY,
    APIntAttr<I<1>>:$DFE_D_X_REL_POS,
    APIntAttr<I<1>>:$DFE_VCM_COMP_EN,
    APIntAttr<I<10>>:$DMONITOR_CFG0,
    APIntAttr<I<8>>:$DMONITOR_CFG1,
    APIntAttr<I<1>>:$ES_CLK_PHASE_SEL,
    APIntAttr<I<6>>:$ES_CONTROL,
    StrAttr:$ES_ERRDET_EN,
    StrAttr:$ES_EYE_SCAN_EN,
    APIntAttr<I<12>>:$ES_HORZ_OFFSET,
    APIntAttr<I<10>>:$ES_PMA_CFG,
    APIntAttr<I<5>>:$ES_PRESCALE,
    APIntAttr<I<16>>:$ES_QUALIFIER0,
    APIntAttr<I<16>>:$ES_QUALIFIER1,
    APIntAttr<I<16>>:$ES_QUALIFIER2,
    APIntAttr<I<16>>:$ES_QUALIFIER3,
    APIntAttr<I<16>>:$ES_QUALIFIER4,
    APIntAttr<I<16>>:$ES_QUAL_MASK0,
    APIntAttr<I<16>>:$ES_QUAL_MASK1,
    APIntAttr<I<16>>:$ES_QUAL_MASK2,
    APIntAttr<I<16>>:$ES_QUAL_MASK3,
    APIntAttr<I<16>>:$ES_QUAL_MASK4,
    APIntAttr<I<16>>:$ES_SDATA_MASK0,
    APIntAttr<I<16>>:$ES_SDATA_MASK1,
    APIntAttr<I<16>>:$ES_SDATA_MASK2,
    APIntAttr<I<16>>:$ES_SDATA_MASK3,
    APIntAttr<I<16>>:$ES_SDATA_MASK4,
    APIntAttr<I<11>>:$EVODD_PHI_CFG,
    APIntAttr<I<1>>:$EYE_SCAN_SWAP_EN,
    APIntAttr<I<4>>:$FTS_DESKEW_SEQ_ENABLE,
    APIntAttr<I<4>>:$FTS_LANE_DESKEW_CFG,
    StrAttr:$FTS_LANE_DESKEW_EN,
    APIntAttr<I<5>>:$GEARBOX_MODE,
    APIntAttr<I<1>>:$GM_BIAS_SELECT,
    APIntAttr<I<1>>:$LOCAL_MASTER,
    APIntAttr<I<2>>:$OOBDIVCTL,
    APIntAttr<I<1>>:$OOB_PWRUP,
    StrAttr:$PCI3_AUTO_REALIGN,
    APIntAttr<I<1>>:$PCI3_PIPE_RX_ELECIDLE,
    APIntAttr<I<2>>:$PCI3_RX_ASYNC_EBUF_BYPASS,
    APIntAttr<I<1>>:$PCI3_RX_ELECIDLE_EI2_ENABLE,
    APIntAttr<I<6>>:$PCI3_RX_ELECIDLE_H2L_COUNT,
    APIntAttr<I<3>>:$PCI3_RX_ELECIDLE_H2L_DISABLE,
    APIntAttr<I<6>>:$PCI3_RX_ELECIDLE_HI_COUNT,
    APIntAttr<I<1>>:$PCI3_RX_ELECIDLE_LP4_DISABLE,
    APIntAttr<I<1>>:$PCI3_RX_FIFO_DISABLE,
    APIntAttr<I<16>>:$PCIE_BUFG_DIV_CTRL,
    APIntAttr<I<16>>:$PCIE_RXPCS_CFG_GEN3,
    APIntAttr<I<16>>:$PCIE_RXPMA_CFG,
    APIntAttr<I<16>>:$PCIE_TXPCS_CFG_GEN3,
    APIntAttr<I<16>>:$PCIE_TXPMA_CFG,
    StrAttr:$PCS_PCIE_EN,
    APIntAttr<I<16>>:$PCS_RSVD0,
    APIntAttr<I<3>>:$PCS_RSVD1,
    APIntAttr<I<12>>:$PD_TRANS_TIME_FROM_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_NONE_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_TO_P2,
    APIntAttr<I<2>>:$PLL_SEL_MODE_GEN12,
    APIntAttr<I<2>>:$PLL_SEL_MODE_GEN3,
    APIntAttr<I<16>>:$PMA_RSV1,
    APIntAttr<I<3>>:$PROCESS_PAR,
    APIntAttr<I<1>>:$RATE_SW_USE_DRP,
    APIntAttr<I<1>>:$RESET_POWERSAVE_DISABLE,
    APIntAttr<I<5>>:$RXBUFRESET_TIME,
    StrAttr:$RXBUF_ADDR_MODE,
    APIntAttr<I<4>>:$RXBUF_EIDLE_HI_CNT,
    APIntAttr<I<4>>:$RXBUF_EIDLE_LO_CNT,
    StrAttr:$RXBUF_EN,
    StrAttr:$RXBUF_RESET_ON_CB_CHANGE,
    StrAttr:$RXBUF_RESET_ON_COMMAALIGN,
    StrAttr:$RXBUF_RESET_ON_EIDLE,
    StrAttr:$RXBUF_RESET_ON_RATE_CHANGE,
    SI64Attr:$RXBUF_THRESH_OVFLW,
    StrAttr:$RXBUF_THRESH_OVRD,
    SI64Attr:$RXBUF_THRESH_UNDFLW,
    APIntAttr<I<5>>:$RXCDRFREQRESET_TIME,
    APIntAttr<I<5>>:$RXCDRPHRESET_TIME,
    APIntAttr<I<16>>:$RXCDR_CFG0,
    APIntAttr<I<16>>:$RXCDR_CFG0_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG1,
    APIntAttr<I<16>>:$RXCDR_CFG1_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG2,
    APIntAttr<I<16>>:$RXCDR_CFG2_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG3,
    APIntAttr<I<16>>:$RXCDR_CFG3_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG4,
    APIntAttr<I<16>>:$RXCDR_CFG4_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG5,
    APIntAttr<I<16>>:$RXCDR_CFG5_GEN3,
    APIntAttr<I<1>>:$RXCDR_FR_RESET_ON_EIDLE,
    APIntAttr<I<1>>:$RXCDR_HOLD_DURING_EIDLE,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG0,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG1,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG2,
    APIntAttr<I<1>>:$RXCDR_PH_RESET_ON_EIDLE,
    APIntAttr<I<16>>:$RXCFOK_CFG0,
    APIntAttr<I<16>>:$RXCFOK_CFG1,
    APIntAttr<I<16>>:$RXCFOK_CFG2,
    APIntAttr<I<7>>:$RXDFELPMRESET_TIME,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG0,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG1,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG2,
    APIntAttr<I<16>>:$RXDFE_CFG0,
    APIntAttr<I<16>>:$RXDFE_CFG1,
    APIntAttr<I<16>>:$RXDFE_GC_CFG0,
    APIntAttr<I<16>>:$RXDFE_GC_CFG1,
    APIntAttr<I<16>>:$RXDFE_GC_CFG2,
    APIntAttr<I<16>>:$RXDFE_H2_CFG0,
    APIntAttr<I<16>>:$RXDFE_H2_CFG1,
    APIntAttr<I<16>>:$RXDFE_H3_CFG0,
    APIntAttr<I<16>>:$RXDFE_H3_CFG1,
    APIntAttr<I<16>>:$RXDFE_H4_CFG0,
    APIntAttr<I<16>>:$RXDFE_H4_CFG1,
    APIntAttr<I<16>>:$RXDFE_H5_CFG0,
    APIntAttr<I<16>>:$RXDFE_H5_CFG1,
    APIntAttr<I<16>>:$RXDFE_H6_CFG0,
    APIntAttr<I<16>>:$RXDFE_H6_CFG1,
    APIntAttr<I<16>>:$RXDFE_H7_CFG0,
    APIntAttr<I<16>>:$RXDFE_H7_CFG1,
    APIntAttr<I<16>>:$RXDFE_H8_CFG0,
    APIntAttr<I<16>>:$RXDFE_H8_CFG1,
    APIntAttr<I<16>>:$RXDFE_H9_CFG0,
    APIntAttr<I<16>>:$RXDFE_H9_CFG1,
    APIntAttr<I<16>>:$RXDFE_HA_CFG0,
    APIntAttr<I<16>>:$RXDFE_HA_CFG1,
    APIntAttr<I<16>>:$RXDFE_HB_CFG0,
    APIntAttr<I<16>>:$RXDFE_HB_CFG1,
    APIntAttr<I<16>>:$RXDFE_HC_CFG0,
    APIntAttr<I<16>>:$RXDFE_HC_CFG1,
    APIntAttr<I<16>>:$RXDFE_HD_CFG0,
    APIntAttr<I<16>>:$RXDFE_HD_CFG1,
    APIntAttr<I<16>>:$RXDFE_HE_CFG0,
    APIntAttr<I<16>>:$RXDFE_HE_CFG1,
    APIntAttr<I<16>>:$RXDFE_HF_CFG0,
    APIntAttr<I<16>>:$RXDFE_HF_CFG1,
    APIntAttr<I<16>>:$RXDFE_OS_CFG0,
    APIntAttr<I<16>>:$RXDFE_OS_CFG1,
    APIntAttr<I<16>>:$RXDFE_UT_CFG0,
    APIntAttr<I<16>>:$RXDFE_UT_CFG1,
    APIntAttr<I<16>>:$RXDFE_VP_CFG0,
    APIntAttr<I<16>>:$RXDFE_VP_CFG1,
    APIntAttr<I<16>>:$RXDLY_CFG,
    APIntAttr<I<16>>:$RXDLY_LCFG,
    StrAttr:$RXELECIDLE_CFG,
    SI64Attr:$RXGBOX_FIFO_INIT_RD_ADDR,
    StrAttr:$RXGEARBOX_EN,
    APIntAttr<I<5>>:$RXISCANRESET_TIME,
    APIntAttr<I<16>>:$RXLPM_CFG,
    APIntAttr<I<16>>:$RXLPM_GC_CFG,
    APIntAttr<I<16>>:$RXLPM_KH_CFG0,
    APIntAttr<I<16>>:$RXLPM_KH_CFG1,
    APIntAttr<I<16>>:$RXLPM_OS_CFG0,
    APIntAttr<I<16>>:$RXLPM_OS_CFG1,
    APIntAttr<I<9>>:$RXOOB_CFG,
    StrAttr:$RXOOB_CLK_CFG,
    APIntAttr<I<5>>:$RXOSCALRESET_TIME,
    SI64Attr:$RXOUT_DIV,
    APIntAttr<I<5>>:$RXPCSRESET_TIME,
    APIntAttr<I<16>>:$RXPHBEACON_CFG,
    APIntAttr<I<16>>:$RXPHDLY_CFG,
    APIntAttr<I<16>>:$RXPHSAMP_CFG,
    APIntAttr<I<16>>:$RXPHSLIP_CFG,
    APIntAttr<I<5>>:$RXPH_MONITOR_SEL,
    APIntAttr<I<2>>:$RXPI_CFG0,
    APIntAttr<I<2>>:$RXPI_CFG1,
    APIntAttr<I<2>>:$RXPI_CFG2,
    APIntAttr<I<2>>:$RXPI_CFG3,
    APIntAttr<I<1>>:$RXPI_CFG4,
    APIntAttr<I<1>>:$RXPI_CFG5,
    APIntAttr<I<3>>:$RXPI_CFG6,
    APIntAttr<I<1>>:$RXPI_LPM,
    APIntAttr<I<1>>:$RXPI_VREFSEL,
    StrAttr:$RXPMACLK_SEL,
    APIntAttr<I<5>>:$RXPMARESET_TIME,
    APIntAttr<I<1>>:$RXPRBS_ERR_LOOPBACK,
    SI64Attr:$RXPRBS_LINKACQ_CNT,
    SI64Attr:$RXSLIDE_AUTO_WAIT,
    StrAttr:$RXSLIDE_MODE,
    APIntAttr<I<1>>:$RXSYNC_MULTILANE,
    APIntAttr<I<1>>:$RXSYNC_OVRD,
    APIntAttr<I<1>>:$RXSYNC_SKIP_DA,
    APIntAttr<I<1>>:$RX_AFE_CM_EN,
    APIntAttr<I<16>>:$RX_BIAS_CFG0,
    APIntAttr<I<6>>:$RX_BUFFER_CFG,
    APIntAttr<I<1>>:$RX_CAPFF_SARC_ENB,
    SI64Attr:$RX_CLK25_DIV,
    APIntAttr<I<1>>:$RX_CLKMUX_EN,
    APIntAttr<I<5>>:$RX_CLK_SLIP_OVRD,
    APIntAttr<I<4>>:$RX_CM_BUF_CFG,
    APIntAttr<I<1>>:$RX_CM_BUF_PD,
    APIntAttr<I<2>>:$RX_CM_SEL,
    APIntAttr<I<4>>:$RX_CM_TRIM,
    APIntAttr<I<8>>:$RX_CTLE3_LPF,
    SI64Attr:$RX_DATA_WIDTH,
    APIntAttr<I<6>>:$RX_DDI_SEL,
    StrAttr:$RX_DEFER_RESET_BUF_EN,
    APIntAttr<I<4>>:$RX_DFELPM_CFG0,
    APIntAttr<I<1>>:$RX_DFELPM_CFG1,
    APIntAttr<I<1>>:$RX_DFELPM_KLKH_AGC_STUP_EN,
    APIntAttr<I<2>>:$RX_DFE_AGC_CFG0,
    APIntAttr<I<3>>:$RX_DFE_AGC_CFG1,
    APIntAttr<I<2>>:$RX_DFE_KL_LPM_KH_CFG0,
    APIntAttr<I<3>>:$RX_DFE_KL_LPM_KH_CFG1,
    APIntAttr<I<2>>:$RX_DFE_KL_LPM_KL_CFG0,
    APIntAttr<I<3>>:$RX_DFE_KL_LPM_KL_CFG1,
    APIntAttr<I<1>>:$RX_DFE_LPM_HOLD_DURING_EIDLE,
    StrAttr:$RX_DISPERR_SEQ_MATCH,
    APIntAttr<I<5>>:$RX_DIVRESET_TIME,
    APIntAttr<I<1>>:$RX_EN_HI_LR,
    APIntAttr<I<7>>:$RX_EYESCAN_VS_CODE,
    APIntAttr<I<1>>:$RX_EYESCAN_VS_NEG_DIR,
    APIntAttr<I<2>>:$RX_EYESCAN_VS_RANGE,
    APIntAttr<I<1>>:$RX_EYESCAN_VS_UT_SIGN,
    APIntAttr<I<1>>:$RX_FABINT_USRCLK_FLOP,
    SI64Attr:$RX_INT_DATAWIDTH,
    APIntAttr<I<1>>:$RX_PMA_POWER_SAVE,
    StrAttr:$RX_PROGDIV_CFG,
    APIntAttr<I<3>>:$RX_SAMPLE_PERIOD,
    SI64Attr:$RX_SIG_VALID_DLY,
    APIntAttr<I<1>>:$RX_SUM_DFETAPREP_EN,
    APIntAttr<I<4>>:$RX_SUM_IREF_TUNE,
    APIntAttr<I<2>>:$RX_SUM_RES_CTRL,
    APIntAttr<I<4>>:$RX_SUM_VCMTUNE,
    APIntAttr<I<1>>:$RX_SUM_VCM_OVWR,
    APIntAttr<I<3>>:$RX_SUM_VREF_TUNE,
    APIntAttr<I<2>>:$RX_TUNE_AFE_OS,
    APIntAttr<I<1>>:$RX_WIDEMODE_CDR,
    StrAttr:$RX_XCLK_SEL,
    SI64Attr:$SAS_MAX_COM,
    SI64Attr:$SAS_MIN_COM,
    APIntAttr<I<4>>:$SATA_BURST_SEQ_LEN,
    APIntAttr<I<3>>:$SATA_BURST_VAL,
    StrAttr:$SATA_CPLL_CFG,
    APIntAttr<I<3>>:$SATA_EIDLE_VAL,
    SI64Attr:$SATA_MAX_BURST,
    SI64Attr:$SATA_MAX_INIT,
    SI64Attr:$SATA_MAX_WAKE,
    SI64Attr:$SATA_MIN_BURST,
    SI64Attr:$SATA_MIN_INIT,
    SI64Attr:$SATA_MIN_WAKE,
    StrAttr:$SHOW_REALIGN_COMMA,
    StrAttr:$SIM_MODE,
    StrAttr:$SIM_RECEIVER_DETECT_PASS,
    StrAttr:$SIM_RESET_SPEEDUP,
    APIntAttr<I<1>>:$SIM_TX_EIDLE_DRIVE_LEVEL,
    SI64Attr:$SIM_VERSION,
    APIntAttr<I<2>>:$TAPDLY_SET_TX,
    APIntAttr<I<4>>:$TEMPERATUR_PAR,
    APIntAttr<I<15>>:$TERM_RCAL_CFG,
    APIntAttr<I<3>>:$TERM_RCAL_OVRD,
    APIntAttr<I<8>>:$TRANS_TIME_RATE,
    APIntAttr<I<8>>:$TST_RSV0,
    APIntAttr<I<8>>:$TST_RSV1,
    StrAttr:$TXBUF_EN,
    StrAttr:$TXBUF_RESET_ON_RATE_CHANGE,
    APIntAttr<I<16>>:$TXDLY_CFG,
    APIntAttr<I<16>>:$TXDLY_LCFG,
    APIntAttr<I<4>>:$TXDRVBIAS_N,
    APIntAttr<I<4>>:$TXDRVBIAS_P,
    StrAttr:$TXFIFO_ADDR_CFG,
    SI64Attr:$TXGBOX_FIFO_INIT_RD_ADDR,
    StrAttr:$TXGEARBOX_EN,
    SI64Attr:$TXOUT_DIV,
    APIntAttr<I<5>>:$TXPCSRESET_TIME,
    APIntAttr<I<16>>:$TXPHDLY_CFG0,
    APIntAttr<I<16>>:$TXPHDLY_CFG1,
    APIntAttr<I<16>>:$TXPH_CFG,
    APIntAttr<I<5>>:$TXPH_MONITOR_SEL,
    APIntAttr<I<2>>:$TXPI_CFG0,
    APIntAttr<I<2>>:$TXPI_CFG1,
    APIntAttr<I<2>>:$TXPI_CFG2,
    APIntAttr<I<1>>:$TXPI_CFG3,
    APIntAttr<I<1>>:$TXPI_CFG4,
    APIntAttr<I<3>>:$TXPI_CFG5,
    APIntAttr<I<1>>:$TXPI_GRAY_SEL,
    APIntAttr<I<1>>:$TXPI_INVSTROBE_SEL,
    APIntAttr<I<1>>:$TXPI_LPM,
    StrAttr:$TXPI_PPMCLK_SEL,
    APIntAttr<I<8>>:$TXPI_PPM_CFG,
    APIntAttr<I<3>>:$TXPI_SYNFREQ_PPM,
    APIntAttr<I<1>>:$TXPI_VREFSEL,
    APIntAttr<I<5>>:$TXPMARESET_TIME,
    APIntAttr<I<1>>:$TXSYNC_MULTILANE,
    APIntAttr<I<1>>:$TXSYNC_OVRD,
    APIntAttr<I<1>>:$TXSYNC_SKIP_DA,
    SI64Attr:$TX_CLK25_DIV,
    APIntAttr<I<1>>:$TX_CLKMUX_EN,
    SI64Attr:$TX_DATA_WIDTH,
    APIntAttr<I<6>>:$TX_DCD_CFG,
    APIntAttr<I<1>>:$TX_DCD_EN,
    APIntAttr<I<6>>:$TX_DEEMPH0,
    APIntAttr<I<6>>:$TX_DEEMPH1,
    APIntAttr<I<5>>:$TX_DIVRESET_TIME,
    StrAttr:$TX_DRIVE_MODE,
    APIntAttr<I<3>>:$TX_EIDLE_ASSERT_DELAY,
    APIntAttr<I<3>>:$TX_EIDLE_DEASSERT_DELAY,
    APIntAttr<I<1>>:$TX_EML_PHI_TUNE,
    APIntAttr<I<1>>:$TX_FABINT_USRCLK_FLOP,
    APIntAttr<I<1>>:$TX_IDLE_DATA_ZERO,
    SI64Attr:$TX_INT_DATAWIDTH,
    StrAttr:$TX_LOOPBACK_DRIVE_HIZ,
    APIntAttr<I<1>>:$TX_MAINCURSOR_SEL,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_0,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_1,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_2,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_3,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_4,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_0,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_1,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_2,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_3,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_4,
    APIntAttr<I<3>>:$TX_MODE_SEL,
    APIntAttr<I<1>>:$TX_PMADATA_OPT,
    APIntAttr<I<1>>:$TX_PMA_POWER_SAVE,
    StrAttr:$TX_PROGCLK_SEL,
    StrAttr:$TX_PROGDIV_CFG,
    APIntAttr<I<1>>:$TX_QPI_STATUS_EN,
    APIntAttr<I<14>>:$TX_RXDETECT_CFG,
    APIntAttr<I<3>>:$TX_RXDETECT_REF,
    APIntAttr<I<3>>:$TX_SAMPLE_PERIOD,
    APIntAttr<I<1>>:$TX_SARC_LPBK_ENB,
    StrAttr:$TX_XCLK_SEL,
    APIntAttr<I<1>>:$USE_PCS_CLK_PHASE_SEL,
    APIntAttr<I<2>>:$WB_MODE
  );

  let results = (outs
    I<9>:$BUFGTDIV,
    I<8>:$RXDATAEXTENDRSVD,
    I<8>:$RXCTRL3,
    I<8>:$RXCTRL2,
    I<8>:$PINRSRVDAS,
    I<7>:$RXMONITOROUT,
    I<6>:$RXHEADER,
    I<5>:$RXCHBONDO,
    I<3>:$RXSTATUS,
    I<3>:$RXBUFSTATUS,
    I<3>:$BUFGTRSTMASK,
    I<3>:$BUFGTRESET,
    I<3>:$BUFGTCEMASK,
    I<3>:$BUFGTCE,
    I<2>:$TXBUFSTATUS,
    I<2>:$RXSTARTOFSEQ,
    I<2>:$RXHEADERVALID,
    I<2>:$RXDATAVALID,
    I<2>:$RXCLKCORCNT,
    I<2>:$PCIERATEQPLLRESET,
    I<2>:$PCIERATEQPLLPD,
    I<17>:$DMONITOROUT,
    I<16>:$RXCTRL1,
    I<16>:$RXCTRL0,
    I<16>:$DRPDO,
    I<128>:$RXDATA,
    I<12>:$PCSRSVDOUT,
    I<1>:$TXSYNCOUT,
    I<1>:$TXSYNCDONE,
    I<1>:$TXRESETDONE,
    I<1>:$TXRATEDONE,
    I<1>:$TXQPISENP,
    I<1>:$TXQPISENN,
    I<1>:$TXPRGDIVRESETDONE,
    I<1>:$TXPMARESETDONE,
    I<1>:$TXPHINITDONE,
    I<1>:$TXPHALIGNDONE,
    I<1>:$TXOUTCLKPCS,
    I<1>:$TXOUTCLKFABRIC,
    I<1>:$TXOUTCLK,
    I<1>:$TXDLYSRESETDONE,
    I<1>:$TXCOMFINISH,
    I<1>:$RXVALID,
    I<1>:$RXSYNCOUT,
    I<1>:$RXSYNCDONE,
    I<1>:$RXSLIPPMARDY,
    I<1>:$RXSLIPOUTCLKRDY,
    I<1>:$RXSLIPDONE,
    I<1>:$RXSLIDERDY,
    I<1>:$RXRESETDONE,
    I<1>:$RXRECCLKOUT,
    I<1>:$RXRATEDONE,
    I<1>:$RXQPISENP,
    I<1>:$RXQPISENN,
    I<1>:$RXPRGDIVRESETDONE,
    I<1>:$RXPRBSLOCKED,
    I<1>:$RXPRBSERR,
    I<1>:$RXPMARESETDONE,
    I<1>:$RXPHALIGNERR,
    I<1>:$RXPHALIGNDONE,
    I<1>:$RXOUTCLKPCS,
    I<1>:$RXOUTCLKFABRIC,
    I<1>:$RXOUTCLK,
    I<1>:$RXOSINTSTROBESTARTED,
    I<1>:$RXOSINTSTROBEDONE,
    I<1>:$RXOSINTSTARTED,
    I<1>:$RXOSINTDONE,
    I<1>:$RXELECIDLE,
    I<1>:$RXDLYSRESETDONE,
    I<1>:$RXCOMWAKEDET,
    I<1>:$RXCOMSASDET,
    I<1>:$RXCOMMADET,
    I<1>:$RXCOMINITDET,
    I<1>:$RXCHANREALIGN,
    I<1>:$RXCHANISALIGNED,
    I<1>:$RXCHANBONDSEQ,
    I<1>:$RXCDRPHDONE,
    I<1>:$RXCDRLOCK,
    I<1>:$RXBYTEREALIGN,
    I<1>:$RXBYTEISALIGNED,
    I<1>:$RESETEXCEPTION,
    I<1>:$PHYSTATUS,
    I<1>:$PCIEUSERRATESTART,
    I<1>:$PCIEUSERPHYSTATUSRST,
    I<1>:$PCIEUSERGEN3RDY,
    I<1>:$PCIESYNCTXSYNCDONE,
    I<1>:$PCIERATEIDLE,
    I<1>:$PCIERATEGEN3,
    I<1>:$GTREFCLKMONITOR,
    I<1>:$GTPOWERGOOD,
    I<1>:$GTHTXP,
    I<1>:$GTHTXN,
    I<1>:$EYESCANDATAERROR,
    I<1>:$DRPRDY,
    I<1>:$CPLLREFCLKLOST,
    I<1>:$CPLLLOCK,
    I<1>:$CPLLFBCLKLOST
  );
}

def GTHE3uCOMMON : XilinxPrimitiveOp<"GTHE3_COMMON", []> {
  let summary = "GTHE3_COMMON Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$DRPADDR,
    I<8>:$QPLLRSVD4,
    I<8>:$QPLLRSVD1,
    I<8>:$PMARSVD1,
    I<8>:$PMARSVD0,
    I<5>:$QPLLRSVD3,
    I<5>:$QPLLRSVD2,
    I<5>:$BGRCALOVRD,
    I<3>:$QPLL1REFCLKSEL,
    I<3>:$QPLL0REFCLKSEL,
    I<16>:$DRPDI,
    I<1>:$RCALENB,
    I<1>:$QPLL1RESET,
    I<1>:$QPLL1PD,
    I<1>:$QPLL1LOCKEN,
    I<1>:$QPLL1LOCKDETCLK,
    I<1>:$QPLL1CLKRSVD1,
    I<1>:$QPLL1CLKRSVD0,
    I<1>:$QPLL0RESET,
    I<1>:$QPLL0PD,
    I<1>:$QPLL0LOCKEN,
    I<1>:$QPLL0LOCKDETCLK,
    I<1>:$QPLL0CLKRSVD1,
    I<1>:$QPLL0CLKRSVD0,
    I<1>:$GTSOUTHREFCLK11,
    I<1>:$GTSOUTHREFCLK10,
    I<1>:$GTSOUTHREFCLK01,
    I<1>:$GTSOUTHREFCLK00,
    I<1>:$GTREFCLK11,
    I<1>:$GTREFCLK10,
    I<1>:$GTREFCLK01,
    I<1>:$GTREFCLK00,
    I<1>:$GTNORTHREFCLK11,
    I<1>:$GTNORTHREFCLK10,
    I<1>:$GTNORTHREFCLK01,
    I<1>:$GTNORTHREFCLK00,
    I<1>:$GTGREFCLK1,
    I<1>:$GTGREFCLK0,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,

    // GTHE3_COMMON parameters follows
    APIntAttr<I<16>>:$BIAS_CFG0,
    APIntAttr<I<16>>:$BIAS_CFG1,
    APIntAttr<I<16>>:$BIAS_CFG2,
    APIntAttr<I<16>>:$BIAS_CFG3,
    APIntAttr<I<16>>:$BIAS_CFG4,
    APIntAttr<I<10>>:$BIAS_CFG_RSVD,
    APIntAttr<I<16>>:$COMMON_CFG0,
    APIntAttr<I<16>>:$COMMON_CFG1,
    APIntAttr<I<16>>:$POR_CFG,
    APIntAttr<I<16>>:$QPLL0_CFG0,
    APIntAttr<I<16>>:$QPLL0_CFG1,
    APIntAttr<I<16>>:$QPLL0_CFG1_G3,
    APIntAttr<I<16>>:$QPLL0_CFG2,
    APIntAttr<I<16>>:$QPLL0_CFG2_G3,
    APIntAttr<I<16>>:$QPLL0_CFG3,
    APIntAttr<I<16>>:$QPLL0_CFG4,
    APIntAttr<I<10>>:$QPLL0_CP,
    APIntAttr<I<10>>:$QPLL0_CP_G3,
    SI64Attr:$QPLL0_FBDIV,
    SI64Attr:$QPLL0_FBDIV_G3,
    APIntAttr<I<16>>:$QPLL0_INIT_CFG0,
    APIntAttr<I<8>>:$QPLL0_INIT_CFG1,
    APIntAttr<I<16>>:$QPLL0_LOCK_CFG,
    APIntAttr<I<16>>:$QPLL0_LOCK_CFG_G3,
    APIntAttr<I<10>>:$QPLL0_LPF,
    APIntAttr<I<10>>:$QPLL0_LPF_G3,
    SI64Attr:$QPLL0_REFCLK_DIV,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG0,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG1,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG2,
    APIntAttr<I<16>>:$QPLL1_CFG0,
    APIntAttr<I<16>>:$QPLL1_CFG1,
    APIntAttr<I<16>>:$QPLL1_CFG1_G3,
    APIntAttr<I<16>>:$QPLL1_CFG2,
    APIntAttr<I<16>>:$QPLL1_CFG2_G3,
    APIntAttr<I<16>>:$QPLL1_CFG3,
    APIntAttr<I<16>>:$QPLL1_CFG4,
    APIntAttr<I<10>>:$QPLL1_CP,
    APIntAttr<I<10>>:$QPLL1_CP_G3,
    SI64Attr:$QPLL1_FBDIV,
    SI64Attr:$QPLL1_FBDIV_G3,
    APIntAttr<I<16>>:$QPLL1_INIT_CFG0,
    APIntAttr<I<8>>:$QPLL1_INIT_CFG1,
    APIntAttr<I<16>>:$QPLL1_LOCK_CFG,
    APIntAttr<I<16>>:$QPLL1_LOCK_CFG_G3,
    APIntAttr<I<10>>:$QPLL1_LPF,
    APIntAttr<I<10>>:$QPLL1_LPF_G3,
    SI64Attr:$QPLL1_REFCLK_DIV,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG0,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG1,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG2,
    APIntAttr<I<16>>:$RSVD_ATTR0,
    APIntAttr<I<16>>:$RSVD_ATTR1,
    APIntAttr<I<16>>:$RSVD_ATTR2,
    APIntAttr<I<16>>:$RSVD_ATTR3,
    APIntAttr<I<2>>:$RXRECCLKOUT0_SEL,
    APIntAttr<I<2>>:$RXRECCLKOUT1_SEL,
    APIntAttr<I<1>>:$SARC_EN,
    APIntAttr<I<1>>:$SARC_SEL,
    APIntAttr<I<16>>:$SDM0DATA1_0,
    APIntAttr<I<9>>:$SDM0DATA1_1,
    APIntAttr<I<16>>:$SDM0INITSEED0_0,
    APIntAttr<I<9>>:$SDM0INITSEED0_1,
    APIntAttr<I<1>>:$SDM0_DATA_PIN_SEL,
    APIntAttr<I<1>>:$SDM0_WIDTH_PIN_SEL,
    APIntAttr<I<16>>:$SDM1DATA1_0,
    APIntAttr<I<9>>:$SDM1DATA1_1,
    APIntAttr<I<16>>:$SDM1INITSEED0_0,
    APIntAttr<I<9>>:$SDM1INITSEED0_1,
    APIntAttr<I<1>>:$SDM1_DATA_PIN_SEL,
    APIntAttr<I<1>>:$SDM1_WIDTH_PIN_SEL,
    StrAttr:$SIM_MODE,
    StrAttr:$SIM_RESET_SPEEDUP,
    SI64Attr:$SIM_VERSION
  );

  let results = (outs
    I<8>:$QPLLDMONITOR1,
    I<8>:$QPLLDMONITOR0,
    I<8>:$PMARSVDOUT1,
    I<8>:$PMARSVDOUT0,
    I<2>:$RXRECCLK1_SEL,
    I<2>:$RXRECCLK0_SEL,
    I<16>:$DRPDO,
    I<1>:$REFCLKOUTMONITOR1,
    I<1>:$REFCLKOUTMONITOR0,
    I<1>:$QPLL1REFCLKLOST,
    I<1>:$QPLL1OUTREFCLK,
    I<1>:$QPLL1OUTCLK,
    I<1>:$QPLL1LOCK,
    I<1>:$QPLL1FBCLKLOST,
    I<1>:$QPLL0REFCLKLOST,
    I<1>:$QPLL0OUTREFCLK,
    I<1>:$QPLL0OUTCLK,
    I<1>:$QPLL0LOCK,
    I<1>:$QPLL0FBCLKLOST,
    I<1>:$DRPRDY
  );
}

def GTHE4uCHANNEL : XilinxPrimitiveOp<"GTHE4_CHANNEL", []> {
  let summary = "GTHE4_CHANNEL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRPADDR,
    I<8>:$TXDATAEXTENDRSVD,
    I<8>:$TXCTRL2,
    I<8>:$TX8B10BBYPASS,
    I<7>:$TXSEQUENCE,
    I<7>:$TXMAINCURSOR,
    I<7>:$RXCKCALSTART,
    I<6>:$TXHEADER,
    I<5>:$TXPRECURSOR,
    I<5>:$TXPOSTCURSOR,
    I<5>:$TXPIPPMSTEPSIZE,
    I<5>:$TXDIFFCTRL,
    I<5>:$RXCHBONDI,
    I<4>:$TXPRBSSEL,
    I<4>:$RXPRBSSEL,
    I<4>:$RXDFECFOKFCNUM,
    I<3>:$TXRATE,
    I<3>:$TXOUTCLKSEL,
    I<3>:$TXMARGIN,
    I<3>:$RXRATE,
    I<3>:$RXOUTCLKSEL,
    I<3>:$RXCHBONDLEVEL,
    I<3>:$LOOPBACK,
    I<3>:$CPLLREFCLKSEL,
    I<2>:$TXSYSCLKSEL,
    I<2>:$TXPLLCLKSEL,
    I<2>:$TXPD,
    I<2>:$TXDEEMPH,
    I<2>:$RXSYSCLKSEL,
    I<2>:$RXPLLCLKSEL,
    I<2>:$RXPD,
    I<2>:$RXMONITORSEL,
    I<2>:$RXELECIDLEMODE,
    I<2>:$RXDFEAGCCTRL,
    I<20>:$TSTIN,
    I<16>:$TXCTRL1,
    I<16>:$TXCTRL0,
    I<16>:$PCSRSVDIN,
    I<16>:$GTRSVD,
    I<16>:$DRPDI,
    I<128>:$TXDATA,
    I<1>:$TXUSRCLK2,
    I<1>:$TXUSRCLK,
    I<1>:$TXUSERRDY,
    I<1>:$TXSYNCMODE,
    I<1>:$TXSYNCIN,
    I<1>:$TXSYNCALLIN,
    I<1>:$TXSWING,
    I<1>:$TXRATEMODE,
    I<1>:$TXQPIWEAKPUP,
    I<1>:$TXQPIBIASEN,
    I<1>:$TXPROGDIVRESET,
    I<1>:$TXPRBSFORCEERR,
    I<1>:$TXPOLARITY,
    I<1>:$TXPMARESET,
    I<1>:$TXPISOPD,
    I<1>:$TXPIPPMSEL,
    I<1>:$TXPIPPMPD,
    I<1>:$TXPIPPMOVRDEN,
    I<1>:$TXPIPPMEN,
    I<1>:$TXPHOVRDEN,
    I<1>:$TXPHINIT,
    I<1>:$TXPHDLYTSTCLK,
    I<1>:$TXPHDLYRESET,
    I<1>:$TXPHDLYPD,
    I<1>:$TXPHALIGNEN,
    I<1>:$TXPHALIGN,
    I<1>:$TXPDELECIDLEMODE,
    I<1>:$TXPCSRESET,
    I<1>:$TXONESZEROS,
    I<1>:$TXMUXDCDORWREN,
    I<1>:$TXMUXDCDEXHOLD,
    I<1>:$TXLFPSU3WAKE,
    I<1>:$TXLFPSU2LPEXIT,
    I<1>:$TXLFPSTRESET,
    I<1>:$TXLATCLK,
    I<1>:$TXINHIBIT,
    I<1>:$TXELECIDLE,
    I<1>:$TXDLYUPDOWN,
    I<1>:$TXDLYSRESET,
    I<1>:$TXDLYOVRDEN,
    I<1>:$TXDLYHOLD,
    I<1>:$TXDLYEN,
    I<1>:$TXDLYBYPASS,
    I<1>:$TXDETECTRX,
    I<1>:$TXDCCRESET,
    I<1>:$TXDCCFORCESTART,
    I<1>:$TXCOMWAKE,
    I<1>:$TXCOMSAS,
    I<1>:$TXCOMINIT,
    I<1>:$TX8B10BEN,
    I<1>:$SIGVALIDCLK,
    I<1>:$RXUSRCLK2,
    I<1>:$RXUSRCLK,
    I<1>:$RXUSERRDY,
    I<1>:$RXTERMINATION,
    I<1>:$RXSYNCMODE,
    I<1>:$RXSYNCIN,
    I<1>:$RXSYNCALLIN,
    I<1>:$RXSLIPPMA,
    I<1>:$RXSLIPOUTCLK,
    I<1>:$RXSLIDE,
    I<1>:$RXRATEMODE,
    I<1>:$RXQPIEN,
    I<1>:$RXPROGDIVRESET,
    I<1>:$RXPRBSCNTRESET,
    I<1>:$RXPOLARITY,
    I<1>:$RXPMARESET,
    I<1>:$RXPHOVRDEN,
    I<1>:$RXPHDLYRESET,
    I<1>:$RXPHDLYPD,
    I<1>:$RXPHALIGNEN,
    I<1>:$RXPHALIGN,
    I<1>:$RXPCSRESET,
    I<1>:$RXPCOMMAALIGNEN,
    I<1>:$RXOSOVRDEN,
    I<1>:$RXOSHOLD,
    I<1>:$RXOSCALRESET,
    I<1>:$RXOOBRESET,
    I<1>:$RXMCOMMAALIGNEN,
    I<1>:$RXLPMOSOVRDEN,
    I<1>:$RXLPMOSHOLD,
    I<1>:$RXLPMLFKLOVRDEN,
    I<1>:$RXLPMLFHOLD,
    I<1>:$RXLPMHFOVRDEN,
    I<1>:$RXLPMHFHOLD,
    I<1>:$RXLPMGCOVRDEN,
    I<1>:$RXLPMGCHOLD,
    I<1>:$RXLPMEN,
    I<1>:$RXLATCLK,
    I<1>:$RXGEARBOXSLIP,
    I<1>:$RXEQTRAINING,
    I<1>:$RXDLYSRESET,
    I<1>:$RXDLYOVRDEN,
    I<1>:$RXDLYEN,
    I<1>:$RXDLYBYPASS,
    I<1>:$RXDFEXYDEN,
    I<1>:$RXDFEVPOVRDEN,
    I<1>:$RXDFEVPHOLD,
    I<1>:$RXDFEUTOVRDEN,
    I<1>:$RXDFEUTHOLD,
    I<1>:$RXDFETAP9OVRDEN,
    I<1>:$RXDFETAP9HOLD,
    I<1>:$RXDFETAP8OVRDEN,
    I<1>:$RXDFETAP8HOLD,
    I<1>:$RXDFETAP7OVRDEN,
    I<1>:$RXDFETAP7HOLD,
    I<1>:$RXDFETAP6OVRDEN,
    I<1>:$RXDFETAP6HOLD,
    I<1>:$RXDFETAP5OVRDEN,
    I<1>:$RXDFETAP5HOLD,
    I<1>:$RXDFETAP4OVRDEN,
    I<1>:$RXDFETAP4HOLD,
    I<1>:$RXDFETAP3OVRDEN,
    I<1>:$RXDFETAP3HOLD,
    I<1>:$RXDFETAP2OVRDEN,
    I<1>:$RXDFETAP2HOLD,
    I<1>:$RXDFETAP15OVRDEN,
    I<1>:$RXDFETAP15HOLD,
    I<1>:$RXDFETAP14OVRDEN,
    I<1>:$RXDFETAP14HOLD,
    I<1>:$RXDFETAP13OVRDEN,
    I<1>:$RXDFETAP13HOLD,
    I<1>:$RXDFETAP12OVRDEN,
    I<1>:$RXDFETAP12HOLD,
    I<1>:$RXDFETAP11OVRDEN,
    I<1>:$RXDFETAP11HOLD,
    I<1>:$RXDFETAP10OVRDEN,
    I<1>:$RXDFETAP10HOLD,
    I<1>:$RXDFELPMRESET,
    I<1>:$RXDFELFOVRDEN,
    I<1>:$RXDFELFHOLD,
    I<1>:$RXDFEKHOVRDEN,
    I<1>:$RXDFEKHHOLD,
    I<1>:$RXDFECFOKOVREN,
    I<1>:$RXDFECFOKHOLD,
    I<1>:$RXDFECFOKFPULSE,
    I<1>:$RXDFECFOKFEN,
    I<1>:$RXDFEAGCOVRDEN,
    I<1>:$RXDFEAGCHOLD,
    I<1>:$RXCOMMADETEN,
    I<1>:$RXCKCALRESET,
    I<1>:$RXCHBONDSLAVE,
    I<1>:$RXCHBONDMASTER,
    I<1>:$RXCHBONDEN,
    I<1>:$RXCDRRESET,
    I<1>:$RXCDROVRDEN,
    I<1>:$RXCDRHOLD,
    I<1>:$RXCDRFREQRESET,
    I<1>:$RXBUFRESET,
    I<1>:$RXAFECFOKEN,
    I<1>:$RX8B10BEN,
    I<1>:$RESETOVRD,
    I<1>:$QPLL1REFCLK,
    I<1>:$QPLL1FREQLOCK,
    I<1>:$QPLL1CLK,
    I<1>:$QPLL0REFCLK,
    I<1>:$QPLL0FREQLOCK,
    I<1>:$QPLL0CLK,
    I<1>:$PCIEUSERRATEDONE,
    I<1>:$PCIERSTTXSYNCSTART,
    I<1>:$PCIERSTIDLE,
    I<1>:$PCIEEQRXEQADAPTDONE,
    I<1>:$INCPCTRL,
    I<1>:$GTTXRESETSEL,
    I<1>:$GTTXRESET,
    I<1>:$GTSOUTHREFCLK1,
    I<1>:$GTSOUTHREFCLK0,
    I<1>:$GTRXRESETSEL,
    I<1>:$GTRXRESET,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTNORTHREFCLK1,
    I<1>:$GTNORTHREFCLK0,
    I<1>:$GTHRXP,
    I<1>:$GTHRXN,
    I<1>:$GTGREFCLK,
    I<1>:$FREQOS,
    I<1>:$EYESCANTRIGGER,
    I<1>:$EYESCANRESET,
    I<1>:$DRPWE,
    I<1>:$DRPRST,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$DMONITORCLK,
    I<1>:$DMONFIFORESET,
    I<1>:$CPLLRESET,
    I<1>:$CPLLPD,
    I<1>:$CPLLLOCKEN,
    I<1>:$CPLLLOCKDETCLK,
    I<1>:$CPLLFREQLOCK,
    I<1>:$CLKRSVD1,
    I<1>:$CLKRSVD0,
    I<1>:$CFGRESET,
    I<1>:$CDRSTEPSX,
    I<1>:$CDRSTEPSQ,
    I<1>:$CDRSTEPDIR,

    // GTHE4_CHANNEL parameters follows
    APIntAttr<I<1>>:$ACJTAG_DEBUG_MODE,
    APIntAttr<I<1>>:$ACJTAG_MODE,
    APIntAttr<I<1>>:$ACJTAG_RESET,
    APIntAttr<I<16>>:$ADAPT_CFG0,
    APIntAttr<I<16>>:$ADAPT_CFG1,
    APIntAttr<I<16>>:$ADAPT_CFG2,
    StrAttr:$ALIGN_COMMA_DOUBLE,
    APIntAttr<I<10>>:$ALIGN_COMMA_ENABLE,
    SI64Attr:$ALIGN_COMMA_WORD,
    StrAttr:$ALIGN_MCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_MCOMMA_VALUE,
    StrAttr:$ALIGN_PCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_PCOMMA_VALUE,
    APIntAttr<I<1>>:$A_RXOSCALRESET,
    APIntAttr<I<1>>:$A_RXPROGDIVRESET,
    APIntAttr<I<1>>:$A_RXTERMINATION,
    APIntAttr<I<5>>:$A_TXDIFFCTRL,
    APIntAttr<I<1>>:$A_TXPROGDIVRESET,
    APIntAttr<I<1>>:$CAPBYPASS_FORCE,
    StrAttr:$CBCC_DATA_SOURCE_SEL,
    APIntAttr<I<1>>:$CDR_SWAP_MODE_EN,
    APIntAttr<I<1>>:$CFOK_PWRSVE_EN,
    StrAttr:$CHAN_BOND_KEEP_ALIGN,
    SI64Attr:$CHAN_BOND_MAX_SKEW,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_2_ENABLE,
    StrAttr:$CHAN_BOND_SEQ_2_USE,
    SI64Attr:$CHAN_BOND_SEQ_LEN,
    APIntAttr<I<16>>:$CH_HSPMUX,
    APIntAttr<I<16>>:$CKCAL1_CFG_0,
    APIntAttr<I<16>>:$CKCAL1_CFG_1,
    APIntAttr<I<16>>:$CKCAL1_CFG_2,
    APIntAttr<I<16>>:$CKCAL1_CFG_3,
    APIntAttr<I<16>>:$CKCAL2_CFG_0,
    APIntAttr<I<16>>:$CKCAL2_CFG_1,
    APIntAttr<I<16>>:$CKCAL2_CFG_2,
    APIntAttr<I<16>>:$CKCAL2_CFG_3,
    APIntAttr<I<16>>:$CKCAL2_CFG_4,
    APIntAttr<I<16>>:$CKCAL_RSVD0,
    APIntAttr<I<16>>:$CKCAL_RSVD1,
    StrAttr:$CLK_CORRECT_USE,
    StrAttr:$CLK_COR_KEEP_IDLE,
    SI64Attr:$CLK_COR_MAX_LAT,
    SI64Attr:$CLK_COR_MIN_LAT,
    StrAttr:$CLK_COR_PRECEDENCE,
    SI64Attr:$CLK_COR_REPEAT_WAIT,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_2_ENABLE,
    StrAttr:$CLK_COR_SEQ_2_USE,
    SI64Attr:$CLK_COR_SEQ_LEN,
    APIntAttr<I<16>>:$CPLL_CFG0,
    APIntAttr<I<16>>:$CPLL_CFG1,
    APIntAttr<I<16>>:$CPLL_CFG2,
    APIntAttr<I<16>>:$CPLL_CFG3,
    SI64Attr:$CPLL_FBDIV,
    SI64Attr:$CPLL_FBDIV_45,
    APIntAttr<I<16>>:$CPLL_INIT_CFG0,
    APIntAttr<I<16>>:$CPLL_LOCK_CFG,
    SI64Attr:$CPLL_REFCLK_DIV,
    APIntAttr<I<3>>:$CTLE3_OCAP_EXT_CTRL,
    APIntAttr<I<1>>:$CTLE3_OCAP_EXT_EN,
    APIntAttr<I<2>>:$DDI_CTRL,
    SI64Attr:$DDI_REALIGN_WAIT,
    StrAttr:$DEC_MCOMMA_DETECT,
    StrAttr:$DEC_PCOMMA_DETECT,
    StrAttr:$DEC_VALID_COMMA_ONLY,
    APIntAttr<I<1>>:$DELAY_ELEC,
    APIntAttr<I<10>>:$DMONITOR_CFG0,
    APIntAttr<I<8>>:$DMONITOR_CFG1,
    APIntAttr<I<1>>:$ES_CLK_PHASE_SEL,
    APIntAttr<I<6>>:$ES_CONTROL,
    StrAttr:$ES_ERRDET_EN,
    StrAttr:$ES_EYE_SCAN_EN,
    APIntAttr<I<12>>:$ES_HORZ_OFFSET,
    APIntAttr<I<5>>:$ES_PRESCALE,
    APIntAttr<I<16>>:$ES_QUALIFIER0,
    APIntAttr<I<16>>:$ES_QUALIFIER1,
    APIntAttr<I<16>>:$ES_QUALIFIER2,
    APIntAttr<I<16>>:$ES_QUALIFIER3,
    APIntAttr<I<16>>:$ES_QUALIFIER4,
    APIntAttr<I<16>>:$ES_QUALIFIER5,
    APIntAttr<I<16>>:$ES_QUALIFIER6,
    APIntAttr<I<16>>:$ES_QUALIFIER7,
    APIntAttr<I<16>>:$ES_QUALIFIER8,
    APIntAttr<I<16>>:$ES_QUALIFIER9,
    APIntAttr<I<16>>:$ES_QUAL_MASK0,
    APIntAttr<I<16>>:$ES_QUAL_MASK1,
    APIntAttr<I<16>>:$ES_QUAL_MASK2,
    APIntAttr<I<16>>:$ES_QUAL_MASK3,
    APIntAttr<I<16>>:$ES_QUAL_MASK4,
    APIntAttr<I<16>>:$ES_QUAL_MASK5,
    APIntAttr<I<16>>:$ES_QUAL_MASK6,
    APIntAttr<I<16>>:$ES_QUAL_MASK7,
    APIntAttr<I<16>>:$ES_QUAL_MASK8,
    APIntAttr<I<16>>:$ES_QUAL_MASK9,
    APIntAttr<I<16>>:$ES_SDATA_MASK0,
    APIntAttr<I<16>>:$ES_SDATA_MASK1,
    APIntAttr<I<16>>:$ES_SDATA_MASK2,
    APIntAttr<I<16>>:$ES_SDATA_MASK3,
    APIntAttr<I<16>>:$ES_SDATA_MASK4,
    APIntAttr<I<16>>:$ES_SDATA_MASK5,
    APIntAttr<I<16>>:$ES_SDATA_MASK6,
    APIntAttr<I<16>>:$ES_SDATA_MASK7,
    APIntAttr<I<16>>:$ES_SDATA_MASK8,
    APIntAttr<I<16>>:$ES_SDATA_MASK9,
    APIntAttr<I<1>>:$EYE_SCAN_SWAP_EN,
    APIntAttr<I<4>>:$FTS_DESKEW_SEQ_ENABLE,
    APIntAttr<I<4>>:$FTS_LANE_DESKEW_CFG,
    StrAttr:$FTS_LANE_DESKEW_EN,
    APIntAttr<I<5>>:$GEARBOX_MODE,
    APIntAttr<I<1>>:$ISCAN_CK_PH_SEL2,
    APIntAttr<I<1>>:$LOCAL_MASTER,
    APIntAttr<I<3>>:$LPBK_BIAS_CTRL,
    APIntAttr<I<1>>:$LPBK_EN_RCAL_B,
    APIntAttr<I<4>>:$LPBK_EXT_RCAL,
    APIntAttr<I<3>>:$LPBK_IND_CTRL0,
    APIntAttr<I<3>>:$LPBK_IND_CTRL1,
    APIntAttr<I<3>>:$LPBK_IND_CTRL2,
    APIntAttr<I<4>>:$LPBK_RG_CTRL,
    APIntAttr<I<2>>:$OOBDIVCTL,
    APIntAttr<I<1>>:$OOB_PWRUP,
    StrAttr:$PCI3_AUTO_REALIGN,
    APIntAttr<I<1>>:$PCI3_PIPE_RX_ELECIDLE,
    APIntAttr<I<2>>:$PCI3_RX_ASYNC_EBUF_BYPASS,
    APIntAttr<I<1>>:$PCI3_RX_ELECIDLE_EI2_ENABLE,
    APIntAttr<I<6>>:$PCI3_RX_ELECIDLE_H2L_COUNT,
    APIntAttr<I<3>>:$PCI3_RX_ELECIDLE_H2L_DISABLE,
    APIntAttr<I<6>>:$PCI3_RX_ELECIDLE_HI_COUNT,
    APIntAttr<I<1>>:$PCI3_RX_ELECIDLE_LP4_DISABLE,
    APIntAttr<I<1>>:$PCI3_RX_FIFO_DISABLE,
    APIntAttr<I<5>>:$PCIE3_CLK_COR_EMPTY_THRSH,
    APIntAttr<I<6>>:$PCIE3_CLK_COR_FULL_THRSH,
    APIntAttr<I<5>>:$PCIE3_CLK_COR_MAX_LAT,
    APIntAttr<I<5>>:$PCIE3_CLK_COR_MIN_LAT,
    APIntAttr<I<6>>:$PCIE3_CLK_COR_THRSH_TIMER,
    APIntAttr<I<16>>:$PCIE_BUFG_DIV_CTRL,
    APIntAttr<I<2>>:$PCIE_PLL_SEL_MODE_GEN12,
    APIntAttr<I<2>>:$PCIE_PLL_SEL_MODE_GEN3,
    APIntAttr<I<2>>:$PCIE_PLL_SEL_MODE_GEN4,
    APIntAttr<I<16>>:$PCIE_RXPCS_CFG_GEN3,
    APIntAttr<I<16>>:$PCIE_RXPMA_CFG,
    APIntAttr<I<16>>:$PCIE_TXPCS_CFG_GEN3,
    APIntAttr<I<16>>:$PCIE_TXPMA_CFG,
    StrAttr:$PCS_PCIE_EN,
    APIntAttr<I<16>>:$PCS_RSVD0,
    APIntAttr<I<12>>:$PD_TRANS_TIME_FROM_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_NONE_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_TO_P2,
    SI64Attr:$PREIQ_FREQ_BST,
    APIntAttr<I<3>>:$PROCESS_PAR,
    APIntAttr<I<1>>:$RATE_SW_USE_DRP,
    APIntAttr<I<1>>:$RCLK_SIPO_DLY_ENB,
    APIntAttr<I<1>>:$RCLK_SIPO_INV_EN,
    APIntAttr<I<1>>:$RESET_POWERSAVE_DISABLE,
    APIntAttr<I<3>>:$RTX_BUF_CML_CTRL,
    APIntAttr<I<2>>:$RTX_BUF_TERM_CTRL,
    APIntAttr<I<5>>:$RXBUFRESET_TIME,
    StrAttr:$RXBUF_ADDR_MODE,
    APIntAttr<I<4>>:$RXBUF_EIDLE_HI_CNT,
    APIntAttr<I<4>>:$RXBUF_EIDLE_LO_CNT,
    StrAttr:$RXBUF_EN,
    StrAttr:$RXBUF_RESET_ON_CB_CHANGE,
    StrAttr:$RXBUF_RESET_ON_COMMAALIGN,
    StrAttr:$RXBUF_RESET_ON_EIDLE,
    StrAttr:$RXBUF_RESET_ON_RATE_CHANGE,
    SI64Attr:$RXBUF_THRESH_OVFLW,
    StrAttr:$RXBUF_THRESH_OVRD,
    SI64Attr:$RXBUF_THRESH_UNDFLW,
    APIntAttr<I<5>>:$RXCDRFREQRESET_TIME,
    APIntAttr<I<5>>:$RXCDRPHRESET_TIME,
    APIntAttr<I<16>>:$RXCDR_CFG0,
    APIntAttr<I<16>>:$RXCDR_CFG0_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG1,
    APIntAttr<I<16>>:$RXCDR_CFG1_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG2,
    APIntAttr<I<10>>:$RXCDR_CFG2_GEN2,
    APIntAttr<I<16>>:$RXCDR_CFG2_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG2_GEN4,
    APIntAttr<I<16>>:$RXCDR_CFG3,
    APIntAttr<I<6>>:$RXCDR_CFG3_GEN2,
    APIntAttr<I<16>>:$RXCDR_CFG3_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG3_GEN4,
    APIntAttr<I<16>>:$RXCDR_CFG4,
    APIntAttr<I<16>>:$RXCDR_CFG4_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG5,
    APIntAttr<I<16>>:$RXCDR_CFG5_GEN3,
    APIntAttr<I<1>>:$RXCDR_FR_RESET_ON_EIDLE,
    APIntAttr<I<1>>:$RXCDR_HOLD_DURING_EIDLE,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG0,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG1,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG2,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG3,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG4,
    APIntAttr<I<1>>:$RXCDR_PH_RESET_ON_EIDLE,
    APIntAttr<I<16>>:$RXCFOK_CFG0,
    APIntAttr<I<16>>:$RXCFOK_CFG1,
    APIntAttr<I<16>>:$RXCFOK_CFG2,
    APIntAttr<I<16>>:$RXCKCAL1_IQ_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL1_I_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL1_Q_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL2_DX_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL2_D_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL2_S_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL2_X_LOOP_RST_CFG,
    APIntAttr<I<7>>:$RXDFELPMRESET_TIME,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG0,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG1,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG2,
    APIntAttr<I<16>>:$RXDFE_CFG0,
    APIntAttr<I<16>>:$RXDFE_CFG1,
    APIntAttr<I<16>>:$RXDFE_GC_CFG0,
    APIntAttr<I<16>>:$RXDFE_GC_CFG1,
    APIntAttr<I<16>>:$RXDFE_GC_CFG2,
    APIntAttr<I<16>>:$RXDFE_H2_CFG0,
    APIntAttr<I<16>>:$RXDFE_H2_CFG1,
    APIntAttr<I<16>>:$RXDFE_H3_CFG0,
    APIntAttr<I<16>>:$RXDFE_H3_CFG1,
    APIntAttr<I<16>>:$RXDFE_H4_CFG0,
    APIntAttr<I<16>>:$RXDFE_H4_CFG1,
    APIntAttr<I<16>>:$RXDFE_H5_CFG0,
    APIntAttr<I<16>>:$RXDFE_H5_CFG1,
    APIntAttr<I<16>>:$RXDFE_H6_CFG0,
    APIntAttr<I<16>>:$RXDFE_H6_CFG1,
    APIntAttr<I<16>>:$RXDFE_H7_CFG0,
    APIntAttr<I<16>>:$RXDFE_H7_CFG1,
    APIntAttr<I<16>>:$RXDFE_H8_CFG0,
    APIntAttr<I<16>>:$RXDFE_H8_CFG1,
    APIntAttr<I<16>>:$RXDFE_H9_CFG0,
    APIntAttr<I<16>>:$RXDFE_H9_CFG1,
    APIntAttr<I<16>>:$RXDFE_HA_CFG0,
    APIntAttr<I<16>>:$RXDFE_HA_CFG1,
    APIntAttr<I<16>>:$RXDFE_HB_CFG0,
    APIntAttr<I<16>>:$RXDFE_HB_CFG1,
    APIntAttr<I<16>>:$RXDFE_HC_CFG0,
    APIntAttr<I<16>>:$RXDFE_HC_CFG1,
    APIntAttr<I<16>>:$RXDFE_HD_CFG0,
    APIntAttr<I<16>>:$RXDFE_HD_CFG1,
    APIntAttr<I<16>>:$RXDFE_HE_CFG0,
    APIntAttr<I<16>>:$RXDFE_HE_CFG1,
    APIntAttr<I<16>>:$RXDFE_HF_CFG0,
    APIntAttr<I<16>>:$RXDFE_HF_CFG1,
    APIntAttr<I<16>>:$RXDFE_KH_CFG0,
    APIntAttr<I<16>>:$RXDFE_KH_CFG1,
    APIntAttr<I<16>>:$RXDFE_KH_CFG2,
    APIntAttr<I<16>>:$RXDFE_KH_CFG3,
    APIntAttr<I<16>>:$RXDFE_OS_CFG0,
    APIntAttr<I<16>>:$RXDFE_OS_CFG1,
    APIntAttr<I<1>>:$RXDFE_PWR_SAVING,
    APIntAttr<I<16>>:$RXDFE_UT_CFG0,
    APIntAttr<I<16>>:$RXDFE_UT_CFG1,
    APIntAttr<I<16>>:$RXDFE_UT_CFG2,
    APIntAttr<I<16>>:$RXDFE_VP_CFG0,
    APIntAttr<I<16>>:$RXDFE_VP_CFG1,
    APIntAttr<I<16>>:$RXDLY_CFG,
    APIntAttr<I<16>>:$RXDLY_LCFG,
    StrAttr:$RXELECIDLE_CFG,
    SI64Attr:$RXGBOX_FIFO_INIT_RD_ADDR,
    StrAttr:$RXGEARBOX_EN,
    APIntAttr<I<5>>:$RXISCANRESET_TIME,
    APIntAttr<I<16>>:$RXLPM_CFG,
    APIntAttr<I<16>>:$RXLPM_GC_CFG,
    APIntAttr<I<16>>:$RXLPM_KH_CFG0,
    APIntAttr<I<16>>:$RXLPM_KH_CFG1,
    APIntAttr<I<16>>:$RXLPM_OS_CFG0,
    APIntAttr<I<16>>:$RXLPM_OS_CFG1,
    APIntAttr<I<9>>:$RXOOB_CFG,
    StrAttr:$RXOOB_CLK_CFG,
    APIntAttr<I<5>>:$RXOSCALRESET_TIME,
    SI64Attr:$RXOUT_DIV,
    APIntAttr<I<5>>:$RXPCSRESET_TIME,
    APIntAttr<I<16>>:$RXPHBEACON_CFG,
    APIntAttr<I<16>>:$RXPHDLY_CFG,
    APIntAttr<I<16>>:$RXPHSAMP_CFG,
    APIntAttr<I<16>>:$RXPHSLIP_CFG,
    APIntAttr<I<5>>:$RXPH_MONITOR_SEL,
    APIntAttr<I<1>>:$RXPI_AUTO_BW_SEL_BYPASS,
    APIntAttr<I<16>>:$RXPI_CFG0,
    APIntAttr<I<16>>:$RXPI_CFG1,
    APIntAttr<I<1>>:$RXPI_LPM,
    APIntAttr<I<2>>:$RXPI_SEL_LC,
    APIntAttr<I<2>>:$RXPI_STARTCODE,
    APIntAttr<I<1>>:$RXPI_VREFSEL,
    StrAttr:$RXPMACLK_SEL,
    APIntAttr<I<5>>:$RXPMARESET_TIME,
    APIntAttr<I<1>>:$RXPRBS_ERR_LOOPBACK,
    SI64Attr:$RXPRBS_LINKACQ_CNT,
    APIntAttr<I<1>>:$RXREFCLKDIV2_SEL,
    SI64Attr:$RXSLIDE_AUTO_WAIT,
    StrAttr:$RXSLIDE_MODE,
    APIntAttr<I<1>>:$RXSYNC_MULTILANE,
    APIntAttr<I<1>>:$RXSYNC_OVRD,
    APIntAttr<I<1>>:$RXSYNC_SKIP_DA,
    APIntAttr<I<1>>:$RX_AFE_CM_EN,
    APIntAttr<I<16>>:$RX_BIAS_CFG0,
    APIntAttr<I<6>>:$RX_BUFFER_CFG,
    APIntAttr<I<1>>:$RX_CAPFF_SARC_ENB,
    SI64Attr:$RX_CLK25_DIV,
    APIntAttr<I<1>>:$RX_CLKMUX_EN,
    APIntAttr<I<5>>:$RX_CLK_SLIP_OVRD,
    APIntAttr<I<4>>:$RX_CM_BUF_CFG,
    APIntAttr<I<1>>:$RX_CM_BUF_PD,
    SI64Attr:$RX_CM_SEL,
    SI64Attr:$RX_CM_TRIM,
    APIntAttr<I<8>>:$RX_CTLE3_LPF,
    SI64Attr:$RX_DATA_WIDTH,
    APIntAttr<I<6>>:$RX_DDI_SEL,
    StrAttr:$RX_DEFER_RESET_BUF_EN,
    APIntAttr<I<3>>:$RX_DEGEN_CTRL,
    SI64Attr:$RX_DFELPM_CFG0,
    APIntAttr<I<1>>:$RX_DFELPM_CFG1,
    APIntAttr<I<1>>:$RX_DFELPM_KLKH_AGC_STUP_EN,
    APIntAttr<I<2>>:$RX_DFE_AGC_CFG0,
    SI64Attr:$RX_DFE_AGC_CFG1,
    SI64Attr:$RX_DFE_KL_LPM_KH_CFG0,
    SI64Attr:$RX_DFE_KL_LPM_KH_CFG1,
    APIntAttr<I<2>>:$RX_DFE_KL_LPM_KL_CFG0,
    SI64Attr:$RX_DFE_KL_LPM_KL_CFG1,
    APIntAttr<I<1>>:$RX_DFE_LPM_HOLD_DURING_EIDLE,
    StrAttr:$RX_DISPERR_SEQ_MATCH,
    APIntAttr<I<1>>:$RX_DIV2_MODE_B,
    APIntAttr<I<5>>:$RX_DIVRESET_TIME,
    APIntAttr<I<1>>:$RX_EN_CTLE_RCAL_B,
    APIntAttr<I<1>>:$RX_EN_HI_LR,
    APIntAttr<I<9>>:$RX_EXT_RL_CTRL,
    APIntAttr<I<7>>:$RX_EYESCAN_VS_CODE,
    APIntAttr<I<1>>:$RX_EYESCAN_VS_NEG_DIR,
    APIntAttr<I<2>>:$RX_EYESCAN_VS_RANGE,
    APIntAttr<I<1>>:$RX_EYESCAN_VS_UT_SIGN,
    APIntAttr<I<1>>:$RX_FABINT_USRCLK_FLOP,
    SI64Attr:$RX_INT_DATAWIDTH,
    APIntAttr<I<1>>:$RX_PMA_POWER_SAVE,
    APIntAttr<I<16>>:$RX_PMA_RSV0,
    StrAttr:$RX_PROGDIV_CFG,
    APIntAttr<I<16>>:$RX_PROGDIV_RATE,
    APIntAttr<I<4>>:$RX_RESLOAD_CTRL,
    APIntAttr<I<1>>:$RX_RESLOAD_OVRD,
    APIntAttr<I<3>>:$RX_SAMPLE_PERIOD,
    SI64Attr:$RX_SIG_VALID_DLY,
    APIntAttr<I<1>>:$RX_SUM_DFETAPREP_EN,
    APIntAttr<I<4>>:$RX_SUM_IREF_TUNE,
    APIntAttr<I<4>>:$RX_SUM_RESLOAD_CTRL,
    APIntAttr<I<4>>:$RX_SUM_VCMTUNE,
    APIntAttr<I<1>>:$RX_SUM_VCM_OVWR,
    APIntAttr<I<3>>:$RX_SUM_VREF_TUNE,
    APIntAttr<I<2>>:$RX_TUNE_AFE_OS,
    APIntAttr<I<3>>:$RX_VREG_CTRL,
    APIntAttr<I<1>>:$RX_VREG_PDB,
    APIntAttr<I<2>>:$RX_WIDEMODE_CDR,
    APIntAttr<I<2>>:$RX_WIDEMODE_CDR_GEN3,
    APIntAttr<I<2>>:$RX_WIDEMODE_CDR_GEN4,
    StrAttr:$RX_XCLK_SEL,
    APIntAttr<I<1>>:$RX_XMODE_SEL,
    APIntAttr<I<1>>:$SAMPLE_CLK_PHASE,
    APIntAttr<I<1>>:$SAS_12G_MODE,
    APIntAttr<I<4>>:$SATA_BURST_SEQ_LEN,
    APIntAttr<I<3>>:$SATA_BURST_VAL,
    StrAttr:$SATA_CPLL_CFG,
    APIntAttr<I<3>>:$SATA_EIDLE_VAL,
    StrAttr:$SHOW_REALIGN_COMMA,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_MODE,
    StrAttr:$SIM_RECEIVER_DETECT_PASS,
    StrAttr:$SIM_RESET_SPEEDUP,
    StrAttr:$SIM_TX_EIDLE_DRIVE_LEVEL,
    APIntAttr<I<1>>:$SRSTMODE,
    APIntAttr<I<2>>:$TAPDLY_SET_TX,
    APIntAttr<I<4>>:$TEMPERATURE_PAR,
    APIntAttr<I<15>>:$TERM_RCAL_CFG,
    APIntAttr<I<3>>:$TERM_RCAL_OVRD,
    APIntAttr<I<8>>:$TRANS_TIME_RATE,
    APIntAttr<I<8>>:$TST_RSV0,
    APIntAttr<I<8>>:$TST_RSV1,
    StrAttr:$TXBUF_EN,
    StrAttr:$TXBUF_RESET_ON_RATE_CHANGE,
    APIntAttr<I<16>>:$TXDLY_CFG,
    APIntAttr<I<16>>:$TXDLY_LCFG,
    APIntAttr<I<4>>:$TXDRVBIAS_N,
    StrAttr:$TXFIFO_ADDR_CFG,
    SI64Attr:$TXGBOX_FIFO_INIT_RD_ADDR,
    StrAttr:$TXGEARBOX_EN,
    SI64Attr:$TXOUT_DIV,
    APIntAttr<I<5>>:$TXPCSRESET_TIME,
    APIntAttr<I<16>>:$TXPHDLY_CFG0,
    APIntAttr<I<16>>:$TXPHDLY_CFG1,
    APIntAttr<I<16>>:$TXPH_CFG,
    APIntAttr<I<16>>:$TXPH_CFG2,
    APIntAttr<I<5>>:$TXPH_MONITOR_SEL,
    APIntAttr<I<16>>:$TXPI_CFG,
    APIntAttr<I<2>>:$TXPI_CFG0,
    APIntAttr<I<2>>:$TXPI_CFG1,
    APIntAttr<I<2>>:$TXPI_CFG2,
    APIntAttr<I<1>>:$TXPI_CFG3,
    APIntAttr<I<1>>:$TXPI_CFG4,
    APIntAttr<I<3>>:$TXPI_CFG5,
    APIntAttr<I<1>>:$TXPI_GRAY_SEL,
    APIntAttr<I<1>>:$TXPI_INVSTROBE_SEL,
    APIntAttr<I<1>>:$TXPI_LPM,
    APIntAttr<I<1>>:$TXPI_PPM,
    StrAttr:$TXPI_PPMCLK_SEL,
    APIntAttr<I<8>>:$TXPI_PPM_CFG,
    APIntAttr<I<3>>:$TXPI_SYNFREQ_PPM,
    APIntAttr<I<1>>:$TXPI_VREFSEL,
    APIntAttr<I<5>>:$TXPMARESET_TIME,
    APIntAttr<I<1>>:$TXREFCLKDIV2_SEL,
    APIntAttr<I<1>>:$TXSYNC_MULTILANE,
    APIntAttr<I<1>>:$TXSYNC_OVRD,
    APIntAttr<I<1>>:$TXSYNC_SKIP_DA,
    SI64Attr:$TX_CLK25_DIV,
    APIntAttr<I<1>>:$TX_CLKMUX_EN,
    SI64Attr:$TX_DATA_WIDTH,
    APIntAttr<I<16>>:$TX_DCC_LOOP_RST_CFG,
    APIntAttr<I<6>>:$TX_DEEMPH0,
    APIntAttr<I<6>>:$TX_DEEMPH1,
    APIntAttr<I<6>>:$TX_DEEMPH2,
    APIntAttr<I<6>>:$TX_DEEMPH3,
    APIntAttr<I<5>>:$TX_DIVRESET_TIME,
    StrAttr:$TX_DRIVE_MODE,
    SI64Attr:$TX_DRVMUX_CTRL,
    APIntAttr<I<3>>:$TX_EIDLE_ASSERT_DELAY,
    APIntAttr<I<3>>:$TX_EIDLE_DEASSERT_DELAY,
    APIntAttr<I<1>>:$TX_FABINT_USRCLK_FLOP,
    APIntAttr<I<1>>:$TX_FIFO_BYP_EN,
    APIntAttr<I<1>>:$TX_IDLE_DATA_ZERO,
    SI64Attr:$TX_INT_DATAWIDTH,
    StrAttr:$TX_LOOPBACK_DRIVE_HIZ,
    APIntAttr<I<1>>:$TX_MAINCURSOR_SEL,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_0,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_1,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_2,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_3,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_4,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_0,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_1,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_2,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_3,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_4,
    APIntAttr<I<16>>:$TX_PHICAL_CFG0,
    APIntAttr<I<16>>:$TX_PHICAL_CFG1,
    APIntAttr<I<16>>:$TX_PHICAL_CFG2,
    SI64Attr:$TX_PI_BIASSET,
    APIntAttr<I<2>>:$TX_PI_IBIAS_MID,
    APIntAttr<I<1>>:$TX_PMADATA_OPT,
    APIntAttr<I<1>>:$TX_PMA_POWER_SAVE,
    APIntAttr<I<16>>:$TX_PMA_RSV0,
    SI64Attr:$TX_PREDRV_CTRL,
    StrAttr:$TX_PROGCLK_SEL,
    StrAttr:$TX_PROGDIV_CFG,
    APIntAttr<I<16>>:$TX_PROGDIV_RATE,
    APIntAttr<I<1>>:$TX_QPI_STATUS_EN,
    APIntAttr<I<14>>:$TX_RXDETECT_CFG,
    SI64Attr:$TX_RXDETECT_REF,
    APIntAttr<I<3>>:$TX_SAMPLE_PERIOD,
    APIntAttr<I<1>>:$TX_SARC_LPBK_ENB,
    APIntAttr<I<2>>:$TX_SW_MEAS,
    APIntAttr<I<3>>:$TX_VREG_CTRL,
    APIntAttr<I<1>>:$TX_VREG_PDB,
    APIntAttr<I<2>>:$TX_VREG_VREFSEL,
    StrAttr:$TX_XCLK_SEL,
    APIntAttr<I<1>>:$USB_BOTH_BURST_IDLE,
    APIntAttr<I<7>>:$USB_BURSTMAX_U3WAKE,
    APIntAttr<I<7>>:$USB_BURSTMIN_U3WAKE,
    APIntAttr<I<1>>:$USB_CLK_COR_EQ_EN,
    APIntAttr<I<1>>:$USB_EXT_CNTL,
    APIntAttr<I<10>>:$USB_IDLEMAX_POLLING,
    APIntAttr<I<10>>:$USB_IDLEMIN_POLLING,
    APIntAttr<I<9>>:$USB_LFPSPING_BURST,
    APIntAttr<I<9>>:$USB_LFPSPOLLING_BURST,
    APIntAttr<I<9>>:$USB_LFPSPOLLING_IDLE_MS,
    APIntAttr<I<9>>:$USB_LFPSU1EXIT_BURST,
    APIntAttr<I<9>>:$USB_LFPSU2LPEXIT_BURST_MS,
    APIntAttr<I<9>>:$USB_LFPSU3WAKE_BURST_MS,
    APIntAttr<I<4>>:$USB_LFPS_TPERIOD,
    APIntAttr<I<1>>:$USB_LFPS_TPERIOD_ACCURATE,
    APIntAttr<I<1>>:$USB_MODE,
    APIntAttr<I<1>>:$USB_PCIE_ERR_REP_DIS,
    SI64Attr:$USB_PING_SATA_MAX_INIT,
    SI64Attr:$USB_PING_SATA_MIN_INIT,
    SI64Attr:$USB_POLL_SATA_MAX_BURST,
    SI64Attr:$USB_POLL_SATA_MIN_BURST,
    APIntAttr<I<1>>:$USB_RAW_ELEC,
    APIntAttr<I<1>>:$USB_RXIDLE_P0_CTRL,
    APIntAttr<I<1>>:$USB_TXIDLE_TUNE_ENABLE,
    SI64Attr:$USB_U1_SATA_MAX_WAKE,
    SI64Attr:$USB_U1_SATA_MIN_WAKE,
    SI64Attr:$USB_U2_SAS_MAX_COM,
    SI64Attr:$USB_U2_SAS_MIN_COM,
    APIntAttr<I<1>>:$USE_PCS_CLK_PHASE_SEL,
    APIntAttr<I<1>>:$Y_ALL_MODE
  );

  let results = (outs
    I<9>:$BUFGTDIV,
    I<8>:$RXMONITOROUT,
    I<8>:$RXDATAEXTENDRSVD,
    I<8>:$RXCTRL3,
    I<8>:$RXCTRL2,
    I<6>:$RXHEADER,
    I<5>:$RXCHBONDO,
    I<3>:$RXSTATUS,
    I<3>:$RXBUFSTATUS,
    I<3>:$BUFGTRSTMASK,
    I<3>:$BUFGTCEMASK,
    I<2>:$TXBUFSTATUS,
    I<2>:$RXSTARTOFSEQ,
    I<2>:$RXHEADERVALID,
    I<2>:$RXDATAVALID,
    I<2>:$RXCLKCORCNT,
    I<2>:$PCIERATEQPLLRESET,
    I<2>:$PCIERATEQPLLPD,
    I<16>:$RXCTRL1,
    I<16>:$RXCTRL0,
    I<16>:$PINRSRVDAS,
    I<16>:$PCSRSVDOUT,
    I<16>:$DRPDO,
    I<16>:$DMONITOROUT,
    I<128>:$RXDATA,
    I<1>:$TXSYNCOUT,
    I<1>:$TXSYNCDONE,
    I<1>:$TXRESETDONE,
    I<1>:$TXRATEDONE,
    I<1>:$TXQPISENP,
    I<1>:$TXQPISENN,
    I<1>:$TXPRGDIVRESETDONE,
    I<1>:$TXPMARESETDONE,
    I<1>:$TXPHINITDONE,
    I<1>:$TXPHALIGNDONE,
    I<1>:$TXOUTCLKPCS,
    I<1>:$TXOUTCLKFABRIC,
    I<1>:$TXOUTCLK,
    I<1>:$TXDLYSRESETDONE,
    I<1>:$TXDCCDONE,
    I<1>:$TXCOMFINISH,
    I<1>:$RXVALID,
    I<1>:$RXSYNCOUT,
    I<1>:$RXSYNCDONE,
    I<1>:$RXSLIPPMARDY,
    I<1>:$RXSLIPOUTCLKRDY,
    I<1>:$RXSLIPDONE,
    I<1>:$RXSLIDERDY,
    I<1>:$RXRESETDONE,
    I<1>:$RXRECCLKOUT,
    I<1>:$RXRATEDONE,
    I<1>:$RXQPISENP,
    I<1>:$RXQPISENN,
    I<1>:$RXPRGDIVRESETDONE,
    I<1>:$RXPRBSLOCKED,
    I<1>:$RXPRBSERR,
    I<1>:$RXPMARESETDONE,
    I<1>:$RXPHALIGNERR,
    I<1>:$RXPHALIGNDONE,
    I<1>:$RXOUTCLKPCS,
    I<1>:$RXOUTCLKFABRIC,
    I<1>:$RXOUTCLK,
    I<1>:$RXOSINTSTROBESTARTED,
    I<1>:$RXOSINTSTROBEDONE,
    I<1>:$RXOSINTSTARTED,
    I<1>:$RXOSINTDONE,
    I<1>:$RXLFPSU3WAKEDET,
    I<1>:$RXLFPSU2LPEXITDET,
    I<1>:$RXLFPSTRESETDET,
    I<1>:$RXELECIDLE,
    I<1>:$RXDLYSRESETDONE,
    I<1>:$RXCOMWAKEDET,
    I<1>:$RXCOMSASDET,
    I<1>:$RXCOMMADET,
    I<1>:$RXCOMINITDET,
    I<1>:$RXCKCALDONE,
    I<1>:$RXCHANREALIGN,
    I<1>:$RXCHANISALIGNED,
    I<1>:$RXCHANBONDSEQ,
    I<1>:$RXCDRPHDONE,
    I<1>:$RXCDRLOCK,
    I<1>:$RXBYTEREALIGN,
    I<1>:$RXBYTEISALIGNED,
    I<1>:$RESETEXCEPTION,
    I<1>:$POWERPRESENT,
    I<1>:$PHYSTATUS,
    I<1>:$PCIEUSERRATESTART,
    I<1>:$PCIEUSERPHYSTATUSRST,
    I<1>:$PCIEUSERGEN3RDY,
    I<1>:$PCIESYNCTXSYNCDONE,
    I<1>:$PCIERATEIDLE,
    I<1>:$PCIERATEGEN3,
    I<1>:$GTREFCLKMONITOR,
    I<1>:$GTPOWERGOOD,
    I<1>:$GTHTXP,
    I<1>:$GTHTXN,
    I<1>:$EYESCANDATAERROR,
    I<1>:$DRPRDY,
    I<1>:$DMONITOROUTCLK,
    I<1>:$CPLLREFCLKLOST,
    I<1>:$CPLLLOCK,
    I<1>:$CPLLFBCLKLOST,
    I<1>:$BUFGTRESET,
    I<1>:$BUFGTCE
  );
}

def GTHE4uCOMMON : XilinxPrimitiveOp<"GTHE4_COMMON", []> {
  let summary = "GTHE4_COMMON Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$TCONGPI,
    I<8>:$QPLLRSVD4,
    I<8>:$QPLLRSVD1,
    I<8>:$QPLL1FBDIV,
    I<8>:$QPLL0FBDIV,
    I<8>:$PMARSVD1,
    I<8>:$PMARSVD0,
    I<5>:$QPLLRSVD3,
    I<5>:$QPLLRSVD2,
    I<5>:$BGRCALOVRD,
    I<3>:$QPLL1REFCLKSEL,
    I<3>:$QPLL0REFCLKSEL,
    I<3>:$PCIERATEQPLL1,
    I<3>:$PCIERATEQPLL0,
    I<25>:$SDM1DATA,
    I<25>:$SDM0DATA,
    I<2>:$TCONRSVDIN1,
    I<2>:$TCONRESET,
    I<2>:$SDM1WIDTH,
    I<2>:$SDM0WIDTH,
    I<16>:$DRPDI,
    I<16>:$DRPADDR,
    I<1>:$TCONPOWERUP,
    I<1>:$SDM1TOGGLE,
    I<1>:$SDM1RESET,
    I<1>:$SDM0TOGGLE,
    I<1>:$SDM0RESET,
    I<1>:$RCALENB,
    I<1>:$QPLL1RESET,
    I<1>:$QPLL1PD,
    I<1>:$QPLL1LOCKEN,
    I<1>:$QPLL1LOCKDETCLK,
    I<1>:$QPLL1CLKRSVD1,
    I<1>:$QPLL1CLKRSVD0,
    I<1>:$QPLL0RESET,
    I<1>:$QPLL0PD,
    I<1>:$QPLL0LOCKEN,
    I<1>:$QPLL0LOCKDETCLK,
    I<1>:$QPLL0CLKRSVD1,
    I<1>:$QPLL0CLKRSVD0,
    I<1>:$GTSOUTHREFCLK11,
    I<1>:$GTSOUTHREFCLK10,
    I<1>:$GTSOUTHREFCLK01,
    I<1>:$GTSOUTHREFCLK00,
    I<1>:$GTREFCLK11,
    I<1>:$GTREFCLK10,
    I<1>:$GTREFCLK01,
    I<1>:$GTREFCLK00,
    I<1>:$GTNORTHREFCLK11,
    I<1>:$GTNORTHREFCLK10,
    I<1>:$GTNORTHREFCLK01,
    I<1>:$GTNORTHREFCLK00,
    I<1>:$GTGREFCLK1,
    I<1>:$GTGREFCLK0,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,

    // GTHE4_COMMON parameters follows
    APIntAttr<I<1>>:$AEN_QPLL0_FBDIV,
    APIntAttr<I<1>>:$AEN_QPLL1_FBDIV,
    APIntAttr<I<1>>:$AEN_SDM0TOGGLE,
    APIntAttr<I<1>>:$AEN_SDM1TOGGLE,
    APIntAttr<I<1>>:$A_SDM0TOGGLE,
    APIntAttr<I<9>>:$A_SDM1DATA_HIGH,
    APIntAttr<I<16>>:$A_SDM1DATA_LOW,
    APIntAttr<I<1>>:$A_SDM1TOGGLE,
    APIntAttr<I<16>>:$BIAS_CFG0,
    APIntAttr<I<16>>:$BIAS_CFG1,
    APIntAttr<I<16>>:$BIAS_CFG2,
    APIntAttr<I<16>>:$BIAS_CFG3,
    APIntAttr<I<16>>:$BIAS_CFG4,
    APIntAttr<I<16>>:$BIAS_CFG_RSVD,
    APIntAttr<I<16>>:$COMMON_CFG0,
    APIntAttr<I<16>>:$COMMON_CFG1,
    APIntAttr<I<16>>:$POR_CFG,
    APIntAttr<I<16>>:$PPF0_CFG,
    APIntAttr<I<16>>:$PPF1_CFG,
    StrAttr:$QPLL0CLKOUT_RATE,
    APIntAttr<I<16>>:$QPLL0_CFG0,
    APIntAttr<I<16>>:$QPLL0_CFG1,
    APIntAttr<I<16>>:$QPLL0_CFG1_G3,
    APIntAttr<I<16>>:$QPLL0_CFG2,
    APIntAttr<I<16>>:$QPLL0_CFG2_G3,
    APIntAttr<I<16>>:$QPLL0_CFG3,
    APIntAttr<I<16>>:$QPLL0_CFG4,
    APIntAttr<I<10>>:$QPLL0_CP,
    APIntAttr<I<10>>:$QPLL0_CP_G3,
    SI64Attr:$QPLL0_FBDIV,
    SI64Attr:$QPLL0_FBDIV_G3,
    APIntAttr<I<16>>:$QPLL0_INIT_CFG0,
    APIntAttr<I<8>>:$QPLL0_INIT_CFG1,
    APIntAttr<I<16>>:$QPLL0_LOCK_CFG,
    APIntAttr<I<16>>:$QPLL0_LOCK_CFG_G3,
    APIntAttr<I<10>>:$QPLL0_LPF,
    APIntAttr<I<10>>:$QPLL0_LPF_G3,
    APIntAttr<I<1>>:$QPLL0_PCI_EN,
    APIntAttr<I<1>>:$QPLL0_RATE_SW_USE_DRP,
    SI64Attr:$QPLL0_REFCLK_DIV,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG0,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG1,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG2,
    StrAttr:$QPLL1CLKOUT_RATE,
    APIntAttr<I<16>>:$QPLL1_CFG0,
    APIntAttr<I<16>>:$QPLL1_CFG1,
    APIntAttr<I<16>>:$QPLL1_CFG1_G3,
    APIntAttr<I<16>>:$QPLL1_CFG2,
    APIntAttr<I<16>>:$QPLL1_CFG2_G3,
    APIntAttr<I<16>>:$QPLL1_CFG3,
    APIntAttr<I<16>>:$QPLL1_CFG4,
    APIntAttr<I<10>>:$QPLL1_CP,
    APIntAttr<I<10>>:$QPLL1_CP_G3,
    SI64Attr:$QPLL1_FBDIV,
    SI64Attr:$QPLL1_FBDIV_G3,
    APIntAttr<I<16>>:$QPLL1_INIT_CFG0,
    APIntAttr<I<8>>:$QPLL1_INIT_CFG1,
    APIntAttr<I<16>>:$QPLL1_LOCK_CFG,
    APIntAttr<I<16>>:$QPLL1_LOCK_CFG_G3,
    APIntAttr<I<10>>:$QPLL1_LPF,
    APIntAttr<I<10>>:$QPLL1_LPF_G3,
    APIntAttr<I<1>>:$QPLL1_PCI_EN,
    APIntAttr<I<1>>:$QPLL1_RATE_SW_USE_DRP,
    SI64Attr:$QPLL1_REFCLK_DIV,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG0,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG1,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG2,
    APIntAttr<I<16>>:$RSVD_ATTR0,
    APIntAttr<I<16>>:$RSVD_ATTR1,
    APIntAttr<I<16>>:$RSVD_ATTR2,
    APIntAttr<I<16>>:$RSVD_ATTR3,
    APIntAttr<I<2>>:$RXRECCLKOUT0_SEL,
    APIntAttr<I<2>>:$RXRECCLKOUT1_SEL,
    APIntAttr<I<1>>:$SARC_ENB,
    APIntAttr<I<1>>:$SARC_SEL,
    APIntAttr<I<16>>:$SDM0INITSEED0_0,
    APIntAttr<I<9>>:$SDM0INITSEED0_1,
    APIntAttr<I<16>>:$SDM1INITSEED0_0,
    APIntAttr<I<9>>:$SDM1INITSEED0_1,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_MODE,
    StrAttr:$SIM_RESET_SPEEDUP
  );

  let results = (outs
    I<10>:$TCONGPO,
    I<8>:$QPLLDMONITOR1,
    I<8>:$QPLLDMONITOR0,
    I<8>:$PMARSVDOUT1,
    I<8>:$PMARSVDOUT0,
    I<4>:$SDM1FINALOUT,
    I<4>:$SDM0FINALOUT,
    I<2>:$RXRECCLK1SEL,
    I<2>:$RXRECCLK0SEL,
    I<16>:$DRPDO,
    I<15>:$SDM1TESTDATA,
    I<15>:$SDM0TESTDATA,
    I<1>:$TCONRSVDOUT0,
    I<1>:$REFCLKOUTMONITOR1,
    I<1>:$REFCLKOUTMONITOR0,
    I<1>:$QPLL1REFCLKLOST,
    I<1>:$QPLL1OUTREFCLK,
    I<1>:$QPLL1OUTCLK,
    I<1>:$QPLL1LOCK,
    I<1>:$QPLL1FBCLKLOST,
    I<1>:$QPLL0REFCLKLOST,
    I<1>:$QPLL0OUTREFCLK,
    I<1>:$QPLL0OUTCLK,
    I<1>:$QPLL0LOCK,
    I<1>:$QPLL0FBCLKLOST,
    I<1>:$DRPRDY
  );
}

def GTMuDUAL : XilinxPrimitiveOp<"GTM_DUAL", []> {
  let summary = "GTM_DUAL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$PLLFBDIV,
    I<8>:$CH1_RXPMARESETMASK,
    I<8>:$CH0_RXPMARESETMASK,
    I<6>:$CH1_TXEMPMAIN,
    I<6>:$CH1_TXCTLFIRDAT,
    I<6>:$CH0_TXEMPMAIN,
    I<6>:$CH0_TXCTLFIRDAT,
    I<5>:$CH1_TXEMPPRE,
    I<5>:$CH1_TXEMPPOST,
    I<5>:$CH1_TXDRVAMP,
    I<5>:$CH0_TXEMPPRE,
    I<5>:$CH0_TXEMPPOST,
    I<5>:$CH0_TXDRVAMP,
    I<5>:$BGRCALOVRD,
    I<4>:$CH1_TXPRBSPTN,
    I<4>:$CH1_TXEMPPRE2,
    I<4>:$CH1_RXPRBSPTN,
    I<4>:$CH1_RXPCSRESETMASK,
    I<4>:$CH0_TXPRBSPTN,
    I<4>:$CH0_TXEMPPRE2,
    I<4>:$CH0_RXPRBSPTN,
    I<4>:$CH0_RXPCSRESETMASK,
    I<3>:$PLLREFCLKSEL,
    I<3>:$CH1_TXOUTCLKSEL,
    I<3>:$CH1_RXOUTCLKSEL,
    I<3>:$CH1_LOOPBACK,
    I<3>:$CH0_TXOUTCLKSEL,
    I<3>:$CH0_RXOUTCLKSEL,
    I<3>:$CH0_LOOPBACK,
    I<26>:$SDMDATA,
    I<256>:$CH1_TXDATA,
    I<256>:$CH0_TXDATA,
    I<2>:$PLLRESETMASK,
    I<2>:$CH1_TXRESETMODE,
    I<2>:$CH1_TXPMARESETMASK,
    I<2>:$CH1_TXPCSRESETMASK,
    I<2>:$CH1_RXRESETMODE,
    I<2>:$CH0_TXRESETMODE,
    I<2>:$CH0_TXPMARESETMASK,
    I<2>:$CH0_TXPCSRESETMASK,
    I<2>:$CH0_RXRESETMODE,
    I<16>:$PLLRSVDIN,
    I<16>:$DRPDI,
    I<16>:$CH1_PMARSVDIN,
    I<16>:$CH1_PCSRSVDIN,
    I<16>:$CH0_PMARSVDIN,
    I<16>:$CH0_PCSRSVDIN,
    I<11>:$DRPADDR,
    I<1>:$SDMTOGGLE,
    I<1>:$RCALENB,
    I<1>:$PLLRESETBYPASSMODE,
    I<1>:$PLLRESET,
    I<1>:$PLLPD,
    I<1>:$PLLMONCLK,
    I<1>:$GTSOUTHREFCLK,
    I<1>:$GTREFCLK,
    I<1>:$GTNORTHREFCLK,
    I<1>:$GTGREFCLK2PLL,
    I<1>:$FECCTRLRX1BITSLIPFS,
    I<1>:$FECCTRLRX0BITSLIPFS,
    I<1>:$DRPWE,
    I<1>:$DRPRST,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$CH1_TXUSRRDY,
    I<1>:$CH1_TXUSRCLK2,
    I<1>:$CH1_TXUSRCLK,
    I<1>:$CH1_TXSPCSEQADV,
    I<1>:$CH1_TXQPRBSEN,
    I<1>:$CH1_TXPROGDIVRESET,
    I<1>:$CH1_TXPRBSINERR,
    I<1>:$CH1_TXPOLARITY,
    I<1>:$CH1_TXPMARESET,
    I<1>:$CH1_TXPCSRESET,
    I<1>:$CH1_TXMUXDCDORWREN,
    I<1>:$CH1_TXMUXDCDEXHOLD,
    I<1>:$CH1_TXINHIBIT,
    I<1>:$CH1_TXFECRESET,
    I<1>:$CH1_TXDATASTART,
    I<1>:$CH1_TXCKALRESET,
    I<1>:$CH1_RXUSRSTOP,
    I<1>:$CH1_RXUSRSTART,
    I<1>:$CH1_RXUSRRDY,
    I<1>:$CH1_RXUSRCLK2,
    I<1>:$CH1_RXUSRCLK,
    I<1>:$CH1_RXSPCSEQADV,
    I<1>:$CH1_RXQPRBSEN,
    I<1>:$CH1_RXPROGDIVRESET,
    I<1>:$CH1_RXPRBSCSCNTRST,
    I<1>:$CH1_RXPRBSCNTSTOP,
    I<1>:$CH1_RXPOLARITY,
    I<1>:$CH1_RXPMARESET,
    I<1>:$CH1_RXPCSRESET,
    I<1>:$CH1_RXFECRESET,
    I<1>:$CH1_RXEYESCANRESET,
    I<1>:$CH1_RXEQTRAINING,
    I<1>:$CH1_RXDSPRESET,
    I<1>:$CH1_RXDFERESET,
    I<1>:$CH1_RXCDRPHRESET,
    I<1>:$CH1_RXCDROVRDEN,
    I<1>:$CH1_RXCDRINCPCTRL,
    I<1>:$CH1_RXCDRHOLD,
    I<1>:$CH1_RXCDRFRRESET,
    I<1>:$CH1_RXCDRFREQOS,
    I<1>:$CH1_RXBUFRESET,
    I<1>:$CH1_RXADCCLKGENRESET,
    I<1>:$CH1_RXADCCALRESET,
    I<1>:$CH1_RXADAPTRESET,
    I<1>:$CH1_RESETOVRD,
    I<1>:$CH1_GTTXRESET,
    I<1>:$CH1_GTRXRESET,
    I<1>:$CH1_GTMRXP,
    I<1>:$CH1_GTMRXN,
    I<1>:$CH1_DMONITORCLK,
    I<1>:$CH1_DMONFIFORESET,
    I<1>:$CH1_CFGRESET,
    I<1>:$CH1_AXISTRDY,
    I<1>:$CH1_AXISRST,
    I<1>:$CH1_AXISEN,
    I<1>:$CH0_TXUSRRDY,
    I<1>:$CH0_TXUSRCLK2,
    I<1>:$CH0_TXUSRCLK,
    I<1>:$CH0_TXSPCSEQADV,
    I<1>:$CH0_TXQPRBSEN,
    I<1>:$CH0_TXPROGDIVRESET,
    I<1>:$CH0_TXPRBSINERR,
    I<1>:$CH0_TXPOLARITY,
    I<1>:$CH0_TXPMARESET,
    I<1>:$CH0_TXPCSRESET,
    I<1>:$CH0_TXMUXDCDORWREN,
    I<1>:$CH0_TXMUXDCDEXHOLD,
    I<1>:$CH0_TXINHIBIT,
    I<1>:$CH0_TXFECRESET,
    I<1>:$CH0_TXDATASTART,
    I<1>:$CH0_TXCKALRESET,
    I<1>:$CH0_RXUSRSTOP,
    I<1>:$CH0_RXUSRSTART,
    I<1>:$CH0_RXUSRRDY,
    I<1>:$CH0_RXUSRCLK2,
    I<1>:$CH0_RXUSRCLK,
    I<1>:$CH0_RXSPCSEQADV,
    I<1>:$CH0_RXQPRBSEN,
    I<1>:$CH0_RXPROGDIVRESET,
    I<1>:$CH0_RXPRBSCSCNTRST,
    I<1>:$CH0_RXPRBSCNTSTOP,
    I<1>:$CH0_RXPOLARITY,
    I<1>:$CH0_RXPMARESET,
    I<1>:$CH0_RXPCSRESET,
    I<1>:$CH0_RXFECRESET,
    I<1>:$CH0_RXEYESCANRESET,
    I<1>:$CH0_RXEQTRAINING,
    I<1>:$CH0_RXDSPRESET,
    I<1>:$CH0_RXDFERESET,
    I<1>:$CH0_RXCDRPHRESET,
    I<1>:$CH0_RXCDROVRDEN,
    I<1>:$CH0_RXCDRINCPCTRL,
    I<1>:$CH0_RXCDRHOLD,
    I<1>:$CH0_RXCDRFRRESET,
    I<1>:$CH0_RXCDRFREQOS,
    I<1>:$CH0_RXBUFRESET,
    I<1>:$CH0_RXADCCLKGENRESET,
    I<1>:$CH0_RXADCCALRESET,
    I<1>:$CH0_RXADAPTRESET,
    I<1>:$CH0_RESETOVRD,
    I<1>:$CH0_GTTXRESET,
    I<1>:$CH0_GTRXRESET,
    I<1>:$CH0_GTMRXP,
    I<1>:$CH0_GTMRXN,
    I<1>:$CH0_DMONITORCLK,
    I<1>:$CH0_DMONFIFORESET,
    I<1>:$CH0_CFGRESET,
    I<1>:$CH0_AXISTRDY,
    I<1>:$CH0_AXISRST,
    I<1>:$CH0_AXISEN,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,

    // GTM_DUAL parameters follows
    APIntAttr<I<16>>:$A_CFG,
    APIntAttr<I<16>>:$A_SDM_DATA_CFG0,
    APIntAttr<I<16>>:$A_SDM_DATA_CFG1,
    APIntAttr<I<16>>:$BIAS_CFG0,
    APIntAttr<I<16>>:$BIAS_CFG1,
    APIntAttr<I<16>>:$BIAS_CFG2,
    APIntAttr<I<16>>:$BIAS_CFG3,
    APIntAttr<I<16>>:$BIAS_CFG4,
    APIntAttr<I<16>>:$BIAS_CFG5,
    APIntAttr<I<16>>:$BIAS_CFG6,
    APIntAttr<I<16>>:$BIAS_CFG7,
    APIntAttr<I<16>>:$CH0_A_CH_CFG0,
    APIntAttr<I<16>>:$CH0_A_CH_CFG1,
    APIntAttr<I<16>>:$CH0_A_CH_CFG2,
    APIntAttr<I<16>>:$CH0_A_CH_CFG3,
    APIntAttr<I<16>>:$CH0_A_CH_CFG4,
    APIntAttr<I<16>>:$CH0_A_CH_CFG5,
    APIntAttr<I<16>>:$CH0_A_CH_CFG6,
    APIntAttr<I<16>>:$CH0_RST_LP_CFG0,
    APIntAttr<I<16>>:$CH0_RST_LP_CFG1,
    APIntAttr<I<16>>:$CH0_RST_LP_CFG2,
    APIntAttr<I<16>>:$CH0_RST_LP_CFG3,
    APIntAttr<I<16>>:$CH0_RST_LP_CFG4,
    APIntAttr<I<16>>:$CH0_RST_LP_ID_CFG0,
    APIntAttr<I<16>>:$CH0_RST_LP_ID_CFG1,
    APIntAttr<I<16>>:$CH0_RST_TIME_CFG0,
    APIntAttr<I<16>>:$CH0_RST_TIME_CFG1,
    APIntAttr<I<16>>:$CH0_RST_TIME_CFG2,
    APIntAttr<I<16>>:$CH0_RST_TIME_CFG3,
    APIntAttr<I<16>>:$CH0_RST_TIME_CFG4,
    APIntAttr<I<16>>:$CH0_RST_TIME_CFG5,
    APIntAttr<I<16>>:$CH0_RST_TIME_CFG6,
    APIntAttr<I<16>>:$CH0_RX_ADC_CFG0,
    APIntAttr<I<16>>:$CH0_RX_ADC_CFG1,
    APIntAttr<I<16>>:$CH0_RX_ANA_CFG0,
    APIntAttr<I<16>>:$CH0_RX_ANA_CFG1,
    APIntAttr<I<16>>:$CH0_RX_ANA_CFG2,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG0A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG0B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG10A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG10B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG11A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG11B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG12A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG12B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG13A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG13B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG14A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG14B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG15A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG15B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG16A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG16B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG17A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG17B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG18A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG18B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG19A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG19B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG1A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG1B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG20A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG20B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG21A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG21B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG22A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG22B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG23A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG23B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG24A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG24B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG25A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG25B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG26A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG26B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG27A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG27B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG28A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG28B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG2A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG2B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG3A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG3B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG4A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG4B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG5A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG5B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG6A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG6B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG7A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG7B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG8A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG8B,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG9A,
    APIntAttr<I<16>>:$CH0_RX_APT_CFG9B,
    APIntAttr<I<16>>:$CH0_RX_APT_CTRL_CFG2,
    APIntAttr<I<16>>:$CH0_RX_APT_CTRL_CFG3,
    APIntAttr<I<16>>:$CH0_RX_CAL_CFG0A,
    APIntAttr<I<16>>:$CH0_RX_CAL_CFG0B,
    APIntAttr<I<16>>:$CH0_RX_CAL_CFG1A,
    APIntAttr<I<16>>:$CH0_RX_CAL_CFG1B,
    APIntAttr<I<16>>:$CH0_RX_CAL_CFG2A,
    APIntAttr<I<16>>:$CH0_RX_CAL_CFG2B,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG0A,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG0B,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG1A,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG1B,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG2A,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG2B,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG3A,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG3B,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG4A,
    APIntAttr<I<16>>:$CH0_RX_CDR_CFG4B,
    APIntAttr<I<16>>:$CH0_RX_CLKGN_CFG0,
    APIntAttr<I<16>>:$CH0_RX_CLKGN_CFG1,
    APIntAttr<I<16>>:$CH0_RX_CTLE_CFG0,
    APIntAttr<I<16>>:$CH0_RX_CTLE_CFG1,
    APIntAttr<I<16>>:$CH0_RX_CTLE_CFG2,
    APIntAttr<I<16>>:$CH0_RX_CTLE_CFG3,
    APIntAttr<I<16>>:$CH0_RX_DSP_CFG,
    APIntAttr<I<16>>:$CH0_RX_MON_CFG,
    APIntAttr<I<16>>:$CH0_RX_PAD_CFG0,
    APIntAttr<I<16>>:$CH0_RX_PAD_CFG1,
    APIntAttr<I<16>>:$CH0_RX_PCS_CFG0,
    APIntAttr<I<16>>:$CH0_RX_PCS_CFG1,
    APIntAttr<I<16>>:$CH0_TX_ANA_CFG0,
    APIntAttr<I<16>>:$CH0_TX_ANA_CFG1,
    APIntAttr<I<16>>:$CH0_TX_ANA_CFG2,
    APIntAttr<I<16>>:$CH0_TX_ANA_CFG3,
    APIntAttr<I<16>>:$CH0_TX_ANA_CFG4,
    APIntAttr<I<16>>:$CH0_TX_CAL_CFG0,
    APIntAttr<I<16>>:$CH0_TX_CAL_CFG1,
    APIntAttr<I<16>>:$CH0_TX_DRV_CFG0,
    APIntAttr<I<16>>:$CH0_TX_DRV_CFG1,
    APIntAttr<I<16>>:$CH0_TX_DRV_CFG2,
    APIntAttr<I<16>>:$CH0_TX_DRV_CFG3,
    APIntAttr<I<16>>:$CH0_TX_DRV_CFG4,
    APIntAttr<I<16>>:$CH0_TX_DRV_CFG5,
    APIntAttr<I<16>>:$CH0_TX_LPBK_CFG0,
    APIntAttr<I<16>>:$CH0_TX_LPBK_CFG1,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG0,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG1,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG10,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG11,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG12,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG13,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG14,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG15,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG16,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG17,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG2,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG3,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG4,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG5,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG6,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG7,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG8,
    APIntAttr<I<16>>:$CH0_TX_PCS_CFG9,
    APIntAttr<I<16>>:$CH1_A_CH_CFG0,
    APIntAttr<I<16>>:$CH1_A_CH_CFG1,
    APIntAttr<I<16>>:$CH1_A_CH_CFG2,
    APIntAttr<I<16>>:$CH1_A_CH_CFG3,
    APIntAttr<I<16>>:$CH1_A_CH_CFG4,
    APIntAttr<I<16>>:$CH1_A_CH_CFG5,
    APIntAttr<I<16>>:$CH1_A_CH_CFG6,
    APIntAttr<I<16>>:$CH1_RST_LP_CFG0,
    APIntAttr<I<16>>:$CH1_RST_LP_CFG1,
    APIntAttr<I<16>>:$CH1_RST_LP_CFG2,
    APIntAttr<I<16>>:$CH1_RST_LP_CFG3,
    APIntAttr<I<16>>:$CH1_RST_LP_CFG4,
    APIntAttr<I<16>>:$CH1_RST_LP_ID_CFG0,
    APIntAttr<I<16>>:$CH1_RST_LP_ID_CFG1,
    APIntAttr<I<16>>:$CH1_RST_TIME_CFG0,
    APIntAttr<I<16>>:$CH1_RST_TIME_CFG1,
    APIntAttr<I<16>>:$CH1_RST_TIME_CFG2,
    APIntAttr<I<16>>:$CH1_RST_TIME_CFG3,
    APIntAttr<I<16>>:$CH1_RST_TIME_CFG4,
    APIntAttr<I<16>>:$CH1_RST_TIME_CFG5,
    APIntAttr<I<16>>:$CH1_RST_TIME_CFG6,
    APIntAttr<I<16>>:$CH1_RX_ADC_CFG0,
    APIntAttr<I<16>>:$CH1_RX_ADC_CFG1,
    APIntAttr<I<16>>:$CH1_RX_ANA_CFG0,
    APIntAttr<I<16>>:$CH1_RX_ANA_CFG1,
    APIntAttr<I<16>>:$CH1_RX_ANA_CFG2,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG0A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG0B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG10A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG10B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG11A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG11B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG12A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG12B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG13A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG13B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG14A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG14B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG15A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG15B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG16A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG16B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG17A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG17B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG18A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG18B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG19A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG19B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG1A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG1B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG20A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG20B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG21A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG21B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG22A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG22B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG23A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG23B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG24A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG24B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG25A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG25B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG26A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG26B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG27A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG27B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG28A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG28B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG2A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG2B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG3A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG3B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG4A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG4B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG5A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG5B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG6A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG6B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG7A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG7B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG8A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG8B,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG9A,
    APIntAttr<I<16>>:$CH1_RX_APT_CFG9B,
    APIntAttr<I<16>>:$CH1_RX_APT_CTRL_CFG2,
    APIntAttr<I<16>>:$CH1_RX_APT_CTRL_CFG3,
    APIntAttr<I<16>>:$CH1_RX_CAL_CFG0A,
    APIntAttr<I<16>>:$CH1_RX_CAL_CFG0B,
    APIntAttr<I<16>>:$CH1_RX_CAL_CFG1A,
    APIntAttr<I<16>>:$CH1_RX_CAL_CFG1B,
    APIntAttr<I<16>>:$CH1_RX_CAL_CFG2A,
    APIntAttr<I<16>>:$CH1_RX_CAL_CFG2B,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG0A,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG0B,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG1A,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG1B,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG2A,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG2B,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG3A,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG3B,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG4A,
    APIntAttr<I<16>>:$CH1_RX_CDR_CFG4B,
    APIntAttr<I<16>>:$CH1_RX_CLKGN_CFG0,
    APIntAttr<I<16>>:$CH1_RX_CLKGN_CFG1,
    APIntAttr<I<16>>:$CH1_RX_CTLE_CFG0,
    APIntAttr<I<16>>:$CH1_RX_CTLE_CFG1,
    APIntAttr<I<16>>:$CH1_RX_CTLE_CFG2,
    APIntAttr<I<16>>:$CH1_RX_CTLE_CFG3,
    APIntAttr<I<16>>:$CH1_RX_DSP_CFG,
    APIntAttr<I<16>>:$CH1_RX_MON_CFG,
    APIntAttr<I<16>>:$CH1_RX_PAD_CFG0,
    APIntAttr<I<16>>:$CH1_RX_PAD_CFG1,
    APIntAttr<I<16>>:$CH1_RX_PCS_CFG0,
    APIntAttr<I<16>>:$CH1_RX_PCS_CFG1,
    APIntAttr<I<16>>:$CH1_TX_ANA_CFG0,
    APIntAttr<I<16>>:$CH1_TX_ANA_CFG1,
    APIntAttr<I<16>>:$CH1_TX_ANA_CFG2,
    APIntAttr<I<16>>:$CH1_TX_ANA_CFG3,
    APIntAttr<I<16>>:$CH1_TX_ANA_CFG4,
    APIntAttr<I<16>>:$CH1_TX_CAL_CFG0,
    APIntAttr<I<16>>:$CH1_TX_CAL_CFG1,
    APIntAttr<I<16>>:$CH1_TX_DRV_CFG0,
    APIntAttr<I<16>>:$CH1_TX_DRV_CFG1,
    APIntAttr<I<16>>:$CH1_TX_DRV_CFG2,
    APIntAttr<I<16>>:$CH1_TX_DRV_CFG3,
    APIntAttr<I<16>>:$CH1_TX_DRV_CFG4,
    APIntAttr<I<16>>:$CH1_TX_DRV_CFG5,
    APIntAttr<I<16>>:$CH1_TX_LPBK_CFG0,
    APIntAttr<I<16>>:$CH1_TX_LPBK_CFG1,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG0,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG1,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG10,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG11,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG12,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG13,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG14,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG15,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG16,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG17,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG2,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG3,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG4,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG5,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG6,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG7,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG8,
    APIntAttr<I<16>>:$CH1_TX_PCS_CFG9,
    StrAttr:$DATARATE,
    APIntAttr<I<16>>:$DRPEN_CFG,
    APIntAttr<I<16>>:$FEC_CFG0,
    APIntAttr<I<16>>:$FEC_CFG1,
    APIntAttr<I<16>>:$FEC_CFG10,
    APIntAttr<I<16>>:$FEC_CFG11,
    APIntAttr<I<16>>:$FEC_CFG12,
    APIntAttr<I<16>>:$FEC_CFG13,
    APIntAttr<I<16>>:$FEC_CFG14,
    APIntAttr<I<16>>:$FEC_CFG15,
    APIntAttr<I<16>>:$FEC_CFG16,
    APIntAttr<I<16>>:$FEC_CFG17,
    APIntAttr<I<16>>:$FEC_CFG18,
    APIntAttr<I<16>>:$FEC_CFG19,
    APIntAttr<I<16>>:$FEC_CFG2,
    APIntAttr<I<16>>:$FEC_CFG20,
    APIntAttr<I<16>>:$FEC_CFG21,
    APIntAttr<I<16>>:$FEC_CFG22,
    APIntAttr<I<16>>:$FEC_CFG23,
    APIntAttr<I<16>>:$FEC_CFG24,
    APIntAttr<I<16>>:$FEC_CFG25,
    APIntAttr<I<16>>:$FEC_CFG26,
    APIntAttr<I<16>>:$FEC_CFG27,
    APIntAttr<I<16>>:$FEC_CFG3,
    APIntAttr<I<16>>:$FEC_CFG4,
    APIntAttr<I<16>>:$FEC_CFG5,
    APIntAttr<I<16>>:$FEC_CFG6,
    APIntAttr<I<16>>:$FEC_CFG7,
    APIntAttr<I<16>>:$FEC_CFG8,
    APIntAttr<I<16>>:$FEC_CFG9,
    StrAttr:$FEC_MODE,
    StrAttr:$INS_LOSS_NYQ,
    SI64Attr:$INTERFACE_WIDTH,
    StrAttr:$MODULATION_MODE,
    APIntAttr<I<16>>:$PLL_CFG0,
    APIntAttr<I<16>>:$PLL_CFG1,
    APIntAttr<I<16>>:$PLL_CFG2,
    APIntAttr<I<16>>:$PLL_CFG3,
    APIntAttr<I<16>>:$PLL_CFG4,
    APIntAttr<I<16>>:$PLL_CFG5,
    APIntAttr<I<16>>:$PLL_CFG6,
    APIntAttr<I<16>>:$PLL_CRS_CTRL_CFG0,
    APIntAttr<I<16>>:$PLL_CRS_CTRL_CFG1,
    APIntAttr<I<1>>:$PLL_IPS_PIN_EN,
    SI64Attr:$PLL_IPS_REFCLK_SEL,
    APIntAttr<I<1>>:$RCALSAP_TESTEN,
    APIntAttr<I<1>>:$RCAL_APROBE,
    APIntAttr<I<16>>:$RST_CFG,
    APIntAttr<I<16>>:$RST_PLL_CFG0,
    APIntAttr<I<16>>:$SAP_CFG0,
    APIntAttr<I<16>>:$SDM_CFG0,
    APIntAttr<I<16>>:$SDM_CFG1,
    APIntAttr<I<16>>:$SDM_CFG2,
    APIntAttr<I<16>>:$SDM_SEED_CFG0,
    APIntAttr<I<16>>:$SDM_SEED_CFG1,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_RESET_SPEEDUP,
    SI64Attr:$TX_AMPLITUDE_SWING
  );

  let results = (outs
    I<8>:$FECRXLN3BITERR1TO0INC,
    I<8>:$FECRXLN3BITERR0TO1INC,
    I<8>:$FECRXLN2BITERR1TO0INC,
    I<8>:$FECRXLN2BITERR0TO1INC,
    I<8>:$FECRXLN1BITERR1TO0INC,
    I<8>:$FECRXLN1BITERR0TO1INC,
    I<8>:$FECRXLN0BITERR1TO0INC,
    I<8>:$FECRXLN0BITERR0TO1INC,
    I<5>:$RCALOUT,
    I<4>:$FECRXLN3ERRCNTINC,
    I<4>:$FECRXLN2ERRCNTINC,
    I<4>:$FECRXLN1ERRCNTINC,
    I<4>:$FECRXLN0ERRCNTINC,
    I<4>:$CH1_RXDATAFLAGS,
    I<4>:$CH0_RXDATAFLAGS,
    I<32>:$CH1_DMONITOROUT,
    I<32>:$CH0_DMONITOROUT,
    I<3>:$CH1_RXBUFSTATUS,
    I<3>:$CH0_RXBUFSTATUS,
    I<28>:$CH1_AXISTDATA,
    I<28>:$CH0_AXISTDATA,
    I<256>:$CH1_RXDATA,
    I<256>:$CH0_RXDATA,
    I<2>:$FECRXLN3MAPPING,
    I<2>:$FECRXLN2MAPPING,
    I<2>:$FECRXLN1MAPPING,
    I<2>:$FECRXLN0MAPPING,
    I<2>:$CH1_TXBUFSTATUS,
    I<2>:$CH0_TXBUFSTATUS,
    I<16>:$PLLRSVDOUT,
    I<16>:$DRPDO,
    I<16>:$CH1_PMARSVDOUT,
    I<16>:$CH1_PCSRSVDOUT,
    I<16>:$CH0_PMARSVDOUT,
    I<16>:$CH0_PCSRSVDOUT,
    I<15>:$FECRXLN3DLY,
    I<15>:$FECRXLN2DLY,
    I<15>:$FECRXLN1DLY,
    I<15>:$FECRXLN0DLY,
    I<1>:$RXRECCLK1,
    I<1>:$RXRECCLK0,
    I<1>:$RCALCMP,
    I<1>:$PLLRESETDONE,
    I<1>:$PLLREFCLKMONITOR,
    I<1>:$PLLREFCLKLOST,
    I<1>:$PLLLOCK,
    I<1>:$PLLFBCLKLOST,
    I<1>:$GTPOWERGOOD,
    I<1>:$FECTRXLN3LOCK,
    I<1>:$FECTRXLN2LOCK,
    I<1>:$FECTRXLN1LOCK,
    I<1>:$FECTRXLN0LOCK,
    I<1>:$FECRX1UNCORRCWINC,
    I<1>:$FECRX1CWINC,
    I<1>:$FECRX1CORRCWINC,
    I<1>:$FECRX1ALIGNED,
    I<1>:$FECRX0UNCORRCWINC,
    I<1>:$FECRX0CWINC,
    I<1>:$FECRX0CORRCWINC,
    I<1>:$FECRX0ALIGNED,
    I<1>:$DRPRDY,
    I<1>:$DMONITOROUTPLLCLK,
    I<1>:$CLKTESTSIG2PAD,
    I<1>:$CH1_TXRESETDONE,
    I<1>:$CH1_TXPROGDIVCLK,
    I<1>:$CH1_TXPRGDIVRESETDONE,
    I<1>:$CH1_TXPMARESETDONE,
    I<1>:$CH1_TXOUTCLK,
    I<1>:$CH1_RXRESETDONE,
    I<1>:$CH1_RXPROGDIVCLK,
    I<1>:$CH1_RXPRGDIVRESETDONE,
    I<1>:$CH1_RXPRBSLOCKED,
    I<1>:$CH1_RXPRBSERR,
    I<1>:$CH1_RXPMARESETDONE,
    I<1>:$CH1_RXOUTCLK,
    I<1>:$CH1_RXDATASTART,
    I<1>:$CH1_RXDATAISAM,
    I<1>:$CH1_RESETEXCEPTION,
    I<1>:$CH1_GTMTXP,
    I<1>:$CH1_GTMTXN,
    I<1>:$CH1_DMONITOROUTCLK,
    I<1>:$CH1_AXISTVALID,
    I<1>:$CH1_AXISTLAST,
    I<1>:$CH0_TXRESETDONE,
    I<1>:$CH0_TXPROGDIVCLK,
    I<1>:$CH0_TXPRGDIVRESETDONE,
    I<1>:$CH0_TXPMARESETDONE,
    I<1>:$CH0_TXOUTCLK,
    I<1>:$CH0_RXRESETDONE,
    I<1>:$CH0_RXPROGDIVCLK,
    I<1>:$CH0_RXPRGDIVRESETDONE,
    I<1>:$CH0_RXPRBSLOCKED,
    I<1>:$CH0_RXPRBSERR,
    I<1>:$CH0_RXPMARESETDONE,
    I<1>:$CH0_RXOUTCLK,
    I<1>:$CH0_RXDATASTART,
    I<1>:$CH0_RXDATAISAM,
    I<1>:$CH0_RESETEXCEPTION,
    I<1>:$CH0_GTMTXP,
    I<1>:$CH0_GTMTXN,
    I<1>:$CH0_DMONITOROUTCLK,
    I<1>:$CH0_AXISTVALID,
    I<1>:$CH0_AXISTLAST
  );
}

def GTPE2uCHANNEL : XilinxPrimitiveOp<"GTPE2_CHANNEL", []> {
  let summary = "GTPE2_CHANNEL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$DRPADDR,
    I<7>:$TXSEQUENCE,
    I<7>:$TXMAINCURSOR,
    I<5>:$TXPRECURSOR,
    I<5>:$TXPOSTCURSOR,
    I<5>:$TXPIPPMSTEPSIZE,
    I<4>:$TXDIFFCTRL,
    I<4>:$TXCHARISK,
    I<4>:$TXCHARDISPVAL,
    I<4>:$TXCHARDISPMODE,
    I<4>:$TX8B10BBYPASS,
    I<4>:$RXOSINTID0,
    I<4>:$RXOSINTCFG,
    I<4>:$RXCHBONDI,
    I<32>:$TXDATA,
    I<3>:$TXRATE,
    I<3>:$TXPRBSSEL,
    I<3>:$TXOUTCLKSEL,
    I<3>:$TXMARGIN,
    I<3>:$TXHEADER,
    I<3>:$TXBUFDIFFCTRL,
    I<3>:$RXRATE,
    I<3>:$RXPRBSSEL,
    I<3>:$RXOUTCLKSEL,
    I<3>:$RXCHBONDLEVEL,
    I<3>:$LOOPBACK,
    I<2>:$TXSYSCLKSEL,
    I<2>:$TXPD,
    I<2>:$RXSYSCLKSEL,
    I<2>:$RXPD,
    I<2>:$RXELECIDLEMODE,
    I<20>:$TSTIN,
    I<16>:$PCSRSVDIN,
    I<16>:$GTRSVD,
    I<16>:$DRPDI,
    I<14>:$RXADAPTSELTEST,
    I<1>:$TXUSRCLK2,
    I<1>:$TXUSRCLK,
    I<1>:$TXUSERRDY,
    I<1>:$TXSYNCMODE,
    I<1>:$TXSYNCIN,
    I<1>:$TXSYNCALLIN,
    I<1>:$TXSWING,
    I<1>:$TXSTARTSEQ,
    I<1>:$TXRATEMODE,
    I<1>:$TXPRECURSORINV,
    I<1>:$TXPRBSFORCEERR,
    I<1>:$TXPOSTCURSORINV,
    I<1>:$TXPOLARITY,
    I<1>:$TXPMARESET,
    I<1>:$TXPISOPD,
    I<1>:$TXPIPPMSEL,
    I<1>:$TXPIPPMPD,
    I<1>:$TXPIPPMOVRDEN,
    I<1>:$TXPIPPMEN,
    I<1>:$TXPHOVRDEN,
    I<1>:$TXPHINIT,
    I<1>:$TXPHDLYTSTCLK,
    I<1>:$TXPHDLYRESET,
    I<1>:$TXPHDLYPD,
    I<1>:$TXPHALIGNEN,
    I<1>:$TXPHALIGN,
    I<1>:$TXPDELECIDLEMODE,
    I<1>:$TXPCSRESET,
    I<1>:$TXINHIBIT,
    I<1>:$TXELECIDLE,
    I<1>:$TXDLYUPDOWN,
    I<1>:$TXDLYSRESET,
    I<1>:$TXDLYOVRDEN,
    I<1>:$TXDLYHOLD,
    I<1>:$TXDLYEN,
    I<1>:$TXDLYBYPASS,
    I<1>:$TXDIFFPD,
    I<1>:$TXDETECTRX,
    I<1>:$TXDEEMPH,
    I<1>:$TXCOMWAKE,
    I<1>:$TXCOMSAS,
    I<1>:$TXCOMINIT,
    I<1>:$TX8B10BEN,
    I<1>:$SIGVALIDCLK,
    I<1>:$SETERRSTATUS,
    I<1>:$RXUSRCLK2,
    I<1>:$RXUSRCLK,
    I<1>:$RXUSERRDY,
    I<1>:$RXSYNCMODE,
    I<1>:$RXSYNCIN,
    I<1>:$RXSYNCALLIN,
    I<1>:$RXSLIDE,
    I<1>:$RXRATEMODE,
    I<1>:$RXPRBSCNTRESET,
    I<1>:$RXPOLARITY,
    I<1>:$RXPMARESET,
    I<1>:$RXPHOVRDEN,
    I<1>:$RXPHDLYRESET,
    I<1>:$RXPHDLYPD,
    I<1>:$RXPHALIGNEN,
    I<1>:$RXPHALIGN,
    I<1>:$RXPCSRESET,
    I<1>:$RXPCOMMAALIGNEN,
    I<1>:$RXOSOVRDEN,
    I<1>:$RXOSINTTESTOVRDEN,
    I<1>:$RXOSINTSTROBE,
    I<1>:$RXOSINTPD,
    I<1>:$RXOSINTOVRDEN,
    I<1>:$RXOSINTNTRLEN,
    I<1>:$RXOSINTHOLD,
    I<1>:$RXOSINTEN,
    I<1>:$RXOSHOLD,
    I<1>:$RXOSCALRESET,
    I<1>:$RXOOBRESET,
    I<1>:$RXMCOMMAALIGNEN,
    I<1>:$RXLPMRESET,
    I<1>:$RXLPMOSINTNTRLEN,
    I<1>:$RXLPMLFOVRDEN,
    I<1>:$RXLPMLFHOLD,
    I<1>:$RXLPMHFOVRDEN,
    I<1>:$RXLPMHFHOLD,
    I<1>:$RXGEARBOXSLIP,
    I<1>:$RXDLYSRESET,
    I<1>:$RXDLYOVRDEN,
    I<1>:$RXDLYEN,
    I<1>:$RXDLYBYPASS,
    I<1>:$RXDFEXYDEN,
    I<1>:$RXDDIEN,
    I<1>:$RXCOMMADETEN,
    I<1>:$RXCHBONDSLAVE,
    I<1>:$RXCHBONDMASTER,
    I<1>:$RXCHBONDEN,
    I<1>:$RXCDRRESETRSV,
    I<1>:$RXCDRRESET,
    I<1>:$RXCDROVRDEN,
    I<1>:$RXCDRHOLD,
    I<1>:$RXCDRFREQRESET,
    I<1>:$RXBUFRESET,
    I<1>:$RX8B10BEN,
    I<1>:$RESETOVRD,
    I<1>:$PMARSVDIN4,
    I<1>:$PMARSVDIN3,
    I<1>:$PMARSVDIN2,
    I<1>:$PMARSVDIN1,
    I<1>:$PMARSVDIN0,
    I<1>:$PLL1REFCLK,
    I<1>:$PLL1CLK,
    I<1>:$PLL0REFCLK,
    I<1>:$PLL0CLK,
    I<1>:$GTTXRESET,
    I<1>:$GTRXRESET,
    I<1>:$GTRESETSEL,
    I<1>:$GTPRXP,
    I<1>:$GTPRXN,
    I<1>:$EYESCANTRIGGER,
    I<1>:$EYESCANRESET,
    I<1>:$EYESCANMODE,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$DMONITORCLK,
    I<1>:$DMONFIFORESET,
    I<1>:$CLKRSVD1,
    I<1>:$CLKRSVD0,
    I<1>:$CFGRESET,

    // GTPE2_CHANNEL parameters follows
    APIntAttr<I<1>>:$ACJTAG_DEBUG_MODE,
    APIntAttr<I<1>>:$ACJTAG_MODE,
    APIntAttr<I<1>>:$ACJTAG_RESET,
    APIntAttr<I<20>>:$ADAPT_CFG0,
    StrAttr:$ALIGN_COMMA_DOUBLE,
    APIntAttr<I<10>>:$ALIGN_COMMA_ENABLE,
    SI64Attr:$ALIGN_COMMA_WORD,
    StrAttr:$ALIGN_MCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_MCOMMA_VALUE,
    StrAttr:$ALIGN_PCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_PCOMMA_VALUE,
    StrAttr:$CBCC_DATA_SOURCE_SEL,
    APIntAttr<I<43>>:$CFOK_CFG,
    APIntAttr<I<7>>:$CFOK_CFG2,
    APIntAttr<I<7>>:$CFOK_CFG3,
    APIntAttr<I<1>>:$CFOK_CFG4,
    APIntAttr<I<2>>:$CFOK_CFG5,
    APIntAttr<I<4>>:$CFOK_CFG6,
    StrAttr:$CHAN_BOND_KEEP_ALIGN,
    SI64Attr:$CHAN_BOND_MAX_SKEW,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_2_ENABLE,
    StrAttr:$CHAN_BOND_SEQ_2_USE,
    SI64Attr:$CHAN_BOND_SEQ_LEN,
    APIntAttr<I<1>>:$CLK_COMMON_SWING,
    StrAttr:$CLK_CORRECT_USE,
    StrAttr:$CLK_COR_KEEP_IDLE,
    SI64Attr:$CLK_COR_MAX_LAT,
    SI64Attr:$CLK_COR_MIN_LAT,
    StrAttr:$CLK_COR_PRECEDENCE,
    SI64Attr:$CLK_COR_REPEAT_WAIT,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_2_ENABLE,
    StrAttr:$CLK_COR_SEQ_2_USE,
    SI64Attr:$CLK_COR_SEQ_LEN,
    StrAttr:$DEC_MCOMMA_DETECT,
    StrAttr:$DEC_PCOMMA_DETECT,
    StrAttr:$DEC_VALID_COMMA_ONLY,
    APIntAttr<I<24>>:$DMONITOR_CFG,
    APIntAttr<I<1>>:$ES_CLK_PHASE_SEL,
    APIntAttr<I<6>>:$ES_CONTROL,
    StrAttr:$ES_ERRDET_EN,
    StrAttr:$ES_EYE_SCAN_EN,
    APIntAttr<I<12>>:$ES_HORZ_OFFSET,
    APIntAttr<I<10>>:$ES_PMA_CFG,
    APIntAttr<I<5>>:$ES_PRESCALE,
    APIntAttr<I<80>>:$ES_QUALIFIER,
    APIntAttr<I<80>>:$ES_QUAL_MASK,
    APIntAttr<I<80>>:$ES_SDATA_MASK,
    APIntAttr<I<9>>:$ES_VERT_OFFSET,
    APIntAttr<I<4>>:$FTS_DESKEW_SEQ_ENABLE,
    APIntAttr<I<4>>:$FTS_LANE_DESKEW_CFG,
    StrAttr:$FTS_LANE_DESKEW_EN,
    APIntAttr<I<3>>:$GEARBOX_MODE,
    APIntAttr<I<1>>:$IS_CLKRSVD0_INVERTED,
    APIntAttr<I<1>>:$IS_CLKRSVD1_INVERTED,
    APIntAttr<I<1>>:$IS_DMONITORCLK_INVERTED,
    APIntAttr<I<1>>:$IS_DRPCLK_INVERTED,
    APIntAttr<I<1>>:$IS_RXUSRCLK2_INVERTED,
    APIntAttr<I<1>>:$IS_RXUSRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_SIGVALIDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_TXPHDLYTSTCLK_INVERTED,
    APIntAttr<I<1>>:$IS_TXUSRCLK2_INVERTED,
    APIntAttr<I<1>>:$IS_TXUSRCLK_INVERTED,
    APIntAttr<I<1>>:$LOOPBACK_CFG,
    APIntAttr<I<2>>:$OUTREFCLK_SEL_INV,
    StrAttr:$PCS_PCIE_EN,
    APIntAttr<I<48>>:$PCS_RSVD_ATTR,
    APIntAttr<I<12>>:$PD_TRANS_TIME_FROM_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_NONE_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_TO_P2,
    APIntAttr<I<1>>:$PMA_LOOPBACK_CFG,
    APIntAttr<I<32>>:$PMA_RSV,
    APIntAttr<I<32>>:$PMA_RSV2,
    APIntAttr<I<2>>:$PMA_RSV3,
    APIntAttr<I<4>>:$PMA_RSV4,
    APIntAttr<I<1>>:$PMA_RSV5,
    APIntAttr<I<1>>:$PMA_RSV6,
    APIntAttr<I<1>>:$PMA_RSV7,
    APIntAttr<I<5>>:$RXBUFRESET_TIME,
    StrAttr:$RXBUF_ADDR_MODE,
    APIntAttr<I<4>>:$RXBUF_EIDLE_HI_CNT,
    APIntAttr<I<4>>:$RXBUF_EIDLE_LO_CNT,
    StrAttr:$RXBUF_EN,
    StrAttr:$RXBUF_RESET_ON_CB_CHANGE,
    StrAttr:$RXBUF_RESET_ON_COMMAALIGN,
    StrAttr:$RXBUF_RESET_ON_EIDLE,
    StrAttr:$RXBUF_RESET_ON_RATE_CHANGE,
    SI64Attr:$RXBUF_THRESH_OVFLW,
    StrAttr:$RXBUF_THRESH_OVRD,
    SI64Attr:$RXBUF_THRESH_UNDFLW,
    APIntAttr<I<5>>:$RXCDRFREQRESET_TIME,
    APIntAttr<I<5>>:$RXCDRPHRESET_TIME,
    APIntAttr<I<83>>:$RXCDR_CFG,
    APIntAttr<I<1>>:$RXCDR_FR_RESET_ON_EIDLE,
    APIntAttr<I<1>>:$RXCDR_HOLD_DURING_EIDLE,
    APIntAttr<I<6>>:$RXCDR_LOCK_CFG,
    APIntAttr<I<1>>:$RXCDR_PH_RESET_ON_EIDLE,
    APIntAttr<I<16>>:$RXDLY_CFG,
    APIntAttr<I<9>>:$RXDLY_LCFG,
    APIntAttr<I<16>>:$RXDLY_TAP_CFG,
    StrAttr:$RXGEARBOX_EN,
    APIntAttr<I<5>>:$RXISCANRESET_TIME,
    APIntAttr<I<7>>:$RXLPMRESET_TIME,
    APIntAttr<I<1>>:$RXLPM_BIAS_STARTUP_DISABLE,
    APIntAttr<I<4>>:$RXLPM_CFG,
    APIntAttr<I<1>>:$RXLPM_CFG1,
    APIntAttr<I<1>>:$RXLPM_CM_CFG,
    APIntAttr<I<9>>:$RXLPM_GC_CFG,
    APIntAttr<I<3>>:$RXLPM_GC_CFG2,
    APIntAttr<I<14>>:$RXLPM_HF_CFG,
    APIntAttr<I<5>>:$RXLPM_HF_CFG2,
    APIntAttr<I<4>>:$RXLPM_HF_CFG3,
    APIntAttr<I<1>>:$RXLPM_HOLD_DURING_EIDLE,
    APIntAttr<I<1>>:$RXLPM_INCM_CFG,
    APIntAttr<I<1>>:$RXLPM_IPCM_CFG,
    APIntAttr<I<18>>:$RXLPM_LF_CFG,
    APIntAttr<I<5>>:$RXLPM_LF_CFG2,
    APIntAttr<I<3>>:$RXLPM_OSINT_CFG,
    APIntAttr<I<7>>:$RXOOB_CFG,
    StrAttr:$RXOOB_CLK_CFG,
    APIntAttr<I<5>>:$RXOSCALRESET_TIME,
    APIntAttr<I<5>>:$RXOSCALRESET_TIMEOUT,
    SI64Attr:$RXOUT_DIV,
    APIntAttr<I<5>>:$RXPCSRESET_TIME,
    APIntAttr<I<24>>:$RXPHDLY_CFG,
    APIntAttr<I<24>>:$RXPH_CFG,
    APIntAttr<I<5>>:$RXPH_MONITOR_SEL,
    APIntAttr<I<3>>:$RXPI_CFG0,
    APIntAttr<I<1>>:$RXPI_CFG1,
    APIntAttr<I<1>>:$RXPI_CFG2,
    APIntAttr<I<5>>:$RXPMARESET_TIME,
    APIntAttr<I<1>>:$RXPRBS_ERR_LOOPBACK,
    SI64Attr:$RXSLIDE_AUTO_WAIT,
    StrAttr:$RXSLIDE_MODE,
    APIntAttr<I<1>>:$RXSYNC_MULTILANE,
    APIntAttr<I<1>>:$RXSYNC_OVRD,
    APIntAttr<I<1>>:$RXSYNC_SKIP_DA,
    APIntAttr<I<16>>:$RX_BIAS_CFG,
    APIntAttr<I<6>>:$RX_BUFFER_CFG,
    SI64Attr:$RX_CLK25_DIV,
    APIntAttr<I<1>>:$RX_CLKMUX_EN,
    APIntAttr<I<2>>:$RX_CM_SEL,
    APIntAttr<I<4>>:$RX_CM_TRIM,
    SI64Attr:$RX_DATA_WIDTH,
    APIntAttr<I<6>>:$RX_DDI_SEL,
    APIntAttr<I<14>>:$RX_DEBUG_CFG,
    StrAttr:$RX_DEFER_RESET_BUF_EN,
    StrAttr:$RX_DISPERR_SEQ_MATCH,
    APIntAttr<I<13>>:$RX_OS_CFG,
    SI64Attr:$RX_SIG_VALID_DLY,
    StrAttr:$RX_XCLK_SEL,
    SI64Attr:$SAS_MAX_COM,
    SI64Attr:$SAS_MIN_COM,
    APIntAttr<I<4>>:$SATA_BURST_SEQ_LEN,
    APIntAttr<I<3>>:$SATA_BURST_VAL,
    APIntAttr<I<3>>:$SATA_EIDLE_VAL,
    SI64Attr:$SATA_MAX_BURST,
    SI64Attr:$SATA_MAX_INIT,
    SI64Attr:$SATA_MAX_WAKE,
    SI64Attr:$SATA_MIN_BURST,
    SI64Attr:$SATA_MIN_INIT,
    SI64Attr:$SATA_MIN_WAKE,
    StrAttr:$SATA_PLL_CFG,
    StrAttr:$SHOW_REALIGN_COMMA,
    StrAttr:$SIM_RECEIVER_DETECT_PASS,
    StrAttr:$SIM_RESET_SPEEDUP,
    StrAttr:$SIM_TX_EIDLE_DRIVE_LEVEL,
    StrAttr:$SIM_VERSION,
    APIntAttr<I<15>>:$TERM_RCAL_CFG,
    APIntAttr<I<3>>:$TERM_RCAL_OVRD,
    APIntAttr<I<8>>:$TRANS_TIME_RATE,
    APIntAttr<I<32>>:$TST_RSV,
    StrAttr:$TXBUF_EN,
    StrAttr:$TXBUF_RESET_ON_RATE_CHANGE,
    APIntAttr<I<16>>:$TXDLY_CFG,
    APIntAttr<I<9>>:$TXDLY_LCFG,
    APIntAttr<I<16>>:$TXDLY_TAP_CFG,
    StrAttr:$TXGEARBOX_EN,
    APIntAttr<I<1>>:$TXOOB_CFG,
    SI64Attr:$TXOUT_DIV,
    APIntAttr<I<5>>:$TXPCSRESET_TIME,
    APIntAttr<I<24>>:$TXPHDLY_CFG,
    APIntAttr<I<16>>:$TXPH_CFG,
    APIntAttr<I<5>>:$TXPH_MONITOR_SEL,
    APIntAttr<I<2>>:$TXPI_CFG0,
    APIntAttr<I<2>>:$TXPI_CFG1,
    APIntAttr<I<2>>:$TXPI_CFG2,
    APIntAttr<I<1>>:$TXPI_CFG3,
    APIntAttr<I<1>>:$TXPI_CFG4,
    APIntAttr<I<3>>:$TXPI_CFG5,
    APIntAttr<I<1>>:$TXPI_GREY_SEL,
    APIntAttr<I<1>>:$TXPI_INVSTROBE_SEL,
    StrAttr:$TXPI_PPMCLK_SEL,
    APIntAttr<I<8>>:$TXPI_PPM_CFG,
    APIntAttr<I<3>>:$TXPI_SYNFREQ_PPM,
    APIntAttr<I<5>>:$TXPMARESET_TIME,
    APIntAttr<I<1>>:$TXSYNC_MULTILANE,
    APIntAttr<I<1>>:$TXSYNC_OVRD,
    APIntAttr<I<1>>:$TXSYNC_SKIP_DA,
    SI64Attr:$TX_CLK25_DIV,
    APIntAttr<I<1>>:$TX_CLKMUX_EN,
    SI64Attr:$TX_DATA_WIDTH,
    APIntAttr<I<6>>:$TX_DEEMPH0,
    APIntAttr<I<6>>:$TX_DEEMPH1,
    StrAttr:$TX_DRIVE_MODE,
    APIntAttr<I<3>>:$TX_EIDLE_ASSERT_DELAY,
    APIntAttr<I<3>>:$TX_EIDLE_DEASSERT_DELAY,
    StrAttr:$TX_LOOPBACK_DRIVE_HIZ,
    APIntAttr<I<1>>:$TX_MAINCURSOR_SEL,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_0,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_1,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_2,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_3,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_4,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_0,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_1,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_2,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_3,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_4,
    APIntAttr<I<1>>:$TX_PREDRIVER_MODE,
    APIntAttr<I<14>>:$TX_RXDETECT_CFG,
    APIntAttr<I<3>>:$TX_RXDETECT_REF,
    StrAttr:$TX_XCLK_SEL,
    APIntAttr<I<1>>:$UCODEER_CLR,
    APIntAttr<I<1>>:$USE_PCS_CLK_PHASE_SEL
  );

  let results = (outs
    I<5>:$RXPHSLIPMONITOR,
    I<5>:$RXPHMONITOR,
    I<4>:$RXNOTINTABLE,
    I<4>:$RXDISPERR,
    I<4>:$RXCHBONDO,
    I<4>:$RXCHARISK,
    I<4>:$RXCHARISCOMMA,
    I<32>:$RXDATA,
    I<3>:$RXSTATUS,
    I<3>:$RXHEADER,
    I<3>:$RXBUFSTATUS,
    I<2>:$TXBUFSTATUS,
    I<2>:$RXSTARTOFSEQ,
    I<2>:$RXDATAVALID,
    I<2>:$RXCLKCORCNT,
    I<16>:$PCSRSVDOUT,
    I<16>:$DRPDO,
    I<15>:$DMONITOROUT,
    I<1>:$TXSYNCOUT,
    I<1>:$TXSYNCDONE,
    I<1>:$TXRESETDONE,
    I<1>:$TXRATEDONE,
    I<1>:$TXPMARESETDONE,
    I<1>:$TXPHINITDONE,
    I<1>:$TXPHALIGNDONE,
    I<1>:$TXOUTCLKPCS,
    I<1>:$TXOUTCLKFABRIC,
    I<1>:$TXOUTCLK,
    I<1>:$TXGEARBOXREADY,
    I<1>:$TXDLYSRESETDONE,
    I<1>:$TXCOMFINISH,
    I<1>:$RXVALID,
    I<1>:$RXSYNCOUT,
    I<1>:$RXSYNCDONE,
    I<1>:$RXRESETDONE,
    I<1>:$RXRATEDONE,
    I<1>:$RXPRBSERR,
    I<1>:$RXPMARESETDONE,
    I<1>:$RXPHALIGNDONE,
    I<1>:$RXOUTCLKPCS,
    I<1>:$RXOUTCLKFABRIC,
    I<1>:$RXOUTCLK,
    I<1>:$RXOSINTSTROBESTARTED,
    I<1>:$RXOSINTSTROBEDONE,
    I<1>:$RXOSINTSTARTED,
    I<1>:$RXOSINTDONE,
    I<1>:$RXHEADERVALID,
    I<1>:$RXELECIDLE,
    I<1>:$RXDLYSRESETDONE,
    I<1>:$RXCOMWAKEDET,
    I<1>:$RXCOMSASDET,
    I<1>:$RXCOMMADET,
    I<1>:$RXCOMINITDET,
    I<1>:$RXCHANREALIGN,
    I<1>:$RXCHANISALIGNED,
    I<1>:$RXCHANBONDSEQ,
    I<1>:$RXCDRLOCK,
    I<1>:$RXBYTEREALIGN,
    I<1>:$RXBYTEISALIGNED,
    I<1>:$PMARSVDOUT1,
    I<1>:$PMARSVDOUT0,
    I<1>:$PHYSTATUS,
    I<1>:$GTPTXP,
    I<1>:$GTPTXN,
    I<1>:$EYESCANDATAERROR,
    I<1>:$DRPRDY
  );
}

def GTPE2uCOMMON : XilinxPrimitiveOp<"GTPE2_COMMON", []> {
  let summary = "GTPE2_COMMON Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$PMARSVD,
    I<8>:$DRPADDR,
    I<5>:$PLLRSVD2,
    I<5>:$BGRCALOVRD,
    I<3>:$PLL1REFCLKSEL,
    I<3>:$PLL0REFCLKSEL,
    I<16>:$PLLRSVD1,
    I<16>:$DRPDI,
    I<1>:$RCALENB,
    I<1>:$PLL1RESET,
    I<1>:$PLL1PD,
    I<1>:$PLL1LOCKEN,
    I<1>:$PLL1LOCKDETCLK,
    I<1>:$PLL0RESET,
    I<1>:$PLL0PD,
    I<1>:$PLL0LOCKEN,
    I<1>:$PLL0LOCKDETCLK,
    I<1>:$GTWESTREFCLK1,
    I<1>:$GTWESTREFCLK0,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTGREFCLK1,
    I<1>:$GTGREFCLK0,
    I<1>:$GTEASTREFCLK1,
    I<1>:$GTEASTREFCLK0,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,

    // GTPE2_COMMON parameters follows
    APIntAttr<I<64>>:$BIAS_CFG,
    APIntAttr<I<32>>:$COMMON_CFG,
    APIntAttr<I<1>>:$IS_DRPCLK_INVERTED,
    APIntAttr<I<1>>:$IS_GTGREFCLK0_INVERTED,
    APIntAttr<I<1>>:$IS_GTGREFCLK1_INVERTED,
    APIntAttr<I<1>>:$IS_PLL0LOCKDETCLK_INVERTED,
    APIntAttr<I<1>>:$IS_PLL1LOCKDETCLK_INVERTED,
    APIntAttr<I<27>>:$PLL0_CFG,
    APIntAttr<I<1>>:$PLL0_DMON_CFG,
    SI64Attr:$PLL0_FBDIV,
    SI64Attr:$PLL0_FBDIV_45,
    APIntAttr<I<24>>:$PLL0_INIT_CFG,
    APIntAttr<I<9>>:$PLL0_LOCK_CFG,
    SI64Attr:$PLL0_REFCLK_DIV,
    APIntAttr<I<27>>:$PLL1_CFG,
    APIntAttr<I<1>>:$PLL1_DMON_CFG,
    SI64Attr:$PLL1_FBDIV,
    SI64Attr:$PLL1_FBDIV_45,
    APIntAttr<I<24>>:$PLL1_INIT_CFG,
    APIntAttr<I<9>>:$PLL1_LOCK_CFG,
    SI64Attr:$PLL1_REFCLK_DIV,
    APIntAttr<I<8>>:$PLL_CLKOUT_CFG,
    APIntAttr<I<16>>:$RSVD_ATTR0,
    APIntAttr<I<16>>:$RSVD_ATTR1,
    APIntAttr<I<3>>:$SIM_PLL0REFCLK_SEL,
    APIntAttr<I<3>>:$SIM_PLL1REFCLK_SEL,
    StrAttr:$SIM_RESET_SPEEDUP,
    StrAttr:$SIM_VERSION
  );

  let results = (outs
    I<8>:$DMONITOROUT,
    I<16>:$PMARSVDOUT,
    I<16>:$DRPDO,
    I<1>:$REFCLKOUTMONITOR1,
    I<1>:$REFCLKOUTMONITOR0,
    I<1>:$PLL1REFCLKLOST,
    I<1>:$PLL1OUTREFCLK,
    I<1>:$PLL1OUTCLK,
    I<1>:$PLL1LOCK,
    I<1>:$PLL1FBCLKLOST,
    I<1>:$PLL0REFCLKLOST,
    I<1>:$PLL0OUTREFCLK,
    I<1>:$PLL0OUTCLK,
    I<1>:$PLL0LOCK,
    I<1>:$PLL0FBCLKLOST,
    I<1>:$DRPRDY
  );
}

def GTXE2uCHANNEL : XilinxPrimitiveOp<"GTXE2_CHANNEL", []> {
  let summary = "GTXE2_CHANNEL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$DRPADDR,
    I<8>:$TXCHARISK,
    I<8>:$TXCHARDISPVAL,
    I<8>:$TXCHARDISPMODE,
    I<8>:$TX8B10BBYPASS,
    I<7>:$TXSEQUENCE,
    I<7>:$TXMAINCURSOR,
    I<64>:$TXDATA,
    I<5>:$TXPRECURSOR,
    I<5>:$TXPOSTCURSOR,
    I<5>:$RXCHBONDI,
    I<5>:$PMARSVDIN2,
    I<5>:$PMARSVDIN,
    I<5>:$PCSRSVDIN2,
    I<4>:$TXDIFFCTRL,
    I<4>:$CLKRSVD,
    I<3>:$TXRATE,
    I<3>:$TXPRBSSEL,
    I<3>:$TXOUTCLKSEL,
    I<3>:$TXMARGIN,
    I<3>:$TXHEADER,
    I<3>:$TXBUFDIFFCTRL,
    I<3>:$RXRATE,
    I<3>:$RXPRBSSEL,
    I<3>:$RXOUTCLKSEL,
    I<3>:$RXCHBONDLEVEL,
    I<3>:$LOOPBACK,
    I<3>:$CPLLREFCLKSEL,
    I<2>:$TXSYSCLKSEL,
    I<2>:$TXPD,
    I<2>:$RXSYSCLKSEL,
    I<2>:$RXPD,
    I<2>:$RXMONITORSEL,
    I<2>:$RXELECIDLEMODE,
    I<20>:$TSTIN,
    I<16>:$PCSRSVDIN,
    I<16>:$GTRSVD,
    I<16>:$DRPDI,
    I<1>:$TXUSRCLK2,
    I<1>:$TXUSRCLK,
    I<1>:$TXUSERRDY,
    I<1>:$TXSWING,
    I<1>:$TXSTARTSEQ,
    I<1>:$TXQPIWEAKPUP,
    I<1>:$TXQPISTRONGPDOWN,
    I<1>:$TXQPIBIASEN,
    I<1>:$TXPRECURSORINV,
    I<1>:$TXPRBSFORCEERR,
    I<1>:$TXPOSTCURSORINV,
    I<1>:$TXPOLARITY,
    I<1>:$TXPMARESET,
    I<1>:$TXPISOPD,
    I<1>:$TXPHOVRDEN,
    I<1>:$TXPHINIT,
    I<1>:$TXPHDLYTSTCLK,
    I<1>:$TXPHDLYRESET,
    I<1>:$TXPHDLYPD,
    I<1>:$TXPHALIGNEN,
    I<1>:$TXPHALIGN,
    I<1>:$TXPDELECIDLEMODE,
    I<1>:$TXPCSRESET,
    I<1>:$TXINHIBIT,
    I<1>:$TXELECIDLE,
    I<1>:$TXDLYUPDOWN,
    I<1>:$TXDLYSRESET,
    I<1>:$TXDLYOVRDEN,
    I<1>:$TXDLYHOLD,
    I<1>:$TXDLYEN,
    I<1>:$TXDLYBYPASS,
    I<1>:$TXDIFFPD,
    I<1>:$TXDETECTRX,
    I<1>:$TXDEEMPH,
    I<1>:$TXCOMWAKE,
    I<1>:$TXCOMSAS,
    I<1>:$TXCOMINIT,
    I<1>:$TX8B10BEN,
    I<1>:$SETERRSTATUS,
    I<1>:$RXUSRCLK2,
    I<1>:$RXUSRCLK,
    I<1>:$RXUSERRDY,
    I<1>:$RXSLIDE,
    I<1>:$RXQPIEN,
    I<1>:$RXPRBSCNTRESET,
    I<1>:$RXPOLARITY,
    I<1>:$RXPMARESET,
    I<1>:$RXPHOVRDEN,
    I<1>:$RXPHDLYRESET,
    I<1>:$RXPHDLYPD,
    I<1>:$RXPHALIGNEN,
    I<1>:$RXPHALIGN,
    I<1>:$RXPCSRESET,
    I<1>:$RXPCOMMAALIGNEN,
    I<1>:$RXOSOVRDEN,
    I<1>:$RXOSHOLD,
    I<1>:$RXOOBRESET,
    I<1>:$RXMCOMMAALIGNEN,
    I<1>:$RXLPMLFKLOVRDEN,
    I<1>:$RXLPMLFHOLD,
    I<1>:$RXLPMHFOVRDEN,
    I<1>:$RXLPMHFHOLD,
    I<1>:$RXLPMEN,
    I<1>:$RXGEARBOXSLIP,
    I<1>:$RXDLYSRESET,
    I<1>:$RXDLYOVRDEN,
    I<1>:$RXDLYEN,
    I<1>:$RXDLYBYPASS,
    I<1>:$RXDFEXYDOVRDEN,
    I<1>:$RXDFEXYDHOLD,
    I<1>:$RXDFEXYDEN,
    I<1>:$RXDFEVSEN,
    I<1>:$RXDFEVPOVRDEN,
    I<1>:$RXDFEVPHOLD,
    I<1>:$RXDFEUTOVRDEN,
    I<1>:$RXDFEUTHOLD,
    I<1>:$RXDFETAP5OVRDEN,
    I<1>:$RXDFETAP5HOLD,
    I<1>:$RXDFETAP4OVRDEN,
    I<1>:$RXDFETAP4HOLD,
    I<1>:$RXDFETAP3OVRDEN,
    I<1>:$RXDFETAP3HOLD,
    I<1>:$RXDFETAP2OVRDEN,
    I<1>:$RXDFETAP2HOLD,
    I<1>:$RXDFELPMRESET,
    I<1>:$RXDFELFOVRDEN,
    I<1>:$RXDFELFHOLD,
    I<1>:$RXDFECM1EN,
    I<1>:$RXDFEAGCOVRDEN,
    I<1>:$RXDFEAGCHOLD,
    I<1>:$RXDDIEN,
    I<1>:$RXCOMMADETEN,
    I<1>:$RXCHBONDSLAVE,
    I<1>:$RXCHBONDMASTER,
    I<1>:$RXCHBONDEN,
    I<1>:$RXCDRRESETRSV,
    I<1>:$RXCDRRESET,
    I<1>:$RXCDROVRDEN,
    I<1>:$RXCDRHOLD,
    I<1>:$RXCDRFREQRESET,
    I<1>:$RXBUFRESET,
    I<1>:$RX8B10BEN,
    I<1>:$RESETOVRD,
    I<1>:$QPLLREFCLK,
    I<1>:$QPLLCLK,
    I<1>:$GTXRXP,
    I<1>:$GTXRXN,
    I<1>:$GTTXRESET,
    I<1>:$GTSOUTHREFCLK1,
    I<1>:$GTSOUTHREFCLK0,
    I<1>:$GTRXRESET,
    I<1>:$GTRESETSEL,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTNORTHREFCLK1,
    I<1>:$GTNORTHREFCLK0,
    I<1>:$GTGREFCLK,
    I<1>:$EYESCANTRIGGER,
    I<1>:$EYESCANRESET,
    I<1>:$EYESCANMODE,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$CPLLRESET,
    I<1>:$CPLLPD,
    I<1>:$CPLLLOCKEN,
    I<1>:$CPLLLOCKDETCLK,
    I<1>:$CFGRESET,

    // GTXE2_CHANNEL parameters follows
    StrAttr:$ALIGN_COMMA_DOUBLE,
    APIntAttr<I<10>>:$ALIGN_COMMA_ENABLE,
    SI64Attr:$ALIGN_COMMA_WORD,
    StrAttr:$ALIGN_MCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_MCOMMA_VALUE,
    StrAttr:$ALIGN_PCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_PCOMMA_VALUE,
    StrAttr:$CBCC_DATA_SOURCE_SEL,
    StrAttr:$CHAN_BOND_KEEP_ALIGN,
    SI64Attr:$CHAN_BOND_MAX_SKEW,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_2_ENABLE,
    StrAttr:$CHAN_BOND_SEQ_2_USE,
    SI64Attr:$CHAN_BOND_SEQ_LEN,
    StrAttr:$CLK_CORRECT_USE,
    StrAttr:$CLK_COR_KEEP_IDLE,
    SI64Attr:$CLK_COR_MAX_LAT,
    SI64Attr:$CLK_COR_MIN_LAT,
    StrAttr:$CLK_COR_PRECEDENCE,
    SI64Attr:$CLK_COR_REPEAT_WAIT,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_2_ENABLE,
    StrAttr:$CLK_COR_SEQ_2_USE,
    SI64Attr:$CLK_COR_SEQ_LEN,
    APIntAttr<I<24>>:$CPLL_CFG,
    SI64Attr:$CPLL_FBDIV,
    SI64Attr:$CPLL_FBDIV_45,
    APIntAttr<I<24>>:$CPLL_INIT_CFG,
    APIntAttr<I<16>>:$CPLL_LOCK_CFG,
    SI64Attr:$CPLL_REFCLK_DIV,
    StrAttr:$DEC_MCOMMA_DETECT,
    StrAttr:$DEC_PCOMMA_DETECT,
    StrAttr:$DEC_VALID_COMMA_ONLY,
    APIntAttr<I<24>>:$DMONITOR_CFG,
    APIntAttr<I<6>>:$ES_CONTROL,
    StrAttr:$ES_ERRDET_EN,
    StrAttr:$ES_EYE_SCAN_EN,
    APIntAttr<I<12>>:$ES_HORZ_OFFSET,
    APIntAttr<I<10>>:$ES_PMA_CFG,
    APIntAttr<I<5>>:$ES_PRESCALE,
    APIntAttr<I<80>>:$ES_QUALIFIER,
    APIntAttr<I<80>>:$ES_QUAL_MASK,
    APIntAttr<I<80>>:$ES_SDATA_MASK,
    APIntAttr<I<9>>:$ES_VERT_OFFSET,
    APIntAttr<I<4>>:$FTS_DESKEW_SEQ_ENABLE,
    APIntAttr<I<4>>:$FTS_LANE_DESKEW_CFG,
    StrAttr:$FTS_LANE_DESKEW_EN,
    APIntAttr<I<3>>:$GEARBOX_MODE,
    APIntAttr<I<1>>:$IS_CPLLLOCKDETCLK_INVERTED,
    APIntAttr<I<1>>:$IS_DRPCLK_INVERTED,
    APIntAttr<I<1>>:$IS_GTGREFCLK_INVERTED,
    APIntAttr<I<1>>:$IS_RXUSRCLK2_INVERTED,
    APIntAttr<I<1>>:$IS_RXUSRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_TXPHDLYTSTCLK_INVERTED,
    APIntAttr<I<1>>:$IS_TXUSRCLK2_INVERTED,
    APIntAttr<I<1>>:$IS_TXUSRCLK_INVERTED,
    APIntAttr<I<2>>:$OUTREFCLK_SEL_INV,
    StrAttr:$PCS_PCIE_EN,
    APIntAttr<I<48>>:$PCS_RSVD_ATTR,
    APIntAttr<I<12>>:$PD_TRANS_TIME_FROM_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_NONE_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_TO_P2,
    APIntAttr<I<32>>:$PMA_RSV,
    APIntAttr<I<16>>:$PMA_RSV2,
    APIntAttr<I<2>>:$PMA_RSV3,
    APIntAttr<I<32>>:$PMA_RSV4,
    APIntAttr<I<5>>:$RXBUFRESET_TIME,
    StrAttr:$RXBUF_ADDR_MODE,
    APIntAttr<I<4>>:$RXBUF_EIDLE_HI_CNT,
    APIntAttr<I<4>>:$RXBUF_EIDLE_LO_CNT,
    StrAttr:$RXBUF_EN,
    StrAttr:$RXBUF_RESET_ON_CB_CHANGE,
    StrAttr:$RXBUF_RESET_ON_COMMAALIGN,
    StrAttr:$RXBUF_RESET_ON_EIDLE,
    StrAttr:$RXBUF_RESET_ON_RATE_CHANGE,
    SI64Attr:$RXBUF_THRESH_OVFLW,
    StrAttr:$RXBUF_THRESH_OVRD,
    SI64Attr:$RXBUF_THRESH_UNDFLW,
    APIntAttr<I<5>>:$RXCDRFREQRESET_TIME,
    APIntAttr<I<5>>:$RXCDRPHRESET_TIME,
    APIntAttr<I<72>>:$RXCDR_CFG,
    APIntAttr<I<1>>:$RXCDR_FR_RESET_ON_EIDLE,
    APIntAttr<I<1>>:$RXCDR_HOLD_DURING_EIDLE,
    APIntAttr<I<6>>:$RXCDR_LOCK_CFG,
    APIntAttr<I<1>>:$RXCDR_PH_RESET_ON_EIDLE,
    APIntAttr<I<7>>:$RXDFELPMRESET_TIME,
    APIntAttr<I<16>>:$RXDLY_CFG,
    APIntAttr<I<9>>:$RXDLY_LCFG,
    APIntAttr<I<16>>:$RXDLY_TAP_CFG,
    StrAttr:$RXGEARBOX_EN,
    APIntAttr<I<5>>:$RXISCANRESET_TIME,
    APIntAttr<I<14>>:$RXLPM_HF_CFG,
    APIntAttr<I<14>>:$RXLPM_LF_CFG,
    APIntAttr<I<7>>:$RXOOB_CFG,
    SI64Attr:$RXOUT_DIV,
    APIntAttr<I<5>>:$RXPCSRESET_TIME,
    APIntAttr<I<24>>:$RXPHDLY_CFG,
    APIntAttr<I<24>>:$RXPH_CFG,
    APIntAttr<I<5>>:$RXPH_MONITOR_SEL,
    APIntAttr<I<5>>:$RXPMARESET_TIME,
    APIntAttr<I<1>>:$RXPRBS_ERR_LOOPBACK,
    SI64Attr:$RXSLIDE_AUTO_WAIT,
    StrAttr:$RXSLIDE_MODE,
    APIntAttr<I<12>>:$RX_BIAS_CFG,
    APIntAttr<I<6>>:$RX_BUFFER_CFG,
    SI64Attr:$RX_CLK25_DIV,
    APIntAttr<I<1>>:$RX_CLKMUX_PD,
    APIntAttr<I<2>>:$RX_CM_SEL,
    APIntAttr<I<3>>:$RX_CM_TRIM,
    SI64Attr:$RX_DATA_WIDTH,
    APIntAttr<I<6>>:$RX_DDI_SEL,
    APIntAttr<I<12>>:$RX_DEBUG_CFG,
    StrAttr:$RX_DEFER_RESET_BUF_EN,
    APIntAttr<I<23>>:$RX_DFE_GAIN_CFG,
    APIntAttr<I<12>>:$RX_DFE_H2_CFG,
    APIntAttr<I<12>>:$RX_DFE_H3_CFG,
    APIntAttr<I<11>>:$RX_DFE_H4_CFG,
    APIntAttr<I<11>>:$RX_DFE_H5_CFG,
    APIntAttr<I<13>>:$RX_DFE_KL_CFG,
    APIntAttr<I<32>>:$RX_DFE_KL_CFG2,
    APIntAttr<I<16>>:$RX_DFE_LPM_CFG,
    APIntAttr<I<1>>:$RX_DFE_LPM_HOLD_DURING_EIDLE,
    APIntAttr<I<17>>:$RX_DFE_UT_CFG,
    APIntAttr<I<17>>:$RX_DFE_VP_CFG,
    APIntAttr<I<13>>:$RX_DFE_XYD_CFG,
    StrAttr:$RX_DISPERR_SEQ_MATCH,
    SI64Attr:$RX_INT_DATAWIDTH,
    APIntAttr<I<13>>:$RX_OS_CFG,
    SI64Attr:$RX_SIG_VALID_DLY,
    StrAttr:$RX_XCLK_SEL,
    SI64Attr:$SAS_MAX_COM,
    SI64Attr:$SAS_MIN_COM,
    APIntAttr<I<4>>:$SATA_BURST_SEQ_LEN,
    APIntAttr<I<3>>:$SATA_BURST_VAL,
    StrAttr:$SATA_CPLL_CFG,
    APIntAttr<I<3>>:$SATA_EIDLE_VAL,
    SI64Attr:$SATA_MAX_BURST,
    SI64Attr:$SATA_MAX_INIT,
    SI64Attr:$SATA_MAX_WAKE,
    SI64Attr:$SATA_MIN_BURST,
    SI64Attr:$SATA_MIN_INIT,
    SI64Attr:$SATA_MIN_WAKE,
    StrAttr:$SHOW_REALIGN_COMMA,
    APIntAttr<I<3>>:$SIM_CPLLREFCLK_SEL,
    StrAttr:$SIM_RECEIVER_DETECT_PASS,
    StrAttr:$SIM_RESET_SPEEDUP,
    StrAttr:$SIM_TX_EIDLE_DRIVE_LEVEL,
    StrAttr:$SIM_VERSION,
    APIntAttr<I<5>>:$TERM_RCAL_CFG,
    APIntAttr<I<1>>:$TERM_RCAL_OVRD,
    APIntAttr<I<8>>:$TRANS_TIME_RATE,
    APIntAttr<I<32>>:$TST_RSV,
    StrAttr:$TXBUF_EN,
    StrAttr:$TXBUF_RESET_ON_RATE_CHANGE,
    APIntAttr<I<16>>:$TXDLY_CFG,
    APIntAttr<I<9>>:$TXDLY_LCFG,
    APIntAttr<I<16>>:$TXDLY_TAP_CFG,
    StrAttr:$TXGEARBOX_EN,
    SI64Attr:$TXOUT_DIV,
    APIntAttr<I<5>>:$TXPCSRESET_TIME,
    APIntAttr<I<24>>:$TXPHDLY_CFG,
    APIntAttr<I<16>>:$TXPH_CFG,
    APIntAttr<I<5>>:$TXPH_MONITOR_SEL,
    APIntAttr<I<5>>:$TXPMARESET_TIME,
    SI64Attr:$TX_CLK25_DIV,
    APIntAttr<I<1>>:$TX_CLKMUX_PD,
    SI64Attr:$TX_DATA_WIDTH,
    APIntAttr<I<5>>:$TX_DEEMPH0,
    APIntAttr<I<5>>:$TX_DEEMPH1,
    StrAttr:$TX_DRIVE_MODE,
    APIntAttr<I<3>>:$TX_EIDLE_ASSERT_DELAY,
    APIntAttr<I<3>>:$TX_EIDLE_DEASSERT_DELAY,
    SI64Attr:$TX_INT_DATAWIDTH,
    StrAttr:$TX_LOOPBACK_DRIVE_HIZ,
    APIntAttr<I<1>>:$TX_MAINCURSOR_SEL,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_0,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_1,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_2,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_3,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_4,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_0,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_1,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_2,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_3,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_4,
    APIntAttr<I<1>>:$TX_PREDRIVER_MODE,
    APIntAttr<I<1>>:$TX_QPI_STATUS_EN,
    APIntAttr<I<14>>:$TX_RXDETECT_CFG,
    APIntAttr<I<3>>:$TX_RXDETECT_REF,
    StrAttr:$TX_XCLK_SEL,
    APIntAttr<I<1>>:$UCODEER_CLR
  );

  let results = (outs
    I<10>:$TSTOUT,
    I<8>:$RXNOTINTABLE,
    I<8>:$RXDISPERR,
    I<8>:$RXCHARISK,
    I<8>:$RXCHARISCOMMA,
    I<8>:$DMONITOROUT,
    I<7>:$RXMONITOROUT,
    I<64>:$RXDATA,
    I<5>:$RXPHSLIPMONITOR,
    I<5>:$RXPHMONITOR,
    I<5>:$RXCHBONDO,
    I<3>:$RXSTATUS,
    I<3>:$RXHEADER,
    I<3>:$RXBUFSTATUS,
    I<2>:$TXBUFSTATUS,
    I<2>:$RXCLKCORCNT,
    I<16>:$PCSRSVDOUT,
    I<16>:$DRPDO,
    I<1>:$TXRESETDONE,
    I<1>:$TXRATEDONE,
    I<1>:$TXQPISENP,
    I<1>:$TXQPISENN,
    I<1>:$TXPHINITDONE,
    I<1>:$TXPHALIGNDONE,
    I<1>:$TXOUTCLKPCS,
    I<1>:$TXOUTCLKFABRIC,
    I<1>:$TXOUTCLK,
    I<1>:$TXGEARBOXREADY,
    I<1>:$TXDLYSRESETDONE,
    I<1>:$TXCOMFINISH,
    I<1>:$RXVALID,
    I<1>:$RXSTARTOFSEQ,
    I<1>:$RXRESETDONE,
    I<1>:$RXRATEDONE,
    I<1>:$RXQPISENP,
    I<1>:$RXQPISENN,
    I<1>:$RXPRBSERR,
    I<1>:$RXPHALIGNDONE,
    I<1>:$RXOUTCLKPCS,
    I<1>:$RXOUTCLKFABRIC,
    I<1>:$RXOUTCLK,
    I<1>:$RXHEADERVALID,
    I<1>:$RXELECIDLE,
    I<1>:$RXDLYSRESETDONE,
    I<1>:$RXDATAVALID,
    I<1>:$RXCOMWAKEDET,
    I<1>:$RXCOMSASDET,
    I<1>:$RXCOMMADET,
    I<1>:$RXCOMINITDET,
    I<1>:$RXCHANREALIGN,
    I<1>:$RXCHANISALIGNED,
    I<1>:$RXCHANBONDSEQ,
    I<1>:$RXCDRLOCK,
    I<1>:$RXBYTEREALIGN,
    I<1>:$RXBYTEISALIGNED,
    I<1>:$PHYSTATUS,
    I<1>:$GTXTXP,
    I<1>:$GTXTXN,
    I<1>:$GTREFCLKMONITOR,
    I<1>:$EYESCANDATAERROR,
    I<1>:$DRPRDY,
    I<1>:$CPLLREFCLKLOST,
    I<1>:$CPLLLOCK,
    I<1>:$CPLLFBCLKLOST
  );
}

def GTXE2uCOMMON : XilinxPrimitiveOp<"GTXE2_COMMON", []> {
  let summary = "GTXE2_COMMON Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$PMARSVD,
    I<8>:$DRPADDR,
    I<5>:$QPLLRSVD2,
    I<5>:$BGRCALOVRD,
    I<3>:$QPLLREFCLKSEL,
    I<16>:$QPLLRSVD1,
    I<16>:$DRPDI,
    I<1>:$RCALENB,
    I<1>:$QPLLRESET,
    I<1>:$QPLLPD,
    I<1>:$QPLLOUTRESET,
    I<1>:$QPLLLOCKEN,
    I<1>:$QPLLLOCKDETCLK,
    I<1>:$GTSOUTHREFCLK1,
    I<1>:$GTSOUTHREFCLK0,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTNORTHREFCLK1,
    I<1>:$GTNORTHREFCLK0,
    I<1>:$GTGREFCLK,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,

    // GTXE2_COMMON parameters follows
    APIntAttr<I<64>>:$BIAS_CFG,
    APIntAttr<I<32>>:$COMMON_CFG,
    APIntAttr<I<1>>:$IS_DRPCLK_INVERTED,
    APIntAttr<I<1>>:$IS_GTGREFCLK_INVERTED,
    APIntAttr<I<1>>:$IS_QPLLLOCKDETCLK_INVERTED,
    APIntAttr<I<27>>:$QPLL_CFG,
    APIntAttr<I<4>>:$QPLL_CLKOUT_CFG,
    APIntAttr<I<6>>:$QPLL_COARSE_FREQ_OVRD,
    APIntAttr<I<1>>:$QPLL_COARSE_FREQ_OVRD_EN,
    APIntAttr<I<10>>:$QPLL_CP,
    APIntAttr<I<1>>:$QPLL_CP_MONITOR_EN,
    APIntAttr<I<1>>:$QPLL_DMONITOR_SEL,
    APIntAttr<I<10>>:$QPLL_FBDIV,
    APIntAttr<I<1>>:$QPLL_FBDIV_MONITOR_EN,
    APIntAttr<I<1>>:$QPLL_FBDIV_RATIO,
    APIntAttr<I<24>>:$QPLL_INIT_CFG,
    APIntAttr<I<16>>:$QPLL_LOCK_CFG,
    APIntAttr<I<4>>:$QPLL_LPF,
    SI64Attr:$QPLL_REFCLK_DIV,
    APIntAttr<I<3>>:$SIM_QPLLREFCLK_SEL,
    StrAttr:$SIM_RESET_SPEEDUP,
    StrAttr:$SIM_VERSION
  );

  let results = (outs
    I<8>:$QPLLDMONITOR,
    I<16>:$DRPDO,
    I<1>:$REFCLKOUTMONITOR,
    I<1>:$QPLLREFCLKLOST,
    I<1>:$QPLLOUTREFCLK,
    I<1>:$QPLLOUTCLK,
    I<1>:$QPLLLOCK,
    I<1>:$QPLLFBCLKLOST,
    I<1>:$DRPRDY
  );
}

def GTYE3uCHANNEL : XilinxPrimitiveOp<"GTYE3_CHANNEL", []> {
  let summary = "GTYE3_CHANNEL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRPADDR,
    I<8>:$TXDATAEXTENDRSVD,
    I<8>:$TXCTRL2,
    I<8>:$TX8B10BBYPASS,
    I<7>:$TXSEQUENCE,
    I<7>:$TXMAINCURSOR,
    I<6>:$TXHEADER,
    I<5>:$TXPRECURSOR,
    I<5>:$TXPOSTCURSOR,
    I<5>:$TXPIPPMSTEPSIZE,
    I<5>:$TXDIFFCTRL,
    I<5>:$RXCHBONDI,
    I<5>:$PMARSVDIN,
    I<5>:$PCSRSVDIN2,
    I<4>:$TXPRBSSEL,
    I<4>:$RXPRBSSEL,
    I<4>:$RXOSINTCFG,
    I<3>:$TXRATE,
    I<3>:$TXOUTCLKSEL,
    I<3>:$TXMARGIN,
    I<3>:$TXBUFDIFFCTRL,
    I<3>:$RXRATE,
    I<3>:$RXOUTCLKSEL,
    I<3>:$RXCHBONDLEVEL,
    I<3>:$LOOPBACK,
    I<3>:$CPLLREFCLKSEL,
    I<2>:$TXSYSCLKSEL,
    I<2>:$TXPLLCLKSEL,
    I<2>:$TXPD,
    I<2>:$RXSYSCLKSEL,
    I<2>:$RXPLLCLKSEL,
    I<2>:$RXPD,
    I<2>:$RXMONITORSEL,
    I<2>:$RXELECIDLEMODE,
    I<20>:$TSTIN,
    I<16>:$TXCTRL1,
    I<16>:$TXCTRL0,
    I<16>:$PCSRSVDIN,
    I<16>:$LOOPRSVD,
    I<16>:$GTRSVD,
    I<16>:$DRPDI,
    I<128>:$TXDATA,
    I<1>:$TXUSRCLK2,
    I<1>:$TXUSRCLK,
    I<1>:$TXUSERRDY,
    I<1>:$TXSYNCMODE,
    I<1>:$TXSYNCIN,
    I<1>:$TXSYNCALLIN,
    I<1>:$TXSWING,
    I<1>:$TXRATEMODE,
    I<1>:$TXPROGDIVRESET,
    I<1>:$TXPRBSFORCEERR,
    I<1>:$TXPOLARITY,
    I<1>:$TXPMARESET,
    I<1>:$TXPISOPD,
    I<1>:$TXPIPPMSEL,
    I<1>:$TXPIPPMPD,
    I<1>:$TXPIPPMOVRDEN,
    I<1>:$TXPIPPMEN,
    I<1>:$TXPHOVRDEN,
    I<1>:$TXPHINIT,
    I<1>:$TXPHDLYTSTCLK,
    I<1>:$TXPHDLYRESET,
    I<1>:$TXPHDLYPD,
    I<1>:$TXPHALIGNEN,
    I<1>:$TXPHALIGN,
    I<1>:$TXPDELECIDLEMODE,
    I<1>:$TXPCSRESET,
    I<1>:$TXLATCLK,
    I<1>:$TXINHIBIT,
    I<1>:$TXELFORCESTART,
    I<1>:$TXELECIDLE,
    I<1>:$TXDLYUPDOWN,
    I<1>:$TXDLYSRESET,
    I<1>:$TXDLYOVRDEN,
    I<1>:$TXDLYHOLD,
    I<1>:$TXDLYEN,
    I<1>:$TXDLYBYPASS,
    I<1>:$TXDIFFPD,
    I<1>:$TXDETECTRX,
    I<1>:$TXDEEMPH,
    I<1>:$TXDCCRESET,
    I<1>:$TXDCCFORCESTART,
    I<1>:$TXCOMWAKE,
    I<1>:$TXCOMSAS,
    I<1>:$TXCOMINIT,
    I<1>:$TX8B10BEN,
    I<1>:$SIGVALIDCLK,
    I<1>:$RXUSRCLK2,
    I<1>:$RXUSRCLK,
    I<1>:$RXUSERRDY,
    I<1>:$RXSYNCMODE,
    I<1>:$RXSYNCIN,
    I<1>:$RXSYNCALLIN,
    I<1>:$RXSLIPPMA,
    I<1>:$RXSLIPOUTCLK,
    I<1>:$RXSLIDE,
    I<1>:$RXRATEMODE,
    I<1>:$RXPROGDIVRESET,
    I<1>:$RXPRBSCNTRESET,
    I<1>:$RXPOLARITY,
    I<1>:$RXPMARESET,
    I<1>:$RXPHOVRDEN,
    I<1>:$RXPHDLYRESET,
    I<1>:$RXPHDLYPD,
    I<1>:$RXPHALIGNEN,
    I<1>:$RXPHALIGN,
    I<1>:$RXPCSRESET,
    I<1>:$RXPCOMMAALIGNEN,
    I<1>:$RXOSOVRDEN,
    I<1>:$RXOSINTTESTOVRDEN,
    I<1>:$RXOSINTSTROBE,
    I<1>:$RXOSINTOVRDEN,
    I<1>:$RXOSINTHOLD,
    I<1>:$RXOSINTEN,
    I<1>:$RXOSHOLD,
    I<1>:$RXOSCALRESET,
    I<1>:$RXOOBRESET,
    I<1>:$RXMCOMMAALIGNEN,
    I<1>:$RXLPMOSOVRDEN,
    I<1>:$RXLPMOSHOLD,
    I<1>:$RXLPMLFKLOVRDEN,
    I<1>:$RXLPMLFHOLD,
    I<1>:$RXLPMHFOVRDEN,
    I<1>:$RXLPMHFHOLD,
    I<1>:$RXLPMGCOVRDEN,
    I<1>:$RXLPMGCHOLD,
    I<1>:$RXLPMEN,
    I<1>:$RXLATCLK,
    I<1>:$RXGEARBOXSLIP,
    I<1>:$RXDLYSRESET,
    I<1>:$RXDLYOVRDEN,
    I<1>:$RXDLYEN,
    I<1>:$RXDLYBYPASS,
    I<1>:$RXDFEXYDEN,
    I<1>:$RXDFEVSEN,
    I<1>:$RXDFEVPOVRDEN,
    I<1>:$RXDFEVPHOLD,
    I<1>:$RXDFEUTOVRDEN,
    I<1>:$RXDFEUTHOLD,
    I<1>:$RXDFETAP9OVRDEN,
    I<1>:$RXDFETAP9HOLD,
    I<1>:$RXDFETAP8OVRDEN,
    I<1>:$RXDFETAP8HOLD,
    I<1>:$RXDFETAP7OVRDEN,
    I<1>:$RXDFETAP7HOLD,
    I<1>:$RXDFETAP6OVRDEN,
    I<1>:$RXDFETAP6HOLD,
    I<1>:$RXDFETAP5OVRDEN,
    I<1>:$RXDFETAP5HOLD,
    I<1>:$RXDFETAP4OVRDEN,
    I<1>:$RXDFETAP4HOLD,
    I<1>:$RXDFETAP3OVRDEN,
    I<1>:$RXDFETAP3HOLD,
    I<1>:$RXDFETAP2OVRDEN,
    I<1>:$RXDFETAP2HOLD,
    I<1>:$RXDFETAP15OVRDEN,
    I<1>:$RXDFETAP15HOLD,
    I<1>:$RXDFETAP14OVRDEN,
    I<1>:$RXDFETAP14HOLD,
    I<1>:$RXDFETAP13OVRDEN,
    I<1>:$RXDFETAP13HOLD,
    I<1>:$RXDFETAP12OVRDEN,
    I<1>:$RXDFETAP12HOLD,
    I<1>:$RXDFETAP11OVRDEN,
    I<1>:$RXDFETAP11HOLD,
    I<1>:$RXDFETAP10OVRDEN,
    I<1>:$RXDFETAP10HOLD,
    I<1>:$RXDFELPMRESET,
    I<1>:$RXDFELFOVRDEN,
    I<1>:$RXDFELFHOLD,
    I<1>:$RXDFEAGCOVRDEN,
    I<1>:$RXDFEAGCHOLD,
    I<1>:$RXDCCFORCESTART,
    I<1>:$RXCOMMADETEN,
    I<1>:$RXCKCALRESET,
    I<1>:$RXCHBONDSLAVE,
    I<1>:$RXCHBONDMASTER,
    I<1>:$RXCHBONDEN,
    I<1>:$RXCDRRESETRSV,
    I<1>:$RXCDRRESET,
    I<1>:$RXCDROVRDEN,
    I<1>:$RXCDRHOLD,
    I<1>:$RXCDRFREQRESET,
    I<1>:$RXBUFRESET,
    I<1>:$RX8B10BEN,
    I<1>:$RSTCLKENTX,
    I<1>:$RESETOVRD,
    I<1>:$QPLL1REFCLK,
    I<1>:$QPLL1CLK,
    I<1>:$QPLL0REFCLK,
    I<1>:$QPLL0CLK,
    I<1>:$PCIEUSERRATEDONE,
    I<1>:$PCIERSTTXSYNCSTART,
    I<1>:$PCIERSTIDLE,
    I<1>:$PCIEEQRXEQADAPTDONE,
    I<1>:$LPBKTXRXSEREN,
    I<1>:$LPBKRXTXSEREN,
    I<1>:$GTYRXP,
    I<1>:$GTYRXN,
    I<1>:$GTTXRESET,
    I<1>:$GTSOUTHREFCLK1,
    I<1>:$GTSOUTHREFCLK0,
    I<1>:$GTRXRESET,
    I<1>:$GTRESETSEL,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTNORTHREFCLK1,
    I<1>:$GTNORTHREFCLK0,
    I<1>:$GTGREFCLK,
    I<1>:$EYESCANTRIGGER,
    I<1>:$EYESCANRESET,
    I<1>:$EYESCANMODE,
    I<1>:$EVODDPHIXWREN,
    I<1>:$EVODDPHIXRDEN,
    I<1>:$EVODDPHIDWREN,
    I<1>:$EVODDPHIDRDEN,
    I<1>:$EVODDPHICALSTART,
    I<1>:$EVODDPHICALDONE,
    I<1>:$ELPCALPAORWREN,
    I<1>:$ELPCALDVORWREN,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$DMONITORCLK,
    I<1>:$DMONFIFORESET,
    I<1>:$CPLLRESET,
    I<1>:$CPLLPD,
    I<1>:$CPLLLOCKEN,
    I<1>:$CPLLLOCKDETCLK,
    I<1>:$CLKRSVD1,
    I<1>:$CLKRSVD0,
    I<1>:$CFGRESET,
    I<1>:$CDRSTEPSX,
    I<1>:$CDRSTEPSQ,
    I<1>:$CDRSTEPDIR,

    // GTYE3_CHANNEL parameters follows
    APIntAttr<I<1>>:$ACJTAG_DEBUG_MODE,
    APIntAttr<I<1>>:$ACJTAG_MODE,
    APIntAttr<I<1>>:$ACJTAG_RESET,
    APIntAttr<I<16>>:$ADAPT_CFG0,
    APIntAttr<I<16>>:$ADAPT_CFG1,
    APIntAttr<I<16>>:$ADAPT_CFG2,
    StrAttr:$ALIGN_COMMA_DOUBLE,
    APIntAttr<I<10>>:$ALIGN_COMMA_ENABLE,
    SI64Attr:$ALIGN_COMMA_WORD,
    StrAttr:$ALIGN_MCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_MCOMMA_VALUE,
    StrAttr:$ALIGN_PCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_PCOMMA_VALUE,
    APIntAttr<I<1>>:$AUTO_BW_SEL_BYPASS,
    APIntAttr<I<1>>:$A_RXOSCALRESET,
    APIntAttr<I<1>>:$A_RXPROGDIVRESET,
    APIntAttr<I<5>>:$A_TXDIFFCTRL,
    APIntAttr<I<1>>:$A_TXPROGDIVRESET,
    APIntAttr<I<1>>:$CAPBYPASS_FORCE,
    StrAttr:$CBCC_DATA_SOURCE_SEL,
    APIntAttr<I<1>>:$CDR_SWAP_MODE_EN,
    StrAttr:$CHAN_BOND_KEEP_ALIGN,
    SI64Attr:$CHAN_BOND_MAX_SKEW,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_2_ENABLE,
    StrAttr:$CHAN_BOND_SEQ_2_USE,
    SI64Attr:$CHAN_BOND_SEQ_LEN,
    APIntAttr<I<16>>:$CH_HSPMUX,
    APIntAttr<I<16>>:$CKCAL1_CFG_0,
    APIntAttr<I<16>>:$CKCAL1_CFG_1,
    APIntAttr<I<16>>:$CKCAL1_CFG_2,
    APIntAttr<I<16>>:$CKCAL1_CFG_3,
    APIntAttr<I<16>>:$CKCAL2_CFG_0,
    APIntAttr<I<16>>:$CKCAL2_CFG_1,
    APIntAttr<I<16>>:$CKCAL2_CFG_2,
    APIntAttr<I<16>>:$CKCAL2_CFG_3,
    APIntAttr<I<16>>:$CKCAL2_CFG_4,
    APIntAttr<I<16>>:$CKCAL_RSVD0,
    APIntAttr<I<16>>:$CKCAL_RSVD1,
    StrAttr:$CLK_CORRECT_USE,
    StrAttr:$CLK_COR_KEEP_IDLE,
    SI64Attr:$CLK_COR_MAX_LAT,
    SI64Attr:$CLK_COR_MIN_LAT,
    StrAttr:$CLK_COR_PRECEDENCE,
    SI64Attr:$CLK_COR_REPEAT_WAIT,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_2_ENABLE,
    StrAttr:$CLK_COR_SEQ_2_USE,
    SI64Attr:$CLK_COR_SEQ_LEN,
    APIntAttr<I<16>>:$CPLL_CFG0,
    APIntAttr<I<16>>:$CPLL_CFG1,
    APIntAttr<I<16>>:$CPLL_CFG2,
    APIntAttr<I<6>>:$CPLL_CFG3,
    SI64Attr:$CPLL_FBDIV,
    SI64Attr:$CPLL_FBDIV_45,
    APIntAttr<I<16>>:$CPLL_INIT_CFG0,
    APIntAttr<I<8>>:$CPLL_INIT_CFG1,
    APIntAttr<I<16>>:$CPLL_LOCK_CFG,
    SI64Attr:$CPLL_REFCLK_DIV,
    APIntAttr<I<3>>:$CTLE3_OCAP_EXT_CTRL,
    APIntAttr<I<1>>:$CTLE3_OCAP_EXT_EN,
    APIntAttr<I<2>>:$DDI_CTRL,
    SI64Attr:$DDI_REALIGN_WAIT,
    StrAttr:$DEC_MCOMMA_DETECT,
    StrAttr:$DEC_PCOMMA_DETECT,
    StrAttr:$DEC_VALID_COMMA_ONLY,
    APIntAttr<I<1>>:$DFE_D_X_REL_POS,
    APIntAttr<I<1>>:$DFE_VCM_COMP_EN,
    APIntAttr<I<10>>:$DMONITOR_CFG0,
    APIntAttr<I<8>>:$DMONITOR_CFG1,
    APIntAttr<I<1>>:$ES_CLK_PHASE_SEL,
    APIntAttr<I<6>>:$ES_CONTROL,
    StrAttr:$ES_ERRDET_EN,
    StrAttr:$ES_EYE_SCAN_EN,
    APIntAttr<I<12>>:$ES_HORZ_OFFSET,
    APIntAttr<I<10>>:$ES_PMA_CFG,
    APIntAttr<I<5>>:$ES_PRESCALE,
    APIntAttr<I<16>>:$ES_QUALIFIER0,
    APIntAttr<I<16>>:$ES_QUALIFIER1,
    APIntAttr<I<16>>:$ES_QUALIFIER2,
    APIntAttr<I<16>>:$ES_QUALIFIER3,
    APIntAttr<I<16>>:$ES_QUALIFIER4,
    APIntAttr<I<16>>:$ES_QUALIFIER5,
    APIntAttr<I<16>>:$ES_QUALIFIER6,
    APIntAttr<I<16>>:$ES_QUALIFIER7,
    APIntAttr<I<16>>:$ES_QUALIFIER8,
    APIntAttr<I<16>>:$ES_QUALIFIER9,
    APIntAttr<I<16>>:$ES_QUAL_MASK0,
    APIntAttr<I<16>>:$ES_QUAL_MASK1,
    APIntAttr<I<16>>:$ES_QUAL_MASK2,
    APIntAttr<I<16>>:$ES_QUAL_MASK3,
    APIntAttr<I<16>>:$ES_QUAL_MASK4,
    APIntAttr<I<16>>:$ES_QUAL_MASK5,
    APIntAttr<I<16>>:$ES_QUAL_MASK6,
    APIntAttr<I<16>>:$ES_QUAL_MASK7,
    APIntAttr<I<16>>:$ES_QUAL_MASK8,
    APIntAttr<I<16>>:$ES_QUAL_MASK9,
    APIntAttr<I<16>>:$ES_SDATA_MASK0,
    APIntAttr<I<16>>:$ES_SDATA_MASK1,
    APIntAttr<I<16>>:$ES_SDATA_MASK2,
    APIntAttr<I<16>>:$ES_SDATA_MASK3,
    APIntAttr<I<16>>:$ES_SDATA_MASK4,
    APIntAttr<I<16>>:$ES_SDATA_MASK5,
    APIntAttr<I<16>>:$ES_SDATA_MASK6,
    APIntAttr<I<16>>:$ES_SDATA_MASK7,
    APIntAttr<I<16>>:$ES_SDATA_MASK8,
    APIntAttr<I<16>>:$ES_SDATA_MASK9,
    APIntAttr<I<11>>:$EVODD_PHI_CFG,
    APIntAttr<I<1>>:$EYE_SCAN_SWAP_EN,
    APIntAttr<I<4>>:$FTS_DESKEW_SEQ_ENABLE,
    APIntAttr<I<4>>:$FTS_LANE_DESKEW_CFG,
    StrAttr:$FTS_LANE_DESKEW_EN,
    APIntAttr<I<5>>:$GEARBOX_MODE,
    APIntAttr<I<1>>:$GM_BIAS_SELECT,
    APIntAttr<I<1>>:$ISCAN_CK_PH_SEL2,
    APIntAttr<I<1>>:$LOCAL_MASTER,
    APIntAttr<I<16>>:$LOOP0_CFG,
    APIntAttr<I<16>>:$LOOP10_CFG,
    APIntAttr<I<16>>:$LOOP11_CFG,
    APIntAttr<I<16>>:$LOOP12_CFG,
    APIntAttr<I<16>>:$LOOP13_CFG,
    APIntAttr<I<16>>:$LOOP1_CFG,
    APIntAttr<I<16>>:$LOOP2_CFG,
    APIntAttr<I<16>>:$LOOP3_CFG,
    APIntAttr<I<16>>:$LOOP4_CFG,
    APIntAttr<I<16>>:$LOOP5_CFG,
    APIntAttr<I<16>>:$LOOP6_CFG,
    APIntAttr<I<16>>:$LOOP7_CFG,
    APIntAttr<I<16>>:$LOOP8_CFG,
    APIntAttr<I<16>>:$LOOP9_CFG,
    APIntAttr<I<3>>:$LPBK_BIAS_CTRL,
    APIntAttr<I<1>>:$LPBK_EN_RCAL_B,
    APIntAttr<I<4>>:$LPBK_EXT_RCAL,
    APIntAttr<I<4>>:$LPBK_RG_CTRL,
    APIntAttr<I<2>>:$OOBDIVCTL,
    APIntAttr<I<1>>:$OOB_PWRUP,
    StrAttr:$PCI3_AUTO_REALIGN,
    APIntAttr<I<1>>:$PCI3_PIPE_RX_ELECIDLE,
    APIntAttr<I<2>>:$PCI3_RX_ASYNC_EBUF_BYPASS,
    APIntAttr<I<1>>:$PCI3_RX_ELECIDLE_EI2_ENABLE,
    APIntAttr<I<6>>:$PCI3_RX_ELECIDLE_H2L_COUNT,
    APIntAttr<I<3>>:$PCI3_RX_ELECIDLE_H2L_DISABLE,
    APIntAttr<I<6>>:$PCI3_RX_ELECIDLE_HI_COUNT,
    APIntAttr<I<1>>:$PCI3_RX_ELECIDLE_LP4_DISABLE,
    APIntAttr<I<1>>:$PCI3_RX_FIFO_DISABLE,
    APIntAttr<I<16>>:$PCIE_BUFG_DIV_CTRL,
    APIntAttr<I<16>>:$PCIE_RXPCS_CFG_GEN3,
    APIntAttr<I<16>>:$PCIE_RXPMA_CFG,
    APIntAttr<I<16>>:$PCIE_TXPCS_CFG_GEN3,
    APIntAttr<I<16>>:$PCIE_TXPMA_CFG,
    StrAttr:$PCS_PCIE_EN,
    APIntAttr<I<16>>:$PCS_RSVD0,
    APIntAttr<I<3>>:$PCS_RSVD1,
    APIntAttr<I<12>>:$PD_TRANS_TIME_FROM_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_NONE_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_TO_P2,
    APIntAttr<I<2>>:$PLL_SEL_MODE_GEN12,
    APIntAttr<I<2>>:$PLL_SEL_MODE_GEN3,
    APIntAttr<I<16>>:$PMA_RSV0,
    APIntAttr<I<16>>:$PMA_RSV1,
    SI64Attr:$PREIQ_FREQ_BST,
    APIntAttr<I<3>>:$PROCESS_PAR,
    APIntAttr<I<1>>:$RATE_SW_USE_DRP,
    APIntAttr<I<1>>:$RESET_POWERSAVE_DISABLE,
    APIntAttr<I<5>>:$RXBUFRESET_TIME,
    StrAttr:$RXBUF_ADDR_MODE,
    APIntAttr<I<4>>:$RXBUF_EIDLE_HI_CNT,
    APIntAttr<I<4>>:$RXBUF_EIDLE_LO_CNT,
    StrAttr:$RXBUF_EN,
    StrAttr:$RXBUF_RESET_ON_CB_CHANGE,
    StrAttr:$RXBUF_RESET_ON_COMMAALIGN,
    StrAttr:$RXBUF_RESET_ON_EIDLE,
    StrAttr:$RXBUF_RESET_ON_RATE_CHANGE,
    SI64Attr:$RXBUF_THRESH_OVFLW,
    StrAttr:$RXBUF_THRESH_OVRD,
    SI64Attr:$RXBUF_THRESH_UNDFLW,
    APIntAttr<I<5>>:$RXCDRFREQRESET_TIME,
    APIntAttr<I<5>>:$RXCDRPHRESET_TIME,
    APIntAttr<I<16>>:$RXCDR_CFG0,
    APIntAttr<I<16>>:$RXCDR_CFG0_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG1,
    APIntAttr<I<16>>:$RXCDR_CFG1_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG2,
    APIntAttr<I<16>>:$RXCDR_CFG2_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG3,
    APIntAttr<I<16>>:$RXCDR_CFG3_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG4,
    APIntAttr<I<16>>:$RXCDR_CFG4_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG5,
    APIntAttr<I<16>>:$RXCDR_CFG5_GEN3,
    APIntAttr<I<1>>:$RXCDR_FR_RESET_ON_EIDLE,
    APIntAttr<I<1>>:$RXCDR_HOLD_DURING_EIDLE,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG0,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG1,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG2,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG3,
    APIntAttr<I<1>>:$RXCDR_PH_RESET_ON_EIDLE,
    APIntAttr<I<2>>:$RXCFOKDONE_SRC,
    APIntAttr<I<16>>:$RXCFOK_CFG0,
    APIntAttr<I<16>>:$RXCFOK_CFG1,
    APIntAttr<I<16>>:$RXCFOK_CFG2,
    APIntAttr<I<7>>:$RXDFELPMRESET_TIME,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG0,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG1,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG2,
    APIntAttr<I<16>>:$RXDFE_CFG0,
    APIntAttr<I<16>>:$RXDFE_CFG1,
    APIntAttr<I<16>>:$RXDFE_GC_CFG0,
    APIntAttr<I<16>>:$RXDFE_GC_CFG1,
    APIntAttr<I<16>>:$RXDFE_GC_CFG2,
    APIntAttr<I<16>>:$RXDFE_H2_CFG0,
    APIntAttr<I<16>>:$RXDFE_H2_CFG1,
    APIntAttr<I<16>>:$RXDFE_H3_CFG0,
    APIntAttr<I<16>>:$RXDFE_H3_CFG1,
    APIntAttr<I<16>>:$RXDFE_H4_CFG0,
    APIntAttr<I<16>>:$RXDFE_H4_CFG1,
    APIntAttr<I<16>>:$RXDFE_H5_CFG0,
    APIntAttr<I<16>>:$RXDFE_H5_CFG1,
    APIntAttr<I<16>>:$RXDFE_H6_CFG0,
    APIntAttr<I<16>>:$RXDFE_H6_CFG1,
    APIntAttr<I<16>>:$RXDFE_H7_CFG0,
    APIntAttr<I<16>>:$RXDFE_H7_CFG1,
    APIntAttr<I<16>>:$RXDFE_H8_CFG0,
    APIntAttr<I<16>>:$RXDFE_H8_CFG1,
    APIntAttr<I<16>>:$RXDFE_H9_CFG0,
    APIntAttr<I<16>>:$RXDFE_H9_CFG1,
    APIntAttr<I<16>>:$RXDFE_HA_CFG0,
    APIntAttr<I<16>>:$RXDFE_HA_CFG1,
    APIntAttr<I<16>>:$RXDFE_HB_CFG0,
    APIntAttr<I<16>>:$RXDFE_HB_CFG1,
    APIntAttr<I<16>>:$RXDFE_HC_CFG0,
    APIntAttr<I<16>>:$RXDFE_HC_CFG1,
    APIntAttr<I<16>>:$RXDFE_HD_CFG0,
    APIntAttr<I<16>>:$RXDFE_HD_CFG1,
    APIntAttr<I<16>>:$RXDFE_HE_CFG0,
    APIntAttr<I<16>>:$RXDFE_HE_CFG1,
    APIntAttr<I<16>>:$RXDFE_HF_CFG0,
    APIntAttr<I<16>>:$RXDFE_HF_CFG1,
    APIntAttr<I<16>>:$RXDFE_OS_CFG0,
    APIntAttr<I<16>>:$RXDFE_OS_CFG1,
    APIntAttr<I<1>>:$RXDFE_PWR_SAVING,
    APIntAttr<I<16>>:$RXDFE_UT_CFG0,
    APIntAttr<I<16>>:$RXDFE_UT_CFG1,
    APIntAttr<I<16>>:$RXDFE_VP_CFG0,
    APIntAttr<I<16>>:$RXDFE_VP_CFG1,
    APIntAttr<I<16>>:$RXDLY_CFG,
    APIntAttr<I<16>>:$RXDLY_LCFG,
    StrAttr:$RXELECIDLE_CFG,
    SI64Attr:$RXGBOX_FIFO_INIT_RD_ADDR,
    StrAttr:$RXGEARBOX_EN,
    APIntAttr<I<5>>:$RXISCANRESET_TIME,
    APIntAttr<I<16>>:$RXLPM_CFG,
    APIntAttr<I<16>>:$RXLPM_GC_CFG,
    APIntAttr<I<16>>:$RXLPM_KH_CFG0,
    APIntAttr<I<16>>:$RXLPM_KH_CFG1,
    APIntAttr<I<16>>:$RXLPM_OS_CFG0,
    APIntAttr<I<16>>:$RXLPM_OS_CFG1,
    APIntAttr<I<9>>:$RXOOB_CFG,
    StrAttr:$RXOOB_CLK_CFG,
    APIntAttr<I<5>>:$RXOSCALRESET_TIME,
    SI64Attr:$RXOUT_DIV,
    APIntAttr<I<5>>:$RXPCSRESET_TIME,
    APIntAttr<I<16>>:$RXPHBEACON_CFG,
    APIntAttr<I<16>>:$RXPHDLY_CFG,
    APIntAttr<I<16>>:$RXPHSAMP_CFG,
    APIntAttr<I<16>>:$RXPHSLIP_CFG,
    APIntAttr<I<5>>:$RXPH_MONITOR_SEL,
    APIntAttr<I<1>>:$RXPI_AUTO_BW_SEL_BYPASS,
    APIntAttr<I<16>>:$RXPI_CFG,
    APIntAttr<I<1>>:$RXPI_LPM,
    APIntAttr<I<16>>:$RXPI_RSV0,
    APIntAttr<I<2>>:$RXPI_SEL_LC,
    APIntAttr<I<2>>:$RXPI_STARTCODE,
    APIntAttr<I<1>>:$RXPI_VREFSEL,
    StrAttr:$RXPMACLK_SEL,
    APIntAttr<I<5>>:$RXPMARESET_TIME,
    APIntAttr<I<1>>:$RXPRBS_ERR_LOOPBACK,
    SI64Attr:$RXPRBS_LINKACQ_CNT,
    SI64Attr:$RXSLIDE_AUTO_WAIT,
    StrAttr:$RXSLIDE_MODE,
    APIntAttr<I<1>>:$RXSYNC_MULTILANE,
    APIntAttr<I<1>>:$RXSYNC_OVRD,
    APIntAttr<I<1>>:$RXSYNC_SKIP_DA,
    APIntAttr<I<1>>:$RX_AFE_CM_EN,
    APIntAttr<I<16>>:$RX_BIAS_CFG0,
    APIntAttr<I<6>>:$RX_BUFFER_CFG,
    APIntAttr<I<1>>:$RX_CAPFF_SARC_ENB,
    SI64Attr:$RX_CLK25_DIV,
    APIntAttr<I<1>>:$RX_CLKMUX_EN,
    APIntAttr<I<5>>:$RX_CLK_SLIP_OVRD,
    APIntAttr<I<4>>:$RX_CM_BUF_CFG,
    APIntAttr<I<1>>:$RX_CM_BUF_PD,
    SI64Attr:$RX_CM_SEL,
    SI64Attr:$RX_CM_TRIM,
    APIntAttr<I<1>>:$RX_CTLE1_KHKL,
    APIntAttr<I<1>>:$RX_CTLE2_KHKL,
    APIntAttr<I<1>>:$RX_CTLE3_AGC,
    SI64Attr:$RX_DATA_WIDTH,
    APIntAttr<I<6>>:$RX_DDI_SEL,
    StrAttr:$RX_DEFER_RESET_BUF_EN,
    APIntAttr<I<3>>:$RX_DEGEN_CTRL,
    SI64Attr:$RX_DFELPM_CFG0,
    APIntAttr<I<1>>:$RX_DFELPM_CFG1,
    APIntAttr<I<1>>:$RX_DFELPM_KLKH_AGC_STUP_EN,
    APIntAttr<I<2>>:$RX_DFE_AGC_CFG0,
    SI64Attr:$RX_DFE_AGC_CFG1,
    SI64Attr:$RX_DFE_KL_LPM_KH_CFG0,
    SI64Attr:$RX_DFE_KL_LPM_KH_CFG1,
    APIntAttr<I<2>>:$RX_DFE_KL_LPM_KL_CFG0,
    APIntAttr<I<3>>:$RX_DFE_KL_LPM_KL_CFG1,
    APIntAttr<I<1>>:$RX_DFE_LPM_HOLD_DURING_EIDLE,
    StrAttr:$RX_DISPERR_SEQ_MATCH,
    APIntAttr<I<1>>:$RX_DIV2_MODE_B,
    APIntAttr<I<5>>:$RX_DIVRESET_TIME,
    APIntAttr<I<1>>:$RX_EN_CTLE_RCAL_B,
    APIntAttr<I<1>>:$RX_EN_HI_LR,
    APIntAttr<I<9>>:$RX_EXT_RL_CTRL,
    APIntAttr<I<7>>:$RX_EYESCAN_VS_CODE,
    APIntAttr<I<1>>:$RX_EYESCAN_VS_NEG_DIR,
    APIntAttr<I<2>>:$RX_EYESCAN_VS_RANGE,
    APIntAttr<I<1>>:$RX_EYESCAN_VS_UT_SIGN,
    APIntAttr<I<1>>:$RX_FABINT_USRCLK_FLOP,
    SI64Attr:$RX_INT_DATAWIDTH,
    APIntAttr<I<1>>:$RX_PMA_POWER_SAVE,
    StrAttr:$RX_PROGDIV_CFG,
    APIntAttr<I<16>>:$RX_PROGDIV_RATE,
    APIntAttr<I<4>>:$RX_RESLOAD_CTRL,
    APIntAttr<I<1>>:$RX_RESLOAD_OVRD,
    APIntAttr<I<3>>:$RX_SAMPLE_PERIOD,
    SI64Attr:$RX_SIG_VALID_DLY,
    APIntAttr<I<1>>:$RX_SUM_DFETAPREP_EN,
    APIntAttr<I<4>>:$RX_SUM_IREF_TUNE,
    APIntAttr<I<4>>:$RX_SUM_VCMTUNE,
    APIntAttr<I<1>>:$RX_SUM_VCM_OVWR,
    APIntAttr<I<3>>:$RX_SUM_VREF_TUNE,
    APIntAttr<I<2>>:$RX_TUNE_AFE_OS,
    APIntAttr<I<3>>:$RX_VREG_CTRL,
    APIntAttr<I<1>>:$RX_VREG_PDB,
    APIntAttr<I<2>>:$RX_WIDEMODE_CDR,
    StrAttr:$RX_XCLK_SEL,
    APIntAttr<I<1>>:$RX_XMODE_SEL,
    SI64Attr:$SAS_MAX_COM,
    SI64Attr:$SAS_MIN_COM,
    APIntAttr<I<4>>:$SATA_BURST_SEQ_LEN,
    APIntAttr<I<3>>:$SATA_BURST_VAL,
    StrAttr:$SATA_CPLL_CFG,
    APIntAttr<I<3>>:$SATA_EIDLE_VAL,
    SI64Attr:$SATA_MAX_BURST,
    SI64Attr:$SATA_MAX_INIT,
    SI64Attr:$SATA_MAX_WAKE,
    SI64Attr:$SATA_MIN_BURST,
    SI64Attr:$SATA_MIN_INIT,
    SI64Attr:$SATA_MIN_WAKE,
    StrAttr:$SHOW_REALIGN_COMMA,
    StrAttr:$SIM_MODE,
    StrAttr:$SIM_RECEIVER_DETECT_PASS,
    StrAttr:$SIM_RESET_SPEEDUP,
    APIntAttr<I<1>>:$SIM_TX_EIDLE_DRIVE_LEVEL,
    SI64Attr:$SIM_VERSION,
    APIntAttr<I<2>>:$TAPDLY_SET_TX,
    APIntAttr<I<4>>:$TEMPERATURE_PAR,
    APIntAttr<I<15>>:$TERM_RCAL_CFG,
    APIntAttr<I<3>>:$TERM_RCAL_OVRD,
    APIntAttr<I<8>>:$TRANS_TIME_RATE,
    APIntAttr<I<8>>:$TST_RSV0,
    APIntAttr<I<8>>:$TST_RSV1,
    StrAttr:$TXBUF_EN,
    StrAttr:$TXBUF_RESET_ON_RATE_CHANGE,
    APIntAttr<I<16>>:$TXDLY_CFG,
    APIntAttr<I<16>>:$TXDLY_LCFG,
    StrAttr:$TXFIFO_ADDR_CFG,
    SI64Attr:$TXGBOX_FIFO_INIT_RD_ADDR,
    StrAttr:$TXGEARBOX_EN,
    SI64Attr:$TXOUT_DIV,
    APIntAttr<I<5>>:$TXPCSRESET_TIME,
    APIntAttr<I<16>>:$TXPHDLY_CFG0,
    APIntAttr<I<16>>:$TXPHDLY_CFG1,
    APIntAttr<I<16>>:$TXPH_CFG,
    APIntAttr<I<16>>:$TXPH_CFG2,
    APIntAttr<I<5>>:$TXPH_MONITOR_SEL,
    APIntAttr<I<2>>:$TXPI_CFG0,
    APIntAttr<I<2>>:$TXPI_CFG1,
    APIntAttr<I<2>>:$TXPI_CFG2,
    APIntAttr<I<1>>:$TXPI_CFG3,
    APIntAttr<I<1>>:$TXPI_CFG4,
    APIntAttr<I<3>>:$TXPI_CFG5,
    APIntAttr<I<1>>:$TXPI_GRAY_SEL,
    APIntAttr<I<1>>:$TXPI_INVSTROBE_SEL,
    APIntAttr<I<1>>:$TXPI_LPM,
    StrAttr:$TXPI_PPMCLK_SEL,
    APIntAttr<I<8>>:$TXPI_PPM_CFG,
    APIntAttr<I<16>>:$TXPI_RSV0,
    APIntAttr<I<3>>:$TXPI_SYNFREQ_PPM,
    APIntAttr<I<1>>:$TXPI_VREFSEL,
    APIntAttr<I<5>>:$TXPMARESET_TIME,
    APIntAttr<I<1>>:$TXSYNC_MULTILANE,
    APIntAttr<I<1>>:$TXSYNC_OVRD,
    APIntAttr<I<1>>:$TXSYNC_SKIP_DA,
    SI64Attr:$TX_CLK25_DIV,
    APIntAttr<I<1>>:$TX_CLKMUX_EN,
    APIntAttr<I<1>>:$TX_CLKREG_PDB,
    APIntAttr<I<3>>:$TX_CLKREG_SET,
    SI64Attr:$TX_DATA_WIDTH,
    APIntAttr<I<6>>:$TX_DCD_CFG,
    APIntAttr<I<1>>:$TX_DCD_EN,
    APIntAttr<I<6>>:$TX_DEEMPH0,
    APIntAttr<I<6>>:$TX_DEEMPH1,
    APIntAttr<I<5>>:$TX_DIVRESET_TIME,
    StrAttr:$TX_DRIVE_MODE,
    SI64Attr:$TX_DRVMUX_CTRL,
    APIntAttr<I<3>>:$TX_EIDLE_ASSERT_DELAY,
    APIntAttr<I<3>>:$TX_EIDLE_DEASSERT_DELAY,
    APIntAttr<I<1>>:$TX_EML_PHI_TUNE,
    APIntAttr<I<1>>:$TX_FABINT_USRCLK_FLOP,
    APIntAttr<I<1>>:$TX_FIFO_BYP_EN,
    APIntAttr<I<1>>:$TX_IDLE_DATA_ZERO,
    SI64Attr:$TX_INT_DATAWIDTH,
    StrAttr:$TX_LOOPBACK_DRIVE_HIZ,
    APIntAttr<I<1>>:$TX_MAINCURSOR_SEL,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_0,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_1,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_2,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_3,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_4,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_0,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_1,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_2,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_3,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_4,
    APIntAttr<I<3>>:$TX_MODE_SEL,
    APIntAttr<I<16>>:$TX_PHICAL_CFG0,
    APIntAttr<I<16>>:$TX_PHICAL_CFG1,
    APIntAttr<I<16>>:$TX_PHICAL_CFG2,
    SI64Attr:$TX_PI_BIASSET,
    APIntAttr<I<16>>:$TX_PI_CFG0,
    APIntAttr<I<16>>:$TX_PI_CFG1,
    APIntAttr<I<1>>:$TX_PI_DIV2_MODE_B,
    APIntAttr<I<1>>:$TX_PI_SEL_QPLL0,
    APIntAttr<I<1>>:$TX_PI_SEL_QPLL1,
    APIntAttr<I<1>>:$TX_PMADATA_OPT,
    APIntAttr<I<1>>:$TX_PMA_POWER_SAVE,
    SI64Attr:$TX_PREDRV_CTRL,
    StrAttr:$TX_PROGCLK_SEL,
    StrAttr:$TX_PROGDIV_CFG,
    APIntAttr<I<16>>:$TX_PROGDIV_RATE,
    APIntAttr<I<14>>:$TX_RXDETECT_CFG,
    SI64Attr:$TX_RXDETECT_REF,
    APIntAttr<I<3>>:$TX_SAMPLE_PERIOD,
    APIntAttr<I<1>>:$TX_SARC_LPBK_ENB,
    StrAttr:$TX_XCLK_SEL,
    APIntAttr<I<1>>:$USE_PCS_CLK_PHASE_SEL
  );

  let results = (outs
    I<9>:$BUFGTDIV,
    I<8>:$RXDATAEXTENDRSVD,
    I<8>:$RXCTRL3,
    I<8>:$RXCTRL2,
    I<8>:$PINRSRVDAS,
    I<7>:$RXMONITOROUT,
    I<6>:$RXHEADER,
    I<5>:$RXCHBONDO,
    I<3>:$RXSTATUS,
    I<3>:$RXBUFSTATUS,
    I<3>:$BUFGTRSTMASK,
    I<3>:$BUFGTRESET,
    I<3>:$BUFGTCEMASK,
    I<3>:$BUFGTCE,
    I<2>:$TXBUFSTATUS,
    I<2>:$RXSTARTOFSEQ,
    I<2>:$RXHEADERVALID,
    I<2>:$RXDATAVALID,
    I<2>:$RXCLKCORCNT,
    I<2>:$PCIERATEQPLLRESET,
    I<2>:$PCIERATEQPLLPD,
    I<17>:$DMONITOROUT,
    I<16>:$RXCTRL1,
    I<16>:$RXCTRL0,
    I<16>:$PCSRSVDOUT,
    I<16>:$DRPDO,
    I<128>:$RXDATA,
    I<1>:$TXSYNCOUT,
    I<1>:$TXSYNCDONE,
    I<1>:$TXRESETDONE,
    I<1>:$TXRATEDONE,
    I<1>:$TXPRGDIVRESETDONE,
    I<1>:$TXPMARESETDONE,
    I<1>:$TXPHINITDONE,
    I<1>:$TXPHALIGNDONE,
    I<1>:$TXOUTCLKPCS,
    I<1>:$TXOUTCLKFABRIC,
    I<1>:$TXOUTCLK,
    I<1>:$TXDLYSRESETDONE,
    I<1>:$TXDCCDONE,
    I<1>:$TXCOMFINISH,
    I<1>:$RXVALID,
    I<1>:$RXSYNCOUT,
    I<1>:$RXSYNCDONE,
    I<1>:$RXSLIPPMARDY,
    I<1>:$RXSLIPOUTCLKRDY,
    I<1>:$RXSLIPDONE,
    I<1>:$RXSLIDERDY,
    I<1>:$RXRESETDONE,
    I<1>:$RXRECCLKOUT,
    I<1>:$RXRATEDONE,
    I<1>:$RXPRGDIVRESETDONE,
    I<1>:$RXPRBSLOCKED,
    I<1>:$RXPRBSERR,
    I<1>:$RXPMARESETDONE,
    I<1>:$RXPHALIGNERR,
    I<1>:$RXPHALIGNDONE,
    I<1>:$RXOUTCLKPCS,
    I<1>:$RXOUTCLKFABRIC,
    I<1>:$RXOUTCLK,
    I<1>:$RXOSINTSTROBESTARTED,
    I<1>:$RXOSINTSTROBEDONE,
    I<1>:$RXOSINTSTARTED,
    I<1>:$RXOSINTDONE,
    I<1>:$RXELECIDLE,
    I<1>:$RXDLYSRESETDONE,
    I<1>:$RXCOMWAKEDET,
    I<1>:$RXCOMSASDET,
    I<1>:$RXCOMMADET,
    I<1>:$RXCOMINITDET,
    I<1>:$RXCKCALDONE,
    I<1>:$RXCHANREALIGN,
    I<1>:$RXCHANISALIGNED,
    I<1>:$RXCHANBONDSEQ,
    I<1>:$RXCDRPHDONE,
    I<1>:$RXCDRLOCK,
    I<1>:$RXBYTEREALIGN,
    I<1>:$RXBYTEISALIGNED,
    I<1>:$RESETEXCEPTION,
    I<1>:$PHYSTATUS,
    I<1>:$PCIEUSERRATESTART,
    I<1>:$PCIEUSERPHYSTATUSRST,
    I<1>:$PCIEUSERGEN3RDY,
    I<1>:$PCIESYNCTXSYNCDONE,
    I<1>:$PCIERATEIDLE,
    I<1>:$PCIERATEGEN3,
    I<1>:$GTYTXP,
    I<1>:$GTYTXN,
    I<1>:$GTREFCLKMONITOR,
    I<1>:$GTPOWERGOOD,
    I<1>:$EYESCANDATAERROR,
    I<1>:$DRPRDY,
    I<1>:$CPLLREFCLKLOST,
    I<1>:$CPLLLOCK,
    I<1>:$CPLLFBCLKLOST
  );
}

def GTYE3uCOMMON : XilinxPrimitiveOp<"GTYE3_COMMON", []> {
  let summary = "GTYE3_COMMON Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRPADDR,
    I<8>:$QPLLRSVD4,
    I<8>:$QPLLRSVD1,
    I<8>:$PMARSVD1,
    I<8>:$PMARSVD0,
    I<5>:$QPLLRSVD3,
    I<5>:$QPLLRSVD2,
    I<5>:$BGRCALOVRD,
    I<3>:$QPLL1REFCLKSEL,
    I<3>:$QPLL0REFCLKSEL,
    I<25>:$SDM1DATA,
    I<25>:$SDM0DATA,
    I<2>:$SDM1WIDTH,
    I<2>:$SDM0WIDTH,
    I<16>:$DRPDI,
    I<1>:$SDM1RESET,
    I<1>:$SDM0RESET,
    I<1>:$RCALENB,
    I<1>:$QPLL1RESET,
    I<1>:$QPLL1PD,
    I<1>:$QPLL1LOCKEN,
    I<1>:$QPLL1LOCKDETCLK,
    I<1>:$QPLL1CLKRSVD0,
    I<1>:$QPLL0RESET,
    I<1>:$QPLL0PD,
    I<1>:$QPLL0LOCKEN,
    I<1>:$QPLL0LOCKDETCLK,
    I<1>:$QPLL0CLKRSVD0,
    I<1>:$GTSOUTHREFCLK11,
    I<1>:$GTSOUTHREFCLK10,
    I<1>:$GTSOUTHREFCLK01,
    I<1>:$GTSOUTHREFCLK00,
    I<1>:$GTREFCLK11,
    I<1>:$GTREFCLK10,
    I<1>:$GTREFCLK01,
    I<1>:$GTREFCLK00,
    I<1>:$GTNORTHREFCLK11,
    I<1>:$GTNORTHREFCLK10,
    I<1>:$GTNORTHREFCLK01,
    I<1>:$GTNORTHREFCLK00,
    I<1>:$GTGREFCLK1,
    I<1>:$GTGREFCLK0,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,

    // GTYE3_COMMON parameters follows
    APIntAttr<I<16>>:$A_SDM1DATA1_0,
    APIntAttr<I<9>>:$A_SDM1DATA1_1,
    APIntAttr<I<16>>:$BIAS_CFG0,
    APIntAttr<I<16>>:$BIAS_CFG1,
    APIntAttr<I<16>>:$BIAS_CFG2,
    APIntAttr<I<16>>:$BIAS_CFG3,
    APIntAttr<I<16>>:$BIAS_CFG4,
    APIntAttr<I<10>>:$BIAS_CFG_RSVD,
    APIntAttr<I<16>>:$COMMON_CFG0,
    APIntAttr<I<16>>:$COMMON_CFG1,
    APIntAttr<I<16>>:$POR_CFG,
    APIntAttr<I<16>>:$PPF0_CFG,
    APIntAttr<I<16>>:$PPF1_CFG,
    StrAttr:$QPLL0CLKOUT_RATE,
    APIntAttr<I<16>>:$QPLL0_CFG0,
    APIntAttr<I<16>>:$QPLL0_CFG1,
    APIntAttr<I<16>>:$QPLL0_CFG1_G3,
    APIntAttr<I<16>>:$QPLL0_CFG2,
    APIntAttr<I<16>>:$QPLL0_CFG2_G3,
    APIntAttr<I<16>>:$QPLL0_CFG3,
    APIntAttr<I<16>>:$QPLL0_CFG4,
    APIntAttr<I<10>>:$QPLL0_CP,
    APIntAttr<I<10>>:$QPLL0_CP_G3,
    SI64Attr:$QPLL0_FBDIV,
    SI64Attr:$QPLL0_FBDIV_G3,
    APIntAttr<I<16>>:$QPLL0_INIT_CFG0,
    APIntAttr<I<8>>:$QPLL0_INIT_CFG1,
    APIntAttr<I<16>>:$QPLL0_LOCK_CFG,
    APIntAttr<I<16>>:$QPLL0_LOCK_CFG_G3,
    APIntAttr<I<10>>:$QPLL0_LPF,
    APIntAttr<I<10>>:$QPLL0_LPF_G3,
    SI64Attr:$QPLL0_REFCLK_DIV,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG0,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG1,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG2,
    StrAttr:$QPLL1CLKOUT_RATE,
    APIntAttr<I<16>>:$QPLL1_CFG0,
    APIntAttr<I<16>>:$QPLL1_CFG1,
    APIntAttr<I<16>>:$QPLL1_CFG1_G3,
    APIntAttr<I<16>>:$QPLL1_CFG2,
    APIntAttr<I<16>>:$QPLL1_CFG2_G3,
    APIntAttr<I<16>>:$QPLL1_CFG3,
    APIntAttr<I<16>>:$QPLL1_CFG4,
    APIntAttr<I<10>>:$QPLL1_CP,
    APIntAttr<I<10>>:$QPLL1_CP_G3,
    SI64Attr:$QPLL1_FBDIV,
    SI64Attr:$QPLL1_FBDIV_G3,
    APIntAttr<I<16>>:$QPLL1_INIT_CFG0,
    APIntAttr<I<8>>:$QPLL1_INIT_CFG1,
    APIntAttr<I<16>>:$QPLL1_LOCK_CFG,
    APIntAttr<I<16>>:$QPLL1_LOCK_CFG_G3,
    APIntAttr<I<10>>:$QPLL1_LPF,
    APIntAttr<I<10>>:$QPLL1_LPF_G3,
    SI64Attr:$QPLL1_REFCLK_DIV,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG0,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG1,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG2,
    APIntAttr<I<16>>:$RSVD_ATTR0,
    APIntAttr<I<16>>:$RSVD_ATTR1,
    APIntAttr<I<16>>:$RSVD_ATTR2,
    APIntAttr<I<16>>:$RSVD_ATTR3,
    APIntAttr<I<2>>:$RXRECCLKOUT0_SEL,
    APIntAttr<I<2>>:$RXRECCLKOUT1_SEL,
    APIntAttr<I<1>>:$SARC_EN,
    APIntAttr<I<1>>:$SARC_SEL,
    APIntAttr<I<16>>:$SDM0INITSEED0_0,
    APIntAttr<I<9>>:$SDM0INITSEED0_1,
    APIntAttr<I<16>>:$SDM1INITSEED0_0,
    APIntAttr<I<9>>:$SDM1INITSEED0_1,
    StrAttr:$SIM_MODE,
    StrAttr:$SIM_RESET_SPEEDUP,
    SI64Attr:$SIM_VERSION
  );

  let results = (outs
    I<8>:$QPLLDMONITOR1,
    I<8>:$QPLLDMONITOR0,
    I<8>:$PMARSVDOUT1,
    I<8>:$PMARSVDOUT0,
    I<4>:$SDM1FINALOUT,
    I<4>:$SDM0FINALOUT,
    I<2>:$RXRECCLK1_SEL,
    I<2>:$RXRECCLK0_SEL,
    I<16>:$DRPDO,
    I<15>:$SDM1TESTDATA,
    I<15>:$SDM0TESTDATA,
    I<1>:$REFCLKOUTMONITOR1,
    I<1>:$REFCLKOUTMONITOR0,
    I<1>:$QPLL1REFCLKLOST,
    I<1>:$QPLL1OUTREFCLK,
    I<1>:$QPLL1OUTCLK,
    I<1>:$QPLL1LOCK,
    I<1>:$QPLL1FBCLKLOST,
    I<1>:$QPLL0REFCLKLOST,
    I<1>:$QPLL0OUTREFCLK,
    I<1>:$QPLL0OUTCLK,
    I<1>:$QPLL0LOCK,
    I<1>:$QPLL0FBCLKLOST,
    I<1>:$DRPRDY
  );
}

def GTYE4uCHANNEL : XilinxPrimitiveOp<"GTYE4_CHANNEL", []> {
  let summary = "GTYE4_CHANNEL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRPADDR,
    I<8>:$TXDATAEXTENDRSVD,
    I<8>:$TXCTRL2,
    I<8>:$TX8B10BBYPASS,
    I<7>:$TXSEQUENCE,
    I<7>:$TXMAINCURSOR,
    I<7>:$RXCKCALSTART,
    I<6>:$TXHEADER,
    I<5>:$TXPRECURSOR,
    I<5>:$TXPOSTCURSOR,
    I<5>:$TXPIPPMSTEPSIZE,
    I<5>:$TXDIFFCTRL,
    I<5>:$RXCHBONDI,
    I<4>:$TXPRBSSEL,
    I<4>:$RXPRBSSEL,
    I<4>:$RXDFECFOKFCNUM,
    I<3>:$TXRATE,
    I<3>:$TXOUTCLKSEL,
    I<3>:$TXMARGIN,
    I<3>:$RXRATE,
    I<3>:$RXOUTCLKSEL,
    I<3>:$RXCHBONDLEVEL,
    I<3>:$LOOPBACK,
    I<3>:$CPLLREFCLKSEL,
    I<2>:$TXSYSCLKSEL,
    I<2>:$TXPLLCLKSEL,
    I<2>:$TXPD,
    I<2>:$TXDEEMPH,
    I<2>:$RXSYSCLKSEL,
    I<2>:$RXPLLCLKSEL,
    I<2>:$RXPD,
    I<2>:$RXMONITORSEL,
    I<2>:$RXELECIDLEMODE,
    I<20>:$TSTIN,
    I<16>:$TXCTRL1,
    I<16>:$TXCTRL0,
    I<16>:$PCSRSVDIN,
    I<16>:$GTRSVD,
    I<16>:$DRPDI,
    I<128>:$TXDATA,
    I<1>:$TXUSRCLK2,
    I<1>:$TXUSRCLK,
    I<1>:$TXUSERRDY,
    I<1>:$TXSYNCMODE,
    I<1>:$TXSYNCIN,
    I<1>:$TXSYNCALLIN,
    I<1>:$TXSWING,
    I<1>:$TXRATEMODE,
    I<1>:$TXPROGDIVRESET,
    I<1>:$TXPRBSFORCEERR,
    I<1>:$TXPOLARITY,
    I<1>:$TXPMARESET,
    I<1>:$TXPISOPD,
    I<1>:$TXPIPPMSEL,
    I<1>:$TXPIPPMPD,
    I<1>:$TXPIPPMOVRDEN,
    I<1>:$TXPIPPMEN,
    I<1>:$TXPHOVRDEN,
    I<1>:$TXPHINIT,
    I<1>:$TXPHDLYTSTCLK,
    I<1>:$TXPHDLYRESET,
    I<1>:$TXPHDLYPD,
    I<1>:$TXPHALIGNEN,
    I<1>:$TXPHALIGN,
    I<1>:$TXPDELECIDLEMODE,
    I<1>:$TXPCSRESET,
    I<1>:$TXONESZEROS,
    I<1>:$TXMUXDCDORWREN,
    I<1>:$TXMUXDCDEXHOLD,
    I<1>:$TXLFPSU3WAKE,
    I<1>:$TXLFPSU2LPEXIT,
    I<1>:$TXLFPSTRESET,
    I<1>:$TXLATCLK,
    I<1>:$TXINHIBIT,
    I<1>:$TXELECIDLE,
    I<1>:$TXDLYUPDOWN,
    I<1>:$TXDLYSRESET,
    I<1>:$TXDLYOVRDEN,
    I<1>:$TXDLYHOLD,
    I<1>:$TXDLYEN,
    I<1>:$TXDLYBYPASS,
    I<1>:$TXDETECTRX,
    I<1>:$TXDCCRESET,
    I<1>:$TXDCCFORCESTART,
    I<1>:$TXCOMWAKE,
    I<1>:$TXCOMSAS,
    I<1>:$TXCOMINIT,
    I<1>:$TX8B10BEN,
    I<1>:$SIGVALIDCLK,
    I<1>:$RXUSRCLK2,
    I<1>:$RXUSRCLK,
    I<1>:$RXUSERRDY,
    I<1>:$RXTERMINATION,
    I<1>:$RXSYNCMODE,
    I<1>:$RXSYNCIN,
    I<1>:$RXSYNCALLIN,
    I<1>:$RXSLIPPMA,
    I<1>:$RXSLIPOUTCLK,
    I<1>:$RXSLIDE,
    I<1>:$RXRATEMODE,
    I<1>:$RXPROGDIVRESET,
    I<1>:$RXPRBSCNTRESET,
    I<1>:$RXPOLARITY,
    I<1>:$RXPMARESET,
    I<1>:$RXPHDLYRESET,
    I<1>:$RXPHDLYPD,
    I<1>:$RXPHALIGNEN,
    I<1>:$RXPHALIGN,
    I<1>:$RXPCSRESET,
    I<1>:$RXPCOMMAALIGNEN,
    I<1>:$RXOSOVRDEN,
    I<1>:$RXOSHOLD,
    I<1>:$RXOSCALRESET,
    I<1>:$RXOOBRESET,
    I<1>:$RXMCOMMAALIGNEN,
    I<1>:$RXLPMOSOVRDEN,
    I<1>:$RXLPMOSHOLD,
    I<1>:$RXLPMLFKLOVRDEN,
    I<1>:$RXLPMLFHOLD,
    I<1>:$RXLPMHFOVRDEN,
    I<1>:$RXLPMHFHOLD,
    I<1>:$RXLPMGCOVRDEN,
    I<1>:$RXLPMGCHOLD,
    I<1>:$RXLPMEN,
    I<1>:$RXLATCLK,
    I<1>:$RXGEARBOXSLIP,
    I<1>:$RXEQTRAINING,
    I<1>:$RXDLYSRESET,
    I<1>:$RXDLYOVRDEN,
    I<1>:$RXDLYEN,
    I<1>:$RXDLYBYPASS,
    I<1>:$RXDFEXYDEN,
    I<1>:$RXDFEVPOVRDEN,
    I<1>:$RXDFEVPHOLD,
    I<1>:$RXDFEUTOVRDEN,
    I<1>:$RXDFEUTHOLD,
    I<1>:$RXDFETAP9OVRDEN,
    I<1>:$RXDFETAP9HOLD,
    I<1>:$RXDFETAP8OVRDEN,
    I<1>:$RXDFETAP8HOLD,
    I<1>:$RXDFETAP7OVRDEN,
    I<1>:$RXDFETAP7HOLD,
    I<1>:$RXDFETAP6OVRDEN,
    I<1>:$RXDFETAP6HOLD,
    I<1>:$RXDFETAP5OVRDEN,
    I<1>:$RXDFETAP5HOLD,
    I<1>:$RXDFETAP4OVRDEN,
    I<1>:$RXDFETAP4HOLD,
    I<1>:$RXDFETAP3OVRDEN,
    I<1>:$RXDFETAP3HOLD,
    I<1>:$RXDFETAP2OVRDEN,
    I<1>:$RXDFETAP2HOLD,
    I<1>:$RXDFETAP15OVRDEN,
    I<1>:$RXDFETAP15HOLD,
    I<1>:$RXDFETAP14OVRDEN,
    I<1>:$RXDFETAP14HOLD,
    I<1>:$RXDFETAP13OVRDEN,
    I<1>:$RXDFETAP13HOLD,
    I<1>:$RXDFETAP12OVRDEN,
    I<1>:$RXDFETAP12HOLD,
    I<1>:$RXDFETAP11OVRDEN,
    I<1>:$RXDFETAP11HOLD,
    I<1>:$RXDFETAP10OVRDEN,
    I<1>:$RXDFETAP10HOLD,
    I<1>:$RXDFELPMRESET,
    I<1>:$RXDFELFOVRDEN,
    I<1>:$RXDFELFHOLD,
    I<1>:$RXDFEKHOVRDEN,
    I<1>:$RXDFEKHHOLD,
    I<1>:$RXDFECFOKOVREN,
    I<1>:$RXDFECFOKHOLD,
    I<1>:$RXDFECFOKFPULSE,
    I<1>:$RXDFECFOKFEN,
    I<1>:$RXDFEAGCOVRDEN,
    I<1>:$RXDFEAGCHOLD,
    I<1>:$RXCOMMADETEN,
    I<1>:$RXCKCALRESET,
    I<1>:$RXCHBONDSLAVE,
    I<1>:$RXCHBONDMASTER,
    I<1>:$RXCHBONDEN,
    I<1>:$RXCDRRESET,
    I<1>:$RXCDROVRDEN,
    I<1>:$RXCDRHOLD,
    I<1>:$RXCDRFREQRESET,
    I<1>:$RXBUFRESET,
    I<1>:$RXAFECFOKEN,
    I<1>:$RX8B10BEN,
    I<1>:$RESETOVRD,
    I<1>:$QPLL1REFCLK,
    I<1>:$QPLL1FREQLOCK,
    I<1>:$QPLL1CLK,
    I<1>:$QPLL0REFCLK,
    I<1>:$QPLL0FREQLOCK,
    I<1>:$QPLL0CLK,
    I<1>:$PCIEUSERRATEDONE,
    I<1>:$PCIERSTTXSYNCSTART,
    I<1>:$PCIERSTIDLE,
    I<1>:$PCIEEQRXEQADAPTDONE,
    I<1>:$INCPCTRL,
    I<1>:$GTYRXP,
    I<1>:$GTYRXN,
    I<1>:$GTTXRESETSEL,
    I<1>:$GTTXRESET,
    I<1>:$GTSOUTHREFCLK1,
    I<1>:$GTSOUTHREFCLK0,
    I<1>:$GTRXRESETSEL,
    I<1>:$GTRXRESET,
    I<1>:$GTREFCLK1,
    I<1>:$GTREFCLK0,
    I<1>:$GTNORTHREFCLK1,
    I<1>:$GTNORTHREFCLK0,
    I<1>:$GTGREFCLK,
    I<1>:$FREQOS,
    I<1>:$EYESCANTRIGGER,
    I<1>:$EYESCANRESET,
    I<1>:$DRPWE,
    I<1>:$DRPRST,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$DMONITORCLK,
    I<1>:$DMONFIFORESET,
    I<1>:$CPLLRESET,
    I<1>:$CPLLPD,
    I<1>:$CPLLLOCKEN,
    I<1>:$CPLLLOCKDETCLK,
    I<1>:$CPLLFREQLOCK,
    I<1>:$CLKRSVD1,
    I<1>:$CLKRSVD0,
    I<1>:$CFGRESET,
    I<1>:$CDRSTEPSX,
    I<1>:$CDRSTEPSQ,
    I<1>:$CDRSTEPDIR,

    // GTYE4_CHANNEL parameters follows
    APIntAttr<I<1>>:$ACJTAG_DEBUG_MODE,
    APIntAttr<I<1>>:$ACJTAG_MODE,
    APIntAttr<I<1>>:$ACJTAG_RESET,
    APIntAttr<I<16>>:$ADAPT_CFG0,
    APIntAttr<I<16>>:$ADAPT_CFG1,
    APIntAttr<I<16>>:$ADAPT_CFG2,
    StrAttr:$ALIGN_COMMA_DOUBLE,
    APIntAttr<I<10>>:$ALIGN_COMMA_ENABLE,
    SI64Attr:$ALIGN_COMMA_WORD,
    StrAttr:$ALIGN_MCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_MCOMMA_VALUE,
    StrAttr:$ALIGN_PCOMMA_DET,
    APIntAttr<I<10>>:$ALIGN_PCOMMA_VALUE,
    APIntAttr<I<1>>:$A_RXOSCALRESET,
    APIntAttr<I<1>>:$A_RXPROGDIVRESET,
    APIntAttr<I<1>>:$A_RXTERMINATION,
    APIntAttr<I<5>>:$A_TXDIFFCTRL,
    APIntAttr<I<1>>:$A_TXPROGDIVRESET,
    StrAttr:$CBCC_DATA_SOURCE_SEL,
    APIntAttr<I<1>>:$CDR_SWAP_MODE_EN,
    APIntAttr<I<1>>:$CFOK_PWRSVE_EN,
    StrAttr:$CHAN_BOND_KEEP_ALIGN,
    SI64Attr:$CHAN_BOND_MAX_SKEW,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_1_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_1,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_2,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_3,
    APIntAttr<I<10>>:$CHAN_BOND_SEQ_2_4,
    APIntAttr<I<4>>:$CHAN_BOND_SEQ_2_ENABLE,
    StrAttr:$CHAN_BOND_SEQ_2_USE,
    SI64Attr:$CHAN_BOND_SEQ_LEN,
    APIntAttr<I<16>>:$CH_HSPMUX,
    APIntAttr<I<16>>:$CKCAL1_CFG_0,
    APIntAttr<I<16>>:$CKCAL1_CFG_1,
    APIntAttr<I<16>>:$CKCAL1_CFG_2,
    APIntAttr<I<16>>:$CKCAL1_CFG_3,
    APIntAttr<I<16>>:$CKCAL2_CFG_0,
    APIntAttr<I<16>>:$CKCAL2_CFG_1,
    APIntAttr<I<16>>:$CKCAL2_CFG_2,
    APIntAttr<I<16>>:$CKCAL2_CFG_3,
    APIntAttr<I<16>>:$CKCAL2_CFG_4,
    StrAttr:$CLK_CORRECT_USE,
    StrAttr:$CLK_COR_KEEP_IDLE,
    SI64Attr:$CLK_COR_MAX_LAT,
    SI64Attr:$CLK_COR_MIN_LAT,
    StrAttr:$CLK_COR_PRECEDENCE,
    SI64Attr:$CLK_COR_REPEAT_WAIT,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_1_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_1_ENABLE,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_1,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_2,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_3,
    APIntAttr<I<10>>:$CLK_COR_SEQ_2_4,
    APIntAttr<I<4>>:$CLK_COR_SEQ_2_ENABLE,
    StrAttr:$CLK_COR_SEQ_2_USE,
    SI64Attr:$CLK_COR_SEQ_LEN,
    APIntAttr<I<16>>:$CPLL_CFG0,
    APIntAttr<I<16>>:$CPLL_CFG1,
    APIntAttr<I<16>>:$CPLL_CFG2,
    APIntAttr<I<16>>:$CPLL_CFG3,
    SI64Attr:$CPLL_FBDIV,
    SI64Attr:$CPLL_FBDIV_45,
    APIntAttr<I<16>>:$CPLL_INIT_CFG0,
    APIntAttr<I<16>>:$CPLL_LOCK_CFG,
    SI64Attr:$CPLL_REFCLK_DIV,
    APIntAttr<I<3>>:$CTLE3_OCAP_EXT_CTRL,
    APIntAttr<I<1>>:$CTLE3_OCAP_EXT_EN,
    APIntAttr<I<2>>:$DDI_CTRL,
    SI64Attr:$DDI_REALIGN_WAIT,
    StrAttr:$DEC_MCOMMA_DETECT,
    StrAttr:$DEC_PCOMMA_DETECT,
    StrAttr:$DEC_VALID_COMMA_ONLY,
    APIntAttr<I<1>>:$DELAY_ELEC,
    APIntAttr<I<10>>:$DMONITOR_CFG0,
    APIntAttr<I<8>>:$DMONITOR_CFG1,
    APIntAttr<I<1>>:$ES_CLK_PHASE_SEL,
    APIntAttr<I<6>>:$ES_CONTROL,
    StrAttr:$ES_ERRDET_EN,
    StrAttr:$ES_EYE_SCAN_EN,
    APIntAttr<I<12>>:$ES_HORZ_OFFSET,
    APIntAttr<I<5>>:$ES_PRESCALE,
    APIntAttr<I<16>>:$ES_QUALIFIER0,
    APIntAttr<I<16>>:$ES_QUALIFIER1,
    APIntAttr<I<16>>:$ES_QUALIFIER2,
    APIntAttr<I<16>>:$ES_QUALIFIER3,
    APIntAttr<I<16>>:$ES_QUALIFIER4,
    APIntAttr<I<16>>:$ES_QUALIFIER5,
    APIntAttr<I<16>>:$ES_QUALIFIER6,
    APIntAttr<I<16>>:$ES_QUALIFIER7,
    APIntAttr<I<16>>:$ES_QUALIFIER8,
    APIntAttr<I<16>>:$ES_QUALIFIER9,
    APIntAttr<I<16>>:$ES_QUAL_MASK0,
    APIntAttr<I<16>>:$ES_QUAL_MASK1,
    APIntAttr<I<16>>:$ES_QUAL_MASK2,
    APIntAttr<I<16>>:$ES_QUAL_MASK3,
    APIntAttr<I<16>>:$ES_QUAL_MASK4,
    APIntAttr<I<16>>:$ES_QUAL_MASK5,
    APIntAttr<I<16>>:$ES_QUAL_MASK6,
    APIntAttr<I<16>>:$ES_QUAL_MASK7,
    APIntAttr<I<16>>:$ES_QUAL_MASK8,
    APIntAttr<I<16>>:$ES_QUAL_MASK9,
    APIntAttr<I<16>>:$ES_SDATA_MASK0,
    APIntAttr<I<16>>:$ES_SDATA_MASK1,
    APIntAttr<I<16>>:$ES_SDATA_MASK2,
    APIntAttr<I<16>>:$ES_SDATA_MASK3,
    APIntAttr<I<16>>:$ES_SDATA_MASK4,
    APIntAttr<I<16>>:$ES_SDATA_MASK5,
    APIntAttr<I<16>>:$ES_SDATA_MASK6,
    APIntAttr<I<16>>:$ES_SDATA_MASK7,
    APIntAttr<I<16>>:$ES_SDATA_MASK8,
    APIntAttr<I<16>>:$ES_SDATA_MASK9,
    SI64Attr:$EYESCAN_VP_RANGE,
    APIntAttr<I<1>>:$EYE_SCAN_SWAP_EN,
    APIntAttr<I<4>>:$FTS_DESKEW_SEQ_ENABLE,
    APIntAttr<I<4>>:$FTS_LANE_DESKEW_CFG,
    StrAttr:$FTS_LANE_DESKEW_EN,
    APIntAttr<I<5>>:$GEARBOX_MODE,
    APIntAttr<I<1>>:$ISCAN_CK_PH_SEL2,
    APIntAttr<I<1>>:$LOCAL_MASTER,
    SI64Attr:$LPBK_BIAS_CTRL,
    APIntAttr<I<1>>:$LPBK_EN_RCAL_B,
    APIntAttr<I<4>>:$LPBK_EXT_RCAL,
    SI64Attr:$LPBK_IND_CTRL0,
    SI64Attr:$LPBK_IND_CTRL1,
    SI64Attr:$LPBK_IND_CTRL2,
    SI64Attr:$LPBK_RG_CTRL,
    APIntAttr<I<2>>:$OOBDIVCTL,
    APIntAttr<I<1>>:$OOB_PWRUP,
    StrAttr:$PCI3_AUTO_REALIGN,
    APIntAttr<I<1>>:$PCI3_PIPE_RX_ELECIDLE,
    APIntAttr<I<2>>:$PCI3_RX_ASYNC_EBUF_BYPASS,
    APIntAttr<I<1>>:$PCI3_RX_ELECIDLE_EI2_ENABLE,
    APIntAttr<I<6>>:$PCI3_RX_ELECIDLE_H2L_COUNT,
    APIntAttr<I<3>>:$PCI3_RX_ELECIDLE_H2L_DISABLE,
    APIntAttr<I<6>>:$PCI3_RX_ELECIDLE_HI_COUNT,
    APIntAttr<I<1>>:$PCI3_RX_ELECIDLE_LP4_DISABLE,
    APIntAttr<I<1>>:$PCI3_RX_FIFO_DISABLE,
    APIntAttr<I<5>>:$PCIE3_CLK_COR_EMPTY_THRSH,
    APIntAttr<I<6>>:$PCIE3_CLK_COR_FULL_THRSH,
    APIntAttr<I<5>>:$PCIE3_CLK_COR_MAX_LAT,
    APIntAttr<I<5>>:$PCIE3_CLK_COR_MIN_LAT,
    APIntAttr<I<6>>:$PCIE3_CLK_COR_THRSH_TIMER,
    StrAttr:$PCIE_64B_DYN_CLKSW_DIS,
    APIntAttr<I<16>>:$PCIE_BUFG_DIV_CTRL,
    StrAttr:$PCIE_GEN4_64BIT_INT_EN,
    APIntAttr<I<2>>:$PCIE_PLL_SEL_MODE_GEN12,
    APIntAttr<I<2>>:$PCIE_PLL_SEL_MODE_GEN3,
    APIntAttr<I<2>>:$PCIE_PLL_SEL_MODE_GEN4,
    APIntAttr<I<16>>:$PCIE_RXPCS_CFG_GEN3,
    APIntAttr<I<16>>:$PCIE_RXPMA_CFG,
    APIntAttr<I<16>>:$PCIE_TXPCS_CFG_GEN3,
    APIntAttr<I<16>>:$PCIE_TXPMA_CFG,
    StrAttr:$PCS_PCIE_EN,
    APIntAttr<I<16>>:$PCS_RSVD0,
    APIntAttr<I<12>>:$PD_TRANS_TIME_FROM_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_NONE_P2,
    APIntAttr<I<8>>:$PD_TRANS_TIME_TO_P2,
    SI64Attr:$PREIQ_FREQ_BST,
    APIntAttr<I<1>>:$RATE_SW_USE_DRP,
    APIntAttr<I<1>>:$RCLK_SIPO_DLY_ENB,
    APIntAttr<I<1>>:$RCLK_SIPO_INV_EN,
    APIntAttr<I<3>>:$RTX_BUF_CML_CTRL,
    APIntAttr<I<2>>:$RTX_BUF_TERM_CTRL,
    APIntAttr<I<5>>:$RXBUFRESET_TIME,
    StrAttr:$RXBUF_ADDR_MODE,
    APIntAttr<I<4>>:$RXBUF_EIDLE_HI_CNT,
    APIntAttr<I<4>>:$RXBUF_EIDLE_LO_CNT,
    StrAttr:$RXBUF_EN,
    StrAttr:$RXBUF_RESET_ON_CB_CHANGE,
    StrAttr:$RXBUF_RESET_ON_COMMAALIGN,
    StrAttr:$RXBUF_RESET_ON_EIDLE,
    StrAttr:$RXBUF_RESET_ON_RATE_CHANGE,
    SI64Attr:$RXBUF_THRESH_OVFLW,
    StrAttr:$RXBUF_THRESH_OVRD,
    SI64Attr:$RXBUF_THRESH_UNDFLW,
    APIntAttr<I<5>>:$RXCDRFREQRESET_TIME,
    APIntAttr<I<5>>:$RXCDRPHRESET_TIME,
    APIntAttr<I<16>>:$RXCDR_CFG0,
    APIntAttr<I<16>>:$RXCDR_CFG0_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG1,
    APIntAttr<I<16>>:$RXCDR_CFG1_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG2,
    APIntAttr<I<10>>:$RXCDR_CFG2_GEN2,
    APIntAttr<I<16>>:$RXCDR_CFG2_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG2_GEN4,
    APIntAttr<I<16>>:$RXCDR_CFG3,
    APIntAttr<I<6>>:$RXCDR_CFG3_GEN2,
    APIntAttr<I<16>>:$RXCDR_CFG3_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG3_GEN4,
    APIntAttr<I<16>>:$RXCDR_CFG4,
    APIntAttr<I<16>>:$RXCDR_CFG4_GEN3,
    APIntAttr<I<16>>:$RXCDR_CFG5,
    APIntAttr<I<16>>:$RXCDR_CFG5_GEN3,
    APIntAttr<I<1>>:$RXCDR_FR_RESET_ON_EIDLE,
    APIntAttr<I<1>>:$RXCDR_HOLD_DURING_EIDLE,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG0,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG1,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG2,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG3,
    APIntAttr<I<16>>:$RXCDR_LOCK_CFG4,
    APIntAttr<I<1>>:$RXCDR_PH_RESET_ON_EIDLE,
    APIntAttr<I<16>>:$RXCFOK_CFG0,
    APIntAttr<I<16>>:$RXCFOK_CFG1,
    APIntAttr<I<16>>:$RXCFOK_CFG2,
    APIntAttr<I<16>>:$RXCKCAL1_IQ_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL1_I_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL1_Q_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL2_DX_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL2_D_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL2_S_LOOP_RST_CFG,
    APIntAttr<I<16>>:$RXCKCAL2_X_LOOP_RST_CFG,
    APIntAttr<I<7>>:$RXDFELPMRESET_TIME,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG0,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG1,
    APIntAttr<I<16>>:$RXDFELPM_KL_CFG2,
    APIntAttr<I<16>>:$RXDFE_CFG0,
    APIntAttr<I<16>>:$RXDFE_CFG1,
    APIntAttr<I<16>>:$RXDFE_GC_CFG0,
    APIntAttr<I<16>>:$RXDFE_GC_CFG1,
    APIntAttr<I<16>>:$RXDFE_GC_CFG2,
    APIntAttr<I<16>>:$RXDFE_H2_CFG0,
    APIntAttr<I<16>>:$RXDFE_H2_CFG1,
    APIntAttr<I<16>>:$RXDFE_H3_CFG0,
    APIntAttr<I<16>>:$RXDFE_H3_CFG1,
    APIntAttr<I<16>>:$RXDFE_H4_CFG0,
    APIntAttr<I<16>>:$RXDFE_H4_CFG1,
    APIntAttr<I<16>>:$RXDFE_H5_CFG0,
    APIntAttr<I<16>>:$RXDFE_H5_CFG1,
    APIntAttr<I<16>>:$RXDFE_H6_CFG0,
    APIntAttr<I<16>>:$RXDFE_H6_CFG1,
    APIntAttr<I<16>>:$RXDFE_H7_CFG0,
    APIntAttr<I<16>>:$RXDFE_H7_CFG1,
    APIntAttr<I<16>>:$RXDFE_H8_CFG0,
    APIntAttr<I<16>>:$RXDFE_H8_CFG1,
    APIntAttr<I<16>>:$RXDFE_H9_CFG0,
    APIntAttr<I<16>>:$RXDFE_H9_CFG1,
    APIntAttr<I<16>>:$RXDFE_HA_CFG0,
    APIntAttr<I<16>>:$RXDFE_HA_CFG1,
    APIntAttr<I<16>>:$RXDFE_HB_CFG0,
    APIntAttr<I<16>>:$RXDFE_HB_CFG1,
    APIntAttr<I<16>>:$RXDFE_HC_CFG0,
    APIntAttr<I<16>>:$RXDFE_HC_CFG1,
    APIntAttr<I<16>>:$RXDFE_HD_CFG0,
    APIntAttr<I<16>>:$RXDFE_HD_CFG1,
    APIntAttr<I<16>>:$RXDFE_HE_CFG0,
    APIntAttr<I<16>>:$RXDFE_HE_CFG1,
    APIntAttr<I<16>>:$RXDFE_HF_CFG0,
    APIntAttr<I<16>>:$RXDFE_HF_CFG1,
    APIntAttr<I<16>>:$RXDFE_KH_CFG0,
    APIntAttr<I<16>>:$RXDFE_KH_CFG1,
    APIntAttr<I<16>>:$RXDFE_KH_CFG2,
    APIntAttr<I<16>>:$RXDFE_KH_CFG3,
    APIntAttr<I<16>>:$RXDFE_OS_CFG0,
    APIntAttr<I<16>>:$RXDFE_OS_CFG1,
    APIntAttr<I<16>>:$RXDFE_UT_CFG0,
    APIntAttr<I<16>>:$RXDFE_UT_CFG1,
    APIntAttr<I<16>>:$RXDFE_UT_CFG2,
    APIntAttr<I<16>>:$RXDFE_VP_CFG0,
    APIntAttr<I<16>>:$RXDFE_VP_CFG1,
    APIntAttr<I<16>>:$RXDLY_CFG,
    APIntAttr<I<16>>:$RXDLY_LCFG,
    StrAttr:$RXELECIDLE_CFG,
    SI64Attr:$RXGBOX_FIFO_INIT_RD_ADDR,
    StrAttr:$RXGEARBOX_EN,
    APIntAttr<I<5>>:$RXISCANRESET_TIME,
    APIntAttr<I<16>>:$RXLPM_CFG,
    APIntAttr<I<16>>:$RXLPM_GC_CFG,
    APIntAttr<I<16>>:$RXLPM_KH_CFG0,
    APIntAttr<I<16>>:$RXLPM_KH_CFG1,
    APIntAttr<I<16>>:$RXLPM_OS_CFG0,
    APIntAttr<I<16>>:$RXLPM_OS_CFG1,
    APIntAttr<I<9>>:$RXOOB_CFG,
    StrAttr:$RXOOB_CLK_CFG,
    APIntAttr<I<5>>:$RXOSCALRESET_TIME,
    SI64Attr:$RXOUT_DIV,
    APIntAttr<I<5>>:$RXPCSRESET_TIME,
    APIntAttr<I<16>>:$RXPHBEACON_CFG,
    APIntAttr<I<16>>:$RXPHDLY_CFG,
    APIntAttr<I<16>>:$RXPHSAMP_CFG,
    APIntAttr<I<16>>:$RXPHSLIP_CFG,
    APIntAttr<I<5>>:$RXPH_MONITOR_SEL,
    APIntAttr<I<16>>:$RXPI_CFG0,
    APIntAttr<I<16>>:$RXPI_CFG1,
    StrAttr:$RXPMACLK_SEL,
    APIntAttr<I<5>>:$RXPMARESET_TIME,
    APIntAttr<I<1>>:$RXPRBS_ERR_LOOPBACK,
    SI64Attr:$RXPRBS_LINKACQ_CNT,
    APIntAttr<I<1>>:$RXREFCLKDIV2_SEL,
    SI64Attr:$RXSLIDE_AUTO_WAIT,
    StrAttr:$RXSLIDE_MODE,
    APIntAttr<I<1>>:$RXSYNC_MULTILANE,
    APIntAttr<I<1>>:$RXSYNC_OVRD,
    APIntAttr<I<1>>:$RXSYNC_SKIP_DA,
    APIntAttr<I<1>>:$RX_AFE_CM_EN,
    APIntAttr<I<16>>:$RX_BIAS_CFG0,
    APIntAttr<I<6>>:$RX_BUFFER_CFG,
    APIntAttr<I<1>>:$RX_CAPFF_SARC_ENB,
    SI64Attr:$RX_CLK25_DIV,
    APIntAttr<I<1>>:$RX_CLKMUX_EN,
    APIntAttr<I<5>>:$RX_CLK_SLIP_OVRD,
    APIntAttr<I<4>>:$RX_CM_BUF_CFG,
    APIntAttr<I<1>>:$RX_CM_BUF_PD,
    SI64Attr:$RX_CM_SEL,
    SI64Attr:$RX_CM_TRIM,
    APIntAttr<I<1>>:$RX_CTLE_PWR_SAVING,
    APIntAttr<I<4>>:$RX_CTLE_RES_CTRL,
    SI64Attr:$RX_DATA_WIDTH,
    APIntAttr<I<6>>:$RX_DDI_SEL,
    StrAttr:$RX_DEFER_RESET_BUF_EN,
    APIntAttr<I<3>>:$RX_DEGEN_CTRL,
    SI64Attr:$RX_DFELPM_CFG0,
    APIntAttr<I<1>>:$RX_DFELPM_CFG1,
    APIntAttr<I<1>>:$RX_DFELPM_KLKH_AGC_STUP_EN,
    SI64Attr:$RX_DFE_AGC_CFG1,
    SI64Attr:$RX_DFE_KL_LPM_KH_CFG0,
    SI64Attr:$RX_DFE_KL_LPM_KH_CFG1,
    APIntAttr<I<2>>:$RX_DFE_KL_LPM_KL_CFG0,
    SI64Attr:$RX_DFE_KL_LPM_KL_CFG1,
    APIntAttr<I<1>>:$RX_DFE_LPM_HOLD_DURING_EIDLE,
    StrAttr:$RX_DISPERR_SEQ_MATCH,
    APIntAttr<I<5>>:$RX_DIVRESET_TIME,
    APIntAttr<I<1>>:$RX_EN_CTLE_RCAL_B,
    SI64Attr:$RX_EN_SUM_RCAL_B,
    APIntAttr<I<7>>:$RX_EYESCAN_VS_CODE,
    APIntAttr<I<1>>:$RX_EYESCAN_VS_NEG_DIR,
    APIntAttr<I<2>>:$RX_EYESCAN_VS_RANGE,
    APIntAttr<I<1>>:$RX_EYESCAN_VS_UT_SIGN,
    APIntAttr<I<1>>:$RX_FABINT_USRCLK_FLOP,
    APIntAttr<I<1>>:$RX_I2V_FILTER_EN,
    SI64Attr:$RX_INT_DATAWIDTH,
    APIntAttr<I<1>>:$RX_PMA_POWER_SAVE,
    APIntAttr<I<16>>:$RX_PMA_RSV0,
    StrAttr:$RX_PROGDIV_CFG,
    APIntAttr<I<16>>:$RX_PROGDIV_RATE,
    APIntAttr<I<4>>:$RX_RESLOAD_CTRL,
    APIntAttr<I<1>>:$RX_RESLOAD_OVRD,
    APIntAttr<I<3>>:$RX_SAMPLE_PERIOD,
    SI64Attr:$RX_SIG_VALID_DLY,
    SI64Attr:$RX_SUM_DEGEN_AVTT_OVERITE,
    APIntAttr<I<1>>:$RX_SUM_DFETAPREP_EN,
    APIntAttr<I<4>>:$RX_SUM_IREF_TUNE,
    SI64Attr:$RX_SUM_PWR_SAVING,
    APIntAttr<I<4>>:$RX_SUM_RES_CTRL,
    APIntAttr<I<4>>:$RX_SUM_VCMTUNE,
    APIntAttr<I<1>>:$RX_SUM_VCM_BIAS_TUNE_EN,
    APIntAttr<I<1>>:$RX_SUM_VCM_OVWR,
    APIntAttr<I<3>>:$RX_SUM_VREF_TUNE,
    APIntAttr<I<2>>:$RX_TUNE_AFE_OS,
    APIntAttr<I<3>>:$RX_VREG_CTRL,
    APIntAttr<I<1>>:$RX_VREG_PDB,
    APIntAttr<I<2>>:$RX_WIDEMODE_CDR,
    APIntAttr<I<2>>:$RX_WIDEMODE_CDR_GEN3,
    APIntAttr<I<2>>:$RX_WIDEMODE_CDR_GEN4,
    StrAttr:$RX_XCLK_SEL,
    APIntAttr<I<1>>:$RX_XMODE_SEL,
    APIntAttr<I<1>>:$SAMPLE_CLK_PHASE,
    APIntAttr<I<1>>:$SAS_12G_MODE,
    APIntAttr<I<4>>:$SATA_BURST_SEQ_LEN,
    APIntAttr<I<3>>:$SATA_BURST_VAL,
    StrAttr:$SATA_CPLL_CFG,
    APIntAttr<I<3>>:$SATA_EIDLE_VAL,
    StrAttr:$SHOW_REALIGN_COMMA,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_MODE,
    StrAttr:$SIM_RECEIVER_DETECT_PASS,
    StrAttr:$SIM_RESET_SPEEDUP,
    StrAttr:$SIM_TX_EIDLE_DRIVE_LEVEL,
    APIntAttr<I<1>>:$SRSTMODE,
    APIntAttr<I<2>>:$TAPDLY_SET_TX,
    APIntAttr<I<15>>:$TERM_RCAL_CFG,
    APIntAttr<I<3>>:$TERM_RCAL_OVRD,
    APIntAttr<I<8>>:$TRANS_TIME_RATE,
    APIntAttr<I<8>>:$TST_RSV0,
    APIntAttr<I<8>>:$TST_RSV1,
    StrAttr:$TXBUF_EN,
    StrAttr:$TXBUF_RESET_ON_RATE_CHANGE,
    APIntAttr<I<16>>:$TXDLY_CFG,
    APIntAttr<I<16>>:$TXDLY_LCFG,
    SI64Attr:$TXDRV_FREQBAND,
    APIntAttr<I<16>>:$TXFE_CFG0,
    APIntAttr<I<16>>:$TXFE_CFG1,
    APIntAttr<I<16>>:$TXFE_CFG2,
    APIntAttr<I<16>>:$TXFE_CFG3,
    StrAttr:$TXFIFO_ADDR_CFG,
    SI64Attr:$TXGBOX_FIFO_INIT_RD_ADDR,
    StrAttr:$TXGEARBOX_EN,
    SI64Attr:$TXOUT_DIV,
    APIntAttr<I<5>>:$TXPCSRESET_TIME,
    APIntAttr<I<16>>:$TXPHDLY_CFG0,
    APIntAttr<I<16>>:$TXPHDLY_CFG1,
    APIntAttr<I<16>>:$TXPH_CFG,
    APIntAttr<I<16>>:$TXPH_CFG2,
    APIntAttr<I<5>>:$TXPH_MONITOR_SEL,
    APIntAttr<I<16>>:$TXPI_CFG0,
    APIntAttr<I<16>>:$TXPI_CFG1,
    APIntAttr<I<1>>:$TXPI_GRAY_SEL,
    APIntAttr<I<1>>:$TXPI_INVSTROBE_SEL,
    APIntAttr<I<1>>:$TXPI_PPM,
    APIntAttr<I<8>>:$TXPI_PPM_CFG,
    APIntAttr<I<3>>:$TXPI_SYNFREQ_PPM,
    APIntAttr<I<5>>:$TXPMARESET_TIME,
    APIntAttr<I<1>>:$TXREFCLKDIV2_SEL,
    SI64Attr:$TXSWBST_BST,
    SI64Attr:$TXSWBST_EN,
    SI64Attr:$TXSWBST_MAG,
    APIntAttr<I<1>>:$TXSYNC_MULTILANE,
    APIntAttr<I<1>>:$TXSYNC_OVRD,
    APIntAttr<I<1>>:$TXSYNC_SKIP_DA,
    SI64Attr:$TX_CLK25_DIV,
    APIntAttr<I<1>>:$TX_CLKMUX_EN,
    SI64Attr:$TX_DATA_WIDTH,
    APIntAttr<I<16>>:$TX_DCC_LOOP_RST_CFG,
    APIntAttr<I<6>>:$TX_DEEMPH0,
    APIntAttr<I<6>>:$TX_DEEMPH1,
    APIntAttr<I<6>>:$TX_DEEMPH2,
    APIntAttr<I<6>>:$TX_DEEMPH3,
    APIntAttr<I<5>>:$TX_DIVRESET_TIME,
    StrAttr:$TX_DRIVE_MODE,
    APIntAttr<I<3>>:$TX_EIDLE_ASSERT_DELAY,
    APIntAttr<I<3>>:$TX_EIDLE_DEASSERT_DELAY,
    APIntAttr<I<1>>:$TX_FABINT_USRCLK_FLOP,
    APIntAttr<I<1>>:$TX_FIFO_BYP_EN,
    APIntAttr<I<1>>:$TX_IDLE_DATA_ZERO,
    SI64Attr:$TX_INT_DATAWIDTH,
    StrAttr:$TX_LOOPBACK_DRIVE_HIZ,
    APIntAttr<I<1>>:$TX_MAINCURSOR_SEL,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_0,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_1,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_2,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_3,
    APIntAttr<I<7>>:$TX_MARGIN_FULL_4,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_0,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_1,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_2,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_3,
    APIntAttr<I<7>>:$TX_MARGIN_LOW_4,
    APIntAttr<I<16>>:$TX_PHICAL_CFG0,
    APIntAttr<I<16>>:$TX_PHICAL_CFG1,
    SI64Attr:$TX_PI_BIASSET,
    APIntAttr<I<1>>:$TX_PMADATA_OPT,
    APIntAttr<I<1>>:$TX_PMA_POWER_SAVE,
    APIntAttr<I<16>>:$TX_PMA_RSV0,
    APIntAttr<I<16>>:$TX_PMA_RSV1,
    StrAttr:$TX_PROGCLK_SEL,
    StrAttr:$TX_PROGDIV_CFG,
    APIntAttr<I<16>>:$TX_PROGDIV_RATE,
    APIntAttr<I<14>>:$TX_RXDETECT_CFG,
    SI64Attr:$TX_RXDETECT_REF,
    APIntAttr<I<3>>:$TX_SAMPLE_PERIOD,
    APIntAttr<I<2>>:$TX_SW_MEAS,
    APIntAttr<I<3>>:$TX_VREG_CTRL,
    APIntAttr<I<1>>:$TX_VREG_PDB,
    APIntAttr<I<2>>:$TX_VREG_VREFSEL,
    StrAttr:$TX_XCLK_SEL,
    APIntAttr<I<1>>:$USB_BOTH_BURST_IDLE,
    APIntAttr<I<7>>:$USB_BURSTMAX_U3WAKE,
    APIntAttr<I<7>>:$USB_BURSTMIN_U3WAKE,
    APIntAttr<I<1>>:$USB_CLK_COR_EQ_EN,
    APIntAttr<I<1>>:$USB_EXT_CNTL,
    APIntAttr<I<10>>:$USB_IDLEMAX_POLLING,
    APIntAttr<I<10>>:$USB_IDLEMIN_POLLING,
    APIntAttr<I<9>>:$USB_LFPSPING_BURST,
    APIntAttr<I<9>>:$USB_LFPSPOLLING_BURST,
    APIntAttr<I<9>>:$USB_LFPSPOLLING_IDLE_MS,
    APIntAttr<I<9>>:$USB_LFPSU1EXIT_BURST,
    APIntAttr<I<9>>:$USB_LFPSU2LPEXIT_BURST_MS,
    APIntAttr<I<9>>:$USB_LFPSU3WAKE_BURST_MS,
    APIntAttr<I<4>>:$USB_LFPS_TPERIOD,
    APIntAttr<I<1>>:$USB_LFPS_TPERIOD_ACCURATE,
    APIntAttr<I<1>>:$USB_MODE,
    APIntAttr<I<1>>:$USB_PCIE_ERR_REP_DIS,
    SI64Attr:$USB_PING_SATA_MAX_INIT,
    SI64Attr:$USB_PING_SATA_MIN_INIT,
    SI64Attr:$USB_POLL_SATA_MAX_BURST,
    SI64Attr:$USB_POLL_SATA_MIN_BURST,
    APIntAttr<I<1>>:$USB_RAW_ELEC,
    APIntAttr<I<1>>:$USB_RXIDLE_P0_CTRL,
    APIntAttr<I<1>>:$USB_TXIDLE_TUNE_ENABLE,
    SI64Attr:$USB_U1_SATA_MAX_WAKE,
    SI64Attr:$USB_U1_SATA_MIN_WAKE,
    SI64Attr:$USB_U2_SAS_MAX_COM,
    SI64Attr:$USB_U2_SAS_MIN_COM,
    APIntAttr<I<1>>:$USE_PCS_CLK_PHASE_SEL,
    APIntAttr<I<1>>:$Y_ALL_MODE
  );

  let results = (outs
    I<9>:$BUFGTDIV,
    I<8>:$RXMONITOROUT,
    I<8>:$RXDATAEXTENDRSVD,
    I<8>:$RXCTRL3,
    I<8>:$RXCTRL2,
    I<6>:$RXHEADER,
    I<5>:$RXCHBONDO,
    I<3>:$RXSTATUS,
    I<3>:$RXBUFSTATUS,
    I<3>:$BUFGTRSTMASK,
    I<3>:$BUFGTCEMASK,
    I<2>:$TXBUFSTATUS,
    I<2>:$RXSTARTOFSEQ,
    I<2>:$RXHEADERVALID,
    I<2>:$RXDATAVALID,
    I<2>:$RXCLKCORCNT,
    I<2>:$PCIERATEQPLLRESET,
    I<2>:$PCIERATEQPLLPD,
    I<16>:$RXCTRL1,
    I<16>:$RXCTRL0,
    I<16>:$PINRSRVDAS,
    I<16>:$PCSRSVDOUT,
    I<16>:$DRPDO,
    I<16>:$DMONITOROUT,
    I<128>:$RXDATA,
    I<1>:$TXSYNCOUT,
    I<1>:$TXSYNCDONE,
    I<1>:$TXRESETDONE,
    I<1>:$TXRATEDONE,
    I<1>:$TXPRGDIVRESETDONE,
    I<1>:$TXPMARESETDONE,
    I<1>:$TXPHINITDONE,
    I<1>:$TXPHALIGNDONE,
    I<1>:$TXOUTCLKPCS,
    I<1>:$TXOUTCLKFABRIC,
    I<1>:$TXOUTCLK,
    I<1>:$TXDLYSRESETDONE,
    I<1>:$TXDCCDONE,
    I<1>:$TXCOMFINISH,
    I<1>:$RXVALID,
    I<1>:$RXSYNCOUT,
    I<1>:$RXSYNCDONE,
    I<1>:$RXSLIPPMARDY,
    I<1>:$RXSLIPOUTCLKRDY,
    I<1>:$RXSLIPDONE,
    I<1>:$RXSLIDERDY,
    I<1>:$RXRESETDONE,
    I<1>:$RXRECCLKOUT,
    I<1>:$RXRATEDONE,
    I<1>:$RXPRGDIVRESETDONE,
    I<1>:$RXPRBSLOCKED,
    I<1>:$RXPRBSERR,
    I<1>:$RXPMARESETDONE,
    I<1>:$RXPHALIGNERR,
    I<1>:$RXPHALIGNDONE,
    I<1>:$RXOUTCLKPCS,
    I<1>:$RXOUTCLKFABRIC,
    I<1>:$RXOUTCLK,
    I<1>:$RXOSINTSTROBESTARTED,
    I<1>:$RXOSINTSTROBEDONE,
    I<1>:$RXOSINTSTARTED,
    I<1>:$RXOSINTDONE,
    I<1>:$RXLFPSU3WAKEDET,
    I<1>:$RXLFPSU2LPEXITDET,
    I<1>:$RXLFPSTRESETDET,
    I<1>:$RXELECIDLE,
    I<1>:$RXDLYSRESETDONE,
    I<1>:$RXCOMWAKEDET,
    I<1>:$RXCOMSASDET,
    I<1>:$RXCOMMADET,
    I<1>:$RXCOMINITDET,
    I<1>:$RXCKCALDONE,
    I<1>:$RXCHANREALIGN,
    I<1>:$RXCHANISALIGNED,
    I<1>:$RXCHANBONDSEQ,
    I<1>:$RXCDRPHDONE,
    I<1>:$RXCDRLOCK,
    I<1>:$RXBYTEREALIGN,
    I<1>:$RXBYTEISALIGNED,
    I<1>:$RESETEXCEPTION,
    I<1>:$POWERPRESENT,
    I<1>:$PHYSTATUS,
    I<1>:$PCIEUSERRATESTART,
    I<1>:$PCIEUSERPHYSTATUSRST,
    I<1>:$PCIEUSERGEN3RDY,
    I<1>:$PCIESYNCTXSYNCDONE,
    I<1>:$PCIERATEIDLE,
    I<1>:$PCIERATEGEN3,
    I<1>:$GTYTXP,
    I<1>:$GTYTXN,
    I<1>:$GTREFCLKMONITOR,
    I<1>:$GTPOWERGOOD,
    I<1>:$EYESCANDATAERROR,
    I<1>:$DRPRDY,
    I<1>:$DMONITOROUTCLK,
    I<1>:$CPLLREFCLKLOST,
    I<1>:$CPLLLOCK,
    I<1>:$CPLLFBCLKLOST,
    I<1>:$BUFGTRESET,
    I<1>:$BUFGTCE
  );
}

def GTYE4uCOMMON : XilinxPrimitiveOp<"GTYE4_COMMON", []> {
  let summary = "GTYE4_COMMON Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$QPLLRSVD4,
    I<8>:$QPLLRSVD1,
    I<8>:$QPLL1FBDIV,
    I<8>:$QPLL0FBDIV,
    I<8>:$PMARSVD1,
    I<8>:$PMARSVD0,
    I<5>:$QPLLRSVD3,
    I<5>:$QPLLRSVD2,
    I<5>:$BGRCALOVRD,
    I<4>:$UBMDMREGEN,
    I<3>:$QPLL1REFCLKSEL,
    I<3>:$QPLL0REFCLKSEL,
    I<3>:$PCIERATEQPLL1,
    I<3>:$PCIERATEQPLL0,
    I<25>:$SDM1DATA,
    I<25>:$SDM0DATA,
    I<2>:$UBINTR,
    I<2>:$UBGPI,
    I<2>:$SDM1WIDTH,
    I<2>:$SDM0WIDTH,
    I<16>:$UBDO,
    I<16>:$DRPDI,
    I<16>:$DRPADDR,
    I<1>:$UBMDMTDI,
    I<1>:$UBMDMTCK,
    I<1>:$UBMDMSYSRST,
    I<1>:$UBMDMSHIFT,
    I<1>:$UBMDMDBGUPDATE,
    I<1>:$UBMDMDBGRST,
    I<1>:$UBMDMCAPTURE,
    I<1>:$UBMBRST,
    I<1>:$UBIOLMBRST,
    I<1>:$UBENABLE,
    I<1>:$UBDRDY,
    I<1>:$UBCFGSTREAMEN,
    I<1>:$SDM1TOGGLE,
    I<1>:$SDM1RESET,
    I<1>:$SDM0TOGGLE,
    I<1>:$SDM0RESET,
    I<1>:$RCALENB,
    I<1>:$QPLL1RESET,
    I<1>:$QPLL1PD,
    I<1>:$QPLL1LOCKEN,
    I<1>:$QPLL1LOCKDETCLK,
    I<1>:$QPLL1CLKRSVD1,
    I<1>:$QPLL1CLKRSVD0,
    I<1>:$QPLL0RESET,
    I<1>:$QPLL0PD,
    I<1>:$QPLL0LOCKEN,
    I<1>:$QPLL0LOCKDETCLK,
    I<1>:$QPLL0CLKRSVD1,
    I<1>:$QPLL0CLKRSVD0,
    I<1>:$GTSOUTHREFCLK11,
    I<1>:$GTSOUTHREFCLK10,
    I<1>:$GTSOUTHREFCLK01,
    I<1>:$GTSOUTHREFCLK00,
    I<1>:$GTREFCLK11,
    I<1>:$GTREFCLK10,
    I<1>:$GTREFCLK01,
    I<1>:$GTREFCLK00,
    I<1>:$GTNORTHREFCLK11,
    I<1>:$GTNORTHREFCLK10,
    I<1>:$GTNORTHREFCLK01,
    I<1>:$GTNORTHREFCLK00,
    I<1>:$GTGREFCLK1,
    I<1>:$GTGREFCLK0,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,

    // GTYE4_COMMON parameters follows
    APIntAttr<I<1>>:$AEN_QPLL0_FBDIV,
    APIntAttr<I<1>>:$AEN_QPLL1_FBDIV,
    APIntAttr<I<1>>:$AEN_SDM0TOGGLE,
    APIntAttr<I<1>>:$AEN_SDM1TOGGLE,
    APIntAttr<I<1>>:$A_SDM0TOGGLE,
    APIntAttr<I<9>>:$A_SDM1DATA_HIGH,
    APIntAttr<I<16>>:$A_SDM1DATA_LOW,
    APIntAttr<I<1>>:$A_SDM1TOGGLE,
    APIntAttr<I<16>>:$BIAS_CFG0,
    APIntAttr<I<16>>:$BIAS_CFG1,
    APIntAttr<I<16>>:$BIAS_CFG2,
    APIntAttr<I<16>>:$BIAS_CFG3,
    APIntAttr<I<16>>:$BIAS_CFG4,
    APIntAttr<I<16>>:$BIAS_CFG_RSVD,
    APIntAttr<I<16>>:$COMMON_CFG0,
    APIntAttr<I<16>>:$COMMON_CFG1,
    APIntAttr<I<16>>:$POR_CFG,
    APIntAttr<I<16>>:$PPF0_CFG,
    APIntAttr<I<16>>:$PPF1_CFG,
    StrAttr:$QPLL0CLKOUT_RATE,
    APIntAttr<I<16>>:$QPLL0_CFG0,
    APIntAttr<I<16>>:$QPLL0_CFG1,
    APIntAttr<I<16>>:$QPLL0_CFG1_G3,
    APIntAttr<I<16>>:$QPLL0_CFG2,
    APIntAttr<I<16>>:$QPLL0_CFG2_G3,
    APIntAttr<I<16>>:$QPLL0_CFG3,
    APIntAttr<I<16>>:$QPLL0_CFG4,
    APIntAttr<I<10>>:$QPLL0_CP,
    APIntAttr<I<10>>:$QPLL0_CP_G3,
    SI64Attr:$QPLL0_FBDIV,
    SI64Attr:$QPLL0_FBDIV_G3,
    APIntAttr<I<16>>:$QPLL0_INIT_CFG0,
    APIntAttr<I<8>>:$QPLL0_INIT_CFG1,
    APIntAttr<I<16>>:$QPLL0_LOCK_CFG,
    APIntAttr<I<16>>:$QPLL0_LOCK_CFG_G3,
    APIntAttr<I<10>>:$QPLL0_LPF,
    APIntAttr<I<10>>:$QPLL0_LPF_G3,
    APIntAttr<I<1>>:$QPLL0_PCI_EN,
    APIntAttr<I<1>>:$QPLL0_RATE_SW_USE_DRP,
    SI64Attr:$QPLL0_REFCLK_DIV,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG0,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG1,
    APIntAttr<I<16>>:$QPLL0_SDM_CFG2,
    StrAttr:$QPLL1CLKOUT_RATE,
    APIntAttr<I<16>>:$QPLL1_CFG0,
    APIntAttr<I<16>>:$QPLL1_CFG1,
    APIntAttr<I<16>>:$QPLL1_CFG1_G3,
    APIntAttr<I<16>>:$QPLL1_CFG2,
    APIntAttr<I<16>>:$QPLL1_CFG2_G3,
    APIntAttr<I<16>>:$QPLL1_CFG3,
    APIntAttr<I<16>>:$QPLL1_CFG4,
    APIntAttr<I<10>>:$QPLL1_CP,
    APIntAttr<I<10>>:$QPLL1_CP_G3,
    SI64Attr:$QPLL1_FBDIV,
    SI64Attr:$QPLL1_FBDIV_G3,
    APIntAttr<I<16>>:$QPLL1_INIT_CFG0,
    APIntAttr<I<8>>:$QPLL1_INIT_CFG1,
    APIntAttr<I<16>>:$QPLL1_LOCK_CFG,
    APIntAttr<I<16>>:$QPLL1_LOCK_CFG_G3,
    APIntAttr<I<10>>:$QPLL1_LPF,
    APIntAttr<I<10>>:$QPLL1_LPF_G3,
    APIntAttr<I<1>>:$QPLL1_PCI_EN,
    APIntAttr<I<1>>:$QPLL1_RATE_SW_USE_DRP,
    SI64Attr:$QPLL1_REFCLK_DIV,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG0,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG1,
    APIntAttr<I<16>>:$QPLL1_SDM_CFG2,
    APIntAttr<I<16>>:$RSVD_ATTR0,
    APIntAttr<I<16>>:$RSVD_ATTR1,
    APIntAttr<I<16>>:$RSVD_ATTR2,
    APIntAttr<I<16>>:$RSVD_ATTR3,
    APIntAttr<I<2>>:$RXRECCLKOUT0_SEL,
    APIntAttr<I<2>>:$RXRECCLKOUT1_SEL,
    APIntAttr<I<1>>:$SARC_ENB,
    APIntAttr<I<1>>:$SARC_SEL,
    APIntAttr<I<16>>:$SDM0INITSEED0_0,
    APIntAttr<I<9>>:$SDM0INITSEED0_1,
    APIntAttr<I<16>>:$SDM1INITSEED0_0,
    APIntAttr<I<9>>:$SDM1INITSEED0_1,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_MODE,
    StrAttr:$SIM_RESET_SPEEDUP,
    APIntAttr<I<16>>:$UB_CFG0,
    APIntAttr<I<16>>:$UB_CFG1,
    APIntAttr<I<16>>:$UB_CFG2,
    APIntAttr<I<16>>:$UB_CFG3,
    APIntAttr<I<16>>:$UB_CFG4,
    APIntAttr<I<16>>:$UB_CFG5,
    APIntAttr<I<16>>:$UB_CFG6
  );

  let results = (outs
    I<8>:$QPLLDMONITOR1,
    I<8>:$QPLLDMONITOR0,
    I<8>:$PMARSVDOUT1,
    I<8>:$PMARSVDOUT0,
    I<4>:$SDM1FINALOUT,
    I<4>:$SDM0FINALOUT,
    I<2>:$RXRECCLK1SEL,
    I<2>:$RXRECCLK0SEL,
    I<16>:$UBDI,
    I<16>:$UBDADDR,
    I<16>:$DRPDO,
    I<15>:$SDM1TESTDATA,
    I<15>:$SDM0TESTDATA,
    I<1>:$UBTXUART,
    I<1>:$UBRSVDOUT,
    I<1>:$UBMDMTDO,
    I<1>:$UBDWE,
    I<1>:$UBDEN,
    I<1>:$REFCLKOUTMONITOR1,
    I<1>:$REFCLKOUTMONITOR0,
    I<1>:$QPLL1REFCLKLOST,
    I<1>:$QPLL1OUTREFCLK,
    I<1>:$QPLL1OUTCLK,
    I<1>:$QPLL1LOCK,
    I<1>:$QPLL1FBCLKLOST,
    I<1>:$QPLL0REFCLKLOST,
    I<1>:$QPLL0OUTREFCLK,
    I<1>:$QPLL0OUTCLK,
    I<1>:$QPLL0LOCK,
    I<1>:$QPLL0FBCLKLOST,
    I<1>:$DRPRDY
  );
}

def GTYE5uQUAD : XilinxPrimitiveOp<"GTYE5_QUAD", []> {
  let summary = "GTYE5_QUAD Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$RXMARGINREQPAYLD,
    I<8>:$HSCLK1_RPLLRSVD1,
    I<8>:$HSCLK1_RPLLRSVD0,
    I<8>:$HSCLK1_RPLLFBDIV,
    I<8>:$HSCLK1_LCPLLRSVD1,
    I<8>:$HSCLK1_LCPLLRSVD0,
    I<8>:$HSCLK1_LCPLLFBDIV,
    I<8>:$HSCLK0_RPLLRSVD1,
    I<8>:$HSCLK0_RPLLRSVD0,
    I<8>:$HSCLK0_RPLLFBDIV,
    I<8>:$HSCLK0_LCPLLRSVD1,
    I<8>:$HSCLK0_LCPLLRSVD0,
    I<8>:$HSCLK0_LCPLLFBDIV,
    I<8>:$CH3_TXRATE,
    I<8>:$CH3_TXDATAEXTENDRSVD,
    I<8>:$CH3_TXCTRL2,
    I<8>:$CH3_RXRATE,
    I<8>:$CH2_TXRATE,
    I<8>:$CH2_TXDATAEXTENDRSVD,
    I<8>:$CH2_TXCTRL2,
    I<8>:$CH2_RXRATE,
    I<8>:$CH1_TXRATE,
    I<8>:$CH1_TXDATAEXTENDRSVD,
    I<8>:$CH1_TXCTRL2,
    I<8>:$CH1_RXRATE,
    I<8>:$CH0_TXRATE,
    I<8>:$CH0_TXDATAEXTENDRSVD,
    I<8>:$CH0_TXCTRL2,
    I<8>:$CH0_RXRATE,
    I<7>:$CH3_TXSEQUENCE,
    I<7>:$CH3_TXMAINCURSOR,
    I<7>:$CH3_RXPMARESETMASK,
    I<7>:$CH2_TXSEQUENCE,
    I<7>:$CH2_TXMAINCURSOR,
    I<7>:$CH2_RXPMARESETMASK,
    I<7>:$CH1_TXSEQUENCE,
    I<7>:$CH1_TXMAINCURSOR,
    I<7>:$CH1_RXPMARESETMASK,
    I<7>:$CH0_TXSEQUENCE,
    I<7>:$CH0_TXMAINCURSOR,
    I<7>:$CH0_RXPMARESETMASK,
    I<6>:$PIPESOUTHIN,
    I<6>:$PIPENORTHIN,
    I<6>:$PCIELTSSM,
    I<6>:$CH3_TXHEADER,
    I<6>:$CH2_TXHEADER,
    I<6>:$CH1_TXHEADER,
    I<6>:$CH0_TXHEADER,
    I<5>:$CH3_TXPRECURSOR,
    I<5>:$CH3_TXPOSTCURSOR,
    I<5>:$CH3_TXPIPPMSTEPSIZE,
    I<5>:$CH3_TXDIFFCTRL,
    I<5>:$CH3_RXPCSRESETMASK,
    I<5>:$CH3_RXCHBONDI,
    I<5>:$CH2_TXPRECURSOR,
    I<5>:$CH2_TXPOSTCURSOR,
    I<5>:$CH2_TXPIPPMSTEPSIZE,
    I<5>:$CH2_TXDIFFCTRL,
    I<5>:$CH2_RXPCSRESETMASK,
    I<5>:$CH2_RXCHBONDI,
    I<5>:$CH1_TXPRECURSOR,
    I<5>:$CH1_TXPOSTCURSOR,
    I<5>:$CH1_TXPIPPMSTEPSIZE,
    I<5>:$CH1_TXDIFFCTRL,
    I<5>:$CH1_RXPCSRESETMASK,
    I<5>:$CH1_RXCHBONDI,
    I<5>:$CH0_TXPRECURSOR,
    I<5>:$CH0_TXPOSTCURSOR,
    I<5>:$CH0_TXPIPPMSTEPSIZE,
    I<5>:$CH0_TXDIFFCTRL,
    I<5>:$CH0_RXPCSRESETMASK,
    I<5>:$CH0_RXCHBONDI,
    I<5>:$BGRCALOVRD,
    I<4>:$TXPISOUTHIN,
    I<4>:$TXPINORTHIN,
    I<4>:$RXPISOUTHIN,
    I<4>:$RXPINORTHIN,
    I<4>:$RXMARGINREQCMD,
    I<4>:$MSTTXRESET,
    I<4>:$MSTRXRESET,
    I<4>:$CH3_TXPRBSSEL,
    I<4>:$CH3_RXPRBSSEL,
    I<4>:$CH2_TXPRBSSEL,
    I<4>:$CH2_RXPRBSSEL,
    I<4>:$CH1_TXPRBSSEL,
    I<4>:$CH1_RXPRBSSEL,
    I<4>:$CH0_TXPRBSSEL,
    I<4>:$CH0_RXPRBSSEL,
    I<32>:$S2_AXIS_TDATA,
    I<32>:$S1_AXIS_TDATA,
    I<32>:$S0_AXIS_TDATA,
    I<32>:$APB3PWDATA,
    I<3>:$HSCLK1_RPLLREFCLKSEL,
    I<3>:$HSCLK1_LCPLLREFCLKSEL,
    I<3>:$HSCLK0_RPLLREFCLKSEL,
    I<3>:$HSCLK0_LCPLLREFCLKSEL,
    I<3>:$CH3_TXPMARESETMASK,
    I<3>:$CH3_TXMARGIN,
    I<3>:$CH3_LOOPBACK,
    I<3>:$CH2_TXPMARESETMASK,
    I<3>:$CH2_TXMARGIN,
    I<3>:$CH2_LOOPBACK,
    I<3>:$CH1_TXPMARESETMASK,
    I<3>:$CH1_TXMARGIN,
    I<3>:$CH1_LOOPBACK,
    I<3>:$CH0_TXPMARESETMASK,
    I<3>:$CH0_TXMARGIN,
    I<3>:$CH0_LOOPBACK,
    I<26>:$HSCLK1_RPLLSDMDATA,
    I<26>:$HSCLK1_LCPLLSDMDATA,
    I<26>:$HSCLK0_RPLLSDMDATA,
    I<26>:$HSCLK0_LCPLLSDMDATA,
    I<2>:$RXMARGINREQLANENUM,
    I<2>:$RESETDONE_SOUTHIN,
    I<2>:$RESETDONE_NORTHIN,
    I<2>:$HSCLK1_RPLLRESETMASK,
    I<2>:$HSCLK1_LCPLLRESETMASK,
    I<2>:$HSCLK0_RPLLRESETMASK,
    I<2>:$HSCLK0_LCPLLRESETMASK,
    I<2>:$CH3_TXRESETMODE,
    I<2>:$CH3_TXPHALIGNRESETMASK,
    I<2>:$CH3_TXPD,
    I<2>:$CH3_TXDEEMPH,
    I<2>:$CH3_RXRESETMODE,
    I<2>:$CH3_RXPHALIGNRESETMASK,
    I<2>:$CH3_RXPD,
    I<2>:$CH2_TXRESETMODE,
    I<2>:$CH2_TXPHALIGNRESETMASK,
    I<2>:$CH2_TXPD,
    I<2>:$CH2_TXDEEMPH,
    I<2>:$CH2_RXRESETMODE,
    I<2>:$CH2_RXPHALIGNRESETMASK,
    I<2>:$CH2_RXPD,
    I<2>:$CH1_TXRESETMODE,
    I<2>:$CH1_TXPHALIGNRESETMASK,
    I<2>:$CH1_TXPD,
    I<2>:$CH1_TXDEEMPH,
    I<2>:$CH1_RXRESETMODE,
    I<2>:$CH1_RXPHALIGNRESETMASK,
    I<2>:$CH1_RXPD,
    I<2>:$CH0_TXRESETMODE,
    I<2>:$CH0_TXPHALIGNRESETMASK,
    I<2>:$CH0_TXPD,
    I<2>:$CH0_TXDEEMPH,
    I<2>:$CH0_RXRESETMODE,
    I<2>:$CH0_RXPHALIGNRESETMASK,
    I<2>:$CH0_RXPD,
    I<20>:$CH3_TSTIN,
    I<20>:$CH2_TSTIN,
    I<20>:$CH1_TSTIN,
    I<20>:$CH0_TSTIN,
    I<16>:$GPI,
    I<16>:$CTRLRSVDIN0,
    I<16>:$CH3_TXCTRL1,
    I<16>:$CH3_TXCTRL0,
    I<16>:$CH3_PCSRSVDIN,
    I<16>:$CH3_GTRSVD,
    I<16>:$CH2_TXCTRL1,
    I<16>:$CH2_TXCTRL0,
    I<16>:$CH2_PCSRSVDIN,
    I<16>:$CH2_GTRSVD,
    I<16>:$CH1_TXCTRL1,
    I<16>:$CH1_TXCTRL0,
    I<16>:$CH1_PCSRSVDIN,
    I<16>:$CH1_GTRSVD,
    I<16>:$CH0_TXCTRL1,
    I<16>:$CH0_TXCTRL0,
    I<16>:$CH0_PCSRSVDIN,
    I<16>:$CH0_GTRSVD,
    I<16>:$APB3PADDR,
    I<14>:$CTRLRSVDIN1,
    I<128>:$CH3_TXDATA,
    I<128>:$CH2_TXDATA,
    I<128>:$CH1_TXDATA,
    I<128>:$CH0_TXDATA,
    I<12>:$UBINTR,
    I<1>:$UBRXUART,
    I<1>:$UBMBRST,
    I<1>:$UBIOLMBRST,
    I<1>:$UBENABLE,
    I<1>:$TRIGIN0,
    I<1>:$TRIGACKOUT0,
    I<1>:$S2_AXIS_TVALID,
    I<1>:$S2_AXIS_TLAST,
    I<1>:$S1_AXIS_TVALID,
    I<1>:$S1_AXIS_TLAST,
    I<1>:$S0_AXIS_TVALID,
    I<1>:$S0_AXIS_TLAST,
    I<1>:$RXMARGINRESACK,
    I<1>:$RXMARGINREQREQ,
    I<1>:$RXMARGINCLK,
    I<1>:$REFCLK1_GTREFCLKPD,
    I<1>:$REFCLK1_CLKTESTSIG,
    I<1>:$REFCLK0_GTREFCLKPD,
    I<1>:$REFCLK0_CLKTESTSIG,
    I<1>:$RCALENB,
    I<1>:$PCIELINKREACHTARGET,
    I<1>:$M2_AXIS_TREADY,
    I<1>:$M1_AXIS_TREADY,
    I<1>:$M0_AXIS_TREADY,
    I<1>:$HSCLK1_RPLLSOUTHREFCLK1,
    I<1>:$HSCLK1_RPLLSOUTHREFCLK0,
    I<1>:$HSCLK1_RPLLSDMTOGGLE,
    I<1>:$HSCLK1_RPLLRESETBYPASSMODE,
    I<1>:$HSCLK1_RPLLRESET,
    I<1>:$HSCLK1_RPLLPD,
    I<1>:$HSCLK1_RPLLNORTHREFCLK1,
    I<1>:$HSCLK1_RPLLNORTHREFCLK0,
    I<1>:$HSCLK1_RPLLGTREFCLK1,
    I<1>:$HSCLK1_RPLLGTREFCLK0,
    I<1>:$HSCLK1_RPLLGTGREFCLK,
    I<1>:$HSCLK1_RPLLCLKRSVD1,
    I<1>:$HSCLK1_RPLLCLKRSVD0,
    I<1>:$HSCLK1_LCPLLSOUTHREFCLK1,
    I<1>:$HSCLK1_LCPLLSOUTHREFCLK0,
    I<1>:$HSCLK1_LCPLLSDMTOGGLE,
    I<1>:$HSCLK1_LCPLLRESETBYPASSMODE,
    I<1>:$HSCLK1_LCPLLRESET,
    I<1>:$HSCLK1_LCPLLPD,
    I<1>:$HSCLK1_LCPLLNORTHREFCLK1,
    I<1>:$HSCLK1_LCPLLNORTHREFCLK0,
    I<1>:$HSCLK1_LCPLLGTREFCLK1,
    I<1>:$HSCLK1_LCPLLGTREFCLK0,
    I<1>:$HSCLK1_LCPLLGTGREFCLK,
    I<1>:$HSCLK1_LCPLLCLKRSVD1,
    I<1>:$HSCLK1_LCPLLCLKRSVD0,
    I<1>:$HSCLK0_RPLLSOUTHREFCLK1,
    I<1>:$HSCLK0_RPLLSOUTHREFCLK0,
    I<1>:$HSCLK0_RPLLSDMTOGGLE,
    I<1>:$HSCLK0_RPLLRESETBYPASSMODE,
    I<1>:$HSCLK0_RPLLRESET,
    I<1>:$HSCLK0_RPLLPD,
    I<1>:$HSCLK0_RPLLNORTHREFCLK1,
    I<1>:$HSCLK0_RPLLNORTHREFCLK0,
    I<1>:$HSCLK0_RPLLGTREFCLK1,
    I<1>:$HSCLK0_RPLLGTREFCLK0,
    I<1>:$HSCLK0_RPLLGTGREFCLK,
    I<1>:$HSCLK0_RPLLCLKRSVD1,
    I<1>:$HSCLK0_RPLLCLKRSVD0,
    I<1>:$HSCLK0_LCPLLSOUTHREFCLK1,
    I<1>:$HSCLK0_LCPLLSOUTHREFCLK0,
    I<1>:$HSCLK0_LCPLLSDMTOGGLE,
    I<1>:$HSCLK0_LCPLLRESETBYPASSMODE,
    I<1>:$HSCLK0_LCPLLRESET,
    I<1>:$HSCLK0_LCPLLPD,
    I<1>:$HSCLK0_LCPLLNORTHREFCLK1,
    I<1>:$HSCLK0_LCPLLNORTHREFCLK0,
    I<1>:$HSCLK0_LCPLLGTREFCLK1,
    I<1>:$HSCLK0_LCPLLGTREFCLK0,
    I<1>:$HSCLK0_LCPLLGTGREFCLK,
    I<1>:$HSCLK0_LCPLLCLKRSVD1,
    I<1>:$HSCLK0_LCPLLCLKRSVD0,
    I<1>:$DEBUGTRACEREADY,
    I<1>:$DEBUGTRACECLK,
    I<1>:$CH3_TXUSRCLK,
    I<1>:$CH3_TXUSERRDY,
    I<1>:$CH3_TXSYNCALLIN,
    I<1>:$CH3_TXSWING,
    I<1>:$CH3_TXPROGDIVRESET,
    I<1>:$CH3_TXPRBSFORCEERR,
    I<1>:$CH3_TXPOLARITY,
    I<1>:$CH3_TXPISOPD,
    I<1>:$CH3_TXPIPPMEN,
    I<1>:$CH3_TXPICODERESET,
    I<1>:$CH3_TXPICODEOVRDEN,
    I<1>:$CH3_TXPHSHIFT180,
    I<1>:$CH3_TXPHSETINITREQ,
    I<1>:$CH3_TXPHDLYTSTCLK,
    I<1>:$CH3_TXPHDLYRESET,
    I<1>:$CH3_TXPHDLYPD,
    I<1>:$CH3_TXPHALIGNREQ,
    I<1>:$CH3_TXPCSRESETMASK,
    I<1>:$CH3_TXPAUSEDELAYALIGN,
    I<1>:$CH3_TXONESZEROS,
    I<1>:$CH3_TXMLDCHAINREQ,
    I<1>:$CH3_TXMLDCHAINDONE,
    I<1>:$CH3_TXLATCLK,
    I<1>:$CH3_TXINHIBIT,
    I<1>:$CH3_TXELECIDLE,
    I<1>:$CH3_TXDLYALIGNREQ,
    I<1>:$CH3_TXDETECTRX,
    I<1>:$CH3_TXDAPICODERESET,
    I<1>:$CH3_TXDAPICODEOVRDEN,
    I<1>:$CH3_TXCOMWAKE,
    I<1>:$CH3_TXCOMSAS,
    I<1>:$CH3_TXCOMINIT,
    I<1>:$CH3_TSTCLK1,
    I<1>:$CH3_TSTCLK0,
    I<1>:$CH3_RXUSRCLK,
    I<1>:$CH3_RXUSERRDY,
    I<1>:$CH3_RXTERMINATION,
    I<1>:$CH3_RXSYNCALLIN,
    I<1>:$CH3_RXSLIDE,
    I<1>:$CH3_RXPROGDIVRESET,
    I<1>:$CH3_RXPRBSCNTRESET,
    I<1>:$CH3_RXPOLARITY,
    I<1>:$CH3_RXPHSHIFT180,
    I<1>:$CH3_RXPHSETINITREQ,
    I<1>:$CH3_RXPHDLYRESET,
    I<1>:$CH3_RXPHDLYPD,
    I<1>:$CH3_RXPHALIGNREQ,
    I<1>:$CH3_RXOOBRESET,
    I<1>:$CH3_RXMLFINEALIGNREQ,
    I<1>:$CH3_RXMLDCHAINREQ,
    I<1>:$CH3_RXMLDCHAINDONE,
    I<1>:$CH3_RXLPMEN,
    I<1>:$CH3_RXLATCLK,
    I<1>:$CH3_RXGEARBOXSLIP,
    I<1>:$CH3_RXEQTRAINING,
    I<1>:$CH3_RXDLYALIGNREQ,
    I<1>:$CH3_RXDAPICODERESET,
    I<1>:$CH3_RXDAPICODEOVRDEN,
    I<1>:$CH3_RXCDRRESET,
    I<1>:$CH3_RXCDROVRDEN,
    I<1>:$CH3_RXCDRHOLD,
    I<1>:$CH3_PHYESMADAPTSAVE,
    I<1>:$CH3_PCIERSTB,
    I<1>:$CH3_ILORESETMASK,
    I<1>:$CH3_ILORESET,
    I<1>:$CH3_HSDPPCSRESET,
    I<1>:$CH3_GTYRXP,
    I<1>:$CH3_GTYRXN,
    I<1>:$CH3_GTTXRESET,
    I<1>:$CH3_GTRXRESET,
    I<1>:$CH3_EYESCANTRIGGER,
    I<1>:$CH3_EYESCANRESET,
    I<1>:$CH3_DMONITORCLK,
    I<1>:$CH3_DMONFIFORESET,
    I<1>:$CH3_CLKRSVD1,
    I<1>:$CH3_CLKRSVD0,
    I<1>:$CH3_CFOKOVRDSTART,
    I<1>:$CH3_CFOKOVRDPULSE,
    I<1>:$CH3_CFOKOVRDFINISH,
    I<1>:$CH3_CDRSTEPSX,
    I<1>:$CH3_CDRSTEPSQ,
    I<1>:$CH3_CDRSTEPDIR,
    I<1>:$CH3_CDRINCPCTRL,
    I<1>:$CH3_CDRFREQOS,
    I<1>:$CH3_CDRBMCDRREQ,
    I<1>:$CH2_TXUSRCLK,
    I<1>:$CH2_TXUSERRDY,
    I<1>:$CH2_TXSYNCALLIN,
    I<1>:$CH2_TXSWING,
    I<1>:$CH2_TXPROGDIVRESET,
    I<1>:$CH2_TXPRBSFORCEERR,
    I<1>:$CH2_TXPOLARITY,
    I<1>:$CH2_TXPISOPD,
    I<1>:$CH2_TXPIPPMEN,
    I<1>:$CH2_TXPICODERESET,
    I<1>:$CH2_TXPICODEOVRDEN,
    I<1>:$CH2_TXPHSHIFT180,
    I<1>:$CH2_TXPHSETINITREQ,
    I<1>:$CH2_TXPHDLYTSTCLK,
    I<1>:$CH2_TXPHDLYRESET,
    I<1>:$CH2_TXPHDLYPD,
    I<1>:$CH2_TXPHALIGNREQ,
    I<1>:$CH2_TXPCSRESETMASK,
    I<1>:$CH2_TXPAUSEDELAYALIGN,
    I<1>:$CH2_TXONESZEROS,
    I<1>:$CH2_TXMLDCHAINREQ,
    I<1>:$CH2_TXMLDCHAINDONE,
    I<1>:$CH2_TXLATCLK,
    I<1>:$CH2_TXINHIBIT,
    I<1>:$CH2_TXELECIDLE,
    I<1>:$CH2_TXDLYALIGNREQ,
    I<1>:$CH2_TXDETECTRX,
    I<1>:$CH2_TXDAPICODERESET,
    I<1>:$CH2_TXDAPICODEOVRDEN,
    I<1>:$CH2_TXCOMWAKE,
    I<1>:$CH2_TXCOMSAS,
    I<1>:$CH2_TXCOMINIT,
    I<1>:$CH2_TSTCLK1,
    I<1>:$CH2_TSTCLK0,
    I<1>:$CH2_RXUSRCLK,
    I<1>:$CH2_RXUSERRDY,
    I<1>:$CH2_RXTERMINATION,
    I<1>:$CH2_RXSYNCALLIN,
    I<1>:$CH2_RXSLIDE,
    I<1>:$CH2_RXPROGDIVRESET,
    I<1>:$CH2_RXPRBSCNTRESET,
    I<1>:$CH2_RXPOLARITY,
    I<1>:$CH2_RXPHSHIFT180,
    I<1>:$CH2_RXPHSETINITREQ,
    I<1>:$CH2_RXPHDLYRESET,
    I<1>:$CH2_RXPHDLYPD,
    I<1>:$CH2_RXPHALIGNREQ,
    I<1>:$CH2_RXOOBRESET,
    I<1>:$CH2_RXMLFINEALIGNREQ,
    I<1>:$CH2_RXMLDCHAINREQ,
    I<1>:$CH2_RXMLDCHAINDONE,
    I<1>:$CH2_RXLPMEN,
    I<1>:$CH2_RXLATCLK,
    I<1>:$CH2_RXGEARBOXSLIP,
    I<1>:$CH2_RXEQTRAINING,
    I<1>:$CH2_RXDLYALIGNREQ,
    I<1>:$CH2_RXDAPICODERESET,
    I<1>:$CH2_RXDAPICODEOVRDEN,
    I<1>:$CH2_RXCDRRESET,
    I<1>:$CH2_RXCDROVRDEN,
    I<1>:$CH2_RXCDRHOLD,
    I<1>:$CH2_PHYESMADAPTSAVE,
    I<1>:$CH2_PCIERSTB,
    I<1>:$CH2_ILORESETMASK,
    I<1>:$CH2_ILORESET,
    I<1>:$CH2_HSDPPCSRESET,
    I<1>:$CH2_GTYRXP,
    I<1>:$CH2_GTYRXN,
    I<1>:$CH2_GTTXRESET,
    I<1>:$CH2_GTRXRESET,
    I<1>:$CH2_EYESCANTRIGGER,
    I<1>:$CH2_EYESCANRESET,
    I<1>:$CH2_DMONITORCLK,
    I<1>:$CH2_DMONFIFORESET,
    I<1>:$CH2_CLKRSVD1,
    I<1>:$CH2_CLKRSVD0,
    I<1>:$CH2_CFOKOVRDSTART,
    I<1>:$CH2_CFOKOVRDPULSE,
    I<1>:$CH2_CFOKOVRDFINISH,
    I<1>:$CH2_CDRSTEPSX,
    I<1>:$CH2_CDRSTEPSQ,
    I<1>:$CH2_CDRSTEPDIR,
    I<1>:$CH2_CDRINCPCTRL,
    I<1>:$CH2_CDRFREQOS,
    I<1>:$CH2_CDRBMCDRREQ,
    I<1>:$CH1_TXUSRCLK,
    I<1>:$CH1_TXUSERRDY,
    I<1>:$CH1_TXSYNCALLIN,
    I<1>:$CH1_TXSWING,
    I<1>:$CH1_TXPROGDIVRESET,
    I<1>:$CH1_TXPRBSFORCEERR,
    I<1>:$CH1_TXPOLARITY,
    I<1>:$CH1_TXPISOPD,
    I<1>:$CH1_TXPIPPMEN,
    I<1>:$CH1_TXPICODERESET,
    I<1>:$CH1_TXPICODEOVRDEN,
    I<1>:$CH1_TXPHSHIFT180,
    I<1>:$CH1_TXPHSETINITREQ,
    I<1>:$CH1_TXPHDLYTSTCLK,
    I<1>:$CH1_TXPHDLYRESET,
    I<1>:$CH1_TXPHDLYPD,
    I<1>:$CH1_TXPHALIGNREQ,
    I<1>:$CH1_TXPCSRESETMASK,
    I<1>:$CH1_TXPAUSEDELAYALIGN,
    I<1>:$CH1_TXONESZEROS,
    I<1>:$CH1_TXMLDCHAINREQ,
    I<1>:$CH1_TXMLDCHAINDONE,
    I<1>:$CH1_TXLATCLK,
    I<1>:$CH1_TXINHIBIT,
    I<1>:$CH1_TXELECIDLE,
    I<1>:$CH1_TXDLYALIGNREQ,
    I<1>:$CH1_TXDETECTRX,
    I<1>:$CH1_TXDAPICODERESET,
    I<1>:$CH1_TXDAPICODEOVRDEN,
    I<1>:$CH1_TXCOMWAKE,
    I<1>:$CH1_TXCOMSAS,
    I<1>:$CH1_TXCOMINIT,
    I<1>:$CH1_TSTCLK1,
    I<1>:$CH1_TSTCLK0,
    I<1>:$CH1_RXUSRCLK,
    I<1>:$CH1_RXUSERRDY,
    I<1>:$CH1_RXTERMINATION,
    I<1>:$CH1_RXSYNCALLIN,
    I<1>:$CH1_RXSLIDE,
    I<1>:$CH1_RXPROGDIVRESET,
    I<1>:$CH1_RXPRBSCNTRESET,
    I<1>:$CH1_RXPOLARITY,
    I<1>:$CH1_RXPHSHIFT180,
    I<1>:$CH1_RXPHSETINITREQ,
    I<1>:$CH1_RXPHDLYRESET,
    I<1>:$CH1_RXPHDLYPD,
    I<1>:$CH1_RXPHALIGNREQ,
    I<1>:$CH1_RXOOBRESET,
    I<1>:$CH1_RXMLFINEALIGNREQ,
    I<1>:$CH1_RXMLDCHAINREQ,
    I<1>:$CH1_RXMLDCHAINDONE,
    I<1>:$CH1_RXLPMEN,
    I<1>:$CH1_RXLATCLK,
    I<1>:$CH1_RXGEARBOXSLIP,
    I<1>:$CH1_RXEQTRAINING,
    I<1>:$CH1_RXDLYALIGNREQ,
    I<1>:$CH1_RXDAPICODERESET,
    I<1>:$CH1_RXDAPICODEOVRDEN,
    I<1>:$CH1_RXCDRRESET,
    I<1>:$CH1_RXCDROVRDEN,
    I<1>:$CH1_RXCDRHOLD,
    I<1>:$CH1_PHYESMADAPTSAVE,
    I<1>:$CH1_PCIERSTB,
    I<1>:$CH1_ILORESETMASK,
    I<1>:$CH1_ILORESET,
    I<1>:$CH1_HSDPPCSRESET,
    I<1>:$CH1_GTYRXP,
    I<1>:$CH1_GTYRXN,
    I<1>:$CH1_GTTXRESET,
    I<1>:$CH1_GTRXRESET,
    I<1>:$CH1_EYESCANTRIGGER,
    I<1>:$CH1_EYESCANRESET,
    I<1>:$CH1_DMONITORCLK,
    I<1>:$CH1_DMONFIFORESET,
    I<1>:$CH1_CLKRSVD1,
    I<1>:$CH1_CLKRSVD0,
    I<1>:$CH1_CFOKOVRDSTART,
    I<1>:$CH1_CFOKOVRDPULSE,
    I<1>:$CH1_CFOKOVRDFINISH,
    I<1>:$CH1_CDRSTEPSX,
    I<1>:$CH1_CDRSTEPSQ,
    I<1>:$CH1_CDRSTEPDIR,
    I<1>:$CH1_CDRINCPCTRL,
    I<1>:$CH1_CDRFREQOS,
    I<1>:$CH1_CDRBMCDRREQ,
    I<1>:$CH0_TXUSRCLK,
    I<1>:$CH0_TXUSERRDY,
    I<1>:$CH0_TXSYNCALLIN,
    I<1>:$CH0_TXSWING,
    I<1>:$CH0_TXPROGDIVRESET,
    I<1>:$CH0_TXPRBSFORCEERR,
    I<1>:$CH0_TXPOLARITY,
    I<1>:$CH0_TXPISOPD,
    I<1>:$CH0_TXPIPPMEN,
    I<1>:$CH0_TXPICODERESET,
    I<1>:$CH0_TXPICODEOVRDEN,
    I<1>:$CH0_TXPHSHIFT180,
    I<1>:$CH0_TXPHSETINITREQ,
    I<1>:$CH0_TXPHDLYTSTCLK,
    I<1>:$CH0_TXPHDLYRESET,
    I<1>:$CH0_TXPHDLYPD,
    I<1>:$CH0_TXPHALIGNREQ,
    I<1>:$CH0_TXPCSRESETMASK,
    I<1>:$CH0_TXPAUSEDELAYALIGN,
    I<1>:$CH0_TXONESZEROS,
    I<1>:$CH0_TXMLDCHAINREQ,
    I<1>:$CH0_TXMLDCHAINDONE,
    I<1>:$CH0_TXLATCLK,
    I<1>:$CH0_TXINHIBIT,
    I<1>:$CH0_TXELECIDLE,
    I<1>:$CH0_TXDLYALIGNREQ,
    I<1>:$CH0_TXDETECTRX,
    I<1>:$CH0_TXDAPICODERESET,
    I<1>:$CH0_TXDAPICODEOVRDEN,
    I<1>:$CH0_TXCOMWAKE,
    I<1>:$CH0_TXCOMSAS,
    I<1>:$CH0_TXCOMINIT,
    I<1>:$CH0_TSTCLK1,
    I<1>:$CH0_TSTCLK0,
    I<1>:$CH0_RXUSRCLK,
    I<1>:$CH0_RXUSERRDY,
    I<1>:$CH0_RXTERMINATION,
    I<1>:$CH0_RXSYNCALLIN,
    I<1>:$CH0_RXSLIDE,
    I<1>:$CH0_RXPROGDIVRESET,
    I<1>:$CH0_RXPRBSCNTRESET,
    I<1>:$CH0_RXPOLARITY,
    I<1>:$CH0_RXPHSHIFT180,
    I<1>:$CH0_RXPHSETINITREQ,
    I<1>:$CH0_RXPHDLYRESET,
    I<1>:$CH0_RXPHDLYPD,
    I<1>:$CH0_RXPHALIGNREQ,
    I<1>:$CH0_RXOOBRESET,
    I<1>:$CH0_RXMLFINEALIGNREQ,
    I<1>:$CH0_RXMLDCHAINREQ,
    I<1>:$CH0_RXMLDCHAINDONE,
    I<1>:$CH0_RXLPMEN,
    I<1>:$CH0_RXLATCLK,
    I<1>:$CH0_RXGEARBOXSLIP,
    I<1>:$CH0_RXEQTRAINING,
    I<1>:$CH0_RXDLYALIGNREQ,
    I<1>:$CH0_RXDAPICODERESET,
    I<1>:$CH0_RXDAPICODEOVRDEN,
    I<1>:$CH0_RXCDRRESET,
    I<1>:$CH0_RXCDROVRDEN,
    I<1>:$CH0_RXCDRHOLD,
    I<1>:$CH0_PHYESMADAPTSAVE,
    I<1>:$CH0_PCIERSTB,
    I<1>:$CH0_ILORESETMASK,
    I<1>:$CH0_ILORESET,
    I<1>:$CH0_HSDPPCSRESET,
    I<1>:$CH0_GTYRXP,
    I<1>:$CH0_GTYRXN,
    I<1>:$CH0_GTTXRESET,
    I<1>:$CH0_GTRXRESET,
    I<1>:$CH0_EYESCANTRIGGER,
    I<1>:$CH0_EYESCANRESET,
    I<1>:$CH0_DMONITORCLK,
    I<1>:$CH0_DMONFIFORESET,
    I<1>:$CH0_CLKRSVD1,
    I<1>:$CH0_CLKRSVD0,
    I<1>:$CH0_CFOKOVRDSTART,
    I<1>:$CH0_CFOKOVRDPULSE,
    I<1>:$CH0_CFOKOVRDFINISH,
    I<1>:$CH0_CDRSTEPSX,
    I<1>:$CH0_CDRSTEPSQ,
    I<1>:$CH0_CDRSTEPDIR,
    I<1>:$CH0_CDRINCPCTRL,
    I<1>:$CH0_CDRFREQOS,
    I<1>:$CH0_CDRBMCDRREQ,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,
    I<1>:$AXISCLK,
    I<1>:$APB3PWRITE,
    I<1>:$APB3PSEL,
    I<1>:$APB3PRESETN,
    I<1>:$APB3PENABLE,
    I<1>:$APB3CLK,
    I<1>:$ALTCLK,

    // GTYE5_QUAD parameters follows
    APIntAttr<I<32>>:$A_CFG0,
    APIntAttr<I<32>>:$A_CFG1,
    APIntAttr<I<32>>:$A_CFG2,
    APIntAttr<I<32>>:$A_CFG3,
    APIntAttr<I<32>>:$A_CFG4,
    APIntAttr<I<32>>:$A_CFG5,
    APIntAttr<I<32>>:$CH0_ADAPT_APT_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_CAL_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_DFE_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_GC_CFG0,
    APIntAttr<I<32>>:$CH0_ADAPT_GC_CFG1,
    APIntAttr<I<32>>:$CH0_ADAPT_GC_CFG2,
    APIntAttr<I<32>>:$CH0_ADAPT_GC_CFG3,
    APIntAttr<I<32>>:$CH0_ADAPT_GEN_CFG0,
    APIntAttr<I<32>>:$CH0_ADAPT_GEN_CFG1,
    APIntAttr<I<32>>:$CH0_ADAPT_GEN_CFG2,
    APIntAttr<I<32>>:$CH0_ADAPT_GEN_CFG3,
    APIntAttr<I<32>>:$CH0_ADAPT_H01_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_H23_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_H45_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_H67_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_H89_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_HAB_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_HCD_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_HEF_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_KH_CFG0,
    APIntAttr<I<32>>:$CH0_ADAPT_KH_CFG1,
    APIntAttr<I<32>>:$CH0_ADAPT_KH_CFG2,
    APIntAttr<I<32>>:$CH0_ADAPT_KH_CFG3,
    APIntAttr<I<32>>:$CH0_ADAPT_KH_CFG4,
    APIntAttr<I<32>>:$CH0_ADAPT_KH_CFG5,
    APIntAttr<I<32>>:$CH0_ADAPT_KL_CFG0,
    APIntAttr<I<32>>:$CH0_ADAPT_KL_CFG1,
    APIntAttr<I<32>>:$CH0_ADAPT_LCK_CFG0,
    APIntAttr<I<32>>:$CH0_ADAPT_LCK_CFG1,
    APIntAttr<I<32>>:$CH0_ADAPT_LCK_CFG2,
    APIntAttr<I<32>>:$CH0_ADAPT_LCK_CFG3,
    APIntAttr<I<32>>:$CH0_ADAPT_LOP_CFG,
    APIntAttr<I<32>>:$CH0_ADAPT_OS_CFG,
    APIntAttr<I<32>>:$CH0_CHCLK_ILO_CFG,
    APIntAttr<I<32>>:$CH0_CHCLK_MISC_CFG,
    APIntAttr<I<32>>:$CH0_CHCLK_RSV_CFG,
    APIntAttr<I<32>>:$CH0_CHCLK_RXCAL_CFG,
    APIntAttr<I<32>>:$CH0_CHCLK_RXCAL_CFG1,
    APIntAttr<I<32>>:$CH0_CHCLK_RXCAL_CFG2,
    APIntAttr<I<32>>:$CH0_CHCLK_RXPI_CFG,
    APIntAttr<I<32>>:$CH0_CHCLK_TXCAL_CFG,
    APIntAttr<I<32>>:$CH0_CHCLK_TXPI_CFG0,
    APIntAttr<I<32>>:$CH0_CHL_RSV_CFG0,
    APIntAttr<I<32>>:$CH0_CHL_RSV_CFG1,
    APIntAttr<I<32>>:$CH0_CHL_RSV_CFG2,
    APIntAttr<I<32>>:$CH0_CHL_RSV_CFG3,
    APIntAttr<I<32>>:$CH0_CHL_RSV_CFG4,
    APIntAttr<I<32>>:$CH0_DA_CFG,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG0,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG1,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG10,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG11,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG12,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG13,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG14,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG15,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG16,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG2,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG3,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG4,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG5,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG6,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG7,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG8,
    APIntAttr<I<32>>:$CH0_EYESCAN_CFG9,
    APIntAttr<I<32>>:$CH0_FABRIC_INTF_CFG0,
    APIntAttr<I<32>>:$CH0_FABRIC_INTF_CFG1,
    APIntAttr<I<32>>:$CH0_FABRIC_INTF_CFG2,
    APIntAttr<I<32>>:$CH0_FABRIC_INTF_CFG3,
    APIntAttr<I<32>>:$CH0_FABRIC_INTF_CFG4,
    APIntAttr<I<32>>:$CH0_FABRIC_INTF_CFG5,
    APIntAttr<I<1>>:$CH0_INSTANTIATED,
    APIntAttr<I<32>>:$CH0_MONITOR_CFG,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG0,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG1,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG10,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG2,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG3,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG4,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG5,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG6,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG7,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG8,
    APIntAttr<I<32>>:$CH0_PIPE_CTRL_CFG9,
    APIntAttr<I<32>>:$CH0_PIPE_TX_EQ_CFG0,
    APIntAttr<I<32>>:$CH0_PIPE_TX_EQ_CFG1,
    APIntAttr<I<32>>:$CH0_PIPE_TX_EQ_CFG2,
    APIntAttr<I<32>>:$CH0_PIPE_TX_EQ_CFG3,
    APIntAttr<I<32>>:$CH0_RESET_BYP_HDSHK_CFG,
    APIntAttr<I<32>>:$CH0_RESET_CFG,
    APIntAttr<I<32>>:$CH0_RESET_LOOPER_ID_CFG,
    APIntAttr<I<32>>:$CH0_RESET_LOOP_ID_CFG0,
    APIntAttr<I<32>>:$CH0_RESET_LOOP_ID_CFG1,
    APIntAttr<I<32>>:$CH0_RESET_LOOP_ID_CFG2,
    APIntAttr<I<32>>:$CH0_RESET_TIME_CFG0,
    APIntAttr<I<32>>:$CH0_RESET_TIME_CFG1,
    APIntAttr<I<32>>:$CH0_RESET_TIME_CFG2,
    APIntAttr<I<32>>:$CH0_RESET_TIME_CFG3,
    StrAttr:$CH0_RXOUTCLK_FREQ,
    StrAttr:$CH0_RXOUTCLK_REF_FREQ,
    StrAttr:$CH0_RXOUTCLK_REF_SOURCE,
    APIntAttr<I<32>>:$CH0_RX_CDR_CFG0,
    APIntAttr<I<32>>:$CH0_RX_CDR_CFG1,
    APIntAttr<I<32>>:$CH0_RX_CDR_CFG2,
    APIntAttr<I<32>>:$CH0_RX_CDR_CFG3,
    APIntAttr<I<32>>:$CH0_RX_CDR_CFG4,
    APIntAttr<I<32>>:$CH0_RX_CRC_CFG0,
    APIntAttr<I<32>>:$CH0_RX_CRC_CFG1,
    APIntAttr<I<32>>:$CH0_RX_CRC_CFG2,
    APIntAttr<I<32>>:$CH0_RX_CRC_CFG3,
    APIntAttr<I<32>>:$CH0_RX_CTLE_CFG0,
    APIntAttr<I<32>>:$CH0_RX_CTLE_CFG1,
    APIntAttr<I<32>>:$CH0_RX_DACI2V_CFG0,
    StrAttr:$CH0_RX_DATA_RATE,
    APIntAttr<I<32>>:$CH0_RX_DFE_CFG0,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG0,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG1,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG2,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG3,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG4,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG5,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG6,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG7,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG8,
    APIntAttr<I<32>>:$CH0_RX_ELASTIC_BUF_CFG9,
    APIntAttr<I<32>>:$CH0_RX_MISC_CFG0,
    APIntAttr<I<32>>:$CH0_RX_OOB_CFG0,
    APIntAttr<I<32>>:$CH0_RX_OOB_CFG1,
    APIntAttr<I<32>>:$CH0_RX_PAD_CFG0,
    APIntAttr<I<32>>:$CH0_RX_PAD_CFG1,
    APIntAttr<I<32>>:$CH0_RX_PCS_CFG0,
    APIntAttr<I<32>>:$CH0_RX_PCS_CFG1,
    APIntAttr<I<32>>:$CH0_RX_PCS_CFG2,
    APIntAttr<I<32>>:$CH0_RX_PCS_CFG3,
    APIntAttr<I<32>>:$CH0_RX_PCS_CFG4,
    APIntAttr<I<32>>:$CH0_RX_PHALIGN_CFG0,
    APIntAttr<I<32>>:$CH0_RX_PHALIGN_CFG1,
    APIntAttr<I<32>>:$CH0_RX_PHALIGN_CFG2,
    APIntAttr<I<32>>:$CH0_RX_PHALIGN_CFG3,
    APIntAttr<I<32>>:$CH0_RX_PHALIGN_CFG4,
    APIntAttr<I<32>>:$CH0_RX_PHALIGN_CFG5,
    StrAttr:$CH0_SIM_MODE,
    StrAttr:$CH0_SIM_RECEIVER_DETECT_PASS,
    StrAttr:$CH0_SIM_RESET_SPEEDUP,
    StrAttr:$CH0_SIM_TX_EIDLE_DRIVE_LEVEL,
    StrAttr:$CH0_TXOUTCLK_FREQ,
    StrAttr:$CH0_TXOUTCLK_REF_FREQ,
    StrAttr:$CH0_TXOUTCLK_REF_SOURCE,
    APIntAttr<I<32>>:$CH0_TX_10G_CFG0,
    APIntAttr<I<32>>:$CH0_TX_10G_CFG1,
    APIntAttr<I<32>>:$CH0_TX_10G_CFG2,
    APIntAttr<I<32>>:$CH0_TX_10G_CFG3,
    APIntAttr<I<32>>:$CH0_TX_ANA_CFG0,
    APIntAttr<I<32>>:$CH0_TX_CRC_CFG0,
    APIntAttr<I<32>>:$CH0_TX_CRC_CFG1,
    APIntAttr<I<32>>:$CH0_TX_CRC_CFG2,
    APIntAttr<I<32>>:$CH0_TX_CRC_CFG3,
    StrAttr:$CH0_TX_DATA_RATE,
    APIntAttr<I<32>>:$CH0_TX_DRV_CFG0,
    APIntAttr<I<32>>:$CH0_TX_DRV_CFG1,
    APIntAttr<I<32>>:$CH0_TX_PCS_CFG0,
    APIntAttr<I<32>>:$CH0_TX_PCS_CFG1,
    APIntAttr<I<32>>:$CH0_TX_PCS_CFG2,
    APIntAttr<I<32>>:$CH0_TX_PCS_CFG3,
    APIntAttr<I<32>>:$CH0_TX_PHALIGN_CFG0,
    APIntAttr<I<32>>:$CH0_TX_PHALIGN_CFG1,
    APIntAttr<I<32>>:$CH0_TX_PHALIGN_CFG2,
    APIntAttr<I<32>>:$CH0_TX_PHALIGN_CFG3,
    APIntAttr<I<32>>:$CH0_TX_PHALIGN_CFG4,
    APIntAttr<I<32>>:$CH0_TX_PHALIGN_CFG5,
    APIntAttr<I<32>>:$CH0_TX_PIPPM_CFG,
    APIntAttr<I<32>>:$CH0_TX_SER_CFG0,
    APIntAttr<I<32>>:$CH1_ADAPT_APT_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_CAL_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_DFE_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_GC_CFG0,
    APIntAttr<I<32>>:$CH1_ADAPT_GC_CFG1,
    APIntAttr<I<32>>:$CH1_ADAPT_GC_CFG2,
    APIntAttr<I<32>>:$CH1_ADAPT_GC_CFG3,
    APIntAttr<I<32>>:$CH1_ADAPT_GEN_CFG0,
    APIntAttr<I<32>>:$CH1_ADAPT_GEN_CFG1,
    APIntAttr<I<32>>:$CH1_ADAPT_GEN_CFG2,
    APIntAttr<I<32>>:$CH1_ADAPT_GEN_CFG3,
    APIntAttr<I<32>>:$CH1_ADAPT_H01_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_H23_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_H45_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_H67_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_H89_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_HAB_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_HCD_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_HEF_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_KH_CFG0,
    APIntAttr<I<32>>:$CH1_ADAPT_KH_CFG1,
    APIntAttr<I<32>>:$CH1_ADAPT_KH_CFG2,
    APIntAttr<I<32>>:$CH1_ADAPT_KH_CFG3,
    APIntAttr<I<32>>:$CH1_ADAPT_KH_CFG4,
    APIntAttr<I<32>>:$CH1_ADAPT_KH_CFG5,
    APIntAttr<I<32>>:$CH1_ADAPT_KL_CFG0,
    APIntAttr<I<32>>:$CH1_ADAPT_KL_CFG1,
    APIntAttr<I<32>>:$CH1_ADAPT_LCK_CFG0,
    APIntAttr<I<32>>:$CH1_ADAPT_LCK_CFG1,
    APIntAttr<I<32>>:$CH1_ADAPT_LCK_CFG2,
    APIntAttr<I<32>>:$CH1_ADAPT_LCK_CFG3,
    APIntAttr<I<32>>:$CH1_ADAPT_LOP_CFG,
    APIntAttr<I<32>>:$CH1_ADAPT_OS_CFG,
    APIntAttr<I<32>>:$CH1_CHCLK_ILO_CFG,
    APIntAttr<I<32>>:$CH1_CHCLK_MISC_CFG,
    APIntAttr<I<32>>:$CH1_CHCLK_RSV_CFG,
    APIntAttr<I<32>>:$CH1_CHCLK_RXCAL_CFG,
    APIntAttr<I<32>>:$CH1_CHCLK_RXCAL_CFG1,
    APIntAttr<I<32>>:$CH1_CHCLK_RXCAL_CFG2,
    APIntAttr<I<32>>:$CH1_CHCLK_RXPI_CFG,
    APIntAttr<I<32>>:$CH1_CHCLK_TXCAL_CFG,
    APIntAttr<I<32>>:$CH1_CHCLK_TXPI_CFG0,
    APIntAttr<I<32>>:$CH1_CHL_RSV_CFG0,
    APIntAttr<I<32>>:$CH1_CHL_RSV_CFG1,
    APIntAttr<I<32>>:$CH1_CHL_RSV_CFG2,
    APIntAttr<I<32>>:$CH1_CHL_RSV_CFG3,
    APIntAttr<I<32>>:$CH1_CHL_RSV_CFG4,
    APIntAttr<I<32>>:$CH1_DA_CFG,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG0,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG1,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG10,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG11,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG12,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG13,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG14,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG15,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG16,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG2,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG3,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG4,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG5,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG6,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG7,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG8,
    APIntAttr<I<32>>:$CH1_EYESCAN_CFG9,
    APIntAttr<I<32>>:$CH1_FABRIC_INTF_CFG0,
    APIntAttr<I<32>>:$CH1_FABRIC_INTF_CFG1,
    APIntAttr<I<32>>:$CH1_FABRIC_INTF_CFG2,
    APIntAttr<I<32>>:$CH1_FABRIC_INTF_CFG3,
    APIntAttr<I<32>>:$CH1_FABRIC_INTF_CFG4,
    APIntAttr<I<32>>:$CH1_FABRIC_INTF_CFG5,
    APIntAttr<I<1>>:$CH1_INSTANTIATED,
    APIntAttr<I<32>>:$CH1_MONITOR_CFG,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG0,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG1,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG10,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG2,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG3,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG4,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG5,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG6,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG7,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG8,
    APIntAttr<I<32>>:$CH1_PIPE_CTRL_CFG9,
    APIntAttr<I<32>>:$CH1_PIPE_TX_EQ_CFG0,
    APIntAttr<I<32>>:$CH1_PIPE_TX_EQ_CFG1,
    APIntAttr<I<32>>:$CH1_PIPE_TX_EQ_CFG2,
    APIntAttr<I<32>>:$CH1_PIPE_TX_EQ_CFG3,
    APIntAttr<I<32>>:$CH1_RESET_BYP_HDSHK_CFG,
    APIntAttr<I<32>>:$CH1_RESET_CFG,
    APIntAttr<I<32>>:$CH1_RESET_LOOPER_ID_CFG,
    APIntAttr<I<32>>:$CH1_RESET_LOOP_ID_CFG0,
    APIntAttr<I<32>>:$CH1_RESET_LOOP_ID_CFG1,
    APIntAttr<I<32>>:$CH1_RESET_LOOP_ID_CFG2,
    APIntAttr<I<32>>:$CH1_RESET_TIME_CFG0,
    APIntAttr<I<32>>:$CH1_RESET_TIME_CFG1,
    APIntAttr<I<32>>:$CH1_RESET_TIME_CFG2,
    APIntAttr<I<32>>:$CH1_RESET_TIME_CFG3,
    StrAttr:$CH1_RXOUTCLK_FREQ,
    StrAttr:$CH1_RXOUTCLK_REF_FREQ,
    StrAttr:$CH1_RXOUTCLK_REF_SOURCE,
    APIntAttr<I<32>>:$CH1_RX_CDR_CFG0,
    APIntAttr<I<32>>:$CH1_RX_CDR_CFG1,
    APIntAttr<I<32>>:$CH1_RX_CDR_CFG2,
    APIntAttr<I<32>>:$CH1_RX_CDR_CFG3,
    APIntAttr<I<32>>:$CH1_RX_CDR_CFG4,
    APIntAttr<I<32>>:$CH1_RX_CRC_CFG0,
    APIntAttr<I<32>>:$CH1_RX_CRC_CFG1,
    APIntAttr<I<32>>:$CH1_RX_CRC_CFG2,
    APIntAttr<I<32>>:$CH1_RX_CRC_CFG3,
    APIntAttr<I<32>>:$CH1_RX_CTLE_CFG0,
    APIntAttr<I<32>>:$CH1_RX_CTLE_CFG1,
    APIntAttr<I<32>>:$CH1_RX_DACI2V_CFG0,
    StrAttr:$CH1_RX_DATA_RATE,
    APIntAttr<I<32>>:$CH1_RX_DFE_CFG0,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG0,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG1,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG2,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG3,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG4,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG5,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG6,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG7,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG8,
    APIntAttr<I<32>>:$CH1_RX_ELASTIC_BUF_CFG9,
    APIntAttr<I<32>>:$CH1_RX_MISC_CFG0,
    APIntAttr<I<32>>:$CH1_RX_OOB_CFG0,
    APIntAttr<I<32>>:$CH1_RX_OOB_CFG1,
    APIntAttr<I<32>>:$CH1_RX_PAD_CFG0,
    APIntAttr<I<32>>:$CH1_RX_PAD_CFG1,
    APIntAttr<I<32>>:$CH1_RX_PCS_CFG0,
    APIntAttr<I<32>>:$CH1_RX_PCS_CFG1,
    APIntAttr<I<32>>:$CH1_RX_PCS_CFG2,
    APIntAttr<I<32>>:$CH1_RX_PCS_CFG3,
    APIntAttr<I<32>>:$CH1_RX_PCS_CFG4,
    APIntAttr<I<32>>:$CH1_RX_PHALIGN_CFG0,
    APIntAttr<I<32>>:$CH1_RX_PHALIGN_CFG1,
    APIntAttr<I<32>>:$CH1_RX_PHALIGN_CFG2,
    APIntAttr<I<32>>:$CH1_RX_PHALIGN_CFG3,
    APIntAttr<I<32>>:$CH1_RX_PHALIGN_CFG4,
    APIntAttr<I<32>>:$CH1_RX_PHALIGN_CFG5,
    StrAttr:$CH1_SIM_MODE,
    StrAttr:$CH1_SIM_RECEIVER_DETECT_PASS,
    StrAttr:$CH1_SIM_RESET_SPEEDUP,
    StrAttr:$CH1_SIM_TX_EIDLE_DRIVE_LEVEL,
    StrAttr:$CH1_TXOUTCLK_FREQ,
    StrAttr:$CH1_TXOUTCLK_REF_FREQ,
    StrAttr:$CH1_TXOUTCLK_REF_SOURCE,
    APIntAttr<I<32>>:$CH1_TX_10G_CFG0,
    APIntAttr<I<32>>:$CH1_TX_10G_CFG1,
    APIntAttr<I<32>>:$CH1_TX_10G_CFG2,
    APIntAttr<I<32>>:$CH1_TX_10G_CFG3,
    APIntAttr<I<32>>:$CH1_TX_ANA_CFG0,
    APIntAttr<I<32>>:$CH1_TX_CRC_CFG0,
    APIntAttr<I<32>>:$CH1_TX_CRC_CFG1,
    APIntAttr<I<32>>:$CH1_TX_CRC_CFG2,
    APIntAttr<I<32>>:$CH1_TX_CRC_CFG3,
    StrAttr:$CH1_TX_DATA_RATE,
    APIntAttr<I<32>>:$CH1_TX_DRV_CFG0,
    APIntAttr<I<32>>:$CH1_TX_DRV_CFG1,
    APIntAttr<I<32>>:$CH1_TX_PCS_CFG0,
    APIntAttr<I<32>>:$CH1_TX_PCS_CFG1,
    APIntAttr<I<32>>:$CH1_TX_PCS_CFG2,
    APIntAttr<I<32>>:$CH1_TX_PCS_CFG3,
    APIntAttr<I<32>>:$CH1_TX_PHALIGN_CFG0,
    APIntAttr<I<32>>:$CH1_TX_PHALIGN_CFG1,
    APIntAttr<I<32>>:$CH1_TX_PHALIGN_CFG2,
    APIntAttr<I<32>>:$CH1_TX_PHALIGN_CFG3,
    APIntAttr<I<32>>:$CH1_TX_PHALIGN_CFG4,
    APIntAttr<I<32>>:$CH1_TX_PHALIGN_CFG5,
    APIntAttr<I<32>>:$CH1_TX_PIPPM_CFG,
    APIntAttr<I<32>>:$CH1_TX_SER_CFG0,
    APIntAttr<I<32>>:$CH2_ADAPT_APT_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_CAL_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_DFE_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_GC_CFG0,
    APIntAttr<I<32>>:$CH2_ADAPT_GC_CFG1,
    APIntAttr<I<32>>:$CH2_ADAPT_GC_CFG2,
    APIntAttr<I<32>>:$CH2_ADAPT_GC_CFG3,
    APIntAttr<I<32>>:$CH2_ADAPT_GEN_CFG0,
    APIntAttr<I<32>>:$CH2_ADAPT_GEN_CFG1,
    APIntAttr<I<32>>:$CH2_ADAPT_GEN_CFG2,
    APIntAttr<I<32>>:$CH2_ADAPT_GEN_CFG3,
    APIntAttr<I<32>>:$CH2_ADAPT_H01_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_H23_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_H45_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_H67_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_H89_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_HAB_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_HCD_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_HEF_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_KH_CFG0,
    APIntAttr<I<32>>:$CH2_ADAPT_KH_CFG1,
    APIntAttr<I<32>>:$CH2_ADAPT_KH_CFG2,
    APIntAttr<I<32>>:$CH2_ADAPT_KH_CFG3,
    APIntAttr<I<32>>:$CH2_ADAPT_KH_CFG4,
    APIntAttr<I<32>>:$CH2_ADAPT_KH_CFG5,
    APIntAttr<I<32>>:$CH2_ADAPT_KL_CFG0,
    APIntAttr<I<32>>:$CH2_ADAPT_KL_CFG1,
    APIntAttr<I<32>>:$CH2_ADAPT_LCK_CFG0,
    APIntAttr<I<32>>:$CH2_ADAPT_LCK_CFG1,
    APIntAttr<I<32>>:$CH2_ADAPT_LCK_CFG2,
    APIntAttr<I<32>>:$CH2_ADAPT_LCK_CFG3,
    APIntAttr<I<32>>:$CH2_ADAPT_LOP_CFG,
    APIntAttr<I<32>>:$CH2_ADAPT_OS_CFG,
    APIntAttr<I<32>>:$CH2_CHCLK_ILO_CFG,
    APIntAttr<I<32>>:$CH2_CHCLK_MISC_CFG,
    APIntAttr<I<32>>:$CH2_CHCLK_RSV_CFG,
    APIntAttr<I<32>>:$CH2_CHCLK_RXCAL_CFG,
    APIntAttr<I<32>>:$CH2_CHCLK_RXCAL_CFG1,
    APIntAttr<I<32>>:$CH2_CHCLK_RXCAL_CFG2,
    APIntAttr<I<32>>:$CH2_CHCLK_RXPI_CFG,
    APIntAttr<I<32>>:$CH2_CHCLK_TXCAL_CFG,
    APIntAttr<I<32>>:$CH2_CHCLK_TXPI_CFG0,
    APIntAttr<I<32>>:$CH2_CHL_RSV_CFG0,
    APIntAttr<I<32>>:$CH2_CHL_RSV_CFG1,
    APIntAttr<I<32>>:$CH2_CHL_RSV_CFG2,
    APIntAttr<I<32>>:$CH2_CHL_RSV_CFG3,
    APIntAttr<I<32>>:$CH2_CHL_RSV_CFG4,
    APIntAttr<I<32>>:$CH2_DA_CFG,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG0,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG1,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG10,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG11,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG12,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG13,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG14,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG15,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG16,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG2,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG3,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG4,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG5,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG6,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG7,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG8,
    APIntAttr<I<32>>:$CH2_EYESCAN_CFG9,
    APIntAttr<I<32>>:$CH2_FABRIC_INTF_CFG0,
    APIntAttr<I<32>>:$CH2_FABRIC_INTF_CFG1,
    APIntAttr<I<32>>:$CH2_FABRIC_INTF_CFG2,
    APIntAttr<I<32>>:$CH2_FABRIC_INTF_CFG3,
    APIntAttr<I<32>>:$CH2_FABRIC_INTF_CFG4,
    APIntAttr<I<32>>:$CH2_FABRIC_INTF_CFG5,
    APIntAttr<I<1>>:$CH2_INSTANTIATED,
    APIntAttr<I<32>>:$CH2_MONITOR_CFG,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG0,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG1,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG10,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG2,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG3,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG4,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG5,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG6,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG7,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG8,
    APIntAttr<I<32>>:$CH2_PIPE_CTRL_CFG9,
    APIntAttr<I<32>>:$CH2_PIPE_TX_EQ_CFG0,
    APIntAttr<I<32>>:$CH2_PIPE_TX_EQ_CFG1,
    APIntAttr<I<32>>:$CH2_PIPE_TX_EQ_CFG2,
    APIntAttr<I<32>>:$CH2_PIPE_TX_EQ_CFG3,
    APIntAttr<I<32>>:$CH2_RESET_BYP_HDSHK_CFG,
    APIntAttr<I<32>>:$CH2_RESET_CFG,
    APIntAttr<I<32>>:$CH2_RESET_LOOPER_ID_CFG,
    APIntAttr<I<32>>:$CH2_RESET_LOOP_ID_CFG0,
    APIntAttr<I<32>>:$CH2_RESET_LOOP_ID_CFG1,
    APIntAttr<I<32>>:$CH2_RESET_LOOP_ID_CFG2,
    APIntAttr<I<32>>:$CH2_RESET_TIME_CFG0,
    APIntAttr<I<32>>:$CH2_RESET_TIME_CFG1,
    APIntAttr<I<32>>:$CH2_RESET_TIME_CFG2,
    APIntAttr<I<32>>:$CH2_RESET_TIME_CFG3,
    StrAttr:$CH2_RXOUTCLK_FREQ,
    StrAttr:$CH2_RXOUTCLK_REF_FREQ,
    StrAttr:$CH2_RXOUTCLK_REF_SOURCE,
    APIntAttr<I<32>>:$CH2_RX_CDR_CFG0,
    APIntAttr<I<32>>:$CH2_RX_CDR_CFG1,
    APIntAttr<I<32>>:$CH2_RX_CDR_CFG2,
    APIntAttr<I<32>>:$CH2_RX_CDR_CFG3,
    APIntAttr<I<32>>:$CH2_RX_CDR_CFG4,
    APIntAttr<I<32>>:$CH2_RX_CRC_CFG0,
    APIntAttr<I<32>>:$CH2_RX_CRC_CFG1,
    APIntAttr<I<32>>:$CH2_RX_CRC_CFG2,
    APIntAttr<I<32>>:$CH2_RX_CRC_CFG3,
    APIntAttr<I<32>>:$CH2_RX_CTLE_CFG0,
    APIntAttr<I<32>>:$CH2_RX_CTLE_CFG1,
    APIntAttr<I<32>>:$CH2_RX_DACI2V_CFG0,
    StrAttr:$CH2_RX_DATA_RATE,
    APIntAttr<I<32>>:$CH2_RX_DFE_CFG0,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG0,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG1,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG2,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG3,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG4,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG5,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG6,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG7,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG8,
    APIntAttr<I<32>>:$CH2_RX_ELASTIC_BUF_CFG9,
    APIntAttr<I<32>>:$CH2_RX_MISC_CFG0,
    APIntAttr<I<32>>:$CH2_RX_OOB_CFG0,
    APIntAttr<I<32>>:$CH2_RX_OOB_CFG1,
    APIntAttr<I<32>>:$CH2_RX_PAD_CFG0,
    APIntAttr<I<32>>:$CH2_RX_PAD_CFG1,
    APIntAttr<I<32>>:$CH2_RX_PCS_CFG0,
    APIntAttr<I<32>>:$CH2_RX_PCS_CFG1,
    APIntAttr<I<32>>:$CH2_RX_PCS_CFG2,
    APIntAttr<I<32>>:$CH2_RX_PCS_CFG3,
    APIntAttr<I<32>>:$CH2_RX_PCS_CFG4,
    APIntAttr<I<32>>:$CH2_RX_PHALIGN_CFG0,
    APIntAttr<I<32>>:$CH2_RX_PHALIGN_CFG1,
    APIntAttr<I<32>>:$CH2_RX_PHALIGN_CFG2,
    APIntAttr<I<32>>:$CH2_RX_PHALIGN_CFG3,
    APIntAttr<I<32>>:$CH2_RX_PHALIGN_CFG4,
    APIntAttr<I<32>>:$CH2_RX_PHALIGN_CFG5,
    StrAttr:$CH2_SIM_MODE,
    StrAttr:$CH2_SIM_RECEIVER_DETECT_PASS,
    StrAttr:$CH2_SIM_RESET_SPEEDUP,
    StrAttr:$CH2_SIM_TX_EIDLE_DRIVE_LEVEL,
    StrAttr:$CH2_TXOUTCLK_FREQ,
    StrAttr:$CH2_TXOUTCLK_REF_FREQ,
    StrAttr:$CH2_TXOUTCLK_REF_SOURCE,
    APIntAttr<I<32>>:$CH2_TX_10G_CFG0,
    APIntAttr<I<32>>:$CH2_TX_10G_CFG1,
    APIntAttr<I<32>>:$CH2_TX_10G_CFG2,
    APIntAttr<I<32>>:$CH2_TX_10G_CFG3,
    APIntAttr<I<32>>:$CH2_TX_ANA_CFG0,
    APIntAttr<I<32>>:$CH2_TX_CRC_CFG0,
    APIntAttr<I<32>>:$CH2_TX_CRC_CFG1,
    APIntAttr<I<32>>:$CH2_TX_CRC_CFG2,
    APIntAttr<I<32>>:$CH2_TX_CRC_CFG3,
    StrAttr:$CH2_TX_DATA_RATE,
    APIntAttr<I<32>>:$CH2_TX_DRV_CFG0,
    APIntAttr<I<32>>:$CH2_TX_DRV_CFG1,
    APIntAttr<I<32>>:$CH2_TX_PCS_CFG0,
    APIntAttr<I<32>>:$CH2_TX_PCS_CFG1,
    APIntAttr<I<32>>:$CH2_TX_PCS_CFG2,
    APIntAttr<I<32>>:$CH2_TX_PCS_CFG3,
    APIntAttr<I<32>>:$CH2_TX_PHALIGN_CFG0,
    APIntAttr<I<32>>:$CH2_TX_PHALIGN_CFG1,
    APIntAttr<I<32>>:$CH2_TX_PHALIGN_CFG2,
    APIntAttr<I<32>>:$CH2_TX_PHALIGN_CFG3,
    APIntAttr<I<32>>:$CH2_TX_PHALIGN_CFG4,
    APIntAttr<I<32>>:$CH2_TX_PHALIGN_CFG5,
    APIntAttr<I<32>>:$CH2_TX_PIPPM_CFG,
    APIntAttr<I<32>>:$CH2_TX_SER_CFG0,
    APIntAttr<I<32>>:$CH3_ADAPT_APT_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_CAL_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_DFE_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_GC_CFG0,
    APIntAttr<I<32>>:$CH3_ADAPT_GC_CFG1,
    APIntAttr<I<32>>:$CH3_ADAPT_GC_CFG2,
    APIntAttr<I<32>>:$CH3_ADAPT_GC_CFG3,
    APIntAttr<I<32>>:$CH3_ADAPT_GEN_CFG0,
    APIntAttr<I<32>>:$CH3_ADAPT_GEN_CFG1,
    APIntAttr<I<32>>:$CH3_ADAPT_GEN_CFG2,
    APIntAttr<I<32>>:$CH3_ADAPT_GEN_CFG3,
    APIntAttr<I<32>>:$CH3_ADAPT_H01_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_H23_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_H45_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_H67_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_H89_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_HAB_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_HCD_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_HEF_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_KH_CFG0,
    APIntAttr<I<32>>:$CH3_ADAPT_KH_CFG1,
    APIntAttr<I<32>>:$CH3_ADAPT_KH_CFG2,
    APIntAttr<I<32>>:$CH3_ADAPT_KH_CFG3,
    APIntAttr<I<32>>:$CH3_ADAPT_KH_CFG4,
    APIntAttr<I<32>>:$CH3_ADAPT_KH_CFG5,
    APIntAttr<I<32>>:$CH3_ADAPT_KL_CFG0,
    APIntAttr<I<32>>:$CH3_ADAPT_KL_CFG1,
    APIntAttr<I<32>>:$CH3_ADAPT_LCK_CFG0,
    APIntAttr<I<32>>:$CH3_ADAPT_LCK_CFG1,
    APIntAttr<I<32>>:$CH3_ADAPT_LCK_CFG2,
    APIntAttr<I<32>>:$CH3_ADAPT_LCK_CFG3,
    APIntAttr<I<32>>:$CH3_ADAPT_LOP_CFG,
    APIntAttr<I<32>>:$CH3_ADAPT_OS_CFG,
    APIntAttr<I<32>>:$CH3_CHCLK_ILO_CFG,
    APIntAttr<I<32>>:$CH3_CHCLK_MISC_CFG,
    APIntAttr<I<32>>:$CH3_CHCLK_RSV_CFG,
    APIntAttr<I<32>>:$CH3_CHCLK_RXCAL_CFG,
    APIntAttr<I<32>>:$CH3_CHCLK_RXCAL_CFG1,
    APIntAttr<I<32>>:$CH3_CHCLK_RXCAL_CFG2,
    APIntAttr<I<32>>:$CH3_CHCLK_RXPI_CFG,
    APIntAttr<I<32>>:$CH3_CHCLK_TXCAL_CFG,
    APIntAttr<I<32>>:$CH3_CHCLK_TXPI_CFG0,
    APIntAttr<I<32>>:$CH3_CHL_RSV_CFG0,
    APIntAttr<I<32>>:$CH3_CHL_RSV_CFG1,
    APIntAttr<I<32>>:$CH3_CHL_RSV_CFG2,
    APIntAttr<I<32>>:$CH3_CHL_RSV_CFG3,
    APIntAttr<I<32>>:$CH3_CHL_RSV_CFG4,
    APIntAttr<I<32>>:$CH3_DA_CFG,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG0,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG1,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG10,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG11,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG12,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG13,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG14,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG15,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG16,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG2,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG3,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG4,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG5,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG6,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG7,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG8,
    APIntAttr<I<32>>:$CH3_EYESCAN_CFG9,
    APIntAttr<I<32>>:$CH3_FABRIC_INTF_CFG0,
    APIntAttr<I<32>>:$CH3_FABRIC_INTF_CFG1,
    APIntAttr<I<32>>:$CH3_FABRIC_INTF_CFG2,
    APIntAttr<I<32>>:$CH3_FABRIC_INTF_CFG3,
    APIntAttr<I<32>>:$CH3_FABRIC_INTF_CFG4,
    APIntAttr<I<32>>:$CH3_FABRIC_INTF_CFG5,
    APIntAttr<I<1>>:$CH3_INSTANTIATED,
    APIntAttr<I<32>>:$CH3_MONITOR_CFG,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG0,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG1,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG10,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG2,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG3,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG4,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG5,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG6,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG7,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG8,
    APIntAttr<I<32>>:$CH3_PIPE_CTRL_CFG9,
    APIntAttr<I<32>>:$CH3_PIPE_TX_EQ_CFG0,
    APIntAttr<I<32>>:$CH3_PIPE_TX_EQ_CFG1,
    APIntAttr<I<32>>:$CH3_PIPE_TX_EQ_CFG2,
    APIntAttr<I<32>>:$CH3_PIPE_TX_EQ_CFG3,
    APIntAttr<I<32>>:$CH3_RESET_BYP_HDSHK_CFG,
    APIntAttr<I<32>>:$CH3_RESET_CFG,
    APIntAttr<I<32>>:$CH3_RESET_LOOPER_ID_CFG,
    APIntAttr<I<32>>:$CH3_RESET_LOOP_ID_CFG0,
    APIntAttr<I<32>>:$CH3_RESET_LOOP_ID_CFG1,
    APIntAttr<I<32>>:$CH3_RESET_LOOP_ID_CFG2,
    APIntAttr<I<32>>:$CH3_RESET_TIME_CFG0,
    APIntAttr<I<32>>:$CH3_RESET_TIME_CFG1,
    APIntAttr<I<32>>:$CH3_RESET_TIME_CFG2,
    APIntAttr<I<32>>:$CH3_RESET_TIME_CFG3,
    StrAttr:$CH3_RXOUTCLK_FREQ,
    StrAttr:$CH3_RXOUTCLK_REF_FREQ,
    StrAttr:$CH3_RXOUTCLK_REF_SOURCE,
    APIntAttr<I<32>>:$CH3_RX_CDR_CFG0,
    APIntAttr<I<32>>:$CH3_RX_CDR_CFG1,
    APIntAttr<I<32>>:$CH3_RX_CDR_CFG2,
    APIntAttr<I<32>>:$CH3_RX_CDR_CFG3,
    APIntAttr<I<32>>:$CH3_RX_CDR_CFG4,
    APIntAttr<I<32>>:$CH3_RX_CRC_CFG0,
    APIntAttr<I<32>>:$CH3_RX_CRC_CFG1,
    APIntAttr<I<32>>:$CH3_RX_CRC_CFG2,
    APIntAttr<I<32>>:$CH3_RX_CRC_CFG3,
    APIntAttr<I<32>>:$CH3_RX_CTLE_CFG0,
    APIntAttr<I<32>>:$CH3_RX_CTLE_CFG1,
    APIntAttr<I<32>>:$CH3_RX_DACI2V_CFG0,
    StrAttr:$CH3_RX_DATA_RATE,
    APIntAttr<I<32>>:$CH3_RX_DFE_CFG0,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG0,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG1,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG2,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG3,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG4,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG5,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG6,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG7,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG8,
    APIntAttr<I<32>>:$CH3_RX_ELASTIC_BUF_CFG9,
    APIntAttr<I<32>>:$CH3_RX_MISC_CFG0,
    APIntAttr<I<32>>:$CH3_RX_OOB_CFG0,
    APIntAttr<I<32>>:$CH3_RX_OOB_CFG1,
    APIntAttr<I<32>>:$CH3_RX_PAD_CFG0,
    APIntAttr<I<32>>:$CH3_RX_PAD_CFG1,
    APIntAttr<I<32>>:$CH3_RX_PCS_CFG0,
    APIntAttr<I<32>>:$CH3_RX_PCS_CFG1,
    APIntAttr<I<32>>:$CH3_RX_PCS_CFG2,
    APIntAttr<I<32>>:$CH3_RX_PCS_CFG3,
    APIntAttr<I<32>>:$CH3_RX_PCS_CFG4,
    APIntAttr<I<32>>:$CH3_RX_PHALIGN_CFG0,
    APIntAttr<I<32>>:$CH3_RX_PHALIGN_CFG1,
    APIntAttr<I<32>>:$CH3_RX_PHALIGN_CFG2,
    APIntAttr<I<32>>:$CH3_RX_PHALIGN_CFG3,
    APIntAttr<I<32>>:$CH3_RX_PHALIGN_CFG4,
    APIntAttr<I<32>>:$CH3_RX_PHALIGN_CFG5,
    StrAttr:$CH3_SIM_MODE,
    StrAttr:$CH3_SIM_RECEIVER_DETECT_PASS,
    StrAttr:$CH3_SIM_RESET_SPEEDUP,
    StrAttr:$CH3_SIM_TX_EIDLE_DRIVE_LEVEL,
    StrAttr:$CH3_TXOUTCLK_FREQ,
    StrAttr:$CH3_TXOUTCLK_REF_FREQ,
    StrAttr:$CH3_TXOUTCLK_REF_SOURCE,
    APIntAttr<I<32>>:$CH3_TX_10G_CFG0,
    APIntAttr<I<32>>:$CH3_TX_10G_CFG1,
    APIntAttr<I<32>>:$CH3_TX_10G_CFG2,
    APIntAttr<I<32>>:$CH3_TX_10G_CFG3,
    APIntAttr<I<32>>:$CH3_TX_ANA_CFG0,
    APIntAttr<I<32>>:$CH3_TX_CRC_CFG0,
    APIntAttr<I<32>>:$CH3_TX_CRC_CFG1,
    APIntAttr<I<32>>:$CH3_TX_CRC_CFG2,
    APIntAttr<I<32>>:$CH3_TX_CRC_CFG3,
    StrAttr:$CH3_TX_DATA_RATE,
    APIntAttr<I<32>>:$CH3_TX_DRV_CFG0,
    APIntAttr<I<32>>:$CH3_TX_DRV_CFG1,
    APIntAttr<I<32>>:$CH3_TX_PCS_CFG0,
    APIntAttr<I<32>>:$CH3_TX_PCS_CFG1,
    APIntAttr<I<32>>:$CH3_TX_PCS_CFG2,
    APIntAttr<I<32>>:$CH3_TX_PCS_CFG3,
    APIntAttr<I<32>>:$CH3_TX_PHALIGN_CFG0,
    APIntAttr<I<32>>:$CH3_TX_PHALIGN_CFG1,
    APIntAttr<I<32>>:$CH3_TX_PHALIGN_CFG2,
    APIntAttr<I<32>>:$CH3_TX_PHALIGN_CFG3,
    APIntAttr<I<32>>:$CH3_TX_PHALIGN_CFG4,
    APIntAttr<I<32>>:$CH3_TX_PHALIGN_CFG5,
    APIntAttr<I<32>>:$CH3_TX_PIPPM_CFG,
    APIntAttr<I<32>>:$CH3_TX_SER_CFG0,
    APIntAttr<I<32>>:$CTRL_RSV_CFG0,
    APIntAttr<I<32>>:$CTRL_RSV_CFG1,
    APIntAttr<I<1>>:$HS0_LCPLL_IPS_PIN_EN,
    SI64Attr:$HS0_LCPLL_IPS_REFCLK_SEL,
    APIntAttr<I<3>>:$HS0_LCPLL_REFCLK_MAP0,
    APIntAttr<I<3>>:$HS0_LCPLL_REFCLK_MAP1,
    APIntAttr<I<3>>:$HS0_LCPLL_REFCLK_MAP2,
    APIntAttr<I<3>>:$HS0_LCPLL_REFCLK_MAP3,
    APIntAttr<I<3>>:$HS0_LCPLL_REFCLK_MAP4,
    APIntAttr<I<3>>:$HS0_LCPLL_REFCLK_MAP5,
    APIntAttr<I<3>>:$HS0_LCPLL_REFCLK_MAP6,
    APIntAttr<I<3>>:$HS0_LCPLL_REFCLK_MAP7,
    APIntAttr<I<1>>:$HS0_RPLL_IPS_PIN_EN,
    SI64Attr:$HS0_RPLL_IPS_REFCLK_SEL,
    APIntAttr<I<3>>:$HS0_RPLL_REFCLK_MAP0,
    APIntAttr<I<3>>:$HS0_RPLL_REFCLK_MAP1,
    APIntAttr<I<3>>:$HS0_RPLL_REFCLK_MAP2,
    APIntAttr<I<3>>:$HS0_RPLL_REFCLK_MAP3,
    APIntAttr<I<3>>:$HS0_RPLL_REFCLK_MAP4,
    APIntAttr<I<3>>:$HS0_RPLL_REFCLK_MAP5,
    APIntAttr<I<3>>:$HS0_RPLL_REFCLK_MAP6,
    APIntAttr<I<3>>:$HS0_RPLL_REFCLK_MAP7,
    APIntAttr<I<1>>:$HS1_LCPLL_IPS_PIN_EN,
    SI64Attr:$HS1_LCPLL_IPS_REFCLK_SEL,
    APIntAttr<I<3>>:$HS1_LCPLL_REFCLK_MAP0,
    APIntAttr<I<3>>:$HS1_LCPLL_REFCLK_MAP1,
    APIntAttr<I<3>>:$HS1_LCPLL_REFCLK_MAP2,
    APIntAttr<I<3>>:$HS1_LCPLL_REFCLK_MAP3,
    APIntAttr<I<3>>:$HS1_LCPLL_REFCLK_MAP4,
    APIntAttr<I<3>>:$HS1_LCPLL_REFCLK_MAP5,
    APIntAttr<I<3>>:$HS1_LCPLL_REFCLK_MAP6,
    APIntAttr<I<3>>:$HS1_LCPLL_REFCLK_MAP7,
    APIntAttr<I<1>>:$HS1_RPLL_IPS_PIN_EN,
    SI64Attr:$HS1_RPLL_IPS_REFCLK_SEL,
    APIntAttr<I<3>>:$HS1_RPLL_REFCLK_MAP0,
    APIntAttr<I<3>>:$HS1_RPLL_REFCLK_MAP1,
    APIntAttr<I<3>>:$HS1_RPLL_REFCLK_MAP2,
    APIntAttr<I<3>>:$HS1_RPLL_REFCLK_MAP3,
    APIntAttr<I<3>>:$HS1_RPLL_REFCLK_MAP4,
    APIntAttr<I<3>>:$HS1_RPLL_REFCLK_MAP5,
    APIntAttr<I<3>>:$HS1_RPLL_REFCLK_MAP6,
    APIntAttr<I<3>>:$HS1_RPLL_REFCLK_MAP7,
    APIntAttr<I<32>>:$HSCLK0_HSDIST_CFG,
    APIntAttr<I<1>>:$HSCLK0_INSTANTIATED,
    APIntAttr<I<32>>:$HSCLK0_LCPLL_CFG0,
    APIntAttr<I<32>>:$HSCLK0_LCPLL_CFG1,
    APIntAttr<I<32>>:$HSCLK0_LCPLL_CFG2,
    APIntAttr<I<32>>:$HSCLK0_LCPLL_LGC_CFG0,
    APIntAttr<I<32>>:$HSCLK0_LCPLL_LGC_CFG1,
    APIntAttr<I<32>>:$HSCLK0_LCPLL_LGC_CFG2,
    APIntAttr<I<32>>:$HSCLK0_RPLL_CFG0,
    APIntAttr<I<32>>:$HSCLK0_RPLL_CFG1,
    APIntAttr<I<32>>:$HSCLK0_RPLL_CFG2,
    APIntAttr<I<32>>:$HSCLK0_RPLL_LGC_CFG0,
    APIntAttr<I<32>>:$HSCLK0_RPLL_LGC_CFG1,
    APIntAttr<I<32>>:$HSCLK0_RPLL_LGC_CFG2,
    APIntAttr<I<2>>:$HSCLK0_RXRECCLK_SEL,
    APIntAttr<I<32>>:$HSCLK1_HSDIST_CFG,
    APIntAttr<I<1>>:$HSCLK1_INSTANTIATED,
    APIntAttr<I<32>>:$HSCLK1_LCPLL_CFG0,
    APIntAttr<I<32>>:$HSCLK1_LCPLL_CFG1,
    APIntAttr<I<32>>:$HSCLK1_LCPLL_CFG2,
    APIntAttr<I<32>>:$HSCLK1_LCPLL_LGC_CFG0,
    APIntAttr<I<32>>:$HSCLK1_LCPLL_LGC_CFG1,
    APIntAttr<I<32>>:$HSCLK1_LCPLL_LGC_CFG2,
    APIntAttr<I<32>>:$HSCLK1_RPLL_CFG0,
    APIntAttr<I<32>>:$HSCLK1_RPLL_CFG1,
    APIntAttr<I<32>>:$HSCLK1_RPLL_CFG2,
    APIntAttr<I<32>>:$HSCLK1_RPLL_LGC_CFG0,
    APIntAttr<I<32>>:$HSCLK1_RPLL_LGC_CFG1,
    APIntAttr<I<32>>:$HSCLK1_RPLL_LGC_CFG2,
    APIntAttr<I<2>>:$HSCLK1_RXRECCLK_SEL,
    StrAttr:$MEMORY_INIT_FILE,
    APIntAttr<I<32>>:$MST_RESET_CFG,
    APIntAttr<I<32>>:$PIN_CFG0,
    APIntAttr<I<32>>:$POR_CFG,
    APIntAttr<I<1>>:$QUAD_INSTANTIATED,
    StrAttr:$QUAD_SIM_MODE,
    StrAttr:$QUAD_SIM_RESET_SPEEDUP,
    APIntAttr<I<32>>:$RCALBG0_CFG0,
    APIntAttr<I<32>>:$RCALBG0_CFG1,
    APIntAttr<I<32>>:$RCALBG0_CFG2,
    APIntAttr<I<32>>:$RCALBG0_CFG3,
    APIntAttr<I<32>>:$RCALBG0_CFG4,
    APIntAttr<I<32>>:$RCALBG0_CFG5,
    APIntAttr<I<32>>:$RCALBG1_CFG0,
    APIntAttr<I<32>>:$RCALBG1_CFG1,
    APIntAttr<I<32>>:$RCALBG1_CFG2,
    APIntAttr<I<32>>:$RCALBG1_CFG3,
    APIntAttr<I<32>>:$RCALBG1_CFG4,
    APIntAttr<I<32>>:$RCALBG1_CFG5,
    APIntAttr<I<32>>:$RXRSTDONE_DIST_SEL,
    StrAttr:$SIM_VERSION,
    StrAttr:$STAT_NPI_REG_LIST,
    APIntAttr<I<32>>:$TERMPROG_CFG,
    APIntAttr<I<32>>:$TXRSTDONE_DIST_SEL,
    APIntAttr<I<32>>:$UB_CFG0
  );

  let results = (outs
    I<8>:$RXMARGINRESPAYLD,
    I<8>:$HSCLK1_RPLLRSVDOUT,
    I<8>:$HSCLK1_LCPLLRSVDOUT,
    I<8>:$HSCLK0_RPLLRSVDOUT,
    I<8>:$HSCLK0_LCPLLRSVDOUT,
    I<8>:$CH3_RXDATAEXTENDRSVD,
    I<8>:$CH3_RXCTRL3,
    I<8>:$CH3_RXCTRL2,
    I<8>:$CH3_RX10GSTAT,
    I<8>:$CH2_RXDATAEXTENDRSVD,
    I<8>:$CH2_RXCTRL3,
    I<8>:$CH2_RXCTRL2,
    I<8>:$CH2_RX10GSTAT,
    I<8>:$CH1_RXDATAEXTENDRSVD,
    I<8>:$CH1_RXCTRL3,
    I<8>:$CH1_RXCTRL2,
    I<8>:$CH1_RX10GSTAT,
    I<8>:$CH0_RXDATAEXTENDRSVD,
    I<8>:$CH0_RXCTRL3,
    I<8>:$CH0_RXCTRL2,
    I<8>:$CH0_RX10GSTAT,
    I<6>:$PIPESOUTHOUT,
    I<6>:$PIPENORTHOUT,
    I<6>:$CH3_RXHEADER,
    I<6>:$CH2_RXHEADER,
    I<6>:$CH1_RXHEADER,
    I<6>:$CH0_RXHEADER,
    I<5>:$CH3_RXCHBONDO,
    I<5>:$CH2_RXCHBONDO,
    I<5>:$CH1_RXCHBONDO,
    I<5>:$CH0_RXCHBONDO,
    I<4>:$TXPISOUTHOUT,
    I<4>:$TXPINORTHOUT,
    I<4>:$RXPISOUTHOUT,
    I<4>:$RXPINORTHOUT,
    I<4>:$RXMARGINRESCMD,
    I<4>:$MSTTXRESETDONE,
    I<4>:$MSTRXRESETDONE,
    I<4>:$CH3_BUFGTRSTMASK,
    I<4>:$CH3_BUFGTCEMASK,
    I<4>:$CH2_BUFGTRSTMASK,
    I<4>:$CH2_BUFGTCEMASK,
    I<4>:$CH1_BUFGTRSTMASK,
    I<4>:$CH1_BUFGTCEMASK,
    I<4>:$CH0_BUFGTRSTMASK,
    I<4>:$CH0_BUFGTCEMASK,
    I<32>:$M2_AXIS_TDATA,
    I<32>:$M1_AXIS_TDATA,
    I<32>:$M0_AXIS_TDATA,
    I<32>:$CTRLRSVDOUT,
    I<32>:$CH3_DMONITOROUT,
    I<32>:$CH2_DMONITOROUT,
    I<32>:$CH1_DMONITOROUT,
    I<32>:$CH0_DMONITOROUT,
    I<32>:$APB3PRDATA,
    I<3>:$CH3_RXSTATUS,
    I<3>:$CH3_RXBUFSTATUS,
    I<3>:$CH2_RXSTATUS,
    I<3>:$CH2_RXBUFSTATUS,
    I<3>:$CH1_RXSTATUS,
    I<3>:$CH1_RXBUFSTATUS,
    I<3>:$CH0_RXSTATUS,
    I<3>:$CH0_RXBUFSTATUS,
    I<2>:$RXMARGINRESLANENUM,
    I<2>:$RESETDONE_SOUTHOUT,
    I<2>:$RESETDONE_NORTHOUT,
    I<2>:$HSCLK1_RXRECCLKSEL,
    I<2>:$HSCLK0_RXRECCLKSEL,
    I<2>:$CH3_TXBUFSTATUS,
    I<2>:$CH3_RXSTARTOFSEQ,
    I<2>:$CH3_RXHEADERVALID,
    I<2>:$CH3_RXDATAVALID,
    I<2>:$CH3_RXCLKCORCNT,
    I<2>:$CH2_TXBUFSTATUS,
    I<2>:$CH2_RXSTARTOFSEQ,
    I<2>:$CH2_RXHEADERVALID,
    I<2>:$CH2_RXDATAVALID,
    I<2>:$CH2_RXCLKCORCNT,
    I<2>:$CH1_TXBUFSTATUS,
    I<2>:$CH1_RXSTARTOFSEQ,
    I<2>:$CH1_RXHEADERVALID,
    I<2>:$CH1_RXDATAVALID,
    I<2>:$CH1_RXCLKCORCNT,
    I<2>:$CH0_TXBUFSTATUS,
    I<2>:$CH0_RXSTARTOFSEQ,
    I<2>:$CH0_RXHEADERVALID,
    I<2>:$CH0_RXDATAVALID,
    I<2>:$CH0_RXCLKCORCNT,
    I<16>:$GPO,
    I<16>:$DEBUGTRACETDATA,
    I<16>:$CH3_RXCTRL1,
    I<16>:$CH3_RXCTRL0,
    I<16>:$CH3_PINRSVDAS,
    I<16>:$CH3_PCSRSVDOUT,
    I<16>:$CH2_RXCTRL1,
    I<16>:$CH2_RXCTRL0,
    I<16>:$CH2_PINRSVDAS,
    I<16>:$CH2_PCSRSVDOUT,
    I<16>:$CH1_RXCTRL1,
    I<16>:$CH1_RXCTRL0,
    I<16>:$CH1_PINRSVDAS,
    I<16>:$CH1_PCSRSVDOUT,
    I<16>:$CH0_RXCTRL1,
    I<16>:$CH0_RXCTRL0,
    I<16>:$CH0_PINRSVDAS,
    I<16>:$CH0_PCSRSVDOUT,
    I<128>:$CH3_RXDATA,
    I<128>:$CH2_RXDATA,
    I<128>:$CH1_RXDATA,
    I<128>:$CH0_RXDATA,
    I<12>:$CH3_BUFGTDIV,
    I<12>:$CH2_BUFGTDIV,
    I<12>:$CH1_BUFGTDIV,
    I<12>:$CH0_BUFGTDIV,
    I<1>:$UNCORRECTERR,
    I<1>:$UBTXUART,
    I<1>:$UBINTERRUPT,
    I<1>:$TRIGOUT0,
    I<1>:$TRIGACKIN0,
    I<1>:$S2_AXIS_TREADY,
    I<1>:$S1_AXIS_TREADY,
    I<1>:$S0_AXIS_TREADY,
    I<1>:$RXMARGINRESREQ,
    I<1>:$RXMARGINREQACK,
    I<1>:$REFCLK1_GTREFCLKPDINT,
    I<1>:$REFCLK1_CLKTESTSIGINT,
    I<1>:$REFCLK0_GTREFCLKPDINT,
    I<1>:$REFCLK0_CLKTESTSIGINT,
    I<1>:$M2_AXIS_TVALID,
    I<1>:$M2_AXIS_TLAST,
    I<1>:$M1_AXIS_TVALID,
    I<1>:$M1_AXIS_TLAST,
    I<1>:$M0_AXIS_TVALID,
    I<1>:$M0_AXIS_TLAST,
    I<1>:$HSCLK1_RXRECCLKOUT1,
    I<1>:$HSCLK1_RXRECCLKOUT0,
    I<1>:$HSCLK1_RPLLREFCLKMONITOR,
    I<1>:$HSCLK1_RPLLREFCLKLOST,
    I<1>:$HSCLK1_RPLLLOCK,
    I<1>:$HSCLK1_RPLLFBCLKLOST,
    I<1>:$HSCLK1_LCPLLREFCLKMONITOR,
    I<1>:$HSCLK1_LCPLLREFCLKLOST,
    I<1>:$HSCLK1_LCPLLLOCK,
    I<1>:$HSCLK1_LCPLLFBCLKLOST,
    I<1>:$HSCLK0_RXRECCLKOUT1,
    I<1>:$HSCLK0_RXRECCLKOUT0,
    I<1>:$HSCLK0_RPLLREFCLKMONITOR,
    I<1>:$HSCLK0_RPLLREFCLKLOST,
    I<1>:$HSCLK0_RPLLLOCK,
    I<1>:$HSCLK0_RPLLFBCLKLOST,
    I<1>:$HSCLK0_LCPLLREFCLKMONITOR,
    I<1>:$HSCLK0_LCPLLREFCLKLOST,
    I<1>:$HSCLK0_LCPLLLOCK,
    I<1>:$HSCLK0_LCPLLFBCLKLOST,
    I<1>:$GTPOWERGOOD,
    I<1>:$DEBUGTRACETVALID,
    I<1>:$CORRECTERR,
    I<1>:$CH3_TXSYNCDONE,
    I<1>:$CH3_TXRESETDONE,
    I<1>:$CH3_TXPROGDIVRESETDONE,
    I<1>:$CH3_TXPMARESETDONE,
    I<1>:$CH3_TXPHSHIFT180DONE,
    I<1>:$CH3_TXPHSETINITDONE,
    I<1>:$CH3_TXPHDLYRESETDONE,
    I<1>:$CH3_TXPHALIGNOUTRSVD,
    I<1>:$CH3_TXPHALIGNERR,
    I<1>:$CH3_TXPHALIGNDONE,
    I<1>:$CH3_TXOUTCLK,
    I<1>:$CH3_TXDLYALIGNPROG,
    I<1>:$CH3_TXDLYALIGNERR,
    I<1>:$CH3_TXDCCDONE,
    I<1>:$CH3_TXCOMFINISH,
    I<1>:$CH3_TX10GSTAT,
    I<1>:$CH3_RXVALID,
    I<1>:$CH3_RXSYNCDONE,
    I<1>:$CH3_RXSLIDERDY,
    I<1>:$CH3_RXRESETDONE,
    I<1>:$CH3_RXPROGDIVRESETDONE,
    I<1>:$CH3_RXPRBSLOCKED,
    I<1>:$CH3_RXPRBSERR,
    I<1>:$CH3_RXPMARESETDONE,
    I<1>:$CH3_RXPHSHIFT180DONE,
    I<1>:$CH3_RXPHSETINITDONE,
    I<1>:$CH3_RXPHDLYRESETDONE,
    I<1>:$CH3_RXPHALIGNERR,
    I<1>:$CH3_RXPHALIGNDONE,
    I<1>:$CH3_RXOUTCLK,
    I<1>:$CH3_RXOSINTSTROBESTARTED,
    I<1>:$CH3_RXOSINTSTROBEDONE,
    I<1>:$CH3_RXOSINTSTARTED,
    I<1>:$CH3_RXOSINTDONE,
    I<1>:$CH3_RXFINEALIGNDONE,
    I<1>:$CH3_RXELECIDLE,
    I<1>:$CH3_RXDLYALIGNPROG,
    I<1>:$CH3_RXDLYALIGNERR,
    I<1>:$CH3_RXDCCDONE,
    I<1>:$CH3_RXCOMWAKEDET,
    I<1>:$CH3_RXCOMSASDET,
    I<1>:$CH3_RXCOMMADET,
    I<1>:$CH3_RXCOMINITDET,
    I<1>:$CH3_RXCHANREALIGN,
    I<1>:$CH3_RXCHANISALIGNED,
    I<1>:$CH3_RXCHANBONDSEQ,
    I<1>:$CH3_RXCDRPHDONE,
    I<1>:$CH3_RXCDRLOCK,
    I<1>:$CH3_RXBYTEREALIGN,
    I<1>:$CH3_RXBYTEISALIGNED,
    I<1>:$CH3_RESETEXCEPTION,
    I<1>:$CH3_PHYSTATUS,
    I<1>:$CH3_PHYREADY,
    I<1>:$CH3_ILORESETDONE,
    I<1>:$CH3_GTYTXP,
    I<1>:$CH3_GTYTXN,
    I<1>:$CH3_EYESCANDATAERROR,
    I<1>:$CH3_DMONITOROUTCLK,
    I<1>:$CH3_CFOKOVRDRDY1,
    I<1>:$CH3_CFOKOVRDRDY0,
    I<1>:$CH3_BUFGTRST,
    I<1>:$CH3_BUFGTCE,
    I<1>:$CH2_TXSYNCDONE,
    I<1>:$CH2_TXRESETDONE,
    I<1>:$CH2_TXPROGDIVRESETDONE,
    I<1>:$CH2_TXPMARESETDONE,
    I<1>:$CH2_TXPHSHIFT180DONE,
    I<1>:$CH2_TXPHSETINITDONE,
    I<1>:$CH2_TXPHDLYRESETDONE,
    I<1>:$CH2_TXPHALIGNOUTRSVD,
    I<1>:$CH2_TXPHALIGNERR,
    I<1>:$CH2_TXPHALIGNDONE,
    I<1>:$CH2_TXOUTCLK,
    I<1>:$CH2_TXDLYALIGNPROG,
    I<1>:$CH2_TXDLYALIGNERR,
    I<1>:$CH2_TXDCCDONE,
    I<1>:$CH2_TXCOMFINISH,
    I<1>:$CH2_TX10GSTAT,
    I<1>:$CH2_RXVALID,
    I<1>:$CH2_RXSYNCDONE,
    I<1>:$CH2_RXSLIDERDY,
    I<1>:$CH2_RXRESETDONE,
    I<1>:$CH2_RXPROGDIVRESETDONE,
    I<1>:$CH2_RXPRBSLOCKED,
    I<1>:$CH2_RXPRBSERR,
    I<1>:$CH2_RXPMARESETDONE,
    I<1>:$CH2_RXPHSHIFT180DONE,
    I<1>:$CH2_RXPHSETINITDONE,
    I<1>:$CH2_RXPHDLYRESETDONE,
    I<1>:$CH2_RXPHALIGNERR,
    I<1>:$CH2_RXPHALIGNDONE,
    I<1>:$CH2_RXOUTCLK,
    I<1>:$CH2_RXOSINTSTROBESTARTED,
    I<1>:$CH2_RXOSINTSTROBEDONE,
    I<1>:$CH2_RXOSINTSTARTED,
    I<1>:$CH2_RXOSINTDONE,
    I<1>:$CH2_RXFINEALIGNDONE,
    I<1>:$CH2_RXELECIDLE,
    I<1>:$CH2_RXDLYALIGNPROG,
    I<1>:$CH2_RXDLYALIGNERR,
    I<1>:$CH2_RXDCCDONE,
    I<1>:$CH2_RXCOMWAKEDET,
    I<1>:$CH2_RXCOMSASDET,
    I<1>:$CH2_RXCOMMADET,
    I<1>:$CH2_RXCOMINITDET,
    I<1>:$CH2_RXCHANREALIGN,
    I<1>:$CH2_RXCHANISALIGNED,
    I<1>:$CH2_RXCHANBONDSEQ,
    I<1>:$CH2_RXCDRPHDONE,
    I<1>:$CH2_RXCDRLOCK,
    I<1>:$CH2_RXBYTEREALIGN,
    I<1>:$CH2_RXBYTEISALIGNED,
    I<1>:$CH2_RESETEXCEPTION,
    I<1>:$CH2_PHYSTATUS,
    I<1>:$CH2_PHYREADY,
    I<1>:$CH2_ILORESETDONE,
    I<1>:$CH2_GTYTXP,
    I<1>:$CH2_GTYTXN,
    I<1>:$CH2_EYESCANDATAERROR,
    I<1>:$CH2_DMONITOROUTCLK,
    I<1>:$CH2_CFOKOVRDRDY1,
    I<1>:$CH2_CFOKOVRDRDY0,
    I<1>:$CH2_BUFGTRST,
    I<1>:$CH2_BUFGTCE,
    I<1>:$CH1_TXSYNCDONE,
    I<1>:$CH1_TXRESETDONE,
    I<1>:$CH1_TXPROGDIVRESETDONE,
    I<1>:$CH1_TXPMARESETDONE,
    I<1>:$CH1_TXPHSHIFT180DONE,
    I<1>:$CH1_TXPHSETINITDONE,
    I<1>:$CH1_TXPHDLYRESETDONE,
    I<1>:$CH1_TXPHALIGNOUTRSVD,
    I<1>:$CH1_TXPHALIGNERR,
    I<1>:$CH1_TXPHALIGNDONE,
    I<1>:$CH1_TXOUTCLK,
    I<1>:$CH1_TXDLYALIGNPROG,
    I<1>:$CH1_TXDLYALIGNERR,
    I<1>:$CH1_TXDCCDONE,
    I<1>:$CH1_TXCOMFINISH,
    I<1>:$CH1_TX10GSTAT,
    I<1>:$CH1_RXVALID,
    I<1>:$CH1_RXSYNCDONE,
    I<1>:$CH1_RXSLIDERDY,
    I<1>:$CH1_RXRESETDONE,
    I<1>:$CH1_RXPROGDIVRESETDONE,
    I<1>:$CH1_RXPRBSLOCKED,
    I<1>:$CH1_RXPRBSERR,
    I<1>:$CH1_RXPMARESETDONE,
    I<1>:$CH1_RXPHSHIFT180DONE,
    I<1>:$CH1_RXPHSETINITDONE,
    I<1>:$CH1_RXPHDLYRESETDONE,
    I<1>:$CH1_RXPHALIGNERR,
    I<1>:$CH1_RXPHALIGNDONE,
    I<1>:$CH1_RXOUTCLK,
    I<1>:$CH1_RXOSINTSTROBESTARTED,
    I<1>:$CH1_RXOSINTSTROBEDONE,
    I<1>:$CH1_RXOSINTSTARTED,
    I<1>:$CH1_RXOSINTDONE,
    I<1>:$CH1_RXFINEALIGNDONE,
    I<1>:$CH1_RXELECIDLE,
    I<1>:$CH1_RXDLYALIGNPROG,
    I<1>:$CH1_RXDLYALIGNERR,
    I<1>:$CH1_RXDCCDONE,
    I<1>:$CH1_RXCOMWAKEDET,
    I<1>:$CH1_RXCOMSASDET,
    I<1>:$CH1_RXCOMMADET,
    I<1>:$CH1_RXCOMINITDET,
    I<1>:$CH1_RXCHANREALIGN,
    I<1>:$CH1_RXCHANISALIGNED,
    I<1>:$CH1_RXCHANBONDSEQ,
    I<1>:$CH1_RXCDRPHDONE,
    I<1>:$CH1_RXCDRLOCK,
    I<1>:$CH1_RXBYTEREALIGN,
    I<1>:$CH1_RXBYTEISALIGNED,
    I<1>:$CH1_RESETEXCEPTION,
    I<1>:$CH1_PHYSTATUS,
    I<1>:$CH1_PHYREADY,
    I<1>:$CH1_ILORESETDONE,
    I<1>:$CH1_GTYTXP,
    I<1>:$CH1_GTYTXN,
    I<1>:$CH1_EYESCANDATAERROR,
    I<1>:$CH1_DMONITOROUTCLK,
    I<1>:$CH1_CFOKOVRDRDY1,
    I<1>:$CH1_CFOKOVRDRDY0,
    I<1>:$CH1_BUFGTRST,
    I<1>:$CH1_BUFGTCE,
    I<1>:$CH0_TXSYNCDONE,
    I<1>:$CH0_TXRESETDONE,
    I<1>:$CH0_TXPROGDIVRESETDONE,
    I<1>:$CH0_TXPMARESETDONE,
    I<1>:$CH0_TXPHSHIFT180DONE,
    I<1>:$CH0_TXPHSETINITDONE,
    I<1>:$CH0_TXPHDLYRESETDONE,
    I<1>:$CH0_TXPHALIGNOUTRSVD,
    I<1>:$CH0_TXPHALIGNERR,
    I<1>:$CH0_TXPHALIGNDONE,
    I<1>:$CH0_TXOUTCLK,
    I<1>:$CH0_TXDLYALIGNPROG,
    I<1>:$CH0_TXDLYALIGNERR,
    I<1>:$CH0_TXDCCDONE,
    I<1>:$CH0_TXCOMFINISH,
    I<1>:$CH0_TX10GSTAT,
    I<1>:$CH0_RXVALID,
    I<1>:$CH0_RXSYNCDONE,
    I<1>:$CH0_RXSLIDERDY,
    I<1>:$CH0_RXRESETDONE,
    I<1>:$CH0_RXPROGDIVRESETDONE,
    I<1>:$CH0_RXPRBSLOCKED,
    I<1>:$CH0_RXPRBSERR,
    I<1>:$CH0_RXPMARESETDONE,
    I<1>:$CH0_RXPHSHIFT180DONE,
    I<1>:$CH0_RXPHSETINITDONE,
    I<1>:$CH0_RXPHDLYRESETDONE,
    I<1>:$CH0_RXPHALIGNERR,
    I<1>:$CH0_RXPHALIGNDONE,
    I<1>:$CH0_RXOUTCLK,
    I<1>:$CH0_RXOSINTSTROBESTARTED,
    I<1>:$CH0_RXOSINTSTROBEDONE,
    I<1>:$CH0_RXOSINTSTARTED,
    I<1>:$CH0_RXOSINTDONE,
    I<1>:$CH0_RXFINEALIGNDONE,
    I<1>:$CH0_RXELECIDLE,
    I<1>:$CH0_RXDLYALIGNPROG,
    I<1>:$CH0_RXDLYALIGNERR,
    I<1>:$CH0_RXDCCDONE,
    I<1>:$CH0_RXCOMWAKEDET,
    I<1>:$CH0_RXCOMSASDET,
    I<1>:$CH0_RXCOMMADET,
    I<1>:$CH0_RXCOMINITDET,
    I<1>:$CH0_RXCHANREALIGN,
    I<1>:$CH0_RXCHANISALIGNED,
    I<1>:$CH0_RXCHANBONDSEQ,
    I<1>:$CH0_RXCDRPHDONE,
    I<1>:$CH0_RXCDRLOCK,
    I<1>:$CH0_RXBYTEREALIGN,
    I<1>:$CH0_RXBYTEISALIGNED,
    I<1>:$CH0_RESETEXCEPTION,
    I<1>:$CH0_PHYSTATUS,
    I<1>:$CH0_PHYREADY,
    I<1>:$CH0_ILORESETDONE,
    I<1>:$CH0_GTYTXP,
    I<1>:$CH0_GTYTXN,
    I<1>:$CH0_EYESCANDATAERROR,
    I<1>:$CH0_DMONITOROUTCLK,
    I<1>:$CH0_CFOKOVRDRDY1,
    I<1>:$CH0_CFOKOVRDRDY0,
    I<1>:$CH0_BUFGTRST,
    I<1>:$CH0_BUFGTCE,
    I<1>:$APB3PSLVERR,
    I<1>:$APB3PREADY
  );
}

def HARDuSYNC : XilinxPrimitiveOp<"HARD_SYNC", []> {
  let summary = "HARD_SYNC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$DIN,
    I<1>:$CLK,

    // HARD_SYNC parameters follows
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    SI64Attr:$LATENCY
  );

  let results = (outs
    I<1>:$DOUT
  );
}

def HBMuONEuSTACKuINTF : XilinxPrimitiveOp<"HBM_ONE_STACK_INTF", []> {
  let summary = "HBM_ONE_STACK_INTF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$AXI_15_AWID,
    I<6>:$AXI_15_ARID,
    I<6>:$AXI_14_AWID,
    I<6>:$AXI_14_ARID,
    I<6>:$AXI_13_AWID,
    I<6>:$AXI_13_ARID,
    I<6>:$AXI_12_AWID,
    I<6>:$AXI_12_ARID,
    I<6>:$AXI_11_AWID,
    I<6>:$AXI_11_ARID,
    I<6>:$AXI_10_AWID,
    I<6>:$AXI_10_ARID,
    I<6>:$AXI_09_AWID,
    I<6>:$AXI_09_ARID,
    I<6>:$AXI_08_AWID,
    I<6>:$AXI_08_ARID,
    I<6>:$AXI_07_AWID,
    I<6>:$AXI_07_ARID,
    I<6>:$AXI_06_AWID,
    I<6>:$AXI_06_ARID,
    I<6>:$AXI_05_AWID,
    I<6>:$AXI_05_ARID,
    I<6>:$AXI_04_AWID,
    I<6>:$AXI_04_ARID,
    I<6>:$AXI_03_AWID,
    I<6>:$AXI_03_ARID,
    I<6>:$AXI_02_AWID,
    I<6>:$AXI_02_ARID,
    I<6>:$AXI_01_AWID,
    I<6>:$AXI_01_ARID,
    I<6>:$AXI_00_AWID,
    I<6>:$AXI_00_ARID,
    I<4>:$AXI_15_AWLEN,
    I<4>:$AXI_15_ARLEN,
    I<4>:$AXI_14_AWLEN,
    I<4>:$AXI_14_ARLEN,
    I<4>:$AXI_13_AWLEN,
    I<4>:$AXI_13_ARLEN,
    I<4>:$AXI_12_AWLEN,
    I<4>:$AXI_12_ARLEN,
    I<4>:$AXI_11_AWLEN,
    I<4>:$AXI_11_ARLEN,
    I<4>:$AXI_10_AWLEN,
    I<4>:$AXI_10_ARLEN,
    I<4>:$AXI_09_AWLEN,
    I<4>:$AXI_09_ARLEN,
    I<4>:$AXI_08_AWLEN,
    I<4>:$AXI_08_ARLEN,
    I<4>:$AXI_07_AWLEN,
    I<4>:$AXI_07_ARLEN,
    I<4>:$AXI_06_AWLEN,
    I<4>:$AXI_06_ARLEN,
    I<4>:$AXI_05_AWLEN,
    I<4>:$AXI_05_ARLEN,
    I<4>:$AXI_04_AWLEN,
    I<4>:$AXI_04_ARLEN,
    I<4>:$AXI_03_AWLEN,
    I<4>:$AXI_03_ARLEN,
    I<4>:$AXI_02_AWLEN,
    I<4>:$AXI_02_ARLEN,
    I<4>:$AXI_01_AWLEN,
    I<4>:$AXI_01_ARLEN,
    I<4>:$AXI_00_AWLEN,
    I<4>:$AXI_00_ARLEN,
    I<37>:$AXI_15_AWADDR,
    I<37>:$AXI_15_ARADDR,
    I<37>:$AXI_14_AWADDR,
    I<37>:$AXI_14_ARADDR,
    I<37>:$AXI_13_AWADDR,
    I<37>:$AXI_13_ARADDR,
    I<37>:$AXI_12_AWADDR,
    I<37>:$AXI_12_ARADDR,
    I<37>:$AXI_11_AWADDR,
    I<37>:$AXI_11_ARADDR,
    I<37>:$AXI_10_AWADDR,
    I<37>:$AXI_10_ARADDR,
    I<37>:$AXI_09_AWADDR,
    I<37>:$AXI_09_ARADDR,
    I<37>:$AXI_08_AWADDR,
    I<37>:$AXI_08_ARADDR,
    I<37>:$AXI_07_AWADDR,
    I<37>:$AXI_07_ARADDR,
    I<37>:$AXI_06_AWADDR,
    I<37>:$AXI_06_ARADDR,
    I<37>:$AXI_05_AWADDR,
    I<37>:$AXI_05_ARADDR,
    I<37>:$AXI_04_AWADDR,
    I<37>:$AXI_04_ARADDR,
    I<37>:$AXI_03_AWADDR,
    I<37>:$AXI_03_ARADDR,
    I<37>:$AXI_02_AWADDR,
    I<37>:$AXI_02_ARADDR,
    I<37>:$AXI_01_AWADDR,
    I<37>:$AXI_01_ARADDR,
    I<37>:$AXI_00_AWADDR,
    I<37>:$AXI_00_ARADDR,
    I<32>:$AXI_15_WSTRB,
    I<32>:$AXI_15_WDATA_PARITY,
    I<32>:$AXI_14_WSTRB,
    I<32>:$AXI_14_WDATA_PARITY,
    I<32>:$AXI_13_WSTRB,
    I<32>:$AXI_13_WDATA_PARITY,
    I<32>:$AXI_12_WSTRB,
    I<32>:$AXI_12_WDATA_PARITY,
    I<32>:$AXI_11_WSTRB,
    I<32>:$AXI_11_WDATA_PARITY,
    I<32>:$AXI_10_WSTRB,
    I<32>:$AXI_10_WDATA_PARITY,
    I<32>:$AXI_09_WSTRB,
    I<32>:$AXI_09_WDATA_PARITY,
    I<32>:$AXI_08_WSTRB,
    I<32>:$AXI_08_WDATA_PARITY,
    I<32>:$AXI_07_WSTRB,
    I<32>:$AXI_07_WDATA_PARITY,
    I<32>:$AXI_06_WSTRB,
    I<32>:$AXI_06_WDATA_PARITY,
    I<32>:$AXI_05_WSTRB,
    I<32>:$AXI_05_WDATA_PARITY,
    I<32>:$AXI_04_WSTRB,
    I<32>:$AXI_04_WDATA_PARITY,
    I<32>:$AXI_03_WSTRB,
    I<32>:$AXI_03_WDATA_PARITY,
    I<32>:$AXI_02_WSTRB,
    I<32>:$AXI_02_WDATA_PARITY,
    I<32>:$AXI_01_WSTRB,
    I<32>:$AXI_01_WDATA_PARITY,
    I<32>:$AXI_00_WSTRB,
    I<32>:$AXI_00_WDATA_PARITY,
    I<32>:$APB_0_PWDATA,
    I<3>:$AXI_15_AWSIZE,
    I<3>:$AXI_15_ARSIZE,
    I<3>:$AXI_14_AWSIZE,
    I<3>:$AXI_14_ARSIZE,
    I<3>:$AXI_13_AWSIZE,
    I<3>:$AXI_13_ARSIZE,
    I<3>:$AXI_12_AWSIZE,
    I<3>:$AXI_12_ARSIZE,
    I<3>:$AXI_11_AWSIZE,
    I<3>:$AXI_11_ARSIZE,
    I<3>:$AXI_10_AWSIZE,
    I<3>:$AXI_10_ARSIZE,
    I<3>:$AXI_09_AWSIZE,
    I<3>:$AXI_09_ARSIZE,
    I<3>:$AXI_08_AWSIZE,
    I<3>:$AXI_08_ARSIZE,
    I<3>:$AXI_07_AWSIZE,
    I<3>:$AXI_07_ARSIZE,
    I<3>:$AXI_06_AWSIZE,
    I<3>:$AXI_06_ARSIZE,
    I<3>:$AXI_05_AWSIZE,
    I<3>:$AXI_05_ARSIZE,
    I<3>:$AXI_04_AWSIZE,
    I<3>:$AXI_04_ARSIZE,
    I<3>:$AXI_03_AWSIZE,
    I<3>:$AXI_03_ARSIZE,
    I<3>:$AXI_02_AWSIZE,
    I<3>:$AXI_02_ARSIZE,
    I<3>:$AXI_01_AWSIZE,
    I<3>:$AXI_01_ARSIZE,
    I<3>:$AXI_00_AWSIZE,
    I<3>:$AXI_00_ARSIZE,
    I<256>:$AXI_15_WDATA,
    I<256>:$AXI_14_WDATA,
    I<256>:$AXI_13_WDATA,
    I<256>:$AXI_12_WDATA,
    I<256>:$AXI_11_WDATA,
    I<256>:$AXI_10_WDATA,
    I<256>:$AXI_09_WDATA,
    I<256>:$AXI_08_WDATA,
    I<256>:$AXI_07_WDATA,
    I<256>:$AXI_06_WDATA,
    I<256>:$AXI_05_WDATA,
    I<256>:$AXI_04_WDATA,
    I<256>:$AXI_03_WDATA,
    I<256>:$AXI_02_WDATA,
    I<256>:$AXI_01_WDATA,
    I<256>:$AXI_00_WDATA,
    I<22>:$APB_0_PADDR,
    I<2>:$AXI_15_AWBURST,
    I<2>:$AXI_15_ARBURST,
    I<2>:$AXI_14_AWBURST,
    I<2>:$AXI_14_ARBURST,
    I<2>:$AXI_13_AWBURST,
    I<2>:$AXI_13_ARBURST,
    I<2>:$AXI_12_AWBURST,
    I<2>:$AXI_12_ARBURST,
    I<2>:$AXI_11_AWBURST,
    I<2>:$AXI_11_ARBURST,
    I<2>:$AXI_10_AWBURST,
    I<2>:$AXI_10_ARBURST,
    I<2>:$AXI_09_AWBURST,
    I<2>:$AXI_09_ARBURST,
    I<2>:$AXI_08_AWBURST,
    I<2>:$AXI_08_ARBURST,
    I<2>:$AXI_07_AWBURST,
    I<2>:$AXI_07_ARBURST,
    I<2>:$AXI_06_AWBURST,
    I<2>:$AXI_06_ARBURST,
    I<2>:$AXI_05_AWBURST,
    I<2>:$AXI_05_ARBURST,
    I<2>:$AXI_04_AWBURST,
    I<2>:$AXI_04_ARBURST,
    I<2>:$AXI_03_AWBURST,
    I<2>:$AXI_03_ARBURST,
    I<2>:$AXI_02_AWBURST,
    I<2>:$AXI_02_ARBURST,
    I<2>:$AXI_01_AWBURST,
    I<2>:$AXI_01_ARBURST,
    I<2>:$AXI_00_AWBURST,
    I<2>:$AXI_00_ARBURST,
    I<1>:$MBIST_EN_07,
    I<1>:$MBIST_EN_06,
    I<1>:$MBIST_EN_05,
    I<1>:$MBIST_EN_04,
    I<1>:$MBIST_EN_03,
    I<1>:$MBIST_EN_02,
    I<1>:$MBIST_EN_01,
    I<1>:$MBIST_EN_00,
    I<1>:$HBM_REF_CLK,
    I<1>:$BSCAN_TCK,
    I<1>:$BSCAN_DRCK,
    I<1>:$AXI_15_WVALID,
    I<1>:$AXI_15_WLAST,
    I<1>:$AXI_15_RREADY,
    I<1>:$AXI_15_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_15_BREADY,
    I<1>:$AXI_15_AWVALID,
    I<1>:$AXI_15_ARVALID,
    I<1>:$AXI_15_ARESET_N,
    I<1>:$AXI_15_ACLK,
    I<1>:$AXI_14_WVALID,
    I<1>:$AXI_14_WLAST,
    I<1>:$AXI_14_RREADY,
    I<1>:$AXI_14_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_14_BREADY,
    I<1>:$AXI_14_AWVALID,
    I<1>:$AXI_14_ARVALID,
    I<1>:$AXI_14_ARESET_N,
    I<1>:$AXI_14_ACLK,
    I<1>:$AXI_13_WVALID,
    I<1>:$AXI_13_WLAST,
    I<1>:$AXI_13_RREADY,
    I<1>:$AXI_13_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_13_BREADY,
    I<1>:$AXI_13_AWVALID,
    I<1>:$AXI_13_ARVALID,
    I<1>:$AXI_13_ARESET_N,
    I<1>:$AXI_13_ACLK,
    I<1>:$AXI_12_WVALID,
    I<1>:$AXI_12_WLAST,
    I<1>:$AXI_12_RREADY,
    I<1>:$AXI_12_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_12_BREADY,
    I<1>:$AXI_12_AWVALID,
    I<1>:$AXI_12_ARVALID,
    I<1>:$AXI_12_ARESET_N,
    I<1>:$AXI_12_ACLK,
    I<1>:$AXI_11_WVALID,
    I<1>:$AXI_11_WLAST,
    I<1>:$AXI_11_RREADY,
    I<1>:$AXI_11_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_11_BREADY,
    I<1>:$AXI_11_AWVALID,
    I<1>:$AXI_11_ARVALID,
    I<1>:$AXI_11_ARESET_N,
    I<1>:$AXI_11_ACLK,
    I<1>:$AXI_10_WVALID,
    I<1>:$AXI_10_WLAST,
    I<1>:$AXI_10_RREADY,
    I<1>:$AXI_10_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_10_BREADY,
    I<1>:$AXI_10_AWVALID,
    I<1>:$AXI_10_ARVALID,
    I<1>:$AXI_10_ARESET_N,
    I<1>:$AXI_10_ACLK,
    I<1>:$AXI_09_WVALID,
    I<1>:$AXI_09_WLAST,
    I<1>:$AXI_09_RREADY,
    I<1>:$AXI_09_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_09_BREADY,
    I<1>:$AXI_09_AWVALID,
    I<1>:$AXI_09_ARVALID,
    I<1>:$AXI_09_ARESET_N,
    I<1>:$AXI_09_ACLK,
    I<1>:$AXI_08_WVALID,
    I<1>:$AXI_08_WLAST,
    I<1>:$AXI_08_RREADY,
    I<1>:$AXI_08_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_08_BREADY,
    I<1>:$AXI_08_AWVALID,
    I<1>:$AXI_08_ARVALID,
    I<1>:$AXI_08_ARESET_N,
    I<1>:$AXI_08_ACLK,
    I<1>:$AXI_07_WVALID,
    I<1>:$AXI_07_WLAST,
    I<1>:$AXI_07_RREADY,
    I<1>:$AXI_07_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_07_BREADY,
    I<1>:$AXI_07_AWVALID,
    I<1>:$AXI_07_ARVALID,
    I<1>:$AXI_07_ARESET_N,
    I<1>:$AXI_07_ACLK,
    I<1>:$AXI_06_WVALID,
    I<1>:$AXI_06_WLAST,
    I<1>:$AXI_06_RREADY,
    I<1>:$AXI_06_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_06_BREADY,
    I<1>:$AXI_06_AWVALID,
    I<1>:$AXI_06_ARVALID,
    I<1>:$AXI_06_ARESET_N,
    I<1>:$AXI_06_ACLK,
    I<1>:$AXI_05_WVALID,
    I<1>:$AXI_05_WLAST,
    I<1>:$AXI_05_RREADY,
    I<1>:$AXI_05_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_05_BREADY,
    I<1>:$AXI_05_AWVALID,
    I<1>:$AXI_05_ARVALID,
    I<1>:$AXI_05_ARESET_N,
    I<1>:$AXI_05_ACLK,
    I<1>:$AXI_04_WVALID,
    I<1>:$AXI_04_WLAST,
    I<1>:$AXI_04_RREADY,
    I<1>:$AXI_04_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_04_BREADY,
    I<1>:$AXI_04_AWVALID,
    I<1>:$AXI_04_ARVALID,
    I<1>:$AXI_04_ARESET_N,
    I<1>:$AXI_04_ACLK,
    I<1>:$AXI_03_WVALID,
    I<1>:$AXI_03_WLAST,
    I<1>:$AXI_03_RREADY,
    I<1>:$AXI_03_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_03_BREADY,
    I<1>:$AXI_03_AWVALID,
    I<1>:$AXI_03_ARVALID,
    I<1>:$AXI_03_ARESET_N,
    I<1>:$AXI_03_ACLK,
    I<1>:$AXI_02_WVALID,
    I<1>:$AXI_02_WLAST,
    I<1>:$AXI_02_RREADY,
    I<1>:$AXI_02_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_02_BREADY,
    I<1>:$AXI_02_AWVALID,
    I<1>:$AXI_02_ARVALID,
    I<1>:$AXI_02_ARESET_N,
    I<1>:$AXI_02_ACLK,
    I<1>:$AXI_01_WVALID,
    I<1>:$AXI_01_WLAST,
    I<1>:$AXI_01_RREADY,
    I<1>:$AXI_01_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_01_BREADY,
    I<1>:$AXI_01_AWVALID,
    I<1>:$AXI_01_ARVALID,
    I<1>:$AXI_01_ARESET_N,
    I<1>:$AXI_01_ACLK,
    I<1>:$AXI_00_WVALID,
    I<1>:$AXI_00_WLAST,
    I<1>:$AXI_00_RREADY,
    I<1>:$AXI_00_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_00_BREADY,
    I<1>:$AXI_00_AWVALID,
    I<1>:$AXI_00_ARVALID,
    I<1>:$AXI_00_ARESET_N,
    I<1>:$AXI_00_ACLK,
    I<1>:$APB_0_PWRITE,
    I<1>:$APB_0_PSEL,
    I<1>:$APB_0_PRESET_N,
    I<1>:$APB_0_PENABLE,
    I<1>:$APB_0_PCLK,

    // HBM_ONE_STACK_INTF parameters follows
    StrAttr:$CLK_SEL_00,
    StrAttr:$CLK_SEL_01,
    StrAttr:$CLK_SEL_02,
    StrAttr:$CLK_SEL_03,
    StrAttr:$CLK_SEL_04,
    StrAttr:$CLK_SEL_05,
    StrAttr:$CLK_SEL_06,
    StrAttr:$CLK_SEL_07,
    StrAttr:$CLK_SEL_08,
    StrAttr:$CLK_SEL_09,
    StrAttr:$CLK_SEL_10,
    StrAttr:$CLK_SEL_11,
    StrAttr:$CLK_SEL_12,
    StrAttr:$CLK_SEL_13,
    StrAttr:$CLK_SEL_14,
    StrAttr:$CLK_SEL_15,
    SI64Attr:$DATARATE_00,
    SI64Attr:$DATARATE_01,
    SI64Attr:$DATARATE_02,
    SI64Attr:$DATARATE_03,
    SI64Attr:$DATARATE_04,
    SI64Attr:$DATARATE_05,
    SI64Attr:$DATARATE_06,
    SI64Attr:$DATARATE_07,
    StrAttr:$DA_LOCKOUT,
    APIntAttr<I<1>>:$IS_APB_0_PCLK_INVERTED,
    APIntAttr<I<1>>:$IS_APB_0_PRESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_00_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_00_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_01_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_01_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_02_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_02_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_03_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_03_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_04_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_04_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_05_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_05_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_06_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_06_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_07_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_07_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_08_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_08_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_09_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_09_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_10_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_10_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_11_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_11_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_12_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_12_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_13_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_13_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_14_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_14_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_15_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_15_ARESET_N_INVERTED,
    StrAttr:$MC_ENABLE_0,
    StrAttr:$MC_ENABLE_1,
    StrAttr:$MC_ENABLE_2,
    StrAttr:$MC_ENABLE_3,
    StrAttr:$MC_ENABLE_4,
    StrAttr:$MC_ENABLE_5,
    StrAttr:$MC_ENABLE_6,
    StrAttr:$MC_ENABLE_7,
    StrAttr:$MC_ENABLE_APB,
    SI64Attr:$PAGEHIT_PERCENT_00,
    StrAttr:$PHY_ENABLE_00,
    StrAttr:$PHY_ENABLE_01,
    StrAttr:$PHY_ENABLE_02,
    StrAttr:$PHY_ENABLE_03,
    StrAttr:$PHY_ENABLE_04,
    StrAttr:$PHY_ENABLE_05,
    StrAttr:$PHY_ENABLE_06,
    StrAttr:$PHY_ENABLE_07,
    StrAttr:$PHY_ENABLE_08,
    StrAttr:$PHY_ENABLE_09,
    StrAttr:$PHY_ENABLE_10,
    StrAttr:$PHY_ENABLE_11,
    StrAttr:$PHY_ENABLE_12,
    StrAttr:$PHY_ENABLE_13,
    StrAttr:$PHY_ENABLE_14,
    StrAttr:$PHY_ENABLE_15,
    StrAttr:$PHY_ENABLE_APB,
    StrAttr:$PHY_PCLK_INVERT_01,
    SI64Attr:$READ_PERCENT_00,
    SI64Attr:$READ_PERCENT_01,
    SI64Attr:$READ_PERCENT_02,
    SI64Attr:$READ_PERCENT_03,
    SI64Attr:$READ_PERCENT_04,
    SI64Attr:$READ_PERCENT_05,
    SI64Attr:$READ_PERCENT_06,
    SI64Attr:$READ_PERCENT_07,
    SI64Attr:$READ_PERCENT_08,
    SI64Attr:$READ_PERCENT_09,
    SI64Attr:$READ_PERCENT_10,
    SI64Attr:$READ_PERCENT_11,
    SI64Attr:$READ_PERCENT_12,
    SI64Attr:$READ_PERCENT_13,
    SI64Attr:$READ_PERCENT_14,
    SI64Attr:$READ_PERCENT_15,
    StrAttr:$SIM_DEVICE,
    SI64Attr:$STACK_LOCATION,
    StrAttr:$SWITCH_ENABLE,
    SI64Attr:$WRITE_PERCENT_00,
    SI64Attr:$WRITE_PERCENT_01,
    SI64Attr:$WRITE_PERCENT_02,
    SI64Attr:$WRITE_PERCENT_03,
    SI64Attr:$WRITE_PERCENT_04,
    SI64Attr:$WRITE_PERCENT_05,
    SI64Attr:$WRITE_PERCENT_06,
    SI64Attr:$WRITE_PERCENT_07,
    SI64Attr:$WRITE_PERCENT_08,
    SI64Attr:$WRITE_PERCENT_09,
    SI64Attr:$WRITE_PERCENT_10,
    SI64Attr:$WRITE_PERCENT_11,
    SI64Attr:$WRITE_PERCENT_12,
    SI64Attr:$WRITE_PERCENT_13,
    SI64Attr:$WRITE_PERCENT_14,
    SI64Attr:$WRITE_PERCENT_15
  );

  let results = (outs
    I<8>:$AXI_15_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_15_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_14_PHY_STATUS,
    I<8>:$AXI_14_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_14_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_13_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_13_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_12_PHY_STATUS,
    I<8>:$AXI_12_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_12_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_11_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_11_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_10_PHY_STATUS,
    I<8>:$AXI_10_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_10_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_09_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_09_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_08_PHY_STATUS,
    I<8>:$AXI_08_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_08_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_07_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_07_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_06_PHY_STATUS,
    I<8>:$AXI_06_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_06_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_05_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_05_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_04_PHY_STATUS,
    I<8>:$AXI_04_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_04_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_03_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_03_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_02_PHY_STATUS,
    I<8>:$AXI_02_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_02_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_01_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_01_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_00_PHY_STATUS,
    I<8>:$AXI_00_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_00_DFI_DBI_BYTE_DISABLE,
    I<6>:$AXI_15_RID,
    I<6>:$AXI_15_BID,
    I<6>:$AXI_14_RID,
    I<6>:$AXI_14_MC_STATUS,
    I<6>:$AXI_14_BID,
    I<6>:$AXI_13_RID,
    I<6>:$AXI_13_BID,
    I<6>:$AXI_12_RID,
    I<6>:$AXI_12_MC_STATUS,
    I<6>:$AXI_12_BID,
    I<6>:$AXI_11_RID,
    I<6>:$AXI_11_BID,
    I<6>:$AXI_10_RID,
    I<6>:$AXI_10_MC_STATUS,
    I<6>:$AXI_10_BID,
    I<6>:$AXI_09_RID,
    I<6>:$AXI_09_BID,
    I<6>:$AXI_08_RID,
    I<6>:$AXI_08_MC_STATUS,
    I<6>:$AXI_08_BID,
    I<6>:$AXI_07_RID,
    I<6>:$AXI_07_BID,
    I<6>:$AXI_06_RID,
    I<6>:$AXI_06_MC_STATUS,
    I<6>:$AXI_06_BID,
    I<6>:$AXI_05_RID,
    I<6>:$AXI_05_BID,
    I<6>:$AXI_04_RID,
    I<6>:$AXI_04_MC_STATUS,
    I<6>:$AXI_04_BID,
    I<6>:$AXI_03_RID,
    I<6>:$AXI_03_BID,
    I<6>:$AXI_02_RID,
    I<6>:$AXI_02_MC_STATUS,
    I<6>:$AXI_02_BID,
    I<6>:$AXI_01_RID,
    I<6>:$AXI_01_BID,
    I<6>:$AXI_00_RID,
    I<6>:$AXI_00_MC_STATUS,
    I<6>:$AXI_00_BID,
    I<32>:$AXI_15_RDATA_PARITY,
    I<32>:$AXI_14_RDATA_PARITY,
    I<32>:$AXI_13_RDATA_PARITY,
    I<32>:$AXI_12_RDATA_PARITY,
    I<32>:$AXI_11_RDATA_PARITY,
    I<32>:$AXI_10_RDATA_PARITY,
    I<32>:$AXI_09_RDATA_PARITY,
    I<32>:$AXI_08_RDATA_PARITY,
    I<32>:$AXI_07_RDATA_PARITY,
    I<32>:$AXI_06_RDATA_PARITY,
    I<32>:$AXI_05_RDATA_PARITY,
    I<32>:$AXI_04_RDATA_PARITY,
    I<32>:$AXI_03_RDATA_PARITY,
    I<32>:$AXI_02_RDATA_PARITY,
    I<32>:$AXI_01_RDATA_PARITY,
    I<32>:$AXI_00_RDATA_PARITY,
    I<32>:$APB_0_PRDATA,
    I<3>:$DRAM_0_STAT_TEMP,
    I<256>:$AXI_15_RDATA,
    I<256>:$AXI_14_RDATA,
    I<256>:$AXI_13_RDATA,
    I<256>:$AXI_12_RDATA,
    I<256>:$AXI_11_RDATA,
    I<256>:$AXI_10_RDATA,
    I<256>:$AXI_09_RDATA,
    I<256>:$AXI_08_RDATA,
    I<256>:$AXI_07_RDATA,
    I<256>:$AXI_06_RDATA,
    I<256>:$AXI_05_RDATA,
    I<256>:$AXI_04_RDATA,
    I<256>:$AXI_03_RDATA,
    I<256>:$AXI_02_RDATA,
    I<256>:$AXI_01_RDATA,
    I<256>:$AXI_00_RDATA,
    I<21>:$AXI_15_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_14_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_13_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_12_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_11_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_10_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_09_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_08_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_07_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_06_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_05_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_04_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_03_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_02_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_01_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_00_DFI_DW_RDDATA_DBI,
    I<2>:$AXI_15_RRESP,
    I<2>:$AXI_15_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_15_DFI_AW_AERR_N,
    I<2>:$AXI_15_BRESP,
    I<2>:$AXI_14_RRESP,
    I<2>:$AXI_14_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_14_DFI_AW_AERR_N,
    I<2>:$AXI_14_BRESP,
    I<2>:$AXI_13_RRESP,
    I<2>:$AXI_13_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_13_DFI_AW_AERR_N,
    I<2>:$AXI_13_BRESP,
    I<2>:$AXI_12_RRESP,
    I<2>:$AXI_12_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_12_DFI_AW_AERR_N,
    I<2>:$AXI_12_BRESP,
    I<2>:$AXI_11_RRESP,
    I<2>:$AXI_11_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_11_DFI_AW_AERR_N,
    I<2>:$AXI_11_BRESP,
    I<2>:$AXI_10_RRESP,
    I<2>:$AXI_10_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_10_DFI_AW_AERR_N,
    I<2>:$AXI_10_BRESP,
    I<2>:$AXI_09_RRESP,
    I<2>:$AXI_09_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_09_DFI_AW_AERR_N,
    I<2>:$AXI_09_BRESP,
    I<2>:$AXI_08_RRESP,
    I<2>:$AXI_08_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_08_DFI_AW_AERR_N,
    I<2>:$AXI_08_BRESP,
    I<2>:$AXI_07_RRESP,
    I<2>:$AXI_07_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_07_DFI_AW_AERR_N,
    I<2>:$AXI_07_BRESP,
    I<2>:$AXI_06_RRESP,
    I<2>:$AXI_06_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_06_DFI_AW_AERR_N,
    I<2>:$AXI_06_BRESP,
    I<2>:$AXI_05_RRESP,
    I<2>:$AXI_05_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_05_DFI_AW_AERR_N,
    I<2>:$AXI_05_BRESP,
    I<2>:$AXI_04_RRESP,
    I<2>:$AXI_04_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_04_DFI_AW_AERR_N,
    I<2>:$AXI_04_BRESP,
    I<2>:$AXI_03_RRESP,
    I<2>:$AXI_03_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_03_DFI_AW_AERR_N,
    I<2>:$AXI_03_BRESP,
    I<2>:$AXI_02_RRESP,
    I<2>:$AXI_02_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_02_DFI_AW_AERR_N,
    I<2>:$AXI_02_BRESP,
    I<2>:$AXI_01_RRESP,
    I<2>:$AXI_01_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_01_DFI_AW_AERR_N,
    I<2>:$AXI_01_BRESP,
    I<2>:$AXI_00_RRESP,
    I<2>:$AXI_00_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_00_DFI_AW_AERR_N,
    I<2>:$AXI_00_BRESP,
    I<1>:$DRAM_0_STAT_CATTRIP,
    I<1>:$AXI_15_WREADY,
    I<1>:$AXI_15_RVALID,
    I<1>:$AXI_15_RLAST,
    I<1>:$AXI_15_DFI_RST_N_BUF,
    I<1>:$AXI_15_DFI_PHY_LP_STATE,
    I<1>:$AXI_15_DFI_PHYUPD_REQ,
    I<1>:$AXI_15_DFI_INIT_COMPLETE,
    I<1>:$AXI_15_DFI_CLK_BUF,
    I<1>:$AXI_15_BVALID,
    I<1>:$AXI_15_AWREADY,
    I<1>:$AXI_15_ARREADY,
    I<1>:$AXI_14_WREADY,
    I<1>:$AXI_14_RVALID,
    I<1>:$AXI_14_RLAST,
    I<1>:$AXI_14_DFI_RST_N_BUF,
    I<1>:$AXI_14_DFI_PHY_LP_STATE,
    I<1>:$AXI_14_DFI_PHYUPD_REQ,
    I<1>:$AXI_14_DFI_INIT_COMPLETE,
    I<1>:$AXI_14_DFI_CLK_BUF,
    I<1>:$AXI_14_BVALID,
    I<1>:$AXI_14_AWREADY,
    I<1>:$AXI_14_ARREADY,
    I<1>:$AXI_13_WREADY,
    I<1>:$AXI_13_RVALID,
    I<1>:$AXI_13_RLAST,
    I<1>:$AXI_13_DFI_RST_N_BUF,
    I<1>:$AXI_13_DFI_PHY_LP_STATE,
    I<1>:$AXI_13_DFI_PHYUPD_REQ,
    I<1>:$AXI_13_DFI_INIT_COMPLETE,
    I<1>:$AXI_13_DFI_CLK_BUF,
    I<1>:$AXI_13_BVALID,
    I<1>:$AXI_13_AWREADY,
    I<1>:$AXI_13_ARREADY,
    I<1>:$AXI_12_WREADY,
    I<1>:$AXI_12_RVALID,
    I<1>:$AXI_12_RLAST,
    I<1>:$AXI_12_DFI_RST_N_BUF,
    I<1>:$AXI_12_DFI_PHY_LP_STATE,
    I<1>:$AXI_12_DFI_PHYUPD_REQ,
    I<1>:$AXI_12_DFI_INIT_COMPLETE,
    I<1>:$AXI_12_DFI_CLK_BUF,
    I<1>:$AXI_12_BVALID,
    I<1>:$AXI_12_AWREADY,
    I<1>:$AXI_12_ARREADY,
    I<1>:$AXI_11_WREADY,
    I<1>:$AXI_11_RVALID,
    I<1>:$AXI_11_RLAST,
    I<1>:$AXI_11_DFI_RST_N_BUF,
    I<1>:$AXI_11_DFI_PHY_LP_STATE,
    I<1>:$AXI_11_DFI_PHYUPD_REQ,
    I<1>:$AXI_11_DFI_INIT_COMPLETE,
    I<1>:$AXI_11_DFI_CLK_BUF,
    I<1>:$AXI_11_BVALID,
    I<1>:$AXI_11_AWREADY,
    I<1>:$AXI_11_ARREADY,
    I<1>:$AXI_10_WREADY,
    I<1>:$AXI_10_RVALID,
    I<1>:$AXI_10_RLAST,
    I<1>:$AXI_10_DFI_RST_N_BUF,
    I<1>:$AXI_10_DFI_PHY_LP_STATE,
    I<1>:$AXI_10_DFI_PHYUPD_REQ,
    I<1>:$AXI_10_DFI_INIT_COMPLETE,
    I<1>:$AXI_10_DFI_CLK_BUF,
    I<1>:$AXI_10_BVALID,
    I<1>:$AXI_10_AWREADY,
    I<1>:$AXI_10_ARREADY,
    I<1>:$AXI_09_WREADY,
    I<1>:$AXI_09_RVALID,
    I<1>:$AXI_09_RLAST,
    I<1>:$AXI_09_DFI_RST_N_BUF,
    I<1>:$AXI_09_DFI_PHY_LP_STATE,
    I<1>:$AXI_09_DFI_PHYUPD_REQ,
    I<1>:$AXI_09_DFI_INIT_COMPLETE,
    I<1>:$AXI_09_DFI_CLK_BUF,
    I<1>:$AXI_09_BVALID,
    I<1>:$AXI_09_AWREADY,
    I<1>:$AXI_09_ARREADY,
    I<1>:$AXI_08_WREADY,
    I<1>:$AXI_08_RVALID,
    I<1>:$AXI_08_RLAST,
    I<1>:$AXI_08_DFI_RST_N_BUF,
    I<1>:$AXI_08_DFI_PHY_LP_STATE,
    I<1>:$AXI_08_DFI_PHYUPD_REQ,
    I<1>:$AXI_08_DFI_INIT_COMPLETE,
    I<1>:$AXI_08_DFI_CLK_BUF,
    I<1>:$AXI_08_BVALID,
    I<1>:$AXI_08_AWREADY,
    I<1>:$AXI_08_ARREADY,
    I<1>:$AXI_07_WREADY,
    I<1>:$AXI_07_RVALID,
    I<1>:$AXI_07_RLAST,
    I<1>:$AXI_07_DFI_RST_N_BUF,
    I<1>:$AXI_07_DFI_PHY_LP_STATE,
    I<1>:$AXI_07_DFI_PHYUPD_REQ,
    I<1>:$AXI_07_DFI_INIT_COMPLETE,
    I<1>:$AXI_07_DFI_CLK_BUF,
    I<1>:$AXI_07_BVALID,
    I<1>:$AXI_07_AWREADY,
    I<1>:$AXI_07_ARREADY,
    I<1>:$AXI_06_WREADY,
    I<1>:$AXI_06_RVALID,
    I<1>:$AXI_06_RLAST,
    I<1>:$AXI_06_DFI_RST_N_BUF,
    I<1>:$AXI_06_DFI_PHY_LP_STATE,
    I<1>:$AXI_06_DFI_PHYUPD_REQ,
    I<1>:$AXI_06_DFI_INIT_COMPLETE,
    I<1>:$AXI_06_DFI_CLK_BUF,
    I<1>:$AXI_06_BVALID,
    I<1>:$AXI_06_AWREADY,
    I<1>:$AXI_06_ARREADY,
    I<1>:$AXI_05_WREADY,
    I<1>:$AXI_05_RVALID,
    I<1>:$AXI_05_RLAST,
    I<1>:$AXI_05_DFI_RST_N_BUF,
    I<1>:$AXI_05_DFI_PHY_LP_STATE,
    I<1>:$AXI_05_DFI_PHYUPD_REQ,
    I<1>:$AXI_05_DFI_INIT_COMPLETE,
    I<1>:$AXI_05_DFI_CLK_BUF,
    I<1>:$AXI_05_BVALID,
    I<1>:$AXI_05_AWREADY,
    I<1>:$AXI_05_ARREADY,
    I<1>:$AXI_04_WREADY,
    I<1>:$AXI_04_RVALID,
    I<1>:$AXI_04_RLAST,
    I<1>:$AXI_04_DFI_RST_N_BUF,
    I<1>:$AXI_04_DFI_PHY_LP_STATE,
    I<1>:$AXI_04_DFI_PHYUPD_REQ,
    I<1>:$AXI_04_DFI_INIT_COMPLETE,
    I<1>:$AXI_04_DFI_CLK_BUF,
    I<1>:$AXI_04_BVALID,
    I<1>:$AXI_04_AWREADY,
    I<1>:$AXI_04_ARREADY,
    I<1>:$AXI_03_WREADY,
    I<1>:$AXI_03_RVALID,
    I<1>:$AXI_03_RLAST,
    I<1>:$AXI_03_DFI_RST_N_BUF,
    I<1>:$AXI_03_DFI_PHY_LP_STATE,
    I<1>:$AXI_03_DFI_PHYUPD_REQ,
    I<1>:$AXI_03_DFI_INIT_COMPLETE,
    I<1>:$AXI_03_DFI_CLK_BUF,
    I<1>:$AXI_03_BVALID,
    I<1>:$AXI_03_AWREADY,
    I<1>:$AXI_03_ARREADY,
    I<1>:$AXI_02_WREADY,
    I<1>:$AXI_02_RVALID,
    I<1>:$AXI_02_RLAST,
    I<1>:$AXI_02_DFI_RST_N_BUF,
    I<1>:$AXI_02_DFI_PHY_LP_STATE,
    I<1>:$AXI_02_DFI_PHYUPD_REQ,
    I<1>:$AXI_02_DFI_INIT_COMPLETE,
    I<1>:$AXI_02_DFI_CLK_BUF,
    I<1>:$AXI_02_BVALID,
    I<1>:$AXI_02_AWREADY,
    I<1>:$AXI_02_ARREADY,
    I<1>:$AXI_01_WREADY,
    I<1>:$AXI_01_RVALID,
    I<1>:$AXI_01_RLAST,
    I<1>:$AXI_01_DFI_RST_N_BUF,
    I<1>:$AXI_01_DFI_PHY_LP_STATE,
    I<1>:$AXI_01_DFI_PHYUPD_REQ,
    I<1>:$AXI_01_DFI_INIT_COMPLETE,
    I<1>:$AXI_01_DFI_CLK_BUF,
    I<1>:$AXI_01_BVALID,
    I<1>:$AXI_01_AWREADY,
    I<1>:$AXI_01_ARREADY,
    I<1>:$AXI_00_WREADY,
    I<1>:$AXI_00_RVALID,
    I<1>:$AXI_00_RLAST,
    I<1>:$AXI_00_DFI_RST_N_BUF,
    I<1>:$AXI_00_DFI_PHY_LP_STATE,
    I<1>:$AXI_00_DFI_PHYUPD_REQ,
    I<1>:$AXI_00_DFI_INIT_COMPLETE,
    I<1>:$AXI_00_DFI_CLK_BUF,
    I<1>:$AXI_00_BVALID,
    I<1>:$AXI_00_AWREADY,
    I<1>:$AXI_00_ARREADY,
    I<1>:$APB_0_PSLVERR,
    I<1>:$APB_0_PREADY
  );
}

def HBMuREFuCLK : XilinxPrimitiveOp<"HBM_REF_CLK", []> {
  let summary = "HBM_REF_CLK Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$REF_CLK

    // HBM_REF_CLK does not contain any parameters
  );

  let results = (outs
  );
}

def HBMuSNGLBLIuINTFuAPB : XilinxPrimitiveOp<"HBM_SNGLBLI_INTF_APB", []> {
  let summary = "HBM_SNGLBLI_INTF_APB Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<32>:$PWDATA,
    I<22>:$PADDR,
    I<1>:$PWRITE,
    I<1>:$PSEL,
    I<1>:$PRESET_N,
    I<1>:$PENABLE,
    I<1>:$PCLK,

    // HBM_SNGLBLI_INTF_APB parameters follows
    StrAttr:$CLK_SEL,
    APIntAttr<I<1>>:$IS_PCLK_INVERTED,
    APIntAttr<I<1>>:$IS_PRESET_N_INVERTED,
    StrAttr:$MC_ENABLE,
    StrAttr:$PHY_ENABLE,
    StrAttr:$PHY_PCLK_INVERT,
    StrAttr:$SWITCH_ENABLE
  );

  let results = (outs
    I<32>:$PRDATA_PIPE,
    I<3>:$TEMP_PIPE,
    I<1>:$PSLVERR_PIPE,
    I<1>:$PREADY_PIPE,
    I<1>:$CATTRIP_PIPE
  );
}

def HBMuSNGLBLIuINTFuAXI : XilinxPrimitiveOp<"HBM_SNGLBLI_INTF_AXI", []> {
  let summary = "HBM_SNGLBLI_INTF_AXI Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$AWID,
    I<6>:$ARID,
    I<4>:$AWLEN,
    I<4>:$ARLEN,
    I<37>:$AWADDR,
    I<37>:$ARADDR,
    I<32>:$WSTRB,
    I<32>:$WDATA_PARITY,
    I<3>:$AWSIZE,
    I<3>:$ARSIZE,
    I<256>:$WDATA,
    I<2>:$AWBURST,
    I<2>:$ARBURST,
    I<1>:$WVALID,
    I<1>:$WLAST,
    I<1>:$RREADY,
    I<1>:$MBIST_EN,
    I<1>:$DFI_LP_PWR_X_REQ,
    I<1>:$BSCAN_CK,
    I<1>:$BREADY,
    I<1>:$AWVALID,
    I<1>:$ARVALID,
    I<1>:$ARESET_N,
    I<1>:$ACLK,

    // HBM_SNGLBLI_INTF_AXI parameters follows
    StrAttr:$CLK_SEL,
    SI64Attr:$DATARATE,
    APIntAttr<I<1>>:$IS_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_ARESET_N_INVERTED,
    StrAttr:$MC_ENABLE,
    SI64Attr:$PAGEHIT_PERCENT,
    StrAttr:$PHY_ENABLE,
    SI64Attr:$READ_PERCENT,
    StrAttr:$SWITCH_ENABLE,
    SI64Attr:$WRITE_PERCENT
  );

  let results = (outs
    I<8>:$PHY_STATUS,
    I<8>:$DFI_DW_RDDATA_DERR_PIPE,
    I<8>:$DFI_DBI_BYTE_DISABLE_PIPE,
    I<6>:$STATUS,
    I<6>:$RID_PIPE,
    I<6>:$MC_STATUS,
    I<6>:$BID_PIPE,
    I<32>:$RDATA_PARITY_PIPE,
    I<256>:$RDATA_PIPE,
    I<21>:$DFI_DW_RDDATA_DBI_PIPE,
    I<2>:$RRESP_PIPE,
    I<2>:$DFI_DW_RDDATA_VALID_PIPE,
    I<2>:$DFI_DW_RDDATA_PAR_VALID_PIPE,
    I<2>:$DFI_AW_AERR_N_PIPE,
    I<2>:$BRESP_PIPE,
    I<1>:$WREADY_PIPE,
    I<1>:$RVALID_PIPE,
    I<1>:$RLAST_PIPE,
    I<1>:$DFI_RST_N_BUF,
    I<1>:$DFI_PHY_LP_STATE_PIPE,
    I<1>:$DFI_PHYUPD_TYPE_PIPE,
    I<1>:$DFI_PHYUPD_REQ_PIPE,
    I<1>:$DFI_INIT_COMPLETE_PIPE,
    I<1>:$DFI_CTRLUPD_ACK_PIPE,
    I<1>:$DFI_CLK_BUF,
    I<1>:$BVALID_PIPE,
    I<1>:$AWREADY_PIPE,
    I<1>:$ARREADY_PIPE
  );
}

def HBMuTWOuSTACKuINTF : XilinxPrimitiveOp<"HBM_TWO_STACK_INTF", []> {
  let summary = "HBM_TWO_STACK_INTF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$AXI_31_AWID,
    I<6>:$AXI_31_ARID,
    I<6>:$AXI_30_AWID,
    I<6>:$AXI_30_ARID,
    I<6>:$AXI_29_AWID,
    I<6>:$AXI_29_ARID,
    I<6>:$AXI_28_AWID,
    I<6>:$AXI_28_ARID,
    I<6>:$AXI_27_AWID,
    I<6>:$AXI_27_ARID,
    I<6>:$AXI_26_AWID,
    I<6>:$AXI_26_ARID,
    I<6>:$AXI_25_AWID,
    I<6>:$AXI_25_ARID,
    I<6>:$AXI_24_AWID,
    I<6>:$AXI_24_ARID,
    I<6>:$AXI_23_AWID,
    I<6>:$AXI_23_ARID,
    I<6>:$AXI_22_AWID,
    I<6>:$AXI_22_ARID,
    I<6>:$AXI_21_AWID,
    I<6>:$AXI_21_ARID,
    I<6>:$AXI_20_AWID,
    I<6>:$AXI_20_ARID,
    I<6>:$AXI_19_AWID,
    I<6>:$AXI_19_ARID,
    I<6>:$AXI_18_AWID,
    I<6>:$AXI_18_ARID,
    I<6>:$AXI_17_AWID,
    I<6>:$AXI_17_ARID,
    I<6>:$AXI_16_AWID,
    I<6>:$AXI_16_ARID,
    I<6>:$AXI_15_AWID,
    I<6>:$AXI_15_ARID,
    I<6>:$AXI_14_AWID,
    I<6>:$AXI_14_ARID,
    I<6>:$AXI_13_AWID,
    I<6>:$AXI_13_ARID,
    I<6>:$AXI_12_AWID,
    I<6>:$AXI_12_ARID,
    I<6>:$AXI_11_AWID,
    I<6>:$AXI_11_ARID,
    I<6>:$AXI_10_AWID,
    I<6>:$AXI_10_ARID,
    I<6>:$AXI_09_AWID,
    I<6>:$AXI_09_ARID,
    I<6>:$AXI_08_AWID,
    I<6>:$AXI_08_ARID,
    I<6>:$AXI_07_AWID,
    I<6>:$AXI_07_ARID,
    I<6>:$AXI_06_AWID,
    I<6>:$AXI_06_ARID,
    I<6>:$AXI_05_AWID,
    I<6>:$AXI_05_ARID,
    I<6>:$AXI_04_AWID,
    I<6>:$AXI_04_ARID,
    I<6>:$AXI_03_AWID,
    I<6>:$AXI_03_ARID,
    I<6>:$AXI_02_AWID,
    I<6>:$AXI_02_ARID,
    I<6>:$AXI_01_AWID,
    I<6>:$AXI_01_ARID,
    I<6>:$AXI_00_AWID,
    I<6>:$AXI_00_ARID,
    I<4>:$AXI_31_AWLEN,
    I<4>:$AXI_31_ARLEN,
    I<4>:$AXI_30_AWLEN,
    I<4>:$AXI_30_ARLEN,
    I<4>:$AXI_29_AWLEN,
    I<4>:$AXI_29_ARLEN,
    I<4>:$AXI_28_AWLEN,
    I<4>:$AXI_28_ARLEN,
    I<4>:$AXI_27_AWLEN,
    I<4>:$AXI_27_ARLEN,
    I<4>:$AXI_26_AWLEN,
    I<4>:$AXI_26_ARLEN,
    I<4>:$AXI_25_AWLEN,
    I<4>:$AXI_25_ARLEN,
    I<4>:$AXI_24_AWLEN,
    I<4>:$AXI_24_ARLEN,
    I<4>:$AXI_23_AWLEN,
    I<4>:$AXI_23_ARLEN,
    I<4>:$AXI_22_AWLEN,
    I<4>:$AXI_22_ARLEN,
    I<4>:$AXI_21_AWLEN,
    I<4>:$AXI_21_ARLEN,
    I<4>:$AXI_20_AWLEN,
    I<4>:$AXI_20_ARLEN,
    I<4>:$AXI_19_AWLEN,
    I<4>:$AXI_19_ARLEN,
    I<4>:$AXI_18_AWLEN,
    I<4>:$AXI_18_ARLEN,
    I<4>:$AXI_17_AWLEN,
    I<4>:$AXI_17_ARLEN,
    I<4>:$AXI_16_AWLEN,
    I<4>:$AXI_16_ARLEN,
    I<4>:$AXI_15_AWLEN,
    I<4>:$AXI_15_ARLEN,
    I<4>:$AXI_14_AWLEN,
    I<4>:$AXI_14_ARLEN,
    I<4>:$AXI_13_AWLEN,
    I<4>:$AXI_13_ARLEN,
    I<4>:$AXI_12_AWLEN,
    I<4>:$AXI_12_ARLEN,
    I<4>:$AXI_11_AWLEN,
    I<4>:$AXI_11_ARLEN,
    I<4>:$AXI_10_AWLEN,
    I<4>:$AXI_10_ARLEN,
    I<4>:$AXI_09_AWLEN,
    I<4>:$AXI_09_ARLEN,
    I<4>:$AXI_08_AWLEN,
    I<4>:$AXI_08_ARLEN,
    I<4>:$AXI_07_AWLEN,
    I<4>:$AXI_07_ARLEN,
    I<4>:$AXI_06_AWLEN,
    I<4>:$AXI_06_ARLEN,
    I<4>:$AXI_05_AWLEN,
    I<4>:$AXI_05_ARLEN,
    I<4>:$AXI_04_AWLEN,
    I<4>:$AXI_04_ARLEN,
    I<4>:$AXI_03_AWLEN,
    I<4>:$AXI_03_ARLEN,
    I<4>:$AXI_02_AWLEN,
    I<4>:$AXI_02_ARLEN,
    I<4>:$AXI_01_AWLEN,
    I<4>:$AXI_01_ARLEN,
    I<4>:$AXI_00_AWLEN,
    I<4>:$AXI_00_ARLEN,
    I<37>:$AXI_31_AWADDR,
    I<37>:$AXI_31_ARADDR,
    I<37>:$AXI_30_AWADDR,
    I<37>:$AXI_30_ARADDR,
    I<37>:$AXI_29_AWADDR,
    I<37>:$AXI_29_ARADDR,
    I<37>:$AXI_28_AWADDR,
    I<37>:$AXI_28_ARADDR,
    I<37>:$AXI_27_AWADDR,
    I<37>:$AXI_27_ARADDR,
    I<37>:$AXI_26_AWADDR,
    I<37>:$AXI_26_ARADDR,
    I<37>:$AXI_25_AWADDR,
    I<37>:$AXI_25_ARADDR,
    I<37>:$AXI_24_AWADDR,
    I<37>:$AXI_24_ARADDR,
    I<37>:$AXI_23_AWADDR,
    I<37>:$AXI_23_ARADDR,
    I<37>:$AXI_22_AWADDR,
    I<37>:$AXI_22_ARADDR,
    I<37>:$AXI_21_AWADDR,
    I<37>:$AXI_21_ARADDR,
    I<37>:$AXI_20_AWADDR,
    I<37>:$AXI_20_ARADDR,
    I<37>:$AXI_19_AWADDR,
    I<37>:$AXI_19_ARADDR,
    I<37>:$AXI_18_AWADDR,
    I<37>:$AXI_18_ARADDR,
    I<37>:$AXI_17_AWADDR,
    I<37>:$AXI_17_ARADDR,
    I<37>:$AXI_16_AWADDR,
    I<37>:$AXI_16_ARADDR,
    I<37>:$AXI_15_AWADDR,
    I<37>:$AXI_15_ARADDR,
    I<37>:$AXI_14_AWADDR,
    I<37>:$AXI_14_ARADDR,
    I<37>:$AXI_13_AWADDR,
    I<37>:$AXI_13_ARADDR,
    I<37>:$AXI_12_AWADDR,
    I<37>:$AXI_12_ARADDR,
    I<37>:$AXI_11_AWADDR,
    I<37>:$AXI_11_ARADDR,
    I<37>:$AXI_10_AWADDR,
    I<37>:$AXI_10_ARADDR,
    I<37>:$AXI_09_AWADDR,
    I<37>:$AXI_09_ARADDR,
    I<37>:$AXI_08_AWADDR,
    I<37>:$AXI_08_ARADDR,
    I<37>:$AXI_07_AWADDR,
    I<37>:$AXI_07_ARADDR,
    I<37>:$AXI_06_AWADDR,
    I<37>:$AXI_06_ARADDR,
    I<37>:$AXI_05_AWADDR,
    I<37>:$AXI_05_ARADDR,
    I<37>:$AXI_04_AWADDR,
    I<37>:$AXI_04_ARADDR,
    I<37>:$AXI_03_AWADDR,
    I<37>:$AXI_03_ARADDR,
    I<37>:$AXI_02_AWADDR,
    I<37>:$AXI_02_ARADDR,
    I<37>:$AXI_01_AWADDR,
    I<37>:$AXI_01_ARADDR,
    I<37>:$AXI_00_AWADDR,
    I<37>:$AXI_00_ARADDR,
    I<32>:$AXI_31_WSTRB,
    I<32>:$AXI_31_WDATA_PARITY,
    I<32>:$AXI_30_WSTRB,
    I<32>:$AXI_30_WDATA_PARITY,
    I<32>:$AXI_29_WSTRB,
    I<32>:$AXI_29_WDATA_PARITY,
    I<32>:$AXI_28_WSTRB,
    I<32>:$AXI_28_WDATA_PARITY,
    I<32>:$AXI_27_WSTRB,
    I<32>:$AXI_27_WDATA_PARITY,
    I<32>:$AXI_26_WSTRB,
    I<32>:$AXI_26_WDATA_PARITY,
    I<32>:$AXI_25_WSTRB,
    I<32>:$AXI_25_WDATA_PARITY,
    I<32>:$AXI_24_WSTRB,
    I<32>:$AXI_24_WDATA_PARITY,
    I<32>:$AXI_23_WSTRB,
    I<32>:$AXI_23_WDATA_PARITY,
    I<32>:$AXI_22_WSTRB,
    I<32>:$AXI_22_WDATA_PARITY,
    I<32>:$AXI_21_WSTRB,
    I<32>:$AXI_21_WDATA_PARITY,
    I<32>:$AXI_20_WSTRB,
    I<32>:$AXI_20_WDATA_PARITY,
    I<32>:$AXI_19_WSTRB,
    I<32>:$AXI_19_WDATA_PARITY,
    I<32>:$AXI_18_WSTRB,
    I<32>:$AXI_18_WDATA_PARITY,
    I<32>:$AXI_17_WSTRB,
    I<32>:$AXI_17_WDATA_PARITY,
    I<32>:$AXI_16_WSTRB,
    I<32>:$AXI_16_WDATA_PARITY,
    I<32>:$AXI_15_WSTRB,
    I<32>:$AXI_15_WDATA_PARITY,
    I<32>:$AXI_14_WSTRB,
    I<32>:$AXI_14_WDATA_PARITY,
    I<32>:$AXI_13_WSTRB,
    I<32>:$AXI_13_WDATA_PARITY,
    I<32>:$AXI_12_WSTRB,
    I<32>:$AXI_12_WDATA_PARITY,
    I<32>:$AXI_11_WSTRB,
    I<32>:$AXI_11_WDATA_PARITY,
    I<32>:$AXI_10_WSTRB,
    I<32>:$AXI_10_WDATA_PARITY,
    I<32>:$AXI_09_WSTRB,
    I<32>:$AXI_09_WDATA_PARITY,
    I<32>:$AXI_08_WSTRB,
    I<32>:$AXI_08_WDATA_PARITY,
    I<32>:$AXI_07_WSTRB,
    I<32>:$AXI_07_WDATA_PARITY,
    I<32>:$AXI_06_WSTRB,
    I<32>:$AXI_06_WDATA_PARITY,
    I<32>:$AXI_05_WSTRB,
    I<32>:$AXI_05_WDATA_PARITY,
    I<32>:$AXI_04_WSTRB,
    I<32>:$AXI_04_WDATA_PARITY,
    I<32>:$AXI_03_WSTRB,
    I<32>:$AXI_03_WDATA_PARITY,
    I<32>:$AXI_02_WSTRB,
    I<32>:$AXI_02_WDATA_PARITY,
    I<32>:$AXI_01_WSTRB,
    I<32>:$AXI_01_WDATA_PARITY,
    I<32>:$AXI_00_WSTRB,
    I<32>:$AXI_00_WDATA_PARITY,
    I<32>:$APB_1_PWDATA,
    I<32>:$APB_0_PWDATA,
    I<3>:$AXI_31_AWSIZE,
    I<3>:$AXI_31_ARSIZE,
    I<3>:$AXI_30_AWSIZE,
    I<3>:$AXI_30_ARSIZE,
    I<3>:$AXI_29_AWSIZE,
    I<3>:$AXI_29_ARSIZE,
    I<3>:$AXI_28_AWSIZE,
    I<3>:$AXI_28_ARSIZE,
    I<3>:$AXI_27_AWSIZE,
    I<3>:$AXI_27_ARSIZE,
    I<3>:$AXI_26_AWSIZE,
    I<3>:$AXI_26_ARSIZE,
    I<3>:$AXI_25_AWSIZE,
    I<3>:$AXI_25_ARSIZE,
    I<3>:$AXI_24_AWSIZE,
    I<3>:$AXI_24_ARSIZE,
    I<3>:$AXI_23_AWSIZE,
    I<3>:$AXI_23_ARSIZE,
    I<3>:$AXI_22_AWSIZE,
    I<3>:$AXI_22_ARSIZE,
    I<3>:$AXI_21_AWSIZE,
    I<3>:$AXI_21_ARSIZE,
    I<3>:$AXI_20_AWSIZE,
    I<3>:$AXI_20_ARSIZE,
    I<3>:$AXI_19_AWSIZE,
    I<3>:$AXI_19_ARSIZE,
    I<3>:$AXI_18_AWSIZE,
    I<3>:$AXI_18_ARSIZE,
    I<3>:$AXI_17_AWSIZE,
    I<3>:$AXI_17_ARSIZE,
    I<3>:$AXI_16_AWSIZE,
    I<3>:$AXI_16_ARSIZE,
    I<3>:$AXI_15_AWSIZE,
    I<3>:$AXI_15_ARSIZE,
    I<3>:$AXI_14_AWSIZE,
    I<3>:$AXI_14_ARSIZE,
    I<3>:$AXI_13_AWSIZE,
    I<3>:$AXI_13_ARSIZE,
    I<3>:$AXI_12_AWSIZE,
    I<3>:$AXI_12_ARSIZE,
    I<3>:$AXI_11_AWSIZE,
    I<3>:$AXI_11_ARSIZE,
    I<3>:$AXI_10_AWSIZE,
    I<3>:$AXI_10_ARSIZE,
    I<3>:$AXI_09_AWSIZE,
    I<3>:$AXI_09_ARSIZE,
    I<3>:$AXI_08_AWSIZE,
    I<3>:$AXI_08_ARSIZE,
    I<3>:$AXI_07_AWSIZE,
    I<3>:$AXI_07_ARSIZE,
    I<3>:$AXI_06_AWSIZE,
    I<3>:$AXI_06_ARSIZE,
    I<3>:$AXI_05_AWSIZE,
    I<3>:$AXI_05_ARSIZE,
    I<3>:$AXI_04_AWSIZE,
    I<3>:$AXI_04_ARSIZE,
    I<3>:$AXI_03_AWSIZE,
    I<3>:$AXI_03_ARSIZE,
    I<3>:$AXI_02_AWSIZE,
    I<3>:$AXI_02_ARSIZE,
    I<3>:$AXI_01_AWSIZE,
    I<3>:$AXI_01_ARSIZE,
    I<3>:$AXI_00_AWSIZE,
    I<3>:$AXI_00_ARSIZE,
    I<256>:$AXI_31_WDATA,
    I<256>:$AXI_30_WDATA,
    I<256>:$AXI_29_WDATA,
    I<256>:$AXI_28_WDATA,
    I<256>:$AXI_27_WDATA,
    I<256>:$AXI_26_WDATA,
    I<256>:$AXI_25_WDATA,
    I<256>:$AXI_24_WDATA,
    I<256>:$AXI_23_WDATA,
    I<256>:$AXI_22_WDATA,
    I<256>:$AXI_21_WDATA,
    I<256>:$AXI_20_WDATA,
    I<256>:$AXI_19_WDATA,
    I<256>:$AXI_18_WDATA,
    I<256>:$AXI_17_WDATA,
    I<256>:$AXI_16_WDATA,
    I<256>:$AXI_15_WDATA,
    I<256>:$AXI_14_WDATA,
    I<256>:$AXI_13_WDATA,
    I<256>:$AXI_12_WDATA,
    I<256>:$AXI_11_WDATA,
    I<256>:$AXI_10_WDATA,
    I<256>:$AXI_09_WDATA,
    I<256>:$AXI_08_WDATA,
    I<256>:$AXI_07_WDATA,
    I<256>:$AXI_06_WDATA,
    I<256>:$AXI_05_WDATA,
    I<256>:$AXI_04_WDATA,
    I<256>:$AXI_03_WDATA,
    I<256>:$AXI_02_WDATA,
    I<256>:$AXI_01_WDATA,
    I<256>:$AXI_00_WDATA,
    I<22>:$APB_1_PADDR,
    I<22>:$APB_0_PADDR,
    I<2>:$AXI_31_AWBURST,
    I<2>:$AXI_31_ARBURST,
    I<2>:$AXI_30_AWBURST,
    I<2>:$AXI_30_ARBURST,
    I<2>:$AXI_29_AWBURST,
    I<2>:$AXI_29_ARBURST,
    I<2>:$AXI_28_AWBURST,
    I<2>:$AXI_28_ARBURST,
    I<2>:$AXI_27_AWBURST,
    I<2>:$AXI_27_ARBURST,
    I<2>:$AXI_26_AWBURST,
    I<2>:$AXI_26_ARBURST,
    I<2>:$AXI_25_AWBURST,
    I<2>:$AXI_25_ARBURST,
    I<2>:$AXI_24_AWBURST,
    I<2>:$AXI_24_ARBURST,
    I<2>:$AXI_23_AWBURST,
    I<2>:$AXI_23_ARBURST,
    I<2>:$AXI_22_AWBURST,
    I<2>:$AXI_22_ARBURST,
    I<2>:$AXI_21_AWBURST,
    I<2>:$AXI_21_ARBURST,
    I<2>:$AXI_20_AWBURST,
    I<2>:$AXI_20_ARBURST,
    I<2>:$AXI_19_AWBURST,
    I<2>:$AXI_19_ARBURST,
    I<2>:$AXI_18_AWBURST,
    I<2>:$AXI_18_ARBURST,
    I<2>:$AXI_17_AWBURST,
    I<2>:$AXI_17_ARBURST,
    I<2>:$AXI_16_AWBURST,
    I<2>:$AXI_16_ARBURST,
    I<2>:$AXI_15_AWBURST,
    I<2>:$AXI_15_ARBURST,
    I<2>:$AXI_14_AWBURST,
    I<2>:$AXI_14_ARBURST,
    I<2>:$AXI_13_AWBURST,
    I<2>:$AXI_13_ARBURST,
    I<2>:$AXI_12_AWBURST,
    I<2>:$AXI_12_ARBURST,
    I<2>:$AXI_11_AWBURST,
    I<2>:$AXI_11_ARBURST,
    I<2>:$AXI_10_AWBURST,
    I<2>:$AXI_10_ARBURST,
    I<2>:$AXI_09_AWBURST,
    I<2>:$AXI_09_ARBURST,
    I<2>:$AXI_08_AWBURST,
    I<2>:$AXI_08_ARBURST,
    I<2>:$AXI_07_AWBURST,
    I<2>:$AXI_07_ARBURST,
    I<2>:$AXI_06_AWBURST,
    I<2>:$AXI_06_ARBURST,
    I<2>:$AXI_05_AWBURST,
    I<2>:$AXI_05_ARBURST,
    I<2>:$AXI_04_AWBURST,
    I<2>:$AXI_04_ARBURST,
    I<2>:$AXI_03_AWBURST,
    I<2>:$AXI_03_ARBURST,
    I<2>:$AXI_02_AWBURST,
    I<2>:$AXI_02_ARBURST,
    I<2>:$AXI_01_AWBURST,
    I<2>:$AXI_01_ARBURST,
    I<2>:$AXI_00_AWBURST,
    I<2>:$AXI_00_ARBURST,
    I<1>:$MBIST_EN_15,
    I<1>:$MBIST_EN_14,
    I<1>:$MBIST_EN_13,
    I<1>:$MBIST_EN_12,
    I<1>:$MBIST_EN_11,
    I<1>:$MBIST_EN_10,
    I<1>:$MBIST_EN_09,
    I<1>:$MBIST_EN_08,
    I<1>:$MBIST_EN_07,
    I<1>:$MBIST_EN_06,
    I<1>:$MBIST_EN_05,
    I<1>:$MBIST_EN_04,
    I<1>:$MBIST_EN_03,
    I<1>:$MBIST_EN_02,
    I<1>:$MBIST_EN_01,
    I<1>:$MBIST_EN_00,
    I<1>:$HBM_REF_CLK_1,
    I<1>:$HBM_REF_CLK_0,
    I<1>:$BSCAN_TCK_1,
    I<1>:$BSCAN_TCK_0,
    I<1>:$BSCAN_DRCK_1,
    I<1>:$BSCAN_DRCK_0,
    I<1>:$AXI_31_WVALID,
    I<1>:$AXI_31_WLAST,
    I<1>:$AXI_31_RREADY,
    I<1>:$AXI_31_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_31_BREADY,
    I<1>:$AXI_31_AWVALID,
    I<1>:$AXI_31_ARVALID,
    I<1>:$AXI_31_ARESET_N,
    I<1>:$AXI_31_ACLK,
    I<1>:$AXI_30_WVALID,
    I<1>:$AXI_30_WLAST,
    I<1>:$AXI_30_RREADY,
    I<1>:$AXI_30_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_30_BREADY,
    I<1>:$AXI_30_AWVALID,
    I<1>:$AXI_30_ARVALID,
    I<1>:$AXI_30_ARESET_N,
    I<1>:$AXI_30_ACLK,
    I<1>:$AXI_29_WVALID,
    I<1>:$AXI_29_WLAST,
    I<1>:$AXI_29_RREADY,
    I<1>:$AXI_29_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_29_BREADY,
    I<1>:$AXI_29_AWVALID,
    I<1>:$AXI_29_ARVALID,
    I<1>:$AXI_29_ARESET_N,
    I<1>:$AXI_29_ACLK,
    I<1>:$AXI_28_WVALID,
    I<1>:$AXI_28_WLAST,
    I<1>:$AXI_28_RREADY,
    I<1>:$AXI_28_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_28_BREADY,
    I<1>:$AXI_28_AWVALID,
    I<1>:$AXI_28_ARVALID,
    I<1>:$AXI_28_ARESET_N,
    I<1>:$AXI_28_ACLK,
    I<1>:$AXI_27_WVALID,
    I<1>:$AXI_27_WLAST,
    I<1>:$AXI_27_RREADY,
    I<1>:$AXI_27_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_27_BREADY,
    I<1>:$AXI_27_AWVALID,
    I<1>:$AXI_27_ARVALID,
    I<1>:$AXI_27_ARESET_N,
    I<1>:$AXI_27_ACLK,
    I<1>:$AXI_26_WVALID,
    I<1>:$AXI_26_WLAST,
    I<1>:$AXI_26_RREADY,
    I<1>:$AXI_26_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_26_BREADY,
    I<1>:$AXI_26_AWVALID,
    I<1>:$AXI_26_ARVALID,
    I<1>:$AXI_26_ARESET_N,
    I<1>:$AXI_26_ACLK,
    I<1>:$AXI_25_WVALID,
    I<1>:$AXI_25_WLAST,
    I<1>:$AXI_25_RREADY,
    I<1>:$AXI_25_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_25_BREADY,
    I<1>:$AXI_25_AWVALID,
    I<1>:$AXI_25_ARVALID,
    I<1>:$AXI_25_ARESET_N,
    I<1>:$AXI_25_ACLK,
    I<1>:$AXI_24_WVALID,
    I<1>:$AXI_24_WLAST,
    I<1>:$AXI_24_RREADY,
    I<1>:$AXI_24_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_24_BREADY,
    I<1>:$AXI_24_AWVALID,
    I<1>:$AXI_24_ARVALID,
    I<1>:$AXI_24_ARESET_N,
    I<1>:$AXI_24_ACLK,
    I<1>:$AXI_23_WVALID,
    I<1>:$AXI_23_WLAST,
    I<1>:$AXI_23_RREADY,
    I<1>:$AXI_23_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_23_BREADY,
    I<1>:$AXI_23_AWVALID,
    I<1>:$AXI_23_ARVALID,
    I<1>:$AXI_23_ARESET_N,
    I<1>:$AXI_23_ACLK,
    I<1>:$AXI_22_WVALID,
    I<1>:$AXI_22_WLAST,
    I<1>:$AXI_22_RREADY,
    I<1>:$AXI_22_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_22_BREADY,
    I<1>:$AXI_22_AWVALID,
    I<1>:$AXI_22_ARVALID,
    I<1>:$AXI_22_ARESET_N,
    I<1>:$AXI_22_ACLK,
    I<1>:$AXI_21_WVALID,
    I<1>:$AXI_21_WLAST,
    I<1>:$AXI_21_RREADY,
    I<1>:$AXI_21_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_21_BREADY,
    I<1>:$AXI_21_AWVALID,
    I<1>:$AXI_21_ARVALID,
    I<1>:$AXI_21_ARESET_N,
    I<1>:$AXI_21_ACLK,
    I<1>:$AXI_20_WVALID,
    I<1>:$AXI_20_WLAST,
    I<1>:$AXI_20_RREADY,
    I<1>:$AXI_20_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_20_BREADY,
    I<1>:$AXI_20_AWVALID,
    I<1>:$AXI_20_ARVALID,
    I<1>:$AXI_20_ARESET_N,
    I<1>:$AXI_20_ACLK,
    I<1>:$AXI_19_WVALID,
    I<1>:$AXI_19_WLAST,
    I<1>:$AXI_19_RREADY,
    I<1>:$AXI_19_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_19_BREADY,
    I<1>:$AXI_19_AWVALID,
    I<1>:$AXI_19_ARVALID,
    I<1>:$AXI_19_ARESET_N,
    I<1>:$AXI_19_ACLK,
    I<1>:$AXI_18_WVALID,
    I<1>:$AXI_18_WLAST,
    I<1>:$AXI_18_RREADY,
    I<1>:$AXI_18_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_18_BREADY,
    I<1>:$AXI_18_AWVALID,
    I<1>:$AXI_18_ARVALID,
    I<1>:$AXI_18_ARESET_N,
    I<1>:$AXI_18_ACLK,
    I<1>:$AXI_17_WVALID,
    I<1>:$AXI_17_WLAST,
    I<1>:$AXI_17_RREADY,
    I<1>:$AXI_17_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_17_BREADY,
    I<1>:$AXI_17_AWVALID,
    I<1>:$AXI_17_ARVALID,
    I<1>:$AXI_17_ARESET_N,
    I<1>:$AXI_17_ACLK,
    I<1>:$AXI_16_WVALID,
    I<1>:$AXI_16_WLAST,
    I<1>:$AXI_16_RREADY,
    I<1>:$AXI_16_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_16_BREADY,
    I<1>:$AXI_16_AWVALID,
    I<1>:$AXI_16_ARVALID,
    I<1>:$AXI_16_ARESET_N,
    I<1>:$AXI_16_ACLK,
    I<1>:$AXI_15_WVALID,
    I<1>:$AXI_15_WLAST,
    I<1>:$AXI_15_RREADY,
    I<1>:$AXI_15_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_15_BREADY,
    I<1>:$AXI_15_AWVALID,
    I<1>:$AXI_15_ARVALID,
    I<1>:$AXI_15_ARESET_N,
    I<1>:$AXI_15_ACLK,
    I<1>:$AXI_14_WVALID,
    I<1>:$AXI_14_WLAST,
    I<1>:$AXI_14_RREADY,
    I<1>:$AXI_14_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_14_BREADY,
    I<1>:$AXI_14_AWVALID,
    I<1>:$AXI_14_ARVALID,
    I<1>:$AXI_14_ARESET_N,
    I<1>:$AXI_14_ACLK,
    I<1>:$AXI_13_WVALID,
    I<1>:$AXI_13_WLAST,
    I<1>:$AXI_13_RREADY,
    I<1>:$AXI_13_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_13_BREADY,
    I<1>:$AXI_13_AWVALID,
    I<1>:$AXI_13_ARVALID,
    I<1>:$AXI_13_ARESET_N,
    I<1>:$AXI_13_ACLK,
    I<1>:$AXI_12_WVALID,
    I<1>:$AXI_12_WLAST,
    I<1>:$AXI_12_RREADY,
    I<1>:$AXI_12_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_12_BREADY,
    I<1>:$AXI_12_AWVALID,
    I<1>:$AXI_12_ARVALID,
    I<1>:$AXI_12_ARESET_N,
    I<1>:$AXI_12_ACLK,
    I<1>:$AXI_11_WVALID,
    I<1>:$AXI_11_WLAST,
    I<1>:$AXI_11_RREADY,
    I<1>:$AXI_11_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_11_BREADY,
    I<1>:$AXI_11_AWVALID,
    I<1>:$AXI_11_ARVALID,
    I<1>:$AXI_11_ARESET_N,
    I<1>:$AXI_11_ACLK,
    I<1>:$AXI_10_WVALID,
    I<1>:$AXI_10_WLAST,
    I<1>:$AXI_10_RREADY,
    I<1>:$AXI_10_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_10_BREADY,
    I<1>:$AXI_10_AWVALID,
    I<1>:$AXI_10_ARVALID,
    I<1>:$AXI_10_ARESET_N,
    I<1>:$AXI_10_ACLK,
    I<1>:$AXI_09_WVALID,
    I<1>:$AXI_09_WLAST,
    I<1>:$AXI_09_RREADY,
    I<1>:$AXI_09_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_09_BREADY,
    I<1>:$AXI_09_AWVALID,
    I<1>:$AXI_09_ARVALID,
    I<1>:$AXI_09_ARESET_N,
    I<1>:$AXI_09_ACLK,
    I<1>:$AXI_08_WVALID,
    I<1>:$AXI_08_WLAST,
    I<1>:$AXI_08_RREADY,
    I<1>:$AXI_08_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_08_BREADY,
    I<1>:$AXI_08_AWVALID,
    I<1>:$AXI_08_ARVALID,
    I<1>:$AXI_08_ARESET_N,
    I<1>:$AXI_08_ACLK,
    I<1>:$AXI_07_WVALID,
    I<1>:$AXI_07_WLAST,
    I<1>:$AXI_07_RREADY,
    I<1>:$AXI_07_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_07_BREADY,
    I<1>:$AXI_07_AWVALID,
    I<1>:$AXI_07_ARVALID,
    I<1>:$AXI_07_ARESET_N,
    I<1>:$AXI_07_ACLK,
    I<1>:$AXI_06_WVALID,
    I<1>:$AXI_06_WLAST,
    I<1>:$AXI_06_RREADY,
    I<1>:$AXI_06_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_06_BREADY,
    I<1>:$AXI_06_AWVALID,
    I<1>:$AXI_06_ARVALID,
    I<1>:$AXI_06_ARESET_N,
    I<1>:$AXI_06_ACLK,
    I<1>:$AXI_05_WVALID,
    I<1>:$AXI_05_WLAST,
    I<1>:$AXI_05_RREADY,
    I<1>:$AXI_05_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_05_BREADY,
    I<1>:$AXI_05_AWVALID,
    I<1>:$AXI_05_ARVALID,
    I<1>:$AXI_05_ARESET_N,
    I<1>:$AXI_05_ACLK,
    I<1>:$AXI_04_WVALID,
    I<1>:$AXI_04_WLAST,
    I<1>:$AXI_04_RREADY,
    I<1>:$AXI_04_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_04_BREADY,
    I<1>:$AXI_04_AWVALID,
    I<1>:$AXI_04_ARVALID,
    I<1>:$AXI_04_ARESET_N,
    I<1>:$AXI_04_ACLK,
    I<1>:$AXI_03_WVALID,
    I<1>:$AXI_03_WLAST,
    I<1>:$AXI_03_RREADY,
    I<1>:$AXI_03_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_03_BREADY,
    I<1>:$AXI_03_AWVALID,
    I<1>:$AXI_03_ARVALID,
    I<1>:$AXI_03_ARESET_N,
    I<1>:$AXI_03_ACLK,
    I<1>:$AXI_02_WVALID,
    I<1>:$AXI_02_WLAST,
    I<1>:$AXI_02_RREADY,
    I<1>:$AXI_02_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_02_BREADY,
    I<1>:$AXI_02_AWVALID,
    I<1>:$AXI_02_ARVALID,
    I<1>:$AXI_02_ARESET_N,
    I<1>:$AXI_02_ACLK,
    I<1>:$AXI_01_WVALID,
    I<1>:$AXI_01_WLAST,
    I<1>:$AXI_01_RREADY,
    I<1>:$AXI_01_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_01_BREADY,
    I<1>:$AXI_01_AWVALID,
    I<1>:$AXI_01_ARVALID,
    I<1>:$AXI_01_ARESET_N,
    I<1>:$AXI_01_ACLK,
    I<1>:$AXI_00_WVALID,
    I<1>:$AXI_00_WLAST,
    I<1>:$AXI_00_RREADY,
    I<1>:$AXI_00_DFI_LP_PWR_X_REQ,
    I<1>:$AXI_00_BREADY,
    I<1>:$AXI_00_AWVALID,
    I<1>:$AXI_00_ARVALID,
    I<1>:$AXI_00_ARESET_N,
    I<1>:$AXI_00_ACLK,
    I<1>:$APB_1_PWRITE,
    I<1>:$APB_1_PSEL,
    I<1>:$APB_1_PRESET_N,
    I<1>:$APB_1_PENABLE,
    I<1>:$APB_1_PCLK,
    I<1>:$APB_0_PWRITE,
    I<1>:$APB_0_PSEL,
    I<1>:$APB_0_PRESET_N,
    I<1>:$APB_0_PENABLE,
    I<1>:$APB_0_PCLK,

    // HBM_TWO_STACK_INTF parameters follows
    StrAttr:$CLK_SEL_00,
    StrAttr:$CLK_SEL_01,
    StrAttr:$CLK_SEL_02,
    StrAttr:$CLK_SEL_03,
    StrAttr:$CLK_SEL_04,
    StrAttr:$CLK_SEL_05,
    StrAttr:$CLK_SEL_06,
    StrAttr:$CLK_SEL_07,
    StrAttr:$CLK_SEL_08,
    StrAttr:$CLK_SEL_09,
    StrAttr:$CLK_SEL_10,
    StrAttr:$CLK_SEL_11,
    StrAttr:$CLK_SEL_12,
    StrAttr:$CLK_SEL_13,
    StrAttr:$CLK_SEL_14,
    StrAttr:$CLK_SEL_15,
    StrAttr:$CLK_SEL_16,
    StrAttr:$CLK_SEL_17,
    StrAttr:$CLK_SEL_18,
    StrAttr:$CLK_SEL_19,
    StrAttr:$CLK_SEL_20,
    StrAttr:$CLK_SEL_21,
    StrAttr:$CLK_SEL_22,
    StrAttr:$CLK_SEL_23,
    StrAttr:$CLK_SEL_24,
    StrAttr:$CLK_SEL_25,
    StrAttr:$CLK_SEL_26,
    StrAttr:$CLK_SEL_27,
    StrAttr:$CLK_SEL_28,
    StrAttr:$CLK_SEL_29,
    StrAttr:$CLK_SEL_30,
    StrAttr:$CLK_SEL_31,
    SI64Attr:$DATARATE_00,
    SI64Attr:$DATARATE_01,
    SI64Attr:$DATARATE_02,
    SI64Attr:$DATARATE_03,
    SI64Attr:$DATARATE_04,
    SI64Attr:$DATARATE_05,
    SI64Attr:$DATARATE_06,
    SI64Attr:$DATARATE_07,
    SI64Attr:$DATARATE_08,
    SI64Attr:$DATARATE_09,
    SI64Attr:$DATARATE_10,
    SI64Attr:$DATARATE_11,
    SI64Attr:$DATARATE_12,
    SI64Attr:$DATARATE_13,
    SI64Attr:$DATARATE_14,
    SI64Attr:$DATARATE_15,
    StrAttr:$DA_LOCKOUT_0,
    StrAttr:$DA_LOCKOUT_1,
    APIntAttr<I<1>>:$IS_APB_0_PCLK_INVERTED,
    APIntAttr<I<1>>:$IS_APB_0_PRESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_APB_1_PCLK_INVERTED,
    APIntAttr<I<1>>:$IS_APB_1_PRESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_00_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_00_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_01_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_01_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_02_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_02_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_03_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_03_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_04_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_04_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_05_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_05_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_06_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_06_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_07_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_07_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_08_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_08_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_09_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_09_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_10_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_10_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_11_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_11_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_12_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_12_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_13_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_13_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_14_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_14_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_15_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_15_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_16_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_16_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_17_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_17_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_18_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_18_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_19_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_19_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_20_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_20_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_21_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_21_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_22_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_22_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_23_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_23_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_24_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_24_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_25_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_25_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_26_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_26_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_27_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_27_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_28_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_28_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_29_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_29_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_30_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_30_ARESET_N_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_31_ACLK_INVERTED,
    APIntAttr<I<1>>:$IS_AXI_31_ARESET_N_INVERTED,
    StrAttr:$MC_ENABLE_00,
    StrAttr:$MC_ENABLE_01,
    StrAttr:$MC_ENABLE_02,
    StrAttr:$MC_ENABLE_03,
    StrAttr:$MC_ENABLE_04,
    StrAttr:$MC_ENABLE_05,
    StrAttr:$MC_ENABLE_06,
    StrAttr:$MC_ENABLE_07,
    StrAttr:$MC_ENABLE_08,
    StrAttr:$MC_ENABLE_09,
    StrAttr:$MC_ENABLE_10,
    StrAttr:$MC_ENABLE_11,
    StrAttr:$MC_ENABLE_12,
    StrAttr:$MC_ENABLE_13,
    StrAttr:$MC_ENABLE_14,
    StrAttr:$MC_ENABLE_15,
    StrAttr:$MC_ENABLE_APB_00,
    StrAttr:$MC_ENABLE_APB_01,
    SI64Attr:$PAGEHIT_PERCENT_00,
    SI64Attr:$PAGEHIT_PERCENT_01,
    StrAttr:$PHY_ENABLE_00,
    StrAttr:$PHY_ENABLE_01,
    StrAttr:$PHY_ENABLE_02,
    StrAttr:$PHY_ENABLE_03,
    StrAttr:$PHY_ENABLE_04,
    StrAttr:$PHY_ENABLE_05,
    StrAttr:$PHY_ENABLE_06,
    StrAttr:$PHY_ENABLE_07,
    StrAttr:$PHY_ENABLE_08,
    StrAttr:$PHY_ENABLE_09,
    StrAttr:$PHY_ENABLE_10,
    StrAttr:$PHY_ENABLE_11,
    StrAttr:$PHY_ENABLE_12,
    StrAttr:$PHY_ENABLE_13,
    StrAttr:$PHY_ENABLE_14,
    StrAttr:$PHY_ENABLE_15,
    StrAttr:$PHY_ENABLE_16,
    StrAttr:$PHY_ENABLE_17,
    StrAttr:$PHY_ENABLE_18,
    StrAttr:$PHY_ENABLE_19,
    StrAttr:$PHY_ENABLE_20,
    StrAttr:$PHY_ENABLE_21,
    StrAttr:$PHY_ENABLE_22,
    StrAttr:$PHY_ENABLE_23,
    StrAttr:$PHY_ENABLE_24,
    StrAttr:$PHY_ENABLE_25,
    StrAttr:$PHY_ENABLE_26,
    StrAttr:$PHY_ENABLE_27,
    StrAttr:$PHY_ENABLE_28,
    StrAttr:$PHY_ENABLE_29,
    StrAttr:$PHY_ENABLE_30,
    StrAttr:$PHY_ENABLE_31,
    StrAttr:$PHY_ENABLE_APB_00,
    StrAttr:$PHY_ENABLE_APB_01,
    StrAttr:$PHY_PCLK_INVERT_01,
    StrAttr:$PHY_PCLK_INVERT_02,
    SI64Attr:$READ_PERCENT_00,
    SI64Attr:$READ_PERCENT_01,
    SI64Attr:$READ_PERCENT_02,
    SI64Attr:$READ_PERCENT_03,
    SI64Attr:$READ_PERCENT_04,
    SI64Attr:$READ_PERCENT_05,
    SI64Attr:$READ_PERCENT_06,
    SI64Attr:$READ_PERCENT_07,
    SI64Attr:$READ_PERCENT_08,
    SI64Attr:$READ_PERCENT_09,
    SI64Attr:$READ_PERCENT_10,
    SI64Attr:$READ_PERCENT_11,
    SI64Attr:$READ_PERCENT_12,
    SI64Attr:$READ_PERCENT_13,
    SI64Attr:$READ_PERCENT_14,
    SI64Attr:$READ_PERCENT_15,
    SI64Attr:$READ_PERCENT_16,
    SI64Attr:$READ_PERCENT_17,
    SI64Attr:$READ_PERCENT_18,
    SI64Attr:$READ_PERCENT_19,
    SI64Attr:$READ_PERCENT_20,
    SI64Attr:$READ_PERCENT_21,
    SI64Attr:$READ_PERCENT_22,
    SI64Attr:$READ_PERCENT_23,
    SI64Attr:$READ_PERCENT_24,
    SI64Attr:$READ_PERCENT_25,
    SI64Attr:$READ_PERCENT_26,
    SI64Attr:$READ_PERCENT_27,
    SI64Attr:$READ_PERCENT_28,
    SI64Attr:$READ_PERCENT_29,
    SI64Attr:$READ_PERCENT_30,
    SI64Attr:$READ_PERCENT_31,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SWITCH_ENABLE_00,
    StrAttr:$SWITCH_ENABLE_01,
    SI64Attr:$WRITE_PERCENT_00,
    SI64Attr:$WRITE_PERCENT_01,
    SI64Attr:$WRITE_PERCENT_02,
    SI64Attr:$WRITE_PERCENT_03,
    SI64Attr:$WRITE_PERCENT_04,
    SI64Attr:$WRITE_PERCENT_05,
    SI64Attr:$WRITE_PERCENT_06,
    SI64Attr:$WRITE_PERCENT_07,
    SI64Attr:$WRITE_PERCENT_08,
    SI64Attr:$WRITE_PERCENT_09,
    SI64Attr:$WRITE_PERCENT_10,
    SI64Attr:$WRITE_PERCENT_11,
    SI64Attr:$WRITE_PERCENT_12,
    SI64Attr:$WRITE_PERCENT_13,
    SI64Attr:$WRITE_PERCENT_14,
    SI64Attr:$WRITE_PERCENT_15,
    SI64Attr:$WRITE_PERCENT_16,
    SI64Attr:$WRITE_PERCENT_17,
    SI64Attr:$WRITE_PERCENT_18,
    SI64Attr:$WRITE_PERCENT_19,
    SI64Attr:$WRITE_PERCENT_20,
    SI64Attr:$WRITE_PERCENT_21,
    SI64Attr:$WRITE_PERCENT_22,
    SI64Attr:$WRITE_PERCENT_23,
    SI64Attr:$WRITE_PERCENT_24,
    SI64Attr:$WRITE_PERCENT_25,
    SI64Attr:$WRITE_PERCENT_26,
    SI64Attr:$WRITE_PERCENT_27,
    SI64Attr:$WRITE_PERCENT_28,
    SI64Attr:$WRITE_PERCENT_29,
    SI64Attr:$WRITE_PERCENT_30,
    SI64Attr:$WRITE_PERCENT_31
  );

  let results = (outs
    I<8>:$AXI_31_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_31_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_30_PHY_STATUS,
    I<8>:$AXI_30_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_30_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_29_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_29_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_28_PHY_STATUS,
    I<8>:$AXI_28_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_28_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_27_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_27_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_26_PHY_STATUS,
    I<8>:$AXI_26_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_26_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_25_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_25_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_24_PHY_STATUS,
    I<8>:$AXI_24_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_24_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_23_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_23_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_22_PHY_STATUS,
    I<8>:$AXI_22_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_22_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_21_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_21_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_20_PHY_STATUS,
    I<8>:$AXI_20_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_20_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_19_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_19_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_18_PHY_STATUS,
    I<8>:$AXI_18_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_18_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_17_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_17_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_16_PHY_STATUS,
    I<8>:$AXI_16_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_16_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_15_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_15_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_14_PHY_STATUS,
    I<8>:$AXI_14_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_14_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_13_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_13_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_12_PHY_STATUS,
    I<8>:$AXI_12_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_12_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_11_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_11_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_10_PHY_STATUS,
    I<8>:$AXI_10_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_10_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_09_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_09_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_08_PHY_STATUS,
    I<8>:$AXI_08_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_08_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_07_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_07_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_06_PHY_STATUS,
    I<8>:$AXI_06_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_06_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_05_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_05_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_04_PHY_STATUS,
    I<8>:$AXI_04_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_04_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_03_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_03_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_02_PHY_STATUS,
    I<8>:$AXI_02_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_02_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_01_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_01_DFI_DBI_BYTE_DISABLE,
    I<8>:$AXI_00_PHY_STATUS,
    I<8>:$AXI_00_DFI_DW_RDDATA_DERR,
    I<8>:$AXI_00_DFI_DBI_BYTE_DISABLE,
    I<6>:$AXI_31_RID,
    I<6>:$AXI_31_BID,
    I<6>:$AXI_30_RID,
    I<6>:$AXI_30_MC_STATUS,
    I<6>:$AXI_30_BID,
    I<6>:$AXI_29_RID,
    I<6>:$AXI_29_BID,
    I<6>:$AXI_28_RID,
    I<6>:$AXI_28_MC_STATUS,
    I<6>:$AXI_28_BID,
    I<6>:$AXI_27_RID,
    I<6>:$AXI_27_BID,
    I<6>:$AXI_26_RID,
    I<6>:$AXI_26_MC_STATUS,
    I<6>:$AXI_26_BID,
    I<6>:$AXI_25_RID,
    I<6>:$AXI_25_BID,
    I<6>:$AXI_24_RID,
    I<6>:$AXI_24_MC_STATUS,
    I<6>:$AXI_24_BID,
    I<6>:$AXI_23_RID,
    I<6>:$AXI_23_BID,
    I<6>:$AXI_22_RID,
    I<6>:$AXI_22_MC_STATUS,
    I<6>:$AXI_22_BID,
    I<6>:$AXI_21_RID,
    I<6>:$AXI_21_BID,
    I<6>:$AXI_20_RID,
    I<6>:$AXI_20_MC_STATUS,
    I<6>:$AXI_20_BID,
    I<6>:$AXI_19_RID,
    I<6>:$AXI_19_BID,
    I<6>:$AXI_18_RID,
    I<6>:$AXI_18_MC_STATUS,
    I<6>:$AXI_18_BID,
    I<6>:$AXI_17_RID,
    I<6>:$AXI_17_BID,
    I<6>:$AXI_16_RID,
    I<6>:$AXI_16_MC_STATUS,
    I<6>:$AXI_16_BID,
    I<6>:$AXI_15_RID,
    I<6>:$AXI_15_BID,
    I<6>:$AXI_14_RID,
    I<6>:$AXI_14_MC_STATUS,
    I<6>:$AXI_14_BID,
    I<6>:$AXI_13_RID,
    I<6>:$AXI_13_BID,
    I<6>:$AXI_12_RID,
    I<6>:$AXI_12_MC_STATUS,
    I<6>:$AXI_12_BID,
    I<6>:$AXI_11_RID,
    I<6>:$AXI_11_BID,
    I<6>:$AXI_10_RID,
    I<6>:$AXI_10_MC_STATUS,
    I<6>:$AXI_10_BID,
    I<6>:$AXI_09_RID,
    I<6>:$AXI_09_BID,
    I<6>:$AXI_08_RID,
    I<6>:$AXI_08_MC_STATUS,
    I<6>:$AXI_08_BID,
    I<6>:$AXI_07_RID,
    I<6>:$AXI_07_BID,
    I<6>:$AXI_06_RID,
    I<6>:$AXI_06_MC_STATUS,
    I<6>:$AXI_06_BID,
    I<6>:$AXI_05_RID,
    I<6>:$AXI_05_BID,
    I<6>:$AXI_04_RID,
    I<6>:$AXI_04_MC_STATUS,
    I<6>:$AXI_04_BID,
    I<6>:$AXI_03_RID,
    I<6>:$AXI_03_BID,
    I<6>:$AXI_02_RID,
    I<6>:$AXI_02_MC_STATUS,
    I<6>:$AXI_02_BID,
    I<6>:$AXI_01_RID,
    I<6>:$AXI_01_BID,
    I<6>:$AXI_00_RID,
    I<6>:$AXI_00_MC_STATUS,
    I<6>:$AXI_00_BID,
    I<32>:$AXI_31_RDATA_PARITY,
    I<32>:$AXI_30_RDATA_PARITY,
    I<32>:$AXI_29_RDATA_PARITY,
    I<32>:$AXI_28_RDATA_PARITY,
    I<32>:$AXI_27_RDATA_PARITY,
    I<32>:$AXI_26_RDATA_PARITY,
    I<32>:$AXI_25_RDATA_PARITY,
    I<32>:$AXI_24_RDATA_PARITY,
    I<32>:$AXI_23_RDATA_PARITY,
    I<32>:$AXI_22_RDATA_PARITY,
    I<32>:$AXI_21_RDATA_PARITY,
    I<32>:$AXI_20_RDATA_PARITY,
    I<32>:$AXI_19_RDATA_PARITY,
    I<32>:$AXI_18_RDATA_PARITY,
    I<32>:$AXI_17_RDATA_PARITY,
    I<32>:$AXI_16_RDATA_PARITY,
    I<32>:$AXI_15_RDATA_PARITY,
    I<32>:$AXI_14_RDATA_PARITY,
    I<32>:$AXI_13_RDATA_PARITY,
    I<32>:$AXI_12_RDATA_PARITY,
    I<32>:$AXI_11_RDATA_PARITY,
    I<32>:$AXI_10_RDATA_PARITY,
    I<32>:$AXI_09_RDATA_PARITY,
    I<32>:$AXI_08_RDATA_PARITY,
    I<32>:$AXI_07_RDATA_PARITY,
    I<32>:$AXI_06_RDATA_PARITY,
    I<32>:$AXI_05_RDATA_PARITY,
    I<32>:$AXI_04_RDATA_PARITY,
    I<32>:$AXI_03_RDATA_PARITY,
    I<32>:$AXI_02_RDATA_PARITY,
    I<32>:$AXI_01_RDATA_PARITY,
    I<32>:$AXI_00_RDATA_PARITY,
    I<32>:$APB_1_PRDATA,
    I<32>:$APB_0_PRDATA,
    I<3>:$DRAM_1_STAT_TEMP,
    I<3>:$DRAM_0_STAT_TEMP,
    I<256>:$AXI_31_RDATA,
    I<256>:$AXI_30_RDATA,
    I<256>:$AXI_29_RDATA,
    I<256>:$AXI_28_RDATA,
    I<256>:$AXI_27_RDATA,
    I<256>:$AXI_26_RDATA,
    I<256>:$AXI_25_RDATA,
    I<256>:$AXI_24_RDATA,
    I<256>:$AXI_23_RDATA,
    I<256>:$AXI_22_RDATA,
    I<256>:$AXI_21_RDATA,
    I<256>:$AXI_20_RDATA,
    I<256>:$AXI_19_RDATA,
    I<256>:$AXI_18_RDATA,
    I<256>:$AXI_17_RDATA,
    I<256>:$AXI_16_RDATA,
    I<256>:$AXI_15_RDATA,
    I<256>:$AXI_14_RDATA,
    I<256>:$AXI_13_RDATA,
    I<256>:$AXI_12_RDATA,
    I<256>:$AXI_11_RDATA,
    I<256>:$AXI_10_RDATA,
    I<256>:$AXI_09_RDATA,
    I<256>:$AXI_08_RDATA,
    I<256>:$AXI_07_RDATA,
    I<256>:$AXI_06_RDATA,
    I<256>:$AXI_05_RDATA,
    I<256>:$AXI_04_RDATA,
    I<256>:$AXI_03_RDATA,
    I<256>:$AXI_02_RDATA,
    I<256>:$AXI_01_RDATA,
    I<256>:$AXI_00_RDATA,
    I<21>:$AXI_31_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_30_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_29_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_28_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_27_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_26_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_25_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_24_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_23_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_22_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_21_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_20_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_19_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_18_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_17_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_16_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_15_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_14_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_13_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_12_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_11_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_10_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_09_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_08_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_07_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_06_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_05_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_04_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_03_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_02_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_01_DFI_DW_RDDATA_DBI,
    I<21>:$AXI_00_DFI_DW_RDDATA_DBI,
    I<2>:$AXI_31_RRESP,
    I<2>:$AXI_31_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_31_DFI_AW_AERR_N,
    I<2>:$AXI_31_BRESP,
    I<2>:$AXI_30_RRESP,
    I<2>:$AXI_30_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_30_DFI_AW_AERR_N,
    I<2>:$AXI_30_BRESP,
    I<2>:$AXI_29_RRESP,
    I<2>:$AXI_29_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_29_DFI_AW_AERR_N,
    I<2>:$AXI_29_BRESP,
    I<2>:$AXI_28_RRESP,
    I<2>:$AXI_28_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_28_DFI_AW_AERR_N,
    I<2>:$AXI_28_BRESP,
    I<2>:$AXI_27_RRESP,
    I<2>:$AXI_27_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_27_DFI_AW_AERR_N,
    I<2>:$AXI_27_BRESP,
    I<2>:$AXI_26_RRESP,
    I<2>:$AXI_26_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_26_DFI_AW_AERR_N,
    I<2>:$AXI_26_BRESP,
    I<2>:$AXI_25_RRESP,
    I<2>:$AXI_25_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_25_DFI_AW_AERR_N,
    I<2>:$AXI_25_BRESP,
    I<2>:$AXI_24_RRESP,
    I<2>:$AXI_24_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_24_DFI_AW_AERR_N,
    I<2>:$AXI_24_BRESP,
    I<2>:$AXI_23_RRESP,
    I<2>:$AXI_23_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_23_DFI_AW_AERR_N,
    I<2>:$AXI_23_BRESP,
    I<2>:$AXI_22_RRESP,
    I<2>:$AXI_22_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_22_DFI_AW_AERR_N,
    I<2>:$AXI_22_BRESP,
    I<2>:$AXI_21_RRESP,
    I<2>:$AXI_21_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_21_DFI_AW_AERR_N,
    I<2>:$AXI_21_BRESP,
    I<2>:$AXI_20_RRESP,
    I<2>:$AXI_20_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_20_DFI_AW_AERR_N,
    I<2>:$AXI_20_BRESP,
    I<2>:$AXI_19_RRESP,
    I<2>:$AXI_19_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_19_DFI_AW_AERR_N,
    I<2>:$AXI_19_BRESP,
    I<2>:$AXI_18_RRESP,
    I<2>:$AXI_18_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_18_DFI_AW_AERR_N,
    I<2>:$AXI_18_BRESP,
    I<2>:$AXI_17_RRESP,
    I<2>:$AXI_17_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_17_DFI_AW_AERR_N,
    I<2>:$AXI_17_BRESP,
    I<2>:$AXI_16_RRESP,
    I<2>:$AXI_16_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_16_DFI_AW_AERR_N,
    I<2>:$AXI_16_BRESP,
    I<2>:$AXI_15_RRESP,
    I<2>:$AXI_15_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_15_DFI_AW_AERR_N,
    I<2>:$AXI_15_BRESP,
    I<2>:$AXI_14_RRESP,
    I<2>:$AXI_14_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_14_DFI_AW_AERR_N,
    I<2>:$AXI_14_BRESP,
    I<2>:$AXI_13_RRESP,
    I<2>:$AXI_13_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_13_DFI_AW_AERR_N,
    I<2>:$AXI_13_BRESP,
    I<2>:$AXI_12_RRESP,
    I<2>:$AXI_12_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_12_DFI_AW_AERR_N,
    I<2>:$AXI_12_BRESP,
    I<2>:$AXI_11_RRESP,
    I<2>:$AXI_11_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_11_DFI_AW_AERR_N,
    I<2>:$AXI_11_BRESP,
    I<2>:$AXI_10_RRESP,
    I<2>:$AXI_10_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_10_DFI_AW_AERR_N,
    I<2>:$AXI_10_BRESP,
    I<2>:$AXI_09_RRESP,
    I<2>:$AXI_09_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_09_DFI_AW_AERR_N,
    I<2>:$AXI_09_BRESP,
    I<2>:$AXI_08_RRESP,
    I<2>:$AXI_08_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_08_DFI_AW_AERR_N,
    I<2>:$AXI_08_BRESP,
    I<2>:$AXI_07_RRESP,
    I<2>:$AXI_07_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_07_DFI_AW_AERR_N,
    I<2>:$AXI_07_BRESP,
    I<2>:$AXI_06_RRESP,
    I<2>:$AXI_06_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_06_DFI_AW_AERR_N,
    I<2>:$AXI_06_BRESP,
    I<2>:$AXI_05_RRESP,
    I<2>:$AXI_05_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_05_DFI_AW_AERR_N,
    I<2>:$AXI_05_BRESP,
    I<2>:$AXI_04_RRESP,
    I<2>:$AXI_04_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_04_DFI_AW_AERR_N,
    I<2>:$AXI_04_BRESP,
    I<2>:$AXI_03_RRESP,
    I<2>:$AXI_03_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_03_DFI_AW_AERR_N,
    I<2>:$AXI_03_BRESP,
    I<2>:$AXI_02_RRESP,
    I<2>:$AXI_02_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_02_DFI_AW_AERR_N,
    I<2>:$AXI_02_BRESP,
    I<2>:$AXI_01_RRESP,
    I<2>:$AXI_01_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_01_DFI_AW_AERR_N,
    I<2>:$AXI_01_BRESP,
    I<2>:$AXI_00_RRESP,
    I<2>:$AXI_00_DFI_DW_RDDATA_VALID,
    I<2>:$AXI_00_DFI_AW_AERR_N,
    I<2>:$AXI_00_BRESP,
    I<1>:$DRAM_1_STAT_CATTRIP,
    I<1>:$DRAM_0_STAT_CATTRIP,
    I<1>:$AXI_31_WREADY,
    I<1>:$AXI_31_RVALID,
    I<1>:$AXI_31_RLAST,
    I<1>:$AXI_31_DFI_RST_N_BUF,
    I<1>:$AXI_31_DFI_PHY_LP_STATE,
    I<1>:$AXI_31_DFI_PHYUPD_REQ,
    I<1>:$AXI_31_DFI_INIT_COMPLETE,
    I<1>:$AXI_31_DFI_CLK_BUF,
    I<1>:$AXI_31_BVALID,
    I<1>:$AXI_31_AWREADY,
    I<1>:$AXI_31_ARREADY,
    I<1>:$AXI_30_WREADY,
    I<1>:$AXI_30_RVALID,
    I<1>:$AXI_30_RLAST,
    I<1>:$AXI_30_DFI_RST_N_BUF,
    I<1>:$AXI_30_DFI_PHY_LP_STATE,
    I<1>:$AXI_30_DFI_PHYUPD_REQ,
    I<1>:$AXI_30_DFI_INIT_COMPLETE,
    I<1>:$AXI_30_DFI_CLK_BUF,
    I<1>:$AXI_30_BVALID,
    I<1>:$AXI_30_AWREADY,
    I<1>:$AXI_30_ARREADY,
    I<1>:$AXI_29_WREADY,
    I<1>:$AXI_29_RVALID,
    I<1>:$AXI_29_RLAST,
    I<1>:$AXI_29_DFI_RST_N_BUF,
    I<1>:$AXI_29_DFI_PHY_LP_STATE,
    I<1>:$AXI_29_DFI_PHYUPD_REQ,
    I<1>:$AXI_29_DFI_INIT_COMPLETE,
    I<1>:$AXI_29_DFI_CLK_BUF,
    I<1>:$AXI_29_BVALID,
    I<1>:$AXI_29_AWREADY,
    I<1>:$AXI_29_ARREADY,
    I<1>:$AXI_28_WREADY,
    I<1>:$AXI_28_RVALID,
    I<1>:$AXI_28_RLAST,
    I<1>:$AXI_28_DFI_RST_N_BUF,
    I<1>:$AXI_28_DFI_PHY_LP_STATE,
    I<1>:$AXI_28_DFI_PHYUPD_REQ,
    I<1>:$AXI_28_DFI_INIT_COMPLETE,
    I<1>:$AXI_28_DFI_CLK_BUF,
    I<1>:$AXI_28_BVALID,
    I<1>:$AXI_28_AWREADY,
    I<1>:$AXI_28_ARREADY,
    I<1>:$AXI_27_WREADY,
    I<1>:$AXI_27_RVALID,
    I<1>:$AXI_27_RLAST,
    I<1>:$AXI_27_DFI_RST_N_BUF,
    I<1>:$AXI_27_DFI_PHY_LP_STATE,
    I<1>:$AXI_27_DFI_PHYUPD_REQ,
    I<1>:$AXI_27_DFI_INIT_COMPLETE,
    I<1>:$AXI_27_DFI_CLK_BUF,
    I<1>:$AXI_27_BVALID,
    I<1>:$AXI_27_AWREADY,
    I<1>:$AXI_27_ARREADY,
    I<1>:$AXI_26_WREADY,
    I<1>:$AXI_26_RVALID,
    I<1>:$AXI_26_RLAST,
    I<1>:$AXI_26_DFI_RST_N_BUF,
    I<1>:$AXI_26_DFI_PHY_LP_STATE,
    I<1>:$AXI_26_DFI_PHYUPD_REQ,
    I<1>:$AXI_26_DFI_INIT_COMPLETE,
    I<1>:$AXI_26_DFI_CLK_BUF,
    I<1>:$AXI_26_BVALID,
    I<1>:$AXI_26_AWREADY,
    I<1>:$AXI_26_ARREADY,
    I<1>:$AXI_25_WREADY,
    I<1>:$AXI_25_RVALID,
    I<1>:$AXI_25_RLAST,
    I<1>:$AXI_25_DFI_RST_N_BUF,
    I<1>:$AXI_25_DFI_PHY_LP_STATE,
    I<1>:$AXI_25_DFI_PHYUPD_REQ,
    I<1>:$AXI_25_DFI_INIT_COMPLETE,
    I<1>:$AXI_25_DFI_CLK_BUF,
    I<1>:$AXI_25_BVALID,
    I<1>:$AXI_25_AWREADY,
    I<1>:$AXI_25_ARREADY,
    I<1>:$AXI_24_WREADY,
    I<1>:$AXI_24_RVALID,
    I<1>:$AXI_24_RLAST,
    I<1>:$AXI_24_DFI_RST_N_BUF,
    I<1>:$AXI_24_DFI_PHY_LP_STATE,
    I<1>:$AXI_24_DFI_PHYUPD_REQ,
    I<1>:$AXI_24_DFI_INIT_COMPLETE,
    I<1>:$AXI_24_DFI_CLK_BUF,
    I<1>:$AXI_24_BVALID,
    I<1>:$AXI_24_AWREADY,
    I<1>:$AXI_24_ARREADY,
    I<1>:$AXI_23_WREADY,
    I<1>:$AXI_23_RVALID,
    I<1>:$AXI_23_RLAST,
    I<1>:$AXI_23_DFI_RST_N_BUF,
    I<1>:$AXI_23_DFI_PHY_LP_STATE,
    I<1>:$AXI_23_DFI_PHYUPD_REQ,
    I<1>:$AXI_23_DFI_INIT_COMPLETE,
    I<1>:$AXI_23_DFI_CLK_BUF,
    I<1>:$AXI_23_BVALID,
    I<1>:$AXI_23_AWREADY,
    I<1>:$AXI_23_ARREADY,
    I<1>:$AXI_22_WREADY,
    I<1>:$AXI_22_RVALID,
    I<1>:$AXI_22_RLAST,
    I<1>:$AXI_22_DFI_RST_N_BUF,
    I<1>:$AXI_22_DFI_PHY_LP_STATE,
    I<1>:$AXI_22_DFI_PHYUPD_REQ,
    I<1>:$AXI_22_DFI_INIT_COMPLETE,
    I<1>:$AXI_22_DFI_CLK_BUF,
    I<1>:$AXI_22_BVALID,
    I<1>:$AXI_22_AWREADY,
    I<1>:$AXI_22_ARREADY,
    I<1>:$AXI_21_WREADY,
    I<1>:$AXI_21_RVALID,
    I<1>:$AXI_21_RLAST,
    I<1>:$AXI_21_DFI_RST_N_BUF,
    I<1>:$AXI_21_DFI_PHY_LP_STATE,
    I<1>:$AXI_21_DFI_PHYUPD_REQ,
    I<1>:$AXI_21_DFI_INIT_COMPLETE,
    I<1>:$AXI_21_DFI_CLK_BUF,
    I<1>:$AXI_21_BVALID,
    I<1>:$AXI_21_AWREADY,
    I<1>:$AXI_21_ARREADY,
    I<1>:$AXI_20_WREADY,
    I<1>:$AXI_20_RVALID,
    I<1>:$AXI_20_RLAST,
    I<1>:$AXI_20_DFI_RST_N_BUF,
    I<1>:$AXI_20_DFI_PHY_LP_STATE,
    I<1>:$AXI_20_DFI_PHYUPD_REQ,
    I<1>:$AXI_20_DFI_INIT_COMPLETE,
    I<1>:$AXI_20_DFI_CLK_BUF,
    I<1>:$AXI_20_BVALID,
    I<1>:$AXI_20_AWREADY,
    I<1>:$AXI_20_ARREADY,
    I<1>:$AXI_19_WREADY,
    I<1>:$AXI_19_RVALID,
    I<1>:$AXI_19_RLAST,
    I<1>:$AXI_19_DFI_RST_N_BUF,
    I<1>:$AXI_19_DFI_PHY_LP_STATE,
    I<1>:$AXI_19_DFI_PHYUPD_REQ,
    I<1>:$AXI_19_DFI_INIT_COMPLETE,
    I<1>:$AXI_19_DFI_CLK_BUF,
    I<1>:$AXI_19_BVALID,
    I<1>:$AXI_19_AWREADY,
    I<1>:$AXI_19_ARREADY,
    I<1>:$AXI_18_WREADY,
    I<1>:$AXI_18_RVALID,
    I<1>:$AXI_18_RLAST,
    I<1>:$AXI_18_DFI_RST_N_BUF,
    I<1>:$AXI_18_DFI_PHY_LP_STATE,
    I<1>:$AXI_18_DFI_PHYUPD_REQ,
    I<1>:$AXI_18_DFI_INIT_COMPLETE,
    I<1>:$AXI_18_DFI_CLK_BUF,
    I<1>:$AXI_18_BVALID,
    I<1>:$AXI_18_AWREADY,
    I<1>:$AXI_18_ARREADY,
    I<1>:$AXI_17_WREADY,
    I<1>:$AXI_17_RVALID,
    I<1>:$AXI_17_RLAST,
    I<1>:$AXI_17_DFI_RST_N_BUF,
    I<1>:$AXI_17_DFI_PHY_LP_STATE,
    I<1>:$AXI_17_DFI_PHYUPD_REQ,
    I<1>:$AXI_17_DFI_INIT_COMPLETE,
    I<1>:$AXI_17_DFI_CLK_BUF,
    I<1>:$AXI_17_BVALID,
    I<1>:$AXI_17_AWREADY,
    I<1>:$AXI_17_ARREADY,
    I<1>:$AXI_16_WREADY,
    I<1>:$AXI_16_RVALID,
    I<1>:$AXI_16_RLAST,
    I<1>:$AXI_16_DFI_RST_N_BUF,
    I<1>:$AXI_16_DFI_PHY_LP_STATE,
    I<1>:$AXI_16_DFI_PHYUPD_REQ,
    I<1>:$AXI_16_DFI_INIT_COMPLETE,
    I<1>:$AXI_16_DFI_CLK_BUF,
    I<1>:$AXI_16_BVALID,
    I<1>:$AXI_16_AWREADY,
    I<1>:$AXI_16_ARREADY,
    I<1>:$AXI_15_WREADY,
    I<1>:$AXI_15_RVALID,
    I<1>:$AXI_15_RLAST,
    I<1>:$AXI_15_DFI_RST_N_BUF,
    I<1>:$AXI_15_DFI_PHY_LP_STATE,
    I<1>:$AXI_15_DFI_PHYUPD_REQ,
    I<1>:$AXI_15_DFI_INIT_COMPLETE,
    I<1>:$AXI_15_DFI_CLK_BUF,
    I<1>:$AXI_15_BVALID,
    I<1>:$AXI_15_AWREADY,
    I<1>:$AXI_15_ARREADY,
    I<1>:$AXI_14_WREADY,
    I<1>:$AXI_14_RVALID,
    I<1>:$AXI_14_RLAST,
    I<1>:$AXI_14_DFI_RST_N_BUF,
    I<1>:$AXI_14_DFI_PHY_LP_STATE,
    I<1>:$AXI_14_DFI_PHYUPD_REQ,
    I<1>:$AXI_14_DFI_INIT_COMPLETE,
    I<1>:$AXI_14_DFI_CLK_BUF,
    I<1>:$AXI_14_BVALID,
    I<1>:$AXI_14_AWREADY,
    I<1>:$AXI_14_ARREADY,
    I<1>:$AXI_13_WREADY,
    I<1>:$AXI_13_RVALID,
    I<1>:$AXI_13_RLAST,
    I<1>:$AXI_13_DFI_RST_N_BUF,
    I<1>:$AXI_13_DFI_PHY_LP_STATE,
    I<1>:$AXI_13_DFI_PHYUPD_REQ,
    I<1>:$AXI_13_DFI_INIT_COMPLETE,
    I<1>:$AXI_13_DFI_CLK_BUF,
    I<1>:$AXI_13_BVALID,
    I<1>:$AXI_13_AWREADY,
    I<1>:$AXI_13_ARREADY,
    I<1>:$AXI_12_WREADY,
    I<1>:$AXI_12_RVALID,
    I<1>:$AXI_12_RLAST,
    I<1>:$AXI_12_DFI_RST_N_BUF,
    I<1>:$AXI_12_DFI_PHY_LP_STATE,
    I<1>:$AXI_12_DFI_PHYUPD_REQ,
    I<1>:$AXI_12_DFI_INIT_COMPLETE,
    I<1>:$AXI_12_DFI_CLK_BUF,
    I<1>:$AXI_12_BVALID,
    I<1>:$AXI_12_AWREADY,
    I<1>:$AXI_12_ARREADY,
    I<1>:$AXI_11_WREADY,
    I<1>:$AXI_11_RVALID,
    I<1>:$AXI_11_RLAST,
    I<1>:$AXI_11_DFI_RST_N_BUF,
    I<1>:$AXI_11_DFI_PHY_LP_STATE,
    I<1>:$AXI_11_DFI_PHYUPD_REQ,
    I<1>:$AXI_11_DFI_INIT_COMPLETE,
    I<1>:$AXI_11_DFI_CLK_BUF,
    I<1>:$AXI_11_BVALID,
    I<1>:$AXI_11_AWREADY,
    I<1>:$AXI_11_ARREADY,
    I<1>:$AXI_10_WREADY,
    I<1>:$AXI_10_RVALID,
    I<1>:$AXI_10_RLAST,
    I<1>:$AXI_10_DFI_RST_N_BUF,
    I<1>:$AXI_10_DFI_PHY_LP_STATE,
    I<1>:$AXI_10_DFI_PHYUPD_REQ,
    I<1>:$AXI_10_DFI_INIT_COMPLETE,
    I<1>:$AXI_10_DFI_CLK_BUF,
    I<1>:$AXI_10_BVALID,
    I<1>:$AXI_10_AWREADY,
    I<1>:$AXI_10_ARREADY,
    I<1>:$AXI_09_WREADY,
    I<1>:$AXI_09_RVALID,
    I<1>:$AXI_09_RLAST,
    I<1>:$AXI_09_DFI_RST_N_BUF,
    I<1>:$AXI_09_DFI_PHY_LP_STATE,
    I<1>:$AXI_09_DFI_PHYUPD_REQ,
    I<1>:$AXI_09_DFI_INIT_COMPLETE,
    I<1>:$AXI_09_DFI_CLK_BUF,
    I<1>:$AXI_09_BVALID,
    I<1>:$AXI_09_AWREADY,
    I<1>:$AXI_09_ARREADY,
    I<1>:$AXI_08_WREADY,
    I<1>:$AXI_08_RVALID,
    I<1>:$AXI_08_RLAST,
    I<1>:$AXI_08_DFI_RST_N_BUF,
    I<1>:$AXI_08_DFI_PHY_LP_STATE,
    I<1>:$AXI_08_DFI_PHYUPD_REQ,
    I<1>:$AXI_08_DFI_INIT_COMPLETE,
    I<1>:$AXI_08_DFI_CLK_BUF,
    I<1>:$AXI_08_BVALID,
    I<1>:$AXI_08_AWREADY,
    I<1>:$AXI_08_ARREADY,
    I<1>:$AXI_07_WREADY,
    I<1>:$AXI_07_RVALID,
    I<1>:$AXI_07_RLAST,
    I<1>:$AXI_07_DFI_RST_N_BUF,
    I<1>:$AXI_07_DFI_PHY_LP_STATE,
    I<1>:$AXI_07_DFI_PHYUPD_REQ,
    I<1>:$AXI_07_DFI_INIT_COMPLETE,
    I<1>:$AXI_07_DFI_CLK_BUF,
    I<1>:$AXI_07_BVALID,
    I<1>:$AXI_07_AWREADY,
    I<1>:$AXI_07_ARREADY,
    I<1>:$AXI_06_WREADY,
    I<1>:$AXI_06_RVALID,
    I<1>:$AXI_06_RLAST,
    I<1>:$AXI_06_DFI_RST_N_BUF,
    I<1>:$AXI_06_DFI_PHY_LP_STATE,
    I<1>:$AXI_06_DFI_PHYUPD_REQ,
    I<1>:$AXI_06_DFI_INIT_COMPLETE,
    I<1>:$AXI_06_DFI_CLK_BUF,
    I<1>:$AXI_06_BVALID,
    I<1>:$AXI_06_AWREADY,
    I<1>:$AXI_06_ARREADY,
    I<1>:$AXI_05_WREADY,
    I<1>:$AXI_05_RVALID,
    I<1>:$AXI_05_RLAST,
    I<1>:$AXI_05_DFI_RST_N_BUF,
    I<1>:$AXI_05_DFI_PHY_LP_STATE,
    I<1>:$AXI_05_DFI_PHYUPD_REQ,
    I<1>:$AXI_05_DFI_INIT_COMPLETE,
    I<1>:$AXI_05_DFI_CLK_BUF,
    I<1>:$AXI_05_BVALID,
    I<1>:$AXI_05_AWREADY,
    I<1>:$AXI_05_ARREADY,
    I<1>:$AXI_04_WREADY,
    I<1>:$AXI_04_RVALID,
    I<1>:$AXI_04_RLAST,
    I<1>:$AXI_04_DFI_RST_N_BUF,
    I<1>:$AXI_04_DFI_PHY_LP_STATE,
    I<1>:$AXI_04_DFI_PHYUPD_REQ,
    I<1>:$AXI_04_DFI_INIT_COMPLETE,
    I<1>:$AXI_04_DFI_CLK_BUF,
    I<1>:$AXI_04_BVALID,
    I<1>:$AXI_04_AWREADY,
    I<1>:$AXI_04_ARREADY,
    I<1>:$AXI_03_WREADY,
    I<1>:$AXI_03_RVALID,
    I<1>:$AXI_03_RLAST,
    I<1>:$AXI_03_DFI_RST_N_BUF,
    I<1>:$AXI_03_DFI_PHY_LP_STATE,
    I<1>:$AXI_03_DFI_PHYUPD_REQ,
    I<1>:$AXI_03_DFI_INIT_COMPLETE,
    I<1>:$AXI_03_DFI_CLK_BUF,
    I<1>:$AXI_03_BVALID,
    I<1>:$AXI_03_AWREADY,
    I<1>:$AXI_03_ARREADY,
    I<1>:$AXI_02_WREADY,
    I<1>:$AXI_02_RVALID,
    I<1>:$AXI_02_RLAST,
    I<1>:$AXI_02_DFI_RST_N_BUF,
    I<1>:$AXI_02_DFI_PHY_LP_STATE,
    I<1>:$AXI_02_DFI_PHYUPD_REQ,
    I<1>:$AXI_02_DFI_INIT_COMPLETE,
    I<1>:$AXI_02_DFI_CLK_BUF,
    I<1>:$AXI_02_BVALID,
    I<1>:$AXI_02_AWREADY,
    I<1>:$AXI_02_ARREADY,
    I<1>:$AXI_01_WREADY,
    I<1>:$AXI_01_RVALID,
    I<1>:$AXI_01_RLAST,
    I<1>:$AXI_01_DFI_RST_N_BUF,
    I<1>:$AXI_01_DFI_PHY_LP_STATE,
    I<1>:$AXI_01_DFI_PHYUPD_REQ,
    I<1>:$AXI_01_DFI_INIT_COMPLETE,
    I<1>:$AXI_01_DFI_CLK_BUF,
    I<1>:$AXI_01_BVALID,
    I<1>:$AXI_01_AWREADY,
    I<1>:$AXI_01_ARREADY,
    I<1>:$AXI_00_WREADY,
    I<1>:$AXI_00_RVALID,
    I<1>:$AXI_00_RLAST,
    I<1>:$AXI_00_DFI_RST_N_BUF,
    I<1>:$AXI_00_DFI_PHY_LP_STATE,
    I<1>:$AXI_00_DFI_PHYUPD_REQ,
    I<1>:$AXI_00_DFI_INIT_COMPLETE,
    I<1>:$AXI_00_DFI_CLK_BUF,
    I<1>:$AXI_00_BVALID,
    I<1>:$AXI_00_AWREADY,
    I<1>:$AXI_00_ARREADY,
    I<1>:$APB_1_PSLVERR,
    I<1>:$APB_1_PREADY,
    I<1>:$APB_0_PSLVERR,
    I<1>:$APB_0_PREADY
  );
}

def HPIOuVREF : XilinxPrimitiveOp<"HPIO_VREF", []> {
  let summary = "HPIO_VREF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$FABRIC_VREF_TUNE,

    // HPIO_VREF parameters follows
    StrAttr:$VREF_CNTR
  );

  let results = (outs
    I<1>:$VREF
  );
}

def HSADC : XilinxPrimitiveOp<"HSADC", []> {
  let summary = "HSADC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<16>:$DI,
    I<16>:$CONTROL_COMMON,
    I<16>:$CONTROL_ADC3,
    I<16>:$CONTROL_ADC2,
    I<16>:$CONTROL_ADC1,
    I<16>:$CONTROL_ADC0,
    I<12>:$DADDR,
    I<1>:$VIN_I23_P,
    I<1>:$VIN_I23_N,
    I<1>:$VIN_I01_P,
    I<1>:$VIN_I01_N,
    I<1>:$VIN3_P,
    I<1>:$VIN3_N,
    I<1>:$VIN2_P,
    I<1>:$VIN2_N,
    I<1>:$VIN1_P,
    I<1>:$VIN1_N,
    I<1>:$VIN0_P,
    I<1>:$VIN0_N,
    I<1>:$SYSREF_P,
    I<1>:$SYSREF_N,
    I<1>:$SYSREF_IN_SOUTH,
    I<1>:$SYSREF_IN_NORTH,
    I<1>:$PLL_REFCLK_IN,
    I<1>:$PLL_MONCLK,
    I<1>:$FABRIC_CLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLK_FIFO_LM,
    I<1>:$ADC_CLK_P,
    I<1>:$ADC_CLK_N,

    // HSADC parameters follows
    StrAttr:$SIM_DEVICE,
    SI64Attr:$XPA_CFG0,
    SI64Attr:$XPA_CFG1,
    StrAttr:$XPA_NUM_ADCS,
    SI64Attr:$XPA_NUM_DDCS,
    StrAttr:$XPA_PLL_USED,
    SI64Attr:$XPA_SAMPLE_RATE_MSPS
  );

  let results = (outs
    I<16>:$STATUS_COMMON,
    I<16>:$STATUS_ADC3,
    I<16>:$STATUS_ADC2,
    I<16>:$STATUS_ADC1,
    I<16>:$STATUS_ADC0,
    I<16>:$DOUT,
    I<128>:$DATA_ADC3,
    I<128>:$DATA_ADC2,
    I<128>:$DATA_ADC1,
    I<128>:$DATA_ADC0,
    I<1>:$SYSREF_OUT_SOUTH,
    I<1>:$SYSREF_OUT_NORTH,
    I<1>:$PLL_REFCLK_OUT,
    I<1>:$PLL_DMON_OUT,
    I<1>:$DRDY,
    I<1>:$CLK_ADC
  );
}

def HSDAC : XilinxPrimitiveOp<"HSDAC", []> {
  let summary = "HSDAC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<256>:$DATA_DAC3,
    I<256>:$DATA_DAC2,
    I<256>:$DATA_DAC1,
    I<256>:$DATA_DAC0,
    I<16>:$DI,
    I<16>:$CONTROL_DAC3,
    I<16>:$CONTROL_DAC2,
    I<16>:$CONTROL_DAC1,
    I<16>:$CONTROL_DAC0,
    I<16>:$CONTROL_COMMON,
    I<12>:$DADDR,
    I<1>:$SYSREF_P,
    I<1>:$SYSREF_N,
    I<1>:$SYSREF_IN_SOUTH,
    I<1>:$SYSREF_IN_NORTH,
    I<1>:$PLL_REFCLK_IN,
    I<1>:$PLL_MONCLK,
    I<1>:$FABRIC_CLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$DAC_CLK_P,
    I<1>:$DAC_CLK_N,
    I<1>:$CLK_FIFO_LM,

    // HSDAC parameters follows
    StrAttr:$SIM_DEVICE,
    SI64Attr:$XPA_CFG0,
    SI64Attr:$XPA_CFG1,
    SI64Attr:$XPA_NUM_DACS,
    SI64Attr:$XPA_NUM_DUCS,
    StrAttr:$XPA_PLL_USED,
    SI64Attr:$XPA_SAMPLE_RATE_MSPS
  );

  let results = (outs
    I<16>:$STATUS_DAC3,
    I<16>:$STATUS_DAC2,
    I<16>:$STATUS_DAC1,
    I<16>:$STATUS_DAC0,
    I<16>:$STATUS_COMMON,
    I<16>:$DOUT,
    I<1>:$VOUT3_P,
    I<1>:$VOUT3_N,
    I<1>:$VOUT2_P,
    I<1>:$VOUT2_N,
    I<1>:$VOUT1_P,
    I<1>:$VOUT1_N,
    I<1>:$VOUT0_P,
    I<1>:$VOUT0_N,
    I<1>:$SYSREF_OUT_SOUTH,
    I<1>:$SYSREF_OUT_NORTH,
    I<1>:$PLL_REFCLK_OUT,
    I<1>:$PLL_DMON_OUT,
    I<1>:$DRDY,
    I<1>:$CLK_DAC
  );
}

def IBUF : XilinxPrimitiveOp<"IBUF", []> {
  let summary = "IBUF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,

    // IBUF parameters follows
    StrAttr:$CAPACITANCE,
    StrAttr:$IBUF_DELAY_VALUE,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IFD_DELAY_VALUE,
    StrAttr:$IOSTANDARD
  );

  let results = (outs
    I<1>:$O
  );
}

def IBUFDS : XilinxPrimitiveOp<"IBUFDS", []> {
  let summary = "IBUFDS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$IB,

    // IBUFDS parameters follows
    StrAttr:$CAPACITANCE,
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_DELAY_VALUE,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IFD_DELAY_VALUE,
    StrAttr:$IOSTANDARD
  );

  let results = (outs
    I<1>:$O
  );
}

def IBUFDSE3 : XilinxPrimitiveOp<"IBUFDSE3", []> {
  let summary = "IBUFDSE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$OSC,
    I<2>:$OSC_EN,
    I<1>:$IBUFDISABLE,
    I<1>:$IB,
    I<1>:$I,

    // IBUFDSE3 parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    SI64Attr:$SIM_INPUT_BUFFER_OFFSET,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IBUFDSuDIFFuOUT : XilinxPrimitiveOp<"IBUFDS_DIFF_OUT", []> {
  let summary = "IBUFDS_DIFF_OUT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$IB,

    // IBUFDS_DIFF_OUT parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD
  );

  let results = (outs
    I<1>:$O,
    I<1>:$OB
  );
}

def IBUFDSuDIFFuOUTuIBUFDISABLE : XilinxPrimitiveOp<"IBUFDS_DIFF_OUT_IBUFDISABLE", []> {
  let summary = "IBUFDS_DIFF_OUT_IBUFDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$IBUFDISABLE,
    I<1>:$IB,
    I<1>:$I,

    // IBUFDS_DIFF_OUT_IBUFDISABLE parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def IBUFDSuDIFFuOUTuINTERMDISABLE : XilinxPrimitiveOp<"IBUFDS_DIFF_OUT_INTERMDISABLE", []> {
  let summary = "IBUFDS_DIFF_OUT_INTERMDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$INTERMDISABLE,
    I<1>:$IBUFDISABLE,
    I<1>:$IB,
    I<1>:$I,

    // IBUFDS_DIFF_OUT_INTERMDISABLE parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def IBUFDSuDPHY : XilinxPrimitiveOp<"IBUFDS_DPHY", []> {
  let summary = "IBUFDS_DPHY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$LPRX_DISABLE,
    I<1>:$IB,
    I<1>:$I,
    I<1>:$HSRX_DISABLE,

    // IBUFDS_DPHY parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE
  );

  let results = (outs
    I<1>:$LPRX_O_P,
    I<1>:$LPRX_O_N,
    I<1>:$HSRX_O
  );
}

def IBUFDSuGTE2 : XilinxPrimitiveOp<"IBUFDS_GTE2", []> {
  let summary = "IBUFDS_GTE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$IB,
    I<1>:$I,
    I<1>:$CEB,

    // IBUFDS_GTE2 parameters follows
    StrAttr:$CLKCM_CFG,
    StrAttr:$CLKRCV_TRST,
    APIntAttr<I<2>>:$CLKSWING_CFG
  );

  let results = (outs
    I<1>:$ODIV2,
    I<1>:$O
  );
}

def IBUFDSuGTE3 : XilinxPrimitiveOp<"IBUFDS_GTE3", []> {
  let summary = "IBUFDS_GTE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$IB,
    I<1>:$I,
    I<1>:$CEB,

    // IBUFDS_GTE3 parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    APIntAttr<I<2>>:$REFCLK_HROW_CK_SEL,
    APIntAttr<I<2>>:$REFCLK_ICNTL_RX
  );

  let results = (outs
    I<1>:$ODIV2,
    I<1>:$O
  );
}

def IBUFDSuGTE4 : XilinxPrimitiveOp<"IBUFDS_GTE4", []> {
  let summary = "IBUFDS_GTE4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$IB,
    I<1>:$I,
    I<1>:$CEB,

    // IBUFDS_GTE4 parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    APIntAttr<I<2>>:$REFCLK_HROW_CK_SEL,
    APIntAttr<I<2>>:$REFCLK_ICNTL_RX
  );

  let results = (outs
    I<1>:$ODIV2,
    I<1>:$O
  );
}

def IBUFDSuGTE5 : XilinxPrimitiveOp<"IBUFDS_GTE5", []> {
  let summary = "IBUFDS_GTE5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$IB,
    I<1>:$I,
    I<1>:$CEB,

    // IBUFDS_GTE5 parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    SI64Attr:$REFCLK_HROW_CK_SEL,
    SI64Attr:$REFCLK_ICNTL_RX
  );

  let results = (outs
    I<1>:$ODIV2,
    I<1>:$O
  );
}

def IBUFDSuGTM : XilinxPrimitiveOp<"IBUFDS_GTM", []> {
  let summary = "IBUFDS_GTM Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$IB,
    I<1>:$I,
    I<1>:$CEB,

    // IBUFDS_GTM parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    SI64Attr:$REFCLK_HROW_CK_SEL,
    SI64Attr:$REFCLK_ICNTL_RX
  );

  let results = (outs
    I<1>:$ODIV2,
    I<1>:$O
  );
}

def IBUFDSuIBUFDISABLE : XilinxPrimitiveOp<"IBUFDS_IBUFDISABLE", []> {
  let summary = "IBUFDS_IBUFDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$IBUFDISABLE,
    I<1>:$IB,
    I<1>:$I,

    // IBUFDS_IBUFDISABLE parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IBUFDSuINTERMDISABLE : XilinxPrimitiveOp<"IBUFDS_INTERMDISABLE", []> {
  let summary = "IBUFDS_INTERMDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$INTERMDISABLE,
    I<1>:$IBUFDISABLE,
    I<1>:$IB,
    I<1>:$I,

    // IBUFDS_INTERMDISABLE parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IBUFE3 : XilinxPrimitiveOp<"IBUFE3", []> {
  let summary = "IBUFE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$OSC,
    I<1>:$VREF,
    I<1>:$OSC_EN,
    I<1>:$IBUFDISABLE,
    I<1>:$I,

    // IBUFE3 parameters follows
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    SI64Attr:$SIM_INPUT_BUFFER_OFFSET,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IBUFuANALOG : XilinxPrimitiveOp<"IBUF_ANALOG", []> {
  let summary = "IBUF_ANALOG Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // IBUF_ANALOG does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def IBUFuIBUFDISABLE : XilinxPrimitiveOp<"IBUF_IBUFDISABLE", []> {
  let summary = "IBUF_IBUFDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$IBUFDISABLE,
    I<1>:$I,

    // IBUF_IBUFDISABLE parameters follows
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IBUFuINTERMDISABLE : XilinxPrimitiveOp<"IBUF_INTERMDISABLE", []> {
  let summary = "IBUF_INTERMDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$INTERMDISABLE,
    I<1>:$IBUFDISABLE,
    I<1>:$I,

    // IBUF_INTERMDISABLE parameters follows
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def ICAPE2 : XilinxPrimitiveOp<"ICAPE2", []> {
  let summary = "ICAPE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<32>:$I,
    I<1>:$RDWRB,
    I<1>:$CSIB,
    I<1>:$CLK,

    // ICAPE2 parameters follows
    APIntAttr<I<32>>:$DEVICE_ID,
    StrAttr:$ICAP_WIDTH,
    StrAttr:$SIM_CFG_FILE_NAME
  );

  let results = (outs
    I<32>:$O
  );
}

def ICAPE3 : XilinxPrimitiveOp<"ICAPE3", []> {
  let summary = "ICAPE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<32>:$I,
    I<1>:$RDWRB,
    I<1>:$CSIB,
    I<1>:$CLK,

    // ICAPE3 parameters follows
    APIntAttr<I<32>>:$DEVICE_ID,
    StrAttr:$ICAP_AUTO_SWITCH,
    StrAttr:$SIM_CFG_FILE_NAME
  );

  let results = (outs
    I<32>:$O,
    I<1>:$PRERROR,
    I<1>:$PRDONE,
    I<1>:$AVAIL
  );
}

def IDDR : XilinxPrimitiveOp<"IDDR", []> {
  let summary = "IDDR Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$S,
    I<1>:$R,
    I<1>:$D,
    I<1>:$CE,
    I<1>:$C,

    // IDDR parameters follows
    StrAttr:$DDR_CLK_EDGE,
    APIntAttr<I<1>>:$INIT_Q1,
    APIntAttr<I<1>>:$INIT_Q2,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_D_INVERTED,
    StrAttr:$SRTYPE
  );

  let results = (outs
    I<1>:$Q2,
    I<1>:$Q1
  );
}

def IDDRE1 : XilinxPrimitiveOp<"IDDRE1", []> {
  let summary = "IDDRE1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$R,
    I<1>:$D,
    I<1>:$CB,
    I<1>:$C,

    // IDDRE1 parameters follows
    StrAttr:$DDR_CLK_EDGE,
    APIntAttr<I<1>>:$IS_CB_INVERTED,
    APIntAttr<I<1>>:$IS_C_INVERTED
  );

  let results = (outs
    I<1>:$Q2,
    I<1>:$Q1
  );
}

def IDDRu2CLK : XilinxPrimitiveOp<"IDDR_2CLK", []> {
  let summary = "IDDR_2CLK Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$S,
    I<1>:$R,
    I<1>:$D,
    I<1>:$CE,
    I<1>:$CB,
    I<1>:$C,

    // IDDR_2CLK parameters follows
    StrAttr:$DDR_CLK_EDGE,
    APIntAttr<I<1>>:$INIT_Q1,
    APIntAttr<I<1>>:$INIT_Q2,
    APIntAttr<I<1>>:$IS_CB_INVERTED,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_D_INVERTED,
    StrAttr:$SRTYPE
  );

  let results = (outs
    I<1>:$Q2,
    I<1>:$Q1
  );
}

def IDELAYCTRL : XilinxPrimitiveOp<"IDELAYCTRL", []> {
  let summary = "IDELAYCTRL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$REFCLK,

    // IDELAYCTRL parameters follows
    StrAttr:$SIM_DEVICE
  );

  let results = (outs
    I<1>:$RDY
  );
}

def IDELAYE2 : XilinxPrimitiveOp<"IDELAYE2", []> {
  let summary = "IDELAYE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$CNTVALUEIN,
    I<1>:$REGRST,
    I<1>:$LDPIPEEN,
    I<1>:$LD,
    I<1>:$INC,
    I<1>:$IDATAIN,
    I<1>:$DATAIN,
    I<1>:$CINVCTRL,
    I<1>:$CE,
    I<1>:$C,

    // IDELAYE2 parameters follows
    StrAttr:$CINVCTRL_SEL,
    StrAttr:$DELAY_SRC,
    StrAttr:$HIGH_PERFORMANCE_MODE,
    StrAttr:$IDELAY_TYPE,
    SI64Attr:$IDELAY_VALUE,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_DATAIN_INVERTED,
    APIntAttr<I<1>>:$IS_IDATAIN_INVERTED,
    StrAttr:$PIPE_SEL,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIGNAL_PATTERN,
    SI64Attr:$SIM_DELAY_D
  );

  let results = (outs
    I<5>:$CNTVALUEOUT,
    I<1>:$DATAOUT
  );
}

def IDELAYE2uFINEDELAY : XilinxPrimitiveOp<"IDELAYE2_FINEDELAY", []> {
  let summary = "IDELAYE2_FINEDELAY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$CNTVALUEIN,
    I<3>:$IFDLY,
    I<1>:$REGRST,
    I<1>:$LDPIPEEN,
    I<1>:$LD,
    I<1>:$INC,
    I<1>:$IDATAIN,
    I<1>:$DATAIN,
    I<1>:$CINVCTRL,
    I<1>:$CE,
    I<1>:$C,

    // IDELAYE2_FINEDELAY parameters follows
    StrAttr:$CINVCTRL_SEL,
    StrAttr:$DELAY_SRC,
    StrAttr:$FINEDELAY,
    StrAttr:$HIGH_PERFORMANCE_MODE,
    StrAttr:$IDELAY_TYPE,
    SI64Attr:$IDELAY_VALUE,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_DATAIN_INVERTED,
    APIntAttr<I<1>>:$IS_IDATAIN_INVERTED,
    StrAttr:$PIPE_SEL,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIGNAL_PATTERN
  );

  let results = (outs
    I<5>:$CNTVALUEOUT,
    I<1>:$DATAOUT
  );
}

def IDELAYE3 : XilinxPrimitiveOp<"IDELAYE3", []> {
  let summary = "IDELAYE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CNTVALUEIN,
    I<1>:$RST,
    I<1>:$LOAD,
    I<1>:$INC,
    I<1>:$IDATAIN,
    I<1>:$EN_VTC,
    I<1>:$DATAIN,
    I<1>:$CLK,
    I<1>:$CE,
    I<1>:$CASC_RETURN,
    I<1>:$CASC_IN,

    // IDELAYE3 parameters follows
    StrAttr:$CASCADE,
    StrAttr:$DELAY_FORMAT,
    StrAttr:$DELAY_SRC,
    StrAttr:$DELAY_TYPE,
    SI64Attr:$DELAY_VALUE,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$LOOPBACK,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION,
    StrAttr:$UPDATE_MODE
  );

  let results = (outs
    I<9>:$CNTVALUEOUT,
    I<1>:$DATAOUT,
    I<1>:$CASC_OUT
  );
}

def IDELAYE5 : XilinxPrimitiveOp<"IDELAYE5", []> {
  let summary = "IDELAYE5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$CNTVALUEIN,
    I<1>:$RST,
    I<1>:$LOAD,
    I<1>:$INC,
    I<1>:$IDATAIN,
    I<1>:$CLK,
    I<1>:$CE,
    I<1>:$CASC_RETURN,

    // IDELAYE5 parameters follows
    StrAttr:$CASCADE,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED
  );

  let results = (outs
    I<5>:$CNTVALUEOUT,
    I<1>:$DATAOUT,
    I<1>:$CASC_OUT
  );
}

def ILKN : XilinxPrimitiveOp<"ILKN", []> {
  let summary = "ILKN Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRP_ADDR,
    I<8>:$TX_BYPASS_GEARBOX_SEQIN,
    I<8>:$CTL_TX_RLIM_INTV,
    I<8>:$CTL_TX_MUBITS,
    I<644>:$CTL_TX_RETRANS_RAM_RDATA,
    I<64>:$TX_BYPASS_DATAIN11,
    I<64>:$TX_BYPASS_DATAIN10,
    I<64>:$TX_BYPASS_DATAIN09,
    I<64>:$TX_BYPASS_DATAIN08,
    I<64>:$TX_BYPASS_DATAIN07,
    I<64>:$TX_BYPASS_DATAIN06,
    I<64>:$TX_BYPASS_DATAIN05,
    I<64>:$TX_BYPASS_DATAIN04,
    I<64>:$TX_BYPASS_DATAIN03,
    I<64>:$TX_BYPASS_DATAIN02,
    I<64>:$TX_BYPASS_DATAIN01,
    I<64>:$TX_BYPASS_DATAIN00,
    I<64>:$RX_SERDES_DATA11,
    I<64>:$RX_SERDES_DATA10,
    I<64>:$RX_SERDES_DATA09,
    I<64>:$RX_SERDES_DATA08,
    I<64>:$RX_SERDES_DATA07,
    I<64>:$RX_SERDES_DATA06,
    I<64>:$RX_SERDES_DATA05,
    I<64>:$RX_SERDES_DATA04,
    I<64>:$RX_SERDES_DATA03,
    I<64>:$RX_SERDES_DATA02,
    I<64>:$RX_SERDES_DATA01,
    I<64>:$RX_SERDES_DATA00,
    I<4>:$TX_MTYIN3,
    I<4>:$TX_MTYIN2,
    I<4>:$TX_MTYIN1,
    I<4>:$TX_MTYIN0,
    I<4>:$TX_BYPASS_MFRAMER_STATEIN,
    I<4>:$CTL_TX_ERRINJ_BITERR_LANE,
    I<256>:$CTL_TX_FC_STAT,
    I<16>:$DRP_DI,
    I<128>:$TX_DATAIN3,
    I<128>:$TX_DATAIN2,
    I<128>:$TX_DATAIN1,
    I<128>:$TX_DATAIN0,
    I<12>:$TX_BYPASS_CTRLIN,
    I<12>:$RX_SERDES_RESET,
    I<12>:$RX_SERDES_CLK,
    I<12>:$CTL_TX_RLIM_MAX,
    I<12>:$CTL_TX_RLIM_DELTA,
    I<12>:$CTL_TX_DIAGWORD_LANESTAT,
    I<11>:$TX_CHANIN3,
    I<11>:$TX_CHANIN2,
    I<11>:$TX_CHANIN1,
    I<11>:$TX_CHANIN0,
    I<1>:$TX_SOPIN3,
    I<1>:$TX_SOPIN2,
    I<1>:$TX_SOPIN1,
    I<1>:$TX_SOPIN0,
    I<1>:$TX_SERDES_REFCLK_RESET,
    I<1>:$TX_SERDES_REFCLK,
    I<1>:$TX_RESET,
    I<1>:$TX_ERRIN3,
    I<1>:$TX_ERRIN2,
    I<1>:$TX_ERRIN1,
    I<1>:$TX_ERRIN0,
    I<1>:$TX_EOPIN3,
    I<1>:$TX_EOPIN2,
    I<1>:$TX_EOPIN1,
    I<1>:$TX_EOPIN0,
    I<1>:$TX_ENAIN3,
    I<1>:$TX_ENAIN2,
    I<1>:$TX_ENAIN1,
    I<1>:$TX_ENAIN0,
    I<1>:$TX_BYPASS_ENAIN,
    I<1>:$TX_BCTLIN3,
    I<1>:$TX_BCTLIN2,
    I<1>:$TX_BCTLIN1,
    I<1>:$TX_BCTLIN0,
    I<1>:$RX_RESET,
    I<1>:$RX_BYPASS_RDIN,
    I<1>:$RX_BYPASS_FORCE_REALIGNIN,
    I<1>:$LBUS_CLK,
    I<1>:$DRP_WE,
    I<1>:$DRP_EN,
    I<1>:$DRP_CLK,
    I<1>:$CTL_TX_RLIM_ENABLE,
    I<1>:$CTL_TX_RETRANS_REQ_VALID,
    I<1>:$CTL_TX_RETRANS_REQ,
    I<1>:$CTL_TX_RETRANS_RAM_PERRIN,
    I<1>:$CTL_TX_RETRANS_ENABLE,
    I<1>:$CTL_TX_ERRINJ_BITERR_GO,
    I<1>:$CTL_TX_ENABLE,
    I<1>:$CTL_TX_DIAGWORD_INTFSTAT,
    I<1>:$CTL_RX_RETRANS_RESET_MODE,
    I<1>:$CTL_RX_RETRANS_RESET,
    I<1>:$CTL_RX_RETRANS_FORCE_REQ,
    I<1>:$CTL_RX_RETRANS_ERRIN,
    I<1>:$CTL_RX_RETRANS_ENABLE,
    I<1>:$CTL_RX_RETRANS_ACK,
    I<1>:$CTL_RX_FORCE_RESYNC,
    I<1>:$CORE_CLK,

    // ILKN parameters follows
    StrAttr:$BYPASS,
    APIntAttr<I<2>>:$CTL_RX_BURSTMAX,
    APIntAttr<I<2>>:$CTL_RX_CHAN_EXT,
    APIntAttr<I<4>>:$CTL_RX_LAST_LANE,
    APIntAttr<I<16>>:$CTL_RX_MFRAMELEN_MINUS1,
    StrAttr:$CTL_RX_PACKET_MODE,
    APIntAttr<I<3>>:$CTL_RX_RETRANS_MULT,
    APIntAttr<I<4>>:$CTL_RX_RETRANS_RETRY,
    APIntAttr<I<16>>:$CTL_RX_RETRANS_TIMER1,
    APIntAttr<I<16>>:$CTL_RX_RETRANS_TIMER2,
    APIntAttr<I<12>>:$CTL_RX_RETRANS_WDOG,
    APIntAttr<I<8>>:$CTL_RX_RETRANS_WRAP_TIMER,
    StrAttr:$CTL_TEST_MODE_PIN_CHAR,
    APIntAttr<I<2>>:$CTL_TX_BURSTMAX,
    APIntAttr<I<3>>:$CTL_TX_BURSTSHORT,
    APIntAttr<I<2>>:$CTL_TX_CHAN_EXT,
    StrAttr:$CTL_TX_DISABLE_SKIPWORD,
    APIntAttr<I<7>>:$CTL_TX_FC_CALLEN,
    APIntAttr<I<4>>:$CTL_TX_LAST_LANE,
    APIntAttr<I<16>>:$CTL_TX_MFRAMELEN_MINUS1,
    APIntAttr<I<14>>:$CTL_TX_RETRANS_DEPTH,
    APIntAttr<I<3>>:$CTL_TX_RETRANS_MULT,
    APIntAttr<I<2>>:$CTL_TX_RETRANS_RAM_BANKS,
    StrAttr:$MODE,
    StrAttr:$SIM_VERSION,
    StrAttr:$TEST_MODE_PIN_CHAR
  );

  let results = (outs
    I<9>:$STAT_TX_RETRANS_RAM_WADDR,
    I<9>:$STAT_TX_RETRANS_RAM_RADDR,
    I<8>:$STAT_RX_RETRANS_SEQ,
    I<8>:$STAT_RX_MUBITS,
    I<66>:$RX_BYPASS_DATAOUT11,
    I<66>:$RX_BYPASS_DATAOUT10,
    I<66>:$RX_BYPASS_DATAOUT09,
    I<66>:$RX_BYPASS_DATAOUT08,
    I<66>:$RX_BYPASS_DATAOUT07,
    I<66>:$RX_BYPASS_DATAOUT06,
    I<66>:$RX_BYPASS_DATAOUT05,
    I<66>:$RX_BYPASS_DATAOUT04,
    I<66>:$RX_BYPASS_DATAOUT03,
    I<66>:$RX_BYPASS_DATAOUT02,
    I<66>:$RX_BYPASS_DATAOUT01,
    I<66>:$RX_BYPASS_DATAOUT00,
    I<644>:$STAT_TX_RETRANS_RAM_WDATA,
    I<64>:$TX_SERDES_DATA11,
    I<64>:$TX_SERDES_DATA10,
    I<64>:$TX_SERDES_DATA09,
    I<64>:$TX_SERDES_DATA08,
    I<64>:$TX_SERDES_DATA07,
    I<64>:$TX_SERDES_DATA06,
    I<64>:$TX_SERDES_DATA05,
    I<64>:$TX_SERDES_DATA04,
    I<64>:$TX_SERDES_DATA03,
    I<64>:$TX_SERDES_DATA02,
    I<64>:$TX_SERDES_DATA01,
    I<64>:$TX_SERDES_DATA00,
    I<5>:$STAT_RX_RETRANS_SUBSEQ,
    I<4>:$RX_MTYOUT3,
    I<4>:$RX_MTYOUT2,
    I<4>:$RX_MTYOUT1,
    I<4>:$RX_MTYOUT0,
    I<3>:$STAT_RX_RETRANS_STATE,
    I<256>:$STAT_RX_FC_STAT,
    I<2>:$STAT_TX_RETRANS_RAM_RSEL,
    I<16>:$STAT_RX_RETRANS_LATENCY,
    I<16>:$DRP_DO,
    I<128>:$RX_DATAOUT3,
    I<128>:$RX_DATAOUT2,
    I<128>:$RX_DATAOUT1,
    I<128>:$RX_DATAOUT0,
    I<12>:$STAT_RX_WORD_SYNC,
    I<12>:$STAT_RX_SYNCED_ERR,
    I<12>:$STAT_RX_SYNCED,
    I<12>:$STAT_RX_MF_REPEAT_ERR,
    I<12>:$STAT_RX_MF_LEN_ERR,
    I<12>:$STAT_RX_MF_ERR,
    I<12>:$STAT_RX_FRAMING_ERR,
    I<12>:$STAT_RX_DIAGWORD_LANESTAT,
    I<12>:$STAT_RX_DIAGWORD_INTFSTAT,
    I<12>:$STAT_RX_DESCRAM_ERR,
    I<12>:$STAT_RX_CRC32_VALID,
    I<12>:$STAT_RX_CRC32_ERR,
    I<12>:$STAT_RX_BAD_TYPE_ERR,
    I<12>:$RX_BYPASS_IS_SYNCWORDOUT,
    I<12>:$RX_BYPASS_IS_SYNCEDOUT,
    I<12>:$RX_BYPASS_IS_OVERFLOWOUT,
    I<12>:$RX_BYPASS_IS_BADLYFRAMEDOUT,
    I<12>:$RX_BYPASS_IS_AVAILOUT,
    I<12>:$RX_BYPASS_ENAOUT,
    I<11>:$RX_CHANOUT3,
    I<11>:$RX_CHANOUT2,
    I<11>:$RX_CHANOUT1,
    I<11>:$RX_CHANOUT0,
    I<1>:$TX_RDYOUT,
    I<1>:$TX_OVFOUT,
    I<1>:$STAT_TX_UNDERFLOW_ERR,
    I<1>:$STAT_TX_RETRANS_RAM_WE_B3,
    I<1>:$STAT_TX_RETRANS_RAM_WE_B2,
    I<1>:$STAT_TX_RETRANS_RAM_WE_B1,
    I<1>:$STAT_TX_RETRANS_RAM_WE_B0,
    I<1>:$STAT_TX_RETRANS_RAM_RD_B3,
    I<1>:$STAT_TX_RETRANS_RAM_RD_B2,
    I<1>:$STAT_TX_RETRANS_RAM_RD_B1,
    I<1>:$STAT_TX_RETRANS_RAM_RD_B0,
    I<1>:$STAT_TX_RETRANS_RAM_PERROUT,
    I<1>:$STAT_TX_RETRANS_BUSY,
    I<1>:$STAT_TX_RETRANS_BURST_ERR,
    I<1>:$STAT_TX_OVERFLOW_ERR,
    I<1>:$STAT_TX_ERRINJ_BITERR_DONE,
    I<1>:$STAT_TX_BURST_ERR,
    I<1>:$STAT_RX_RETRANS_WRAP_ERR,
    I<1>:$STAT_RX_RETRANS_WDOG_ERR,
    I<1>:$STAT_RX_RETRANS_SEQ_UPDATED,
    I<1>:$STAT_RX_RETRANS_RETRY_ERR,
    I<1>:$STAT_RX_RETRANS_REQ,
    I<1>:$STAT_RX_RETRANS_DISC,
    I<1>:$STAT_RX_RETRANS_CRC24_ERR,
    I<1>:$STAT_RX_OVERFLOW_ERR,
    I<1>:$STAT_RX_MUBITS_UPDATED,
    I<1>:$STAT_RX_MSOP_ERR,
    I<1>:$STAT_RX_MISALIGNED,
    I<1>:$STAT_RX_MEOP_ERR,
    I<1>:$STAT_RX_CRC24_ERR,
    I<1>:$STAT_RX_BURST_ERR,
    I<1>:$STAT_RX_BURSTMAX_ERR,
    I<1>:$STAT_RX_ALIGNED_ERR,
    I<1>:$STAT_RX_ALIGNED,
    I<1>:$RX_SOPOUT3,
    I<1>:$RX_SOPOUT2,
    I<1>:$RX_SOPOUT1,
    I<1>:$RX_SOPOUT0,
    I<1>:$RX_OVFOUT,
    I<1>:$RX_ERROUT3,
    I<1>:$RX_ERROUT2,
    I<1>:$RX_ERROUT1,
    I<1>:$RX_ERROUT0,
    I<1>:$RX_EOPOUT3,
    I<1>:$RX_EOPOUT2,
    I<1>:$RX_EOPOUT1,
    I<1>:$RX_EOPOUT0,
    I<1>:$RX_ENAOUT3,
    I<1>:$RX_ENAOUT2,
    I<1>:$RX_ENAOUT1,
    I<1>:$RX_ENAOUT0,
    I<1>:$DRP_RDY
  );
}

def ILKNE4 : XilinxPrimitiveOp<"ILKNE4", []> {
  let summary = "ILKNE4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRP_ADDR,
    I<8>:$TX_BYPASS_GEARBOX_SEQIN,
    I<8>:$CTL_TX_RLIM_INTV,
    I<8>:$CTL_TX_MUBITS,
    I<644>:$CTL_TX_RETRANS_RAM_RDATA,
    I<64>:$TX_BYPASS_DATAIN11,
    I<64>:$TX_BYPASS_DATAIN10,
    I<64>:$TX_BYPASS_DATAIN09,
    I<64>:$TX_BYPASS_DATAIN08,
    I<64>:$TX_BYPASS_DATAIN07,
    I<64>:$TX_BYPASS_DATAIN06,
    I<64>:$TX_BYPASS_DATAIN05,
    I<64>:$TX_BYPASS_DATAIN04,
    I<64>:$TX_BYPASS_DATAIN03,
    I<64>:$TX_BYPASS_DATAIN02,
    I<64>:$TX_BYPASS_DATAIN01,
    I<64>:$TX_BYPASS_DATAIN00,
    I<64>:$RX_SERDES_DATA11,
    I<64>:$RX_SERDES_DATA10,
    I<64>:$RX_SERDES_DATA09,
    I<64>:$RX_SERDES_DATA08,
    I<64>:$RX_SERDES_DATA07,
    I<64>:$RX_SERDES_DATA06,
    I<64>:$RX_SERDES_DATA05,
    I<64>:$RX_SERDES_DATA04,
    I<64>:$RX_SERDES_DATA03,
    I<64>:$RX_SERDES_DATA02,
    I<64>:$RX_SERDES_DATA01,
    I<64>:$RX_SERDES_DATA00,
    I<4>:$TX_MTYIN3,
    I<4>:$TX_MTYIN2,
    I<4>:$TX_MTYIN1,
    I<4>:$TX_MTYIN0,
    I<4>:$TX_BYPASS_MFRAMER_STATEIN,
    I<4>:$CTL_TX_ERRINJ_BITERR_LANE,
    I<256>:$CTL_TX_FC_STAT,
    I<16>:$DRP_DI,
    I<128>:$TX_DATAIN3,
    I<128>:$TX_DATAIN2,
    I<128>:$TX_DATAIN1,
    I<128>:$TX_DATAIN0,
    I<12>:$TX_BYPASS_CTRLIN,
    I<12>:$RX_SERDES_RESET,
    I<12>:$RX_SERDES_CLK,
    I<12>:$CTL_TX_RLIM_MAX,
    I<12>:$CTL_TX_RLIM_DELTA,
    I<12>:$CTL_TX_DIAGWORD_LANESTAT,
    I<11>:$TX_CHANIN3,
    I<11>:$TX_CHANIN2,
    I<11>:$TX_CHANIN1,
    I<11>:$TX_CHANIN0,
    I<1>:$TX_SOPIN3,
    I<1>:$TX_SOPIN2,
    I<1>:$TX_SOPIN1,
    I<1>:$TX_SOPIN0,
    I<1>:$TX_SERDES_REFCLK_RESET,
    I<1>:$TX_SERDES_REFCLK,
    I<1>:$TX_RESET,
    I<1>:$TX_ERRIN3,
    I<1>:$TX_ERRIN2,
    I<1>:$TX_ERRIN1,
    I<1>:$TX_ERRIN0,
    I<1>:$TX_EOPIN3,
    I<1>:$TX_EOPIN2,
    I<1>:$TX_EOPIN1,
    I<1>:$TX_EOPIN0,
    I<1>:$TX_ENAIN3,
    I<1>:$TX_ENAIN2,
    I<1>:$TX_ENAIN1,
    I<1>:$TX_ENAIN0,
    I<1>:$TX_BYPASS_ENAIN,
    I<1>:$TX_BCTLIN3,
    I<1>:$TX_BCTLIN2,
    I<1>:$TX_BCTLIN1,
    I<1>:$TX_BCTLIN0,
    I<1>:$RX_RESET,
    I<1>:$RX_BYPASS_RDIN,
    I<1>:$RX_BYPASS_FORCE_REALIGNIN,
    I<1>:$LBUS_CLK,
    I<1>:$DRP_WE,
    I<1>:$DRP_EN,
    I<1>:$DRP_CLK,
    I<1>:$CTL_TX_RLIM_ENABLE,
    I<1>:$CTL_TX_RETRANS_REQ_VALID,
    I<1>:$CTL_TX_RETRANS_REQ,
    I<1>:$CTL_TX_RETRANS_RAM_PERRIN,
    I<1>:$CTL_TX_RETRANS_ENABLE,
    I<1>:$CTL_TX_ERRINJ_BITERR_GO,
    I<1>:$CTL_TX_ENABLE,
    I<1>:$CTL_TX_DIAGWORD_INTFSTAT,
    I<1>:$CTL_RX_RETRANS_RESET_MODE,
    I<1>:$CTL_RX_RETRANS_RESET,
    I<1>:$CTL_RX_RETRANS_FORCE_REQ,
    I<1>:$CTL_RX_RETRANS_ERRIN,
    I<1>:$CTL_RX_RETRANS_ENABLE,
    I<1>:$CTL_RX_RETRANS_ACK,
    I<1>:$CTL_RX_FORCE_RESYNC,
    I<1>:$CORE_CLK,

    // ILKNE4 parameters follows
    StrAttr:$BYPASS,
    APIntAttr<I<2>>:$CTL_RX_BURSTMAX,
    APIntAttr<I<2>>:$CTL_RX_CHAN_EXT,
    APIntAttr<I<4>>:$CTL_RX_LAST_LANE,
    APIntAttr<I<16>>:$CTL_RX_MFRAMELEN_MINUS1,
    StrAttr:$CTL_RX_PACKET_MODE,
    APIntAttr<I<3>>:$CTL_RX_RETRANS_MULT,
    APIntAttr<I<4>>:$CTL_RX_RETRANS_RETRY,
    APIntAttr<I<16>>:$CTL_RX_RETRANS_TIMER1,
    APIntAttr<I<16>>:$CTL_RX_RETRANS_TIMER2,
    APIntAttr<I<12>>:$CTL_RX_RETRANS_WDOG,
    APIntAttr<I<8>>:$CTL_RX_RETRANS_WRAP_TIMER,
    StrAttr:$CTL_TEST_MODE_PIN_CHAR,
    APIntAttr<I<2>>:$CTL_TX_BURSTMAX,
    APIntAttr<I<3>>:$CTL_TX_BURSTSHORT,
    APIntAttr<I<2>>:$CTL_TX_CHAN_EXT,
    StrAttr:$CTL_TX_DISABLE_SKIPWORD,
    APIntAttr<I<4>>:$CTL_TX_FC_CALLEN,
    APIntAttr<I<4>>:$CTL_TX_LAST_LANE,
    APIntAttr<I<16>>:$CTL_TX_MFRAMELEN_MINUS1,
    APIntAttr<I<14>>:$CTL_TX_RETRANS_DEPTH,
    APIntAttr<I<3>>:$CTL_TX_RETRANS_MULT,
    APIntAttr<I<2>>:$CTL_TX_RETRANS_RAM_BANKS,
    StrAttr:$MODE,
    StrAttr:$SIM_DEVICE,
    StrAttr:$TEST_MODE_PIN_CHAR
  );

  let results = (outs
    I<9>:$STAT_TX_RETRANS_RAM_WADDR,
    I<9>:$STAT_TX_RETRANS_RAM_RADDR,
    I<8>:$STAT_RX_RETRANS_SEQ,
    I<8>:$STAT_RX_MUBITS,
    I<66>:$RX_BYPASS_DATAOUT11,
    I<66>:$RX_BYPASS_DATAOUT10,
    I<66>:$RX_BYPASS_DATAOUT09,
    I<66>:$RX_BYPASS_DATAOUT08,
    I<66>:$RX_BYPASS_DATAOUT07,
    I<66>:$RX_BYPASS_DATAOUT06,
    I<66>:$RX_BYPASS_DATAOUT05,
    I<66>:$RX_BYPASS_DATAOUT04,
    I<66>:$RX_BYPASS_DATAOUT03,
    I<66>:$RX_BYPASS_DATAOUT02,
    I<66>:$RX_BYPASS_DATAOUT01,
    I<66>:$RX_BYPASS_DATAOUT00,
    I<644>:$STAT_TX_RETRANS_RAM_WDATA,
    I<64>:$TX_SERDES_DATA11,
    I<64>:$TX_SERDES_DATA10,
    I<64>:$TX_SERDES_DATA09,
    I<64>:$TX_SERDES_DATA08,
    I<64>:$TX_SERDES_DATA07,
    I<64>:$TX_SERDES_DATA06,
    I<64>:$TX_SERDES_DATA05,
    I<64>:$TX_SERDES_DATA04,
    I<64>:$TX_SERDES_DATA03,
    I<64>:$TX_SERDES_DATA02,
    I<64>:$TX_SERDES_DATA01,
    I<64>:$TX_SERDES_DATA00,
    I<5>:$STAT_RX_RETRANS_SUBSEQ,
    I<4>:$RX_MTYOUT3,
    I<4>:$RX_MTYOUT2,
    I<4>:$RX_MTYOUT1,
    I<4>:$RX_MTYOUT0,
    I<3>:$STAT_RX_RETRANS_STATE,
    I<256>:$STAT_RX_FC_STAT,
    I<2>:$STAT_TX_RETRANS_RAM_RSEL,
    I<16>:$STAT_RX_RETRANS_LATENCY,
    I<16>:$DRP_DO,
    I<128>:$RX_DATAOUT3,
    I<128>:$RX_DATAOUT2,
    I<128>:$RX_DATAOUT1,
    I<128>:$RX_DATAOUT0,
    I<12>:$STAT_RX_WORD_SYNC,
    I<12>:$STAT_RX_SYNCED_ERR,
    I<12>:$STAT_RX_SYNCED,
    I<12>:$STAT_RX_MF_REPEAT_ERR,
    I<12>:$STAT_RX_MF_LEN_ERR,
    I<12>:$STAT_RX_MF_ERR,
    I<12>:$STAT_RX_FRAMING_ERR,
    I<12>:$STAT_RX_DIAGWORD_LANESTAT,
    I<12>:$STAT_RX_DIAGWORD_INTFSTAT,
    I<12>:$STAT_RX_DESCRAM_ERR,
    I<12>:$STAT_RX_CRC32_VALID,
    I<12>:$STAT_RX_CRC32_ERR,
    I<12>:$STAT_RX_BAD_TYPE_ERR,
    I<12>:$RX_BYPASS_IS_SYNCWORDOUT,
    I<12>:$RX_BYPASS_IS_SYNCEDOUT,
    I<12>:$RX_BYPASS_IS_OVERFLOWOUT,
    I<12>:$RX_BYPASS_IS_BADLYFRAMEDOUT,
    I<12>:$RX_BYPASS_IS_AVAILOUT,
    I<12>:$RX_BYPASS_ENAOUT,
    I<11>:$RX_CHANOUT3,
    I<11>:$RX_CHANOUT2,
    I<11>:$RX_CHANOUT1,
    I<11>:$RX_CHANOUT0,
    I<1>:$TX_RDYOUT,
    I<1>:$TX_OVFOUT,
    I<1>:$STAT_TX_UNDERFLOW_ERR,
    I<1>:$STAT_TX_RETRANS_RAM_WE_B3,
    I<1>:$STAT_TX_RETRANS_RAM_WE_B2,
    I<1>:$STAT_TX_RETRANS_RAM_WE_B1,
    I<1>:$STAT_TX_RETRANS_RAM_WE_B0,
    I<1>:$STAT_TX_RETRANS_RAM_RD_B3,
    I<1>:$STAT_TX_RETRANS_RAM_RD_B2,
    I<1>:$STAT_TX_RETRANS_RAM_RD_B1,
    I<1>:$STAT_TX_RETRANS_RAM_RD_B0,
    I<1>:$STAT_TX_RETRANS_RAM_PERROUT,
    I<1>:$STAT_TX_RETRANS_BUSY,
    I<1>:$STAT_TX_RETRANS_BURST_ERR,
    I<1>:$STAT_TX_OVERFLOW_ERR,
    I<1>:$STAT_TX_ERRINJ_BITERR_DONE,
    I<1>:$STAT_TX_BURST_ERR,
    I<1>:$STAT_RX_RETRANS_WRAP_ERR,
    I<1>:$STAT_RX_RETRANS_WDOG_ERR,
    I<1>:$STAT_RX_RETRANS_SEQ_UPDATED,
    I<1>:$STAT_RX_RETRANS_RETRY_ERR,
    I<1>:$STAT_RX_RETRANS_REQ,
    I<1>:$STAT_RX_RETRANS_DISC,
    I<1>:$STAT_RX_RETRANS_CRC24_ERR,
    I<1>:$STAT_RX_OVERFLOW_ERR,
    I<1>:$STAT_RX_MUBITS_UPDATED,
    I<1>:$STAT_RX_MSOP_ERR,
    I<1>:$STAT_RX_MISALIGNED,
    I<1>:$STAT_RX_MEOP_ERR,
    I<1>:$STAT_RX_CRC24_ERR,
    I<1>:$STAT_RX_BURST_ERR,
    I<1>:$STAT_RX_BURSTMAX_ERR,
    I<1>:$STAT_RX_ALIGNED_ERR,
    I<1>:$STAT_RX_ALIGNED,
    I<1>:$RX_SOPOUT3,
    I<1>:$RX_SOPOUT2,
    I<1>:$RX_SOPOUT1,
    I<1>:$RX_SOPOUT0,
    I<1>:$RX_OVFOUT,
    I<1>:$RX_ERROUT3,
    I<1>:$RX_ERROUT2,
    I<1>:$RX_ERROUT1,
    I<1>:$RX_ERROUT0,
    I<1>:$RX_EOPOUT3,
    I<1>:$RX_EOPOUT2,
    I<1>:$RX_EOPOUT1,
    I<1>:$RX_EOPOUT0,
    I<1>:$RX_ENAOUT3,
    I<1>:$RX_ENAOUT2,
    I<1>:$RX_ENAOUT1,
    I<1>:$RX_ENAOUT0,
    I<1>:$DRP_RDY
  );
}

def INV : XilinxPrimitiveOp<"INV", []> {
  let summary = "INV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I

    // INV does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def INuFIFO : XilinxPrimitiveOp<"IN_FIFO", []> {
  let summary = "IN_FIFO Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$D6,
    I<8>:$D5,
    I<4>:$D9,
    I<4>:$D8,
    I<4>:$D7,
    I<4>:$D4,
    I<4>:$D3,
    I<4>:$D2,
    I<4>:$D1,
    I<4>:$D0,
    I<1>:$WREN,
    I<1>:$WRCLK,
    I<1>:$RESET,
    I<1>:$RDEN,
    I<1>:$RDCLK,

    // IN_FIFO parameters follows
    SI64Attr:$ALMOST_EMPTY_VALUE,
    SI64Attr:$ALMOST_FULL_VALUE,
    StrAttr:$ARRAY_MODE,
    StrAttr:$SYNCHRONOUS_MODE
  );

  let results = (outs
    I<8>:$Q9,
    I<8>:$Q8,
    I<8>:$Q7,
    I<8>:$Q6,
    I<8>:$Q5,
    I<8>:$Q4,
    I<8>:$Q3,
    I<8>:$Q2,
    I<8>:$Q1,
    I<8>:$Q0,
    I<1>:$FULL,
    I<1>:$EMPTY,
    I<1>:$ALMOSTFULL,
    I<1>:$ALMOSTEMPTY
  );
}

def IOBUF : XilinxPrimitiveOp<"IOBUF", []> {
  let summary = "IOBUF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$T,
    InOut<1>:$IO,

    // IOBUF parameters follows
    SI64Attr:$DRIVE,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SLEW
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFDS : XilinxPrimitiveOp<"IOBUFDS", []> {
  let summary = "IOBUFDS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$T,
    InOut<1>:$IO,
    InOut<1>:$IOB,

    // IOBUFDS parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SLEW
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFDSE3 : XilinxPrimitiveOp<"IOBUFDSE3", []> {
  let summary = "IOBUFDSE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$OSC,
    I<2>:$OSC_EN,
    I<1>:$T,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    I<1>:$DCITERMDISABLE,
    InOut<1>:$IOB,
    InOut<1>:$IO,

    // IOBUFDSE3 parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    SI64Attr:$SIM_INPUT_BUFFER_OFFSET,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFDSuCOMP : XilinxPrimitiveOp<"IOBUFDS_COMP", []> {
  let summary = "IOBUFDS_COMP Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$T,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    I<1>:$DCITERMDISABLE,
    InOut<1>:$IOB,
    InOut<1>:$IO,

    // IOBUFDS_COMP parameters follows
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFDSuDCIEN : XilinxPrimitiveOp<"IOBUFDS_DCIEN", []> {
  let summary = "IOBUFDS_DCIEN Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$T,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    I<1>:$DCITERMDISABLE,
    InOut<1>:$IOB,
    InOut<1>:$IO,

    // IOBUFDS_DCIEN parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SLEW,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFDSuDIFFuOUT : XilinxPrimitiveOp<"IOBUFDS_DIFF_OUT", []> {
  let summary = "IOBUFDS_DIFF_OUT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$TS,
    I<1>:$TM,
    I<1>:$I,
    InOut<1>:$IOB,
    InOut<1>:$IO,

    // IOBUFDS_DIFF_OUT parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def IOBUFDSuDIFFuOUTuDCIEN : XilinxPrimitiveOp<"IOBUFDS_DIFF_OUT_DCIEN", []> {
  let summary = "IOBUFDS_DIFF_OUT_DCIEN Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$TS,
    I<1>:$TM,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    I<1>:$DCITERMDISABLE,
    InOut<1>:$IOB,
    InOut<1>:$IO,

    // IOBUFDS_DIFF_OUT_DCIEN parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def IOBUFDSuDIFFuOUTuINTERMDISABLE : XilinxPrimitiveOp<"IOBUFDS_DIFF_OUT_INTERMDISABLE", []> {
  let summary = "IOBUFDS_DIFF_OUT_INTERMDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$TS,
    I<1>:$TM,
    I<1>:$INTERMDISABLE,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    InOut<1>:$IOB,
    InOut<1>:$IO,

    // IOBUFDS_DIFF_OUT_INTERMDISABLE parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def IOBUFDSuINTERMDISABLE : XilinxPrimitiveOp<"IOBUFDS_INTERMDISABLE", []> {
  let summary = "IOBUFDS_INTERMDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$T,
    I<1>:$INTERMDISABLE,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    InOut<1>:$IOB,
    InOut<1>:$IO,

    // IOBUFDS_INTERMDISABLE parameters follows
    StrAttr:$DIFF_TERM,
    StrAttr:$DQS_BIAS,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SLEW,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFE3 : XilinxPrimitiveOp<"IOBUFE3", []> {
  let summary = "IOBUFE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$OSC,
    I<1>:$VREF,
    I<1>:$T,
    I<1>:$OSC_EN,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    I<1>:$DCITERMDISABLE,
    InOut<1>:$IO,

    // IOBUFE3 parameters follows
    SI64Attr:$DRIVE,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    SI64Attr:$SIM_INPUT_BUFFER_OFFSET,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFuANALOG : XilinxPrimitiveOp<"IOBUF_ANALOG", []> {
  let summary = "IOBUF_ANALOG Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$T,
    I<1>:$I,
    InOut<1>:$IO,

    // IOBUF_ANALOG parameters follows
    SI64Attr:$DRIVE,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SLEW
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFuDCIEN : XilinxPrimitiveOp<"IOBUF_DCIEN", []> {
  let summary = "IOBUF_DCIEN Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$T,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    I<1>:$DCITERMDISABLE,
    InOut<1>:$IO,

    // IOBUF_DCIEN parameters follows
    SI64Attr:$DRIVE,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SLEW,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def IOBUFuINTERMDISABLE : XilinxPrimitiveOp<"IOBUF_INTERMDISABLE", []> {
  let summary = "IOBUF_INTERMDISABLE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$T,
    I<1>:$INTERMDISABLE,
    I<1>:$IBUFDISABLE,
    I<1>:$I,
    InOut<1>:$IO,

    // IOBUF_INTERMDISABLE parameters follows
    SI64Attr:$DRIVE,
    StrAttr:$IBUF_LOW_PWR,
    StrAttr:$IOSTANDARD,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SLEW,
    StrAttr:$USE_IBUFDISABLE
  );

  let results = (outs
    I<1>:$O
  );
}

def ISERDES : XilinxPrimitiveOp<"ISERDES", []> {
  let summary = "ISERDES Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$SR,
    I<1>:$SHIFTIN2,
    I<1>:$SHIFTIN1,
    I<1>:$REV,
    I<1>:$OCLK,
    I<1>:$DLYRST,
    I<1>:$DLYINC,
    I<1>:$DLYCE,
    I<1>:$D,
    I<1>:$CLKDIV,
    I<1>:$CLK,
    I<1>:$CE2,
    I<1>:$CE1,
    I<1>:$BITSLIP,

    // ISERDES parameters follows
    StrAttr:$BITSLIP_ENABLE,
    StrAttr:$DATA_RATE,
    SI64Attr:$DATA_WIDTH,
    APIntAttr<I<1>>:$INIT_Q1,
    APIntAttr<I<1>>:$INIT_Q2,
    APIntAttr<I<1>>:$INIT_Q3,
    APIntAttr<I<1>>:$INIT_Q4,
    StrAttr:$INTERFACE_TYPE,
    StrAttr:$IOBDELAY,
    StrAttr:$IOBDELAY_TYPE,
    SI64Attr:$IOBDELAY_VALUE,
    SI64Attr:$NUM_CE,
    StrAttr:$SERDES_MODE,
    APIntAttr<I<1>>:$SRVAL_Q1,
    APIntAttr<I<1>>:$SRVAL_Q2,
    APIntAttr<I<1>>:$SRVAL_Q3,
    APIntAttr<I<1>>:$SRVAL_Q4
  );

  let results = (outs
    I<1>:$SHIFTOUT2,
    I<1>:$SHIFTOUT1,
    I<1>:$Q6,
    I<1>:$Q5,
    I<1>:$Q4,
    I<1>:$Q3,
    I<1>:$Q2,
    I<1>:$Q1,
    I<1>:$O
  );
}

def ISERDESE1 : XilinxPrimitiveOp<"ISERDESE1", []> {
  let summary = "ISERDESE1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$SHIFTIN2,
    I<1>:$SHIFTIN1,
    I<1>:$RST,
    I<1>:$OFB,
    I<1>:$OCLK,
    I<1>:$DYNCLKSEL,
    I<1>:$DYNCLKDIVSEL,
    I<1>:$DDLY,
    I<1>:$D,
    I<1>:$CLKDIV,
    I<1>:$CLKB,
    I<1>:$CLK,
    I<1>:$CE2,
    I<1>:$CE1,
    I<1>:$BITSLIP,

    // ISERDESE1 parameters follows
    StrAttr:$DATA_RATE,
    SI64Attr:$DATA_WIDTH,
    StrAttr:$DYN_CLKDIV_INV_EN,
    StrAttr:$DYN_CLK_INV_EN,
    APIntAttr<I<1>>:$INIT_Q1,
    APIntAttr<I<1>>:$INIT_Q2,
    APIntAttr<I<1>>:$INIT_Q3,
    APIntAttr<I<1>>:$INIT_Q4,
    StrAttr:$INTERFACE_TYPE,
    StrAttr:$IOBDELAY,
    SI64Attr:$NUM_CE,
    StrAttr:$OFB_USED,
    StrAttr:$SERDES_MODE,
    APIntAttr<I<1>>:$SRVAL_Q1,
    APIntAttr<I<1>>:$SRVAL_Q2,
    APIntAttr<I<1>>:$SRVAL_Q3,
    APIntAttr<I<1>>:$SRVAL_Q4
  );

  let results = (outs
    I<1>:$SHIFTOUT2,
    I<1>:$SHIFTOUT1,
    I<1>:$Q6,
    I<1>:$Q5,
    I<1>:$Q4,
    I<1>:$Q3,
    I<1>:$Q2,
    I<1>:$Q1,
    I<1>:$O
  );
}

def ISERDESE2 : XilinxPrimitiveOp<"ISERDESE2", []> {
  let summary = "ISERDESE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$SHIFTIN2,
    I<1>:$SHIFTIN1,
    I<1>:$RST,
    I<1>:$OFB,
    I<1>:$OCLKB,
    I<1>:$OCLK,
    I<1>:$DYNCLKSEL,
    I<1>:$DYNCLKDIVSEL,
    I<1>:$DDLY,
    I<1>:$D,
    I<1>:$CLKDIVP,
    I<1>:$CLKDIV,
    I<1>:$CLKB,
    I<1>:$CLK,
    I<1>:$CE2,
    I<1>:$CE1,
    I<1>:$BITSLIP,

    // ISERDESE2 parameters follows
    StrAttr:$DATA_RATE,
    SI64Attr:$DATA_WIDTH,
    StrAttr:$DYN_CLKDIV_INV_EN,
    StrAttr:$DYN_CLK_INV_EN,
    APIntAttr<I<1>>:$INIT_Q1,
    APIntAttr<I<1>>:$INIT_Q2,
    APIntAttr<I<1>>:$INIT_Q3,
    APIntAttr<I<1>>:$INIT_Q4,
    StrAttr:$INTERFACE_TYPE,
    StrAttr:$IOBDELAY,
    APIntAttr<I<1>>:$IS_CLKB_INVERTED,
    APIntAttr<I<1>>:$IS_CLKDIVP_INVERTED,
    APIntAttr<I<1>>:$IS_CLKDIV_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_D_INVERTED,
    APIntAttr<I<1>>:$IS_OCLKB_INVERTED,
    APIntAttr<I<1>>:$IS_OCLK_INVERTED,
    SI64Attr:$NUM_CE,
    StrAttr:$OFB_USED,
    StrAttr:$SERDES_MODE,
    APIntAttr<I<1>>:$SRVAL_Q1,
    APIntAttr<I<1>>:$SRVAL_Q2,
    APIntAttr<I<1>>:$SRVAL_Q3,
    APIntAttr<I<1>>:$SRVAL_Q4
  );

  let results = (outs
    I<1>:$SHIFTOUT2,
    I<1>:$SHIFTOUT1,
    I<1>:$Q8,
    I<1>:$Q7,
    I<1>:$Q6,
    I<1>:$Q5,
    I<1>:$Q4,
    I<1>:$Q3,
    I<1>:$Q2,
    I<1>:$Q1,
    I<1>:$O
  );
}

def ISERDESE3 : XilinxPrimitiveOp<"ISERDESE3", []> {
  let summary = "ISERDESE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$FIFO_RD_EN,
    I<1>:$FIFO_RD_CLK,
    I<1>:$D,
    I<1>:$CLK_B,
    I<1>:$CLKDIV,
    I<1>:$CLK,

    // ISERDESE3 parameters follows
    SI64Attr:$DATA_WIDTH,
    StrAttr:$DDR_CLK_EDGE,
    StrAttr:$FIFO_ENABLE,
    StrAttr:$FIFO_SYNC_MODE,
    StrAttr:$IDDR_MODE,
    APIntAttr<I<1>>:$IS_CLK_B_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION
  );

  let results = (outs
    I<8>:$Q,
    I<1>:$INTERNAL_DIVCLK,
    I<1>:$FIFO_EMPTY
  );
}

def ISERDESuNODELAY : XilinxPrimitiveOp<"ISERDES_NODELAY", []> {
  let summary = "ISERDES_NODELAY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$SHIFTIN2,
    I<1>:$SHIFTIN1,
    I<1>:$RST,
    I<1>:$OCLK,
    I<1>:$D,
    I<1>:$CLKDIV,
    I<1>:$CLKB,
    I<1>:$CLK,
    I<1>:$CE2,
    I<1>:$CE1,
    I<1>:$BITSLIP,

    // ISERDES_NODELAY parameters follows
    StrAttr:$BITSLIP_ENABLE,
    StrAttr:$DATA_RATE,
    SI64Attr:$DATA_WIDTH,
    APIntAttr<I<1>>:$INIT_Q1,
    APIntAttr<I<1>>:$INIT_Q2,
    APIntAttr<I<1>>:$INIT_Q3,
    APIntAttr<I<1>>:$INIT_Q4,
    StrAttr:$INTERFACE_TYPE,
    SI64Attr:$NUM_CE,
    StrAttr:$SERDES_MODE
  );

  let results = (outs
    I<1>:$SHIFTOUT2,
    I<1>:$SHIFTOUT1,
    I<1>:$Q6,
    I<1>:$Q5,
    I<1>:$Q4,
    I<1>:$Q3,
    I<1>:$Q2,
    I<1>:$Q1
  );
}

def JTAGuSIME2 : XilinxPrimitiveOp<"JTAG_SIME2", []> {
  let summary = "JTAG_SIME2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$TCK,
    I<1>:$TDI,
    I<1>:$TMS,

    // JTAG_SIME2 parameters follows
    StrAttr:$PART_NAME
  );

  let results = (outs
    I<1>:$TDO
  );
}

def KEEPER : XilinxPrimitiveOp<"KEEPER", []> {
  let summary = "KEEPER Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    InOut<1>:$O

    // KEEPER does not contain any parameters
  );

  let results = (outs
  );
}

def LDCE : XilinxPrimitiveOp<"LDCE", []> {
  let summary = "LDCE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$GE,
    I<1>:$G,
    I<1>:$D,
    I<1>:$CLR,

    // LDCE parameters follows
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_CLR_INVERTED,
    APIntAttr<I<1>>:$IS_G_INVERTED
  );

  let results = (outs
    I<1>:$Q
  );
}

def LDPE : XilinxPrimitiveOp<"LDPE", []> {
  let summary = "LDPE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$PRE,
    I<1>:$GE,
    I<1>:$G,
    I<1>:$D,

    // LDPE parameters follows
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_G_INVERTED,
    APIntAttr<I<1>>:$IS_PRE_INVERTED
  );

  let results = (outs
    I<1>:$Q
  );
}

def LOOKAHEAD8 : XilinxPrimitiveOp<"LOOKAHEAD8", []> {
  let summary = "LOOKAHEAD8 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$PROPH,
    I<1>:$PROPG,
    I<1>:$PROPF,
    I<1>:$PROPE,
    I<1>:$PROPD,
    I<1>:$PROPC,
    I<1>:$PROPB,
    I<1>:$PROPA,
    I<1>:$GEH,
    I<1>:$GEG,
    I<1>:$GEF,
    I<1>:$GEE,
    I<1>:$GED,
    I<1>:$GEC,
    I<1>:$GEB,
    I<1>:$GEA,
    I<1>:$CYH,
    I<1>:$CYG,
    I<1>:$CYF,
    I<1>:$CYE,
    I<1>:$CYD,
    I<1>:$CYC,
    I<1>:$CYB,
    I<1>:$CYA,
    I<1>:$CIN,

    // LOOKAHEAD8 parameters follows
    StrAttr:$LOOKB,
    StrAttr:$LOOKD,
    StrAttr:$LOOKF,
    StrAttr:$LOOKH
  );

  let results = (outs
    I<1>:$COUTH,
    I<1>:$COUTF,
    I<1>:$COUTD,
    I<1>:$COUTB
  );
}

def LUT1 : XilinxPrimitiveOp<"LUT1", []> {
  let summary = "LUT1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I0,

    // LUT1 parameters follows
    APIntAttr<I<2>>:$INIT
  );

  let results = (outs
    I<1>:$O
  );
}

def LUT2 : XilinxPrimitiveOp<"LUT2", []> {
  let summary = "LUT2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I1,
    I<1>:$I0,

    // LUT2 parameters follows
    APIntAttr<I<4>>:$INIT
  );

  let results = (outs
    I<1>:$O
  );
}

def LUT3 : XilinxPrimitiveOp<"LUT3", []> {
  let summary = "LUT3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I2,
    I<1>:$I1,
    I<1>:$I0,

    // LUT3 parameters follows
    APIntAttr<I<8>>:$INIT
  );

  let results = (outs
    I<1>:$O
  );
}

def LUT4 : XilinxPrimitiveOp<"LUT4", []> {
  let summary = "LUT4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I3,
    I<1>:$I2,
    I<1>:$I1,
    I<1>:$I0,

    // LUT4 parameters follows
    APIntAttr<I<16>>:$INIT
  );

  let results = (outs
    I<1>:$O
  );
}

def LUT5 : XilinxPrimitiveOp<"LUT5", []> {
  let summary = "LUT5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I4,
    I<1>:$I3,
    I<1>:$I2,
    I<1>:$I1,
    I<1>:$I0,

    // LUT5 parameters follows
    APIntAttr<I<32>>:$INIT
  );

  let results = (outs
    I<1>:$O
  );
}

def LUT6 : XilinxPrimitiveOp<"LUT6", []> {
  let summary = "LUT6 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I5,
    I<1>:$I4,
    I<1>:$I3,
    I<1>:$I2,
    I<1>:$I1,
    I<1>:$I0,

    // LUT6 parameters follows
    APIntAttr<I<64>>:$INIT
  );

  let results = (outs
    I<1>:$O
  );
}

def LUT6CY : XilinxPrimitiveOp<"LUT6CY", []> {
  let summary = "LUT6CY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I4,
    I<1>:$I3,
    I<1>:$I2,
    I<1>:$I1,
    I<1>:$I0,

    // LUT6CY parameters follows
    APIntAttr<I<64>>:$INIT
  );

  let results = (outs
    I<1>:$PROP,
    I<1>:$O52,
    I<1>:$O51,
    I<1>:$GE
  );
}

def LUT6u2 : XilinxPrimitiveOp<"LUT6_2", []> {
  let summary = "LUT6_2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I5,
    I<1>:$I4,
    I<1>:$I3,
    I<1>:$I2,
    I<1>:$I1,
    I<1>:$I0,

    // LUT6_2 parameters follows
    APIntAttr<I<64>>:$INIT
  );

  let results = (outs
    I<1>:$O6,
    I<1>:$O5
  );
}

def MASTERuJTAG : XilinxPrimitiveOp<"MASTER_JTAG", []> {
  let summary = "MASTER_JTAG Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$TMS,
    I<1>:$TDI,
    I<1>:$TCK

    // MASTER_JTAG does not contain any parameters
  );

  let results = (outs
    I<1>:$TDO
  );
}

def MBUFGCE : XilinxPrimitiveOp<"MBUFGCE", []> {
  let summary = "MBUFGCE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CLRB_LEAF,
    I<1>:$CE,

    // MBUFGCE parameters follows
    StrAttr:$CE_TYPE,
    APIntAttr<I<1>>:$IS_CE_INVERTED,
    APIntAttr<I<1>>:$IS_I_INVERTED,
    StrAttr:$MODE,
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O4,
    I<1>:$O3,
    I<1>:$O2,
    I<1>:$O1
  );
}

def MBUFGCEuDIV : XilinxPrimitiveOp<"MBUFGCE_DIV", []> {
  let summary = "MBUFGCE_DIV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CLRB_LEAF,
    I<1>:$CLR,
    I<1>:$CE,

    // MBUFGCE_DIV parameters follows
    SI64Attr:$BUFGCE_DIVIDE,
    StrAttr:$CE_TYPE,
    StrAttr:$HARDSYNC_CLR,
    APIntAttr<I<1>>:$IS_CE_INVERTED,
    APIntAttr<I<1>>:$IS_CLR_INVERTED,
    APIntAttr<I<1>>:$IS_I_INVERTED,
    StrAttr:$MODE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O4,
    I<1>:$O3,
    I<1>:$O2,
    I<1>:$O1
  );
}

def MBUFGCTRL : XilinxPrimitiveOp<"MBUFGCTRL", []> {
  let summary = "MBUFGCTRL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$S1,
    I<1>:$S0,
    I<1>:$IGNORE1,
    I<1>:$IGNORE0,
    I<1>:$I1,
    I<1>:$I0,
    I<1>:$CLRB_LEAF,
    I<1>:$CE1,
    I<1>:$CE0,

    // MBUFGCTRL parameters follows
    StrAttr:$CE_TYPE_CE0,
    StrAttr:$CE_TYPE_CE1,
    SI64Attr:$INIT_OUT,
    APIntAttr<I<1>>:$IS_CE0_INVERTED,
    APIntAttr<I<1>>:$IS_CE1_INVERTED,
    APIntAttr<I<1>>:$IS_I0_INVERTED,
    APIntAttr<I<1>>:$IS_I1_INVERTED,
    APIntAttr<I<1>>:$IS_IGNORE0_INVERTED,
    APIntAttr<I<1>>:$IS_IGNORE1_INVERTED,
    APIntAttr<I<1>>:$IS_S0_INVERTED,
    APIntAttr<I<1>>:$IS_S1_INVERTED,
    StrAttr:$MODE,
    StrAttr:$PRESELECT_I0,
    StrAttr:$PRESELECT_I1,
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O4,
    I<1>:$O3,
    I<1>:$O2,
    I<1>:$O1
  );
}

def MBUFGuGT : XilinxPrimitiveOp<"MBUFG_GT", []> {
  let summary = "MBUFG_GT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<3>:$DIV,
    I<1>:$I,
    I<1>:$CLRMASK,
    I<1>:$CLRB_LEAF,
    I<1>:$CLR,
    I<1>:$CEMASK,
    I<1>:$CE,

    // MBUFG_GT parameters follows
    StrAttr:$MODE,
    StrAttr:$SIM_DEVICE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O4,
    I<1>:$O3,
    I<1>:$O2,
    I<1>:$O1
  );
}

def MBUFGuPS : XilinxPrimitiveOp<"MBUFG_PS", []> {
  let summary = "MBUFG_PS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CLRB_LEAF,

    // MBUFG_PS parameters follows
    StrAttr:$MODE,
    StrAttr:$STARTUP_SYNC
  );

  let results = (outs
    I<1>:$O4,
    I<1>:$O3,
    I<1>:$O2,
    I<1>:$O1
  );
}

def MEuNOCuMuAXI : XilinxPrimitiveOp<"ME_NOC_M_AXI", []> {
  let summary = "ME_NOC_M_AXI Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<2>:$M_AXI_RRESP,
    I<2>:$M_AXI_BRESP,
    I<17>:$M_AXI_RUSER,
    I<16>:$M_AXI_RID,
    I<16>:$M_AXI_BUSER,
    I<16>:$M_AXI_BID,
    I<128>:$M_AXI_RDATA,
    I<1>:$M_AXI_RLAST,
    I<1>:$M_AXI_WREADY,
    I<1>:$M_AXI_RVALID,
    I<1>:$M_AXI_BVALID,
    I<1>:$M_AXI_AWREADY,
    I<1>:$M_AXI_ARREADY

    // ME_NOC_M_AXI does not contain any parameters
  );

  let results = (outs
    I<10>:$M_AXI_TDEST,
    I<8>:$M_AXI_AWLEN,
    I<8>:$M_AXI_ARLEN,
    I<64>:$M_AXI_AWADDR,
    I<64>:$M_AXI_ARADDR,
    I<6>:$M_AXI_WID,
    I<4>:$M_AXI_AWREGION,
    I<4>:$M_AXI_AWQOS,
    I<4>:$M_AXI_AWCACHE,
    I<4>:$M_AXI_ARREGION,
    I<4>:$M_AXI_ARQOS,
    I<4>:$M_AXI_ARCACHE,
    I<3>:$M_AXI_AWSIZE,
    I<3>:$M_AXI_AWPROT,
    I<3>:$M_AXI_ARSIZE,
    I<3>:$M_AXI_ARPROT,
    I<2>:$M_AXI_AWBURST,
    I<2>:$M_AXI_ARBURST,
    I<18>:$M_AXI_AWUSER,
    I<18>:$M_AXI_ARUSER,
    I<17>:$M_AXI_WUSER,
    I<16>:$M_AXI_WSTRB,
    I<16>:$M_AXI_AWID,
    I<16>:$M_AXI_ARID,
    I<128>:$M_AXI_WDATA,
    I<12>:$DESTID_WR,
    I<12>:$DESTID_RD,
    I<1>:$M_AXI_WLAST,
    I<1>:$M_AXI_AWLOCK,
    I<1>:$M_AXI_ARLOCK,
    I<1>:$M_AXI_WVALID,
    I<1>:$M_AXI_RREADY,
    I<1>:$M_AXI_BREADY,
    I<1>:$M_AXI_AWVALID,
    I<1>:$M_AXI_ARVALID,
    I<1>:$M_AXI_ACLK,
    I<1>:$DESTMODE_WR,
    I<1>:$DESTMODE_RD
  );
}

def MEuNOCuMuAXIS : XilinxPrimitiveOp<"ME_NOC_M_AXIS", []> {
  let summary = "ME_NOC_M_AXIS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$M_AXIS_TREADY

    // ME_NOC_M_AXIS does not contain any parameters
  );

  let results = (outs
    I<10>:$M_AXIS_TDEST,
    I<2>:$M_AXIS_TID,
    I<16>:$M_AXIS_TKEEP,
    I<128>:$M_AXIS_TDATA,
    I<1>:$M_AXIS_TVALID,
    I<1>:$M_AXIS_TLAST,
    I<1>:$M_AXIS_ACLK
  );
}

def MEuNOCuSuAXI : XilinxPrimitiveOp<"ME_NOC_S_AXI", []> {
  let summary = "ME_NOC_S_AXI Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$S_AXI_TDEST,
    I<8>:$S_AXI_AWLEN,
    I<8>:$S_AXI_ARLEN,
    I<64>:$S_AXI_AWADDR,
    I<64>:$S_AXI_ARADDR,
    I<6>:$S_AXI_WID,
    I<4>:$S_AXI_AWREGION,
    I<4>:$S_AXI_AWQOS,
    I<4>:$S_AXI_AWCACHE,
    I<4>:$S_AXI_ARREGION,
    I<4>:$S_AXI_ARQOS,
    I<4>:$S_AXI_ARCACHE,
    I<3>:$S_AXI_AWSIZE,
    I<3>:$S_AXI_AWPROT,
    I<3>:$S_AXI_ARSIZE,
    I<3>:$S_AXI_ARPROT,
    I<2>:$S_AXI_AWID,
    I<2>:$S_AXI_AWBURST,
    I<2>:$S_AXI_ARID,
    I<2>:$S_AXI_ARBURST,
    I<18>:$S_AXI_AWUSER,
    I<18>:$S_AXI_ARUSER,
    I<17>:$S_AXI_WUSER,
    I<16>:$S_AXI_WSTRB,
    I<128>:$S_AXI_WDATA,
    I<1>:$S_AXI_WLAST,
    I<1>:$S_AXI_AWLOCK,
    I<1>:$S_AXI_ARLOCK,
    I<1>:$S_AXI_WVALID,
    I<1>:$S_AXI_RREADY,
    I<1>:$S_AXI_BREADY,
    I<1>:$S_AXI_AWVALID,
    I<1>:$S_AXI_ARVALID

    // ME_NOC_S_AXI does not contain any parameters
  );

  let results = (outs
    I<2>:$S_AXI_RRESP,
    I<2>:$S_AXI_RID,
    I<2>:$S_AXI_BRESP,
    I<2>:$S_AXI_BID,
    I<17>:$S_AXI_RUSER,
    I<16>:$S_AXI_BUSER,
    I<128>:$S_AXI_RDATA,
    I<1>:$S_AXI_RLAST,
    I<1>:$S_AXI_WREADY,
    I<1>:$S_AXI_RVALID,
    I<1>:$S_AXI_BVALID,
    I<1>:$S_AXI_AWREADY,
    I<1>:$S_AXI_ARREADY,
    I<1>:$S_AXI_ACLK
  );
}

def MEuNOCuSuAXIS : XilinxPrimitiveOp<"ME_NOC_S_AXIS", []> {
  let summary = "ME_NOC_S_AXIS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$S_AXIS_TDEST,
    I<2>:$S_AXIS_TID,
    I<16>:$S_AXIS_TKEEP,
    I<128>:$S_AXIS_TDATA,
    I<1>:$S_AXIS_TVALID,
    I<1>:$S_AXIS_TLAST

    // ME_NOC_S_AXIS does not contain any parameters
  );

  let results = (outs
    I<1>:$S_AXIS_TREADY,
    I<1>:$S_AXIS_ACLK
  );
}

def MEuPLuMuAXIS128 : XilinxPrimitiveOp<"ME_PL_M_AXIS128", []> {
  let summary = "ME_PL_M_AXIS128 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<2>:$M_AXIS_TREADY,
    I<1>:$M_AXIS_ACLK

    // ME_PL_M_AXIS128 does not contain any parameters
  );

  let results = (outs
    I<2>:$M_AXIS_TVALID,
    I<2>:$M_AXIS_TLAST,
    I<2>:$M_AXIS_TKEEP,
    I<128>:$M_AXIS_TDATA
  );
}

def MEuPLuMuAXIS32 : XilinxPrimitiveOp<"ME_PL_M_AXIS32", []> {
  let summary = "ME_PL_M_AXIS32 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$M_AXIS_TREADY,
    I<1>:$M_AXIS_ACLK

    // ME_PL_M_AXIS32 does not contain any parameters
  );

  let results = (outs
    I<32>:$M_AXIS_TDATA,
    I<1>:$M_AXIS_TVALID,
    I<1>:$M_AXIS_TLAST,
    I<1>:$M_AXIS_TKEEP
  );
}

def MEuPLuMuAXIS64 : XilinxPrimitiveOp<"ME_PL_M_AXIS64", []> {
  let summary = "ME_PL_M_AXIS64 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$M_AXIS_TREADY,
    I<1>:$M_AXIS_ACLK

    // ME_PL_M_AXIS64 does not contain any parameters
  );

  let results = (outs
    I<64>:$M_AXIS_TDATA,
    I<1>:$M_AXIS_TVALID,
    I<1>:$M_AXIS_TLAST,
    I<1>:$M_AXIS_TKEEP
  );
}

def MEuPLuMuEVENTS : XilinxPrimitiveOp<"ME_PL_M_EVENTS", []> {
  let summary = "ME_PL_M_EVENTS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$CLK

    // ME_PL_M_EVENTS does not contain any parameters
  );

  let results = (outs
    I<16>:$TRIG
  );
}

def MEuPLuSuAXIS128 : XilinxPrimitiveOp<"ME_PL_S_AXIS128", []> {
  let summary = "ME_PL_S_AXIS128 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<2>:$S_AXIS_TVALID,
    I<2>:$S_AXIS_TLAST,
    I<2>:$S_AXIS_TKEEP,
    I<128>:$S_AXIS_TDATA,
    I<1>:$S_AXIS_ACLK

    // ME_PL_S_AXIS128 does not contain any parameters
  );

  let results = (outs
    I<2>:$S_AXIS_TREADY
  );
}

def MEuPLuSuAXIS32 : XilinxPrimitiveOp<"ME_PL_S_AXIS32", []> {
  let summary = "ME_PL_S_AXIS32 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<32>:$S_AXIS_TDATA,
    I<1>:$S_AXIS_TVALID,
    I<1>:$S_AXIS_TLAST,
    I<1>:$S_AXIS_TKEEP,
    I<1>:$S_AXIS_ACLK

    // ME_PL_S_AXIS32 does not contain any parameters
  );

  let results = (outs
    I<1>:$S_AXIS_TREADY
  );
}

def MEuPLuSuAXIS64 : XilinxPrimitiveOp<"ME_PL_S_AXIS64", []> {
  let summary = "ME_PL_S_AXIS64 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<64>:$S_AXIS_TDATA,
    I<1>:$S_AXIS_TVALID,
    I<1>:$S_AXIS_TLAST,
    I<1>:$S_AXIS_TKEEP,
    I<1>:$S_AXIS_ACLK

    // ME_PL_S_AXIS64 does not contain any parameters
  );

  let results = (outs
    I<1>:$S_AXIS_TREADY
  );
}

def MEuPLuSuEVENTS : XilinxPrimitiveOp<"ME_PL_S_EVENTS", []> {
  let summary = "ME_PL_S_EVENTS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<16>:$TRIG,
    I<1>:$CLK

    // ME_PL_S_EVENTS does not contain any parameters
  );

  let results = (outs
  );
}

def MMCME2uADV : XilinxPrimitiveOp<"MMCME2_ADV", []> {
  let summary = "MMCME2_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$PSINCDEC,
    I<1>:$PSEN,
    I<1>:$PSCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKINSEL,
    I<1>:$CLKIN2,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,

    // MMCME2_ADV parameters follows
    StrAttr:$BANDWIDTH,
    StrAttr:$CLKFBOUT_MULT_F,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKFBOUT_USE_FINE_PS,
    StrAttr:$CLKIN1_PERIOD,
    StrAttr:$CLKIN2_PERIOD,
    StrAttr:$CLKOUT0_DIVIDE_F,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    StrAttr:$CLKOUT0_USE_FINE_PS,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    StrAttr:$CLKOUT1_USE_FINE_PS,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    StrAttr:$CLKOUT2_USE_FINE_PS,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    StrAttr:$CLKOUT3_USE_FINE_PS,
    StrAttr:$CLKOUT4_CASCADE,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    StrAttr:$CLKOUT4_USE_FINE_PS,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    StrAttr:$CLKOUT5_USE_FINE_PS,
    SI64Attr:$CLKOUT6_DIVIDE,
    StrAttr:$CLKOUT6_DUTY_CYCLE,
    StrAttr:$CLKOUT6_PHASE,
    StrAttr:$CLKOUT6_USE_FINE_PS,
    StrAttr:$COMPENSATION,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKINSEL_INVERTED,
    APIntAttr<I<1>>:$IS_PSEN_INVERTED,
    APIntAttr<I<1>>:$IS_PSINCDEC_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER1,
    StrAttr:$REF_JITTER2,
    StrAttr:$SS_EN,
    StrAttr:$SS_MODE,
    SI64Attr:$SS_MOD_PERIOD,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$PSDONE,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUT6,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3B,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2B,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKINSTOPPED,
    I<1>:$CLKFBSTOPPED,
    I<1>:$CLKFBOUTB,
    I<1>:$CLKFBOUT
  );
}

def MMCME2uBASE : XilinxPrimitiveOp<"MMCME2_BASE", []> {
  let summary = "MMCME2_BASE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,

    // MMCME2_BASE parameters follows
    StrAttr:$BANDWIDTH,
    StrAttr:$CLKFBOUT_MULT_F,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN1_PERIOD,
    StrAttr:$CLKOUT0_DIVIDE_F,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    StrAttr:$CLKOUT4_CASCADE,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    SI64Attr:$CLKOUT6_DIVIDE,
    StrAttr:$CLKOUT6_DUTY_CYCLE,
    StrAttr:$CLKOUT6_PHASE,
    SI64Attr:$DIVCLK_DIVIDE,
    StrAttr:$REF_JITTER1,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<1>:$LOCKED,
    I<1>:$CLKOUT6,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3B,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2B,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUTB,
    I<1>:$CLKFBOUT
  );
}

def MMCME3uADV : XilinxPrimitiveOp<"MMCME3_ADV", []> {
  let summary = "MMCME3_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$PSINCDEC,
    I<1>:$PSEN,
    I<1>:$PSCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKINSEL,
    I<1>:$CLKIN2,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,
    I<1>:$CDDCREQ,

    // MMCME3_ADV parameters follows
    StrAttr:$BANDWIDTH,
    StrAttr:$CLKFBOUT_MULT_F,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKFBOUT_USE_FINE_PS,
    StrAttr:$CLKIN1_PERIOD,
    StrAttr:$CLKIN2_PERIOD,
    StrAttr:$CLKOUT0_DIVIDE_F,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    StrAttr:$CLKOUT0_USE_FINE_PS,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    StrAttr:$CLKOUT1_USE_FINE_PS,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    StrAttr:$CLKOUT2_USE_FINE_PS,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    StrAttr:$CLKOUT3_USE_FINE_PS,
    StrAttr:$CLKOUT4_CASCADE,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    StrAttr:$CLKOUT4_USE_FINE_PS,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    StrAttr:$CLKOUT5_USE_FINE_PS,
    SI64Attr:$CLKOUT6_DIVIDE,
    StrAttr:$CLKOUT6_DUTY_CYCLE,
    StrAttr:$CLKOUT6_PHASE,
    StrAttr:$CLKOUT6_USE_FINE_PS,
    StrAttr:$COMPENSATION,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN1_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN2_INVERTED,
    APIntAttr<I<1>>:$IS_CLKINSEL_INVERTED,
    APIntAttr<I<1>>:$IS_PSEN_INVERTED,
    APIntAttr<I<1>>:$IS_PSINCDEC_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER1,
    StrAttr:$REF_JITTER2,
    StrAttr:$SS_EN,
    StrAttr:$SS_MODE,
    SI64Attr:$SS_MOD_PERIOD,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$PSDONE,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUT6,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3B,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2B,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKINSTOPPED,
    I<1>:$CLKFBSTOPPED,
    I<1>:$CLKFBOUTB,
    I<1>:$CLKFBOUT,
    I<1>:$CDDCDONE
  );
}

def MMCME3uBASE : XilinxPrimitiveOp<"MMCME3_BASE", []> {
  let summary = "MMCME3_BASE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,

    // MMCME3_BASE parameters follows
    StrAttr:$BANDWIDTH,
    StrAttr:$CLKFBOUT_MULT_F,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN1_PERIOD,
    StrAttr:$CLKOUT0_DIVIDE_F,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    StrAttr:$CLKOUT4_CASCADE,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    SI64Attr:$CLKOUT6_DIVIDE,
    StrAttr:$CLKOUT6_DUTY_CYCLE,
    StrAttr:$CLKOUT6_PHASE,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN1_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER1,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<1>:$LOCKED,
    I<1>:$CLKOUT6,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3B,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2B,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUTB,
    I<1>:$CLKFBOUT
  );
}

def MMCME4uADV : XilinxPrimitiveOp<"MMCME4_ADV", []> {
  let summary = "MMCME4_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$PSINCDEC,
    I<1>:$PSEN,
    I<1>:$PSCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKINSEL,
    I<1>:$CLKIN2,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,
    I<1>:$CDDCREQ,

    // MMCME4_ADV parameters follows
    StrAttr:$BANDWIDTH,
    StrAttr:$CLKFBOUT_MULT_F,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKFBOUT_USE_FINE_PS,
    StrAttr:$CLKIN1_PERIOD,
    StrAttr:$CLKIN2_PERIOD,
    StrAttr:$CLKOUT0_DIVIDE_F,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    StrAttr:$CLKOUT0_USE_FINE_PS,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    StrAttr:$CLKOUT1_USE_FINE_PS,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    StrAttr:$CLKOUT2_USE_FINE_PS,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    StrAttr:$CLKOUT3_USE_FINE_PS,
    StrAttr:$CLKOUT4_CASCADE,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    StrAttr:$CLKOUT4_USE_FINE_PS,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    StrAttr:$CLKOUT5_USE_FINE_PS,
    SI64Attr:$CLKOUT6_DIVIDE,
    StrAttr:$CLKOUT6_DUTY_CYCLE,
    StrAttr:$CLKOUT6_PHASE,
    StrAttr:$CLKOUT6_USE_FINE_PS,
    StrAttr:$COMPENSATION,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN1_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN2_INVERTED,
    APIntAttr<I<1>>:$IS_CLKINSEL_INVERTED,
    APIntAttr<I<1>>:$IS_PSEN_INVERTED,
    APIntAttr<I<1>>:$IS_PSINCDEC_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER1,
    StrAttr:$REF_JITTER2,
    StrAttr:$SS_EN,
    StrAttr:$SS_MODE,
    SI64Attr:$SS_MOD_PERIOD,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$PSDONE,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUT6,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3B,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2B,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKINSTOPPED,
    I<1>:$CLKFBSTOPPED,
    I<1>:$CLKFBOUTB,
    I<1>:$CLKFBOUT,
    I<1>:$CDDCDONE
  );
}

def MMCME4uBASE : XilinxPrimitiveOp<"MMCME4_BASE", []> {
  let summary = "MMCME4_BASE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,

    // MMCME4_BASE parameters follows
    StrAttr:$BANDWIDTH,
    StrAttr:$CLKFBOUT_MULT_F,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN1_PERIOD,
    StrAttr:$CLKOUT0_DIVIDE_F,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    StrAttr:$CLKOUT4_CASCADE,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    SI64Attr:$CLKOUT6_DIVIDE,
    StrAttr:$CLKOUT6_DUTY_CYCLE,
    StrAttr:$CLKOUT6_PHASE,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN1_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER1,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<1>:$LOCKED,
    I<1>:$CLKOUT6,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3B,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2B,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUTB,
    I<1>:$CLKFBOUT
  );
}

def MMCME5 : XilinxPrimitiveOp<"MMCME5", []> {
  let summary = "MMCME5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$PSINCDEC,
    I<1>:$PSEN,
    I<1>:$PSCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKINSEL,
    I<1>:$CLKIN2_DESKEW,
    I<1>:$CLKIN2,
    I<1>:$CLKIN1_DESKEW,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,
    I<1>:$CLKFB2_DESKEW,
    I<1>:$CLKFB1_DESKEW,

    // MMCME5 parameters follows
    StrAttr:$BANDWIDTH,
    SI64Attr:$CLKFBOUT_FRACT,
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN1_PERIOD,
    StrAttr:$CLKIN2_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    APIntAttr<I<2>>:$CLKOUT0_PHASE_CTRL,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    APIntAttr<I<2>>:$CLKOUT1_PHASE_CTRL,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    APIntAttr<I<2>>:$CLKOUT2_PHASE_CTRL,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    APIntAttr<I<2>>:$CLKOUT3_PHASE_CTRL,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    APIntAttr<I<2>>:$CLKOUT4_PHASE_CTRL,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    APIntAttr<I<2>>:$CLKOUT5_PHASE_CTRL,
    SI64Attr:$CLKOUT6_DIVIDE,
    StrAttr:$CLKOUT6_DUTY_CYCLE,
    StrAttr:$CLKOUT6_PHASE,
    APIntAttr<I<2>>:$CLKOUT6_PHASE_CTRL,
    APIntAttr<I<2>>:$CLKOUTFB_PHASE_CTRL,
    StrAttr:$COMPENSATION,
    SI64Attr:$DESKEW_DELAY1,
    SI64Attr:$DESKEW_DELAY2,
    StrAttr:$DESKEW_DELAY_EN1,
    StrAttr:$DESKEW_DELAY_EN2,
    StrAttr:$DESKEW_DELAY_PATH1,
    StrAttr:$DESKEW_DELAY_PATH2,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFB1_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKFB2_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN1_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN1_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN2_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN2_INVERTED,
    APIntAttr<I<1>>:$IS_CLKINSEL_INVERTED,
    APIntAttr<I<1>>:$IS_PSEN_INVERTED,
    APIntAttr<I<1>>:$IS_PSINCDEC_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$LOCK_WAIT,
    StrAttr:$REF_JITTER1,
    StrAttr:$REF_JITTER2,
    StrAttr:$SS_EN,
    StrAttr:$SS_MODE,
    SI64Attr:$SS_MOD_PERIOD
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$PSDONE,
    I<1>:$LOCKED_FB,
    I<1>:$LOCKED2_DESKEW,
    I<1>:$LOCKED1_DESKEW,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUT6,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0,
    I<1>:$CLKINSTOPPED,
    I<1>:$CLKFBSTOPPED,
    I<1>:$CLKFBOUT
  );
}

def MRMAC : XilinxPrimitiveOp<"MRMAC", []> {
  let summary = "MRMAC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CTL_TX_PAUSE_REQ_3,
    I<9>:$CTL_TX_PAUSE_REQ_2,
    I<9>:$CTL_TX_PAUSE_REQ_1,
    I<9>:$CTL_TX_PAUSE_REQ_0,
    I<9>:$CTL_TX_PAUSE_ENABLE_3,
    I<9>:$CTL_TX_PAUSE_ENABLE_2,
    I<9>:$CTL_TX_PAUSE_ENABLE_1,
    I<9>:$CTL_TX_PAUSE_ENABLE_0,
    I<9>:$CTL_RX_PAUSE_ENABLE_3,
    I<9>:$CTL_RX_PAUSE_ENABLE_2,
    I<9>:$CTL_RX_PAUSE_ENABLE_1,
    I<9>:$CTL_RX_PAUSE_ENABLE_0,
    I<9>:$CTL_RX_PAUSE_ACK_3,
    I<9>:$CTL_RX_PAUSE_ACK_2,
    I<9>:$CTL_RX_PAUSE_ACK_1,
    I<9>:$CTL_RX_PAUSE_ACK_0,
    I<8>:$CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE_23,
    I<8>:$CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE_01,
    I<80>:$RX_SERDES_DATA3,
    I<80>:$RX_SERDES_DATA2,
    I<80>:$RX_SERDES_DATA1,
    I<80>:$RX_SERDES_DATA0,
    I<66>:$TX_FLEX_DATA7,
    I<66>:$TX_FLEX_DATA6,
    I<66>:$TX_FLEX_DATA5,
    I<66>:$TX_FLEX_DATA4,
    I<66>:$TX_FLEX_DATA3,
    I<66>:$TX_FLEX_DATA2,
    I<66>:$TX_FLEX_DATA1,
    I<66>:$TX_FLEX_DATA0,
    I<66>:$RX_FLEX_CM_DATA7,
    I<66>:$RX_FLEX_CM_DATA6,
    I<66>:$RX_FLEX_CM_DATA5,
    I<66>:$RX_FLEX_CM_DATA4,
    I<66>:$RX_FLEX_CM_DATA3,
    I<66>:$RX_FLEX_CM_DATA2,
    I<66>:$RX_FLEX_CM_DATA1,
    I<66>:$RX_FLEX_CM_DATA0,
    I<64>:$TX_AXIS_TDATA7,
    I<64>:$TX_AXIS_TDATA6,
    I<64>:$TX_AXIS_TDATA5,
    I<64>:$TX_AXIS_TDATA4,
    I<64>:$TX_AXIS_TDATA3,
    I<64>:$TX_AXIS_TDATA2,
    I<64>:$TX_AXIS_TDATA1,
    I<64>:$TX_AXIS_TDATA0,
    I<56>:$TX_PREAMBLEIN_3,
    I<56>:$TX_PREAMBLEIN_2,
    I<56>:$TX_PREAMBLEIN_1,
    I<56>:$TX_PREAMBLEIN_0,
    I<55>:$CTL_TX_PTP_SYSTEMTIMER_3,
    I<55>:$CTL_TX_PTP_SYSTEMTIMER_2,
    I<55>:$CTL_TX_PTP_SYSTEMTIMER_1,
    I<55>:$CTL_TX_PTP_SYSTEMTIMER_0,
    I<55>:$CTL_RX_PTP_SYSTEMTIMER_3,
    I<55>:$CTL_RX_PTP_SYSTEMTIMER_2,
    I<55>:$CTL_RX_PTP_SYSTEMTIMER_1,
    I<55>:$CTL_RX_PTP_SYSTEMTIMER_0,
    I<4>:$TX_TS_CLK,
    I<4>:$TX_SERDES_RESET,
    I<4>:$TX_FLEXIF_CLK,
    I<4>:$TX_CORE_RESET,
    I<4>:$TX_CORE_CLK,
    I<4>:$TX_AXI_CLK,
    I<4>:$TX_ALT_SERDES_CLK,
    I<4>:$RX_TS_CLK,
    I<4>:$RX_SERDES_RESET,
    I<4>:$RX_SERDES_CLK,
    I<4>:$RX_FLEXIF_RESET,
    I<4>:$RX_FLEXIF_CLK,
    I<4>:$RX_CORE_RESET,
    I<4>:$RX_CORE_CLK,
    I<4>:$RX_AXI_CLK,
    I<4>:$RX_ALT_SERDES_CLK,
    I<4>:$PM_TICK,
    I<32>:$CTL_TX_PTP_ST_ADJUST_3,
    I<32>:$CTL_TX_PTP_ST_ADJUST_2,
    I<32>:$CTL_TX_PTP_ST_ADJUST_1,
    I<32>:$CTL_TX_PTP_ST_ADJUST_0,
    I<32>:$CTL_RX_PTP_ST_ADJUST_3,
    I<32>:$CTL_RX_PTP_ST_ADJUST_2,
    I<32>:$CTL_RX_PTP_ST_ADJUST_1,
    I<32>:$CTL_RX_PTP_ST_ADJUST_0,
    I<32>:$APB3_PWDATA,
    I<3>:$TX_PTP_FLEX_1588LOC_IN_0,
    I<2>:$TX_PTP_FLEX_1588LOC_IN_3,
    I<2>:$TX_PTP_FLEX_1588LOC_IN_2,
    I<2>:$TX_PTP_FLEX_1588LOC_IN_1,
    I<2>:$TX_PTP_1588OP_IN_3,
    I<2>:$TX_PTP_1588OP_IN_2,
    I<2>:$TX_PTP_1588OP_IN_1,
    I<2>:$TX_PTP_1588OP_IN_0,
    I<2>:$CTL_TX_PTP_ST_ADJUST_TYPE_3,
    I<2>:$CTL_TX_PTP_ST_ADJUST_TYPE_2,
    I<2>:$CTL_TX_PTP_ST_ADJUST_TYPE_1,
    I<2>:$CTL_TX_PTP_ST_ADJUST_TYPE_0,
    I<2>:$CTL_RX_PTP_ST_ADJUST_TYPE_3,
    I<2>:$CTL_RX_PTP_ST_ADJUST_TYPE_2,
    I<2>:$CTL_RX_PTP_ST_ADJUST_TYPE_1,
    I<2>:$CTL_RX_PTP_ST_ADJUST_TYPE_0,
    I<16>:$TX_PTP_TAG_FIELD_IN_3,
    I<16>:$TX_PTP_TAG_FIELD_IN_2,
    I<16>:$TX_PTP_TAG_FIELD_IN_1,
    I<16>:$TX_PTP_TAG_FIELD_IN_0,
    I<16>:$TX_PTP_FLEX_TAG_FIELD_IN_3,
    I<16>:$TX_PTP_FLEX_TAG_FIELD_IN_2,
    I<16>:$TX_PTP_FLEX_TAG_FIELD_IN_1,
    I<16>:$TX_PTP_FLEX_TAG_FIELD_IN_0,
    I<16>:$TX_PTP_CF_OFFSET_IN_3,
    I<16>:$TX_PTP_CF_OFFSET_IN_2,
    I<16>:$TX_PTP_CF_OFFSET_IN_1,
    I<16>:$TX_PTP_CF_OFFSET_IN_0,
    I<16>:$APB3_PADDR,
    I<128>:$CTL_RSVD_IN,
    I<11>:$TX_AXIS_TKEEP_USER7,
    I<11>:$TX_AXIS_TKEEP_USER6,
    I<11>:$TX_AXIS_TKEEP_USER5,
    I<11>:$TX_AXIS_TKEEP_USER4,
    I<11>:$TX_AXIS_TKEEP_USER3,
    I<11>:$TX_AXIS_TKEEP_USER2,
    I<11>:$TX_AXIS_TKEEP_USER1,
    I<11>:$TX_AXIS_TKEEP_USER0,
    I<1>:$TX_PTP_UPD_CHKSUM_IN_3,
    I<1>:$TX_PTP_UPD_CHKSUM_IN_2,
    I<1>:$TX_PTP_UPD_CHKSUM_IN_1,
    I<1>:$TX_PTP_UPD_CHKSUM_IN_0,
    I<1>:$TX_PTP_FLEX_1588OP_IN_3,
    I<1>:$TX_PTP_FLEX_1588OP_IN_2,
    I<1>:$TX_PTP_FLEX_1588OP_IN_1,
    I<1>:$TX_PTP_FLEX_1588OP_IN_0,
    I<1>:$TX_FLEX_ENA_3,
    I<1>:$TX_FLEX_ENA_2,
    I<1>:$TX_FLEX_ENA_1,
    I<1>:$TX_FLEX_ENA_0,
    I<1>:$TX_FLEX_ALMARKER7,
    I<1>:$TX_FLEX_ALMARKER6,
    I<1>:$TX_FLEX_ALMARKER5,
    I<1>:$TX_FLEX_ALMARKER4,
    I<1>:$TX_FLEX_ALMARKER3,
    I<1>:$TX_FLEX_ALMARKER2,
    I<1>:$TX_FLEX_ALMARKER1,
    I<1>:$TX_FLEX_ALMARKER0,
    I<1>:$TX_AXIS_TVALID_3,
    I<1>:$TX_AXIS_TVALID_2,
    I<1>:$TX_AXIS_TVALID_1,
    I<1>:$TX_AXIS_TVALID_0,
    I<1>:$TX_AXIS_TLAST_3,
    I<1>:$TX_AXIS_TLAST_2,
    I<1>:$TX_AXIS_TLAST_1,
    I<1>:$TX_AXIS_TLAST_0,
    I<1>:$RX_FLEX_CM_ENA_3,
    I<1>:$RX_FLEX_CM_ENA_2,
    I<1>:$RX_FLEX_CM_ENA_1,
    I<1>:$RX_FLEX_CM_ENA_0,
    I<1>:$FEC_TX_DIN_VALID_3,
    I<1>:$FEC_TX_DIN_VALID_2,
    I<1>:$FEC_TX_DIN_VALID_1,
    I<1>:$FEC_TX_DIN_VALID_0,
    I<1>:$FEC_TX_DIN_START_3,
    I<1>:$FEC_TX_DIN_START_2,
    I<1>:$FEC_TX_DIN_START_1,
    I<1>:$FEC_TX_DIN_START_0,
    I<1>:$FEC_TX_DIN_IS_AM_3,
    I<1>:$FEC_TX_DIN_IS_AM_2,
    I<1>:$FEC_TX_DIN_IS_AM_1,
    I<1>:$FEC_TX_DIN_IS_AM_0,
    I<1>:$FEC_RX_DIN_START_3,
    I<1>:$FEC_RX_DIN_START_2,
    I<1>:$FEC_RX_DIN_START_1,
    I<1>:$FEC_RX_DIN_START_0,
    I<1>:$CTL_TX_SEND_RFI_IN_3,
    I<1>:$CTL_TX_SEND_RFI_IN_2,
    I<1>:$CTL_TX_SEND_RFI_IN_1,
    I<1>:$CTL_TX_SEND_RFI_IN_0,
    I<1>:$CTL_TX_SEND_LFI_IN_3,
    I<1>:$CTL_TX_SEND_LFI_IN_2,
    I<1>:$CTL_TX_SEND_LFI_IN_1,
    I<1>:$CTL_TX_SEND_LFI_IN_0,
    I<1>:$CTL_TX_SEND_IDLE_IN_3,
    I<1>:$CTL_TX_SEND_IDLE_IN_2,
    I<1>:$CTL_TX_SEND_IDLE_IN_1,
    I<1>:$CTL_TX_SEND_IDLE_IN_0,
    I<1>:$CTL_TX_RESEND_PAUSE_3,
    I<1>:$CTL_TX_RESEND_PAUSE_2,
    I<1>:$CTL_TX_RESEND_PAUSE_1,
    I<1>:$CTL_TX_RESEND_PAUSE_0,
    I<1>:$CTL_TX_PTP_ST_SYNC_3,
    I<1>:$CTL_TX_PTP_ST_SYNC_2,
    I<1>:$CTL_TX_PTP_ST_SYNC_1,
    I<1>:$CTL_TX_PTP_ST_SYNC_0,
    I<1>:$CTL_TX_PTP_ST_OVERWRITE_3,
    I<1>:$CTL_TX_PTP_ST_OVERWRITE_2,
    I<1>:$CTL_TX_PTP_ST_OVERWRITE_1,
    I<1>:$CTL_TX_PTP_ST_OVERWRITE_0,
    I<1>:$CTL_TX_PTP_ST_ADJUST_VLD_3,
    I<1>:$CTL_TX_PTP_ST_ADJUST_VLD_2,
    I<1>:$CTL_TX_PTP_ST_ADJUST_VLD_1,
    I<1>:$CTL_TX_PTP_ST_ADJUST_VLD_0,
    I<1>:$CTL_TX_LANE0_VLM_BIP7_OVERRIDE_23,
    I<1>:$CTL_TX_LANE0_VLM_BIP7_OVERRIDE_01,
    I<1>:$CTL_RX_PTP_ST_SYNC_3,
    I<1>:$CTL_RX_PTP_ST_SYNC_2,
    I<1>:$CTL_RX_PTP_ST_SYNC_1,
    I<1>:$CTL_RX_PTP_ST_SYNC_0,
    I<1>:$CTL_RX_PTP_ST_OVERWRITE_3,
    I<1>:$CTL_RX_PTP_ST_OVERWRITE_2,
    I<1>:$CTL_RX_PTP_ST_OVERWRITE_1,
    I<1>:$CTL_RX_PTP_ST_OVERWRITE_0,
    I<1>:$CTL_RX_PTP_ST_ADJUST_VLD_3,
    I<1>:$CTL_RX_PTP_ST_ADJUST_VLD_2,
    I<1>:$CTL_RX_PTP_ST_ADJUST_VLD_1,
    I<1>:$CTL_RX_PTP_ST_ADJUST_VLD_0,
    I<1>:$CTL_RX_FEC_FC32_RA_MODE_3,
    I<1>:$CTL_RX_FEC_FC32_RA_MODE_2,
    I<1>:$CTL_RX_FEC_FC32_RA_MODE_1,
    I<1>:$CTL_RX_FEC_FC32_RA_MODE_0,
    I<1>:$APB3_PWRITE,
    I<1>:$APB3_PSEL,
    I<1>:$APB3_PRESET,
    I<1>:$APB3_PENABLE,
    I<1>:$APB3_CLK,

    // MRMAC parameters follows
    APIntAttr<I<3>>:$CTL_AXIS_CFG_0,
    APIntAttr<I<3>>:$CTL_AXIS_CFG_1,
    APIntAttr<I<3>>:$CTL_AXIS_CFG_2,
    APIntAttr<I<3>>:$CTL_AXIS_CFG_3,
    StrAttr:$CTL_COUNTER_EXTEND_0,
    StrAttr:$CTL_COUNTER_EXTEND_1,
    StrAttr:$CTL_COUNTER_EXTEND_2,
    StrAttr:$CTL_COUNTER_EXTEND_3,
    StrAttr:$CTL_CUSTOM_RX_AMS_0,
    StrAttr:$CTL_CUSTOM_RX_AMS_1,
    StrAttr:$CTL_CUSTOM_RX_AMS_2,
    StrAttr:$CTL_CUSTOM_RX_AMS_3,
    StrAttr:$CTL_CUSTOM_TX_AMS_0,
    StrAttr:$CTL_CUSTOM_TX_AMS_1,
    StrAttr:$CTL_CUSTOM_TX_AMS_2,
    StrAttr:$CTL_CUSTOM_TX_AMS_3,
    APIntAttr<I<3>>:$CTL_DATA_RATE_0,
    APIntAttr<I<2>>:$CTL_DATA_RATE_1,
    APIntAttr<I<2>>:$CTL_DATA_RATE_2,
    APIntAttr<I<2>>:$CTL_DATA_RATE_3,
    APIntAttr<I<4>>:$CTL_FEC_MODE_0,
    APIntAttr<I<4>>:$CTL_FEC_MODE_1,
    APIntAttr<I<4>>:$CTL_FEC_MODE_2,
    APIntAttr<I<4>>:$CTL_FEC_MODE_3,
    StrAttr:$CTL_PCS_RX_TS_EN_0,
    StrAttr:$CTL_PCS_RX_TS_EN_1,
    StrAttr:$CTL_PCS_RX_TS_EN_2,
    StrAttr:$CTL_PCS_RX_TS_EN_3,
    StrAttr:$CTL_PREEMPT_ENABLE_0,
    StrAttr:$CTL_PREEMPT_ENABLE_1,
    StrAttr:$CTL_PREEMPT_ENABLE_2,
    StrAttr:$CTL_PREEMPT_ENABLE_3,
    APIntAttr<I<32>>:$CTL_REVISION,
    APIntAttr<I<16>>:$CTL_RX01_DEGRADE_ACT_THRESH,
    APIntAttr<I<16>>:$CTL_RX01_DEGRADE_DEACT_THRESH,
    StrAttr:$CTL_RX01_DEGRADE_ENABLE,
    APIntAttr<I<16>>:$CTL_RX01_DEGRADE_INTERVAL,
    APIntAttr<I<16>>:$CTL_RX23_DEGRADE_ACT_THRESH,
    APIntAttr<I<16>>:$CTL_RX23_DEGRADE_DEACT_THRESH,
    StrAttr:$CTL_RX23_DEGRADE_ENABLE,
    APIntAttr<I<16>>:$CTL_RX23_DEGRADE_INTERVAL,
    StrAttr:$CTL_RX_CHECK_ACK_0,
    StrAttr:$CTL_RX_CHECK_ACK_1,
    StrAttr:$CTL_RX_CHECK_ACK_2,
    StrAttr:$CTL_RX_CHECK_ACK_3,
    StrAttr:$CTL_RX_CHECK_ETYPE_GCP_0,
    StrAttr:$CTL_RX_CHECK_ETYPE_GCP_1,
    StrAttr:$CTL_RX_CHECK_ETYPE_GCP_2,
    StrAttr:$CTL_RX_CHECK_ETYPE_GCP_3,
    StrAttr:$CTL_RX_CHECK_ETYPE_GPP_0,
    StrAttr:$CTL_RX_CHECK_ETYPE_GPP_1,
    StrAttr:$CTL_RX_CHECK_ETYPE_GPP_2,
    StrAttr:$CTL_RX_CHECK_ETYPE_GPP_3,
    StrAttr:$CTL_RX_CHECK_ETYPE_PCP_0,
    StrAttr:$CTL_RX_CHECK_ETYPE_PCP_1,
    StrAttr:$CTL_RX_CHECK_ETYPE_PCP_2,
    StrAttr:$CTL_RX_CHECK_ETYPE_PCP_3,
    StrAttr:$CTL_RX_CHECK_ETYPE_PPP_0,
    StrAttr:$CTL_RX_CHECK_ETYPE_PPP_1,
    StrAttr:$CTL_RX_CHECK_ETYPE_PPP_2,
    StrAttr:$CTL_RX_CHECK_ETYPE_PPP_3,
    StrAttr:$CTL_RX_CHECK_MCAST_GCP_0,
    StrAttr:$CTL_RX_CHECK_MCAST_GCP_1,
    StrAttr:$CTL_RX_CHECK_MCAST_GCP_2,
    StrAttr:$CTL_RX_CHECK_MCAST_GCP_3,
    StrAttr:$CTL_RX_CHECK_MCAST_GPP_0,
    StrAttr:$CTL_RX_CHECK_MCAST_GPP_1,
    StrAttr:$CTL_RX_CHECK_MCAST_GPP_2,
    StrAttr:$CTL_RX_CHECK_MCAST_GPP_3,
    StrAttr:$CTL_RX_CHECK_MCAST_PCP_0,
    StrAttr:$CTL_RX_CHECK_MCAST_PCP_1,
    StrAttr:$CTL_RX_CHECK_MCAST_PCP_2,
    StrAttr:$CTL_RX_CHECK_MCAST_PCP_3,
    StrAttr:$CTL_RX_CHECK_MCAST_PPP_0,
    StrAttr:$CTL_RX_CHECK_MCAST_PPP_1,
    StrAttr:$CTL_RX_CHECK_MCAST_PPP_2,
    StrAttr:$CTL_RX_CHECK_MCAST_PPP_3,
    StrAttr:$CTL_RX_CHECK_OPCODE_GCP_0,
    StrAttr:$CTL_RX_CHECK_OPCODE_GCP_1,
    StrAttr:$CTL_RX_CHECK_OPCODE_GCP_2,
    StrAttr:$CTL_RX_CHECK_OPCODE_GCP_3,
    StrAttr:$CTL_RX_CHECK_OPCODE_GPP_0,
    StrAttr:$CTL_RX_CHECK_OPCODE_GPP_1,
    StrAttr:$CTL_RX_CHECK_OPCODE_GPP_2,
    StrAttr:$CTL_RX_CHECK_OPCODE_GPP_3,
    StrAttr:$CTL_RX_CHECK_OPCODE_PCP_0,
    StrAttr:$CTL_RX_CHECK_OPCODE_PCP_1,
    StrAttr:$CTL_RX_CHECK_OPCODE_PCP_2,
    StrAttr:$CTL_RX_CHECK_OPCODE_PCP_3,
    StrAttr:$CTL_RX_CHECK_OPCODE_PPP_0,
    StrAttr:$CTL_RX_CHECK_OPCODE_PPP_1,
    StrAttr:$CTL_RX_CHECK_OPCODE_PPP_2,
    StrAttr:$CTL_RX_CHECK_OPCODE_PPP_3,
    StrAttr:$CTL_RX_CHECK_PREAMBLE_0,
    StrAttr:$CTL_RX_CHECK_PREAMBLE_1,
    StrAttr:$CTL_RX_CHECK_PREAMBLE_2,
    StrAttr:$CTL_RX_CHECK_PREAMBLE_3,
    StrAttr:$CTL_RX_CHECK_SA_GCP_0,
    StrAttr:$CTL_RX_CHECK_SA_GCP_1,
    StrAttr:$CTL_RX_CHECK_SA_GCP_2,
    StrAttr:$CTL_RX_CHECK_SA_GCP_3,
    StrAttr:$CTL_RX_CHECK_SA_GPP_0,
    StrAttr:$CTL_RX_CHECK_SA_GPP_1,
    StrAttr:$CTL_RX_CHECK_SA_GPP_2,
    StrAttr:$CTL_RX_CHECK_SA_GPP_3,
    StrAttr:$CTL_RX_CHECK_SA_PCP_0,
    StrAttr:$CTL_RX_CHECK_SA_PCP_1,
    StrAttr:$CTL_RX_CHECK_SA_PCP_2,
    StrAttr:$CTL_RX_CHECK_SA_PCP_3,
    StrAttr:$CTL_RX_CHECK_SA_PPP_0,
    StrAttr:$CTL_RX_CHECK_SA_PPP_1,
    StrAttr:$CTL_RX_CHECK_SA_PPP_2,
    StrAttr:$CTL_RX_CHECK_SA_PPP_3,
    StrAttr:$CTL_RX_CHECK_SFD_0,
    StrAttr:$CTL_RX_CHECK_SFD_1,
    StrAttr:$CTL_RX_CHECK_SFD_2,
    StrAttr:$CTL_RX_CHECK_SFD_3,
    StrAttr:$CTL_RX_CHECK_UCAST_GCP_0,
    StrAttr:$CTL_RX_CHECK_UCAST_GCP_1,
    StrAttr:$CTL_RX_CHECK_UCAST_GCP_2,
    StrAttr:$CTL_RX_CHECK_UCAST_GCP_3,
    StrAttr:$CTL_RX_CHECK_UCAST_GPP_0,
    StrAttr:$CTL_RX_CHECK_UCAST_GPP_1,
    StrAttr:$CTL_RX_CHECK_UCAST_GPP_2,
    StrAttr:$CTL_RX_CHECK_UCAST_GPP_3,
    StrAttr:$CTL_RX_CHECK_UCAST_PCP_0,
    StrAttr:$CTL_RX_CHECK_UCAST_PCP_1,
    StrAttr:$CTL_RX_CHECK_UCAST_PCP_2,
    StrAttr:$CTL_RX_CHECK_UCAST_PCP_3,
    StrAttr:$CTL_RX_CHECK_UCAST_PPP_0,
    StrAttr:$CTL_RX_CHECK_UCAST_PPP_1,
    StrAttr:$CTL_RX_CHECK_UCAST_PPP_2,
    StrAttr:$CTL_RX_CHECK_UCAST_PPP_3,
    StrAttr:$CTL_RX_DATA_PATTERN_SELECT_0,
    StrAttr:$CTL_RX_DATA_PATTERN_SELECT_1,
    StrAttr:$CTL_RX_DATA_PATTERN_SELECT_2,
    StrAttr:$CTL_RX_DATA_PATTERN_SELECT_3,
    StrAttr:$CTL_RX_DELETE_FCS_0,
    StrAttr:$CTL_RX_DELETE_FCS_1,
    StrAttr:$CTL_RX_DELETE_FCS_2,
    StrAttr:$CTL_RX_DELETE_FCS_3,
    StrAttr:$CTL_RX_ENABLE_0,
    StrAttr:$CTL_RX_ENABLE_1,
    StrAttr:$CTL_RX_ENABLE_2,
    StrAttr:$CTL_RX_ENABLE_3,
    StrAttr:$CTL_RX_ENABLE_GCP_0,
    StrAttr:$CTL_RX_ENABLE_GCP_1,
    StrAttr:$CTL_RX_ENABLE_GCP_2,
    StrAttr:$CTL_RX_ENABLE_GCP_3,
    StrAttr:$CTL_RX_ENABLE_GPP_0,
    StrAttr:$CTL_RX_ENABLE_GPP_1,
    StrAttr:$CTL_RX_ENABLE_GPP_2,
    StrAttr:$CTL_RX_ENABLE_GPP_3,
    StrAttr:$CTL_RX_ENABLE_PCP_0,
    StrAttr:$CTL_RX_ENABLE_PCP_1,
    StrAttr:$CTL_RX_ENABLE_PCP_2,
    StrAttr:$CTL_RX_ENABLE_PCP_3,
    StrAttr:$CTL_RX_ENABLE_PPP_0,
    StrAttr:$CTL_RX_ENABLE_PPP_1,
    StrAttr:$CTL_RX_ENABLE_PPP_2,
    StrAttr:$CTL_RX_ENABLE_PPP_3,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GCP_0,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GCP_1,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GCP_2,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GCP_3,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GPP_0,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GPP_1,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GPP_2,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_GPP_3,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PCP_0,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PCP_1,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PCP_2,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PCP_3,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PPP_0,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PPP_1,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PPP_2,
    APIntAttr<I<16>>:$CTL_RX_ETYPE_PPP_3,
    StrAttr:$CTL_RX_FEC_ALIGNMENT_BYPASS_0,
    StrAttr:$CTL_RX_FEC_ALIGNMENT_BYPASS_1,
    StrAttr:$CTL_RX_FEC_ALIGNMENT_BYPASS_2,
    StrAttr:$CTL_RX_FEC_ALIGNMENT_BYPASS_3,
    StrAttr:$CTL_RX_FEC_BYPASS_CORRECTION_0,
    StrAttr:$CTL_RX_FEC_BYPASS_CORRECTION_1,
    StrAttr:$CTL_RX_FEC_BYPASS_CORRECTION_2,
    StrAttr:$CTL_RX_FEC_BYPASS_CORRECTION_3,
    StrAttr:$CTL_RX_FEC_BYPASS_INDICATION_0,
    StrAttr:$CTL_RX_FEC_BYPASS_INDICATION_1,
    StrAttr:$CTL_RX_FEC_BYPASS_INDICATION_2,
    StrAttr:$CTL_RX_FEC_BYPASS_INDICATION_3,
    StrAttr:$CTL_RX_FEC_CDC_BYPASS_01,
    StrAttr:$CTL_RX_FEC_CDC_BYPASS_23,
    StrAttr:$CTL_RX_FEC_ERRIND_MODE,
    StrAttr:$CTL_RX_FEC_TRANSCODE_BYPASS_0,
    StrAttr:$CTL_RX_FEC_TRANSCODE_BYPASS_1,
    StrAttr:$CTL_RX_FEC_TRANSCODE_BYPASS_2,
    StrAttr:$CTL_RX_FEC_TRANSCODE_BYPASS_3,
    StrAttr:$CTL_RX_FEC_TRANSCODE_CLAUSE49_0,
    StrAttr:$CTL_RX_FEC_TRANSCODE_CLAUSE49_1,
    StrAttr:$CTL_RX_FEC_TRANSCODE_CLAUSE49_2,
    StrAttr:$CTL_RX_FEC_TRANSCODE_CLAUSE49_3,
    StrAttr:$CTL_RX_FLEXIF_INPUT_ENABLE_0,
    StrAttr:$CTL_RX_FLEXIF_INPUT_ENABLE_1,
    StrAttr:$CTL_RX_FLEXIF_INPUT_ENABLE_2,
    StrAttr:$CTL_RX_FLEXIF_INPUT_ENABLE_3,
    APIntAttr<I<4>>:$CTL_RX_FLEXIF_SELECT_0,
    APIntAttr<I<4>>:$CTL_RX_FLEXIF_SELECT_1,
    APIntAttr<I<4>>:$CTL_RX_FLEXIF_SELECT_2,
    APIntAttr<I<4>>:$CTL_RX_FLEXIF_SELECT_3,
    StrAttr:$CTL_RX_FORWARD_CONTROL_0,
    StrAttr:$CTL_RX_FORWARD_CONTROL_1,
    StrAttr:$CTL_RX_FORWARD_CONTROL_2,
    StrAttr:$CTL_RX_FORWARD_CONTROL_3,
    StrAttr:$CTL_RX_IGNORE_FCS_0,
    StrAttr:$CTL_RX_IGNORE_FCS_1,
    StrAttr:$CTL_RX_IGNORE_FCS_2,
    StrAttr:$CTL_RX_IGNORE_FCS_3,
    StrAttr:$CTL_RX_IGNORE_INRANGE_0,
    StrAttr:$CTL_RX_IGNORE_INRANGE_1,
    StrAttr:$CTL_RX_IGNORE_INRANGE_2,
    StrAttr:$CTL_RX_IGNORE_INRANGE_3,
    APIntAttr<I<15>>:$CTL_RX_MAX_PACKET_LEN_0,
    APIntAttr<I<15>>:$CTL_RX_MAX_PACKET_LEN_1,
    APIntAttr<I<15>>:$CTL_RX_MAX_PACKET_LEN_2,
    APIntAttr<I<15>>:$CTL_RX_MAX_PACKET_LEN_3,
    APIntAttr<I<8>>:$CTL_RX_MIN_PACKET_LEN_0,
    APIntAttr<I<8>>:$CTL_RX_MIN_PACKET_LEN_1,
    APIntAttr<I<8>>:$CTL_RX_MIN_PACKET_LEN_2,
    APIntAttr<I<8>>:$CTL_RX_MIN_PACKET_LEN_3,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_GPP_0,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_GPP_1,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_GPP_2,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_GPP_3,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_GCP_0,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_GCP_1,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_GCP_2,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_GCP_3,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_PCP_0,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_PCP_1,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_PCP_2,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MAX_PCP_3,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_GCP_0,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_GCP_1,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_GCP_2,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_GCP_3,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_PCP_0,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_PCP_1,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_PCP_2,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_MIN_PCP_3,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_PPP_0,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_PPP_1,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_PPP_2,
    APIntAttr<I<16>>:$CTL_RX_OPCODE_PPP_3,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_MCAST_0,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_MCAST_1,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_MCAST_2,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_MCAST_3,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_UCAST_0,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_UCAST_1,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_UCAST_2,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_DA_UCAST_3,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_SA_0,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_SA_1,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_SA_2,
    APIntAttr<I<48>>:$CTL_RX_PAUSE_SA_3,
    StrAttr:$CTL_RX_PROCESS_LFI_0,
    StrAttr:$CTL_RX_PROCESS_LFI_1,
    StrAttr:$CTL_RX_PROCESS_LFI_2,
    StrAttr:$CTL_RX_PROCESS_LFI_3,
    APIntAttr<I<20>>:$CTL_RX_PTP_LATENCY_ADJUST_0,
    APIntAttr<I<20>>:$CTL_RX_PTP_LATENCY_ADJUST_1,
    APIntAttr<I<20>>:$CTL_RX_PTP_LATENCY_ADJUST_2,
    APIntAttr<I<20>>:$CTL_RX_PTP_LATENCY_ADJUST_3,
    APIntAttr<I<16>>:$CTL_RX_PTP_ST_OFFSET_0,
    APIntAttr<I<16>>:$CTL_RX_PTP_ST_OFFSET_1,
    APIntAttr<I<16>>:$CTL_RX_PTP_ST_OFFSET_2,
    APIntAttr<I<16>>:$CTL_RX_PTP_ST_OFFSET_3,
    StrAttr:$CTL_RX_TEST_PATTERN_0,
    StrAttr:$CTL_RX_TEST_PATTERN_1,
    StrAttr:$CTL_RX_TEST_PATTERN_2,
    StrAttr:$CTL_RX_TEST_PATTERN_3,
    StrAttr:$CTL_RX_TEST_PATTERN_ENABLE_0,
    StrAttr:$CTL_RX_TEST_PATTERN_ENABLE_1,
    StrAttr:$CTL_RX_TEST_PATTERN_ENABLE_2,
    StrAttr:$CTL_RX_TEST_PATTERN_ENABLE_3,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1_100GE_0,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1_25GE_0,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1_25GE_1,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1_25GE_2,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1_25GE_3,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1_40GE_0,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1_50GE_0,
    APIntAttr<I<16>>:$CTL_RX_VL_LENGTH_MINUS1_50GE_2,
    StrAttr:$CTL_SERDES_PASSTHRU_0,
    StrAttr:$CTL_SERDES_PASSTHRU_1,
    StrAttr:$CTL_SERDES_PASSTHRU_2,
    StrAttr:$CTL_SERDES_PASSTHRU_3,
    APIntAttr<I<3>>:$CTL_SERDES_WIDTH_0,
    APIntAttr<I<3>>:$CTL_SERDES_WIDTH_1,
    APIntAttr<I<3>>:$CTL_SERDES_WIDTH_2,
    APIntAttr<I<3>>:$CTL_SERDES_WIDTH_3,
    APIntAttr<I<4>>:$CTL_TX_AXI_FIFO_HIGH_THRESHOLD_0,
    APIntAttr<I<4>>:$CTL_TX_AXI_FIFO_HIGH_THRESHOLD_1,
    APIntAttr<I<4>>:$CTL_TX_AXI_FIFO_HIGH_THRESHOLD_2,
    APIntAttr<I<4>>:$CTL_TX_AXI_FIFO_HIGH_THRESHOLD_3,
    APIntAttr<I<3>>:$CTL_TX_AXI_FIFO_LOW_THRESHOLD_0,
    APIntAttr<I<3>>:$CTL_TX_AXI_FIFO_LOW_THRESHOLD_1,
    APIntAttr<I<3>>:$CTL_TX_AXI_FIFO_LOW_THRESHOLD_2,
    APIntAttr<I<3>>:$CTL_TX_AXI_FIFO_LOW_THRESHOLD_3,
    APIntAttr<I<3>>:$CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_0,
    APIntAttr<I<3>>:$CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_1,
    APIntAttr<I<3>>:$CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_2,
    APIntAttr<I<3>>:$CTL_TX_AXI_FIFO_LOW_THRESHOLD_ALT_3,
    APIntAttr<I<2>>:$CTL_TX_CORRUPT_FCS_ON_ERR_0,
    APIntAttr<I<2>>:$CTL_TX_CORRUPT_FCS_ON_ERR_1,
    APIntAttr<I<2>>:$CTL_TX_CORRUPT_FCS_ON_ERR_2,
    APIntAttr<I<2>>:$CTL_TX_CORRUPT_FCS_ON_ERR_3,
    StrAttr:$CTL_TX_CUSTOM_PREAMBLE_ENABLE_0,
    StrAttr:$CTL_TX_CUSTOM_PREAMBLE_ENABLE_1,
    StrAttr:$CTL_TX_CUSTOM_PREAMBLE_ENABLE_2,
    StrAttr:$CTL_TX_CUSTOM_PREAMBLE_ENABLE_3,
    StrAttr:$CTL_TX_DATA_PATTERN_SELECT_0,
    StrAttr:$CTL_TX_DATA_PATTERN_SELECT_1,
    StrAttr:$CTL_TX_DATA_PATTERN_SELECT_2,
    StrAttr:$CTL_TX_DATA_PATTERN_SELECT_3,
    APIntAttr<I<48>>:$CTL_TX_DA_GPP_0,
    APIntAttr<I<48>>:$CTL_TX_DA_GPP_1,
    APIntAttr<I<48>>:$CTL_TX_DA_GPP_2,
    APIntAttr<I<48>>:$CTL_TX_DA_GPP_3,
    APIntAttr<I<48>>:$CTL_TX_DA_PPP_0,
    APIntAttr<I<48>>:$CTL_TX_DA_PPP_1,
    APIntAttr<I<48>>:$CTL_TX_DA_PPP_2,
    APIntAttr<I<48>>:$CTL_TX_DA_PPP_3,
    StrAttr:$CTL_TX_ENABLE_0,
    StrAttr:$CTL_TX_ENABLE_1,
    StrAttr:$CTL_TX_ENABLE_2,
    StrAttr:$CTL_TX_ENABLE_3,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_GPP_0,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_GPP_1,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_GPP_2,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_GPP_3,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_PPP_0,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_PPP_1,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_PPP_2,
    APIntAttr<I<16>>:$CTL_TX_ETHERTYPE_PPP_3,
    StrAttr:$CTL_TX_FCS_INS_ENABLE_0,
    StrAttr:$CTL_TX_FCS_INS_ENABLE_1,
    StrAttr:$CTL_TX_FCS_INS_ENABLE_2,
    StrAttr:$CTL_TX_FCS_INS_ENABLE_3,
    StrAttr:$CTL_TX_FEC_FOUR_LANE_PMD,
    StrAttr:$CTL_TX_FEC_TRANSCODE_BYPASS_0,
    StrAttr:$CTL_TX_FEC_TRANSCODE_BYPASS_1,
    StrAttr:$CTL_TX_FEC_TRANSCODE_BYPASS_2,
    StrAttr:$CTL_TX_FEC_TRANSCODE_BYPASS_3,
    StrAttr:$CTL_TX_FLEXIF_INPUT_ENABLE_0,
    StrAttr:$CTL_TX_FLEXIF_INPUT_ENABLE_1,
    StrAttr:$CTL_TX_FLEXIF_INPUT_ENABLE_2,
    StrAttr:$CTL_TX_FLEXIF_INPUT_ENABLE_3,
    APIntAttr<I<3>>:$CTL_TX_FLEXIF_SELECT_0,
    APIntAttr<I<3>>:$CTL_TX_FLEXIF_SELECT_1,
    APIntAttr<I<3>>:$CTL_TX_FLEXIF_SELECT_2,
    APIntAttr<I<3>>:$CTL_TX_FLEXIF_SELECT_3,
    StrAttr:$CTL_TX_IGNORE_FCS_0,
    StrAttr:$CTL_TX_IGNORE_FCS_1,
    StrAttr:$CTL_TX_IGNORE_FCS_2,
    StrAttr:$CTL_TX_IGNORE_FCS_3,
    APIntAttr<I<4>>:$CTL_TX_IPG_VALUE_0,
    APIntAttr<I<4>>:$CTL_TX_IPG_VALUE_1,
    APIntAttr<I<4>>:$CTL_TX_IPG_VALUE_2,
    APIntAttr<I<4>>:$CTL_TX_IPG_VALUE_3,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_GPP_0,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_GPP_1,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_GPP_2,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_GPP_3,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_PPP_0,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_PPP_1,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_PPP_2,
    APIntAttr<I<16>>:$CTL_TX_OPCODE_PPP_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA0_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA0_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA0_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA0_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA1_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA1_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA1_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA1_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA2_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA2_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA2_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA2_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA3_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA3_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA3_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA3_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA4_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA4_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA4_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA4_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA5_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA5_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA5_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA5_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA6_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA6_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA6_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA6_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA7_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA7_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA7_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA7_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA8_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA8_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA8_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_QUANTA8_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER0_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER0_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER0_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER0_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER1_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER1_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER1_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER1_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER2_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER2_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER2_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER2_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER3_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER3_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER3_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER3_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER4_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER4_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER4_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER4_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER5_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER5_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER5_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER5_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER6_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER6_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER6_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER6_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER7_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER7_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER7_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER7_3,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER8_0,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER8_1,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER8_2,
    APIntAttr<I<16>>:$CTL_TX_PAUSE_REFRESH_TIMER8_3,
    StrAttr:$CTL_TX_PTP_1STEP_ENABLE_0,
    StrAttr:$CTL_TX_PTP_1STEP_ENABLE_1,
    StrAttr:$CTL_TX_PTP_1STEP_ENABLE_2,
    StrAttr:$CTL_TX_PTP_1STEP_ENABLE_3,
    APIntAttr<I<20>>:$CTL_TX_PTP_LATENCY_ADJUST_0,
    APIntAttr<I<20>>:$CTL_TX_PTP_LATENCY_ADJUST_1,
    APIntAttr<I<20>>:$CTL_TX_PTP_LATENCY_ADJUST_2,
    APIntAttr<I<20>>:$CTL_TX_PTP_LATENCY_ADJUST_3,
    StrAttr:$CTL_TX_PTP_RSFEC_COMP_EN_0,
    StrAttr:$CTL_TX_PTP_RSFEC_COMP_EN_1,
    StrAttr:$CTL_TX_PTP_RSFEC_COMP_EN_2,
    StrAttr:$CTL_TX_PTP_RSFEC_COMP_EN_3,
    APIntAttr<I<2>>:$CTL_TX_PTP_SAT_ENABLE_0,
    APIntAttr<I<2>>:$CTL_TX_PTP_SAT_ENABLE_1,
    APIntAttr<I<2>>:$CTL_TX_PTP_SAT_ENABLE_2,
    APIntAttr<I<2>>:$CTL_TX_PTP_SAT_ENABLE_3,
    APIntAttr<I<16>>:$CTL_TX_PTP_ST_OFFSET_0,
    APIntAttr<I<16>>:$CTL_TX_PTP_ST_OFFSET_1,
    APIntAttr<I<16>>:$CTL_TX_PTP_ST_OFFSET_2,
    APIntAttr<I<16>>:$CTL_TX_PTP_ST_OFFSET_3,
    APIntAttr<I<48>>:$CTL_TX_SA_GPP_0,
    APIntAttr<I<48>>:$CTL_TX_SA_GPP_1,
    APIntAttr<I<48>>:$CTL_TX_SA_GPP_2,
    APIntAttr<I<48>>:$CTL_TX_SA_GPP_3,
    APIntAttr<I<48>>:$CTL_TX_SA_PPP_0,
    APIntAttr<I<48>>:$CTL_TX_SA_PPP_1,
    APIntAttr<I<48>>:$CTL_TX_SA_PPP_2,
    APIntAttr<I<48>>:$CTL_TX_SA_PPP_3,
    StrAttr:$CTL_TX_SEND_IDLE_0,
    StrAttr:$CTL_TX_SEND_IDLE_1,
    StrAttr:$CTL_TX_SEND_IDLE_2,
    StrAttr:$CTL_TX_SEND_IDLE_3,
    StrAttr:$CTL_TX_SEND_LFI_0,
    StrAttr:$CTL_TX_SEND_LFI_1,
    StrAttr:$CTL_TX_SEND_LFI_2,
    StrAttr:$CTL_TX_SEND_LFI_3,
    StrAttr:$CTL_TX_SEND_RFI_0,
    StrAttr:$CTL_TX_SEND_RFI_1,
    StrAttr:$CTL_TX_SEND_RFI_2,
    StrAttr:$CTL_TX_SEND_RFI_3,
    StrAttr:$CTL_TX_TEST_PATTERN_0,
    StrAttr:$CTL_TX_TEST_PATTERN_1,
    StrAttr:$CTL_TX_TEST_PATTERN_2,
    StrAttr:$CTL_TX_TEST_PATTERN_3,
    StrAttr:$CTL_TX_TEST_PATTERN_ENABLE_0,
    StrAttr:$CTL_TX_TEST_PATTERN_ENABLE_1,
    StrAttr:$CTL_TX_TEST_PATTERN_ENABLE_2,
    StrAttr:$CTL_TX_TEST_PATTERN_ENABLE_3,
    APIntAttr<I<58>>:$CTL_TX_TEST_PATTERN_SEED_A_0,
    APIntAttr<I<58>>:$CTL_TX_TEST_PATTERN_SEED_A_1,
    APIntAttr<I<58>>:$CTL_TX_TEST_PATTERN_SEED_A_2,
    APIntAttr<I<58>>:$CTL_TX_TEST_PATTERN_SEED_A_3,
    APIntAttr<I<58>>:$CTL_TX_TEST_PATTERN_SEED_B_0,
    APIntAttr<I<58>>:$CTL_TX_TEST_PATTERN_SEED_B_1,
    APIntAttr<I<58>>:$CTL_TX_TEST_PATTERN_SEED_B_2,
    APIntAttr<I<58>>:$CTL_TX_TEST_PATTERN_SEED_B_3,
    StrAttr:$CTL_TX_TEST_PATTERN_SELECT_0,
    StrAttr:$CTL_TX_TEST_PATTERN_SELECT_1,
    StrAttr:$CTL_TX_TEST_PATTERN_SELECT_2,
    StrAttr:$CTL_TX_TEST_PATTERN_SELECT_3,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1_100GE_0,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1_25GE_0,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1_25GE_1,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1_25GE_2,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1_25GE_3,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1_40GE_0,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1_50GE_0,
    APIntAttr<I<16>>:$CTL_TX_VL_LENGTH_MINUS1_50GE_2,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID0,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID1,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID10,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID11,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID12,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID13,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID14,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID15,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID16,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID17,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID18,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID19,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID2,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID3,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID4,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID5,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID6,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID7,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID8,
    APIntAttr<I<64>>:$CTL_VL_MARKER_ID9,
    APIntAttr<I<8>>:$MEM_CTRL,
    APIntAttr<I<32>>:$RSVD0,
    APIntAttr<I<32>>:$RSVD1,
    APIntAttr<I<32>>:$RSVD2,
    APIntAttr<I<32>>:$RSVD3,
    APIntAttr<I<32>>:$RSVD4,
    APIntAttr<I<32>>:$RSVD5,
    APIntAttr<I<32>>:$RSVD6,
    APIntAttr<I<32>>:$RSVD7,
    APIntAttr<I<32>>:$RSVD8,
    APIntAttr<I<32>>:$RSVD9,
    StrAttr:$SIM_DEVICE,
    StrAttr:$TICK_REG_MODE_SEL_0,
    StrAttr:$TICK_REG_MODE_SEL_1,
    StrAttr:$TICK_REG_MODE_SEL_2,
    StrAttr:$TICK_REG_MODE_SEL_3
  );

  let results = (outs
    I<9>:$TX_SERDES_IS_AM_2,
    I<9>:$TX_SERDES_IS_AM_0,
    I<9>:$STAT_TX_PAUSE_VALID_3,
    I<9>:$STAT_TX_PAUSE_VALID_2,
    I<9>:$STAT_TX_PAUSE_VALID_1,
    I<9>:$STAT_TX_PAUSE_VALID_0,
    I<9>:$STAT_RX_PAUSE_VALID_3,
    I<9>:$STAT_RX_PAUSE_VALID_2,
    I<9>:$STAT_RX_PAUSE_VALID_1,
    I<9>:$STAT_RX_PAUSE_VALID_0,
    I<9>:$STAT_RX_PAUSE_REQ_3,
    I<9>:$STAT_RX_PAUSE_REQ_2,
    I<9>:$STAT_RX_PAUSE_REQ_1,
    I<9>:$STAT_RX_PAUSE_REQ_0,
    I<9>:$EXT_COUNT_ADDR,
    I<8>:$TX_SERDES_IS_AM_3,
    I<8>:$TX_SERDES_IS_AM_1,
    I<8>:$STAT_RX_LANE0_VLM_BIP7_2,
    I<8>:$STAT_RX_LANE0_VLM_BIP7_0,
    I<8>:$RX_LANE_ALIGNER_FILL_9,
    I<8>:$RX_LANE_ALIGNER_FILL_8,
    I<8>:$RX_LANE_ALIGNER_FILL_7,
    I<8>:$RX_LANE_ALIGNER_FILL_6,
    I<8>:$RX_LANE_ALIGNER_FILL_5,
    I<8>:$RX_LANE_ALIGNER_FILL_4,
    I<8>:$RX_LANE_ALIGNER_FILL_3,
    I<8>:$RX_LANE_ALIGNER_FILL_2,
    I<8>:$RX_LANE_ALIGNER_FILL_19,
    I<8>:$RX_LANE_ALIGNER_FILL_18,
    I<8>:$RX_LANE_ALIGNER_FILL_17,
    I<8>:$RX_LANE_ALIGNER_FILL_16,
    I<8>:$RX_LANE_ALIGNER_FILL_15,
    I<8>:$RX_LANE_ALIGNER_FILL_14,
    I<8>:$RX_LANE_ALIGNER_FILL_13,
    I<8>:$RX_LANE_ALIGNER_FILL_12,
    I<8>:$RX_LANE_ALIGNER_FILL_11,
    I<8>:$RX_LANE_ALIGNER_FILL_10,
    I<8>:$RX_LANE_ALIGNER_FILL_1,
    I<8>:$RX_LANE_ALIGNER_FILL_0,
    I<8>:$RX_FLEX_BIP87,
    I<8>:$RX_FLEX_BIP86,
    I<8>:$RX_FLEX_BIP85,
    I<8>:$RX_FLEX_BIP84,
    I<8>:$RX_FLEX_BIP83,
    I<8>:$RX_FLEX_BIP82,
    I<8>:$RX_FLEX_BIP81,
    I<8>:$RX_FLEX_BIP80,
    I<80>:$TX_SERDES_DATA3,
    I<80>:$TX_SERDES_DATA2,
    I<80>:$TX_SERDES_DATA1,
    I<80>:$TX_SERDES_DATA0,
    I<7>:$TX_PTP_RSFEC_OFFSET_OUT_3,
    I<7>:$TX_PTP_RSFEC_OFFSET_OUT_2,
    I<7>:$TX_PTP_RSFEC_OFFSET_OUT_1,
    I<7>:$TX_PTP_RSFEC_OFFSET_OUT_0,
    I<7>:$RX_PTP_RSFEC_OFFSET_OUT_3,
    I<7>:$RX_PTP_RSFEC_OFFSET_OUT_2,
    I<7>:$RX_PTP_RSFEC_OFFSET_OUT_1,
    I<7>:$RX_PTP_RSFEC_OFFSET_OUT_0,
    I<66>:$RX_FLEX_DATA7,
    I<66>:$RX_FLEX_DATA6,
    I<66>:$RX_FLEX_DATA5,
    I<66>:$RX_FLEX_DATA4,
    I<66>:$RX_FLEX_DATA3,
    I<66>:$RX_FLEX_DATA2,
    I<66>:$RX_FLEX_DATA1,
    I<66>:$RX_FLEX_DATA0,
    I<64>:$RX_AXIS_TDATA7,
    I<64>:$RX_AXIS_TDATA6,
    I<64>:$RX_AXIS_TDATA5,
    I<64>:$RX_AXIS_TDATA4,
    I<64>:$RX_AXIS_TDATA3,
    I<64>:$RX_AXIS_TDATA2,
    I<64>:$RX_AXIS_TDATA1,
    I<64>:$RX_AXIS_TDATA0,
    I<56>:$RX_PREAMBLEOUT_3,
    I<56>:$RX_PREAMBLEOUT_2,
    I<56>:$RX_PREAMBLEOUT_1,
    I<56>:$RX_PREAMBLEOUT_0,
    I<55>:$TX_PTP_TSTAMP_OUT_3,
    I<55>:$TX_PTP_TSTAMP_OUT_2,
    I<55>:$TX_PTP_TSTAMP_OUT_1,
    I<55>:$TX_PTP_TSTAMP_OUT_0,
    I<55>:$STAT_TX_PTP_SYSTEMTIMER_3,
    I<55>:$STAT_TX_PTP_SYSTEMTIMER_2,
    I<55>:$STAT_TX_PTP_SYSTEMTIMER_1,
    I<55>:$STAT_TX_PTP_SYSTEMTIMER_0,
    I<55>:$STAT_RX_PTP_SYSTEMTIMER_3,
    I<55>:$STAT_RX_PTP_SYSTEMTIMER_2,
    I<55>:$STAT_RX_PTP_SYSTEMTIMER_1,
    I<55>:$STAT_RX_PTP_SYSTEMTIMER_0,
    I<55>:$RX_PTP_TSTAMP_OUT_3,
    I<55>:$RX_PTP_TSTAMP_OUT_2,
    I<55>:$RX_PTP_TSTAMP_OUT_1,
    I<55>:$RX_PTP_TSTAMP_OUT_0,
    I<5>:$STAT_TX_FEC_PCS_BLOCK_LOCK_3,
    I<5>:$STAT_TX_FEC_PCS_BLOCK_LOCK_2,
    I<5>:$STAT_TX_FEC_PCS_BLOCK_LOCK_1,
    I<5>:$STAT_TX_FEC_PCS_BLOCK_LOCK_0,
    I<5>:$STAT_TX_FEC_PCS_AM_LOCK_3,
    I<5>:$STAT_TX_FEC_PCS_AM_LOCK_2,
    I<5>:$STAT_TX_FEC_PCS_AM_LOCK_1,
    I<5>:$STAT_TX_FEC_PCS_AM_LOCK_0,
    I<5>:$EXT_COUNT_FLAGS,
    I<4>:$STAT_RX_SYNCED_ERR_2,
    I<4>:$STAT_RX_SYNCED_2,
    I<4>:$STAT_RX_MF_ERR_2,
    I<4>:$STAT_RX_FRAMING_ERR_2,
    I<4>:$STAT_RX_FEC_LANE_LOCK_2,
    I<4>:$STAT_RX_FEC_LANE_LOCK_0,
    I<4>:$STAT_RX_FEC_ERR_COUNT_3,
    I<4>:$STAT_RX_FEC_ERR_COUNT_2_1,
    I<4>:$STAT_RX_FEC_ERR_COUNT_2_0,
    I<4>:$STAT_RX_FEC_ERR_COUNT_1,
    I<4>:$STAT_RX_FEC_ERR_COUNT_0_3,
    I<4>:$STAT_RX_FEC_ERR_COUNT_0_2,
    I<4>:$STAT_RX_FEC_ERR_COUNT_0_1,
    I<4>:$STAT_RX_FEC_ERR_COUNT_0_0,
    I<4>:$STAT_RX_BLOCK_LOCK_2,
    I<4>:$STAT_RX_BIP_ERR_2,
    I<4>:$PM_RDY,
    I<4>:$FEC_RX_DOUT_FLAGS_3,
    I<4>:$FEC_RX_DOUT_FLAGS_2,
    I<4>:$FEC_RX_DOUT_FLAGS_1,
    I<4>:$FEC_RX_DOUT_FLAGS_0,
    I<32>:$APB3_PRDATA,
    I<3>:$STAT_TX_PCS_BAD_CODE_3,
    I<3>:$STAT_TX_PCS_BAD_CODE_2,
    I<3>:$STAT_TX_PCS_BAD_CODE_1,
    I<3>:$STAT_TX_PCS_BAD_CODE_0,
    I<217>:$STAT_RSVD_OUT,
    I<2>:$STAT_TX_ECC_ERR_3,
    I<2>:$STAT_TX_ECC_ERR_2,
    I<2>:$STAT_TX_ECC_ERR_1,
    I<2>:$STAT_TX_ECC_ERR_0,
    I<2>:$STAT_RX_FEC_MAPPING_3,
    I<2>:$STAT_RX_FEC_MAPPING_2,
    I<2>:$STAT_RX_FEC_MAPPING_1,
    I<2>:$STAT_RX_FEC_MAPPING_0,
    I<2>:$STAT_RX_ECC_ERR_3,
    I<2>:$STAT_RX_ECC_ERR_2,
    I<2>:$STAT_RX_ECC_ERR_1,
    I<2>:$STAT_RX_ECC_ERR_0,
    I<20>:$STAT_RX_SYNCED_ERR_0,
    I<20>:$STAT_RX_SYNCED_0,
    I<20>:$STAT_RX_MF_ERR_0,
    I<20>:$STAT_RX_FRAMING_ERR_0,
    I<20>:$STAT_RX_BLOCK_LOCK_0,
    I<20>:$STAT_RX_BIP_ERR_0,
    I<16>:$TX_PTP_TSTAMP_TAG_OUT_3,
    I<16>:$TX_PTP_TSTAMP_TAG_OUT_2,
    I<16>:$TX_PTP_TSTAMP_TAG_OUT_1,
    I<16>:$TX_PTP_TSTAMP_TAG_OUT_0,
    I<16>:$STAT_RX_PAUSE_QUANTA8_3,
    I<16>:$STAT_RX_PAUSE_QUANTA8_2,
    I<16>:$STAT_RX_PAUSE_QUANTA8_1,
    I<16>:$STAT_RX_PAUSE_QUANTA8_0,
    I<16>:$STAT_RX_PAUSE_QUANTA7_3,
    I<16>:$STAT_RX_PAUSE_QUANTA7_2,
    I<16>:$STAT_RX_PAUSE_QUANTA7_1,
    I<16>:$STAT_RX_PAUSE_QUANTA7_0,
    I<16>:$STAT_RX_PAUSE_QUANTA6_3,
    I<16>:$STAT_RX_PAUSE_QUANTA6_2,
    I<16>:$STAT_RX_PAUSE_QUANTA6_1,
    I<16>:$STAT_RX_PAUSE_QUANTA6_0,
    I<16>:$STAT_RX_PAUSE_QUANTA5_3,
    I<16>:$STAT_RX_PAUSE_QUANTA5_2,
    I<16>:$STAT_RX_PAUSE_QUANTA5_1,
    I<16>:$STAT_RX_PAUSE_QUANTA5_0,
    I<16>:$STAT_RX_PAUSE_QUANTA4_3,
    I<16>:$STAT_RX_PAUSE_QUANTA4_2,
    I<16>:$STAT_RX_PAUSE_QUANTA4_1,
    I<16>:$STAT_RX_PAUSE_QUANTA4_0,
    I<16>:$STAT_RX_PAUSE_QUANTA3_3,
    I<16>:$STAT_RX_PAUSE_QUANTA3_2,
    I<16>:$STAT_RX_PAUSE_QUANTA3_1,
    I<16>:$STAT_RX_PAUSE_QUANTA3_0,
    I<16>:$STAT_RX_PAUSE_QUANTA2_3,
    I<16>:$STAT_RX_PAUSE_QUANTA2_2,
    I<16>:$STAT_RX_PAUSE_QUANTA2_1,
    I<16>:$STAT_RX_PAUSE_QUANTA2_0,
    I<16>:$STAT_RX_PAUSE_QUANTA1_3,
    I<16>:$STAT_RX_PAUSE_QUANTA1_2,
    I<16>:$STAT_RX_PAUSE_QUANTA1_1,
    I<16>:$STAT_RX_PAUSE_QUANTA1_0,
    I<16>:$STAT_RX_PAUSE_QUANTA0_3,
    I<16>:$STAT_RX_PAUSE_QUANTA0_2,
    I<16>:$STAT_RX_PAUSE_QUANTA0_1,
    I<16>:$STAT_RX_PAUSE_QUANTA0_0,
    I<15>:$STAT_RX_FEC_DELAY_3,
    I<15>:$STAT_RX_FEC_DELAY_2,
    I<15>:$STAT_RX_FEC_DELAY_1,
    I<15>:$STAT_RX_FEC_DELAY_0,
    I<11>:$RX_AXIS_TKEEP_USER7,
    I<11>:$RX_AXIS_TKEEP_USER6,
    I<11>:$RX_AXIS_TKEEP_USER5,
    I<11>:$RX_AXIS_TKEEP_USER4,
    I<11>:$RX_AXIS_TKEEP_USER3,
    I<11>:$RX_AXIS_TKEEP_USER2,
    I<11>:$RX_AXIS_TKEEP_USER1,
    I<11>:$RX_AXIS_TKEEP_USER0,
    I<1>:$TX_PTP_TSTAMP_VALID_OUT_3,
    I<1>:$TX_PTP_TSTAMP_VALID_OUT_2,
    I<1>:$TX_PTP_TSTAMP_VALID_OUT_1,
    I<1>:$TX_PTP_TSTAMP_VALID_OUT_0,
    I<1>:$TX_FLEX_STALL_3,
    I<1>:$TX_FLEX_STALL_2,
    I<1>:$TX_FLEX_STALL_1,
    I<1>:$TX_FLEX_STALL_0,
    I<1>:$TX_AXIS_TREADY_3,
    I<1>:$TX_AXIS_TREADY_2,
    I<1>:$TX_AXIS_TREADY_1,
    I<1>:$TX_AXIS_TREADY_0,
    I<1>:$STAT_TX_TSN_PREEMPTED_PKT_3,
    I<1>:$STAT_TX_TSN_PREEMPTED_PKT_2,
    I<1>:$STAT_TX_TSN_PREEMPTED_PKT_1,
    I<1>:$STAT_TX_TSN_PREEMPTED_PKT_0,
    I<1>:$STAT_TX_TSN_FRAGMENT_3,
    I<1>:$STAT_TX_TSN_FRAGMENT_2,
    I<1>:$STAT_TX_TSN_FRAGMENT_1,
    I<1>:$STAT_TX_TSN_FRAGMENT_0,
    I<1>:$STAT_TX_PTP_ST_SYNC_3,
    I<1>:$STAT_TX_PTP_ST_SYNC_2,
    I<1>:$STAT_TX_PTP_ST_SYNC_1,
    I<1>:$STAT_TX_PTP_ST_SYNC_0,
    I<1>:$STAT_TX_LOCAL_FAULT_3,
    I<1>:$STAT_TX_LOCAL_FAULT_2,
    I<1>:$STAT_TX_LOCAL_FAULT_1,
    I<1>:$STAT_TX_LOCAL_FAULT_0,
    I<1>:$STAT_TX_FRAME_ERROR_3,
    I<1>:$STAT_TX_FRAME_ERROR_2,
    I<1>:$STAT_TX_FRAME_ERROR_1,
    I<1>:$STAT_TX_FRAME_ERROR_0,
    I<1>:$STAT_TX_FLEX_FIFO_UDF_3,
    I<1>:$STAT_TX_FLEX_FIFO_UDF_2,
    I<1>:$STAT_TX_FLEX_FIFO_UDF_1,
    I<1>:$STAT_TX_FLEX_FIFO_UDF_0,
    I<1>:$STAT_TX_FLEX_FIFO_OVF_3,
    I<1>:$STAT_TX_FLEX_FIFO_OVF_2,
    I<1>:$STAT_TX_FLEX_FIFO_OVF_1,
    I<1>:$STAT_TX_FLEX_FIFO_OVF_0,
    I<1>:$STAT_TX_FLEXIF_ERR_3,
    I<1>:$STAT_TX_FLEXIF_ERR_2,
    I<1>:$STAT_TX_FLEXIF_ERR_1,
    I<1>:$STAT_TX_FLEXIF_ERR_0,
    I<1>:$STAT_TX_FEC_PCS_LANE_ALIGN_3,
    I<1>:$STAT_TX_FEC_PCS_LANE_ALIGN_2,
    I<1>:$STAT_TX_FEC_PCS_LANE_ALIGN_1,
    I<1>:$STAT_TX_FEC_PCS_LANE_ALIGN_0,
    I<1>:$STAT_TX_CL82_49_CONVERT_ERR_3,
    I<1>:$STAT_TX_CL82_49_CONVERT_ERR_2,
    I<1>:$STAT_TX_CL82_49_CONVERT_ERR_1,
    I<1>:$STAT_TX_CL82_49_CONVERT_ERR_0,
    I<1>:$STAT_TX_BAD_FCS_3,
    I<1>:$STAT_TX_BAD_FCS_2,
    I<1>:$STAT_TX_BAD_FCS_1,
    I<1>:$STAT_TX_BAD_FCS_0,
    I<1>:$STAT_TX_AXIS_UNF_3,
    I<1>:$STAT_TX_AXIS_UNF_2,
    I<1>:$STAT_TX_AXIS_UNF_1,
    I<1>:$STAT_TX_AXIS_UNF_0,
    I<1>:$STAT_TX_AXIS_ERR_3,
    I<1>:$STAT_TX_AXIS_ERR_2,
    I<1>:$STAT_TX_AXIS_ERR_1,
    I<1>:$STAT_TX_AXIS_ERR_0,
    I<1>:$STAT_RX_VL_DEMUXED_2,
    I<1>:$STAT_RX_VL_DEMUXED_0,
    I<1>:$STAT_RX_VALID_CTRL_CODE_3,
    I<1>:$STAT_RX_VALID_CTRL_CODE_2,
    I<1>:$STAT_RX_VALID_CTRL_CODE_1,
    I<1>:$STAT_RX_VALID_CTRL_CODE_0,
    I<1>:$STAT_RX_TSN_PREEMPTED_PKT_3,
    I<1>:$STAT_RX_TSN_PREEMPTED_PKT_2,
    I<1>:$STAT_RX_TSN_PREEMPTED_PKT_1,
    I<1>:$STAT_RX_TSN_PREEMPTED_PKT_0,
    I<1>:$STAT_RX_TSN_FRAGMENT_3,
    I<1>:$STAT_RX_TSN_FRAGMENT_2,
    I<1>:$STAT_RX_TSN_FRAGMENT_1,
    I<1>:$STAT_RX_TSN_FRAGMENT_0,
    I<1>:$STAT_RX_TRUNCATED_3,
    I<1>:$STAT_RX_TRUNCATED_2,
    I<1>:$STAT_RX_TRUNCATED_1,
    I<1>:$STAT_RX_TRUNCATED_0,
    I<1>:$STAT_RX_TEST_PATTERN_MISMATCH_3,
    I<1>:$STAT_RX_TEST_PATTERN_MISMATCH_2,
    I<1>:$STAT_RX_TEST_PATTERN_MISMATCH_1,
    I<1>:$STAT_RX_TEST_PATTERN_MISMATCH_0,
    I<1>:$STAT_RX_STATUS_3,
    I<1>:$STAT_RX_STATUS_2,
    I<1>:$STAT_RX_STATUS_1,
    I<1>:$STAT_RX_STATUS_0,
    I<1>:$STAT_RX_REMOTE_FAULT_3,
    I<1>:$STAT_RX_REMOTE_FAULT_2,
    I<1>:$STAT_RX_REMOTE_FAULT_1,
    I<1>:$STAT_RX_REMOTE_FAULT_0,
    I<1>:$STAT_RX_RECEIVED_LOCAL_FAULT_3,
    I<1>:$STAT_RX_RECEIVED_LOCAL_FAULT_2,
    I<1>:$STAT_RX_RECEIVED_LOCAL_FAULT_1,
    I<1>:$STAT_RX_RECEIVED_LOCAL_FAULT_0,
    I<1>:$STAT_RX_PTP_ST_SYNC_3,
    I<1>:$STAT_RX_PTP_ST_SYNC_2,
    I<1>:$STAT_RX_PTP_ST_SYNC_1,
    I<1>:$STAT_RX_PTP_ST_SYNC_0,
    I<1>:$STAT_RX_PCS_BAD_CODE_3,
    I<1>:$STAT_RX_PCS_BAD_CODE_2,
    I<1>:$STAT_RX_PCS_BAD_CODE_1,
    I<1>:$STAT_RX_PCS_BAD_CODE_0,
    I<1>:$STAT_RX_MISALIGNED_2,
    I<1>:$STAT_RX_MISALIGNED_0,
    I<1>:$STAT_RX_LOCAL_FAULT_3,
    I<1>:$STAT_RX_LOCAL_FAULT_2,
    I<1>:$STAT_RX_LOCAL_FAULT_1,
    I<1>:$STAT_RX_LOCAL_FAULT_0,
    I<1>:$STAT_RX_LANE0_VLM_BIP7_VALID_2,
    I<1>:$STAT_RX_LANE0_VLM_BIP7_VALID_0,
    I<1>:$STAT_RX_INVALID_START_3,
    I<1>:$STAT_RX_INVALID_START_2,
    I<1>:$STAT_RX_INVALID_START_1,
    I<1>:$STAT_RX_INVALID_START_0,
    I<1>:$STAT_RX_INTERNAL_LOCAL_FAULT_3,
    I<1>:$STAT_RX_INTERNAL_LOCAL_FAULT_2,
    I<1>:$STAT_RX_INTERNAL_LOCAL_FAULT_1,
    I<1>:$STAT_RX_INTERNAL_LOCAL_FAULT_0,
    I<1>:$STAT_RX_HI_BER_3,
    I<1>:$STAT_RX_HI_BER_2,
    I<1>:$STAT_RX_HI_BER_1,
    I<1>:$STAT_RX_HI_BER_0,
    I<1>:$STAT_RX_GOT_SIGNAL_OS_3,
    I<1>:$STAT_RX_GOT_SIGNAL_OS_2,
    I<1>:$STAT_RX_GOT_SIGNAL_OS_1,
    I<1>:$STAT_RX_GOT_SIGNAL_OS_0,
    I<1>:$STAT_RX_FRAMING_ERR_3,
    I<1>:$STAT_RX_FRAMING_ERR_1,
    I<1>:$STAT_RX_FLEX_MON_FIFO_UDF_3,
    I<1>:$STAT_RX_FLEX_MON_FIFO_UDF_2,
    I<1>:$STAT_RX_FLEX_MON_FIFO_UDF_1,
    I<1>:$STAT_RX_FLEX_MON_FIFO_UDF_0,
    I<1>:$STAT_RX_FLEX_MON_FIFO_OVF_3,
    I<1>:$STAT_RX_FLEX_MON_FIFO_OVF_2,
    I<1>:$STAT_RX_FLEX_MON_FIFO_OVF_1,
    I<1>:$STAT_RX_FLEX_MON_FIFO_OVF_0,
    I<1>:$STAT_RX_FLEX_FIFO_UDF_3,
    I<1>:$STAT_RX_FLEX_FIFO_UDF_2,
    I<1>:$STAT_RX_FLEX_FIFO_UDF_1,
    I<1>:$STAT_RX_FLEX_FIFO_UDF_0,
    I<1>:$STAT_RX_FLEX_FIFO_OVF_3,
    I<1>:$STAT_RX_FLEX_FIFO_OVF_2,
    I<1>:$STAT_RX_FLEX_FIFO_OVF_1,
    I<1>:$STAT_RX_FLEX_FIFO_OVF_0,
    I<1>:$STAT_RX_FLEXIF_ERR_3,
    I<1>:$STAT_RX_FLEXIF_ERR_2,
    I<1>:$STAT_RX_FLEXIF_ERR_1,
    I<1>:$STAT_RX_FLEXIF_ERR_0,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_3,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_2_3,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_2_2,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_2_1,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_2_0,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_1,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_0_3,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_0_2,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_0_1,
    I<1>:$STAT_RX_FEC_UNCORRECTED_CW_0_0,
    I<1>:$STAT_RX_FEC_LANE_LOCK_3,
    I<1>:$STAT_RX_FEC_LANE_LOCK_1,
    I<1>:$STAT_RX_FEC_HI_SER_3,
    I<1>:$STAT_RX_FEC_HI_SER_2,
    I<1>:$STAT_RX_FEC_HI_SER_1,
    I<1>:$STAT_RX_FEC_HI_SER_0,
    I<1>:$STAT_RX_FEC_CW_3,
    I<1>:$STAT_RX_FEC_CW_2_3,
    I<1>:$STAT_RX_FEC_CW_2_2,
    I<1>:$STAT_RX_FEC_CW_2_1,
    I<1>:$STAT_RX_FEC_CW_2_0,
    I<1>:$STAT_RX_FEC_CW_1,
    I<1>:$STAT_RX_FEC_CW_0_3,
    I<1>:$STAT_RX_FEC_CW_0_2,
    I<1>:$STAT_RX_FEC_CW_0_1,
    I<1>:$STAT_RX_FEC_CW_0_0,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_3,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_2_3,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_2_2,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_2_1,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_2_0,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_1,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_0_3,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_0_2,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_0_1,
    I<1>:$STAT_RX_FEC_CORRECTED_CW_0_0,
    I<1>:$STAT_RX_FEC_ALIGNED_3,
    I<1>:$STAT_RX_FEC_ALIGNED_2,
    I<1>:$STAT_RX_FEC_ALIGNED_1,
    I<1>:$STAT_RX_FEC_ALIGNED_0,
    I<1>:$STAT_RX_CL49_82_CONVERT_ERR_3,
    I<1>:$STAT_RX_CL49_82_CONVERT_ERR_2,
    I<1>:$STAT_RX_CL49_82_CONVERT_ERR_1,
    I<1>:$STAT_RX_CL49_82_CONVERT_ERR_0,
    I<1>:$STAT_RX_BLOCK_LOCK_3,
    I<1>:$STAT_RX_BLOCK_LOCK_1,
    I<1>:$STAT_RX_BAD_SFD_3,
    I<1>:$STAT_RX_BAD_SFD_2,
    I<1>:$STAT_RX_BAD_SFD_1,
    I<1>:$STAT_RX_BAD_SFD_0,
    I<1>:$STAT_RX_BAD_PREAMBLE_3,
    I<1>:$STAT_RX_BAD_PREAMBLE_2,
    I<1>:$STAT_RX_BAD_PREAMBLE_1,
    I<1>:$STAT_RX_BAD_PREAMBLE_0,
    I<1>:$STAT_RX_BAD_FCS_3,
    I<1>:$STAT_RX_BAD_FCS_2,
    I<1>:$STAT_RX_BAD_FCS_1,
    I<1>:$STAT_RX_BAD_FCS_0,
    I<1>:$STAT_RX_BAD_CODE_3,
    I<1>:$STAT_RX_BAD_CODE_2,
    I<1>:$STAT_RX_BAD_CODE_1,
    I<1>:$STAT_RX_BAD_CODE_0,
    I<1>:$STAT_RX_AXIS_FIFO_OVERFLOW_3,
    I<1>:$STAT_RX_AXIS_FIFO_OVERFLOW_2,
    I<1>:$STAT_RX_AXIS_FIFO_OVERFLOW_1,
    I<1>:$STAT_RX_AXIS_FIFO_OVERFLOW_0,
    I<1>:$STAT_RX_AXIS_ERR_3,
    I<1>:$STAT_RX_AXIS_ERR_2,
    I<1>:$STAT_RX_AXIS_ERR_1,
    I<1>:$STAT_RX_AXIS_ERR_0,
    I<1>:$STAT_RX_ALIGNED_ERR_2,
    I<1>:$STAT_RX_ALIGNED_ERR_0,
    I<1>:$STAT_RX_ALIGNED_2,
    I<1>:$STAT_RX_ALIGNED_0,
    I<1>:$STAT_RX23_FEC_DEGRADED_SER,
    I<1>:$STAT_RX01_FEC_DEGRADED_SER,
    I<1>:$RX_FLEX_LANE0,
    I<1>:$RX_FLEX_ENA_3,
    I<1>:$RX_FLEX_ENA_2,
    I<1>:$RX_FLEX_ENA_1,
    I<1>:$RX_FLEX_ENA_0,
    I<1>:$RX_FLEX_CM_STALLOUT_3,
    I<1>:$RX_FLEX_CM_STALLOUT_2,
    I<1>:$RX_FLEX_CM_STALLOUT_1,
    I<1>:$RX_FLEX_CM_STALLOUT_0,
    I<1>:$RX_FLEX_ALMARKER7,
    I<1>:$RX_FLEX_ALMARKER6,
    I<1>:$RX_FLEX_ALMARKER5,
    I<1>:$RX_FLEX_ALMARKER4,
    I<1>:$RX_FLEX_ALMARKER3,
    I<1>:$RX_FLEX_ALMARKER2,
    I<1>:$RX_FLEX_ALMARKER1,
    I<1>:$RX_FLEX_ALMARKER0,
    I<1>:$RX_AXIS_TVALID_3,
    I<1>:$RX_AXIS_TVALID_2,
    I<1>:$RX_AXIS_TVALID_1,
    I<1>:$RX_AXIS_TVALID_0,
    I<1>:$RX_AXIS_TLAST_3,
    I<1>:$RX_AXIS_TLAST_2,
    I<1>:$RX_AXIS_TLAST_1,
    I<1>:$RX_AXIS_TLAST_0,
    I<1>:$FEC_TX_DOUT_START_3,
    I<1>:$FEC_TX_DOUT_START_2,
    I<1>:$FEC_TX_DOUT_START_1,
    I<1>:$FEC_TX_DOUT_START_0,
    I<1>:$FEC_RX_DOUT_VALID_3,
    I<1>:$FEC_RX_DOUT_VALID_2,
    I<1>:$FEC_RX_DOUT_VALID_1,
    I<1>:$FEC_RX_DOUT_VALID_0,
    I<1>:$FEC_RX_DOUT_START_3,
    I<1>:$FEC_RX_DOUT_START_2,
    I<1>:$FEC_RX_DOUT_START_1,
    I<1>:$FEC_RX_DOUT_START_0,
    I<1>:$FEC_RX_DOUT_IS_AM_3,
    I<1>:$FEC_RX_DOUT_IS_AM_2,
    I<1>:$FEC_RX_DOUT_IS_AM_1,
    I<1>:$FEC_RX_DOUT_IS_AM_0,
    I<1>:$EXT_COUNT_INC,
    I<1>:$APB3_PSLVERR,
    I<1>:$APB3_PREADY
  );
}

def MUXCY : XilinxPrimitiveOp<"MUXCY", []> {
  let summary = "MUXCY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$CI,
    I<1>:$DI,
    I<1>:$S

    // MUXCY does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def MUXF7 : XilinxPrimitiveOp<"MUXF7", []> {
  let summary = "MUXF7 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I0,
    I<1>:$I1,
    I<1>:$S

    // MUXF7 does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def MUXF8 : XilinxPrimitiveOp<"MUXF8", []> {
  let summary = "MUXF8 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I0,
    I<1>:$I1,
    I<1>:$S

    // MUXF8 does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def MUXF9 : XilinxPrimitiveOp<"MUXF9", []> {
  let summary = "MUXF9 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$S,
    I<1>:$I1,
    I<1>:$I0

    // MUXF9 does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def NOCuNCRB : XilinxPrimitiveOp<"NOC_NCRB", []> {
  let summary = "NOC_NCRB Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN1_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN0_NOC_VALID,
    I<2>:$CREDIT_RDY_O_IN,
    I<2>:$CREDIT_RDY_NPS_O_IN,
    I<182>:$IF_NOC_NPP_IN1_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN0_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN0_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_CREDIT_RDY,

    // NOC_NCRB parameters follows
    APIntAttr<I<32>>:$REG_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P0_1_VCA_TOKEN,
    APIntAttr<I<21>>:$REG_P0_R2W_EB_CTRL,
    APIntAttr<I<21>>:$REG_P0_W2R_EB_CTRL,
    APIntAttr<I<32>>:$REG_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P1_1_VCA_TOKEN,
    APIntAttr<I<21>>:$REG_P1_R2W_EB_CTRL,
    APIntAttr<I<21>>:$REG_P1_W2R_EB_CTRL,
    APIntAttr<I<1>>:$REG_PIPE_MODE
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT1_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT0_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN0_NOC_CREDIT_RETURN,
    I<182>:$IF_NOC_NPP_OUT1_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT0_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT1_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT0_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_CREDIT_RETURN_EN
  );
}

def NOCuNIDB : XilinxPrimitiveOp<"NOC_NIDB", []> {
  let summary = "NOC_NIDB Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC_NPP_OUT_NIDB_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN_NIDB_NOC_VALID,
    I<5>:$NIDB_P0_RX_DW4_DBI_REDUN,
    I<5>:$NIDB_P0_RX_DW3_DBI_REDUN,
    I<5>:$NIDB_P0_RX_DW2_DBI_REDUN,
    I<5>:$NIDB_P0_RX_DW1_DBI_REDUN,
    I<5>:$NIDB_P0_RX_DW0_DBI_REDUN,
    I<38>:$NIDB_P0_RX_DW4_DATA,
    I<38>:$NIDB_P0_RX_DW3_DATA,
    I<38>:$NIDB_P0_RX_DW2_DATA,
    I<38>:$NIDB_P0_RX_DW1_DATA,
    I<38>:$NIDB_P0_RX_DW0_DATA,
    I<182>:$IF_NOC_NPP_IN_NIDB_NOC_FLIT,
    I<1>:$NIDB_P0_RX_DW4_STRB,
    I<1>:$NIDB_P0_RX_DW3_STRB,
    I<1>:$NIDB_P0_RX_DW2_STRB,
    I<1>:$NIDB_P0_RX_DW1_STRB,
    I<1>:$NIDB_P0_RX_DW0_STRB,
    I<1>:$IF_NOC_NPP_OUT_NIDB_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN_NIDB_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN_NIDB_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN_NIDB_NOC_CREDIT_RDY,

    // NOC_NIDB parameters follows
    APIntAttr<I<32>>:$REG_ADDR_REMAP0,
    APIntAttr<I<16>>:$REG_ADDR_REMAP1,
    APIntAttr<I<32>>:$REG_ADDR_REMAP_MASK0,
    APIntAttr<I<16>>:$REG_ADDR_REMAP_MASK1,
    APIntAttr<I<2>>:$REG_BYPASS_CNTL,
    APIntAttr<I<10>>:$REG_DCC_CNTR,
    APIntAttr<I<2>>:$REG_ECC_CHK_EN,
    APIntAttr<I<3>>:$REG_ERR_PKT_DROP_DIS,
    APIntAttr<I<11>>:$REG_IO_CHAR_EN,
    APIntAttr<I<11>>:$REG_IO_CHAR_OUTPUT_MUX_SEL,
    APIntAttr<I<11>>:$REG_IO_CNTRL,
    APIntAttr<I<3>>:$REG_LOOPBACK_CNTL,
    APIntAttr<I<16>>:$REG_NOC_CTL,
    APIntAttr<I<32>>:$REG_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P0_1_VCA_TOKEN,
    APIntAttr<I<10>>:$REG_RX_DELAY_EN,
    APIntAttr<I<18>>:$REG_RX_DW0_DELAY,
    APIntAttr<I<18>>:$REG_RX_DW1_DELAY,
    APIntAttr<I<18>>:$REG_RX_DW2_DELAY,
    APIntAttr<I<18>>:$REG_RX_DW3_DELAY,
    APIntAttr<I<18>>:$REG_RX_DW4_DELAY,
    APIntAttr<I<8>>:$REG_TX_DCC_DELAY,
    APIntAttr<I<6>>:$REG_VC0_ARPROT_SEL,
    APIntAttr<I<20>>:$REG_VC0_SMID_SEL,
    APIntAttr<I<6>>:$REG_VC1_AWPROT_SEL,
    APIntAttr<I<20>>:$REG_VC1_SMID_SEL,
    APIntAttr<I<6>>:$REG_VC4_ARPROT_SEL,
    APIntAttr<I<20>>:$REG_VC4_SMID_SEL,
    APIntAttr<I<6>>:$REG_VC5_AWPROT_SEL,
    APIntAttr<I<20>>:$REG_VC5_SMID_SEL
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT_NIDB_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN_NIDB_NOC_CREDIT_RETURN,
    I<5>:$NIDB_P0_TX_DW4_DBI_REDUN,
    I<5>:$NIDB_P0_TX_DW3_DBI_REDUN,
    I<5>:$NIDB_P0_TX_DW2_DBI_REDUN,
    I<5>:$NIDB_P0_TX_DW1_DBI_REDUN,
    I<5>:$NIDB_P0_TX_DW0_DBI_REDUN,
    I<38>:$NIDB_P0_TX_DW4_DATA,
    I<38>:$NIDB_P0_TX_DW3_DATA,
    I<38>:$NIDB_P0_TX_DW2_DATA,
    I<38>:$NIDB_P0_TX_DW1_DATA,
    I<38>:$NIDB_P0_TX_DW0_DATA,
    I<182>:$IF_NOC_NPP_OUT_NIDB_NOC_FLIT,
    I<1>:$NIDB_P0_TX_DW4_STRB,
    I<1>:$NIDB_P0_TX_DW3_STRB,
    I<1>:$NIDB_P0_TX_DW2_STRB,
    I<1>:$NIDB_P0_TX_DW1_STRB,
    I<1>:$NIDB_P0_TX_DW0_STRB,
    I<1>:$IF_NOC_NPP_OUT_NIDB_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT_NIDB_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT_NIDB_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN_NIDB_NOC_CREDIT_RETURN_EN
  );
}

def NOCuNMU128 : XilinxPrimitiveOp<"NOC_NMU128", []> {
  let summary = "NOC_NMU128 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$IF_NOC_AXI_TDEST,
    I<8>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN_NOC_VALID,
    I<8>:$IF_NOC_AXI_AWLEN,
    I<8>:$IF_NOC_AXI_AWADDR_PAR,
    I<8>:$IF_NOC_AXI_ARLEN,
    I<8>:$IF_NOC_AXI_ARADDR_PAR,
    I<64>:$IF_NOC_AXI_AWADDR,
    I<64>:$IF_NOC_AXI_ARADDR,
    I<4>:$NMU_USR_INTERRUPT_IN,
    I<4>:$IF_NOC_AXI_AWREGION,
    I<4>:$IF_NOC_AXI_AWQOS,
    I<4>:$IF_NOC_AXI_AWCACHE,
    I<4>:$IF_NOC_AXI_ARREGION,
    I<4>:$IF_NOC_AXI_ARQOS,
    I<4>:$IF_NOC_AXI_ARCACHE,
    I<3>:$IF_NOC_AXI_AWSIZE,
    I<3>:$IF_NOC_AXI_AWPROT,
    I<3>:$IF_NOC_AXI_ARSIZE,
    I<3>:$IF_NOC_AXI_ARPROT,
    I<2>:$IF_NOC_AXI_AWBURST,
    I<2>:$IF_NOC_AXI_ARBURST,
    I<182>:$IF_NOC_NPP_IN_NOC_FLIT,
    I<16>:$IF_NOC_AXI_WUSER,
    I<16>:$IF_NOC_AXI_WSTRB,
    I<16>:$IF_NOC_AXI_WID,
    I<16>:$IF_NOC_AXI_WDATA_PAR,
    I<16>:$IF_NOC_AXI_AWUSER,
    I<16>:$IF_NOC_AXI_AWID,
    I<16>:$IF_NOC_AXI_ARUSER,
    I<16>:$IF_NOC_AXI_ARID,
    I<128>:$IF_NOC_AXI_WDATA,
    I<12>:$NMU_WR_USR_DST,
    I<12>:$NMU_RD_USR_DST,
    I<1>:$IF_NOC_AXI_WLAST,
    I<1>:$IF_NOC_AXI_AWLOCK,
    I<1>:$IF_NOC_AXI_ARLOCK,
    I<1>:$NMU_WR_DEST_MODE,
    I<1>:$NMU_RD_DEST_MODE,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_AXI_WVALID,
    I<1>:$IF_NOC_AXI_WPOISON,
    I<1>:$IF_NOC_AXI_RREADY,
    I<1>:$IF_NOC_AXI_BREADY,
    I<1>:$IF_NOC_AXI_AWVALID,
    I<1>:$IF_NOC_AXI_ARVALID,
    I<1>:$CLK,
    I<1>:$AXI_IN,

    // NOC_NMU128 parameters follows
    APIntAttr<I<16>>:$REG_ADDR_DST0,
    APIntAttr<I<16>>:$REG_ADDR_DST1,
    APIntAttr<I<16>>:$REG_ADDR_DST10,
    APIntAttr<I<16>>:$REG_ADDR_DST11,
    APIntAttr<I<16>>:$REG_ADDR_DST12,
    APIntAttr<I<16>>:$REG_ADDR_DST13,
    APIntAttr<I<16>>:$REG_ADDR_DST14,
    APIntAttr<I<16>>:$REG_ADDR_DST15,
    APIntAttr<I<16>>:$REG_ADDR_DST2,
    APIntAttr<I<16>>:$REG_ADDR_DST3,
    APIntAttr<I<16>>:$REG_ADDR_DST4,
    APIntAttr<I<16>>:$REG_ADDR_DST5,
    APIntAttr<I<16>>:$REG_ADDR_DST6,
    APIntAttr<I<16>>:$REG_ADDR_DST7,
    APIntAttr<I<16>>:$REG_ADDR_DST8,
    APIntAttr<I<16>>:$REG_ADDR_DST9,
    APIntAttr<I<16>>:$REG_ADDR_ENABLE,
    APIntAttr<I<32>>:$REG_ADDR_MADDR0,
    APIntAttr<I<32>>:$REG_ADDR_MADDR1,
    APIntAttr<I<32>>:$REG_ADDR_MADDR10,
    APIntAttr<I<32>>:$REG_ADDR_MADDR11,
    APIntAttr<I<32>>:$REG_ADDR_MADDR12,
    APIntAttr<I<32>>:$REG_ADDR_MADDR13,
    APIntAttr<I<32>>:$REG_ADDR_MADDR14,
    APIntAttr<I<32>>:$REG_ADDR_MADDR15,
    APIntAttr<I<32>>:$REG_ADDR_MADDR2,
    APIntAttr<I<32>>:$REG_ADDR_MADDR3,
    APIntAttr<I<32>>:$REG_ADDR_MADDR4,
    APIntAttr<I<32>>:$REG_ADDR_MADDR5,
    APIntAttr<I<32>>:$REG_ADDR_MADDR6,
    APIntAttr<I<32>>:$REG_ADDR_MADDR7,
    APIntAttr<I<32>>:$REG_ADDR_MADDR8,
    APIntAttr<I<32>>:$REG_ADDR_MADDR9,
    APIntAttr<I<32>>:$REG_ADDR_MASK0,
    APIntAttr<I<32>>:$REG_ADDR_MASK1,
    APIntAttr<I<32>>:$REG_ADDR_MASK10,
    APIntAttr<I<32>>:$REG_ADDR_MASK11,
    APIntAttr<I<32>>:$REG_ADDR_MASK12,
    APIntAttr<I<32>>:$REG_ADDR_MASK13,
    APIntAttr<I<32>>:$REG_ADDR_MASK14,
    APIntAttr<I<32>>:$REG_ADDR_MASK15,
    APIntAttr<I<32>>:$REG_ADDR_MASK2,
    APIntAttr<I<32>>:$REG_ADDR_MASK3,
    APIntAttr<I<32>>:$REG_ADDR_MASK4,
    APIntAttr<I<32>>:$REG_ADDR_MASK5,
    APIntAttr<I<32>>:$REG_ADDR_MASK6,
    APIntAttr<I<32>>:$REG_ADDR_MASK7,
    APIntAttr<I<32>>:$REG_ADDR_MASK8,
    APIntAttr<I<32>>:$REG_ADDR_MASK9,
    APIntAttr<I<16>>:$REG_ADDR_REMAP,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR0,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR1,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR10,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR11,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR12,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR13,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR14,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR15,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR2,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR3,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR4,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR5,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR6,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR7,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR8,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR9,
    APIntAttr<I<12>>:$REG_ADR_MAP_CPM,
    APIntAttr<I<12>>:$REG_ADR_MAP_FPD_AFI_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_FPD_AFI_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_LPD_AFI_FS,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_2,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_3,
    APIntAttr<I<12>>:$REG_ADR_MAP_PCIE,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_2,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_3,
    APIntAttr<I<12>>:$REG_ADR_MAP_QSPI,
    APIntAttr<I<12>>:$REG_ADR_MAP_STM_GIC,
    APIntAttr<I<12>>:$REG_ADR_MAP_XPDS,
    APIntAttr<I<1>>:$REG_AXI_NON_MOD_DISABLE,
    APIntAttr<I<2>>:$REG_AXI_PAR_CHK,
    APIntAttr<I<4>>:$REG_CHOPSIZE,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP0,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP1,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP2,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP3,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP4,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP5,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP6,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP0,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP1,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP2,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP3,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP4,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP5,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP6,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP7,
    APIntAttr<I<3>>:$REG_DWIDTH,
    APIntAttr<I<1>>:$REG_ECC_CHK_EN,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH9,
    APIntAttr<I<16>>:$REG_MODE_SELECT,
    APIntAttr<I<7>>:$REG_OUTSTANDING_RD_TXN,
    APIntAttr<I<7>>:$REG_OUTSTANDING_WR_TXN,
    APIntAttr<I<2>>:$REG_PRIORITY,
    APIntAttr<I<6>>:$REG_RD_AXPROT_SEL,
    APIntAttr<I<10>>:$REG_RD_RATE_CREDIT_DROP,
    APIntAttr<I<13>>:$REG_RD_RATE_CREDIT_LIMIT,
    APIntAttr<I<8>>:$REG_RD_VCA_TOKEN0,
    APIntAttr<I<1>>:$REG_RPOISON_TO_SLVERR,
    APIntAttr<I<9>>:$REG_RROB_RAM_SETTING,
    APIntAttr<I<20>>:$REG_SMID_SEL,
    APIntAttr<I<12>>:$REG_SRC,
    APIntAttr<I<4>>:$REG_TBASE_AXI_TIMEOUT,
    APIntAttr<I<3>>:$REG_TBASE_MODE_RLIMIT_RD,
    APIntAttr<I<3>>:$REG_TBASE_MODE_RLIMIT_WR,
    APIntAttr<I<4>>:$REG_TBASE_TRK_TIMEOUT,
    APIntAttr<I<12>>:$REG_VC_MAP,
    APIntAttr<I<6>>:$REG_WBUF_LAUNCH_SIZE,
    APIntAttr<I<9>>:$REG_WBUF_RAM_SETTING,
    APIntAttr<I<6>>:$REG_WR_AXPROT_SEL,
    APIntAttr<I<10>>:$REG_WR_RATE_CREDIT_DROP,
    APIntAttr<I<13>>:$REG_WR_RATE_CREDIT_LIMIT,
    APIntAttr<I<8>>:$REG_WR_VCA_TOKEN0
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN,
    I<2>:$IF_NOC_AXI_RRESP,
    I<2>:$IF_NOC_AXI_BRESP,
    I<182>:$IF_NOC_NPP_OUT_NOC_FLIT,
    I<16>:$IF_NOC_AXI_RUSER,
    I<16>:$IF_NOC_AXI_RID,
    I<16>:$IF_NOC_AXI_RDATA_PAR,
    I<16>:$IF_NOC_AXI_BUSER,
    I<16>:$IF_NOC_AXI_BID,
    I<128>:$IF_NOC_AXI_RDATA,
    I<1>:$IF_NOC_AXI_RLAST,
    I<1>:$NMU,
    I<1>:$IF_NOC_NPP_OUT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_AXI_WREADY,
    I<1>:$IF_NOC_AXI_RVALID,
    I<1>:$IF_NOC_AXI_RPOISON,
    I<1>:$IF_NOC_AXI_BVALID,
    I<1>:$IF_NOC_AXI_AWREADY,
    I<1>:$IF_NOC_AXI_ARREADY
  );
}

def NOCuNMU256 : XilinxPrimitiveOp<"NOC_NMU256", []> {
  let summary = "NOC_NMU256 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$IF_NOC_AXI_TDEST,
    I<8>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN_NOC_VALID,
    I<8>:$IF_NOC_AXI_AWLEN,
    I<8>:$IF_NOC_AXI_AWADDR_PAR,
    I<8>:$IF_NOC_AXI_ARLEN,
    I<8>:$IF_NOC_AXI_ARADDR_PAR,
    I<64>:$IF_NOC_AXI_AWADDR,
    I<64>:$IF_NOC_AXI_ARADDR,
    I<4>:$NMU_USR_INTERRUPT_IN,
    I<4>:$IF_NOC_AXI_AWREGION,
    I<4>:$IF_NOC_AXI_AWQOS,
    I<4>:$IF_NOC_AXI_AWCACHE,
    I<4>:$IF_NOC_AXI_ARREGION,
    I<4>:$IF_NOC_AXI_ARQOS,
    I<4>:$IF_NOC_AXI_ARCACHE,
    I<32>:$IF_NOC_AXI_WSTRB,
    I<32>:$IF_NOC_AXI_WDATA_PAR,
    I<3>:$IF_NOC_AXI_AWSIZE,
    I<3>:$IF_NOC_AXI_AWPROT,
    I<3>:$IF_NOC_AXI_ARSIZE,
    I<3>:$IF_NOC_AXI_ARPROT,
    I<256>:$IF_NOC_AXI_WDATA,
    I<2>:$IF_NOC_AXI_AWBURST,
    I<2>:$IF_NOC_AXI_ARBURST,
    I<182>:$IF_NOC_NPP_IN_NOC_FLIT,
    I<16>:$IF_NOC_AXI_WUSER,
    I<16>:$IF_NOC_AXI_WID,
    I<16>:$IF_NOC_AXI_AWUSER,
    I<16>:$IF_NOC_AXI_AWID,
    I<16>:$IF_NOC_AXI_ARUSER,
    I<16>:$IF_NOC_AXI_ARID,
    I<12>:$NMU_WR_USR_DST,
    I<12>:$NMU_RD_USR_DST,
    I<1>:$IF_NOC_AXI_WLAST,
    I<1>:$IF_NOC_AXI_AWLOCK,
    I<1>:$IF_NOC_AXI_ARLOCK,
    I<1>:$NMU_WR_DEST_MODE,
    I<1>:$NMU_RD_DEST_MODE,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_AXI_WVALID,
    I<1>:$IF_NOC_AXI_WPOISON,
    I<1>:$IF_NOC_AXI_RREADY,
    I<1>:$IF_NOC_AXI_BREADY,
    I<1>:$IF_NOC_AXI_AWVALID,
    I<1>:$IF_NOC_AXI_ARVALID,
    I<1>:$CLK,
    I<1>:$AXI_IN,

    // NOC_NMU256 parameters follows
    APIntAttr<I<16>>:$REG_ADDR_DST0,
    APIntAttr<I<16>>:$REG_ADDR_DST1,
    APIntAttr<I<16>>:$REG_ADDR_DST10,
    APIntAttr<I<16>>:$REG_ADDR_DST11,
    APIntAttr<I<16>>:$REG_ADDR_DST12,
    APIntAttr<I<16>>:$REG_ADDR_DST13,
    APIntAttr<I<16>>:$REG_ADDR_DST14,
    APIntAttr<I<16>>:$REG_ADDR_DST15,
    APIntAttr<I<16>>:$REG_ADDR_DST2,
    APIntAttr<I<16>>:$REG_ADDR_DST3,
    APIntAttr<I<16>>:$REG_ADDR_DST4,
    APIntAttr<I<16>>:$REG_ADDR_DST5,
    APIntAttr<I<16>>:$REG_ADDR_DST6,
    APIntAttr<I<16>>:$REG_ADDR_DST7,
    APIntAttr<I<16>>:$REG_ADDR_DST8,
    APIntAttr<I<16>>:$REG_ADDR_DST9,
    APIntAttr<I<16>>:$REG_ADDR_ENABLE,
    APIntAttr<I<32>>:$REG_ADDR_MADDR0,
    APIntAttr<I<32>>:$REG_ADDR_MADDR1,
    APIntAttr<I<32>>:$REG_ADDR_MADDR10,
    APIntAttr<I<32>>:$REG_ADDR_MADDR11,
    APIntAttr<I<32>>:$REG_ADDR_MADDR12,
    APIntAttr<I<32>>:$REG_ADDR_MADDR13,
    APIntAttr<I<32>>:$REG_ADDR_MADDR14,
    APIntAttr<I<32>>:$REG_ADDR_MADDR15,
    APIntAttr<I<32>>:$REG_ADDR_MADDR2,
    APIntAttr<I<32>>:$REG_ADDR_MADDR3,
    APIntAttr<I<32>>:$REG_ADDR_MADDR4,
    APIntAttr<I<32>>:$REG_ADDR_MADDR5,
    APIntAttr<I<32>>:$REG_ADDR_MADDR6,
    APIntAttr<I<32>>:$REG_ADDR_MADDR7,
    APIntAttr<I<32>>:$REG_ADDR_MADDR8,
    APIntAttr<I<32>>:$REG_ADDR_MADDR9,
    APIntAttr<I<32>>:$REG_ADDR_MASK0,
    APIntAttr<I<32>>:$REG_ADDR_MASK1,
    APIntAttr<I<32>>:$REG_ADDR_MASK10,
    APIntAttr<I<32>>:$REG_ADDR_MASK11,
    APIntAttr<I<32>>:$REG_ADDR_MASK12,
    APIntAttr<I<32>>:$REG_ADDR_MASK13,
    APIntAttr<I<32>>:$REG_ADDR_MASK14,
    APIntAttr<I<32>>:$REG_ADDR_MASK15,
    APIntAttr<I<32>>:$REG_ADDR_MASK2,
    APIntAttr<I<32>>:$REG_ADDR_MASK3,
    APIntAttr<I<32>>:$REG_ADDR_MASK4,
    APIntAttr<I<32>>:$REG_ADDR_MASK5,
    APIntAttr<I<32>>:$REG_ADDR_MASK6,
    APIntAttr<I<32>>:$REG_ADDR_MASK7,
    APIntAttr<I<32>>:$REG_ADDR_MASK8,
    APIntAttr<I<32>>:$REG_ADDR_MASK9,
    APIntAttr<I<16>>:$REG_ADDR_REMAP,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR0,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR1,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR10,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR11,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR12,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR13,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR14,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR15,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR2,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR3,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR4,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR5,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR6,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR7,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR8,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR9,
    APIntAttr<I<12>>:$REG_ADR_MAP_CPM,
    APIntAttr<I<12>>:$REG_ADR_MAP_FPD_AFI_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_FPD_AFI_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_LPD_AFI_FS,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_2,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_3,
    APIntAttr<I<12>>:$REG_ADR_MAP_PCIE,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_2,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_3,
    APIntAttr<I<12>>:$REG_ADR_MAP_QSPI,
    APIntAttr<I<12>>:$REG_ADR_MAP_STM_GIC,
    APIntAttr<I<12>>:$REG_ADR_MAP_XPDS,
    APIntAttr<I<1>>:$REG_AXI_NON_MOD_DISABLE,
    APIntAttr<I<2>>:$REG_AXI_PAR_CHK,
    APIntAttr<I<4>>:$REG_CHOPSIZE,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP0,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP1,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP2,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP3,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP4,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP5,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP6,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP0,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP1,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP2,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP3,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP4,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP5,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP6,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP7,
    APIntAttr<I<3>>:$REG_DWIDTH,
    APIntAttr<I<1>>:$REG_ECC_CHK_EN,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH9,
    APIntAttr<I<16>>:$REG_MODE_SELECT,
    APIntAttr<I<7>>:$REG_OUTSTANDING_RD_TXN,
    APIntAttr<I<7>>:$REG_OUTSTANDING_WR_TXN,
    APIntAttr<I<2>>:$REG_PRIORITY,
    APIntAttr<I<6>>:$REG_RD_AXPROT_SEL,
    APIntAttr<I<10>>:$REG_RD_RATE_CREDIT_DROP,
    APIntAttr<I<13>>:$REG_RD_RATE_CREDIT_LIMIT,
    APIntAttr<I<8>>:$REG_RD_VCA_TOKEN0,
    APIntAttr<I<1>>:$REG_RPOISON_TO_SLVERR,
    APIntAttr<I<9>>:$REG_RROB_RAM_SETTING,
    APIntAttr<I<20>>:$REG_SMID_SEL,
    APIntAttr<I<12>>:$REG_SRC,
    APIntAttr<I<4>>:$REG_TBASE_AXI_TIMEOUT,
    APIntAttr<I<3>>:$REG_TBASE_MODE_RLIMIT_RD,
    APIntAttr<I<3>>:$REG_TBASE_MODE_RLIMIT_WR,
    APIntAttr<I<4>>:$REG_TBASE_TRK_TIMEOUT,
    APIntAttr<I<12>>:$REG_VC_MAP,
    APIntAttr<I<6>>:$REG_WBUF_LAUNCH_SIZE,
    APIntAttr<I<9>>:$REG_WBUF_RAM_SETTING,
    APIntAttr<I<6>>:$REG_WR_AXPROT_SEL,
    APIntAttr<I<10>>:$REG_WR_RATE_CREDIT_DROP,
    APIntAttr<I<13>>:$REG_WR_RATE_CREDIT_LIMIT,
    APIntAttr<I<8>>:$REG_WR_VCA_TOKEN0
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN,
    I<32>:$IF_NOC_AXI_RDATA_PAR,
    I<256>:$IF_NOC_AXI_RDATA,
    I<2>:$IF_NOC_AXI_RRESP,
    I<2>:$IF_NOC_AXI_BRESP,
    I<182>:$IF_NOC_NPP_OUT_NOC_FLIT,
    I<16>:$IF_NOC_AXI_RUSER,
    I<16>:$IF_NOC_AXI_RID,
    I<16>:$IF_NOC_AXI_BUSER,
    I<16>:$IF_NOC_AXI_BID,
    I<1>:$IF_NOC_AXI_RLAST,
    I<1>:$NMU,
    I<1>:$IF_NOC_NPP_OUT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_AXI_WREADY,
    I<1>:$IF_NOC_AXI_RVALID,
    I<1>:$IF_NOC_AXI_RPOISON,
    I<1>:$IF_NOC_AXI_BVALID,
    I<1>:$IF_NOC_AXI_AWREADY,
    I<1>:$IF_NOC_AXI_ARREADY
  );
}

def NOCuNMU512 : XilinxPrimitiveOp<"NOC_NMU512", []> {
  let summary = "NOC_NMU512 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$IF_NOC_AXI_TDEST,
    I<8>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN_NOC_VALID,
    I<8>:$IF_NOC_AXI_AWLEN,
    I<8>:$IF_NOC_AXI_AWADDR_PAR,
    I<8>:$IF_NOC_AXI_ARLEN,
    I<8>:$IF_NOC_AXI_ARADDR_PAR,
    I<64>:$IF_NOC_AXI_WSTRB,
    I<64>:$IF_NOC_AXI_WDATA_PAR,
    I<64>:$IF_NOC_AXI_AWADDR,
    I<64>:$IF_NOC_AXI_ARADDR,
    I<512>:$IF_NOC_AXI_WDATA,
    I<4>:$NMU_USR_INTERRUPT_IN,
    I<4>:$IF_NOC_AXI_AWREGION,
    I<4>:$IF_NOC_AXI_AWQOS,
    I<4>:$IF_NOC_AXI_AWCACHE,
    I<4>:$IF_NOC_AXI_ARREGION,
    I<4>:$IF_NOC_AXI_ARQOS,
    I<4>:$IF_NOC_AXI_ARCACHE,
    I<3>:$IF_NOC_AXI_AWSIZE,
    I<3>:$IF_NOC_AXI_AWPROT,
    I<3>:$IF_NOC_AXI_ARSIZE,
    I<3>:$IF_NOC_AXI_ARPROT,
    I<2>:$IF_NOC_AXI_AWBURST,
    I<2>:$IF_NOC_AXI_ARBURST,
    I<182>:$IF_NOC_NPP_IN_NOC_FLIT,
    I<16>:$IF_NOC_AXI_WUSER,
    I<16>:$IF_NOC_AXI_WID,
    I<16>:$IF_NOC_AXI_AWUSER,
    I<16>:$IF_NOC_AXI_AWID,
    I<16>:$IF_NOC_AXI_ARUSER,
    I<16>:$IF_NOC_AXI_ARID,
    I<12>:$NMU_WR_USR_DST,
    I<12>:$NMU_RD_USR_DST,
    I<1>:$IF_NOC_AXI_WLAST,
    I<1>:$IF_NOC_AXI_AWLOCK,
    I<1>:$IF_NOC_AXI_ARLOCK,
    I<1>:$NMU_WR_DEST_MODE,
    I<1>:$NMU_RD_DEST_MODE,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_AXI_WVALID,
    I<1>:$IF_NOC_AXI_WPOISON,
    I<1>:$IF_NOC_AXI_RREADY,
    I<1>:$IF_NOC_AXI_BREADY,
    I<1>:$IF_NOC_AXI_AWVALID,
    I<1>:$IF_NOC_AXI_ARVALID,
    I<1>:$CLK,

    // NOC_NMU512 parameters follows
    APIntAttr<I<16>>:$REG_ADDR_DST0,
    APIntAttr<I<16>>:$REG_ADDR_DST1,
    APIntAttr<I<16>>:$REG_ADDR_DST10,
    APIntAttr<I<16>>:$REG_ADDR_DST11,
    APIntAttr<I<16>>:$REG_ADDR_DST12,
    APIntAttr<I<16>>:$REG_ADDR_DST13,
    APIntAttr<I<16>>:$REG_ADDR_DST14,
    APIntAttr<I<16>>:$REG_ADDR_DST15,
    APIntAttr<I<16>>:$REG_ADDR_DST2,
    APIntAttr<I<16>>:$REG_ADDR_DST3,
    APIntAttr<I<16>>:$REG_ADDR_DST4,
    APIntAttr<I<16>>:$REG_ADDR_DST5,
    APIntAttr<I<16>>:$REG_ADDR_DST6,
    APIntAttr<I<16>>:$REG_ADDR_DST7,
    APIntAttr<I<16>>:$REG_ADDR_DST8,
    APIntAttr<I<16>>:$REG_ADDR_DST9,
    APIntAttr<I<16>>:$REG_ADDR_ENABLE,
    APIntAttr<I<32>>:$REG_ADDR_MADDR0,
    APIntAttr<I<32>>:$REG_ADDR_MADDR1,
    APIntAttr<I<32>>:$REG_ADDR_MADDR10,
    APIntAttr<I<32>>:$REG_ADDR_MADDR11,
    APIntAttr<I<32>>:$REG_ADDR_MADDR12,
    APIntAttr<I<32>>:$REG_ADDR_MADDR13,
    APIntAttr<I<32>>:$REG_ADDR_MADDR14,
    APIntAttr<I<32>>:$REG_ADDR_MADDR15,
    APIntAttr<I<32>>:$REG_ADDR_MADDR2,
    APIntAttr<I<32>>:$REG_ADDR_MADDR3,
    APIntAttr<I<32>>:$REG_ADDR_MADDR4,
    APIntAttr<I<32>>:$REG_ADDR_MADDR5,
    APIntAttr<I<32>>:$REG_ADDR_MADDR6,
    APIntAttr<I<32>>:$REG_ADDR_MADDR7,
    APIntAttr<I<32>>:$REG_ADDR_MADDR8,
    APIntAttr<I<32>>:$REG_ADDR_MADDR9,
    APIntAttr<I<32>>:$REG_ADDR_MASK0,
    APIntAttr<I<32>>:$REG_ADDR_MASK1,
    APIntAttr<I<32>>:$REG_ADDR_MASK10,
    APIntAttr<I<32>>:$REG_ADDR_MASK11,
    APIntAttr<I<32>>:$REG_ADDR_MASK12,
    APIntAttr<I<32>>:$REG_ADDR_MASK13,
    APIntAttr<I<32>>:$REG_ADDR_MASK14,
    APIntAttr<I<32>>:$REG_ADDR_MASK15,
    APIntAttr<I<32>>:$REG_ADDR_MASK2,
    APIntAttr<I<32>>:$REG_ADDR_MASK3,
    APIntAttr<I<32>>:$REG_ADDR_MASK4,
    APIntAttr<I<32>>:$REG_ADDR_MASK5,
    APIntAttr<I<32>>:$REG_ADDR_MASK6,
    APIntAttr<I<32>>:$REG_ADDR_MASK7,
    APIntAttr<I<32>>:$REG_ADDR_MASK8,
    APIntAttr<I<32>>:$REG_ADDR_MASK9,
    APIntAttr<I<16>>:$REG_ADDR_REMAP,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR0,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR1,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR10,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR11,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR12,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR13,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR14,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR15,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR2,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR3,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR4,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR5,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR6,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR7,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR8,
    APIntAttr<I<32>>:$REG_ADDR_RPADDR9,
    APIntAttr<I<12>>:$REG_ADR_MAP_CPM,
    APIntAttr<I<12>>:$REG_ADR_MAP_FPD_AFI_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_FPD_AFI_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_LPD_AFI_FS,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_2,
    APIntAttr<I<12>>:$REG_ADR_MAP_ME_ARRAY_3,
    APIntAttr<I<12>>:$REG_ADR_MAP_PCIE,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_0,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_1,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_2,
    APIntAttr<I<12>>:$REG_ADR_MAP_PMC_ALIAS_3,
    APIntAttr<I<12>>:$REG_ADR_MAP_QSPI,
    APIntAttr<I<12>>:$REG_ADR_MAP_STM_GIC,
    APIntAttr<I<12>>:$REG_ADR_MAP_XPDS,
    APIntAttr<I<1>>:$REG_AXI_NON_MOD_DISABLE,
    APIntAttr<I<2>>:$REG_AXI_PAR_CHK,
    APIntAttr<I<4>>:$REG_CHOPSIZE,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP0,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP1,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP2,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP3,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP4,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP5,
    APIntAttr<I<15>>:$REG_DDR_ADR_MAP6,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP0,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP1,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP2,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP3,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP4,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP5,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP6,
    APIntAttr<I<12>>:$REG_DDR_DST_MAP7,
    APIntAttr<I<3>>:$REG_DWIDTH,
    APIntAttr<I<1>>:$REG_ECC_CHK_EN,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T0_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T1_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T2_CH9,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH0,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH1,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH10,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH11,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH12,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH13,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH14,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH15,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH2,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH3,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH4,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH5,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH6,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH7,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH8,
    APIntAttr<I<12>>:$REG_HBM_MAP_T3_CH9,
    APIntAttr<I<16>>:$REG_MODE_SELECT,
    APIntAttr<I<7>>:$REG_OUTSTANDING_RD_TXN,
    APIntAttr<I<7>>:$REG_OUTSTANDING_WR_TXN,
    APIntAttr<I<2>>:$REG_PRIORITY,
    APIntAttr<I<6>>:$REG_RD_AXPROT_SEL,
    APIntAttr<I<10>>:$REG_RD_RATE_CREDIT_DROP,
    APIntAttr<I<13>>:$REG_RD_RATE_CREDIT_LIMIT,
    APIntAttr<I<8>>:$REG_RD_VCA_TOKEN0,
    APIntAttr<I<1>>:$REG_RPOISON_TO_SLVERR,
    APIntAttr<I<9>>:$REG_RROB_RAM_SETTING,
    APIntAttr<I<20>>:$REG_SMID_SEL,
    APIntAttr<I<12>>:$REG_SRC,
    APIntAttr<I<4>>:$REG_TBASE_AXI_TIMEOUT,
    APIntAttr<I<3>>:$REG_TBASE_MODE_RLIMIT_RD,
    APIntAttr<I<3>>:$REG_TBASE_MODE_RLIMIT_WR,
    APIntAttr<I<4>>:$REG_TBASE_TRK_TIMEOUT,
    APIntAttr<I<12>>:$REG_VC_MAP,
    APIntAttr<I<6>>:$REG_WBUF_LAUNCH_SIZE,
    APIntAttr<I<9>>:$REG_WBUF_RAM_SETTING,
    APIntAttr<I<6>>:$REG_WR_AXPROT_SEL,
    APIntAttr<I<10>>:$REG_WR_RATE_CREDIT_DROP,
    APIntAttr<I<13>>:$REG_WR_RATE_CREDIT_LIMIT,
    APIntAttr<I<8>>:$REG_WR_VCA_TOKEN0
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN,
    I<64>:$IF_NOC_AXI_RDATA_PAR,
    I<512>:$IF_NOC_AXI_RDATA,
    I<2>:$IF_NOC_AXI_RRESP,
    I<2>:$IF_NOC_AXI_BRESP,
    I<182>:$IF_NOC_NPP_OUT_NOC_FLIT,
    I<16>:$IF_NOC_AXI_RUSER,
    I<16>:$IF_NOC_AXI_RID,
    I<16>:$IF_NOC_AXI_BUSER,
    I<16>:$IF_NOC_AXI_BID,
    I<1>:$IF_NOC_AXI_RLAST,
    I<1>:$NMU,
    I<1>:$IF_NOC_NPP_OUT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_AXI_WREADY,
    I<1>:$IF_NOC_AXI_RVALID,
    I<1>:$IF_NOC_AXI_RPOISON,
    I<1>:$IF_NOC_AXI_BVALID,
    I<1>:$IF_NOC_AXI_AWREADY,
    I<1>:$IF_NOC_AXI_ARREADY
  );
}

def NOCuNPPuRPTR : XilinxPrimitiveOp<"NOC_NPP_RPTR", []> {
  let summary = "NOC_NPP_RPTR Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC_NPP_OUT_RIGHT_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT_LEFT_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN_RIGHT_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN_LEFT_NOC_VALID,
    I<182>:$IF_NOC_NPP_IN_RIGHT_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN_LEFT_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT_RIGHT_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT_LEFT_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN_RIGHT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN_RIGHT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN_RIGHT_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN_LEFT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN_LEFT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN_LEFT_NOC_CREDIT_RDY

    // NOC_NPP_RPTR does not contain any parameters
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT_RIGHT_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT_LEFT_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN_RIGHT_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN_LEFT_NOC_CREDIT_RETURN,
    I<182>:$IF_NOC_NPP_OUT_RIGHT_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT_LEFT_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT_RIGHT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT_RIGHT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT_RIGHT_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT_LEFT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT_LEFT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT_LEFT_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN_RIGHT_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN_LEFT_NOC_CREDIT_RETURN_EN
  );
}

def NOCuNPS5555 : XilinxPrimitiveOp<"NOC_NPS5555", []> {
  let summary = "NOC_NPS5555 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN3_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN2_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN1_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN0_NOC_VALID,
    I<182>:$IF_NOC_NPP_IN3_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN2_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN1_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN0_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN2_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN1_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN0_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_CREDIT_RDY,

    // NOC_NPS5555 parameters follows
    APIntAttr<I<32>>:$REG_CLOCK_MUX,
    APIntAttr<I<32>>:$REG_HIGH_ID0_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID0_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID10_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID10_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID11_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID11_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID12_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID12_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID13_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID13_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID14_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID14_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID15_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID15_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID16_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID16_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID17_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID17_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID18_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID18_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID19_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID19_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID1_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID1_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID20_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID20_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID21_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID21_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID22_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID22_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID23_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID23_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID24_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID24_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID25_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID25_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID26_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID26_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID27_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID27_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID28_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID28_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID29_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID29_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID2_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID2_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID30_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID30_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID31_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID31_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID32_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID32_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID33_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID33_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID34_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID34_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID35_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID35_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID36_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID36_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID37_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID37_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID38_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID38_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID39_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID39_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID3_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID3_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID40_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID40_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID41_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID41_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID42_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID42_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID43_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID43_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID44_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID44_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID45_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID45_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID46_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID46_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID47_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID47_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID48_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID48_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID49_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID49_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID4_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID4_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID50_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID50_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID51_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID51_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID52_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID52_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID53_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID53_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID54_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID54_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID55_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID55_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID56_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID56_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID57_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID57_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID58_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID58_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID59_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID59_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID5_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID5_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID60_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID60_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID61_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID61_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID62_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID62_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID63_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID63_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID6_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID6_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID7_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID7_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID8_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID8_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID9_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID9_P23,
    APIntAttr<I<10>>:$REG_ID,
    APIntAttr<I<32>>:$REG_LOW_ID0_P01,
    APIntAttr<I<32>>:$REG_LOW_ID0_P23,
    APIntAttr<I<32>>:$REG_LOW_ID10_P01,
    APIntAttr<I<32>>:$REG_LOW_ID10_P23,
    APIntAttr<I<32>>:$REG_LOW_ID11_P01,
    APIntAttr<I<32>>:$REG_LOW_ID11_P23,
    APIntAttr<I<32>>:$REG_LOW_ID12_P01,
    APIntAttr<I<32>>:$REG_LOW_ID12_P23,
    APIntAttr<I<32>>:$REG_LOW_ID13_P01,
    APIntAttr<I<32>>:$REG_LOW_ID13_P23,
    APIntAttr<I<32>>:$REG_LOW_ID14_P01,
    APIntAttr<I<32>>:$REG_LOW_ID14_P23,
    APIntAttr<I<32>>:$REG_LOW_ID15_P01,
    APIntAttr<I<32>>:$REG_LOW_ID15_P23,
    APIntAttr<I<32>>:$REG_LOW_ID1_P01,
    APIntAttr<I<32>>:$REG_LOW_ID1_P23,
    APIntAttr<I<32>>:$REG_LOW_ID2_P01,
    APIntAttr<I<32>>:$REG_LOW_ID2_P23,
    APIntAttr<I<32>>:$REG_LOW_ID3_P01,
    APIntAttr<I<32>>:$REG_LOW_ID3_P23,
    APIntAttr<I<32>>:$REG_LOW_ID4_P01,
    APIntAttr<I<32>>:$REG_LOW_ID4_P23,
    APIntAttr<I<32>>:$REG_LOW_ID5_P01,
    APIntAttr<I<32>>:$REG_LOW_ID5_P23,
    APIntAttr<I<32>>:$REG_LOW_ID6_P01,
    APIntAttr<I<32>>:$REG_LOW_ID6_P23,
    APIntAttr<I<32>>:$REG_LOW_ID7_P01,
    APIntAttr<I<32>>:$REG_LOW_ID7_P23,
    APIntAttr<I<32>>:$REG_LOW_ID8_P01,
    APIntAttr<I<32>>:$REG_LOW_ID8_P23,
    APIntAttr<I<32>>:$REG_LOW_ID9_P01,
    APIntAttr<I<32>>:$REG_LOW_ID9_P23,
    APIntAttr<I<32>>:$REG_MID_ID0_P01,
    APIntAttr<I<32>>:$REG_MID_ID0_P23,
    APIntAttr<I<32>>:$REG_MID_ID1_P01,
    APIntAttr<I<32>>:$REG_MID_ID1_P23,
    APIntAttr<I<32>>:$REG_MID_ID2_P01,
    APIntAttr<I<32>>:$REG_MID_ID2_P23,
    APIntAttr<I<32>>:$REG_MID_ID3_P01,
    APIntAttr<I<32>>:$REG_MID_ID3_P23,
    APIntAttr<I<16>>:$REG_NOC_CTL,
    APIntAttr<I<32>>:$REG_P00_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P00_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P01_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P01_P2_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P02_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P02_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P10_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P10_P2_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P11_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P11_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P12_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P12_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P20_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P20_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P21_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P21_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P22_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P22_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P30_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P30_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P31_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P31_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P32_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P32_P2_1_VCA_TOKEN
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT3_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT2_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT1_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT0_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN3_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN2_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN0_NOC_CREDIT_RETURN,
    I<182>:$IF_NOC_NPP_OUT3_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT2_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT1_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT0_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT3_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT3_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT2_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT1_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT0_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN3_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_CREDIT_RETURN_EN
  );
}

def NOCuNPS7575 : XilinxPrimitiveOp<"NOC_NPS7575", []> {
  let summary = "NOC_NPS7575 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN3_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN2_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN1_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN0_NOC_VALID,
    I<182>:$IF_NOC_NPP_IN3_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN2_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN1_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN0_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN2_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN1_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN0_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_CREDIT_RDY,

    // NOC_NPS7575 parameters follows
    APIntAttr<I<32>>:$REG_CLOCK_MUX,
    APIntAttr<I<32>>:$REG_HIGH_ID0_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID0_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID10_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID10_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID11_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID11_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID12_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID12_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID13_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID13_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID14_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID14_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID15_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID15_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID16_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID16_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID17_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID17_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID18_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID18_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID19_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID19_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID1_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID1_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID20_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID20_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID21_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID21_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID22_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID22_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID23_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID23_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID24_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID24_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID25_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID25_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID26_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID26_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID27_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID27_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID28_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID28_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID29_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID29_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID2_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID2_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID30_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID30_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID31_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID31_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID32_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID32_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID33_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID33_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID34_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID34_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID35_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID35_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID36_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID36_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID37_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID37_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID38_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID38_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID39_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID39_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID3_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID3_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID40_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID40_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID41_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID41_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID42_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID42_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID43_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID43_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID44_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID44_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID45_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID45_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID46_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID46_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID47_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID47_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID48_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID48_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID49_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID49_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID4_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID4_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID50_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID50_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID51_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID51_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID52_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID52_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID53_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID53_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID54_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID54_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID55_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID55_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID56_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID56_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID57_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID57_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID58_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID58_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID59_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID59_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID5_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID5_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID60_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID60_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID61_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID61_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID62_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID62_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID63_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID63_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID6_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID6_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID7_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID7_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID8_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID8_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID9_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID9_P23,
    APIntAttr<I<10>>:$REG_ID,
    APIntAttr<I<32>>:$REG_LOW_ID0_P01,
    APIntAttr<I<32>>:$REG_LOW_ID0_P23,
    APIntAttr<I<32>>:$REG_LOW_ID10_P01,
    APIntAttr<I<32>>:$REG_LOW_ID10_P23,
    APIntAttr<I<32>>:$REG_LOW_ID11_P01,
    APIntAttr<I<32>>:$REG_LOW_ID11_P23,
    APIntAttr<I<32>>:$REG_LOW_ID12_P01,
    APIntAttr<I<32>>:$REG_LOW_ID12_P23,
    APIntAttr<I<32>>:$REG_LOW_ID13_P01,
    APIntAttr<I<32>>:$REG_LOW_ID13_P23,
    APIntAttr<I<32>>:$REG_LOW_ID14_P01,
    APIntAttr<I<32>>:$REG_LOW_ID14_P23,
    APIntAttr<I<32>>:$REG_LOW_ID15_P01,
    APIntAttr<I<32>>:$REG_LOW_ID15_P23,
    APIntAttr<I<32>>:$REG_LOW_ID1_P01,
    APIntAttr<I<32>>:$REG_LOW_ID1_P23,
    APIntAttr<I<32>>:$REG_LOW_ID2_P01,
    APIntAttr<I<32>>:$REG_LOW_ID2_P23,
    APIntAttr<I<32>>:$REG_LOW_ID3_P01,
    APIntAttr<I<32>>:$REG_LOW_ID3_P23,
    APIntAttr<I<32>>:$REG_LOW_ID4_P01,
    APIntAttr<I<32>>:$REG_LOW_ID4_P23,
    APIntAttr<I<32>>:$REG_LOW_ID5_P01,
    APIntAttr<I<32>>:$REG_LOW_ID5_P23,
    APIntAttr<I<32>>:$REG_LOW_ID6_P01,
    APIntAttr<I<32>>:$REG_LOW_ID6_P23,
    APIntAttr<I<32>>:$REG_LOW_ID7_P01,
    APIntAttr<I<32>>:$REG_LOW_ID7_P23,
    APIntAttr<I<32>>:$REG_LOW_ID8_P01,
    APIntAttr<I<32>>:$REG_LOW_ID8_P23,
    APIntAttr<I<32>>:$REG_LOW_ID9_P01,
    APIntAttr<I<32>>:$REG_LOW_ID9_P23,
    APIntAttr<I<32>>:$REG_MID_ID0_P01,
    APIntAttr<I<32>>:$REG_MID_ID0_P23,
    APIntAttr<I<32>>:$REG_MID_ID1_P01,
    APIntAttr<I<32>>:$REG_MID_ID1_P23,
    APIntAttr<I<32>>:$REG_MID_ID2_P01,
    APIntAttr<I<32>>:$REG_MID_ID2_P23,
    APIntAttr<I<32>>:$REG_MID_ID3_P01,
    APIntAttr<I<32>>:$REG_MID_ID3_P23,
    APIntAttr<I<16>>:$REG_NOC_CTL,
    APIntAttr<I<32>>:$REG_P00_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P00_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P01_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P01_P2_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P02_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P02_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P10_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P10_P2_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P11_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P11_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P12_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P12_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P20_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P20_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P21_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P21_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P22_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P22_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P30_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P30_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P31_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P31_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P32_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P32_P2_1_VCA_TOKEN
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT3_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT2_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT1_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT0_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN3_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN2_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN0_NOC_CREDIT_RETURN,
    I<182>:$IF_NOC_NPP_OUT3_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT2_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT1_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT0_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT3_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT3_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT2_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT1_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT0_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN3_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_CREDIT_RETURN_EN
  );
}

def NOCuNPSuVNOC : XilinxPrimitiveOp<"NOC_NPS_VNOC", []> {
  let summary = "NOC_NPS_VNOC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN3_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN2_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN1_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN0_NOC_VALID,
    I<182>:$IF_NOC_NPP_IN3_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN2_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN1_NOC_FLIT,
    I<182>:$IF_NOC_NPP_IN0_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN3_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN2_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN1_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN0_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_CREDIT_RDY,

    // NOC_NPS_VNOC parameters follows
    APIntAttr<I<32>>:$REG_CLOCK_MUX,
    APIntAttr<I<32>>:$REG_HIGH_ID0_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID0_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID10_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID10_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID11_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID11_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID12_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID12_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID13_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID13_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID14_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID14_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID15_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID15_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID16_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID16_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID17_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID17_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID18_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID18_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID19_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID19_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID1_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID1_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID20_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID20_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID21_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID21_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID22_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID22_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID23_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID23_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID24_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID24_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID25_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID25_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID26_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID26_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID27_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID27_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID28_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID28_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID29_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID29_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID2_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID2_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID30_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID30_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID31_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID31_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID32_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID32_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID33_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID33_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID34_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID34_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID35_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID35_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID36_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID36_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID37_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID37_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID38_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID38_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID39_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID39_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID3_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID3_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID40_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID40_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID41_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID41_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID42_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID42_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID43_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID43_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID44_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID44_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID45_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID45_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID46_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID46_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID47_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID47_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID48_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID48_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID49_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID49_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID4_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID4_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID50_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID50_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID51_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID51_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID52_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID52_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID53_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID53_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID54_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID54_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID55_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID55_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID56_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID56_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID57_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID57_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID58_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID58_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID59_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID59_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID5_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID5_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID60_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID60_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID61_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID61_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID62_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID62_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID63_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID63_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID6_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID6_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID7_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID7_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID8_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID8_P23,
    APIntAttr<I<32>>:$REG_HIGH_ID9_P01,
    APIntAttr<I<32>>:$REG_HIGH_ID9_P23,
    APIntAttr<I<10>>:$REG_ID,
    APIntAttr<I<32>>:$REG_LOW_ID0_P01,
    APIntAttr<I<32>>:$REG_LOW_ID0_P23,
    APIntAttr<I<32>>:$REG_LOW_ID10_P01,
    APIntAttr<I<32>>:$REG_LOW_ID10_P23,
    APIntAttr<I<32>>:$REG_LOW_ID11_P01,
    APIntAttr<I<32>>:$REG_LOW_ID11_P23,
    APIntAttr<I<32>>:$REG_LOW_ID12_P01,
    APIntAttr<I<32>>:$REG_LOW_ID12_P23,
    APIntAttr<I<32>>:$REG_LOW_ID13_P01,
    APIntAttr<I<32>>:$REG_LOW_ID13_P23,
    APIntAttr<I<32>>:$REG_LOW_ID14_P01,
    APIntAttr<I<32>>:$REG_LOW_ID14_P23,
    APIntAttr<I<32>>:$REG_LOW_ID15_P01,
    APIntAttr<I<32>>:$REG_LOW_ID15_P23,
    APIntAttr<I<32>>:$REG_LOW_ID1_P01,
    APIntAttr<I<32>>:$REG_LOW_ID1_P23,
    APIntAttr<I<32>>:$REG_LOW_ID2_P01,
    APIntAttr<I<32>>:$REG_LOW_ID2_P23,
    APIntAttr<I<32>>:$REG_LOW_ID3_P01,
    APIntAttr<I<32>>:$REG_LOW_ID3_P23,
    APIntAttr<I<32>>:$REG_LOW_ID4_P01,
    APIntAttr<I<32>>:$REG_LOW_ID4_P23,
    APIntAttr<I<32>>:$REG_LOW_ID5_P01,
    APIntAttr<I<32>>:$REG_LOW_ID5_P23,
    APIntAttr<I<32>>:$REG_LOW_ID6_P01,
    APIntAttr<I<32>>:$REG_LOW_ID6_P23,
    APIntAttr<I<32>>:$REG_LOW_ID7_P01,
    APIntAttr<I<32>>:$REG_LOW_ID7_P23,
    APIntAttr<I<32>>:$REG_LOW_ID8_P01,
    APIntAttr<I<32>>:$REG_LOW_ID8_P23,
    APIntAttr<I<32>>:$REG_LOW_ID9_P01,
    APIntAttr<I<32>>:$REG_LOW_ID9_P23,
    APIntAttr<I<32>>:$REG_MID_ID0_P01,
    APIntAttr<I<32>>:$REG_MID_ID0_P23,
    APIntAttr<I<32>>:$REG_MID_ID1_P01,
    APIntAttr<I<32>>:$REG_MID_ID1_P23,
    APIntAttr<I<32>>:$REG_MID_ID2_P01,
    APIntAttr<I<32>>:$REG_MID_ID2_P23,
    APIntAttr<I<32>>:$REG_MID_ID3_P01,
    APIntAttr<I<32>>:$REG_MID_ID3_P23,
    APIntAttr<I<16>>:$REG_NOC_CTL,
    APIntAttr<I<32>>:$REG_P00_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P00_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P01_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P01_P2_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P02_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P02_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P10_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P10_P2_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P11_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P11_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P12_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P12_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P20_P3_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P20_P3_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P21_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P21_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P22_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P22_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P30_P0_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P30_P0_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P31_P1_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P31_P1_1_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P32_P2_0_VCA_TOKEN,
    APIntAttr<I<32>>:$REG_P32_P2_1_VCA_TOKEN
  );

  let results = (outs
    I<8>:$IF_NOC_NPP_OUT3_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT2_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT1_NOC_VALID,
    I<8>:$IF_NOC_NPP_OUT0_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN3_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN2_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN1_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN0_NOC_CREDIT_RETURN,
    I<182>:$IF_NOC_NPP_OUT3_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT2_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT1_NOC_FLIT,
    I<182>:$IF_NOC_NPP_OUT0_NOC_FLIT,
    I<1>:$IF_NOC_NPP_OUT3_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT3_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT3_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT2_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT2_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT1_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT1_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_OUT0_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT0_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN3_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN2_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN1_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN0_NOC_CREDIT_RETURN_EN
  );
}

def NOCuNSU128 : XilinxPrimitiveOp<"NOC_NSU128", []> {
  let summary = "NOC_NSU128 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN_NOC_VALID,
    I<4>:$NSU_USR_INTERRUPT_IN,
    I<2>:$IF_NOC_AXI_RRESP,
    I<2>:$IF_NOC_AXI_RCID,
    I<2>:$IF_NOC_AXI_BRESP,
    I<2>:$IF_NOC_AXI_BCID,
    I<182>:$IF_NOC_NPP_IN_NOC_FLIT,
    I<16>:$IF_NOC_AXI_RUSER,
    I<16>:$IF_NOC_AXI_RDATA_PAR,
    I<16>:$IF_NOC_AXI_BUSER,
    I<128>:$IF_NOC_AXI_RDATA,
    I<1>:$IF_NOC_AXI_RLAST,
    I<1>:$NSU,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_AXI_WREADY,
    I<1>:$IF_NOC_AXI_RVALID,
    I<1>:$IF_NOC_AXI_RPOISON,
    I<1>:$IF_NOC_AXI_BVALID,
    I<1>:$IF_NOC_AXI_AWREADY,
    I<1>:$IF_NOC_AXI_ARREADY,
    I<1>:$CLK,

    // NOC_NSU128 parameters follows
    APIntAttr<I<2>>:$REG_AXI_LOOPBACK,
    APIntAttr<I<5>>:$REG_COMP_ID_INDEX0,
    APIntAttr<I<5>>:$REG_COMP_ID_INDEX1,
    APIntAttr<I<1>>:$REG_COMP_ID_MODE,
    APIntAttr<I<1>>:$REG_DISABLE_EX_MON,
    APIntAttr<I<3>>:$REG_DWIDTH,
    APIntAttr<I<1>>:$REG_ECC_CHK_EN,
    APIntAttr<I<2>>:$REG_FIXED_COMP_ID,
    APIntAttr<I<2>>:$REG_MODE_SELECT,
    APIntAttr<I<1>>:$REG_ODISABLE_AXI_RESP,
    APIntAttr<I<6>>:$REG_OUTSTANDING_RD_TXN,
    APIntAttr<I<6>>:$REG_OUTSTANDING_WR_TXN,
    APIntAttr<I<2>>:$REG_PAR_CHK,
    APIntAttr<I<8>>:$REG_RDTRK_VCA_TOKEN0,
    APIntAttr<I<8>>:$REG_RDTRK_VCA_TOKEN1,
    APIntAttr<I<3>>:$REG_RD_REQ_VC_MAP0,
    APIntAttr<I<3>>:$REG_RD_REQ_VC_MAP1,
    APIntAttr<I<3>>:$REG_RD_RESP_VC_MAP0,
    APIntAttr<I<3>>:$REG_RD_RESP_VC_MAP1,
    APIntAttr<I<8>>:$REG_RD_VCA_TOKEN0,
    APIntAttr<I<8>>:$REG_RD_VCA_TOKEN1,
    APIntAttr<I<12>>:$REG_SRC,
    APIntAttr<I<4>>:$REG_TBASE_AXI_TIMEOUT,
    APIntAttr<I<4>>:$REG_TBASE_TRK_TIMEOUT,
    APIntAttr<I<8>>:$REG_VMAP_OUT_RD_TOKEN0,
    APIntAttr<I<8>>:$REG_VMAP_OUT_RD_TOKEN1,
    APIntAttr<I<8>>:$REG_VMAP_OUT_WR_TOKEN0,
    APIntAttr<I<8>>:$REG_VMAP_OUT_WR_TOKEN1,
    APIntAttr<I<8>>:$REG_WRTRK_VCA_TOKEN0,
    APIntAttr<I<8>>:$REG_WRTRK_VCA_TOKEN1,
    APIntAttr<I<3>>:$REG_WR_REQ_VC_MAP0,
    APIntAttr<I<3>>:$REG_WR_REQ_VC_MAP1,
    APIntAttr<I<3>>:$REG_WR_RESP_VC_MAP0,
    APIntAttr<I<3>>:$REG_WR_RESP_VC_MAP1,
    APIntAttr<I<8>>:$REG_WR_VCA_TOKEN0,
    APIntAttr<I<8>>:$REG_WR_VCA_TOKEN1
  );

  let results = (outs
    I<10>:$IF_NOC_AXI_TDEST,
    I<8>:$IF_NOC_NPP_OUT_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_AXI_AWLEN,
    I<8>:$IF_NOC_AXI_AWADDR_PAR,
    I<8>:$IF_NOC_AXI_ARLEN,
    I<8>:$IF_NOC_AXI_ARADDR_PAR,
    I<64>:$IF_NOC_AXI_AWADDR,
    I<64>:$IF_NOC_AXI_ARADDR,
    I<6>:$IF_NOC_AXI_WCID,
    I<4>:$IF_NOC_AXI_AWREGION,
    I<4>:$IF_NOC_AXI_AWQOS,
    I<4>:$IF_NOC_AXI_AWCACHE,
    I<4>:$IF_NOC_AXI_ARREGION,
    I<4>:$IF_NOC_AXI_ARQOS,
    I<4>:$IF_NOC_AXI_ARCACHE,
    I<3>:$IF_NOC_AXI_AWSIZE,
    I<3>:$IF_NOC_AXI_AWPROT,
    I<3>:$IF_NOC_AXI_ARSIZE,
    I<3>:$IF_NOC_AXI_ARPROT,
    I<2>:$IF_NOC_AXI_AWCID,
    I<2>:$IF_NOC_AXI_AWBURST,
    I<2>:$IF_NOC_AXI_ARCID,
    I<2>:$IF_NOC_AXI_ARBURST,
    I<182>:$IF_NOC_NPP_OUT_NOC_FLIT,
    I<16>:$IF_NOC_AXI_WUSER,
    I<16>:$IF_NOC_AXI_WSTRB,
    I<16>:$IF_NOC_AXI_WID_INFO,
    I<16>:$IF_NOC_AXI_WDATA_PAR,
    I<16>:$IF_NOC_AXI_AWUSER,
    I<16>:$IF_NOC_AXI_AWID_INFO,
    I<16>:$IF_NOC_AXI_ARUSER,
    I<16>:$IF_NOC_AXI_ARID_INFO,
    I<128>:$IF_NOC_AXI_WDATA,
    I<12>:$IF_NOC_AXI_WSRC_INFO,
    I<12>:$IF_NOC_AXI_AWSRC_INFO,
    I<12>:$IF_NOC_AXI_ARSRC_INFO,
    I<1>:$IF_NOC_AXI_WLAST,
    I<1>:$IF_NOC_AXI_AWLOCK,
    I<1>:$IF_NOC_AXI_ARLOCK,
    I<1>:$IF_NOC_NPP_OUT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_AXI_WVALID,
    I<1>:$IF_NOC_AXI_WPOISON,
    I<1>:$IF_NOC_AXI_RREADY,
    I<1>:$IF_NOC_AXI_BREADY,
    I<1>:$IF_NOC_AXI_AWVALID,
    I<1>:$IF_NOC_AXI_ARVALID,
    I<1>:$AXI_OUT
  );
}

def NOCuNSU512 : XilinxPrimitiveOp<"NOC_NSU512", []> {
  let summary = "NOC_NSU512 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_NPP_IN_NOC_VALID,
    I<64>:$IF_NOC_AXI_RDATA_PAR,
    I<512>:$IF_NOC_AXI_RDATA,
    I<4>:$NSU_USR_INTERRUPT_IN,
    I<2>:$IF_NOC_AXI_RRESP,
    I<2>:$IF_NOC_AXI_RCID,
    I<2>:$IF_NOC_AXI_BRESP,
    I<2>:$IF_NOC_AXI_BCID,
    I<182>:$IF_NOC_NPP_IN_NOC_FLIT,
    I<16>:$IF_NOC_AXI_RUSER,
    I<16>:$IF_NOC_AXI_BUSER,
    I<1>:$IF_NOC_AXI_RLAST,
    I<1>:$NSU,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_AXI_WREADY,
    I<1>:$IF_NOC_AXI_RVALID,
    I<1>:$IF_NOC_AXI_RPOISON,
    I<1>:$IF_NOC_AXI_BVALID,
    I<1>:$IF_NOC_AXI_AWREADY,
    I<1>:$IF_NOC_AXI_ARREADY,
    I<1>:$CLK,

    // NOC_NSU512 parameters follows
    APIntAttr<I<2>>:$REG_AXI_LOOPBACK,
    APIntAttr<I<5>>:$REG_COMP_ID_INDEX0,
    APIntAttr<I<5>>:$REG_COMP_ID_INDEX1,
    APIntAttr<I<1>>:$REG_COMP_ID_MODE,
    APIntAttr<I<1>>:$REG_DISABLE_EX_MON,
    APIntAttr<I<3>>:$REG_DWIDTH,
    APIntAttr<I<1>>:$REG_ECC_CHK_EN,
    APIntAttr<I<2>>:$REG_FIXED_COMP_ID,
    APIntAttr<I<2>>:$REG_MODE_SELECT,
    APIntAttr<I<1>>:$REG_ODISABLE_AXI_RESP,
    APIntAttr<I<6>>:$REG_OUTSTANDING_RD_TXN,
    APIntAttr<I<6>>:$REG_OUTSTANDING_WR_TXN,
    APIntAttr<I<2>>:$REG_PAR_CHK,
    APIntAttr<I<8>>:$REG_RDTRK_VCA_TOKEN0,
    APIntAttr<I<8>>:$REG_RDTRK_VCA_TOKEN1,
    APIntAttr<I<3>>:$REG_RD_REQ_VC_MAP0,
    APIntAttr<I<3>>:$REG_RD_REQ_VC_MAP1,
    APIntAttr<I<3>>:$REG_RD_RESP_VC_MAP0,
    APIntAttr<I<3>>:$REG_RD_RESP_VC_MAP1,
    APIntAttr<I<8>>:$REG_RD_VCA_TOKEN0,
    APIntAttr<I<8>>:$REG_RD_VCA_TOKEN1,
    APIntAttr<I<12>>:$REG_SRC,
    APIntAttr<I<4>>:$REG_TBASE_AXI_TIMEOUT,
    APIntAttr<I<4>>:$REG_TBASE_TRK_TIMEOUT,
    APIntAttr<I<8>>:$REG_VMAP_OUT_RD_TOKEN0,
    APIntAttr<I<8>>:$REG_VMAP_OUT_RD_TOKEN1,
    APIntAttr<I<8>>:$REG_VMAP_OUT_WR_TOKEN0,
    APIntAttr<I<8>>:$REG_VMAP_OUT_WR_TOKEN1,
    APIntAttr<I<8>>:$REG_WRTRK_VCA_TOKEN0,
    APIntAttr<I<8>>:$REG_WRTRK_VCA_TOKEN1,
    APIntAttr<I<3>>:$REG_WR_REQ_VC_MAP0,
    APIntAttr<I<3>>:$REG_WR_REQ_VC_MAP1,
    APIntAttr<I<3>>:$REG_WR_RESP_VC_MAP0,
    APIntAttr<I<3>>:$REG_WR_RESP_VC_MAP1,
    APIntAttr<I<8>>:$REG_WR_VCA_TOKEN0,
    APIntAttr<I<8>>:$REG_WR_VCA_TOKEN1
  );

  let results = (outs
    I<10>:$IF_NOC_AXI_TDEST,
    I<8>:$IF_NOC_NPP_OUT_NOC_VALID,
    I<8>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN,
    I<8>:$IF_NOC_AXI_AWLEN,
    I<8>:$IF_NOC_AXI_AWADDR_PAR,
    I<8>:$IF_NOC_AXI_ARLEN,
    I<8>:$IF_NOC_AXI_ARADDR_PAR,
    I<64>:$IF_NOC_AXI_WSTRB,
    I<64>:$IF_NOC_AXI_WDATA_PAR,
    I<64>:$IF_NOC_AXI_AWADDR,
    I<64>:$IF_NOC_AXI_ARADDR,
    I<6>:$IF_NOC_AXI_WCID,
    I<512>:$IF_NOC_AXI_WDATA,
    I<4>:$IF_NOC_AXI_AWREGION,
    I<4>:$IF_NOC_AXI_AWQOS,
    I<4>:$IF_NOC_AXI_AWCACHE,
    I<4>:$IF_NOC_AXI_ARREGION,
    I<4>:$IF_NOC_AXI_ARQOS,
    I<4>:$IF_NOC_AXI_ARCACHE,
    I<3>:$IF_NOC_AXI_AWSIZE,
    I<3>:$IF_NOC_AXI_AWPROT,
    I<3>:$IF_NOC_AXI_ARSIZE,
    I<3>:$IF_NOC_AXI_ARPROT,
    I<2>:$IF_NOC_AXI_AWCID,
    I<2>:$IF_NOC_AXI_AWBURST,
    I<2>:$IF_NOC_AXI_ARCID,
    I<2>:$IF_NOC_AXI_ARBURST,
    I<182>:$IF_NOC_NPP_OUT_NOC_FLIT,
    I<16>:$IF_NOC_AXI_WUSER,
    I<16>:$IF_NOC_AXI_WID_INFO,
    I<16>:$IF_NOC_AXI_AWUSER,
    I<16>:$IF_NOC_AXI_AWID_INFO,
    I<16>:$IF_NOC_AXI_ARUSER,
    I<16>:$IF_NOC_AXI_ARID_INFO,
    I<12>:$IF_NOC_AXI_WSRC_INFO,
    I<12>:$IF_NOC_AXI_AWSRC_INFO,
    I<12>:$IF_NOC_AXI_ARSRC_INFO,
    I<1>:$IF_NOC_AXI_WLAST,
    I<1>:$IF_NOC_AXI_AWLOCK,
    I<1>:$IF_NOC_AXI_ARLOCK,
    I<1>:$IF_NOC_NPP_OUT_NOC_VALID_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_FLIT_EN,
    I<1>:$IF_NOC_NPP_OUT_NOC_CREDIT_RDY,
    I<1>:$IF_NOC_NPP_IN_NOC_CREDIT_RETURN_EN,
    I<1>:$IF_NOC_AXI_WVALID,
    I<1>:$IF_NOC_AXI_WPOISON,
    I<1>:$IF_NOC_AXI_RREADY,
    I<1>:$IF_NOC_AXI_BREADY,
    I<1>:$IF_NOC_AXI_AWVALID,
    I<1>:$IF_NOC_AXI_ARVALID
  );
}

def NPIuNIR : XilinxPrimitiveOp<"NPI_NIR", []> {
  let summary = "NPI_NIR Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$IF_NPI_AXI_AWLEN,
    I<8>:$IF_NPI_AXI_ARLEN,
    I<64>:$IF_NPI_AXI_AWADDR,
    I<64>:$IF_NPI_AXI_ARADDR,
    I<4>:$IF_NPI_AXI_WSTRB,
    I<4>:$IF_NPI_AXI_AWREGION,
    I<4>:$IF_NPI_AXI_AWQOS,
    I<4>:$IF_NPI_AXI_AWCACHE,
    I<4>:$IF_NPI_AXI_ARREGION,
    I<4>:$IF_NPI_AXI_ARQOS,
    I<4>:$IF_NPI_AXI_ARCACHE,
    I<32>:$IF_NPI_AXI_WDATA,
    I<3>:$IF_NPI_AXI_AWSIZE,
    I<3>:$IF_NPI_AXI_AWPROT,
    I<3>:$IF_NPI_AXI_ARSIZE,
    I<3>:$IF_NPI_AXI_ARPROT,
    I<2>:$IF_NPI_AXI_AWBURST,
    I<2>:$IF_NPI_AXI_ARBURST,
    I<16>:$IF_NPI_AXI_WUSER,
    I<16>:$IF_NPI_AXI_WID,
    I<16>:$IF_NPI_AXI_AWUSER,
    I<16>:$IF_NPI_AXI_AWID,
    I<16>:$IF_NPI_AXI_ARUSER,
    I<16>:$IF_NPI_AXI_ARID,
    I<1>:$IF_NPI_AXI_WLAST,
    I<1>:$IF_NPI_AXI_AWLOCK,
    I<1>:$IF_NPI_AXI_ARLOCK,
    I<1>:$PMC_CLK,
    I<1>:$NPI_RST_N,
    I<1>:$NPI_CLK,
    I<1>:$IF_NPI_AXI_WVALID,
    I<1>:$IF_NPI_AXI_RREADY,
    I<1>:$IF_NPI_AXI_BREADY,
    I<1>:$IF_NPI_AXI_AWVALID,
    I<1>:$IF_NPI_AXI_ARVALID,

    // NPI_NIR parameters follows
    APIntAttr<I<23>>:$REG_CNTL,
    APIntAttr<I<3>>:$REG_SRVC,
    APIntAttr<I<30>>:$REG_TIMEBASE_SEL
  );

  let results = (outs
    I<32>:$IF_NPI_AXI_RDATA,
    I<24>:$NPI_INTERRUPT_OUT,
    I<2>:$IF_NPI_AXI_RRESP,
    I<2>:$IF_NPI_AXI_BRESP,
    I<16>:$IF_NPI_AXI_RUSER,
    I<16>:$IF_NPI_AXI_RID,
    I<16>:$IF_NPI_AXI_BUSER,
    I<16>:$IF_NPI_AXI_BID,
    I<1>:$IF_NPI_AXI_RLAST,
    I<1>:$IF_NPI_AXI_WREADY,
    I<1>:$IF_NPI_AXI_RVALID,
    I<1>:$IF_NPI_AXI_BVALID,
    I<1>:$IF_NPI_AXI_AWREADY,
    I<1>:$IF_NPI_AXI_ARREADY
  );
}

def OBUF : XilinxPrimitiveOp<"OBUF", []> {
  let summary = "OBUF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,

    // OBUF parameters follows
    StrAttr:$CAPACITANCE,
    SI64Attr:$DRIVE,
    StrAttr:$IOSTANDARD,
    StrAttr:$SLEW
  );

  let results = (outs
    I<1>:$O
  );
}

def OBUFDS : XilinxPrimitiveOp<"OBUFDS", []> {
  let summary = "OBUFDS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,

    // OBUFDS parameters follows
    StrAttr:$CAPACITANCE,
    StrAttr:$IOSTANDARD,
    StrAttr:$SLEW
  );

  let results = (outs
    I<1>:$O,
    I<1>:$OB
  );
}

def OBUFDSuCOMP : XilinxPrimitiveOp<"OBUFDS_COMP", []> {
  let summary = "OBUFDS_COMP Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,

    // OBUFDS_COMP parameters follows
    StrAttr:$IOSTANDARD
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuDPHY : XilinxPrimitiveOp<"OBUFDS_DPHY", []> {
  let summary = "OBUFDS_DPHY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$LPTX_T,
    I<1>:$LPTX_I_P,
    I<1>:$LPTX_I_N,
    I<1>:$HSTX_T,
    I<1>:$HSTX_I,

    // OBUFDS_DPHY parameters follows
    StrAttr:$IOSTANDARD
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuGTE3 : XilinxPrimitiveOp<"OBUFDS_GTE3", []> {
  let summary = "OBUFDS_GTE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CEB,

    // OBUFDS_GTE3 parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    APIntAttr<I<5>>:$REFCLK_ICNTL_TX
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuGTE3uADV : XilinxPrimitiveOp<"OBUFDS_GTE3_ADV", []> {
  let summary = "OBUFDS_GTE3_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$I,
    I<2>:$RXRECCLK_SEL,
    I<1>:$CEB,

    // OBUFDS_GTE3_ADV parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    APIntAttr<I<5>>:$REFCLK_ICNTL_TX
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuGTE4 : XilinxPrimitiveOp<"OBUFDS_GTE4", []> {
  let summary = "OBUFDS_GTE4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CEB,

    // OBUFDS_GTE4 parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    APIntAttr<I<5>>:$REFCLK_ICNTL_TX
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuGTE4uADV : XilinxPrimitiveOp<"OBUFDS_GTE4_ADV", []> {
  let summary = "OBUFDS_GTE4_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$I,
    I<2>:$RXRECCLK_SEL,
    I<1>:$CEB,

    // OBUFDS_GTE4_ADV parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    APIntAttr<I<5>>:$REFCLK_ICNTL_TX
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuGTE5 : XilinxPrimitiveOp<"OBUFDS_GTE5", []> {
  let summary = "OBUFDS_GTE5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CEB,

    // OBUFDS_GTE5 parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_DRV,
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuGTE5uADV : XilinxPrimitiveOp<"OBUFDS_GTE5_ADV", []> {
  let summary = "OBUFDS_GTE5_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$I,
    I<2>:$RXRECCLKSEL,
    I<1>:$CEB,

    // OBUFDS_GTE5_ADV parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_DRV,
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuGTM : XilinxPrimitiveOp<"OBUFDS_GTM", []> {
  let summary = "OBUFDS_GTM Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$CEB,

    // OBUFDS_GTM parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    SI64Attr:$REFCLK_ICNTL_TX
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFDSuGTMuADV : XilinxPrimitiveOp<"OBUFDS_GTM_ADV", []> {
  let summary = "OBUFDS_GTM_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$I,
    I<1>:$CEB,

    // OBUFDS_GTM_ADV parameters follows
    APIntAttr<I<1>>:$REFCLK_EN_TX_PATH,
    SI64Attr:$REFCLK_ICNTL_TX,
    APIntAttr<I<2>>:$RXRECCLK_SEL
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def OBUFT : XilinxPrimitiveOp<"OBUFT", []> {
  let summary = "OBUFT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$T,

    // OBUFT parameters follows
    StrAttr:$CAPACITANCE,
    SI64Attr:$DRIVE,
    StrAttr:$IOSTANDARD,
    StrAttr:$SLEW
  );

  let results = (outs
    I<1>:$O
  );
}

def OBUFTDS : XilinxPrimitiveOp<"OBUFTDS", []> {
  let summary = "OBUFTDS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$I,
    I<1>:$T,

    // OBUFTDS parameters follows
    StrAttr:$CAPACITANCE,
    StrAttr:$IOSTANDARD,
    StrAttr:$SLEW
  );

  let results = (outs
    I<1>:$O,
    I<1>:$OB
  );
}

def OBUFTDSuCOMP : XilinxPrimitiveOp<"OBUFTDS_COMP", []> {
  let summary = "OBUFTDS_COMP Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$T,
    I<1>:$I,

    // OBUFTDS_COMP parameters follows
    StrAttr:$IOSTANDARD
  );

  let results = (outs
    I<1>:$OB,
    I<1>:$O
  );
}

def ODDR : XilinxPrimitiveOp<"ODDR", []> {
  let summary = "ODDR Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$S,
    I<1>:$R,
    I<1>:$D2,
    I<1>:$D1,
    I<1>:$CE,
    I<1>:$C,

    // ODDR parameters follows
    StrAttr:$DDR_CLK_EDGE,
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_D1_INVERTED,
    APIntAttr<I<1>>:$IS_D2_INVERTED,
    StrAttr:$SRTYPE
  );

  let results = (outs
    I<1>:$Q
  );
}

def ODDRE1 : XilinxPrimitiveOp<"ODDRE1", []> {
  let summary = "ODDRE1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$SR,
    I<1>:$D2,
    I<1>:$D1,
    I<1>:$C,

    // ODDRE1 parameters follows
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_D1_INVERTED,
    APIntAttr<I<1>>:$IS_D2_INVERTED,
    StrAttr:$SIM_DEVICE,
    APIntAttr<I<1>>:$SRVAL
  );

  let results = (outs
    I<1>:$Q
  );
}

def ODELAYE2 : XilinxPrimitiveOp<"ODELAYE2", []> {
  let summary = "ODELAYE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$CNTVALUEIN,
    I<1>:$REGRST,
    I<1>:$ODATAIN,
    I<1>:$LDPIPEEN,
    I<1>:$LD,
    I<1>:$INC,
    I<1>:$CLKIN,
    I<1>:$CINVCTRL,
    I<1>:$CE,
    I<1>:$C,

    // ODELAYE2 parameters follows
    StrAttr:$CINVCTRL_SEL,
    StrAttr:$DELAY_SRC,
    StrAttr:$HIGH_PERFORMANCE_MODE,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_ODATAIN_INVERTED,
    StrAttr:$ODELAY_TYPE,
    SI64Attr:$ODELAY_VALUE,
    StrAttr:$PIPE_SEL,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIGNAL_PATTERN,
    SI64Attr:$SIM_DELAY_D
  );

  let results = (outs
    I<5>:$CNTVALUEOUT,
    I<1>:$DATAOUT
  );
}

def ODELAYE2uFINEDELAY : XilinxPrimitiveOp<"ODELAYE2_FINEDELAY", []> {
  let summary = "ODELAYE2_FINEDELAY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$CNTVALUEIN,
    I<3>:$OFDLY,
    I<1>:$REGRST,
    I<1>:$ODATAIN,
    I<1>:$LDPIPEEN,
    I<1>:$LD,
    I<1>:$INC,
    I<1>:$CLKIN,
    I<1>:$CINVCTRL,
    I<1>:$CE,
    I<1>:$C,

    // ODELAYE2_FINEDELAY parameters follows
    StrAttr:$CINVCTRL_SEL,
    StrAttr:$DELAY_SRC,
    StrAttr:$FINEDELAY,
    StrAttr:$HIGH_PERFORMANCE_MODE,
    APIntAttr<I<1>>:$IS_C_INVERTED,
    APIntAttr<I<1>>:$IS_ODATAIN_INVERTED,
    StrAttr:$ODELAY_TYPE,
    SI64Attr:$ODELAY_VALUE,
    StrAttr:$PIPE_SEL,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIGNAL_PATTERN
  );

  let results = (outs
    I<5>:$CNTVALUEOUT,
    I<1>:$DATAOUT
  );
}

def ODELAYE3 : XilinxPrimitiveOp<"ODELAYE3", []> {
  let summary = "ODELAYE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CNTVALUEIN,
    I<1>:$RST,
    I<1>:$ODATAIN,
    I<1>:$LOAD,
    I<1>:$INC,
    I<1>:$EN_VTC,
    I<1>:$CLK,
    I<1>:$CE,
    I<1>:$CASC_RETURN,
    I<1>:$CASC_IN,

    // ODELAYE3 parameters follows
    StrAttr:$CASCADE,
    StrAttr:$DELAY_FORMAT,
    StrAttr:$DELAY_TYPE,
    SI64Attr:$DELAY_VALUE,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION,
    StrAttr:$UPDATE_MODE
  );

  let results = (outs
    I<9>:$CNTVALUEOUT,
    I<1>:$DATAOUT,
    I<1>:$CASC_OUT
  );
}

def ODELAYE5 : XilinxPrimitiveOp<"ODELAYE5", []> {
  let summary = "ODELAYE5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$CNTVALUEIN,
    I<1>:$TDATAIN,
    I<1>:$RST,
    I<1>:$ODATAIN,
    I<1>:$LOAD,
    I<1>:$INC,
    I<1>:$CLK,
    I<1>:$CE,
    I<1>:$CASC_IN,

    // ODELAYE5 parameters follows
    StrAttr:$CASCADE,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED
  );

  let results = (outs
    I<5>:$CNTVALUEOUT,
    I<1>:$TDATAOUT,
    I<1>:$DATAOUT
  );
}

def OR2L : XilinxPrimitiveOp<"OR2L", []> {
  let summary = "OR2L Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$SRI,
    I<1>:$DI,

    // OR2L parameters follows
    APIntAttr<I<1>>:$IS_SRI_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def OSERDES : XilinxPrimitiveOp<"OSERDES", []> {
  let summary = "OSERDES Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$TCE,
    I<1>:$T4,
    I<1>:$T3,
    I<1>:$T2,
    I<1>:$T1,
    I<1>:$SR,
    I<1>:$SHIFTIN2,
    I<1>:$SHIFTIN1,
    I<1>:$REV,
    I<1>:$OCE,
    I<1>:$D6,
    I<1>:$D5,
    I<1>:$D4,
    I<1>:$D3,
    I<1>:$D2,
    I<1>:$D1,
    I<1>:$CLKDIV,
    I<1>:$CLK,

    // OSERDES parameters follows
    StrAttr:$DATA_RATE_OQ,
    StrAttr:$DATA_RATE_TQ,
    SI64Attr:$DATA_WIDTH,
    APIntAttr<I<1>>:$INIT_OQ,
    APIntAttr<I<1>>:$INIT_TQ,
    StrAttr:$SERDES_MODE,
    APIntAttr<I<1>>:$SRVAL_OQ,
    APIntAttr<I<1>>:$SRVAL_TQ,
    SI64Attr:$TRISTATE_WIDTH
  );

  let results = (outs
    I<1>:$TQ,
    I<1>:$SHIFTOUT2,
    I<1>:$SHIFTOUT1,
    I<1>:$OQ
  );
}

def OSERDESE1 : XilinxPrimitiveOp<"OSERDESE1", []> {
  let summary = "OSERDESE1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$WC,
    I<1>:$TCE,
    I<1>:$T4,
    I<1>:$T3,
    I<1>:$T2,
    I<1>:$T1,
    I<1>:$SHIFTIN2,
    I<1>:$SHIFTIN1,
    I<1>:$RST,
    I<1>:$ODV,
    I<1>:$OCE,
    I<1>:$D6,
    I<1>:$D5,
    I<1>:$D4,
    I<1>:$D3,
    I<1>:$D2,
    I<1>:$D1,
    I<1>:$CLKPERFDELAY,
    I<1>:$CLKPERF,
    I<1>:$CLKDIV,
    I<1>:$CLK,

    // OSERDESE1 parameters follows
    StrAttr:$DATA_RATE_OQ,
    StrAttr:$DATA_RATE_TQ,
    SI64Attr:$DATA_WIDTH,
    SI64Attr:$DDR3_DATA,
    APIntAttr<I<1>>:$INIT_OQ,
    APIntAttr<I<1>>:$INIT_TQ,
    StrAttr:$INTERFACE_TYPE,
    SI64Attr:$ODELAY_USED,
    StrAttr:$SERDES_MODE,
    APIntAttr<I<1>>:$SRVAL_OQ,
    APIntAttr<I<1>>:$SRVAL_TQ,
    SI64Attr:$TRISTATE_WIDTH
  );

  let results = (outs
    I<1>:$TQ,
    I<1>:$TFB,
    I<1>:$SHIFTOUT2,
    I<1>:$SHIFTOUT1,
    I<1>:$OQ,
    I<1>:$OFB,
    I<1>:$OCBEXTEND
  );
}

def OSERDESE2 : XilinxPrimitiveOp<"OSERDESE2", []> {
  let summary = "OSERDESE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$TCE,
    I<1>:$TBYTEIN,
    I<1>:$T4,
    I<1>:$T3,
    I<1>:$T2,
    I<1>:$T1,
    I<1>:$SHIFTIN2,
    I<1>:$SHIFTIN1,
    I<1>:$RST,
    I<1>:$OCE,
    I<1>:$D8,
    I<1>:$D7,
    I<1>:$D6,
    I<1>:$D5,
    I<1>:$D4,
    I<1>:$D3,
    I<1>:$D2,
    I<1>:$D1,
    I<1>:$CLKDIV,
    I<1>:$CLK,

    // OSERDESE2 parameters follows
    StrAttr:$DATA_RATE_OQ,
    StrAttr:$DATA_RATE_TQ,
    SI64Attr:$DATA_WIDTH,
    APIntAttr<I<1>>:$INIT_OQ,
    APIntAttr<I<1>>:$INIT_TQ,
    APIntAttr<I<1>>:$IS_CLKDIV_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_D1_INVERTED,
    APIntAttr<I<1>>:$IS_D2_INVERTED,
    APIntAttr<I<1>>:$IS_D3_INVERTED,
    APIntAttr<I<1>>:$IS_D4_INVERTED,
    APIntAttr<I<1>>:$IS_D5_INVERTED,
    APIntAttr<I<1>>:$IS_D6_INVERTED,
    APIntAttr<I<1>>:$IS_D7_INVERTED,
    APIntAttr<I<1>>:$IS_D8_INVERTED,
    APIntAttr<I<1>>:$IS_T1_INVERTED,
    APIntAttr<I<1>>:$IS_T2_INVERTED,
    APIntAttr<I<1>>:$IS_T3_INVERTED,
    APIntAttr<I<1>>:$IS_T4_INVERTED,
    StrAttr:$SERDES_MODE,
    APIntAttr<I<1>>:$SRVAL_OQ,
    APIntAttr<I<1>>:$SRVAL_TQ,
    StrAttr:$TBYTE_CTL,
    StrAttr:$TBYTE_SRC,
    SI64Attr:$TRISTATE_WIDTH
  );

  let results = (outs
    I<1>:$TQ,
    I<1>:$TFB,
    I<1>:$TBYTEOUT,
    I<1>:$SHIFTOUT2,
    I<1>:$SHIFTOUT1,
    I<1>:$OQ,
    I<1>:$OFB
  );
}

def OSERDESE3 : XilinxPrimitiveOp<"OSERDESE3", []> {
  let summary = "OSERDESE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$D,
    I<1>:$T,
    I<1>:$RST,
    I<1>:$CLKDIV,
    I<1>:$CLK,

    // OSERDESE3 parameters follows
    SI64Attr:$DATA_WIDTH,
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_CLKDIV_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$ODDR_MODE,
    StrAttr:$OSERDES_D_BYPASS,
    StrAttr:$OSERDES_T_BYPASS,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION
  );

  let results = (outs
    I<1>:$T_OUT,
    I<1>:$OQ
  );
}

def OUTuFIFO : XilinxPrimitiveOp<"OUT_FIFO", []> {
  let summary = "OUT_FIFO Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$D9,
    I<8>:$D8,
    I<8>:$D7,
    I<8>:$D6,
    I<8>:$D5,
    I<8>:$D4,
    I<8>:$D3,
    I<8>:$D2,
    I<8>:$D1,
    I<8>:$D0,
    I<1>:$WREN,
    I<1>:$WRCLK,
    I<1>:$RESET,
    I<1>:$RDEN,
    I<1>:$RDCLK,

    // OUT_FIFO parameters follows
    SI64Attr:$ALMOST_EMPTY_VALUE,
    SI64Attr:$ALMOST_FULL_VALUE,
    StrAttr:$ARRAY_MODE,
    StrAttr:$OUTPUT_DISABLE,
    StrAttr:$SYNCHRONOUS_MODE
  );

  let results = (outs
    I<8>:$Q6,
    I<8>:$Q5,
    I<4>:$Q9,
    I<4>:$Q8,
    I<4>:$Q7,
    I<4>:$Q4,
    I<4>:$Q3,
    I<4>:$Q2,
    I<4>:$Q1,
    I<4>:$Q0,
    I<1>:$FULL,
    I<1>:$EMPTY,
    I<1>:$ALMOSTFULL,
    I<1>:$ALMOSTEMPTY
  );
}

def PCIE40E4 : XilinxPrimitiveOp<"PCIE40E4", []> {
  let summary = "PCIE40E4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRPADDR,
    I<10>:$CFGMGMTADDR,
    I<8>:$SAXISRQTKEEP,
    I<8>:$SAXISCCTKEEP,
    I<8>:$PCIECOMPLDELIVEREDTAG1,
    I<8>:$PCIECOMPLDELIVEREDTAG0,
    I<8>:$CFGVFFLRFUNCNUM,
    I<8>:$CFGREVIDPF3,
    I<8>:$CFGREVIDPF2,
    I<8>:$CFGREVIDPF1,
    I<8>:$CFGREVIDPF0,
    I<8>:$CFGMGMTFUNCTIONNUMBER,
    I<8>:$CFGINTERRUPTMSITPHSTTAG,
    I<8>:$CFGINTERRUPTMSIFUNCTIONNUMBER,
    I<8>:$CFGDSPORTNUMBER,
    I<8>:$CFGDSBUSNUMBER,
    I<8>:$AXIUSERIN,
    I<64>:$CFGINTERRUPTMSIXADDRESS,
    I<64>:$CFGDSN,
    I<62>:$SAXISRQTUSER,
    I<6>:$PIPEEQLF,
    I<6>:$PIPEEQFS,
    I<6>:$MIRXPOSTEDREQUESTRAMERRUNCOR,
    I<6>:$MIRXPOSTEDREQUESTRAMERRCOR,
    I<6>:$MIREPLAYRAMERRUNCOR,
    I<6>:$MIREPLAYRAMERRCOR,
    I<6>:$DBGSEL1,
    I<6>:$DBGSEL0,
    I<5>:$CFGDSDEVICENUMBER,
    I<4>:$CONFREQREGNUM,
    I<4>:$CFGMGMTBYTEENABLE,
    I<4>:$CFGINTERRUPTPENDING,
    I<4>:$CFGINTERRUPTINT,
    I<4>:$CFGFLRDONE,
    I<36>:$CFGTPHRAMREADDATA,
    I<36>:$CFGMSIXRAMREADDATA,
    I<33>:$SAXISCCTUSER,
    I<32>:$USERSPAREIN,
    I<32>:$PIPERX15DATA,
    I<32>:$PIPERX14DATA,
    I<32>:$PIPERX13DATA,
    I<32>:$PIPERX12DATA,
    I<32>:$PIPERX11DATA,
    I<32>:$PIPERX10DATA,
    I<32>:$PIPERX09DATA,
    I<32>:$PIPERX08DATA,
    I<32>:$PIPERX07DATA,
    I<32>:$PIPERX06DATA,
    I<32>:$PIPERX05DATA,
    I<32>:$PIPERX04DATA,
    I<32>:$PIPERX03DATA,
    I<32>:$PIPERX02DATA,
    I<32>:$PIPERX01DATA,
    I<32>:$PIPERX00DATA,
    I<32>:$CONFREQDATA,
    I<32>:$CFGMSGTRANSMITDATA,
    I<32>:$CFGMGMTWRITEDATA,
    I<32>:$CFGINTERRUPTMSIXDATA,
    I<32>:$CFGINTERRUPTMSIPENDINGSTATUS,
    I<32>:$CFGINTERRUPTMSIINT,
    I<32>:$CFGEXTREADDATA,
    I<3>:$PIPERX15STATUS,
    I<3>:$PIPERX14STATUS,
    I<3>:$PIPERX13STATUS,
    I<3>:$PIPERX12STATUS,
    I<3>:$PIPERX11STATUS,
    I<3>:$PIPERX10STATUS,
    I<3>:$PIPERX09STATUS,
    I<3>:$PIPERX08STATUS,
    I<3>:$PIPERX07STATUS,
    I<3>:$PIPERX06STATUS,
    I<3>:$PIPERX05STATUS,
    I<3>:$PIPERX04STATUS,
    I<3>:$PIPERX03STATUS,
    I<3>:$PIPERX02STATUS,
    I<3>:$PIPERX01STATUS,
    I<3>:$PIPERX00STATUS,
    I<3>:$CFGMSGTRANSMITTYPE,
    I<3>:$CFGINTERRUPTMSIATTR,
    I<3>:$CFGFCSEL,
    I<3>:$CFGDSFUNCTIONNUMBER,
    I<256>:$SAXISRQTDATA,
    I<256>:$SAXISCCTDATA,
    I<22>:$MAXISRCTREADY,
    I<22>:$MAXISCQTREADY,
    I<2>:$PIPERX15SYNCHEADER,
    I<2>:$PIPERX15STARTBLOCK,
    I<2>:$PIPERX15CHARISK,
    I<2>:$PIPERX14SYNCHEADER,
    I<2>:$PIPERX14STARTBLOCK,
    I<2>:$PIPERX14CHARISK,
    I<2>:$PIPERX13SYNCHEADER,
    I<2>:$PIPERX13STARTBLOCK,
    I<2>:$PIPERX13CHARISK,
    I<2>:$PIPERX12SYNCHEADER,
    I<2>:$PIPERX12STARTBLOCK,
    I<2>:$PIPERX12CHARISK,
    I<2>:$PIPERX11SYNCHEADER,
    I<2>:$PIPERX11STARTBLOCK,
    I<2>:$PIPERX11CHARISK,
    I<2>:$PIPERX10SYNCHEADER,
    I<2>:$PIPERX10STARTBLOCK,
    I<2>:$PIPERX10CHARISK,
    I<2>:$PIPERX09SYNCHEADER,
    I<2>:$PIPERX09STARTBLOCK,
    I<2>:$PIPERX09CHARISK,
    I<2>:$PIPERX08SYNCHEADER,
    I<2>:$PIPERX08STARTBLOCK,
    I<2>:$PIPERX08CHARISK,
    I<2>:$PIPERX07SYNCHEADER,
    I<2>:$PIPERX07STARTBLOCK,
    I<2>:$PIPERX07CHARISK,
    I<2>:$PIPERX06SYNCHEADER,
    I<2>:$PIPERX06STARTBLOCK,
    I<2>:$PIPERX06CHARISK,
    I<2>:$PIPERX05SYNCHEADER,
    I<2>:$PIPERX05STARTBLOCK,
    I<2>:$PIPERX05CHARISK,
    I<2>:$PIPERX04SYNCHEADER,
    I<2>:$PIPERX04STARTBLOCK,
    I<2>:$PIPERX04CHARISK,
    I<2>:$PIPERX03SYNCHEADER,
    I<2>:$PIPERX03STARTBLOCK,
    I<2>:$PIPERX03CHARISK,
    I<2>:$PIPERX02SYNCHEADER,
    I<2>:$PIPERX02STARTBLOCK,
    I<2>:$PIPERX02CHARISK,
    I<2>:$PIPERX01SYNCHEADER,
    I<2>:$PIPERX01STARTBLOCK,
    I<2>:$PIPERX01CHARISK,
    I<2>:$PIPERX00SYNCHEADER,
    I<2>:$PIPERX00STARTBLOCK,
    I<2>:$PIPERX00CHARISK,
    I<2>:$PCIECQNPREQ,
    I<2>:$PCIECOMPLDELIVERED,
    I<2>:$CONFREQTYPE,
    I<2>:$CFGINTERRUPTMSIXVECPENDING,
    I<2>:$CFGINTERRUPTMSITPHTYPE,
    I<2>:$CFGINTERRUPTMSISELECT,
    I<2>:$CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
    I<18>:$PIPETX15EQCOEFF,
    I<18>:$PIPETX14EQCOEFF,
    I<18>:$PIPETX13EQCOEFF,
    I<18>:$PIPETX12EQCOEFF,
    I<18>:$PIPETX11EQCOEFF,
    I<18>:$PIPETX10EQCOEFF,
    I<18>:$PIPETX09EQCOEFF,
    I<18>:$PIPETX08EQCOEFF,
    I<18>:$PIPETX07EQCOEFF,
    I<18>:$PIPETX06EQCOEFF,
    I<18>:$PIPETX05EQCOEFF,
    I<18>:$PIPETX04EQCOEFF,
    I<18>:$PIPETX03EQCOEFF,
    I<18>:$PIPETX02EQCOEFF,
    I<18>:$PIPETX01EQCOEFF,
    I<18>:$PIPETX00EQCOEFF,
    I<18>:$PIPERX15EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX14EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX13EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX12EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX11EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX10EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX09EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX08EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX07EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX06EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX05EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX04EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX03EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX02EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX01EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX00EQLPNEWTXCOEFFORPRESET,
    I<16>:$DRPDI,
    I<16>:$CFGVENDID,
    I<16>:$CFGSUBSYSVENDID,
    I<16>:$CFGSUBSYSIDPF3,
    I<16>:$CFGSUBSYSIDPF2,
    I<16>:$CFGSUBSYSIDPF1,
    I<16>:$CFGSUBSYSIDPF0,
    I<16>:$CFGDEVIDPF3,
    I<16>:$CFGDEVIDPF2,
    I<16>:$CFGDEVIDPF1,
    I<16>:$CFGDEVIDPF0,
    I<144>:$MIRXPOSTEDREQUESTRAMREADDATA1,
    I<144>:$MIRXPOSTEDREQUESTRAMREADDATA0,
    I<144>:$MIRXCOMPLETIONRAMREADDATA1,
    I<144>:$MIRXCOMPLETIONRAMREADDATA0,
    I<128>:$MIREPLAYRAMREADDATA1,
    I<128>:$MIREPLAYRAMREADDATA0,
    I<12>:$MIRXCOMPLETIONRAMERRUNCOR,
    I<12>:$MIRXCOMPLETIONRAMERRCOR,
    I<1>:$USERCLKEN,
    I<1>:$USERCLK2,
    I<1>:$USERCLK,
    I<1>:$SAXISRQTVALID,
    I<1>:$SAXISRQTLAST,
    I<1>:$SAXISCCTVALID,
    I<1>:$SAXISCCTLAST,
    I<1>:$RESETN,
    I<1>:$PLGEN34REDOEQUALIZATION,
    I<1>:$PLGEN34REDOEQSPEED,
    I<1>:$PLGEN2UPSTREAMPREFERDEEMPH,
    I<1>:$PLEQRESETEIEOSCOUNT,
    I<1>:$PIPETX15EQDONE,
    I<1>:$PIPETX14EQDONE,
    I<1>:$PIPETX13EQDONE,
    I<1>:$PIPETX12EQDONE,
    I<1>:$PIPETX11EQDONE,
    I<1>:$PIPETX10EQDONE,
    I<1>:$PIPETX09EQDONE,
    I<1>:$PIPETX08EQDONE,
    I<1>:$PIPETX07EQDONE,
    I<1>:$PIPETX06EQDONE,
    I<1>:$PIPETX05EQDONE,
    I<1>:$PIPETX04EQDONE,
    I<1>:$PIPETX03EQDONE,
    I<1>:$PIPETX02EQDONE,
    I<1>:$PIPETX01EQDONE,
    I<1>:$PIPETX00EQDONE,
    I<1>:$PIPERX15VALID,
    I<1>:$PIPERX15PHYSTATUS,
    I<1>:$PIPERX15EQLPLFFSSEL,
    I<1>:$PIPERX15EQLPADAPTDONE,
    I<1>:$PIPERX15EQDONE,
    I<1>:$PIPERX15ELECIDLE,
    I<1>:$PIPERX15DATAVALID,
    I<1>:$PIPERX14VALID,
    I<1>:$PIPERX14PHYSTATUS,
    I<1>:$PIPERX14EQLPLFFSSEL,
    I<1>:$PIPERX14EQLPADAPTDONE,
    I<1>:$PIPERX14EQDONE,
    I<1>:$PIPERX14ELECIDLE,
    I<1>:$PIPERX14DATAVALID,
    I<1>:$PIPERX13VALID,
    I<1>:$PIPERX13PHYSTATUS,
    I<1>:$PIPERX13EQLPLFFSSEL,
    I<1>:$PIPERX13EQLPADAPTDONE,
    I<1>:$PIPERX13EQDONE,
    I<1>:$PIPERX13ELECIDLE,
    I<1>:$PIPERX13DATAVALID,
    I<1>:$PIPERX12VALID,
    I<1>:$PIPERX12PHYSTATUS,
    I<1>:$PIPERX12EQLPLFFSSEL,
    I<1>:$PIPERX12EQLPADAPTDONE,
    I<1>:$PIPERX12EQDONE,
    I<1>:$PIPERX12ELECIDLE,
    I<1>:$PIPERX12DATAVALID,
    I<1>:$PIPERX11VALID,
    I<1>:$PIPERX11PHYSTATUS,
    I<1>:$PIPERX11EQLPLFFSSEL,
    I<1>:$PIPERX11EQLPADAPTDONE,
    I<1>:$PIPERX11EQDONE,
    I<1>:$PIPERX11ELECIDLE,
    I<1>:$PIPERX11DATAVALID,
    I<1>:$PIPERX10VALID,
    I<1>:$PIPERX10PHYSTATUS,
    I<1>:$PIPERX10EQLPLFFSSEL,
    I<1>:$PIPERX10EQLPADAPTDONE,
    I<1>:$PIPERX10EQDONE,
    I<1>:$PIPERX10ELECIDLE,
    I<1>:$PIPERX10DATAVALID,
    I<1>:$PIPERX09VALID,
    I<1>:$PIPERX09PHYSTATUS,
    I<1>:$PIPERX09EQLPLFFSSEL,
    I<1>:$PIPERX09EQLPADAPTDONE,
    I<1>:$PIPERX09EQDONE,
    I<1>:$PIPERX09ELECIDLE,
    I<1>:$PIPERX09DATAVALID,
    I<1>:$PIPERX08VALID,
    I<1>:$PIPERX08PHYSTATUS,
    I<1>:$PIPERX08EQLPLFFSSEL,
    I<1>:$PIPERX08EQLPADAPTDONE,
    I<1>:$PIPERX08EQDONE,
    I<1>:$PIPERX08ELECIDLE,
    I<1>:$PIPERX08DATAVALID,
    I<1>:$PIPERX07VALID,
    I<1>:$PIPERX07PHYSTATUS,
    I<1>:$PIPERX07EQLPLFFSSEL,
    I<1>:$PIPERX07EQLPADAPTDONE,
    I<1>:$PIPERX07EQDONE,
    I<1>:$PIPERX07ELECIDLE,
    I<1>:$PIPERX07DATAVALID,
    I<1>:$PIPERX06VALID,
    I<1>:$PIPERX06PHYSTATUS,
    I<1>:$PIPERX06EQLPLFFSSEL,
    I<1>:$PIPERX06EQLPADAPTDONE,
    I<1>:$PIPERX06EQDONE,
    I<1>:$PIPERX06ELECIDLE,
    I<1>:$PIPERX06DATAVALID,
    I<1>:$PIPERX05VALID,
    I<1>:$PIPERX05PHYSTATUS,
    I<1>:$PIPERX05EQLPLFFSSEL,
    I<1>:$PIPERX05EQLPADAPTDONE,
    I<1>:$PIPERX05EQDONE,
    I<1>:$PIPERX05ELECIDLE,
    I<1>:$PIPERX05DATAVALID,
    I<1>:$PIPERX04VALID,
    I<1>:$PIPERX04PHYSTATUS,
    I<1>:$PIPERX04EQLPLFFSSEL,
    I<1>:$PIPERX04EQLPADAPTDONE,
    I<1>:$PIPERX04EQDONE,
    I<1>:$PIPERX04ELECIDLE,
    I<1>:$PIPERX04DATAVALID,
    I<1>:$PIPERX03VALID,
    I<1>:$PIPERX03PHYSTATUS,
    I<1>:$PIPERX03EQLPLFFSSEL,
    I<1>:$PIPERX03EQLPADAPTDONE,
    I<1>:$PIPERX03EQDONE,
    I<1>:$PIPERX03ELECIDLE,
    I<1>:$PIPERX03DATAVALID,
    I<1>:$PIPERX02VALID,
    I<1>:$PIPERX02PHYSTATUS,
    I<1>:$PIPERX02EQLPLFFSSEL,
    I<1>:$PIPERX02EQLPADAPTDONE,
    I<1>:$PIPERX02EQDONE,
    I<1>:$PIPERX02ELECIDLE,
    I<1>:$PIPERX02DATAVALID,
    I<1>:$PIPERX01VALID,
    I<1>:$PIPERX01PHYSTATUS,
    I<1>:$PIPERX01EQLPLFFSSEL,
    I<1>:$PIPERX01EQLPADAPTDONE,
    I<1>:$PIPERX01EQDONE,
    I<1>:$PIPERX01ELECIDLE,
    I<1>:$PIPERX01DATAVALID,
    I<1>:$PIPERX00VALID,
    I<1>:$PIPERX00PHYSTATUS,
    I<1>:$PIPERX00EQLPLFFSSEL,
    I<1>:$PIPERX00EQLPADAPTDONE,
    I<1>:$PIPERX00EQDONE,
    I<1>:$PIPERX00ELECIDLE,
    I<1>:$PIPERX00DATAVALID,
    I<1>:$PIPERESETN,
    I<1>:$PIPECLKEN,
    I<1>:$PIPECLK,
    I<1>:$PCIEPOSTEDREQDELIVERED,
    I<1>:$PCIECQPIPELINEEMPTY,
    I<1>:$PCIECQNPUSERCREDITRCVD,
    I<1>:$MGMTSTICKYRESETN,
    I<1>:$MGMTRESETN,
    I<1>:$MCAPPERST1B,
    I<1>:$MCAPPERST0B,
    I<1>:$MCAPCLK,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$CORECLKMIRXPOSTEDREQUESTRAM1,
    I<1>:$CORECLKMIRXPOSTEDREQUESTRAM0,
    I<1>:$CORECLKMIRXCOMPLETIONRAM1,
    I<1>:$CORECLKMIRXCOMPLETIONRAM0,
    I<1>:$CORECLKMIREPLAYRAM1,
    I<1>:$CORECLKMIREPLAYRAM0,
    I<1>:$CORECLK,
    I<1>:$CONFREQVALID,
    I<1>:$CONFMCAPREQUESTBYCONF,
    I<1>:$CFGVFFLRDONE,
    I<1>:$CFGREQPMTRANSITIONL23READY,
    I<1>:$CFGPOWERSTATECHANGEACK,
    I<1>:$CFGPMASPMTXL0SENTRYDISABLE,
    I<1>:$CFGPMASPML1ENTRYREJECT,
    I<1>:$CFGMSGTRANSMIT,
    I<1>:$CFGMGMTWRITE,
    I<1>:$CFGMGMTREAD,
    I<1>:$CFGMGMTDEBUGACCESS,
    I<1>:$CFGLINKTRAININGENABLE,
    I<1>:$CFGINTERRUPTMSIXINT,
    I<1>:$CFGINTERRUPTMSITPHPRESENT,
    I<1>:$CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
    I<1>:$CFGHOTRESETIN,
    I<1>:$CFGEXTREADDATAVALID,
    I<1>:$CFGERRUNCORIN,
    I<1>:$CFGERRCORIN,
    I<1>:$CFGCONFIGSPACEENABLE,

    // PCIE40E4 parameters follows
    StrAttr:$ARI_CAP_ENABLE,
    StrAttr:$AUTO_FLR_RESPONSE,
    APIntAttr<I<2>>:$AXISTEN_IF_CC_ALIGNMENT_MODE,
    APIntAttr<I<24>>:$AXISTEN_IF_COMPL_TIMEOUT_REG0,
    APIntAttr<I<28>>:$AXISTEN_IF_COMPL_TIMEOUT_REG1,
    APIntAttr<I<2>>:$AXISTEN_IF_CQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_CQ_EN_POISONED_MEM_WR,
    StrAttr:$AXISTEN_IF_ENABLE_256_TAGS,
    StrAttr:$AXISTEN_IF_ENABLE_CLIENT_TAG,
    StrAttr:$AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE,
    StrAttr:$AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK,
    APIntAttr<I<18>>:$AXISTEN_IF_ENABLE_MSG_ROUTE,
    StrAttr:$AXISTEN_IF_ENABLE_RX_MSG_INTFC,
    StrAttr:$AXISTEN_IF_EXT_512,
    StrAttr:$AXISTEN_IF_EXT_512_CC_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_CQ_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_RC_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_RQ_STRADDLE,
    StrAttr:$AXISTEN_IF_LEGACY_MODE_ENABLE,
    StrAttr:$AXISTEN_IF_MSIX_FROM_RAM_PIPELINE,
    StrAttr:$AXISTEN_IF_MSIX_RX_PARITY_EN,
    StrAttr:$AXISTEN_IF_MSIX_TO_RAM_PIPELINE,
    APIntAttr<I<2>>:$AXISTEN_IF_RC_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RC_STRADDLE,
    APIntAttr<I<2>>:$AXISTEN_IF_RQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RX_PARITY_EN,
    StrAttr:$AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT,
    StrAttr:$AXISTEN_IF_TX_PARITY_EN,
    APIntAttr<I<2>>:$AXISTEN_IF_WIDTH,
    StrAttr:$CFG_BYPASS_MODE_ENABLE,
    StrAttr:$CRM_CORE_CLK_FREQ_500,
    APIntAttr<I<2>>:$CRM_USER_CLK_FREQ,
    APIntAttr<I<16>>:$DEBUG_AXI4ST_SPARE,
    APIntAttr<I<8>>:$DEBUG_AXIST_DISABLE_FEATURE_BIT,
    APIntAttr<I<4>>:$DEBUG_CAR_SPARE,
    APIntAttr<I<16>>:$DEBUG_CFG_SPARE,
    APIntAttr<I<16>>:$DEBUG_LL_SPARE,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL,
    StrAttr:$DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW,
    StrAttr:$DEBUG_PL_DISABLE_SCRAMBLING,
    StrAttr:$DEBUG_PL_SIM_RESET_LFSR,
    APIntAttr<I<16>>:$DEBUG_PL_SPARE,
    StrAttr:$DEBUG_TL_DISABLE_FC_TIMEOUT,
    StrAttr:$DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS,
    APIntAttr<I<16>>:$DEBUG_TL_SPARE,
    APIntAttr<I<8>>:$DNSTREAM_LINK_NUM,
    StrAttr:$DSN_CAP_ENABLE,
    StrAttr:$EXTENDED_CFG_EXTEND_INTERFACE_ENABLE,
    StrAttr:$HEADER_TYPE_OVERRIDE,
    StrAttr:$IS_SWITCH_PORT,
    StrAttr:$LEGACY_CFG_EXTEND_INTERFACE_ENABLE,
    APIntAttr<I<9>>:$LL_ACK_TIMEOUT,
    StrAttr:$LL_ACK_TIMEOUT_EN,
    SI64Attr:$LL_ACK_TIMEOUT_FUNC,
    StrAttr:$LL_DISABLE_SCHED_TX_NAK,
    StrAttr:$LL_REPLAY_FROM_RAM_PIPELINE,
    APIntAttr<I<9>>:$LL_REPLAY_TIMEOUT,
    StrAttr:$LL_REPLAY_TIMEOUT_EN,
    SI64Attr:$LL_REPLAY_TIMEOUT_FUNC,
    StrAttr:$LL_REPLAY_TO_RAM_PIPELINE,
    StrAttr:$LL_RX_TLP_PARITY_GEN,
    StrAttr:$LL_TX_TLP_PARITY_CHK,
    APIntAttr<I<16>>:$LL_USER_SPARE,
    APIntAttr<I<10>>:$LTR_TX_MESSAGE_MINIMUM_INTERVAL,
    StrAttr:$LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE,
    StrAttr:$LTR_TX_MESSAGE_ON_LTR_ENABLE,
    APIntAttr<I<12>>:$MCAP_CAP_NEXTPTR,
    StrAttr:$MCAP_CONFIGURE_OVERRIDE,
    StrAttr:$MCAP_ENABLE,
    StrAttr:$MCAP_EOS_DESIGN_SWITCH,
    APIntAttr<I<32>>:$MCAP_FPGA_BITSTREAM_VERSION,
    StrAttr:$MCAP_GATE_IO_ENABLE_DESIGN_SWITCH,
    StrAttr:$MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH,
    StrAttr:$MCAP_INPUT_GATE_DESIGN_SWITCH,
    StrAttr:$MCAP_INTERRUPT_ON_MCAP_EOS,
    StrAttr:$MCAP_INTERRUPT_ON_MCAP_ERROR,
    APIntAttr<I<16>>:$MCAP_VSEC_ID,
    APIntAttr<I<12>>:$MCAP_VSEC_LEN,
    APIntAttr<I<4>>:$MCAP_VSEC_REV,
    StrAttr:$PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE,
    APIntAttr<I<12>>:$PF0_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF0_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF0_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<4>>:$PF0_ARI_CAP_VER,
    APIntAttr<I<6>>:$PF0_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF0_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF0_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF0_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF0_CLASS_CODE,
    StrAttr:$PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_ARI_FORWARD_ENABLE,
    StrAttr:$PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE,
    StrAttr:$PF0_DEV_CAP2_LTR_SUPPORT,
    APIntAttr<I<2>>:$PF0_DEV_CAP2_OBFF_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L0S_LATENCY,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L1_LATENCY,
    StrAttr:$PF0_DEV_CAP_EXT_TAG_SUPPORTED,
    StrAttr:$PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE,
    APIntAttr<I<3>>:$PF0_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF0_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF0_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF0_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF0_INTERRUPT_PIN,
    SI64Attr:$PF0_LINK_CAP_ASPM_SUPPORT,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4,
    APIntAttr<I<1>>:$PF0_LINK_CONTROL_RCB,
    StrAttr:$PF0_LINK_STATUS_SLOT_CLOCK_CONFIG,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_NOSNOOP_LAT,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_SNOOP_LAT,
    APIntAttr<I<12>>:$PF0_LTR_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_LTR_CAP_VER,
    APIntAttr<I<8>>:$PF0_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF0_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<6>>:$PF0_MSIX_VECTOR_COUNT,
    SI64Attr:$PF0_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF0_MSI_CAP_NEXTPTR,
    StrAttr:$PF0_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<8>>:$PF0_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF0_PM_CAP_ID,
    APIntAttr<I<8>>:$PF0_PM_CAP_NEXTPTR,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D0,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D1,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D3HOT,
    StrAttr:$PF0_PM_CAP_SUPP_D1_STATE,
    APIntAttr<I<3>>:$PF0_PM_CAP_VER_ID,
    StrAttr:$PF0_PM_CSR_NOSOFTRESET,
    APIntAttr<I<12>>:$PF0_SECONDARY_PCIE_CAP_NEXTPTR,
    StrAttr:$PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF0_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF0_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF0_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF0_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF0_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF0_SRIOV_VF_DEVICE_ID,
    StrAttr:$PF0_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF0_TPHR_CAP_ENABLE,
    StrAttr:$PF0_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF0_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF0_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF0_TPHR_CAP_VER,
    StrAttr:$PF0_VC_CAP_ENABLE,
    APIntAttr<I<12>>:$PF0_VC_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_VC_CAP_VER,
    APIntAttr<I<12>>:$PF1_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF1_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<6>>:$PF1_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF1_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF1_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF1_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF1_CLASS_CODE,
    APIntAttr<I<3>>:$PF1_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF1_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF1_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF1_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF1_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF1_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF1_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF1_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF1_MSI_CAP_NEXTPTR,
    StrAttr:$PF1_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<8>>:$PF1_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF1_PM_CAP_NEXTPTR,
    StrAttr:$PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF1_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF1_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF1_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF1_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF1_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF1_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$PF2_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF2_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF2_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<6>>:$PF2_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF2_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF2_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF2_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF2_CLASS_CODE,
    APIntAttr<I<3>>:$PF2_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF2_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF2_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF2_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF2_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF2_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF2_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF2_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF2_MSI_CAP_NEXTPTR,
    StrAttr:$PF2_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<8>>:$PF2_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF2_PM_CAP_NEXTPTR,
    StrAttr:$PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF2_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF2_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF2_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF2_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF2_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF2_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF2_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF2_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF2_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$PF3_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF3_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF3_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<6>>:$PF3_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF3_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF3_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF3_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF3_CLASS_CODE,
    APIntAttr<I<3>>:$PF3_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF3_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF3_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF3_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF3_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF3_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF3_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF3_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF3_MSI_CAP_NEXTPTR,
    StrAttr:$PF3_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<8>>:$PF3_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF3_PM_CAP_NEXTPTR,
    StrAttr:$PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF3_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF3_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF3_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF3_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF3_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF3_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF3_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF3_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF3_TPHR_CAP_ST_MODE_SEL,
    StrAttr:$PL_CFG_STATE_ROBUSTNESS_ENABLE,
    StrAttr:$PL_DEEMPH_SOURCE_SELECT,
    StrAttr:$PL_DESKEW_ON_SKIP_IN_GEN12,
    StrAttr:$PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3,
    StrAttr:$PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4,
    StrAttr:$PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2,
    StrAttr:$PL_DISABLE_DC_BALANCE,
    StrAttr:$PL_DISABLE_EI_INFER_IN_L0,
    StrAttr:$PL_DISABLE_LANE_REVERSAL,
    APIntAttr<I<2>>:$PL_DISABLE_LFSR_UPDATE_ON_SKP,
    StrAttr:$PL_DISABLE_RETRAIN_ON_EB_ERROR,
    StrAttr:$PL_DISABLE_RETRAIN_ON_FRAMING_ERROR,
    APIntAttr<I<16>>:$PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR,
    StrAttr:$PL_DISABLE_UPCONFIG_CAPABLE,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_DISABLE_COEFF_CHECK,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_DISABLE_PRESET_CHECK,
    APIntAttr<I<5>>:$PL_EQ_ADAPT_ITER_COUNT,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_REJECT_RETRY_COUNT,
    APIntAttr<I<2>>:$PL_EQ_BYPASS_PHASE23,
    APIntAttr<I<6>>:$PL_EQ_DEFAULT_RX_PRESET_HINT,
    APIntAttr<I<8>>:$PL_EQ_DEFAULT_TX_PRESET,
    StrAttr:$PL_EQ_DISABLE_MISMATCH_CHECK,
    APIntAttr<I<2>>:$PL_EQ_RX_ADAPT_EQ_PHASE0,
    APIntAttr<I<2>>:$PL_EQ_RX_ADAPT_EQ_PHASE1,
    StrAttr:$PL_EQ_SHORT_ADAPT_PHASE,
    StrAttr:$PL_EQ_TX_8G_EQ_TS2_ENABLE,
    StrAttr:$PL_EXIT_LOOPBACK_ON_EI_ENTRY,
    StrAttr:$PL_INFER_EI_DISABLE_LPBK_ACTIVE,
    StrAttr:$PL_INFER_EI_DISABLE_REC_RC,
    StrAttr:$PL_INFER_EI_DISABLE_REC_SPD,
    APIntAttr<I<32>>:$PL_LANE0_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE10_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE11_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE12_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE13_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE14_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE15_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE1_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE2_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE3_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE4_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE5_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE6_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE7_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE8_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE9_EQ_CONTROL,
    APIntAttr<I<4>>:$PL_LINK_CAP_MAX_LINK_SPEED,
    APIntAttr<I<5>>:$PL_LINK_CAP_MAX_LINK_WIDTH,
    SI64Attr:$PL_N_FTS,
    StrAttr:$PL_QUIESCE_GUARANTEE_DISABLE,
    StrAttr:$PL_REDO_EQ_SOURCE_SELECT,
    APIntAttr<I<8>>:$PL_REPORT_ALL_PHY_ERRORS,
    APIntAttr<I<2>>:$PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_CLWS_GEN3,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_CLWS_GEN4,
    APIntAttr<I<2>>:$PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_RRL_GEN3,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_RRL_GEN4,
    APIntAttr<I<2>>:$PL_RX_L0S_EXIT_TO_RECOVERY,
    APIntAttr<I<2>>:$PL_SIM_FAST_LINK_TRAINING,
    StrAttr:$PL_SRIS_ENABLE,
    APIntAttr<I<7>>:$PL_SRIS_SKPOS_GEN_SPD_VEC,
    APIntAttr<I<7>>:$PL_SRIS_SKPOS_REC_SPD_VEC,
    StrAttr:$PL_UPSTREAM_FACING,
    APIntAttr<I<16>>:$PL_USER_SPARE,
    APIntAttr<I<16>>:$PM_ASPML0S_TIMEOUT,
    APIntAttr<I<20>>:$PM_ASPML1_ENTRY_DELAY,
    StrAttr:$PM_ENABLE_L23_ENTRY,
    StrAttr:$PM_ENABLE_SLOT_POWER_CAPTURE,
    APIntAttr<I<32>>:$PM_L1_REENTRY_DELAY,
    APIntAttr<I<20>>:$PM_PME_SERVICE_TIMEOUT_DELAY,
    APIntAttr<I<16>>:$PM_PME_TURNOFF_ACK_DELAY,
    StrAttr:$SIM_DEVICE,
    APIntAttr<I<32>>:$SIM_JTAG_IDCODE,
    StrAttr:$SIM_VERSION,
    StrAttr:$SPARE_BIT0,
    SI64Attr:$SPARE_BIT1,
    SI64Attr:$SPARE_BIT2,
    StrAttr:$SPARE_BIT3,
    SI64Attr:$SPARE_BIT4,
    SI64Attr:$SPARE_BIT5,
    SI64Attr:$SPARE_BIT6,
    SI64Attr:$SPARE_BIT7,
    SI64Attr:$SPARE_BIT8,
    APIntAttr<I<8>>:$SPARE_BYTE0,
    APIntAttr<I<8>>:$SPARE_BYTE1,
    APIntAttr<I<8>>:$SPARE_BYTE2,
    APIntAttr<I<8>>:$SPARE_BYTE3,
    APIntAttr<I<32>>:$SPARE_WORD0,
    APIntAttr<I<32>>:$SPARE_WORD1,
    APIntAttr<I<32>>:$SPARE_WORD2,
    APIntAttr<I<32>>:$SPARE_WORD3,
    APIntAttr<I<4>>:$SRIOV_CAP_ENABLE,
    StrAttr:$TL2CFG_IF_PARITY_CHK,
    APIntAttr<I<2>>:$TL_COMPLETION_RAM_NUM_TLPS,
    APIntAttr<I<2>>:$TL_COMPLETION_RAM_SIZE,
    APIntAttr<I<12>>:$TL_CREDITS_CD,
    APIntAttr<I<8>>:$TL_CREDITS_CH,
    APIntAttr<I<12>>:$TL_CREDITS_NPD,
    APIntAttr<I<8>>:$TL_CREDITS_NPH,
    APIntAttr<I<12>>:$TL_CREDITS_PD,
    APIntAttr<I<8>>:$TL_CREDITS_PH,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TIME,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT,
    APIntAttr<I<2>>:$TL_PF_ENABLE_REG,
    APIntAttr<I<1>>:$TL_POSTED_RAM_SIZE,
    StrAttr:$TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_COMPLETION_TO_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE,
    StrAttr:$TL_RX_POSTED_FROM_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_POSTED_TO_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_POSTED_TO_RAM_WRITE_PIPELINE,
    StrAttr:$TL_TX_MUX_STRICT_PRIORITY,
    StrAttr:$TL_TX_TLP_STRADDLE_ENABLE,
    StrAttr:$TL_TX_TLP_TERMINATE_PARITY,
    APIntAttr<I<16>>:$TL_USER_SPARE,
    StrAttr:$TPH_FROM_RAM_PIPELINE,
    StrAttr:$TPH_TO_RAM_PIPELINE,
    APIntAttr<I<8>>:$VF0_CAPABILITY_POINTER,
    APIntAttr<I<12>>:$VFG0_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$VFG0_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG0_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG0_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$VFG1_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$VFG1_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG1_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG1_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$VFG2_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$VFG2_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG2_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG2_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG2_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$VFG3_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$VFG3_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG3_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG3_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG3_TPHR_CAP_ST_MODE_SEL
  );

  let results = (outs
    I<10>:$CFGEXTREGISTERNUMBER,
    I<9>:$MIRXPOSTEDREQUESTRAMWRITEADDRESS1,
    I<9>:$MIRXPOSTEDREQUESTRAMWRITEADDRESS0,
    I<9>:$MIRXPOSTEDREQUESTRAMREADADDRESS1,
    I<9>:$MIRXPOSTEDREQUESTRAMREADADDRESS0,
    I<9>:$MIRXCOMPLETIONRAMWRITEADDRESS1,
    I<9>:$MIRXCOMPLETIONRAMWRITEADDRESS0,
    I<9>:$MIRXCOMPLETIONRAMREADADDRESS1,
    I<9>:$MIRXCOMPLETIONRAMREADADDRESS0,
    I<9>:$MIREPLAYRAMADDRESS1,
    I<9>:$MIREPLAYRAMADDRESS0,
    I<88>:$MAXISCQTUSER,
    I<8>:$PCIERQTAG1,
    I<8>:$PCIERQTAG0,
    I<8>:$MAXISRCTKEEP,
    I<8>:$MAXISCQTKEEP,
    I<8>:$CFGMSGRECEIVEDDATA,
    I<8>:$CFGFCPH,
    I<8>:$CFGFCNPH,
    I<8>:$CFGFCCPLH,
    I<8>:$CFGEXTFUNCTIONNUMBER,
    I<8>:$CFGBUSNUMBER,
    I<8>:$AXIUSEROUT,
    I<75>:$MAXISRCTUSER,
    I<6>:$PIPETX15EQDEEMPH,
    I<6>:$PIPETX14EQDEEMPH,
    I<6>:$PIPETX13EQDEEMPH,
    I<6>:$PIPETX12EQDEEMPH,
    I<6>:$PIPETX11EQDEEMPH,
    I<6>:$PIPETX10EQDEEMPH,
    I<6>:$PIPETX09EQDEEMPH,
    I<6>:$PIPETX08EQDEEMPH,
    I<6>:$PIPETX07EQDEEMPH,
    I<6>:$PIPETX06EQDEEMPH,
    I<6>:$PIPETX05EQDEEMPH,
    I<6>:$PIPETX04EQDEEMPH,
    I<6>:$PIPETX03EQDEEMPH,
    I<6>:$PIPETX02EQDEEMPH,
    I<6>:$PIPETX01EQDEEMPH,
    I<6>:$PIPETX00EQDEEMPH,
    I<6>:$PIPERXEQLPLFFS,
    I<6>:$PCIERQSEQNUM1,
    I<6>:$PCIERQSEQNUM0,
    I<6>:$PCIECQNPREQCOUNT,
    I<6>:$CFGLTSSMSTATE,
    I<5>:$CFGMSGRECEIVEDTYPE,
    I<5>:$CFGLOCALERROROUT,
    I<4>:$SAXISRQTREADY,
    I<4>:$SAXISCCTREADY,
    I<4>:$PIPERXEQLPTXPRESET,
    I<4>:$PCIETFCNPHAV,
    I<4>:$PCIETFCNPDAV,
    I<4>:$PCIERQTAGAV,
    I<4>:$CFGTPHREQUESTERENABLE,
    I<4>:$CFGTPHRAMWRITEBYTEENABLE,
    I<4>:$CFGRCBSTATUS,
    I<4>:$CFGMSIXRAMWRITEBYTEENABLE,
    I<4>:$CFGINTERRUPTMSIXMASK,
    I<4>:$CFGINTERRUPTMSIXENABLE,
    I<4>:$CFGINTERRUPTMSIENABLE,
    I<4>:$CFGFLRINPROCESS,
    I<4>:$CFGEXTWRITEBYTEENABLE,
    I<36>:$CFGTPHRAMWRITEDATA,
    I<36>:$CFGMSIXRAMWRITEDATA,
    I<32>:$USERSPAREOUT,
    I<32>:$PIPETX15DATA,
    I<32>:$PIPETX14DATA,
    I<32>:$PIPETX13DATA,
    I<32>:$PIPETX12DATA,
    I<32>:$PIPETX11DATA,
    I<32>:$PIPETX10DATA,
    I<32>:$PIPETX09DATA,
    I<32>:$PIPETX08DATA,
    I<32>:$PIPETX07DATA,
    I<32>:$PIPETX06DATA,
    I<32>:$PIPETX05DATA,
    I<32>:$PIPETX04DATA,
    I<32>:$PIPETX03DATA,
    I<32>:$PIPETX02DATA,
    I<32>:$PIPETX01DATA,
    I<32>:$PIPETX00DATA,
    I<32>:$DBGCTRL1OUT,
    I<32>:$DBGCTRL0OUT,
    I<32>:$CONFRESPRDATA,
    I<32>:$CFGMGMTREADDATA,
    I<32>:$CFGINTERRUPTMSIDATA,
    I<32>:$CFGEXTWRITEDATA,
    I<3>:$PIPETXMARGIN,
    I<3>:$CFGNEGOTIATEDWIDTH,
    I<3>:$CFGMAXREADREQ,
    I<256>:$MAXISRCTDATA,
    I<256>:$MAXISCQTDATA,
    I<256>:$DBGDATA1OUT,
    I<256>:$DBGDATA0OUT,
    I<2>:$PLEQPHASE,
    I<2>:$PIPETXRATE,
    I<2>:$PIPETX15SYNCHEADER,
    I<2>:$PIPETX15POWERDOWN,
    I<2>:$PIPETX15EQCONTROL,
    I<2>:$PIPETX15CHARISK,
    I<2>:$PIPETX14SYNCHEADER,
    I<2>:$PIPETX14POWERDOWN,
    I<2>:$PIPETX14EQCONTROL,
    I<2>:$PIPETX14CHARISK,
    I<2>:$PIPETX13SYNCHEADER,
    I<2>:$PIPETX13POWERDOWN,
    I<2>:$PIPETX13EQCONTROL,
    I<2>:$PIPETX13CHARISK,
    I<2>:$PIPETX12SYNCHEADER,
    I<2>:$PIPETX12POWERDOWN,
    I<2>:$PIPETX12EQCONTROL,
    I<2>:$PIPETX12CHARISK,
    I<2>:$PIPETX11SYNCHEADER,
    I<2>:$PIPETX11POWERDOWN,
    I<2>:$PIPETX11EQCONTROL,
    I<2>:$PIPETX11CHARISK,
    I<2>:$PIPETX10SYNCHEADER,
    I<2>:$PIPETX10POWERDOWN,
    I<2>:$PIPETX10EQCONTROL,
    I<2>:$PIPETX10CHARISK,
    I<2>:$PIPETX09SYNCHEADER,
    I<2>:$PIPETX09POWERDOWN,
    I<2>:$PIPETX09EQCONTROL,
    I<2>:$PIPETX09CHARISK,
    I<2>:$PIPETX08SYNCHEADER,
    I<2>:$PIPETX08POWERDOWN,
    I<2>:$PIPETX08EQCONTROL,
    I<2>:$PIPETX08CHARISK,
    I<2>:$PIPETX07SYNCHEADER,
    I<2>:$PIPETX07POWERDOWN,
    I<2>:$PIPETX07EQCONTROL,
    I<2>:$PIPETX07CHARISK,
    I<2>:$PIPETX06SYNCHEADER,
    I<2>:$PIPETX06POWERDOWN,
    I<2>:$PIPETX06EQCONTROL,
    I<2>:$PIPETX06CHARISK,
    I<2>:$PIPETX05SYNCHEADER,
    I<2>:$PIPETX05POWERDOWN,
    I<2>:$PIPETX05EQCONTROL,
    I<2>:$PIPETX05CHARISK,
    I<2>:$PIPETX04SYNCHEADER,
    I<2>:$PIPETX04POWERDOWN,
    I<2>:$PIPETX04EQCONTROL,
    I<2>:$PIPETX04CHARISK,
    I<2>:$PIPETX03SYNCHEADER,
    I<2>:$PIPETX03POWERDOWN,
    I<2>:$PIPETX03EQCONTROL,
    I<2>:$PIPETX03CHARISK,
    I<2>:$PIPETX02SYNCHEADER,
    I<2>:$PIPETX02POWERDOWN,
    I<2>:$PIPETX02EQCONTROL,
    I<2>:$PIPETX02CHARISK,
    I<2>:$PIPETX01SYNCHEADER,
    I<2>:$PIPETX01POWERDOWN,
    I<2>:$PIPETX01EQCONTROL,
    I<2>:$PIPETX01CHARISK,
    I<2>:$PIPETX00SYNCHEADER,
    I<2>:$PIPETX00POWERDOWN,
    I<2>:$PIPETX00EQCONTROL,
    I<2>:$PIPETX00CHARISK,
    I<2>:$PIPERX15EQCONTROL,
    I<2>:$PIPERX14EQCONTROL,
    I<2>:$PIPERX13EQCONTROL,
    I<2>:$PIPERX12EQCONTROL,
    I<2>:$PIPERX11EQCONTROL,
    I<2>:$PIPERX10EQCONTROL,
    I<2>:$PIPERX09EQCONTROL,
    I<2>:$PIPERX08EQCONTROL,
    I<2>:$PIPERX07EQCONTROL,
    I<2>:$PIPERX06EQCONTROL,
    I<2>:$PIPERX05EQCONTROL,
    I<2>:$PIPERX04EQCONTROL,
    I<2>:$PIPERX03EQCONTROL,
    I<2>:$PIPERX02EQCONTROL,
    I<2>:$PIPERX01EQCONTROL,
    I<2>:$PIPERX00EQCONTROL,
    I<2>:$MIRXCOMPLETIONRAMWRITEENABLE1,
    I<2>:$MIRXCOMPLETIONRAMWRITEENABLE0,
    I<2>:$MIRXCOMPLETIONRAMREADENABLE1,
    I<2>:$MIRXCOMPLETIONRAMREADENABLE0,
    I<2>:$CFGTXPMSTATE,
    I<2>:$CFGRXPMSTATE,
    I<2>:$CFGPHYLINKSTATUS,
    I<2>:$CFGOBFFENABLE,
    I<2>:$CFGMAXPAYLOAD,
    I<2>:$CFGLINKPOWERSTATE,
    I<2>:$CFGCURRENTSPEED,
    I<16>:$DRPDO,
    I<16>:$CFGFUNCTIONSTATUS,
    I<144>:$MIRXPOSTEDREQUESTRAMWRITEDATA1,
    I<144>:$MIRXPOSTEDREQUESTRAMWRITEDATA0,
    I<144>:$MIRXCOMPLETIONRAMWRITEDATA1,
    I<144>:$MIRXCOMPLETIONRAMWRITEDATA0,
    I<13>:$CFGMSIXRAMADDRESS,
    I<128>:$MIREPLAYRAMWRITEDATA1,
    I<128>:$MIREPLAYRAMWRITEDATA0,
    I<12>:$CFGTPHSTMODE,
    I<12>:$CFGTPHRAMADDRESS,
    I<12>:$CFGINTERRUPTMSIMMENABLE,
    I<12>:$CFGFUNCTIONPOWERSTATE,
    I<12>:$CFGFCPD,
    I<12>:$CFGFCNPD,
    I<12>:$CFGFCCPLD,
    I<1>:$PLGEN34EQMISMATCH,
    I<1>:$PLEQINPROGRESS,
    I<1>:$PIPETXSWING,
    I<1>:$PIPETXRESET,
    I<1>:$PIPETXRCVRDET,
    I<1>:$PIPETXDEEMPH,
    I<1>:$PIPETX15STARTBLOCK,
    I<1>:$PIPETX15ELECIDLE,
    I<1>:$PIPETX15DATAVALID,
    I<1>:$PIPETX15COMPLIANCE,
    I<1>:$PIPETX14STARTBLOCK,
    I<1>:$PIPETX14ELECIDLE,
    I<1>:$PIPETX14DATAVALID,
    I<1>:$PIPETX14COMPLIANCE,
    I<1>:$PIPETX13STARTBLOCK,
    I<1>:$PIPETX13ELECIDLE,
    I<1>:$PIPETX13DATAVALID,
    I<1>:$PIPETX13COMPLIANCE,
    I<1>:$PIPETX12STARTBLOCK,
    I<1>:$PIPETX12ELECIDLE,
    I<1>:$PIPETX12DATAVALID,
    I<1>:$PIPETX12COMPLIANCE,
    I<1>:$PIPETX11STARTBLOCK,
    I<1>:$PIPETX11ELECIDLE,
    I<1>:$PIPETX11DATAVALID,
    I<1>:$PIPETX11COMPLIANCE,
    I<1>:$PIPETX10STARTBLOCK,
    I<1>:$PIPETX10ELECIDLE,
    I<1>:$PIPETX10DATAVALID,
    I<1>:$PIPETX10COMPLIANCE,
    I<1>:$PIPETX09STARTBLOCK,
    I<1>:$PIPETX09ELECIDLE,
    I<1>:$PIPETX09DATAVALID,
    I<1>:$PIPETX09COMPLIANCE,
    I<1>:$PIPETX08STARTBLOCK,
    I<1>:$PIPETX08ELECIDLE,
    I<1>:$PIPETX08DATAVALID,
    I<1>:$PIPETX08COMPLIANCE,
    I<1>:$PIPETX07STARTBLOCK,
    I<1>:$PIPETX07ELECIDLE,
    I<1>:$PIPETX07DATAVALID,
    I<1>:$PIPETX07COMPLIANCE,
    I<1>:$PIPETX06STARTBLOCK,
    I<1>:$PIPETX06ELECIDLE,
    I<1>:$PIPETX06DATAVALID,
    I<1>:$PIPETX06COMPLIANCE,
    I<1>:$PIPETX05STARTBLOCK,
    I<1>:$PIPETX05ELECIDLE,
    I<1>:$PIPETX05DATAVALID,
    I<1>:$PIPETX05COMPLIANCE,
    I<1>:$PIPETX04STARTBLOCK,
    I<1>:$PIPETX04ELECIDLE,
    I<1>:$PIPETX04DATAVALID,
    I<1>:$PIPETX04COMPLIANCE,
    I<1>:$PIPETX03STARTBLOCK,
    I<1>:$PIPETX03ELECIDLE,
    I<1>:$PIPETX03DATAVALID,
    I<1>:$PIPETX03COMPLIANCE,
    I<1>:$PIPETX02STARTBLOCK,
    I<1>:$PIPETX02ELECIDLE,
    I<1>:$PIPETX02DATAVALID,
    I<1>:$PIPETX02COMPLIANCE,
    I<1>:$PIPETX01STARTBLOCK,
    I<1>:$PIPETX01ELECIDLE,
    I<1>:$PIPETX01DATAVALID,
    I<1>:$PIPETX01COMPLIANCE,
    I<1>:$PIPETX00STARTBLOCK,
    I<1>:$PIPETX00ELECIDLE,
    I<1>:$PIPETX00DATAVALID,
    I<1>:$PIPETX00COMPLIANCE,
    I<1>:$PIPERX15POLARITY,
    I<1>:$PIPERX14POLARITY,
    I<1>:$PIPERX13POLARITY,
    I<1>:$PIPERX12POLARITY,
    I<1>:$PIPERX11POLARITY,
    I<1>:$PIPERX10POLARITY,
    I<1>:$PIPERX09POLARITY,
    I<1>:$PIPERX08POLARITY,
    I<1>:$PIPERX07POLARITY,
    I<1>:$PIPERX06POLARITY,
    I<1>:$PIPERX05POLARITY,
    I<1>:$PIPERX04POLARITY,
    I<1>:$PIPERX03POLARITY,
    I<1>:$PIPERX02POLARITY,
    I<1>:$PIPERX01POLARITY,
    I<1>:$PIPERX00POLARITY,
    I<1>:$PCIERQTAGVLD1,
    I<1>:$PCIERQTAGVLD0,
    I<1>:$PCIERQSEQNUMVLD1,
    I<1>:$PCIERQSEQNUMVLD0,
    I<1>:$PCIEPERST1B,
    I<1>:$PCIEPERST0B,
    I<1>:$MIRXPOSTEDREQUESTRAMWRITEENABLE1,
    I<1>:$MIRXPOSTEDREQUESTRAMWRITEENABLE0,
    I<1>:$MIRXPOSTEDREQUESTRAMREADENABLE1,
    I<1>:$MIRXPOSTEDREQUESTRAMREADENABLE0,
    I<1>:$MIREPLAYRAMWRITEENABLE1,
    I<1>:$MIREPLAYRAMWRITEENABLE0,
    I<1>:$MIREPLAYRAMREADENABLE1,
    I<1>:$MIREPLAYRAMREADENABLE0,
    I<1>:$MAXISRCTVALID,
    I<1>:$MAXISRCTLAST,
    I<1>:$MAXISCQTVALID,
    I<1>:$MAXISCQTLAST,
    I<1>:$DRPRDY,
    I<1>:$CONFRESPVALID,
    I<1>:$CONFREQREADY,
    I<1>:$CONFMCAPINUSEBYPCIE,
    I<1>:$CONFMCAPEOS,
    I<1>:$CONFMCAPDESIGNSWITCH,
    I<1>:$CFGTPHRAMREADENABLE,
    I<1>:$CFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$CFGPLSTATUSCHANGE,
    I<1>:$CFGPHYLINKDOWN,
    I<1>:$CFGMSIXRAMREADENABLE,
    I<1>:$CFGMSGTRANSMITDONE,
    I<1>:$CFGMSGRECEIVED,
    I<1>:$CFGMGMTREADWRITEDONE,
    I<1>:$CFGLTRENABLE,
    I<1>:$CFGLOCALERRORVALID,
    I<1>:$CFGINTERRUPTSENT,
    I<1>:$CFGINTERRUPTMSIXVECPENDINGSTATUS,
    I<1>:$CFGINTERRUPTMSISENT,
    I<1>:$CFGINTERRUPTMSIMASKUPDATE,
    I<1>:$CFGINTERRUPTMSIFAIL,
    I<1>:$CFGHOTRESETOUT,
    I<1>:$CFGEXTWRITERECEIVED,
    I<1>:$CFGEXTREADRECEIVED,
    I<1>:$CFGERRNONFATALOUT,
    I<1>:$CFGERRFATALOUT,
    I<1>:$CFGERRCOROUT
  );
}

def PCIE40E5 : XilinxPrimitiveOp<"PCIE40E5", []> {
  let summary = "PCIE40E5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$CFGMGMTADDR,
    I<9>:$APB3PADDR,
    I<81>:$SAXISCCTUSER,
    I<8>:$PIPERXMARGIN3RESPAYLOAD,
    I<8>:$PIPERXMARGIN2RESPAYLOAD,
    I<8>:$PIPERXMARGIN1RESPAYLOAD,
    I<8>:$PIPERXMARGIN0RESPAYLOAD,
    I<8>:$PCIECOMPLDELIVEREDTAG1,
    I<8>:$PCIECOMPLDELIVEREDTAG0,
    I<8>:$CFGVFFLRFUNCNUM,
    I<8>:$CFGREVIDPF3,
    I<8>:$CFGREVIDPF2,
    I<8>:$CFGREVIDPF1,
    I<8>:$CFGREVIDPF0,
    I<8>:$CFGMGMTFUNCTIONNUMBER,
    I<8>:$CFGINTERRUPTMSITPHSTTAG,
    I<8>:$CFGINTERRUPTMSIFUNCTIONNUMBER,
    I<8>:$CFGDSPORTNUMBER,
    I<8>:$CFGDSBUSNUMBER,
    I<64>:$CFGINTERRUPTMSIXADDRESS,
    I<64>:$CFGDSN,
    I<6>:$PIPEEQLF,
    I<6>:$PIPEEQFS,
    I<6>:$DBGSEL1,
    I<6>:$DBGSEL0,
    I<512>:$SAXISRQTDATA,
    I<512>:$SAXISCCTDATA,
    I<5>:$CFGDSDEVICENUMBER,
    I<4>:$PIPERXMARGIN3RESCMD,
    I<4>:$PIPERXMARGIN2RESCMD,
    I<4>:$PIPERXMARGIN1RESCMD,
    I<4>:$PIPERXMARGIN0RESCMD,
    I<4>:$CFGMGMTBYTEENABLE,
    I<4>:$CFGINTERRUPTPENDING,
    I<4>:$CFGINTERRUPTINT,
    I<4>:$CFGFLRDONE,
    I<36>:$CFGTPHRAMREADDATA,
    I<36>:$CFGMSIXRAMREADDATA,
    I<32>:$USERSPAREIN,
    I<32>:$PIPERX15DATA,
    I<32>:$PIPERX14DATA,
    I<32>:$PIPERX13DATA,
    I<32>:$PIPERX12DATA,
    I<32>:$PIPERX11DATA,
    I<32>:$PIPERX10DATA,
    I<32>:$PIPERX09DATA,
    I<32>:$PIPERX08DATA,
    I<32>:$PIPERX07DATA,
    I<32>:$PIPERX06DATA,
    I<32>:$PIPERX05DATA,
    I<32>:$PIPERX04DATA,
    I<32>:$PIPERX03DATA,
    I<32>:$PIPERX02DATA,
    I<32>:$PIPERX01DATA,
    I<32>:$PIPERX00DATA,
    I<32>:$CFGMSGTRANSMITDATA,
    I<32>:$CFGMGMTWRITEDATA,
    I<32>:$CFGINTERRUPTMSIXDATA,
    I<32>:$CFGINTERRUPTMSIPENDINGSTATUS,
    I<32>:$CFGINTERRUPTMSIINT,
    I<32>:$CFGEXTREADDATA,
    I<32>:$APB3PWDATA,
    I<3>:$PIPERX15STATUS,
    I<3>:$PIPERX14STATUS,
    I<3>:$PIPERX13STATUS,
    I<3>:$PIPERX12STATUS,
    I<3>:$PIPERX11STATUS,
    I<3>:$PIPERX10STATUS,
    I<3>:$PIPERX09STATUS,
    I<3>:$PIPERX08STATUS,
    I<3>:$PIPERX07STATUS,
    I<3>:$PIPERX06STATUS,
    I<3>:$PIPERX05STATUS,
    I<3>:$PIPERX04STATUS,
    I<3>:$PIPERX03STATUS,
    I<3>:$PIPERX02STATUS,
    I<3>:$PIPERX01STATUS,
    I<3>:$PIPERX00STATUS,
    I<3>:$CFGMSGTRANSMITTYPE,
    I<3>:$CFGINTERRUPTMSIATTR,
    I<3>:$CFGFCSEL,
    I<3>:$CFGDSFUNCTIONNUMBER,
    I<24>:$MIRXCOMPLETIONRAMERRUNCOR,
    I<24>:$MIRXCOMPLETIONRAMERRCOR,
    I<22>:$MAXISRCTREADY,
    I<22>:$MAXISCQTREADY,
    I<2>:$PIPERXMARGIN3RESLANENUM,
    I<2>:$PIPERXMARGIN2RESLANENUM,
    I<2>:$PIPERXMARGIN1RESLANENUM,
    I<2>:$PIPERXMARGIN0RESLANENUM,
    I<2>:$PIPERX15SYNCHEADER,
    I<2>:$PIPERX15STARTBLOCK,
    I<2>:$PIPERX15CHARISK,
    I<2>:$PIPERX14SYNCHEADER,
    I<2>:$PIPERX14STARTBLOCK,
    I<2>:$PIPERX14CHARISK,
    I<2>:$PIPERX13SYNCHEADER,
    I<2>:$PIPERX13STARTBLOCK,
    I<2>:$PIPERX13CHARISK,
    I<2>:$PIPERX12SYNCHEADER,
    I<2>:$PIPERX12STARTBLOCK,
    I<2>:$PIPERX12CHARISK,
    I<2>:$PIPERX11SYNCHEADER,
    I<2>:$PIPERX11STARTBLOCK,
    I<2>:$PIPERX11CHARISK,
    I<2>:$PIPERX10SYNCHEADER,
    I<2>:$PIPERX10STARTBLOCK,
    I<2>:$PIPERX10CHARISK,
    I<2>:$PIPERX09SYNCHEADER,
    I<2>:$PIPERX09STARTBLOCK,
    I<2>:$PIPERX09CHARISK,
    I<2>:$PIPERX08SYNCHEADER,
    I<2>:$PIPERX08STARTBLOCK,
    I<2>:$PIPERX08CHARISK,
    I<2>:$PIPERX07SYNCHEADER,
    I<2>:$PIPERX07STARTBLOCK,
    I<2>:$PIPERX07CHARISK,
    I<2>:$PIPERX06SYNCHEADER,
    I<2>:$PIPERX06STARTBLOCK,
    I<2>:$PIPERX06CHARISK,
    I<2>:$PIPERX05SYNCHEADER,
    I<2>:$PIPERX05STARTBLOCK,
    I<2>:$PIPERX05CHARISK,
    I<2>:$PIPERX04SYNCHEADER,
    I<2>:$PIPERX04STARTBLOCK,
    I<2>:$PIPERX04CHARISK,
    I<2>:$PIPERX03SYNCHEADER,
    I<2>:$PIPERX03STARTBLOCK,
    I<2>:$PIPERX03CHARISK,
    I<2>:$PIPERX02SYNCHEADER,
    I<2>:$PIPERX02STARTBLOCK,
    I<2>:$PIPERX02CHARISK,
    I<2>:$PIPERX01SYNCHEADER,
    I<2>:$PIPERX01STARTBLOCK,
    I<2>:$PIPERX01CHARISK,
    I<2>:$PIPERX00SYNCHEADER,
    I<2>:$PIPERX00STARTBLOCK,
    I<2>:$PIPERX00CHARISK,
    I<2>:$PCIECQNPREQ,
    I<2>:$PCIECOMPLDELIVERED,
    I<2>:$CFGINTERRUPTMSIXVECPENDING,
    I<2>:$CFGINTERRUPTMSITPHTYPE,
    I<2>:$CFGINTERRUPTMSISELECT,
    I<2>:$CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
    I<18>:$PIPETX15EQCOEFF,
    I<18>:$PIPETX14EQCOEFF,
    I<18>:$PIPETX13EQCOEFF,
    I<18>:$PIPETX12EQCOEFF,
    I<18>:$PIPETX11EQCOEFF,
    I<18>:$PIPETX10EQCOEFF,
    I<18>:$PIPETX09EQCOEFF,
    I<18>:$PIPETX08EQCOEFF,
    I<18>:$PIPETX07EQCOEFF,
    I<18>:$PIPETX06EQCOEFF,
    I<18>:$PIPETX05EQCOEFF,
    I<18>:$PIPETX04EQCOEFF,
    I<18>:$PIPETX03EQCOEFF,
    I<18>:$PIPETX02EQCOEFF,
    I<18>:$PIPETX01EQCOEFF,
    I<18>:$PIPETX00EQCOEFF,
    I<18>:$PIPERX15EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX14EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX13EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX12EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX11EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX10EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX09EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX08EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX07EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX06EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX05EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX04EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX03EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX02EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX01EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX00EQLPNEWTXCOEFFORPRESET,
    I<16>:$SAXISRQTKEEP,
    I<16>:$SAXISCCTKEEP,
    I<16>:$CFGVENDID,
    I<16>:$CFGSUBSYSVENDID,
    I<16>:$CFGSUBSYSIDPF3,
    I<16>:$CFGSUBSYSIDPF2,
    I<16>:$CFGSUBSYSIDPF1,
    I<16>:$CFGSUBSYSIDPF0,
    I<16>:$CFGDEVIDPF3,
    I<16>:$CFGDEVIDPF2,
    I<16>:$CFGDEVIDPF1,
    I<16>:$CFGDEVIDPF0,
    I<16>:$AXIUSERIN,
    I<144>:$MIRXPOSTEDREQUESTRAMREADDATA1,
    I<144>:$MIRXPOSTEDREQUESTRAMREADDATA0,
    I<144>:$MIRXCOMPLETIONRAMREADDATA1,
    I<144>:$MIRXCOMPLETIONRAMREADDATA0,
    I<137>:$SAXISRQTUSER,
    I<128>:$MIREPLAYRAMREADDATA1,
    I<128>:$MIREPLAYRAMREADDATA0,
    I<12>:$MIRXPOSTEDREQUESTRAMERRUNCOR,
    I<12>:$MIRXPOSTEDREQUESTRAMERRCOR,
    I<12>:$MIREPLAYRAMERRUNCOR,
    I<12>:$MIREPLAYRAMERRCOR,
    I<1>:$USERCLKEN,
    I<1>:$USERCLK2,
    I<1>:$USERCLK,
    I<1>:$SAXISRQTVALID,
    I<1>:$SAXISRQTLAST,
    I<1>:$SAXISCCTVALID,
    I<1>:$SAXISCCTLAST,
    I<1>:$RESETN,
    I<1>:$PLGEN34REDOEQUALIZATION,
    I<1>:$PLGEN34REDOEQSPEED,
    I<1>:$PLGEN2UPSTREAMPREFERDEEMPH,
    I<1>:$PLEQRESETEIEOSCOUNT,
    I<1>:$PIPETX15EQDONE,
    I<1>:$PIPETX14EQDONE,
    I<1>:$PIPETX13EQDONE,
    I<1>:$PIPETX12EQDONE,
    I<1>:$PIPETX11EQDONE,
    I<1>:$PIPETX10EQDONE,
    I<1>:$PIPETX09EQDONE,
    I<1>:$PIPETX08EQDONE,
    I<1>:$PIPETX07EQDONE,
    I<1>:$PIPETX06EQDONE,
    I<1>:$PIPETX05EQDONE,
    I<1>:$PIPETX04EQDONE,
    I<1>:$PIPETX03EQDONE,
    I<1>:$PIPETX02EQDONE,
    I<1>:$PIPETX01EQDONE,
    I<1>:$PIPETX00EQDONE,
    I<1>:$PIPERXMARGIN3RESREQ,
    I<1>:$PIPERXMARGIN3REQACK,
    I<1>:$PIPERXMARGIN2RESREQ,
    I<1>:$PIPERXMARGIN2REQACK,
    I<1>:$PIPERXMARGIN1RESREQ,
    I<1>:$PIPERXMARGIN1REQACK,
    I<1>:$PIPERXMARGIN0RESREQ,
    I<1>:$PIPERXMARGIN0REQACK,
    I<1>:$PIPERX15VALID,
    I<1>:$PIPERX15PHYSTATUS,
    I<1>:$PIPERX15EQLPLFFSSEL,
    I<1>:$PIPERX15EQLPADAPTDONE,
    I<1>:$PIPERX15EQDONE,
    I<1>:$PIPERX15ELECIDLE,
    I<1>:$PIPERX15DATAVALID,
    I<1>:$PIPERX14VALID,
    I<1>:$PIPERX14PHYSTATUS,
    I<1>:$PIPERX14EQLPLFFSSEL,
    I<1>:$PIPERX14EQLPADAPTDONE,
    I<1>:$PIPERX14EQDONE,
    I<1>:$PIPERX14ELECIDLE,
    I<1>:$PIPERX14DATAVALID,
    I<1>:$PIPERX13VALID,
    I<1>:$PIPERX13PHYSTATUS,
    I<1>:$PIPERX13EQLPLFFSSEL,
    I<1>:$PIPERX13EQLPADAPTDONE,
    I<1>:$PIPERX13EQDONE,
    I<1>:$PIPERX13ELECIDLE,
    I<1>:$PIPERX13DATAVALID,
    I<1>:$PIPERX12VALID,
    I<1>:$PIPERX12PHYSTATUS,
    I<1>:$PIPERX12EQLPLFFSSEL,
    I<1>:$PIPERX12EQLPADAPTDONE,
    I<1>:$PIPERX12EQDONE,
    I<1>:$PIPERX12ELECIDLE,
    I<1>:$PIPERX12DATAVALID,
    I<1>:$PIPERX11VALID,
    I<1>:$PIPERX11PHYSTATUS,
    I<1>:$PIPERX11EQLPLFFSSEL,
    I<1>:$PIPERX11EQLPADAPTDONE,
    I<1>:$PIPERX11EQDONE,
    I<1>:$PIPERX11ELECIDLE,
    I<1>:$PIPERX11DATAVALID,
    I<1>:$PIPERX10VALID,
    I<1>:$PIPERX10PHYSTATUS,
    I<1>:$PIPERX10EQLPLFFSSEL,
    I<1>:$PIPERX10EQLPADAPTDONE,
    I<1>:$PIPERX10EQDONE,
    I<1>:$PIPERX10ELECIDLE,
    I<1>:$PIPERX10DATAVALID,
    I<1>:$PIPERX09VALID,
    I<1>:$PIPERX09PHYSTATUS,
    I<1>:$PIPERX09EQLPLFFSSEL,
    I<1>:$PIPERX09EQLPADAPTDONE,
    I<1>:$PIPERX09EQDONE,
    I<1>:$PIPERX09ELECIDLE,
    I<1>:$PIPERX09DATAVALID,
    I<1>:$PIPERX08VALID,
    I<1>:$PIPERX08PHYSTATUS,
    I<1>:$PIPERX08EQLPLFFSSEL,
    I<1>:$PIPERX08EQLPADAPTDONE,
    I<1>:$PIPERX08EQDONE,
    I<1>:$PIPERX08ELECIDLE,
    I<1>:$PIPERX08DATAVALID,
    I<1>:$PIPERX07VALID,
    I<1>:$PIPERX07PHYSTATUS,
    I<1>:$PIPERX07EQLPLFFSSEL,
    I<1>:$PIPERX07EQLPADAPTDONE,
    I<1>:$PIPERX07EQDONE,
    I<1>:$PIPERX07ELECIDLE,
    I<1>:$PIPERX07DATAVALID,
    I<1>:$PIPERX06VALID,
    I<1>:$PIPERX06PHYSTATUS,
    I<1>:$PIPERX06EQLPLFFSSEL,
    I<1>:$PIPERX06EQLPADAPTDONE,
    I<1>:$PIPERX06EQDONE,
    I<1>:$PIPERX06ELECIDLE,
    I<1>:$PIPERX06DATAVALID,
    I<1>:$PIPERX05VALID,
    I<1>:$PIPERX05PHYSTATUS,
    I<1>:$PIPERX05EQLPLFFSSEL,
    I<1>:$PIPERX05EQLPADAPTDONE,
    I<1>:$PIPERX05EQDONE,
    I<1>:$PIPERX05ELECIDLE,
    I<1>:$PIPERX05DATAVALID,
    I<1>:$PIPERX04VALID,
    I<1>:$PIPERX04PHYSTATUS,
    I<1>:$PIPERX04EQLPLFFSSEL,
    I<1>:$PIPERX04EQLPADAPTDONE,
    I<1>:$PIPERX04EQDONE,
    I<1>:$PIPERX04ELECIDLE,
    I<1>:$PIPERX04DATAVALID,
    I<1>:$PIPERX03VALID,
    I<1>:$PIPERX03PHYSTATUS,
    I<1>:$PIPERX03EQLPLFFSSEL,
    I<1>:$PIPERX03EQLPADAPTDONE,
    I<1>:$PIPERX03EQDONE,
    I<1>:$PIPERX03ELECIDLE,
    I<1>:$PIPERX03DATAVALID,
    I<1>:$PIPERX02VALID,
    I<1>:$PIPERX02PHYSTATUS,
    I<1>:$PIPERX02EQLPLFFSSEL,
    I<1>:$PIPERX02EQLPADAPTDONE,
    I<1>:$PIPERX02EQDONE,
    I<1>:$PIPERX02ELECIDLE,
    I<1>:$PIPERX02DATAVALID,
    I<1>:$PIPERX01VALID,
    I<1>:$PIPERX01PHYSTATUS,
    I<1>:$PIPERX01EQLPLFFSSEL,
    I<1>:$PIPERX01EQLPADAPTDONE,
    I<1>:$PIPERX01EQDONE,
    I<1>:$PIPERX01ELECIDLE,
    I<1>:$PIPERX01DATAVALID,
    I<1>:$PIPERX00VALID,
    I<1>:$PIPERX00PHYSTATUS,
    I<1>:$PIPERX00EQLPLFFSSEL,
    I<1>:$PIPERX00EQLPADAPTDONE,
    I<1>:$PIPERX00EQDONE,
    I<1>:$PIPERX00ELECIDLE,
    I<1>:$PIPERX00DATAVALID,
    I<1>:$PIPERESETN,
    I<1>:$PIPECLKEN,
    I<1>:$PIPECLK,
    I<1>:$PCIEPOSTEDREQDELIVERED,
    I<1>:$PCIECQPIPELINEEMPTY,
    I<1>:$PCIECQNPUSERCREDITRCVD,
    I<1>:$MGMTSTICKYRESETN,
    I<1>:$MGMTRESETN,
    I<1>:$CORECLKMIRXPOSTEDREQUESTRAM1,
    I<1>:$CORECLKMIRXPOSTEDREQUESTRAM0,
    I<1>:$CORECLKMIRXCOMPLETIONRAM1,
    I<1>:$CORECLKMIRXCOMPLETIONRAM0,
    I<1>:$CORECLKMIREPLAYRAM1,
    I<1>:$CORECLKMIREPLAYRAM0,
    I<1>:$CORECLK,
    I<1>:$CFGVFFLRDONE,
    I<1>:$CFGTPHRAMERRUNCOR,
    I<1>:$CFGTPHRAMERRCOR,
    I<1>:$CFGREQPMTRANSITIONL23READY,
    I<1>:$CFGPOWERSTATECHANGEACK,
    I<1>:$CFGPMASPMTXL0SENTRYDISABLE,
    I<1>:$CFGPMASPML1ENTRYREJECT,
    I<1>:$CFGMSIXRAMERRUNCOR,
    I<1>:$CFGMSIXRAMERRCOR,
    I<1>:$CFGMSGTRANSMIT,
    I<1>:$CFGMGMTWRITE,
    I<1>:$CFGMGMTREAD,
    I<1>:$CFGMGMTDEBUGACCESS,
    I<1>:$CFGLINKTRAININGENABLE,
    I<1>:$CFGINTERRUPTMSIXINT,
    I<1>:$CFGINTERRUPTMSITPHPRESENT,
    I<1>:$CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
    I<1>:$CFGHOTRESETIN,
    I<1>:$CFGEXTREADDATAVALID,
    I<1>:$CFGERRUNCORIN,
    I<1>:$CFGERRCORIN,
    I<1>:$CFGCONFIGSPACEENABLE,
    I<1>:$APB3PWRITE,
    I<1>:$APB3PSEL,
    I<1>:$APB3PRESETN,
    I<1>:$APB3PENABLE,
    I<1>:$APB3CLK,

    // PCIE40E5 parameters follows
    StrAttr:$AER_CAP_PERMIT_ROOTERR_UPDATE,
    StrAttr:$ARI_CAP_ENABLE,
    StrAttr:$AUTO_FLR_RESPONSE,
    APIntAttr<I<8>>:$AXISTEN_IF_CCIX_RX_CREDIT_LIMIT,
    APIntAttr<I<6>>:$AXISTEN_IF_CCIX_TX_CREDIT_LIMIT,
    StrAttr:$AXISTEN_IF_CCIX_TX_REGISTERED_TREADY,
    APIntAttr<I<2>>:$AXISTEN_IF_CC_ALIGNMENT_MODE,
    APIntAttr<I<24>>:$AXISTEN_IF_COMPL_TIMEOUT_REG0,
    APIntAttr<I<28>>:$AXISTEN_IF_COMPL_TIMEOUT_REG1,
    APIntAttr<I<2>>:$AXISTEN_IF_CQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_CQ_EN_POISONED_MEM_WR,
    StrAttr:$AXISTEN_IF_CQ_POISON_DISCARD_DISABLE,
    StrAttr:$AXISTEN_IF_ENABLE_10B_TAGS,
    StrAttr:$AXISTEN_IF_ENABLE_256_TAGS,
    StrAttr:$AXISTEN_IF_ENABLE_CLIENT_TAG,
    StrAttr:$AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE,
    StrAttr:$AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK,
    APIntAttr<I<18>>:$AXISTEN_IF_ENABLE_MSG_ROUTE,
    StrAttr:$AXISTEN_IF_ENABLE_RX_MSG_INTFC,
    StrAttr:$AXISTEN_IF_ENABLE_RX_TAG_SCALING,
    StrAttr:$AXISTEN_IF_ENABLE_TX_TAG_SCALING,
    APIntAttr<I<2>>:$AXISTEN_IF_EXTEND_CPL_TIMEOUT,
    StrAttr:$AXISTEN_IF_EXT_512,
    StrAttr:$AXISTEN_IF_EXT_512_CC_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_CQ_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_RC_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_RQ_STRADDLE,
    APIntAttr<I<2>>:$AXISTEN_IF_INTERNAL_MSIX_VECTORS_PER_FUNCTION,
    StrAttr:$AXISTEN_IF_LEGACY_MODE_ENABLE,
    StrAttr:$AXISTEN_IF_MSIX_FROM_RAM_PIPELINE,
    StrAttr:$AXISTEN_IF_MSIX_RX_PARITY_EN,
    StrAttr:$AXISTEN_IF_MSIX_TO_RAM_PIPELINE,
    StrAttr:$AXISTEN_IF_PASID_UR_CHECK_DISABLE,
    APIntAttr<I<2>>:$AXISTEN_IF_RC_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RC_STRADDLE,
    APIntAttr<I<2>>:$AXISTEN_IF_RQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RQ_CC_REGISTERED_TREADY,
    StrAttr:$AXISTEN_IF_RX_PARITY_EN,
    StrAttr:$AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT,
    StrAttr:$AXISTEN_IF_TX_PARITY_EN,
    APIntAttr<I<2>>:$AXISTEN_IF_WIDTH,
    APIntAttr<I<16>>:$AXISTEN_USER_SPARE,
    StrAttr:$CCIX_CFG_MGMT_MUX_ENABLE,
    StrAttr:$CCIX_DIRECT_ATTACH_MODE,
    StrAttr:$CCIX_ENABLE,
    StrAttr:$CCIX_OPT_TLP_GEN_AND_RECEPT_EN_CONTROL_INTERNAL,
    APIntAttr<I<17>>:$CCIX_PDVSEC_CPL_TIMEOUT,
    StrAttr:$CCIX_PROTOCOL_PF0_DVSEC_ENABLE,
    StrAttr:$CCIX_PROTOCOL_PF1_DVSEC_ENABLE,
    StrAttr:$CCIX_TRANSPORT_PF0_DVSEC_ENABLE,
    StrAttr:$CCIX_TX_CREDIT_CHECK_DISABLE,
    APIntAttr<I<16>>:$CCIX_VENDOR_ID,
    StrAttr:$CFG_BYPASS_MODE_ENABLE,
    StrAttr:$CFG_PRIVATE_SPC,
    StrAttr:$CFG_SPEC_4_0,
    APIntAttr<I<5>>:$CRM_CORE_CLK_FREQ,
    APIntAttr<I<3>>:$CRM_USER_CLK_FREQ,
    APIntAttr<I<16>>:$DEBUG_AXI4ST_SPARE,
    APIntAttr<I<8>>:$DEBUG_AXIST_DISABLE_FEATURE_BIT,
    APIntAttr<I<4>>:$DEBUG_CAR_SPARE,
    APIntAttr<I<16>>:$DEBUG_CFG_SPARE,
    APIntAttr<I<16>>:$DEBUG_LL_SPARE,
    StrAttr:$DEBUG_NO_STICKY_RESET,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL,
    StrAttr:$DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW,
    StrAttr:$DEBUG_PL_DISABLE_SCRAMBLING,
    StrAttr:$DEBUG_PL_SIM_RESET_LFSR,
    APIntAttr<I<16>>:$DEBUG_PL_SPARE,
    StrAttr:$DEBUG_TL_DISABLE_FC_TIMEOUT,
    StrAttr:$DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS,
    APIntAttr<I<16>>:$DEBUG_TL_SPARE,
    StrAttr:$DELAYED_FLR,
    APIntAttr<I<8>>:$DNSTREAM_LINK_NUM,
    StrAttr:$DSN_CAP_ENABLE,
    StrAttr:$EXTENDED_CFG_EXTEND_INTERFACE_ENABLE,
    StrAttr:$HEADER_TYPE_OVERRIDE,
    StrAttr:$IS_SWITCH_PORT,
    StrAttr:$LEGACY_CFG_EXTEND_INTERFACE_ENABLE,
    StrAttr:$LINK_CONTROL2_SELECTABLE_DEEMPH,
    APIntAttr<I<9>>:$LL_ACK_TIMEOUT,
    StrAttr:$LL_ACK_TIMEOUT_EN,
    SI64Attr:$LL_ACK_TIMEOUT_FUNC,
    StrAttr:$LL_DISABLE_SCHED_TX_NAK,
    StrAttr:$LL_FEATURE_EN_DLLP_EXCHANGE,
    StrAttr:$LL_FEATURE_EN_FC_SCALING,
    StrAttr:$LL_FEATURE_EN_FC_SCALING_SCALE_FACTOR_4,
    StrAttr:$LL_REPLAY_FROM_RAM_PIPELINE,
    APIntAttr<I<9>>:$LL_REPLAY_TIMEOUT,
    StrAttr:$LL_REPLAY_TIMEOUT_EN,
    SI64Attr:$LL_REPLAY_TIMEOUT_FUNC,
    StrAttr:$LL_REPLAY_TIMER40_ENABLE,
    StrAttr:$LL_REPLAY_TO_RAM_PIPELINE,
    StrAttr:$LL_RX_TLP_PARITY_GEN,
    StrAttr:$LL_TX_PARITY_CHECK_CHANGE_DISABLE,
    StrAttr:$LL_TX_STALL_ON_ASPM_L1_ENTRY_DISABLE,
    StrAttr:$LL_TX_STALL_ON_PPM_L1_ENTRY_DISABLE,
    StrAttr:$LL_TX_TLP_PARITY_CHK,
    StrAttr:$LL_UFC_ARBITER_ENABLE,
    APIntAttr<I<16>>:$LL_USER_SPARE,
    APIntAttr<I<10>>:$LTR_TX_MESSAGE_MINIMUM_INTERVAL,
    StrAttr:$LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE,
    StrAttr:$LTR_TX_MESSAGE_ON_LTR_ENABLE,
    APIntAttr<I<12>>:$MCAP_CAP_NEXTPTR,
    StrAttr:$MCAP_CFG_SLAVE_BLOCK,
    StrAttr:$MCAP_CONFIGURE_OVERRIDE,
    StrAttr:$MCAP_ENABLE,
    StrAttr:$MCAP_EOS_DESIGN_SWITCH,
    APIntAttr<I<32>>:$MCAP_FPGA_BITSTREAM_VERSION,
    StrAttr:$MCAP_GATE_IO_ENABLE_DESIGN_SWITCH,
    StrAttr:$MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH,
    StrAttr:$MCAP_INPUT_GATE_DESIGN_SWITCH,
    StrAttr:$MCAP_INTERRUPT_ON_MCAP_EOS,
    StrAttr:$MCAP_INTERRUPT_ON_MCAP_ERROR,
    APIntAttr<I<16>>:$MCAP_VSEC_ID,
    APIntAttr<I<12>>:$MCAP_VSEC_LEN,
    APIntAttr<I<4>>:$MCAP_VSEC_REV,
    StrAttr:$PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE,
    APIntAttr<I<12>>:$PF0_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF0_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF0_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<4>>:$PF0_ARI_CAP_VER,
    APIntAttr<I<5>>:$PF0_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$PF0_ATS_CAP_NEXTPTR,
    StrAttr:$PF0_ATS_CAP_ON,
    APIntAttr<I<6>>:$PF0_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF0_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF0_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF0_CAPABILITY_POINTER,
    APIntAttr<I<3>>:$PF0_CCIX_ESM_QUICK_EQ_TIMEOUT,
    APIntAttr<I<16>>:$PF0_CCIX_PDVSEC_CAP_ID,
    APIntAttr<I<12>>:$PF0_CCIX_PDVSEC_CAP_LENGTH,
    APIntAttr<I<12>>:$PF0_CCIX_PDVSEC_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_CCIX_PDVSEC_CAP_REVISION,
    APIntAttr<I<16>>:$PF0_CCIX_PDVSEC_CAP_VENDOR_ID,
    APIntAttr<I<12>>:$PF0_CCIX_PDVSEC_PCR_SIZE,
    APIntAttr<I<12>>:$PF0_CCIX_PDVSEC_PCR_START_ADDR,
    APIntAttr<I<12>>:$PF0_CCIX_PDVSEC_PCSR_SIZE,
    APIntAttr<I<12>>:$PF0_CCIX_PDVSEC_PCSR_START_ADDR,
    APIntAttr<I<16>>:$PF0_CCIX_TDVSEC_CAP_ID,
    APIntAttr<I<12>>:$PF0_CCIX_TDVSEC_CAP_LENGTH,
    APIntAttr<I<12>>:$PF0_CCIX_TDVSEC_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_CCIX_TDVSEC_CAP_REVISION,
    APIntAttr<I<16>>:$PF0_CCIX_TDVSEC_CAP_VENDOR_ID,
    APIntAttr<I<7>>:$PF0_CCIX_TDVSEC_CCIX_VC_BYTE_OFFSET,
    APIntAttr<I<24>>:$PF0_CLASS_CODE,
    StrAttr:$PF0_DEV_CAP2_10B_TAG_COMPLETER_SUPPORTED,
    StrAttr:$PF0_DEV_CAP2_10B_TAG_REQUESTER_SUPPORTED,
    StrAttr:$PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_ARI_FORWARD_ENABLE,
    StrAttr:$PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE,
    StrAttr:$PF0_DEV_CAP2_LTR_SUPPORT,
    APIntAttr<I<2>>:$PF0_DEV_CAP2_OBFF_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L0S_LATENCY,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L1_LATENCY,
    StrAttr:$PF0_DEV_CAP_EXT_TAG_SUPPORTED,
    StrAttr:$PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE,
    APIntAttr<I<3>>:$PF0_DEV_CAP_MAX_PAYLOAD_SIZE,
    StrAttr:$PF0_DEV_CONTROL2_PERMIT_IDO_CPL_EN,
    StrAttr:$PF0_DEV_CONTROL2_PERMIT_IDO_REQ_EN,
    APIntAttr<I<16>>:$PF0_DLL_FEATURE_CAP_ID,
    APIntAttr<I<12>>:$PF0_DLL_FEATURE_CAP_NEXTPTR,
    StrAttr:$PF0_DLL_FEATURE_CAP_ON,
    APIntAttr<I<4>>:$PF0_DLL_FEATURE_CAP_VER,
    APIntAttr<I<12>>:$PF0_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF0_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF0_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF0_INTERRUPT_PIN,
    SI64Attr:$PF0_LINK_CAP_ASPM_SUPPORT,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4,
    APIntAttr<I<1>>:$PF0_LINK_CONTROL_RCB,
    StrAttr:$PF0_LINK_STATUS_SLOT_CLOCK_CONFIG,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_NOSNOOP_LAT,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_SNOOP_LAT,
    APIntAttr<I<12>>:$PF0_LTR_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_LTR_CAP_VER,
    APIntAttr<I<16>>:$PF0_MARGINING_CAP_ID,
    APIntAttr<I<12>>:$PF0_MARGINING_CAP_NEXTPTR,
    StrAttr:$PF0_MARGINING_CAP_ON,
    APIntAttr<I<4>>:$PF0_MARGINING_CAP_VER,
    StrAttr:$PF0_MARGINING_USES_DRVR_SW,
    APIntAttr<I<8>>:$PF0_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF0_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<6>>:$PF0_MSIX_VECTOR_COUNT,
    SI64Attr:$PF0_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF0_MSI_CAP_NEXTPTR,
    StrAttr:$PF0_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<1>>:$PF0_PASID_CAP_EXEC_PERM_SUPP,
    APIntAttr<I<5>>:$PF0_PASID_CAP_MAX_PASID_WIDTH,
    APIntAttr<I<12>>:$PF0_PASID_CAP_NEXTPTR,
    APIntAttr<I<1>>:$PF0_PASID_CAP_ON,
    APIntAttr<I<1>>:$PF0_PASID_CAP_PRIVIL_MODE_SUPP,
    APIntAttr<I<8>>:$PF0_PCIE_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF0_PL16_CAP_ID,
    APIntAttr<I<12>>:$PF0_PL16_CAP_NEXTPTR,
    StrAttr:$PF0_PL16_CAP_ON,
    APIntAttr<I<4>>:$PF0_PL16_CAP_VER,
    APIntAttr<I<8>>:$PF0_PM_CAP_ID,
    APIntAttr<I<8>>:$PF0_PM_CAP_NEXTPTR,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D0,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D1,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D3COLD,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D3HOT,
    StrAttr:$PF0_PM_CAP_SUPP_D1_STATE,
    APIntAttr<I<3>>:$PF0_PM_CAP_VER_ID,
    StrAttr:$PF0_PM_CSR_NOSOFTRESET,
    APIntAttr<I<12>>:$PF0_PRI_CAP_NEXTPTR,
    StrAttr:$PF0_PRI_CAP_ON,
    APIntAttr<I<32>>:$PF0_PRI_OST_PR_CAPACITY,
    APIntAttr<I<12>>:$PF0_SECONDARY_PCIE_CAP_NEXTPTR,
    StrAttr:$PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF0_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF0_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF0_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF0_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF0_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF0_SRIOV_VF_DEVICE_ID,
    StrAttr:$PF0_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF0_TPHR_CAP_ENABLE,
    StrAttr:$PF0_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF0_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF0_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF0_TPHR_CAP_VER,
    APIntAttr<I<4>>:$PF0_VC_ARB_CAPABILITY,
    APIntAttr<I<8>>:$PF0_VC_ARB_TBL_OFFSET,
    StrAttr:$PF0_VC_CAP_ENABLE,
    APIntAttr<I<12>>:$PF0_VC_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_VC_CAP_VER,
    StrAttr:$PF0_VC_EXTENDED_COUNT,
    StrAttr:$PF0_VC_LOW_PRIORITY_EXTENDED_COUNT,
    APIntAttr<I<12>>:$PF1_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF1_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<5>>:$PF1_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$PF1_ATS_CAP_NEXTPTR,
    StrAttr:$PF1_ATS_CAP_ON,
    APIntAttr<I<6>>:$PF1_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF1_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF1_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF1_CAPABILITY_POINTER,
    APIntAttr<I<16>>:$PF1_CCIX_PDVSEC_CAP_ID,
    APIntAttr<I<12>>:$PF1_CCIX_PDVSEC_CAP_LENGTH,
    APIntAttr<I<12>>:$PF1_CCIX_PDVSEC_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF1_CCIX_PDVSEC_CAP_REVISION,
    APIntAttr<I<16>>:$PF1_CCIX_PDVSEC_CAP_VENDOR_ID,
    APIntAttr<I<12>>:$PF1_CCIX_PDVSEC_PCR_SIZE,
    APIntAttr<I<12>>:$PF1_CCIX_PDVSEC_PCR_START_ADDR,
    APIntAttr<I<12>>:$PF1_CCIX_PDVSEC_PCSR_SIZE,
    APIntAttr<I<12>>:$PF1_CCIX_PDVSEC_PCSR_START_ADDR,
    APIntAttr<I<24>>:$PF1_CLASS_CODE,
    APIntAttr<I<3>>:$PF1_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF1_DLL_FEATURE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF1_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF1_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF1_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF1_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF1_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF1_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF1_MSI_CAP_NEXTPTR,
    StrAttr:$PF1_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<1>>:$PF1_PASID_CAP_EXEC_PERM_SUPP,
    APIntAttr<I<5>>:$PF1_PASID_CAP_MAX_PASID_WIDTH,
    APIntAttr<I<12>>:$PF1_PASID_CAP_NEXTPTR,
    APIntAttr<I<1>>:$PF1_PASID_CAP_PRIVIL_MODE_SUPP,
    APIntAttr<I<8>>:$PF1_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF1_PM_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_PRI_CAP_NEXTPTR,
    StrAttr:$PF1_PRI_CAP_ON,
    APIntAttr<I<32>>:$PF1_PRI_OST_PR_CAPACITY,
    StrAttr:$PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF1_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF1_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF1_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF1_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF1_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF1_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$PF2_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF2_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF2_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<5>>:$PF2_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$PF2_ATS_CAP_NEXTPTR,
    StrAttr:$PF2_ATS_CAP_ON,
    APIntAttr<I<6>>:$PF2_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF2_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF2_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF2_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF2_CLASS_CODE,
    APIntAttr<I<3>>:$PF2_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF2_DLL_FEATURE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF2_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF2_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF2_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF2_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF2_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF2_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF2_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF2_MSI_CAP_NEXTPTR,
    StrAttr:$PF2_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<1>>:$PF2_PASID_CAP_EXEC_PERM_SUPP,
    APIntAttr<I<5>>:$PF2_PASID_CAP_MAX_PASID_WIDTH,
    APIntAttr<I<12>>:$PF2_PASID_CAP_NEXTPTR,
    APIntAttr<I<1>>:$PF2_PASID_CAP_PRIVIL_MODE_SUPP,
    APIntAttr<I<8>>:$PF2_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF2_PM_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF2_PRI_CAP_NEXTPTR,
    StrAttr:$PF2_PRI_CAP_ON,
    APIntAttr<I<32>>:$PF2_PRI_OST_PR_CAPACITY,
    StrAttr:$PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF2_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF2_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF2_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF2_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF2_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF2_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF2_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF2_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF2_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$PF3_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF3_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF3_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<5>>:$PF3_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$PF3_ATS_CAP_NEXTPTR,
    StrAttr:$PF3_ATS_CAP_ON,
    APIntAttr<I<6>>:$PF3_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF3_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF3_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF3_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF3_CLASS_CODE,
    APIntAttr<I<3>>:$PF3_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF3_DLL_FEATURE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF3_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF3_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF3_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF3_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF3_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF3_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF3_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF3_MSI_CAP_NEXTPTR,
    StrAttr:$PF3_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<1>>:$PF3_PASID_CAP_EXEC_PERM_SUPP,
    APIntAttr<I<5>>:$PF3_PASID_CAP_MAX_PASID_WIDTH,
    APIntAttr<I<12>>:$PF3_PASID_CAP_NEXTPTR,
    APIntAttr<I<1>>:$PF3_PASID_CAP_PRIVIL_MODE_SUPP,
    APIntAttr<I<8>>:$PF3_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF3_PM_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF3_PRI_CAP_NEXTPTR,
    StrAttr:$PF3_PRI_CAP_ON,
    APIntAttr<I<32>>:$PF3_PRI_OST_PR_CAPACITY,
    StrAttr:$PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF3_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF3_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF3_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF3_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF3_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF3_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF3_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF3_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF3_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<3>>:$PL_CCIX_ESM_CALIBRATION_TIMEOUT,
    APIntAttr<I<3>>:$PL_CCIX_ESM_EXTENDED_EQ_TIMEOUT,
    StrAttr:$PL_CFG_STATE_ROBUSTNESS_ENABLE,
    StrAttr:$PL_CTRL_SKP_GEN_ENABLE,
    StrAttr:$PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE,
    StrAttr:$PL_DEEMPH_SOURCE_SELECT,
    StrAttr:$PL_DESKEW_ON_SKIP_IN_GEN12,
    StrAttr:$PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3,
    StrAttr:$PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4,
    StrAttr:$PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2,
    StrAttr:$PL_DISABLE_DC_BALANCE,
    StrAttr:$PL_DISABLE_EI_INFER_IN_L0,
    StrAttr:$PL_DISABLE_LANE_REVERSAL,
    APIntAttr<I<2>>:$PL_DISABLE_LFSR_UPDATE_ON_SKP,
    StrAttr:$PL_DISABLE_RETRAIN_ON_EB_ERROR,
    StrAttr:$PL_DISABLE_RETRAIN_ON_FRAMING_ERROR,
    APIntAttr<I<16>>:$PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR,
    StrAttr:$PL_DISABLE_UPCONFIG_CAPABLE,
    StrAttr:$PL_ENABLE_CCIX_EDR,
    APIntAttr<I<2>>:$PL_ENABLE_CCIX_EDR_REACH_MODE,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_DISABLE_COEFF_CHECK,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_DISABLE_PRESET_CHECK,
    APIntAttr<I<5>>:$PL_EQ_ADAPT_ITER_COUNT,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_REJECT_RETRY_COUNT,
    APIntAttr<I<2>>:$PL_EQ_BYPASS_PHASE23,
    APIntAttr<I<16>>:$PL_EQ_DEFAULT_CCIX_EDR_TX_PRESET,
    APIntAttr<I<6>>:$PL_EQ_DEFAULT_RX_PRESET_HINT,
    APIntAttr<I<16>>:$PL_EQ_DEFAULT_TX_PRESET,
    StrAttr:$PL_EQ_DISABLE_MISMATCH_CHECK,
    APIntAttr<I<6>>:$PL_EQ_FS,
    APIntAttr<I<6>>:$PL_EQ_LF,
    APIntAttr<I<16>>:$PL_EQ_LP_TXPRESET,
    APIntAttr<I<16>>:$PL_EQ_LP_TXPRESET2,
    APIntAttr<I<3>>:$PL_EQ_RX_ADAPTATION_MODE,
    APIntAttr<I<2>>:$PL_EQ_RX_ADAPT_EQ_PHASE0,
    APIntAttr<I<2>>:$PL_EQ_RX_ADAPT_EQ_PHASE1,
    StrAttr:$PL_EQ_RX_ADAPT_SIM_ENABLE,
    APIntAttr<I<22>>:$PL_EQ_RX_ADAPT_TIMER,
    APIntAttr<I<22>>:$PL_EQ_RX_ADAPT_TIMER_SIM,
    APIntAttr<I<4>>:$PL_EQ_RX_ADV_EQ_PER_DATA_RATE_ENABLE,
    StrAttr:$PL_EQ_SHORT_ADAPT_PHASE,
    StrAttr:$PL_EQ_TX_8G_EQ_TS2_ENABLE,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_0,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_1,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_2,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_3,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_4,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_5,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_6,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_7,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_8,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_9,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_A,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_B,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_C,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_D,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_E,
    APIntAttr<I<7>>:$PL_EQ_TX_MAINCUR_F,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_0,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_1,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_2,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_3,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_4,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_5,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_6,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_7,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_8,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_9,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_A,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_B,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_C,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_D,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_E,
    APIntAttr<I<6>>:$PL_EQ_TX_POSTCUR_F,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_0,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_1,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_2,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_3,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_4,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_5,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_6,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_7,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_8,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_9,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_A,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_B,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_C,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_D,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_E,
    APIntAttr<I<6>>:$PL_EQ_TX_PRECUR_F,
    StrAttr:$PL_EXIT_LOOPBACK_ON_EI_ENTRY,
    StrAttr:$PL_INFER_EI_DISABLE_LPBK_ACTIVE,
    StrAttr:$PL_INFER_EI_DISABLE_REC_RC,
    StrAttr:$PL_INFER_EI_DISABLE_REC_SPD,
    APIntAttr<I<32>>:$PL_LANE0_CCIX_EDR_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE0_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE10_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE11_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE12_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE13_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE14_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE15_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE1_CCIX_EDR_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE1_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE2_CCIX_EDR_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE2_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE3_CCIX_EDR_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE3_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE4_CCIX_EDR_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE4_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE5_CCIX_EDR_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE5_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE6_CCIX_EDR_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE6_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE7_CCIX_EDR_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE7_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE8_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE9_EQ_CONTROL,
    APIntAttr<I<4>>:$PL_LINK_CAP_MAX_LINK_SPEED,
    APIntAttr<I<5>>:$PL_LINK_CAP_MAX_LINK_WIDTH,
    SI64Attr:$PL_N_FTS,
    StrAttr:$PL_QUIESCE_GUARANTEE_DISABLE,
    StrAttr:$PL_RECALIBRATION_NEEDED_ON_ESM_RATE01_PROGRAMMING_CHANGE,
    StrAttr:$PL_REDO_EQ_SOURCE_SELECT,
    APIntAttr<I<8>>:$PL_REPORT_ALL_PHY_ERRORS,
    StrAttr:$PL_RETIMER_PRESENCE_DETECTION_SUPPORTED,
    APIntAttr<I<2>>:$PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_CLWS_GEN3,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_CLWS_GEN4,
    APIntAttr<I<2>>:$PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_RRL_GEN3,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_RRL_GEN4,
    APIntAttr<I<2>>:$PL_RX_L0S_EXIT_TO_RECOVERY,
    StrAttr:$PL_SELF_TRAIN,
    APIntAttr<I<2>>:$PL_SIM_FAST_LINK_TRAINING,
    StrAttr:$PL_SRIS_ENABLE,
    APIntAttr<I<7>>:$PL_SRIS_SKPOS_GEN_SPD_VEC,
    APIntAttr<I<7>>:$PL_SRIS_SKPOS_REC_SPD_VEC,
    StrAttr:$PL_TWO_RETIMER_PRESENCE_DETECTION_SUPPORTED,
    StrAttr:$PL_UPSTREAM_FACING,
    APIntAttr<I<16>>:$PL_USER_SPARE,
    APIntAttr<I<16>>:$PL_USER_SPARE2,
    APIntAttr<I<32>>:$PL_USER_SPARE3,
    APIntAttr<I<16>>:$PM_ASPML0S_TIMEOUT,
    APIntAttr<I<20>>:$PM_ASPML1_ENTRY_DELAY,
    StrAttr:$PM_ENABLE_L23_ENTRY,
    StrAttr:$PM_ENABLE_SLOT_POWER_CAPTURE,
    APIntAttr<I<32>>:$PM_L1_REENTRY_DELAY,
    APIntAttr<I<16>>:$PM_PME_TURNOFF_ACK_DELAY,
    StrAttr:$ROOT_CAP_CRS_SW_VISIBILITY,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SPARE_BIT0,
    SI64Attr:$SPARE_BIT1,
    SI64Attr:$SPARE_BIT2,
    StrAttr:$SPARE_BIT3,
    SI64Attr:$SPARE_BIT4,
    SI64Attr:$SPARE_BIT5,
    SI64Attr:$SPARE_BIT6,
    SI64Attr:$SPARE_BIT7,
    SI64Attr:$SPARE_BIT8,
    APIntAttr<I<8>>:$SPARE_BYTE0,
    APIntAttr<I<8>>:$SPARE_BYTE1,
    APIntAttr<I<8>>:$SPARE_BYTE2,
    APIntAttr<I<8>>:$SPARE_BYTE3,
    APIntAttr<I<32>>:$SPARE_WORD0,
    APIntAttr<I<32>>:$SPARE_WORD1,
    APIntAttr<I<32>>:$SPARE_WORD2,
    APIntAttr<I<32>>:$SPARE_WORD3,
    APIntAttr<I<4>>:$SRIOV_CAP_ENABLE,
    StrAttr:$TL2CFG_IF_PARITY_CHK,
    APIntAttr<I<2>>:$TL_COMPLETION_RAM_NUM_TLPS,
    APIntAttr<I<2>>:$TL_COMPLETION_RAM_SIZE,
    APIntAttr<I<12>>:$TL_CREDITS_CD,
    APIntAttr<I<12>>:$TL_CREDITS_CD_VC1,
    APIntAttr<I<8>>:$TL_CREDITS_CH,
    APIntAttr<I<8>>:$TL_CREDITS_CH_VC1,
    APIntAttr<I<12>>:$TL_CREDITS_NPD,
    APIntAttr<I<12>>:$TL_CREDITS_NPD_VC1,
    APIntAttr<I<8>>:$TL_CREDITS_NPH,
    APIntAttr<I<8>>:$TL_CREDITS_NPH_VC1,
    APIntAttr<I<12>>:$TL_CREDITS_PD,
    APIntAttr<I<12>>:$TL_CREDITS_PD_VC1,
    APIntAttr<I<8>>:$TL_CREDITS_PH,
    APIntAttr<I<8>>:$TL_CREDITS_PH_VC1,
    StrAttr:$TL_DISABLE_RX_FLOW_CTL,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TIME,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1,
    StrAttr:$TL_FEATURE_ENABLE_FC_SCALING,
    APIntAttr<I<1>>:$TL_NP_FIFO_NUM_TLPS,
    APIntAttr<I<2>>:$TL_PF_ENABLE_REG,
    APIntAttr<I<1>>:$TL_POSTED_RAM_SIZE,
    StrAttr:$TL_RX_CCIX_FIFO_FROM_RAM_READ_PIPELINE,
    APIntAttr<I<1>>:$TL_RX_CCIX_FIFO_RAM_SIZE,
    StrAttr:$TL_RX_CCIX_FIFO_TO_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_CCIX_FIFO_TO_RAM_WRITE_PIPELINE,
    StrAttr:$TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_COMPLETION_TO_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE,
    StrAttr:$TL_RX_POSTED_FROM_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_POSTED_TO_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_POSTED_TO_RAM_WRITE_PIPELINE,
    StrAttr:$TL_TX_MUX_STRICT_PRIORITY,
    StrAttr:$TL_TX_TLP_STRADDLE_ENABLE,
    StrAttr:$TL_TX_TLP_TERMINATE_PARITY,
    APIntAttr<I<16>>:$TL_USER_SPARE,
    StrAttr:$TPH_FROM_RAM_PIPELINE,
    StrAttr:$TPH_TO_RAM_PIPELINE,
    StrAttr:$VC1_BASE_DISABLE,
    APIntAttr<I<8>>:$VF0_CAPABILITY_POINTER,
    StrAttr:$VFG0_10B_TAG_REQUESTER_SUPPORTED,
    APIntAttr<I<12>>:$VFG0_ARI_CAP_NEXTPTR,
    APIntAttr<I<5>>:$VFG0_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$VFG0_ATS_CAP_NEXTPTR,
    StrAttr:$VFG0_ATS_CAP_ON,
    APIntAttr<I<8>>:$VFG0_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG0_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG0_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG0_TPHR_CAP_ST_MODE_SEL,
    StrAttr:$VFG1_10B_TAG_REQUESTER_SUPPORTED,
    APIntAttr<I<12>>:$VFG1_ARI_CAP_NEXTPTR,
    APIntAttr<I<5>>:$VFG1_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$VFG1_ATS_CAP_NEXTPTR,
    StrAttr:$VFG1_ATS_CAP_ON,
    APIntAttr<I<8>>:$VFG1_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG1_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG1_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG1_TPHR_CAP_ST_MODE_SEL,
    StrAttr:$VFG2_10B_TAG_REQUESTER_SUPPORTED,
    APIntAttr<I<12>>:$VFG2_ARI_CAP_NEXTPTR,
    APIntAttr<I<5>>:$VFG2_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$VFG2_ATS_CAP_NEXTPTR,
    StrAttr:$VFG2_ATS_CAP_ON,
    APIntAttr<I<8>>:$VFG2_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG2_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG2_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG2_TPHR_CAP_ST_MODE_SEL,
    StrAttr:$VFG3_10B_TAG_REQUESTER_SUPPORTED,
    APIntAttr<I<12>>:$VFG3_ARI_CAP_NEXTPTR,
    APIntAttr<I<5>>:$VFG3_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$VFG3_ATS_CAP_NEXTPTR,
    StrAttr:$VFG3_ATS_CAP_ON,
    APIntAttr<I<8>>:$VFG3_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG3_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG3_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG3_TPHR_CAP_ST_MODE_SEL
  );

  let results = (outs
    I<10>:$PCIERQTAG1,
    I<10>:$PCIERQTAG0,
    I<10>:$MIRXPOSTEDREQUESTRAMWRITEADDRESS1,
    I<10>:$MIRXPOSTEDREQUESTRAMWRITEADDRESS0,
    I<10>:$MIRXPOSTEDREQUESTRAMREADADDRESS1,
    I<10>:$MIRXPOSTEDREQUESTRAMREADADDRESS0,
    I<10>:$MIRXCOMPLETIONRAMWRITEADDRESS1,
    I<10>:$MIRXCOMPLETIONRAMWRITEADDRESS0,
    I<10>:$MIRXCOMPLETIONRAMREADADDRESS1,
    I<10>:$MIRXCOMPLETIONRAMREADADDRESS0,
    I<10>:$MIREPLAYRAMADDRESS1,
    I<10>:$MIREPLAYRAMADDRESS0,
    I<10>:$CFGEXTREGISTERNUMBER,
    I<8>:$PIPERXMARGIN3REQPAYLOAD,
    I<8>:$PIPERXMARGIN2REQPAYLOAD,
    I<8>:$PIPERXMARGIN1REQPAYLOAD,
    I<8>:$PIPERXMARGIN0REQPAYLOAD,
    I<8>:$CFGMSGRECEIVEDDATA,
    I<8>:$CFGFCPH,
    I<8>:$CFGFCNPH,
    I<8>:$CFGFCCPLH,
    I<8>:$CFGEXTFUNCTIONNUMBER,
    I<8>:$CFGBUSNUMBER,
    I<6>:$PIPETX15EQDEEMPH,
    I<6>:$PIPETX14EQDEEMPH,
    I<6>:$PIPETX13EQDEEMPH,
    I<6>:$PIPETX12EQDEEMPH,
    I<6>:$PIPETX11EQDEEMPH,
    I<6>:$PIPETX10EQDEEMPH,
    I<6>:$PIPETX09EQDEEMPH,
    I<6>:$PIPETX08EQDEEMPH,
    I<6>:$PIPETX07EQDEEMPH,
    I<6>:$PIPETX06EQDEEMPH,
    I<6>:$PIPETX05EQDEEMPH,
    I<6>:$PIPETX04EQDEEMPH,
    I<6>:$PIPETX03EQDEEMPH,
    I<6>:$PIPETX02EQDEEMPH,
    I<6>:$PIPETX01EQDEEMPH,
    I<6>:$PIPETX00EQDEEMPH,
    I<6>:$PIPERXEQLPLFFS,
    I<6>:$PIPELTSSM,
    I<6>:$PCIERQSEQNUM1,
    I<6>:$PCIERQSEQNUM0,
    I<6>:$PCIECQNPREQCOUNT,
    I<6>:$CFGLTSSMSTATE,
    I<512>:$MAXISRCTDATA,
    I<512>:$MAXISCQTDATA,
    I<5>:$CFGMSGRECEIVEDTYPE,
    I<5>:$CFGLOCALERROROUT,
    I<4>:$SAXISRQTREADY,
    I<4>:$SAXISCCTREADY,
    I<4>:$PIPERXMARGIN3REQCMD,
    I<4>:$PIPERXMARGIN2REQCMD,
    I<4>:$PIPERXMARGIN1REQCMD,
    I<4>:$PIPERXMARGIN0REQCMD,
    I<4>:$PIPERXEQLPTXPRESET,
    I<4>:$PCIETFCNPHAV,
    I<4>:$PCIETFCNPDAV,
    I<4>:$PCIERQTAGAV,
    I<4>:$CFGTPHREQUESTERENABLE,
    I<4>:$CFGTPHRAMWRITEBYTEENABLE,
    I<4>:$CFGRCBSTATUS,
    I<4>:$CFGPASIDPRIVILMODEENABLE,
    I<4>:$CFGPASIDEXECPERMISSIONENABLE,
    I<4>:$CFGPASIDENABLE,
    I<4>:$CFGMSIXRAMWRITEBYTEENABLE,
    I<4>:$CFGINTERRUPTMSIXMASK,
    I<4>:$CFGINTERRUPTMSIXENABLE,
    I<4>:$CFGINTERRUPTMSIENABLE,
    I<4>:$CFGFLRINPROCESS,
    I<4>:$CFGEXTWRITEBYTEENABLE,
    I<4>:$CFGATOMICREQUESTERENABLE,
    I<4>:$CFG10BTAGREQUESTERENABLE,
    I<36>:$CFGTPHRAMWRITEDATA,
    I<36>:$CFGMSIXRAMWRITEDATA,
    I<32>:$USERSPAREOUT,
    I<32>:$PIPETX15DATA,
    I<32>:$PIPETX14DATA,
    I<32>:$PIPETX13DATA,
    I<32>:$PIPETX12DATA,
    I<32>:$PIPETX11DATA,
    I<32>:$PIPETX10DATA,
    I<32>:$PIPETX09DATA,
    I<32>:$PIPETX08DATA,
    I<32>:$PIPETX07DATA,
    I<32>:$PIPETX06DATA,
    I<32>:$PIPETX05DATA,
    I<32>:$PIPETX04DATA,
    I<32>:$PIPETX03DATA,
    I<32>:$PIPETX02DATA,
    I<32>:$PIPETX01DATA,
    I<32>:$PIPETX00DATA,
    I<32>:$DBGCTRL1OUT,
    I<32>:$DBGCTRL0OUT,
    I<32>:$CFGMGMTREADDATA,
    I<32>:$CFGINTERRUPTMSIDATA,
    I<32>:$CFGEXTWRITEDATA,
    I<32>:$APB3PRDATA,
    I<3>:$PIPETXRATE,
    I<3>:$PIPETXMARGIN,
    I<3>:$CFGNEGOTIATEDWIDTH,
    I<3>:$CFGMAXREADREQ,
    I<256>:$DBGDATA1OUT,
    I<256>:$DBGDATA0OUT,
    I<229>:$MAXISCQTUSER,
    I<2>:$PLEQPHASE,
    I<2>:$PIPETX15SYNCHEADER,
    I<2>:$PIPETX15POWERDOWN,
    I<2>:$PIPETX15EQCONTROL,
    I<2>:$PIPETX15CHARISK,
    I<2>:$PIPETX14SYNCHEADER,
    I<2>:$PIPETX14POWERDOWN,
    I<2>:$PIPETX14EQCONTROL,
    I<2>:$PIPETX14CHARISK,
    I<2>:$PIPETX13SYNCHEADER,
    I<2>:$PIPETX13POWERDOWN,
    I<2>:$PIPETX13EQCONTROL,
    I<2>:$PIPETX13CHARISK,
    I<2>:$PIPETX12SYNCHEADER,
    I<2>:$PIPETX12POWERDOWN,
    I<2>:$PIPETX12EQCONTROL,
    I<2>:$PIPETX12CHARISK,
    I<2>:$PIPETX11SYNCHEADER,
    I<2>:$PIPETX11POWERDOWN,
    I<2>:$PIPETX11EQCONTROL,
    I<2>:$PIPETX11CHARISK,
    I<2>:$PIPETX10SYNCHEADER,
    I<2>:$PIPETX10POWERDOWN,
    I<2>:$PIPETX10EQCONTROL,
    I<2>:$PIPETX10CHARISK,
    I<2>:$PIPETX09SYNCHEADER,
    I<2>:$PIPETX09POWERDOWN,
    I<2>:$PIPETX09EQCONTROL,
    I<2>:$PIPETX09CHARISK,
    I<2>:$PIPETX08SYNCHEADER,
    I<2>:$PIPETX08POWERDOWN,
    I<2>:$PIPETX08EQCONTROL,
    I<2>:$PIPETX08CHARISK,
    I<2>:$PIPETX07SYNCHEADER,
    I<2>:$PIPETX07POWERDOWN,
    I<2>:$PIPETX07EQCONTROL,
    I<2>:$PIPETX07CHARISK,
    I<2>:$PIPETX06SYNCHEADER,
    I<2>:$PIPETX06POWERDOWN,
    I<2>:$PIPETX06EQCONTROL,
    I<2>:$PIPETX06CHARISK,
    I<2>:$PIPETX05SYNCHEADER,
    I<2>:$PIPETX05POWERDOWN,
    I<2>:$PIPETX05EQCONTROL,
    I<2>:$PIPETX05CHARISK,
    I<2>:$PIPETX04SYNCHEADER,
    I<2>:$PIPETX04POWERDOWN,
    I<2>:$PIPETX04EQCONTROL,
    I<2>:$PIPETX04CHARISK,
    I<2>:$PIPETX03SYNCHEADER,
    I<2>:$PIPETX03POWERDOWN,
    I<2>:$PIPETX03EQCONTROL,
    I<2>:$PIPETX03CHARISK,
    I<2>:$PIPETX02SYNCHEADER,
    I<2>:$PIPETX02POWERDOWN,
    I<2>:$PIPETX02EQCONTROL,
    I<2>:$PIPETX02CHARISK,
    I<2>:$PIPETX01SYNCHEADER,
    I<2>:$PIPETX01POWERDOWN,
    I<2>:$PIPETX01EQCONTROL,
    I<2>:$PIPETX01CHARISK,
    I<2>:$PIPETX00SYNCHEADER,
    I<2>:$PIPETX00POWERDOWN,
    I<2>:$PIPETX00EQCONTROL,
    I<2>:$PIPETX00CHARISK,
    I<2>:$PIPERXMARGIN3REQLANENUM,
    I<2>:$PIPERXMARGIN2REQLANENUM,
    I<2>:$PIPERXMARGIN1REQLANENUM,
    I<2>:$PIPERXMARGIN0REQLANENUM,
    I<2>:$PIPERX15EQCONTROL,
    I<2>:$PIPERX14EQCONTROL,
    I<2>:$PIPERX13EQCONTROL,
    I<2>:$PIPERX12EQCONTROL,
    I<2>:$PIPERX11EQCONTROL,
    I<2>:$PIPERX10EQCONTROL,
    I<2>:$PIPERX09EQCONTROL,
    I<2>:$PIPERX08EQCONTROL,
    I<2>:$PIPERX07EQCONTROL,
    I<2>:$PIPERX06EQCONTROL,
    I<2>:$PIPERX05EQCONTROL,
    I<2>:$PIPERX04EQCONTROL,
    I<2>:$PIPERX03EQCONTROL,
    I<2>:$PIPERX02EQCONTROL,
    I<2>:$PIPERX01EQCONTROL,
    I<2>:$PIPERX00EQCONTROL,
    I<2>:$MIRXCOMPLETIONRAMWRITEENABLE1,
    I<2>:$MIRXCOMPLETIONRAMWRITEENABLE0,
    I<2>:$MIRXCOMPLETIONRAMREADENABLE1,
    I<2>:$MIRXCOMPLETIONRAMREADENABLE0,
    I<2>:$CFGTXPMSTATE,
    I<2>:$CFGRXPMSTATE,
    I<2>:$CFGPHYLINKSTATUS,
    I<2>:$CFGMAXPAYLOAD,
    I<2>:$CFGLINKPOWERSTATE,
    I<2>:$CFGFCPHSCALE,
    I<2>:$CFGFCPDSCALE,
    I<2>:$CFGFCNPHSCALE,
    I<2>:$CFGFCNPDSCALE,
    I<2>:$CFGFCCPLHSCALE,
    I<2>:$CFGFCCPLDSCALE,
    I<2>:$CFGCURRENTSPEED,
    I<161>:$MAXISRCTUSER,
    I<16>:$MAXISRCTKEEP,
    I<16>:$MAXISCQTKEEP,
    I<16>:$CFGFUNCTIONSTATUS,
    I<16>:$AXIUSEROUT,
    I<144>:$MIRXPOSTEDREQUESTRAMWRITEDATA1,
    I<144>:$MIRXPOSTEDREQUESTRAMWRITEDATA0,
    I<144>:$MIRXCOMPLETIONRAMWRITEDATA1,
    I<144>:$MIRXCOMPLETIONRAMWRITEDATA0,
    I<13>:$CFGMSIXRAMADDRESS,
    I<128>:$MIREPLAYRAMWRITEDATA1,
    I<128>:$MIREPLAYRAMWRITEDATA0,
    I<12>:$CFGTPHSTMODE,
    I<12>:$CFGTPHRAMADDRESS,
    I<12>:$CFGINTERRUPTMSIMMENABLE,
    I<12>:$CFGFUNCTIONPOWERSTATE,
    I<12>:$CFGFCPD,
    I<12>:$CFGFCNPD,
    I<12>:$CFGFCCPLD,
    I<1>:$PLRCVDEIOSANYLANE,
    I<1>:$PLGEN34EQMISMATCH,
    I<1>:$PLEQINPROGRESS,
    I<1>:$PIPETXSWING,
    I<1>:$PIPETXRESET,
    I<1>:$PIPETXRCVRDET,
    I<1>:$PIPETXDEEMPH,
    I<1>:$PIPETX15STARTBLOCK,
    I<1>:$PIPETX15ELECIDLE,
    I<1>:$PIPETX15DATAVALID,
    I<1>:$PIPETX15COMPLIANCE,
    I<1>:$PIPETX14STARTBLOCK,
    I<1>:$PIPETX14ELECIDLE,
    I<1>:$PIPETX14DATAVALID,
    I<1>:$PIPETX14COMPLIANCE,
    I<1>:$PIPETX13STARTBLOCK,
    I<1>:$PIPETX13ELECIDLE,
    I<1>:$PIPETX13DATAVALID,
    I<1>:$PIPETX13COMPLIANCE,
    I<1>:$PIPETX12STARTBLOCK,
    I<1>:$PIPETX12ELECIDLE,
    I<1>:$PIPETX12DATAVALID,
    I<1>:$PIPETX12COMPLIANCE,
    I<1>:$PIPETX11STARTBLOCK,
    I<1>:$PIPETX11ELECIDLE,
    I<1>:$PIPETX11DATAVALID,
    I<1>:$PIPETX11COMPLIANCE,
    I<1>:$PIPETX10STARTBLOCK,
    I<1>:$PIPETX10ELECIDLE,
    I<1>:$PIPETX10DATAVALID,
    I<1>:$PIPETX10COMPLIANCE,
    I<1>:$PIPETX09STARTBLOCK,
    I<1>:$PIPETX09ELECIDLE,
    I<1>:$PIPETX09DATAVALID,
    I<1>:$PIPETX09COMPLIANCE,
    I<1>:$PIPETX08STARTBLOCK,
    I<1>:$PIPETX08ELECIDLE,
    I<1>:$PIPETX08DATAVALID,
    I<1>:$PIPETX08COMPLIANCE,
    I<1>:$PIPETX07STARTBLOCK,
    I<1>:$PIPETX07ELECIDLE,
    I<1>:$PIPETX07DATAVALID,
    I<1>:$PIPETX07COMPLIANCE,
    I<1>:$PIPETX06STARTBLOCK,
    I<1>:$PIPETX06ELECIDLE,
    I<1>:$PIPETX06DATAVALID,
    I<1>:$PIPETX06COMPLIANCE,
    I<1>:$PIPETX05STARTBLOCK,
    I<1>:$PIPETX05ELECIDLE,
    I<1>:$PIPETX05DATAVALID,
    I<1>:$PIPETX05COMPLIANCE,
    I<1>:$PIPETX04STARTBLOCK,
    I<1>:$PIPETX04ELECIDLE,
    I<1>:$PIPETX04DATAVALID,
    I<1>:$PIPETX04COMPLIANCE,
    I<1>:$PIPETX03STARTBLOCK,
    I<1>:$PIPETX03ELECIDLE,
    I<1>:$PIPETX03DATAVALID,
    I<1>:$PIPETX03COMPLIANCE,
    I<1>:$PIPETX02STARTBLOCK,
    I<1>:$PIPETX02ELECIDLE,
    I<1>:$PIPETX02DATAVALID,
    I<1>:$PIPETX02COMPLIANCE,
    I<1>:$PIPETX01STARTBLOCK,
    I<1>:$PIPETX01ELECIDLE,
    I<1>:$PIPETX01DATAVALID,
    I<1>:$PIPETX01COMPLIANCE,
    I<1>:$PIPETX00STARTBLOCK,
    I<1>:$PIPETX00ELECIDLE,
    I<1>:$PIPETX00DATAVALID,
    I<1>:$PIPETX00COMPLIANCE,
    I<1>:$PIPERXTERMINATION,
    I<1>:$PIPERXMARGIN3RESACK,
    I<1>:$PIPERXMARGIN3REQREQ,
    I<1>:$PIPERXMARGIN2RESACK,
    I<1>:$PIPERXMARGIN2REQREQ,
    I<1>:$PIPERXMARGIN1RESACK,
    I<1>:$PIPERXMARGIN1REQREQ,
    I<1>:$PIPERXMARGIN0RESACK,
    I<1>:$PIPERXMARGIN0REQREQ,
    I<1>:$PIPERX15POLARITY,
    I<1>:$PIPERX15EQPRESETREJECT,
    I<1>:$PIPERX14POLARITY,
    I<1>:$PIPERX14EQPRESETREJECT,
    I<1>:$PIPERX13POLARITY,
    I<1>:$PIPERX13EQPRESETREJECT,
    I<1>:$PIPERX12POLARITY,
    I<1>:$PIPERX12EQPRESETREJECT,
    I<1>:$PIPERX11POLARITY,
    I<1>:$PIPERX11EQPRESETREJECT,
    I<1>:$PIPERX10POLARITY,
    I<1>:$PIPERX10EQPRESETREJECT,
    I<1>:$PIPERX09POLARITY,
    I<1>:$PIPERX09EQPRESETREJECT,
    I<1>:$PIPERX08POLARITY,
    I<1>:$PIPERX08EQPRESETREJECT,
    I<1>:$PIPERX07POLARITY,
    I<1>:$PIPERX07EQPRESETREJECT,
    I<1>:$PIPERX06POLARITY,
    I<1>:$PIPERX06EQPRESETREJECT,
    I<1>:$PIPERX05POLARITY,
    I<1>:$PIPERX05EQPRESETREJECT,
    I<1>:$PIPERX04POLARITY,
    I<1>:$PIPERX04EQPRESETREJECT,
    I<1>:$PIPERX03POLARITY,
    I<1>:$PIPERX03EQPRESETREJECT,
    I<1>:$PIPERX02POLARITY,
    I<1>:$PIPERX02EQPRESETREJECT,
    I<1>:$PIPERX01POLARITY,
    I<1>:$PIPERX01EQPRESETREJECT,
    I<1>:$PIPERX00POLARITY,
    I<1>:$PIPERX00EQPRESETREJECT,
    I<1>:$PCIERQTAGVLD1,
    I<1>:$PCIERQTAGVLD0,
    I<1>:$PCIERQSEQNUMVLD1,
    I<1>:$PCIERQSEQNUMVLD0,
    I<1>:$MIRXPOSTEDREQUESTRAMWRITEENABLE1,
    I<1>:$MIRXPOSTEDREQUESTRAMWRITEENABLE0,
    I<1>:$MIRXPOSTEDREQUESTRAMREADENABLE1,
    I<1>:$MIRXPOSTEDREQUESTRAMREADENABLE0,
    I<1>:$MIREPLAYRAMWRITEENABLE1,
    I<1>:$MIREPLAYRAMWRITEENABLE0,
    I<1>:$MIREPLAYRAMREADENABLE1,
    I<1>:$MIREPLAYRAMREADENABLE0,
    I<1>:$MAXISRCTVALID,
    I<1>:$MAXISRCTLAST,
    I<1>:$MAXISCQTVALID,
    I<1>:$MAXISCQTLAST,
    I<1>:$CFGVC1NEGOTIATIONPENDING,
    I<1>:$CFGVC1ENABLE,
    I<1>:$CFGTPHRAMREADENABLE,
    I<1>:$CFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$CFGPLSTATUSCHANGE,
    I<1>:$CFGPHYLINKDOWN,
    I<1>:$CFGMSIXRAMREADENABLE,
    I<1>:$CFGMSGTRANSMITDONE,
    I<1>:$CFGMSGRECEIVED,
    I<1>:$CFGMGMTREADWRITEDONE,
    I<1>:$CFGLOCALERRORVALID,
    I<1>:$CFGINTERRUPTSENT,
    I<1>:$CFGINTERRUPTMSIXVECPENDINGSTATUS,
    I<1>:$CFGINTERRUPTMSISENT,
    I<1>:$CFGINTERRUPTMSIMASKUPDATE,
    I<1>:$CFGINTERRUPTMSIFAIL,
    I<1>:$CFGHOTRESETOUT,
    I<1>:$CFGEXTWRITERECEIVED,
    I<1>:$CFGEXTTAGENABLE,
    I<1>:$CFGEXTREADRECEIVED,
    I<1>:$CFGERRNONFATALOUT,
    I<1>:$CFGERRFATALOUT,
    I<1>:$CFGERRCOROUT,
    I<1>:$APB3PSLVERR,
    I<1>:$APB3PREADY
  );
}

def PCIE4CE4 : XilinxPrimitiveOp<"PCIE4CE4", []> {
  let summary = "PCIE4CE4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRPADDR,
    I<10>:$CFGMGMTADDR,
    I<8>:$SAXISRQTKEEP,
    I<8>:$SAXISCCTKEEP,
    I<8>:$PCIECOMPLDELIVEREDTAG1,
    I<8>:$PCIECOMPLDELIVEREDTAG0,
    I<8>:$CFGVFFLRFUNCNUM,
    I<8>:$CFGREVIDPF3,
    I<8>:$CFGREVIDPF2,
    I<8>:$CFGREVIDPF1,
    I<8>:$CFGREVIDPF0,
    I<8>:$CFGMGMTFUNCTIONNUMBER,
    I<8>:$CFGINTERRUPTMSITPHSTTAG,
    I<8>:$CFGINTERRUPTMSIFUNCTIONNUMBER,
    I<8>:$CFGDSPORTNUMBER,
    I<8>:$CFGDSBUSNUMBER,
    I<8>:$AXIUSERIN,
    I<64>:$CFGINTERRUPTMSIXADDRESS,
    I<64>:$CFGDSN,
    I<62>:$SAXISRQTUSER,
    I<6>:$PIPEEQLF,
    I<6>:$PIPEEQFS,
    I<6>:$MIRXPOSTEDREQUESTRAMERRUNCOR,
    I<6>:$MIRXPOSTEDREQUESTRAMERRCOR,
    I<6>:$MIREPLAYRAMERRUNCOR,
    I<6>:$MIREPLAYRAMERRCOR,
    I<6>:$DBGSEL1,
    I<6>:$DBGSEL0,
    I<6>:$CCIXRXTLPFORWARDEDLENGTH1,
    I<6>:$CCIXRXTLPFORWARDEDLENGTH0,
    I<5>:$CFGDSDEVICENUMBER,
    I<46>:$SAXISCCIXTXTUSER,
    I<4>:$CONFREQREGNUM,
    I<4>:$CFGMGMTBYTEENABLE,
    I<4>:$CFGINTERRUPTPENDING,
    I<4>:$CFGINTERRUPTINT,
    I<4>:$CFGFLRDONE,
    I<36>:$CFGTPHRAMREADDATA,
    I<36>:$CFGMSIXRAMREADDATA,
    I<33>:$SAXISCCTUSER,
    I<32>:$USERSPAREIN,
    I<32>:$PIPERX15DATA,
    I<32>:$PIPERX14DATA,
    I<32>:$PIPERX13DATA,
    I<32>:$PIPERX12DATA,
    I<32>:$PIPERX11DATA,
    I<32>:$PIPERX10DATA,
    I<32>:$PIPERX09DATA,
    I<32>:$PIPERX08DATA,
    I<32>:$PIPERX07DATA,
    I<32>:$PIPERX06DATA,
    I<32>:$PIPERX05DATA,
    I<32>:$PIPERX04DATA,
    I<32>:$PIPERX03DATA,
    I<32>:$PIPERX02DATA,
    I<32>:$PIPERX01DATA,
    I<32>:$PIPERX00DATA,
    I<32>:$CONFREQDATA,
    I<32>:$CFGMSGTRANSMITDATA,
    I<32>:$CFGMGMTWRITEDATA,
    I<32>:$CFGINTERRUPTMSIXDATA,
    I<32>:$CFGINTERRUPTMSIPENDINGSTATUS,
    I<32>:$CFGINTERRUPTMSIINT,
    I<32>:$CFGEXTREADDATA,
    I<3>:$PIPERX15STATUS,
    I<3>:$PIPERX14STATUS,
    I<3>:$PIPERX13STATUS,
    I<3>:$PIPERX12STATUS,
    I<3>:$PIPERX11STATUS,
    I<3>:$PIPERX10STATUS,
    I<3>:$PIPERX09STATUS,
    I<3>:$PIPERX08STATUS,
    I<3>:$PIPERX07STATUS,
    I<3>:$PIPERX06STATUS,
    I<3>:$PIPERX05STATUS,
    I<3>:$PIPERX04STATUS,
    I<3>:$PIPERX03STATUS,
    I<3>:$PIPERX02STATUS,
    I<3>:$PIPERX01STATUS,
    I<3>:$PIPERX00STATUS,
    I<3>:$CFGMSGTRANSMITTYPE,
    I<3>:$CFGINTERRUPTMSIATTR,
    I<3>:$CFGFCSEL,
    I<3>:$CFGDSFUNCTIONNUMBER,
    I<256>:$SAXISRQTDATA,
    I<256>:$SAXISCCTDATA,
    I<256>:$SAXISCCIXTXTDATA,
    I<22>:$MAXISRCTREADY,
    I<22>:$MAXISCQTREADY,
    I<2>:$PIPERX15SYNCHEADER,
    I<2>:$PIPERX15STARTBLOCK,
    I<2>:$PIPERX15CHARISK,
    I<2>:$PIPERX14SYNCHEADER,
    I<2>:$PIPERX14STARTBLOCK,
    I<2>:$PIPERX14CHARISK,
    I<2>:$PIPERX13SYNCHEADER,
    I<2>:$PIPERX13STARTBLOCK,
    I<2>:$PIPERX13CHARISK,
    I<2>:$PIPERX12SYNCHEADER,
    I<2>:$PIPERX12STARTBLOCK,
    I<2>:$PIPERX12CHARISK,
    I<2>:$PIPERX11SYNCHEADER,
    I<2>:$PIPERX11STARTBLOCK,
    I<2>:$PIPERX11CHARISK,
    I<2>:$PIPERX10SYNCHEADER,
    I<2>:$PIPERX10STARTBLOCK,
    I<2>:$PIPERX10CHARISK,
    I<2>:$PIPERX09SYNCHEADER,
    I<2>:$PIPERX09STARTBLOCK,
    I<2>:$PIPERX09CHARISK,
    I<2>:$PIPERX08SYNCHEADER,
    I<2>:$PIPERX08STARTBLOCK,
    I<2>:$PIPERX08CHARISK,
    I<2>:$PIPERX07SYNCHEADER,
    I<2>:$PIPERX07STARTBLOCK,
    I<2>:$PIPERX07CHARISK,
    I<2>:$PIPERX06SYNCHEADER,
    I<2>:$PIPERX06STARTBLOCK,
    I<2>:$PIPERX06CHARISK,
    I<2>:$PIPERX05SYNCHEADER,
    I<2>:$PIPERX05STARTBLOCK,
    I<2>:$PIPERX05CHARISK,
    I<2>:$PIPERX04SYNCHEADER,
    I<2>:$PIPERX04STARTBLOCK,
    I<2>:$PIPERX04CHARISK,
    I<2>:$PIPERX03SYNCHEADER,
    I<2>:$PIPERX03STARTBLOCK,
    I<2>:$PIPERX03CHARISK,
    I<2>:$PIPERX02SYNCHEADER,
    I<2>:$PIPERX02STARTBLOCK,
    I<2>:$PIPERX02CHARISK,
    I<2>:$PIPERX01SYNCHEADER,
    I<2>:$PIPERX01STARTBLOCK,
    I<2>:$PIPERX01CHARISK,
    I<2>:$PIPERX00SYNCHEADER,
    I<2>:$PIPERX00STARTBLOCK,
    I<2>:$PIPERX00CHARISK,
    I<2>:$PCIECQNPREQ,
    I<2>:$PCIECOMPLDELIVERED,
    I<2>:$CONFREQTYPE,
    I<2>:$CFGINTERRUPTMSIXVECPENDING,
    I<2>:$CFGINTERRUPTMSITPHTYPE,
    I<2>:$CFGINTERRUPTMSISELECT,
    I<2>:$CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
    I<18>:$PIPETX15EQCOEFF,
    I<18>:$PIPETX14EQCOEFF,
    I<18>:$PIPETX13EQCOEFF,
    I<18>:$PIPETX12EQCOEFF,
    I<18>:$PIPETX11EQCOEFF,
    I<18>:$PIPETX10EQCOEFF,
    I<18>:$PIPETX09EQCOEFF,
    I<18>:$PIPETX08EQCOEFF,
    I<18>:$PIPETX07EQCOEFF,
    I<18>:$PIPETX06EQCOEFF,
    I<18>:$PIPETX05EQCOEFF,
    I<18>:$PIPETX04EQCOEFF,
    I<18>:$PIPETX03EQCOEFF,
    I<18>:$PIPETX02EQCOEFF,
    I<18>:$PIPETX01EQCOEFF,
    I<18>:$PIPETX00EQCOEFF,
    I<18>:$PIPERX15EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX14EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX13EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX12EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX11EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX10EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX09EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX08EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX07EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX06EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX05EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX04EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX03EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX02EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX01EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX00EQLPNEWTXCOEFFORPRESET,
    I<16>:$DRPDI,
    I<16>:$CFGVENDID,
    I<16>:$CFGSUBSYSVENDID,
    I<16>:$CFGSUBSYSIDPF3,
    I<16>:$CFGSUBSYSIDPF2,
    I<16>:$CFGSUBSYSIDPF1,
    I<16>:$CFGSUBSYSIDPF0,
    I<16>:$CFGDEVIDPF3,
    I<16>:$CFGDEVIDPF2,
    I<16>:$CFGDEVIDPF1,
    I<16>:$CFGDEVIDPF0,
    I<144>:$MIRXPOSTEDREQUESTRAMREADDATA1,
    I<144>:$MIRXPOSTEDREQUESTRAMREADDATA0,
    I<144>:$MIRXCOMPLETIONRAMREADDATA1,
    I<144>:$MIRXCOMPLETIONRAMREADDATA0,
    I<128>:$MIREPLAYRAMREADDATA1,
    I<128>:$MIREPLAYRAMREADDATA0,
    I<12>:$MIRXCOMPLETIONRAMERRUNCOR,
    I<12>:$MIRXCOMPLETIONRAMERRCOR,
    I<1>:$USERCLKEN,
    I<1>:$USERCLK2,
    I<1>:$USERCLK,
    I<1>:$SAXISRQTVALID,
    I<1>:$SAXISRQTLAST,
    I<1>:$SAXISCCTVALID,
    I<1>:$SAXISCCTLAST,
    I<1>:$SAXISCCIXTXTVALID,
    I<1>:$RESETN,
    I<1>:$PLGEN34REDOEQUALIZATION,
    I<1>:$PLGEN34REDOEQSPEED,
    I<1>:$PLGEN2UPSTREAMPREFERDEEMPH,
    I<1>:$PLEQRESETEIEOSCOUNT,
    I<1>:$PIPETX15EQDONE,
    I<1>:$PIPETX14EQDONE,
    I<1>:$PIPETX13EQDONE,
    I<1>:$PIPETX12EQDONE,
    I<1>:$PIPETX11EQDONE,
    I<1>:$PIPETX10EQDONE,
    I<1>:$PIPETX09EQDONE,
    I<1>:$PIPETX08EQDONE,
    I<1>:$PIPETX07EQDONE,
    I<1>:$PIPETX06EQDONE,
    I<1>:$PIPETX05EQDONE,
    I<1>:$PIPETX04EQDONE,
    I<1>:$PIPETX03EQDONE,
    I<1>:$PIPETX02EQDONE,
    I<1>:$PIPETX01EQDONE,
    I<1>:$PIPETX00EQDONE,
    I<1>:$PIPERX15VALID,
    I<1>:$PIPERX15PHYSTATUS,
    I<1>:$PIPERX15EQLPLFFSSEL,
    I<1>:$PIPERX15EQLPADAPTDONE,
    I<1>:$PIPERX15EQDONE,
    I<1>:$PIPERX15ELECIDLE,
    I<1>:$PIPERX15DATAVALID,
    I<1>:$PIPERX14VALID,
    I<1>:$PIPERX14PHYSTATUS,
    I<1>:$PIPERX14EQLPLFFSSEL,
    I<1>:$PIPERX14EQLPADAPTDONE,
    I<1>:$PIPERX14EQDONE,
    I<1>:$PIPERX14ELECIDLE,
    I<1>:$PIPERX14DATAVALID,
    I<1>:$PIPERX13VALID,
    I<1>:$PIPERX13PHYSTATUS,
    I<1>:$PIPERX13EQLPLFFSSEL,
    I<1>:$PIPERX13EQLPADAPTDONE,
    I<1>:$PIPERX13EQDONE,
    I<1>:$PIPERX13ELECIDLE,
    I<1>:$PIPERX13DATAVALID,
    I<1>:$PIPERX12VALID,
    I<1>:$PIPERX12PHYSTATUS,
    I<1>:$PIPERX12EQLPLFFSSEL,
    I<1>:$PIPERX12EQLPADAPTDONE,
    I<1>:$PIPERX12EQDONE,
    I<1>:$PIPERX12ELECIDLE,
    I<1>:$PIPERX12DATAVALID,
    I<1>:$PIPERX11VALID,
    I<1>:$PIPERX11PHYSTATUS,
    I<1>:$PIPERX11EQLPLFFSSEL,
    I<1>:$PIPERX11EQLPADAPTDONE,
    I<1>:$PIPERX11EQDONE,
    I<1>:$PIPERX11ELECIDLE,
    I<1>:$PIPERX11DATAVALID,
    I<1>:$PIPERX10VALID,
    I<1>:$PIPERX10PHYSTATUS,
    I<1>:$PIPERX10EQLPLFFSSEL,
    I<1>:$PIPERX10EQLPADAPTDONE,
    I<1>:$PIPERX10EQDONE,
    I<1>:$PIPERX10ELECIDLE,
    I<1>:$PIPERX10DATAVALID,
    I<1>:$PIPERX09VALID,
    I<1>:$PIPERX09PHYSTATUS,
    I<1>:$PIPERX09EQLPLFFSSEL,
    I<1>:$PIPERX09EQLPADAPTDONE,
    I<1>:$PIPERX09EQDONE,
    I<1>:$PIPERX09ELECIDLE,
    I<1>:$PIPERX09DATAVALID,
    I<1>:$PIPERX08VALID,
    I<1>:$PIPERX08PHYSTATUS,
    I<1>:$PIPERX08EQLPLFFSSEL,
    I<1>:$PIPERX08EQLPADAPTDONE,
    I<1>:$PIPERX08EQDONE,
    I<1>:$PIPERX08ELECIDLE,
    I<1>:$PIPERX08DATAVALID,
    I<1>:$PIPERX07VALID,
    I<1>:$PIPERX07PHYSTATUS,
    I<1>:$PIPERX07EQLPLFFSSEL,
    I<1>:$PIPERX07EQLPADAPTDONE,
    I<1>:$PIPERX07EQDONE,
    I<1>:$PIPERX07ELECIDLE,
    I<1>:$PIPERX07DATAVALID,
    I<1>:$PIPERX06VALID,
    I<1>:$PIPERX06PHYSTATUS,
    I<1>:$PIPERX06EQLPLFFSSEL,
    I<1>:$PIPERX06EQLPADAPTDONE,
    I<1>:$PIPERX06EQDONE,
    I<1>:$PIPERX06ELECIDLE,
    I<1>:$PIPERX06DATAVALID,
    I<1>:$PIPERX05VALID,
    I<1>:$PIPERX05PHYSTATUS,
    I<1>:$PIPERX05EQLPLFFSSEL,
    I<1>:$PIPERX05EQLPADAPTDONE,
    I<1>:$PIPERX05EQDONE,
    I<1>:$PIPERX05ELECIDLE,
    I<1>:$PIPERX05DATAVALID,
    I<1>:$PIPERX04VALID,
    I<1>:$PIPERX04PHYSTATUS,
    I<1>:$PIPERX04EQLPLFFSSEL,
    I<1>:$PIPERX04EQLPADAPTDONE,
    I<1>:$PIPERX04EQDONE,
    I<1>:$PIPERX04ELECIDLE,
    I<1>:$PIPERX04DATAVALID,
    I<1>:$PIPERX03VALID,
    I<1>:$PIPERX03PHYSTATUS,
    I<1>:$PIPERX03EQLPLFFSSEL,
    I<1>:$PIPERX03EQLPADAPTDONE,
    I<1>:$PIPERX03EQDONE,
    I<1>:$PIPERX03ELECIDLE,
    I<1>:$PIPERX03DATAVALID,
    I<1>:$PIPERX02VALID,
    I<1>:$PIPERX02PHYSTATUS,
    I<1>:$PIPERX02EQLPLFFSSEL,
    I<1>:$PIPERX02EQLPADAPTDONE,
    I<1>:$PIPERX02EQDONE,
    I<1>:$PIPERX02ELECIDLE,
    I<1>:$PIPERX02DATAVALID,
    I<1>:$PIPERX01VALID,
    I<1>:$PIPERX01PHYSTATUS,
    I<1>:$PIPERX01EQLPLFFSSEL,
    I<1>:$PIPERX01EQLPADAPTDONE,
    I<1>:$PIPERX01EQDONE,
    I<1>:$PIPERX01ELECIDLE,
    I<1>:$PIPERX01DATAVALID,
    I<1>:$PIPERX00VALID,
    I<1>:$PIPERX00PHYSTATUS,
    I<1>:$PIPERX00EQLPLFFSSEL,
    I<1>:$PIPERX00EQLPADAPTDONE,
    I<1>:$PIPERX00EQDONE,
    I<1>:$PIPERX00ELECIDLE,
    I<1>:$PIPERX00DATAVALID,
    I<1>:$PIPERESETN,
    I<1>:$PIPECLKEN,
    I<1>:$PIPECLK,
    I<1>:$PCIEPOSTEDREQDELIVERED,
    I<1>:$PCIECQPIPELINEEMPTY,
    I<1>:$PCIECQNPUSERCREDITRCVD,
    I<1>:$MGMTSTICKYRESETN,
    I<1>:$MGMTRESETN,
    I<1>:$MCAPPERST1B,
    I<1>:$MCAPPERST0B,
    I<1>:$MCAPCLK,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$CORECLKMIRXPOSTEDREQUESTRAM1,
    I<1>:$CORECLKMIRXPOSTEDREQUESTRAM0,
    I<1>:$CORECLKMIRXCOMPLETIONRAM1,
    I<1>:$CORECLKMIRXCOMPLETIONRAM0,
    I<1>:$CORECLKMIREPLAYRAM1,
    I<1>:$CORECLKMIREPLAYRAM0,
    I<1>:$CORECLKCCIX,
    I<1>:$CORECLK,
    I<1>:$CONFREQVALID,
    I<1>:$CONFMCAPREQUESTBYCONF,
    I<1>:$CFGVFFLRDONE,
    I<1>:$CFGREQPMTRANSITIONL23READY,
    I<1>:$CFGPOWERSTATECHANGEACK,
    I<1>:$CFGPMASPMTXL0SENTRYDISABLE,
    I<1>:$CFGPMASPML1ENTRYREJECT,
    I<1>:$CFGMSGTRANSMIT,
    I<1>:$CFGMGMTWRITE,
    I<1>:$CFGMGMTREAD,
    I<1>:$CFGMGMTDEBUGACCESS,
    I<1>:$CFGLINKTRAININGENABLE,
    I<1>:$CFGINTERRUPTMSIXINT,
    I<1>:$CFGINTERRUPTMSITPHPRESENT,
    I<1>:$CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
    I<1>:$CFGHOTRESETIN,
    I<1>:$CFGFCVCSEL,
    I<1>:$CFGEXTREADDATAVALID,
    I<1>:$CFGERRUNCORIN,
    I<1>:$CFGERRCORIN,
    I<1>:$CFGCONFIGSPACEENABLE,
    I<1>:$CCIXRXUNCORRECTABLEERRORDETECTED,
    I<1>:$CCIXRXTLPFORWARDED1,
    I<1>:$CCIXRXTLPFORWARDED0,
    I<1>:$CCIXRXFIFOOVERFLOW,
    I<1>:$CCIXRXCORRECTABLEERRORDETECTED,
    I<1>:$CCIXOPTIMIZEDTLPTXANDRXENABLE,

    // PCIE4CE4 parameters follows
    StrAttr:$ARI_CAP_ENABLE,
    StrAttr:$AUTO_FLR_RESPONSE,
    APIntAttr<I<8>>:$AXISTEN_IF_CCIX_RX_CREDIT_LIMIT,
    APIntAttr<I<8>>:$AXISTEN_IF_CCIX_TX_CREDIT_LIMIT,
    StrAttr:$AXISTEN_IF_CCIX_TX_REGISTERED_TREADY,
    APIntAttr<I<2>>:$AXISTEN_IF_CC_ALIGNMENT_MODE,
    APIntAttr<I<24>>:$AXISTEN_IF_COMPL_TIMEOUT_REG0,
    APIntAttr<I<28>>:$AXISTEN_IF_COMPL_TIMEOUT_REG1,
    APIntAttr<I<2>>:$AXISTEN_IF_CQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_CQ_EN_POISONED_MEM_WR,
    StrAttr:$AXISTEN_IF_ENABLE_256_TAGS,
    StrAttr:$AXISTEN_IF_ENABLE_CLIENT_TAG,
    StrAttr:$AXISTEN_IF_ENABLE_INTERNAL_MSIX_TABLE,
    StrAttr:$AXISTEN_IF_ENABLE_MESSAGE_RID_CHECK,
    APIntAttr<I<18>>:$AXISTEN_IF_ENABLE_MSG_ROUTE,
    StrAttr:$AXISTEN_IF_ENABLE_RX_MSG_INTFC,
    StrAttr:$AXISTEN_IF_EXT_512,
    StrAttr:$AXISTEN_IF_EXT_512_CC_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_CQ_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_RC_STRADDLE,
    StrAttr:$AXISTEN_IF_EXT_512_RQ_STRADDLE,
    StrAttr:$AXISTEN_IF_LEGACY_MODE_ENABLE,
    StrAttr:$AXISTEN_IF_MSIX_FROM_RAM_PIPELINE,
    StrAttr:$AXISTEN_IF_MSIX_RX_PARITY_EN,
    StrAttr:$AXISTEN_IF_MSIX_TO_RAM_PIPELINE,
    APIntAttr<I<2>>:$AXISTEN_IF_RC_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RC_STRADDLE,
    APIntAttr<I<2>>:$AXISTEN_IF_RQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RX_PARITY_EN,
    StrAttr:$AXISTEN_IF_SIM_SHORT_CPL_TIMEOUT,
    StrAttr:$AXISTEN_IF_TX_PARITY_EN,
    APIntAttr<I<2>>:$AXISTEN_IF_WIDTH,
    StrAttr:$CCIX_DIRECT_ATTACH_MODE,
    StrAttr:$CCIX_ENABLE,
    APIntAttr<I<16>>:$CCIX_VENDOR_ID,
    StrAttr:$CFG_BYPASS_MODE_ENABLE,
    StrAttr:$CRM_CORE_CLK_FREQ_500,
    APIntAttr<I<2>>:$CRM_USER_CLK_FREQ,
    APIntAttr<I<16>>:$DEBUG_AXI4ST_SPARE,
    APIntAttr<I<8>>:$DEBUG_AXIST_DISABLE_FEATURE_BIT,
    APIntAttr<I<4>>:$DEBUG_CAR_SPARE,
    APIntAttr<I<16>>:$DEBUG_CFG_SPARE,
    APIntAttr<I<16>>:$DEBUG_LL_SPARE,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_DEFRAMER_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_LES_UPDATE_ON_SKP_PARITY_ERROR,
    StrAttr:$DEBUG_PL_DISABLE_REC_ENTRY_ON_DYNAMIC_DSKEW_FAIL,
    StrAttr:$DEBUG_PL_DISABLE_REC_ENTRY_ON_RX_BUFFER_UNDER_OVER_FLOW,
    StrAttr:$DEBUG_PL_DISABLE_SCRAMBLING,
    StrAttr:$DEBUG_PL_SIM_RESET_LFSR,
    APIntAttr<I<16>>:$DEBUG_PL_SPARE,
    StrAttr:$DEBUG_TL_DISABLE_FC_TIMEOUT,
    StrAttr:$DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS,
    APIntAttr<I<16>>:$DEBUG_TL_SPARE,
    APIntAttr<I<8>>:$DNSTREAM_LINK_NUM,
    StrAttr:$DSN_CAP_ENABLE,
    StrAttr:$EXTENDED_CFG_EXTEND_INTERFACE_ENABLE,
    StrAttr:$HEADER_TYPE_OVERRIDE,
    StrAttr:$IS_SWITCH_PORT,
    StrAttr:$LEGACY_CFG_EXTEND_INTERFACE_ENABLE,
    APIntAttr<I<9>>:$LL_ACK_TIMEOUT,
    StrAttr:$LL_ACK_TIMEOUT_EN,
    SI64Attr:$LL_ACK_TIMEOUT_FUNC,
    StrAttr:$LL_DISABLE_SCHED_TX_NAK,
    StrAttr:$LL_REPLAY_FROM_RAM_PIPELINE,
    APIntAttr<I<9>>:$LL_REPLAY_TIMEOUT,
    StrAttr:$LL_REPLAY_TIMEOUT_EN,
    SI64Attr:$LL_REPLAY_TIMEOUT_FUNC,
    StrAttr:$LL_REPLAY_TO_RAM_PIPELINE,
    StrAttr:$LL_RX_TLP_PARITY_GEN,
    StrAttr:$LL_TX_TLP_PARITY_CHK,
    APIntAttr<I<16>>:$LL_USER_SPARE,
    APIntAttr<I<10>>:$LTR_TX_MESSAGE_MINIMUM_INTERVAL,
    StrAttr:$LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE,
    StrAttr:$LTR_TX_MESSAGE_ON_LTR_ENABLE,
    APIntAttr<I<12>>:$MCAP_CAP_NEXTPTR,
    StrAttr:$MCAP_CONFIGURE_OVERRIDE,
    StrAttr:$MCAP_ENABLE,
    StrAttr:$MCAP_EOS_DESIGN_SWITCH,
    APIntAttr<I<32>>:$MCAP_FPGA_BITSTREAM_VERSION,
    StrAttr:$MCAP_GATE_IO_ENABLE_DESIGN_SWITCH,
    StrAttr:$MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH,
    StrAttr:$MCAP_INPUT_GATE_DESIGN_SWITCH,
    StrAttr:$MCAP_INTERRUPT_ON_MCAP_EOS,
    StrAttr:$MCAP_INTERRUPT_ON_MCAP_ERROR,
    APIntAttr<I<16>>:$MCAP_VSEC_ID,
    APIntAttr<I<12>>:$MCAP_VSEC_LEN,
    APIntAttr<I<4>>:$MCAP_VSEC_REV,
    StrAttr:$PF0_AER_CAP_ECRC_GEN_AND_CHECK_CAPABLE,
    APIntAttr<I<12>>:$PF0_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF0_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF0_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<4>>:$PF0_ARI_CAP_VER,
    APIntAttr<I<5>>:$PF0_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$PF0_ATS_CAP_NEXTPTR,
    StrAttr:$PF0_ATS_CAP_ON,
    APIntAttr<I<6>>:$PF0_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF0_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF0_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF0_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF0_CLASS_CODE,
    StrAttr:$PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_ARI_FORWARD_ENABLE,
    StrAttr:$PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE,
    StrAttr:$PF0_DEV_CAP2_LTR_SUPPORT,
    APIntAttr<I<2>>:$PF0_DEV_CAP2_OBFF_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L0S_LATENCY,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L1_LATENCY,
    StrAttr:$PF0_DEV_CAP_EXT_TAG_SUPPORTED,
    StrAttr:$PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE,
    APIntAttr<I<3>>:$PF0_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF0_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF0_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF0_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF0_INTERRUPT_PIN,
    SI64Attr:$PF0_LINK_CAP_ASPM_SUPPORT,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN4,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN4,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN4,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN4,
    APIntAttr<I<1>>:$PF0_LINK_CONTROL_RCB,
    StrAttr:$PF0_LINK_STATUS_SLOT_CLOCK_CONFIG,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_NOSNOOP_LAT,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_SNOOP_LAT,
    APIntAttr<I<12>>:$PF0_LTR_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_LTR_CAP_VER,
    APIntAttr<I<8>>:$PF0_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF0_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<6>>:$PF0_MSIX_VECTOR_COUNT,
    SI64Attr:$PF0_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF0_MSI_CAP_NEXTPTR,
    StrAttr:$PF0_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<8>>:$PF0_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF0_PM_CAP_ID,
    APIntAttr<I<8>>:$PF0_PM_CAP_NEXTPTR,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D0,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D1,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D3HOT,
    StrAttr:$PF0_PM_CAP_SUPP_D1_STATE,
    APIntAttr<I<3>>:$PF0_PM_CAP_VER_ID,
    StrAttr:$PF0_PM_CSR_NOSOFTRESET,
    APIntAttr<I<12>>:$PF0_PRI_CAP_NEXTPTR,
    StrAttr:$PF0_PRI_CAP_ON,
    APIntAttr<I<32>>:$PF0_PRI_OST_PR_CAPACITY,
    APIntAttr<I<12>>:$PF0_SECONDARY_PCIE_CAP_NEXTPTR,
    StrAttr:$PF0_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF0_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF0_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF0_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF0_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF0_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF0_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF0_SRIOV_VF_DEVICE_ID,
    StrAttr:$PF0_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF0_TPHR_CAP_ENABLE,
    StrAttr:$PF0_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF0_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF0_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF0_TPHR_CAP_VER,
    APIntAttr<I<4>>:$PF0_VC_ARB_CAPABILITY,
    APIntAttr<I<8>>:$PF0_VC_ARB_TBL_OFFSET,
    StrAttr:$PF0_VC_CAP_ENABLE,
    APIntAttr<I<12>>:$PF0_VC_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_VC_CAP_VER,
    StrAttr:$PF0_VC_EXTENDED_COUNT,
    StrAttr:$PF0_VC_LOW_PRIORITY_EXTENDED_COUNT,
    APIntAttr<I<12>>:$PF1_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF1_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<5>>:$PF1_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$PF1_ATS_CAP_NEXTPTR,
    StrAttr:$PF1_ATS_CAP_ON,
    APIntAttr<I<6>>:$PF1_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF1_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF1_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF1_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF1_CLASS_CODE,
    APIntAttr<I<3>>:$PF1_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF1_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF1_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF1_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF1_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF1_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF1_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF1_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF1_MSI_CAP_NEXTPTR,
    StrAttr:$PF1_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<8>>:$PF1_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF1_PM_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_PRI_CAP_NEXTPTR,
    StrAttr:$PF1_PRI_CAP_ON,
    APIntAttr<I<32>>:$PF1_PRI_OST_PR_CAPACITY,
    StrAttr:$PF1_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF1_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF1_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF1_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF1_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF1_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF1_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF1_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$PF2_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF2_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF2_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<5>>:$PF2_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$PF2_ATS_CAP_NEXTPTR,
    StrAttr:$PF2_ATS_CAP_ON,
    APIntAttr<I<6>>:$PF2_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF2_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF2_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF2_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF2_CLASS_CODE,
    APIntAttr<I<3>>:$PF2_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF2_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF2_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF2_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF2_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF2_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF2_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF2_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF2_MSI_CAP_NEXTPTR,
    StrAttr:$PF2_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<8>>:$PF2_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF2_PM_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF2_PRI_CAP_NEXTPTR,
    StrAttr:$PF2_PRI_CAP_ON,
    APIntAttr<I<32>>:$PF2_PRI_OST_PR_CAPACITY,
    StrAttr:$PF2_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF2_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF2_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF2_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF2_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF2_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF2_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF2_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF2_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF2_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF2_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$PF3_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF3_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF3_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<5>>:$PF3_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$PF3_ATS_CAP_NEXTPTR,
    StrAttr:$PF3_ATS_CAP_ON,
    APIntAttr<I<6>>:$PF3_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF3_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF3_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF3_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF3_CLASS_CODE,
    APIntAttr<I<3>>:$PF3_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF3_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF3_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF3_EXPANSION_ROM_ENABLE,
    APIntAttr<I<3>>:$PF3_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF3_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF3_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF3_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF3_MSI_CAP_NEXTPTR,
    StrAttr:$PF3_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<8>>:$PF3_PCIE_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF3_PM_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF3_PRI_CAP_NEXTPTR,
    StrAttr:$PF3_PRI_CAP_ON,
    APIntAttr<I<32>>:$PF3_PRI_OST_PR_CAPACITY,
    StrAttr:$PF3_SRIOV_ARI_CAPBL_HIER_PRESERVED,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR1_CONTROL,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR3_CONTROL,
    APIntAttr<I<6>>:$PF3_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF3_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF3_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF3_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF3_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF3_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF3_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF3_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF3_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<12>>:$PF3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF3_TPHR_CAP_ST_MODE_SEL,
    StrAttr:$PL_CFG_STATE_ROBUSTNESS_ENABLE,
    StrAttr:$PL_CTRL_SKP_GEN_ENABLE,
    StrAttr:$PL_CTRL_SKP_PARITY_AND_CRC_CHECK_DISABLE,
    StrAttr:$PL_DEEMPH_SOURCE_SELECT,
    StrAttr:$PL_DESKEW_ON_SKIP_IN_GEN12,
    StrAttr:$PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3,
    StrAttr:$PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN4,
    StrAttr:$PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2,
    StrAttr:$PL_DISABLE_DC_BALANCE,
    StrAttr:$PL_DISABLE_EI_INFER_IN_L0,
    StrAttr:$PL_DISABLE_LANE_REVERSAL,
    APIntAttr<I<2>>:$PL_DISABLE_LFSR_UPDATE_ON_SKP,
    StrAttr:$PL_DISABLE_RETRAIN_ON_EB_ERROR,
    StrAttr:$PL_DISABLE_RETRAIN_ON_FRAMING_ERROR,
    APIntAttr<I<16>>:$PL_DISABLE_RETRAIN_ON_SPECIFIC_FRAMING_ERROR,
    StrAttr:$PL_DISABLE_UPCONFIG_CAPABLE,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_DISABLE_COEFF_CHECK,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_DISABLE_PRESET_CHECK,
    APIntAttr<I<5>>:$PL_EQ_ADAPT_ITER_COUNT,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_REJECT_RETRY_COUNT,
    APIntAttr<I<2>>:$PL_EQ_BYPASS_PHASE23,
    APIntAttr<I<6>>:$PL_EQ_DEFAULT_RX_PRESET_HINT,
    APIntAttr<I<8>>:$PL_EQ_DEFAULT_TX_PRESET,
    StrAttr:$PL_EQ_DISABLE_MISMATCH_CHECK,
    APIntAttr<I<2>>:$PL_EQ_RX_ADAPT_EQ_PHASE0,
    APIntAttr<I<2>>:$PL_EQ_RX_ADAPT_EQ_PHASE1,
    StrAttr:$PL_EQ_SHORT_ADAPT_PHASE,
    StrAttr:$PL_EQ_TX_8G_EQ_TS2_ENABLE,
    StrAttr:$PL_EXIT_LOOPBACK_ON_EI_ENTRY,
    StrAttr:$PL_INFER_EI_DISABLE_LPBK_ACTIVE,
    StrAttr:$PL_INFER_EI_DISABLE_REC_RC,
    StrAttr:$PL_INFER_EI_DISABLE_REC_SPD,
    APIntAttr<I<32>>:$PL_LANE0_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE10_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE11_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE12_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE13_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE14_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE15_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE1_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE2_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE3_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE4_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE5_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE6_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE7_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE8_EQ_CONTROL,
    APIntAttr<I<32>>:$PL_LANE9_EQ_CONTROL,
    APIntAttr<I<4>>:$PL_LINK_CAP_MAX_LINK_SPEED,
    APIntAttr<I<5>>:$PL_LINK_CAP_MAX_LINK_WIDTH,
    SI64Attr:$PL_N_FTS,
    StrAttr:$PL_QUIESCE_GUARANTEE_DISABLE,
    StrAttr:$PL_REDO_EQ_SOURCE_SELECT,
    APIntAttr<I<8>>:$PL_REPORT_ALL_PHY_ERRORS,
    APIntAttr<I<2>>:$PL_RX_ADAPT_TIMER_CLWS_CLOBBER_TX_TS,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_CLWS_GEN3,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_CLWS_GEN4,
    APIntAttr<I<2>>:$PL_RX_ADAPT_TIMER_RRL_CLOBBER_TX_TS,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_RRL_GEN3,
    APIntAttr<I<4>>:$PL_RX_ADAPT_TIMER_RRL_GEN4,
    APIntAttr<I<2>>:$PL_RX_L0S_EXIT_TO_RECOVERY,
    APIntAttr<I<2>>:$PL_SIM_FAST_LINK_TRAINING,
    StrAttr:$PL_SRIS_ENABLE,
    APIntAttr<I<7>>:$PL_SRIS_SKPOS_GEN_SPD_VEC,
    APIntAttr<I<7>>:$PL_SRIS_SKPOS_REC_SPD_VEC,
    StrAttr:$PL_UPSTREAM_FACING,
    APIntAttr<I<16>>:$PL_USER_SPARE,
    APIntAttr<I<16>>:$PL_USER_SPARE2,
    APIntAttr<I<16>>:$PM_ASPML0S_TIMEOUT,
    APIntAttr<I<20>>:$PM_ASPML1_ENTRY_DELAY,
    StrAttr:$PM_ENABLE_L23_ENTRY,
    StrAttr:$PM_ENABLE_SLOT_POWER_CAPTURE,
    APIntAttr<I<32>>:$PM_L1_REENTRY_DELAY,
    APIntAttr<I<20>>:$PM_PME_SERVICE_TIMEOUT_DELAY,
    APIntAttr<I<16>>:$PM_PME_TURNOFF_ACK_DELAY,
    StrAttr:$SIM_DEVICE,
    APIntAttr<I<32>>:$SIM_JTAG_IDCODE,
    StrAttr:$SIM_VERSION,
    StrAttr:$SPARE_BIT0,
    SI64Attr:$SPARE_BIT1,
    SI64Attr:$SPARE_BIT2,
    StrAttr:$SPARE_BIT3,
    SI64Attr:$SPARE_BIT4,
    SI64Attr:$SPARE_BIT5,
    SI64Attr:$SPARE_BIT6,
    SI64Attr:$SPARE_BIT7,
    SI64Attr:$SPARE_BIT8,
    APIntAttr<I<8>>:$SPARE_BYTE0,
    APIntAttr<I<8>>:$SPARE_BYTE1,
    APIntAttr<I<8>>:$SPARE_BYTE2,
    APIntAttr<I<8>>:$SPARE_BYTE3,
    APIntAttr<I<32>>:$SPARE_WORD0,
    APIntAttr<I<32>>:$SPARE_WORD1,
    APIntAttr<I<32>>:$SPARE_WORD2,
    APIntAttr<I<32>>:$SPARE_WORD3,
    APIntAttr<I<4>>:$SRIOV_CAP_ENABLE,
    StrAttr:$TL2CFG_IF_PARITY_CHK,
    APIntAttr<I<2>>:$TL_COMPLETION_RAM_NUM_TLPS,
    APIntAttr<I<2>>:$TL_COMPLETION_RAM_SIZE,
    APIntAttr<I<12>>:$TL_CREDITS_CD,
    APIntAttr<I<12>>:$TL_CREDITS_CD_VC1,
    APIntAttr<I<8>>:$TL_CREDITS_CH,
    APIntAttr<I<8>>:$TL_CREDITS_CH_VC1,
    APIntAttr<I<12>>:$TL_CREDITS_NPD,
    APIntAttr<I<12>>:$TL_CREDITS_NPD_VC1,
    APIntAttr<I<8>>:$TL_CREDITS_NPH,
    APIntAttr<I<8>>:$TL_CREDITS_NPH_VC1,
    APIntAttr<I<12>>:$TL_CREDITS_PD,
    APIntAttr<I<12>>:$TL_CREDITS_PD_VC1,
    APIntAttr<I<8>>:$TL_CREDITS_PH,
    APIntAttr<I<8>>:$TL_CREDITS_PH_VC1,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TIME,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TIME_VC1,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT,
    APIntAttr<I<5>>:$TL_FC_UPDATE_MIN_INTERVAL_TLP_COUNT_VC1,
    StrAttr:$TL_FEATURE_ENABLE_FC_SCALING,
    APIntAttr<I<2>>:$TL_PF_ENABLE_REG,
    APIntAttr<I<1>>:$TL_POSTED_RAM_SIZE,
    StrAttr:$TL_RX_COMPLETION_FROM_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_COMPLETION_TO_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_COMPLETION_TO_RAM_WRITE_PIPELINE,
    StrAttr:$TL_RX_POSTED_FROM_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_POSTED_TO_RAM_READ_PIPELINE,
    StrAttr:$TL_RX_POSTED_TO_RAM_WRITE_PIPELINE,
    StrAttr:$TL_TX_MUX_STRICT_PRIORITY,
    StrAttr:$TL_TX_TLP_STRADDLE_ENABLE,
    StrAttr:$TL_TX_TLP_TERMINATE_PARITY,
    APIntAttr<I<16>>:$TL_USER_SPARE,
    StrAttr:$TPH_FROM_RAM_PIPELINE,
    StrAttr:$TPH_TO_RAM_PIPELINE,
    APIntAttr<I<8>>:$VF0_CAPABILITY_POINTER,
    APIntAttr<I<12>>:$VFG0_ARI_CAP_NEXTPTR,
    APIntAttr<I<5>>:$VFG0_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$VFG0_ATS_CAP_NEXTPTR,
    StrAttr:$VFG0_ATS_CAP_ON,
    APIntAttr<I<8>>:$VFG0_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG0_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG0_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$VFG1_ARI_CAP_NEXTPTR,
    APIntAttr<I<5>>:$VFG1_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$VFG1_ATS_CAP_NEXTPTR,
    StrAttr:$VFG1_ATS_CAP_ON,
    APIntAttr<I<8>>:$VFG1_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG1_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG1_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$VFG2_ARI_CAP_NEXTPTR,
    APIntAttr<I<5>>:$VFG2_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$VFG2_ATS_CAP_NEXTPTR,
    StrAttr:$VFG2_ATS_CAP_ON,
    APIntAttr<I<8>>:$VFG2_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG2_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG2_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG2_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<12>>:$VFG3_ARI_CAP_NEXTPTR,
    APIntAttr<I<5>>:$VFG3_ATS_CAP_INV_QUEUE_DEPTH,
    APIntAttr<I<12>>:$VFG3_ATS_CAP_NEXTPTR,
    StrAttr:$VFG3_ATS_CAP_ON,
    APIntAttr<I<8>>:$VFG3_MSIX_CAP_NEXTPTR,
    SI64Attr:$VFG3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VFG3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VFG3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VFG3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VFG3_MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$VFG3_PCIE_CAP_NEXTPTR,
    APIntAttr<I<12>>:$VFG3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VFG3_TPHR_CAP_ST_MODE_SEL
  );

  let results = (outs
    I<10>:$CFGEXTREGISTERNUMBER,
    I<9>:$MIRXPOSTEDREQUESTRAMWRITEADDRESS1,
    I<9>:$MIRXPOSTEDREQUESTRAMWRITEADDRESS0,
    I<9>:$MIRXPOSTEDREQUESTRAMREADADDRESS1,
    I<9>:$MIRXPOSTEDREQUESTRAMREADADDRESS0,
    I<9>:$MIRXCOMPLETIONRAMWRITEADDRESS1,
    I<9>:$MIRXCOMPLETIONRAMWRITEADDRESS0,
    I<9>:$MIRXCOMPLETIONRAMREADADDRESS1,
    I<9>:$MIRXCOMPLETIONRAMREADADDRESS0,
    I<9>:$MIREPLAYRAMADDRESS1,
    I<9>:$MIREPLAYRAMADDRESS0,
    I<88>:$MAXISCQTUSER,
    I<8>:$PCIERQTAG1,
    I<8>:$PCIERQTAG0,
    I<8>:$MAXISRCTKEEP,
    I<8>:$MAXISCQTKEEP,
    I<8>:$CFGMSGRECEIVEDDATA,
    I<8>:$CFGFCPH,
    I<8>:$CFGFCNPH,
    I<8>:$CFGFCCPLH,
    I<8>:$CFGEXTFUNCTIONNUMBER,
    I<8>:$CFGBUSNUMBER,
    I<8>:$AXIUSEROUT,
    I<75>:$MAXISRCTUSER,
    I<6>:$PIPETX15EQDEEMPH,
    I<6>:$PIPETX14EQDEEMPH,
    I<6>:$PIPETX13EQDEEMPH,
    I<6>:$PIPETX12EQDEEMPH,
    I<6>:$PIPETX11EQDEEMPH,
    I<6>:$PIPETX10EQDEEMPH,
    I<6>:$PIPETX09EQDEEMPH,
    I<6>:$PIPETX08EQDEEMPH,
    I<6>:$PIPETX07EQDEEMPH,
    I<6>:$PIPETX06EQDEEMPH,
    I<6>:$PIPETX05EQDEEMPH,
    I<6>:$PIPETX04EQDEEMPH,
    I<6>:$PIPETX03EQDEEMPH,
    I<6>:$PIPETX02EQDEEMPH,
    I<6>:$PIPETX01EQDEEMPH,
    I<6>:$PIPETX00EQDEEMPH,
    I<6>:$PIPERXEQLPLFFS,
    I<6>:$PCIERQSEQNUM1,
    I<6>:$PCIERQSEQNUM0,
    I<6>:$PCIECQNPREQCOUNT,
    I<6>:$CFGLTSSMSTATE,
    I<5>:$CFGMSGRECEIVEDTYPE,
    I<5>:$CFGLOCALERROROUT,
    I<46>:$MAXISCCIXRXTUSER,
    I<4>:$SAXISRQTREADY,
    I<4>:$SAXISCCTREADY,
    I<4>:$PIPERXEQLPTXPRESET,
    I<4>:$PCIETFCNPHAV,
    I<4>:$PCIETFCNPDAV,
    I<4>:$PCIERQTAGAV,
    I<4>:$CFGTPHREQUESTERENABLE,
    I<4>:$CFGTPHRAMWRITEBYTEENABLE,
    I<4>:$CFGRCBSTATUS,
    I<4>:$CFGMSIXRAMWRITEBYTEENABLE,
    I<4>:$CFGINTERRUPTMSIXMASK,
    I<4>:$CFGINTERRUPTMSIXENABLE,
    I<4>:$CFGINTERRUPTMSIENABLE,
    I<4>:$CFGFLRINPROCESS,
    I<4>:$CFGEXTWRITEBYTEENABLE,
    I<36>:$CFGTPHRAMWRITEDATA,
    I<36>:$CFGMSIXRAMWRITEDATA,
    I<32>:$PIPETX15DATA,
    I<32>:$PIPETX14DATA,
    I<32>:$PIPETX13DATA,
    I<32>:$PIPETX12DATA,
    I<32>:$PIPETX11DATA,
    I<32>:$PIPETX10DATA,
    I<32>:$PIPETX09DATA,
    I<32>:$PIPETX08DATA,
    I<32>:$PIPETX07DATA,
    I<32>:$PIPETX06DATA,
    I<32>:$PIPETX05DATA,
    I<32>:$PIPETX04DATA,
    I<32>:$PIPETX03DATA,
    I<32>:$PIPETX02DATA,
    I<32>:$PIPETX01DATA,
    I<32>:$PIPETX00DATA,
    I<32>:$DBGCTRL1OUT,
    I<32>:$DBGCTRL0OUT,
    I<32>:$CONFRESPRDATA,
    I<32>:$CFGMGMTREADDATA,
    I<32>:$CFGINTERRUPTMSIDATA,
    I<32>:$CFGEXTWRITEDATA,
    I<3>:$PIPETXMARGIN,
    I<3>:$CFGNEGOTIATEDWIDTH,
    I<3>:$CFGMAXREADREQ,
    I<256>:$MAXISRCTDATA,
    I<256>:$MAXISCQTDATA,
    I<256>:$DBGDATA1OUT,
    I<256>:$DBGDATA0OUT,
    I<24>:$USERSPAREOUT,
    I<2>:$PLEQPHASE,
    I<2>:$PIPETXRATE,
    I<2>:$PIPETX15SYNCHEADER,
    I<2>:$PIPETX15POWERDOWN,
    I<2>:$PIPETX15EQCONTROL,
    I<2>:$PIPETX15CHARISK,
    I<2>:$PIPETX14SYNCHEADER,
    I<2>:$PIPETX14POWERDOWN,
    I<2>:$PIPETX14EQCONTROL,
    I<2>:$PIPETX14CHARISK,
    I<2>:$PIPETX13SYNCHEADER,
    I<2>:$PIPETX13POWERDOWN,
    I<2>:$PIPETX13EQCONTROL,
    I<2>:$PIPETX13CHARISK,
    I<2>:$PIPETX12SYNCHEADER,
    I<2>:$PIPETX12POWERDOWN,
    I<2>:$PIPETX12EQCONTROL,
    I<2>:$PIPETX12CHARISK,
    I<2>:$PIPETX11SYNCHEADER,
    I<2>:$PIPETX11POWERDOWN,
    I<2>:$PIPETX11EQCONTROL,
    I<2>:$PIPETX11CHARISK,
    I<2>:$PIPETX10SYNCHEADER,
    I<2>:$PIPETX10POWERDOWN,
    I<2>:$PIPETX10EQCONTROL,
    I<2>:$PIPETX10CHARISK,
    I<2>:$PIPETX09SYNCHEADER,
    I<2>:$PIPETX09POWERDOWN,
    I<2>:$PIPETX09EQCONTROL,
    I<2>:$PIPETX09CHARISK,
    I<2>:$PIPETX08SYNCHEADER,
    I<2>:$PIPETX08POWERDOWN,
    I<2>:$PIPETX08EQCONTROL,
    I<2>:$PIPETX08CHARISK,
    I<2>:$PIPETX07SYNCHEADER,
    I<2>:$PIPETX07POWERDOWN,
    I<2>:$PIPETX07EQCONTROL,
    I<2>:$PIPETX07CHARISK,
    I<2>:$PIPETX06SYNCHEADER,
    I<2>:$PIPETX06POWERDOWN,
    I<2>:$PIPETX06EQCONTROL,
    I<2>:$PIPETX06CHARISK,
    I<2>:$PIPETX05SYNCHEADER,
    I<2>:$PIPETX05POWERDOWN,
    I<2>:$PIPETX05EQCONTROL,
    I<2>:$PIPETX05CHARISK,
    I<2>:$PIPETX04SYNCHEADER,
    I<2>:$PIPETX04POWERDOWN,
    I<2>:$PIPETX04EQCONTROL,
    I<2>:$PIPETX04CHARISK,
    I<2>:$PIPETX03SYNCHEADER,
    I<2>:$PIPETX03POWERDOWN,
    I<2>:$PIPETX03EQCONTROL,
    I<2>:$PIPETX03CHARISK,
    I<2>:$PIPETX02SYNCHEADER,
    I<2>:$PIPETX02POWERDOWN,
    I<2>:$PIPETX02EQCONTROL,
    I<2>:$PIPETX02CHARISK,
    I<2>:$PIPETX01SYNCHEADER,
    I<2>:$PIPETX01POWERDOWN,
    I<2>:$PIPETX01EQCONTROL,
    I<2>:$PIPETX01CHARISK,
    I<2>:$PIPETX00SYNCHEADER,
    I<2>:$PIPETX00POWERDOWN,
    I<2>:$PIPETX00EQCONTROL,
    I<2>:$PIPETX00CHARISK,
    I<2>:$PIPERX15EQCONTROL,
    I<2>:$PIPERX14EQCONTROL,
    I<2>:$PIPERX13EQCONTROL,
    I<2>:$PIPERX12EQCONTROL,
    I<2>:$PIPERX11EQCONTROL,
    I<2>:$PIPERX10EQCONTROL,
    I<2>:$PIPERX09EQCONTROL,
    I<2>:$PIPERX08EQCONTROL,
    I<2>:$PIPERX07EQCONTROL,
    I<2>:$PIPERX06EQCONTROL,
    I<2>:$PIPERX05EQCONTROL,
    I<2>:$PIPERX04EQCONTROL,
    I<2>:$PIPERX03EQCONTROL,
    I<2>:$PIPERX02EQCONTROL,
    I<2>:$PIPERX01EQCONTROL,
    I<2>:$PIPERX00EQCONTROL,
    I<2>:$MIRXCOMPLETIONRAMWRITEENABLE1,
    I<2>:$MIRXCOMPLETIONRAMWRITEENABLE0,
    I<2>:$MIRXCOMPLETIONRAMREADENABLE1,
    I<2>:$MIRXCOMPLETIONRAMREADENABLE0,
    I<2>:$CFGTXPMSTATE,
    I<2>:$CFGRXPMSTATE,
    I<2>:$CFGPHYLINKSTATUS,
    I<2>:$CFGOBFFENABLE,
    I<2>:$CFGMAXPAYLOAD,
    I<2>:$CFGLINKPOWERSTATE,
    I<2>:$CFGCURRENTSPEED,
    I<16>:$DRPDO,
    I<16>:$CFGFUNCTIONSTATUS,
    I<144>:$MIRXPOSTEDREQUESTRAMWRITEDATA1,
    I<144>:$MIRXPOSTEDREQUESTRAMWRITEDATA0,
    I<144>:$MIRXCOMPLETIONRAMWRITEDATA1,
    I<144>:$MIRXCOMPLETIONRAMWRITEDATA0,
    I<13>:$CFGMSIXRAMADDRESS,
    I<130>:$DBGCCIXOUT,
    I<128>:$MIREPLAYRAMWRITEDATA1,
    I<128>:$MIREPLAYRAMWRITEDATA0,
    I<12>:$CFGTPHSTMODE,
    I<12>:$CFGTPHRAMADDRESS,
    I<12>:$CFGINTERRUPTMSIMMENABLE,
    I<12>:$CFGFUNCTIONPOWERSTATE,
    I<12>:$CFGFCPD,
    I<12>:$CFGFCNPD,
    I<12>:$CFGFCCPLD,
    I<1>:$PLGEN34EQMISMATCH,
    I<1>:$PLEQINPROGRESS,
    I<1>:$PIPETXSWING,
    I<1>:$PIPETXRESET,
    I<1>:$PIPETXRCVRDET,
    I<1>:$PIPETXDEEMPH,
    I<1>:$PIPETX15STARTBLOCK,
    I<1>:$PIPETX15ELECIDLE,
    I<1>:$PIPETX15DATAVALID,
    I<1>:$PIPETX15COMPLIANCE,
    I<1>:$PIPETX14STARTBLOCK,
    I<1>:$PIPETX14ELECIDLE,
    I<1>:$PIPETX14DATAVALID,
    I<1>:$PIPETX14COMPLIANCE,
    I<1>:$PIPETX13STARTBLOCK,
    I<1>:$PIPETX13ELECIDLE,
    I<1>:$PIPETX13DATAVALID,
    I<1>:$PIPETX13COMPLIANCE,
    I<1>:$PIPETX12STARTBLOCK,
    I<1>:$PIPETX12ELECIDLE,
    I<1>:$PIPETX12DATAVALID,
    I<1>:$PIPETX12COMPLIANCE,
    I<1>:$PIPETX11STARTBLOCK,
    I<1>:$PIPETX11ELECIDLE,
    I<1>:$PIPETX11DATAVALID,
    I<1>:$PIPETX11COMPLIANCE,
    I<1>:$PIPETX10STARTBLOCK,
    I<1>:$PIPETX10ELECIDLE,
    I<1>:$PIPETX10DATAVALID,
    I<1>:$PIPETX10COMPLIANCE,
    I<1>:$PIPETX09STARTBLOCK,
    I<1>:$PIPETX09ELECIDLE,
    I<1>:$PIPETX09DATAVALID,
    I<1>:$PIPETX09COMPLIANCE,
    I<1>:$PIPETX08STARTBLOCK,
    I<1>:$PIPETX08ELECIDLE,
    I<1>:$PIPETX08DATAVALID,
    I<1>:$PIPETX08COMPLIANCE,
    I<1>:$PIPETX07STARTBLOCK,
    I<1>:$PIPETX07ELECIDLE,
    I<1>:$PIPETX07DATAVALID,
    I<1>:$PIPETX07COMPLIANCE,
    I<1>:$PIPETX06STARTBLOCK,
    I<1>:$PIPETX06ELECIDLE,
    I<1>:$PIPETX06DATAVALID,
    I<1>:$PIPETX06COMPLIANCE,
    I<1>:$PIPETX05STARTBLOCK,
    I<1>:$PIPETX05ELECIDLE,
    I<1>:$PIPETX05DATAVALID,
    I<1>:$PIPETX05COMPLIANCE,
    I<1>:$PIPETX04STARTBLOCK,
    I<1>:$PIPETX04ELECIDLE,
    I<1>:$PIPETX04DATAVALID,
    I<1>:$PIPETX04COMPLIANCE,
    I<1>:$PIPETX03STARTBLOCK,
    I<1>:$PIPETX03ELECIDLE,
    I<1>:$PIPETX03DATAVALID,
    I<1>:$PIPETX03COMPLIANCE,
    I<1>:$PIPETX02STARTBLOCK,
    I<1>:$PIPETX02ELECIDLE,
    I<1>:$PIPETX02DATAVALID,
    I<1>:$PIPETX02COMPLIANCE,
    I<1>:$PIPETX01STARTBLOCK,
    I<1>:$PIPETX01ELECIDLE,
    I<1>:$PIPETX01DATAVALID,
    I<1>:$PIPETX01COMPLIANCE,
    I<1>:$PIPETX00STARTBLOCK,
    I<1>:$PIPETX00ELECIDLE,
    I<1>:$PIPETX00DATAVALID,
    I<1>:$PIPETX00COMPLIANCE,
    I<1>:$PIPERX15POLARITY,
    I<1>:$PIPERX14POLARITY,
    I<1>:$PIPERX13POLARITY,
    I<1>:$PIPERX12POLARITY,
    I<1>:$PIPERX11POLARITY,
    I<1>:$PIPERX10POLARITY,
    I<1>:$PIPERX09POLARITY,
    I<1>:$PIPERX08POLARITY,
    I<1>:$PIPERX07POLARITY,
    I<1>:$PIPERX06POLARITY,
    I<1>:$PIPERX05POLARITY,
    I<1>:$PIPERX04POLARITY,
    I<1>:$PIPERX03POLARITY,
    I<1>:$PIPERX02POLARITY,
    I<1>:$PIPERX01POLARITY,
    I<1>:$PIPERX00POLARITY,
    I<1>:$PCIERQTAGVLD1,
    I<1>:$PCIERQTAGVLD0,
    I<1>:$PCIERQSEQNUMVLD1,
    I<1>:$PCIERQSEQNUMVLD0,
    I<1>:$PCIEPERST1B,
    I<1>:$PCIEPERST0B,
    I<1>:$MIRXPOSTEDREQUESTRAMWRITEENABLE1,
    I<1>:$MIRXPOSTEDREQUESTRAMWRITEENABLE0,
    I<1>:$MIRXPOSTEDREQUESTRAMREADENABLE1,
    I<1>:$MIRXPOSTEDREQUESTRAMREADENABLE0,
    I<1>:$MIREPLAYRAMWRITEENABLE1,
    I<1>:$MIREPLAYRAMWRITEENABLE0,
    I<1>:$MIREPLAYRAMREADENABLE1,
    I<1>:$MIREPLAYRAMREADENABLE0,
    I<1>:$MAXISRCTVALID,
    I<1>:$MAXISRCTLAST,
    I<1>:$MAXISCQTVALID,
    I<1>:$MAXISCQTLAST,
    I<1>:$MAXISCCIXRXTVALID,
    I<1>:$DRPRDY,
    I<1>:$CONFRESPVALID,
    I<1>:$CONFREQREADY,
    I<1>:$CONFMCAPINUSEBYPCIE,
    I<1>:$CONFMCAPEOS,
    I<1>:$CONFMCAPDESIGNSWITCH,
    I<1>:$CFGVC1NEGOTIATIONPENDING,
    I<1>:$CFGVC1ENABLE,
    I<1>:$CFGTPHRAMREADENABLE,
    I<1>:$CFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$CFGPLSTATUSCHANGE,
    I<1>:$CFGPHYLINKDOWN,
    I<1>:$CFGMSIXRAMREADENABLE,
    I<1>:$CFGMSGTRANSMITDONE,
    I<1>:$CFGMSGRECEIVED,
    I<1>:$CFGMGMTREADWRITEDONE,
    I<1>:$CFGLTRENABLE,
    I<1>:$CFGLOCALERRORVALID,
    I<1>:$CFGINTERRUPTSENT,
    I<1>:$CFGINTERRUPTMSIXVECPENDINGSTATUS,
    I<1>:$CFGINTERRUPTMSISENT,
    I<1>:$CFGINTERRUPTMSIMASKUPDATE,
    I<1>:$CFGINTERRUPTMSIFAIL,
    I<1>:$CFGHOTRESETOUT,
    I<1>:$CFGEXTWRITERECEIVED,
    I<1>:$CFGEXTREADRECEIVED,
    I<1>:$CFGERRNONFATALOUT,
    I<1>:$CFGERRFATALOUT,
    I<1>:$CFGERRCOROUT,
    I<1>:$CCIXTXCREDIT
  );
}

def PCIEu2u1 : XilinxPrimitiveOp<"PCIE_2_1", []> {
  let summary = "PCIE_2_1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$CFGMGMTDWADDR,
    I<9>:$DRPADDR,
    I<8>:$CFGREVID,
    I<8>:$CFGPORTNUMBER,
    I<8>:$CFGINTERRUPTDI,
    I<8>:$CFGDSBUSNUMBER,
    I<69>:$MIMTXRDATA,
    I<68>:$MIMRXRDATA,
    I<64>:$CFGDSN,
    I<6>:$PLDIRECTEDLTSSMNEW,
    I<5>:$PL2DIRECTEDLSTATE,
    I<5>:$CFGPCIECAPINTERRUPTMSGNUM,
    I<5>:$CFGDSDEVICENUMBER,
    I<5>:$CFGAERINTERRUPTMSGNUM,
    I<48>:$CFGERRTLPCPLHEADER,
    I<4>:$CFGMGMTBYTEENN,
    I<32>:$TRNTDLLPDATA,
    I<32>:$CFGMGMTDI,
    I<3>:$TRNFCSEL,
    I<3>:$PLDBGMODE,
    I<3>:$PIPERX7STATUS,
    I<3>:$PIPERX6STATUS,
    I<3>:$PIPERX5STATUS,
    I<3>:$PIPERX4STATUS,
    I<3>:$PIPERX3STATUS,
    I<3>:$PIPERX2STATUS,
    I<3>:$PIPERX1STATUS,
    I<3>:$PIPERX0STATUS,
    I<3>:$CFGFORCEMPS,
    I<3>:$CFGDSFUNCTIONNUMBER,
    I<2>:$TRNTREM,
    I<2>:$PLDIRECTEDLINKWIDTH,
    I<2>:$PLDIRECTEDLINKCHANGE,
    I<2>:$PIPERX7CHARISK,
    I<2>:$PIPERX6CHARISK,
    I<2>:$PIPERX5CHARISK,
    I<2>:$PIPERX4CHARISK,
    I<2>:$PIPERX3CHARISK,
    I<2>:$PIPERX2CHARISK,
    I<2>:$PIPERX1CHARISK,
    I<2>:$PIPERX0CHARISK,
    I<2>:$DBGMODE,
    I<2>:$CFGPMFORCESTATE,
    I<16>:$PIPERX7DATA,
    I<16>:$PIPERX6DATA,
    I<16>:$PIPERX5DATA,
    I<16>:$PIPERX4DATA,
    I<16>:$PIPERX3DATA,
    I<16>:$PIPERX2DATA,
    I<16>:$PIPERX1DATA,
    I<16>:$PIPERX0DATA,
    I<16>:$DRPDI,
    I<16>:$CFGVENDID,
    I<16>:$CFGSUBSYSVENDID,
    I<16>:$CFGSUBSYSID,
    I<16>:$CFGDEVID,
    I<128>:$TRNTD,
    I<128>:$CFGERRAERHEADERLOG,
    I<1>:$USERCLK2,
    I<1>:$USERCLK,
    I<1>:$TRNTSTR,
    I<1>:$TRNTSRCRDY,
    I<1>:$TRNTSRCDSC,
    I<1>:$TRNTSOF,
    I<1>:$TRNTERRFWD,
    I<1>:$TRNTEOF,
    I<1>:$TRNTECRCGEN,
    I<1>:$TRNTDLLPSRCRDY,
    I<1>:$TRNTCFGGNT,
    I<1>:$TRNRNPREQ,
    I<1>:$TRNRNPOK,
    I<1>:$TRNRFCPRET,
    I<1>:$TRNRDSTRDY,
    I<1>:$TLRSTN,
    I<1>:$TL2PPMSUSPENDREQ,
    I<1>:$TL2ASPMSUSPENDCREDITCHECK,
    I<1>:$SYSRSTN,
    I<1>:$PLUPSTREAMPREFERDEEMPH,
    I<1>:$PLTRANSMITHOTRST,
    I<1>:$PLRSTN,
    I<1>:$PLDOWNSTREAMDEEMPHSOURCE,
    I<1>:$PLDIRECTEDLTSSMSTALL,
    I<1>:$PLDIRECTEDLTSSMNEWVLD,
    I<1>:$PLDIRECTEDLINKSPEED,
    I<1>:$PLDIRECTEDLINKAUTON,
    I<1>:$PIPERX7VALID,
    I<1>:$PIPERX7PHYSTATUS,
    I<1>:$PIPERX7ELECIDLE,
    I<1>:$PIPERX7CHANISALIGNED,
    I<1>:$PIPERX6VALID,
    I<1>:$PIPERX6PHYSTATUS,
    I<1>:$PIPERX6ELECIDLE,
    I<1>:$PIPERX6CHANISALIGNED,
    I<1>:$PIPERX5VALID,
    I<1>:$PIPERX5PHYSTATUS,
    I<1>:$PIPERX5ELECIDLE,
    I<1>:$PIPERX5CHANISALIGNED,
    I<1>:$PIPERX4VALID,
    I<1>:$PIPERX4PHYSTATUS,
    I<1>:$PIPERX4ELECIDLE,
    I<1>:$PIPERX4CHANISALIGNED,
    I<1>:$PIPERX3VALID,
    I<1>:$PIPERX3PHYSTATUS,
    I<1>:$PIPERX3ELECIDLE,
    I<1>:$PIPERX3CHANISALIGNED,
    I<1>:$PIPERX2VALID,
    I<1>:$PIPERX2PHYSTATUS,
    I<1>:$PIPERX2ELECIDLE,
    I<1>:$PIPERX2CHANISALIGNED,
    I<1>:$PIPERX1VALID,
    I<1>:$PIPERX1PHYSTATUS,
    I<1>:$PIPERX1ELECIDLE,
    I<1>:$PIPERX1CHANISALIGNED,
    I<1>:$PIPERX0VALID,
    I<1>:$PIPERX0PHYSTATUS,
    I<1>:$PIPERX0ELECIDLE,
    I<1>:$PIPERX0CHANISALIGNED,
    I<1>:$PIPECLK,
    I<1>:$LL2TLPRCV,
    I<1>:$LL2SUSPENDNOW,
    I<1>:$LL2SENDPMACK,
    I<1>:$LL2SENDENTERL23,
    I<1>:$LL2SENDENTERL1,
    I<1>:$LL2SENDASREQL1,
    I<1>:$FUNCLVLRSTN,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$DLRSTN,
    I<1>:$DBGSUBMODE,
    I<1>:$CMSTICKYRSTN,
    I<1>:$CMRSTN,
    I<1>:$CFGTRNPENDINGN,
    I<1>:$CFGPMWAKEN,
    I<1>:$CFGPMTURNOFFOKN,
    I<1>:$CFGPMSENDPMETON,
    I<1>:$CFGPMHALTASPML1N,
    I<1>:$CFGPMHALTASPML0SN,
    I<1>:$CFGPMFORCESTATEENN,
    I<1>:$CFGMGMTWRRW1CASRWN,
    I<1>:$CFGMGMTWRREADONLYN,
    I<1>:$CFGMGMTWRENN,
    I<1>:$CFGMGMTRDENN,
    I<1>:$CFGINTERRUPTSTATN,
    I<1>:$CFGINTERRUPTN,
    I<1>:$CFGINTERRUPTASSERTN,
    I<1>:$CFGFORCEEXTENDEDSYNCON,
    I<1>:$CFGFORCECOMMONCLOCKOFF,
    I<1>:$CFGERRURN,
    I<1>:$CFGERRPOSTEDN,
    I<1>:$CFGERRPOISONEDN,
    I<1>:$CFGERRNORECOVERYN,
    I<1>:$CFGERRMCBLOCKEDN,
    I<1>:$CFGERRMALFORMEDN,
    I<1>:$CFGERRLOCKEDN,
    I<1>:$CFGERRINTERNALUNCORN,
    I<1>:$CFGERRINTERNALCORN,
    I<1>:$CFGERRECRCN,
    I<1>:$CFGERRCPLUNEXPECTN,
    I<1>:$CFGERRCPLTIMEOUTN,
    I<1>:$CFGERRCPLABORTN,
    I<1>:$CFGERRCORN,
    I<1>:$CFGERRATOMICEGRESSBLOCKEDN,
    I<1>:$CFGERRACSN,

    // PCIE_2_1 parameters follows
    APIntAttr<I<12>>:$AER_BASE_PTR,
    StrAttr:$AER_CAP_ECRC_CHECK_CAPABLE,
    StrAttr:$AER_CAP_ECRC_GEN_CAPABLE,
    APIntAttr<I<16>>:$AER_CAP_ID,
    StrAttr:$AER_CAP_MULTIHEADER,
    APIntAttr<I<12>>:$AER_CAP_NEXTPTR,
    StrAttr:$AER_CAP_ON,
    APIntAttr<I<24>>:$AER_CAP_OPTIONAL_ERR_SUPPORT,
    StrAttr:$AER_CAP_PERMIT_ROOTERR_UPDATE,
    APIntAttr<I<4>>:$AER_CAP_VERSION,
    StrAttr:$ALLOW_X8_GEN2,
    APIntAttr<I<32>>:$BAR0,
    APIntAttr<I<32>>:$BAR1,
    APIntAttr<I<32>>:$BAR2,
    APIntAttr<I<32>>:$BAR3,
    APIntAttr<I<32>>:$BAR4,
    APIntAttr<I<32>>:$BAR5,
    APIntAttr<I<8>>:$CAPABILITIES_PTR,
    APIntAttr<I<32>>:$CARDBUS_CIS_POINTER,
    SI64Attr:$CFG_ECRC_ERR_CPLSTAT,
    APIntAttr<I<24>>:$CLASS_CODE,
    StrAttr:$CMD_INTX_IMPLEMENTED,
    StrAttr:$CPL_TIMEOUT_DISABLE_SUPPORTED,
    APIntAttr<I<4>>:$CPL_TIMEOUT_RANGES_SUPPORTED,
    APIntAttr<I<7>>:$CRM_MODULE_RSTS,
    StrAttr:$DEV_CAP2_ARI_FORWARDING_SUPPORTED,
    StrAttr:$DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED,
    StrAttr:$DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED,
    StrAttr:$DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED,
    StrAttr:$DEV_CAP2_CAS128_COMPLETER_SUPPORTED,
    StrAttr:$DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED,
    StrAttr:$DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED,
    StrAttr:$DEV_CAP2_LTR_MECHANISM_SUPPORTED,
    APIntAttr<I<2>>:$DEV_CAP2_MAX_ENDEND_TLP_PREFIXES,
    StrAttr:$DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING,
    APIntAttr<I<2>>:$DEV_CAP2_TPH_COMPLETER_SUPPORTED,
    StrAttr:$DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE,
    StrAttr:$DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE,
    SI64Attr:$DEV_CAP_ENDPOINT_L0S_LATENCY,
    SI64Attr:$DEV_CAP_ENDPOINT_L1_LATENCY,
    StrAttr:$DEV_CAP_EXT_TAG_SUPPORTED,
    StrAttr:$DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE,
    SI64Attr:$DEV_CAP_MAX_PAYLOAD_SUPPORTED,
    SI64Attr:$DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT,
    StrAttr:$DEV_CAP_ROLE_BASED_ERROR,
    SI64Attr:$DEV_CAP_RSVD_14_12,
    SI64Attr:$DEV_CAP_RSVD_17_16,
    SI64Attr:$DEV_CAP_RSVD_31_29,
    StrAttr:$DEV_CONTROL_AUX_POWER_SUPPORTED,
    StrAttr:$DEV_CONTROL_EXT_TAG_DEFAULT,
    StrAttr:$DISABLE_ASPM_L1_TIMER,
    StrAttr:$DISABLE_BAR_FILTERING,
    StrAttr:$DISABLE_ERR_MSG,
    StrAttr:$DISABLE_ID_CHECK,
    StrAttr:$DISABLE_LANE_REVERSAL,
    StrAttr:$DISABLE_LOCKED_FILTER,
    StrAttr:$DISABLE_PPM_FILTER,
    StrAttr:$DISABLE_RX_POISONED_RESP,
    StrAttr:$DISABLE_RX_TC_FILTER,
    StrAttr:$DISABLE_SCRAMBLING,
    APIntAttr<I<8>>:$DNSTREAM_LINK_NUM,
    APIntAttr<I<12>>:$DSN_BASE_PTR,
    APIntAttr<I<16>>:$DSN_CAP_ID,
    APIntAttr<I<12>>:$DSN_CAP_NEXTPTR,
    StrAttr:$DSN_CAP_ON,
    APIntAttr<I<4>>:$DSN_CAP_VERSION,
    APIntAttr<I<11>>:$ENABLE_MSG_ROUTE,
    StrAttr:$ENABLE_RX_TD_ECRC_TRIM,
    StrAttr:$ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED,
    StrAttr:$ENTER_RVRY_EI_L0,
    StrAttr:$EXIT_LOOPBACK_ON_EI,
    APIntAttr<I<32>>:$EXPANSION_ROM,
    APIntAttr<I<6>>:$EXT_CFG_CAP_PTR,
    APIntAttr<I<10>>:$EXT_CFG_XP_CAP_PTR,
    APIntAttr<I<8>>:$HEADER_TYPE,
    APIntAttr<I<5>>:$INFER_EI,
    APIntAttr<I<8>>:$INTERRUPT_PIN,
    StrAttr:$INTERRUPT_STAT_AUTO,
    StrAttr:$IS_SWITCH,
    APIntAttr<I<10>>:$LAST_CONFIG_DWORD,
    StrAttr:$LINK_CAP_ASPM_OPTIONALITY,
    SI64Attr:$LINK_CAP_ASPM_SUPPORT,
    StrAttr:$LINK_CAP_CLOCK_POWER_MANAGEMENT,
    StrAttr:$LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP,
    SI64Attr:$LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$LINK_CAP_L0S_EXIT_LATENCY_GEN1,
    SI64Attr:$LINK_CAP_L0S_EXIT_LATENCY_GEN2,
    SI64Attr:$LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$LINK_CAP_L1_EXIT_LATENCY_GEN1,
    SI64Attr:$LINK_CAP_L1_EXIT_LATENCY_GEN2,
    StrAttr:$LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP,
    APIntAttr<I<4>>:$LINK_CAP_MAX_LINK_SPEED,
    APIntAttr<I<6>>:$LINK_CAP_MAX_LINK_WIDTH,
    SI64Attr:$LINK_CAP_RSVD_23,
    StrAttr:$LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE,
    SI64Attr:$LINK_CONTROL_RCB,
    StrAttr:$LINK_CTRL2_DEEMPHASIS,
    StrAttr:$LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE,
    APIntAttr<I<4>>:$LINK_CTRL2_TARGET_LINK_SPEED,
    StrAttr:$LINK_STATUS_SLOT_CLOCK_CONFIG,
    APIntAttr<I<15>>:$LL_ACK_TIMEOUT,
    StrAttr:$LL_ACK_TIMEOUT_EN,
    SI64Attr:$LL_ACK_TIMEOUT_FUNC,
    APIntAttr<I<15>>:$LL_REPLAY_TIMEOUT,
    StrAttr:$LL_REPLAY_TIMEOUT_EN,
    SI64Attr:$LL_REPLAY_TIMEOUT_FUNC,
    APIntAttr<I<6>>:$LTSSM_MAX_LINK_WIDTH,
    StrAttr:$MPS_FORCE,
    APIntAttr<I<8>>:$MSIX_BASE_PTR,
    APIntAttr<I<8>>:$MSIX_CAP_ID,
    APIntAttr<I<8>>:$MSIX_CAP_NEXTPTR,
    StrAttr:$MSIX_CAP_ON,
    SI64Attr:$MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$MSIX_CAP_PBA_OFFSET,
    SI64Attr:$MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$MSIX_CAP_TABLE_SIZE,
    APIntAttr<I<8>>:$MSI_BASE_PTR,
    StrAttr:$MSI_CAP_64_BIT_ADDR_CAPABLE,
    APIntAttr<I<8>>:$MSI_CAP_ID,
    SI64Attr:$MSI_CAP_MULTIMSGCAP,
    SI64Attr:$MSI_CAP_MULTIMSG_EXTENSION,
    APIntAttr<I<8>>:$MSI_CAP_NEXTPTR,
    StrAttr:$MSI_CAP_ON,
    StrAttr:$MSI_CAP_PER_VECTOR_MASKING_CAPABLE,
    SI64Attr:$N_FTS_COMCLK_GEN1,
    SI64Attr:$N_FTS_COMCLK_GEN2,
    SI64Attr:$N_FTS_GEN1,
    SI64Attr:$N_FTS_GEN2,
    APIntAttr<I<8>>:$PCIE_BASE_PTR,
    APIntAttr<I<8>>:$PCIE_CAP_CAPABILITY_ID,
    APIntAttr<I<4>>:$PCIE_CAP_CAPABILITY_VERSION,
    APIntAttr<I<4>>:$PCIE_CAP_DEVICE_PORT_TYPE,
    APIntAttr<I<8>>:$PCIE_CAP_NEXTPTR,
    StrAttr:$PCIE_CAP_ON,
    SI64Attr:$PCIE_CAP_RSVD_15_14,
    StrAttr:$PCIE_CAP_SLOT_IMPLEMENTED,
    SI64Attr:$PCIE_REVISION,
    SI64Attr:$PL_AUTO_CONFIG,
    StrAttr:$PL_FAST_TRAIN,
    APIntAttr<I<15>>:$PM_ASPML0S_TIMEOUT,
    StrAttr:$PM_ASPML0S_TIMEOUT_EN,
    SI64Attr:$PM_ASPML0S_TIMEOUT_FUNC,
    StrAttr:$PM_ASPM_FASTEXIT,
    APIntAttr<I<8>>:$PM_BASE_PTR,
    SI64Attr:$PM_CAP_AUXCURRENT,
    StrAttr:$PM_CAP_D1SUPPORT,
    StrAttr:$PM_CAP_D2SUPPORT,
    StrAttr:$PM_CAP_DSI,
    APIntAttr<I<8>>:$PM_CAP_ID,
    APIntAttr<I<8>>:$PM_CAP_NEXTPTR,
    StrAttr:$PM_CAP_ON,
    APIntAttr<I<5>>:$PM_CAP_PMESUPPORT,
    StrAttr:$PM_CAP_PME_CLOCK,
    SI64Attr:$PM_CAP_RSVD_04,
    SI64Attr:$PM_CAP_VERSION,
    StrAttr:$PM_CSR_B2B3,
    StrAttr:$PM_CSR_BPCCEN,
    StrAttr:$PM_CSR_NOSOFTRST,
    APIntAttr<I<8>>:$PM_DATA0,
    APIntAttr<I<8>>:$PM_DATA1,
    APIntAttr<I<8>>:$PM_DATA2,
    APIntAttr<I<8>>:$PM_DATA3,
    APIntAttr<I<8>>:$PM_DATA4,
    APIntAttr<I<8>>:$PM_DATA5,
    APIntAttr<I<8>>:$PM_DATA6,
    APIntAttr<I<8>>:$PM_DATA7,
    APIntAttr<I<2>>:$PM_DATA_SCALE0,
    APIntAttr<I<2>>:$PM_DATA_SCALE1,
    APIntAttr<I<2>>:$PM_DATA_SCALE2,
    APIntAttr<I<2>>:$PM_DATA_SCALE3,
    APIntAttr<I<2>>:$PM_DATA_SCALE4,
    APIntAttr<I<2>>:$PM_DATA_SCALE5,
    APIntAttr<I<2>>:$PM_DATA_SCALE6,
    APIntAttr<I<2>>:$PM_DATA_SCALE7,
    StrAttr:$PM_MF,
    APIntAttr<I<12>>:$RBAR_BASE_PTR,
    APIntAttr<I<5>>:$RBAR_CAP_CONTROL_ENCODEDBAR0,
    APIntAttr<I<5>>:$RBAR_CAP_CONTROL_ENCODEDBAR1,
    APIntAttr<I<5>>:$RBAR_CAP_CONTROL_ENCODEDBAR2,
    APIntAttr<I<5>>:$RBAR_CAP_CONTROL_ENCODEDBAR3,
    APIntAttr<I<5>>:$RBAR_CAP_CONTROL_ENCODEDBAR4,
    APIntAttr<I<5>>:$RBAR_CAP_CONTROL_ENCODEDBAR5,
    APIntAttr<I<16>>:$RBAR_CAP_ID,
    APIntAttr<I<3>>:$RBAR_CAP_INDEX0,
    APIntAttr<I<3>>:$RBAR_CAP_INDEX1,
    APIntAttr<I<3>>:$RBAR_CAP_INDEX2,
    APIntAttr<I<3>>:$RBAR_CAP_INDEX3,
    APIntAttr<I<3>>:$RBAR_CAP_INDEX4,
    APIntAttr<I<3>>:$RBAR_CAP_INDEX5,
    APIntAttr<I<12>>:$RBAR_CAP_NEXTPTR,
    StrAttr:$RBAR_CAP_ON,
    APIntAttr<I<32>>:$RBAR_CAP_SUP0,
    APIntAttr<I<32>>:$RBAR_CAP_SUP1,
    APIntAttr<I<32>>:$RBAR_CAP_SUP2,
    APIntAttr<I<32>>:$RBAR_CAP_SUP3,
    APIntAttr<I<32>>:$RBAR_CAP_SUP4,
    APIntAttr<I<32>>:$RBAR_CAP_SUP5,
    APIntAttr<I<4>>:$RBAR_CAP_VERSION,
    APIntAttr<I<3>>:$RBAR_NUM,
    SI64Attr:$RECRC_CHK,
    StrAttr:$RECRC_CHK_TRIM,
    StrAttr:$ROOT_CAP_CRS_SW_VISIBILITY,
    APIntAttr<I<2>>:$RP_AUTO_SPD,
    APIntAttr<I<5>>:$RP_AUTO_SPD_LOOPCNT,
    StrAttr:$SELECT_DLL_IF,
    StrAttr:$SIM_VERSION,
    StrAttr:$SLOT_CAP_ATT_BUTTON_PRESENT,
    StrAttr:$SLOT_CAP_ATT_INDICATOR_PRESENT,
    StrAttr:$SLOT_CAP_ELEC_INTERLOCK_PRESENT,
    StrAttr:$SLOT_CAP_HOTPLUG_CAPABLE,
    StrAttr:$SLOT_CAP_HOTPLUG_SURPRISE,
    StrAttr:$SLOT_CAP_MRL_SENSOR_PRESENT,
    StrAttr:$SLOT_CAP_NO_CMD_COMPLETED_SUPPORT,
    APIntAttr<I<13>>:$SLOT_CAP_PHYSICAL_SLOT_NUM,
    StrAttr:$SLOT_CAP_POWER_CONTROLLER_PRESENT,
    StrAttr:$SLOT_CAP_POWER_INDICATOR_PRESENT,
    SI64Attr:$SLOT_CAP_SLOT_POWER_LIMIT_SCALE,
    APIntAttr<I<8>>:$SLOT_CAP_SLOT_POWER_LIMIT_VALUE,
    SI64Attr:$SPARE_BIT0,
    SI64Attr:$SPARE_BIT1,
    SI64Attr:$SPARE_BIT2,
    SI64Attr:$SPARE_BIT3,
    SI64Attr:$SPARE_BIT4,
    SI64Attr:$SPARE_BIT5,
    SI64Attr:$SPARE_BIT6,
    SI64Attr:$SPARE_BIT7,
    SI64Attr:$SPARE_BIT8,
    APIntAttr<I<8>>:$SPARE_BYTE0,
    APIntAttr<I<8>>:$SPARE_BYTE1,
    APIntAttr<I<8>>:$SPARE_BYTE2,
    APIntAttr<I<8>>:$SPARE_BYTE3,
    APIntAttr<I<32>>:$SPARE_WORD0,
    APIntAttr<I<32>>:$SPARE_WORD1,
    APIntAttr<I<32>>:$SPARE_WORD2,
    APIntAttr<I<32>>:$SPARE_WORD3,
    StrAttr:$SSL_MESSAGE_AUTO,
    StrAttr:$TECRC_EP_INV,
    StrAttr:$TL_RBYPASS,
    SI64Attr:$TL_RX_RAM_RADDR_LATENCY,
    SI64Attr:$TL_RX_RAM_RDATA_LATENCY,
    SI64Attr:$TL_RX_RAM_WRITE_LATENCY,
    StrAttr:$TL_TFC_DISABLE,
    StrAttr:$TL_TX_CHECKS_DISABLE,
    SI64Attr:$TL_TX_RAM_RADDR_LATENCY,
    SI64Attr:$TL_TX_RAM_RDATA_LATENCY,
    SI64Attr:$TL_TX_RAM_WRITE_LATENCY,
    StrAttr:$TRN_DW,
    StrAttr:$TRN_NP_FC,
    StrAttr:$UPCONFIG_CAPABLE,
    StrAttr:$UPSTREAM_FACING,
    StrAttr:$UR_ATOMIC,
    StrAttr:$UR_CFG1,
    StrAttr:$UR_INV_REQ,
    StrAttr:$UR_PRS_RESPONSE,
    StrAttr:$USER_CLK2_DIV2,
    SI64Attr:$USER_CLK_FREQ,
    StrAttr:$USE_RID_PINS,
    StrAttr:$VC0_CPL_INFINITE,
    APIntAttr<I<13>>:$VC0_RX_RAM_LIMIT,
    SI64Attr:$VC0_TOTAL_CREDITS_CD,
    SI64Attr:$VC0_TOTAL_CREDITS_CH,
    SI64Attr:$VC0_TOTAL_CREDITS_NPD,
    SI64Attr:$VC0_TOTAL_CREDITS_NPH,
    SI64Attr:$VC0_TOTAL_CREDITS_PD,
    SI64Attr:$VC0_TOTAL_CREDITS_PH,
    SI64Attr:$VC0_TX_LASTPACKET,
    APIntAttr<I<12>>:$VC_BASE_PTR,
    APIntAttr<I<16>>:$VC_CAP_ID,
    APIntAttr<I<12>>:$VC_CAP_NEXTPTR,
    StrAttr:$VC_CAP_ON,
    StrAttr:$VC_CAP_REJECT_SNOOP_TRANSACTIONS,
    APIntAttr<I<4>>:$VC_CAP_VERSION,
    APIntAttr<I<12>>:$VSEC_BASE_PTR,
    APIntAttr<I<16>>:$VSEC_CAP_HDR_ID,
    APIntAttr<I<12>>:$VSEC_CAP_HDR_LENGTH,
    APIntAttr<I<4>>:$VSEC_CAP_HDR_REVISION,
    APIntAttr<I<16>>:$VSEC_CAP_ID,
    StrAttr:$VSEC_CAP_IS_LINK_VISIBLE,
    APIntAttr<I<12>>:$VSEC_CAP_NEXTPTR,
    StrAttr:$VSEC_CAP_ON,
    APIntAttr<I<4>>:$VSEC_CAP_VERSION
  );

  let results = (outs
    I<8>:$TRNRBARHIT,
    I<8>:$TRNFCPH,
    I<8>:$TRNFCNPH,
    I<8>:$TRNFCCPLH,
    I<8>:$CFGINTERRUPTDO,
    I<7>:$CFGVCTCVCMAP,
    I<7>:$CFGTRANSACTIONADDR,
    I<69>:$MIMTXWDATA,
    I<68>:$MIMRXWDATA,
    I<64>:$TRNRDLLPDATA,
    I<64>:$TL2ERRHDR,
    I<64>:$DBGVECB,
    I<64>:$DBGVECA,
    I<6>:$TRNTBUFAV,
    I<6>:$PLLTSSMSTATE,
    I<5>:$LL2LINKSTATUS,
    I<4>:$TRNTDSTRDY,
    I<4>:$CFGLINKSTATUSNEGOTIATEDWIDTH,
    I<4>:$CFGDEVCONTROL2CPLTIMEOUTVAL,
    I<32>:$CFGMGMTDO,
    I<3>:$PLTXPMSTATE,
    I<3>:$PLINITIALLINKWIDTH,
    I<3>:$PIPETXMARGIN,
    I<3>:$CFGPCIELINKSTATE,
    I<3>:$CFGINTERRUPTMMENABLE,
    I<3>:$CFGDEVCONTROLMAXREADREQ,
    I<3>:$CFGDEVCONTROLMAXPAYLOAD,
    I<2>:$TRNRREM,
    I<2>:$TRNRDLLPSRCRDY,
    I<2>:$PLSELLNKWIDTH,
    I<2>:$PLRXPMSTATE,
    I<2>:$PLLANEREVERSALMODE,
    I<2>:$PL2RXPMSTATE,
    I<2>:$PIPETX7POWERDOWN,
    I<2>:$PIPETX7CHARISK,
    I<2>:$PIPETX6POWERDOWN,
    I<2>:$PIPETX6CHARISK,
    I<2>:$PIPETX5POWERDOWN,
    I<2>:$PIPETX5CHARISK,
    I<2>:$PIPETX4POWERDOWN,
    I<2>:$PIPETX4CHARISK,
    I<2>:$PIPETX3POWERDOWN,
    I<2>:$PIPETX3CHARISK,
    I<2>:$PIPETX2POWERDOWN,
    I<2>:$PIPETX2CHARISK,
    I<2>:$PIPETX1POWERDOWN,
    I<2>:$PIPETX1CHARISK,
    I<2>:$PIPETX0POWERDOWN,
    I<2>:$PIPETX0CHARISK,
    I<2>:$CFGPMCSRPOWERSTATE,
    I<2>:$CFGLINKSTATUSCURRENTSPEED,
    I<2>:$CFGLINKCONTROLASPMCONTROL,
    I<16>:$PIPETX7DATA,
    I<16>:$PIPETX6DATA,
    I<16>:$PIPETX5DATA,
    I<16>:$PIPETX4DATA,
    I<16>:$PIPETX3DATA,
    I<16>:$PIPETX2DATA,
    I<16>:$PIPETX1DATA,
    I<16>:$PIPETX0DATA,
    I<16>:$DRPDO,
    I<16>:$CFGMSGDATA,
    I<13>:$MIMTXWADDR,
    I<13>:$MIMTXRADDR,
    I<13>:$MIMRXWADDR,
    I<13>:$MIMRXRADDR,
    I<128>:$TRNRD,
    I<12>:$TRNFCPD,
    I<12>:$TRNFCNPD,
    I<12>:$TRNFCCPLD,
    I<12>:$PLDBGVEC,
    I<12>:$DBGVECC,
    I<1>:$USERRSTN,
    I<1>:$TRNTERRDROP,
    I<1>:$TRNTDLLPDSTRDY,
    I<1>:$TRNTCFGREQ,
    I<1>:$TRNRSRCRDY,
    I<1>:$TRNRSRCDSC,
    I<1>:$TRNRSOF,
    I<1>:$TRNRERRFWD,
    I<1>:$TRNREOF,
    I<1>:$TRNRECRCERR,
    I<1>:$TRNLNKUP,
    I<1>:$TL2PPMSUSPENDOK,
    I<1>:$TL2ERRRXOVERFLOW,
    I<1>:$TL2ERRMALFORMED,
    I<1>:$TL2ERRFCPE,
    I<1>:$TL2ASPMSUSPENDREQ,
    I<1>:$TL2ASPMSUSPENDCREDITCHECKOK,
    I<1>:$RECEIVEDFUNCLVLRSTN,
    I<1>:$PLSELLNKRATE,
    I<1>:$PLRECEIVEDHOTRST,
    I<1>:$PLPHYLNKUPN,
    I<1>:$PLLINKUPCFGCAP,
    I<1>:$PLLINKPARTNERGEN2SUPPORTED,
    I<1>:$PLLINKGEN2CAP,
    I<1>:$PLDIRECTEDCHANGEDONE,
    I<1>:$PL2SUSPENDOK,
    I<1>:$PL2RXELECIDLE,
    I<1>:$PL2RECOVERY,
    I<1>:$PL2RECEIVERERR,
    I<1>:$PL2LINKUP,
    I<1>:$PL2L0REQ,
    I<1>:$PIPETXRESET,
    I<1>:$PIPETXRCVRDET,
    I<1>:$PIPETXRATE,
    I<1>:$PIPETXDEEMPH,
    I<1>:$PIPETX7ELECIDLE,
    I<1>:$PIPETX7COMPLIANCE,
    I<1>:$PIPETX6ELECIDLE,
    I<1>:$PIPETX6COMPLIANCE,
    I<1>:$PIPETX5ELECIDLE,
    I<1>:$PIPETX5COMPLIANCE,
    I<1>:$PIPETX4ELECIDLE,
    I<1>:$PIPETX4COMPLIANCE,
    I<1>:$PIPETX3ELECIDLE,
    I<1>:$PIPETX3COMPLIANCE,
    I<1>:$PIPETX2ELECIDLE,
    I<1>:$PIPETX2COMPLIANCE,
    I<1>:$PIPETX1ELECIDLE,
    I<1>:$PIPETX1COMPLIANCE,
    I<1>:$PIPETX0ELECIDLE,
    I<1>:$PIPETX0COMPLIANCE,
    I<1>:$PIPERX7POLARITY,
    I<1>:$PIPERX6POLARITY,
    I<1>:$PIPERX5POLARITY,
    I<1>:$PIPERX4POLARITY,
    I<1>:$PIPERX3POLARITY,
    I<1>:$PIPERX2POLARITY,
    I<1>:$PIPERX1POLARITY,
    I<1>:$PIPERX0POLARITY,
    I<1>:$MIMTXWEN,
    I<1>:$MIMTXREN,
    I<1>:$MIMRXWEN,
    I<1>:$MIMRXREN,
    I<1>:$LNKCLKEN,
    I<1>:$LL2TXIDLE,
    I<1>:$LL2TFCINIT2SEQ,
    I<1>:$LL2TFCINIT1SEQ,
    I<1>:$LL2SUSPENDOK,
    I<1>:$LL2REPLAYTOERR,
    I<1>:$LL2REPLAYROERR,
    I<1>:$LL2RECEIVERERR,
    I<1>:$LL2PROTOCOLERR,
    I<1>:$LL2BADTLPERR,
    I<1>:$LL2BADDLLPERR,
    I<1>:$DRPRDY,
    I<1>:$DBGSCLRK,
    I<1>:$DBGSCLRJ,
    I<1>:$DBGSCLRI,
    I<1>:$DBGSCLRH,
    I<1>:$DBGSCLRG,
    I<1>:$DBGSCLRF,
    I<1>:$DBGSCLRE,
    I<1>:$DBGSCLRD,
    I<1>:$DBGSCLRC,
    I<1>:$DBGSCLRB,
    I<1>:$DBGSCLRA,
    I<1>:$CFGTRANSACTIONTYPE,
    I<1>:$CFGTRANSACTION,
    I<1>:$CFGSLOTCONTROLELECTROMECHILCTLPULSE,
    I<1>:$CFGROOTCONTROLSYSERRNONFATALERREN,
    I<1>:$CFGROOTCONTROLSYSERRFATALERREN,
    I<1>:$CFGROOTCONTROLSYSERRCORRERREN,
    I<1>:$CFGROOTCONTROLPMEINTEN,
    I<1>:$CFGPMRCVREQACKN,
    I<1>:$CFGPMRCVENTERL23N,
    I<1>:$CFGPMRCVENTERL1N,
    I<1>:$CFGPMRCVASREQL1N,
    I<1>:$CFGPMCSRPMESTATUS,
    I<1>:$CFGPMCSRPMEEN,
    I<1>:$CFGMSGRECEIVEDUNLOCK,
    I<1>:$CFGMSGRECEIVEDSETSLOTPOWERLIMIT,
    I<1>:$CFGMSGRECEIVEDPMPME,
    I<1>:$CFGMSGRECEIVEDPMETOACK,
    I<1>:$CFGMSGRECEIVEDPMETO,
    I<1>:$CFGMSGRECEIVEDPMASNAK,
    I<1>:$CFGMSGRECEIVEDERRNONFATAL,
    I<1>:$CFGMSGRECEIVEDERRFATAL,
    I<1>:$CFGMSGRECEIVEDERRCOR,
    I<1>:$CFGMSGRECEIVEDDEASSERTINTD,
    I<1>:$CFGMSGRECEIVEDDEASSERTINTC,
    I<1>:$CFGMSGRECEIVEDDEASSERTINTB,
    I<1>:$CFGMSGRECEIVEDDEASSERTINTA,
    I<1>:$CFGMSGRECEIVEDASSERTINTD,
    I<1>:$CFGMSGRECEIVEDASSERTINTC,
    I<1>:$CFGMSGRECEIVEDASSERTINTB,
    I<1>:$CFGMSGRECEIVEDASSERTINTA,
    I<1>:$CFGMSGRECEIVED,
    I<1>:$CFGMGMTRDWRDONEN,
    I<1>:$CFGLINKSTATUSLINKTRAINING,
    I<1>:$CFGLINKSTATUSDLLACTIVE,
    I<1>:$CFGLINKSTATUSBANDWIDTHSTATUS,
    I<1>:$CFGLINKSTATUSAUTOBANDWIDTHSTATUS,
    I<1>:$CFGLINKCONTROLRETRAINLINK,
    I<1>:$CFGLINKCONTROLRCB,
    I<1>:$CFGLINKCONTROLLINKDISABLE,
    I<1>:$CFGLINKCONTROLHWAUTOWIDTHDIS,
    I<1>:$CFGLINKCONTROLEXTENDEDSYNC,
    I<1>:$CFGLINKCONTROLCOMMONCLOCK,
    I<1>:$CFGLINKCONTROLCLOCKPMEN,
    I<1>:$CFGLINKCONTROLBANDWIDTHINTEN,
    I<1>:$CFGLINKCONTROLAUTOBANDWIDTHINTEN,
    I<1>:$CFGINTERRUPTRDYN,
    I<1>:$CFGINTERRUPTMSIXFM,
    I<1>:$CFGINTERRUPTMSIXENABLE,
    I<1>:$CFGINTERRUPTMSIENABLE,
    I<1>:$CFGERRCPLRDYN,
    I<1>:$CFGERRAERHEADERLOGSETN,
    I<1>:$CFGDEVSTATUSURDETECTED,
    I<1>:$CFGDEVSTATUSNONFATALERRDETECTED,
    I<1>:$CFGDEVSTATUSFATALERRDETECTED,
    I<1>:$CFGDEVSTATUSCORRERRDETECTED,
    I<1>:$CFGDEVCONTROLURERRREPORTINGEN,
    I<1>:$CFGDEVCONTROLPHANTOMEN,
    I<1>:$CFGDEVCONTROLNOSNOOPEN,
    I<1>:$CFGDEVCONTROLNONFATALREPORTINGEN,
    I<1>:$CFGDEVCONTROLFATALERRREPORTINGEN,
    I<1>:$CFGDEVCONTROLEXTTAGEN,
    I<1>:$CFGDEVCONTROLENABLERO,
    I<1>:$CFGDEVCONTROLCORRERRREPORTINGEN,
    I<1>:$CFGDEVCONTROLAUXPOWEREN,
    I<1>:$CFGDEVCONTROL2TLPPREFIXBLOCK,
    I<1>:$CFGDEVCONTROL2LTREN,
    I<1>:$CFGDEVCONTROL2IDOREQEN,
    I<1>:$CFGDEVCONTROL2IDOCPLEN,
    I<1>:$CFGDEVCONTROL2CPLTIMEOUTDIS,
    I<1>:$CFGDEVCONTROL2ATOMICREQUESTEREN,
    I<1>:$CFGDEVCONTROL2ATOMICEGRESSBLOCK,
    I<1>:$CFGDEVCONTROL2ARIFORWARDEN,
    I<1>:$CFGCOMMANDSERREN,
    I<1>:$CFGCOMMANDMEMENABLE,
    I<1>:$CFGCOMMANDIOENABLE,
    I<1>:$CFGCOMMANDINTERRUPTDISABLE,
    I<1>:$CFGCOMMANDBUSMASTERENABLE,
    I<1>:$CFGBRIDGESERREN,
    I<1>:$CFGAERROOTERRNONFATALERRREPORTINGEN,
    I<1>:$CFGAERROOTERRNONFATALERRRECEIVED,
    I<1>:$CFGAERROOTERRFATALERRREPORTINGEN,
    I<1>:$CFGAERROOTERRFATALERRRECEIVED,
    I<1>:$CFGAERROOTERRCORRERRREPORTINGEN,
    I<1>:$CFGAERROOTERRCORRERRRECEIVED,
    I<1>:$CFGAERECRCGENEN,
    I<1>:$CFGAERECRCCHECKEN
  );
}

def PCIEu3u0 : XilinxPrimitiveOp<"PCIE_3_0", []> {
  let summary = "PCIE_3_0 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CFGINTERRUPTMSITPHSTTAG,
    I<8>:$SAXISRQTKEEP,
    I<8>:$SAXISCCTKEEP,
    I<8>:$PLGEN3PCSRXSYNCDONE,
    I<8>:$CFGREVID,
    I<8>:$CFGDSPORTNUMBER,
    I<8>:$CFGDSBUSNUMBER,
    I<64>:$CFGINTERRUPTMSIXADDRESS,
    I<64>:$CFGINTERRUPTMSIPENDINGSTATUS,
    I<64>:$CFGDSN,
    I<6>:$PIPEEQLF,
    I<6>:$PIPEEQFS,
    I<6>:$CFGVFFLRDONE,
    I<60>:$SAXISRQTUSER,
    I<5>:$CFGDSDEVICENUMBER,
    I<4>:$CFGMGMTBYTEENABLE,
    I<4>:$CFGINTERRUPTMSISELECT,
    I<4>:$CFGINTERRUPTINT,
    I<33>:$SAXISCCTUSER,
    I<32>:$PIPERX7DATA,
    I<32>:$PIPERX6DATA,
    I<32>:$PIPERX5DATA,
    I<32>:$PIPERX4DATA,
    I<32>:$PIPERX3DATA,
    I<32>:$PIPERX2DATA,
    I<32>:$PIPERX1DATA,
    I<32>:$PIPERX0DATA,
    I<32>:$CFGTPHSTTREADDATA,
    I<32>:$CFGMSGTRANSMITDATA,
    I<32>:$CFGMGMTWRITEDATA,
    I<32>:$CFGINTERRUPTMSIXDATA,
    I<32>:$CFGINTERRUPTMSIINT,
    I<32>:$CFGEXTREADDATA,
    I<3>:$PIPERX7STATUS,
    I<3>:$PIPERX6STATUS,
    I<3>:$PIPERX5STATUS,
    I<3>:$PIPERX4STATUS,
    I<3>:$PIPERX3STATUS,
    I<3>:$PIPERX2STATUS,
    I<3>:$PIPERX1STATUS,
    I<3>:$PIPERX0STATUS,
    I<3>:$CFGPERFUNCTIONNUMBER,
    I<3>:$CFGPERFUNCSTATUSCONTROL,
    I<3>:$CFGMSGTRANSMITTYPE,
    I<3>:$CFGINTERRUPTMSIFUNCTIONNUMBER,
    I<3>:$CFGINTERRUPTMSIATTR,
    I<3>:$CFGFCSEL,
    I<3>:$CFGDSFUNCTIONNUMBER,
    I<256>:$SAXISRQTDATA,
    I<256>:$SAXISCCTDATA,
    I<22>:$MAXISRCTREADY,
    I<22>:$MAXISCQTREADY,
    I<2>:$PIPERX7SYNCHEADER,
    I<2>:$PIPERX7CHARISK,
    I<2>:$PIPERX6SYNCHEADER,
    I<2>:$PIPERX6CHARISK,
    I<2>:$PIPERX5SYNCHEADER,
    I<2>:$PIPERX5CHARISK,
    I<2>:$PIPERX4SYNCHEADER,
    I<2>:$PIPERX4CHARISK,
    I<2>:$PIPERX3SYNCHEADER,
    I<2>:$PIPERX3CHARISK,
    I<2>:$PIPERX2SYNCHEADER,
    I<2>:$PIPERX2CHARISK,
    I<2>:$PIPERX1SYNCHEADER,
    I<2>:$PIPERX1CHARISK,
    I<2>:$PIPERX0SYNCHEADER,
    I<2>:$PIPERX0CHARISK,
    I<2>:$CFGINTERRUPTPENDING,
    I<2>:$CFGINTERRUPTMSITPHTYPE,
    I<2>:$CFGFLRDONE,
    I<19>:$CFGMGMTADDR,
    I<18>:$PIPETX7EQCOEFF,
    I<18>:$PIPETX6EQCOEFF,
    I<18>:$PIPETX5EQCOEFF,
    I<18>:$PIPETX4EQCOEFF,
    I<18>:$PIPETX3EQCOEFF,
    I<18>:$PIPETX2EQCOEFF,
    I<18>:$PIPETX1EQCOEFF,
    I<18>:$PIPETX0EQCOEFF,
    I<18>:$PIPERX7EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX6EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX5EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX4EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX3EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX2EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX1EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX0EQLPNEWTXCOEFFORPRESET,
    I<16>:$DRPDI,
    I<16>:$CFGVENDID,
    I<16>:$CFGSUBSYSVENDID,
    I<16>:$CFGSUBSYSID,
    I<16>:$CFGDEVID,
    I<144>:$MIREQUESTRAMREADDATA,
    I<144>:$MIREPLAYRAMREADDATA,
    I<144>:$MICOMPLETIONRAMREADDATA,
    I<11>:$DRPADDR,
    I<1>:$USERCLK,
    I<1>:$SAXISRQTVALID,
    I<1>:$SAXISRQTLAST,
    I<1>:$SAXISCCTVALID,
    I<1>:$SAXISCCTLAST,
    I<1>:$RESETN,
    I<1>:$RECCLK,
    I<1>:$PLGEN3PCSDISABLE,
    I<1>:$PLEQRESETEIEOSCOUNT,
    I<1>:$PLDISABLESCRAMBLER,
    I<1>:$PIPETX7EQDONE,
    I<1>:$PIPETX6EQDONE,
    I<1>:$PIPETX5EQDONE,
    I<1>:$PIPETX4EQDONE,
    I<1>:$PIPETX3EQDONE,
    I<1>:$PIPETX2EQDONE,
    I<1>:$PIPETX1EQDONE,
    I<1>:$PIPETX0EQDONE,
    I<1>:$PIPERX7VALID,
    I<1>:$PIPERX7STARTBLOCK,
    I<1>:$PIPERX7PHYSTATUS,
    I<1>:$PIPERX7EQLPLFFSSEL,
    I<1>:$PIPERX7EQLPADAPTDONE,
    I<1>:$PIPERX7EQDONE,
    I<1>:$PIPERX7ELECIDLE,
    I<1>:$PIPERX7DATAVALID,
    I<1>:$PIPERX6VALID,
    I<1>:$PIPERX6STARTBLOCK,
    I<1>:$PIPERX6PHYSTATUS,
    I<1>:$PIPERX6EQLPLFFSSEL,
    I<1>:$PIPERX6EQLPADAPTDONE,
    I<1>:$PIPERX6EQDONE,
    I<1>:$PIPERX6ELECIDLE,
    I<1>:$PIPERX6DATAVALID,
    I<1>:$PIPERX5VALID,
    I<1>:$PIPERX5STARTBLOCK,
    I<1>:$PIPERX5PHYSTATUS,
    I<1>:$PIPERX5EQLPLFFSSEL,
    I<1>:$PIPERX5EQLPADAPTDONE,
    I<1>:$PIPERX5EQDONE,
    I<1>:$PIPERX5ELECIDLE,
    I<1>:$PIPERX5DATAVALID,
    I<1>:$PIPERX4VALID,
    I<1>:$PIPERX4STARTBLOCK,
    I<1>:$PIPERX4PHYSTATUS,
    I<1>:$PIPERX4EQLPLFFSSEL,
    I<1>:$PIPERX4EQLPADAPTDONE,
    I<1>:$PIPERX4EQDONE,
    I<1>:$PIPERX4ELECIDLE,
    I<1>:$PIPERX4DATAVALID,
    I<1>:$PIPERX3VALID,
    I<1>:$PIPERX3STARTBLOCK,
    I<1>:$PIPERX3PHYSTATUS,
    I<1>:$PIPERX3EQLPLFFSSEL,
    I<1>:$PIPERX3EQLPADAPTDONE,
    I<1>:$PIPERX3EQDONE,
    I<1>:$PIPERX3ELECIDLE,
    I<1>:$PIPERX3DATAVALID,
    I<1>:$PIPERX2VALID,
    I<1>:$PIPERX2STARTBLOCK,
    I<1>:$PIPERX2PHYSTATUS,
    I<1>:$PIPERX2EQLPLFFSSEL,
    I<1>:$PIPERX2EQLPADAPTDONE,
    I<1>:$PIPERX2EQDONE,
    I<1>:$PIPERX2ELECIDLE,
    I<1>:$PIPERX2DATAVALID,
    I<1>:$PIPERX1VALID,
    I<1>:$PIPERX1STARTBLOCK,
    I<1>:$PIPERX1PHYSTATUS,
    I<1>:$PIPERX1EQLPLFFSSEL,
    I<1>:$PIPERX1EQLPADAPTDONE,
    I<1>:$PIPERX1EQDONE,
    I<1>:$PIPERX1ELECIDLE,
    I<1>:$PIPERX1DATAVALID,
    I<1>:$PIPERX0VALID,
    I<1>:$PIPERX0STARTBLOCK,
    I<1>:$PIPERX0PHYSTATUS,
    I<1>:$PIPERX0EQLPLFFSSEL,
    I<1>:$PIPERX0EQLPADAPTDONE,
    I<1>:$PIPERX0EQDONE,
    I<1>:$PIPERX0ELECIDLE,
    I<1>:$PIPERX0DATAVALID,
    I<1>:$PIPERESETN,
    I<1>:$PIPECLK,
    I<1>:$PCIECQNPREQ,
    I<1>:$MGMTSTICKYRESETN,
    I<1>:$MGMTRESETN,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$CORECLKMIREQUESTRAM,
    I<1>:$CORECLKMIREPLAYRAM,
    I<1>:$CORECLKMICOMPLETIONRAMU,
    I<1>:$CORECLKMICOMPLETIONRAML,
    I<1>:$CORECLK,
    I<1>:$CFGTPHSTTREADDATAVALID,
    I<1>:$CFGREQPMTRANSITIONL23READY,
    I<1>:$CFGPOWERSTATECHANGEACK,
    I<1>:$CFGPERFUNCTIONOUTPUTREQUEST,
    I<1>:$CFGMSGTRANSMIT,
    I<1>:$CFGMGMTWRITE,
    I<1>:$CFGMGMTTYPE1CFGREGACCESS,
    I<1>:$CFGMGMTREAD,
    I<1>:$CFGMCUPDATEREQUEST,
    I<1>:$CFGLINKTRAININGENABLE,
    I<1>:$CFGINTERRUPTMSIXINT,
    I<1>:$CFGINTERRUPTMSITPHPRESENT,
    I<1>:$CFGINPUTUPDATEREQUEST,
    I<1>:$CFGHOTRESETIN,
    I<1>:$CFGEXTREADDATAVALID,
    I<1>:$CFGERRUNCORIN,
    I<1>:$CFGERRCORIN,
    I<1>:$CFGCONFIGSPACEENABLE,

    // PCIE_3_0 parameters follows
    StrAttr:$ARI_CAP_ENABLE,
    StrAttr:$AXISTEN_IF_CC_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_CC_PARITY_CHK,
    StrAttr:$AXISTEN_IF_CQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_ENABLE_CLIENT_TAG,
    APIntAttr<I<18>>:$AXISTEN_IF_ENABLE_MSG_ROUTE,
    StrAttr:$AXISTEN_IF_ENABLE_RX_MSG_INTFC,
    StrAttr:$AXISTEN_IF_RC_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RC_STRADDLE,
    StrAttr:$AXISTEN_IF_RQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RQ_PARITY_CHK,
    APIntAttr<I<2>>:$AXISTEN_IF_WIDTH,
    StrAttr:$CRM_CORE_CLK_FREQ_500,
    APIntAttr<I<2>>:$CRM_USER_CLK_FREQ,
    APIntAttr<I<8>>:$DNSTREAM_LINK_NUM,
    APIntAttr<I<2>>:$GEN3_PCS_AUTO_REALIGN,
    StrAttr:$GEN3_PCS_RX_ELECIDLE_INTERNAL,
    APIntAttr<I<9>>:$LL_ACK_TIMEOUT,
    StrAttr:$LL_ACK_TIMEOUT_EN,
    SI64Attr:$LL_ACK_TIMEOUT_FUNC,
    APIntAttr<I<16>>:$LL_CPL_FC_UPDATE_TIMER,
    StrAttr:$LL_CPL_FC_UPDATE_TIMER_OVERRIDE,
    APIntAttr<I<16>>:$LL_FC_UPDATE_TIMER,
    StrAttr:$LL_FC_UPDATE_TIMER_OVERRIDE,
    APIntAttr<I<16>>:$LL_NP_FC_UPDATE_TIMER,
    StrAttr:$LL_NP_FC_UPDATE_TIMER_OVERRIDE,
    APIntAttr<I<16>>:$LL_P_FC_UPDATE_TIMER,
    StrAttr:$LL_P_FC_UPDATE_TIMER_OVERRIDE,
    APIntAttr<I<9>>:$LL_REPLAY_TIMEOUT,
    StrAttr:$LL_REPLAY_TIMEOUT_EN,
    SI64Attr:$LL_REPLAY_TIMEOUT_FUNC,
    APIntAttr<I<10>>:$LTR_TX_MESSAGE_MINIMUM_INTERVAL,
    StrAttr:$LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE,
    StrAttr:$LTR_TX_MESSAGE_ON_LTR_ENABLE,
    StrAttr:$PF0_AER_CAP_ECRC_CHECK_CAPABLE,
    StrAttr:$PF0_AER_CAP_ECRC_GEN_CAPABLE,
    APIntAttr<I<12>>:$PF0_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF0_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF0_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<4>>:$PF0_ARI_CAP_VER,
    APIntAttr<I<5>>:$PF0_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF0_BIST_REGISTER,
    APIntAttr<I<8>>:$PF0_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF0_CLASS_CODE,
    APIntAttr<I<16>>:$PF0_DEVICE_ID,
    StrAttr:$PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE,
    StrAttr:$PF0_DEV_CAP2_LTR_SUPPORT,
    APIntAttr<I<2>>:$PF0_DEV_CAP2_OBFF_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L0S_LATENCY,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L1_LATENCY,
    StrAttr:$PF0_DEV_CAP_EXT_TAG_SUPPORTED,
    StrAttr:$PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE,
    APIntAttr<I<3>>:$PF0_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF0_DPA_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF0_DPA_CAP_SUB_STATE_CONTROL,
    StrAttr:$PF0_DPA_CAP_SUB_STATE_CONTROL_EN,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7,
    APIntAttr<I<4>>:$PF0_DPA_CAP_VER,
    APIntAttr<I<12>>:$PF0_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF0_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF0_EXPANSION_ROM_ENABLE,
    APIntAttr<I<8>>:$PF0_INTERRUPT_LINE,
    APIntAttr<I<3>>:$PF0_INTERRUPT_PIN,
    SI64Attr:$PF0_LINK_CAP_ASPM_SUPPORT,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3,
    StrAttr:$PF0_LINK_STATUS_SLOT_CLOCK_CONFIG,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_NOSNOOP_LAT,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_SNOOP_LAT,
    APIntAttr<I<12>>:$PF0_LTR_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_LTR_CAP_VER,
    APIntAttr<I<8>>:$PF0_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF0_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF0_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF0_MSI_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF0_PB_CAP_NEXTPTR,
    StrAttr:$PF0_PB_CAP_SYSTEM_ALLOCATED,
    APIntAttr<I<4>>:$PF0_PB_CAP_VER,
    APIntAttr<I<8>>:$PF0_PM_CAP_ID,
    APIntAttr<I<8>>:$PF0_PM_CAP_NEXTPTR,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D0,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D1,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D3HOT,
    StrAttr:$PF0_PM_CAP_SUPP_D1_STATE,
    APIntAttr<I<3>>:$PF0_PM_CAP_VER_ID,
    StrAttr:$PF0_PM_CSR_NOSOFTRESET,
    StrAttr:$PF0_RBAR_CAP_ENABLE,
    APIntAttr<I<3>>:$PF0_RBAR_CAP_INDEX0,
    APIntAttr<I<3>>:$PF0_RBAR_CAP_INDEX1,
    APIntAttr<I<3>>:$PF0_RBAR_CAP_INDEX2,
    APIntAttr<I<12>>:$PF0_RBAR_CAP_NEXTPTR,
    APIntAttr<I<20>>:$PF0_RBAR_CAP_SIZE0,
    APIntAttr<I<20>>:$PF0_RBAR_CAP_SIZE1,
    APIntAttr<I<20>>:$PF0_RBAR_CAP_SIZE2,
    APIntAttr<I<4>>:$PF0_RBAR_CAP_VER,
    APIntAttr<I<3>>:$PF0_RBAR_NUM,
    APIntAttr<I<8>>:$PF0_REVISION_ID,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF0_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF0_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF0_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF0_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF0_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF0_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<16>>:$PF0_SUBSYSTEM_ID,
    StrAttr:$PF0_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF0_TPHR_CAP_ENABLE,
    StrAttr:$PF0_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF0_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF0_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF0_TPHR_CAP_VER,
    APIntAttr<I<12>>:$PF0_VC_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_VC_CAP_VER,
    StrAttr:$PF1_AER_CAP_ECRC_CHECK_CAPABLE,
    StrAttr:$PF1_AER_CAP_ECRC_GEN_CAPABLE,
    APIntAttr<I<12>>:$PF1_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF1_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<5>>:$PF1_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF1_BIST_REGISTER,
    APIntAttr<I<8>>:$PF1_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF1_CLASS_CODE,
    APIntAttr<I<16>>:$PF1_DEVICE_ID,
    APIntAttr<I<3>>:$PF1_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF1_DPA_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF1_DPA_CAP_SUB_STATE_CONTROL,
    StrAttr:$PF1_DPA_CAP_SUB_STATE_CONTROL_EN,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7,
    APIntAttr<I<4>>:$PF1_DPA_CAP_VER,
    APIntAttr<I<12>>:$PF1_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF1_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF1_EXPANSION_ROM_ENABLE,
    APIntAttr<I<8>>:$PF1_INTERRUPT_LINE,
    APIntAttr<I<3>>:$PF1_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF1_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF1_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF1_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF1_MSI_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_PB_CAP_NEXTPTR,
    StrAttr:$PF1_PB_CAP_SYSTEM_ALLOCATED,
    APIntAttr<I<4>>:$PF1_PB_CAP_VER,
    APIntAttr<I<8>>:$PF1_PM_CAP_ID,
    APIntAttr<I<8>>:$PF1_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF1_PM_CAP_VER_ID,
    StrAttr:$PF1_RBAR_CAP_ENABLE,
    APIntAttr<I<3>>:$PF1_RBAR_CAP_INDEX0,
    APIntAttr<I<3>>:$PF1_RBAR_CAP_INDEX1,
    APIntAttr<I<3>>:$PF1_RBAR_CAP_INDEX2,
    APIntAttr<I<12>>:$PF1_RBAR_CAP_NEXTPTR,
    APIntAttr<I<20>>:$PF1_RBAR_CAP_SIZE0,
    APIntAttr<I<20>>:$PF1_RBAR_CAP_SIZE1,
    APIntAttr<I<20>>:$PF1_RBAR_CAP_SIZE2,
    APIntAttr<I<4>>:$PF1_RBAR_CAP_VER,
    APIntAttr<I<3>>:$PF1_RBAR_NUM,
    APIntAttr<I<8>>:$PF1_REVISION_ID,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF1_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF1_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF1_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF1_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF1_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF1_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<16>>:$PF1_SUBSYSTEM_ID,
    StrAttr:$PF1_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF1_TPHR_CAP_ENABLE,
    StrAttr:$PF1_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF1_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF1_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF1_TPHR_CAP_VER,
    StrAttr:$PL_DISABLE_EI_INFER_IN_L0,
    StrAttr:$PL_DISABLE_GEN3_DC_BALANCE,
    StrAttr:$PL_DISABLE_SCRAMBLING,
    StrAttr:$PL_DISABLE_UPCONFIG_CAPABLE,
    StrAttr:$PL_EQ_ADAPT_DISABLE_COEFF_CHECK,
    StrAttr:$PL_EQ_ADAPT_DISABLE_PRESET_CHECK,
    APIntAttr<I<5>>:$PL_EQ_ADAPT_ITER_COUNT,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_REJECT_RETRY_COUNT,
    StrAttr:$PL_EQ_BYPASS_PHASE23,
    StrAttr:$PL_EQ_SHORT_ADAPT_PHASE,
    APIntAttr<I<16>>:$PL_LANE0_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE1_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE2_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE3_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE4_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE5_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE6_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE7_EQ_CONTROL,
    APIntAttr<I<3>>:$PL_LINK_CAP_MAX_LINK_SPEED,
    APIntAttr<I<4>>:$PL_LINK_CAP_MAX_LINK_WIDTH,
    SI64Attr:$PL_N_FTS_COMCLK_GEN1,
    SI64Attr:$PL_N_FTS_COMCLK_GEN2,
    SI64Attr:$PL_N_FTS_COMCLK_GEN3,
    SI64Attr:$PL_N_FTS_GEN1,
    SI64Attr:$PL_N_FTS_GEN2,
    SI64Attr:$PL_N_FTS_GEN3,
    StrAttr:$PL_SIM_FAST_LINK_TRAINING,
    StrAttr:$PL_UPSTREAM_FACING,
    APIntAttr<I<16>>:$PM_ASPML0S_TIMEOUT,
    APIntAttr<I<20>>:$PM_ASPML1_ENTRY_DELAY,
    StrAttr:$PM_ENABLE_SLOT_POWER_CAPTURE,
    APIntAttr<I<32>>:$PM_L1_REENTRY_DELAY,
    APIntAttr<I<20>>:$PM_PME_SERVICE_TIMEOUT_DELAY,
    APIntAttr<I<16>>:$PM_PME_TURNOFF_ACK_DELAY,
    StrAttr:$SIM_VERSION,
    SI64Attr:$SPARE_BIT0,
    SI64Attr:$SPARE_BIT1,
    SI64Attr:$SPARE_BIT2,
    SI64Attr:$SPARE_BIT3,
    SI64Attr:$SPARE_BIT4,
    SI64Attr:$SPARE_BIT5,
    SI64Attr:$SPARE_BIT6,
    SI64Attr:$SPARE_BIT7,
    SI64Attr:$SPARE_BIT8,
    APIntAttr<I<8>>:$SPARE_BYTE0,
    APIntAttr<I<8>>:$SPARE_BYTE1,
    APIntAttr<I<8>>:$SPARE_BYTE2,
    APIntAttr<I<8>>:$SPARE_BYTE3,
    APIntAttr<I<32>>:$SPARE_WORD0,
    APIntAttr<I<32>>:$SPARE_WORD1,
    APIntAttr<I<32>>:$SPARE_WORD2,
    APIntAttr<I<32>>:$SPARE_WORD3,
    StrAttr:$SRIOV_CAP_ENABLE,
    APIntAttr<I<24>>:$TL_COMPL_TIMEOUT_REG0,
    APIntAttr<I<28>>:$TL_COMPL_TIMEOUT_REG1,
    APIntAttr<I<12>>:$TL_CREDITS_CD,
    APIntAttr<I<8>>:$TL_CREDITS_CH,
    APIntAttr<I<12>>:$TL_CREDITS_NPD,
    APIntAttr<I<8>>:$TL_CREDITS_NPH,
    APIntAttr<I<12>>:$TL_CREDITS_PD,
    APIntAttr<I<8>>:$TL_CREDITS_PH,
    StrAttr:$TL_ENABLE_MESSAGE_RID_CHECK_ENABLE,
    StrAttr:$TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE,
    StrAttr:$TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE,
    StrAttr:$TL_LEGACY_MODE_ENABLE,
    StrAttr:$TL_PF_ENABLE_REG,
    StrAttr:$TL_TAG_MGMT_ENABLE,
    APIntAttr<I<12>>:$VF0_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$VF0_CAPABILITY_POINTER,
    SI64Attr:$VF0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF0_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF0_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF0_PM_CAP_ID,
    APIntAttr<I<8>>:$VF0_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF0_PM_CAP_VER_ID,
    StrAttr:$VF0_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF0_TPHR_CAP_ENABLE,
    StrAttr:$VF0_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF0_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF0_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF0_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF1_ARI_CAP_NEXTPTR,
    SI64Attr:$VF1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF1_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF1_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF1_PM_CAP_ID,
    APIntAttr<I<8>>:$VF1_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF1_PM_CAP_VER_ID,
    StrAttr:$VF1_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF1_TPHR_CAP_ENABLE,
    StrAttr:$VF1_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF1_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF1_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF1_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF2_ARI_CAP_NEXTPTR,
    SI64Attr:$VF2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF2_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF2_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF2_PM_CAP_ID,
    APIntAttr<I<8>>:$VF2_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF2_PM_CAP_VER_ID,
    StrAttr:$VF2_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF2_TPHR_CAP_ENABLE,
    StrAttr:$VF2_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF2_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF2_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF2_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF2_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF3_ARI_CAP_NEXTPTR,
    SI64Attr:$VF3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF3_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF3_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF3_PM_CAP_ID,
    APIntAttr<I<8>>:$VF3_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF3_PM_CAP_VER_ID,
    StrAttr:$VF3_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF3_TPHR_CAP_ENABLE,
    StrAttr:$VF3_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF3_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF3_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF3_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF3_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF4_ARI_CAP_NEXTPTR,
    SI64Attr:$VF4_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF4_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF4_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF4_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF4_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF4_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF4_PM_CAP_ID,
    APIntAttr<I<8>>:$VF4_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF4_PM_CAP_VER_ID,
    StrAttr:$VF4_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF4_TPHR_CAP_ENABLE,
    StrAttr:$VF4_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF4_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF4_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF4_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF4_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF4_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF5_ARI_CAP_NEXTPTR,
    SI64Attr:$VF5_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF5_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF5_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF5_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF5_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF5_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF5_PM_CAP_ID,
    APIntAttr<I<8>>:$VF5_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF5_PM_CAP_VER_ID,
    StrAttr:$VF5_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF5_TPHR_CAP_ENABLE,
    StrAttr:$VF5_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF5_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF5_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF5_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF5_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF5_TPHR_CAP_VER
  );

  let results = (outs
    I<10>:$MICOMPLETIONRAMWRITEADDRESSBU,
    I<10>:$MICOMPLETIONRAMWRITEADDRESSBL,
    I<10>:$MICOMPLETIONRAMWRITEADDRESSAU,
    I<10>:$MICOMPLETIONRAMWRITEADDRESSAL,
    I<10>:$MICOMPLETIONRAMREADADDRESSBU,
    I<10>:$MICOMPLETIONRAMREADADDRESSBL,
    I<10>:$MICOMPLETIONRAMREADADDRESSAU,
    I<10>:$MICOMPLETIONRAMREADADDRESSAL,
    I<10>:$CFGEXTREGISTERNUMBER,
    I<9>:$MIREQUESTRAMWRITEADDRESSB,
    I<9>:$MIREQUESTRAMWRITEADDRESSA,
    I<9>:$MIREQUESTRAMREADADDRESSB,
    I<9>:$MIREQUESTRAMREADADDRESSA,
    I<9>:$MIREPLAYRAMADDRESS,
    I<85>:$MAXISCQTUSER,
    I<8>:$PLGEN3PCSRXSLIDE,
    I<8>:$MAXISRCTKEEP,
    I<8>:$MAXISCQTKEEP,
    I<8>:$CFGMSGRECEIVEDDATA,
    I<8>:$CFGFUNCTIONSTATUS,
    I<8>:$CFGFCPH,
    I<8>:$CFGFCNPH,
    I<8>:$CFGFCCPLH,
    I<8>:$CFGEXTFUNCTIONNUMBER,
    I<75>:$MAXISRCTUSER,
    I<72>:$MICOMPLETIONRAMWRITEDATAU,
    I<72>:$MICOMPLETIONRAMWRITEDATAL,
    I<6>:$PIPETX7EQDEEMPH,
    I<6>:$PIPETX6EQDEEMPH,
    I<6>:$PIPETX5EQDEEMPH,
    I<6>:$PIPETX4EQDEEMPH,
    I<6>:$PIPETX3EQDEEMPH,
    I<6>:$PIPETX2EQDEEMPH,
    I<6>:$PIPETX1EQDEEMPH,
    I<6>:$PIPETX0EQDEEMPH,
    I<6>:$PIPERX7EQLPLFFS,
    I<6>:$PIPERX6EQLPLFFS,
    I<6>:$PIPERX5EQLPLFFS,
    I<6>:$PIPERX4EQLPLFFS,
    I<6>:$PIPERX3EQLPLFFS,
    I<6>:$PIPERX2EQLPLFFS,
    I<6>:$PIPERX1EQLPLFFS,
    I<6>:$PIPERX0EQLPLFFS,
    I<6>:$PCIERQTAG,
    I<6>:$PCIECQNPREQCOUNT,
    I<6>:$CFGVFTPHREQUESTERENABLE,
    I<6>:$CFGVFFLRINPROCESS,
    I<6>:$CFGTPHSTMODE,
    I<6>:$CFGLTSSMSTATE,
    I<6>:$CFGINTERRUPTMSIXVFMASK,
    I<6>:$CFGINTERRUPTMSIXVFENABLE,
    I<6>:$CFGINTERRUPTMSIVFENABLE,
    I<6>:$CFGINTERRUPTMSIMMENABLE,
    I<6>:$CFGFUNCTIONPOWERSTATE,
    I<5>:$CFGTPHSTTADDRESS,
    I<5>:$CFGMSGRECEIVEDTYPE,
    I<4>:$SAXISRQTREADY,
    I<4>:$SAXISCCTREADY,
    I<4>:$PIPETX7EQPRESET,
    I<4>:$PIPETX6EQPRESET,
    I<4>:$PIPETX5EQPRESET,
    I<4>:$PIPETX4EQPRESET,
    I<4>:$PIPETX3EQPRESET,
    I<4>:$PIPETX2EQPRESET,
    I<4>:$PIPETX1EQPRESET,
    I<4>:$PIPETX0EQPRESET,
    I<4>:$PIPERX7EQLPTXPRESET,
    I<4>:$PIPERX6EQLPTXPRESET,
    I<4>:$PIPERX5EQLPTXPRESET,
    I<4>:$PIPERX4EQLPTXPRESET,
    I<4>:$PIPERX3EQLPTXPRESET,
    I<4>:$PIPERX2EQLPTXPRESET,
    I<4>:$PIPERX1EQLPTXPRESET,
    I<4>:$PIPERX0EQLPTXPRESET,
    I<4>:$PCIERQSEQNUM,
    I<4>:$MIREQUESTRAMWRITEENABLE,
    I<4>:$MIREQUESTRAMREADENABLE,
    I<4>:$MICOMPLETIONRAMWRITEENABLEU,
    I<4>:$MICOMPLETIONRAMWRITEENABLEL,
    I<4>:$MICOMPLETIONRAMREADENABLEU,
    I<4>:$MICOMPLETIONRAMREADENABLEL,
    I<4>:$CFGTPHSTTWRITEBYTEVALID,
    I<4>:$CFGNEGOTIATEDWIDTH,
    I<4>:$CFGEXTWRITEBYTEENABLE,
    I<32>:$PIPETX7DATA,
    I<32>:$PIPETX6DATA,
    I<32>:$PIPETX5DATA,
    I<32>:$PIPETX4DATA,
    I<32>:$PIPETX3DATA,
    I<32>:$PIPETX2DATA,
    I<32>:$PIPETX1DATA,
    I<32>:$PIPETX0DATA,
    I<32>:$CFGTPHSTTWRITEDATA,
    I<32>:$CFGMGMTREADDATA,
    I<32>:$CFGINTERRUPTMSIDATA,
    I<32>:$CFGEXTWRITEDATA,
    I<3>:$PIPETXMARGIN,
    I<3>:$PIPERX7EQPRESET,
    I<3>:$PIPERX6EQPRESET,
    I<3>:$PIPERX5EQPRESET,
    I<3>:$PIPERX4EQPRESET,
    I<3>:$PIPERX3EQPRESET,
    I<3>:$PIPERX2EQPRESET,
    I<3>:$PIPERX1EQPRESET,
    I<3>:$PIPERX0EQPRESET,
    I<3>:$CFGTPHFUNCTIONNUM,
    I<3>:$CFGMAXREADREQ,
    I<3>:$CFGMAXPAYLOAD,
    I<3>:$CFGCURRENTSPEED,
    I<256>:$MAXISRCTDATA,
    I<256>:$MAXISCQTDATA,
    I<2>:$PLEQPHASE,
    I<2>:$PIPETXRATE,
    I<2>:$PIPETX7SYNCHEADER,
    I<2>:$PIPETX7POWERDOWN,
    I<2>:$PIPETX7EQCONTROL,
    I<2>:$PIPETX7CHARISK,
    I<2>:$PIPETX6SYNCHEADER,
    I<2>:$PIPETX6POWERDOWN,
    I<2>:$PIPETX6EQCONTROL,
    I<2>:$PIPETX6CHARISK,
    I<2>:$PIPETX5SYNCHEADER,
    I<2>:$PIPETX5POWERDOWN,
    I<2>:$PIPETX5EQCONTROL,
    I<2>:$PIPETX5CHARISK,
    I<2>:$PIPETX4SYNCHEADER,
    I<2>:$PIPETX4POWERDOWN,
    I<2>:$PIPETX4EQCONTROL,
    I<2>:$PIPETX4CHARISK,
    I<2>:$PIPETX3SYNCHEADER,
    I<2>:$PIPETX3POWERDOWN,
    I<2>:$PIPETX3EQCONTROL,
    I<2>:$PIPETX3CHARISK,
    I<2>:$PIPETX2SYNCHEADER,
    I<2>:$PIPETX2POWERDOWN,
    I<2>:$PIPETX2EQCONTROL,
    I<2>:$PIPETX2CHARISK,
    I<2>:$PIPETX1SYNCHEADER,
    I<2>:$PIPETX1POWERDOWN,
    I<2>:$PIPETX1EQCONTROL,
    I<2>:$PIPETX1CHARISK,
    I<2>:$PIPETX0SYNCHEADER,
    I<2>:$PIPETX0POWERDOWN,
    I<2>:$PIPETX0EQCONTROL,
    I<2>:$PIPETX0CHARISK,
    I<2>:$PIPERX7EQCONTROL,
    I<2>:$PIPERX6EQCONTROL,
    I<2>:$PIPERX5EQCONTROL,
    I<2>:$PIPERX4EQCONTROL,
    I<2>:$PIPERX3EQCONTROL,
    I<2>:$PIPERX2EQCONTROL,
    I<2>:$PIPERX1EQCONTROL,
    I<2>:$PIPERX0EQCONTROL,
    I<2>:$PCIETFCNPHAV,
    I<2>:$PCIETFCNPDAV,
    I<2>:$PCIERQTAGAV,
    I<2>:$MIREPLAYRAMWRITEENABLE,
    I<2>:$MIREPLAYRAMREADENABLE,
    I<2>:$CFGTPHREQUESTERENABLE,
    I<2>:$CFGRCBSTATUS,
    I<2>:$CFGPHYLINKSTATUS,
    I<2>:$CFGOBFFENABLE,
    I<2>:$CFGLINKPOWERSTATE,
    I<2>:$CFGINTERRUPTMSIXMASK,
    I<2>:$CFGINTERRUPTMSIXENABLE,
    I<2>:$CFGINTERRUPTMSIENABLE,
    I<2>:$CFGFLRINPROCESS,
    I<2>:$CFGDPASUBSTATECHANGE,
    I<18>:$CFGVFTPHSTMODE,
    I<18>:$CFGVFPOWERSTATE,
    I<16>:$DRPDO,
    I<16>:$DBGDATAOUT,
    I<16>:$CFGPERFUNCSTATUSDATA,
    I<144>:$MIREQUESTRAMWRITEDATA,
    I<144>:$MIREPLAYRAMWRITEDATA,
    I<12>:$CFGVFSTATUS,
    I<12>:$CFGFCPD,
    I<12>:$CFGFCNPD,
    I<12>:$CFGFCCPLD,
    I<1>:$PLEQINPROGRESS,
    I<1>:$PIPETXSWING,
    I<1>:$PIPETXRESET,
    I<1>:$PIPETXRCVRDET,
    I<1>:$PIPETXDEEMPH,
    I<1>:$PIPETX7STARTBLOCK,
    I<1>:$PIPETX7ELECIDLE,
    I<1>:$PIPETX7DATAVALID,
    I<1>:$PIPETX7COMPLIANCE,
    I<1>:$PIPETX6STARTBLOCK,
    I<1>:$PIPETX6ELECIDLE,
    I<1>:$PIPETX6DATAVALID,
    I<1>:$PIPETX6COMPLIANCE,
    I<1>:$PIPETX5STARTBLOCK,
    I<1>:$PIPETX5ELECIDLE,
    I<1>:$PIPETX5DATAVALID,
    I<1>:$PIPETX5COMPLIANCE,
    I<1>:$PIPETX4STARTBLOCK,
    I<1>:$PIPETX4ELECIDLE,
    I<1>:$PIPETX4DATAVALID,
    I<1>:$PIPETX4COMPLIANCE,
    I<1>:$PIPETX3STARTBLOCK,
    I<1>:$PIPETX3ELECIDLE,
    I<1>:$PIPETX3DATAVALID,
    I<1>:$PIPETX3COMPLIANCE,
    I<1>:$PIPETX2STARTBLOCK,
    I<1>:$PIPETX2ELECIDLE,
    I<1>:$PIPETX2DATAVALID,
    I<1>:$PIPETX2COMPLIANCE,
    I<1>:$PIPETX1STARTBLOCK,
    I<1>:$PIPETX1ELECIDLE,
    I<1>:$PIPETX1DATAVALID,
    I<1>:$PIPETX1COMPLIANCE,
    I<1>:$PIPETX0STARTBLOCK,
    I<1>:$PIPETX0ELECIDLE,
    I<1>:$PIPETX0DATAVALID,
    I<1>:$PIPETX0COMPLIANCE,
    I<1>:$PIPERX7POLARITY,
    I<1>:$PIPERX6POLARITY,
    I<1>:$PIPERX5POLARITY,
    I<1>:$PIPERX4POLARITY,
    I<1>:$PIPERX3POLARITY,
    I<1>:$PIPERX2POLARITY,
    I<1>:$PIPERX1POLARITY,
    I<1>:$PIPERX0POLARITY,
    I<1>:$PCIERQTAGVLD,
    I<1>:$PCIERQSEQNUMVLD,
    I<1>:$MAXISRCTVALID,
    I<1>:$MAXISRCTLAST,
    I<1>:$MAXISCQTVALID,
    I<1>:$MAXISCQTLAST,
    I<1>:$DRPRDY,
    I<1>:$CFGTPHSTTWRITEENABLE,
    I<1>:$CFGTPHSTTREADENABLE,
    I<1>:$CFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$CFGPLSTATUSCHANGE,
    I<1>:$CFGPHYLINKDOWN,
    I<1>:$CFGPERFUNCTIONUPDATEDONE,
    I<1>:$CFGMSGTRANSMITDONE,
    I<1>:$CFGMSGRECEIVED,
    I<1>:$CFGMGMTREADWRITEDONE,
    I<1>:$CFGMCUPDATEDONE,
    I<1>:$CFGLTRENABLE,
    I<1>:$CFGLOCALERROR,
    I<1>:$CFGINTERRUPTSENT,
    I<1>:$CFGINTERRUPTMSIXSENT,
    I<1>:$CFGINTERRUPTMSIXFAIL,
    I<1>:$CFGINTERRUPTMSISENT,
    I<1>:$CFGINTERRUPTMSIMASKUPDATE,
    I<1>:$CFGINTERRUPTMSIFAIL,
    I<1>:$CFGINTERRUPTDOUTPUT,
    I<1>:$CFGINTERRUPTCOUTPUT,
    I<1>:$CFGINTERRUPTBOUTPUT,
    I<1>:$CFGINTERRUPTAOUTPUT,
    I<1>:$CFGINPUTUPDATEDONE,
    I<1>:$CFGHOTRESETOUT,
    I<1>:$CFGEXTWRITERECEIVED,
    I<1>:$CFGEXTREADRECEIVED,
    I<1>:$CFGERRNONFATALOUT,
    I<1>:$CFGERRFATALOUT,
    I<1>:$CFGERRCOROUT
  );
}

def PCIEu3u1 : XilinxPrimitiveOp<"PCIE_3_1", []> {
  let summary = "PCIE_3_1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$DRPADDR,
    I<9>:$CFGINTERRUPTMSITPHSTTAG,
    I<8>:$SAXISRQTKEEP,
    I<8>:$SAXISCCTKEEP,
    I<8>:$CFGVFFLRDONE,
    I<8>:$CFGREVID,
    I<8>:$CFGDSPORTNUMBER,
    I<8>:$CFGDSBUSNUMBER,
    I<64>:$CFGINTERRUPTMSIXADDRESS,
    I<64>:$CFGDSN,
    I<6>:$PIPEEQLF,
    I<6>:$PIPEEQFS,
    I<60>:$SAXISRQTUSER,
    I<5>:$CFGDSDEVICENUMBER,
    I<4>:$LL2LMTXTLPID1,
    I<4>:$LL2LMTXTLPID0,
    I<4>:$DBGDATASEL,
    I<4>:$CONFREQREGNUM,
    I<4>:$CFGPERFUNCTIONNUMBER,
    I<4>:$CFGMGMTBYTEENABLE,
    I<4>:$CFGINTERRUPTPENDING,
    I<4>:$CFGINTERRUPTMSISELECT,
    I<4>:$CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM,
    I<4>:$CFGINTERRUPTMSIFUNCTIONNUMBER,
    I<4>:$CFGINTERRUPTINT,
    I<4>:$CFGFLRDONE,
    I<33>:$SAXISCCTUSER,
    I<32>:$SPAREIN,
    I<32>:$PIPERX7DATA,
    I<32>:$PIPERX6DATA,
    I<32>:$PIPERX5DATA,
    I<32>:$PIPERX4DATA,
    I<32>:$PIPERX3DATA,
    I<32>:$PIPERX2DATA,
    I<32>:$PIPERX1DATA,
    I<32>:$PIPERX0DATA,
    I<32>:$CONFREQDATA,
    I<32>:$CFGTPHSTTREADDATA,
    I<32>:$CFGMSGTRANSMITDATA,
    I<32>:$CFGMGMTWRITEDATA,
    I<32>:$CFGINTERRUPTMSIXDATA,
    I<32>:$CFGINTERRUPTMSIPENDINGSTATUS,
    I<32>:$CFGINTERRUPTMSIINT,
    I<32>:$CFGEXTREADDATA,
    I<3>:$PIPERX7STATUS,
    I<3>:$PIPERX6STATUS,
    I<3>:$PIPERX5STATUS,
    I<3>:$PIPERX4STATUS,
    I<3>:$PIPERX3STATUS,
    I<3>:$PIPERX2STATUS,
    I<3>:$PIPERX1STATUS,
    I<3>:$PIPERX0STATUS,
    I<3>:$CFGPERFUNCSTATUSCONTROL,
    I<3>:$CFGMSGTRANSMITTYPE,
    I<3>:$CFGINTERRUPTMSIATTR,
    I<3>:$CFGFCSEL,
    I<3>:$CFGDSFUNCTIONNUMBER,
    I<256>:$SAXISRQTDATA,
    I<256>:$SAXISCCTDATA,
    I<22>:$MAXISRCTREADY,
    I<22>:$MAXISCQTREADY,
    I<2>:$PIPERX7SYNCHEADER,
    I<2>:$PIPERX7CHARISK,
    I<2>:$PIPERX6SYNCHEADER,
    I<2>:$PIPERX6CHARISK,
    I<2>:$PIPERX5SYNCHEADER,
    I<2>:$PIPERX5CHARISK,
    I<2>:$PIPERX4SYNCHEADER,
    I<2>:$PIPERX4CHARISK,
    I<2>:$PIPERX3SYNCHEADER,
    I<2>:$PIPERX3CHARISK,
    I<2>:$PIPERX2SYNCHEADER,
    I<2>:$PIPERX2CHARISK,
    I<2>:$PIPERX1SYNCHEADER,
    I<2>:$PIPERX1CHARISK,
    I<2>:$PIPERX0SYNCHEADER,
    I<2>:$PIPERX0CHARISK,
    I<2>:$CONFREQTYPE,
    I<2>:$CFGINTERRUPTMSITPHTYPE,
    I<19>:$CFGMGMTADDR,
    I<18>:$PIPETX7EQCOEFF,
    I<18>:$PIPETX6EQCOEFF,
    I<18>:$PIPETX5EQCOEFF,
    I<18>:$PIPETX4EQCOEFF,
    I<18>:$PIPETX3EQCOEFF,
    I<18>:$PIPETX2EQCOEFF,
    I<18>:$PIPETX1EQCOEFF,
    I<18>:$PIPETX0EQCOEFF,
    I<18>:$PIPERX7EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX6EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX5EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX4EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX3EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX2EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX1EQLPNEWTXCOEFFORPRESET,
    I<18>:$PIPERX0EQLPNEWTXCOEFFORPRESET,
    I<16>:$DRPDI,
    I<16>:$CFGVENDID,
    I<16>:$CFGSUBSYSVENDID,
    I<16>:$CFGSUBSYSID,
    I<16>:$CFGDEVID,
    I<144>:$MIREQUESTRAMREADDATA,
    I<144>:$MIREPLAYRAMREADDATA,
    I<144>:$MICOMPLETIONRAMREADDATA,
    I<14>:$LL2LMSAXISTXTUSER,
    I<1>:$USERCLK,
    I<1>:$SAXISRQTVALID,
    I<1>:$SAXISRQTLAST,
    I<1>:$SAXISCCTVALID,
    I<1>:$SAXISCCTLAST,
    I<1>:$RESETN,
    I<1>:$PLGEN2UPSTREAMPREFERDEEMPH,
    I<1>:$PLEQRESETEIEOSCOUNT,
    I<1>:$PIPETX7EQDONE,
    I<1>:$PIPETX6EQDONE,
    I<1>:$PIPETX5EQDONE,
    I<1>:$PIPETX4EQDONE,
    I<1>:$PIPETX3EQDONE,
    I<1>:$PIPETX2EQDONE,
    I<1>:$PIPETX1EQDONE,
    I<1>:$PIPETX0EQDONE,
    I<1>:$PIPERX7VALID,
    I<1>:$PIPERX7STARTBLOCK,
    I<1>:$PIPERX7PHYSTATUS,
    I<1>:$PIPERX7EQLPLFFSSEL,
    I<1>:$PIPERX7EQLPADAPTDONE,
    I<1>:$PIPERX7EQDONE,
    I<1>:$PIPERX7ELECIDLE,
    I<1>:$PIPERX7DATAVALID,
    I<1>:$PIPERX6VALID,
    I<1>:$PIPERX6STARTBLOCK,
    I<1>:$PIPERX6PHYSTATUS,
    I<1>:$PIPERX6EQLPLFFSSEL,
    I<1>:$PIPERX6EQLPADAPTDONE,
    I<1>:$PIPERX6EQDONE,
    I<1>:$PIPERX6ELECIDLE,
    I<1>:$PIPERX6DATAVALID,
    I<1>:$PIPERX5VALID,
    I<1>:$PIPERX5STARTBLOCK,
    I<1>:$PIPERX5PHYSTATUS,
    I<1>:$PIPERX5EQLPLFFSSEL,
    I<1>:$PIPERX5EQLPADAPTDONE,
    I<1>:$PIPERX5EQDONE,
    I<1>:$PIPERX5ELECIDLE,
    I<1>:$PIPERX5DATAVALID,
    I<1>:$PIPERX4VALID,
    I<1>:$PIPERX4STARTBLOCK,
    I<1>:$PIPERX4PHYSTATUS,
    I<1>:$PIPERX4EQLPLFFSSEL,
    I<1>:$PIPERX4EQLPADAPTDONE,
    I<1>:$PIPERX4EQDONE,
    I<1>:$PIPERX4ELECIDLE,
    I<1>:$PIPERX4DATAVALID,
    I<1>:$PIPERX3VALID,
    I<1>:$PIPERX3STARTBLOCK,
    I<1>:$PIPERX3PHYSTATUS,
    I<1>:$PIPERX3EQLPLFFSSEL,
    I<1>:$PIPERX3EQLPADAPTDONE,
    I<1>:$PIPERX3EQDONE,
    I<1>:$PIPERX3ELECIDLE,
    I<1>:$PIPERX3DATAVALID,
    I<1>:$PIPERX2VALID,
    I<1>:$PIPERX2STARTBLOCK,
    I<1>:$PIPERX2PHYSTATUS,
    I<1>:$PIPERX2EQLPLFFSSEL,
    I<1>:$PIPERX2EQLPADAPTDONE,
    I<1>:$PIPERX2EQDONE,
    I<1>:$PIPERX2ELECIDLE,
    I<1>:$PIPERX2DATAVALID,
    I<1>:$PIPERX1VALID,
    I<1>:$PIPERX1STARTBLOCK,
    I<1>:$PIPERX1PHYSTATUS,
    I<1>:$PIPERX1EQLPLFFSSEL,
    I<1>:$PIPERX1EQLPADAPTDONE,
    I<1>:$PIPERX1EQDONE,
    I<1>:$PIPERX1ELECIDLE,
    I<1>:$PIPERX1DATAVALID,
    I<1>:$PIPERX0VALID,
    I<1>:$PIPERX0STARTBLOCK,
    I<1>:$PIPERX0PHYSTATUS,
    I<1>:$PIPERX0EQLPLFFSSEL,
    I<1>:$PIPERX0EQLPADAPTDONE,
    I<1>:$PIPERX0EQDONE,
    I<1>:$PIPERX0ELECIDLE,
    I<1>:$PIPERX0DATAVALID,
    I<1>:$PIPERESETN,
    I<1>:$PIPECLK,
    I<1>:$PCIECQNPREQ,
    I<1>:$MGMTSTICKYRESETN,
    I<1>:$MGMTRESETN,
    I<1>:$MCAPPERST1B,
    I<1>:$MCAPPERST0B,
    I<1>:$MCAPCLK,
    I<1>:$LL2LMSAXISTXTVALID,
    I<1>:$DRPWE,
    I<1>:$DRPEN,
    I<1>:$DRPCLK,
    I<1>:$DBGCFGLOCALMGMTREGOVERRIDE,
    I<1>:$CORECLKMIREQUESTRAM,
    I<1>:$CORECLKMIREPLAYRAM,
    I<1>:$CORECLKMICOMPLETIONRAMU,
    I<1>:$CORECLKMICOMPLETIONRAML,
    I<1>:$CORECLK,
    I<1>:$CONFREQVALID,
    I<1>:$CONFMCAPREQUESTBYCONF,
    I<1>:$CFGTPHSTTREADDATAVALID,
    I<1>:$CFGREQPMTRANSITIONL23READY,
    I<1>:$CFGPOWERSTATECHANGEACK,
    I<1>:$CFGPERFUNCTIONOUTPUTREQUEST,
    I<1>:$CFGMSGTRANSMIT,
    I<1>:$CFGMGMTWRITE,
    I<1>:$CFGMGMTTYPE1CFGREGACCESS,
    I<1>:$CFGMGMTREAD,
    I<1>:$CFGLINKTRAININGENABLE,
    I<1>:$CFGINTERRUPTMSIXINT,
    I<1>:$CFGINTERRUPTMSITPHPRESENT,
    I<1>:$CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE,
    I<1>:$CFGHOTRESETIN,
    I<1>:$CFGEXTREADDATAVALID,
    I<1>:$CFGERRUNCORIN,
    I<1>:$CFGERRCORIN,
    I<1>:$CFGCONFIGSPACEENABLE,

    // PCIE_3_1 parameters follows
    StrAttr:$ARI_CAP_ENABLE,
    StrAttr:$AXISTEN_IF_CC_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_CC_PARITY_CHK,
    StrAttr:$AXISTEN_IF_CQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_ENABLE_CLIENT_TAG,
    APIntAttr<I<18>>:$AXISTEN_IF_ENABLE_MSG_ROUTE,
    StrAttr:$AXISTEN_IF_ENABLE_RX_MSG_INTFC,
    StrAttr:$AXISTEN_IF_RC_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RC_STRADDLE,
    StrAttr:$AXISTEN_IF_RQ_ALIGNMENT_MODE,
    StrAttr:$AXISTEN_IF_RQ_PARITY_CHK,
    APIntAttr<I<2>>:$AXISTEN_IF_WIDTH,
    StrAttr:$CRM_CORE_CLK_FREQ_500,
    APIntAttr<I<2>>:$CRM_USER_CLK_FREQ,
    StrAttr:$DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE,
    StrAttr:$DEBUG_PL_DISABLE_EI_INFER_IN_L0,
    StrAttr:$DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS,
    APIntAttr<I<8>>:$DNSTREAM_LINK_NUM,
    APIntAttr<I<9>>:$LL_ACK_TIMEOUT,
    StrAttr:$LL_ACK_TIMEOUT_EN,
    SI64Attr:$LL_ACK_TIMEOUT_FUNC,
    APIntAttr<I<16>>:$LL_CPL_FC_UPDATE_TIMER,
    StrAttr:$LL_CPL_FC_UPDATE_TIMER_OVERRIDE,
    APIntAttr<I<16>>:$LL_FC_UPDATE_TIMER,
    StrAttr:$LL_FC_UPDATE_TIMER_OVERRIDE,
    APIntAttr<I<16>>:$LL_NP_FC_UPDATE_TIMER,
    StrAttr:$LL_NP_FC_UPDATE_TIMER_OVERRIDE,
    APIntAttr<I<16>>:$LL_P_FC_UPDATE_TIMER,
    StrAttr:$LL_P_FC_UPDATE_TIMER_OVERRIDE,
    APIntAttr<I<9>>:$LL_REPLAY_TIMEOUT,
    StrAttr:$LL_REPLAY_TIMEOUT_EN,
    SI64Attr:$LL_REPLAY_TIMEOUT_FUNC,
    APIntAttr<I<10>>:$LTR_TX_MESSAGE_MINIMUM_INTERVAL,
    StrAttr:$LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE,
    StrAttr:$LTR_TX_MESSAGE_ON_LTR_ENABLE,
    APIntAttr<I<12>>:$MCAP_CAP_NEXTPTR,
    StrAttr:$MCAP_CONFIGURE_OVERRIDE,
    StrAttr:$MCAP_ENABLE,
    StrAttr:$MCAP_EOS_DESIGN_SWITCH,
    APIntAttr<I<32>>:$MCAP_FPGA_BITSTREAM_VERSION,
    StrAttr:$MCAP_GATE_IO_ENABLE_DESIGN_SWITCH,
    StrAttr:$MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH,
    StrAttr:$MCAP_INPUT_GATE_DESIGN_SWITCH,
    StrAttr:$MCAP_INTERRUPT_ON_MCAP_EOS,
    StrAttr:$MCAP_INTERRUPT_ON_MCAP_ERROR,
    APIntAttr<I<16>>:$MCAP_VSEC_ID,
    APIntAttr<I<12>>:$MCAP_VSEC_LEN,
    APIntAttr<I<4>>:$MCAP_VSEC_REV,
    StrAttr:$PF0_AER_CAP_ECRC_CHECK_CAPABLE,
    StrAttr:$PF0_AER_CAP_ECRC_GEN_CAPABLE,
    APIntAttr<I<12>>:$PF0_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF0_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF0_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<4>>:$PF0_ARI_CAP_VER,
    APIntAttr<I<6>>:$PF0_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR0_CONTROL,
    APIntAttr<I<6>>:$PF0_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF0_BIST_REGISTER,
    APIntAttr<I<8>>:$PF0_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF0_CLASS_CODE,
    APIntAttr<I<16>>:$PF0_DEVICE_ID,
    StrAttr:$PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_ARI_FORWARD_ENABLE,
    StrAttr:$PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE,
    StrAttr:$PF0_DEV_CAP2_LTR_SUPPORT,
    APIntAttr<I<2>>:$PF0_DEV_CAP2_OBFF_SUPPORT,
    StrAttr:$PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L0S_LATENCY,
    SI64Attr:$PF0_DEV_CAP_ENDPOINT_L1_LATENCY,
    StrAttr:$PF0_DEV_CAP_EXT_TAG_SUPPORTED,
    StrAttr:$PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE,
    APIntAttr<I<3>>:$PF0_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF0_DPA_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF0_DPA_CAP_SUB_STATE_CONTROL,
    StrAttr:$PF0_DPA_CAP_SUB_STATE_CONTROL_EN,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6,
    APIntAttr<I<8>>:$PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7,
    APIntAttr<I<4>>:$PF0_DPA_CAP_VER,
    APIntAttr<I<12>>:$PF0_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF0_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF0_EXPANSION_ROM_ENABLE,
    APIntAttr<I<8>>:$PF0_INTERRUPT_LINE,
    APIntAttr<I<3>>:$PF0_INTERRUPT_PIN,
    SI64Attr:$PF0_LINK_CAP_ASPM_SUPPORT,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2,
    SI64Attr:$PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3,
    StrAttr:$PF0_LINK_STATUS_SLOT_CLOCK_CONFIG,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_NOSNOOP_LAT,
    APIntAttr<I<10>>:$PF0_LTR_CAP_MAX_SNOOP_LAT,
    APIntAttr<I<12>>:$PF0_LTR_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_LTR_CAP_VER,
    APIntAttr<I<8>>:$PF0_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF0_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF0_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF0_MSI_CAP_NEXTPTR,
    StrAttr:$PF0_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<32>>:$PF0_PB_CAP_DATA_REG_D0,
    APIntAttr<I<32>>:$PF0_PB_CAP_DATA_REG_D0_SUSTAINED,
    APIntAttr<I<32>>:$PF0_PB_CAP_DATA_REG_D1,
    APIntAttr<I<32>>:$PF0_PB_CAP_DATA_REG_D3HOT,
    APIntAttr<I<12>>:$PF0_PB_CAP_NEXTPTR,
    StrAttr:$PF0_PB_CAP_SYSTEM_ALLOCATED,
    APIntAttr<I<4>>:$PF0_PB_CAP_VER,
    APIntAttr<I<8>>:$PF0_PM_CAP_ID,
    APIntAttr<I<8>>:$PF0_PM_CAP_NEXTPTR,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D0,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D1,
    StrAttr:$PF0_PM_CAP_PMESUPPORT_D3HOT,
    StrAttr:$PF0_PM_CAP_SUPP_D1_STATE,
    APIntAttr<I<3>>:$PF0_PM_CAP_VER_ID,
    StrAttr:$PF0_PM_CSR_NOSOFTRESET,
    StrAttr:$PF0_RBAR_CAP_ENABLE,
    APIntAttr<I<12>>:$PF0_RBAR_CAP_NEXTPTR,
    APIntAttr<I<20>>:$PF0_RBAR_CAP_SIZE0,
    APIntAttr<I<20>>:$PF0_RBAR_CAP_SIZE1,
    APIntAttr<I<20>>:$PF0_RBAR_CAP_SIZE2,
    APIntAttr<I<4>>:$PF0_RBAR_CAP_VER,
    APIntAttr<I<3>>:$PF0_RBAR_CONTROL_INDEX0,
    APIntAttr<I<3>>:$PF0_RBAR_CONTROL_INDEX1,
    APIntAttr<I<3>>:$PF0_RBAR_CONTROL_INDEX2,
    APIntAttr<I<5>>:$PF0_RBAR_CONTROL_SIZE0,
    APIntAttr<I<5>>:$PF0_RBAR_CONTROL_SIZE1,
    APIntAttr<I<5>>:$PF0_RBAR_CONTROL_SIZE2,
    APIntAttr<I<3>>:$PF0_RBAR_NUM,
    APIntAttr<I<8>>:$PF0_REVISION_ID,
    APIntAttr<I<12>>:$PF0_SECONDARY_PCIE_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF0_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF0_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF0_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF0_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF0_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF0_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF0_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF0_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF0_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<16>>:$PF0_SUBSYSTEM_ID,
    StrAttr:$PF0_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF0_TPHR_CAP_ENABLE,
    StrAttr:$PF0_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF0_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF0_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF0_TPHR_CAP_VER,
    StrAttr:$PF0_VC_CAP_ENABLE,
    APIntAttr<I<12>>:$PF0_VC_CAP_NEXTPTR,
    APIntAttr<I<4>>:$PF0_VC_CAP_VER,
    StrAttr:$PF1_AER_CAP_ECRC_CHECK_CAPABLE,
    StrAttr:$PF1_AER_CAP_ECRC_GEN_CAPABLE,
    APIntAttr<I<12>>:$PF1_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF1_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF1_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<6>>:$PF1_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR0_CONTROL,
    APIntAttr<I<6>>:$PF1_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF1_BIST_REGISTER,
    APIntAttr<I<8>>:$PF1_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF1_CLASS_CODE,
    APIntAttr<I<16>>:$PF1_DEVICE_ID,
    APIntAttr<I<3>>:$PF1_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF1_DPA_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF1_DPA_CAP_SUB_STATE_CONTROL,
    StrAttr:$PF1_DPA_CAP_SUB_STATE_CONTROL_EN,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6,
    APIntAttr<I<8>>:$PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7,
    APIntAttr<I<4>>:$PF1_DPA_CAP_VER,
    APIntAttr<I<12>>:$PF1_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF1_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF1_EXPANSION_ROM_ENABLE,
    APIntAttr<I<8>>:$PF1_INTERRUPT_LINE,
    APIntAttr<I<3>>:$PF1_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF1_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF1_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF1_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF1_MSI_CAP_NEXTPTR,
    StrAttr:$PF1_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<32>>:$PF1_PB_CAP_DATA_REG_D0,
    APIntAttr<I<32>>:$PF1_PB_CAP_DATA_REG_D0_SUSTAINED,
    APIntAttr<I<32>>:$PF1_PB_CAP_DATA_REG_D1,
    APIntAttr<I<32>>:$PF1_PB_CAP_DATA_REG_D3HOT,
    APIntAttr<I<12>>:$PF1_PB_CAP_NEXTPTR,
    StrAttr:$PF1_PB_CAP_SYSTEM_ALLOCATED,
    APIntAttr<I<4>>:$PF1_PB_CAP_VER,
    APIntAttr<I<8>>:$PF1_PM_CAP_ID,
    APIntAttr<I<8>>:$PF1_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF1_PM_CAP_VER_ID,
    StrAttr:$PF1_RBAR_CAP_ENABLE,
    APIntAttr<I<12>>:$PF1_RBAR_CAP_NEXTPTR,
    APIntAttr<I<20>>:$PF1_RBAR_CAP_SIZE0,
    APIntAttr<I<20>>:$PF1_RBAR_CAP_SIZE1,
    APIntAttr<I<20>>:$PF1_RBAR_CAP_SIZE2,
    APIntAttr<I<4>>:$PF1_RBAR_CAP_VER,
    APIntAttr<I<3>>:$PF1_RBAR_CONTROL_INDEX0,
    APIntAttr<I<3>>:$PF1_RBAR_CONTROL_INDEX1,
    APIntAttr<I<3>>:$PF1_RBAR_CONTROL_INDEX2,
    APIntAttr<I<5>>:$PF1_RBAR_CONTROL_SIZE0,
    APIntAttr<I<5>>:$PF1_RBAR_CONTROL_SIZE1,
    APIntAttr<I<5>>:$PF1_RBAR_CONTROL_SIZE2,
    APIntAttr<I<3>>:$PF1_RBAR_NUM,
    APIntAttr<I<8>>:$PF1_REVISION_ID,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF1_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF1_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF1_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF1_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF1_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF1_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF1_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF1_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF1_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<16>>:$PF1_SUBSYSTEM_ID,
    StrAttr:$PF1_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF1_TPHR_CAP_ENABLE,
    StrAttr:$PF1_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF1_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF1_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF1_TPHR_CAP_VER,
    StrAttr:$PF2_AER_CAP_ECRC_CHECK_CAPABLE,
    StrAttr:$PF2_AER_CAP_ECRC_GEN_CAPABLE,
    APIntAttr<I<12>>:$PF2_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF2_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF2_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<6>>:$PF2_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR0_CONTROL,
    APIntAttr<I<6>>:$PF2_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF2_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF2_BIST_REGISTER,
    APIntAttr<I<8>>:$PF2_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF2_CLASS_CODE,
    APIntAttr<I<16>>:$PF2_DEVICE_ID,
    APIntAttr<I<3>>:$PF2_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF2_DPA_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF2_DPA_CAP_SUB_STATE_CONTROL,
    StrAttr:$PF2_DPA_CAP_SUB_STATE_CONTROL_EN,
    APIntAttr<I<8>>:$PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0,
    APIntAttr<I<8>>:$PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1,
    APIntAttr<I<8>>:$PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2,
    APIntAttr<I<8>>:$PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3,
    APIntAttr<I<8>>:$PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4,
    APIntAttr<I<8>>:$PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5,
    APIntAttr<I<8>>:$PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6,
    APIntAttr<I<8>>:$PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7,
    APIntAttr<I<4>>:$PF2_DPA_CAP_VER,
    APIntAttr<I<12>>:$PF2_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF2_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF2_EXPANSION_ROM_ENABLE,
    APIntAttr<I<8>>:$PF2_INTERRUPT_LINE,
    APIntAttr<I<3>>:$PF2_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF2_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF2_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF2_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF2_MSI_CAP_NEXTPTR,
    StrAttr:$PF2_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<32>>:$PF2_PB_CAP_DATA_REG_D0,
    APIntAttr<I<32>>:$PF2_PB_CAP_DATA_REG_D0_SUSTAINED,
    APIntAttr<I<32>>:$PF2_PB_CAP_DATA_REG_D1,
    APIntAttr<I<32>>:$PF2_PB_CAP_DATA_REG_D3HOT,
    APIntAttr<I<12>>:$PF2_PB_CAP_NEXTPTR,
    StrAttr:$PF2_PB_CAP_SYSTEM_ALLOCATED,
    APIntAttr<I<4>>:$PF2_PB_CAP_VER,
    APIntAttr<I<8>>:$PF2_PM_CAP_ID,
    APIntAttr<I<8>>:$PF2_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF2_PM_CAP_VER_ID,
    StrAttr:$PF2_RBAR_CAP_ENABLE,
    APIntAttr<I<12>>:$PF2_RBAR_CAP_NEXTPTR,
    APIntAttr<I<20>>:$PF2_RBAR_CAP_SIZE0,
    APIntAttr<I<20>>:$PF2_RBAR_CAP_SIZE1,
    APIntAttr<I<20>>:$PF2_RBAR_CAP_SIZE2,
    APIntAttr<I<4>>:$PF2_RBAR_CAP_VER,
    APIntAttr<I<3>>:$PF2_RBAR_CONTROL_INDEX0,
    APIntAttr<I<3>>:$PF2_RBAR_CONTROL_INDEX1,
    APIntAttr<I<3>>:$PF2_RBAR_CONTROL_INDEX2,
    APIntAttr<I<5>>:$PF2_RBAR_CONTROL_SIZE0,
    APIntAttr<I<5>>:$PF2_RBAR_CONTROL_SIZE1,
    APIntAttr<I<5>>:$PF2_RBAR_CONTROL_SIZE2,
    APIntAttr<I<3>>:$PF2_RBAR_NUM,
    APIntAttr<I<8>>:$PF2_REVISION_ID,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF2_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF2_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF2_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF2_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF2_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF2_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF2_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF2_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF2_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF2_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<16>>:$PF2_SUBSYSTEM_ID,
    StrAttr:$PF2_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF2_TPHR_CAP_ENABLE,
    StrAttr:$PF2_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF2_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF2_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF2_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF2_TPHR_CAP_VER,
    StrAttr:$PF3_AER_CAP_ECRC_CHECK_CAPABLE,
    StrAttr:$PF3_AER_CAP_ECRC_GEN_CAPABLE,
    APIntAttr<I<12>>:$PF3_AER_CAP_NEXTPTR,
    APIntAttr<I<12>>:$PF3_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$PF3_ARI_CAP_NEXT_FUNC,
    APIntAttr<I<6>>:$PF3_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR0_CONTROL,
    APIntAttr<I<6>>:$PF3_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF3_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_BAR5_CONTROL,
    APIntAttr<I<8>>:$PF3_BIST_REGISTER,
    APIntAttr<I<8>>:$PF3_CAPABILITY_POINTER,
    APIntAttr<I<24>>:$PF3_CLASS_CODE,
    APIntAttr<I<16>>:$PF3_DEVICE_ID,
    APIntAttr<I<3>>:$PF3_DEV_CAP_MAX_PAYLOAD_SIZE,
    APIntAttr<I<12>>:$PF3_DPA_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF3_DPA_CAP_SUB_STATE_CONTROL,
    StrAttr:$PF3_DPA_CAP_SUB_STATE_CONTROL_EN,
    APIntAttr<I<8>>:$PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0,
    APIntAttr<I<8>>:$PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1,
    APIntAttr<I<8>>:$PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2,
    APIntAttr<I<8>>:$PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3,
    APIntAttr<I<8>>:$PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4,
    APIntAttr<I<8>>:$PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5,
    APIntAttr<I<8>>:$PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6,
    APIntAttr<I<8>>:$PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7,
    APIntAttr<I<4>>:$PF3_DPA_CAP_VER,
    APIntAttr<I<12>>:$PF3_DSN_CAP_NEXTPTR,
    APIntAttr<I<5>>:$PF3_EXPANSION_ROM_APERTURE_SIZE,
    StrAttr:$PF3_EXPANSION_ROM_ENABLE,
    APIntAttr<I<8>>:$PF3_INTERRUPT_LINE,
    APIntAttr<I<3>>:$PF3_INTERRUPT_PIN,
    APIntAttr<I<8>>:$PF3_MSIX_CAP_NEXTPTR,
    SI64Attr:$PF3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$PF3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$PF3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$PF3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$PF3_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$PF3_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$PF3_MSI_CAP_NEXTPTR,
    StrAttr:$PF3_MSI_CAP_PERVECMASKCAP,
    APIntAttr<I<32>>:$PF3_PB_CAP_DATA_REG_D0,
    APIntAttr<I<32>>:$PF3_PB_CAP_DATA_REG_D0_SUSTAINED,
    APIntAttr<I<32>>:$PF3_PB_CAP_DATA_REG_D1,
    APIntAttr<I<32>>:$PF3_PB_CAP_DATA_REG_D3HOT,
    APIntAttr<I<12>>:$PF3_PB_CAP_NEXTPTR,
    StrAttr:$PF3_PB_CAP_SYSTEM_ALLOCATED,
    APIntAttr<I<4>>:$PF3_PB_CAP_VER,
    APIntAttr<I<8>>:$PF3_PM_CAP_ID,
    APIntAttr<I<8>>:$PF3_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF3_PM_CAP_VER_ID,
    StrAttr:$PF3_RBAR_CAP_ENABLE,
    APIntAttr<I<12>>:$PF3_RBAR_CAP_NEXTPTR,
    APIntAttr<I<20>>:$PF3_RBAR_CAP_SIZE0,
    APIntAttr<I<20>>:$PF3_RBAR_CAP_SIZE1,
    APIntAttr<I<20>>:$PF3_RBAR_CAP_SIZE2,
    APIntAttr<I<4>>:$PF3_RBAR_CAP_VER,
    APIntAttr<I<3>>:$PF3_RBAR_CONTROL_INDEX0,
    APIntAttr<I<3>>:$PF3_RBAR_CONTROL_INDEX1,
    APIntAttr<I<3>>:$PF3_RBAR_CONTROL_INDEX2,
    APIntAttr<I<5>>:$PF3_RBAR_CONTROL_SIZE0,
    APIntAttr<I<5>>:$PF3_RBAR_CONTROL_SIZE1,
    APIntAttr<I<5>>:$PF3_RBAR_CONTROL_SIZE2,
    APIntAttr<I<3>>:$PF3_RBAR_NUM,
    APIntAttr<I<8>>:$PF3_REVISION_ID,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR0_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR0_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR1_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR1_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR2_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR2_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR3_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR3_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR4_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR4_CONTROL,
    APIntAttr<I<5>>:$PF3_SRIOV_BAR5_APERTURE_SIZE,
    APIntAttr<I<3>>:$PF3_SRIOV_BAR5_CONTROL,
    APIntAttr<I<16>>:$PF3_SRIOV_CAP_INITIAL_VF,
    APIntAttr<I<12>>:$PF3_SRIOV_CAP_NEXTPTR,
    APIntAttr<I<16>>:$PF3_SRIOV_CAP_TOTAL_VF,
    APIntAttr<I<4>>:$PF3_SRIOV_CAP_VER,
    APIntAttr<I<16>>:$PF3_SRIOV_FIRST_VF_OFFSET,
    APIntAttr<I<16>>:$PF3_SRIOV_FUNC_DEP_LINK,
    APIntAttr<I<32>>:$PF3_SRIOV_SUPPORTED_PAGE_SIZE,
    APIntAttr<I<16>>:$PF3_SRIOV_VF_DEVICE_ID,
    APIntAttr<I<16>>:$PF3_SUBSYSTEM_ID,
    StrAttr:$PF3_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$PF3_TPHR_CAP_ENABLE,
    StrAttr:$PF3_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$PF3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$PF3_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$PF3_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$PF3_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$PF3_TPHR_CAP_VER,
    StrAttr:$PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3,
    StrAttr:$PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2,
    StrAttr:$PL_DISABLE_EI_INFER_IN_L0,
    StrAttr:$PL_DISABLE_GEN3_DC_BALANCE,
    StrAttr:$PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP,
    StrAttr:$PL_DISABLE_RETRAIN_ON_FRAMING_ERROR,
    StrAttr:$PL_DISABLE_SCRAMBLING,
    StrAttr:$PL_DISABLE_SYNC_HEADER_FRAMING_ERROR,
    StrAttr:$PL_DISABLE_UPCONFIG_CAPABLE,
    StrAttr:$PL_EQ_ADAPT_DISABLE_COEFF_CHECK,
    StrAttr:$PL_EQ_ADAPT_DISABLE_PRESET_CHECK,
    APIntAttr<I<5>>:$PL_EQ_ADAPT_ITER_COUNT,
    APIntAttr<I<2>>:$PL_EQ_ADAPT_REJECT_RETRY_COUNT,
    StrAttr:$PL_EQ_BYPASS_PHASE23,
    APIntAttr<I<3>>:$PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT,
    APIntAttr<I<4>>:$PL_EQ_DEFAULT_GEN3_TX_PRESET,
    StrAttr:$PL_EQ_PHASE01_RX_ADAPT,
    StrAttr:$PL_EQ_SHORT_ADAPT_PHASE,
    APIntAttr<I<16>>:$PL_LANE0_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE1_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE2_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE3_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE4_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE5_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE6_EQ_CONTROL,
    APIntAttr<I<16>>:$PL_LANE7_EQ_CONTROL,
    APIntAttr<I<3>>:$PL_LINK_CAP_MAX_LINK_SPEED,
    APIntAttr<I<4>>:$PL_LINK_CAP_MAX_LINK_WIDTH,
    SI64Attr:$PL_N_FTS_COMCLK_GEN1,
    SI64Attr:$PL_N_FTS_COMCLK_GEN2,
    SI64Attr:$PL_N_FTS_COMCLK_GEN3,
    SI64Attr:$PL_N_FTS_GEN1,
    SI64Attr:$PL_N_FTS_GEN2,
    SI64Attr:$PL_N_FTS_GEN3,
    StrAttr:$PL_REPORT_ALL_PHY_ERRORS,
    StrAttr:$PL_SIM_FAST_LINK_TRAINING,
    StrAttr:$PL_UPSTREAM_FACING,
    APIntAttr<I<16>>:$PM_ASPML0S_TIMEOUT,
    APIntAttr<I<20>>:$PM_ASPML1_ENTRY_DELAY,
    StrAttr:$PM_ENABLE_L23_ENTRY,
    StrAttr:$PM_ENABLE_SLOT_POWER_CAPTURE,
    APIntAttr<I<32>>:$PM_L1_REENTRY_DELAY,
    APIntAttr<I<20>>:$PM_PME_SERVICE_TIMEOUT_DELAY,
    APIntAttr<I<16>>:$PM_PME_TURNOFF_ACK_DELAY,
    APIntAttr<I<32>>:$SIM_JTAG_IDCODE,
    StrAttr:$SIM_VERSION,
    SI64Attr:$SPARE_BIT0,
    SI64Attr:$SPARE_BIT1,
    SI64Attr:$SPARE_BIT2,
    SI64Attr:$SPARE_BIT3,
    SI64Attr:$SPARE_BIT4,
    SI64Attr:$SPARE_BIT5,
    SI64Attr:$SPARE_BIT6,
    SI64Attr:$SPARE_BIT7,
    SI64Attr:$SPARE_BIT8,
    APIntAttr<I<8>>:$SPARE_BYTE0,
    APIntAttr<I<8>>:$SPARE_BYTE1,
    APIntAttr<I<8>>:$SPARE_BYTE2,
    APIntAttr<I<8>>:$SPARE_BYTE3,
    APIntAttr<I<32>>:$SPARE_WORD0,
    APIntAttr<I<32>>:$SPARE_WORD1,
    APIntAttr<I<32>>:$SPARE_WORD2,
    APIntAttr<I<32>>:$SPARE_WORD3,
    StrAttr:$SRIOV_CAP_ENABLE,
    StrAttr:$TL_COMPLETION_RAM_SIZE_16K,
    APIntAttr<I<24>>:$TL_COMPL_TIMEOUT_REG0,
    APIntAttr<I<28>>:$TL_COMPL_TIMEOUT_REG1,
    APIntAttr<I<12>>:$TL_CREDITS_CD,
    APIntAttr<I<8>>:$TL_CREDITS_CH,
    APIntAttr<I<12>>:$TL_CREDITS_NPD,
    APIntAttr<I<8>>:$TL_CREDITS_NPH,
    APIntAttr<I<12>>:$TL_CREDITS_PD,
    APIntAttr<I<8>>:$TL_CREDITS_PH,
    StrAttr:$TL_ENABLE_MESSAGE_RID_CHECK_ENABLE,
    StrAttr:$TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE,
    StrAttr:$TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE,
    StrAttr:$TL_LEGACY_MODE_ENABLE,
    APIntAttr<I<2>>:$TL_PF_ENABLE_REG,
    StrAttr:$TL_TX_MUX_STRICT_PRIORITY,
    StrAttr:$TWO_LAYER_MODE_DLCMSM_ENABLE,
    StrAttr:$TWO_LAYER_MODE_ENABLE,
    StrAttr:$TWO_LAYER_MODE_WIDTH_256,
    APIntAttr<I<12>>:$VF0_ARI_CAP_NEXTPTR,
    APIntAttr<I<8>>:$VF0_CAPABILITY_POINTER,
    SI64Attr:$VF0_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF0_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF0_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF0_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF0_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF0_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF0_PM_CAP_ID,
    APIntAttr<I<8>>:$VF0_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF0_PM_CAP_VER_ID,
    StrAttr:$VF0_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF0_TPHR_CAP_ENABLE,
    StrAttr:$VF0_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF0_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF0_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF0_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF0_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF0_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF1_ARI_CAP_NEXTPTR,
    SI64Attr:$VF1_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF1_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF1_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF1_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF1_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF1_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF1_PM_CAP_ID,
    APIntAttr<I<8>>:$VF1_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF1_PM_CAP_VER_ID,
    StrAttr:$VF1_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF1_TPHR_CAP_ENABLE,
    StrAttr:$VF1_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF1_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF1_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF1_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF1_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF1_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF2_ARI_CAP_NEXTPTR,
    SI64Attr:$VF2_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF2_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF2_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF2_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF2_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF2_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF2_PM_CAP_ID,
    APIntAttr<I<8>>:$VF2_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF2_PM_CAP_VER_ID,
    StrAttr:$VF2_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF2_TPHR_CAP_ENABLE,
    StrAttr:$VF2_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF2_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF2_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF2_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF2_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF2_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF3_ARI_CAP_NEXTPTR,
    SI64Attr:$VF3_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF3_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF3_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF3_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF3_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF3_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF3_PM_CAP_ID,
    APIntAttr<I<8>>:$VF3_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF3_PM_CAP_VER_ID,
    StrAttr:$VF3_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF3_TPHR_CAP_ENABLE,
    StrAttr:$VF3_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF3_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF3_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF3_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF3_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF3_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF4_ARI_CAP_NEXTPTR,
    SI64Attr:$VF4_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF4_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF4_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF4_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF4_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF4_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF4_PM_CAP_ID,
    APIntAttr<I<8>>:$VF4_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF4_PM_CAP_VER_ID,
    StrAttr:$VF4_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF4_TPHR_CAP_ENABLE,
    StrAttr:$VF4_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF4_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF4_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF4_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF4_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF4_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF5_ARI_CAP_NEXTPTR,
    SI64Attr:$VF5_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF5_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF5_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF5_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF5_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF5_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF5_PM_CAP_ID,
    APIntAttr<I<8>>:$VF5_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF5_PM_CAP_VER_ID,
    StrAttr:$VF5_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF5_TPHR_CAP_ENABLE,
    StrAttr:$VF5_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF5_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF5_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF5_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF5_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF5_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF6_ARI_CAP_NEXTPTR,
    SI64Attr:$VF6_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF6_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF6_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF6_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF6_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF6_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF6_PM_CAP_ID,
    APIntAttr<I<8>>:$VF6_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF6_PM_CAP_VER_ID,
    StrAttr:$VF6_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF6_TPHR_CAP_ENABLE,
    StrAttr:$VF6_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF6_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF6_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF6_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF6_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF6_TPHR_CAP_VER,
    APIntAttr<I<12>>:$VF7_ARI_CAP_NEXTPTR,
    SI64Attr:$VF7_MSIX_CAP_PBA_BIR,
    APIntAttr<I<29>>:$VF7_MSIX_CAP_PBA_OFFSET,
    SI64Attr:$VF7_MSIX_CAP_TABLE_BIR,
    APIntAttr<I<29>>:$VF7_MSIX_CAP_TABLE_OFFSET,
    APIntAttr<I<11>>:$VF7_MSIX_CAP_TABLE_SIZE,
    SI64Attr:$VF7_MSI_CAP_MULTIMSGCAP,
    APIntAttr<I<8>>:$VF7_PM_CAP_ID,
    APIntAttr<I<8>>:$VF7_PM_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF7_PM_CAP_VER_ID,
    StrAttr:$VF7_TPHR_CAP_DEV_SPECIFIC_MODE,
    StrAttr:$VF7_TPHR_CAP_ENABLE,
    StrAttr:$VF7_TPHR_CAP_INT_VEC_MODE,
    APIntAttr<I<12>>:$VF7_TPHR_CAP_NEXTPTR,
    APIntAttr<I<3>>:$VF7_TPHR_CAP_ST_MODE_SEL,
    APIntAttr<I<2>>:$VF7_TPHR_CAP_ST_TABLE_LOC,
    APIntAttr<I<11>>:$VF7_TPHR_CAP_ST_TABLE_SIZE,
    APIntAttr<I<4>>:$VF7_TPHR_CAP_VER
  );

  let results = (outs
    I<10>:$MICOMPLETIONRAMWRITEADDRESSBU,
    I<10>:$MICOMPLETIONRAMWRITEADDRESSBL,
    I<10>:$MICOMPLETIONRAMWRITEADDRESSAU,
    I<10>:$MICOMPLETIONRAMWRITEADDRESSAL,
    I<10>:$MICOMPLETIONRAMREADADDRESSBU,
    I<10>:$MICOMPLETIONRAMREADADDRESSBL,
    I<10>:$MICOMPLETIONRAMREADADDRESSAU,
    I<10>:$MICOMPLETIONRAMREADADDRESSAL,
    I<10>:$CFGEXTREGISTERNUMBER,
    I<9>:$MIREQUESTRAMWRITEADDRESSB,
    I<9>:$MIREQUESTRAMWRITEADDRESSA,
    I<9>:$MIREQUESTRAMREADADDRESSB,
    I<9>:$MIREQUESTRAMREADADDRESSA,
    I<9>:$MIREPLAYRAMADDRESS,
    I<85>:$MAXISCQTUSER,
    I<8>:$MAXISRCTKEEP,
    I<8>:$MAXISCQTKEEP,
    I<8>:$LL2LMSAXISTXTREADY,
    I<8>:$LL2LMMAXISRXTVALID,
    I<8>:$DBGPLINFERREDRXELECTRICALIDLE,
    I<8>:$CFGVFTPHREQUESTERENABLE,
    I<8>:$CFGVFFLRINPROCESS,
    I<8>:$CFGMSGRECEIVEDDATA,
    I<8>:$CFGINTERRUPTMSIXVFMASK,
    I<8>:$CFGINTERRUPTMSIXVFENABLE,
    I<8>:$CFGINTERRUPTMSIVFENABLE,
    I<8>:$CFGFCPH,
    I<8>:$CFGFCNPH,
    I<8>:$CFGFCCPLH,
    I<8>:$CFGEXTFUNCTIONNUMBER,
    I<75>:$MAXISRCTUSER,
    I<72>:$MICOMPLETIONRAMWRITEDATAU,
    I<72>:$MICOMPLETIONRAMWRITEDATAL,
    I<6>:$PIPETX7EQDEEMPH,
    I<6>:$PIPETX6EQDEEMPH,
    I<6>:$PIPETX5EQDEEMPH,
    I<6>:$PIPETX4EQDEEMPH,
    I<6>:$PIPETX3EQDEEMPH,
    I<6>:$PIPETX2EQDEEMPH,
    I<6>:$PIPETX1EQDEEMPH,
    I<6>:$PIPETX0EQDEEMPH,
    I<6>:$PIPERX7EQLPLFFS,
    I<6>:$PIPERX6EQLPLFFS,
    I<6>:$PIPERX5EQLPLFFS,
    I<6>:$PIPERX4EQLPLFFS,
    I<6>:$PIPERX3EQLPLFFS,
    I<6>:$PIPERX2EQLPLFFS,
    I<6>:$PIPERX1EQLPLFFS,
    I<6>:$PIPERX0EQLPLFFS,
    I<6>:$PCIERQTAG,
    I<6>:$PCIECQNPREQCOUNT,
    I<6>:$CFGLTSSMSTATE,
    I<5>:$CFGTPHSTTADDRESS,
    I<5>:$CFGMSGRECEIVEDTYPE,
    I<4>:$SAXISRQTREADY,
    I<4>:$SAXISCCTREADY,
    I<4>:$PIPETX7EQPRESET,
    I<4>:$PIPETX6EQPRESET,
    I<4>:$PIPETX5EQPRESET,
    I<4>:$PIPETX4EQPRESET,
    I<4>:$PIPETX3EQPRESET,
    I<4>:$PIPETX2EQPRESET,
    I<4>:$PIPETX1EQPRESET,
    I<4>:$PIPETX0EQPRESET,
    I<4>:$PIPERX7EQLPTXPRESET,
    I<4>:$PIPERX6EQLPTXPRESET,
    I<4>:$PIPERX5EQLPTXPRESET,
    I<4>:$PIPERX4EQLPTXPRESET,
    I<4>:$PIPERX3EQLPTXPRESET,
    I<4>:$PIPERX2EQLPTXPRESET,
    I<4>:$PIPERX1EQLPTXPRESET,
    I<4>:$PIPERX0EQLPTXPRESET,
    I<4>:$PCIERQSEQNUM,
    I<4>:$MIREQUESTRAMWRITEENABLE,
    I<4>:$MIREQUESTRAMREADENABLE,
    I<4>:$MICOMPLETIONRAMWRITEENABLEU,
    I<4>:$MICOMPLETIONRAMWRITEENABLEL,
    I<4>:$MICOMPLETIONRAMREADENABLEU,
    I<4>:$MICOMPLETIONRAMREADENABLEL,
    I<4>:$LL2LMMASTERTLPSENTTLPID1,
    I<4>:$LL2LMMASTERTLPSENTTLPID0,
    I<4>:$CFGTPHSTTWRITEBYTEVALID,
    I<4>:$CFGTPHREQUESTERENABLE,
    I<4>:$CFGTPHFUNCTIONNUM,
    I<4>:$CFGRCBSTATUS,
    I<4>:$CFGNEGOTIATEDWIDTH,
    I<4>:$CFGINTERRUPTMSIXMASK,
    I<4>:$CFGINTERRUPTMSIXENABLE,
    I<4>:$CFGINTERRUPTMSIENABLE,
    I<4>:$CFGFLRINPROCESS,
    I<4>:$CFGEXTWRITEBYTEENABLE,
    I<4>:$CFGDPASUBSTATECHANGE,
    I<32>:$SPAREOUT,
    I<32>:$PIPETX7DATA,
    I<32>:$PIPETX6DATA,
    I<32>:$PIPETX5DATA,
    I<32>:$PIPETX4DATA,
    I<32>:$PIPETX3DATA,
    I<32>:$PIPETX2DATA,
    I<32>:$PIPETX1DATA,
    I<32>:$PIPETX0DATA,
    I<32>:$DBGMCAPDATA,
    I<32>:$CONFRESPRDATA,
    I<32>:$CFGTPHSTTWRITEDATA,
    I<32>:$CFGMGMTREADDATA,
    I<32>:$CFGINTERRUPTMSIDATA,
    I<32>:$CFGEXTWRITEDATA,
    I<3>:$PIPETX7MARGIN,
    I<3>:$PIPETX6MARGIN,
    I<3>:$PIPETX5MARGIN,
    I<3>:$PIPETX4MARGIN,
    I<3>:$PIPETX3MARGIN,
    I<3>:$PIPETX2MARGIN,
    I<3>:$PIPETX1MARGIN,
    I<3>:$PIPETX0MARGIN,
    I<3>:$PIPERX7EQPRESET,
    I<3>:$PIPERX6EQPRESET,
    I<3>:$PIPERX5EQPRESET,
    I<3>:$PIPERX4EQPRESET,
    I<3>:$PIPERX3EQPRESET,
    I<3>:$PIPERX2EQPRESET,
    I<3>:$PIPERX1EQPRESET,
    I<3>:$PIPERX0EQPRESET,
    I<3>:$CFGMAXREADREQ,
    I<3>:$CFGMAXPAYLOAD,
    I<3>:$CFGCURRENTSPEED,
    I<256>:$MAXISRCTDATA,
    I<256>:$MAXISCQTDATA,
    I<256>:$LL2LMMAXISRXTDATA,
    I<24>:$CFGVFTPHSTMODE,
    I<24>:$CFGVFPOWERSTATE,
    I<2>:$PLEQPHASE,
    I<2>:$PIPETX7SYNCHEADER,
    I<2>:$PIPETX7RATE,
    I<2>:$PIPETX7POWERDOWN,
    I<2>:$PIPETX7EQCONTROL,
    I<2>:$PIPETX7CHARISK,
    I<2>:$PIPETX6SYNCHEADER,
    I<2>:$PIPETX6RATE,
    I<2>:$PIPETX6POWERDOWN,
    I<2>:$PIPETX6EQCONTROL,
    I<2>:$PIPETX6CHARISK,
    I<2>:$PIPETX5SYNCHEADER,
    I<2>:$PIPETX5RATE,
    I<2>:$PIPETX5POWERDOWN,
    I<2>:$PIPETX5EQCONTROL,
    I<2>:$PIPETX5CHARISK,
    I<2>:$PIPETX4SYNCHEADER,
    I<2>:$PIPETX4RATE,
    I<2>:$PIPETX4POWERDOWN,
    I<2>:$PIPETX4EQCONTROL,
    I<2>:$PIPETX4CHARISK,
    I<2>:$PIPETX3SYNCHEADER,
    I<2>:$PIPETX3RATE,
    I<2>:$PIPETX3POWERDOWN,
    I<2>:$PIPETX3EQCONTROL,
    I<2>:$PIPETX3CHARISK,
    I<2>:$PIPETX2SYNCHEADER,
    I<2>:$PIPETX2RATE,
    I<2>:$PIPETX2POWERDOWN,
    I<2>:$PIPETX2EQCONTROL,
    I<2>:$PIPETX2CHARISK,
    I<2>:$PIPETX1SYNCHEADER,
    I<2>:$PIPETX1RATE,
    I<2>:$PIPETX1POWERDOWN,
    I<2>:$PIPETX1EQCONTROL,
    I<2>:$PIPETX1CHARISK,
    I<2>:$PIPETX0SYNCHEADER,
    I<2>:$PIPETX0RATE,
    I<2>:$PIPETX0POWERDOWN,
    I<2>:$PIPETX0EQCONTROL,
    I<2>:$PIPETX0CHARISK,
    I<2>:$PIPERX7EQCONTROL,
    I<2>:$PIPERX6EQCONTROL,
    I<2>:$PIPERX5EQCONTROL,
    I<2>:$PIPERX4EQCONTROL,
    I<2>:$PIPERX3EQCONTROL,
    I<2>:$PIPERX2EQCONTROL,
    I<2>:$PIPERX1EQCONTROL,
    I<2>:$PIPERX0EQCONTROL,
    I<2>:$PCIETFCNPHAV,
    I<2>:$PCIETFCNPDAV,
    I<2>:$PCIERQTAGAV,
    I<2>:$MIREPLAYRAMWRITEENABLE,
    I<2>:$MIREPLAYRAMREADENABLE,
    I<2>:$CFGPHYLINKSTATUS,
    I<2>:$CFGOBFFENABLE,
    I<2>:$CFGLINKPOWERSTATE,
    I<18>:$LL2LMMAXISRXTUSER,
    I<16>:$DRPDO,
    I<16>:$DBGDATAOUT,
    I<16>:$CFGVFSTATUS,
    I<16>:$CFGPERFUNCSTATUSDATA,
    I<16>:$CFGFUNCTIONSTATUS,
    I<144>:$MIREQUESTRAMWRITEDATA,
    I<144>:$MIREPLAYRAMWRITEDATA,
    I<12>:$CFGTPHSTMODE,
    I<12>:$CFGINTERRUPTMSIMMENABLE,
    I<12>:$CFGFUNCTIONPOWERSTATE,
    I<12>:$CFGFCPD,
    I<12>:$CFGFCNPD,
    I<12>:$CFGFCCPLD,
    I<1>:$PLEQINPROGRESS,
    I<1>:$PIPETX7SWING,
    I<1>:$PIPETX7STARTBLOCK,
    I<1>:$PIPETX7RESET,
    I<1>:$PIPETX7RCVRDET,
    I<1>:$PIPETX7ELECIDLE,
    I<1>:$PIPETX7DEEMPH,
    I<1>:$PIPETX7DATAVALID,
    I<1>:$PIPETX7COMPLIANCE,
    I<1>:$PIPETX6SWING,
    I<1>:$PIPETX6STARTBLOCK,
    I<1>:$PIPETX6RESET,
    I<1>:$PIPETX6RCVRDET,
    I<1>:$PIPETX6ELECIDLE,
    I<1>:$PIPETX6DEEMPH,
    I<1>:$PIPETX6DATAVALID,
    I<1>:$PIPETX6COMPLIANCE,
    I<1>:$PIPETX5SWING,
    I<1>:$PIPETX5STARTBLOCK,
    I<1>:$PIPETX5RESET,
    I<1>:$PIPETX5RCVRDET,
    I<1>:$PIPETX5ELECIDLE,
    I<1>:$PIPETX5DEEMPH,
    I<1>:$PIPETX5DATAVALID,
    I<1>:$PIPETX5COMPLIANCE,
    I<1>:$PIPETX4SWING,
    I<1>:$PIPETX4STARTBLOCK,
    I<1>:$PIPETX4RESET,
    I<1>:$PIPETX4RCVRDET,
    I<1>:$PIPETX4ELECIDLE,
    I<1>:$PIPETX4DEEMPH,
    I<1>:$PIPETX4DATAVALID,
    I<1>:$PIPETX4COMPLIANCE,
    I<1>:$PIPETX3SWING,
    I<1>:$PIPETX3STARTBLOCK,
    I<1>:$PIPETX3RESET,
    I<1>:$PIPETX3RCVRDET,
    I<1>:$PIPETX3ELECIDLE,
    I<1>:$PIPETX3DEEMPH,
    I<1>:$PIPETX3DATAVALID,
    I<1>:$PIPETX3COMPLIANCE,
    I<1>:$PIPETX2SWING,
    I<1>:$PIPETX2STARTBLOCK,
    I<1>:$PIPETX2RESET,
    I<1>:$PIPETX2RCVRDET,
    I<1>:$PIPETX2ELECIDLE,
    I<1>:$PIPETX2DEEMPH,
    I<1>:$PIPETX2DATAVALID,
    I<1>:$PIPETX2COMPLIANCE,
    I<1>:$PIPETX1SWING,
    I<1>:$PIPETX1STARTBLOCK,
    I<1>:$PIPETX1RESET,
    I<1>:$PIPETX1RCVRDET,
    I<1>:$PIPETX1ELECIDLE,
    I<1>:$PIPETX1DEEMPH,
    I<1>:$PIPETX1DATAVALID,
    I<1>:$PIPETX1COMPLIANCE,
    I<1>:$PIPETX0SWING,
    I<1>:$PIPETX0STARTBLOCK,
    I<1>:$PIPETX0RESET,
    I<1>:$PIPETX0RCVRDET,
    I<1>:$PIPETX0ELECIDLE,
    I<1>:$PIPETX0DEEMPH,
    I<1>:$PIPETX0DATAVALID,
    I<1>:$PIPETX0COMPLIANCE,
    I<1>:$PIPERX7POLARITY,
    I<1>:$PIPERX6POLARITY,
    I<1>:$PIPERX5POLARITY,
    I<1>:$PIPERX4POLARITY,
    I<1>:$PIPERX3POLARITY,
    I<1>:$PIPERX2POLARITY,
    I<1>:$PIPERX1POLARITY,
    I<1>:$PIPERX0POLARITY,
    I<1>:$PCIERQTAGVLD,
    I<1>:$PCIERQSEQNUMVLD,
    I<1>:$PCIEPERST1B,
    I<1>:$PCIEPERST0B,
    I<1>:$MAXISRCTVALID,
    I<1>:$MAXISRCTLAST,
    I<1>:$MAXISCQTVALID,
    I<1>:$MAXISCQTLAST,
    I<1>:$LL2LMMASTERTLPSENT1,
    I<1>:$LL2LMMASTERTLPSENT0,
    I<1>:$DRPRDY,
    I<1>:$DBGPLGEN3SYNCHEADERERRORDETECTED,
    I<1>:$DBGPLGEN3FRAMINGERRORDETECTED,
    I<1>:$DBGPLDATABLOCKRECEIVEDAFTEREDS,
    I<1>:$DBGMCAPRESET,
    I<1>:$DBGMCAPRDWRB,
    I<1>:$DBGMCAPRDATAVALID,
    I<1>:$DBGMCAPMODE,
    I<1>:$DBGMCAPERROR,
    I<1>:$DBGMCAPEOS,
    I<1>:$DBGMCAPCSB,
    I<1>:$CONFRESPVALID,
    I<1>:$CONFREQREADY,
    I<1>:$CONFMCAPINUSEBYPCIE,
    I<1>:$CONFMCAPEOS,
    I<1>:$CONFMCAPDESIGNSWITCH,
    I<1>:$CFGTPHSTTWRITEENABLE,
    I<1>:$CFGTPHSTTREADENABLE,
    I<1>:$CFGPOWERSTATECHANGEINTERRUPT,
    I<1>:$CFGPLSTATUSCHANGE,
    I<1>:$CFGPHYLINKDOWN,
    I<1>:$CFGPERFUNCTIONUPDATEDONE,
    I<1>:$CFGMSGTRANSMITDONE,
    I<1>:$CFGMSGRECEIVED,
    I<1>:$CFGMGMTREADWRITEDONE,
    I<1>:$CFGLTRENABLE,
    I<1>:$CFGLOCALERROR,
    I<1>:$CFGINTERRUPTSENT,
    I<1>:$CFGINTERRUPTMSIXSENT,
    I<1>:$CFGINTERRUPTMSIXFAIL,
    I<1>:$CFGINTERRUPTMSISENT,
    I<1>:$CFGINTERRUPTMSIMASKUPDATE,
    I<1>:$CFGINTERRUPTMSIFAIL,
    I<1>:$CFGHOTRESETOUT,
    I<1>:$CFGEXTWRITERECEIVED,
    I<1>:$CFGEXTREADRECEIVED,
    I<1>:$CFGERRNONFATALOUT,
    I<1>:$CFGERRFATALOUT,
    I<1>:$CFGERRCOROUT
  );
}

def PHASERuIN : XilinxPrimitiveOp<"PHASER_IN", []> {
  let summary = "PHASER_IN Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$COUNTERLOADVAL,
    I<2>:$RANKSEL,
    I<1>:$SYSCLK,
    I<1>:$SYNCIN,
    I<1>:$RST,
    I<1>:$PHASEREFCLK,
    I<1>:$MEMREFCLK,
    I<1>:$FREQREFCLK,
    I<1>:$FINEINC,
    I<1>:$FINEENABLE,
    I<1>:$EDGEADV,
    I<1>:$DIVIDERST,
    I<1>:$COUNTERREADEN,
    I<1>:$COUNTERLOADEN,

    // PHASER_IN parameters follows
    SI64Attr:$CLKOUT_DIV,
    StrAttr:$DQS_BIAS_MODE,
    StrAttr:$EN_ISERDES_RST,
    SI64Attr:$FINE_DELAY,
    StrAttr:$FREQ_REF_DIV,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$MEMREFCLK_PERIOD,
    StrAttr:$OUTPUT_CLK_SRC,
    StrAttr:$PHASEREFCLK_PERIOD,
    StrAttr:$REFCLK_PERIOD,
    SI64Attr:$SEL_CLK_OFFSET,
    StrAttr:$SYNC_IN_DIV_RST
  );

  let results = (outs
    I<6>:$COUNTERREADVAL,
    I<1>:$RCLK,
    I<1>:$ISERDESRST,
    I<1>:$ICLKDIV,
    I<1>:$ICLK,
    I<1>:$FINEOVERFLOW
  );
}

def PHASERuINuPHY : XilinxPrimitiveOp<"PHASER_IN_PHY", []> {
  let summary = "PHASER_IN_PHY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$COUNTERLOADVAL,
    I<2>:$RANKSELPHY,
    I<2>:$ENCALIBPHY,
    I<1>:$SYSCLK,
    I<1>:$SYNCIN,
    I<1>:$RSTDQSFIND,
    I<1>:$RST,
    I<1>:$PHASEREFCLK,
    I<1>:$MEMREFCLK,
    I<1>:$FREQREFCLK,
    I<1>:$FINEINC,
    I<1>:$FINEENABLE,
    I<1>:$COUNTERREADEN,
    I<1>:$COUNTERLOADEN,
    I<1>:$BURSTPENDINGPHY,

    // PHASER_IN_PHY parameters follows
    StrAttr:$BURST_MODE,
    SI64Attr:$CLKOUT_DIV,
    APIntAttr<I<1>>:$DQS_AUTO_RECAL,
    StrAttr:$DQS_BIAS_MODE,
    APIntAttr<I<3>>:$DQS_FIND_PATTERN,
    SI64Attr:$FINE_DELAY,
    StrAttr:$FREQ_REF_DIV,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$MEMREFCLK_PERIOD,
    StrAttr:$OUTPUT_CLK_SRC,
    StrAttr:$PHASEREFCLK_PERIOD,
    StrAttr:$REFCLK_PERIOD,
    SI64Attr:$SEL_CLK_OFFSET,
    StrAttr:$SYNC_IN_DIV_RST,
    StrAttr:$WR_CYCLES
  );

  let results = (outs
    I<6>:$COUNTERREADVAL,
    I<1>:$WRENABLE,
    I<1>:$RCLK,
    I<1>:$PHASELOCKED,
    I<1>:$ISERDESRST,
    I<1>:$ICLKDIV,
    I<1>:$ICLK,
    I<1>:$FINEOVERFLOW,
    I<1>:$DQSOUTOFRANGE,
    I<1>:$DQSFOUND
  );
}

def PHASERuOUT : XilinxPrimitiveOp<"PHASER_OUT", []> {
  let summary = "PHASER_OUT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$COUNTERLOADVAL,
    I<1>:$SYSCLK,
    I<1>:$SYNCIN,
    I<1>:$SELFINEOCLKDELAY,
    I<1>:$RST,
    I<1>:$PHASEREFCLK,
    I<1>:$MEMREFCLK,
    I<1>:$FREQREFCLK,
    I<1>:$FINEINC,
    I<1>:$FINEENABLE,
    I<1>:$EDGEADV,
    I<1>:$DIVIDERST,
    I<1>:$COUNTERREADEN,
    I<1>:$COUNTERLOADEN,
    I<1>:$COARSEINC,
    I<1>:$COARSEENABLE,

    // PHASER_OUT parameters follows
    SI64Attr:$CLKOUT_DIV,
    StrAttr:$COARSE_BYPASS,
    SI64Attr:$COARSE_DELAY,
    StrAttr:$EN_OSERDES_RST,
    SI64Attr:$FINE_DELAY,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$MEMREFCLK_PERIOD,
    StrAttr:$OCLKDELAY_INV,
    SI64Attr:$OCLK_DELAY,
    StrAttr:$OUTPUT_CLK_SRC,
    StrAttr:$PHASEREFCLK_PERIOD,
    APIntAttr<I<3>>:$PO,
    StrAttr:$REFCLK_PERIOD,
    StrAttr:$SYNC_IN_DIV_RST
  );

  let results = (outs
    I<9>:$COUNTERREADVAL,
    I<1>:$OSERDESRST,
    I<1>:$OCLKDIV,
    I<1>:$OCLKDELAYED,
    I<1>:$OCLK,
    I<1>:$FINEOVERFLOW,
    I<1>:$COARSEOVERFLOW
  );
}

def PHASERuOUTuPHY : XilinxPrimitiveOp<"PHASER_OUT_PHY", []> {
  let summary = "PHASER_OUT_PHY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$COUNTERLOADVAL,
    I<2>:$ENCALIBPHY,
    I<1>:$SYSCLK,
    I<1>:$SYNCIN,
    I<1>:$SELFINEOCLKDELAY,
    I<1>:$RST,
    I<1>:$PHASEREFCLK,
    I<1>:$MEMREFCLK,
    I<1>:$FREQREFCLK,
    I<1>:$FINEINC,
    I<1>:$FINEENABLE,
    I<1>:$COUNTERREADEN,
    I<1>:$COUNTERLOADEN,
    I<1>:$COARSEINC,
    I<1>:$COARSEENABLE,
    I<1>:$BURSTPENDINGPHY,

    // PHASER_OUT_PHY parameters follows
    SI64Attr:$CLKOUT_DIV,
    StrAttr:$COARSE_BYPASS,
    SI64Attr:$COARSE_DELAY,
    StrAttr:$DATA_CTL_N,
    StrAttr:$DATA_RD_CYCLES,
    SI64Attr:$FINE_DELAY,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$MEMREFCLK_PERIOD,
    StrAttr:$OCLKDELAY_INV,
    SI64Attr:$OCLK_DELAY,
    StrAttr:$OUTPUT_CLK_SRC,
    StrAttr:$PHASEREFCLK_PERIOD,
    APIntAttr<I<3>>:$PO,
    StrAttr:$REFCLK_PERIOD,
    StrAttr:$SYNC_IN_DIV_RST
  );

  let results = (outs
    I<9>:$COUNTERREADVAL,
    I<2>:$DTSBUS,
    I<2>:$DQSBUS,
    I<2>:$CTSBUS,
    I<1>:$RDENABLE,
    I<1>:$OSERDESRST,
    I<1>:$OCLKDIV,
    I<1>:$OCLKDELAYED,
    I<1>:$OCLK,
    I<1>:$FINEOVERFLOW,
    I<1>:$COARSEOVERFLOW
  );
}

def PHASERuREF : XilinxPrimitiveOp<"PHASER_REF", []> {
  let summary = "PHASER_REF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$CLKIN,

    // PHASER_REF parameters follows
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED
  );

  let results = (outs
    I<1>:$LOCKED
  );
}

def PHYuCONTROL : XilinxPrimitiveOp<"PHY_CONTROL", []> {
  let summary = "PHY_CONTROL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<32>:$PHYCTLWD,
    I<1>:$WRITECALIBENABLE,
    I<1>:$SYNCIN,
    I<1>:$RESET,
    I<1>:$REFDLLLOCK,
    I<1>:$READCALIBENABLE,
    I<1>:$PLLLOCK,
    I<1>:$PHYCTLWRENABLE,
    I<1>:$PHYCTLMSTREMPTY,
    I<1>:$PHYCLK,
    I<1>:$MEMREFCLK,

    // PHY_CONTROL parameters follows
    SI64Attr:$AO_TOGGLE,
    APIntAttr<I<4>>:$AO_WRLVL_EN,
    StrAttr:$BURST_MODE,
    SI64Attr:$CLK_RATIO,
    SI64Attr:$CMD_OFFSET,
    SI64Attr:$CO_DURATION,
    StrAttr:$DATA_CTL_A_N,
    StrAttr:$DATA_CTL_B_N,
    StrAttr:$DATA_CTL_C_N,
    StrAttr:$DATA_CTL_D_N,
    StrAttr:$DISABLE_SEQ_MATCH,
    SI64Attr:$DI_DURATION,
    SI64Attr:$DO_DURATION,
    SI64Attr:$EVENTS_DELAY,
    SI64Attr:$FOUR_WINDOW_CLOCKS,
    StrAttr:$MULTI_REGION,
    StrAttr:$PHY_COUNT_ENABLE,
    SI64Attr:$RD_CMD_OFFSET_0,
    SI64Attr:$RD_CMD_OFFSET_1,
    SI64Attr:$RD_CMD_OFFSET_2,
    SI64Attr:$RD_CMD_OFFSET_3,
    SI64Attr:$RD_DURATION_0,
    SI64Attr:$RD_DURATION_1,
    SI64Attr:$RD_DURATION_2,
    SI64Attr:$RD_DURATION_3,
    StrAttr:$SYNC_MODE,
    SI64Attr:$WR_CMD_OFFSET_0,
    SI64Attr:$WR_CMD_OFFSET_1,
    SI64Attr:$WR_CMD_OFFSET_2,
    SI64Attr:$WR_CMD_OFFSET_3,
    SI64Attr:$WR_DURATION_0,
    SI64Attr:$WR_DURATION_1,
    SI64Attr:$WR_DURATION_2,
    SI64Attr:$WR_DURATION_3
  );

  let results = (outs
    I<4>:$OUTBURSTPENDING,
    I<4>:$INBURSTPENDING,
    I<4>:$AUXOUTPUT,
    I<2>:$PCENABLECALIB,
    I<2>:$INRANKD,
    I<2>:$INRANKC,
    I<2>:$INRANKB,
    I<2>:$INRANKA,
    I<1>:$PHYCTLREADY,
    I<1>:$PHYCTLFULL,
    I<1>:$PHYCTLEMPTY,
    I<1>:$PHYCTLALMOSTFULL
  );
}

def PLLE2uADV : XilinxPrimitiveOp<"PLLE2_ADV", []> {
  let summary = "PLLE2_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKINSEL,
    I<1>:$CLKIN2,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,

    // PLLE2_ADV parameters follows
    StrAttr:$BANDWIDTH,
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN1_PERIOD,
    StrAttr:$CLKIN2_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    StrAttr:$COMPENSATION,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKINSEL_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER1,
    StrAttr:$REF_JITTER2,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUT
  );
}

def PLLE2uBASE : XilinxPrimitiveOp<"PLLE2_BASE", []> {
  let summary = "PLLE2_BASE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$CLKIN1,
    I<1>:$CLKFBIN,

    // PLLE2_BASE parameters follows
    StrAttr:$BANDWIDTH,
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN1_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    SI64Attr:$CLKOUT4_DIVIDE,
    StrAttr:$CLKOUT4_DUTY_CYCLE,
    StrAttr:$CLKOUT4_PHASE,
    SI64Attr:$CLKOUT5_DIVIDE,
    StrAttr:$CLKOUT5_DUTY_CYCLE,
    StrAttr:$CLKOUT5_PHASE,
    SI64Attr:$DIVCLK_DIVIDE,
    StrAttr:$REF_JITTER1,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<1>:$LOCKED,
    I<1>:$CLKOUT5,
    I<1>:$CLKOUT4,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUT
  );
}

def PLLE3uADV : XilinxPrimitiveOp<"PLLE3_ADV", []> {
  let summary = "PLLE3_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKOUTPHYEN,
    I<1>:$CLKIN,
    I<1>:$CLKFBIN,

    // PLLE3_ADV parameters follows
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    StrAttr:$CLKOUTPHY_MODE,
    StrAttr:$COMPENSATION,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUTPHY,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUT
  );
}

def PLLE3uBASE : XilinxPrimitiveOp<"PLLE3_BASE", []> {
  let summary = "PLLE3_BASE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$CLKOUTPHYEN,
    I<1>:$CLKIN,
    I<1>:$CLKFBIN,

    // PLLE3_BASE parameters follows
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    StrAttr:$CLKOUTPHY_MODE,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<1>:$LOCKED,
    I<1>:$CLKOUTPHY,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUT
  );
}

def PLLE4uADV : XilinxPrimitiveOp<"PLLE4_ADV", []> {
  let summary = "PLLE4_ADV Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKOUTPHYEN,
    I<1>:$CLKIN,
    I<1>:$CLKFBIN,

    // PLLE4_ADV parameters follows
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    StrAttr:$CLKOUTPHY_MODE,
    StrAttr:$COMPENSATION,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<16>:$DO,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUTPHY,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUT
  );
}

def PLLE4uBASE : XilinxPrimitiveOp<"PLLE4_BASE", []> {
  let summary = "PLLE4_BASE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$RST,
    I<1>:$PWRDWN,
    I<1>:$CLKOUTPHYEN,
    I<1>:$CLKIN,
    I<1>:$CLKFBIN,

    // PLLE4_BASE parameters follows
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    StrAttr:$CLKOUTPHY_MODE,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFBIN_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REF_JITTER,
    StrAttr:$STARTUP_WAIT
  );

  let results = (outs
    I<1>:$LOCKED,
    I<1>:$CLKOUTPHY,
    I<1>:$CLKOUT1B,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0B,
    I<1>:$CLKOUT0,
    I<1>:$CLKFBOUT
  );
}

def PS7 : XilinxPrimitiveOp<"PS7", []> {
  let summary = "PS7 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$SAXIHP3WSTRB,
    I<8>:$SAXIHP2WSTRB,
    I<8>:$SAXIHP1WSTRB,
    I<8>:$SAXIHP0WSTRB,
    I<8>:$SAXIACPWSTRB,
    I<8>:$EMIOENET1GMIIRXD,
    I<8>:$EMIOENET0GMIIRXD,
    I<64>:$SAXIHP3WDATA,
    I<64>:$SAXIHP2WDATA,
    I<64>:$SAXIHP1WDATA,
    I<64>:$SAXIHP0WDATA,
    I<64>:$SAXIACPWDATA,
    I<64>:$EMIOGPIOI,
    I<6>:$SAXIHP3WID,
    I<6>:$SAXIHP3AWID,
    I<6>:$SAXIHP3ARID,
    I<6>:$SAXIHP2WID,
    I<6>:$SAXIHP2AWID,
    I<6>:$SAXIHP2ARID,
    I<6>:$SAXIHP1WID,
    I<6>:$SAXIHP1AWID,
    I<6>:$SAXIHP1ARID,
    I<6>:$SAXIHP0WID,
    I<6>:$SAXIHP0AWID,
    I<6>:$SAXIHP0ARID,
    I<6>:$SAXIGP1WID,
    I<6>:$SAXIGP1AWID,
    I<6>:$SAXIGP1ARID,
    I<6>:$SAXIGP0WID,
    I<6>:$SAXIGP0AWID,
    I<6>:$SAXIGP0ARID,
    I<5>:$SAXIACPAWUSER,
    I<5>:$SAXIACPARUSER,
    I<4>:$SAXIHP3AWQOS,
    I<4>:$SAXIHP3AWLEN,
    I<4>:$SAXIHP3AWCACHE,
    I<4>:$SAXIHP3ARQOS,
    I<4>:$SAXIHP3ARLEN,
    I<4>:$SAXIHP3ARCACHE,
    I<4>:$SAXIHP2AWQOS,
    I<4>:$SAXIHP2AWLEN,
    I<4>:$SAXIHP2AWCACHE,
    I<4>:$SAXIHP2ARQOS,
    I<4>:$SAXIHP2ARLEN,
    I<4>:$SAXIHP2ARCACHE,
    I<4>:$SAXIHP1AWQOS,
    I<4>:$SAXIHP1AWLEN,
    I<4>:$SAXIHP1AWCACHE,
    I<4>:$SAXIHP1ARQOS,
    I<4>:$SAXIHP1ARLEN,
    I<4>:$SAXIHP1ARCACHE,
    I<4>:$SAXIHP0AWQOS,
    I<4>:$SAXIHP0AWLEN,
    I<4>:$SAXIHP0AWCACHE,
    I<4>:$SAXIHP0ARQOS,
    I<4>:$SAXIHP0ARLEN,
    I<4>:$SAXIHP0ARCACHE,
    I<4>:$SAXIGP1WSTRB,
    I<4>:$SAXIGP1AWQOS,
    I<4>:$SAXIGP1AWLEN,
    I<4>:$SAXIGP1AWCACHE,
    I<4>:$SAXIGP1ARQOS,
    I<4>:$SAXIGP1ARLEN,
    I<4>:$SAXIGP1ARCACHE,
    I<4>:$SAXIGP0WSTRB,
    I<4>:$SAXIGP0AWQOS,
    I<4>:$SAXIGP0AWLEN,
    I<4>:$SAXIGP0AWCACHE,
    I<4>:$SAXIGP0ARQOS,
    I<4>:$SAXIGP0ARLEN,
    I<4>:$SAXIGP0ARCACHE,
    I<4>:$SAXIACPAWQOS,
    I<4>:$SAXIACPAWLEN,
    I<4>:$SAXIACPAWCACHE,
    I<4>:$SAXIACPARQOS,
    I<4>:$SAXIACPARLEN,
    I<4>:$SAXIACPARCACHE,
    I<4>:$FTMTP2FTRIGACK,
    I<4>:$FTMTF2PTRIG,
    I<4>:$FTMDTRACEINATID,
    I<4>:$FCLKCLKTRIGN,
    I<4>:$EMIOSDIO1DATAI,
    I<4>:$EMIOSDIO0DATAI,
    I<4>:$DDRARB,
    I<32>:$SAXIHP3AWADDR,
    I<32>:$SAXIHP3ARADDR,
    I<32>:$SAXIHP2AWADDR,
    I<32>:$SAXIHP2ARADDR,
    I<32>:$SAXIHP1AWADDR,
    I<32>:$SAXIHP1ARADDR,
    I<32>:$SAXIHP0AWADDR,
    I<32>:$SAXIHP0ARADDR,
    I<32>:$SAXIGP1WDATA,
    I<32>:$SAXIGP1AWADDR,
    I<32>:$SAXIGP1ARADDR,
    I<32>:$SAXIGP0WDATA,
    I<32>:$SAXIGP0AWADDR,
    I<32>:$SAXIGP0ARADDR,
    I<32>:$SAXIACPAWADDR,
    I<32>:$SAXIACPARADDR,
    I<32>:$MAXIGP1RDATA,
    I<32>:$MAXIGP0RDATA,
    I<32>:$FTMTF2PDEBUG,
    I<32>:$FTMDTRACEINDATA,
    I<3>:$SAXIHP3AWPROT,
    I<3>:$SAXIHP3ARPROT,
    I<3>:$SAXIHP2AWPROT,
    I<3>:$SAXIHP2ARPROT,
    I<3>:$SAXIHP1AWPROT,
    I<3>:$SAXIHP1ARPROT,
    I<3>:$SAXIHP0AWPROT,
    I<3>:$SAXIHP0ARPROT,
    I<3>:$SAXIGP1AWPROT,
    I<3>:$SAXIGP1ARPROT,
    I<3>:$SAXIGP0AWPROT,
    I<3>:$SAXIGP0ARPROT,
    I<3>:$SAXIACPWID,
    I<3>:$SAXIACPAWPROT,
    I<3>:$SAXIACPAWID,
    I<3>:$SAXIACPARPROT,
    I<3>:$SAXIACPARID,
    I<3>:$EMIOTTC1CLKI,
    I<3>:$EMIOTTC0CLKI,
    I<2>:$SAXIHP3AWSIZE,
    I<2>:$SAXIHP3AWLOCK,
    I<2>:$SAXIHP3AWBURST,
    I<2>:$SAXIHP3ARSIZE,
    I<2>:$SAXIHP3ARLOCK,
    I<2>:$SAXIHP3ARBURST,
    I<2>:$SAXIHP2AWSIZE,
    I<2>:$SAXIHP2AWLOCK,
    I<2>:$SAXIHP2AWBURST,
    I<2>:$SAXIHP2ARSIZE,
    I<2>:$SAXIHP2ARLOCK,
    I<2>:$SAXIHP2ARBURST,
    I<2>:$SAXIHP1AWSIZE,
    I<2>:$SAXIHP1AWLOCK,
    I<2>:$SAXIHP1AWBURST,
    I<2>:$SAXIHP1ARSIZE,
    I<2>:$SAXIHP1ARLOCK,
    I<2>:$SAXIHP1ARBURST,
    I<2>:$SAXIHP0AWSIZE,
    I<2>:$SAXIHP0AWLOCK,
    I<2>:$SAXIHP0AWBURST,
    I<2>:$SAXIHP0ARSIZE,
    I<2>:$SAXIHP0ARLOCK,
    I<2>:$SAXIHP0ARBURST,
    I<2>:$SAXIGP1AWSIZE,
    I<2>:$SAXIGP1AWLOCK,
    I<2>:$SAXIGP1AWBURST,
    I<2>:$SAXIGP1ARSIZE,
    I<2>:$SAXIGP1ARLOCK,
    I<2>:$SAXIGP1ARBURST,
    I<2>:$SAXIGP0AWSIZE,
    I<2>:$SAXIGP0AWLOCK,
    I<2>:$SAXIGP0AWBURST,
    I<2>:$SAXIGP0ARSIZE,
    I<2>:$SAXIGP0ARLOCK,
    I<2>:$SAXIGP0ARBURST,
    I<2>:$SAXIACPAWSIZE,
    I<2>:$SAXIACPAWLOCK,
    I<2>:$SAXIACPAWBURST,
    I<2>:$SAXIACPARSIZE,
    I<2>:$SAXIACPARLOCK,
    I<2>:$SAXIACPARBURST,
    I<2>:$MAXIGP1RRESP,
    I<2>:$MAXIGP1BRESP,
    I<2>:$MAXIGP0RRESP,
    I<2>:$MAXIGP0BRESP,
    I<2>:$DMA3DRTYPE,
    I<2>:$DMA2DRTYPE,
    I<2>:$DMA1DRTYPE,
    I<2>:$DMA0DRTYPE,
    I<20>:$IRQF2P,
    I<12>:$MAXIGP1RID,
    I<12>:$MAXIGP1BID,
    I<12>:$MAXIGP0RID,
    I<12>:$MAXIGP0BID,
    I<1>:$SAXIHP3WVALID,
    I<1>:$SAXIHP3WRISSUECAP1EN,
    I<1>:$SAXIHP3WLAST,
    I<1>:$SAXIHP3RREADY,
    I<1>:$SAXIHP3RDISSUECAP1EN,
    I<1>:$SAXIHP3BREADY,
    I<1>:$SAXIHP3AWVALID,
    I<1>:$SAXIHP3ARVALID,
    I<1>:$SAXIHP3ACLK,
    I<1>:$SAXIHP2WVALID,
    I<1>:$SAXIHP2WRISSUECAP1EN,
    I<1>:$SAXIHP2WLAST,
    I<1>:$SAXIHP2RREADY,
    I<1>:$SAXIHP2RDISSUECAP1EN,
    I<1>:$SAXIHP2BREADY,
    I<1>:$SAXIHP2AWVALID,
    I<1>:$SAXIHP2ARVALID,
    I<1>:$SAXIHP2ACLK,
    I<1>:$SAXIHP1WVALID,
    I<1>:$SAXIHP1WRISSUECAP1EN,
    I<1>:$SAXIHP1WLAST,
    I<1>:$SAXIHP1RREADY,
    I<1>:$SAXIHP1RDISSUECAP1EN,
    I<1>:$SAXIHP1BREADY,
    I<1>:$SAXIHP1AWVALID,
    I<1>:$SAXIHP1ARVALID,
    I<1>:$SAXIHP1ACLK,
    I<1>:$SAXIHP0WVALID,
    I<1>:$SAXIHP0WRISSUECAP1EN,
    I<1>:$SAXIHP0WLAST,
    I<1>:$SAXIHP0RREADY,
    I<1>:$SAXIHP0RDISSUECAP1EN,
    I<1>:$SAXIHP0BREADY,
    I<1>:$SAXIHP0AWVALID,
    I<1>:$SAXIHP0ARVALID,
    I<1>:$SAXIHP0ACLK,
    I<1>:$SAXIGP1WVALID,
    I<1>:$SAXIGP1WLAST,
    I<1>:$SAXIGP1RREADY,
    I<1>:$SAXIGP1BREADY,
    I<1>:$SAXIGP1AWVALID,
    I<1>:$SAXIGP1ARVALID,
    I<1>:$SAXIGP1ACLK,
    I<1>:$SAXIGP0WVALID,
    I<1>:$SAXIGP0WLAST,
    I<1>:$SAXIGP0RREADY,
    I<1>:$SAXIGP0BREADY,
    I<1>:$SAXIGP0AWVALID,
    I<1>:$SAXIGP0ARVALID,
    I<1>:$SAXIGP0ACLK,
    I<1>:$SAXIACPWVALID,
    I<1>:$SAXIACPWLAST,
    I<1>:$SAXIACPRREADY,
    I<1>:$SAXIACPBREADY,
    I<1>:$SAXIACPAWVALID,
    I<1>:$SAXIACPARVALID,
    I<1>:$SAXIACPACLK,
    I<1>:$MAXIGP1WREADY,
    I<1>:$MAXIGP1RVALID,
    I<1>:$MAXIGP1RLAST,
    I<1>:$MAXIGP1BVALID,
    I<1>:$MAXIGP1AWREADY,
    I<1>:$MAXIGP1ARREADY,
    I<1>:$MAXIGP1ACLK,
    I<1>:$MAXIGP0WREADY,
    I<1>:$MAXIGP0RVALID,
    I<1>:$MAXIGP0RLAST,
    I<1>:$MAXIGP0BVALID,
    I<1>:$MAXIGP0AWREADY,
    I<1>:$MAXIGP0ARREADY,
    I<1>:$MAXIGP0ACLK,
    I<1>:$FTMDTRACEINVALID,
    I<1>:$FTMDTRACEINCLOCK,
    I<1>:$FPGAIDLEN,
    I<1>:$EVENTEVENTI,
    I<1>:$EMIOWDTCLKI,
    I<1>:$EMIOUSB1VBUSPWRFAULT,
    I<1>:$EMIOUSB0VBUSPWRFAULT,
    I<1>:$EMIOUART1RX,
    I<1>:$EMIOUART1RIN,
    I<1>:$EMIOUART1DSRN,
    I<1>:$EMIOUART1DCDN,
    I<1>:$EMIOUART1CTSN,
    I<1>:$EMIOUART0RX,
    I<1>:$EMIOUART0RIN,
    I<1>:$EMIOUART0DSRN,
    I<1>:$EMIOUART0DCDN,
    I<1>:$EMIOUART0CTSN,
    I<1>:$EMIOTRACECLK,
    I<1>:$EMIOSRAMINTIN,
    I<1>:$EMIOSPI1SSIN,
    I<1>:$EMIOSPI1SI,
    I<1>:$EMIOSPI1SCLKI,
    I<1>:$EMIOSPI1MI,
    I<1>:$EMIOSPI0SSIN,
    I<1>:$EMIOSPI0SI,
    I<1>:$EMIOSPI0SCLKI,
    I<1>:$EMIOSPI0MI,
    I<1>:$EMIOSDIO1WP,
    I<1>:$EMIOSDIO1CMDI,
    I<1>:$EMIOSDIO1CLKFB,
    I<1>:$EMIOSDIO1CDN,
    I<1>:$EMIOSDIO0WP,
    I<1>:$EMIOSDIO0CMDI,
    I<1>:$EMIOSDIO0CLKFB,
    I<1>:$EMIOSDIO0CDN,
    I<1>:$EMIOPJTAGTMS,
    I<1>:$EMIOPJTAGTDI,
    I<1>:$EMIOPJTAGTCK,
    I<1>:$EMIOI2C1SDAI,
    I<1>:$EMIOI2C1SCLI,
    I<1>:$EMIOI2C0SDAI,
    I<1>:$EMIOI2C0SCLI,
    I<1>:$EMIOENET1MDIOI,
    I<1>:$EMIOENET1GMIITXCLK,
    I<1>:$EMIOENET1GMIIRXER,
    I<1>:$EMIOENET1GMIIRXDV,
    I<1>:$EMIOENET1GMIIRXCLK,
    I<1>:$EMIOENET1GMIICRS,
    I<1>:$EMIOENET1GMIICOL,
    I<1>:$EMIOENET1EXTINTIN,
    I<1>:$EMIOENET0MDIOI,
    I<1>:$EMIOENET0GMIITXCLK,
    I<1>:$EMIOENET0GMIIRXER,
    I<1>:$EMIOENET0GMIIRXDV,
    I<1>:$EMIOENET0GMIIRXCLK,
    I<1>:$EMIOENET0GMIICRS,
    I<1>:$EMIOENET0GMIICOL,
    I<1>:$EMIOENET0EXTINTIN,
    I<1>:$EMIOCAN1PHYRX,
    I<1>:$EMIOCAN0PHYRX,
    I<1>:$DMA3DRVALID,
    I<1>:$DMA3DRLAST,
    I<1>:$DMA3DAREADY,
    I<1>:$DMA3ACLK,
    I<1>:$DMA2DRVALID,
    I<1>:$DMA2DRLAST,
    I<1>:$DMA2DAREADY,
    I<1>:$DMA2ACLK,
    I<1>:$DMA1DRVALID,
    I<1>:$DMA1DRLAST,
    I<1>:$DMA1DAREADY,
    I<1>:$DMA1ACLK,
    I<1>:$DMA0DRVALID,
    I<1>:$DMA0DRLAST,
    I<1>:$DMA0DAREADY,
    I<1>:$DMA0ACLK,
    InOut<54>:$MIO,
    InOut<4>:$DDRDQSP,
    InOut<4>:$DDRDQSN,
    InOut<4>:$DDRDM,
    InOut<32>:$DDRDQ,
    InOut<3>:$DDRBA,
    InOut<15>:$DDRA,
    InOut<1>:$PSSRSTB,
    InOut<1>:$PSPORB,
    InOut<1>:$PSCLK,
    InOut<1>:$DDRWEB,
    InOut<1>:$DDRVRP,
    InOut<1>:$DDRVRN,
    InOut<1>:$DDRRASB,
    InOut<1>:$DDRODT,
    InOut<1>:$DDRDRSTB,
    InOut<1>:$DDRCSB,
    InOut<1>:$DDRCKP,
    InOut<1>:$DDRCKN,
    InOut<1>:$DDRCKE,
    InOut<1>:$DDRCASB

    // PS7 does not contain any parameters
  );

  let results = (outs
    I<8>:$SAXIHP3WCOUNT,
    I<8>:$SAXIHP3RCOUNT,
    I<8>:$SAXIHP2WCOUNT,
    I<8>:$SAXIHP2RCOUNT,
    I<8>:$SAXIHP1WCOUNT,
    I<8>:$SAXIHP1RCOUNT,
    I<8>:$SAXIHP0WCOUNT,
    I<8>:$SAXIHP0RCOUNT,
    I<8>:$EMIOENET1GMIITXD,
    I<8>:$EMIOENET0GMIITXD,
    I<64>:$SAXIHP3RDATA,
    I<64>:$SAXIHP2RDATA,
    I<64>:$SAXIHP1RDATA,
    I<64>:$SAXIHP0RDATA,
    I<64>:$SAXIACPRDATA,
    I<64>:$EMIOGPIOTN,
    I<64>:$EMIOGPIOO,
    I<6>:$SAXIHP3WACOUNT,
    I<6>:$SAXIHP3RID,
    I<6>:$SAXIHP3BID,
    I<6>:$SAXIHP2WACOUNT,
    I<6>:$SAXIHP2RID,
    I<6>:$SAXIHP2BID,
    I<6>:$SAXIHP1WACOUNT,
    I<6>:$SAXIHP1RID,
    I<6>:$SAXIHP1BID,
    I<6>:$SAXIHP0WACOUNT,
    I<6>:$SAXIHP0RID,
    I<6>:$SAXIHP0BID,
    I<6>:$SAXIGP1RID,
    I<6>:$SAXIGP1BID,
    I<6>:$SAXIGP0RID,
    I<6>:$SAXIGP0BID,
    I<4>:$MAXIGP1WSTRB,
    I<4>:$MAXIGP1AWQOS,
    I<4>:$MAXIGP1AWLEN,
    I<4>:$MAXIGP1AWCACHE,
    I<4>:$MAXIGP1ARQOS,
    I<4>:$MAXIGP1ARLEN,
    I<4>:$MAXIGP1ARCACHE,
    I<4>:$MAXIGP0WSTRB,
    I<4>:$MAXIGP0AWQOS,
    I<4>:$MAXIGP0AWLEN,
    I<4>:$MAXIGP0AWCACHE,
    I<4>:$MAXIGP0ARQOS,
    I<4>:$MAXIGP0ARLEN,
    I<4>:$MAXIGP0ARCACHE,
    I<4>:$FTMTP2FTRIG,
    I<4>:$FTMTF2PTRIGACK,
    I<4>:$FCLKRESETN,
    I<4>:$FCLKCLK,
    I<4>:$EMIOSDIO1DATATN,
    I<4>:$EMIOSDIO1DATAO,
    I<4>:$EMIOSDIO0DATATN,
    I<4>:$EMIOSDIO0DATAO,
    I<32>:$SAXIGP1RDATA,
    I<32>:$SAXIGP0RDATA,
    I<32>:$MAXIGP1WDATA,
    I<32>:$MAXIGP1AWADDR,
    I<32>:$MAXIGP1ARADDR,
    I<32>:$MAXIGP0WDATA,
    I<32>:$MAXIGP0AWADDR,
    I<32>:$MAXIGP0ARADDR,
    I<32>:$FTMTP2FDEBUG,
    I<32>:$EMIOTRACEDATA,
    I<3>:$SAXIHP3RACOUNT,
    I<3>:$SAXIHP2RACOUNT,
    I<3>:$SAXIHP1RACOUNT,
    I<3>:$SAXIHP0RACOUNT,
    I<3>:$SAXIACPRID,
    I<3>:$SAXIACPBID,
    I<3>:$MAXIGP1AWPROT,
    I<3>:$MAXIGP1ARPROT,
    I<3>:$MAXIGP0AWPROT,
    I<3>:$MAXIGP0ARPROT,
    I<3>:$EMIOTTC1WAVEO,
    I<3>:$EMIOTTC0WAVEO,
    I<3>:$EMIOSPI1SSON,
    I<3>:$EMIOSPI0SSON,
    I<3>:$EMIOSDIO1BUSVOLT,
    I<3>:$EMIOSDIO0BUSVOLT,
    I<29>:$IRQP2F,
    I<2>:$SAXIHP3RRESP,
    I<2>:$SAXIHP3BRESP,
    I<2>:$SAXIHP2RRESP,
    I<2>:$SAXIHP2BRESP,
    I<2>:$SAXIHP1RRESP,
    I<2>:$SAXIHP1BRESP,
    I<2>:$SAXIHP0RRESP,
    I<2>:$SAXIHP0BRESP,
    I<2>:$SAXIGP1RRESP,
    I<2>:$SAXIGP1BRESP,
    I<2>:$SAXIGP0RRESP,
    I<2>:$SAXIGP0BRESP,
    I<2>:$SAXIACPRRESP,
    I<2>:$SAXIACPBRESP,
    I<2>:$MAXIGP1AWSIZE,
    I<2>:$MAXIGP1AWLOCK,
    I<2>:$MAXIGP1AWBURST,
    I<2>:$MAXIGP1ARSIZE,
    I<2>:$MAXIGP1ARLOCK,
    I<2>:$MAXIGP1ARBURST,
    I<2>:$MAXIGP0AWSIZE,
    I<2>:$MAXIGP0AWLOCK,
    I<2>:$MAXIGP0AWBURST,
    I<2>:$MAXIGP0ARSIZE,
    I<2>:$MAXIGP0ARLOCK,
    I<2>:$MAXIGP0ARBURST,
    I<2>:$EVENTSTANDBYWFI,
    I<2>:$EVENTSTANDBYWFE,
    I<2>:$EMIOUSB1PORTINDCTL,
    I<2>:$EMIOUSB0PORTINDCTL,
    I<2>:$DMA3DATYPE,
    I<2>:$DMA2DATYPE,
    I<2>:$DMA1DATYPE,
    I<2>:$DMA0DATYPE,
    I<12>:$MAXIGP1WID,
    I<12>:$MAXIGP1AWID,
    I<12>:$MAXIGP1ARID,
    I<12>:$MAXIGP0WID,
    I<12>:$MAXIGP0AWID,
    I<12>:$MAXIGP0ARID,
    I<1>:$SAXIHP3WREADY,
    I<1>:$SAXIHP3RVALID,
    I<1>:$SAXIHP3RLAST,
    I<1>:$SAXIHP3BVALID,
    I<1>:$SAXIHP3AWREADY,
    I<1>:$SAXIHP3ARREADY,
    I<1>:$SAXIHP3ARESETN,
    I<1>:$SAXIHP2WREADY,
    I<1>:$SAXIHP2RVALID,
    I<1>:$SAXIHP2RLAST,
    I<1>:$SAXIHP2BVALID,
    I<1>:$SAXIHP2AWREADY,
    I<1>:$SAXIHP2ARREADY,
    I<1>:$SAXIHP2ARESETN,
    I<1>:$SAXIHP1WREADY,
    I<1>:$SAXIHP1RVALID,
    I<1>:$SAXIHP1RLAST,
    I<1>:$SAXIHP1BVALID,
    I<1>:$SAXIHP1AWREADY,
    I<1>:$SAXIHP1ARREADY,
    I<1>:$SAXIHP1ARESETN,
    I<1>:$SAXIHP0WREADY,
    I<1>:$SAXIHP0RVALID,
    I<1>:$SAXIHP0RLAST,
    I<1>:$SAXIHP0BVALID,
    I<1>:$SAXIHP0AWREADY,
    I<1>:$SAXIHP0ARREADY,
    I<1>:$SAXIHP0ARESETN,
    I<1>:$SAXIGP1WREADY,
    I<1>:$SAXIGP1RVALID,
    I<1>:$SAXIGP1RLAST,
    I<1>:$SAXIGP1BVALID,
    I<1>:$SAXIGP1AWREADY,
    I<1>:$SAXIGP1ARREADY,
    I<1>:$SAXIGP1ARESETN,
    I<1>:$SAXIGP0WREADY,
    I<1>:$SAXIGP0RVALID,
    I<1>:$SAXIGP0RLAST,
    I<1>:$SAXIGP0BVALID,
    I<1>:$SAXIGP0AWREADY,
    I<1>:$SAXIGP0ARREADY,
    I<1>:$SAXIGP0ARESETN,
    I<1>:$SAXIACPWREADY,
    I<1>:$SAXIACPRVALID,
    I<1>:$SAXIACPRLAST,
    I<1>:$SAXIACPBVALID,
    I<1>:$SAXIACPAWREADY,
    I<1>:$SAXIACPARREADY,
    I<1>:$SAXIACPARESETN,
    I<1>:$MAXIGP1WVALID,
    I<1>:$MAXIGP1WLAST,
    I<1>:$MAXIGP1RREADY,
    I<1>:$MAXIGP1BREADY,
    I<1>:$MAXIGP1AWVALID,
    I<1>:$MAXIGP1ARVALID,
    I<1>:$MAXIGP1ARESETN,
    I<1>:$MAXIGP0WVALID,
    I<1>:$MAXIGP0WLAST,
    I<1>:$MAXIGP0RREADY,
    I<1>:$MAXIGP0BREADY,
    I<1>:$MAXIGP0AWVALID,
    I<1>:$MAXIGP0ARVALID,
    I<1>:$MAXIGP0ARESETN,
    I<1>:$EVENTEVENTO,
    I<1>:$EMIOWDTRSTO,
    I<1>:$EMIOUSB1VBUSPWRSELECT,
    I<1>:$EMIOUSB0VBUSPWRSELECT,
    I<1>:$EMIOUART1TX,
    I<1>:$EMIOUART1RTSN,
    I<1>:$EMIOUART1DTRN,
    I<1>:$EMIOUART0TX,
    I<1>:$EMIOUART0RTSN,
    I<1>:$EMIOUART0DTRN,
    I<1>:$EMIOTRACECTL,
    I<1>:$EMIOSPI1STN,
    I<1>:$EMIOSPI1SSNTN,
    I<1>:$EMIOSPI1SO,
    I<1>:$EMIOSPI1SCLKTN,
    I<1>:$EMIOSPI1SCLKO,
    I<1>:$EMIOSPI1MOTN,
    I<1>:$EMIOSPI1MO,
    I<1>:$EMIOSPI0STN,
    I<1>:$EMIOSPI0SSNTN,
    I<1>:$EMIOSPI0SO,
    I<1>:$EMIOSPI0SCLKTN,
    I<1>:$EMIOSPI0SCLKO,
    I<1>:$EMIOSPI0MOTN,
    I<1>:$EMIOSPI0MO,
    I<1>:$EMIOSDIO1LED,
    I<1>:$EMIOSDIO1CMDTN,
    I<1>:$EMIOSDIO1CMDO,
    I<1>:$EMIOSDIO1CLK,
    I<1>:$EMIOSDIO1BUSPOW,
    I<1>:$EMIOSDIO0LED,
    I<1>:$EMIOSDIO0CMDTN,
    I<1>:$EMIOSDIO0CMDO,
    I<1>:$EMIOSDIO0CLK,
    I<1>:$EMIOSDIO0BUSPOW,
    I<1>:$EMIOPJTAGTDTN,
    I<1>:$EMIOPJTAGTDO,
    I<1>:$EMIOI2C1SDATN,
    I<1>:$EMIOI2C1SDAO,
    I<1>:$EMIOI2C1SCLTN,
    I<1>:$EMIOI2C1SCLO,
    I<1>:$EMIOI2C0SDATN,
    I<1>:$EMIOI2C0SDAO,
    I<1>:$EMIOI2C0SCLTN,
    I<1>:$EMIOI2C0SCLO,
    I<1>:$EMIOENET1SOFTX,
    I<1>:$EMIOENET1SOFRX,
    I<1>:$EMIOENET1PTPSYNCFRAMETX,
    I<1>:$EMIOENET1PTPSYNCFRAMERX,
    I<1>:$EMIOENET1PTPPDELAYRESPTX,
    I<1>:$EMIOENET1PTPPDELAYRESPRX,
    I<1>:$EMIOENET1PTPPDELAYREQTX,
    I<1>:$EMIOENET1PTPPDELAYREQRX,
    I<1>:$EMIOENET1PTPDELAYREQTX,
    I<1>:$EMIOENET1PTPDELAYREQRX,
    I<1>:$EMIOENET1MDIOTN,
    I<1>:$EMIOENET1MDIOO,
    I<1>:$EMIOENET1MDIOMDC,
    I<1>:$EMIOENET1GMIITXER,
    I<1>:$EMIOENET1GMIITXEN,
    I<1>:$EMIOENET0SOFTX,
    I<1>:$EMIOENET0SOFRX,
    I<1>:$EMIOENET0PTPSYNCFRAMETX,
    I<1>:$EMIOENET0PTPSYNCFRAMERX,
    I<1>:$EMIOENET0PTPPDELAYRESPTX,
    I<1>:$EMIOENET0PTPPDELAYRESPRX,
    I<1>:$EMIOENET0PTPPDELAYREQTX,
    I<1>:$EMIOENET0PTPPDELAYREQRX,
    I<1>:$EMIOENET0PTPDELAYREQTX,
    I<1>:$EMIOENET0PTPDELAYREQRX,
    I<1>:$EMIOENET0MDIOTN,
    I<1>:$EMIOENET0MDIOO,
    I<1>:$EMIOENET0MDIOMDC,
    I<1>:$EMIOENET0GMIITXER,
    I<1>:$EMIOENET0GMIITXEN,
    I<1>:$EMIOCAN1PHYTX,
    I<1>:$EMIOCAN0PHYTX,
    I<1>:$DMA3RSTN,
    I<1>:$DMA3DRREADY,
    I<1>:$DMA3DAVALID,
    I<1>:$DMA2RSTN,
    I<1>:$DMA2DRREADY,
    I<1>:$DMA2DAVALID,
    I<1>:$DMA1RSTN,
    I<1>:$DMA1DRREADY,
    I<1>:$DMA1DAVALID,
    I<1>:$DMA0RSTN,
    I<1>:$DMA0DRREADY,
    I<1>:$DMA0DAVALID
  );
}

def PS8 : XilinxPrimitiveOp<"PS8", []> {
  let summary = "PS8 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<96>:$EMIOGPIOI,
    I<8>:$SAXIGP6AWLEN,
    I<8>:$SAXIGP6ARLEN,
    I<8>:$SAXIGP5AWLEN,
    I<8>:$SAXIGP5ARLEN,
    I<8>:$SAXIGP4AWLEN,
    I<8>:$SAXIGP4ARLEN,
    I<8>:$SAXIGP3AWLEN,
    I<8>:$SAXIGP3ARLEN,
    I<8>:$SAXIGP2AWLEN,
    I<8>:$SAXIGP2ARLEN,
    I<8>:$SAXIGP1AWLEN,
    I<8>:$SAXIGP1ARLEN,
    I<8>:$SAXIGP0AWLEN,
    I<8>:$SAXIGP0ARLEN,
    I<8>:$SAXIACPAWLEN,
    I<8>:$SAXIACPARLEN,
    I<8>:$SACEFPDAWLEN,
    I<8>:$SACEFPDARLEN,
    I<8>:$PLPSIRQ1,
    I<8>:$PLPSIRQ0,
    I<8>:$PL2GDMATACK,
    I<8>:$PL2GDMACVLD,
    I<8>:$PL2ADMATACK,
    I<8>:$PL2ADMACVLD,
    I<8>:$GDMAFCICLK,
    I<8>:$EMIOSDIO1DATAIN,
    I<8>:$EMIOSDIO0DATAIN,
    I<8>:$EMIOENET3TXRDATA,
    I<8>:$EMIOENET3GMIIRXD,
    I<8>:$EMIOENET2TXRDATA,
    I<8>:$EMIOENET2GMIIRXD,
    I<8>:$EMIOENET1TXRDATA,
    I<8>:$EMIOENET1GMIIRXD,
    I<8>:$EMIOENET0TXRDATA,
    I<8>:$EMIOENET0GMIIRXD,
    I<8>:$DPLIVEGFXALPHAIN,
    I<8>:$ADMAFCICLK,
    I<6>:$SAXIGP6AWID,
    I<6>:$SAXIGP6ARID,
    I<6>:$SAXIGP5AWID,
    I<6>:$SAXIGP5ARID,
    I<6>:$SAXIGP4AWID,
    I<6>:$SAXIGP4ARID,
    I<6>:$SAXIGP3AWID,
    I<6>:$SAXIGP3ARID,
    I<6>:$SAXIGP2AWID,
    I<6>:$SAXIGP2ARID,
    I<6>:$SAXIGP1AWID,
    I<6>:$SAXIGP1ARID,
    I<6>:$SAXIGP0AWID,
    I<6>:$SAXIGP0ARID,
    I<6>:$SACEFPDAWID,
    I<6>:$SACEFPDARID,
    I<60>:$STMEVENT,
    I<5>:$SAXIACPAWID,
    I<5>:$SAXIACPARID,
    I<5>:$SACEFPDCRRESP,
    I<49>:$SAXIGP6AWADDR,
    I<49>:$SAXIGP6ARADDR,
    I<49>:$SAXIGP5AWADDR,
    I<49>:$SAXIGP5ARADDR,
    I<49>:$SAXIGP4AWADDR,
    I<49>:$SAXIGP4ARADDR,
    I<49>:$SAXIGP3AWADDR,
    I<49>:$SAXIGP3ARADDR,
    I<49>:$SAXIGP2AWADDR,
    I<49>:$SAXIGP2ARADDR,
    I<49>:$SAXIGP1AWADDR,
    I<49>:$SAXIGP1ARADDR,
    I<49>:$SAXIGP0AWADDR,
    I<49>:$SAXIGP0ARADDR,
    I<44>:$SACEFPDAWADDR,
    I<44>:$SACEFPDARADDR,
    I<4>:$SAXIGP6AWQOS,
    I<4>:$SAXIGP6AWCACHE,
    I<4>:$SAXIGP6ARQOS,
    I<4>:$SAXIGP6ARCACHE,
    I<4>:$SAXIGP5AWQOS,
    I<4>:$SAXIGP5AWCACHE,
    I<4>:$SAXIGP5ARQOS,
    I<4>:$SAXIGP5ARCACHE,
    I<4>:$SAXIGP4AWQOS,
    I<4>:$SAXIGP4AWCACHE,
    I<4>:$SAXIGP4ARQOS,
    I<4>:$SAXIGP4ARCACHE,
    I<4>:$SAXIGP3AWQOS,
    I<4>:$SAXIGP3AWCACHE,
    I<4>:$SAXIGP3ARQOS,
    I<4>:$SAXIGP3ARCACHE,
    I<4>:$SAXIGP2AWQOS,
    I<4>:$SAXIGP2AWCACHE,
    I<4>:$SAXIGP2ARQOS,
    I<4>:$SAXIGP2ARCACHE,
    I<4>:$SAXIGP1AWQOS,
    I<4>:$SAXIGP1AWCACHE,
    I<4>:$SAXIGP1ARQOS,
    I<4>:$SAXIGP1ARCACHE,
    I<4>:$SAXIGP0AWQOS,
    I<4>:$SAXIGP0AWCACHE,
    I<4>:$SAXIGP0ARQOS,
    I<4>:$SAXIGP0ARCACHE,
    I<4>:$SAXIACPAWQOS,
    I<4>:$SAXIACPAWCACHE,
    I<4>:$SAXIACPARQOS,
    I<4>:$SAXIACPARCACHE,
    I<4>:$SACEFPDAWREGION,
    I<4>:$SACEFPDAWQOS,
    I<4>:$SACEFPDAWCACHE,
    I<4>:$SACEFPDARSNOOP,
    I<4>:$SACEFPDARREGION,
    I<4>:$SACEFPDARQOS,
    I<4>:$SACEFPDARCACHE,
    I<4>:$PMUERRORFROMPL,
    I<4>:$PLPSTRIGGER,
    I<4>:$PLPSTRIGACK,
    I<4>:$PLPSAPUGICIRQ,
    I<4>:$PLPSAPUGICFIQ,
    I<4>:$PLFPGASTOP,
    I<40>:$SAXIACPAWADDR,
    I<40>:$SAXIACPARADDR,
    I<36>:$DPLIVEVIDEOINPIXEL1,
    I<36>:$DPLIVEGFXPIXEL1IN,
    I<32>:$PLPMUGPI,
    I<32>:$FTMGPI,
    I<32>:$DPSAXISAUDIOTDATA,
    I<3>:$SAXIGP6AWSIZE,
    I<3>:$SAXIGP6AWPROT,
    I<3>:$SAXIGP6ARSIZE,
    I<3>:$SAXIGP6ARPROT,
    I<3>:$SAXIGP5AWSIZE,
    I<3>:$SAXIGP5AWPROT,
    I<3>:$SAXIGP5ARSIZE,
    I<3>:$SAXIGP5ARPROT,
    I<3>:$SAXIGP4AWSIZE,
    I<3>:$SAXIGP4AWPROT,
    I<3>:$SAXIGP4ARSIZE,
    I<3>:$SAXIGP4ARPROT,
    I<3>:$SAXIGP3AWSIZE,
    I<3>:$SAXIGP3AWPROT,
    I<3>:$SAXIGP3ARSIZE,
    I<3>:$SAXIGP3ARPROT,
    I<3>:$SAXIGP2AWSIZE,
    I<3>:$SAXIGP2AWPROT,
    I<3>:$SAXIGP2ARSIZE,
    I<3>:$SAXIGP2ARPROT,
    I<3>:$SAXIGP1AWSIZE,
    I<3>:$SAXIGP1AWPROT,
    I<3>:$SAXIGP1ARSIZE,
    I<3>:$SAXIGP1ARPROT,
    I<3>:$SAXIGP0AWSIZE,
    I<3>:$SAXIGP0AWPROT,
    I<3>:$SAXIGP0ARSIZE,
    I<3>:$SAXIGP0ARPROT,
    I<3>:$SAXIACPAWSIZE,
    I<3>:$SAXIACPAWPROT,
    I<3>:$SAXIACPARSIZE,
    I<3>:$SAXIACPARPROT,
    I<3>:$SACEFPDAWSNOOP,
    I<3>:$SACEFPDAWSIZE,
    I<3>:$SACEFPDAWPROT,
    I<3>:$SACEFPDARSIZE,
    I<3>:$SACEFPDARPROT,
    I<3>:$PLLAUXREFCLKFPD,
    I<3>:$EMIOTTC3CLKI,
    I<3>:$EMIOTTC2CLKI,
    I<3>:$EMIOTTC1CLKI,
    I<3>:$EMIOTTC0CLKI,
    I<2>:$SAXIGP6AWBURST,
    I<2>:$SAXIGP6ARBURST,
    I<2>:$SAXIGP5AWBURST,
    I<2>:$SAXIGP5ARBURST,
    I<2>:$SAXIGP4AWBURST,
    I<2>:$SAXIGP4ARBURST,
    I<2>:$SAXIGP3AWBURST,
    I<2>:$SAXIGP3ARBURST,
    I<2>:$SAXIGP2AWBURST,
    I<2>:$SAXIGP2ARBURST,
    I<2>:$SAXIGP1AWBURST,
    I<2>:$SAXIGP1ARBURST,
    I<2>:$SAXIGP0AWBURST,
    I<2>:$SAXIGP0ARBURST,
    I<2>:$SAXIACPAWUSER,
    I<2>:$SAXIACPAWBURST,
    I<2>:$SAXIACPARUSER,
    I<2>:$SAXIACPARBURST,
    I<2>:$SACEFPDAWDOMAIN,
    I<2>:$SACEFPDAWBURST,
    I<2>:$SACEFPDAWBAR,
    I<2>:$SACEFPDARDOMAIN,
    I<2>:$SACEFPDARBURST,
    I<2>:$SACEFPDARBAR,
    I<2>:$PLLAUXREFCLKLPD,
    I<2>:$MAXIGP2RRESP,
    I<2>:$MAXIGP2BRESP,
    I<2>:$MAXIGP1RRESP,
    I<2>:$MAXIGP1BRESP,
    I<2>:$MAXIGP0RRESP,
    I<2>:$MAXIGP0BRESP,
    I<2>:$EMIOGEM3TSUINCCTRL,
    I<2>:$EMIOGEM2TSUINCCTRL,
    I<2>:$EMIOGEM1TSUINCCTRL,
    I<2>:$EMIOGEM0TSUINCCTRL,
    I<16>:$SAXIGP6WSTRB,
    I<16>:$SAXIGP5WSTRB,
    I<16>:$SAXIGP4WSTRB,
    I<16>:$SAXIGP3WSTRB,
    I<16>:$SAXIGP2WSTRB,
    I<16>:$SAXIGP1WSTRB,
    I<16>:$SAXIGP0WSTRB,
    I<16>:$SAXIACPWSTRB,
    I<16>:$SACEFPDWSTRB,
    I<16>:$SACEFPDAWUSER,
    I<16>:$SACEFPDARUSER,
    I<16>:$MAXIGP2RID,
    I<16>:$MAXIGP2BID,
    I<16>:$MAXIGP1RID,
    I<16>:$MAXIGP1BID,
    I<16>:$MAXIGP0RID,
    I<16>:$MAXIGP0BID,
    I<128>:$SAXIGP6WDATA,
    I<128>:$SAXIGP5WDATA,
    I<128>:$SAXIGP4WDATA,
    I<128>:$SAXIGP3WDATA,
    I<128>:$SAXIGP2WDATA,
    I<128>:$SAXIGP1WDATA,
    I<128>:$SAXIGP0WDATA,
    I<128>:$SAXIACPWDATA,
    I<128>:$SACEFPDWDATA,
    I<128>:$SACEFPDCDDATA,
    I<128>:$MAXIGP2RDATA,
    I<128>:$MAXIGP1RDATA,
    I<128>:$MAXIGP0RDATA,
    I<1>:$SAXIGP6WVALID,
    I<1>:$SAXIGP6WLAST,
    I<1>:$SAXIGP6WCLK,
    I<1>:$SAXIGP6RREADY,
    I<1>:$SAXIGP6RCLK,
    I<1>:$SAXIGP6BREADY,
    I<1>:$SAXIGP6AWVALID,
    I<1>:$SAXIGP6AWUSER,
    I<1>:$SAXIGP6AWLOCK,
    I<1>:$SAXIGP6ARVALID,
    I<1>:$SAXIGP6ARUSER,
    I<1>:$SAXIGP6ARLOCK,
    I<1>:$SAXIGP5WVALID,
    I<1>:$SAXIGP5WLAST,
    I<1>:$SAXIGP5WCLK,
    I<1>:$SAXIGP5RREADY,
    I<1>:$SAXIGP5RCLK,
    I<1>:$SAXIGP5BREADY,
    I<1>:$SAXIGP5AWVALID,
    I<1>:$SAXIGP5AWUSER,
    I<1>:$SAXIGP5AWLOCK,
    I<1>:$SAXIGP5ARVALID,
    I<1>:$SAXIGP5ARUSER,
    I<1>:$SAXIGP5ARLOCK,
    I<1>:$SAXIGP4WVALID,
    I<1>:$SAXIGP4WLAST,
    I<1>:$SAXIGP4WCLK,
    I<1>:$SAXIGP4RREADY,
    I<1>:$SAXIGP4RCLK,
    I<1>:$SAXIGP4BREADY,
    I<1>:$SAXIGP4AWVALID,
    I<1>:$SAXIGP4AWUSER,
    I<1>:$SAXIGP4AWLOCK,
    I<1>:$SAXIGP4ARVALID,
    I<1>:$SAXIGP4ARUSER,
    I<1>:$SAXIGP4ARLOCK,
    I<1>:$SAXIGP3WVALID,
    I<1>:$SAXIGP3WLAST,
    I<1>:$SAXIGP3WCLK,
    I<1>:$SAXIGP3RREADY,
    I<1>:$SAXIGP3RCLK,
    I<1>:$SAXIGP3BREADY,
    I<1>:$SAXIGP3AWVALID,
    I<1>:$SAXIGP3AWUSER,
    I<1>:$SAXIGP3AWLOCK,
    I<1>:$SAXIGP3ARVALID,
    I<1>:$SAXIGP3ARUSER,
    I<1>:$SAXIGP3ARLOCK,
    I<1>:$SAXIGP2WVALID,
    I<1>:$SAXIGP2WLAST,
    I<1>:$SAXIGP2WCLK,
    I<1>:$SAXIGP2RREADY,
    I<1>:$SAXIGP2RCLK,
    I<1>:$SAXIGP2BREADY,
    I<1>:$SAXIGP2AWVALID,
    I<1>:$SAXIGP2AWUSER,
    I<1>:$SAXIGP2AWLOCK,
    I<1>:$SAXIGP2ARVALID,
    I<1>:$SAXIGP2ARUSER,
    I<1>:$SAXIGP2ARLOCK,
    I<1>:$SAXIGP1WVALID,
    I<1>:$SAXIGP1WLAST,
    I<1>:$SAXIGP1WCLK,
    I<1>:$SAXIGP1RREADY,
    I<1>:$SAXIGP1RCLK,
    I<1>:$SAXIGP1BREADY,
    I<1>:$SAXIGP1AWVALID,
    I<1>:$SAXIGP1AWUSER,
    I<1>:$SAXIGP1AWLOCK,
    I<1>:$SAXIGP1ARVALID,
    I<1>:$SAXIGP1ARUSER,
    I<1>:$SAXIGP1ARLOCK,
    I<1>:$SAXIGP0WVALID,
    I<1>:$SAXIGP0WLAST,
    I<1>:$SAXIGP0WCLK,
    I<1>:$SAXIGP0RREADY,
    I<1>:$SAXIGP0RCLK,
    I<1>:$SAXIGP0BREADY,
    I<1>:$SAXIGP0AWVALID,
    I<1>:$SAXIGP0AWUSER,
    I<1>:$SAXIGP0AWLOCK,
    I<1>:$SAXIGP0ARVALID,
    I<1>:$SAXIGP0ARUSER,
    I<1>:$SAXIGP0ARLOCK,
    I<1>:$SAXIACPWVALID,
    I<1>:$SAXIACPWLAST,
    I<1>:$SAXIACPRREADY,
    I<1>:$SAXIACPBREADY,
    I<1>:$SAXIACPAWVALID,
    I<1>:$SAXIACPAWLOCK,
    I<1>:$SAXIACPARVALID,
    I<1>:$SAXIACPARLOCK,
    I<1>:$SAXIACPACLK,
    I<1>:$SACEFPDWVALID,
    I<1>:$SACEFPDWUSER,
    I<1>:$SACEFPDWLAST,
    I<1>:$SACEFPDWACK,
    I<1>:$SACEFPDRREADY,
    I<1>:$SACEFPDRACK,
    I<1>:$SACEFPDCRVALID,
    I<1>:$SACEFPDCDVALID,
    I<1>:$SACEFPDCDLAST,
    I<1>:$SACEFPDBREADY,
    I<1>:$SACEFPDAWVALID,
    I<1>:$SACEFPDAWLOCK,
    I<1>:$SACEFPDARVALID,
    I<1>:$SACEFPDARLOCK,
    I<1>:$SACEFPDACREADY,
    I<1>:$RPUEVENTI1,
    I<1>:$RPUEVENTI0,
    I<1>:$PSS_ALTO_CORE_PAD_REFP3IN,
    I<1>:$PSS_ALTO_CORE_PAD_REFP2IN,
    I<1>:$PSS_ALTO_CORE_PAD_REFP1IN,
    I<1>:$PSS_ALTO_CORE_PAD_REFP0IN,
    I<1>:$PSS_ALTO_CORE_PAD_REFN3IN,
    I<1>:$PSS_ALTO_CORE_PAD_REFN2IN,
    I<1>:$PSS_ALTO_CORE_PAD_REFN1IN,
    I<1>:$PSS_ALTO_CORE_PAD_REFN0IN,
    I<1>:$PSS_ALTO_CORE_PAD_PADI,
    I<1>:$PSS_ALTO_CORE_PAD_MGTRXP3IN,
    I<1>:$PSS_ALTO_CORE_PAD_MGTRXP2IN,
    I<1>:$PSS_ALTO_CORE_PAD_MGTRXP1IN,
    I<1>:$PSS_ALTO_CORE_PAD_MGTRXP0IN,
    I<1>:$PSS_ALTO_CORE_PAD_MGTRXN3IN,
    I<1>:$PSS_ALTO_CORE_PAD_MGTRXN2IN,
    I<1>:$PSS_ALTO_CORE_PAD_MGTRXN1IN,
    I<1>:$PSS_ALTO_CORE_PAD_MGTRXN0IN,
    I<1>:$PLPSTRACECLK,
    I<1>:$PLPSEVENTI,
    I<1>:$PLACPINACT,
    I<1>:$PLACECLK,
    I<1>:$NIRQ1LPDRPU,
    I<1>:$NIRQ0LPDRPU,
    I<1>:$NFIQ1LPDRPU,
    I<1>:$NFIQ0LPDRPU,
    I<1>:$MAXIGP2WREADY,
    I<1>:$MAXIGP2RVALID,
    I<1>:$MAXIGP2RLAST,
    I<1>:$MAXIGP2BVALID,
    I<1>:$MAXIGP2AWREADY,
    I<1>:$MAXIGP2ARREADY,
    I<1>:$MAXIGP2ACLK,
    I<1>:$MAXIGP1WREADY,
    I<1>:$MAXIGP1RVALID,
    I<1>:$MAXIGP1RLAST,
    I<1>:$MAXIGP1BVALID,
    I<1>:$MAXIGP1AWREADY,
    I<1>:$MAXIGP1ARREADY,
    I<1>:$MAXIGP1ACLK,
    I<1>:$MAXIGP0WREADY,
    I<1>:$MAXIGP0RVALID,
    I<1>:$MAXIGP0RLAST,
    I<1>:$MAXIGP0BVALID,
    I<1>:$MAXIGP0AWREADY,
    I<1>:$MAXIGP0ARREADY,
    I<1>:$MAXIGP0ACLK,
    I<1>:$FMIOGEMTSUCLKFROMPL,
    I<1>:$FMIOGEM3SIGNALDETECT,
    I<1>:$FMIOGEM3FIFOTXCLKFROMPL,
    I<1>:$FMIOGEM3FIFORXCLKFROMPL,
    I<1>:$FMIOGEM2SIGNALDETECT,
    I<1>:$FMIOGEM2FIFOTXCLKFROMPL,
    I<1>:$FMIOGEM2FIFORXCLKFROMPL,
    I<1>:$FMIOGEM1SIGNALDETECT,
    I<1>:$FMIOGEM1FIFOTXCLKFROMPL,
    I<1>:$FMIOGEM1FIFORXCLKFROMPL,
    I<1>:$FMIOGEM0SIGNALDETECT,
    I<1>:$FMIOGEM0FIFOTXCLKFROMPL,
    I<1>:$FMIOGEM0FIFORXCLKFROMPL,
    I<1>:$EMIOWDT1CLKI,
    I<1>:$EMIOWDT0CLKI,
    I<1>:$EMIOUART1RX,
    I<1>:$EMIOUART1RIN,
    I<1>:$EMIOUART1DSRN,
    I<1>:$EMIOUART1DCDN,
    I<1>:$EMIOUART1CTSN,
    I<1>:$EMIOUART0RX,
    I<1>:$EMIOUART0RIN,
    I<1>:$EMIOUART0DSRN,
    I<1>:$EMIOUART0DCDN,
    I<1>:$EMIOUART0CTSN,
    I<1>:$EMIOSPI1SSIN,
    I<1>:$EMIOSPI1SI,
    I<1>:$EMIOSPI1SCLKI,
    I<1>:$EMIOSPI1MI,
    I<1>:$EMIOSPI0SSIN,
    I<1>:$EMIOSPI0SI,
    I<1>:$EMIOSPI0SCLKI,
    I<1>:$EMIOSPI0MI,
    I<1>:$EMIOSDIO1WP,
    I<1>:$EMIOSDIO1FBCLKIN,
    I<1>:$EMIOSDIO1CMDIN,
    I<1>:$EMIOSDIO1CDN,
    I<1>:$EMIOSDIO0WP,
    I<1>:$EMIOSDIO0FBCLKIN,
    I<1>:$EMIOSDIO0CMDIN,
    I<1>:$EMIOSDIO0CDN,
    I<1>:$EMIOI2C1SDAI,
    I<1>:$EMIOI2C1SCLI,
    I<1>:$EMIOI2C0SDAI,
    I<1>:$EMIOI2C0SCLI,
    I<1>:$EMIOHUBPORTOVERCRNTUSB31,
    I<1>:$EMIOHUBPORTOVERCRNTUSB30,
    I<1>:$EMIOHUBPORTOVERCRNTUSB21,
    I<1>:$EMIOHUBPORTOVERCRNTUSB20,
    I<1>:$EMIOENETTSUCLK,
    I<1>:$EMIOENET3TXRVALID,
    I<1>:$EMIOENET3TXRUNDERFLOW,
    I<1>:$EMIOENET3TXRSOP,
    I<1>:$EMIOENET3TXRFLUSHED,
    I<1>:$EMIOENET3TXRERR,
    I<1>:$EMIOENET3TXREOP,
    I<1>:$EMIOENET3TXRDATARDY,
    I<1>:$EMIOENET3TXRCONTROL,
    I<1>:$EMIOENET3RXWOVERFLOW,
    I<1>:$EMIOENET3MDIOI,
    I<1>:$EMIOENET3GMIITXCLK,
    I<1>:$EMIOENET3GMIIRXER,
    I<1>:$EMIOENET3GMIIRXDV,
    I<1>:$EMIOENET3GMIIRXCLK,
    I<1>:$EMIOENET3GMIICRS,
    I<1>:$EMIOENET3GMIICOL,
    I<1>:$EMIOENET3EXTINTIN,
    I<1>:$EMIOENET3DMATXSTATUSTOG,
    I<1>:$EMIOENET2TXRVALID,
    I<1>:$EMIOENET2TXRUNDERFLOW,
    I<1>:$EMIOENET2TXRSOP,
    I<1>:$EMIOENET2TXRFLUSHED,
    I<1>:$EMIOENET2TXRERR,
    I<1>:$EMIOENET2TXREOP,
    I<1>:$EMIOENET2TXRDATARDY,
    I<1>:$EMIOENET2TXRCONTROL,
    I<1>:$EMIOENET2RXWOVERFLOW,
    I<1>:$EMIOENET2MDIOI,
    I<1>:$EMIOENET2GMIITXCLK,
    I<1>:$EMIOENET2GMIIRXER,
    I<1>:$EMIOENET2GMIIRXDV,
    I<1>:$EMIOENET2GMIIRXCLK,
    I<1>:$EMIOENET2GMIICRS,
    I<1>:$EMIOENET2GMIICOL,
    I<1>:$EMIOENET2EXTINTIN,
    I<1>:$EMIOENET2DMATXSTATUSTOG,
    I<1>:$EMIOENET1TXRVALID,
    I<1>:$EMIOENET1TXRUNDERFLOW,
    I<1>:$EMIOENET1TXRSOP,
    I<1>:$EMIOENET1TXRFLUSHED,
    I<1>:$EMIOENET1TXRERR,
    I<1>:$EMIOENET1TXREOP,
    I<1>:$EMIOENET1TXRDATARDY,
    I<1>:$EMIOENET1TXRCONTROL,
    I<1>:$EMIOENET1RXWOVERFLOW,
    I<1>:$EMIOENET1MDIOI,
    I<1>:$EMIOENET1GMIITXCLK,
    I<1>:$EMIOENET1GMIIRXER,
    I<1>:$EMIOENET1GMIIRXDV,
    I<1>:$EMIOENET1GMIIRXCLK,
    I<1>:$EMIOENET1GMIICRS,
    I<1>:$EMIOENET1GMIICOL,
    I<1>:$EMIOENET1EXTINTIN,
    I<1>:$EMIOENET1DMATXSTATUSTOG,
    I<1>:$EMIOENET0TXRVALID,
    I<1>:$EMIOENET0TXRUNDERFLOW,
    I<1>:$EMIOENET0TXRSOP,
    I<1>:$EMIOENET0TXRFLUSHED,
    I<1>:$EMIOENET0TXRERR,
    I<1>:$EMIOENET0TXREOP,
    I<1>:$EMIOENET0TXRDATARDY,
    I<1>:$EMIOENET0TXRCONTROL,
    I<1>:$EMIOENET0RXWOVERFLOW,
    I<1>:$EMIOENET0MDIOI,
    I<1>:$EMIOENET0GMIITXCLK,
    I<1>:$EMIOENET0GMIIRXER,
    I<1>:$EMIOENET0GMIIRXDV,
    I<1>:$EMIOENET0GMIIRXCLK,
    I<1>:$EMIOENET0GMIICRS,
    I<1>:$EMIOENET0GMIICOL,
    I<1>:$EMIOENET0EXTINTIN,
    I<1>:$EMIOENET0DMATXSTATUSTOG,
    I<1>:$EMIOCAN1PHYRX,
    I<1>:$EMIOCAN0PHYRX,
    I<1>:$DPVIDEOINCLK,
    I<1>:$DPSAXISAUDIOTVALID,
    I<1>:$DPSAXISAUDIOTID,
    I<1>:$DPSAXISAUDIOCLK,
    I<1>:$DPMAXISMIXEDAUDIOTREADY,
    I<1>:$DPLIVEVIDEOINVSYNC,
    I<1>:$DPLIVEVIDEOINHSYNC,
    I<1>:$DPLIVEVIDEOINDE,
    I<1>:$DPHOTPLUGDETECT,
    I<1>:$DPEXTERNALVSYNCEVENT,
    I<1>:$DPEXTERNALCUSTOMEVENT2,
    I<1>:$DPEXTERNALCUSTOMEVENT1,
    I<1>:$DPAUXDATAIN,
    I<1>:$DDRCREFRESHPLCLK,
    I<1>:$DDRCEXTREFRESHRANK1REQ,
    I<1>:$DDRCEXTREFRESHRANK0REQ,
    I<1>:$AIBPMUAFIFMLPDACK,
    I<1>:$AIBPMUAFIFMFPDACK,
    InOut<9>:$PSS_ALTO_CORE_PAD_DRAMDQSN,
    InOut<9>:$PSS_ALTO_CORE_PAD_DRAMDQS,
    InOut<9>:$PSS_ALTO_CORE_PAD_DRAMDM,
    InOut<78>:$PSS_ALTO_CORE_PAD_MIO,
    InOut<72>:$PSS_ALTO_CORE_PAD_DRAMDQ,
    InOut<4>:$PSS_ALTO_CORE_PAD_BOOTMODE,
    InOut<2>:$PSS_ALTO_CORE_PAD_DRAMODT,
    InOut<2>:$PSS_ALTO_CORE_PAD_DRAMCSN,
    InOut<2>:$PSS_ALTO_CORE_PAD_DRAMCKN,
    InOut<2>:$PSS_ALTO_CORE_PAD_DRAMCKE,
    InOut<2>:$PSS_ALTO_CORE_PAD_DRAMCK,
    InOut<2>:$PSS_ALTO_CORE_PAD_DRAMBG,
    InOut<2>:$PSS_ALTO_CORE_PAD_DRAMBA,
    InOut<18>:$PSS_ALTO_CORE_PAD_DRAMA,
    InOut<1>:$PSS_ALTO_CORE_PAD_ZQ,
    InOut<1>:$PSS_ALTO_CORE_PAD_SRSTB,
    InOut<1>:$PSS_ALTO_CORE_PAD_RCALIBINOUT,
    InOut<1>:$PSS_ALTO_CORE_PAD_PROGB,
    InOut<1>:$PSS_ALTO_CORE_PAD_PORB,
    InOut<1>:$PSS_ALTO_CORE_PAD_JTAGTMS,
    InOut<1>:$PSS_ALTO_CORE_PAD_JTAGTDO,
    InOut<1>:$PSS_ALTO_CORE_PAD_JTAGTDI,
    InOut<1>:$PSS_ALTO_CORE_PAD_JTAGTCK,
    InOut<1>:$PSS_ALTO_CORE_PAD_INITB,
    InOut<1>:$PSS_ALTO_CORE_PAD_ERRORSTATUS,
    InOut<1>:$PSS_ALTO_CORE_PAD_ERROROUT,
    InOut<1>:$PSS_ALTO_CORE_PAD_DRAMRAMRSTN,
    InOut<1>:$PSS_ALTO_CORE_PAD_DRAMPARITY,
    InOut<1>:$PSS_ALTO_CORE_PAD_DRAMALERTN,
    InOut<1>:$PSS_ALTO_CORE_PAD_DRAMACTN,
    InOut<1>:$PSS_ALTO_CORE_PAD_DONEB,
    InOut<1>:$PSS_ALTO_CORE_PAD_CLK

    // PS8 does not contain any parameters
  );

  let results = (outs
    I<100>:$PSPLIRQLPD,
    I<96>:$EMIOGPIOTN,
    I<96>:$EMIOGPIOO,
    I<94>:$EMIOENET0GEMTSUTIMERCNT,
    I<8>:$SAXIGP6WCOUNT,
    I<8>:$SAXIGP6RCOUNT,
    I<8>:$SAXIGP5WCOUNT,
    I<8>:$SAXIGP5RCOUNT,
    I<8>:$SAXIGP4WCOUNT,
    I<8>:$SAXIGP4RCOUNT,
    I<8>:$SAXIGP3WCOUNT,
    I<8>:$SAXIGP3RCOUNT,
    I<8>:$SAXIGP2WCOUNT,
    I<8>:$SAXIGP2RCOUNT,
    I<8>:$SAXIGP1WCOUNT,
    I<8>:$SAXIGP1RCOUNT,
    I<8>:$SAXIGP0WCOUNT,
    I<8>:$SAXIGP0RCOUNT,
    I<8>:$MAXIGP2AWLEN,
    I<8>:$MAXIGP2ARLEN,
    I<8>:$MAXIGP1AWLEN,
    I<8>:$MAXIGP1ARLEN,
    I<8>:$MAXIGP0AWLEN,
    I<8>:$MAXIGP0ARLEN,
    I<8>:$GDMA2PLTVLD,
    I<8>:$GDMA2PLCACK,
    I<8>:$EMIOSDIO1DATAOUT,
    I<8>:$EMIOSDIO1DATAENA,
    I<8>:$EMIOSDIO0DATAOUT,
    I<8>:$EMIOSDIO0DATAENA,
    I<8>:$EMIOENET3RXWDATA,
    I<8>:$EMIOENET3GMIITXD,
    I<8>:$EMIOENET2RXWDATA,
    I<8>:$EMIOENET2GMIITXD,
    I<8>:$EMIOENET1RXWDATA,
    I<8>:$EMIOENET1GMIITXD,
    I<8>:$EMIOENET0RXWDATA,
    I<8>:$EMIOENET0GMIITXD,
    I<8>:$ADMA2PLTVLD,
    I<8>:$ADMA2PLCACK,
    I<64>:$PSPLIRQFPD,
    I<6>:$SAXIGP6RID,
    I<6>:$SAXIGP6BID,
    I<6>:$SAXIGP5RID,
    I<6>:$SAXIGP5BID,
    I<6>:$SAXIGP4RID,
    I<6>:$SAXIGP4BID,
    I<6>:$SAXIGP3RID,
    I<6>:$SAXIGP3BID,
    I<6>:$SAXIGP2RID,
    I<6>:$SAXIGP2BID,
    I<6>:$SAXIGP1RID,
    I<6>:$SAXIGP1BID,
    I<6>:$SAXIGP0RID,
    I<6>:$SAXIGP0BID,
    I<6>:$SACEFPDRID,
    I<6>:$SACEFPDBID,
    I<5>:$SAXIACPRID,
    I<5>:$SAXIACPBID,
    I<47>:$PMUERRORTOPL,
    I<45>:$EMIOENET3RXWSTATUS,
    I<45>:$EMIOENET2RXWSTATUS,
    I<45>:$EMIOENET1RXWSTATUS,
    I<45>:$EMIOENET0RXWSTATUS,
    I<44>:$SACEFPDACADDR,
    I<4>:$SAXIGP6WACOUNT,
    I<4>:$SAXIGP6RACOUNT,
    I<4>:$SAXIGP5WACOUNT,
    I<4>:$SAXIGP5RACOUNT,
    I<4>:$SAXIGP4WACOUNT,
    I<4>:$SAXIGP4RACOUNT,
    I<4>:$SAXIGP3WACOUNT,
    I<4>:$SAXIGP3RACOUNT,
    I<4>:$SAXIGP2WACOUNT,
    I<4>:$SAXIGP2RACOUNT,
    I<4>:$SAXIGP1WACOUNT,
    I<4>:$SAXIGP1RACOUNT,
    I<4>:$SAXIGP0WACOUNT,
    I<4>:$SAXIGP0RACOUNT,
    I<4>:$SACEFPDRRESP,
    I<4>:$SACEFPDACSNOOP,
    I<4>:$PSPLTRIGGER,
    I<4>:$PSPLTRIGACK,
    I<4>:$PSPLSTANDBYWFI,
    I<4>:$PSPLSTANDBYWFE,
    I<4>:$PLCLK,
    I<4>:$MAXIGP2AWQOS,
    I<4>:$MAXIGP2AWCACHE,
    I<4>:$MAXIGP2ARQOS,
    I<4>:$MAXIGP2ARCACHE,
    I<4>:$MAXIGP1AWQOS,
    I<4>:$MAXIGP1AWCACHE,
    I<4>:$MAXIGP1ARQOS,
    I<4>:$MAXIGP1ARCACHE,
    I<4>:$MAXIGP0AWQOS,
    I<4>:$MAXIGP0AWCACHE,
    I<4>:$MAXIGP0ARQOS,
    I<4>:$MAXIGP0ARCACHE,
    I<4>:$EMIOENET3TXRSTATUS,
    I<4>:$EMIOENET2TXRSTATUS,
    I<4>:$EMIOENET1TXRSTATUS,
    I<4>:$EMIOENET0TXRSTATUS,
    I<40>:$MAXIGP2AWADDR,
    I<40>:$MAXIGP2ARADDR,
    I<40>:$MAXIGP1AWADDR,
    I<40>:$MAXIGP1ARADDR,
    I<40>:$MAXIGP0AWADDR,
    I<40>:$MAXIGP0ARADDR,
    I<36>:$DPVIDEOOUTPIXEL1,
    I<32>:$PSPLTRACEDATA,
    I<32>:$PMUPLGPO,
    I<32>:$FTMGPO,
    I<32>:$DPMAXISMIXEDAUDIOTDATA,
    I<3>:$SACEFPDACPROT,
    I<3>:$MAXIGP2AWSIZE,
    I<3>:$MAXIGP2AWPROT,
    I<3>:$MAXIGP2ARSIZE,
    I<3>:$MAXIGP2ARPROT,
    I<3>:$MAXIGP1AWSIZE,
    I<3>:$MAXIGP1AWPROT,
    I<3>:$MAXIGP1ARSIZE,
    I<3>:$MAXIGP1ARPROT,
    I<3>:$MAXIGP0AWSIZE,
    I<3>:$MAXIGP0AWPROT,
    I<3>:$MAXIGP0ARSIZE,
    I<3>:$MAXIGP0ARPROT,
    I<3>:$EMIOTTC3WAVEO,
    I<3>:$EMIOTTC2WAVEO,
    I<3>:$EMIOTTC1WAVEO,
    I<3>:$EMIOTTC0WAVEO,
    I<3>:$EMIOSPI1SSON,
    I<3>:$EMIOSPI0SSON,
    I<3>:$EMIOSDIO1BUSVOLT,
    I<3>:$EMIOSDIO0BUSVOLT,
    I<3>:$EMIOENET3SPEEDMODE,
    I<3>:$EMIOENET2SPEEDMODE,
    I<3>:$EMIOENET1SPEEDMODE,
    I<3>:$EMIOENET0SPEEDMODE,
    I<2>:$SAXIGP6RRESP,
    I<2>:$SAXIGP6BRESP,
    I<2>:$SAXIGP5RRESP,
    I<2>:$SAXIGP5BRESP,
    I<2>:$SAXIGP4RRESP,
    I<2>:$SAXIGP4BRESP,
    I<2>:$SAXIGP3RRESP,
    I<2>:$SAXIGP3BRESP,
    I<2>:$SAXIGP2RRESP,
    I<2>:$SAXIGP2BRESP,
    I<2>:$SAXIGP1RRESP,
    I<2>:$SAXIGP1BRESP,
    I<2>:$SAXIGP0RRESP,
    I<2>:$SAXIGP0BRESP,
    I<2>:$SAXIACPRRESP,
    I<2>:$SAXIACPBRESP,
    I<2>:$SACEFPDBRESP,
    I<2>:$MAXIGP2AWBURST,
    I<2>:$MAXIGP2ARBURST,
    I<2>:$MAXIGP1AWBURST,
    I<2>:$MAXIGP1ARBURST,
    I<2>:$MAXIGP0AWBURST,
    I<2>:$MAXIGP0ARBURST,
    I<2>:$EMIOENET3DMABUSWIDTH,
    I<2>:$EMIOENET2DMABUSWIDTH,
    I<2>:$EMIOENET1DMABUSWIDTH,
    I<2>:$EMIOENET0DMABUSWIDTH,
    I<16>:$MAXIGP2WSTRB,
    I<16>:$MAXIGP2AWUSER,
    I<16>:$MAXIGP2AWID,
    I<16>:$MAXIGP2ARUSER,
    I<16>:$MAXIGP2ARID,
    I<16>:$MAXIGP1WSTRB,
    I<16>:$MAXIGP1AWUSER,
    I<16>:$MAXIGP1AWID,
    I<16>:$MAXIGP1ARUSER,
    I<16>:$MAXIGP1ARID,
    I<16>:$MAXIGP0WSTRB,
    I<16>:$MAXIGP0AWUSER,
    I<16>:$MAXIGP0AWID,
    I<16>:$MAXIGP0ARUSER,
    I<16>:$MAXIGP0ARID,
    I<128>:$SAXIGP6RDATA,
    I<128>:$SAXIGP5RDATA,
    I<128>:$SAXIGP4RDATA,
    I<128>:$SAXIGP3RDATA,
    I<128>:$SAXIGP2RDATA,
    I<128>:$SAXIGP1RDATA,
    I<128>:$SAXIGP0RDATA,
    I<128>:$SAXIACPRDATA,
    I<128>:$SACEFPDRDATA,
    I<128>:$MAXIGP2WDATA,
    I<128>:$MAXIGP1WDATA,
    I<128>:$MAXIGP0WDATA,
    I<1>:$SAXIGP6WREADY,
    I<1>:$SAXIGP6RVALID,
    I<1>:$SAXIGP6RLAST,
    I<1>:$SAXIGP6BVALID,
    I<1>:$SAXIGP6AWREADY,
    I<1>:$SAXIGP6ARREADY,
    I<1>:$SAXIGP5WREADY,
    I<1>:$SAXIGP5RVALID,
    I<1>:$SAXIGP5RLAST,
    I<1>:$SAXIGP5BVALID,
    I<1>:$SAXIGP5AWREADY,
    I<1>:$SAXIGP5ARREADY,
    I<1>:$SAXIGP4WREADY,
    I<1>:$SAXIGP4RVALID,
    I<1>:$SAXIGP4RLAST,
    I<1>:$SAXIGP4BVALID,
    I<1>:$SAXIGP4AWREADY,
    I<1>:$SAXIGP4ARREADY,
    I<1>:$SAXIGP3WREADY,
    I<1>:$SAXIGP3RVALID,
    I<1>:$SAXIGP3RLAST,
    I<1>:$SAXIGP3BVALID,
    I<1>:$SAXIGP3AWREADY,
    I<1>:$SAXIGP3ARREADY,
    I<1>:$SAXIGP2WREADY,
    I<1>:$SAXIGP2RVALID,
    I<1>:$SAXIGP2RLAST,
    I<1>:$SAXIGP2BVALID,
    I<1>:$SAXIGP2AWREADY,
    I<1>:$SAXIGP2ARREADY,
    I<1>:$SAXIGP1WREADY,
    I<1>:$SAXIGP1RVALID,
    I<1>:$SAXIGP1RLAST,
    I<1>:$SAXIGP1BVALID,
    I<1>:$SAXIGP1AWREADY,
    I<1>:$SAXIGP1ARREADY,
    I<1>:$SAXIGP0WREADY,
    I<1>:$SAXIGP0RVALID,
    I<1>:$SAXIGP0RLAST,
    I<1>:$SAXIGP0BVALID,
    I<1>:$SAXIGP0AWREADY,
    I<1>:$SAXIGP0ARREADY,
    I<1>:$SAXIACPWREADY,
    I<1>:$SAXIACPRVALID,
    I<1>:$SAXIACPRLAST,
    I<1>:$SAXIACPBVALID,
    I<1>:$SAXIACPAWREADY,
    I<1>:$SAXIACPARREADY,
    I<1>:$SACEFPDWREADY,
    I<1>:$SACEFPDRVALID,
    I<1>:$SACEFPDRUSER,
    I<1>:$SACEFPDRLAST,
    I<1>:$SACEFPDCRREADY,
    I<1>:$SACEFPDCDREADY,
    I<1>:$SACEFPDBVALID,
    I<1>:$SACEFPDBUSER,
    I<1>:$SACEFPDAWREADY,
    I<1>:$SACEFPDARREADY,
    I<1>:$SACEFPDACVALID,
    I<1>:$RPUEVENTO1,
    I<1>:$RPUEVENTO0,
    I<1>:$PSS_ALTO_CORE_PAD_PADO,
    I<1>:$PSS_ALTO_CORE_PAD_MGTTXP3OUT,
    I<1>:$PSS_ALTO_CORE_PAD_MGTTXP2OUT,
    I<1>:$PSS_ALTO_CORE_PAD_MGTTXP1OUT,
    I<1>:$PSS_ALTO_CORE_PAD_MGTTXP0OUT,
    I<1>:$PSS_ALTO_CORE_PAD_MGTTXN3OUT,
    I<1>:$PSS_ALTO_CORE_PAD_MGTTXN2OUT,
    I<1>:$PSS_ALTO_CORE_PAD_MGTTXN1OUT,
    I<1>:$PSS_ALTO_CORE_PAD_MGTTXN0OUT,
    I<1>:$PSPLTRACECTL,
    I<1>:$PSPLEVENTO,
    I<1>:$PMUAIBAFIFMLPDREQ,
    I<1>:$PMUAIBAFIFMFPDREQ,
    I<1>:$OSCRTCCLK,
    I<1>:$MAXIGP2WVALID,
    I<1>:$MAXIGP2WLAST,
    I<1>:$MAXIGP2RREADY,
    I<1>:$MAXIGP2BREADY,
    I<1>:$MAXIGP2AWVALID,
    I<1>:$MAXIGP2AWLOCK,
    I<1>:$MAXIGP2ARVALID,
    I<1>:$MAXIGP2ARLOCK,
    I<1>:$MAXIGP1WVALID,
    I<1>:$MAXIGP1WLAST,
    I<1>:$MAXIGP1RREADY,
    I<1>:$MAXIGP1BREADY,
    I<1>:$MAXIGP1AWVALID,
    I<1>:$MAXIGP1AWLOCK,
    I<1>:$MAXIGP1ARVALID,
    I<1>:$MAXIGP1ARLOCK,
    I<1>:$MAXIGP0WVALID,
    I<1>:$MAXIGP0WLAST,
    I<1>:$MAXIGP0RREADY,
    I<1>:$MAXIGP0BREADY,
    I<1>:$MAXIGP0AWVALID,
    I<1>:$MAXIGP0AWLOCK,
    I<1>:$MAXIGP0ARVALID,
    I<1>:$MAXIGP0ARLOCK,
    I<1>:$FMIOGEMTSUCLKTOPLBUFG,
    I<1>:$FMIOGEM3FIFOTXCLKTOPLBUFG,
    I<1>:$FMIOGEM3FIFORXCLKTOPLBUFG,
    I<1>:$FMIOGEM2FIFOTXCLKTOPLBUFG,
    I<1>:$FMIOGEM2FIFORXCLKTOPLBUFG,
    I<1>:$FMIOGEM1FIFOTXCLKTOPLBUFG,
    I<1>:$FMIOGEM1FIFORXCLKTOPLBUFG,
    I<1>:$FMIOGEM0FIFOTXCLKTOPLBUFG,
    I<1>:$FMIOGEM0FIFORXCLKTOPLBUFG,
    I<1>:$EMIOWDT1RSTO,
    I<1>:$EMIOWDT0RSTO,
    I<1>:$EMIOUART1TX,
    I<1>:$EMIOUART1RTSN,
    I<1>:$EMIOUART1DTRN,
    I<1>:$EMIOUART0TX,
    I<1>:$EMIOUART0RTSN,
    I<1>:$EMIOUART0DTRN,
    I<1>:$EMIOU3DSPORTVBUSCTRLUSB31,
    I<1>:$EMIOU3DSPORTVBUSCTRLUSB30,
    I<1>:$EMIOU2DSPORTVBUSCTRLUSB31,
    I<1>:$EMIOU2DSPORTVBUSCTRLUSB30,
    I<1>:$EMIOSPI1STN,
    I<1>:$EMIOSPI1SSNTN,
    I<1>:$EMIOSPI1SO,
    I<1>:$EMIOSPI1SCLKTN,
    I<1>:$EMIOSPI1SCLKO,
    I<1>:$EMIOSPI1MOTN,
    I<1>:$EMIOSPI1MO,
    I<1>:$EMIOSPI0STN,
    I<1>:$EMIOSPI0SSNTN,
    I<1>:$EMIOSPI0SO,
    I<1>:$EMIOSPI0SCLKTN,
    I<1>:$EMIOSPI0SCLKO,
    I<1>:$EMIOSPI0MOTN,
    I<1>:$EMIOSPI0MO,
    I<1>:$EMIOSDIO1LEDCONTROL,
    I<1>:$EMIOSDIO1CMDOUT,
    I<1>:$EMIOSDIO1CMDENA,
    I<1>:$EMIOSDIO1CLKOUT,
    I<1>:$EMIOSDIO1BUSPOWER,
    I<1>:$EMIOSDIO0LEDCONTROL,
    I<1>:$EMIOSDIO0CMDOUT,
    I<1>:$EMIOSDIO0CMDENA,
    I<1>:$EMIOSDIO0CLKOUT,
    I<1>:$EMIOSDIO0BUSPOWER,
    I<1>:$EMIOI2C1SDATN,
    I<1>:$EMIOI2C1SDAO,
    I<1>:$EMIOI2C1SCLTN,
    I<1>:$EMIOI2C1SCLO,
    I<1>:$EMIOI2C0SDATN,
    I<1>:$EMIOI2C0SDAO,
    I<1>:$EMIOI2C0SCLTN,
    I<1>:$EMIOI2C0SCLO,
    I<1>:$EMIOGEM3TXSOF,
    I<1>:$EMIOGEM3TXRFIXEDLAT,
    I<1>:$EMIOGEM3TSUTIMERCMPVAL,
    I<1>:$EMIOGEM3SYNCFRAMETX,
    I<1>:$EMIOGEM3SYNCFRAMERX,
    I<1>:$EMIOGEM3RXSOF,
    I<1>:$EMIOGEM3PDELAYRESPTX,
    I<1>:$EMIOGEM3PDELAYRESPRX,
    I<1>:$EMIOGEM3PDELAYREQTX,
    I<1>:$EMIOGEM3PDELAYREQRX,
    I<1>:$EMIOGEM3DELAYREQTX,
    I<1>:$EMIOGEM3DELAYREQRX,
    I<1>:$EMIOGEM2TXSOF,
    I<1>:$EMIOGEM2TXRFIXEDLAT,
    I<1>:$EMIOGEM2TSUTIMERCMPVAL,
    I<1>:$EMIOGEM2SYNCFRAMETX,
    I<1>:$EMIOGEM2SYNCFRAMERX,
    I<1>:$EMIOGEM2RXSOF,
    I<1>:$EMIOGEM2PDELAYRESPTX,
    I<1>:$EMIOGEM2PDELAYRESPRX,
    I<1>:$EMIOGEM2PDELAYREQTX,
    I<1>:$EMIOGEM2PDELAYREQRX,
    I<1>:$EMIOGEM2DELAYREQTX,
    I<1>:$EMIOGEM2DELAYREQRX,
    I<1>:$EMIOGEM1TXSOF,
    I<1>:$EMIOGEM1TXRFIXEDLAT,
    I<1>:$EMIOGEM1TSUTIMERCMPVAL,
    I<1>:$EMIOGEM1SYNCFRAMETX,
    I<1>:$EMIOGEM1SYNCFRAMERX,
    I<1>:$EMIOGEM1RXSOF,
    I<1>:$EMIOGEM1PDELAYRESPTX,
    I<1>:$EMIOGEM1PDELAYRESPRX,
    I<1>:$EMIOGEM1PDELAYREQTX,
    I<1>:$EMIOGEM1PDELAYREQRX,
    I<1>:$EMIOGEM1DELAYREQTX,
    I<1>:$EMIOGEM1DELAYREQRX,
    I<1>:$EMIOGEM0TXSOF,
    I<1>:$EMIOGEM0TXRFIXEDLAT,
    I<1>:$EMIOGEM0TSUTIMERCMPVAL,
    I<1>:$EMIOGEM0SYNCFRAMETX,
    I<1>:$EMIOGEM0SYNCFRAMERX,
    I<1>:$EMIOGEM0RXSOF,
    I<1>:$EMIOGEM0PDELAYRESPTX,
    I<1>:$EMIOGEM0PDELAYRESPRX,
    I<1>:$EMIOGEM0PDELAYREQTX,
    I<1>:$EMIOGEM0PDELAYREQRX,
    I<1>:$EMIOGEM0DELAYREQTX,
    I<1>:$EMIOGEM0DELAYREQRX,
    I<1>:$EMIOENET3TXRRD,
    I<1>:$EMIOENET3RXWWR,
    I<1>:$EMIOENET3RXWSOP,
    I<1>:$EMIOENET3RXWFLUSH,
    I<1>:$EMIOENET3RXWERR,
    I<1>:$EMIOENET3RXWEOP,
    I<1>:$EMIOENET3MDIOTN,
    I<1>:$EMIOENET3MDIOO,
    I<1>:$EMIOENET3MDIOMDC,
    I<1>:$EMIOENET3GMIITXER,
    I<1>:$EMIOENET3GMIITXEN,
    I<1>:$EMIOENET3DMATXENDTOG,
    I<1>:$EMIOENET2TXRRD,
    I<1>:$EMIOENET2RXWWR,
    I<1>:$EMIOENET2RXWSOP,
    I<1>:$EMIOENET2RXWFLUSH,
    I<1>:$EMIOENET2RXWERR,
    I<1>:$EMIOENET2RXWEOP,
    I<1>:$EMIOENET2MDIOTN,
    I<1>:$EMIOENET2MDIOO,
    I<1>:$EMIOENET2MDIOMDC,
    I<1>:$EMIOENET2GMIITXER,
    I<1>:$EMIOENET2GMIITXEN,
    I<1>:$EMIOENET2DMATXENDTOG,
    I<1>:$EMIOENET1TXRRD,
    I<1>:$EMIOENET1RXWWR,
    I<1>:$EMIOENET1RXWSOP,
    I<1>:$EMIOENET1RXWFLUSH,
    I<1>:$EMIOENET1RXWERR,
    I<1>:$EMIOENET1RXWEOP,
    I<1>:$EMIOENET1MDIOTN,
    I<1>:$EMIOENET1MDIOO,
    I<1>:$EMIOENET1MDIOMDC,
    I<1>:$EMIOENET1GMIITXER,
    I<1>:$EMIOENET1GMIITXEN,
    I<1>:$EMIOENET1DMATXENDTOG,
    I<1>:$EMIOENET0TXRRD,
    I<1>:$EMIOENET0RXWWR,
    I<1>:$EMIOENET0RXWSOP,
    I<1>:$EMIOENET0RXWFLUSH,
    I<1>:$EMIOENET0RXWERR,
    I<1>:$EMIOENET0RXWEOP,
    I<1>:$EMIOENET0MDIOTN,
    I<1>:$EMIOENET0MDIOO,
    I<1>:$EMIOENET0MDIOMDC,
    I<1>:$EMIOENET0GMIITXER,
    I<1>:$EMIOENET0GMIITXEN,
    I<1>:$EMIOENET0DMATXENDTOG,
    I<1>:$EMIOCAN1PHYTX,
    I<1>:$EMIOCAN0PHYTX,
    I<1>:$DPVIDEOREFCLK,
    I<1>:$DPVIDEOOUTVSYNC,
    I<1>:$DPVIDEOOUTHSYNC,
    I<1>:$DPSAXISAUDIOTREADY,
    I<1>:$DPMAXISMIXEDAUDIOTVALID,
    I<1>:$DPMAXISMIXEDAUDIOTID,
    I<1>:$DPLIVEVIDEODEOUT,
    I<1>:$DPAUXDATAOUT,
    I<1>:$DPAUXDATAOEN,
    I<1>:$DPAUDIOREFCLK
  );
}

def PS9 : XilinxPrimitiveOp<"PS9", []> {
  let summary = "PS9 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$SAXIGP0AWUSER,
    I<10>:$SAXIGP0ARUSER,
    I<10>:$PLPSSMMUWSMID,
    I<10>:$PLPSSMMURSMID,
    I<8>:$SAXIGP4AWLEN,
    I<8>:$SAXIGP4ARLEN,
    I<8>:$SAXIGP2AWLEN,
    I<8>:$SAXIGP2ARLEN,
    I<8>:$SAXIGP0AWLEN,
    I<8>:$SAXIGP0ARLEN,
    I<8>:$SAXIACPAWLEN,
    I<8>:$SAXIACPARLEN,
    I<8>:$SACEFPDAWLEN,
    I<8>:$SACEFPDARLEN,
    I<8>:$PMCPLIRQ,
    I<8>:$PLPSSMMUCOMPWRID,
    I<8>:$PLPSSMMUCOMPRDID,
    I<8>:$PLPSSMMUAWID,
    I<8>:$PLPSSMMUARID,
    I<8>:$PLPSIRQ1,
    I<8>:$PLPSIRQ0,
    I<8>:$PLHSDPINGRESSTKEEP,
    I<8>:$PL2ADMATACK,
    I<8>:$PL2ADMACVLD,
    I<8>:$IFPSCPMQUAD3XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD2XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD1XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFPSCPMQUAD0XPIPERXMARGINRESPAYLOAD,
    I<8>:$IFNOCPSPCIAXI0AWLEN,
    I<8>:$IFNOCPSPCIAXI0ARLEN,
    I<8>:$IFNOCPSNCIAXI1AWLEN,
    I<8>:$IFNOCPSNCIAXI1ARLEN,
    I<8>:$IFNOCPSNCIAXI0AWLEN,
    I<8>:$IFNOCPSNCIAXI0ARLEN,
    I<8>:$IFNOCPSCCIAXI1AWLEN,
    I<8>:$IFNOCPSCCIAXI1ARLEN,
    I<8>:$IFNOCPSCCIAXI0AWLEN,
    I<8>:$IFNOCPSCCIAXI0ARLEN,
    I<8>:$IFNOCPMCAXI0AWLEN,
    I<8>:$IFNOCPMCAXI0ARLEN,
    I<8>:$IFCPMPSAXI1AWLEN,
    I<8>:$IFCPMPSAXI1ARLEN,
    I<8>:$IFCPMPSAXI0AWLEN,
    I<8>:$IFCPMPSAXI0ARLEN,
    I<8>:$FMIOSD1SDIFDATIN,
    I<8>:$FMIOSD0SDIFDATIN,
    I<8>:$EMIOENET1TXRDATA,
    I<8>:$EMIOENET1GMIIRXD,
    I<8>:$EMIOENET0TXRDATA,
    I<8>:$EMIOENET0GMIIRXD,
    I<8>:$ADMAFCICLK,
    I<7>:$PLPSATID,
    I<64>:$PLHSDPINGRESSTDATA,
    I<64>:$IFNOCPSPCIAXI0AWADDR,
    I<64>:$IFNOCPSPCIAXI0ARADDR,
    I<64>:$IFNOCPSNCIAXI1AWADDR,
    I<64>:$IFNOCPSNCIAXI1ARADDR,
    I<64>:$IFNOCPSNCIAXI0AWADDR,
    I<64>:$IFNOCPSNCIAXI0ARADDR,
    I<64>:$IFNOCPSCCIAXI1AWADDR,
    I<64>:$IFNOCPSCCIAXI1ARADDR,
    I<64>:$IFNOCPSCCIAXI0AWADDR,
    I<64>:$IFNOCPSCCIAXI0ARADDR,
    I<64>:$IFNOCPMCAXI0AWADDR,
    I<64>:$IFNOCPMCAXI0ARADDR,
    I<64>:$IFCPMPSAXI1AWADDR,
    I<64>:$IFCPMPSAXI1ARADDR,
    I<64>:$IFCPMPSAXI0AWADDR,
    I<64>:$IFCPMPSAXI0ARADDR,
    I<64>:$FMIOGPIOIN,
    I<6>:$SAXIGP4AWID,
    I<6>:$SAXIGP4ARID,
    I<6>:$SAXIGP2AWID,
    I<6>:$SAXIGP2ARID,
    I<6>:$SAXIGP0AWID,
    I<6>:$SAXIGP0ARID,
    I<6>:$SACEFPDAWID,
    I<6>:$SACEFPDARID,
    I<6>:$IFPSCPMCFGAXIRUSER,
    I<60>:$STMEVENT,
    I<52>:$FMIOLPDPMCEMIOOUT,
    I<52>:$FMIOLPDPMCEMIOOE,
    I<5>:$SAXIACPAWID,
    I<5>:$SAXIACPARID,
    I<5>:$SACEFPDCRRESP,
    I<49>:$SAXIGP4AWADDR,
    I<49>:$SAXIGP4ARADDR,
    I<49>:$SAXIGP2AWADDR,
    I<49>:$SAXIGP2ARADDR,
    I<49>:$SAXIGP0AWADDR,
    I<49>:$SAXIGP0ARADDR,
    I<49>:$PLPSSMMUAWADDR,
    I<49>:$PLPSSMMUARADDR,
    I<44>:$SAXIACPAWADDR,
    I<44>:$SAXIACPARADDR,
    I<44>:$SACEFPDAWADDR,
    I<44>:$SACEFPDARADDR,
    I<4>:$USRTDO,
    I<4>:$SAXIGP4AWQOS,
    I<4>:$SAXIGP4AWCACHE,
    I<4>:$SAXIGP4ARQOS,
    I<4>:$SAXIGP4ARCACHE,
    I<4>:$SAXIGP2AWQOS,
    I<4>:$SAXIGP2AWCACHE,
    I<4>:$SAXIGP2ARQOS,
    I<4>:$SAXIGP2ARCACHE,
    I<4>:$SAXIGP0AWQOS,
    I<4>:$SAXIGP0AWCACHE,
    I<4>:$SAXIGP0ARQOS,
    I<4>:$SAXIGP0ARCACHE,
    I<4>:$SAXIACPAWCACHE,
    I<4>:$SAXIACPARCACHE,
    I<4>:$SACEFPDAWREGION,
    I<4>:$SACEFPDAWQOS,
    I<4>:$SACEFPDAWCACHE,
    I<4>:$SACEFPDARSNOOP,
    I<4>:$SACEFPDARREGION,
    I<4>:$SACEFPDARQOS,
    I<4>:$SACEFPDARCACHE,
    I<4>:$PMUERRORFROMPL,
    I<4>:$PLPSTRIGGER,
    I<4>:$PLPSTRIGACK,
    I<4>:$PLPSSMMUAWCACHE,
    I<4>:$PLPSSMMUARCACHE,
    I<4>:$PLPMCFPGACLOCKSTOP,
    I<4>:$IFPSCPMQUAD3XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD2XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD1XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMQUAD0XPIPERXMARGINRESCMD,
    I<4>:$IFPSCPMLINK1XPIPEBUFGTRSTMASK,
    I<4>:$IFPSCPMLINK1XPIPEBUFGTCEMASK,
    I<4>:$IFPSCPMLINK0XPIPEBUFGTRSTMASK,
    I<4>:$IFPSCPMLINK0XPIPEBUFGTCEMASK,
    I<4>:$IFNOCPSPCIAXI0WID,
    I<4>:$IFNOCPSPCIAXI0AWREGION,
    I<4>:$IFNOCPSPCIAXI0AWQOS,
    I<4>:$IFNOCPSPCIAXI0AWCACHE,
    I<4>:$IFNOCPSPCIAXI0ARREGION,
    I<4>:$IFNOCPSPCIAXI0ARQOS,
    I<4>:$IFNOCPSPCIAXI0ARCACHE,
    I<4>:$IFNOCPSNCIAXI1WID,
    I<4>:$IFNOCPSNCIAXI1AWREGION,
    I<4>:$IFNOCPSNCIAXI1AWQOS,
    I<4>:$IFNOCPSNCIAXI1AWCACHE,
    I<4>:$IFNOCPSNCIAXI1ARREGION,
    I<4>:$IFNOCPSNCIAXI1ARQOS,
    I<4>:$IFNOCPSNCIAXI1ARCACHE,
    I<4>:$IFNOCPSNCIAXI0WID,
    I<4>:$IFNOCPSNCIAXI0AWREGION,
    I<4>:$IFNOCPSNCIAXI0AWQOS,
    I<4>:$IFNOCPSNCIAXI0AWCACHE,
    I<4>:$IFNOCPSNCIAXI0ARREGION,
    I<4>:$IFNOCPSNCIAXI0ARQOS,
    I<4>:$IFNOCPSNCIAXI0ARCACHE,
    I<4>:$IFNOCPSCCIAXI1WID,
    I<4>:$IFNOCPSCCIAXI1AWREGION,
    I<4>:$IFNOCPSCCIAXI1AWQOS,
    I<4>:$IFNOCPSCCIAXI1AWCACHE,
    I<4>:$IFNOCPSCCIAXI1ARREGION,
    I<4>:$IFNOCPSCCIAXI1ARQOS,
    I<4>:$IFNOCPSCCIAXI1ARCACHE,
    I<4>:$IFNOCPSCCIAXI0WID,
    I<4>:$IFNOCPSCCIAXI0AWREGION,
    I<4>:$IFNOCPSCCIAXI0AWQOS,
    I<4>:$IFNOCPSCCIAXI0AWCACHE,
    I<4>:$IFNOCPSCCIAXI0ARREGION,
    I<4>:$IFNOCPSCCIAXI0ARQOS,
    I<4>:$IFNOCPSCCIAXI0ARCACHE,
    I<4>:$IFNOCPMCAXI0WID,
    I<4>:$IFNOCPMCAXI0AWREGION,
    I<4>:$IFNOCPMCAXI0AWQOS,
    I<4>:$IFNOCPMCAXI0AWCACHE,
    I<4>:$IFNOCPMCAXI0ARREGION,
    I<4>:$IFNOCPMCAXI0ARQOS,
    I<4>:$IFNOCPMCAXI0ARCACHE,
    I<4>:$IFCPMPSAXI1AWREGION,
    I<4>:$IFCPMPSAXI1AWQOS,
    I<4>:$IFCPMPSAXI1AWCACHE,
    I<4>:$IFCPMPSAXI1ARREGION,
    I<4>:$IFCPMPSAXI1ARQOS,
    I<4>:$IFCPMPSAXI1ARCACHE,
    I<4>:$IFCPMPSAXI0AWREGION,
    I<4>:$IFCPMPSAXI0AWQOS,
    I<4>:$IFCPMPSAXI0AWCACHE,
    I<4>:$IFCPMPSAXI0ARREGION,
    I<4>:$IFCPMPSAXI0ARQOS,
    I<4>:$IFCPMPSAXI0ARCACHE,
    I<4>:$FMIOSD1DLLTESTIN,
    I<4>:$FMIOSD0DLLTESTIN,
    I<32>:$PMCPLGPI,
    I<32>:$PLPSATDATA,
    I<32>:$IFPSOCM2APBPRDATA,
    I<32>:$IFPSCPMPCSRCPMPSSPARE,
    I<32>:$IFPSCPMCHANNEL9XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL8XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL7XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL6XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL5XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL4XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL3XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL2XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL1XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL15XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL14XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL13XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL12XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL11XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL10XPIPERXDATA,
    I<32>:$IFPSCPMCHANNEL0XPIPERXDATA,
    I<32>:$IFPSCPMCFGAXIRDATA,
    I<32>:$IFCPMPSAXI0AWUSER,
    I<32>:$IFCPMPSAXI0ARUSER,
    I<32>:$EMIOGPIO2I,
    I<3>:$SAXIGP4AWSIZE,
    I<3>:$SAXIGP4AWPROT,
    I<3>:$SAXIGP4ARSIZE,
    I<3>:$SAXIGP4ARPROT,
    I<3>:$SAXIGP2AWSIZE,
    I<3>:$SAXIGP2AWPROT,
    I<3>:$SAXIGP2ARSIZE,
    I<3>:$SAXIGP2ARPROT,
    I<3>:$SAXIGP0AWSIZE,
    I<3>:$SAXIGP0AWPROT,
    I<3>:$SAXIGP0ARSIZE,
    I<3>:$SAXIGP0ARPROT,
    I<3>:$SAXIACPAWPROT,
    I<3>:$SAXIACPARPROT,
    I<3>:$SACEFPDAWSNOOP,
    I<3>:$SACEFPDAWSIZE,
    I<3>:$SACEFPDAWPROT,
    I<3>:$SACEFPDARSIZE,
    I<3>:$SACEFPDARPROT,
    I<3>:$IFPSCPMCHANNEL9XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL8XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL7XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL6XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL5XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL4XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL3XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL2XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL1XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL15XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL14XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL13XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL12XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL11XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL10XPIPERXSTATUS,
    I<3>:$IFPSCPMCHANNEL0XPIPERXSTATUS,
    I<3>:$IFNOCPSPCIAXI0AWSIZE,
    I<3>:$IFNOCPSPCIAXI0AWPROT,
    I<3>:$IFNOCPSPCIAXI0ARSIZE,
    I<3>:$IFNOCPSPCIAXI0ARPROT,
    I<3>:$IFNOCPSNCIAXI1AWSIZE,
    I<3>:$IFNOCPSNCIAXI1AWPROT,
    I<3>:$IFNOCPSNCIAXI1ARSIZE,
    I<3>:$IFNOCPSNCIAXI1ARPROT,
    I<3>:$IFNOCPSNCIAXI0AWSIZE,
    I<3>:$IFNOCPSNCIAXI0AWPROT,
    I<3>:$IFNOCPSNCIAXI0ARSIZE,
    I<3>:$IFNOCPSNCIAXI0ARPROT,
    I<3>:$IFNOCPSCCIAXI1AWSIZE,
    I<3>:$IFNOCPSCCIAXI1AWPROT,
    I<3>:$IFNOCPSCCIAXI1ARSIZE,
    I<3>:$IFNOCPSCCIAXI1ARPROT,
    I<3>:$IFNOCPSCCIAXI0AWSIZE,
    I<3>:$IFNOCPSCCIAXI0AWPROT,
    I<3>:$IFNOCPSCCIAXI0ARSIZE,
    I<3>:$IFNOCPSCCIAXI0ARPROT,
    I<3>:$IFNOCPMCAXI0AWSIZE,
    I<3>:$IFNOCPMCAXI0AWPROT,
    I<3>:$IFNOCPMCAXI0ARSIZE,
    I<3>:$IFNOCPMCAXI0ARPROT,
    I<3>:$IFCPMPSAXI1AWSIZE,
    I<3>:$IFCPMPSAXI1AWPROT,
    I<3>:$IFCPMPSAXI1ARSIZE,
    I<3>:$IFCPMPSAXI1ARPROT,
    I<3>:$IFCPMPSAXI0AWSIZE,
    I<3>:$IFCPMPSAXI0AWPROT,
    I<3>:$IFCPMPSAXI0ARSIZE,
    I<3>:$IFCPMPSAXI0ARPROT,
    I<3>:$EMIOTTC3CLKI,
    I<3>:$EMIOTTC2CLKI,
    I<3>:$EMIOTTC1CLKI,
    I<3>:$EMIOTTC0CLKI,
    I<26>:$FMIOFPDLPDEMIOOUT,
    I<26>:$FMIOFPDLPDEMIOOE,
    I<24>:$NPIINTERRUPTOUT,
    I<2>:$SAXIGP4AWBURST,
    I<2>:$SAXIGP4ARBURST,
    I<2>:$SAXIGP2AWBURST,
    I<2>:$SAXIGP2ARBURST,
    I<2>:$SAXIGP0AWBURST,
    I<2>:$SAXIGP0ARBURST,
    I<2>:$SAXIACPAWUSER,
    I<2>:$SAXIACPARUSER,
    I<2>:$SACEFPDAWDOMAIN,
    I<2>:$SACEFPDAWBURST,
    I<2>:$SACEFPDAWBAR,
    I<2>:$SACEFPDARDOMAIN,
    I<2>:$SACEFPDARBURST,
    I<2>:$SACEFPDARBAR,
    I<2>:$PLPSATBYTES,
    I<2>:$PLPSAPUGICIRQ,
    I<2>:$PLPSAPUGICFIQ,
    I<2>:$MAXIGP2RRESP,
    I<2>:$MAXIGP2BRESP,
    I<2>:$MAXIGP0RRESP,
    I<2>:$MAXIGP0BRESP,
    I<2>:$IFPSNOCRPUAXI0RRESP,
    I<2>:$IFPSNOCRPUAXI0BRESP,
    I<2>:$IFPSNOCPCIAXI1RRESP,
    I<2>:$IFPSNOCPCIAXI1BRESP,
    I<2>:$IFPSNOCPCIAXI0RRESP,
    I<2>:$IFPSNOCPCIAXI0BRESP,
    I<2>:$IFPSNOCNCIAXI1RRESP,
    I<2>:$IFPSNOCNCIAXI1BRESP,
    I<2>:$IFPSNOCNCIAXI0RRESP,
    I<2>:$IFPSNOCNCIAXI0BRESP,
    I<2>:$IFPSNOCCCIAXI3RRESP,
    I<2>:$IFPSNOCCCIAXI3BRESP,
    I<2>:$IFPSNOCCCIAXI2RRESP,
    I<2>:$IFPSNOCCCIAXI2BRESP,
    I<2>:$IFPSNOCCCIAXI1RRESP,
    I<2>:$IFPSNOCCCIAXI1BRESP,
    I<2>:$IFPSNOCCCIAXI0RRESP,
    I<2>:$IFPSNOCCCIAXI0BRESP,
    I<2>:$IFPSCPMQUAD3XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD2XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD1XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMQUAD0XPIPERXMARGINRESLANENUM,
    I<2>:$IFPSCPMPCIEAXIRRESP,
    I<2>:$IFPSCPMPCIEAXIBRESP,
    I<2>:$IFPSCPMHSDPCHANNEL2XPIPERXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL1XPIPERXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL0XPIPERXHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL8XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL8XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL7XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL7XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL6XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL6XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL5XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL5XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL4XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL4XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL3XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL3XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL2XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL2XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL1XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL1XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL15XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL15XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL14XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL14XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL13XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL13XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL12XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL12XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL11XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL11XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL10XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL10XPIPERXCHARISK,
    I<2>:$IFPSCPMCHANNEL0XPIPERXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL0XPIPERXCHARISK,
    I<2>:$IFPSCPMCFGAXIRRESP,
    I<2>:$IFPSCPMCFGAXIBRESP,
    I<2>:$IFPMCNOCAXI0RRESP,
    I<2>:$IFPMCNOCAXI0BRESP,
    I<2>:$IFNOCPSPCIAXI0AWID,
    I<2>:$IFNOCPSPCIAXI0AWBURST,
    I<2>:$IFNOCPSPCIAXI0ARID,
    I<2>:$IFNOCPSPCIAXI0ARBURST,
    I<2>:$IFNOCPSNCIAXI1AWID,
    I<2>:$IFNOCPSNCIAXI1AWBURST,
    I<2>:$IFNOCPSNCIAXI1ARID,
    I<2>:$IFNOCPSNCIAXI1ARBURST,
    I<2>:$IFNOCPSNCIAXI0AWID,
    I<2>:$IFNOCPSNCIAXI0AWBURST,
    I<2>:$IFNOCPSNCIAXI0ARID,
    I<2>:$IFNOCPSNCIAXI0ARBURST,
    I<2>:$IFNOCPSCCIAXI1AWID,
    I<2>:$IFNOCPSCCIAXI1AWBURST,
    I<2>:$IFNOCPSCCIAXI1ARID,
    I<2>:$IFNOCPSCCIAXI1ARBURST,
    I<2>:$IFNOCPSCCIAXI0AWID,
    I<2>:$IFNOCPSCCIAXI0AWBURST,
    I<2>:$IFNOCPSCCIAXI0ARID,
    I<2>:$IFNOCPSCCIAXI0ARBURST,
    I<2>:$IFNOCPMCAXI0AWID,
    I<2>:$IFNOCPMCAXI0AWBURST,
    I<2>:$IFNOCPMCAXI0ARID,
    I<2>:$IFNOCPMCAXI0ARBURST,
    I<2>:$IFCPMPSAXI1AWBURST,
    I<2>:$IFCPMPSAXI1ARBURST,
    I<2>:$IFCPMPSAXI0AWBURST,
    I<2>:$IFCPMPSAXI0ARBURST,
    I<2>:$EMIOGEM1TSUINCCTRL,
    I<2>:$EMIOGEM0TSUINCCTRL,
    I<2>:$EMIOENET1TXRDATARDY,
    I<2>:$EMIOENET0TXRDATARDY,
    I<18>:$SAXIGP2AWUSER,
    I<18>:$SAXIGP2ARUSER,
    I<18>:$IFNOCPSPCIAXI0AWUSER,
    I<18>:$IFNOCPSPCIAXI0ARUSER,
    I<18>:$IFNOCPSNCIAXI1AWUSER,
    I<18>:$IFNOCPSNCIAXI1ARUSER,
    I<18>:$IFNOCPSNCIAXI0AWUSER,
    I<18>:$IFNOCPSNCIAXI0ARUSER,
    I<18>:$IFNOCPSCCIAXI1AWUSER,
    I<18>:$IFNOCPSCCIAXI1ARUSER,
    I<18>:$IFNOCPSCCIAXI0AWUSER,
    I<18>:$IFNOCPSCCIAXI0ARUSER,
    I<18>:$IFNOCPMCAXI0AWUSER,
    I<18>:$IFNOCPMCAXI0ARUSER,
    I<18>:$IFCPMPSAXI1AWUSER,
    I<18>:$IFCPMPSAXI1ARUSER,
    I<18>:$IFCPMPSAXI0WUSER,
    I<17>:$IFPSNOCRPUAXI0RUSER,
    I<17>:$IFPSNOCPCIAXI1RUSER,
    I<17>:$IFPSNOCPCIAXI0RUSER,
    I<17>:$IFPSNOCNCIAXI1RUSER,
    I<17>:$IFPSNOCNCIAXI0RUSER,
    I<17>:$IFPSNOCCCIAXI3RUSER,
    I<17>:$IFPSNOCCCIAXI2RUSER,
    I<17>:$IFPSNOCCCIAXI1RUSER,
    I<17>:$IFPSNOCCCIAXI0RUSER,
    I<17>:$IFPSCPMPCIEAXIRUSER,
    I<17>:$IFPMCNOCAXI0RUSER,
    I<17>:$IFNOCPSPCIAXI0WUSER,
    I<17>:$IFNOCPSNCIAXI1WUSER,
    I<17>:$IFNOCPSNCIAXI0WUSER,
    I<17>:$IFNOCPSCCIAXI1WUSER,
    I<17>:$IFNOCPSCCIAXI0WUSER,
    I<17>:$IFNOCPMCAXI0WUSER,
    I<17>:$IFCPMPSAXI1WUSER,
    I<16>:$SAXIGP4WSTRB,
    I<16>:$SAXIGP2WSTRB,
    I<16>:$SAXIGP0WSTRB,
    I<16>:$SAXIACPWSTRB,
    I<16>:$SACEFPDWSTRB,
    I<16>:$SACEFPDAWUSER,
    I<16>:$SACEFPDARUSER,
    I<16>:$MAXIGP2RID,
    I<16>:$MAXIGP2BID,
    I<16>:$MAXIGP0RID,
    I<16>:$MAXIGP0BID,
    I<16>:$IFPSNOCRPUAXI0RID,
    I<16>:$IFPSNOCRPUAXI0BUSER,
    I<16>:$IFPSNOCRPUAXI0BID,
    I<16>:$IFPSNOCPCIAXI1RID,
    I<16>:$IFPSNOCPCIAXI1BUSER,
    I<16>:$IFPSNOCPCIAXI1BID,
    I<16>:$IFPSNOCPCIAXI0RID,
    I<16>:$IFPSNOCPCIAXI0BUSER,
    I<16>:$IFPSNOCPCIAXI0BID,
    I<16>:$IFPSNOCNCIAXI1RID,
    I<16>:$IFPSNOCNCIAXI1BUSER,
    I<16>:$IFPSNOCNCIAXI1BID,
    I<16>:$IFPSNOCNCIAXI0RID,
    I<16>:$IFPSNOCNCIAXI0BUSER,
    I<16>:$IFPSNOCNCIAXI0BID,
    I<16>:$IFPSNOCCCIAXI3RID,
    I<16>:$IFPSNOCCCIAXI3BUSER,
    I<16>:$IFPSNOCCCIAXI3BID,
    I<16>:$IFPSNOCCCIAXI2RID,
    I<16>:$IFPSNOCCCIAXI2BUSER,
    I<16>:$IFPSNOCCCIAXI2BID,
    I<16>:$IFPSNOCCCIAXI1RID,
    I<16>:$IFPSNOCCCIAXI1BUSER,
    I<16>:$IFPSNOCCCIAXI1BID,
    I<16>:$IFPSNOCCCIAXI0RID,
    I<16>:$IFPSNOCCCIAXI0BUSER,
    I<16>:$IFPSNOCCCIAXI0BID,
    I<16>:$IFPSCPMPCIEAXIRID,
    I<16>:$IFPSCPMPCIEAXIBUSER,
    I<16>:$IFPSCPMPCIEAXIBID,
    I<16>:$IFPSCPMCFGAXIRID,
    I<16>:$IFPSCPMCFGAXIBID,
    I<16>:$IFPMCNOCAXI0RID,
    I<16>:$IFPMCNOCAXI0BUSER,
    I<16>:$IFPMCNOCAXI0BID,
    I<16>:$IFNOCPSPCIAXI0WSTRB,
    I<16>:$IFNOCPSNCIAXI1WSTRB,
    I<16>:$IFNOCPSNCIAXI0WSTRB,
    I<16>:$IFNOCPSCCIAXI1WSTRB,
    I<16>:$IFNOCPSCCIAXI0WSTRB,
    I<16>:$IFNOCPMCAXI0WSTRB,
    I<16>:$IFCPMPSAXI1WSTRB,
    I<16>:$IFCPMPSAXI1WID,
    I<16>:$IFCPMPSAXI1AWID,
    I<16>:$IFCPMPSAXI1ARID,
    I<16>:$IFCPMPSAXI0WSTRB,
    I<16>:$IFCPMPSAXI0WID,
    I<16>:$IFCPMPSAXI0AWID,
    I<16>:$IFCPMPSAXI0ARID,
    I<128>:$SAXIGP4WDATA,
    I<128>:$SAXIGP2WDATA,
    I<128>:$SAXIGP0WDATA,
    I<128>:$SAXIACPWDATA,
    I<128>:$SACEFPDWDATA,
    I<128>:$SACEFPDCDDATA,
    I<128>:$MAXIGP2RDATA,
    I<128>:$MAXIGP0RDATA,
    I<128>:$IFPSNOCRPUAXI0RDATA,
    I<128>:$IFPSNOCPCIAXI1RDATA,
    I<128>:$IFPSNOCPCIAXI0RDATA,
    I<128>:$IFPSNOCNCIAXI1RDATA,
    I<128>:$IFPSNOCNCIAXI0RDATA,
    I<128>:$IFPSNOCCCIAXI3RDATA,
    I<128>:$IFPSNOCCCIAXI2RDATA,
    I<128>:$IFPSNOCCCIAXI1RDATA,
    I<128>:$IFPSNOCCCIAXI0RDATA,
    I<128>:$IFPSCPMPCIEAXIRDATA,
    I<128>:$IFPMCNOCAXI0RDATA,
    I<128>:$IFNOCPSPCIAXI0WDATA,
    I<128>:$IFNOCPSNCIAXI1WDATA,
    I<128>:$IFNOCPSNCIAXI0WDATA,
    I<128>:$IFNOCPSCCIAXI1WDATA,
    I<128>:$IFNOCPSCCIAXI0WDATA,
    I<128>:$IFNOCPMCAXI0WDATA,
    I<128>:$IFCPMPSAXI1WDATA,
    I<128>:$IFCPMPSAXI0WDATA,
    I<12>:$IFPSCPMLINK1XPIPEBUFGTDIV,
    I<12>:$IFPSCPMLINK0XPIPEBUFGTDIV,
    I<11>:$SAXIGP4AWUSER,
    I<11>:$SAXIGP4ARUSER,
    I<1>:$IFPSNOCRPUAXI0RLAST,
    I<1>:$IFPSNOCPCIAXI1RLAST,
    I<1>:$IFPSNOCPCIAXI0RLAST,
    I<1>:$IFPSNOCNCIAXI1RLAST,
    I<1>:$IFPSNOCNCIAXI0RLAST,
    I<1>:$IFPSNOCCCIAXI3RLAST,
    I<1>:$IFPSNOCCCIAXI2RLAST,
    I<1>:$IFPSNOCCCIAXI1RLAST,
    I<1>:$IFPSNOCCCIAXI0RLAST,
    I<1>:$IFPSCPMPCIEAXIRLAST,
    I<1>:$IFPSCPMCFGAXIRLAST,
    I<1>:$IFPSCPMCFGAXIBUSER,
    I<1>:$IFPMCNOCAXI0RLAST,
    I<1>:$IFNOCPSPCIAXI0WLAST,
    I<1>:$IFNOCPSPCIAXI0AWLOCK,
    I<1>:$IFNOCPSPCIAXI0ARLOCK,
    I<1>:$IFNOCPSNCIAXI1WLAST,
    I<1>:$IFNOCPSNCIAXI1AWLOCK,
    I<1>:$IFNOCPSNCIAXI1ARLOCK,
    I<1>:$IFNOCPSNCIAXI0WLAST,
    I<1>:$IFNOCPSNCIAXI0AWLOCK,
    I<1>:$IFNOCPSNCIAXI0ARLOCK,
    I<1>:$IFNOCPSCCIAXI1WLAST,
    I<1>:$IFNOCPSCCIAXI1AWLOCK,
    I<1>:$IFNOCPSCCIAXI1ARLOCK,
    I<1>:$IFNOCPSCCIAXI0WLAST,
    I<1>:$IFNOCPSCCIAXI0AWLOCK,
    I<1>:$IFNOCPSCCIAXI0ARLOCK,
    I<1>:$IFNOCPMCAXI0WLAST,
    I<1>:$IFNOCPMCAXI0AWLOCK,
    I<1>:$IFNOCPMCAXI0ARLOCK,
    I<1>:$IFCPMPSAXI1WLAST,
    I<1>:$IFCPMPSAXI1AWLOCK,
    I<1>:$IFCPMPSAXI1ARLOCK,
    I<1>:$IFCPMPSAXI0WLAST,
    I<1>:$IFCPMPSAXI0AWLOCK,
    I<1>:$IFCPMPSAXI0ARLOCK,
    I<1>:$SAXIGP4WVALID,
    I<1>:$SAXIGP4WLAST,
    I<1>:$SAXIGP4WCLK,
    I<1>:$SAXIGP4RREADY,
    I<1>:$SAXIGP4RCLK,
    I<1>:$SAXIGP4BREADY,
    I<1>:$SAXIGP4AWVALID,
    I<1>:$SAXIGP4AWLOCK,
    I<1>:$SAXIGP4ARVALID,
    I<1>:$SAXIGP4ARLOCK,
    I<1>:$SAXIGP2WVALID,
    I<1>:$SAXIGP2WLAST,
    I<1>:$SAXIGP2WCLK,
    I<1>:$SAXIGP2RREADY,
    I<1>:$SAXIGP2RCLK,
    I<1>:$SAXIGP2BREADY,
    I<1>:$SAXIGP2AWVALID,
    I<1>:$SAXIGP2AWLOCK,
    I<1>:$SAXIGP2ARVALID,
    I<1>:$SAXIGP2ARLOCK,
    I<1>:$SAXIGP0WVALID,
    I<1>:$SAXIGP0WLAST,
    I<1>:$SAXIGP0WCLK,
    I<1>:$SAXIGP0RREADY,
    I<1>:$SAXIGP0RCLK,
    I<1>:$SAXIGP0BREADY,
    I<1>:$SAXIGP0AWVALID,
    I<1>:$SAXIGP0AWLOCK,
    I<1>:$SAXIGP0ARVALID,
    I<1>:$SAXIGP0ARLOCK,
    I<1>:$SAXIACPWVALID,
    I<1>:$SAXIACPWLAST,
    I<1>:$SAXIACPRREADY,
    I<1>:$SAXIACPBREADY,
    I<1>:$SAXIACPAWVALID,
    I<1>:$SAXIACPARVALID,
    I<1>:$SAXIACPACLK,
    I<1>:$SACEFPDWVALID,
    I<1>:$SACEFPDWUSER,
    I<1>:$SACEFPDWLAST,
    I<1>:$SACEFPDWACK,
    I<1>:$SACEFPDRREADY,
    I<1>:$SACEFPDRACK,
    I<1>:$SACEFPDCRVALID,
    I<1>:$SACEFPDCDVALID,
    I<1>:$SACEFPDCDLAST,
    I<1>:$SACEFPDBREADY,
    I<1>:$SACEFPDAWVALID,
    I<1>:$SACEFPDAWLOCK,
    I<1>:$SACEFPDARVALID,
    I<1>:$SACEFPDARLOCK,
    I<1>:$SACEFPDACREADY,
    I<1>:$RPUEVENTI1,
    I<1>:$RPUEVENTI0,
    I<1>:$PSSMMUPLRREADY,
    I<1>:$PSSMMUPLBREADY,
    I<1>:$PSSMMUPLAWREADY,
    I<1>:$PSSMMUPLARREADY,
    I<1>:$PPU1PLTRIGIN,
    I<1>:$PPU1PLTRIGACKOUT,
    I<1>:$PLPSTRACECLK,
    I<1>:$PLPSSMMUWNS,
    I<1>:$PLPSSMMURNS,
    I<1>:$PLPSSMMUCOMPWRVAL,
    I<1>:$PLPSSMMUCOMPRDVAL,
    I<1>:$PLPSSMMUCLOCK,
    I<1>:$PLPSSMMUAWVALID,
    I<1>:$PLPSSMMUARVALID,
    I<1>:$PLPSEVENTI,
    I<1>:$PLPSATVALID,
    I<1>:$PLPSATBCLK,
    I<1>:$PLPSAFREADY,
    I<1>:$PLPMCCSSDTRIG,
    I<1>:$PLPMCAUXREFCLK,
    I<1>:$PLLPDSPARE4IN,
    I<1>:$PLLPDSPARE3IN,
    I<1>:$PLLPDSPARE2IN,
    I<1>:$PLLPDSPARE1IN,
    I<1>:$PLLPDSPARE0IN,
    I<1>:$PLLPDAUXREFCLK,
    I<1>:$PLHSDPINGRESSTVALID,
    I<1>:$PLHSDPINGRESSTLAST,
    I<1>:$PLHSDPEGRESSTREADY,
    I<1>:$PLHSDPCLK,
    I<1>:$PLFPDSPARE1IN,
    I<1>:$PLFPDSPARE0IN,
    I<1>:$PLFPDAUXREFCLK,
    I<1>:$PLCONFIGDONE,
    I<1>:$PLACPINACT,
    I<1>:$PLACECLK,
    I<1>:$NOC_PMC_0,
    I<1>:$NOC_PCIE_0,
    I<1>:$NOC_NCI_1,
    I<1>:$NOC_NCI_0,
    I<1>:$NOC_CCI_1,
    I<1>:$NOC_CCI_0,
    I<1>:$NIRQ1LPDRPU,
    I<1>:$NIRQ0LPDRPU,
    I<1>:$NFIQ1LPDRPU,
    I<1>:$NFIQ0LPDRPU,
    I<1>:$MAXIGP2WREADY,
    I<1>:$MAXIGP2RVALID,
    I<1>:$MAXIGP2RLAST,
    I<1>:$MAXIGP2BVALID,
    I<1>:$MAXIGP2AWREADY,
    I<1>:$MAXIGP2ARREADY,
    I<1>:$MAXIGP2ACLK,
    I<1>:$MAXIGP0WREADY,
    I<1>:$MAXIGP0RVALID,
    I<1>:$MAXIGP0RLAST,
    I<1>:$MAXIGP0BVALID,
    I<1>:$MAXIGP0AWREADY,
    I<1>:$MAXIGP0ARREADY,
    I<1>:$MAXIGP0ACLK,
    I<1>:$IFPSOCM2APBPSLVERR,
    I<1>:$IFPSOCM2APBPREADY,
    I<1>:$IFPSNOCRPUAXI0WREADY,
    I<1>:$IFPSNOCRPUAXI0RVALID,
    I<1>:$IFPSNOCRPUAXI0BVALID,
    I<1>:$IFPSNOCRPUAXI0AWREADY,
    I<1>:$IFPSNOCRPUAXI0ARREADY,
    I<1>:$IFPSNOCPCIAXI1WREADY,
    I<1>:$IFPSNOCPCIAXI1RVALID,
    I<1>:$IFPSNOCPCIAXI1BVALID,
    I<1>:$IFPSNOCPCIAXI1AWREADY,
    I<1>:$IFPSNOCPCIAXI1ARREADY,
    I<1>:$IFPSNOCPCIAXI0WREADY,
    I<1>:$IFPSNOCPCIAXI0RVALID,
    I<1>:$IFPSNOCPCIAXI0BVALID,
    I<1>:$IFPSNOCPCIAXI0AWREADY,
    I<1>:$IFPSNOCPCIAXI0ARREADY,
    I<1>:$IFPSNOCNCIAXI1WREADY,
    I<1>:$IFPSNOCNCIAXI1RVALID,
    I<1>:$IFPSNOCNCIAXI1BVALID,
    I<1>:$IFPSNOCNCIAXI1AWREADY,
    I<1>:$IFPSNOCNCIAXI1ARREADY,
    I<1>:$IFPSNOCNCIAXI0WREADY,
    I<1>:$IFPSNOCNCIAXI0RVALID,
    I<1>:$IFPSNOCNCIAXI0BVALID,
    I<1>:$IFPSNOCNCIAXI0AWREADY,
    I<1>:$IFPSNOCNCIAXI0ARREADY,
    I<1>:$IFPSNOCCCIAXI3WREADY,
    I<1>:$IFPSNOCCCIAXI3RVALID,
    I<1>:$IFPSNOCCCIAXI3BVALID,
    I<1>:$IFPSNOCCCIAXI3AWREADY,
    I<1>:$IFPSNOCCCIAXI3ARREADY,
    I<1>:$IFPSNOCCCIAXI2WREADY,
    I<1>:$IFPSNOCCCIAXI2RVALID,
    I<1>:$IFPSNOCCCIAXI2BVALID,
    I<1>:$IFPSNOCCCIAXI2AWREADY,
    I<1>:$IFPSNOCCCIAXI2ARREADY,
    I<1>:$IFPSNOCCCIAXI1WREADY,
    I<1>:$IFPSNOCCCIAXI1RVALID,
    I<1>:$IFPSNOCCCIAXI1BVALID,
    I<1>:$IFPSNOCCCIAXI1AWREADY,
    I<1>:$IFPSNOCCCIAXI1ARREADY,
    I<1>:$IFPSNOCCCIAXI0WREADY,
    I<1>:$IFPSNOCCCIAXI0RVALID,
    I<1>:$IFPSNOCCCIAXI0BVALID,
    I<1>:$IFPSNOCCCIAXI0AWREADY,
    I<1>:$IFPSNOCCCIAXI0ARREADY,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINRESREQ,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINREQACK,
    I<1>:$IFPSCPMPCSRPSRSCANCLRPASS,
    I<1>:$IFPSCPMPCSRPSRSCANCLRDONE,
    I<1>:$IFPSCPMPCSRPSRMEMCLRPASS,
    I<1>:$IFPSCPMPCSRPSRMEMCLRDONE,
    I<1>:$IFPSCPMPCSRPSRINCAL,
    I<1>:$IFPSCPMPCSRPSRCALERROR,
    I<1>:$IFPSCPMPCSRPSRCALDONE,
    I<1>:$IFPSCPMPCSRPSRBISRERR,
    I<1>:$IFPSCPMPCSRPSRBISRDONE,
    I<1>:$IFPSCPMPCIEAXIWREADY,
    I<1>:$IFPSCPMPCIEAXIRVALID,
    I<1>:$IFPSCPMPCIEAXIBVALID,
    I<1>:$IFPSCPMPCIEAXIAWREADY,
    I<1>:$IFPSCPMPCIEAXIARREADY,
    I<1>:$IFPSCPMLINK1XPIPEPHYREADY,
    I<1>:$IFPSCPMLINK1XPIPEGTOUTCLK,
    I<1>:$IFPSCPMLINK1XPIPEBUFGTRST,
    I<1>:$IFPSCPMLINK1XPIPEBUFGTCE,
    I<1>:$IFPSCPMLINK0XPIPEPHYREADY,
    I<1>:$IFPSCPMLINK0XPIPEGTOUTCLK,
    I<1>:$IFPSCPMLINK0XPIPEBUFGTRST,
    I<1>:$IFPSCPMLINK0XPIPEBUFGTCE,
    I<1>:$IFPSCPMINTQUADXPIPEPHYREADYTOBOT,
    I<1>:$IFPSCPMHSDPLINKXPIPEGTRXOUTCLK,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXDATAVALID,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXDATAVALID,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPETXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXRESETDONE,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXHEADERVALID,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL9XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL9XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL8XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL8XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL8XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL7XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL7XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL7XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL6XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL6XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL6XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL5XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL5XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL5XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL4XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL4XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL4XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL3XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL3XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL3XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL2XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL2XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL2XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL1XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL1XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL1XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL15XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL15XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL15XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL14XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL14XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL14XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL13XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL13XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL13XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL12XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL12XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL12XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL11XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL11XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL11XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL10XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL10XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL10XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCHANNEL0XPIPERXVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPERXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL0XPIPERXELECIDLE,
    I<1>:$IFPSCPMCHANNEL0XPIPERXDATAVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPEPHYSTATUS,
    I<1>:$IFPSCPMCFGAXIWREADY,
    I<1>:$IFPSCPMCFGAXIRVALID,
    I<1>:$IFPSCPMCFGAXIBVALID,
    I<1>:$IFPSCPMCFGAXIAWREADY,
    I<1>:$IFPSCPMCFGAXIARREADY,
    I<1>:$IFPMCNOCAXI0WREADY,
    I<1>:$IFPMCNOCAXI0RVALID,
    I<1>:$IFPMCNOCAXI0BVALID,
    I<1>:$IFPMCNOCAXI0AWREADY,
    I<1>:$IFPMCNOCAXI0ARREADY,
    I<1>:$IFNOCPSPCIAXI0WVALID,
    I<1>:$IFNOCPSPCIAXI0RREADY,
    I<1>:$IFNOCPSPCIAXI0BREADY,
    I<1>:$IFNOCPSPCIAXI0AWVALID,
    I<1>:$IFNOCPSPCIAXI0ARVALID,
    I<1>:$IFNOCPSNCIAXI1WVALID,
    I<1>:$IFNOCPSNCIAXI1RREADY,
    I<1>:$IFNOCPSNCIAXI1BREADY,
    I<1>:$IFNOCPSNCIAXI1AWVALID,
    I<1>:$IFNOCPSNCIAXI1ARVALID,
    I<1>:$IFNOCPSNCIAXI0WVALID,
    I<1>:$IFNOCPSNCIAXI0RREADY,
    I<1>:$IFNOCPSNCIAXI0BREADY,
    I<1>:$IFNOCPSNCIAXI0AWVALID,
    I<1>:$IFNOCPSNCIAXI0ARVALID,
    I<1>:$IFNOCPSCCIAXI1WVALID,
    I<1>:$IFNOCPSCCIAXI1RREADY,
    I<1>:$IFNOCPSCCIAXI1BREADY,
    I<1>:$IFNOCPSCCIAXI1AWVALID,
    I<1>:$IFNOCPSCCIAXI1ARVALID,
    I<1>:$IFNOCPSCCIAXI0WVALID,
    I<1>:$IFNOCPSCCIAXI0RREADY,
    I<1>:$IFNOCPSCCIAXI0BREADY,
    I<1>:$IFNOCPSCCIAXI0AWVALID,
    I<1>:$IFNOCPSCCIAXI0ARVALID,
    I<1>:$IFNOCPMCAXI0WVALID,
    I<1>:$IFNOCPMCAXI0RREADY,
    I<1>:$IFNOCPMCAXI0BREADY,
    I<1>:$IFNOCPMCAXI0AWVALID,
    I<1>:$IFNOCPMCAXI0ARVALID,
    I<1>:$IFCPMPSISRUNCORREVENT,
    I<1>:$IFCPMPSISRMISCEVENT,
    I<1>:$IFCPMPSISRCORREVENT,
    I<1>:$IFCPMPSAXI1WVALID,
    I<1>:$IFCPMPSAXI1RREADY,
    I<1>:$IFCPMPSAXI1BREADY,
    I<1>:$IFCPMPSAXI1AWVALID,
    I<1>:$IFCPMPSAXI1ARVALID,
    I<1>:$IFCPMPSAXI0WVALID,
    I<1>:$IFCPMPSAXI0RREADY,
    I<1>:$IFCPMPSAXI0BREADY,
    I<1>:$IFCPMPSAXI0AWVALID,
    I<1>:$IFCPMPSAXI0ARVALID,
    I<1>:$GCAPCLK,
    I<1>:$FMIOWWDTCLKIN,
    I<1>:$FMIOUART1SIRIN,
    I<1>:$FMIOUART1RXD,
    I<1>:$FMIOUART1NUARTRI,
    I<1>:$FMIOUART1NUARTDSR,
    I<1>:$FMIOUART1NUARTDCD,
    I<1>:$FMIOUART1NUARTCTS,
    I<1>:$FMIOUART0SIRIN,
    I<1>:$FMIOUART0RXD,
    I<1>:$FMIOUART0NUARTRI,
    I<1>:$FMIOUART0NUARTDSR,
    I<1>:$FMIOUART0NUARTDCD,
    I<1>:$FMIOUART0NUARTCTS,
    I<1>:$FMIOSYSMONI2CSDAINPUT,
    I<1>:$FMIOSYSMONI2CSCLINPUT,
    I<1>:$FMIOSDIO1RXCLKIN,
    I<1>:$FMIOSDIO0RXCLKIN,
    I<1>:$FMIOSD1SDIFWPIN,
    I<1>:$FMIOSD1SDIFCMDIN,
    I<1>:$FMIOSD1SDIFCDNIN,
    I<1>:$FMIOSD0SDIFWPIN,
    I<1>:$FMIOSD0SDIFCMDIN,
    I<1>:$FMIOSD0SDIFCDNIN,
    I<1>:$FMIOI2CSDAIN,
    I<1>:$FMIOI2CSCLIN,
    I<1>:$FMIOGEMTSUCLKFROMPL,
    I<1>:$FMIOGEM1FIFOTXCLKFROMPL,
    I<1>:$FMIOGEM1FIFORXCLKFROMPL,
    I<1>:$FMIOGEM0FIFOTXCLKFROMPL,
    I<1>:$FMIOGEM0FIFORXCLKFROMPL,
    I<1>:$FMIOFPDWWDTCLKIN,
    I<1>:$EMIOSPI1SSIN,
    I<1>:$EMIOSPI1SI,
    I<1>:$EMIOSPI1SCLKI,
    I<1>:$EMIOSPI1MI,
    I<1>:$EMIOSPI0SSIN,
    I<1>:$EMIOSPI0SI,
    I<1>:$EMIOSPI0SCLKI,
    I<1>:$EMIOSPI0MI,
    I<1>:$EMIOI2C1SDAI,
    I<1>:$EMIOI2C1SCLI,
    I<1>:$EMIOI2C0SDAI,
    I<1>:$EMIOI2C0SCLI,
    I<1>:$EMIOHUBPORTOVERCRNTUSB20,
    I<1>:$EMIOENETTSUCLK,
    I<1>:$EMIOENET1TXRVALID,
    I<1>:$EMIOENET1TXRUNDERFLOW,
    I<1>:$EMIOENET1TXRSOP,
    I<1>:$EMIOENET1TXRFLUSHED,
    I<1>:$EMIOENET1TXRERR,
    I<1>:$EMIOENET1TXREOP,
    I<1>:$EMIOENET1TXRCONTROL,
    I<1>:$EMIOENET1RXWOVERFLOW,
    I<1>:$EMIOENET1MDIOI,
    I<1>:$EMIOENET1GMIITXCLK,
    I<1>:$EMIOENET1GMIIRXER,
    I<1>:$EMIOENET1GMIIRXDV,
    I<1>:$EMIOENET1GMIIRXCLK,
    I<1>:$EMIOENET1GMIICRS,
    I<1>:$EMIOENET1GMIICOL,
    I<1>:$EMIOENET1EXTINTIN,
    I<1>:$EMIOENET1DMATXSTATUSTOG,
    I<1>:$EMIOENET0TXRVALID,
    I<1>:$EMIOENET0TXRUNDERFLOW,
    I<1>:$EMIOENET0TXRSOP,
    I<1>:$EMIOENET0TXRFLUSHED,
    I<1>:$EMIOENET0TXRERR,
    I<1>:$EMIOENET0TXREOP,
    I<1>:$EMIOENET0TXRCONTROL,
    I<1>:$EMIOENET0RXWOVERFLOW,
    I<1>:$EMIOENET0MDIOI,
    I<1>:$EMIOENET0GMIITXCLK,
    I<1>:$EMIOENET0GMIIRXER,
    I<1>:$EMIOENET0GMIIRXDV,
    I<1>:$EMIOENET0GMIIRXCLK,
    I<1>:$EMIOENET0GMIICRS,
    I<1>:$EMIOENET0GMIICOL,
    I<1>:$EMIOENET0EXTINTIN,
    I<1>:$EMIOENET0DMATXSTATUSTOG,
    I<1>:$EMIOCAN1PHYRX,
    I<1>:$EMIOCAN0PHYRX,
    I<1>:$CFUUSRGTSB,
    I<1>:$CFUUSRGSRB,
    I<1>:$CFUGCAPB,
    I<1>:$AXDS4COHDISABLE,
    I<1>:$AIBPMUAFIFMLPDACK,
    I<1>:$AIBPMUAFIFMFPDACK,
    InOut<52>:$PSS_PAD_PMCMIO,
    InOut<4>:$PSS_PAD_MODE,
    InOut<26>:$PSS_PAD_LPDMIO,
    InOut<1>:$PSS_PAD_RTCPADO,
    InOut<1>:$PSS_PAD_RTCPADI,
    InOut<1>:$PSS_PAD_REFCLK,
    InOut<1>:$PSS_PAD_PUDCB,
    InOut<1>:$PSS_PAD_JTAGTMS,
    InOut<1>:$PSS_PAD_JTAGTDO,
    InOut<1>:$PSS_PAD_JTAGTDI,
    InOut<1>:$PSS_PAD_JTAGTCK,
    InOut<1>:$PSS_PAD_ERROROUT,
    InOut<1>:$PSS_PAD_DONE

    // PS9 does not contain any parameters
  );

  let results = (outs
    I<10>:$PMCPLSYSMONROOTALARM,
    I<100>:$PSPLIRQLPD,
    I<94>:$EMIOENET0GEMTSUTIMERCNT,
    I<8>:$SAXIGP4WCOUNT,
    I<8>:$SAXIGP4RCOUNT,
    I<8>:$SAXIGP2WCOUNT,
    I<8>:$SAXIGP2RCOUNT,
    I<8>:$SAXIGP0WCOUNT,
    I<8>:$SAXIGP0RCOUNT,
    I<8>:$PSSMMUPLRID,
    I<8>:$PSSMMUPLBID,
    I<8>:$PSSMMUPLAWID,
    I<8>:$PSSMMUPLARID,
    I<8>:$PLHSDPEGRESSTKEEP,
    I<8>:$MAXIGP2AWLEN,
    I<8>:$MAXIGP2ARLEN,
    I<8>:$MAXIGP0AWLEN,
    I<8>:$MAXIGP0ARLEN,
    I<8>:$IFPSNOCRPUAXI0AWLEN,
    I<8>:$IFPSNOCRPUAXI0ARLEN,
    I<8>:$IFPSNOCPCIAXI1AWLEN,
    I<8>:$IFPSNOCPCIAXI1ARLEN,
    I<8>:$IFPSNOCPCIAXI0AWLEN,
    I<8>:$IFPSNOCPCIAXI0ARLEN,
    I<8>:$IFPSNOCNCIAXI1AWLEN,
    I<8>:$IFPSNOCNCIAXI1ARLEN,
    I<8>:$IFPSNOCNCIAXI0AWLEN,
    I<8>:$IFPSNOCNCIAXI0ARLEN,
    I<8>:$IFPSNOCCCIAXI3AWLEN,
    I<8>:$IFPSNOCCCIAXI3ARLEN,
    I<8>:$IFPSNOCCCIAXI2AWLEN,
    I<8>:$IFPSNOCCCIAXI2ARLEN,
    I<8>:$IFPSNOCCCIAXI1AWLEN,
    I<8>:$IFPSNOCCCIAXI1ARLEN,
    I<8>:$IFPSNOCCCIAXI0AWLEN,
    I<8>:$IFPSNOCCCIAXI0ARLEN,
    I<8>:$IFPSCPMQUAD3XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD2XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD1XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMQUAD0XPIPERXMARGINREQPAYLOAD,
    I<8>:$IFPSCPMPCIEAXIAWLEN,
    I<8>:$IFPSCPMPCIEAXIARLEN,
    I<8>:$IFPSCPMCFGAXIAWLEN,
    I<8>:$IFPSCPMCFGAXIARLEN,
    I<8>:$IFPMCNOCAXI0AWLEN,
    I<8>:$IFPMCNOCAXI0ARLEN,
    I<8>:$FMIOSD1SDIFDATOUT,
    I<8>:$FMIOSD1SDIFDATOE,
    I<8>:$FMIOSD1DLLTESTOUT,
    I<8>:$FMIOSD0SDIFDATOUT,
    I<8>:$FMIOSD0SDIFDATOE,
    I<8>:$FMIOSD0DLLTESTOUT,
    I<8>:$EMIOENET1RXWDATA,
    I<8>:$EMIOENET1GMIITXD,
    I<8>:$EMIOENET0RXWDATA,
    I<8>:$EMIOENET0GMIITXD,
    I<8>:$ADMA2PLTVLD,
    I<8>:$ADMA2PLCACK,
    I<78>:$FMIOGEM1TXRTIMESTAMP,
    I<78>:$FMIOGEM0TXRTIMESTAMP,
    I<7>:$IFPSCPMHSDPCHANNEL2XPIPETXSEQUENCE,
    I<7>:$IFPSCPMHSDPCHANNEL1XPIPETXSEQUENCE,
    I<7>:$IFPSCPMHSDPCHANNEL0XPIPETXSEQUENCE,
    I<7>:$IFPSCPMCHANNEL9XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL8XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL7XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL6XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL5XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL4XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL3XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL2XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL1XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL15XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL14XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL13XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL12XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL11XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL10XPIPETXMAINCURSOR,
    I<7>:$IFPSCPMCHANNEL0XPIPETXMAINCURSOR,
    I<64>:$PSPLIRQPMC,
    I<64>:$PSMERRORTOPL,
    I<64>:$PMCERRORTOPL,
    I<64>:$PLHSDPEGRESSTDATA,
    I<64>:$IFPSNOCRPUAXI0AWADDR,
    I<64>:$IFPSNOCRPUAXI0ARADDR,
    I<64>:$IFPSNOCPCIAXI1AWADDR,
    I<64>:$IFPSNOCPCIAXI1ARADDR,
    I<64>:$IFPSNOCPCIAXI0AWADDR,
    I<64>:$IFPSNOCPCIAXI0ARADDR,
    I<64>:$IFPSNOCNCIAXI1AWADDR,
    I<64>:$IFPSNOCNCIAXI1ARADDR,
    I<64>:$IFPSNOCNCIAXI0AWADDR,
    I<64>:$IFPSNOCNCIAXI0ARADDR,
    I<64>:$IFPSNOCCCIAXI3AWADDR,
    I<64>:$IFPSNOCCCIAXI3ARADDR,
    I<64>:$IFPSNOCCCIAXI2AWADDR,
    I<64>:$IFPSNOCCCIAXI2ARADDR,
    I<64>:$IFPSNOCCCIAXI1AWADDR,
    I<64>:$IFPSNOCCCIAXI1ARADDR,
    I<64>:$IFPSNOCCCIAXI0AWADDR,
    I<64>:$IFPSNOCCCIAXI0ARADDR,
    I<64>:$IFPSCPMPCIEAXIAWADDR,
    I<64>:$IFPSCPMPCIEAXIARADDR,
    I<64>:$IFPSCPMCFGAXIAWADDR,
    I<64>:$IFPSCPMCFGAXIARADDR,
    I<64>:$IFPMCNOCAXI0AWADDR,
    I<64>:$IFPMCNOCAXI0ARADDR,
    I<64>:$FMIOGPIOOUT,
    I<64>:$FMIOGPIOOEN,
    I<6>:$SAXIGP4RID,
    I<6>:$SAXIGP4BID,
    I<6>:$SAXIGP2RID,
    I<6>:$SAXIGP2BID,
    I<6>:$SAXIGP0RID,
    I<6>:$SAXIGP0BID,
    I<6>:$SACEFPDRID,
    I<6>:$SACEFPDBID,
    I<6>:$PMCRCLKCLK,
    I<6>:$LPDRCLKCLK,
    I<6>:$IFPSCPMLINK1XPIPEPCIELTSSMSTATE,
    I<6>:$IFPSCPMLINK0XPIPEPCIELTSSMSTATE,
    I<6>:$IFPSCPMCFGAXIWUSER,
    I<52>:$FMIOLPDPMCEMIOIN,
    I<5>:$SAXIACPRID,
    I<5>:$SAXIACPBID,
    I<5>:$IFPSCPMCHANNEL9XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL9XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL8XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL8XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL7XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL7XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL6XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL6XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL5XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL5XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL4XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL4XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL3XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL3XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL2XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL2XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL1XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL1XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL15XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL15XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL14XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL14XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL13XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL13XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL12XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL12XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL11XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL11XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL10XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL10XPIPETXPOSTCURSOR,
    I<5>:$IFPSCPMCHANNEL0XPIPETXPRECURSOR,
    I<5>:$IFPSCPMCHANNEL0XPIPETXPOSTCURSOR,
    I<48>:$PSSMMUPLAWADDR,
    I<48>:$PSSMMUPLARADDR,
    I<47>:$PMUERRORTOPL,
    I<45>:$EMIOENET1RXWSTATUS,
    I<45>:$EMIOENET0RXWSTATUS,
    I<44>:$SACEFPDACADDR,
    I<44>:$MAXIGP2AWADDR,
    I<44>:$MAXIGP2ARADDR,
    I<44>:$MAXIGP0AWADDR,
    I<44>:$MAXIGP0ARADDR,
    I<4>:$USRUPDATE,
    I<4>:$USRTMS,
    I<4>:$USRTDI,
    I<4>:$USRTCK,
    I<4>:$USRSHIFT,
    I<4>:$USRSEL,
    I<4>:$USRRUNTEST,
    I<4>:$USRRESET,
    I<4>:$USRDRCK,
    I<4>:$USRCAPTURE,
    I<4>:$SAXIGP4WACOUNT,
    I<4>:$SAXIGP4RACOUNT,
    I<4>:$SAXIGP2WACOUNT,
    I<4>:$SAXIGP2RACOUNT,
    I<4>:$SAXIGP0WACOUNT,
    I<4>:$SAXIGP0RACOUNT,
    I<4>:$SACEFPDRRESP,
    I<4>:$SACEFPDACSNOOP,
    I<4>:$PSSMMUPLAWCACHE,
    I<4>:$PSSMMUPLARCACHE,
    I<4>:$PSPLTRIGGER,
    I<4>:$PSPLTRIGACK,
    I<4>:$PMCPLSYSMONROOTNEWDATA,
    I<4>:$MAXIGP2AWQOS,
    I<4>:$MAXIGP2AWCACHE,
    I<4>:$MAXIGP2ARQOS,
    I<4>:$MAXIGP2ARCACHE,
    I<4>:$MAXIGP0AWQOS,
    I<4>:$MAXIGP0AWCACHE,
    I<4>:$MAXIGP0ARQOS,
    I<4>:$MAXIGP0ARCACHE,
    I<4>:$IFSYSMONROOTUSERMUXADDR,
    I<4>:$IFPSOCM2APBPSTRB,
    I<4>:$IFPSNOCRPUAXI0AWREGION,
    I<4>:$IFPSNOCRPUAXI0AWQOS,
    I<4>:$IFPSNOCRPUAXI0AWCACHE,
    I<4>:$IFPSNOCRPUAXI0ARREGION,
    I<4>:$IFPSNOCRPUAXI0ARQOS,
    I<4>:$IFPSNOCRPUAXI0ARCACHE,
    I<4>:$IFPSNOCPCIAXI1AWREGION,
    I<4>:$IFPSNOCPCIAXI1AWQOS,
    I<4>:$IFPSNOCPCIAXI1AWCACHE,
    I<4>:$IFPSNOCPCIAXI1ARREGION,
    I<4>:$IFPSNOCPCIAXI1ARQOS,
    I<4>:$IFPSNOCPCIAXI1ARCACHE,
    I<4>:$IFPSNOCPCIAXI0AWREGION,
    I<4>:$IFPSNOCPCIAXI0AWQOS,
    I<4>:$IFPSNOCPCIAXI0AWCACHE,
    I<4>:$IFPSNOCPCIAXI0ARREGION,
    I<4>:$IFPSNOCPCIAXI0ARQOS,
    I<4>:$IFPSNOCPCIAXI0ARCACHE,
    I<4>:$IFPSNOCNCIAXI1AWREGION,
    I<4>:$IFPSNOCNCIAXI1AWQOS,
    I<4>:$IFPSNOCNCIAXI1AWCACHE,
    I<4>:$IFPSNOCNCIAXI1ARREGION,
    I<4>:$IFPSNOCNCIAXI1ARQOS,
    I<4>:$IFPSNOCNCIAXI1ARCACHE,
    I<4>:$IFPSNOCNCIAXI0AWREGION,
    I<4>:$IFPSNOCNCIAXI0AWQOS,
    I<4>:$IFPSNOCNCIAXI0AWCACHE,
    I<4>:$IFPSNOCNCIAXI0ARREGION,
    I<4>:$IFPSNOCNCIAXI0ARQOS,
    I<4>:$IFPSNOCNCIAXI0ARCACHE,
    I<4>:$IFPSNOCCCIAXI3AWREGION,
    I<4>:$IFPSNOCCCIAXI3AWQOS,
    I<4>:$IFPSNOCCCIAXI3AWCACHE,
    I<4>:$IFPSNOCCCIAXI3ARREGION,
    I<4>:$IFPSNOCCCIAXI3ARQOS,
    I<4>:$IFPSNOCCCIAXI3ARCACHE,
    I<4>:$IFPSNOCCCIAXI2AWREGION,
    I<4>:$IFPSNOCCCIAXI2AWQOS,
    I<4>:$IFPSNOCCCIAXI2AWCACHE,
    I<4>:$IFPSNOCCCIAXI2ARREGION,
    I<4>:$IFPSNOCCCIAXI2ARQOS,
    I<4>:$IFPSNOCCCIAXI2ARCACHE,
    I<4>:$IFPSNOCCCIAXI1AWREGION,
    I<4>:$IFPSNOCCCIAXI1AWQOS,
    I<4>:$IFPSNOCCCIAXI1AWCACHE,
    I<4>:$IFPSNOCCCIAXI1ARREGION,
    I<4>:$IFPSNOCCCIAXI1ARQOS,
    I<4>:$IFPSNOCCCIAXI1ARCACHE,
    I<4>:$IFPSNOCCCIAXI0AWREGION,
    I<4>:$IFPSNOCCCIAXI0AWQOS,
    I<4>:$IFPSNOCCCIAXI0AWCACHE,
    I<4>:$IFPSNOCCCIAXI0ARREGION,
    I<4>:$IFPSNOCCCIAXI0ARQOS,
    I<4>:$IFPSNOCCCIAXI0ARCACHE,
    I<4>:$IFPSCPMQUAD3XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD2XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD1XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMQUAD0XPIPERXMARGINREQCMD,
    I<4>:$IFPSCPMPCSRPCRODISABLE,
    I<4>:$IFPSCPMPCIEAXIAWREGION,
    I<4>:$IFPSCPMPCIEAXIAWQOS,
    I<4>:$IFPSCPMPCIEAXIAWCACHE,
    I<4>:$IFPSCPMPCIEAXIARREGION,
    I<4>:$IFPSCPMPCIEAXIARQOS,
    I<4>:$IFPSCPMPCIEAXIARCACHE,
    I<4>:$IFPSCPMCFGAXIWSTRB,
    I<4>:$IFPSCPMCFGAXIAWREGION,
    I<4>:$IFPSCPMCFGAXIAWQOS,
    I<4>:$IFPSCPMCFGAXIAWCACHE,
    I<4>:$IFPSCPMCFGAXIARREGION,
    I<4>:$IFPSCPMCFGAXIARQOS,
    I<4>:$IFPSCPMCFGAXIARCACHE,
    I<4>:$IFPMCNOCAXI0AWREGION,
    I<4>:$IFPMCNOCAXI0AWQOS,
    I<4>:$IFPMCNOCAXI0AWCACHE,
    I<4>:$IFPMCNOCAXI0ARREGION,
    I<4>:$IFPMCNOCAXI0ARQOS,
    I<4>:$IFPMCNOCAXI0ARCACHE,
    I<4>:$FMIOGEM1TXRQUEUE,
    I<4>:$FMIOGEM1RXWQUEUE,
    I<4>:$FMIOGEM1ADDMATCHVEC,
    I<4>:$FMIOGEM0TXRQUEUE,
    I<4>:$FMIOGEM0RXWQUEUE,
    I<4>:$FMIOGEM0ADDMATCHVEC,
    I<4>:$EMIOENET1TXRSTATUS,
    I<4>:$EMIOENET1SPEEDMODE,
    I<4>:$EMIOENET0TXRSTATUS,
    I<4>:$EMIOENET0SPEEDMODE,
    I<32>:$PSPLTRACEDATA,
    I<32>:$PSPLIRQFPD,
    I<32>:$PMCPLGPO,
    I<32>:$IFPSOCM2APBPWDATA,
    I<32>:$IFPSOCM2APBPADDR,
    I<32>:$IFPSCPMPCSRECOECO,
    I<32>:$IFPSCPMCHANNEL9XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL8XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL7XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL6XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL5XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL4XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL3XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL2XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL1XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL15XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL14XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL13XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL12XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL11XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL10XPIPETXDATA,
    I<32>:$IFPSCPMCHANNEL0XPIPETXDATA,
    I<32>:$IFPSCPMCFGAXIWDATA,
    I<32>:$EMIOGPIO2TN,
    I<32>:$EMIOGPIO2O,
    I<3>:$SACEFPDACPROT,
    I<3>:$MAXIGP2AWSIZE,
    I<3>:$MAXIGP2AWPROT,
    I<3>:$MAXIGP2ARSIZE,
    I<3>:$MAXIGP2ARPROT,
    I<3>:$MAXIGP0AWSIZE,
    I<3>:$MAXIGP0AWPROT,
    I<3>:$MAXIGP0ARSIZE,
    I<3>:$MAXIGP0ARPROT,
    I<3>:$IFPSOCM2APBPPROT,
    I<3>:$IFPSNOCRPUAXI0AWSIZE,
    I<3>:$IFPSNOCRPUAXI0AWPROT,
    I<3>:$IFPSNOCRPUAXI0ARSIZE,
    I<3>:$IFPSNOCRPUAXI0ARPROT,
    I<3>:$IFPSNOCPCIAXI1AWSIZE,
    I<3>:$IFPSNOCPCIAXI1AWPROT,
    I<3>:$IFPSNOCPCIAXI1ARSIZE,
    I<3>:$IFPSNOCPCIAXI1ARPROT,
    I<3>:$IFPSNOCPCIAXI0AWSIZE,
    I<3>:$IFPSNOCPCIAXI0AWPROT,
    I<3>:$IFPSNOCPCIAXI0ARSIZE,
    I<3>:$IFPSNOCPCIAXI0ARPROT,
    I<3>:$IFPSNOCNCIAXI1AWSIZE,
    I<3>:$IFPSNOCNCIAXI1AWPROT,
    I<3>:$IFPSNOCNCIAXI1ARSIZE,
    I<3>:$IFPSNOCNCIAXI1ARPROT,
    I<3>:$IFPSNOCNCIAXI0AWSIZE,
    I<3>:$IFPSNOCNCIAXI0AWPROT,
    I<3>:$IFPSNOCNCIAXI0ARSIZE,
    I<3>:$IFPSNOCNCIAXI0ARPROT,
    I<3>:$IFPSNOCCCIAXI3AWSIZE,
    I<3>:$IFPSNOCCCIAXI3AWPROT,
    I<3>:$IFPSNOCCCIAXI3ARSIZE,
    I<3>:$IFPSNOCCCIAXI3ARPROT,
    I<3>:$IFPSNOCCCIAXI2AWSIZE,
    I<3>:$IFPSNOCCCIAXI2AWPROT,
    I<3>:$IFPSNOCCCIAXI2ARSIZE,
    I<3>:$IFPSNOCCCIAXI2ARPROT,
    I<3>:$IFPSNOCCCIAXI1AWSIZE,
    I<3>:$IFPSNOCCCIAXI1AWPROT,
    I<3>:$IFPSNOCCCIAXI1ARSIZE,
    I<3>:$IFPSNOCCCIAXI1ARPROT,
    I<3>:$IFPSNOCCCIAXI0AWSIZE,
    I<3>:$IFPSNOCCCIAXI0AWPROT,
    I<3>:$IFPSNOCCCIAXI0ARSIZE,
    I<3>:$IFPSNOCCCIAXI0ARPROT,
    I<3>:$IFPSCPMPCIEAXIAWSIZE,
    I<3>:$IFPSCPMPCIEAXIAWPROT,
    I<3>:$IFPSCPMPCIEAXIARSIZE,
    I<3>:$IFPSCPMPCIEAXIARPROT,
    I<3>:$IFPSCPMLINK1XPIPEPIPERATE,
    I<3>:$IFPSCPMLINK0XPIPEPIPERATE,
    I<3>:$IFPSCPMCHANNEL9XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL8XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL7XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL6XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL5XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL4XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL3XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL2XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL1XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL15XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL14XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL13XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL12XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL11XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL10XPIPETXMARGIN,
    I<3>:$IFPSCPMCHANNEL0XPIPETXMARGIN,
    I<3>:$IFPSCPMCFGAXIAWSIZE,
    I<3>:$IFPSCPMCFGAXIAWPROT,
    I<3>:$IFPSCPMCFGAXIARSIZE,
    I<3>:$IFPSCPMCFGAXIARPROT,
    I<3>:$IFPMCNOCAXI0AWSIZE,
    I<3>:$IFPMCNOCAXI0AWPROT,
    I<3>:$IFPMCNOCAXI0ARSIZE,
    I<3>:$IFPMCNOCAXI0ARPROT,
    I<3>:$FMIOSD1BUSVOLTAGEOUT,
    I<3>:$FMIOSD0BUSVOLTAGEOUT,
    I<3>:$EMIOTTC3WAVEO,
    I<3>:$EMIOTTC2WAVEO,
    I<3>:$EMIOTTC1WAVEO,
    I<3>:$EMIOTTC0WAVEO,
    I<3>:$EMIOSPI1SSON,
    I<3>:$EMIOSPI0SSON,
    I<26>:$FMIOFPDLPDEMIOIN,
    I<2>:$SAXIGP4RRESP,
    I<2>:$SAXIGP4BRESP,
    I<2>:$SAXIGP2RRESP,
    I<2>:$SAXIGP2BRESP,
    I<2>:$SAXIGP0RRESP,
    I<2>:$SAXIGP0BRESP,
    I<2>:$SAXIACPRRESP,
    I<2>:$SAXIACPBRESP,
    I<2>:$SACEFPDBRESP,
    I<2>:$PSSMMUPLRRESP,
    I<2>:$PSSMMUPLBRESP,
    I<2>:$PSPLSTANDBYWFI,
    I<2>:$PSPLSTANDBYWFE,
    I<2>:$MAXIGP2AWBURST,
    I<2>:$MAXIGP2ARBURST,
    I<2>:$MAXIGP0AWBURST,
    I<2>:$MAXIGP0ARBURST,
    I<2>:$IFPSNOCRPUAXI0AWBURST,
    I<2>:$IFPSNOCRPUAXI0ARBURST,
    I<2>:$IFPSNOCPCIAXI1AWBURST,
    I<2>:$IFPSNOCPCIAXI1ARBURST,
    I<2>:$IFPSNOCPCIAXI0AWBURST,
    I<2>:$IFPSNOCPCIAXI0ARBURST,
    I<2>:$IFPSNOCNCIAXI1AWBURST,
    I<2>:$IFPSNOCNCIAXI1ARBURST,
    I<2>:$IFPSNOCNCIAXI0AWBURST,
    I<2>:$IFPSNOCNCIAXI0ARBURST,
    I<2>:$IFPSNOCCCIAXI3AWBURST,
    I<2>:$IFPSNOCCCIAXI3ARBURST,
    I<2>:$IFPSNOCCCIAXI2AWBURST,
    I<2>:$IFPSNOCCCIAXI2ARBURST,
    I<2>:$IFPSNOCCCIAXI1AWBURST,
    I<2>:$IFPSNOCCCIAXI1ARBURST,
    I<2>:$IFPSNOCCCIAXI0AWBURST,
    I<2>:$IFPSNOCCCIAXI0ARBURST,
    I<2>:$IFPSCPMQUAD3XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD2XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD1XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMQUAD0XPIPERXMARGINREQLANENUM,
    I<2>:$IFPSCPMPCIEAXIAWBURST,
    I<2>:$IFPSCPMPCIEAXIARBURST,
    I<2>:$IFPSCPMHSDPCHANNEL2XPIPETXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL1XPIPETXHEADER,
    I<2>:$IFPSCPMHSDPCHANNEL0XPIPETXHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL9XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL9XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL8XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL8XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL8XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL7XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL7XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL7XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL6XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL6XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL6XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL5XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL5XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL5XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL4XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL4XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL4XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL3XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL3XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL3XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL2XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL2XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL2XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL1XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL1XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL1XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL15XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL15XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL15XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL14XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL14XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL14XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL13XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL13XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL13XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL12XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL12XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL12XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL11XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL11XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL11XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL10XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL10XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL10XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCHANNEL0XPIPETXSYNCHEADER,
    I<2>:$IFPSCPMCHANNEL0XPIPETXCHARISK,
    I<2>:$IFPSCPMCHANNEL0XPIPEPOWERDOWN,
    I<2>:$IFPSCPMCFGAXIAWBURST,
    I<2>:$IFPSCPMCFGAXIARBURST,
    I<2>:$IFPMCNOCAXI0AWBURST,
    I<2>:$IFPMCNOCAXI0ARBURST,
    I<2>:$IFNOCPSPCIAXI0RRESP,
    I<2>:$IFNOCPSPCIAXI0RID,
    I<2>:$IFNOCPSPCIAXI0BRESP,
    I<2>:$IFNOCPSPCIAXI0BID,
    I<2>:$IFNOCPSNCIAXI1RRESP,
    I<2>:$IFNOCPSNCIAXI1RID,
    I<2>:$IFNOCPSNCIAXI1BRESP,
    I<2>:$IFNOCPSNCIAXI1BID,
    I<2>:$IFNOCPSNCIAXI0RRESP,
    I<2>:$IFNOCPSNCIAXI0RID,
    I<2>:$IFNOCPSNCIAXI0BRESP,
    I<2>:$IFNOCPSNCIAXI0BID,
    I<2>:$IFNOCPSCCIAXI1RRESP,
    I<2>:$IFNOCPSCCIAXI1RID,
    I<2>:$IFNOCPSCCIAXI1BRESP,
    I<2>:$IFNOCPSCCIAXI1BID,
    I<2>:$IFNOCPSCCIAXI0RRESP,
    I<2>:$IFNOCPSCCIAXI0RID,
    I<2>:$IFNOCPSCCIAXI0BRESP,
    I<2>:$IFNOCPSCCIAXI0BID,
    I<2>:$IFNOCPMCAXI0RRESP,
    I<2>:$IFNOCPMCAXI0RID,
    I<2>:$IFNOCPMCAXI0BRESP,
    I<2>:$IFNOCPMCAXI0BID,
    I<2>:$IFCPMPSAXI1RRESP,
    I<2>:$IFCPMPSAXI1BRESP,
    I<2>:$IFCPMPSAXI0RRESP,
    I<2>:$IFCPMPSAXI0BRESP,
    I<2>:$HSMREFCLK,
    I<2>:$EMIOENET1TXRRD,
    I<2>:$EMIOENET1DMABUSWIDTH,
    I<2>:$EMIOENET0TXRRD,
    I<2>:$EMIOENET0DMABUSWIDTH,
    I<18>:$IFPSNOCRPUAXI0AWUSER,
    I<18>:$IFPSNOCRPUAXI0ARUSER,
    I<18>:$IFPSNOCPCIAXI1AWUSER,
    I<18>:$IFPSNOCPCIAXI1ARUSER,
    I<18>:$IFPSNOCPCIAXI0AWUSER,
    I<18>:$IFPSNOCPCIAXI0ARUSER,
    I<18>:$IFPSNOCNCIAXI1AWUSER,
    I<18>:$IFPSNOCNCIAXI1ARUSER,
    I<18>:$IFPSNOCNCIAXI0AWUSER,
    I<18>:$IFPSNOCNCIAXI0ARUSER,
    I<18>:$IFPSNOCCCIAXI3AWUSER,
    I<18>:$IFPSNOCCCIAXI3ARUSER,
    I<18>:$IFPSNOCCCIAXI2AWUSER,
    I<18>:$IFPSNOCCCIAXI2ARUSER,
    I<18>:$IFPSNOCCCIAXI1AWUSER,
    I<18>:$IFPSNOCCCIAXI1ARUSER,
    I<18>:$IFPSNOCCCIAXI0AWUSER,
    I<18>:$IFPSNOCCCIAXI0ARUSER,
    I<18>:$IFPSCPMPCIEAXIAWUSER,
    I<18>:$IFPSCPMPCIEAXIARUSER,
    I<18>:$IFPMCNOCAXI0AWUSER,
    I<18>:$IFPMCNOCAXI0ARUSER,
    I<18>:$IFCPMPSAXI0RUSER,
    I<17>:$IFPSNOCRPUAXI0WUSER,
    I<17>:$IFPSNOCPCIAXI1WUSER,
    I<17>:$IFPSNOCPCIAXI0WUSER,
    I<17>:$IFPSNOCNCIAXI1WUSER,
    I<17>:$IFPSNOCNCIAXI0WUSER,
    I<17>:$IFPSNOCCCIAXI3WUSER,
    I<17>:$IFPSNOCCCIAXI2WUSER,
    I<17>:$IFPSNOCCCIAXI1WUSER,
    I<17>:$IFPSNOCCCIAXI0WUSER,
    I<17>:$IFPSCPMPCIEAXIWUSER,
    I<17>:$IFPMCNOCAXI0WUSER,
    I<17>:$IFNOCPSPCIAXI0RUSER,
    I<17>:$IFNOCPSNCIAXI1RUSER,
    I<17>:$IFNOCPSNCIAXI0RUSER,
    I<17>:$IFNOCPSCCIAXI1RUSER,
    I<17>:$IFNOCPSCCIAXI0RUSER,
    I<17>:$IFNOCPMCAXI0RUSER,
    I<17>:$IFCPMPSAXI1RUSER,
    I<16>:$MAXIGP2WSTRB,
    I<16>:$MAXIGP2AWUSER,
    I<16>:$MAXIGP2AWID,
    I<16>:$MAXIGP2ARUSER,
    I<16>:$MAXIGP2ARID,
    I<16>:$MAXIGP0WSTRB,
    I<16>:$MAXIGP0AWUSER,
    I<16>:$MAXIGP0AWID,
    I<16>:$MAXIGP0ARUSER,
    I<16>:$MAXIGP0ARID,
    I<16>:$IFPSNOCRPUAXI0WSTRB,
    I<16>:$IFPSNOCRPUAXI0WID,
    I<16>:$IFPSNOCRPUAXI0AWID,
    I<16>:$IFPSNOCRPUAXI0ARID,
    I<16>:$IFPSNOCPCIAXI1WSTRB,
    I<16>:$IFPSNOCPCIAXI1WID,
    I<16>:$IFPSNOCPCIAXI1AWID,
    I<16>:$IFPSNOCPCIAXI1ARID,
    I<16>:$IFPSNOCPCIAXI0WSTRB,
    I<16>:$IFPSNOCPCIAXI0WID,
    I<16>:$IFPSNOCPCIAXI0AWID,
    I<16>:$IFPSNOCPCIAXI0ARID,
    I<16>:$IFPSNOCNCIAXI1WSTRB,
    I<16>:$IFPSNOCNCIAXI1WID,
    I<16>:$IFPSNOCNCIAXI1AWID,
    I<16>:$IFPSNOCNCIAXI1ARID,
    I<16>:$IFPSNOCNCIAXI0WSTRB,
    I<16>:$IFPSNOCNCIAXI0WID,
    I<16>:$IFPSNOCNCIAXI0AWID,
    I<16>:$IFPSNOCNCIAXI0ARID,
    I<16>:$IFPSNOCCCIAXI3WSTRB,
    I<16>:$IFPSNOCCCIAXI3WID,
    I<16>:$IFPSNOCCCIAXI3AWID,
    I<16>:$IFPSNOCCCIAXI3ARID,
    I<16>:$IFPSNOCCCIAXI2WSTRB,
    I<16>:$IFPSNOCCCIAXI2WID,
    I<16>:$IFPSNOCCCIAXI2AWID,
    I<16>:$IFPSNOCCCIAXI2ARID,
    I<16>:$IFPSNOCCCIAXI1WSTRB,
    I<16>:$IFPSNOCCCIAXI1WID,
    I<16>:$IFPSNOCCCIAXI1AWID,
    I<16>:$IFPSNOCCCIAXI1ARID,
    I<16>:$IFPSNOCCCIAXI0WSTRB,
    I<16>:$IFPSNOCCCIAXI0WID,
    I<16>:$IFPSNOCCCIAXI0AWID,
    I<16>:$IFPSNOCCCIAXI0ARID,
    I<16>:$IFPSCPMPCIEAXIWSTRB,
    I<16>:$IFPSCPMPCIEAXIWID,
    I<16>:$IFPSCPMPCIEAXIAWID,
    I<16>:$IFPSCPMPCIEAXIARID,
    I<16>:$IFPSCPMCFGAXIWID,
    I<16>:$IFPSCPMCFGAXIAWUSER,
    I<16>:$IFPSCPMCFGAXIAWID,
    I<16>:$IFPSCPMCFGAXIARUSER,
    I<16>:$IFPSCPMCFGAXIARID,
    I<16>:$IFPMCNOCAXI0WSTRB,
    I<16>:$IFPMCNOCAXI0WID,
    I<16>:$IFPMCNOCAXI0AWID,
    I<16>:$IFPMCNOCAXI0ARID,
    I<16>:$IFNOCPSPCIAXI0BUSER,
    I<16>:$IFNOCPSNCIAXI1BUSER,
    I<16>:$IFNOCPSNCIAXI0BUSER,
    I<16>:$IFNOCPSCCIAXI1BUSER,
    I<16>:$IFNOCPSCCIAXI0BUSER,
    I<16>:$IFNOCPMCAXI0BUSER,
    I<16>:$IFCPMPSAXI1RID,
    I<16>:$IFCPMPSAXI1BUSER,
    I<16>:$IFCPMPSAXI1BID,
    I<16>:$IFCPMPSAXI0RID,
    I<16>:$IFCPMPSAXI0BID,
    I<128>:$SAXIGP4RDATA,
    I<128>:$SAXIGP2RDATA,
    I<128>:$SAXIGP0RDATA,
    I<128>:$SAXIACPRDATA,
    I<128>:$SACEFPDRDATA,
    I<128>:$MAXIGP2WDATA,
    I<128>:$MAXIGP0WDATA,
    I<128>:$IFPSNOCRPUAXI0WDATA,
    I<128>:$IFPSNOCPCIAXI1WDATA,
    I<128>:$IFPSNOCPCIAXI0WDATA,
    I<128>:$IFPSNOCNCIAXI1WDATA,
    I<128>:$IFPSNOCNCIAXI0WDATA,
    I<128>:$IFPSNOCCCIAXI3WDATA,
    I<128>:$IFPSNOCCCIAXI2WDATA,
    I<128>:$IFPSNOCCCIAXI1WDATA,
    I<128>:$IFPSNOCCCIAXI0WDATA,
    I<128>:$IFPSCPMPCIEAXIWDATA,
    I<128>:$IFPMCNOCAXI0WDATA,
    I<128>:$IFNOCPSPCIAXI0RDATA,
    I<128>:$IFNOCPSNCIAXI1RDATA,
    I<128>:$IFNOCPSNCIAXI0RDATA,
    I<128>:$IFNOCPSCCIAXI1RDATA,
    I<128>:$IFNOCPSCCIAXI0RDATA,
    I<128>:$IFNOCPMCAXI0RDATA,
    I<128>:$IFCPMPSAXI1RDATA,
    I<128>:$IFCPMPSAXI0RDATA,
    I<12>:$PLHSDPEGRESSTUSER,
    I<1>:$IFPSNOCRPUAXI0WLAST,
    I<1>:$IFPSNOCRPUAXI0AWLOCK,
    I<1>:$IFPSNOCRPUAXI0ARLOCK,
    I<1>:$IFPSNOCPCIAXI1WLAST,
    I<1>:$IFPSNOCPCIAXI1AWLOCK,
    I<1>:$IFPSNOCPCIAXI1ARLOCK,
    I<1>:$IFPSNOCPCIAXI0WLAST,
    I<1>:$IFPSNOCPCIAXI0AWLOCK,
    I<1>:$IFPSNOCPCIAXI0ARLOCK,
    I<1>:$IFPSNOCNCIAXI1WLAST,
    I<1>:$IFPSNOCNCIAXI1AWLOCK,
    I<1>:$IFPSNOCNCIAXI1ARLOCK,
    I<1>:$IFPSNOCNCIAXI0WLAST,
    I<1>:$IFPSNOCNCIAXI0AWLOCK,
    I<1>:$IFPSNOCNCIAXI0ARLOCK,
    I<1>:$IFPSNOCCCIAXI3WLAST,
    I<1>:$IFPSNOCCCIAXI3AWLOCK,
    I<1>:$IFPSNOCCCIAXI3ARLOCK,
    I<1>:$IFPSNOCCCIAXI2WLAST,
    I<1>:$IFPSNOCCCIAXI2AWLOCK,
    I<1>:$IFPSNOCCCIAXI2ARLOCK,
    I<1>:$IFPSNOCCCIAXI1WLAST,
    I<1>:$IFPSNOCCCIAXI1AWLOCK,
    I<1>:$IFPSNOCCCIAXI1ARLOCK,
    I<1>:$IFPSNOCCCIAXI0WLAST,
    I<1>:$IFPSNOCCCIAXI0AWLOCK,
    I<1>:$IFPSNOCCCIAXI0ARLOCK,
    I<1>:$IFPSCPMPCIEAXIWLAST,
    I<1>:$IFPSCPMPCIEAXIAWLOCK,
    I<1>:$IFPSCPMPCIEAXIARLOCK,
    I<1>:$IFPSCPMCFGAXIWLAST,
    I<1>:$IFPSCPMCFGAXIAWLOCK,
    I<1>:$IFPSCPMCFGAXIARLOCK,
    I<1>:$IFPMCNOCAXI0WLAST,
    I<1>:$IFPMCNOCAXI0AWLOCK,
    I<1>:$IFPMCNOCAXI0ARLOCK,
    I<1>:$IFNOCPSPCIAXI0RLAST,
    I<1>:$IFNOCPSNCIAXI1RLAST,
    I<1>:$IFNOCPSNCIAXI0RLAST,
    I<1>:$IFNOCPSCCIAXI1RLAST,
    I<1>:$IFNOCPSCCIAXI0RLAST,
    I<1>:$IFNOCPMCAXI0RLAST,
    I<1>:$IFCPMPSAXI1RLAST,
    I<1>:$IFCPMPSAXI0RLAST,
    I<1>:$IFCPMPSAXI0BUSER,
    I<1>:$SAXIGP4WREADY,
    I<1>:$SAXIGP4RVALID,
    I<1>:$SAXIGP4RLAST,
    I<1>:$SAXIGP4BVALID,
    I<1>:$SAXIGP4AWREADY,
    I<1>:$SAXIGP4ARREADY,
    I<1>:$SAXIGP2WREADY,
    I<1>:$SAXIGP2RVALID,
    I<1>:$SAXIGP2RLAST,
    I<1>:$SAXIGP2BVALID,
    I<1>:$SAXIGP2AWREADY,
    I<1>:$SAXIGP2ARREADY,
    I<1>:$SAXIGP0WREADY,
    I<1>:$SAXIGP0RVALID,
    I<1>:$SAXIGP0RLAST,
    I<1>:$SAXIGP0BVALID,
    I<1>:$SAXIGP0AWREADY,
    I<1>:$SAXIGP0ARREADY,
    I<1>:$SAXIACPWREADY,
    I<1>:$SAXIACPRVALID,
    I<1>:$SAXIACPRLAST,
    I<1>:$SAXIACPBVALID,
    I<1>:$SAXIACPAWREADY,
    I<1>:$SAXIACPARREADY,
    I<1>:$SACEFPDWREADY,
    I<1>:$SACEFPDRVALID,
    I<1>:$SACEFPDRUSER,
    I<1>:$SACEFPDRLAST,
    I<1>:$SACEFPDCRREADY,
    I<1>:$SACEFPDCDREADY,
    I<1>:$SACEFPDBVALID,
    I<1>:$SACEFPDBUSER,
    I<1>:$SACEFPDAWREADY,
    I<1>:$SACEFPDARREADY,
    I<1>:$SACEFPDACVALID,
    I<1>:$RPU_NOC_0,
    I<1>:$RPUEVENTO1,
    I<1>:$RPUEVENTO0,
    I<1>:$PSSMMUPLWNS,
    I<1>:$PSSMMUPLWERR,
    I<1>:$PSSMMUPLRVALID,
    I<1>:$PSSMMUPLRNS,
    I<1>:$PSSMMUPLRERR,
    I<1>:$PSSMMUPLBVALID,
    I<1>:$PSSMMUPLAWVALID,
    I<1>:$PSSMMUPLARVALID,
    I<1>:$PSPSNOCRPUAXI0CLK,
    I<1>:$PSPSNOCPCIAXI1CLK,
    I<1>:$PSPSNOCPCIAXI0CLK,
    I<1>:$PSPSNOCNCIAXI1CLK,
    I<1>:$PSPSNOCNCIAXI0CLK,
    I<1>:$PSPSNOCCCIAXI3CLK,
    I<1>:$PSPSNOCCCIAXI2CLK,
    I<1>:$PSPSNOCCCIAXI1CLK,
    I<1>:$PSPSNOCCCIAXI0CLK,
    I<1>:$PSPMCNOCAXI0CLK,
    I<1>:$PSPLTRACECTL,
    I<1>:$PSPLSYNCREQ,
    I<1>:$PSPLEVENTO,
    I<1>:$PSPLATREADY,
    I<1>:$PSPLAFVALID,
    I<1>:$PSNOCPSPCIAXI0CLK,
    I<1>:$PSNOCPSNCIAXI1CLK,
    I<1>:$PSNOCPSNCIAXI0CLK,
    I<1>:$PSNOCPSCCIAXI1CLK,
    I<1>:$PSNOCPSCCIAXI0CLK,
    I<1>:$PSNOCPMCAXI0CLK,
    I<1>:$PMUAIBAFIFMLPDREQ,
    I<1>:$PMUAIBAFIFMFPDREQ,
    I<1>:$PMC_NOC_0,
    I<1>:$PLRST3N,
    I<1>:$PLRST2N,
    I<1>:$PLRST1N,
    I<1>:$PLRST0N,
    I<1>:$PLREFCLKMUXMONITOR,
    I<1>:$PLPSSMMUCOMPWRREADY,
    I<1>:$PLPSSMMUCOMPRDREADY,
    I<1>:$PLPSSMMUAWREADY,
    I<1>:$PLPSSMMUARREADY,
    I<1>:$PLHSDPINGRESSTREADY,
    I<1>:$PLHSDPEGRESSTVALID,
    I<1>:$PLHSDPEGRESSTLAST,
    I<1>:$PERST1N,
    I<1>:$PERST0N,
    I<1>:$PCIE_NOC_1,
    I<1>:$PCIE_NOC_0,
    I<1>:$OSCRTCCLK,
    I<1>:$NPIRSTN,
    I<1>:$NPICLK,
    I<1>:$NCI_NOC_1,
    I<1>:$NCI_NOC_0,
    I<1>:$MAXIGP2WVALID,
    I<1>:$MAXIGP2WLAST,
    I<1>:$MAXIGP2RREADY,
    I<1>:$MAXIGP2BREADY,
    I<1>:$MAXIGP2AWVALID,
    I<1>:$MAXIGP2AWLOCK,
    I<1>:$MAXIGP2ARVALID,
    I<1>:$MAXIGP2ARLOCK,
    I<1>:$MAXIGP0WVALID,
    I<1>:$MAXIGP0WLAST,
    I<1>:$MAXIGP0RREADY,
    I<1>:$MAXIGP0BREADY,
    I<1>:$MAXIGP0AWVALID,
    I<1>:$MAXIGP0AWLOCK,
    I<1>:$MAXIGP0ARVALID,
    I<1>:$MAXIGP0ARLOCK,
    I<1>:$LPDCPMTOPSWCLK,
    I<1>:$LPDCPMSWITCHTIMEOUTCNT,
    I<1>:$LPDCPMINREFCLK,
    I<1>:$IFPSOCM2APBPWRITE,
    I<1>:$IFPSOCM2APBPSEL,
    I<1>:$IFPSOCM2APBPENABLE,
    I<1>:$IFPSNOCRPUAXI0WVALID,
    I<1>:$IFPSNOCRPUAXI0RREADY,
    I<1>:$IFPSNOCRPUAXI0BREADY,
    I<1>:$IFPSNOCRPUAXI0AWVALID,
    I<1>:$IFPSNOCRPUAXI0ARVALID,
    I<1>:$IFPSNOCPCIAXI1WVALID,
    I<1>:$IFPSNOCPCIAXI1RREADY,
    I<1>:$IFPSNOCPCIAXI1BREADY,
    I<1>:$IFPSNOCPCIAXI1AWVALID,
    I<1>:$IFPSNOCPCIAXI1ARVALID,
    I<1>:$IFPSNOCPCIAXI0WVALID,
    I<1>:$IFPSNOCPCIAXI0RREADY,
    I<1>:$IFPSNOCPCIAXI0BREADY,
    I<1>:$IFPSNOCPCIAXI0AWVALID,
    I<1>:$IFPSNOCPCIAXI0ARVALID,
    I<1>:$IFPSNOCNCIAXI1WVALID,
    I<1>:$IFPSNOCNCIAXI1RREADY,
    I<1>:$IFPSNOCNCIAXI1BREADY,
    I<1>:$IFPSNOCNCIAXI1AWVALID,
    I<1>:$IFPSNOCNCIAXI1ARVALID,
    I<1>:$IFPSNOCNCIAXI0WVALID,
    I<1>:$IFPSNOCNCIAXI0RREADY,
    I<1>:$IFPSNOCNCIAXI0BREADY,
    I<1>:$IFPSNOCNCIAXI0AWVALID,
    I<1>:$IFPSNOCNCIAXI0ARVALID,
    I<1>:$IFPSNOCCCIAXI3WVALID,
    I<1>:$IFPSNOCCCIAXI3RREADY,
    I<1>:$IFPSNOCCCIAXI3BREADY,
    I<1>:$IFPSNOCCCIAXI3AWVALID,
    I<1>:$IFPSNOCCCIAXI3ARVALID,
    I<1>:$IFPSNOCCCIAXI2WVALID,
    I<1>:$IFPSNOCCCIAXI2RREADY,
    I<1>:$IFPSNOCCCIAXI2BREADY,
    I<1>:$IFPSNOCCCIAXI2AWVALID,
    I<1>:$IFPSNOCCCIAXI2ARVALID,
    I<1>:$IFPSNOCCCIAXI1WVALID,
    I<1>:$IFPSNOCCCIAXI1RREADY,
    I<1>:$IFPSNOCCCIAXI1BREADY,
    I<1>:$IFPSNOCCCIAXI1AWVALID,
    I<1>:$IFPSNOCCCIAXI1ARVALID,
    I<1>:$IFPSNOCCCIAXI0WVALID,
    I<1>:$IFPSNOCCCIAXI0RREADY,
    I<1>:$IFPSNOCCCIAXI0BREADY,
    I<1>:$IFPSNOCCCIAXI0AWVALID,
    I<1>:$IFPSNOCCCIAXI0ARVALID,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD3XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD2XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD1XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINRESACK,
    I<1>:$IFPSCPMQUAD0XPIPERXMARGINREQREQ,
    I<1>:$IFPSCPMPCSRPCRTRISTATE,
    I<1>:$IFPSCPMPCSRPCRSTARTCAL,
    I<1>:$IFPSCPMPCSRPCRSTARTBISR,
    I<1>:$IFPSCPMPCSRPCRSCANCLR,
    I<1>:$IFPSCPMPCSRPCRPWRDN,
    I<1>:$IFPSCPMPCSRPCRPCOMPLETE,
    I<1>:$IFPSCPMPCSRPCRMEMCLR,
    I<1>:$IFPSCPMPCSRPCRINITSTATE,
    I<1>:$IFPSCPMPCSRPCRHOLDSTATE,
    I<1>:$IFPSCPMPCSRPCRGATEREG,
    I<1>:$IFPSCPMPCSRPCRFABRICEN,
    I<1>:$IFPSCPMPCSRPCRDISNPICLK,
    I<1>:$IFPSCPMPCSRPCRAPBEN,
    I<1>:$IFPSCPMPCIEAXIWVALID,
    I<1>:$IFPSCPMPCIEAXIRREADY,
    I<1>:$IFPSCPMPCIEAXIBREADY,
    I<1>:$IFPSCPMPCIEAXIAWVALID,
    I<1>:$IFPSCPMPCIEAXIARVALID,
    I<1>:$IFPSCPMLINK1XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFPSCPMLINK1XPIPEPCIEPERSTN,
    I<1>:$IFPSCPMLINK1XPIPEPCIELINKREACHTARGET,
    I<1>:$IFPSCPMLINK1XPIPEGTPIPECLK,
    I<1>:$IFPSCPMLINK0XPIPEPHYESMADAPTATIONSAVE,
    I<1>:$IFPSCPMLINK0XPIPEPCIEPERSTN,
    I<1>:$IFPSCPMLINK0XPIPEPCIELINKREACHTARGET,
    I<1>:$IFPSCPMLINK0XPIPEGTPIPECLK,
    I<1>:$IFPSCPMINTQUADXPIPEPHYREADYFRBOT,
    I<1>:$IFPSCPMHSDPLINKXPIPEGTRXUSRCLK,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL2XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL1XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXPCSRESET,
    I<1>:$IFPSCPMHSDPCHANNEL0XPIPERXGEARBOXSLIP,
    I<1>:$IFPSCPMCHANNEL9XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL9XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL9XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL9XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL9XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL9XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL9XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL8XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL8XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL8XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL8XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL8XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL8XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL8XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL7XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL7XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL7XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL7XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL7XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL7XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL7XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL6XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL6XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL6XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL6XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL6XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL6XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL6XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL5XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL5XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL5XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL5XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL5XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL5XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL5XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL4XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL4XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL4XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL4XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL4XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL4XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL4XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL3XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL3XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL3XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL3XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL3XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL3XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL3XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL2XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL2XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL2XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL2XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL2XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL2XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL2XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL1XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL1XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL1XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL1XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL1XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL1XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL1XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL15XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL15XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL15XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL15XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL15XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL15XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL15XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL14XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL14XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL14XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL14XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL14XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL14XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL14XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL13XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL13XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL13XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL13XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL13XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL13XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL13XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL12XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL12XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL12XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL12XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL12XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL12XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL12XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL11XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL11XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL11XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL11XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL11XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL11XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL11XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL10XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL10XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL10XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL10XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL10XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL10XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL10XPIPERXPOLARITY,
    I<1>:$IFPSCPMCHANNEL0XPIPETXSWING,
    I<1>:$IFPSCPMCHANNEL0XPIPETXSTARTBLOCK,
    I<1>:$IFPSCPMCHANNEL0XPIPETXELECIDLE,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDETECTRXLOOPBACK,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDEEMPH,
    I<1>:$IFPSCPMCHANNEL0XPIPETXDATAVALID,
    I<1>:$IFPSCPMCHANNEL0XPIPETXCOMPLIANCE,
    I<1>:$IFPSCPMCHANNEL0XPIPERXTERMINATION,
    I<1>:$IFPSCPMCHANNEL0XPIPERXPOLARITY,
    I<1>:$IFPSCPMCFGAXIWVALID,
    I<1>:$IFPSCPMCFGAXIRREADY,
    I<1>:$IFPSCPMCFGAXIBREADY,
    I<1>:$IFPSCPMCFGAXIAWVALID,
    I<1>:$IFPSCPMCFGAXIARVALID,
    I<1>:$IFPMCNOCAXI0WVALID,
    I<1>:$IFPMCNOCAXI0RREADY,
    I<1>:$IFPMCNOCAXI0BREADY,
    I<1>:$IFPMCNOCAXI0AWVALID,
    I<1>:$IFPMCNOCAXI0ARVALID,
    I<1>:$IFPMCCFUSEUCFUSEUHEARTBEAT,
    I<1>:$IFPMCCFUSEUCFUSEUHALTED,
    I<1>:$IFPMCCFUSEUCFUSEUENDOFCALIB,
    I<1>:$IFPMCCFUSEUCFUSEUECCERROR,
    I<1>:$IFPMCCFUSEUCFUSEUCRCERROR,
    I<1>:$IFNOCPSPCIAXI0WREADY,
    I<1>:$IFNOCPSPCIAXI0RVALID,
    I<1>:$IFNOCPSPCIAXI0BVALID,
    I<1>:$IFNOCPSPCIAXI0AWREADY,
    I<1>:$IFNOCPSPCIAXI0ARREADY,
    I<1>:$IFNOCPSNCIAXI1WREADY,
    I<1>:$IFNOCPSNCIAXI1RVALID,
    I<1>:$IFNOCPSNCIAXI1BVALID,
    I<1>:$IFNOCPSNCIAXI1AWREADY,
    I<1>:$IFNOCPSNCIAXI1ARREADY,
    I<1>:$IFNOCPSNCIAXI0WREADY,
    I<1>:$IFNOCPSNCIAXI0RVALID,
    I<1>:$IFNOCPSNCIAXI0BVALID,
    I<1>:$IFNOCPSNCIAXI0AWREADY,
    I<1>:$IFNOCPSNCIAXI0ARREADY,
    I<1>:$IFNOCPSCCIAXI1WREADY,
    I<1>:$IFNOCPSCCIAXI1RVALID,
    I<1>:$IFNOCPSCCIAXI1BVALID,
    I<1>:$IFNOCPSCCIAXI1AWREADY,
    I<1>:$IFNOCPSCCIAXI1ARREADY,
    I<1>:$IFNOCPSCCIAXI0WREADY,
    I<1>:$IFNOCPSCCIAXI0RVALID,
    I<1>:$IFNOCPSCCIAXI0BVALID,
    I<1>:$IFNOCPSCCIAXI0AWREADY,
    I<1>:$IFNOCPSCCIAXI0ARREADY,
    I<1>:$IFNOCPMCAXI0WREADY,
    I<1>:$IFNOCPMCAXI0RVALID,
    I<1>:$IFNOCPMCAXI0BVALID,
    I<1>:$IFNOCPMCAXI0AWREADY,
    I<1>:$IFNOCPMCAXI0ARREADY,
    I<1>:$IFCPMPSAXI1WREADY,
    I<1>:$IFCPMPSAXI1RVALID,
    I<1>:$IFCPMPSAXI1BVALID,
    I<1>:$IFCPMPSAXI1AWREADY,
    I<1>:$IFCPMPSAXI1ARREADY,
    I<1>:$IFCPMPSAXI0WREADY,
    I<1>:$IFCPMPSAXI0RVALID,
    I<1>:$IFCPMPSAXI0BVALID,
    I<1>:$IFCPMPSAXI0AWREADY,
    I<1>:$IFCPMPSAXI0ARREADY,
    I<1>:$FMIOWWDTRESETPENDING,
    I<1>:$FMIOWWDTRESET,
    I<1>:$FMIOWWDTINTERRUPT,
    I<1>:$FMIOUART1TXD,
    I<1>:$FMIOUART1NUARTRTS,
    I<1>:$FMIOUART1NUARTOUT2,
    I<1>:$FMIOUART1NUARTOUT1,
    I<1>:$FMIOUART1NUARTDTR,
    I<1>:$FMIOUART1NSIROUT,
    I<1>:$FMIOUART0TXD,
    I<1>:$FMIOUART0NUARTRTS,
    I<1>:$FMIOUART0NUARTOUT2,
    I<1>:$FMIOUART0NUARTOUT1,
    I<1>:$FMIOUART0NUARTDTR,
    I<1>:$FMIOUART0NSIROUT,
    I<1>:$FMIOSYSMONI2CSMBALERTTRIB,
    I<1>:$FMIOSYSMONI2CSDATRIB,
    I<1>:$FMIOSYSMONI2CSCLTRIB,
    I<1>:$FMIOSD1SDIFCMDOUT,
    I<1>:$FMIOSD1SDIFCMDOE,
    I<1>:$FMIOSD1SDIFCLKOUT,
    I<1>:$FMIOSD1LEDCONTROLOUT,
    I<1>:$FMIOSD1DLLTESTCLKTX,
    I<1>:$FMIOSD1DLLTESTCLKRX,
    I<1>:$FMIOSD1DLLTESTCLK0,
    I<1>:$FMIOSD1BUSPOWEROUT,
    I<1>:$FMIOSD0SDIFCMDOUT,
    I<1>:$FMIOSD0SDIFCMDOE,
    I<1>:$FMIOSD0SDIFCLKOUT,
    I<1>:$FMIOSD0LEDCONTROLOUT,
    I<1>:$FMIOSD0DLLTESTCLKTX,
    I<1>:$FMIOSD0DLLTESTCLKRX,
    I<1>:$FMIOSD0DLLTESTCLK0,
    I<1>:$FMIOSD0BUSPOWEROUT,
    I<1>:$FMIOI2CSDAOUT,
    I<1>:$FMIOI2CSDAOEN,
    I<1>:$FMIOI2CSCLOUT,
    I<1>:$FMIOI2CSCLOEN,
    I<1>:$FMIOGWDTWS1,
    I<1>:$FMIOGWDTWS0,
    I<1>:$FMIOGEM1RXDATABUFWRQ1,
    I<1>:$FMIOGEM1RXDATABUFWRQ0,
    I<1>:$FMIOGEM0RXDATABUFWRQ1,
    I<1>:$FMIOGEM0RXDATABUFWRQ0,
    I<1>:$FMIOFPDWWDTRESETPENDING,
    I<1>:$FMIOFPDWWDTRESET,
    I<1>:$FMIOFPDWWDTINTERRUPT,
    I<1>:$FMIOFPDGWDTWS1,
    I<1>:$FMIOFPDGWDTWS0,
    I<1>:$EMIOU2DSPORTVBUSCTRLUSB30,
    I<1>:$EMIOSPI1STN,
    I<1>:$EMIOSPI1SSNTN,
    I<1>:$EMIOSPI1SO,
    I<1>:$EMIOSPI1SCLKTN,
    I<1>:$EMIOSPI1SCLKO,
    I<1>:$EMIOSPI1MOTN,
    I<1>:$EMIOSPI1MO,
    I<1>:$EMIOSPI0STN,
    I<1>:$EMIOSPI0SSNTN,
    I<1>:$EMIOSPI0SO,
    I<1>:$EMIOSPI0SCLKTN,
    I<1>:$EMIOSPI0SCLKO,
    I<1>:$EMIOSPI0MOTN,
    I<1>:$EMIOSPI0MO,
    I<1>:$EMIOI2C1SDATN,
    I<1>:$EMIOI2C1SDAO,
    I<1>:$EMIOI2C1SCLTN,
    I<1>:$EMIOI2C1SCLO,
    I<1>:$EMIOI2C0SDATN,
    I<1>:$EMIOI2C0SDAO,
    I<1>:$EMIOI2C0SCLTN,
    I<1>:$EMIOI2C0SCLO,
    I<1>:$EMIOGEM1TXSOF,
    I<1>:$EMIOGEM1TXRFIXEDLAT,
    I<1>:$EMIOGEM1TSUTIMERCMPVAL,
    I<1>:$EMIOGEM1SYNCFRAMETX,
    I<1>:$EMIOGEM1SYNCFRAMERX,
    I<1>:$EMIOGEM1RXSOF,
    I<1>:$EMIOGEM1PDELAYRESPTX,
    I<1>:$EMIOGEM1PDELAYRESPRX,
    I<1>:$EMIOGEM1PDELAYREQTX,
    I<1>:$EMIOGEM1PDELAYREQRX,
    I<1>:$EMIOGEM1DELAYREQTX,
    I<1>:$EMIOGEM1DELAYREQRX,
    I<1>:$EMIOGEM0TXSOF,
    I<1>:$EMIOGEM0TXRFIXEDLAT,
    I<1>:$EMIOGEM0TSUTIMERCMPVAL,
    I<1>:$EMIOGEM0SYNCFRAMETX,
    I<1>:$EMIOGEM0SYNCFRAMERX,
    I<1>:$EMIOGEM0RXSOF,
    I<1>:$EMIOGEM0PDELAYRESPTX,
    I<1>:$EMIOGEM0PDELAYRESPRX,
    I<1>:$EMIOGEM0PDELAYREQTX,
    I<1>:$EMIOGEM0PDELAYREQRX,
    I<1>:$EMIOGEM0DELAYREQTX,
    I<1>:$EMIOGEM0DELAYREQRX,
    I<1>:$EMIOENET1RXWWR,
    I<1>:$EMIOENET1RXWSOP,
    I<1>:$EMIOENET1RXWFLUSH,
    I<1>:$EMIOENET1RXWERR,
    I<1>:$EMIOENET1RXWEOP,
    I<1>:$EMIOENET1MDIOTN,
    I<1>:$EMIOENET1MDIOO,
    I<1>:$EMIOENET1MDIOMDC,
    I<1>:$EMIOENET1GMIITXER,
    I<1>:$EMIOENET1GMIITXEN,
    I<1>:$EMIOENET1DMATXENDTOG,
    I<1>:$EMIOENET0RXWWR,
    I<1>:$EMIOENET0RXWSOP,
    I<1>:$EMIOENET0RXWFLUSH,
    I<1>:$EMIOENET0RXWERR,
    I<1>:$EMIOENET0RXWEOP,
    I<1>:$EMIOENET0MDIOTN,
    I<1>:$EMIOENET0MDIOO,
    I<1>:$EMIOENET0MDIOMDC,
    I<1>:$EMIOENET0GMIITXER,
    I<1>:$EMIOENET0GMIITXEN,
    I<1>:$EMIOENET0DMATXENDTOG,
    I<1>:$EMIOCAN1PHYTX,
    I<1>:$EMIOCAN0PHYTX,
    I<1>:$CPMOSCCLKDIV2,
    I<1>:$CFUEOS,
    I<1>:$CCI_NOC_3,
    I<1>:$CCI_NOC_2,
    I<1>:$CCI_NOC_1,
    I<1>:$CCI_NOC_0
  );
}

def PULLDOWN : XilinxPrimitiveOp<"PULLDOWN", []> {
  let summary = "PULLDOWN Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.

    // PULLDOWN does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def PULLUP : XilinxPrimitiveOp<"PULLUP", []> {
  let summary = "PULLUP Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.

    // PULLUP does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def PVTuSAS : XilinxPrimitiveOp<"PVT_SAS", []> {
  let summary = "PVT_SAS Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.

    // PVT_SAS does not contain any parameters
  );

  let results = (outs
    I<8>:$ALARM,
    I<16>:$VVALUE,
    I<16>:$TVALUE,
    I<16>:$PVALUE,
    I<1>:$DATAREADY
  );
}

def RAM128X1D : XilinxPrimitiveOp<"RAM128X1D", []> {
  let summary = "RAM128X1D Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DPRA,
    I<7>:$A,
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$D,

    // RAM128X1D parameters follows
    APIntAttr<I<128>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$SPO,
    I<1>:$DPO
  );
}

def RAM128X1S : XilinxPrimitiveOp<"RAM128X1S", []> {
  let summary = "RAM128X1S Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$D,
    I<1>:$A6,
    I<1>:$A5,
    I<1>:$A4,
    I<1>:$A3,
    I<1>:$A2,
    I<1>:$A1,
    I<1>:$A0,

    // RAM128X1S parameters follows
    APIntAttr<I<128>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def RAM256X1D : XilinxPrimitiveOp<"RAM256X1D", []> {
  let summary = "RAM256X1D Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$DPRA,
    I<8>:$A,
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$D,

    // RAM256X1D parameters follows
    APIntAttr<I<256>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$SPO,
    I<1>:$DPO
  );
}

def RAM256X1S : XilinxPrimitiveOp<"RAM256X1S", []> {
  let summary = "RAM256X1S Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$A,
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$D,

    // RAM256X1S parameters follows
    APIntAttr<I<256>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def RAM32M : XilinxPrimitiveOp<"RAM32M", []> {
  let summary = "RAM32M Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$ADDRD,
    I<5>:$ADDRC,
    I<5>:$ADDRB,
    I<5>:$ADDRA,
    I<2>:$DID,
    I<2>:$DIC,
    I<2>:$DIB,
    I<2>:$DIA,
    I<1>:$WE,
    I<1>:$WCLK,

    // RAM32M parameters follows
    APIntAttr<I<64>>:$INIT_A,
    APIntAttr<I<64>>:$INIT_B,
    APIntAttr<I<64>>:$INIT_C,
    APIntAttr<I<64>>:$INIT_D,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<2>:$DOD,
    I<2>:$DOC,
    I<2>:$DOB,
    I<2>:$DOA
  );
}

def RAM32M16 : XilinxPrimitiveOp<"RAM32M16", []> {
  let summary = "RAM32M16 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$ADDRH,
    I<5>:$ADDRG,
    I<5>:$ADDRF,
    I<5>:$ADDRE,
    I<5>:$ADDRD,
    I<5>:$ADDRC,
    I<5>:$ADDRB,
    I<5>:$ADDRA,
    I<2>:$DIH,
    I<2>:$DIG,
    I<2>:$DIF,
    I<2>:$DIE,
    I<2>:$DID,
    I<2>:$DIC,
    I<2>:$DIB,
    I<2>:$DIA,
    I<1>:$WE,
    I<1>:$WCLK,

    // RAM32M16 parameters follows
    APIntAttr<I<64>>:$INIT_A,
    APIntAttr<I<64>>:$INIT_B,
    APIntAttr<I<64>>:$INIT_C,
    APIntAttr<I<64>>:$INIT_D,
    APIntAttr<I<64>>:$INIT_E,
    APIntAttr<I<64>>:$INIT_F,
    APIntAttr<I<64>>:$INIT_G,
    APIntAttr<I<64>>:$INIT_H,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<2>:$DOH,
    I<2>:$DOG,
    I<2>:$DOF,
    I<2>:$DOE,
    I<2>:$DOD,
    I<2>:$DOC,
    I<2>:$DOB,
    I<2>:$DOA
  );
}

def RAM32X16DR8 : XilinxPrimitiveOp<"RAM32X16DR8", []> {
  let summary = "RAM32X16DR8 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$ADDRG,
    I<6>:$ADDRF,
    I<6>:$ADDRE,
    I<6>:$ADDRD,
    I<6>:$ADDRC,
    I<6>:$ADDRB,
    I<6>:$ADDRA,
    I<5>:$ADDRH,
    I<2>:$DIH,
    I<2>:$DIG,
    I<2>:$DIF,
    I<2>:$DIE,
    I<2>:$DID,
    I<2>:$DIC,
    I<2>:$DIB,
    I<2>:$DIA,
    I<1>:$WE,
    I<1>:$WCLK,

    // RAM32X16DR8 parameters follows
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<2>:$DOH,
    I<1>:$DOG,
    I<1>:$DOF,
    I<1>:$DOE,
    I<1>:$DOD,
    I<1>:$DOC,
    I<1>:$DOB,
    I<1>:$DOA
  );
}

def RAM32X1D : XilinxPrimitiveOp<"RAM32X1D", []> {
  let summary = "RAM32X1D Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$DPRA4,
    I<1>:$DPRA3,
    I<1>:$DPRA2,
    I<1>:$DPRA1,
    I<1>:$DPRA0,
    I<1>:$D,
    I<1>:$A4,
    I<1>:$A3,
    I<1>:$A2,
    I<1>:$A1,
    I<1>:$A0,

    // RAM32X1D parameters follows
    APIntAttr<I<32>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$SPO,
    I<1>:$DPO
  );
}

def RAM32X1S : XilinxPrimitiveOp<"RAM32X1S", []> {
  let summary = "RAM32X1S Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$D,
    I<1>:$A4,
    I<1>:$A3,
    I<1>:$A2,
    I<1>:$A1,
    I<1>:$A0,

    // RAM32X1S parameters follows
    APIntAttr<I<32>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def RAM512X1S : XilinxPrimitiveOp<"RAM512X1S", []> {
  let summary = "RAM512X1S Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$A,
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$D,

    // RAM512X1S parameters follows
    APIntAttr<I<512>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def RAM64M : XilinxPrimitiveOp<"RAM64M", []> {
  let summary = "RAM64M Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$ADDRD,
    I<6>:$ADDRC,
    I<6>:$ADDRB,
    I<6>:$ADDRA,
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$DID,
    I<1>:$DIC,
    I<1>:$DIB,
    I<1>:$DIA,

    // RAM64M parameters follows
    APIntAttr<I<64>>:$INIT_A,
    APIntAttr<I<64>>:$INIT_B,
    APIntAttr<I<64>>:$INIT_C,
    APIntAttr<I<64>>:$INIT_D,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$DOD,
    I<1>:$DOC,
    I<1>:$DOB,
    I<1>:$DOA
  );
}

def RAM64M8 : XilinxPrimitiveOp<"RAM64M8", []> {
  let summary = "RAM64M8 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$ADDRH,
    I<6>:$ADDRG,
    I<6>:$ADDRF,
    I<6>:$ADDRE,
    I<6>:$ADDRD,
    I<6>:$ADDRC,
    I<6>:$ADDRB,
    I<6>:$ADDRA,
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$DIH,
    I<1>:$DIG,
    I<1>:$DIF,
    I<1>:$DIE,
    I<1>:$DID,
    I<1>:$DIC,
    I<1>:$DIB,
    I<1>:$DIA,

    // RAM64M8 parameters follows
    APIntAttr<I<64>>:$INIT_A,
    APIntAttr<I<64>>:$INIT_B,
    APIntAttr<I<64>>:$INIT_C,
    APIntAttr<I<64>>:$INIT_D,
    APIntAttr<I<64>>:$INIT_E,
    APIntAttr<I<64>>:$INIT_F,
    APIntAttr<I<64>>:$INIT_G,
    APIntAttr<I<64>>:$INIT_H,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$DOH,
    I<1>:$DOG,
    I<1>:$DOF,
    I<1>:$DOE,
    I<1>:$DOD,
    I<1>:$DOC,
    I<1>:$DOB,
    I<1>:$DOA
  );
}

def RAM64X1D : XilinxPrimitiveOp<"RAM64X1D", []> {
  let summary = "RAM64X1D Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$DPRA5,
    I<1>:$DPRA4,
    I<1>:$DPRA3,
    I<1>:$DPRA2,
    I<1>:$DPRA1,
    I<1>:$DPRA0,
    I<1>:$D,
    I<1>:$A5,
    I<1>:$A4,
    I<1>:$A3,
    I<1>:$A2,
    I<1>:$A1,
    I<1>:$A0,

    // RAM64X1D parameters follows
    APIntAttr<I<64>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$SPO,
    I<1>:$DPO
  );
}

def RAM64X1S : XilinxPrimitiveOp<"RAM64X1S", []> {
  let summary = "RAM64X1S Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$D,
    I<1>:$A5,
    I<1>:$A4,
    I<1>:$A3,
    I<1>:$A2,
    I<1>:$A1,
    I<1>:$A0,

    // RAM64X1S parameters follows
    APIntAttr<I<64>>:$INIT,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def RAM64X8SW : XilinxPrimitiveOp<"RAM64X8SW", []> {
  let summary = "RAM64X8SW Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<6>:$A,
    I<3>:$WSEL,
    I<1>:$WE,
    I<1>:$WCLK,
    I<1>:$D,

    // RAM64X8SW parameters follows
    APIntAttr<I<64>>:$INIT_A,
    APIntAttr<I<64>>:$INIT_B,
    APIntAttr<I<64>>:$INIT_C,
    APIntAttr<I<64>>:$INIT_D,
    APIntAttr<I<64>>:$INIT_E,
    APIntAttr<I<64>>:$INIT_F,
    APIntAttr<I<64>>:$INIT_G,
    APIntAttr<I<64>>:$INIT_H,
    APIntAttr<I<1>>:$IS_WCLK_INVERTED
  );

  let results = (outs
    I<8>:$O
  );
}

def RAMB18E1 : XilinxPrimitiveOp<"RAMB18E1", []> {
  let summary = "RAMB18E1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$WEBWE,
    I<2>:$WEA,
    I<2>:$DIPBDIP,
    I<2>:$DIPADIP,
    I<16>:$DIBDI,
    I<16>:$DIADI,
    I<14>:$ADDRBWRADDR,
    I<14>:$ADDRARDADDR,
    I<1>:$RSTREGB,
    I<1>:$RSTREGARSTREG,
    I<1>:$RSTRAMB,
    I<1>:$RSTRAMARSTRAM,
    I<1>:$REGCEB,
    I<1>:$REGCEAREGCE,
    I<1>:$ENBWREN,
    I<1>:$ENARDEN,
    I<1>:$CLKBWRCLK,
    I<1>:$CLKARDCLK,

    // RAMB18E1 parameters follows
    SI64Attr:$DOA_REG,
    SI64Attr:$DOB_REG,
    APIntAttr<I<256>>:$INITP_00,
    APIntAttr<I<256>>:$INITP_01,
    APIntAttr<I<256>>:$INITP_02,
    APIntAttr<I<256>>:$INITP_03,
    APIntAttr<I<256>>:$INITP_04,
    APIntAttr<I<256>>:$INITP_05,
    APIntAttr<I<256>>:$INITP_06,
    APIntAttr<I<256>>:$INITP_07,
    APIntAttr<I<256>>:$INIT_00,
    APIntAttr<I<256>>:$INIT_01,
    APIntAttr<I<256>>:$INIT_02,
    APIntAttr<I<256>>:$INIT_03,
    APIntAttr<I<256>>:$INIT_04,
    APIntAttr<I<256>>:$INIT_05,
    APIntAttr<I<256>>:$INIT_06,
    APIntAttr<I<256>>:$INIT_07,
    APIntAttr<I<256>>:$INIT_08,
    APIntAttr<I<256>>:$INIT_09,
    APIntAttr<I<256>>:$INIT_0A,
    APIntAttr<I<256>>:$INIT_0B,
    APIntAttr<I<256>>:$INIT_0C,
    APIntAttr<I<256>>:$INIT_0D,
    APIntAttr<I<256>>:$INIT_0E,
    APIntAttr<I<256>>:$INIT_0F,
    APIntAttr<I<256>>:$INIT_10,
    APIntAttr<I<256>>:$INIT_11,
    APIntAttr<I<256>>:$INIT_12,
    APIntAttr<I<256>>:$INIT_13,
    APIntAttr<I<256>>:$INIT_14,
    APIntAttr<I<256>>:$INIT_15,
    APIntAttr<I<256>>:$INIT_16,
    APIntAttr<I<256>>:$INIT_17,
    APIntAttr<I<256>>:$INIT_18,
    APIntAttr<I<256>>:$INIT_19,
    APIntAttr<I<256>>:$INIT_1A,
    APIntAttr<I<256>>:$INIT_1B,
    APIntAttr<I<256>>:$INIT_1C,
    APIntAttr<I<256>>:$INIT_1D,
    APIntAttr<I<256>>:$INIT_1E,
    APIntAttr<I<256>>:$INIT_1F,
    APIntAttr<I<256>>:$INIT_20,
    APIntAttr<I<256>>:$INIT_21,
    APIntAttr<I<256>>:$INIT_22,
    APIntAttr<I<256>>:$INIT_23,
    APIntAttr<I<256>>:$INIT_24,
    APIntAttr<I<256>>:$INIT_25,
    APIntAttr<I<256>>:$INIT_26,
    APIntAttr<I<256>>:$INIT_27,
    APIntAttr<I<256>>:$INIT_28,
    APIntAttr<I<256>>:$INIT_29,
    APIntAttr<I<256>>:$INIT_2A,
    APIntAttr<I<256>>:$INIT_2B,
    APIntAttr<I<256>>:$INIT_2C,
    APIntAttr<I<256>>:$INIT_2D,
    APIntAttr<I<256>>:$INIT_2E,
    APIntAttr<I<256>>:$INIT_2F,
    APIntAttr<I<256>>:$INIT_30,
    APIntAttr<I<256>>:$INIT_31,
    APIntAttr<I<256>>:$INIT_32,
    APIntAttr<I<256>>:$INIT_33,
    APIntAttr<I<256>>:$INIT_34,
    APIntAttr<I<256>>:$INIT_35,
    APIntAttr<I<256>>:$INIT_36,
    APIntAttr<I<256>>:$INIT_37,
    APIntAttr<I<256>>:$INIT_38,
    APIntAttr<I<256>>:$INIT_39,
    APIntAttr<I<256>>:$INIT_3A,
    APIntAttr<I<256>>:$INIT_3B,
    APIntAttr<I<256>>:$INIT_3C,
    APIntAttr<I<256>>:$INIT_3D,
    APIntAttr<I<256>>:$INIT_3E,
    APIntAttr<I<256>>:$INIT_3F,
    APIntAttr<I<18>>:$INIT_A,
    APIntAttr<I<18>>:$INIT_B,
    StrAttr:$INIT_FILE,
    APIntAttr<I<1>>:$IS_CLKARDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDEN_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWREN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGB_INVERTED,
    StrAttr:$RAM_MODE,
    StrAttr:$RDADDR_COLLISION_HWCONFIG,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RSTREG_PRIORITY_A,
    StrAttr:$RSTREG_PRIORITY_B,
    StrAttr:$SIM_COLLISION_CHECK,
    StrAttr:$SIM_DEVICE,
    APIntAttr<I<18>>:$SRVAL_A,
    APIntAttr<I<18>>:$SRVAL_B,
    StrAttr:$WRITE_MODE_A,
    StrAttr:$WRITE_MODE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<2>:$DOPBDOP,
    I<2>:$DOPADOP,
    I<16>:$DOBDO,
    I<16>:$DOADO
  );
}

def RAMB18E2 : XilinxPrimitiveOp<"RAMB18E2", []> {
  let summary = "RAMB18E2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$WEBWE,
    I<2>:$WEA,
    I<2>:$DINPBDINP,
    I<2>:$DINPADINP,
    I<2>:$CASDINPB,
    I<2>:$CASDINPA,
    I<16>:$DINBDIN,
    I<16>:$DINADIN,
    I<16>:$CASDINB,
    I<16>:$CASDINA,
    I<14>:$ADDRBWRADDR,
    I<14>:$ADDRARDADDR,
    I<1>:$SLEEP,
    I<1>:$RSTREGB,
    I<1>:$RSTREGARSTREG,
    I<1>:$RSTRAMB,
    I<1>:$RSTRAMARSTRAM,
    I<1>:$REGCEB,
    I<1>:$REGCEAREGCE,
    I<1>:$ENBWREN,
    I<1>:$ENARDEN,
    I<1>:$CLKBWRCLK,
    I<1>:$CLKARDCLK,
    I<1>:$CASOREGIMUXEN_B,
    I<1>:$CASOREGIMUXEN_A,
    I<1>:$CASOREGIMUXB,
    I<1>:$CASOREGIMUXA,
    I<1>:$CASDOMUXEN_B,
    I<1>:$CASDOMUXEN_A,
    I<1>:$CASDOMUXB,
    I<1>:$CASDOMUXA,
    I<1>:$CASDIMUXB,
    I<1>:$CASDIMUXA,
    I<1>:$ADDRENB,
    I<1>:$ADDRENA,

    // RAMB18E2 parameters follows
    StrAttr:$CASCADE_ORDER_A,
    StrAttr:$CASCADE_ORDER_B,
    StrAttr:$CLOCK_DOMAINS,
    SI64Attr:$DOA_REG,
    SI64Attr:$DOB_REG,
    StrAttr:$ENADDRENA,
    StrAttr:$ENADDRENB,
    APIntAttr<I<256>>:$INITP_00,
    APIntAttr<I<256>>:$INITP_01,
    APIntAttr<I<256>>:$INITP_02,
    APIntAttr<I<256>>:$INITP_03,
    APIntAttr<I<256>>:$INITP_04,
    APIntAttr<I<256>>:$INITP_05,
    APIntAttr<I<256>>:$INITP_06,
    APIntAttr<I<256>>:$INITP_07,
    APIntAttr<I<256>>:$INIT_00,
    APIntAttr<I<256>>:$INIT_01,
    APIntAttr<I<256>>:$INIT_02,
    APIntAttr<I<256>>:$INIT_03,
    APIntAttr<I<256>>:$INIT_04,
    APIntAttr<I<256>>:$INIT_05,
    APIntAttr<I<256>>:$INIT_06,
    APIntAttr<I<256>>:$INIT_07,
    APIntAttr<I<256>>:$INIT_08,
    APIntAttr<I<256>>:$INIT_09,
    APIntAttr<I<256>>:$INIT_0A,
    APIntAttr<I<256>>:$INIT_0B,
    APIntAttr<I<256>>:$INIT_0C,
    APIntAttr<I<256>>:$INIT_0D,
    APIntAttr<I<256>>:$INIT_0E,
    APIntAttr<I<256>>:$INIT_0F,
    APIntAttr<I<256>>:$INIT_10,
    APIntAttr<I<256>>:$INIT_11,
    APIntAttr<I<256>>:$INIT_12,
    APIntAttr<I<256>>:$INIT_13,
    APIntAttr<I<256>>:$INIT_14,
    APIntAttr<I<256>>:$INIT_15,
    APIntAttr<I<256>>:$INIT_16,
    APIntAttr<I<256>>:$INIT_17,
    APIntAttr<I<256>>:$INIT_18,
    APIntAttr<I<256>>:$INIT_19,
    APIntAttr<I<256>>:$INIT_1A,
    APIntAttr<I<256>>:$INIT_1B,
    APIntAttr<I<256>>:$INIT_1C,
    APIntAttr<I<256>>:$INIT_1D,
    APIntAttr<I<256>>:$INIT_1E,
    APIntAttr<I<256>>:$INIT_1F,
    APIntAttr<I<256>>:$INIT_20,
    APIntAttr<I<256>>:$INIT_21,
    APIntAttr<I<256>>:$INIT_22,
    APIntAttr<I<256>>:$INIT_23,
    APIntAttr<I<256>>:$INIT_24,
    APIntAttr<I<256>>:$INIT_25,
    APIntAttr<I<256>>:$INIT_26,
    APIntAttr<I<256>>:$INIT_27,
    APIntAttr<I<256>>:$INIT_28,
    APIntAttr<I<256>>:$INIT_29,
    APIntAttr<I<256>>:$INIT_2A,
    APIntAttr<I<256>>:$INIT_2B,
    APIntAttr<I<256>>:$INIT_2C,
    APIntAttr<I<256>>:$INIT_2D,
    APIntAttr<I<256>>:$INIT_2E,
    APIntAttr<I<256>>:$INIT_2F,
    APIntAttr<I<256>>:$INIT_30,
    APIntAttr<I<256>>:$INIT_31,
    APIntAttr<I<256>>:$INIT_32,
    APIntAttr<I<256>>:$INIT_33,
    APIntAttr<I<256>>:$INIT_34,
    APIntAttr<I<256>>:$INIT_35,
    APIntAttr<I<256>>:$INIT_36,
    APIntAttr<I<256>>:$INIT_37,
    APIntAttr<I<256>>:$INIT_38,
    APIntAttr<I<256>>:$INIT_39,
    APIntAttr<I<256>>:$INIT_3A,
    APIntAttr<I<256>>:$INIT_3B,
    APIntAttr<I<256>>:$INIT_3C,
    APIntAttr<I<256>>:$INIT_3D,
    APIntAttr<I<256>>:$INIT_3E,
    APIntAttr<I<256>>:$INIT_3F,
    APIntAttr<I<18>>:$INIT_A,
    APIntAttr<I<18>>:$INIT_B,
    StrAttr:$INIT_FILE,
    APIntAttr<I<1>>:$IS_CLKARDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDEN_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWREN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGB_INVERTED,
    StrAttr:$RDADDRCHANGEA,
    StrAttr:$RDADDRCHANGEB,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RSTREG_PRIORITY_A,
    StrAttr:$RSTREG_PRIORITY_B,
    StrAttr:$SIM_COLLISION_CHECK,
    StrAttr:$SLEEP_ASYNC,
    APIntAttr<I<18>>:$SRVAL_A,
    APIntAttr<I<18>>:$SRVAL_B,
    StrAttr:$WRITE_MODE_A,
    StrAttr:$WRITE_MODE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<2>:$DOUTPBDOUTP,
    I<2>:$DOUTPADOUTP,
    I<2>:$CASDOUTPB,
    I<2>:$CASDOUTPA,
    I<16>:$DOUTBDOUT,
    I<16>:$DOUTADOUT,
    I<16>:$CASDOUTB,
    I<16>:$CASDOUTA
  );
}

def RAMB18E5 : XilinxPrimitiveOp<"RAMB18E5", []> {
  let summary = "RAMB18E5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$WEBWE,
    I<2>:$WEA,
    I<2>:$DINPBDINP,
    I<2>:$DINPADINP,
    I<2>:$CASDINPB,
    I<2>:$CASDINPA,
    I<16>:$DINBDIN,
    I<16>:$DINADIN,
    I<16>:$CASDINB,
    I<16>:$CASDINA,
    I<11>:$ADDRBWRADDR,
    I<11>:$ADDRARDADDR,
    I<1>:$SLEEP,
    I<1>:$RSTREGB,
    I<1>:$RSTREGARSTREG,
    I<1>:$RSTRAMB,
    I<1>:$RSTRAMARSTRAM,
    I<1>:$REGCEB,
    I<1>:$REGCEAREGCE,
    I<1>:$ENBWREN,
    I<1>:$ENARDEN,
    I<1>:$CLKBWRCLK,
    I<1>:$CLKARDCLK,
    I<1>:$CASOREGIMUXEN_B,
    I<1>:$CASOREGIMUXEN_A,
    I<1>:$CASOREGIMUXB,
    I<1>:$CASOREGIMUXA,
    I<1>:$CASDOMUXEN_B,
    I<1>:$CASDOMUXEN_A,
    I<1>:$CASDOMUXB,
    I<1>:$CASDOMUXA,
    I<1>:$ARST_B,
    I<1>:$ARST_A,

    // RAMB18E5 parameters follows
    StrAttr:$CASCADE_ORDER_A,
    StrAttr:$CASCADE_ORDER_B,
    StrAttr:$CLOCK_DOMAINS,
    SI64Attr:$DOA_REG,
    SI64Attr:$DOB_REG,
    APIntAttr<I<256>>:$INITP_00,
    APIntAttr<I<256>>:$INITP_01,
    APIntAttr<I<256>>:$INITP_02,
    APIntAttr<I<256>>:$INITP_03,
    APIntAttr<I<256>>:$INITP_04,
    APIntAttr<I<256>>:$INITP_05,
    APIntAttr<I<256>>:$INITP_06,
    APIntAttr<I<256>>:$INITP_07,
    APIntAttr<I<256>>:$INIT_00,
    APIntAttr<I<256>>:$INIT_01,
    APIntAttr<I<256>>:$INIT_02,
    APIntAttr<I<256>>:$INIT_03,
    APIntAttr<I<256>>:$INIT_04,
    APIntAttr<I<256>>:$INIT_05,
    APIntAttr<I<256>>:$INIT_06,
    APIntAttr<I<256>>:$INIT_07,
    APIntAttr<I<256>>:$INIT_08,
    APIntAttr<I<256>>:$INIT_09,
    APIntAttr<I<256>>:$INIT_0A,
    APIntAttr<I<256>>:$INIT_0B,
    APIntAttr<I<256>>:$INIT_0C,
    APIntAttr<I<256>>:$INIT_0D,
    APIntAttr<I<256>>:$INIT_0E,
    APIntAttr<I<256>>:$INIT_0F,
    APIntAttr<I<256>>:$INIT_10,
    APIntAttr<I<256>>:$INIT_11,
    APIntAttr<I<256>>:$INIT_12,
    APIntAttr<I<256>>:$INIT_13,
    APIntAttr<I<256>>:$INIT_14,
    APIntAttr<I<256>>:$INIT_15,
    APIntAttr<I<256>>:$INIT_16,
    APIntAttr<I<256>>:$INIT_17,
    APIntAttr<I<256>>:$INIT_18,
    APIntAttr<I<256>>:$INIT_19,
    APIntAttr<I<256>>:$INIT_1A,
    APIntAttr<I<256>>:$INIT_1B,
    APIntAttr<I<256>>:$INIT_1C,
    APIntAttr<I<256>>:$INIT_1D,
    APIntAttr<I<256>>:$INIT_1E,
    APIntAttr<I<256>>:$INIT_1F,
    APIntAttr<I<256>>:$INIT_20,
    APIntAttr<I<256>>:$INIT_21,
    APIntAttr<I<256>>:$INIT_22,
    APIntAttr<I<256>>:$INIT_23,
    APIntAttr<I<256>>:$INIT_24,
    APIntAttr<I<256>>:$INIT_25,
    APIntAttr<I<256>>:$INIT_26,
    APIntAttr<I<256>>:$INIT_27,
    APIntAttr<I<256>>:$INIT_28,
    APIntAttr<I<256>>:$INIT_29,
    APIntAttr<I<256>>:$INIT_2A,
    APIntAttr<I<256>>:$INIT_2B,
    APIntAttr<I<256>>:$INIT_2C,
    APIntAttr<I<256>>:$INIT_2D,
    APIntAttr<I<256>>:$INIT_2E,
    APIntAttr<I<256>>:$INIT_2F,
    APIntAttr<I<256>>:$INIT_30,
    APIntAttr<I<256>>:$INIT_31,
    APIntAttr<I<256>>:$INIT_32,
    APIntAttr<I<256>>:$INIT_33,
    APIntAttr<I<256>>:$INIT_34,
    APIntAttr<I<256>>:$INIT_35,
    APIntAttr<I<256>>:$INIT_36,
    APIntAttr<I<256>>:$INIT_37,
    APIntAttr<I<256>>:$INIT_38,
    APIntAttr<I<256>>:$INIT_39,
    APIntAttr<I<256>>:$INIT_3A,
    APIntAttr<I<256>>:$INIT_3B,
    APIntAttr<I<256>>:$INIT_3C,
    APIntAttr<I<256>>:$INIT_3D,
    APIntAttr<I<256>>:$INIT_3E,
    APIntAttr<I<256>>:$INIT_3F,
    StrAttr:$INIT_FILE,
    APIntAttr<I<1>>:$IS_ARST_A_INVERTED,
    APIntAttr<I<1>>:$IS_ARST_B_INVERTED,
    APIntAttr<I<1>>:$IS_CLKARDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDEN_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWREN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGB_INVERTED,
    StrAttr:$PR_SAVE_DATA,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RSTREG_PRIORITY_A,
    StrAttr:$RSTREG_PRIORITY_B,
    StrAttr:$RST_MODE_A,
    StrAttr:$RST_MODE_B,
    StrAttr:$SIM_COLLISION_CHECK,
    StrAttr:$SLEEP_ASYNC,
    APIntAttr<I<18>>:$SRVAL_A,
    APIntAttr<I<18>>:$SRVAL_B,
    StrAttr:$WRITE_MODE_A,
    StrAttr:$WRITE_MODE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<2>:$DOUTPBDOUTP,
    I<2>:$DOUTPADOUTP,
    I<2>:$CASDOUTPB,
    I<2>:$CASDOUTPA,
    I<16>:$DOUTBDOUT,
    I<16>:$DOUTADOUT,
    I<16>:$CASDOUTB,
    I<16>:$CASDOUTA
  );
}

def RAMB18E5uINT : XilinxPrimitiveOp<"RAMB18E5_INT", []> {
  let summary = "RAMB18E5_INT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$WEBWE,
    I<4>:$WEA,
    I<2>:$DINPBDINP,
    I<2>:$DINPADINP,
    I<2>:$CASDINPB,
    I<2>:$CASDINPA,
    I<16>:$DINBDIN,
    I<16>:$DINADIN,
    I<16>:$CASDINB,
    I<16>:$CASDINA,
    I<11>:$ADDRBWRADDR,
    I<11>:$ADDRARDADDR,
    I<1>:$SLEEP,
    I<1>:$RSTREGB,
    I<1>:$RSTREGARSTREG,
    I<1>:$RSTRAMB,
    I<1>:$RSTRAMARSTRAM,
    I<1>:$REGCEB,
    I<1>:$REGCEAREGCE,
    I<1>:$ENBWREN,
    I<1>:$ENARDEN,
    I<1>:$CLKBWRCLK,
    I<1>:$CLKARDCLK,
    I<1>:$CASOREGIMUXEN_B,
    I<1>:$CASOREGIMUXEN_A,
    I<1>:$CASOREGIMUXB,
    I<1>:$CASOREGIMUXA,
    I<1>:$CASDOMUXEN_B,
    I<1>:$CASDOMUXEN_A,
    I<1>:$CASDOMUXB,
    I<1>:$CASDOMUXA,
    I<1>:$ARST_B,
    I<1>:$ARST_A,

    // RAMB18E5_INT parameters follows
    StrAttr:$CASCADE_ORDER_A,
    StrAttr:$CASCADE_ORDER_B,
    StrAttr:$CLOCK_DOMAINS,
    SI64Attr:$DOA_REG,
    SI64Attr:$DOB_REG,
    APIntAttr<I<256>>:$INITP_00,
    APIntAttr<I<256>>:$INITP_01,
    APIntAttr<I<256>>:$INITP_02,
    APIntAttr<I<256>>:$INITP_03,
    APIntAttr<I<256>>:$INITP_04,
    APIntAttr<I<256>>:$INITP_05,
    APIntAttr<I<256>>:$INITP_06,
    APIntAttr<I<256>>:$INITP_07,
    APIntAttr<I<256>>:$INIT_00,
    APIntAttr<I<256>>:$INIT_01,
    APIntAttr<I<256>>:$INIT_02,
    APIntAttr<I<256>>:$INIT_03,
    APIntAttr<I<256>>:$INIT_04,
    APIntAttr<I<256>>:$INIT_05,
    APIntAttr<I<256>>:$INIT_06,
    APIntAttr<I<256>>:$INIT_07,
    APIntAttr<I<256>>:$INIT_08,
    APIntAttr<I<256>>:$INIT_09,
    APIntAttr<I<256>>:$INIT_0A,
    APIntAttr<I<256>>:$INIT_0B,
    APIntAttr<I<256>>:$INIT_0C,
    APIntAttr<I<256>>:$INIT_0D,
    APIntAttr<I<256>>:$INIT_0E,
    APIntAttr<I<256>>:$INIT_0F,
    APIntAttr<I<256>>:$INIT_10,
    APIntAttr<I<256>>:$INIT_11,
    APIntAttr<I<256>>:$INIT_12,
    APIntAttr<I<256>>:$INIT_13,
    APIntAttr<I<256>>:$INIT_14,
    APIntAttr<I<256>>:$INIT_15,
    APIntAttr<I<256>>:$INIT_16,
    APIntAttr<I<256>>:$INIT_17,
    APIntAttr<I<256>>:$INIT_18,
    APIntAttr<I<256>>:$INIT_19,
    APIntAttr<I<256>>:$INIT_1A,
    APIntAttr<I<256>>:$INIT_1B,
    APIntAttr<I<256>>:$INIT_1C,
    APIntAttr<I<256>>:$INIT_1D,
    APIntAttr<I<256>>:$INIT_1E,
    APIntAttr<I<256>>:$INIT_1F,
    APIntAttr<I<256>>:$INIT_20,
    APIntAttr<I<256>>:$INIT_21,
    APIntAttr<I<256>>:$INIT_22,
    APIntAttr<I<256>>:$INIT_23,
    APIntAttr<I<256>>:$INIT_24,
    APIntAttr<I<256>>:$INIT_25,
    APIntAttr<I<256>>:$INIT_26,
    APIntAttr<I<256>>:$INIT_27,
    APIntAttr<I<256>>:$INIT_28,
    APIntAttr<I<256>>:$INIT_29,
    APIntAttr<I<256>>:$INIT_2A,
    APIntAttr<I<256>>:$INIT_2B,
    APIntAttr<I<256>>:$INIT_2C,
    APIntAttr<I<256>>:$INIT_2D,
    APIntAttr<I<256>>:$INIT_2E,
    APIntAttr<I<256>>:$INIT_2F,
    APIntAttr<I<256>>:$INIT_30,
    APIntAttr<I<256>>:$INIT_31,
    APIntAttr<I<256>>:$INIT_32,
    APIntAttr<I<256>>:$INIT_33,
    APIntAttr<I<256>>:$INIT_34,
    APIntAttr<I<256>>:$INIT_35,
    APIntAttr<I<256>>:$INIT_36,
    APIntAttr<I<256>>:$INIT_37,
    APIntAttr<I<256>>:$INIT_38,
    APIntAttr<I<256>>:$INIT_39,
    APIntAttr<I<256>>:$INIT_3A,
    APIntAttr<I<256>>:$INIT_3B,
    APIntAttr<I<256>>:$INIT_3C,
    APIntAttr<I<256>>:$INIT_3D,
    APIntAttr<I<256>>:$INIT_3E,
    APIntAttr<I<256>>:$INIT_3F,
    StrAttr:$INIT_FILE,
    APIntAttr<I<1>>:$IS_ARST_A_INVERTED,
    APIntAttr<I<1>>:$IS_ARST_B_INVERTED,
    APIntAttr<I<1>>:$IS_CLKARDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDEN_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWREN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGB_INVERTED,
    StrAttr:$PR_SAVE_DATA,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RSTREG_PRIORITY_A,
    StrAttr:$RSTREG_PRIORITY_B,
    StrAttr:$RST_MODE_A,
    StrAttr:$RST_MODE_B,
    StrAttr:$SIM_COLLISION_CHECK,
    StrAttr:$SLEEP_ASYNC,
    APIntAttr<I<18>>:$SRVAL_A,
    APIntAttr<I<18>>:$SRVAL_B,
    StrAttr:$WRITE_MODE_A,
    StrAttr:$WRITE_MODE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<2>:$DOUTPBDOUTP,
    I<2>:$DOUTPADOUTP,
    I<2>:$CASDOUTPB,
    I<2>:$CASDOUTPA,
    I<16>:$DOUTBDOUT,
    I<16>:$DOUTADOUT,
    I<16>:$CASDOUTB,
    I<16>:$CASDOUTA
  );
}

def RAMB36E1 : XilinxPrimitiveOp<"RAMB36E1", []> {
  let summary = "RAMB36E1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$WEBWE,
    I<4>:$WEA,
    I<4>:$DIPBDIP,
    I<4>:$DIPADIP,
    I<32>:$DIBDI,
    I<32>:$DIADI,
    I<16>:$ADDRBWRADDR,
    I<16>:$ADDRARDADDR,
    I<1>:$RSTREGB,
    I<1>:$RSTREGARSTREG,
    I<1>:$RSTRAMB,
    I<1>:$RSTRAMARSTRAM,
    I<1>:$REGCEB,
    I<1>:$REGCEAREGCE,
    I<1>:$INJECTSBITERR,
    I<1>:$INJECTDBITERR,
    I<1>:$ENBWREN,
    I<1>:$ENARDEN,
    I<1>:$CLKBWRCLK,
    I<1>:$CLKARDCLK,
    I<1>:$CASCADEINB,
    I<1>:$CASCADEINA,

    // RAMB36E1 parameters follows
    SI64Attr:$DOA_REG,
    SI64Attr:$DOB_REG,
    StrAttr:$EN_ECC_READ,
    StrAttr:$EN_ECC_WRITE,
    APIntAttr<I<256>>:$INITP_00,
    APIntAttr<I<256>>:$INITP_01,
    APIntAttr<I<256>>:$INITP_02,
    APIntAttr<I<256>>:$INITP_03,
    APIntAttr<I<256>>:$INITP_04,
    APIntAttr<I<256>>:$INITP_05,
    APIntAttr<I<256>>:$INITP_06,
    APIntAttr<I<256>>:$INITP_07,
    APIntAttr<I<256>>:$INITP_08,
    APIntAttr<I<256>>:$INITP_09,
    APIntAttr<I<256>>:$INITP_0A,
    APIntAttr<I<256>>:$INITP_0B,
    APIntAttr<I<256>>:$INITP_0C,
    APIntAttr<I<256>>:$INITP_0D,
    APIntAttr<I<256>>:$INITP_0E,
    APIntAttr<I<256>>:$INITP_0F,
    APIntAttr<I<256>>:$INIT_00,
    APIntAttr<I<256>>:$INIT_01,
    APIntAttr<I<256>>:$INIT_02,
    APIntAttr<I<256>>:$INIT_03,
    APIntAttr<I<256>>:$INIT_04,
    APIntAttr<I<256>>:$INIT_05,
    APIntAttr<I<256>>:$INIT_06,
    APIntAttr<I<256>>:$INIT_07,
    APIntAttr<I<256>>:$INIT_08,
    APIntAttr<I<256>>:$INIT_09,
    APIntAttr<I<256>>:$INIT_0A,
    APIntAttr<I<256>>:$INIT_0B,
    APIntAttr<I<256>>:$INIT_0C,
    APIntAttr<I<256>>:$INIT_0D,
    APIntAttr<I<256>>:$INIT_0E,
    APIntAttr<I<256>>:$INIT_0F,
    APIntAttr<I<256>>:$INIT_10,
    APIntAttr<I<256>>:$INIT_11,
    APIntAttr<I<256>>:$INIT_12,
    APIntAttr<I<256>>:$INIT_13,
    APIntAttr<I<256>>:$INIT_14,
    APIntAttr<I<256>>:$INIT_15,
    APIntAttr<I<256>>:$INIT_16,
    APIntAttr<I<256>>:$INIT_17,
    APIntAttr<I<256>>:$INIT_18,
    APIntAttr<I<256>>:$INIT_19,
    APIntAttr<I<256>>:$INIT_1A,
    APIntAttr<I<256>>:$INIT_1B,
    APIntAttr<I<256>>:$INIT_1C,
    APIntAttr<I<256>>:$INIT_1D,
    APIntAttr<I<256>>:$INIT_1E,
    APIntAttr<I<256>>:$INIT_1F,
    APIntAttr<I<256>>:$INIT_20,
    APIntAttr<I<256>>:$INIT_21,
    APIntAttr<I<256>>:$INIT_22,
    APIntAttr<I<256>>:$INIT_23,
    APIntAttr<I<256>>:$INIT_24,
    APIntAttr<I<256>>:$INIT_25,
    APIntAttr<I<256>>:$INIT_26,
    APIntAttr<I<256>>:$INIT_27,
    APIntAttr<I<256>>:$INIT_28,
    APIntAttr<I<256>>:$INIT_29,
    APIntAttr<I<256>>:$INIT_2A,
    APIntAttr<I<256>>:$INIT_2B,
    APIntAttr<I<256>>:$INIT_2C,
    APIntAttr<I<256>>:$INIT_2D,
    APIntAttr<I<256>>:$INIT_2E,
    APIntAttr<I<256>>:$INIT_2F,
    APIntAttr<I<256>>:$INIT_30,
    APIntAttr<I<256>>:$INIT_31,
    APIntAttr<I<256>>:$INIT_32,
    APIntAttr<I<256>>:$INIT_33,
    APIntAttr<I<256>>:$INIT_34,
    APIntAttr<I<256>>:$INIT_35,
    APIntAttr<I<256>>:$INIT_36,
    APIntAttr<I<256>>:$INIT_37,
    APIntAttr<I<256>>:$INIT_38,
    APIntAttr<I<256>>:$INIT_39,
    APIntAttr<I<256>>:$INIT_3A,
    APIntAttr<I<256>>:$INIT_3B,
    APIntAttr<I<256>>:$INIT_3C,
    APIntAttr<I<256>>:$INIT_3D,
    APIntAttr<I<256>>:$INIT_3E,
    APIntAttr<I<256>>:$INIT_3F,
    APIntAttr<I<256>>:$INIT_40,
    APIntAttr<I<256>>:$INIT_41,
    APIntAttr<I<256>>:$INIT_42,
    APIntAttr<I<256>>:$INIT_43,
    APIntAttr<I<256>>:$INIT_44,
    APIntAttr<I<256>>:$INIT_45,
    APIntAttr<I<256>>:$INIT_46,
    APIntAttr<I<256>>:$INIT_47,
    APIntAttr<I<256>>:$INIT_48,
    APIntAttr<I<256>>:$INIT_49,
    APIntAttr<I<256>>:$INIT_4A,
    APIntAttr<I<256>>:$INIT_4B,
    APIntAttr<I<256>>:$INIT_4C,
    APIntAttr<I<256>>:$INIT_4D,
    APIntAttr<I<256>>:$INIT_4E,
    APIntAttr<I<256>>:$INIT_4F,
    APIntAttr<I<256>>:$INIT_50,
    APIntAttr<I<256>>:$INIT_51,
    APIntAttr<I<256>>:$INIT_52,
    APIntAttr<I<256>>:$INIT_53,
    APIntAttr<I<256>>:$INIT_54,
    APIntAttr<I<256>>:$INIT_55,
    APIntAttr<I<256>>:$INIT_56,
    APIntAttr<I<256>>:$INIT_57,
    APIntAttr<I<256>>:$INIT_58,
    APIntAttr<I<256>>:$INIT_59,
    APIntAttr<I<256>>:$INIT_5A,
    APIntAttr<I<256>>:$INIT_5B,
    APIntAttr<I<256>>:$INIT_5C,
    APIntAttr<I<256>>:$INIT_5D,
    APIntAttr<I<256>>:$INIT_5E,
    APIntAttr<I<256>>:$INIT_5F,
    APIntAttr<I<256>>:$INIT_60,
    APIntAttr<I<256>>:$INIT_61,
    APIntAttr<I<256>>:$INIT_62,
    APIntAttr<I<256>>:$INIT_63,
    APIntAttr<I<256>>:$INIT_64,
    APIntAttr<I<256>>:$INIT_65,
    APIntAttr<I<256>>:$INIT_66,
    APIntAttr<I<256>>:$INIT_67,
    APIntAttr<I<256>>:$INIT_68,
    APIntAttr<I<256>>:$INIT_69,
    APIntAttr<I<256>>:$INIT_6A,
    APIntAttr<I<256>>:$INIT_6B,
    APIntAttr<I<256>>:$INIT_6C,
    APIntAttr<I<256>>:$INIT_6D,
    APIntAttr<I<256>>:$INIT_6E,
    APIntAttr<I<256>>:$INIT_6F,
    APIntAttr<I<256>>:$INIT_70,
    APIntAttr<I<256>>:$INIT_71,
    APIntAttr<I<256>>:$INIT_72,
    APIntAttr<I<256>>:$INIT_73,
    APIntAttr<I<256>>:$INIT_74,
    APIntAttr<I<256>>:$INIT_75,
    APIntAttr<I<256>>:$INIT_76,
    APIntAttr<I<256>>:$INIT_77,
    APIntAttr<I<256>>:$INIT_78,
    APIntAttr<I<256>>:$INIT_79,
    APIntAttr<I<256>>:$INIT_7A,
    APIntAttr<I<256>>:$INIT_7B,
    APIntAttr<I<256>>:$INIT_7C,
    APIntAttr<I<256>>:$INIT_7D,
    APIntAttr<I<256>>:$INIT_7E,
    APIntAttr<I<256>>:$INIT_7F,
    APIntAttr<I<36>>:$INIT_A,
    APIntAttr<I<36>>:$INIT_B,
    StrAttr:$INIT_FILE,
    APIntAttr<I<1>>:$IS_CLKARDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDEN_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWREN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGB_INVERTED,
    StrAttr:$RAM_EXTENSION_A,
    StrAttr:$RAM_EXTENSION_B,
    StrAttr:$RAM_MODE,
    StrAttr:$RDADDR_COLLISION_HWCONFIG,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RSTREG_PRIORITY_A,
    StrAttr:$RSTREG_PRIORITY_B,
    StrAttr:$SIM_COLLISION_CHECK,
    StrAttr:$SIM_DEVICE,
    APIntAttr<I<36>>:$SRVAL_A,
    APIntAttr<I<36>>:$SRVAL_B,
    StrAttr:$WRITE_MODE_A,
    StrAttr:$WRITE_MODE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<9>:$RDADDRECC,
    I<8>:$ECCPARITY,
    I<4>:$DOPBDOP,
    I<4>:$DOPADOP,
    I<32>:$DOBDO,
    I<32>:$DOADO,
    I<1>:$SBITERR,
    I<1>:$DBITERR,
    I<1>:$CASCADEOUTB,
    I<1>:$CASCADEOUTA
  );
}

def RAMB36E2 : XilinxPrimitiveOp<"RAMB36E2", []> {
  let summary = "RAMB36E2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$WEBWE,
    I<4>:$WEA,
    I<4>:$DINPBDINP,
    I<4>:$DINPADINP,
    I<4>:$CASDINPB,
    I<4>:$CASDINPA,
    I<32>:$DINBDIN,
    I<32>:$DINADIN,
    I<32>:$CASDINB,
    I<32>:$CASDINA,
    I<15>:$ADDRBWRADDR,
    I<15>:$ADDRARDADDR,
    I<1>:$SLEEP,
    I<1>:$RSTREGB,
    I<1>:$RSTREGARSTREG,
    I<1>:$RSTRAMB,
    I<1>:$RSTRAMARSTRAM,
    I<1>:$REGCEB,
    I<1>:$REGCEAREGCE,
    I<1>:$INJECTSBITERR,
    I<1>:$INJECTDBITERR,
    I<1>:$ENBWREN,
    I<1>:$ENARDEN,
    I<1>:$ECCPIPECE,
    I<1>:$CLKBWRCLK,
    I<1>:$CLKARDCLK,
    I<1>:$CASOREGIMUXEN_B,
    I<1>:$CASOREGIMUXEN_A,
    I<1>:$CASOREGIMUXB,
    I<1>:$CASOREGIMUXA,
    I<1>:$CASINSBITERR,
    I<1>:$CASINDBITERR,
    I<1>:$CASDOMUXEN_B,
    I<1>:$CASDOMUXEN_A,
    I<1>:$CASDOMUXB,
    I<1>:$CASDOMUXA,
    I<1>:$CASDIMUXB,
    I<1>:$CASDIMUXA,
    I<1>:$ADDRENB,
    I<1>:$ADDRENA,

    // RAMB36E2 parameters follows
    StrAttr:$CASCADE_ORDER_A,
    StrAttr:$CASCADE_ORDER_B,
    StrAttr:$CLOCK_DOMAINS,
    SI64Attr:$DOA_REG,
    SI64Attr:$DOB_REG,
    StrAttr:$ENADDRENA,
    StrAttr:$ENADDRENB,
    StrAttr:$EN_ECC_PIPE,
    StrAttr:$EN_ECC_READ,
    StrAttr:$EN_ECC_WRITE,
    APIntAttr<I<256>>:$INITP_00,
    APIntAttr<I<256>>:$INITP_01,
    APIntAttr<I<256>>:$INITP_02,
    APIntAttr<I<256>>:$INITP_03,
    APIntAttr<I<256>>:$INITP_04,
    APIntAttr<I<256>>:$INITP_05,
    APIntAttr<I<256>>:$INITP_06,
    APIntAttr<I<256>>:$INITP_07,
    APIntAttr<I<256>>:$INITP_08,
    APIntAttr<I<256>>:$INITP_09,
    APIntAttr<I<256>>:$INITP_0A,
    APIntAttr<I<256>>:$INITP_0B,
    APIntAttr<I<256>>:$INITP_0C,
    APIntAttr<I<256>>:$INITP_0D,
    APIntAttr<I<256>>:$INITP_0E,
    APIntAttr<I<256>>:$INITP_0F,
    APIntAttr<I<256>>:$INIT_00,
    APIntAttr<I<256>>:$INIT_01,
    APIntAttr<I<256>>:$INIT_02,
    APIntAttr<I<256>>:$INIT_03,
    APIntAttr<I<256>>:$INIT_04,
    APIntAttr<I<256>>:$INIT_05,
    APIntAttr<I<256>>:$INIT_06,
    APIntAttr<I<256>>:$INIT_07,
    APIntAttr<I<256>>:$INIT_08,
    APIntAttr<I<256>>:$INIT_09,
    APIntAttr<I<256>>:$INIT_0A,
    APIntAttr<I<256>>:$INIT_0B,
    APIntAttr<I<256>>:$INIT_0C,
    APIntAttr<I<256>>:$INIT_0D,
    APIntAttr<I<256>>:$INIT_0E,
    APIntAttr<I<256>>:$INIT_0F,
    APIntAttr<I<256>>:$INIT_10,
    APIntAttr<I<256>>:$INIT_11,
    APIntAttr<I<256>>:$INIT_12,
    APIntAttr<I<256>>:$INIT_13,
    APIntAttr<I<256>>:$INIT_14,
    APIntAttr<I<256>>:$INIT_15,
    APIntAttr<I<256>>:$INIT_16,
    APIntAttr<I<256>>:$INIT_17,
    APIntAttr<I<256>>:$INIT_18,
    APIntAttr<I<256>>:$INIT_19,
    APIntAttr<I<256>>:$INIT_1A,
    APIntAttr<I<256>>:$INIT_1B,
    APIntAttr<I<256>>:$INIT_1C,
    APIntAttr<I<256>>:$INIT_1D,
    APIntAttr<I<256>>:$INIT_1E,
    APIntAttr<I<256>>:$INIT_1F,
    APIntAttr<I<256>>:$INIT_20,
    APIntAttr<I<256>>:$INIT_21,
    APIntAttr<I<256>>:$INIT_22,
    APIntAttr<I<256>>:$INIT_23,
    APIntAttr<I<256>>:$INIT_24,
    APIntAttr<I<256>>:$INIT_25,
    APIntAttr<I<256>>:$INIT_26,
    APIntAttr<I<256>>:$INIT_27,
    APIntAttr<I<256>>:$INIT_28,
    APIntAttr<I<256>>:$INIT_29,
    APIntAttr<I<256>>:$INIT_2A,
    APIntAttr<I<256>>:$INIT_2B,
    APIntAttr<I<256>>:$INIT_2C,
    APIntAttr<I<256>>:$INIT_2D,
    APIntAttr<I<256>>:$INIT_2E,
    APIntAttr<I<256>>:$INIT_2F,
    APIntAttr<I<256>>:$INIT_30,
    APIntAttr<I<256>>:$INIT_31,
    APIntAttr<I<256>>:$INIT_32,
    APIntAttr<I<256>>:$INIT_33,
    APIntAttr<I<256>>:$INIT_34,
    APIntAttr<I<256>>:$INIT_35,
    APIntAttr<I<256>>:$INIT_36,
    APIntAttr<I<256>>:$INIT_37,
    APIntAttr<I<256>>:$INIT_38,
    APIntAttr<I<256>>:$INIT_39,
    APIntAttr<I<256>>:$INIT_3A,
    APIntAttr<I<256>>:$INIT_3B,
    APIntAttr<I<256>>:$INIT_3C,
    APIntAttr<I<256>>:$INIT_3D,
    APIntAttr<I<256>>:$INIT_3E,
    APIntAttr<I<256>>:$INIT_3F,
    APIntAttr<I<256>>:$INIT_40,
    APIntAttr<I<256>>:$INIT_41,
    APIntAttr<I<256>>:$INIT_42,
    APIntAttr<I<256>>:$INIT_43,
    APIntAttr<I<256>>:$INIT_44,
    APIntAttr<I<256>>:$INIT_45,
    APIntAttr<I<256>>:$INIT_46,
    APIntAttr<I<256>>:$INIT_47,
    APIntAttr<I<256>>:$INIT_48,
    APIntAttr<I<256>>:$INIT_49,
    APIntAttr<I<256>>:$INIT_4A,
    APIntAttr<I<256>>:$INIT_4B,
    APIntAttr<I<256>>:$INIT_4C,
    APIntAttr<I<256>>:$INIT_4D,
    APIntAttr<I<256>>:$INIT_4E,
    APIntAttr<I<256>>:$INIT_4F,
    APIntAttr<I<256>>:$INIT_50,
    APIntAttr<I<256>>:$INIT_51,
    APIntAttr<I<256>>:$INIT_52,
    APIntAttr<I<256>>:$INIT_53,
    APIntAttr<I<256>>:$INIT_54,
    APIntAttr<I<256>>:$INIT_55,
    APIntAttr<I<256>>:$INIT_56,
    APIntAttr<I<256>>:$INIT_57,
    APIntAttr<I<256>>:$INIT_58,
    APIntAttr<I<256>>:$INIT_59,
    APIntAttr<I<256>>:$INIT_5A,
    APIntAttr<I<256>>:$INIT_5B,
    APIntAttr<I<256>>:$INIT_5C,
    APIntAttr<I<256>>:$INIT_5D,
    APIntAttr<I<256>>:$INIT_5E,
    APIntAttr<I<256>>:$INIT_5F,
    APIntAttr<I<256>>:$INIT_60,
    APIntAttr<I<256>>:$INIT_61,
    APIntAttr<I<256>>:$INIT_62,
    APIntAttr<I<256>>:$INIT_63,
    APIntAttr<I<256>>:$INIT_64,
    APIntAttr<I<256>>:$INIT_65,
    APIntAttr<I<256>>:$INIT_66,
    APIntAttr<I<256>>:$INIT_67,
    APIntAttr<I<256>>:$INIT_68,
    APIntAttr<I<256>>:$INIT_69,
    APIntAttr<I<256>>:$INIT_6A,
    APIntAttr<I<256>>:$INIT_6B,
    APIntAttr<I<256>>:$INIT_6C,
    APIntAttr<I<256>>:$INIT_6D,
    APIntAttr<I<256>>:$INIT_6E,
    APIntAttr<I<256>>:$INIT_6F,
    APIntAttr<I<256>>:$INIT_70,
    APIntAttr<I<256>>:$INIT_71,
    APIntAttr<I<256>>:$INIT_72,
    APIntAttr<I<256>>:$INIT_73,
    APIntAttr<I<256>>:$INIT_74,
    APIntAttr<I<256>>:$INIT_75,
    APIntAttr<I<256>>:$INIT_76,
    APIntAttr<I<256>>:$INIT_77,
    APIntAttr<I<256>>:$INIT_78,
    APIntAttr<I<256>>:$INIT_79,
    APIntAttr<I<256>>:$INIT_7A,
    APIntAttr<I<256>>:$INIT_7B,
    APIntAttr<I<256>>:$INIT_7C,
    APIntAttr<I<256>>:$INIT_7D,
    APIntAttr<I<256>>:$INIT_7E,
    APIntAttr<I<256>>:$INIT_7F,
    APIntAttr<I<36>>:$INIT_A,
    APIntAttr<I<36>>:$INIT_B,
    StrAttr:$INIT_FILE,
    APIntAttr<I<1>>:$IS_CLKARDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDEN_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWREN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGB_INVERTED,
    StrAttr:$RDADDRCHANGEA,
    StrAttr:$RDADDRCHANGEB,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RSTREG_PRIORITY_A,
    StrAttr:$RSTREG_PRIORITY_B,
    StrAttr:$SIM_COLLISION_CHECK,
    StrAttr:$SLEEP_ASYNC,
    APIntAttr<I<36>>:$SRVAL_A,
    APIntAttr<I<36>>:$SRVAL_B,
    StrAttr:$WRITE_MODE_A,
    StrAttr:$WRITE_MODE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<9>:$RDADDRECC,
    I<8>:$ECCPARITY,
    I<4>:$DOUTPBDOUTP,
    I<4>:$DOUTPADOUTP,
    I<4>:$CASDOUTPB,
    I<4>:$CASDOUTPA,
    I<32>:$DOUTBDOUT,
    I<32>:$DOUTADOUT,
    I<32>:$CASDOUTB,
    I<32>:$CASDOUTA,
    I<1>:$SBITERR,
    I<1>:$DBITERR,
    I<1>:$CASOUTSBITERR,
    I<1>:$CASOUTDBITERR
  );
}

def RAMB36E5 : XilinxPrimitiveOp<"RAMB36E5", []> {
  let summary = "RAMB36E5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$WEBWE,
    I<4>:$WEA,
    I<4>:$DINPBDINP,
    I<4>:$DINPADINP,
    I<4>:$CASDINPB,
    I<4>:$CASDINPA,
    I<32>:$DINBDIN,
    I<32>:$DINADIN,
    I<32>:$CASDINB,
    I<32>:$CASDINA,
    I<12>:$ADDRBWRADDR,
    I<12>:$ADDRARDADDR,
    I<1>:$SLEEP,
    I<1>:$RSTREGB,
    I<1>:$RSTREGARSTREG,
    I<1>:$RSTRAMB,
    I<1>:$RSTRAMARSTRAM,
    I<1>:$REGCEB,
    I<1>:$REGCEAREGCE,
    I<1>:$INJECTSBITERR,
    I<1>:$INJECTDBITERR,
    I<1>:$ENBWREN,
    I<1>:$ENARDEN,
    I<1>:$ECCPIPECE,
    I<1>:$CLKBWRCLK,
    I<1>:$CLKARDCLK,
    I<1>:$CASOREGIMUXEN_B,
    I<1>:$CASOREGIMUXEN_A,
    I<1>:$CASOREGIMUXB,
    I<1>:$CASOREGIMUXA,
    I<1>:$CASINSBITERR,
    I<1>:$CASINDBITERR,
    I<1>:$CASDOMUXEN_B,
    I<1>:$CASDOMUXEN_A,
    I<1>:$CASDOMUXB,
    I<1>:$CASDOMUXA,
    I<1>:$ARST_B,
    I<1>:$ARST_A,

    // RAMB36E5 parameters follows
    StrAttr:$BWE_MODE_B,
    StrAttr:$CASCADE_ORDER_A,
    StrAttr:$CASCADE_ORDER_B,
    StrAttr:$CLOCK_DOMAINS,
    SI64Attr:$DOA_REG,
    SI64Attr:$DOB_REG,
    StrAttr:$EN_ECC_PIPE,
    StrAttr:$EN_ECC_READ,
    StrAttr:$EN_ECC_WRITE,
    APIntAttr<I<256>>:$INITP_00,
    APIntAttr<I<256>>:$INITP_01,
    APIntAttr<I<256>>:$INITP_02,
    APIntAttr<I<256>>:$INITP_03,
    APIntAttr<I<256>>:$INITP_04,
    APIntAttr<I<256>>:$INITP_05,
    APIntAttr<I<256>>:$INITP_06,
    APIntAttr<I<256>>:$INITP_07,
    APIntAttr<I<256>>:$INITP_08,
    APIntAttr<I<256>>:$INITP_09,
    APIntAttr<I<256>>:$INITP_0A,
    APIntAttr<I<256>>:$INITP_0B,
    APIntAttr<I<256>>:$INITP_0C,
    APIntAttr<I<256>>:$INITP_0D,
    APIntAttr<I<256>>:$INITP_0E,
    APIntAttr<I<256>>:$INITP_0F,
    APIntAttr<I<256>>:$INIT_00,
    APIntAttr<I<256>>:$INIT_01,
    APIntAttr<I<256>>:$INIT_02,
    APIntAttr<I<256>>:$INIT_03,
    APIntAttr<I<256>>:$INIT_04,
    APIntAttr<I<256>>:$INIT_05,
    APIntAttr<I<256>>:$INIT_06,
    APIntAttr<I<256>>:$INIT_07,
    APIntAttr<I<256>>:$INIT_08,
    APIntAttr<I<256>>:$INIT_09,
    APIntAttr<I<256>>:$INIT_0A,
    APIntAttr<I<256>>:$INIT_0B,
    APIntAttr<I<256>>:$INIT_0C,
    APIntAttr<I<256>>:$INIT_0D,
    APIntAttr<I<256>>:$INIT_0E,
    APIntAttr<I<256>>:$INIT_0F,
    APIntAttr<I<256>>:$INIT_10,
    APIntAttr<I<256>>:$INIT_11,
    APIntAttr<I<256>>:$INIT_12,
    APIntAttr<I<256>>:$INIT_13,
    APIntAttr<I<256>>:$INIT_14,
    APIntAttr<I<256>>:$INIT_15,
    APIntAttr<I<256>>:$INIT_16,
    APIntAttr<I<256>>:$INIT_17,
    APIntAttr<I<256>>:$INIT_18,
    APIntAttr<I<256>>:$INIT_19,
    APIntAttr<I<256>>:$INIT_1A,
    APIntAttr<I<256>>:$INIT_1B,
    APIntAttr<I<256>>:$INIT_1C,
    APIntAttr<I<256>>:$INIT_1D,
    APIntAttr<I<256>>:$INIT_1E,
    APIntAttr<I<256>>:$INIT_1F,
    APIntAttr<I<256>>:$INIT_20,
    APIntAttr<I<256>>:$INIT_21,
    APIntAttr<I<256>>:$INIT_22,
    APIntAttr<I<256>>:$INIT_23,
    APIntAttr<I<256>>:$INIT_24,
    APIntAttr<I<256>>:$INIT_25,
    APIntAttr<I<256>>:$INIT_26,
    APIntAttr<I<256>>:$INIT_27,
    APIntAttr<I<256>>:$INIT_28,
    APIntAttr<I<256>>:$INIT_29,
    APIntAttr<I<256>>:$INIT_2A,
    APIntAttr<I<256>>:$INIT_2B,
    APIntAttr<I<256>>:$INIT_2C,
    APIntAttr<I<256>>:$INIT_2D,
    APIntAttr<I<256>>:$INIT_2E,
    APIntAttr<I<256>>:$INIT_2F,
    APIntAttr<I<256>>:$INIT_30,
    APIntAttr<I<256>>:$INIT_31,
    APIntAttr<I<256>>:$INIT_32,
    APIntAttr<I<256>>:$INIT_33,
    APIntAttr<I<256>>:$INIT_34,
    APIntAttr<I<256>>:$INIT_35,
    APIntAttr<I<256>>:$INIT_36,
    APIntAttr<I<256>>:$INIT_37,
    APIntAttr<I<256>>:$INIT_38,
    APIntAttr<I<256>>:$INIT_39,
    APIntAttr<I<256>>:$INIT_3A,
    APIntAttr<I<256>>:$INIT_3B,
    APIntAttr<I<256>>:$INIT_3C,
    APIntAttr<I<256>>:$INIT_3D,
    APIntAttr<I<256>>:$INIT_3E,
    APIntAttr<I<256>>:$INIT_3F,
    APIntAttr<I<256>>:$INIT_40,
    APIntAttr<I<256>>:$INIT_41,
    APIntAttr<I<256>>:$INIT_42,
    APIntAttr<I<256>>:$INIT_43,
    APIntAttr<I<256>>:$INIT_44,
    APIntAttr<I<256>>:$INIT_45,
    APIntAttr<I<256>>:$INIT_46,
    APIntAttr<I<256>>:$INIT_47,
    APIntAttr<I<256>>:$INIT_48,
    APIntAttr<I<256>>:$INIT_49,
    APIntAttr<I<256>>:$INIT_4A,
    APIntAttr<I<256>>:$INIT_4B,
    APIntAttr<I<256>>:$INIT_4C,
    APIntAttr<I<256>>:$INIT_4D,
    APIntAttr<I<256>>:$INIT_4E,
    APIntAttr<I<256>>:$INIT_4F,
    APIntAttr<I<256>>:$INIT_50,
    APIntAttr<I<256>>:$INIT_51,
    APIntAttr<I<256>>:$INIT_52,
    APIntAttr<I<256>>:$INIT_53,
    APIntAttr<I<256>>:$INIT_54,
    APIntAttr<I<256>>:$INIT_55,
    APIntAttr<I<256>>:$INIT_56,
    APIntAttr<I<256>>:$INIT_57,
    APIntAttr<I<256>>:$INIT_58,
    APIntAttr<I<256>>:$INIT_59,
    APIntAttr<I<256>>:$INIT_5A,
    APIntAttr<I<256>>:$INIT_5B,
    APIntAttr<I<256>>:$INIT_5C,
    APIntAttr<I<256>>:$INIT_5D,
    APIntAttr<I<256>>:$INIT_5E,
    APIntAttr<I<256>>:$INIT_5F,
    APIntAttr<I<256>>:$INIT_60,
    APIntAttr<I<256>>:$INIT_61,
    APIntAttr<I<256>>:$INIT_62,
    APIntAttr<I<256>>:$INIT_63,
    APIntAttr<I<256>>:$INIT_64,
    APIntAttr<I<256>>:$INIT_65,
    APIntAttr<I<256>>:$INIT_66,
    APIntAttr<I<256>>:$INIT_67,
    APIntAttr<I<256>>:$INIT_68,
    APIntAttr<I<256>>:$INIT_69,
    APIntAttr<I<256>>:$INIT_6A,
    APIntAttr<I<256>>:$INIT_6B,
    APIntAttr<I<256>>:$INIT_6C,
    APIntAttr<I<256>>:$INIT_6D,
    APIntAttr<I<256>>:$INIT_6E,
    APIntAttr<I<256>>:$INIT_6F,
    APIntAttr<I<256>>:$INIT_70,
    APIntAttr<I<256>>:$INIT_71,
    APIntAttr<I<256>>:$INIT_72,
    APIntAttr<I<256>>:$INIT_73,
    APIntAttr<I<256>>:$INIT_74,
    APIntAttr<I<256>>:$INIT_75,
    APIntAttr<I<256>>:$INIT_76,
    APIntAttr<I<256>>:$INIT_77,
    APIntAttr<I<256>>:$INIT_78,
    APIntAttr<I<256>>:$INIT_79,
    APIntAttr<I<256>>:$INIT_7A,
    APIntAttr<I<256>>:$INIT_7B,
    APIntAttr<I<256>>:$INIT_7C,
    APIntAttr<I<256>>:$INIT_7D,
    APIntAttr<I<256>>:$INIT_7E,
    APIntAttr<I<256>>:$INIT_7F,
    StrAttr:$INIT_FILE,
    APIntAttr<I<1>>:$IS_ARST_A_INVERTED,
    APIntAttr<I<1>>:$IS_ARST_B_INVERTED,
    APIntAttr<I<1>>:$IS_CLKARDCLK_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLK_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDEN_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWREN_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAM_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMB_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREG_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGB_INVERTED,
    StrAttr:$PR_SAVE_DATA,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RSTREG_PRIORITY_A,
    StrAttr:$RSTREG_PRIORITY_B,
    StrAttr:$RST_MODE_A,
    StrAttr:$RST_MODE_B,
    StrAttr:$SIM_COLLISION_CHECK,
    StrAttr:$SLEEP_ASYNC,
    APIntAttr<I<36>>:$SRVAL_A,
    APIntAttr<I<36>>:$SRVAL_B,
    StrAttr:$WRITE_MODE_A,
    StrAttr:$WRITE_MODE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<4>:$DOUTPBDOUTP,
    I<4>:$DOUTPADOUTP,
    I<4>:$CASDOUTPB,
    I<4>:$CASDOUTPA,
    I<32>:$DOUTBDOUT,
    I<32>:$DOUTADOUT,
    I<32>:$CASDOUTB,
    I<32>:$CASDOUTA,
    I<1>:$SBITERR,
    I<1>:$DBITERR,
    I<1>:$CASOUTSBITERR,
    I<1>:$CASOUTDBITERR
  );
}

def RAMB36E5uINT : XilinxPrimitiveOp<"RAMB36E5_INT", []> {
  let summary = "RAMB36E5_INT Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$WEBWEU,
    I<4>:$WEBWEL,
    I<4>:$WEAU,
    I<4>:$WEAL,
    I<4>:$DINPBDINP,
    I<4>:$DINPADINP,
    I<4>:$CASDINPB,
    I<4>:$CASDINPA,
    I<32>:$DINBDIN,
    I<32>:$DINADIN,
    I<32>:$CASDINB,
    I<32>:$CASDINA,
    I<12>:$ADDRBWRADDRU,
    I<12>:$ADDRBWRADDRL,
    I<12>:$ADDRARDADDRU,
    I<12>:$ADDRARDADDRL,
    I<1>:$WE_IND_PARITY,
    I<1>:$SLEEPU,
    I<1>:$SLEEPL,
    I<1>:$RSTREGBU,
    I<1>:$RSTREGBL,
    I<1>:$RSTREGARSTREGU,
    I<1>:$RSTREGARSTREGL,
    I<1>:$RSTRAMBU,
    I<1>:$RSTRAMBL,
    I<1>:$RSTRAMARSTRAMU,
    I<1>:$RSTRAMARSTRAML,
    I<1>:$REGCEBU,
    I<1>:$REGCEBL,
    I<1>:$REGCEAREGCEU,
    I<1>:$REGCEAREGCEL,
    I<1>:$INJECTSBITERR,
    I<1>:$INJECTDBITERR,
    I<1>:$ENBWRENU,
    I<1>:$ENBWRENL,
    I<1>:$ENARDENU,
    I<1>:$ENARDENL,
    I<1>:$ECCPIPECEL,
    I<1>:$CLKBWRCLKU,
    I<1>:$CLKBWRCLKL,
    I<1>:$CLKARDCLKU,
    I<1>:$CLKARDCLKL,
    I<1>:$CASOREGIMUXEN_BU,
    I<1>:$CASOREGIMUXEN_BL,
    I<1>:$CASOREGIMUXEN_AU,
    I<1>:$CASOREGIMUXEN_AL,
    I<1>:$CASOREGIMUXBU,
    I<1>:$CASOREGIMUXBL,
    I<1>:$CASOREGIMUXAU,
    I<1>:$CASOREGIMUXAL,
    I<1>:$CASINSBITERR,
    I<1>:$CASINDBITERR,
    I<1>:$CASDOMUXEN_BU,
    I<1>:$CASDOMUXEN_BL,
    I<1>:$CASDOMUXEN_AU,
    I<1>:$CASDOMUXEN_AL,
    I<1>:$CASDOMUXBU,
    I<1>:$CASDOMUXBL,
    I<1>:$CASDOMUXAU,
    I<1>:$CASDOMUXAL,
    I<1>:$ARST_B_U,
    I<1>:$ARST_B_L,
    I<1>:$ARST_A_U,
    I<1>:$ARST_A_L,

    // RAMB36E5_INT parameters follows
    StrAttr:$BWE_MODE_B,
    StrAttr:$CASCADE_ORDER_A,
    StrAttr:$CASCADE_ORDER_B,
    StrAttr:$CLOCK_DOMAINS,
    SI64Attr:$DOA_REG,
    SI64Attr:$DOB_REG,
    StrAttr:$EN_ECC_PIPE,
    StrAttr:$EN_ECC_READ,
    StrAttr:$EN_ECC_WRITE,
    APIntAttr<I<256>>:$INITP_00,
    APIntAttr<I<256>>:$INITP_01,
    APIntAttr<I<256>>:$INITP_02,
    APIntAttr<I<256>>:$INITP_03,
    APIntAttr<I<256>>:$INITP_04,
    APIntAttr<I<256>>:$INITP_05,
    APIntAttr<I<256>>:$INITP_06,
    APIntAttr<I<256>>:$INITP_07,
    APIntAttr<I<256>>:$INITP_08,
    APIntAttr<I<256>>:$INITP_09,
    APIntAttr<I<256>>:$INITP_0A,
    APIntAttr<I<256>>:$INITP_0B,
    APIntAttr<I<256>>:$INITP_0C,
    APIntAttr<I<256>>:$INITP_0D,
    APIntAttr<I<256>>:$INITP_0E,
    APIntAttr<I<256>>:$INITP_0F,
    APIntAttr<I<256>>:$INIT_00,
    APIntAttr<I<256>>:$INIT_01,
    APIntAttr<I<256>>:$INIT_02,
    APIntAttr<I<256>>:$INIT_03,
    APIntAttr<I<256>>:$INIT_04,
    APIntAttr<I<256>>:$INIT_05,
    APIntAttr<I<256>>:$INIT_06,
    APIntAttr<I<256>>:$INIT_07,
    APIntAttr<I<256>>:$INIT_08,
    APIntAttr<I<256>>:$INIT_09,
    APIntAttr<I<256>>:$INIT_0A,
    APIntAttr<I<256>>:$INIT_0B,
    APIntAttr<I<256>>:$INIT_0C,
    APIntAttr<I<256>>:$INIT_0D,
    APIntAttr<I<256>>:$INIT_0E,
    APIntAttr<I<256>>:$INIT_0F,
    APIntAttr<I<256>>:$INIT_10,
    APIntAttr<I<256>>:$INIT_11,
    APIntAttr<I<256>>:$INIT_12,
    APIntAttr<I<256>>:$INIT_13,
    APIntAttr<I<256>>:$INIT_14,
    APIntAttr<I<256>>:$INIT_15,
    APIntAttr<I<256>>:$INIT_16,
    APIntAttr<I<256>>:$INIT_17,
    APIntAttr<I<256>>:$INIT_18,
    APIntAttr<I<256>>:$INIT_19,
    APIntAttr<I<256>>:$INIT_1A,
    APIntAttr<I<256>>:$INIT_1B,
    APIntAttr<I<256>>:$INIT_1C,
    APIntAttr<I<256>>:$INIT_1D,
    APIntAttr<I<256>>:$INIT_1E,
    APIntAttr<I<256>>:$INIT_1F,
    APIntAttr<I<256>>:$INIT_20,
    APIntAttr<I<256>>:$INIT_21,
    APIntAttr<I<256>>:$INIT_22,
    APIntAttr<I<256>>:$INIT_23,
    APIntAttr<I<256>>:$INIT_24,
    APIntAttr<I<256>>:$INIT_25,
    APIntAttr<I<256>>:$INIT_26,
    APIntAttr<I<256>>:$INIT_27,
    APIntAttr<I<256>>:$INIT_28,
    APIntAttr<I<256>>:$INIT_29,
    APIntAttr<I<256>>:$INIT_2A,
    APIntAttr<I<256>>:$INIT_2B,
    APIntAttr<I<256>>:$INIT_2C,
    APIntAttr<I<256>>:$INIT_2D,
    APIntAttr<I<256>>:$INIT_2E,
    APIntAttr<I<256>>:$INIT_2F,
    APIntAttr<I<256>>:$INIT_30,
    APIntAttr<I<256>>:$INIT_31,
    APIntAttr<I<256>>:$INIT_32,
    APIntAttr<I<256>>:$INIT_33,
    APIntAttr<I<256>>:$INIT_34,
    APIntAttr<I<256>>:$INIT_35,
    APIntAttr<I<256>>:$INIT_36,
    APIntAttr<I<256>>:$INIT_37,
    APIntAttr<I<256>>:$INIT_38,
    APIntAttr<I<256>>:$INIT_39,
    APIntAttr<I<256>>:$INIT_3A,
    APIntAttr<I<256>>:$INIT_3B,
    APIntAttr<I<256>>:$INIT_3C,
    APIntAttr<I<256>>:$INIT_3D,
    APIntAttr<I<256>>:$INIT_3E,
    APIntAttr<I<256>>:$INIT_3F,
    APIntAttr<I<256>>:$INIT_40,
    APIntAttr<I<256>>:$INIT_41,
    APIntAttr<I<256>>:$INIT_42,
    APIntAttr<I<256>>:$INIT_43,
    APIntAttr<I<256>>:$INIT_44,
    APIntAttr<I<256>>:$INIT_45,
    APIntAttr<I<256>>:$INIT_46,
    APIntAttr<I<256>>:$INIT_47,
    APIntAttr<I<256>>:$INIT_48,
    APIntAttr<I<256>>:$INIT_49,
    APIntAttr<I<256>>:$INIT_4A,
    APIntAttr<I<256>>:$INIT_4B,
    APIntAttr<I<256>>:$INIT_4C,
    APIntAttr<I<256>>:$INIT_4D,
    APIntAttr<I<256>>:$INIT_4E,
    APIntAttr<I<256>>:$INIT_4F,
    APIntAttr<I<256>>:$INIT_50,
    APIntAttr<I<256>>:$INIT_51,
    APIntAttr<I<256>>:$INIT_52,
    APIntAttr<I<256>>:$INIT_53,
    APIntAttr<I<256>>:$INIT_54,
    APIntAttr<I<256>>:$INIT_55,
    APIntAttr<I<256>>:$INIT_56,
    APIntAttr<I<256>>:$INIT_57,
    APIntAttr<I<256>>:$INIT_58,
    APIntAttr<I<256>>:$INIT_59,
    APIntAttr<I<256>>:$INIT_5A,
    APIntAttr<I<256>>:$INIT_5B,
    APIntAttr<I<256>>:$INIT_5C,
    APIntAttr<I<256>>:$INIT_5D,
    APIntAttr<I<256>>:$INIT_5E,
    APIntAttr<I<256>>:$INIT_5F,
    APIntAttr<I<256>>:$INIT_60,
    APIntAttr<I<256>>:$INIT_61,
    APIntAttr<I<256>>:$INIT_62,
    APIntAttr<I<256>>:$INIT_63,
    APIntAttr<I<256>>:$INIT_64,
    APIntAttr<I<256>>:$INIT_65,
    APIntAttr<I<256>>:$INIT_66,
    APIntAttr<I<256>>:$INIT_67,
    APIntAttr<I<256>>:$INIT_68,
    APIntAttr<I<256>>:$INIT_69,
    APIntAttr<I<256>>:$INIT_6A,
    APIntAttr<I<256>>:$INIT_6B,
    APIntAttr<I<256>>:$INIT_6C,
    APIntAttr<I<256>>:$INIT_6D,
    APIntAttr<I<256>>:$INIT_6E,
    APIntAttr<I<256>>:$INIT_6F,
    APIntAttr<I<256>>:$INIT_70,
    APIntAttr<I<256>>:$INIT_71,
    APIntAttr<I<256>>:$INIT_72,
    APIntAttr<I<256>>:$INIT_73,
    APIntAttr<I<256>>:$INIT_74,
    APIntAttr<I<256>>:$INIT_75,
    APIntAttr<I<256>>:$INIT_76,
    APIntAttr<I<256>>:$INIT_77,
    APIntAttr<I<256>>:$INIT_78,
    APIntAttr<I<256>>:$INIT_79,
    APIntAttr<I<256>>:$INIT_7A,
    APIntAttr<I<256>>:$INIT_7B,
    APIntAttr<I<256>>:$INIT_7C,
    APIntAttr<I<256>>:$INIT_7D,
    APIntAttr<I<256>>:$INIT_7E,
    APIntAttr<I<256>>:$INIT_7F,
    StrAttr:$INIT_FILE,
    APIntAttr<I<1>>:$IS_ARST_A_L_INVERTED,
    APIntAttr<I<1>>:$IS_ARST_A_U_INVERTED,
    APIntAttr<I<1>>:$IS_ARST_B_L_INVERTED,
    APIntAttr<I<1>>:$IS_ARST_B_U_INVERTED,
    APIntAttr<I<1>>:$IS_CLKARDCLKL_INVERTED,
    APIntAttr<I<1>>:$IS_CLKARDCLKU_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLKL_INVERTED,
    APIntAttr<I<1>>:$IS_CLKBWRCLKU_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDENL_INVERTED,
    APIntAttr<I<1>>:$IS_ENARDENU_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWRENL_INVERTED,
    APIntAttr<I<1>>:$IS_ENBWRENU_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAML_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMARSTRAMU_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMBL_INVERTED,
    APIntAttr<I<1>>:$IS_RSTRAMBU_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREGL_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGARSTREGU_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGBL_INVERTED,
    APIntAttr<I<1>>:$IS_RSTREGBU_INVERTED,
    StrAttr:$PR_SAVE_DATA,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RSTREG_PRIORITY_A,
    StrAttr:$RSTREG_PRIORITY_B,
    StrAttr:$RST_MODE_A,
    StrAttr:$RST_MODE_B,
    StrAttr:$SIM_COLLISION_CHECK,
    StrAttr:$SLEEP_ASYNC,
    APIntAttr<I<36>>:$SRVAL_A,
    APIntAttr<I<36>>:$SRVAL_B,
    StrAttr:$WRITE_MODE_A,
    StrAttr:$WRITE_MODE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<4>:$DOUTPBDOUTP,
    I<4>:$DOUTPADOUTP,
    I<4>:$CASDOUTPB,
    I<4>:$CASDOUTPA,
    I<32>:$DOUTBDOUT,
    I<32>:$DOUTADOUT,
    I<32>:$CASDOUTB,
    I<32>:$CASDOUTA,
    I<1>:$SBITERR,
    I<1>:$DBITERR,
    I<1>:$CASOUTSBITERR,
    I<1>:$CASOUTDBITERR
  );
}

def RAMD32M64 : XilinxPrimitiveOp<"RAMD32M64", []> {
  let summary = "RAMD32M64 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$WE,
    I<1>:$WADR4,
    I<1>:$WADR3,
    I<1>:$WADR2,
    I<1>:$WADR1,
    I<1>:$WADR0,
    I<1>:$RADR5,
    I<1>:$RADR4,
    I<1>:$RADR3,
    I<1>:$RADR2,
    I<1>:$RADR1,
    I<1>:$RADR0,
    I<1>:$I,
    I<1>:$CLK,

    // RAMD32M64 parameters follows
    APIntAttr<I<64>>:$INIT,
    APIntAttr<I<1>>:$IS_CLK_INVERTED
  );

  let results = (outs
    I<1>:$O
  );
}

def RFADC : XilinxPrimitiveOp<"RFADC", []> {
  let summary = "RFADC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<16>:$DI,
    I<16>:$CONTROL_COMMON,
    I<16>:$CONTROL_ADC3,
    I<16>:$CONTROL_ADC2,
    I<16>:$CONTROL_ADC1,
    I<16>:$CONTROL_ADC0,
    I<12>:$DADDR,
    I<1>:$VIN_I23_P,
    I<1>:$VIN_I23_N,
    I<1>:$VIN_I01_P,
    I<1>:$VIN_I01_N,
    I<1>:$VIN3_P,
    I<1>:$VIN3_N,
    I<1>:$VIN2_P,
    I<1>:$VIN2_N,
    I<1>:$VIN1_P,
    I<1>:$VIN1_N,
    I<1>:$VIN0_P,
    I<1>:$VIN0_N,
    I<1>:$T1_ALLOWED_NORTH,
    I<1>:$SYSREF_P,
    I<1>:$SYSREF_N,
    I<1>:$SYSREF_IN_SOUTH,
    I<1>:$SYSREF_IN_NORTH,
    I<1>:$PLL_REFCLK_IN,
    I<1>:$PLL_MONCLK,
    I<1>:$FABRIC_CLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLK_FIFO_LM,
    I<1>:$CLK_DIST_IN_SOUTH,
    I<1>:$CLK_DIST_IN_NORTH,
    I<1>:$ADC_CLK_P,
    I<1>:$ADC_CLK_N,

    // RFADC parameters follows
    SI64Attr:$OPT_ANALOG,
    SI64Attr:$OPT_CLK_DIST,
    StrAttr:$SIM_DEVICE,
    SI64Attr:$XPA_ACTIVE_DUTYCYCLE,
    SI64Attr:$XPA_CFG0,
    SI64Attr:$XPA_CFG1,
    SI64Attr:$XPA_CFG2,
    StrAttr:$XPA_NUM_ADCS,
    SI64Attr:$XPA_NUM_DDCS,
    StrAttr:$XPA_PLL_USED,
    SI64Attr:$XPA_SAMPLE_RATE_MSPS
  );

  let results = (outs
    I<24>:$STATUS_COMMON,
    I<24>:$STATUS_ADC3,
    I<24>:$STATUS_ADC2,
    I<24>:$STATUS_ADC1,
    I<24>:$STATUS_ADC0,
    I<192>:$DATA_ADC3,
    I<192>:$DATA_ADC2,
    I<192>:$DATA_ADC1,
    I<192>:$DATA_ADC0,
    I<16>:$DOUT,
    I<1>:$T1_ALLOWED_SOUTH,
    I<1>:$SYSREF_OUT_SOUTH,
    I<1>:$SYSREF_OUT_NORTH,
    I<1>:$PLL_REFCLK_OUT,
    I<1>:$PLL_DMON_OUT,
    I<1>:$DRDY,
    I<1>:$CLK_DIST_OUT_SOUTH,
    I<1>:$CLK_DIST_OUT_NORTH,
    I<1>:$CLK_ADC
  );
}

def RFDAC : XilinxPrimitiveOp<"RFDAC", []> {
  let summary = "RFDAC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<256>:$DATA_DAC3,
    I<256>:$DATA_DAC2,
    I<256>:$DATA_DAC1,
    I<256>:$DATA_DAC0,
    I<16>:$DI,
    I<16>:$CONTROL_DAC3,
    I<16>:$CONTROL_DAC2,
    I<16>:$CONTROL_DAC1,
    I<16>:$CONTROL_DAC0,
    I<16>:$CONTROL_COMMON,
    I<12>:$DADDR,
    I<1>:$T1_ALLOWED_NORTH,
    I<1>:$SYSREF_P,
    I<1>:$SYSREF_N,
    I<1>:$SYSREF_IN_SOUTH,
    I<1>:$SYSREF_IN_NORTH,
    I<1>:$PLL_REFCLK_IN,
    I<1>:$PLL_MONCLK,
    I<1>:$FABRIC_CLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$DAC_CLK_P,
    I<1>:$DAC_CLK_N,
    I<1>:$CLK_FIFO_LM,
    I<1>:$CLK_DIST_IN_SOUTH,
    I<1>:$CLK_DIST_IN_NORTH,

    // RFDAC parameters follows
    SI64Attr:$OPT_CLK_DIST,
    StrAttr:$SIM_DEVICE,
    SI64Attr:$XPA_ACTIVE_DUTYCYCLE,
    SI64Attr:$XPA_CFG0,
    SI64Attr:$XPA_CFG1,
    SI64Attr:$XPA_CFG2,
    SI64Attr:$XPA_NUM_DACS,
    SI64Attr:$XPA_NUM_DUCS,
    StrAttr:$XPA_PLL_USED,
    SI64Attr:$XPA_SAMPLE_RATE_MSPS
  );

  let results = (outs
    I<24>:$STATUS_DAC3,
    I<24>:$STATUS_DAC2,
    I<24>:$STATUS_DAC1,
    I<24>:$STATUS_DAC0,
    I<24>:$STATUS_COMMON,
    I<16>:$DOUT,
    I<1>:$VOUT3_P,
    I<1>:$VOUT3_N,
    I<1>:$VOUT2_P,
    I<1>:$VOUT2_N,
    I<1>:$VOUT1_P,
    I<1>:$VOUT1_N,
    I<1>:$VOUT0_P,
    I<1>:$VOUT0_N,
    I<1>:$T1_ALLOWED_SOUTH,
    I<1>:$SYSREF_OUT_SOUTH,
    I<1>:$SYSREF_OUT_NORTH,
    I<1>:$PLL_REFCLK_OUT,
    I<1>:$PLL_DMON_OUT,
    I<1>:$DRDY,
    I<1>:$CLK_DIST_OUT_SOUTH,
    I<1>:$CLK_DIST_OUT_NORTH,
    I<1>:$CLK_DAC
  );
}

def RIUuOR : XilinxPrimitiveOp<"RIU_OR", []> {
  let summary = "RIU_OR Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<16>:$RIU_RD_DATA_UPP,
    I<16>:$RIU_RD_DATA_LOW,
    I<1>:$RIU_RD_VALID_UPP,
    I<1>:$RIU_RD_VALID_LOW,

    // RIU_OR parameters follows
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION
  );

  let results = (outs
    I<16>:$RIU_RD_DATA,
    I<1>:$RIU_RD_VALID
  );
}

def RXTXuBITSLICE : XilinxPrimitiveOp<"RXTX_BITSLICE", []> {
  let summary = "RXTX_BITSLICE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$TX_CNTVALUEIN,
    I<9>:$RX_CNTVALUEIN,
    I<8>:$D,
    I<40>:$TX_BIT_CTRL_IN,
    I<40>:$RX_BIT_CTRL_IN,
    I<1>:$TX_RST_DLY,
    I<1>:$TX_RST,
    I<1>:$TX_LOAD,
    I<1>:$TX_INC,
    I<1>:$TX_EN_VTC,
    I<1>:$TX_CLK,
    I<1>:$TX_CE,
    I<1>:$TBYTE_IN,
    I<1>:$T,
    I<1>:$RX_RST_DLY,
    I<1>:$RX_RST,
    I<1>:$RX_LOAD,
    I<1>:$RX_INC,
    I<1>:$RX_EN_VTC,
    I<1>:$RX_CLK,
    I<1>:$RX_CE,
    I<1>:$FIFO_RD_EN,
    I<1>:$FIFO_RD_CLK,
    I<1>:$DATAIN,

    // RXTX_BITSLICE parameters follows
    StrAttr:$ENABLE_PRE_EMPHASIS,
    StrAttr:$FIFO_SYNC_MODE,
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_RX_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RX_RST_DLY_INVERTED,
    APIntAttr<I<1>>:$IS_RX_RST_INVERTED,
    APIntAttr<I<1>>:$IS_TX_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_TX_RST_DLY_INVERTED,
    APIntAttr<I<1>>:$IS_TX_RST_INVERTED,
    StrAttr:$LOOPBACK,
    StrAttr:$NATIVE_ODELAY_BYPASS,
    StrAttr:$RX_DATA_TYPE,
    SI64Attr:$RX_DATA_WIDTH,
    StrAttr:$RX_DELAY_FORMAT,
    StrAttr:$RX_DELAY_TYPE,
    SI64Attr:$RX_DELAY_VALUE,
    StrAttr:$RX_REFCLK_FREQUENCY,
    StrAttr:$RX_UPDATE_MODE,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION,
    StrAttr:$TBYTE_CTL,
    SI64Attr:$TX_DATA_WIDTH,
    StrAttr:$TX_DELAY_FORMAT,
    StrAttr:$TX_DELAY_TYPE,
    SI64Attr:$TX_DELAY_VALUE,
    StrAttr:$TX_OUTPUT_PHASE_90,
    StrAttr:$TX_REFCLK_FREQUENCY,
    StrAttr:$TX_UPDATE_MODE
  );

  let results = (outs
    I<9>:$TX_CNTVALUEOUT,
    I<9>:$RX_CNTVALUEOUT,
    I<8>:$Q,
    I<40>:$TX_BIT_CTRL_OUT,
    I<40>:$RX_BIT_CTRL_OUT,
    I<1>:$T_OUT,
    I<1>:$O,
    I<1>:$FIFO_WRCLK_OUT,
    I<1>:$FIFO_EMPTY
  );
}

def RXuBITSLICE : XilinxPrimitiveOp<"RX_BITSLICE", []> {
  let summary = "RX_BITSLICE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CNTVALUEIN_EXT,
    I<9>:$CNTVALUEIN,
    I<40>:$TX_BIT_CTRL_IN,
    I<40>:$RX_BIT_CTRL_IN,
    I<1>:$RST_DLY_EXT,
    I<1>:$RST_DLY,
    I<1>:$RST,
    I<1>:$LOAD_EXT,
    I<1>:$LOAD,
    I<1>:$INC_EXT,
    I<1>:$INC,
    I<1>:$FIFO_RD_EN,
    I<1>:$FIFO_RD_CLK,
    I<1>:$EN_VTC_EXT,
    I<1>:$EN_VTC,
    I<1>:$DATAIN,
    I<1>:$CLK_EXT,
    I<1>:$CLK,
    I<1>:$CE_EXT,
    I<1>:$CE,

    // RX_BITSLICE parameters follows
    StrAttr:$CASCADE,
    StrAttr:$DATA_TYPE,
    SI64Attr:$DATA_WIDTH,
    StrAttr:$DELAY_FORMAT,
    StrAttr:$DELAY_TYPE,
    SI64Attr:$DELAY_VALUE,
    SI64Attr:$DELAY_VALUE_EXT,
    StrAttr:$FIFO_SYNC_MODE,
    APIntAttr<I<1>>:$IS_CLK_EXT_INVERTED,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_DLY_EXT_INVERTED,
    APIntAttr<I<1>>:$IS_RST_DLY_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION,
    StrAttr:$UPDATE_MODE,
    StrAttr:$UPDATE_MODE_EXT
  );

  let results = (outs
    I<9>:$CNTVALUEOUT_EXT,
    I<9>:$CNTVALUEOUT,
    I<8>:$Q,
    I<40>:$TX_BIT_CTRL_OUT,
    I<40>:$RX_BIT_CTRL_OUT,
    I<1>:$FIFO_WRCLK_OUT,
    I<1>:$FIFO_EMPTY
  );
}

def SIMuCONFIGE2 : XilinxPrimitiveOp<"SIM_CONFIGE2", []> {
  let summary = "SIM_CONFIGE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<3>:$M,
    I<1>:$RDWRB,
    I<1>:$PROGB,
    I<1>:$CSB,
    I<1>:$CCLK,
    InOut<32>:$D,
    InOut<1>:$INITB,
    InOut<1>:$DONE,

    // SIM_CONFIGE2 parameters follows
    APIntAttr<I<32>>:$DEVICE_ID,
    StrAttr:$ICAP_SUPPORT,
    StrAttr:$ICAP_WIDTH
  );

  let results = (outs
    I<1>:$CSOB
  );
}

def SIMuCONFIGE3 : XilinxPrimitiveOp<"SIM_CONFIGE3", []> {
  let summary = "SIM_CONFIGE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<3>:$M,
    I<1>:$RDWRB,
    I<1>:$PROGB,
    I<1>:$CSB,
    I<1>:$CCLK,
    InOut<32>:$D,
    InOut<1>:$INITB,
    InOut<1>:$DONE,

    // SIM_CONFIGE3 parameters follows
    APIntAttr<I<32>>:$DEVICE_ID,
    StrAttr:$ICAP_SUPPORT,
    StrAttr:$ICAP_WIDTH
  );

  let results = (outs
    I<1>:$PRERROR,
    I<1>:$PRDONE,
    I<1>:$CSOB,
    I<1>:$AVAIL
  );
}

def SRL16E : XilinxPrimitiveOp<"SRL16E", []> {
  let summary = "SRL16E Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$D,
    I<1>:$CLK,
    I<1>:$CE,
    I<1>:$A3,
    I<1>:$A2,
    I<1>:$A1,
    I<1>:$A0,

    // SRL16E parameters follows
    APIntAttr<I<16>>:$INIT,
    APIntAttr<I<1>>:$IS_CLK_INVERTED
  );

  let results = (outs
    I<1>:$Q
  );
}

def SRLC16E : XilinxPrimitiveOp<"SRLC16E", []> {
  let summary = "SRLC16E Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$D,
    I<1>:$CLK,
    I<1>:$CE,
    I<1>:$A3,
    I<1>:$A2,
    I<1>:$A1,
    I<1>:$A0,

    // SRLC16E parameters follows
    APIntAttr<I<16>>:$INIT,
    APIntAttr<I<1>>:$IS_CLK_INVERTED
  );

  let results = (outs
    I<1>:$Q15,
    I<1>:$Q
  );
}

def SRLC32E : XilinxPrimitiveOp<"SRLC32E", []> {
  let summary = "SRLC32E Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<5>:$A,
    I<1>:$D,
    I<1>:$CLK,
    I<1>:$CE,

    // SRLC32E parameters follows
    APIntAttr<I<32>>:$INIT,
    APIntAttr<I<1>>:$IS_CLK_INVERTED
  );

  let results = (outs
    I<1>:$Q31,
    I<1>:$Q
  );
}

def STARTUPE2 : XilinxPrimitiveOp<"STARTUPE2", []> {
  let summary = "STARTUPE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$USRDONETS,
    I<1>:$USRDONEO,
    I<1>:$USRCCLKTS,
    I<1>:$USRCCLKO,
    I<1>:$PACK,
    I<1>:$KEYCLEARB,
    I<1>:$GTS,
    I<1>:$GSR,
    I<1>:$CLK,

    // STARTUPE2 parameters follows
    StrAttr:$PROG_USR,
    StrAttr:$SIM_CCLK_FREQ
  );

  let results = (outs
    I<1>:$PREQ,
    I<1>:$EOS,
    I<1>:$CFGMCLK,
    I<1>:$CFGCLK
  );
}

def STARTUPE3 : XilinxPrimitiveOp<"STARTUPE3", []> {
  let summary = "STARTUPE3 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$DTS,
    I<4>:$DO,
    I<1>:$USRDONETS,
    I<1>:$USRDONEO,
    I<1>:$USRCCLKTS,
    I<1>:$USRCCLKO,
    I<1>:$PACK,
    I<1>:$KEYCLEARB,
    I<1>:$GTS,
    I<1>:$GSR,
    I<1>:$FCSBTS,
    I<1>:$FCSBO,

    // STARTUPE3 parameters follows
    StrAttr:$PROG_USR,
    StrAttr:$SIM_CCLK_FREQ
  );

  let results = (outs
    I<4>:$DI,
    I<1>:$PREQ,
    I<1>:$EOS,
    I<1>:$CFGMCLK,
    I<1>:$CFGCLK
  );
}

def SYSMONE1 : XilinxPrimitiveOp<"SYSMONE1", []> {
  let summary = "SYSMONE1 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$DADDR,
    I<16>:$VAUXP,
    I<16>:$VAUXN,
    I<16>:$DI,
    I<1>:$VP,
    I<1>:$VN,
    I<1>:$RESET,
    I<1>:$I2C_SDA,
    I<1>:$I2C_SCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CONVSTCLK,
    I<1>:$CONVST,

    // SYSMONE1 parameters follows
    APIntAttr<I<16>>:$INIT_40,
    APIntAttr<I<16>>:$INIT_41,
    APIntAttr<I<16>>:$INIT_42,
    APIntAttr<I<16>>:$INIT_43,
    APIntAttr<I<16>>:$INIT_44,
    APIntAttr<I<16>>:$INIT_45,
    APIntAttr<I<16>>:$INIT_46,
    APIntAttr<I<16>>:$INIT_47,
    APIntAttr<I<16>>:$INIT_48,
    APIntAttr<I<16>>:$INIT_49,
    APIntAttr<I<16>>:$INIT_4A,
    APIntAttr<I<16>>:$INIT_4B,
    APIntAttr<I<16>>:$INIT_4C,
    APIntAttr<I<16>>:$INIT_4D,
    APIntAttr<I<16>>:$INIT_4E,
    APIntAttr<I<16>>:$INIT_4F,
    APIntAttr<I<16>>:$INIT_50,
    APIntAttr<I<16>>:$INIT_51,
    APIntAttr<I<16>>:$INIT_52,
    APIntAttr<I<16>>:$INIT_53,
    APIntAttr<I<16>>:$INIT_54,
    APIntAttr<I<16>>:$INIT_55,
    APIntAttr<I<16>>:$INIT_56,
    APIntAttr<I<16>>:$INIT_57,
    APIntAttr<I<16>>:$INIT_58,
    APIntAttr<I<16>>:$INIT_59,
    APIntAttr<I<16>>:$INIT_5A,
    APIntAttr<I<16>>:$INIT_5B,
    APIntAttr<I<16>>:$INIT_5C,
    APIntAttr<I<16>>:$INIT_5D,
    APIntAttr<I<16>>:$INIT_5E,
    APIntAttr<I<16>>:$INIT_5F,
    APIntAttr<I<16>>:$INIT_60,
    APIntAttr<I<16>>:$INIT_61,
    APIntAttr<I<16>>:$INIT_62,
    APIntAttr<I<16>>:$INIT_63,
    APIntAttr<I<16>>:$INIT_64,
    APIntAttr<I<16>>:$INIT_65,
    APIntAttr<I<16>>:$INIT_66,
    APIntAttr<I<16>>:$INIT_67,
    APIntAttr<I<16>>:$INIT_68,
    APIntAttr<I<16>>:$INIT_69,
    APIntAttr<I<16>>:$INIT_6A,
    APIntAttr<I<16>>:$INIT_6B,
    APIntAttr<I<16>>:$INIT_6C,
    APIntAttr<I<16>>:$INIT_6D,
    APIntAttr<I<16>>:$INIT_6E,
    APIntAttr<I<16>>:$INIT_6F,
    APIntAttr<I<16>>:$INIT_70,
    APIntAttr<I<16>>:$INIT_71,
    APIntAttr<I<16>>:$INIT_72,
    APIntAttr<I<16>>:$INIT_73,
    APIntAttr<I<16>>:$INIT_74,
    APIntAttr<I<16>>:$INIT_75,
    APIntAttr<I<16>>:$INIT_76,
    APIntAttr<I<16>>:$INIT_77,
    APIntAttr<I<16>>:$INIT_78,
    APIntAttr<I<16>>:$INIT_79,
    APIntAttr<I<16>>:$INIT_7A,
    APIntAttr<I<16>>:$INIT_7B,
    APIntAttr<I<16>>:$INIT_7C,
    APIntAttr<I<16>>:$INIT_7D,
    APIntAttr<I<16>>:$INIT_7E,
    APIntAttr<I<16>>:$INIT_7F,
    APIntAttr<I<1>>:$IS_CONVSTCLK_INVERTED,
    APIntAttr<I<1>>:$IS_DCLK_INVERTED,
    StrAttr:$SIM_MONITOR_FILE,
    SI64Attr:$SYSMON_VUSER0_BANK,
    StrAttr:$SYSMON_VUSER0_MONITOR,
    SI64Attr:$SYSMON_VUSER1_BANK,
    StrAttr:$SYSMON_VUSER1_MONITOR,
    SI64Attr:$SYSMON_VUSER2_BANK,
    StrAttr:$SYSMON_VUSER2_MONITOR,
    SI64Attr:$SYSMON_VUSER3_BANK,
    StrAttr:$SYSMON_VUSER3_MONITOR
  );

  let results = (outs
    I<6>:$CHANNEL,
    I<5>:$MUXADDR,
    I<16>:$DO,
    I<16>:$ALM,
    I<1>:$OT,
    I<1>:$JTAGMODIFIED,
    I<1>:$JTAGLOCKED,
    I<1>:$JTAGBUSY,
    I<1>:$I2C_SDA_TS,
    I<1>:$I2C_SCLK_TS,
    I<1>:$EOS,
    I<1>:$EOC,
    I<1>:$DRDY,
    I<1>:$BUSY
  );
}

def SYSMONE4 : XilinxPrimitiveOp<"SYSMONE4", []> {
  let summary = "SYSMONE4 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$DADDR,
    I<16>:$VAUXP,
    I<16>:$VAUXN,
    I<16>:$DI,
    I<1>:$VP,
    I<1>:$VN,
    I<1>:$RESET,
    I<1>:$I2C_SDA,
    I<1>:$I2C_SCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CONVSTCLK,
    I<1>:$CONVST,

    // SYSMONE4 parameters follows
    APIntAttr<I<16>>:$COMMON_N_SOURCE,
    APIntAttr<I<16>>:$INIT_40,
    APIntAttr<I<16>>:$INIT_41,
    APIntAttr<I<16>>:$INIT_42,
    APIntAttr<I<16>>:$INIT_43,
    APIntAttr<I<16>>:$INIT_44,
    APIntAttr<I<16>>:$INIT_45,
    APIntAttr<I<16>>:$INIT_46,
    APIntAttr<I<16>>:$INIT_47,
    APIntAttr<I<16>>:$INIT_48,
    APIntAttr<I<16>>:$INIT_49,
    APIntAttr<I<16>>:$INIT_4A,
    APIntAttr<I<16>>:$INIT_4B,
    APIntAttr<I<16>>:$INIT_4C,
    APIntAttr<I<16>>:$INIT_4D,
    APIntAttr<I<16>>:$INIT_4E,
    APIntAttr<I<16>>:$INIT_4F,
    APIntAttr<I<16>>:$INIT_50,
    APIntAttr<I<16>>:$INIT_51,
    APIntAttr<I<16>>:$INIT_52,
    APIntAttr<I<16>>:$INIT_53,
    APIntAttr<I<16>>:$INIT_54,
    APIntAttr<I<16>>:$INIT_55,
    APIntAttr<I<16>>:$INIT_56,
    APIntAttr<I<16>>:$INIT_57,
    APIntAttr<I<16>>:$INIT_58,
    APIntAttr<I<16>>:$INIT_59,
    APIntAttr<I<16>>:$INIT_5A,
    APIntAttr<I<16>>:$INIT_5B,
    APIntAttr<I<16>>:$INIT_5C,
    APIntAttr<I<16>>:$INIT_5D,
    APIntAttr<I<16>>:$INIT_5E,
    APIntAttr<I<16>>:$INIT_5F,
    APIntAttr<I<16>>:$INIT_60,
    APIntAttr<I<16>>:$INIT_61,
    APIntAttr<I<16>>:$INIT_62,
    APIntAttr<I<16>>:$INIT_63,
    APIntAttr<I<16>>:$INIT_64,
    APIntAttr<I<16>>:$INIT_65,
    APIntAttr<I<16>>:$INIT_66,
    APIntAttr<I<16>>:$INIT_67,
    APIntAttr<I<16>>:$INIT_68,
    APIntAttr<I<16>>:$INIT_69,
    APIntAttr<I<16>>:$INIT_6A,
    APIntAttr<I<16>>:$INIT_6B,
    APIntAttr<I<16>>:$INIT_6C,
    APIntAttr<I<16>>:$INIT_6D,
    APIntAttr<I<16>>:$INIT_6E,
    APIntAttr<I<16>>:$INIT_6F,
    APIntAttr<I<16>>:$INIT_70,
    APIntAttr<I<16>>:$INIT_71,
    APIntAttr<I<16>>:$INIT_72,
    APIntAttr<I<16>>:$INIT_73,
    APIntAttr<I<16>>:$INIT_74,
    APIntAttr<I<16>>:$INIT_75,
    APIntAttr<I<16>>:$INIT_76,
    APIntAttr<I<16>>:$INIT_77,
    APIntAttr<I<16>>:$INIT_78,
    APIntAttr<I<16>>:$INIT_79,
    APIntAttr<I<16>>:$INIT_7A,
    APIntAttr<I<16>>:$INIT_7B,
    APIntAttr<I<16>>:$INIT_7C,
    APIntAttr<I<16>>:$INIT_7D,
    APIntAttr<I<16>>:$INIT_7E,
    APIntAttr<I<16>>:$INIT_7F,
    APIntAttr<I<1>>:$IS_CONVSTCLK_INVERTED,
    APIntAttr<I<1>>:$IS_DCLK_INVERTED,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_MONITOR_FILE,
    SI64Attr:$SYSMON_VUSER0_BANK,
    StrAttr:$SYSMON_VUSER0_MONITOR,
    SI64Attr:$SYSMON_VUSER1_BANK,
    StrAttr:$SYSMON_VUSER1_MONITOR,
    SI64Attr:$SYSMON_VUSER2_BANK,
    StrAttr:$SYSMON_VUSER2_MONITOR,
    SI64Attr:$SYSMON_VUSER3_BANK,
    StrAttr:$SYSMON_VUSER3_MONITOR
  );

  let results = (outs
    I<6>:$CHANNEL,
    I<5>:$MUXADDR,
    I<16>:$DO,
    I<16>:$ALM,
    I<16>:$ADC_DATA,
    I<1>:$SMBALERT_TS,
    I<1>:$OT,
    I<1>:$JTAGMODIFIED,
    I<1>:$JTAGLOCKED,
    I<1>:$JTAGBUSY,
    I<1>:$I2C_SDA_TS,
    I<1>:$I2C_SCLK_TS,
    I<1>:$EOS,
    I<1>:$EOC,
    I<1>:$DRDY,
    I<1>:$BUSY
  );
}

def TXuBITSLICE : XilinxPrimitiveOp<"TX_BITSLICE", []> {
  let summary = "TX_BITSLICE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CNTVALUEIN,
    I<8>:$D,
    I<40>:$TX_BIT_CTRL_IN,
    I<40>:$RX_BIT_CTRL_IN,
    I<1>:$TBYTE_IN,
    I<1>:$T,
    I<1>:$RST_DLY,
    I<1>:$RST,
    I<1>:$LOAD,
    I<1>:$INC,
    I<1>:$EN_VTC,
    I<1>:$CLK,
    I<1>:$CE,

    // TX_BITSLICE parameters follows
    SI64Attr:$DATA_WIDTH,
    StrAttr:$DELAY_FORMAT,
    StrAttr:$DELAY_TYPE,
    SI64Attr:$DELAY_VALUE,
    StrAttr:$ENABLE_PRE_EMPHASIS,
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_DLY_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$NATIVE_ODELAY_BYPASS,
    StrAttr:$OUTPUT_PHASE_90,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION,
    StrAttr:$TBYTE_CTL,
    StrAttr:$UPDATE_MODE
  );

  let results = (outs
    I<9>:$CNTVALUEOUT,
    I<40>:$TX_BIT_CTRL_OUT,
    I<40>:$RX_BIT_CTRL_OUT,
    I<1>:$T_OUT,
    I<1>:$O
  );
}

def TXuBITSLICEuTRI : XilinxPrimitiveOp<"TX_BITSLICE_TRI", []> {
  let summary = "TX_BITSLICE_TRI Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CNTVALUEIN,
    I<40>:$BIT_CTRL_IN,
    I<1>:$RST_DLY,
    I<1>:$RST,
    I<1>:$LOAD,
    I<1>:$INC,
    I<1>:$EN_VTC,
    I<1>:$CLK,
    I<1>:$CE,

    // TX_BITSLICE_TRI parameters follows
    SI64Attr:$DATA_WIDTH,
    StrAttr:$DELAY_FORMAT,
    StrAttr:$DELAY_TYPE,
    SI64Attr:$DELAY_VALUE,
    APIntAttr<I<1>>:$INIT,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_RST_DLY_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$NATIVE_ODELAY_BYPASS,
    StrAttr:$OUTPUT_PHASE_90,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_VERSION,
    StrAttr:$UPDATE_MODE
  );

  let results = (outs
    I<9>:$CNTVALUEOUT,
    I<40>:$BIT_CTRL_OUT,
    I<1>:$TRI_OUT
  );
}

def URAM288 : XilinxPrimitiveOp<"URAM288", []> {
  let summary = "URAM288 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CAS_IN_BWE_B,
    I<9>:$CAS_IN_BWE_A,
    I<9>:$BWE_B,
    I<9>:$BWE_A,
    I<72>:$DIN_B,
    I<72>:$DIN_A,
    I<72>:$CAS_IN_DOUT_B,
    I<72>:$CAS_IN_DOUT_A,
    I<72>:$CAS_IN_DIN_B,
    I<72>:$CAS_IN_DIN_A,
    I<23>:$CAS_IN_ADDR_B,
    I<23>:$CAS_IN_ADDR_A,
    I<23>:$ADDR_B,
    I<23>:$ADDR_A,
    I<1>:$SLEEP,
    I<1>:$RST_B,
    I<1>:$RST_A,
    I<1>:$RDB_WR_B,
    I<1>:$RDB_WR_A,
    I<1>:$OREG_ECC_CE_B,
    I<1>:$OREG_ECC_CE_A,
    I<1>:$OREG_CE_B,
    I<1>:$OREG_CE_A,
    I<1>:$INJECT_SBITERR_B,
    I<1>:$INJECT_SBITERR_A,
    I<1>:$INJECT_DBITERR_B,
    I<1>:$INJECT_DBITERR_A,
    I<1>:$EN_B,
    I<1>:$EN_A,
    I<1>:$CLK,
    I<1>:$CAS_IN_SBITERR_B,
    I<1>:$CAS_IN_SBITERR_A,
    I<1>:$CAS_IN_RDB_WR_B,
    I<1>:$CAS_IN_RDB_WR_A,
    I<1>:$CAS_IN_RDACCESS_B,
    I<1>:$CAS_IN_RDACCESS_A,
    I<1>:$CAS_IN_EN_B,
    I<1>:$CAS_IN_EN_A,
    I<1>:$CAS_IN_DBITERR_B,
    I<1>:$CAS_IN_DBITERR_A,

    // URAM288 parameters follows
    SI64Attr:$AUTO_SLEEP_LATENCY,
    SI64Attr:$AVG_CONS_INACTIVE_CYCLES,
    StrAttr:$BWE_MODE_A,
    StrAttr:$BWE_MODE_B,
    StrAttr:$CASCADE_ORDER_A,
    StrAttr:$CASCADE_ORDER_B,
    StrAttr:$EN_AUTO_SLEEP_MODE,
    StrAttr:$EN_ECC_RD_A,
    StrAttr:$EN_ECC_RD_B,
    StrAttr:$EN_ECC_WR_A,
    StrAttr:$EN_ECC_WR_B,
    StrAttr:$IREG_PRE_A,
    StrAttr:$IREG_PRE_B,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_EN_A_INVERTED,
    APIntAttr<I<1>>:$IS_EN_B_INVERTED,
    APIntAttr<I<1>>:$IS_RDB_WR_A_INVERTED,
    APIntAttr<I<1>>:$IS_RDB_WR_B_INVERTED,
    APIntAttr<I<1>>:$IS_RST_A_INVERTED,
    APIntAttr<I<1>>:$IS_RST_B_INVERTED,
    StrAttr:$MATRIX_ID,
    SI64Attr:$NUM_UNIQUE_SELF_ADDR_A,
    SI64Attr:$NUM_UNIQUE_SELF_ADDR_B,
    SI64Attr:$NUM_URAM_IN_MATRIX,
    StrAttr:$OREG_A,
    StrAttr:$OREG_B,
    StrAttr:$OREG_ECC_A,
    StrAttr:$OREG_ECC_B,
    StrAttr:$REG_CAS_A,
    StrAttr:$REG_CAS_B,
    StrAttr:$RST_MODE_A,
    StrAttr:$RST_MODE_B,
    APIntAttr<I<11>>:$SELF_ADDR_A,
    APIntAttr<I<11>>:$SELF_ADDR_B,
    APIntAttr<I<11>>:$SELF_MASK_A,
    APIntAttr<I<11>>:$SELF_MASK_B,
    StrAttr:$USE_EXT_CE_A,
    StrAttr:$USE_EXT_CE_B
  );

  let results = (outs
    I<9>:$CAS_OUT_BWE_B,
    I<9>:$CAS_OUT_BWE_A,
    I<72>:$DOUT_B,
    I<72>:$DOUT_A,
    I<72>:$CAS_OUT_DOUT_B,
    I<72>:$CAS_OUT_DOUT_A,
    I<72>:$CAS_OUT_DIN_B,
    I<72>:$CAS_OUT_DIN_A,
    I<23>:$CAS_OUT_ADDR_B,
    I<23>:$CAS_OUT_ADDR_A,
    I<1>:$SBITERR_B,
    I<1>:$SBITERR_A,
    I<1>:$RDACCESS_B,
    I<1>:$RDACCESS_A,
    I<1>:$DBITERR_B,
    I<1>:$DBITERR_A,
    I<1>:$CAS_OUT_SBITERR_B,
    I<1>:$CAS_OUT_SBITERR_A,
    I<1>:$CAS_OUT_RDB_WR_B,
    I<1>:$CAS_OUT_RDB_WR_A,
    I<1>:$CAS_OUT_RDACCESS_B,
    I<1>:$CAS_OUT_RDACCESS_A,
    I<1>:$CAS_OUT_EN_B,
    I<1>:$CAS_OUT_EN_A,
    I<1>:$CAS_OUT_DBITERR_B,
    I<1>:$CAS_OUT_DBITERR_A
  );
}

def URAM288E5 : XilinxPrimitiveOp<"URAM288E5", []> {
  let summary = "URAM288E5 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$CAS_IN_BWE_B,
    I<9>:$CAS_IN_BWE_A,
    I<9>:$BWE_B,
    I<9>:$BWE_A,
    I<72>:$DIN_B,
    I<72>:$DIN_A,
    I<72>:$CAS_IN_DOUT_B,
    I<72>:$CAS_IN_DOUT_A,
    I<72>:$CAS_IN_DIN_B,
    I<72>:$CAS_IN_DIN_A,
    I<26>:$CAS_IN_ADDR_B,
    I<26>:$CAS_IN_ADDR_A,
    I<26>:$ADDR_B,
    I<26>:$ADDR_A,
    I<1>:$SLEEP,
    I<1>:$RST_B,
    I<1>:$RST_A,
    I<1>:$RDB_WR_B,
    I<1>:$RDB_WR_A,
    I<1>:$OREG_ECC_CE_B,
    I<1>:$OREG_ECC_CE_A,
    I<1>:$OREG_CE_B,
    I<1>:$OREG_CE_A,
    I<1>:$INJECT_SBITERR_B,
    I<1>:$INJECT_SBITERR_A,
    I<1>:$INJECT_DBITERR_B,
    I<1>:$INJECT_DBITERR_A,
    I<1>:$EN_B,
    I<1>:$EN_A,
    I<1>:$CLK,
    I<1>:$CAS_IN_SBITERR_B,
    I<1>:$CAS_IN_SBITERR_A,
    I<1>:$CAS_IN_RDB_WR_B,
    I<1>:$CAS_IN_RDB_WR_A,
    I<1>:$CAS_IN_RDACCESS_B,
    I<1>:$CAS_IN_RDACCESS_A,
    I<1>:$CAS_IN_EN_B,
    I<1>:$CAS_IN_EN_A,
    I<1>:$CAS_IN_DBITERR_B,
    I<1>:$CAS_IN_DBITERR_A,

    // URAM288E5 parameters follows
    SI64Attr:$AUTO_SLEEP_LATENCY,
    SI64Attr:$AVG_CONS_INACTIVE_CYCLES,
    StrAttr:$BWE_MODE_A,
    StrAttr:$BWE_MODE_B,
    StrAttr:$CASCADE_ORDER_CTRL_A,
    StrAttr:$CASCADE_ORDER_CTRL_B,
    StrAttr:$CASCADE_ORDER_DATA_A,
    StrAttr:$CASCADE_ORDER_DATA_B,
    StrAttr:$EN_AUTO_SLEEP_MODE,
    StrAttr:$EN_ECC_RD_A,
    StrAttr:$EN_ECC_RD_B,
    StrAttr:$EN_ECC_WR_A,
    StrAttr:$EN_ECC_WR_B,
    APIntAttr<I<288>>:$INIT_000,
    APIntAttr<I<288>>:$INIT_001,
    APIntAttr<I<288>>:$INIT_002,
    APIntAttr<I<288>>:$INIT_003,
    APIntAttr<I<288>>:$INIT_004,
    APIntAttr<I<288>>:$INIT_005,
    APIntAttr<I<288>>:$INIT_006,
    APIntAttr<I<288>>:$INIT_007,
    APIntAttr<I<288>>:$INIT_008,
    APIntAttr<I<288>>:$INIT_009,
    APIntAttr<I<288>>:$INIT_00A,
    APIntAttr<I<288>>:$INIT_00B,
    APIntAttr<I<288>>:$INIT_00C,
    APIntAttr<I<288>>:$INIT_00D,
    APIntAttr<I<288>>:$INIT_00E,
    APIntAttr<I<288>>:$INIT_00F,
    APIntAttr<I<288>>:$INIT_010,
    APIntAttr<I<288>>:$INIT_011,
    APIntAttr<I<288>>:$INIT_012,
    APIntAttr<I<288>>:$INIT_013,
    APIntAttr<I<288>>:$INIT_014,
    APIntAttr<I<288>>:$INIT_015,
    APIntAttr<I<288>>:$INIT_016,
    APIntAttr<I<288>>:$INIT_017,
    APIntAttr<I<288>>:$INIT_018,
    APIntAttr<I<288>>:$INIT_019,
    APIntAttr<I<288>>:$INIT_01A,
    APIntAttr<I<288>>:$INIT_01B,
    APIntAttr<I<288>>:$INIT_01C,
    APIntAttr<I<288>>:$INIT_01D,
    APIntAttr<I<288>>:$INIT_01E,
    APIntAttr<I<288>>:$INIT_01F,
    APIntAttr<I<288>>:$INIT_020,
    APIntAttr<I<288>>:$INIT_021,
    APIntAttr<I<288>>:$INIT_022,
    APIntAttr<I<288>>:$INIT_023,
    APIntAttr<I<288>>:$INIT_024,
    APIntAttr<I<288>>:$INIT_025,
    APIntAttr<I<288>>:$INIT_026,
    APIntAttr<I<288>>:$INIT_027,
    APIntAttr<I<288>>:$INIT_028,
    APIntAttr<I<288>>:$INIT_029,
    APIntAttr<I<288>>:$INIT_02A,
    APIntAttr<I<288>>:$INIT_02B,
    APIntAttr<I<288>>:$INIT_02C,
    APIntAttr<I<288>>:$INIT_02D,
    APIntAttr<I<288>>:$INIT_02E,
    APIntAttr<I<288>>:$INIT_02F,
    APIntAttr<I<288>>:$INIT_030,
    APIntAttr<I<288>>:$INIT_031,
    APIntAttr<I<288>>:$INIT_032,
    APIntAttr<I<288>>:$INIT_033,
    APIntAttr<I<288>>:$INIT_034,
    APIntAttr<I<288>>:$INIT_035,
    APIntAttr<I<288>>:$INIT_036,
    APIntAttr<I<288>>:$INIT_037,
    APIntAttr<I<288>>:$INIT_038,
    APIntAttr<I<288>>:$INIT_039,
    APIntAttr<I<288>>:$INIT_03A,
    APIntAttr<I<288>>:$INIT_03B,
    APIntAttr<I<288>>:$INIT_03C,
    APIntAttr<I<288>>:$INIT_03D,
    APIntAttr<I<288>>:$INIT_03E,
    APIntAttr<I<288>>:$INIT_03F,
    APIntAttr<I<288>>:$INIT_040,
    APIntAttr<I<288>>:$INIT_041,
    APIntAttr<I<288>>:$INIT_042,
    APIntAttr<I<288>>:$INIT_043,
    APIntAttr<I<288>>:$INIT_044,
    APIntAttr<I<288>>:$INIT_045,
    APIntAttr<I<288>>:$INIT_046,
    APIntAttr<I<288>>:$INIT_047,
    APIntAttr<I<288>>:$INIT_048,
    APIntAttr<I<288>>:$INIT_049,
    APIntAttr<I<288>>:$INIT_04A,
    APIntAttr<I<288>>:$INIT_04B,
    APIntAttr<I<288>>:$INIT_04C,
    APIntAttr<I<288>>:$INIT_04D,
    APIntAttr<I<288>>:$INIT_04E,
    APIntAttr<I<288>>:$INIT_04F,
    APIntAttr<I<288>>:$INIT_050,
    APIntAttr<I<288>>:$INIT_051,
    APIntAttr<I<288>>:$INIT_052,
    APIntAttr<I<288>>:$INIT_053,
    APIntAttr<I<288>>:$INIT_054,
    APIntAttr<I<288>>:$INIT_055,
    APIntAttr<I<288>>:$INIT_056,
    APIntAttr<I<288>>:$INIT_057,
    APIntAttr<I<288>>:$INIT_058,
    APIntAttr<I<288>>:$INIT_059,
    APIntAttr<I<288>>:$INIT_05A,
    APIntAttr<I<288>>:$INIT_05B,
    APIntAttr<I<288>>:$INIT_05C,
    APIntAttr<I<288>>:$INIT_05D,
    APIntAttr<I<288>>:$INIT_05E,
    APIntAttr<I<288>>:$INIT_05F,
    APIntAttr<I<288>>:$INIT_060,
    APIntAttr<I<288>>:$INIT_061,
    APIntAttr<I<288>>:$INIT_062,
    APIntAttr<I<288>>:$INIT_063,
    APIntAttr<I<288>>:$INIT_064,
    APIntAttr<I<288>>:$INIT_065,
    APIntAttr<I<288>>:$INIT_066,
    APIntAttr<I<288>>:$INIT_067,
    APIntAttr<I<288>>:$INIT_068,
    APIntAttr<I<288>>:$INIT_069,
    APIntAttr<I<288>>:$INIT_06A,
    APIntAttr<I<288>>:$INIT_06B,
    APIntAttr<I<288>>:$INIT_06C,
    APIntAttr<I<288>>:$INIT_06D,
    APIntAttr<I<288>>:$INIT_06E,
    APIntAttr<I<288>>:$INIT_06F,
    APIntAttr<I<288>>:$INIT_070,
    APIntAttr<I<288>>:$INIT_071,
    APIntAttr<I<288>>:$INIT_072,
    APIntAttr<I<288>>:$INIT_073,
    APIntAttr<I<288>>:$INIT_074,
    APIntAttr<I<288>>:$INIT_075,
    APIntAttr<I<288>>:$INIT_076,
    APIntAttr<I<288>>:$INIT_077,
    APIntAttr<I<288>>:$INIT_078,
    APIntAttr<I<288>>:$INIT_079,
    APIntAttr<I<288>>:$INIT_07A,
    APIntAttr<I<288>>:$INIT_07B,
    APIntAttr<I<288>>:$INIT_07C,
    APIntAttr<I<288>>:$INIT_07D,
    APIntAttr<I<288>>:$INIT_07E,
    APIntAttr<I<288>>:$INIT_07F,
    APIntAttr<I<288>>:$INIT_080,
    APIntAttr<I<288>>:$INIT_081,
    APIntAttr<I<288>>:$INIT_082,
    APIntAttr<I<288>>:$INIT_083,
    APIntAttr<I<288>>:$INIT_084,
    APIntAttr<I<288>>:$INIT_085,
    APIntAttr<I<288>>:$INIT_086,
    APIntAttr<I<288>>:$INIT_087,
    APIntAttr<I<288>>:$INIT_088,
    APIntAttr<I<288>>:$INIT_089,
    APIntAttr<I<288>>:$INIT_08A,
    APIntAttr<I<288>>:$INIT_08B,
    APIntAttr<I<288>>:$INIT_08C,
    APIntAttr<I<288>>:$INIT_08D,
    APIntAttr<I<288>>:$INIT_08E,
    APIntAttr<I<288>>:$INIT_08F,
    APIntAttr<I<288>>:$INIT_090,
    APIntAttr<I<288>>:$INIT_091,
    APIntAttr<I<288>>:$INIT_092,
    APIntAttr<I<288>>:$INIT_093,
    APIntAttr<I<288>>:$INIT_094,
    APIntAttr<I<288>>:$INIT_095,
    APIntAttr<I<288>>:$INIT_096,
    APIntAttr<I<288>>:$INIT_097,
    APIntAttr<I<288>>:$INIT_098,
    APIntAttr<I<288>>:$INIT_099,
    APIntAttr<I<288>>:$INIT_09A,
    APIntAttr<I<288>>:$INIT_09B,
    APIntAttr<I<288>>:$INIT_09C,
    APIntAttr<I<288>>:$INIT_09D,
    APIntAttr<I<288>>:$INIT_09E,
    APIntAttr<I<288>>:$INIT_09F,
    APIntAttr<I<288>>:$INIT_0A0,
    APIntAttr<I<288>>:$INIT_0A1,
    APIntAttr<I<288>>:$INIT_0A2,
    APIntAttr<I<288>>:$INIT_0A3,
    APIntAttr<I<288>>:$INIT_0A4,
    APIntAttr<I<288>>:$INIT_0A5,
    APIntAttr<I<288>>:$INIT_0A6,
    APIntAttr<I<288>>:$INIT_0A7,
    APIntAttr<I<288>>:$INIT_0A8,
    APIntAttr<I<288>>:$INIT_0A9,
    APIntAttr<I<288>>:$INIT_0AA,
    APIntAttr<I<288>>:$INIT_0AB,
    APIntAttr<I<288>>:$INIT_0AC,
    APIntAttr<I<288>>:$INIT_0AD,
    APIntAttr<I<288>>:$INIT_0AE,
    APIntAttr<I<288>>:$INIT_0AF,
    APIntAttr<I<288>>:$INIT_0B0,
    APIntAttr<I<288>>:$INIT_0B1,
    APIntAttr<I<288>>:$INIT_0B2,
    APIntAttr<I<288>>:$INIT_0B3,
    APIntAttr<I<288>>:$INIT_0B4,
    APIntAttr<I<288>>:$INIT_0B5,
    APIntAttr<I<288>>:$INIT_0B6,
    APIntAttr<I<288>>:$INIT_0B7,
    APIntAttr<I<288>>:$INIT_0B8,
    APIntAttr<I<288>>:$INIT_0B9,
    APIntAttr<I<288>>:$INIT_0BA,
    APIntAttr<I<288>>:$INIT_0BB,
    APIntAttr<I<288>>:$INIT_0BC,
    APIntAttr<I<288>>:$INIT_0BD,
    APIntAttr<I<288>>:$INIT_0BE,
    APIntAttr<I<288>>:$INIT_0BF,
    APIntAttr<I<288>>:$INIT_0C0,
    APIntAttr<I<288>>:$INIT_0C1,
    APIntAttr<I<288>>:$INIT_0C2,
    APIntAttr<I<288>>:$INIT_0C3,
    APIntAttr<I<288>>:$INIT_0C4,
    APIntAttr<I<288>>:$INIT_0C5,
    APIntAttr<I<288>>:$INIT_0C6,
    APIntAttr<I<288>>:$INIT_0C7,
    APIntAttr<I<288>>:$INIT_0C8,
    APIntAttr<I<288>>:$INIT_0C9,
    APIntAttr<I<288>>:$INIT_0CA,
    APIntAttr<I<288>>:$INIT_0CB,
    APIntAttr<I<288>>:$INIT_0CC,
    APIntAttr<I<288>>:$INIT_0CD,
    APIntAttr<I<288>>:$INIT_0CE,
    APIntAttr<I<288>>:$INIT_0CF,
    APIntAttr<I<288>>:$INIT_0D0,
    APIntAttr<I<288>>:$INIT_0D1,
    APIntAttr<I<288>>:$INIT_0D2,
    APIntAttr<I<288>>:$INIT_0D3,
    APIntAttr<I<288>>:$INIT_0D4,
    APIntAttr<I<288>>:$INIT_0D5,
    APIntAttr<I<288>>:$INIT_0D6,
    APIntAttr<I<288>>:$INIT_0D7,
    APIntAttr<I<288>>:$INIT_0D8,
    APIntAttr<I<288>>:$INIT_0D9,
    APIntAttr<I<288>>:$INIT_0DA,
    APIntAttr<I<288>>:$INIT_0DB,
    APIntAttr<I<288>>:$INIT_0DC,
    APIntAttr<I<288>>:$INIT_0DD,
    APIntAttr<I<288>>:$INIT_0DE,
    APIntAttr<I<288>>:$INIT_0DF,
    APIntAttr<I<288>>:$INIT_0E0,
    APIntAttr<I<288>>:$INIT_0E1,
    APIntAttr<I<288>>:$INIT_0E2,
    APIntAttr<I<288>>:$INIT_0E3,
    APIntAttr<I<288>>:$INIT_0E4,
    APIntAttr<I<288>>:$INIT_0E5,
    APIntAttr<I<288>>:$INIT_0E6,
    APIntAttr<I<288>>:$INIT_0E7,
    APIntAttr<I<288>>:$INIT_0E8,
    APIntAttr<I<288>>:$INIT_0E9,
    APIntAttr<I<288>>:$INIT_0EA,
    APIntAttr<I<288>>:$INIT_0EB,
    APIntAttr<I<288>>:$INIT_0EC,
    APIntAttr<I<288>>:$INIT_0ED,
    APIntAttr<I<288>>:$INIT_0EE,
    APIntAttr<I<288>>:$INIT_0EF,
    APIntAttr<I<288>>:$INIT_0F0,
    APIntAttr<I<288>>:$INIT_0F1,
    APIntAttr<I<288>>:$INIT_0F2,
    APIntAttr<I<288>>:$INIT_0F3,
    APIntAttr<I<288>>:$INIT_0F4,
    APIntAttr<I<288>>:$INIT_0F5,
    APIntAttr<I<288>>:$INIT_0F6,
    APIntAttr<I<288>>:$INIT_0F7,
    APIntAttr<I<288>>:$INIT_0F8,
    APIntAttr<I<288>>:$INIT_0F9,
    APIntAttr<I<288>>:$INIT_0FA,
    APIntAttr<I<288>>:$INIT_0FB,
    APIntAttr<I<288>>:$INIT_0FC,
    APIntAttr<I<288>>:$INIT_0FD,
    APIntAttr<I<288>>:$INIT_0FE,
    APIntAttr<I<288>>:$INIT_0FF,
    APIntAttr<I<288>>:$INIT_100,
    APIntAttr<I<288>>:$INIT_101,
    APIntAttr<I<288>>:$INIT_102,
    APIntAttr<I<288>>:$INIT_103,
    APIntAttr<I<288>>:$INIT_104,
    APIntAttr<I<288>>:$INIT_105,
    APIntAttr<I<288>>:$INIT_106,
    APIntAttr<I<288>>:$INIT_107,
    APIntAttr<I<288>>:$INIT_108,
    APIntAttr<I<288>>:$INIT_109,
    APIntAttr<I<288>>:$INIT_10A,
    APIntAttr<I<288>>:$INIT_10B,
    APIntAttr<I<288>>:$INIT_10C,
    APIntAttr<I<288>>:$INIT_10D,
    APIntAttr<I<288>>:$INIT_10E,
    APIntAttr<I<288>>:$INIT_10F,
    APIntAttr<I<288>>:$INIT_110,
    APIntAttr<I<288>>:$INIT_111,
    APIntAttr<I<288>>:$INIT_112,
    APIntAttr<I<288>>:$INIT_113,
    APIntAttr<I<288>>:$INIT_114,
    APIntAttr<I<288>>:$INIT_115,
    APIntAttr<I<288>>:$INIT_116,
    APIntAttr<I<288>>:$INIT_117,
    APIntAttr<I<288>>:$INIT_118,
    APIntAttr<I<288>>:$INIT_119,
    APIntAttr<I<288>>:$INIT_11A,
    APIntAttr<I<288>>:$INIT_11B,
    APIntAttr<I<288>>:$INIT_11C,
    APIntAttr<I<288>>:$INIT_11D,
    APIntAttr<I<288>>:$INIT_11E,
    APIntAttr<I<288>>:$INIT_11F,
    APIntAttr<I<288>>:$INIT_120,
    APIntAttr<I<288>>:$INIT_121,
    APIntAttr<I<288>>:$INIT_122,
    APIntAttr<I<288>>:$INIT_123,
    APIntAttr<I<288>>:$INIT_124,
    APIntAttr<I<288>>:$INIT_125,
    APIntAttr<I<288>>:$INIT_126,
    APIntAttr<I<288>>:$INIT_127,
    APIntAttr<I<288>>:$INIT_128,
    APIntAttr<I<288>>:$INIT_129,
    APIntAttr<I<288>>:$INIT_12A,
    APIntAttr<I<288>>:$INIT_12B,
    APIntAttr<I<288>>:$INIT_12C,
    APIntAttr<I<288>>:$INIT_12D,
    APIntAttr<I<288>>:$INIT_12E,
    APIntAttr<I<288>>:$INIT_12F,
    APIntAttr<I<288>>:$INIT_130,
    APIntAttr<I<288>>:$INIT_131,
    APIntAttr<I<288>>:$INIT_132,
    APIntAttr<I<288>>:$INIT_133,
    APIntAttr<I<288>>:$INIT_134,
    APIntAttr<I<288>>:$INIT_135,
    APIntAttr<I<288>>:$INIT_136,
    APIntAttr<I<288>>:$INIT_137,
    APIntAttr<I<288>>:$INIT_138,
    APIntAttr<I<288>>:$INIT_139,
    APIntAttr<I<288>>:$INIT_13A,
    APIntAttr<I<288>>:$INIT_13B,
    APIntAttr<I<288>>:$INIT_13C,
    APIntAttr<I<288>>:$INIT_13D,
    APIntAttr<I<288>>:$INIT_13E,
    APIntAttr<I<288>>:$INIT_13F,
    APIntAttr<I<288>>:$INIT_140,
    APIntAttr<I<288>>:$INIT_141,
    APIntAttr<I<288>>:$INIT_142,
    APIntAttr<I<288>>:$INIT_143,
    APIntAttr<I<288>>:$INIT_144,
    APIntAttr<I<288>>:$INIT_145,
    APIntAttr<I<288>>:$INIT_146,
    APIntAttr<I<288>>:$INIT_147,
    APIntAttr<I<288>>:$INIT_148,
    APIntAttr<I<288>>:$INIT_149,
    APIntAttr<I<288>>:$INIT_14A,
    APIntAttr<I<288>>:$INIT_14B,
    APIntAttr<I<288>>:$INIT_14C,
    APIntAttr<I<288>>:$INIT_14D,
    APIntAttr<I<288>>:$INIT_14E,
    APIntAttr<I<288>>:$INIT_14F,
    APIntAttr<I<288>>:$INIT_150,
    APIntAttr<I<288>>:$INIT_151,
    APIntAttr<I<288>>:$INIT_152,
    APIntAttr<I<288>>:$INIT_153,
    APIntAttr<I<288>>:$INIT_154,
    APIntAttr<I<288>>:$INIT_155,
    APIntAttr<I<288>>:$INIT_156,
    APIntAttr<I<288>>:$INIT_157,
    APIntAttr<I<288>>:$INIT_158,
    APIntAttr<I<288>>:$INIT_159,
    APIntAttr<I<288>>:$INIT_15A,
    APIntAttr<I<288>>:$INIT_15B,
    APIntAttr<I<288>>:$INIT_15C,
    APIntAttr<I<288>>:$INIT_15D,
    APIntAttr<I<288>>:$INIT_15E,
    APIntAttr<I<288>>:$INIT_15F,
    APIntAttr<I<288>>:$INIT_160,
    APIntAttr<I<288>>:$INIT_161,
    APIntAttr<I<288>>:$INIT_162,
    APIntAttr<I<288>>:$INIT_163,
    APIntAttr<I<288>>:$INIT_164,
    APIntAttr<I<288>>:$INIT_165,
    APIntAttr<I<288>>:$INIT_166,
    APIntAttr<I<288>>:$INIT_167,
    APIntAttr<I<288>>:$INIT_168,
    APIntAttr<I<288>>:$INIT_169,
    APIntAttr<I<288>>:$INIT_16A,
    APIntAttr<I<288>>:$INIT_16B,
    APIntAttr<I<288>>:$INIT_16C,
    APIntAttr<I<288>>:$INIT_16D,
    APIntAttr<I<288>>:$INIT_16E,
    APIntAttr<I<288>>:$INIT_16F,
    APIntAttr<I<288>>:$INIT_170,
    APIntAttr<I<288>>:$INIT_171,
    APIntAttr<I<288>>:$INIT_172,
    APIntAttr<I<288>>:$INIT_173,
    APIntAttr<I<288>>:$INIT_174,
    APIntAttr<I<288>>:$INIT_175,
    APIntAttr<I<288>>:$INIT_176,
    APIntAttr<I<288>>:$INIT_177,
    APIntAttr<I<288>>:$INIT_178,
    APIntAttr<I<288>>:$INIT_179,
    APIntAttr<I<288>>:$INIT_17A,
    APIntAttr<I<288>>:$INIT_17B,
    APIntAttr<I<288>>:$INIT_17C,
    APIntAttr<I<288>>:$INIT_17D,
    APIntAttr<I<288>>:$INIT_17E,
    APIntAttr<I<288>>:$INIT_17F,
    APIntAttr<I<288>>:$INIT_180,
    APIntAttr<I<288>>:$INIT_181,
    APIntAttr<I<288>>:$INIT_182,
    APIntAttr<I<288>>:$INIT_183,
    APIntAttr<I<288>>:$INIT_184,
    APIntAttr<I<288>>:$INIT_185,
    APIntAttr<I<288>>:$INIT_186,
    APIntAttr<I<288>>:$INIT_187,
    APIntAttr<I<288>>:$INIT_188,
    APIntAttr<I<288>>:$INIT_189,
    APIntAttr<I<288>>:$INIT_18A,
    APIntAttr<I<288>>:$INIT_18B,
    APIntAttr<I<288>>:$INIT_18C,
    APIntAttr<I<288>>:$INIT_18D,
    APIntAttr<I<288>>:$INIT_18E,
    APIntAttr<I<288>>:$INIT_18F,
    APIntAttr<I<288>>:$INIT_190,
    APIntAttr<I<288>>:$INIT_191,
    APIntAttr<I<288>>:$INIT_192,
    APIntAttr<I<288>>:$INIT_193,
    APIntAttr<I<288>>:$INIT_194,
    APIntAttr<I<288>>:$INIT_195,
    APIntAttr<I<288>>:$INIT_196,
    APIntAttr<I<288>>:$INIT_197,
    APIntAttr<I<288>>:$INIT_198,
    APIntAttr<I<288>>:$INIT_199,
    APIntAttr<I<288>>:$INIT_19A,
    APIntAttr<I<288>>:$INIT_19B,
    APIntAttr<I<288>>:$INIT_19C,
    APIntAttr<I<288>>:$INIT_19D,
    APIntAttr<I<288>>:$INIT_19E,
    APIntAttr<I<288>>:$INIT_19F,
    APIntAttr<I<288>>:$INIT_1A0,
    APIntAttr<I<288>>:$INIT_1A1,
    APIntAttr<I<288>>:$INIT_1A2,
    APIntAttr<I<288>>:$INIT_1A3,
    APIntAttr<I<288>>:$INIT_1A4,
    APIntAttr<I<288>>:$INIT_1A5,
    APIntAttr<I<288>>:$INIT_1A6,
    APIntAttr<I<288>>:$INIT_1A7,
    APIntAttr<I<288>>:$INIT_1A8,
    APIntAttr<I<288>>:$INIT_1A9,
    APIntAttr<I<288>>:$INIT_1AA,
    APIntAttr<I<288>>:$INIT_1AB,
    APIntAttr<I<288>>:$INIT_1AC,
    APIntAttr<I<288>>:$INIT_1AD,
    APIntAttr<I<288>>:$INIT_1AE,
    APIntAttr<I<288>>:$INIT_1AF,
    APIntAttr<I<288>>:$INIT_1B0,
    APIntAttr<I<288>>:$INIT_1B1,
    APIntAttr<I<288>>:$INIT_1B2,
    APIntAttr<I<288>>:$INIT_1B3,
    APIntAttr<I<288>>:$INIT_1B4,
    APIntAttr<I<288>>:$INIT_1B5,
    APIntAttr<I<288>>:$INIT_1B6,
    APIntAttr<I<288>>:$INIT_1B7,
    APIntAttr<I<288>>:$INIT_1B8,
    APIntAttr<I<288>>:$INIT_1B9,
    APIntAttr<I<288>>:$INIT_1BA,
    APIntAttr<I<288>>:$INIT_1BB,
    APIntAttr<I<288>>:$INIT_1BC,
    APIntAttr<I<288>>:$INIT_1BD,
    APIntAttr<I<288>>:$INIT_1BE,
    APIntAttr<I<288>>:$INIT_1BF,
    APIntAttr<I<288>>:$INIT_1C0,
    APIntAttr<I<288>>:$INIT_1C1,
    APIntAttr<I<288>>:$INIT_1C2,
    APIntAttr<I<288>>:$INIT_1C3,
    APIntAttr<I<288>>:$INIT_1C4,
    APIntAttr<I<288>>:$INIT_1C5,
    APIntAttr<I<288>>:$INIT_1C6,
    APIntAttr<I<288>>:$INIT_1C7,
    APIntAttr<I<288>>:$INIT_1C8,
    APIntAttr<I<288>>:$INIT_1C9,
    APIntAttr<I<288>>:$INIT_1CA,
    APIntAttr<I<288>>:$INIT_1CB,
    APIntAttr<I<288>>:$INIT_1CC,
    APIntAttr<I<288>>:$INIT_1CD,
    APIntAttr<I<288>>:$INIT_1CE,
    APIntAttr<I<288>>:$INIT_1CF,
    APIntAttr<I<288>>:$INIT_1D0,
    APIntAttr<I<288>>:$INIT_1D1,
    APIntAttr<I<288>>:$INIT_1D2,
    APIntAttr<I<288>>:$INIT_1D3,
    APIntAttr<I<288>>:$INIT_1D4,
    APIntAttr<I<288>>:$INIT_1D5,
    APIntAttr<I<288>>:$INIT_1D6,
    APIntAttr<I<288>>:$INIT_1D7,
    APIntAttr<I<288>>:$INIT_1D8,
    APIntAttr<I<288>>:$INIT_1D9,
    APIntAttr<I<288>>:$INIT_1DA,
    APIntAttr<I<288>>:$INIT_1DB,
    APIntAttr<I<288>>:$INIT_1DC,
    APIntAttr<I<288>>:$INIT_1DD,
    APIntAttr<I<288>>:$INIT_1DE,
    APIntAttr<I<288>>:$INIT_1DF,
    APIntAttr<I<288>>:$INIT_1E0,
    APIntAttr<I<288>>:$INIT_1E1,
    APIntAttr<I<288>>:$INIT_1E2,
    APIntAttr<I<288>>:$INIT_1E3,
    APIntAttr<I<288>>:$INIT_1E4,
    APIntAttr<I<288>>:$INIT_1E5,
    APIntAttr<I<288>>:$INIT_1E6,
    APIntAttr<I<288>>:$INIT_1E7,
    APIntAttr<I<288>>:$INIT_1E8,
    APIntAttr<I<288>>:$INIT_1E9,
    APIntAttr<I<288>>:$INIT_1EA,
    APIntAttr<I<288>>:$INIT_1EB,
    APIntAttr<I<288>>:$INIT_1EC,
    APIntAttr<I<288>>:$INIT_1ED,
    APIntAttr<I<288>>:$INIT_1EE,
    APIntAttr<I<288>>:$INIT_1EF,
    APIntAttr<I<288>>:$INIT_1F0,
    APIntAttr<I<288>>:$INIT_1F1,
    APIntAttr<I<288>>:$INIT_1F2,
    APIntAttr<I<288>>:$INIT_1F3,
    APIntAttr<I<288>>:$INIT_1F4,
    APIntAttr<I<288>>:$INIT_1F5,
    APIntAttr<I<288>>:$INIT_1F6,
    APIntAttr<I<288>>:$INIT_1F7,
    APIntAttr<I<288>>:$INIT_1F8,
    APIntAttr<I<288>>:$INIT_1F9,
    APIntAttr<I<288>>:$INIT_1FA,
    APIntAttr<I<288>>:$INIT_1FB,
    APIntAttr<I<288>>:$INIT_1FC,
    APIntAttr<I<288>>:$INIT_1FD,
    APIntAttr<I<288>>:$INIT_1FE,
    APIntAttr<I<288>>:$INIT_1FF,
    APIntAttr<I<288>>:$INIT_200,
    APIntAttr<I<288>>:$INIT_201,
    APIntAttr<I<288>>:$INIT_202,
    APIntAttr<I<288>>:$INIT_203,
    APIntAttr<I<288>>:$INIT_204,
    APIntAttr<I<288>>:$INIT_205,
    APIntAttr<I<288>>:$INIT_206,
    APIntAttr<I<288>>:$INIT_207,
    APIntAttr<I<288>>:$INIT_208,
    APIntAttr<I<288>>:$INIT_209,
    APIntAttr<I<288>>:$INIT_20A,
    APIntAttr<I<288>>:$INIT_20B,
    APIntAttr<I<288>>:$INIT_20C,
    APIntAttr<I<288>>:$INIT_20D,
    APIntAttr<I<288>>:$INIT_20E,
    APIntAttr<I<288>>:$INIT_20F,
    APIntAttr<I<288>>:$INIT_210,
    APIntAttr<I<288>>:$INIT_211,
    APIntAttr<I<288>>:$INIT_212,
    APIntAttr<I<288>>:$INIT_213,
    APIntAttr<I<288>>:$INIT_214,
    APIntAttr<I<288>>:$INIT_215,
    APIntAttr<I<288>>:$INIT_216,
    APIntAttr<I<288>>:$INIT_217,
    APIntAttr<I<288>>:$INIT_218,
    APIntAttr<I<288>>:$INIT_219,
    APIntAttr<I<288>>:$INIT_21A,
    APIntAttr<I<288>>:$INIT_21B,
    APIntAttr<I<288>>:$INIT_21C,
    APIntAttr<I<288>>:$INIT_21D,
    APIntAttr<I<288>>:$INIT_21E,
    APIntAttr<I<288>>:$INIT_21F,
    APIntAttr<I<288>>:$INIT_220,
    APIntAttr<I<288>>:$INIT_221,
    APIntAttr<I<288>>:$INIT_222,
    APIntAttr<I<288>>:$INIT_223,
    APIntAttr<I<288>>:$INIT_224,
    APIntAttr<I<288>>:$INIT_225,
    APIntAttr<I<288>>:$INIT_226,
    APIntAttr<I<288>>:$INIT_227,
    APIntAttr<I<288>>:$INIT_228,
    APIntAttr<I<288>>:$INIT_229,
    APIntAttr<I<288>>:$INIT_22A,
    APIntAttr<I<288>>:$INIT_22B,
    APIntAttr<I<288>>:$INIT_22C,
    APIntAttr<I<288>>:$INIT_22D,
    APIntAttr<I<288>>:$INIT_22E,
    APIntAttr<I<288>>:$INIT_22F,
    APIntAttr<I<288>>:$INIT_230,
    APIntAttr<I<288>>:$INIT_231,
    APIntAttr<I<288>>:$INIT_232,
    APIntAttr<I<288>>:$INIT_233,
    APIntAttr<I<288>>:$INIT_234,
    APIntAttr<I<288>>:$INIT_235,
    APIntAttr<I<288>>:$INIT_236,
    APIntAttr<I<288>>:$INIT_237,
    APIntAttr<I<288>>:$INIT_238,
    APIntAttr<I<288>>:$INIT_239,
    APIntAttr<I<288>>:$INIT_23A,
    APIntAttr<I<288>>:$INIT_23B,
    APIntAttr<I<288>>:$INIT_23C,
    APIntAttr<I<288>>:$INIT_23D,
    APIntAttr<I<288>>:$INIT_23E,
    APIntAttr<I<288>>:$INIT_23F,
    APIntAttr<I<288>>:$INIT_240,
    APIntAttr<I<288>>:$INIT_241,
    APIntAttr<I<288>>:$INIT_242,
    APIntAttr<I<288>>:$INIT_243,
    APIntAttr<I<288>>:$INIT_244,
    APIntAttr<I<288>>:$INIT_245,
    APIntAttr<I<288>>:$INIT_246,
    APIntAttr<I<288>>:$INIT_247,
    APIntAttr<I<288>>:$INIT_248,
    APIntAttr<I<288>>:$INIT_249,
    APIntAttr<I<288>>:$INIT_24A,
    APIntAttr<I<288>>:$INIT_24B,
    APIntAttr<I<288>>:$INIT_24C,
    APIntAttr<I<288>>:$INIT_24D,
    APIntAttr<I<288>>:$INIT_24E,
    APIntAttr<I<288>>:$INIT_24F,
    APIntAttr<I<288>>:$INIT_250,
    APIntAttr<I<288>>:$INIT_251,
    APIntAttr<I<288>>:$INIT_252,
    APIntAttr<I<288>>:$INIT_253,
    APIntAttr<I<288>>:$INIT_254,
    APIntAttr<I<288>>:$INIT_255,
    APIntAttr<I<288>>:$INIT_256,
    APIntAttr<I<288>>:$INIT_257,
    APIntAttr<I<288>>:$INIT_258,
    APIntAttr<I<288>>:$INIT_259,
    APIntAttr<I<288>>:$INIT_25A,
    APIntAttr<I<288>>:$INIT_25B,
    APIntAttr<I<288>>:$INIT_25C,
    APIntAttr<I<288>>:$INIT_25D,
    APIntAttr<I<288>>:$INIT_25E,
    APIntAttr<I<288>>:$INIT_25F,
    APIntAttr<I<288>>:$INIT_260,
    APIntAttr<I<288>>:$INIT_261,
    APIntAttr<I<288>>:$INIT_262,
    APIntAttr<I<288>>:$INIT_263,
    APIntAttr<I<288>>:$INIT_264,
    APIntAttr<I<288>>:$INIT_265,
    APIntAttr<I<288>>:$INIT_266,
    APIntAttr<I<288>>:$INIT_267,
    APIntAttr<I<288>>:$INIT_268,
    APIntAttr<I<288>>:$INIT_269,
    APIntAttr<I<288>>:$INIT_26A,
    APIntAttr<I<288>>:$INIT_26B,
    APIntAttr<I<288>>:$INIT_26C,
    APIntAttr<I<288>>:$INIT_26D,
    APIntAttr<I<288>>:$INIT_26E,
    APIntAttr<I<288>>:$INIT_26F,
    APIntAttr<I<288>>:$INIT_270,
    APIntAttr<I<288>>:$INIT_271,
    APIntAttr<I<288>>:$INIT_272,
    APIntAttr<I<288>>:$INIT_273,
    APIntAttr<I<288>>:$INIT_274,
    APIntAttr<I<288>>:$INIT_275,
    APIntAttr<I<288>>:$INIT_276,
    APIntAttr<I<288>>:$INIT_277,
    APIntAttr<I<288>>:$INIT_278,
    APIntAttr<I<288>>:$INIT_279,
    APIntAttr<I<288>>:$INIT_27A,
    APIntAttr<I<288>>:$INIT_27B,
    APIntAttr<I<288>>:$INIT_27C,
    APIntAttr<I<288>>:$INIT_27D,
    APIntAttr<I<288>>:$INIT_27E,
    APIntAttr<I<288>>:$INIT_27F,
    APIntAttr<I<288>>:$INIT_280,
    APIntAttr<I<288>>:$INIT_281,
    APIntAttr<I<288>>:$INIT_282,
    APIntAttr<I<288>>:$INIT_283,
    APIntAttr<I<288>>:$INIT_284,
    APIntAttr<I<288>>:$INIT_285,
    APIntAttr<I<288>>:$INIT_286,
    APIntAttr<I<288>>:$INIT_287,
    APIntAttr<I<288>>:$INIT_288,
    APIntAttr<I<288>>:$INIT_289,
    APIntAttr<I<288>>:$INIT_28A,
    APIntAttr<I<288>>:$INIT_28B,
    APIntAttr<I<288>>:$INIT_28C,
    APIntAttr<I<288>>:$INIT_28D,
    APIntAttr<I<288>>:$INIT_28E,
    APIntAttr<I<288>>:$INIT_28F,
    APIntAttr<I<288>>:$INIT_290,
    APIntAttr<I<288>>:$INIT_291,
    APIntAttr<I<288>>:$INIT_292,
    APIntAttr<I<288>>:$INIT_293,
    APIntAttr<I<288>>:$INIT_294,
    APIntAttr<I<288>>:$INIT_295,
    APIntAttr<I<288>>:$INIT_296,
    APIntAttr<I<288>>:$INIT_297,
    APIntAttr<I<288>>:$INIT_298,
    APIntAttr<I<288>>:$INIT_299,
    APIntAttr<I<288>>:$INIT_29A,
    APIntAttr<I<288>>:$INIT_29B,
    APIntAttr<I<288>>:$INIT_29C,
    APIntAttr<I<288>>:$INIT_29D,
    APIntAttr<I<288>>:$INIT_29E,
    APIntAttr<I<288>>:$INIT_29F,
    APIntAttr<I<288>>:$INIT_2A0,
    APIntAttr<I<288>>:$INIT_2A1,
    APIntAttr<I<288>>:$INIT_2A2,
    APIntAttr<I<288>>:$INIT_2A3,
    APIntAttr<I<288>>:$INIT_2A4,
    APIntAttr<I<288>>:$INIT_2A5,
    APIntAttr<I<288>>:$INIT_2A6,
    APIntAttr<I<288>>:$INIT_2A7,
    APIntAttr<I<288>>:$INIT_2A8,
    APIntAttr<I<288>>:$INIT_2A9,
    APIntAttr<I<288>>:$INIT_2AA,
    APIntAttr<I<288>>:$INIT_2AB,
    APIntAttr<I<288>>:$INIT_2AC,
    APIntAttr<I<288>>:$INIT_2AD,
    APIntAttr<I<288>>:$INIT_2AE,
    APIntAttr<I<288>>:$INIT_2AF,
    APIntAttr<I<288>>:$INIT_2B0,
    APIntAttr<I<288>>:$INIT_2B1,
    APIntAttr<I<288>>:$INIT_2B2,
    APIntAttr<I<288>>:$INIT_2B3,
    APIntAttr<I<288>>:$INIT_2B4,
    APIntAttr<I<288>>:$INIT_2B5,
    APIntAttr<I<288>>:$INIT_2B6,
    APIntAttr<I<288>>:$INIT_2B7,
    APIntAttr<I<288>>:$INIT_2B8,
    APIntAttr<I<288>>:$INIT_2B9,
    APIntAttr<I<288>>:$INIT_2BA,
    APIntAttr<I<288>>:$INIT_2BB,
    APIntAttr<I<288>>:$INIT_2BC,
    APIntAttr<I<288>>:$INIT_2BD,
    APIntAttr<I<288>>:$INIT_2BE,
    APIntAttr<I<288>>:$INIT_2BF,
    APIntAttr<I<288>>:$INIT_2C0,
    APIntAttr<I<288>>:$INIT_2C1,
    APIntAttr<I<288>>:$INIT_2C2,
    APIntAttr<I<288>>:$INIT_2C3,
    APIntAttr<I<288>>:$INIT_2C4,
    APIntAttr<I<288>>:$INIT_2C5,
    APIntAttr<I<288>>:$INIT_2C6,
    APIntAttr<I<288>>:$INIT_2C7,
    APIntAttr<I<288>>:$INIT_2C8,
    APIntAttr<I<288>>:$INIT_2C9,
    APIntAttr<I<288>>:$INIT_2CA,
    APIntAttr<I<288>>:$INIT_2CB,
    APIntAttr<I<288>>:$INIT_2CC,
    APIntAttr<I<288>>:$INIT_2CD,
    APIntAttr<I<288>>:$INIT_2CE,
    APIntAttr<I<288>>:$INIT_2CF,
    APIntAttr<I<288>>:$INIT_2D0,
    APIntAttr<I<288>>:$INIT_2D1,
    APIntAttr<I<288>>:$INIT_2D2,
    APIntAttr<I<288>>:$INIT_2D3,
    APIntAttr<I<288>>:$INIT_2D4,
    APIntAttr<I<288>>:$INIT_2D5,
    APIntAttr<I<288>>:$INIT_2D6,
    APIntAttr<I<288>>:$INIT_2D7,
    APIntAttr<I<288>>:$INIT_2D8,
    APIntAttr<I<288>>:$INIT_2D9,
    APIntAttr<I<288>>:$INIT_2DA,
    APIntAttr<I<288>>:$INIT_2DB,
    APIntAttr<I<288>>:$INIT_2DC,
    APIntAttr<I<288>>:$INIT_2DD,
    APIntAttr<I<288>>:$INIT_2DE,
    APIntAttr<I<288>>:$INIT_2DF,
    APIntAttr<I<288>>:$INIT_2E0,
    APIntAttr<I<288>>:$INIT_2E1,
    APIntAttr<I<288>>:$INIT_2E2,
    APIntAttr<I<288>>:$INIT_2E3,
    APIntAttr<I<288>>:$INIT_2E4,
    APIntAttr<I<288>>:$INIT_2E5,
    APIntAttr<I<288>>:$INIT_2E6,
    APIntAttr<I<288>>:$INIT_2E7,
    APIntAttr<I<288>>:$INIT_2E8,
    APIntAttr<I<288>>:$INIT_2E9,
    APIntAttr<I<288>>:$INIT_2EA,
    APIntAttr<I<288>>:$INIT_2EB,
    APIntAttr<I<288>>:$INIT_2EC,
    APIntAttr<I<288>>:$INIT_2ED,
    APIntAttr<I<288>>:$INIT_2EE,
    APIntAttr<I<288>>:$INIT_2EF,
    APIntAttr<I<288>>:$INIT_2F0,
    APIntAttr<I<288>>:$INIT_2F1,
    APIntAttr<I<288>>:$INIT_2F2,
    APIntAttr<I<288>>:$INIT_2F3,
    APIntAttr<I<288>>:$INIT_2F4,
    APIntAttr<I<288>>:$INIT_2F5,
    APIntAttr<I<288>>:$INIT_2F6,
    APIntAttr<I<288>>:$INIT_2F7,
    APIntAttr<I<288>>:$INIT_2F8,
    APIntAttr<I<288>>:$INIT_2F9,
    APIntAttr<I<288>>:$INIT_2FA,
    APIntAttr<I<288>>:$INIT_2FB,
    APIntAttr<I<288>>:$INIT_2FC,
    APIntAttr<I<288>>:$INIT_2FD,
    APIntAttr<I<288>>:$INIT_2FE,
    APIntAttr<I<288>>:$INIT_2FF,
    APIntAttr<I<288>>:$INIT_300,
    APIntAttr<I<288>>:$INIT_301,
    APIntAttr<I<288>>:$INIT_302,
    APIntAttr<I<288>>:$INIT_303,
    APIntAttr<I<288>>:$INIT_304,
    APIntAttr<I<288>>:$INIT_305,
    APIntAttr<I<288>>:$INIT_306,
    APIntAttr<I<288>>:$INIT_307,
    APIntAttr<I<288>>:$INIT_308,
    APIntAttr<I<288>>:$INIT_309,
    APIntAttr<I<288>>:$INIT_30A,
    APIntAttr<I<288>>:$INIT_30B,
    APIntAttr<I<288>>:$INIT_30C,
    APIntAttr<I<288>>:$INIT_30D,
    APIntAttr<I<288>>:$INIT_30E,
    APIntAttr<I<288>>:$INIT_30F,
    APIntAttr<I<288>>:$INIT_310,
    APIntAttr<I<288>>:$INIT_311,
    APIntAttr<I<288>>:$INIT_312,
    APIntAttr<I<288>>:$INIT_313,
    APIntAttr<I<288>>:$INIT_314,
    APIntAttr<I<288>>:$INIT_315,
    APIntAttr<I<288>>:$INIT_316,
    APIntAttr<I<288>>:$INIT_317,
    APIntAttr<I<288>>:$INIT_318,
    APIntAttr<I<288>>:$INIT_319,
    APIntAttr<I<288>>:$INIT_31A,
    APIntAttr<I<288>>:$INIT_31B,
    APIntAttr<I<288>>:$INIT_31C,
    APIntAttr<I<288>>:$INIT_31D,
    APIntAttr<I<288>>:$INIT_31E,
    APIntAttr<I<288>>:$INIT_31F,
    APIntAttr<I<288>>:$INIT_320,
    APIntAttr<I<288>>:$INIT_321,
    APIntAttr<I<288>>:$INIT_322,
    APIntAttr<I<288>>:$INIT_323,
    APIntAttr<I<288>>:$INIT_324,
    APIntAttr<I<288>>:$INIT_325,
    APIntAttr<I<288>>:$INIT_326,
    APIntAttr<I<288>>:$INIT_327,
    APIntAttr<I<288>>:$INIT_328,
    APIntAttr<I<288>>:$INIT_329,
    APIntAttr<I<288>>:$INIT_32A,
    APIntAttr<I<288>>:$INIT_32B,
    APIntAttr<I<288>>:$INIT_32C,
    APIntAttr<I<288>>:$INIT_32D,
    APIntAttr<I<288>>:$INIT_32E,
    APIntAttr<I<288>>:$INIT_32F,
    APIntAttr<I<288>>:$INIT_330,
    APIntAttr<I<288>>:$INIT_331,
    APIntAttr<I<288>>:$INIT_332,
    APIntAttr<I<288>>:$INIT_333,
    APIntAttr<I<288>>:$INIT_334,
    APIntAttr<I<288>>:$INIT_335,
    APIntAttr<I<288>>:$INIT_336,
    APIntAttr<I<288>>:$INIT_337,
    APIntAttr<I<288>>:$INIT_338,
    APIntAttr<I<288>>:$INIT_339,
    APIntAttr<I<288>>:$INIT_33A,
    APIntAttr<I<288>>:$INIT_33B,
    APIntAttr<I<288>>:$INIT_33C,
    APIntAttr<I<288>>:$INIT_33D,
    APIntAttr<I<288>>:$INIT_33E,
    APIntAttr<I<288>>:$INIT_33F,
    APIntAttr<I<288>>:$INIT_340,
    APIntAttr<I<288>>:$INIT_341,
    APIntAttr<I<288>>:$INIT_342,
    APIntAttr<I<288>>:$INIT_343,
    APIntAttr<I<288>>:$INIT_344,
    APIntAttr<I<288>>:$INIT_345,
    APIntAttr<I<288>>:$INIT_346,
    APIntAttr<I<288>>:$INIT_347,
    APIntAttr<I<288>>:$INIT_348,
    APIntAttr<I<288>>:$INIT_349,
    APIntAttr<I<288>>:$INIT_34A,
    APIntAttr<I<288>>:$INIT_34B,
    APIntAttr<I<288>>:$INIT_34C,
    APIntAttr<I<288>>:$INIT_34D,
    APIntAttr<I<288>>:$INIT_34E,
    APIntAttr<I<288>>:$INIT_34F,
    APIntAttr<I<288>>:$INIT_350,
    APIntAttr<I<288>>:$INIT_351,
    APIntAttr<I<288>>:$INIT_352,
    APIntAttr<I<288>>:$INIT_353,
    APIntAttr<I<288>>:$INIT_354,
    APIntAttr<I<288>>:$INIT_355,
    APIntAttr<I<288>>:$INIT_356,
    APIntAttr<I<288>>:$INIT_357,
    APIntAttr<I<288>>:$INIT_358,
    APIntAttr<I<288>>:$INIT_359,
    APIntAttr<I<288>>:$INIT_35A,
    APIntAttr<I<288>>:$INIT_35B,
    APIntAttr<I<288>>:$INIT_35C,
    APIntAttr<I<288>>:$INIT_35D,
    APIntAttr<I<288>>:$INIT_35E,
    APIntAttr<I<288>>:$INIT_35F,
    APIntAttr<I<288>>:$INIT_360,
    APIntAttr<I<288>>:$INIT_361,
    APIntAttr<I<288>>:$INIT_362,
    APIntAttr<I<288>>:$INIT_363,
    APIntAttr<I<288>>:$INIT_364,
    APIntAttr<I<288>>:$INIT_365,
    APIntAttr<I<288>>:$INIT_366,
    APIntAttr<I<288>>:$INIT_367,
    APIntAttr<I<288>>:$INIT_368,
    APIntAttr<I<288>>:$INIT_369,
    APIntAttr<I<288>>:$INIT_36A,
    APIntAttr<I<288>>:$INIT_36B,
    APIntAttr<I<288>>:$INIT_36C,
    APIntAttr<I<288>>:$INIT_36D,
    APIntAttr<I<288>>:$INIT_36E,
    APIntAttr<I<288>>:$INIT_36F,
    APIntAttr<I<288>>:$INIT_370,
    APIntAttr<I<288>>:$INIT_371,
    APIntAttr<I<288>>:$INIT_372,
    APIntAttr<I<288>>:$INIT_373,
    APIntAttr<I<288>>:$INIT_374,
    APIntAttr<I<288>>:$INIT_375,
    APIntAttr<I<288>>:$INIT_376,
    APIntAttr<I<288>>:$INIT_377,
    APIntAttr<I<288>>:$INIT_378,
    APIntAttr<I<288>>:$INIT_379,
    APIntAttr<I<288>>:$INIT_37A,
    APIntAttr<I<288>>:$INIT_37B,
    APIntAttr<I<288>>:$INIT_37C,
    APIntAttr<I<288>>:$INIT_37D,
    APIntAttr<I<288>>:$INIT_37E,
    APIntAttr<I<288>>:$INIT_37F,
    APIntAttr<I<288>>:$INIT_380,
    APIntAttr<I<288>>:$INIT_381,
    APIntAttr<I<288>>:$INIT_382,
    APIntAttr<I<288>>:$INIT_383,
    APIntAttr<I<288>>:$INIT_384,
    APIntAttr<I<288>>:$INIT_385,
    APIntAttr<I<288>>:$INIT_386,
    APIntAttr<I<288>>:$INIT_387,
    APIntAttr<I<288>>:$INIT_388,
    APIntAttr<I<288>>:$INIT_389,
    APIntAttr<I<288>>:$INIT_38A,
    APIntAttr<I<288>>:$INIT_38B,
    APIntAttr<I<288>>:$INIT_38C,
    APIntAttr<I<288>>:$INIT_38D,
    APIntAttr<I<288>>:$INIT_38E,
    APIntAttr<I<288>>:$INIT_38F,
    APIntAttr<I<288>>:$INIT_390,
    APIntAttr<I<288>>:$INIT_391,
    APIntAttr<I<288>>:$INIT_392,
    APIntAttr<I<288>>:$INIT_393,
    APIntAttr<I<288>>:$INIT_394,
    APIntAttr<I<288>>:$INIT_395,
    APIntAttr<I<288>>:$INIT_396,
    APIntAttr<I<288>>:$INIT_397,
    APIntAttr<I<288>>:$INIT_398,
    APIntAttr<I<288>>:$INIT_399,
    APIntAttr<I<288>>:$INIT_39A,
    APIntAttr<I<288>>:$INIT_39B,
    APIntAttr<I<288>>:$INIT_39C,
    APIntAttr<I<288>>:$INIT_39D,
    APIntAttr<I<288>>:$INIT_39E,
    APIntAttr<I<288>>:$INIT_39F,
    APIntAttr<I<288>>:$INIT_3A0,
    APIntAttr<I<288>>:$INIT_3A1,
    APIntAttr<I<288>>:$INIT_3A2,
    APIntAttr<I<288>>:$INIT_3A3,
    APIntAttr<I<288>>:$INIT_3A4,
    APIntAttr<I<288>>:$INIT_3A5,
    APIntAttr<I<288>>:$INIT_3A6,
    APIntAttr<I<288>>:$INIT_3A7,
    APIntAttr<I<288>>:$INIT_3A8,
    APIntAttr<I<288>>:$INIT_3A9,
    APIntAttr<I<288>>:$INIT_3AA,
    APIntAttr<I<288>>:$INIT_3AB,
    APIntAttr<I<288>>:$INIT_3AC,
    APIntAttr<I<288>>:$INIT_3AD,
    APIntAttr<I<288>>:$INIT_3AE,
    APIntAttr<I<288>>:$INIT_3AF,
    APIntAttr<I<288>>:$INIT_3B0,
    APIntAttr<I<288>>:$INIT_3B1,
    APIntAttr<I<288>>:$INIT_3B2,
    APIntAttr<I<288>>:$INIT_3B3,
    APIntAttr<I<288>>:$INIT_3B4,
    APIntAttr<I<288>>:$INIT_3B5,
    APIntAttr<I<288>>:$INIT_3B6,
    APIntAttr<I<288>>:$INIT_3B7,
    APIntAttr<I<288>>:$INIT_3B8,
    APIntAttr<I<288>>:$INIT_3B9,
    APIntAttr<I<288>>:$INIT_3BA,
    APIntAttr<I<288>>:$INIT_3BB,
    APIntAttr<I<288>>:$INIT_3BC,
    APIntAttr<I<288>>:$INIT_3BD,
    APIntAttr<I<288>>:$INIT_3BE,
    APIntAttr<I<288>>:$INIT_3BF,
    APIntAttr<I<288>>:$INIT_3C0,
    APIntAttr<I<288>>:$INIT_3C1,
    APIntAttr<I<288>>:$INIT_3C2,
    APIntAttr<I<288>>:$INIT_3C3,
    APIntAttr<I<288>>:$INIT_3C4,
    APIntAttr<I<288>>:$INIT_3C5,
    APIntAttr<I<288>>:$INIT_3C6,
    APIntAttr<I<288>>:$INIT_3C7,
    APIntAttr<I<288>>:$INIT_3C8,
    APIntAttr<I<288>>:$INIT_3C9,
    APIntAttr<I<288>>:$INIT_3CA,
    APIntAttr<I<288>>:$INIT_3CB,
    APIntAttr<I<288>>:$INIT_3CC,
    APIntAttr<I<288>>:$INIT_3CD,
    APIntAttr<I<288>>:$INIT_3CE,
    APIntAttr<I<288>>:$INIT_3CF,
    APIntAttr<I<288>>:$INIT_3D0,
    APIntAttr<I<288>>:$INIT_3D1,
    APIntAttr<I<288>>:$INIT_3D2,
    APIntAttr<I<288>>:$INIT_3D3,
    APIntAttr<I<288>>:$INIT_3D4,
    APIntAttr<I<288>>:$INIT_3D5,
    APIntAttr<I<288>>:$INIT_3D6,
    APIntAttr<I<288>>:$INIT_3D7,
    APIntAttr<I<288>>:$INIT_3D8,
    APIntAttr<I<288>>:$INIT_3D9,
    APIntAttr<I<288>>:$INIT_3DA,
    APIntAttr<I<288>>:$INIT_3DB,
    APIntAttr<I<288>>:$INIT_3DC,
    APIntAttr<I<288>>:$INIT_3DD,
    APIntAttr<I<288>>:$INIT_3DE,
    APIntAttr<I<288>>:$INIT_3DF,
    APIntAttr<I<288>>:$INIT_3E0,
    APIntAttr<I<288>>:$INIT_3E1,
    APIntAttr<I<288>>:$INIT_3E2,
    APIntAttr<I<288>>:$INIT_3E3,
    APIntAttr<I<288>>:$INIT_3E4,
    APIntAttr<I<288>>:$INIT_3E5,
    APIntAttr<I<288>>:$INIT_3E6,
    APIntAttr<I<288>>:$INIT_3E7,
    APIntAttr<I<288>>:$INIT_3E8,
    APIntAttr<I<288>>:$INIT_3E9,
    APIntAttr<I<288>>:$INIT_3EA,
    APIntAttr<I<288>>:$INIT_3EB,
    APIntAttr<I<288>>:$INIT_3EC,
    APIntAttr<I<288>>:$INIT_3ED,
    APIntAttr<I<288>>:$INIT_3EE,
    APIntAttr<I<288>>:$INIT_3EF,
    APIntAttr<I<288>>:$INIT_3F0,
    APIntAttr<I<288>>:$INIT_3F1,
    APIntAttr<I<288>>:$INIT_3F2,
    APIntAttr<I<288>>:$INIT_3F3,
    APIntAttr<I<288>>:$INIT_3F4,
    APIntAttr<I<288>>:$INIT_3F5,
    APIntAttr<I<288>>:$INIT_3F6,
    APIntAttr<I<288>>:$INIT_3F7,
    APIntAttr<I<288>>:$INIT_3F8,
    APIntAttr<I<288>>:$INIT_3F9,
    APIntAttr<I<288>>:$INIT_3FA,
    APIntAttr<I<288>>:$INIT_3FB,
    APIntAttr<I<288>>:$INIT_3FC,
    APIntAttr<I<288>>:$INIT_3FD,
    APIntAttr<I<288>>:$INIT_3FE,
    APIntAttr<I<288>>:$INIT_3FF,
    StrAttr:$INIT_FILE,
    StrAttr:$IREG_PRE_A,
    StrAttr:$IREG_PRE_B,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_EN_A_INVERTED,
    APIntAttr<I<1>>:$IS_EN_B_INVERTED,
    APIntAttr<I<1>>:$IS_RDB_WR_A_INVERTED,
    APIntAttr<I<1>>:$IS_RDB_WR_B_INVERTED,
    APIntAttr<I<1>>:$IS_RST_A_INVERTED,
    APIntAttr<I<1>>:$IS_RST_B_INVERTED,
    StrAttr:$MATRIX_ID,
    SI64Attr:$NUM_UNIQUE_SELF_ADDR_A,
    SI64Attr:$NUM_UNIQUE_SELF_ADDR_B,
    SI64Attr:$NUM_URAM_IN_MATRIX,
    StrAttr:$OREG_A,
    StrAttr:$OREG_B,
    StrAttr:$OREG_ECC_A,
    StrAttr:$OREG_ECC_B,
    StrAttr:$PR_SAVE_DATA,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$REG_CAS_A,
    StrAttr:$REG_CAS_B,
    StrAttr:$RST_MODE_A,
    StrAttr:$RST_MODE_B,
    APIntAttr<I<11>>:$SELF_ADDR_A,
    APIntAttr<I<11>>:$SELF_ADDR_B,
    APIntAttr<I<11>>:$SELF_MASK_A,
    APIntAttr<I<11>>:$SELF_MASK_B,
    StrAttr:$USE_EXT_CE_A,
    StrAttr:$USE_EXT_CE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<9>:$CAS_OUT_BWE_B,
    I<9>:$CAS_OUT_BWE_A,
    I<72>:$DOUT_B,
    I<72>:$DOUT_A,
    I<72>:$CAS_OUT_DOUT_B,
    I<72>:$CAS_OUT_DOUT_A,
    I<72>:$CAS_OUT_DIN_B,
    I<72>:$CAS_OUT_DIN_A,
    I<26>:$CAS_OUT_ADDR_B,
    I<26>:$CAS_OUT_ADDR_A,
    I<1>:$SBITERR_B,
    I<1>:$SBITERR_A,
    I<1>:$RDACCESS_B,
    I<1>:$RDACCESS_A,
    I<1>:$DBITERR_B,
    I<1>:$DBITERR_A,
    I<1>:$CAS_OUT_SBITERR_B,
    I<1>:$CAS_OUT_SBITERR_A,
    I<1>:$CAS_OUT_RDB_WR_B,
    I<1>:$CAS_OUT_RDB_WR_A,
    I<1>:$CAS_OUT_RDACCESS_B,
    I<1>:$CAS_OUT_RDACCESS_A,
    I<1>:$CAS_OUT_EN_B,
    I<1>:$CAS_OUT_EN_A,
    I<1>:$CAS_OUT_DBITERR_B,
    I<1>:$CAS_OUT_DBITERR_A
  );
}

def URAM288E5uBASE : XilinxPrimitiveOp<"URAM288E5_BASE", []> {
  let summary = "URAM288E5_BASE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$BWE_B,
    I<9>:$BWE_A,
    I<72>:$DIN_B,
    I<72>:$DIN_A,
    I<26>:$ADDR_B,
    I<26>:$ADDR_A,
    I<1>:$SLEEP,
    I<1>:$RST_B,
    I<1>:$RST_A,
    I<1>:$RDB_WR_B,
    I<1>:$RDB_WR_A,
    I<1>:$OREG_ECC_CE_B,
    I<1>:$OREG_ECC_CE_A,
    I<1>:$OREG_CE_B,
    I<1>:$OREG_CE_A,
    I<1>:$INJECT_SBITERR_B,
    I<1>:$INJECT_SBITERR_A,
    I<1>:$INJECT_DBITERR_B,
    I<1>:$INJECT_DBITERR_A,
    I<1>:$EN_B,
    I<1>:$EN_A,
    I<1>:$CLK,

    // URAM288E5_BASE parameters follows
    SI64Attr:$AUTO_SLEEP_LATENCY,
    SI64Attr:$AVG_CONS_INACTIVE_CYCLES,
    StrAttr:$BWE_MODE_A,
    StrAttr:$BWE_MODE_B,
    StrAttr:$EN_AUTO_SLEEP_MODE,
    StrAttr:$EN_ECC_RD_A,
    StrAttr:$EN_ECC_RD_B,
    StrAttr:$EN_ECC_WR_A,
    StrAttr:$EN_ECC_WR_B,
    APIntAttr<I<288>>:$INIT_000,
    APIntAttr<I<288>>:$INIT_001,
    APIntAttr<I<288>>:$INIT_002,
    APIntAttr<I<288>>:$INIT_003,
    APIntAttr<I<288>>:$INIT_004,
    APIntAttr<I<288>>:$INIT_005,
    APIntAttr<I<288>>:$INIT_006,
    APIntAttr<I<288>>:$INIT_007,
    APIntAttr<I<288>>:$INIT_008,
    APIntAttr<I<288>>:$INIT_009,
    APIntAttr<I<288>>:$INIT_00A,
    APIntAttr<I<288>>:$INIT_00B,
    APIntAttr<I<288>>:$INIT_00C,
    APIntAttr<I<288>>:$INIT_00D,
    APIntAttr<I<288>>:$INIT_00E,
    APIntAttr<I<288>>:$INIT_00F,
    APIntAttr<I<288>>:$INIT_010,
    APIntAttr<I<288>>:$INIT_011,
    APIntAttr<I<288>>:$INIT_012,
    APIntAttr<I<288>>:$INIT_013,
    APIntAttr<I<288>>:$INIT_014,
    APIntAttr<I<288>>:$INIT_015,
    APIntAttr<I<288>>:$INIT_016,
    APIntAttr<I<288>>:$INIT_017,
    APIntAttr<I<288>>:$INIT_018,
    APIntAttr<I<288>>:$INIT_019,
    APIntAttr<I<288>>:$INIT_01A,
    APIntAttr<I<288>>:$INIT_01B,
    APIntAttr<I<288>>:$INIT_01C,
    APIntAttr<I<288>>:$INIT_01D,
    APIntAttr<I<288>>:$INIT_01E,
    APIntAttr<I<288>>:$INIT_01F,
    APIntAttr<I<288>>:$INIT_020,
    APIntAttr<I<288>>:$INIT_021,
    APIntAttr<I<288>>:$INIT_022,
    APIntAttr<I<288>>:$INIT_023,
    APIntAttr<I<288>>:$INIT_024,
    APIntAttr<I<288>>:$INIT_025,
    APIntAttr<I<288>>:$INIT_026,
    APIntAttr<I<288>>:$INIT_027,
    APIntAttr<I<288>>:$INIT_028,
    APIntAttr<I<288>>:$INIT_029,
    APIntAttr<I<288>>:$INIT_02A,
    APIntAttr<I<288>>:$INIT_02B,
    APIntAttr<I<288>>:$INIT_02C,
    APIntAttr<I<288>>:$INIT_02D,
    APIntAttr<I<288>>:$INIT_02E,
    APIntAttr<I<288>>:$INIT_02F,
    APIntAttr<I<288>>:$INIT_030,
    APIntAttr<I<288>>:$INIT_031,
    APIntAttr<I<288>>:$INIT_032,
    APIntAttr<I<288>>:$INIT_033,
    APIntAttr<I<288>>:$INIT_034,
    APIntAttr<I<288>>:$INIT_035,
    APIntAttr<I<288>>:$INIT_036,
    APIntAttr<I<288>>:$INIT_037,
    APIntAttr<I<288>>:$INIT_038,
    APIntAttr<I<288>>:$INIT_039,
    APIntAttr<I<288>>:$INIT_03A,
    APIntAttr<I<288>>:$INIT_03B,
    APIntAttr<I<288>>:$INIT_03C,
    APIntAttr<I<288>>:$INIT_03D,
    APIntAttr<I<288>>:$INIT_03E,
    APIntAttr<I<288>>:$INIT_03F,
    APIntAttr<I<288>>:$INIT_040,
    APIntAttr<I<288>>:$INIT_041,
    APIntAttr<I<288>>:$INIT_042,
    APIntAttr<I<288>>:$INIT_043,
    APIntAttr<I<288>>:$INIT_044,
    APIntAttr<I<288>>:$INIT_045,
    APIntAttr<I<288>>:$INIT_046,
    APIntAttr<I<288>>:$INIT_047,
    APIntAttr<I<288>>:$INIT_048,
    APIntAttr<I<288>>:$INIT_049,
    APIntAttr<I<288>>:$INIT_04A,
    APIntAttr<I<288>>:$INIT_04B,
    APIntAttr<I<288>>:$INIT_04C,
    APIntAttr<I<288>>:$INIT_04D,
    APIntAttr<I<288>>:$INIT_04E,
    APIntAttr<I<288>>:$INIT_04F,
    APIntAttr<I<288>>:$INIT_050,
    APIntAttr<I<288>>:$INIT_051,
    APIntAttr<I<288>>:$INIT_052,
    APIntAttr<I<288>>:$INIT_053,
    APIntAttr<I<288>>:$INIT_054,
    APIntAttr<I<288>>:$INIT_055,
    APIntAttr<I<288>>:$INIT_056,
    APIntAttr<I<288>>:$INIT_057,
    APIntAttr<I<288>>:$INIT_058,
    APIntAttr<I<288>>:$INIT_059,
    APIntAttr<I<288>>:$INIT_05A,
    APIntAttr<I<288>>:$INIT_05B,
    APIntAttr<I<288>>:$INIT_05C,
    APIntAttr<I<288>>:$INIT_05D,
    APIntAttr<I<288>>:$INIT_05E,
    APIntAttr<I<288>>:$INIT_05F,
    APIntAttr<I<288>>:$INIT_060,
    APIntAttr<I<288>>:$INIT_061,
    APIntAttr<I<288>>:$INIT_062,
    APIntAttr<I<288>>:$INIT_063,
    APIntAttr<I<288>>:$INIT_064,
    APIntAttr<I<288>>:$INIT_065,
    APIntAttr<I<288>>:$INIT_066,
    APIntAttr<I<288>>:$INIT_067,
    APIntAttr<I<288>>:$INIT_068,
    APIntAttr<I<288>>:$INIT_069,
    APIntAttr<I<288>>:$INIT_06A,
    APIntAttr<I<288>>:$INIT_06B,
    APIntAttr<I<288>>:$INIT_06C,
    APIntAttr<I<288>>:$INIT_06D,
    APIntAttr<I<288>>:$INIT_06E,
    APIntAttr<I<288>>:$INIT_06F,
    APIntAttr<I<288>>:$INIT_070,
    APIntAttr<I<288>>:$INIT_071,
    APIntAttr<I<288>>:$INIT_072,
    APIntAttr<I<288>>:$INIT_073,
    APIntAttr<I<288>>:$INIT_074,
    APIntAttr<I<288>>:$INIT_075,
    APIntAttr<I<288>>:$INIT_076,
    APIntAttr<I<288>>:$INIT_077,
    APIntAttr<I<288>>:$INIT_078,
    APIntAttr<I<288>>:$INIT_079,
    APIntAttr<I<288>>:$INIT_07A,
    APIntAttr<I<288>>:$INIT_07B,
    APIntAttr<I<288>>:$INIT_07C,
    APIntAttr<I<288>>:$INIT_07D,
    APIntAttr<I<288>>:$INIT_07E,
    APIntAttr<I<288>>:$INIT_07F,
    APIntAttr<I<288>>:$INIT_080,
    APIntAttr<I<288>>:$INIT_081,
    APIntAttr<I<288>>:$INIT_082,
    APIntAttr<I<288>>:$INIT_083,
    APIntAttr<I<288>>:$INIT_084,
    APIntAttr<I<288>>:$INIT_085,
    APIntAttr<I<288>>:$INIT_086,
    APIntAttr<I<288>>:$INIT_087,
    APIntAttr<I<288>>:$INIT_088,
    APIntAttr<I<288>>:$INIT_089,
    APIntAttr<I<288>>:$INIT_08A,
    APIntAttr<I<288>>:$INIT_08B,
    APIntAttr<I<288>>:$INIT_08C,
    APIntAttr<I<288>>:$INIT_08D,
    APIntAttr<I<288>>:$INIT_08E,
    APIntAttr<I<288>>:$INIT_08F,
    APIntAttr<I<288>>:$INIT_090,
    APIntAttr<I<288>>:$INIT_091,
    APIntAttr<I<288>>:$INIT_092,
    APIntAttr<I<288>>:$INIT_093,
    APIntAttr<I<288>>:$INIT_094,
    APIntAttr<I<288>>:$INIT_095,
    APIntAttr<I<288>>:$INIT_096,
    APIntAttr<I<288>>:$INIT_097,
    APIntAttr<I<288>>:$INIT_098,
    APIntAttr<I<288>>:$INIT_099,
    APIntAttr<I<288>>:$INIT_09A,
    APIntAttr<I<288>>:$INIT_09B,
    APIntAttr<I<288>>:$INIT_09C,
    APIntAttr<I<288>>:$INIT_09D,
    APIntAttr<I<288>>:$INIT_09E,
    APIntAttr<I<288>>:$INIT_09F,
    APIntAttr<I<288>>:$INIT_0A0,
    APIntAttr<I<288>>:$INIT_0A1,
    APIntAttr<I<288>>:$INIT_0A2,
    APIntAttr<I<288>>:$INIT_0A3,
    APIntAttr<I<288>>:$INIT_0A4,
    APIntAttr<I<288>>:$INIT_0A5,
    APIntAttr<I<288>>:$INIT_0A6,
    APIntAttr<I<288>>:$INIT_0A7,
    APIntAttr<I<288>>:$INIT_0A8,
    APIntAttr<I<288>>:$INIT_0A9,
    APIntAttr<I<288>>:$INIT_0AA,
    APIntAttr<I<288>>:$INIT_0AB,
    APIntAttr<I<288>>:$INIT_0AC,
    APIntAttr<I<288>>:$INIT_0AD,
    APIntAttr<I<288>>:$INIT_0AE,
    APIntAttr<I<288>>:$INIT_0AF,
    APIntAttr<I<288>>:$INIT_0B0,
    APIntAttr<I<288>>:$INIT_0B1,
    APIntAttr<I<288>>:$INIT_0B2,
    APIntAttr<I<288>>:$INIT_0B3,
    APIntAttr<I<288>>:$INIT_0B4,
    APIntAttr<I<288>>:$INIT_0B5,
    APIntAttr<I<288>>:$INIT_0B6,
    APIntAttr<I<288>>:$INIT_0B7,
    APIntAttr<I<288>>:$INIT_0B8,
    APIntAttr<I<288>>:$INIT_0B9,
    APIntAttr<I<288>>:$INIT_0BA,
    APIntAttr<I<288>>:$INIT_0BB,
    APIntAttr<I<288>>:$INIT_0BC,
    APIntAttr<I<288>>:$INIT_0BD,
    APIntAttr<I<288>>:$INIT_0BE,
    APIntAttr<I<288>>:$INIT_0BF,
    APIntAttr<I<288>>:$INIT_0C0,
    APIntAttr<I<288>>:$INIT_0C1,
    APIntAttr<I<288>>:$INIT_0C2,
    APIntAttr<I<288>>:$INIT_0C3,
    APIntAttr<I<288>>:$INIT_0C4,
    APIntAttr<I<288>>:$INIT_0C5,
    APIntAttr<I<288>>:$INIT_0C6,
    APIntAttr<I<288>>:$INIT_0C7,
    APIntAttr<I<288>>:$INIT_0C8,
    APIntAttr<I<288>>:$INIT_0C9,
    APIntAttr<I<288>>:$INIT_0CA,
    APIntAttr<I<288>>:$INIT_0CB,
    APIntAttr<I<288>>:$INIT_0CC,
    APIntAttr<I<288>>:$INIT_0CD,
    APIntAttr<I<288>>:$INIT_0CE,
    APIntAttr<I<288>>:$INIT_0CF,
    APIntAttr<I<288>>:$INIT_0D0,
    APIntAttr<I<288>>:$INIT_0D1,
    APIntAttr<I<288>>:$INIT_0D2,
    APIntAttr<I<288>>:$INIT_0D3,
    APIntAttr<I<288>>:$INIT_0D4,
    APIntAttr<I<288>>:$INIT_0D5,
    APIntAttr<I<288>>:$INIT_0D6,
    APIntAttr<I<288>>:$INIT_0D7,
    APIntAttr<I<288>>:$INIT_0D8,
    APIntAttr<I<288>>:$INIT_0D9,
    APIntAttr<I<288>>:$INIT_0DA,
    APIntAttr<I<288>>:$INIT_0DB,
    APIntAttr<I<288>>:$INIT_0DC,
    APIntAttr<I<288>>:$INIT_0DD,
    APIntAttr<I<288>>:$INIT_0DE,
    APIntAttr<I<288>>:$INIT_0DF,
    APIntAttr<I<288>>:$INIT_0E0,
    APIntAttr<I<288>>:$INIT_0E1,
    APIntAttr<I<288>>:$INIT_0E2,
    APIntAttr<I<288>>:$INIT_0E3,
    APIntAttr<I<288>>:$INIT_0E4,
    APIntAttr<I<288>>:$INIT_0E5,
    APIntAttr<I<288>>:$INIT_0E6,
    APIntAttr<I<288>>:$INIT_0E7,
    APIntAttr<I<288>>:$INIT_0E8,
    APIntAttr<I<288>>:$INIT_0E9,
    APIntAttr<I<288>>:$INIT_0EA,
    APIntAttr<I<288>>:$INIT_0EB,
    APIntAttr<I<288>>:$INIT_0EC,
    APIntAttr<I<288>>:$INIT_0ED,
    APIntAttr<I<288>>:$INIT_0EE,
    APIntAttr<I<288>>:$INIT_0EF,
    APIntAttr<I<288>>:$INIT_0F0,
    APIntAttr<I<288>>:$INIT_0F1,
    APIntAttr<I<288>>:$INIT_0F2,
    APIntAttr<I<288>>:$INIT_0F3,
    APIntAttr<I<288>>:$INIT_0F4,
    APIntAttr<I<288>>:$INIT_0F5,
    APIntAttr<I<288>>:$INIT_0F6,
    APIntAttr<I<288>>:$INIT_0F7,
    APIntAttr<I<288>>:$INIT_0F8,
    APIntAttr<I<288>>:$INIT_0F9,
    APIntAttr<I<288>>:$INIT_0FA,
    APIntAttr<I<288>>:$INIT_0FB,
    APIntAttr<I<288>>:$INIT_0FC,
    APIntAttr<I<288>>:$INIT_0FD,
    APIntAttr<I<288>>:$INIT_0FE,
    APIntAttr<I<288>>:$INIT_0FF,
    APIntAttr<I<288>>:$INIT_100,
    APIntAttr<I<288>>:$INIT_101,
    APIntAttr<I<288>>:$INIT_102,
    APIntAttr<I<288>>:$INIT_103,
    APIntAttr<I<288>>:$INIT_104,
    APIntAttr<I<288>>:$INIT_105,
    APIntAttr<I<288>>:$INIT_106,
    APIntAttr<I<288>>:$INIT_107,
    APIntAttr<I<288>>:$INIT_108,
    APIntAttr<I<288>>:$INIT_109,
    APIntAttr<I<288>>:$INIT_10A,
    APIntAttr<I<288>>:$INIT_10B,
    APIntAttr<I<288>>:$INIT_10C,
    APIntAttr<I<288>>:$INIT_10D,
    APIntAttr<I<288>>:$INIT_10E,
    APIntAttr<I<288>>:$INIT_10F,
    APIntAttr<I<288>>:$INIT_110,
    APIntAttr<I<288>>:$INIT_111,
    APIntAttr<I<288>>:$INIT_112,
    APIntAttr<I<288>>:$INIT_113,
    APIntAttr<I<288>>:$INIT_114,
    APIntAttr<I<288>>:$INIT_115,
    APIntAttr<I<288>>:$INIT_116,
    APIntAttr<I<288>>:$INIT_117,
    APIntAttr<I<288>>:$INIT_118,
    APIntAttr<I<288>>:$INIT_119,
    APIntAttr<I<288>>:$INIT_11A,
    APIntAttr<I<288>>:$INIT_11B,
    APIntAttr<I<288>>:$INIT_11C,
    APIntAttr<I<288>>:$INIT_11D,
    APIntAttr<I<288>>:$INIT_11E,
    APIntAttr<I<288>>:$INIT_11F,
    APIntAttr<I<288>>:$INIT_120,
    APIntAttr<I<288>>:$INIT_121,
    APIntAttr<I<288>>:$INIT_122,
    APIntAttr<I<288>>:$INIT_123,
    APIntAttr<I<288>>:$INIT_124,
    APIntAttr<I<288>>:$INIT_125,
    APIntAttr<I<288>>:$INIT_126,
    APIntAttr<I<288>>:$INIT_127,
    APIntAttr<I<288>>:$INIT_128,
    APIntAttr<I<288>>:$INIT_129,
    APIntAttr<I<288>>:$INIT_12A,
    APIntAttr<I<288>>:$INIT_12B,
    APIntAttr<I<288>>:$INIT_12C,
    APIntAttr<I<288>>:$INIT_12D,
    APIntAttr<I<288>>:$INIT_12E,
    APIntAttr<I<288>>:$INIT_12F,
    APIntAttr<I<288>>:$INIT_130,
    APIntAttr<I<288>>:$INIT_131,
    APIntAttr<I<288>>:$INIT_132,
    APIntAttr<I<288>>:$INIT_133,
    APIntAttr<I<288>>:$INIT_134,
    APIntAttr<I<288>>:$INIT_135,
    APIntAttr<I<288>>:$INIT_136,
    APIntAttr<I<288>>:$INIT_137,
    APIntAttr<I<288>>:$INIT_138,
    APIntAttr<I<288>>:$INIT_139,
    APIntAttr<I<288>>:$INIT_13A,
    APIntAttr<I<288>>:$INIT_13B,
    APIntAttr<I<288>>:$INIT_13C,
    APIntAttr<I<288>>:$INIT_13D,
    APIntAttr<I<288>>:$INIT_13E,
    APIntAttr<I<288>>:$INIT_13F,
    APIntAttr<I<288>>:$INIT_140,
    APIntAttr<I<288>>:$INIT_141,
    APIntAttr<I<288>>:$INIT_142,
    APIntAttr<I<288>>:$INIT_143,
    APIntAttr<I<288>>:$INIT_144,
    APIntAttr<I<288>>:$INIT_145,
    APIntAttr<I<288>>:$INIT_146,
    APIntAttr<I<288>>:$INIT_147,
    APIntAttr<I<288>>:$INIT_148,
    APIntAttr<I<288>>:$INIT_149,
    APIntAttr<I<288>>:$INIT_14A,
    APIntAttr<I<288>>:$INIT_14B,
    APIntAttr<I<288>>:$INIT_14C,
    APIntAttr<I<288>>:$INIT_14D,
    APIntAttr<I<288>>:$INIT_14E,
    APIntAttr<I<288>>:$INIT_14F,
    APIntAttr<I<288>>:$INIT_150,
    APIntAttr<I<288>>:$INIT_151,
    APIntAttr<I<288>>:$INIT_152,
    APIntAttr<I<288>>:$INIT_153,
    APIntAttr<I<288>>:$INIT_154,
    APIntAttr<I<288>>:$INIT_155,
    APIntAttr<I<288>>:$INIT_156,
    APIntAttr<I<288>>:$INIT_157,
    APIntAttr<I<288>>:$INIT_158,
    APIntAttr<I<288>>:$INIT_159,
    APIntAttr<I<288>>:$INIT_15A,
    APIntAttr<I<288>>:$INIT_15B,
    APIntAttr<I<288>>:$INIT_15C,
    APIntAttr<I<288>>:$INIT_15D,
    APIntAttr<I<288>>:$INIT_15E,
    APIntAttr<I<288>>:$INIT_15F,
    APIntAttr<I<288>>:$INIT_160,
    APIntAttr<I<288>>:$INIT_161,
    APIntAttr<I<288>>:$INIT_162,
    APIntAttr<I<288>>:$INIT_163,
    APIntAttr<I<288>>:$INIT_164,
    APIntAttr<I<288>>:$INIT_165,
    APIntAttr<I<288>>:$INIT_166,
    APIntAttr<I<288>>:$INIT_167,
    APIntAttr<I<288>>:$INIT_168,
    APIntAttr<I<288>>:$INIT_169,
    APIntAttr<I<288>>:$INIT_16A,
    APIntAttr<I<288>>:$INIT_16B,
    APIntAttr<I<288>>:$INIT_16C,
    APIntAttr<I<288>>:$INIT_16D,
    APIntAttr<I<288>>:$INIT_16E,
    APIntAttr<I<288>>:$INIT_16F,
    APIntAttr<I<288>>:$INIT_170,
    APIntAttr<I<288>>:$INIT_171,
    APIntAttr<I<288>>:$INIT_172,
    APIntAttr<I<288>>:$INIT_173,
    APIntAttr<I<288>>:$INIT_174,
    APIntAttr<I<288>>:$INIT_175,
    APIntAttr<I<288>>:$INIT_176,
    APIntAttr<I<288>>:$INIT_177,
    APIntAttr<I<288>>:$INIT_178,
    APIntAttr<I<288>>:$INIT_179,
    APIntAttr<I<288>>:$INIT_17A,
    APIntAttr<I<288>>:$INIT_17B,
    APIntAttr<I<288>>:$INIT_17C,
    APIntAttr<I<288>>:$INIT_17D,
    APIntAttr<I<288>>:$INIT_17E,
    APIntAttr<I<288>>:$INIT_17F,
    APIntAttr<I<288>>:$INIT_180,
    APIntAttr<I<288>>:$INIT_181,
    APIntAttr<I<288>>:$INIT_182,
    APIntAttr<I<288>>:$INIT_183,
    APIntAttr<I<288>>:$INIT_184,
    APIntAttr<I<288>>:$INIT_185,
    APIntAttr<I<288>>:$INIT_186,
    APIntAttr<I<288>>:$INIT_187,
    APIntAttr<I<288>>:$INIT_188,
    APIntAttr<I<288>>:$INIT_189,
    APIntAttr<I<288>>:$INIT_18A,
    APIntAttr<I<288>>:$INIT_18B,
    APIntAttr<I<288>>:$INIT_18C,
    APIntAttr<I<288>>:$INIT_18D,
    APIntAttr<I<288>>:$INIT_18E,
    APIntAttr<I<288>>:$INIT_18F,
    APIntAttr<I<288>>:$INIT_190,
    APIntAttr<I<288>>:$INIT_191,
    APIntAttr<I<288>>:$INIT_192,
    APIntAttr<I<288>>:$INIT_193,
    APIntAttr<I<288>>:$INIT_194,
    APIntAttr<I<288>>:$INIT_195,
    APIntAttr<I<288>>:$INIT_196,
    APIntAttr<I<288>>:$INIT_197,
    APIntAttr<I<288>>:$INIT_198,
    APIntAttr<I<288>>:$INIT_199,
    APIntAttr<I<288>>:$INIT_19A,
    APIntAttr<I<288>>:$INIT_19B,
    APIntAttr<I<288>>:$INIT_19C,
    APIntAttr<I<288>>:$INIT_19D,
    APIntAttr<I<288>>:$INIT_19E,
    APIntAttr<I<288>>:$INIT_19F,
    APIntAttr<I<288>>:$INIT_1A0,
    APIntAttr<I<288>>:$INIT_1A1,
    APIntAttr<I<288>>:$INIT_1A2,
    APIntAttr<I<288>>:$INIT_1A3,
    APIntAttr<I<288>>:$INIT_1A4,
    APIntAttr<I<288>>:$INIT_1A5,
    APIntAttr<I<288>>:$INIT_1A6,
    APIntAttr<I<288>>:$INIT_1A7,
    APIntAttr<I<288>>:$INIT_1A8,
    APIntAttr<I<288>>:$INIT_1A9,
    APIntAttr<I<288>>:$INIT_1AA,
    APIntAttr<I<288>>:$INIT_1AB,
    APIntAttr<I<288>>:$INIT_1AC,
    APIntAttr<I<288>>:$INIT_1AD,
    APIntAttr<I<288>>:$INIT_1AE,
    APIntAttr<I<288>>:$INIT_1AF,
    APIntAttr<I<288>>:$INIT_1B0,
    APIntAttr<I<288>>:$INIT_1B1,
    APIntAttr<I<288>>:$INIT_1B2,
    APIntAttr<I<288>>:$INIT_1B3,
    APIntAttr<I<288>>:$INIT_1B4,
    APIntAttr<I<288>>:$INIT_1B5,
    APIntAttr<I<288>>:$INIT_1B6,
    APIntAttr<I<288>>:$INIT_1B7,
    APIntAttr<I<288>>:$INIT_1B8,
    APIntAttr<I<288>>:$INIT_1B9,
    APIntAttr<I<288>>:$INIT_1BA,
    APIntAttr<I<288>>:$INIT_1BB,
    APIntAttr<I<288>>:$INIT_1BC,
    APIntAttr<I<288>>:$INIT_1BD,
    APIntAttr<I<288>>:$INIT_1BE,
    APIntAttr<I<288>>:$INIT_1BF,
    APIntAttr<I<288>>:$INIT_1C0,
    APIntAttr<I<288>>:$INIT_1C1,
    APIntAttr<I<288>>:$INIT_1C2,
    APIntAttr<I<288>>:$INIT_1C3,
    APIntAttr<I<288>>:$INIT_1C4,
    APIntAttr<I<288>>:$INIT_1C5,
    APIntAttr<I<288>>:$INIT_1C6,
    APIntAttr<I<288>>:$INIT_1C7,
    APIntAttr<I<288>>:$INIT_1C8,
    APIntAttr<I<288>>:$INIT_1C9,
    APIntAttr<I<288>>:$INIT_1CA,
    APIntAttr<I<288>>:$INIT_1CB,
    APIntAttr<I<288>>:$INIT_1CC,
    APIntAttr<I<288>>:$INIT_1CD,
    APIntAttr<I<288>>:$INIT_1CE,
    APIntAttr<I<288>>:$INIT_1CF,
    APIntAttr<I<288>>:$INIT_1D0,
    APIntAttr<I<288>>:$INIT_1D1,
    APIntAttr<I<288>>:$INIT_1D2,
    APIntAttr<I<288>>:$INIT_1D3,
    APIntAttr<I<288>>:$INIT_1D4,
    APIntAttr<I<288>>:$INIT_1D5,
    APIntAttr<I<288>>:$INIT_1D6,
    APIntAttr<I<288>>:$INIT_1D7,
    APIntAttr<I<288>>:$INIT_1D8,
    APIntAttr<I<288>>:$INIT_1D9,
    APIntAttr<I<288>>:$INIT_1DA,
    APIntAttr<I<288>>:$INIT_1DB,
    APIntAttr<I<288>>:$INIT_1DC,
    APIntAttr<I<288>>:$INIT_1DD,
    APIntAttr<I<288>>:$INIT_1DE,
    APIntAttr<I<288>>:$INIT_1DF,
    APIntAttr<I<288>>:$INIT_1E0,
    APIntAttr<I<288>>:$INIT_1E1,
    APIntAttr<I<288>>:$INIT_1E2,
    APIntAttr<I<288>>:$INIT_1E3,
    APIntAttr<I<288>>:$INIT_1E4,
    APIntAttr<I<288>>:$INIT_1E5,
    APIntAttr<I<288>>:$INIT_1E6,
    APIntAttr<I<288>>:$INIT_1E7,
    APIntAttr<I<288>>:$INIT_1E8,
    APIntAttr<I<288>>:$INIT_1E9,
    APIntAttr<I<288>>:$INIT_1EA,
    APIntAttr<I<288>>:$INIT_1EB,
    APIntAttr<I<288>>:$INIT_1EC,
    APIntAttr<I<288>>:$INIT_1ED,
    APIntAttr<I<288>>:$INIT_1EE,
    APIntAttr<I<288>>:$INIT_1EF,
    APIntAttr<I<288>>:$INIT_1F0,
    APIntAttr<I<288>>:$INIT_1F1,
    APIntAttr<I<288>>:$INIT_1F2,
    APIntAttr<I<288>>:$INIT_1F3,
    APIntAttr<I<288>>:$INIT_1F4,
    APIntAttr<I<288>>:$INIT_1F5,
    APIntAttr<I<288>>:$INIT_1F6,
    APIntAttr<I<288>>:$INIT_1F7,
    APIntAttr<I<288>>:$INIT_1F8,
    APIntAttr<I<288>>:$INIT_1F9,
    APIntAttr<I<288>>:$INIT_1FA,
    APIntAttr<I<288>>:$INIT_1FB,
    APIntAttr<I<288>>:$INIT_1FC,
    APIntAttr<I<288>>:$INIT_1FD,
    APIntAttr<I<288>>:$INIT_1FE,
    APIntAttr<I<288>>:$INIT_1FF,
    APIntAttr<I<288>>:$INIT_200,
    APIntAttr<I<288>>:$INIT_201,
    APIntAttr<I<288>>:$INIT_202,
    APIntAttr<I<288>>:$INIT_203,
    APIntAttr<I<288>>:$INIT_204,
    APIntAttr<I<288>>:$INIT_205,
    APIntAttr<I<288>>:$INIT_206,
    APIntAttr<I<288>>:$INIT_207,
    APIntAttr<I<288>>:$INIT_208,
    APIntAttr<I<288>>:$INIT_209,
    APIntAttr<I<288>>:$INIT_20A,
    APIntAttr<I<288>>:$INIT_20B,
    APIntAttr<I<288>>:$INIT_20C,
    APIntAttr<I<288>>:$INIT_20D,
    APIntAttr<I<288>>:$INIT_20E,
    APIntAttr<I<288>>:$INIT_20F,
    APIntAttr<I<288>>:$INIT_210,
    APIntAttr<I<288>>:$INIT_211,
    APIntAttr<I<288>>:$INIT_212,
    APIntAttr<I<288>>:$INIT_213,
    APIntAttr<I<288>>:$INIT_214,
    APIntAttr<I<288>>:$INIT_215,
    APIntAttr<I<288>>:$INIT_216,
    APIntAttr<I<288>>:$INIT_217,
    APIntAttr<I<288>>:$INIT_218,
    APIntAttr<I<288>>:$INIT_219,
    APIntAttr<I<288>>:$INIT_21A,
    APIntAttr<I<288>>:$INIT_21B,
    APIntAttr<I<288>>:$INIT_21C,
    APIntAttr<I<288>>:$INIT_21D,
    APIntAttr<I<288>>:$INIT_21E,
    APIntAttr<I<288>>:$INIT_21F,
    APIntAttr<I<288>>:$INIT_220,
    APIntAttr<I<288>>:$INIT_221,
    APIntAttr<I<288>>:$INIT_222,
    APIntAttr<I<288>>:$INIT_223,
    APIntAttr<I<288>>:$INIT_224,
    APIntAttr<I<288>>:$INIT_225,
    APIntAttr<I<288>>:$INIT_226,
    APIntAttr<I<288>>:$INIT_227,
    APIntAttr<I<288>>:$INIT_228,
    APIntAttr<I<288>>:$INIT_229,
    APIntAttr<I<288>>:$INIT_22A,
    APIntAttr<I<288>>:$INIT_22B,
    APIntAttr<I<288>>:$INIT_22C,
    APIntAttr<I<288>>:$INIT_22D,
    APIntAttr<I<288>>:$INIT_22E,
    APIntAttr<I<288>>:$INIT_22F,
    APIntAttr<I<288>>:$INIT_230,
    APIntAttr<I<288>>:$INIT_231,
    APIntAttr<I<288>>:$INIT_232,
    APIntAttr<I<288>>:$INIT_233,
    APIntAttr<I<288>>:$INIT_234,
    APIntAttr<I<288>>:$INIT_235,
    APIntAttr<I<288>>:$INIT_236,
    APIntAttr<I<288>>:$INIT_237,
    APIntAttr<I<288>>:$INIT_238,
    APIntAttr<I<288>>:$INIT_239,
    APIntAttr<I<288>>:$INIT_23A,
    APIntAttr<I<288>>:$INIT_23B,
    APIntAttr<I<288>>:$INIT_23C,
    APIntAttr<I<288>>:$INIT_23D,
    APIntAttr<I<288>>:$INIT_23E,
    APIntAttr<I<288>>:$INIT_23F,
    APIntAttr<I<288>>:$INIT_240,
    APIntAttr<I<288>>:$INIT_241,
    APIntAttr<I<288>>:$INIT_242,
    APIntAttr<I<288>>:$INIT_243,
    APIntAttr<I<288>>:$INIT_244,
    APIntAttr<I<288>>:$INIT_245,
    APIntAttr<I<288>>:$INIT_246,
    APIntAttr<I<288>>:$INIT_247,
    APIntAttr<I<288>>:$INIT_248,
    APIntAttr<I<288>>:$INIT_249,
    APIntAttr<I<288>>:$INIT_24A,
    APIntAttr<I<288>>:$INIT_24B,
    APIntAttr<I<288>>:$INIT_24C,
    APIntAttr<I<288>>:$INIT_24D,
    APIntAttr<I<288>>:$INIT_24E,
    APIntAttr<I<288>>:$INIT_24F,
    APIntAttr<I<288>>:$INIT_250,
    APIntAttr<I<288>>:$INIT_251,
    APIntAttr<I<288>>:$INIT_252,
    APIntAttr<I<288>>:$INIT_253,
    APIntAttr<I<288>>:$INIT_254,
    APIntAttr<I<288>>:$INIT_255,
    APIntAttr<I<288>>:$INIT_256,
    APIntAttr<I<288>>:$INIT_257,
    APIntAttr<I<288>>:$INIT_258,
    APIntAttr<I<288>>:$INIT_259,
    APIntAttr<I<288>>:$INIT_25A,
    APIntAttr<I<288>>:$INIT_25B,
    APIntAttr<I<288>>:$INIT_25C,
    APIntAttr<I<288>>:$INIT_25D,
    APIntAttr<I<288>>:$INIT_25E,
    APIntAttr<I<288>>:$INIT_25F,
    APIntAttr<I<288>>:$INIT_260,
    APIntAttr<I<288>>:$INIT_261,
    APIntAttr<I<288>>:$INIT_262,
    APIntAttr<I<288>>:$INIT_263,
    APIntAttr<I<288>>:$INIT_264,
    APIntAttr<I<288>>:$INIT_265,
    APIntAttr<I<288>>:$INIT_266,
    APIntAttr<I<288>>:$INIT_267,
    APIntAttr<I<288>>:$INIT_268,
    APIntAttr<I<288>>:$INIT_269,
    APIntAttr<I<288>>:$INIT_26A,
    APIntAttr<I<288>>:$INIT_26B,
    APIntAttr<I<288>>:$INIT_26C,
    APIntAttr<I<288>>:$INIT_26D,
    APIntAttr<I<288>>:$INIT_26E,
    APIntAttr<I<288>>:$INIT_26F,
    APIntAttr<I<288>>:$INIT_270,
    APIntAttr<I<288>>:$INIT_271,
    APIntAttr<I<288>>:$INIT_272,
    APIntAttr<I<288>>:$INIT_273,
    APIntAttr<I<288>>:$INIT_274,
    APIntAttr<I<288>>:$INIT_275,
    APIntAttr<I<288>>:$INIT_276,
    APIntAttr<I<288>>:$INIT_277,
    APIntAttr<I<288>>:$INIT_278,
    APIntAttr<I<288>>:$INIT_279,
    APIntAttr<I<288>>:$INIT_27A,
    APIntAttr<I<288>>:$INIT_27B,
    APIntAttr<I<288>>:$INIT_27C,
    APIntAttr<I<288>>:$INIT_27D,
    APIntAttr<I<288>>:$INIT_27E,
    APIntAttr<I<288>>:$INIT_27F,
    APIntAttr<I<288>>:$INIT_280,
    APIntAttr<I<288>>:$INIT_281,
    APIntAttr<I<288>>:$INIT_282,
    APIntAttr<I<288>>:$INIT_283,
    APIntAttr<I<288>>:$INIT_284,
    APIntAttr<I<288>>:$INIT_285,
    APIntAttr<I<288>>:$INIT_286,
    APIntAttr<I<288>>:$INIT_287,
    APIntAttr<I<288>>:$INIT_288,
    APIntAttr<I<288>>:$INIT_289,
    APIntAttr<I<288>>:$INIT_28A,
    APIntAttr<I<288>>:$INIT_28B,
    APIntAttr<I<288>>:$INIT_28C,
    APIntAttr<I<288>>:$INIT_28D,
    APIntAttr<I<288>>:$INIT_28E,
    APIntAttr<I<288>>:$INIT_28F,
    APIntAttr<I<288>>:$INIT_290,
    APIntAttr<I<288>>:$INIT_291,
    APIntAttr<I<288>>:$INIT_292,
    APIntAttr<I<288>>:$INIT_293,
    APIntAttr<I<288>>:$INIT_294,
    APIntAttr<I<288>>:$INIT_295,
    APIntAttr<I<288>>:$INIT_296,
    APIntAttr<I<288>>:$INIT_297,
    APIntAttr<I<288>>:$INIT_298,
    APIntAttr<I<288>>:$INIT_299,
    APIntAttr<I<288>>:$INIT_29A,
    APIntAttr<I<288>>:$INIT_29B,
    APIntAttr<I<288>>:$INIT_29C,
    APIntAttr<I<288>>:$INIT_29D,
    APIntAttr<I<288>>:$INIT_29E,
    APIntAttr<I<288>>:$INIT_29F,
    APIntAttr<I<288>>:$INIT_2A0,
    APIntAttr<I<288>>:$INIT_2A1,
    APIntAttr<I<288>>:$INIT_2A2,
    APIntAttr<I<288>>:$INIT_2A3,
    APIntAttr<I<288>>:$INIT_2A4,
    APIntAttr<I<288>>:$INIT_2A5,
    APIntAttr<I<288>>:$INIT_2A6,
    APIntAttr<I<288>>:$INIT_2A7,
    APIntAttr<I<288>>:$INIT_2A8,
    APIntAttr<I<288>>:$INIT_2A9,
    APIntAttr<I<288>>:$INIT_2AA,
    APIntAttr<I<288>>:$INIT_2AB,
    APIntAttr<I<288>>:$INIT_2AC,
    APIntAttr<I<288>>:$INIT_2AD,
    APIntAttr<I<288>>:$INIT_2AE,
    APIntAttr<I<288>>:$INIT_2AF,
    APIntAttr<I<288>>:$INIT_2B0,
    APIntAttr<I<288>>:$INIT_2B1,
    APIntAttr<I<288>>:$INIT_2B2,
    APIntAttr<I<288>>:$INIT_2B3,
    APIntAttr<I<288>>:$INIT_2B4,
    APIntAttr<I<288>>:$INIT_2B5,
    APIntAttr<I<288>>:$INIT_2B6,
    APIntAttr<I<288>>:$INIT_2B7,
    APIntAttr<I<288>>:$INIT_2B8,
    APIntAttr<I<288>>:$INIT_2B9,
    APIntAttr<I<288>>:$INIT_2BA,
    APIntAttr<I<288>>:$INIT_2BB,
    APIntAttr<I<288>>:$INIT_2BC,
    APIntAttr<I<288>>:$INIT_2BD,
    APIntAttr<I<288>>:$INIT_2BE,
    APIntAttr<I<288>>:$INIT_2BF,
    APIntAttr<I<288>>:$INIT_2C0,
    APIntAttr<I<288>>:$INIT_2C1,
    APIntAttr<I<288>>:$INIT_2C2,
    APIntAttr<I<288>>:$INIT_2C3,
    APIntAttr<I<288>>:$INIT_2C4,
    APIntAttr<I<288>>:$INIT_2C5,
    APIntAttr<I<288>>:$INIT_2C6,
    APIntAttr<I<288>>:$INIT_2C7,
    APIntAttr<I<288>>:$INIT_2C8,
    APIntAttr<I<288>>:$INIT_2C9,
    APIntAttr<I<288>>:$INIT_2CA,
    APIntAttr<I<288>>:$INIT_2CB,
    APIntAttr<I<288>>:$INIT_2CC,
    APIntAttr<I<288>>:$INIT_2CD,
    APIntAttr<I<288>>:$INIT_2CE,
    APIntAttr<I<288>>:$INIT_2CF,
    APIntAttr<I<288>>:$INIT_2D0,
    APIntAttr<I<288>>:$INIT_2D1,
    APIntAttr<I<288>>:$INIT_2D2,
    APIntAttr<I<288>>:$INIT_2D3,
    APIntAttr<I<288>>:$INIT_2D4,
    APIntAttr<I<288>>:$INIT_2D5,
    APIntAttr<I<288>>:$INIT_2D6,
    APIntAttr<I<288>>:$INIT_2D7,
    APIntAttr<I<288>>:$INIT_2D8,
    APIntAttr<I<288>>:$INIT_2D9,
    APIntAttr<I<288>>:$INIT_2DA,
    APIntAttr<I<288>>:$INIT_2DB,
    APIntAttr<I<288>>:$INIT_2DC,
    APIntAttr<I<288>>:$INIT_2DD,
    APIntAttr<I<288>>:$INIT_2DE,
    APIntAttr<I<288>>:$INIT_2DF,
    APIntAttr<I<288>>:$INIT_2E0,
    APIntAttr<I<288>>:$INIT_2E1,
    APIntAttr<I<288>>:$INIT_2E2,
    APIntAttr<I<288>>:$INIT_2E3,
    APIntAttr<I<288>>:$INIT_2E4,
    APIntAttr<I<288>>:$INIT_2E5,
    APIntAttr<I<288>>:$INIT_2E6,
    APIntAttr<I<288>>:$INIT_2E7,
    APIntAttr<I<288>>:$INIT_2E8,
    APIntAttr<I<288>>:$INIT_2E9,
    APIntAttr<I<288>>:$INIT_2EA,
    APIntAttr<I<288>>:$INIT_2EB,
    APIntAttr<I<288>>:$INIT_2EC,
    APIntAttr<I<288>>:$INIT_2ED,
    APIntAttr<I<288>>:$INIT_2EE,
    APIntAttr<I<288>>:$INIT_2EF,
    APIntAttr<I<288>>:$INIT_2F0,
    APIntAttr<I<288>>:$INIT_2F1,
    APIntAttr<I<288>>:$INIT_2F2,
    APIntAttr<I<288>>:$INIT_2F3,
    APIntAttr<I<288>>:$INIT_2F4,
    APIntAttr<I<288>>:$INIT_2F5,
    APIntAttr<I<288>>:$INIT_2F6,
    APIntAttr<I<288>>:$INIT_2F7,
    APIntAttr<I<288>>:$INIT_2F8,
    APIntAttr<I<288>>:$INIT_2F9,
    APIntAttr<I<288>>:$INIT_2FA,
    APIntAttr<I<288>>:$INIT_2FB,
    APIntAttr<I<288>>:$INIT_2FC,
    APIntAttr<I<288>>:$INIT_2FD,
    APIntAttr<I<288>>:$INIT_2FE,
    APIntAttr<I<288>>:$INIT_2FF,
    APIntAttr<I<288>>:$INIT_300,
    APIntAttr<I<288>>:$INIT_301,
    APIntAttr<I<288>>:$INIT_302,
    APIntAttr<I<288>>:$INIT_303,
    APIntAttr<I<288>>:$INIT_304,
    APIntAttr<I<288>>:$INIT_305,
    APIntAttr<I<288>>:$INIT_306,
    APIntAttr<I<288>>:$INIT_307,
    APIntAttr<I<288>>:$INIT_308,
    APIntAttr<I<288>>:$INIT_309,
    APIntAttr<I<288>>:$INIT_30A,
    APIntAttr<I<288>>:$INIT_30B,
    APIntAttr<I<288>>:$INIT_30C,
    APIntAttr<I<288>>:$INIT_30D,
    APIntAttr<I<288>>:$INIT_30E,
    APIntAttr<I<288>>:$INIT_30F,
    APIntAttr<I<288>>:$INIT_310,
    APIntAttr<I<288>>:$INIT_311,
    APIntAttr<I<288>>:$INIT_312,
    APIntAttr<I<288>>:$INIT_313,
    APIntAttr<I<288>>:$INIT_314,
    APIntAttr<I<288>>:$INIT_315,
    APIntAttr<I<288>>:$INIT_316,
    APIntAttr<I<288>>:$INIT_317,
    APIntAttr<I<288>>:$INIT_318,
    APIntAttr<I<288>>:$INIT_319,
    APIntAttr<I<288>>:$INIT_31A,
    APIntAttr<I<288>>:$INIT_31B,
    APIntAttr<I<288>>:$INIT_31C,
    APIntAttr<I<288>>:$INIT_31D,
    APIntAttr<I<288>>:$INIT_31E,
    APIntAttr<I<288>>:$INIT_31F,
    APIntAttr<I<288>>:$INIT_320,
    APIntAttr<I<288>>:$INIT_321,
    APIntAttr<I<288>>:$INIT_322,
    APIntAttr<I<288>>:$INIT_323,
    APIntAttr<I<288>>:$INIT_324,
    APIntAttr<I<288>>:$INIT_325,
    APIntAttr<I<288>>:$INIT_326,
    APIntAttr<I<288>>:$INIT_327,
    APIntAttr<I<288>>:$INIT_328,
    APIntAttr<I<288>>:$INIT_329,
    APIntAttr<I<288>>:$INIT_32A,
    APIntAttr<I<288>>:$INIT_32B,
    APIntAttr<I<288>>:$INIT_32C,
    APIntAttr<I<288>>:$INIT_32D,
    APIntAttr<I<288>>:$INIT_32E,
    APIntAttr<I<288>>:$INIT_32F,
    APIntAttr<I<288>>:$INIT_330,
    APIntAttr<I<288>>:$INIT_331,
    APIntAttr<I<288>>:$INIT_332,
    APIntAttr<I<288>>:$INIT_333,
    APIntAttr<I<288>>:$INIT_334,
    APIntAttr<I<288>>:$INIT_335,
    APIntAttr<I<288>>:$INIT_336,
    APIntAttr<I<288>>:$INIT_337,
    APIntAttr<I<288>>:$INIT_338,
    APIntAttr<I<288>>:$INIT_339,
    APIntAttr<I<288>>:$INIT_33A,
    APIntAttr<I<288>>:$INIT_33B,
    APIntAttr<I<288>>:$INIT_33C,
    APIntAttr<I<288>>:$INIT_33D,
    APIntAttr<I<288>>:$INIT_33E,
    APIntAttr<I<288>>:$INIT_33F,
    APIntAttr<I<288>>:$INIT_340,
    APIntAttr<I<288>>:$INIT_341,
    APIntAttr<I<288>>:$INIT_342,
    APIntAttr<I<288>>:$INIT_343,
    APIntAttr<I<288>>:$INIT_344,
    APIntAttr<I<288>>:$INIT_345,
    APIntAttr<I<288>>:$INIT_346,
    APIntAttr<I<288>>:$INIT_347,
    APIntAttr<I<288>>:$INIT_348,
    APIntAttr<I<288>>:$INIT_349,
    APIntAttr<I<288>>:$INIT_34A,
    APIntAttr<I<288>>:$INIT_34B,
    APIntAttr<I<288>>:$INIT_34C,
    APIntAttr<I<288>>:$INIT_34D,
    APIntAttr<I<288>>:$INIT_34E,
    APIntAttr<I<288>>:$INIT_34F,
    APIntAttr<I<288>>:$INIT_350,
    APIntAttr<I<288>>:$INIT_351,
    APIntAttr<I<288>>:$INIT_352,
    APIntAttr<I<288>>:$INIT_353,
    APIntAttr<I<288>>:$INIT_354,
    APIntAttr<I<288>>:$INIT_355,
    APIntAttr<I<288>>:$INIT_356,
    APIntAttr<I<288>>:$INIT_357,
    APIntAttr<I<288>>:$INIT_358,
    APIntAttr<I<288>>:$INIT_359,
    APIntAttr<I<288>>:$INIT_35A,
    APIntAttr<I<288>>:$INIT_35B,
    APIntAttr<I<288>>:$INIT_35C,
    APIntAttr<I<288>>:$INIT_35D,
    APIntAttr<I<288>>:$INIT_35E,
    APIntAttr<I<288>>:$INIT_35F,
    APIntAttr<I<288>>:$INIT_360,
    APIntAttr<I<288>>:$INIT_361,
    APIntAttr<I<288>>:$INIT_362,
    APIntAttr<I<288>>:$INIT_363,
    APIntAttr<I<288>>:$INIT_364,
    APIntAttr<I<288>>:$INIT_365,
    APIntAttr<I<288>>:$INIT_366,
    APIntAttr<I<288>>:$INIT_367,
    APIntAttr<I<288>>:$INIT_368,
    APIntAttr<I<288>>:$INIT_369,
    APIntAttr<I<288>>:$INIT_36A,
    APIntAttr<I<288>>:$INIT_36B,
    APIntAttr<I<288>>:$INIT_36C,
    APIntAttr<I<288>>:$INIT_36D,
    APIntAttr<I<288>>:$INIT_36E,
    APIntAttr<I<288>>:$INIT_36F,
    APIntAttr<I<288>>:$INIT_370,
    APIntAttr<I<288>>:$INIT_371,
    APIntAttr<I<288>>:$INIT_372,
    APIntAttr<I<288>>:$INIT_373,
    APIntAttr<I<288>>:$INIT_374,
    APIntAttr<I<288>>:$INIT_375,
    APIntAttr<I<288>>:$INIT_376,
    APIntAttr<I<288>>:$INIT_377,
    APIntAttr<I<288>>:$INIT_378,
    APIntAttr<I<288>>:$INIT_379,
    APIntAttr<I<288>>:$INIT_37A,
    APIntAttr<I<288>>:$INIT_37B,
    APIntAttr<I<288>>:$INIT_37C,
    APIntAttr<I<288>>:$INIT_37D,
    APIntAttr<I<288>>:$INIT_37E,
    APIntAttr<I<288>>:$INIT_37F,
    APIntAttr<I<288>>:$INIT_380,
    APIntAttr<I<288>>:$INIT_381,
    APIntAttr<I<288>>:$INIT_382,
    APIntAttr<I<288>>:$INIT_383,
    APIntAttr<I<288>>:$INIT_384,
    APIntAttr<I<288>>:$INIT_385,
    APIntAttr<I<288>>:$INIT_386,
    APIntAttr<I<288>>:$INIT_387,
    APIntAttr<I<288>>:$INIT_388,
    APIntAttr<I<288>>:$INIT_389,
    APIntAttr<I<288>>:$INIT_38A,
    APIntAttr<I<288>>:$INIT_38B,
    APIntAttr<I<288>>:$INIT_38C,
    APIntAttr<I<288>>:$INIT_38D,
    APIntAttr<I<288>>:$INIT_38E,
    APIntAttr<I<288>>:$INIT_38F,
    APIntAttr<I<288>>:$INIT_390,
    APIntAttr<I<288>>:$INIT_391,
    APIntAttr<I<288>>:$INIT_392,
    APIntAttr<I<288>>:$INIT_393,
    APIntAttr<I<288>>:$INIT_394,
    APIntAttr<I<288>>:$INIT_395,
    APIntAttr<I<288>>:$INIT_396,
    APIntAttr<I<288>>:$INIT_397,
    APIntAttr<I<288>>:$INIT_398,
    APIntAttr<I<288>>:$INIT_399,
    APIntAttr<I<288>>:$INIT_39A,
    APIntAttr<I<288>>:$INIT_39B,
    APIntAttr<I<288>>:$INIT_39C,
    APIntAttr<I<288>>:$INIT_39D,
    APIntAttr<I<288>>:$INIT_39E,
    APIntAttr<I<288>>:$INIT_39F,
    APIntAttr<I<288>>:$INIT_3A0,
    APIntAttr<I<288>>:$INIT_3A1,
    APIntAttr<I<288>>:$INIT_3A2,
    APIntAttr<I<288>>:$INIT_3A3,
    APIntAttr<I<288>>:$INIT_3A4,
    APIntAttr<I<288>>:$INIT_3A5,
    APIntAttr<I<288>>:$INIT_3A6,
    APIntAttr<I<288>>:$INIT_3A7,
    APIntAttr<I<288>>:$INIT_3A8,
    APIntAttr<I<288>>:$INIT_3A9,
    APIntAttr<I<288>>:$INIT_3AA,
    APIntAttr<I<288>>:$INIT_3AB,
    APIntAttr<I<288>>:$INIT_3AC,
    APIntAttr<I<288>>:$INIT_3AD,
    APIntAttr<I<288>>:$INIT_3AE,
    APIntAttr<I<288>>:$INIT_3AF,
    APIntAttr<I<288>>:$INIT_3B0,
    APIntAttr<I<288>>:$INIT_3B1,
    APIntAttr<I<288>>:$INIT_3B2,
    APIntAttr<I<288>>:$INIT_3B3,
    APIntAttr<I<288>>:$INIT_3B4,
    APIntAttr<I<288>>:$INIT_3B5,
    APIntAttr<I<288>>:$INIT_3B6,
    APIntAttr<I<288>>:$INIT_3B7,
    APIntAttr<I<288>>:$INIT_3B8,
    APIntAttr<I<288>>:$INIT_3B9,
    APIntAttr<I<288>>:$INIT_3BA,
    APIntAttr<I<288>>:$INIT_3BB,
    APIntAttr<I<288>>:$INIT_3BC,
    APIntAttr<I<288>>:$INIT_3BD,
    APIntAttr<I<288>>:$INIT_3BE,
    APIntAttr<I<288>>:$INIT_3BF,
    APIntAttr<I<288>>:$INIT_3C0,
    APIntAttr<I<288>>:$INIT_3C1,
    APIntAttr<I<288>>:$INIT_3C2,
    APIntAttr<I<288>>:$INIT_3C3,
    APIntAttr<I<288>>:$INIT_3C4,
    APIntAttr<I<288>>:$INIT_3C5,
    APIntAttr<I<288>>:$INIT_3C6,
    APIntAttr<I<288>>:$INIT_3C7,
    APIntAttr<I<288>>:$INIT_3C8,
    APIntAttr<I<288>>:$INIT_3C9,
    APIntAttr<I<288>>:$INIT_3CA,
    APIntAttr<I<288>>:$INIT_3CB,
    APIntAttr<I<288>>:$INIT_3CC,
    APIntAttr<I<288>>:$INIT_3CD,
    APIntAttr<I<288>>:$INIT_3CE,
    APIntAttr<I<288>>:$INIT_3CF,
    APIntAttr<I<288>>:$INIT_3D0,
    APIntAttr<I<288>>:$INIT_3D1,
    APIntAttr<I<288>>:$INIT_3D2,
    APIntAttr<I<288>>:$INIT_3D3,
    APIntAttr<I<288>>:$INIT_3D4,
    APIntAttr<I<288>>:$INIT_3D5,
    APIntAttr<I<288>>:$INIT_3D6,
    APIntAttr<I<288>>:$INIT_3D7,
    APIntAttr<I<288>>:$INIT_3D8,
    APIntAttr<I<288>>:$INIT_3D9,
    APIntAttr<I<288>>:$INIT_3DA,
    APIntAttr<I<288>>:$INIT_3DB,
    APIntAttr<I<288>>:$INIT_3DC,
    APIntAttr<I<288>>:$INIT_3DD,
    APIntAttr<I<288>>:$INIT_3DE,
    APIntAttr<I<288>>:$INIT_3DF,
    APIntAttr<I<288>>:$INIT_3E0,
    APIntAttr<I<288>>:$INIT_3E1,
    APIntAttr<I<288>>:$INIT_3E2,
    APIntAttr<I<288>>:$INIT_3E3,
    APIntAttr<I<288>>:$INIT_3E4,
    APIntAttr<I<288>>:$INIT_3E5,
    APIntAttr<I<288>>:$INIT_3E6,
    APIntAttr<I<288>>:$INIT_3E7,
    APIntAttr<I<288>>:$INIT_3E8,
    APIntAttr<I<288>>:$INIT_3E9,
    APIntAttr<I<288>>:$INIT_3EA,
    APIntAttr<I<288>>:$INIT_3EB,
    APIntAttr<I<288>>:$INIT_3EC,
    APIntAttr<I<288>>:$INIT_3ED,
    APIntAttr<I<288>>:$INIT_3EE,
    APIntAttr<I<288>>:$INIT_3EF,
    APIntAttr<I<288>>:$INIT_3F0,
    APIntAttr<I<288>>:$INIT_3F1,
    APIntAttr<I<288>>:$INIT_3F2,
    APIntAttr<I<288>>:$INIT_3F3,
    APIntAttr<I<288>>:$INIT_3F4,
    APIntAttr<I<288>>:$INIT_3F5,
    APIntAttr<I<288>>:$INIT_3F6,
    APIntAttr<I<288>>:$INIT_3F7,
    APIntAttr<I<288>>:$INIT_3F8,
    APIntAttr<I<288>>:$INIT_3F9,
    APIntAttr<I<288>>:$INIT_3FA,
    APIntAttr<I<288>>:$INIT_3FB,
    APIntAttr<I<288>>:$INIT_3FC,
    APIntAttr<I<288>>:$INIT_3FD,
    APIntAttr<I<288>>:$INIT_3FE,
    APIntAttr<I<288>>:$INIT_3FF,
    StrAttr:$INIT_FILE,
    StrAttr:$IREG_PRE_A,
    StrAttr:$IREG_PRE_B,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_EN_A_INVERTED,
    APIntAttr<I<1>>:$IS_EN_B_INVERTED,
    APIntAttr<I<1>>:$IS_RDB_WR_A_INVERTED,
    APIntAttr<I<1>>:$IS_RDB_WR_B_INVERTED,
    APIntAttr<I<1>>:$IS_RST_A_INVERTED,
    APIntAttr<I<1>>:$IS_RST_B_INVERTED,
    StrAttr:$OREG_A,
    StrAttr:$OREG_B,
    StrAttr:$OREG_ECC_A,
    StrAttr:$OREG_ECC_B,
    StrAttr:$PR_SAVE_DATA,
    SI64Attr:$READ_WIDTH_A,
    SI64Attr:$READ_WIDTH_B,
    StrAttr:$RST_MODE_A,
    StrAttr:$RST_MODE_B,
    StrAttr:$USE_EXT_CE_A,
    StrAttr:$USE_EXT_CE_B,
    SI64Attr:$WRITE_WIDTH_A,
    SI64Attr:$WRITE_WIDTH_B
  );

  let results = (outs
    I<72>:$DOUT_B,
    I<72>:$DOUT_A,
    I<1>:$SBITERR_B,
    I<1>:$SBITERR_A,
    I<1>:$DBITERR_B,
    I<1>:$DBITERR_A
  );
}

def URAM288uBASE : XilinxPrimitiveOp<"URAM288_BASE", []> {
  let summary = "URAM288_BASE Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<9>:$BWE_B,
    I<9>:$BWE_A,
    I<72>:$DIN_B,
    I<72>:$DIN_A,
    I<23>:$ADDR_B,
    I<23>:$ADDR_A,
    I<1>:$SLEEP,
    I<1>:$RST_B,
    I<1>:$RST_A,
    I<1>:$RDB_WR_B,
    I<1>:$RDB_WR_A,
    I<1>:$OREG_ECC_CE_B,
    I<1>:$OREG_ECC_CE_A,
    I<1>:$OREG_CE_B,
    I<1>:$OREG_CE_A,
    I<1>:$INJECT_SBITERR_B,
    I<1>:$INJECT_SBITERR_A,
    I<1>:$INJECT_DBITERR_B,
    I<1>:$INJECT_DBITERR_A,
    I<1>:$EN_B,
    I<1>:$EN_A,
    I<1>:$CLK,

    // URAM288_BASE parameters follows
    SI64Attr:$AUTO_SLEEP_LATENCY,
    SI64Attr:$AVG_CONS_INACTIVE_CYCLES,
    StrAttr:$BWE_MODE_A,
    StrAttr:$BWE_MODE_B,
    StrAttr:$EN_AUTO_SLEEP_MODE,
    StrAttr:$EN_ECC_RD_A,
    StrAttr:$EN_ECC_RD_B,
    StrAttr:$EN_ECC_WR_A,
    StrAttr:$EN_ECC_WR_B,
    StrAttr:$IREG_PRE_A,
    StrAttr:$IREG_PRE_B,
    APIntAttr<I<1>>:$IS_CLK_INVERTED,
    APIntAttr<I<1>>:$IS_EN_A_INVERTED,
    APIntAttr<I<1>>:$IS_EN_B_INVERTED,
    APIntAttr<I<1>>:$IS_RDB_WR_A_INVERTED,
    APIntAttr<I<1>>:$IS_RDB_WR_B_INVERTED,
    APIntAttr<I<1>>:$IS_RST_A_INVERTED,
    APIntAttr<I<1>>:$IS_RST_B_INVERTED,
    StrAttr:$OREG_A,
    StrAttr:$OREG_B,
    StrAttr:$OREG_ECC_A,
    StrAttr:$OREG_ECC_B,
    StrAttr:$RST_MODE_A,
    StrAttr:$RST_MODE_B,
    StrAttr:$USE_EXT_CE_A,
    StrAttr:$USE_EXT_CE_B
  );

  let results = (outs
    I<72>:$DOUT_B,
    I<72>:$DOUT_A,
    I<1>:$SBITERR_B,
    I<1>:$SBITERR_A,
    I<1>:$DBITERR_B,
    I<1>:$DBITERR_A
  );
}

def USRuACCESSE2 : XilinxPrimitiveOp<"USR_ACCESSE2", []> {
  let summary = "USR_ACCESSE2 Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.

    // USR_ACCESSE2 does not contain any parameters
  );

  let results = (outs
    I<32>:$DATA,
    I<1>:$DATAVALID,
    I<1>:$CFGCLK
  );
}

def VCC : XilinxPrimitiveOp<"VCC", []> {
  let summary = "VCC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.

    // VCC does not contain any parameters
  );

  let results = (outs
    I<1>:$P
  );
}

def VCU : XilinxPrimitiveOp<"VCU", []> {
  let summary = "VCU Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<4>:$PLVCUWSTRBAXILITEAPB,
    I<4>:$PLVCUENCRID1,
    I<4>:$PLVCUENCRID0,
    I<4>:$PLVCUENCBID1,
    I<4>:$PLVCUENCBID0,
    I<4>:$PLVCUDECRID1,
    I<4>:$PLVCUDECRID0,
    I<4>:$PLVCUDECBID1,
    I<4>:$PLVCUDECBID0,
    I<32>:$PLVCUWDATAAXILITEAPB,
    I<32>:$PLVCUMCUMAXIICDCRDATA,
    I<320>:$PLVCUENCALL2CRDATA,
    I<3>:$PLVCUMCUMAXIICDCRID,
    I<3>:$PLVCUMCUMAXIICDCBID,
    I<3>:$PLVCUAWPROTAXILITEAPB,
    I<3>:$PLVCUARPROTAXILITEAPB,
    I<2>:$PLVCUMCUMAXIICDCRRESP,
    I<2>:$PLVCUMCUMAXIICDCBRESP,
    I<2>:$PLVCUENCRRESP1,
    I<2>:$PLVCUENCRRESP0,
    I<2>:$PLVCUENCBRESP1,
    I<2>:$PLVCUENCBRESP0,
    I<2>:$PLVCUDECRRESP1,
    I<2>:$PLVCUDECRRESP0,
    I<2>:$PLVCUDECBRESP1,
    I<2>:$PLVCUDECBRESP0,
    I<20>:$PLVCUAWADDRAXILITEAPB,
    I<20>:$PLVCUARADDRAXILITEAPB,
    I<128>:$PLVCUENCRDATA1,
    I<128>:$PLVCUENCRDATA0,
    I<128>:$PLVCUDECRDATA1,
    I<128>:$PLVCUDECRDATA0,
    I<1>:$PLVCUWVALIDAXILITEAPB,
    I<1>:$PLVCURREADYAXILITEAPB,
    I<1>:$PLVCURAWRSTN,
    I<1>:$PLVCUPLLREFCLKPL,
    I<1>:$PLVCUMCUMAXIICDCWREADY,
    I<1>:$PLVCUMCUMAXIICDCRVALID,
    I<1>:$PLVCUMCUMAXIICDCRLAST,
    I<1>:$PLVCUMCUMAXIICDCBVALID,
    I<1>:$PLVCUMCUMAXIICDCAWREADY,
    I<1>:$PLVCUMCUMAXIICDCARREADY,
    I<1>:$PLVCUMCUCLK,
    I<1>:$PLVCUENCWREADY1,
    I<1>:$PLVCUENCWREADY0,
    I<1>:$PLVCUENCRVALID1,
    I<1>:$PLVCUENCRVALID0,
    I<1>:$PLVCUENCRLAST1,
    I<1>:$PLVCUENCRLAST0,
    I<1>:$PLVCUENCL2CCLK,
    I<1>:$PLVCUENCBVALID1,
    I<1>:$PLVCUENCBVALID0,
    I<1>:$PLVCUENCAWREADY1,
    I<1>:$PLVCUENCAWREADY0,
    I<1>:$PLVCUENCARREADY1,
    I<1>:$PLVCUENCARREADY0,
    I<1>:$PLVCUENCALL2CRREADY,
    I<1>:$PLVCUDECWREADY1,
    I<1>:$PLVCUDECWREADY0,
    I<1>:$PLVCUDECRVALID1,
    I<1>:$PLVCUDECRVALID0,
    I<1>:$PLVCUDECRLAST1,
    I<1>:$PLVCUDECRLAST0,
    I<1>:$PLVCUDECBVALID1,
    I<1>:$PLVCUDECBVALID0,
    I<1>:$PLVCUDECAWREADY1,
    I<1>:$PLVCUDECAWREADY0,
    I<1>:$PLVCUDECARREADY1,
    I<1>:$PLVCUDECARREADY0,
    I<1>:$PLVCUCORECLK,
    I<1>:$PLVCUBREADYAXILITEAPB,
    I<1>:$PLVCUAXIMCUCLK,
    I<1>:$PLVCUAXILITECLK,
    I<1>:$PLVCUAXIENCCLK,
    I<1>:$PLVCUAXIDECCLK,
    I<1>:$PLVCUAWVALIDAXILITEAPB,
    I<1>:$PLVCUARVALIDAXILITEAPB,
    I<1>:$INITPLVCUGASKETCLAMPCONTROLLVLSHVCCINTD,

    // VCU parameters follows
    SI64Attr:$CORECLKREQ,
    SI64Attr:$DECHORRESOLUTION,
    StrAttr:$DECODERCHROMAFORMAT,
    StrAttr:$DECODERCODING,
    SI64Attr:$DECODERCOLORDEPTH,
    SI64Attr:$DECODERNUMCORES,
    SI64Attr:$DECVERTRESOLUTION,
    StrAttr:$ENABLEDECODER,
    StrAttr:$ENABLEENCODER,
    SI64Attr:$ENCHORRESOLUTION,
    StrAttr:$ENCODERCHROMAFORMAT,
    StrAttr:$ENCODERCODING,
    SI64Attr:$ENCODERCOLORDEPTH,
    SI64Attr:$ENCODERNUMCORES,
    SI64Attr:$ENCVERTRESOLUTION
  );

  let results = (outs
    I<8>:$VCUPLMCUMAXIICDCAWLEN,
    I<8>:$VCUPLMCUMAXIICDCARLEN,
    I<8>:$VCUPLENCAWLEN1,
    I<8>:$VCUPLENCAWLEN0,
    I<8>:$VCUPLENCARLEN1,
    I<8>:$VCUPLENCARLEN0,
    I<8>:$VCUPLDECAWLEN1,
    I<8>:$VCUPLDECAWLEN0,
    I<8>:$VCUPLDECARLEN1,
    I<8>:$VCUPLDECARLEN0,
    I<44>:$VCUPLMCUMAXIICDCAWADDR,
    I<44>:$VCUPLMCUMAXIICDCARADDR,
    I<44>:$VCUPLENCAWADDR1,
    I<44>:$VCUPLENCAWADDR0,
    I<44>:$VCUPLENCARADDR1,
    I<44>:$VCUPLENCARADDR0,
    I<44>:$VCUPLDECAWADDR1,
    I<44>:$VCUPLDECAWADDR0,
    I<44>:$VCUPLDECARADDR1,
    I<44>:$VCUPLDECARADDR0,
    I<4>:$VCUPLMCUMAXIICDCWSTRB,
    I<4>:$VCUPLMCUMAXIICDCAWQOS,
    I<4>:$VCUPLMCUMAXIICDCAWCACHE,
    I<4>:$VCUPLMCUMAXIICDCARQOS,
    I<4>:$VCUPLMCUMAXIICDCARCACHE,
    I<4>:$VCUPLENCAWQOS1,
    I<4>:$VCUPLENCAWQOS0,
    I<4>:$VCUPLENCAWID1,
    I<4>:$VCUPLENCAWID0,
    I<4>:$VCUPLENCAWCACHE1,
    I<4>:$VCUPLENCAWCACHE0,
    I<4>:$VCUPLENCARQOS1,
    I<4>:$VCUPLENCARQOS0,
    I<4>:$VCUPLENCARID1,
    I<4>:$VCUPLENCARID0,
    I<4>:$VCUPLENCARCACHE1,
    I<4>:$VCUPLENCARCACHE0,
    I<4>:$VCUPLDECAWQOS1,
    I<4>:$VCUPLDECAWQOS0,
    I<4>:$VCUPLDECAWID1,
    I<4>:$VCUPLDECAWID0,
    I<4>:$VCUPLDECAWCACHE1,
    I<4>:$VCUPLDECAWCACHE0,
    I<4>:$VCUPLDECARQOS1,
    I<4>:$VCUPLDECARQOS0,
    I<4>:$VCUPLDECARID1,
    I<4>:$VCUPLDECARID0,
    I<4>:$VCUPLDECARCACHE1,
    I<4>:$VCUPLDECARCACHE0,
    I<32>:$VCUPLRDATAAXILITEAPB,
    I<32>:$VCUPLMCUMAXIICDCWDATA,
    I<320>:$VCUPLENCALL2CWDATA,
    I<3>:$VCUPLMCUMAXIICDCAWSIZE,
    I<3>:$VCUPLMCUMAXIICDCAWPROT,
    I<3>:$VCUPLMCUMAXIICDCAWID,
    I<3>:$VCUPLMCUMAXIICDCARSIZE,
    I<3>:$VCUPLMCUMAXIICDCARPROT,
    I<3>:$VCUPLMCUMAXIICDCARID,
    I<3>:$VCUPLENCAWSIZE1,
    I<3>:$VCUPLENCAWSIZE0,
    I<3>:$VCUPLENCARSIZE1,
    I<3>:$VCUPLENCARSIZE0,
    I<3>:$VCUPLDECAWSIZE1,
    I<3>:$VCUPLDECAWSIZE0,
    I<3>:$VCUPLDECARSIZE1,
    I<3>:$VCUPLDECARSIZE0,
    I<2>:$VCUPLRRESPAXILITEAPB,
    I<2>:$VCUPLMCUMAXIICDCAWBURST,
    I<2>:$VCUPLMCUMAXIICDCARBURST,
    I<2>:$VCUPLENCAWBURST1,
    I<2>:$VCUPLENCAWBURST0,
    I<2>:$VCUPLENCARBURST1,
    I<2>:$VCUPLENCARBURST0,
    I<2>:$VCUPLDECAWBURST1,
    I<2>:$VCUPLDECAWBURST0,
    I<2>:$VCUPLDECARBURST1,
    I<2>:$VCUPLDECARBURST0,
    I<2>:$VCUPLBRESPAXILITEAPB,
    I<17>:$VCUPLENCALL2CADDR,
    I<128>:$VCUPLENCWDATA1,
    I<128>:$VCUPLENCWDATA0,
    I<128>:$VCUPLDECWDATA1,
    I<128>:$VCUPLDECWDATA0,
    I<1>:$VCUPLWREADYAXILITEAPB,
    I<1>:$VCUPLRVALIDAXILITEAPB,
    I<1>:$VCUPLPWRSUPPLYSTATUSVCUINT,
    I<1>:$VCUPLPWRSUPPLYSTATUSVCCAUX,
    I<1>:$VCUPLPLLSTATUSPLLLOCK,
    I<1>:$VCUPLPINTREQ,
    I<1>:$VCUPLMCUSTATUSCLKPLL,
    I<1>:$VCUPLMCUMAXIICDCWVALID,
    I<1>:$VCUPLMCUMAXIICDCWLAST,
    I<1>:$VCUPLMCUMAXIICDCRREADY,
    I<1>:$VCUPLMCUMAXIICDCBREADY,
    I<1>:$VCUPLMCUMAXIICDCAWVALID,
    I<1>:$VCUPLMCUMAXIICDCAWLOCK,
    I<1>:$VCUPLMCUMAXIICDCARVALID,
    I<1>:$VCUPLMCUMAXIICDCARLOCK,
    I<1>:$VCUPLENCWVALID1,
    I<1>:$VCUPLENCWVALID0,
    I<1>:$VCUPLENCWLAST1,
    I<1>:$VCUPLENCWLAST0,
    I<1>:$VCUPLENCRREADY1,
    I<1>:$VCUPLENCRREADY0,
    I<1>:$VCUPLENCBREADY1,
    I<1>:$VCUPLENCBREADY0,
    I<1>:$VCUPLENCAWVALID1,
    I<1>:$VCUPLENCAWVALID0,
    I<1>:$VCUPLENCAWPROT1,
    I<1>:$VCUPLENCAWPROT0,
    I<1>:$VCUPLENCARVALID1,
    I<1>:$VCUPLENCARVALID0,
    I<1>:$VCUPLENCARPROT1,
    I<1>:$VCUPLENCARPROT0,
    I<1>:$VCUPLENCALL2CWVALID,
    I<1>:$VCUPLENCALL2CRVALID,
    I<1>:$VCUPLDECWVALID1,
    I<1>:$VCUPLDECWVALID0,
    I<1>:$VCUPLDECWLAST1,
    I<1>:$VCUPLDECWLAST0,
    I<1>:$VCUPLDECRREADY1,
    I<1>:$VCUPLDECRREADY0,
    I<1>:$VCUPLDECBREADY1,
    I<1>:$VCUPLDECBREADY0,
    I<1>:$VCUPLDECAWVALID1,
    I<1>:$VCUPLDECAWVALID0,
    I<1>:$VCUPLDECAWPROT1,
    I<1>:$VCUPLDECAWPROT0,
    I<1>:$VCUPLDECARVALID1,
    I<1>:$VCUPLDECARVALID0,
    I<1>:$VCUPLDECARPROT1,
    I<1>:$VCUPLDECARPROT0,
    I<1>:$VCUPLCORESTATUSCLKPLL,
    I<1>:$VCUPLBVALIDAXILITEAPB,
    I<1>:$VCUPLAWREADYAXILITEAPB,
    I<1>:$VCUPLARREADYAXILITEAPB
  );
}

def XADC : XilinxPrimitiveOp<"XADC", []> {
  let summary = "XADC Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<7>:$DADDR,
    I<16>:$VAUXP,
    I<16>:$VAUXN,
    I<16>:$DI,
    I<1>:$VP,
    I<1>:$VN,
    I<1>:$RESET,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CONVSTCLK,
    I<1>:$CONVST,

    // XADC parameters follows
    APIntAttr<I<16>>:$INIT_40,
    APIntAttr<I<16>>:$INIT_41,
    APIntAttr<I<16>>:$INIT_42,
    APIntAttr<I<16>>:$INIT_43,
    APIntAttr<I<16>>:$INIT_44,
    APIntAttr<I<16>>:$INIT_45,
    APIntAttr<I<16>>:$INIT_46,
    APIntAttr<I<16>>:$INIT_47,
    APIntAttr<I<16>>:$INIT_48,
    APIntAttr<I<16>>:$INIT_49,
    APIntAttr<I<16>>:$INIT_4A,
    APIntAttr<I<16>>:$INIT_4B,
    APIntAttr<I<16>>:$INIT_4C,
    APIntAttr<I<16>>:$INIT_4D,
    APIntAttr<I<16>>:$INIT_4E,
    APIntAttr<I<16>>:$INIT_4F,
    APIntAttr<I<16>>:$INIT_50,
    APIntAttr<I<16>>:$INIT_51,
    APIntAttr<I<16>>:$INIT_52,
    APIntAttr<I<16>>:$INIT_53,
    APIntAttr<I<16>>:$INIT_54,
    APIntAttr<I<16>>:$INIT_55,
    APIntAttr<I<16>>:$INIT_56,
    APIntAttr<I<16>>:$INIT_57,
    APIntAttr<I<16>>:$INIT_58,
    APIntAttr<I<16>>:$INIT_59,
    APIntAttr<I<16>>:$INIT_5A,
    APIntAttr<I<16>>:$INIT_5B,
    APIntAttr<I<16>>:$INIT_5C,
    APIntAttr<I<16>>:$INIT_5D,
    APIntAttr<I<16>>:$INIT_5E,
    APIntAttr<I<16>>:$INIT_5F,
    APIntAttr<I<1>>:$IS_CONVSTCLK_INVERTED,
    APIntAttr<I<1>>:$IS_DCLK_INVERTED,
    StrAttr:$SIM_DEVICE,
    StrAttr:$SIM_MONITOR_FILE
  );

  let results = (outs
    I<8>:$ALM,
    I<5>:$MUXADDR,
    I<5>:$CHANNEL,
    I<16>:$DO,
    I<1>:$OT,
    I<1>:$JTAGMODIFIED,
    I<1>:$JTAGLOCKED,
    I<1>:$JTAGBUSY,
    I<1>:$EOS,
    I<1>:$EOC,
    I<1>:$DRDY,
    I<1>:$BUSY
  );
}

def XORCY : XilinxPrimitiveOp<"XORCY", []> {
  let summary = "XORCY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$CI,
    I<1>:$LI

    // XORCY does not contain any parameters
  );

  let results = (outs
    I<1>:$O
  );
}

def XPHY : XilinxPrimitiveOp<"XPHY", []> {
  let summary = "XPHY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$RIU_ADDR,
    I<8>:$D5,
    I<8>:$D4,
    I<8>:$D3,
    I<8>:$D2,
    I<8>:$D1,
    I<8>:$D0,
    I<6>:$TX_RST,
    I<6>:$TX_EN_VTC,
    I<6>:$T,
    I<6>:$RX_RST,
    I<6>:$RX_EN_VTC,
    I<6>:$RXTX_SEL,
    I<6>:$LD,
    I<6>:$INC,
    I<6>:$DATAIN,
    I<6>:$CE,
    I<54>:$CNTVALUEIN,
    I<4>:$PHY_WREN,
    I<4>:$PHY_WRCS1,
    I<4>:$PHY_WRCS0,
    I<4>:$PHY_RDEN,
    I<4>:$PHY_RDCS1,
    I<4>:$PHY_RDCS0,
    I<16>:$RIU_WR_DATA,
    I<1>:$RST,
    I<1>:$RIU_WR_EN,
    I<1>:$RIU_NIBBLE_SEL,
    I<1>:$PLL_CLK,
    I<1>:$PCLK_NIBBLE_IN,
    I<1>:$NCLK_NIBBLE_IN,
    I<1>:$FIFO_RD_CLK,
    I<1>:$FIFO_RDEN,
    I<1>:$EN_VTC,
    I<1>:$CTRL_CLK,
    I<1>:$CLK_FROM_OTHER_XPHY,
    I<1>:$BISC_STOP_IN,
    I<1>:$BISC_START_IN,

    // XPHY parameters follows
    StrAttr:$CASCADE_0,
    StrAttr:$CASCADE_1,
    StrAttr:$CASCADE_2,
    StrAttr:$CASCADE_3,
    StrAttr:$CASCADE_4,
    StrAttr:$CASCADE_5,
    StrAttr:$CONTINUOUS_DQS,
    StrAttr:$CRSE_DLY_EN,
    SI64Attr:$DELAY_VALUE_0,
    SI64Attr:$DELAY_VALUE_1,
    SI64Attr:$DELAY_VALUE_2,
    SI64Attr:$DELAY_VALUE_3,
    SI64Attr:$DELAY_VALUE_4,
    SI64Attr:$DELAY_VALUE_5,
    StrAttr:$DIS_IDLY_VT_TRACK,
    StrAttr:$DIS_ODLY_VT_TRACK,
    StrAttr:$DIS_QDLY_VT_TRACK,
    StrAttr:$DQS_MODE,
    StrAttr:$DQS_SRC,
    StrAttr:$EN_CLK_TO_LOWER,
    StrAttr:$EN_CLK_TO_UPPER,
    StrAttr:$EN_DYN_DLY_MODE,
    StrAttr:$EN_OTHER_NCLK,
    StrAttr:$EN_OTHER_PCLK,
    StrAttr:$FAST_CK,
    StrAttr:$FIFO_MODE_0,
    StrAttr:$FIFO_MODE_1,
    StrAttr:$FIFO_MODE_2,
    StrAttr:$FIFO_MODE_3,
    StrAttr:$FIFO_MODE_4,
    StrAttr:$FIFO_MODE_5,
    StrAttr:$IBUF_DIS_SRC_0,
    StrAttr:$IBUF_DIS_SRC_1,
    StrAttr:$IBUF_DIS_SRC_2,
    StrAttr:$IBUF_DIS_SRC_3,
    StrAttr:$IBUF_DIS_SRC_4,
    StrAttr:$IBUF_DIS_SRC_5,
    StrAttr:$INV_RXCLK,
    StrAttr:$LP4_DQS,
    StrAttr:$ODELAY_BYPASS_0,
    StrAttr:$ODELAY_BYPASS_1,
    StrAttr:$ODELAY_BYPASS_2,
    StrAttr:$ODELAY_BYPASS_3,
    StrAttr:$ODELAY_BYPASS_4,
    StrAttr:$ODELAY_BYPASS_5,
    StrAttr:$ODT_SRC_0,
    StrAttr:$ODT_SRC_1,
    StrAttr:$ODT_SRC_2,
    StrAttr:$ODT_SRC_3,
    StrAttr:$ODT_SRC_4,
    StrAttr:$ODT_SRC_5,
    APIntAttr<I<1>>:$PRIME_VAL,
    StrAttr:$REFCLK_FREQUENCY,
    StrAttr:$RX_CLK_PHASE_N,
    StrAttr:$RX_CLK_PHASE_P,
    SI64Attr:$RX_DATA_WIDTH,
    StrAttr:$RX_GATING,
    StrAttr:$SELF_CALIBRATE,
    StrAttr:$SERIAL_MODE,
    StrAttr:$TBYTE_CTL_0,
    StrAttr:$TBYTE_CTL_1,
    StrAttr:$TBYTE_CTL_2,
    StrAttr:$TBYTE_CTL_3,
    StrAttr:$TBYTE_CTL_4,
    StrAttr:$TBYTE_CTL_5,
    StrAttr:$TXRX_LOOPBACK_0,
    StrAttr:$TXRX_LOOPBACK_1,
    StrAttr:$TXRX_LOOPBACK_2,
    StrAttr:$TXRX_LOOPBACK_3,
    StrAttr:$TXRX_LOOPBACK_4,
    StrAttr:$TXRX_LOOPBACK_5,
    SI64Attr:$TX_DATA_WIDTH,
    StrAttr:$TX_GATING,
    APIntAttr<I<1>>:$TX_INIT_0,
    APIntAttr<I<1>>:$TX_INIT_1,
    APIntAttr<I<1>>:$TX_INIT_2,
    APIntAttr<I<1>>:$TX_INIT_3,
    APIntAttr<I<1>>:$TX_INIT_4,
    APIntAttr<I<1>>:$TX_INIT_5,
    APIntAttr<I<1>>:$TX_INIT_TRI,
    StrAttr:$TX_OUTPUT_PHASE_90_0,
    StrAttr:$TX_OUTPUT_PHASE_90_1,
    StrAttr:$TX_OUTPUT_PHASE_90_2,
    StrAttr:$TX_OUTPUT_PHASE_90_3,
    StrAttr:$TX_OUTPUT_PHASE_90_4,
    StrAttr:$TX_OUTPUT_PHASE_90_5,
    StrAttr:$TX_OUTPUT_PHASE_90_TRI,
    StrAttr:$WRITE_LEVELING
  );

  let results = (outs
    I<8>:$Q5,
    I<8>:$Q4,
    I<8>:$Q3,
    I<8>:$Q2,
    I<8>:$Q1,
    I<8>:$Q0,
    I<6>:$T_OUT,
    I<6>:$O0,
    I<6>:$IBUF_DISABLE,
    I<6>:$DYN_DCI,
    I<54>:$CNTVALUEOUT,
    I<16>:$RIU_RD_DATA,
    I<1>:$RIU_RD_VALID,
    I<1>:$PHY_RDY,
    I<1>:$PCLK_NIBBLE_OUT,
    I<1>:$NCLK_NIBBLE_OUT,
    I<1>:$GT_STATUS,
    I<1>:$FIFO_WR_CLK,
    I<1>:$FIFO_EMPTY,
    I<1>:$DLY_RDY,
    I<1>:$CLK_TO_UPPER,
    I<1>:$CLK_TO_LOWER,
    I<1>:$BISC_STOP_OUT,
    I<1>:$BISC_START_OUT
  );
}

def XPIOuVREF : XilinxPrimitiveOp<"XPIO_VREF", []> {
  let summary = "XPIO_VREF Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<10>:$FABRIC_VREF_TUNE,

    // XPIO_VREF parameters follows
    StrAttr:$ISTANDARD,
    SI64Attr:$VOH,
    StrAttr:$VREF_NIB
  );

  let results = (outs
    I<1>:$VREF
  );
}

def XPIPEuQUAD : XilinxPrimitiveOp<"XPIPE_QUAD", []> {
  let summary = "XPIPE_QUAD Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$XPIPE_RXMARGINRESPAYLOAD_M_3,
    I<8>:$XPIPE_RXMARGINRESPAYLOAD_M_2,
    I<8>:$XPIPE_RXMARGINRESPAYLOAD_M_1,
    I<8>:$XPIPE_RXMARGINRESPAYLOAD_M,
    I<8>:$XPIPE_RXMARGINREQPAYLOAD_3,
    I<8>:$XPIPE_RXMARGINREQPAYLOAD_2,
    I<8>:$XPIPE_RXMARGINREQPAYLOAD_1,
    I<8>:$XPIPE_RXMARGINREQPAYLOAD,
    I<8>:$RXMARGINRESPAYLD_M,
    I<8>:$RXMARGINREQPAYLD,
    I<8>:$HSCLK1_RPLLRSVDOUT_M,
    I<8>:$HSCLK1_RPLLRSVD1,
    I<8>:$HSCLK1_RPLLRSVD0,
    I<8>:$HSCLK1_RPLLFBDIV,
    I<8>:$HSCLK1_LCPLLRSVDOUT_M,
    I<8>:$HSCLK1_LCPLLRSVD1,
    I<8>:$HSCLK1_LCPLLRSVD0,
    I<8>:$HSCLK1_LCPLLFBDIV,
    I<8>:$HSCLK0_RPLLRSVDOUT_M,
    I<8>:$HSCLK0_RPLLRSVD1,
    I<8>:$HSCLK0_RPLLRSVD0,
    I<8>:$HSCLK0_RPLLFBDIV,
    I<8>:$HSCLK0_LCPLLRSVDOUT_M,
    I<8>:$HSCLK0_LCPLLRSVD1,
    I<8>:$HSCLK0_LCPLLRSVD0,
    I<8>:$HSCLK0_LCPLLFBDIV,
    I<8>:$CH3_TXRATE,
    I<8>:$CH3_TXDATAEXTENDRSVD,
    I<8>:$CH3_TXCTRL2,
    I<8>:$CH3_RXRATE,
    I<8>:$CH3_RXDATAEXTENDRSVD_M,
    I<8>:$CH3_RXCTRL3_M,
    I<8>:$CH3_RXCTRL2_M,
    I<8>:$CH3_RX10GSTAT_M,
    I<8>:$CH2_TXRATE,
    I<8>:$CH2_TXDATAEXTENDRSVD,
    I<8>:$CH2_TXCTRL2,
    I<8>:$CH2_RXRATE,
    I<8>:$CH2_RXDATAEXTENDRSVD_M,
    I<8>:$CH2_RXCTRL3_M,
    I<8>:$CH2_RXCTRL2_M,
    I<8>:$CH2_RX10GSTAT_M,
    I<8>:$CH1_TXRATE,
    I<8>:$CH1_TXDATAEXTENDRSVD,
    I<8>:$CH1_TXCTRL2,
    I<8>:$CH1_RXRATE,
    I<8>:$CH1_RXDATAEXTENDRSVD_M,
    I<8>:$CH1_RXCTRL3_M,
    I<8>:$CH1_RXCTRL2_M,
    I<8>:$CH1_RX10GSTAT_M,
    I<8>:$CH0_TXRATE,
    I<8>:$CH0_TXDATAEXTENDRSVD,
    I<8>:$CH0_TXCTRL2,
    I<8>:$CH0_RXRATE,
    I<8>:$CH0_RXDATAEXTENDRSVD_M,
    I<8>:$CH0_RXCTRL3_M,
    I<8>:$CH0_RXCTRL2_M,
    I<8>:$CH0_RX10GSTAT_M,
    I<7>:$XPIPE_PIPE_CH9_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH8_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH7_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH6_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH5_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH4_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH3_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH2_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH1_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH15_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH14_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH13_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH12_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH11_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH10_TXMAINCURSOR,
    I<7>:$XPIPE_PIPE_CH0_TXMAINCURSOR,
    I<7>:$XPIPE_HSDP_TXSEQUENCE_2,
    I<7>:$XPIPE_HSDP_TXSEQUENCE_1,
    I<7>:$XPIPE_HSDP_TXSEQUENCE,
    I<7>:$CH3_TXSEQUENCE,
    I<7>:$CH3_TXMAINCURSOR,
    I<7>:$CH3_RXPMARESETMASK,
    I<7>:$CH2_TXSEQUENCE,
    I<7>:$CH2_TXMAINCURSOR,
    I<7>:$CH2_RXPMARESETMASK,
    I<7>:$CH1_TXSEQUENCE,
    I<7>:$CH1_TXMAINCURSOR,
    I<7>:$CH1_RXPMARESETMASK,
    I<7>:$CH0_TXSEQUENCE,
    I<7>:$CH0_TXMAINCURSOR,
    I<7>:$CH0_RXPMARESETMASK,
    I<6>:$XPIPE_PCIELTSSMSTATE_1,
    I<6>:$XPIPE_PCIELTSSMSTATE,
    I<6>:$PCIELTSSM,
    I<6>:$CH3_TXHEADER,
    I<6>:$CH3_RXHEADER_M,
    I<6>:$CH2_TXHEADER,
    I<6>:$CH2_RXHEADER_M,
    I<6>:$CH1_TXHEADER,
    I<6>:$CH1_RXHEADER_M,
    I<6>:$CH0_TXHEADER,
    I<6>:$CH0_RXHEADER_M,
    I<5>:$XPIPE_PIPE_CH9_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH9_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH8_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH8_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH7_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH7_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH6_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH6_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH5_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH5_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH4_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH4_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH3_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH3_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH2_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH2_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH1_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH1_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH15_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH15_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH14_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH14_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH13_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH13_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH12_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH12_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH11_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH11_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH10_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH10_TXPOSTCURSOR,
    I<5>:$XPIPE_PIPE_CH0_TXPRECURSOR,
    I<5>:$XPIPE_PIPE_CH0_TXPOSTCURSOR,
    I<5>:$CH3_TXPRECURSOR,
    I<5>:$CH3_TXPOSTCURSOR,
    I<5>:$CH3_TXPIPPMSTEPSIZE,
    I<5>:$CH3_TXDIFFCTRL,
    I<5>:$CH3_RXPCSRESETMASK,
    I<5>:$CH3_RXCHBONDO_M,
    I<5>:$CH3_RXCHBONDI,
    I<5>:$CH2_TXPRECURSOR,
    I<5>:$CH2_TXPOSTCURSOR,
    I<5>:$CH2_TXPIPPMSTEPSIZE,
    I<5>:$CH2_TXDIFFCTRL,
    I<5>:$CH2_RXPCSRESETMASK,
    I<5>:$CH2_RXCHBONDO_M,
    I<5>:$CH2_RXCHBONDI,
    I<5>:$CH1_TXPRECURSOR,
    I<5>:$CH1_TXPOSTCURSOR,
    I<5>:$CH1_TXPIPPMSTEPSIZE,
    I<5>:$CH1_TXDIFFCTRL,
    I<5>:$CH1_RXPCSRESETMASK,
    I<5>:$CH1_RXCHBONDO_M,
    I<5>:$CH1_RXCHBONDI,
    I<5>:$CH0_TXPRECURSOR,
    I<5>:$CH0_TXPOSTCURSOR,
    I<5>:$CH0_TXPIPPMSTEPSIZE,
    I<5>:$CH0_TXDIFFCTRL,
    I<5>:$CH0_RXPCSRESETMASK,
    I<5>:$CH0_RXCHBONDO_M,
    I<5>:$CH0_RXCHBONDI,
    I<5>:$BGRCALOVRD,
    I<4>:$XPIPE_RXMARGINRESCMD_M_3,
    I<4>:$XPIPE_RXMARGINRESCMD_M_2,
    I<4>:$XPIPE_RXMARGINRESCMD_M_1,
    I<4>:$XPIPE_RXMARGINRESCMD_M,
    I<4>:$XPIPE_RXMARGINREQCMD_3,
    I<4>:$XPIPE_RXMARGINREQCMD_2,
    I<4>:$XPIPE_RXMARGINREQCMD_1,
    I<4>:$XPIPE_RXMARGINREQCMD,
    I<4>:$XPIPE_BUFGTRST_MASK_M_1,
    I<4>:$XPIPE_BUFGTRST_MASK_M,
    I<4>:$XPIPE_BUFGTCE_MASK_M_1,
    I<4>:$XPIPE_BUFGTCE_MASK_M,
    I<4>:$RXMARGINRESCMD_M,
    I<4>:$RXMARGINREQCMD,
    I<4>:$MSTTXRESETDONE_M,
    I<4>:$MSTTXRESET,
    I<4>:$MSTRXRESETDONE_M,
    I<4>:$MSTRXRESET,
    I<4>:$CH3_TXPRBSSEL,
    I<4>:$CH3_RXPRBSSEL,
    I<4>:$CH3_BUFGTRSTMASK_M,
    I<4>:$CH3_BUFGTCEMASK_M,
    I<4>:$CH2_TXPRBSSEL,
    I<4>:$CH2_RXPRBSSEL,
    I<4>:$CH2_BUFGTRSTMASK_M,
    I<4>:$CH2_BUFGTCEMASK_M,
    I<4>:$CH1_TXPRBSSEL,
    I<4>:$CH1_RXPRBSSEL,
    I<4>:$CH1_BUFGTRSTMASK_M,
    I<4>:$CH1_BUFGTCEMASK_M,
    I<4>:$CH0_TXPRBSSEL,
    I<4>:$CH0_RXPRBSSEL,
    I<4>:$CH0_BUFGTRSTMASK_M,
    I<4>:$CH0_BUFGTCEMASK_M,
    I<32>:$XPIPE_PIPE_CH9_TXDATA,
    I<32>:$XPIPE_PIPE_CH9_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH8_TXDATA,
    I<32>:$XPIPE_PIPE_CH8_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH7_TXDATA,
    I<32>:$XPIPE_PIPE_CH7_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH6_TXDATA,
    I<32>:$XPIPE_PIPE_CH6_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH5_TXDATA,
    I<32>:$XPIPE_PIPE_CH5_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH4_TXDATA,
    I<32>:$XPIPE_PIPE_CH4_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH3_TXDATA,
    I<32>:$XPIPE_PIPE_CH3_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH2_TXDATA,
    I<32>:$XPIPE_PIPE_CH2_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH1_TXDATA,
    I<32>:$XPIPE_PIPE_CH1_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH15_TXDATA,
    I<32>:$XPIPE_PIPE_CH15_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH14_TXDATA,
    I<32>:$XPIPE_PIPE_CH14_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH13_TXDATA,
    I<32>:$XPIPE_PIPE_CH13_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH12_TXDATA,
    I<32>:$XPIPE_PIPE_CH12_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH11_TXDATA,
    I<32>:$XPIPE_PIPE_CH11_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH10_TXDATA,
    I<32>:$XPIPE_PIPE_CH10_RXDATA_M,
    I<32>:$XPIPE_PIPE_CH0_TXDATA,
    I<32>:$XPIPE_PIPE_CH0_RXDATA_M,
    I<32>:$S2_AXIS_TDATA,
    I<32>:$S1_AXIS_TDATA,
    I<32>:$S0_AXIS_TDATA,
    I<32>:$M2_AXIS_TDATA_M,
    I<32>:$M1_AXIS_TDATA_M,
    I<32>:$M0_AXIS_TDATA_M,
    I<32>:$CTRLRSVDOUT_M,
    I<32>:$CH3_DMONITOROUT_M,
    I<32>:$CH2_DMONITOROUT_M,
    I<32>:$CH1_DMONITOROUT_M,
    I<32>:$CH0_DMONITOROUT_M,
    I<32>:$APB3PWDATA,
    I<32>:$APB3PRDATA_M,
    I<3>:$XPIPE_PIPE_CH9_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH9_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH8_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH8_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH7_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH7_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH6_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH6_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH5_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH5_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH4_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH4_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH3_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH3_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH2_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH2_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH1_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH1_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH15_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH15_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH14_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH14_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH13_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH13_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH12_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH12_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH11_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH11_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH10_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH10_RXSTATUS_M,
    I<3>:$XPIPE_PIPE_CH0_TXMARGIN,
    I<3>:$XPIPE_PIPE_CH0_RXSTATUS_M,
    I<3>:$XPIPE_PCIE_RATE_1,
    I<3>:$XPIPE_PCIE_RATE,
    I<3>:$HSCLK1_RPLLREFCLKSEL,
    I<3>:$HSCLK1_LCPLLREFCLKSEL,
    I<3>:$HSCLK0_RPLLREFCLKSEL,
    I<3>:$HSCLK0_LCPLLREFCLKSEL,
    I<3>:$CH3_TXPMARESETMASK,
    I<3>:$CH3_TXMARGIN,
    I<3>:$CH3_RXSTATUS_M,
    I<3>:$CH3_RXBUFSTATUS_M,
    I<3>:$CH3_LOOPBACK,
    I<3>:$CH2_TXPMARESETMASK,
    I<3>:$CH2_TXMARGIN,
    I<3>:$CH2_RXSTATUS_M,
    I<3>:$CH2_RXBUFSTATUS_M,
    I<3>:$CH2_LOOPBACK,
    I<3>:$CH1_TXPMARESETMASK,
    I<3>:$CH1_TXMARGIN,
    I<3>:$CH1_RXSTATUS_M,
    I<3>:$CH1_RXBUFSTATUS_M,
    I<3>:$CH1_LOOPBACK,
    I<3>:$CH0_TXPMARESETMASK,
    I<3>:$CH0_TXMARGIN,
    I<3>:$CH0_RXSTATUS_M,
    I<3>:$CH0_RXBUFSTATUS_M,
    I<3>:$CH0_LOOPBACK,
    I<26>:$HSCLK1_RPLLSDMDATA,
    I<26>:$HSCLK1_LCPLLSDMDATA,
    I<26>:$HSCLK0_RPLLSDMDATA,
    I<26>:$HSCLK0_LCPLLSDMDATA,
    I<2>:$XPIPE_RXMARGINRESLANENUM_M_3,
    I<2>:$XPIPE_RXMARGINRESLANENUM_M_2,
    I<2>:$XPIPE_RXMARGINRESLANENUM_M_1,
    I<2>:$XPIPE_RXMARGINRESLANENUM_M,
    I<2>:$XPIPE_RXMARGINREQLANENUM_3,
    I<2>:$XPIPE_RXMARGINREQLANENUM_2,
    I<2>:$XPIPE_RXMARGINREQLANENUM_1,
    I<2>:$XPIPE_RXMARGINREQLANENUM,
    I<2>:$XPIPE_PIPE_CH9_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH9_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH9_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH9_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH9_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH8_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH8_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH8_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH8_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH8_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH7_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH7_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH7_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH7_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH7_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH6_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH6_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH6_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH6_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH6_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH5_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH5_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH5_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH5_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH5_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH4_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH4_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH4_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH4_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH4_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH3_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH3_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH3_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH3_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH3_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH2_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH2_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH2_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH2_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH2_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH1_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH1_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH1_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH1_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH1_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH15_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH15_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH15_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH15_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH15_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH14_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH14_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH14_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH14_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH14_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH13_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH13_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH13_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH13_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH13_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH12_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH12_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH12_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH12_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH12_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH11_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH11_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH11_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH11_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH11_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH10_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH10_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH10_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH10_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH10_POWERDOWN,
    I<2>:$XPIPE_PIPE_CH0_TXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH0_TXCHARISK,
    I<2>:$XPIPE_PIPE_CH0_RXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH0_RXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH0_POWERDOWN,
    I<2>:$XPIPE_HSDP_TXHEADER_2,
    I<2>:$XPIPE_HSDP_TXHEADER_1,
    I<2>:$XPIPE_HSDP_TXHEADER,
    I<2>:$XPIPE_HSDP_RXHEADER_M_2,
    I<2>:$XPIPE_HSDP_RXHEADER_M_1,
    I<2>:$XPIPE_HSDP_RXHEADER_M,
    I<2>:$RXMARGINRESLANENUM_M,
    I<2>:$RXMARGINREQLANENUM,
    I<2>:$HSCLK1_RPLLRESETMASK,
    I<2>:$HSCLK1_LCPLLRESETMASK,
    I<2>:$HSCLK0_RPLLRESETMASK,
    I<2>:$HSCLK0_LCPLLRESETMASK,
    I<2>:$CH3_TXRESETMODE,
    I<2>:$CH3_TXPHALIGNRESETMASK,
    I<2>:$CH3_TXPD,
    I<2>:$CH3_TXDEEMPH,
    I<2>:$CH3_TXBUFSTATUS_M,
    I<2>:$CH3_RXSTARTOFSEQ_M,
    I<2>:$CH3_RXRESETMODE,
    I<2>:$CH3_RXPHALIGNRESETMASK,
    I<2>:$CH3_RXPD,
    I<2>:$CH3_RXHEADERVALID_M,
    I<2>:$CH3_RXDATAVALID_M,
    I<2>:$CH3_RXCLKCORCNT_M,
    I<2>:$CH2_TXRESETMODE,
    I<2>:$CH2_TXPHALIGNRESETMASK,
    I<2>:$CH2_TXPD,
    I<2>:$CH2_TXDEEMPH,
    I<2>:$CH2_TXBUFSTATUS_M,
    I<2>:$CH2_RXSTARTOFSEQ_M,
    I<2>:$CH2_RXRESETMODE,
    I<2>:$CH2_RXPHALIGNRESETMASK,
    I<2>:$CH2_RXPD,
    I<2>:$CH2_RXHEADERVALID_M,
    I<2>:$CH2_RXDATAVALID_M,
    I<2>:$CH2_RXCLKCORCNT_M,
    I<2>:$CH1_TXRESETMODE,
    I<2>:$CH1_TXPHALIGNRESETMASK,
    I<2>:$CH1_TXPD,
    I<2>:$CH1_TXDEEMPH,
    I<2>:$CH1_TXBUFSTATUS_M,
    I<2>:$CH1_RXSTARTOFSEQ_M,
    I<2>:$CH1_RXRESETMODE,
    I<2>:$CH1_RXPHALIGNRESETMASK,
    I<2>:$CH1_RXPD,
    I<2>:$CH1_RXHEADERVALID_M,
    I<2>:$CH1_RXDATAVALID_M,
    I<2>:$CH1_RXCLKCORCNT_M,
    I<2>:$CH0_TXRESETMODE,
    I<2>:$CH0_TXPHALIGNRESETMASK,
    I<2>:$CH0_TXPD,
    I<2>:$CH0_TXDEEMPH,
    I<2>:$CH0_TXBUFSTATUS_M,
    I<2>:$CH0_RXSTARTOFSEQ_M,
    I<2>:$CH0_RXRESETMODE,
    I<2>:$CH0_RXPHALIGNRESETMASK,
    I<2>:$CH0_RXPD,
    I<2>:$CH0_RXHEADERVALID_M,
    I<2>:$CH0_RXDATAVALID_M,
    I<2>:$CH0_RXCLKCORCNT_M,
    I<20>:$CH3_TSTIN,
    I<20>:$CH2_TSTIN,
    I<20>:$CH1_TSTIN,
    I<20>:$CH0_TSTIN,
    I<16>:$GPO_M,
    I<16>:$GPI,
    I<16>:$DEBUGTRACETDATA_M,
    I<16>:$CTRLRSVDIN0,
    I<16>:$CH3_TXCTRL1,
    I<16>:$CH3_TXCTRL0,
    I<16>:$CH3_RXCTRL1_M,
    I<16>:$CH3_RXCTRL0_M,
    I<16>:$CH3_PINRSVDAS_M,
    I<16>:$CH3_PCSRSVDOUT_M,
    I<16>:$CH3_PCSRSVDIN,
    I<16>:$CH3_GTRSVD,
    I<16>:$CH2_TXCTRL1,
    I<16>:$CH2_TXCTRL0,
    I<16>:$CH2_RXCTRL1_M,
    I<16>:$CH2_RXCTRL0_M,
    I<16>:$CH2_PINRSVDAS_M,
    I<16>:$CH2_PCSRSVDOUT_M,
    I<16>:$CH2_PCSRSVDIN,
    I<16>:$CH2_GTRSVD,
    I<16>:$CH1_TXCTRL1,
    I<16>:$CH1_TXCTRL0,
    I<16>:$CH1_RXCTRL1_M,
    I<16>:$CH1_RXCTRL0_M,
    I<16>:$CH1_PINRSVDAS_M,
    I<16>:$CH1_PCSRSVDOUT_M,
    I<16>:$CH1_PCSRSVDIN,
    I<16>:$CH1_GTRSVD,
    I<16>:$CH0_TXCTRL1,
    I<16>:$CH0_TXCTRL0,
    I<16>:$CH0_RXCTRL1_M,
    I<16>:$CH0_RXCTRL0_M,
    I<16>:$CH0_PINRSVDAS_M,
    I<16>:$CH0_PCSRSVDOUT_M,
    I<16>:$CH0_PCSRSVDIN,
    I<16>:$CH0_GTRSVD,
    I<16>:$APB3PADDR,
    I<14>:$CTRLRSVDIN1,
    I<128>:$CH3_TXDATA,
    I<128>:$CH3_RXDATA_M,
    I<128>:$CH2_TXDATA,
    I<128>:$CH2_RXDATA_M,
    I<128>:$CH1_TXDATA,
    I<128>:$CH1_RXDATA_M,
    I<128>:$CH0_TXDATA,
    I<128>:$CH0_RXDATA_M,
    I<12>:$XPIPE_BUFGTDIV_M_1,
    I<12>:$XPIPE_BUFGTDIV_M,
    I<12>:$UBINTR,
    I<12>:$CH3_BUFGTDIV_M,
    I<12>:$CH2_BUFGTDIV_M,
    I<12>:$CH1_BUFGTDIV_M,
    I<12>:$CH0_BUFGTDIV_M,
    I<1>:$XPIPE_RXMARGINRESREQ_M_3,
    I<1>:$XPIPE_RXMARGINRESREQ_M_2,
    I<1>:$XPIPE_RXMARGINRESREQ_M_1,
    I<1>:$XPIPE_RXMARGINRESREQ_M,
    I<1>:$XPIPE_RXMARGINRESACK_3,
    I<1>:$XPIPE_RXMARGINRESACK_2,
    I<1>:$XPIPE_RXMARGINRESACK_1,
    I<1>:$XPIPE_RXMARGINRESACK,
    I<1>:$XPIPE_RXMARGINREQREQ_3,
    I<1>:$XPIPE_RXMARGINREQREQ_2,
    I<1>:$XPIPE_RXMARGINREQREQ_1,
    I<1>:$XPIPE_RXMARGINREQREQ,
    I<1>:$XPIPE_RXMARGINREQACK_M_3,
    I<1>:$XPIPE_RXMARGINREQACK_M_2,
    I<1>:$XPIPE_RXMARGINREQACK_M_1,
    I<1>:$XPIPE_RXMARGINREQACK_M,
    I<1>:$XPIPE_PIPE_CH9_TXSWING,
    I<1>:$XPIPE_PIPE_CH9_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH9_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH9_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH9_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH9_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH9_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH9_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH9_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH9_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH9_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH9_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH9_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH8_TXSWING,
    I<1>:$XPIPE_PIPE_CH8_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH8_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH8_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH8_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH8_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH8_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH8_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH8_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH8_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH8_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH8_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH8_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH7_TXSWING,
    I<1>:$XPIPE_PIPE_CH7_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH7_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH7_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH7_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH7_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH7_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH7_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH7_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH7_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH7_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH7_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH7_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH6_TXSWING,
    I<1>:$XPIPE_PIPE_CH6_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH6_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH6_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH6_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH6_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH6_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH6_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH6_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH6_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH6_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH6_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH6_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH5_TXSWING,
    I<1>:$XPIPE_PIPE_CH5_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH5_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH5_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH5_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH5_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH5_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH5_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH5_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH5_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH5_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH5_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH5_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH4_TXSWING,
    I<1>:$XPIPE_PIPE_CH4_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH4_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH4_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH4_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH4_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH4_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH4_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH4_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH4_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH4_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH4_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH4_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH3_TXSWING,
    I<1>:$XPIPE_PIPE_CH3_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH3_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH3_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH3_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH3_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH3_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH3_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH3_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH3_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH3_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH3_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH3_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH2_TXSWING,
    I<1>:$XPIPE_PIPE_CH2_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH2_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH2_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH2_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH2_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH2_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH2_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH2_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH2_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH2_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH2_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH2_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH1_TXSWING,
    I<1>:$XPIPE_PIPE_CH1_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH1_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH1_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH1_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH1_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH1_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH1_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH1_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH1_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH1_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH1_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH1_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH15_TXSWING,
    I<1>:$XPIPE_PIPE_CH15_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH15_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH15_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH15_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH15_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH15_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH15_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH15_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH15_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH15_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH15_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH15_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH14_TXSWING,
    I<1>:$XPIPE_PIPE_CH14_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH14_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH14_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH14_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH14_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH14_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH14_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH14_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH14_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH14_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH14_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH14_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH13_TXSWING,
    I<1>:$XPIPE_PIPE_CH13_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH13_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH13_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH13_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH13_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH13_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH13_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH13_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH13_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH13_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH13_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH13_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH12_TXSWING,
    I<1>:$XPIPE_PIPE_CH12_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH12_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH12_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH12_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH12_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH12_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH12_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH12_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH12_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH12_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH12_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH12_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH11_TXSWING,
    I<1>:$XPIPE_PIPE_CH11_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH11_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH11_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH11_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH11_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH11_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH11_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH11_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH11_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH11_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH11_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH11_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH10_TXSWING,
    I<1>:$XPIPE_PIPE_CH10_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH10_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH10_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH10_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH10_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH10_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH10_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH10_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH10_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH10_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH10_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH10_PHYSTATUS_M,
    I<1>:$XPIPE_PIPE_CH0_TXSWING,
    I<1>:$XPIPE_PIPE_CH0_TXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH0_TXELECIDLE,
    I<1>:$XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK,
    I<1>:$XPIPE_PIPE_CH0_TXDEEMPH,
    I<1>:$XPIPE_PIPE_CH0_TXDATAVALID,
    I<1>:$XPIPE_PIPE_CH0_TXCOMPLIANCE,
    I<1>:$XPIPE_PIPE_CH0_RXVALID_M,
    I<1>:$XPIPE_PIPE_CH0_RXTERMINATION,
    I<1>:$XPIPE_PIPE_CH0_RXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH0_RXPOLARITY,
    I<1>:$XPIPE_PIPE_CH0_RXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH0_RXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH0_PHYSTATUS_M,
    I<1>:$XPIPE_PHY_READY_M_1,
    I<1>:$XPIPE_PHY_READY_M,
    I<1>:$XPIPE_PHYREADY_TO_BOT_M,
    I<1>:$XPIPE_PHYREADY_FR_BOT,
    I<1>:$XPIPE_PHYESMADAPTSAVE_1,
    I<1>:$XPIPE_PHYESMADAPTSAVE,
    I<1>:$XPIPE_PCIE_PERST_N_1,
    I<1>:$XPIPE_PCIE_PERST_N,
    I<1>:$XPIPE_PCIELINKREACHTARGET_1,
    I<1>:$XPIPE_PCIELINKREACHTARGET,
    I<1>:$XPIPE_HSDP_TXRESETDONE_M_2,
    I<1>:$XPIPE_HSDP_TXRESETDONE_M_1,
    I<1>:$XPIPE_HSDP_TXRESETDONE_M,
    I<1>:$XPIPE_HSDP_RXRESETDONE_M_2,
    I<1>:$XPIPE_HSDP_RXRESETDONE_M_1,
    I<1>:$XPIPE_HSDP_RXRESETDONE_M,
    I<1>:$XPIPE_HSDP_RXPCSRESET_2,
    I<1>:$XPIPE_HSDP_RXPCSRESET_1,
    I<1>:$XPIPE_HSDP_RXPCSRESET,
    I<1>:$XPIPE_HSDP_RXHEADERVALID_M_2,
    I<1>:$XPIPE_HSDP_RXHEADERVALID_M_1,
    I<1>:$XPIPE_HSDP_RXHEADERVALID_M,
    I<1>:$XPIPE_HSDP_RXGEARBOXSLIP_2,
    I<1>:$XPIPE_HSDP_RXGEARBOXSLIP_1,
    I<1>:$XPIPE_HSDP_RXGEARBOXSLIP,
    I<1>:$XPIPE_HSDP_RXDATAVALID_M_2,
    I<1>:$XPIPE_HSDP_RXDATAVALID_M_1,
    I<1>:$XPIPE_HSDP_RXDATAVALID_M,
    I<1>:$XPIPE_GT_RXUSRCLK,
    I<1>:$XPIPE_GT_RXOUTCLK_M,
    I<1>:$XPIPE_GT_PIPECLK_1,
    I<1>:$XPIPE_GT_PIPECLK,
    I<1>:$XPIPE_GT_OUTCLK_M_1,
    I<1>:$XPIPE_GT_OUTCLK_M,
    I<1>:$XPIPE_BUFGTRST_M_1,
    I<1>:$XPIPE_BUFGTRST_M,
    I<1>:$XPIPE_BUFGTCE_M_1,
    I<1>:$XPIPE_BUFGTCE_M,
    I<1>:$UNCORRECTERR_M,
    I<1>:$UBTXUART_M,
    I<1>:$UBRXUART,
    I<1>:$UBMBRST,
    I<1>:$UBIOLMBRST,
    I<1>:$UBINTERRUPT_M,
    I<1>:$UBENABLE,
    I<1>:$TRIGOUT0_M,
    I<1>:$TRIGIN0,
    I<1>:$TRIGACKOUT0,
    I<1>:$TRIGACKIN0_M,
    I<1>:$S2_AXIS_TVALID,
    I<1>:$S2_AXIS_TREADY_M,
    I<1>:$S2_AXIS_TLAST,
    I<1>:$S1_AXIS_TVALID,
    I<1>:$S1_AXIS_TREADY_M,
    I<1>:$S1_AXIS_TLAST,
    I<1>:$S0_AXIS_TVALID,
    I<1>:$S0_AXIS_TREADY_M,
    I<1>:$S0_AXIS_TLAST,
    I<1>:$RXMARGINRESREQ_M,
    I<1>:$RXMARGINRESACK,
    I<1>:$RXMARGINREQREQ,
    I<1>:$RXMARGINREQACK_M,
    I<1>:$RXMARGINCLK,
    I<1>:$REFCLK1_GTREFCLKPD,
    I<1>:$REFCLK1_CLKTESTSIG,
    I<1>:$REFCLK0_GTREFCLKPD,
    I<1>:$REFCLK0_CLKTESTSIG,
    I<1>:$RCALENB,
    I<1>:$PCIELINKREACHTARGET,
    I<1>:$M2_AXIS_TVALID_M,
    I<1>:$M2_AXIS_TREADY,
    I<1>:$M2_AXIS_TLAST_M,
    I<1>:$M1_AXIS_TVALID_M,
    I<1>:$M1_AXIS_TREADY,
    I<1>:$M1_AXIS_TLAST_M,
    I<1>:$M0_AXIS_TVALID_M,
    I<1>:$M0_AXIS_TREADY,
    I<1>:$M0_AXIS_TLAST_M,
    I<1>:$HSCLK1_RPLLSDMTOGGLE,
    I<1>:$HSCLK1_RPLLRESETBYPASSMODE,
    I<1>:$HSCLK1_RPLLRESET,
    I<1>:$HSCLK1_RPLLREFCLKMONITOR_M,
    I<1>:$HSCLK1_RPLLREFCLKLOST_M,
    I<1>:$HSCLK1_RPLLPD,
    I<1>:$HSCLK1_RPLLLOCK_M,
    I<1>:$HSCLK1_RPLLGTGREFCLK,
    I<1>:$HSCLK1_RPLLFBCLKLOST_M,
    I<1>:$HSCLK1_RPLLCLKRSVD1,
    I<1>:$HSCLK1_RPLLCLKRSVD0,
    I<1>:$HSCLK1_LCPLLSDMTOGGLE,
    I<1>:$HSCLK1_LCPLLRESETBYPASSMODE,
    I<1>:$HSCLK1_LCPLLRESET,
    I<1>:$HSCLK1_LCPLLREFCLKMONITOR_M,
    I<1>:$HSCLK1_LCPLLREFCLKLOST_M,
    I<1>:$HSCLK1_LCPLLPD,
    I<1>:$HSCLK1_LCPLLLOCK_M,
    I<1>:$HSCLK1_LCPLLGTGREFCLK,
    I<1>:$HSCLK1_LCPLLFBCLKLOST_M,
    I<1>:$HSCLK1_LCPLLCLKRSVD1,
    I<1>:$HSCLK1_LCPLLCLKRSVD0,
    I<1>:$HSCLK0_RPLLSDMTOGGLE,
    I<1>:$HSCLK0_RPLLRESETBYPASSMODE,
    I<1>:$HSCLK0_RPLLRESET,
    I<1>:$HSCLK0_RPLLREFCLKMONITOR_M,
    I<1>:$HSCLK0_RPLLREFCLKLOST_M,
    I<1>:$HSCLK0_RPLLPD,
    I<1>:$HSCLK0_RPLLLOCK_M,
    I<1>:$HSCLK0_RPLLGTGREFCLK,
    I<1>:$HSCLK0_RPLLFBCLKLOST_M,
    I<1>:$HSCLK0_RPLLCLKRSVD1,
    I<1>:$HSCLK0_RPLLCLKRSVD0,
    I<1>:$HSCLK0_LCPLLSDMTOGGLE,
    I<1>:$HSCLK0_LCPLLRESETBYPASSMODE,
    I<1>:$HSCLK0_LCPLLRESET,
    I<1>:$HSCLK0_LCPLLREFCLKMONITOR_M,
    I<1>:$HSCLK0_LCPLLREFCLKLOST_M,
    I<1>:$HSCLK0_LCPLLPD,
    I<1>:$HSCLK0_LCPLLLOCK_M,
    I<1>:$HSCLK0_LCPLLGTGREFCLK,
    I<1>:$HSCLK0_LCPLLFBCLKLOST_M,
    I<1>:$HSCLK0_LCPLLCLKRSVD1,
    I<1>:$HSCLK0_LCPLLCLKRSVD0,
    I<1>:$GTPOWERGOOD_M,
    I<1>:$DEBUGTRACETVALID_M,
    I<1>:$DEBUGTRACEREADY,
    I<1>:$DEBUGTRACECLK,
    I<1>:$CORRECTERR_M,
    I<1>:$CH3_TXUSRCLK,
    I<1>:$CH3_TXUSERRDY,
    I<1>:$CH3_TXSYNCDONE_M,
    I<1>:$CH3_TXSYNCALLIN,
    I<1>:$CH3_TXSWING,
    I<1>:$CH3_TXRESETDONE_M,
    I<1>:$CH3_TXPROGDIVRESETDONE_M,
    I<1>:$CH3_TXPROGDIVRESET,
    I<1>:$CH3_TXPRBSFORCEERR,
    I<1>:$CH3_TXPOLARITY,
    I<1>:$CH3_TXPMARESETDONE_M,
    I<1>:$CH3_TXPISOPD,
    I<1>:$CH3_TXPIPPMEN,
    I<1>:$CH3_TXPICODERESET,
    I<1>:$CH3_TXPICODEOVRDEN,
    I<1>:$CH3_TXPHSHIFT180DONE_M,
    I<1>:$CH3_TXPHSHIFT180,
    I<1>:$CH3_TXPHSETINITREQ,
    I<1>:$CH3_TXPHSETINITDONE_M,
    I<1>:$CH3_TXPHDLYTSTCLK,
    I<1>:$CH3_TXPHDLYRESETDONE_M,
    I<1>:$CH3_TXPHDLYRESET,
    I<1>:$CH3_TXPHDLYPD,
    I<1>:$CH3_TXPHALIGNREQ,
    I<1>:$CH3_TXPHALIGNOUTRSVD_M,
    I<1>:$CH3_TXPHALIGNERR_M,
    I<1>:$CH3_TXPHALIGNDONE_M,
    I<1>:$CH3_TXPCSRESETMASK,
    I<1>:$CH3_TXPAUSEDELAYALIGN,
    I<1>:$CH3_TXONESZEROS,
    I<1>:$CH3_TXMLDCHAINREQ,
    I<1>:$CH3_TXMLDCHAINDONE,
    I<1>:$CH3_TXLATCLK,
    I<1>:$CH3_TXINHIBIT,
    I<1>:$CH3_TXELECIDLE,
    I<1>:$CH3_TXDLYALIGNREQ,
    I<1>:$CH3_TXDLYALIGNPROG_M,
    I<1>:$CH3_TXDLYALIGNERR_M,
    I<1>:$CH3_TXDETECTRX,
    I<1>:$CH3_TXDCCDONE_M,
    I<1>:$CH3_TXDAPICODERESET,
    I<1>:$CH3_TXDAPICODEOVRDEN,
    I<1>:$CH3_TXCOMWAKE,
    I<1>:$CH3_TXCOMSAS,
    I<1>:$CH3_TXCOMINIT,
    I<1>:$CH3_TXCOMFINISH_M,
    I<1>:$CH3_TX10GSTAT_M,
    I<1>:$CH3_TSTCLK1,
    I<1>:$CH3_TSTCLK0,
    I<1>:$CH3_RXVALID_M,
    I<1>:$CH3_RXUSRCLK,
    I<1>:$CH3_RXUSERRDY,
    I<1>:$CH3_RXTERMINATION,
    I<1>:$CH3_RXSYNCDONE_M,
    I<1>:$CH3_RXSYNCALLIN,
    I<1>:$CH3_RXSLIDERDY_M,
    I<1>:$CH3_RXSLIDE,
    I<1>:$CH3_RXRESETDONE_M,
    I<1>:$CH3_RXPROGDIVRESETDONE_M,
    I<1>:$CH3_RXPROGDIVRESET,
    I<1>:$CH3_RXPRBSLOCKED_M,
    I<1>:$CH3_RXPRBSERR_M,
    I<1>:$CH3_RXPRBSCNTRESET,
    I<1>:$CH3_RXPOLARITY,
    I<1>:$CH3_RXPMARESETDONE_M,
    I<1>:$CH3_RXPHSHIFT180DONE_M,
    I<1>:$CH3_RXPHSHIFT180,
    I<1>:$CH3_RXPHSETINITREQ,
    I<1>:$CH3_RXPHSETINITDONE_M,
    I<1>:$CH3_RXPHDLYRESETDONE_M,
    I<1>:$CH3_RXPHDLYRESET,
    I<1>:$CH3_RXPHDLYPD,
    I<1>:$CH3_RXPHALIGNREQ,
    I<1>:$CH3_RXPHALIGNERR_M,
    I<1>:$CH3_RXPHALIGNDONE_M,
    I<1>:$CH3_RXOSINTSTROBESTARTED_M,
    I<1>:$CH3_RXOSINTSTROBEDONE_M,
    I<1>:$CH3_RXOSINTSTARTED_M,
    I<1>:$CH3_RXOSINTDONE_M,
    I<1>:$CH3_RXOOBRESET,
    I<1>:$CH3_RXMLFINEALIGNREQ,
    I<1>:$CH3_RXMLDCHAINREQ,
    I<1>:$CH3_RXMLDCHAINDONE,
    I<1>:$CH3_RXLPMEN,
    I<1>:$CH3_RXLATCLK,
    I<1>:$CH3_RXGEARBOXSLIP,
    I<1>:$CH3_RXFINEALIGNDONE_M,
    I<1>:$CH3_RXEQTRAINING,
    I<1>:$CH3_RXELECIDLE_M,
    I<1>:$CH3_RXDLYALIGNREQ,
    I<1>:$CH3_RXDLYALIGNPROG_M,
    I<1>:$CH3_RXDLYALIGNERR_M,
    I<1>:$CH3_RXDCCDONE_M,
    I<1>:$CH3_RXDAPICODERESET,
    I<1>:$CH3_RXDAPICODEOVRDEN,
    I<1>:$CH3_RXCOMWAKEDET_M,
    I<1>:$CH3_RXCOMSASDET_M,
    I<1>:$CH3_RXCOMMADET_M,
    I<1>:$CH3_RXCOMINITDET_M,
    I<1>:$CH3_RXCHANREALIGN_M,
    I<1>:$CH3_RXCHANISALIGNED_M,
    I<1>:$CH3_RXCHANBONDSEQ_M,
    I<1>:$CH3_RXCDRRESET,
    I<1>:$CH3_RXCDRPHDONE_M,
    I<1>:$CH3_RXCDROVRDEN,
    I<1>:$CH3_RXCDRLOCK_M,
    I<1>:$CH3_RXCDRHOLD,
    I<1>:$CH3_RXBYTEREALIGN_M,
    I<1>:$CH3_RXBYTEISALIGNED_M,
    I<1>:$CH3_RESETEXCEPTION_M,
    I<1>:$CH3_PHYSTATUS_M,
    I<1>:$CH3_PHYREADY_M,
    I<1>:$CH3_PHYESMADAPTSAVE,
    I<1>:$CH3_PCIERSTB,
    I<1>:$CH3_ILORESETMASK,
    I<1>:$CH3_ILORESETDONE_M,
    I<1>:$CH3_ILORESET,
    I<1>:$CH3_HSDPPCSRESET,
    I<1>:$CH3_GTTXRESET,
    I<1>:$CH3_GTRXRESET,
    I<1>:$CH3_EYESCANTRIGGER,
    I<1>:$CH3_EYESCANRESET,
    I<1>:$CH3_EYESCANDATAERROR_M,
    I<1>:$CH3_DMONITORCLK,
    I<1>:$CH3_DMONFIFORESET,
    I<1>:$CH3_CLKRSVD1,
    I<1>:$CH3_CLKRSVD0,
    I<1>:$CH3_CFOKOVRDSTART,
    I<1>:$CH3_CFOKOVRDRDY1_M,
    I<1>:$CH3_CFOKOVRDRDY0_M,
    I<1>:$CH3_CFOKOVRDPULSE,
    I<1>:$CH3_CFOKOVRDFINISH,
    I<1>:$CH3_CDRSTEPSX,
    I<1>:$CH3_CDRSTEPSQ,
    I<1>:$CH3_CDRSTEPDIR,
    I<1>:$CH3_CDRINCPCTRL,
    I<1>:$CH3_CDRFREQOS,
    I<1>:$CH3_CDRBMCDRREQ,
    I<1>:$CH3_BUFGTRST_M,
    I<1>:$CH3_BUFGTCE_M,
    I<1>:$CH2_TXUSRCLK,
    I<1>:$CH2_TXUSERRDY,
    I<1>:$CH2_TXSYNCDONE_M,
    I<1>:$CH2_TXSYNCALLIN,
    I<1>:$CH2_TXSWING,
    I<1>:$CH2_TXRESETDONE_M,
    I<1>:$CH2_TXPROGDIVRESETDONE_M,
    I<1>:$CH2_TXPROGDIVRESET,
    I<1>:$CH2_TXPRBSFORCEERR,
    I<1>:$CH2_TXPOLARITY,
    I<1>:$CH2_TXPMARESETDONE_M,
    I<1>:$CH2_TXPISOPD,
    I<1>:$CH2_TXPIPPMEN,
    I<1>:$CH2_TXPICODERESET,
    I<1>:$CH2_TXPICODEOVRDEN,
    I<1>:$CH2_TXPHSHIFT180DONE_M,
    I<1>:$CH2_TXPHSHIFT180,
    I<1>:$CH2_TXPHSETINITREQ,
    I<1>:$CH2_TXPHSETINITDONE_M,
    I<1>:$CH2_TXPHDLYTSTCLK,
    I<1>:$CH2_TXPHDLYRESETDONE_M,
    I<1>:$CH2_TXPHDLYRESET,
    I<1>:$CH2_TXPHDLYPD,
    I<1>:$CH2_TXPHALIGNREQ,
    I<1>:$CH2_TXPHALIGNOUTRSVD_M,
    I<1>:$CH2_TXPHALIGNERR_M,
    I<1>:$CH2_TXPHALIGNDONE_M,
    I<1>:$CH2_TXPCSRESETMASK,
    I<1>:$CH2_TXPAUSEDELAYALIGN,
    I<1>:$CH2_TXONESZEROS,
    I<1>:$CH2_TXMLDCHAINREQ,
    I<1>:$CH2_TXMLDCHAINDONE,
    I<1>:$CH2_TXLATCLK,
    I<1>:$CH2_TXINHIBIT,
    I<1>:$CH2_TXELECIDLE,
    I<1>:$CH2_TXDLYALIGNREQ,
    I<1>:$CH2_TXDLYALIGNPROG_M,
    I<1>:$CH2_TXDLYALIGNERR_M,
    I<1>:$CH2_TXDETECTRX,
    I<1>:$CH2_TXDCCDONE_M,
    I<1>:$CH2_TXDAPICODERESET,
    I<1>:$CH2_TXDAPICODEOVRDEN,
    I<1>:$CH2_TXCOMWAKE,
    I<1>:$CH2_TXCOMSAS,
    I<1>:$CH2_TXCOMINIT,
    I<1>:$CH2_TXCOMFINISH_M,
    I<1>:$CH2_TX10GSTAT_M,
    I<1>:$CH2_TSTCLK1,
    I<1>:$CH2_TSTCLK0,
    I<1>:$CH2_RXVALID_M,
    I<1>:$CH2_RXUSRCLK,
    I<1>:$CH2_RXUSERRDY,
    I<1>:$CH2_RXTERMINATION,
    I<1>:$CH2_RXSYNCDONE_M,
    I<1>:$CH2_RXSYNCALLIN,
    I<1>:$CH2_RXSLIDERDY_M,
    I<1>:$CH2_RXSLIDE,
    I<1>:$CH2_RXRESETDONE_M,
    I<1>:$CH2_RXPROGDIVRESETDONE_M,
    I<1>:$CH2_RXPROGDIVRESET,
    I<1>:$CH2_RXPRBSLOCKED_M,
    I<1>:$CH2_RXPRBSERR_M,
    I<1>:$CH2_RXPRBSCNTRESET,
    I<1>:$CH2_RXPOLARITY,
    I<1>:$CH2_RXPMARESETDONE_M,
    I<1>:$CH2_RXPHSHIFT180DONE_M,
    I<1>:$CH2_RXPHSHIFT180,
    I<1>:$CH2_RXPHSETINITREQ,
    I<1>:$CH2_RXPHSETINITDONE_M,
    I<1>:$CH2_RXPHDLYRESETDONE_M,
    I<1>:$CH2_RXPHDLYRESET,
    I<1>:$CH2_RXPHDLYPD,
    I<1>:$CH2_RXPHALIGNREQ,
    I<1>:$CH2_RXPHALIGNERR_M,
    I<1>:$CH2_RXPHALIGNDONE_M,
    I<1>:$CH2_RXOSINTSTROBESTARTED_M,
    I<1>:$CH2_RXOSINTSTROBEDONE_M,
    I<1>:$CH2_RXOSINTSTARTED_M,
    I<1>:$CH2_RXOSINTDONE_M,
    I<1>:$CH2_RXOOBRESET,
    I<1>:$CH2_RXMLFINEALIGNREQ,
    I<1>:$CH2_RXMLDCHAINREQ,
    I<1>:$CH2_RXMLDCHAINDONE,
    I<1>:$CH2_RXLPMEN,
    I<1>:$CH2_RXLATCLK,
    I<1>:$CH2_RXGEARBOXSLIP,
    I<1>:$CH2_RXFINEALIGNDONE_M,
    I<1>:$CH2_RXEQTRAINING,
    I<1>:$CH2_RXELECIDLE_M,
    I<1>:$CH2_RXDLYALIGNREQ,
    I<1>:$CH2_RXDLYALIGNPROG_M,
    I<1>:$CH2_RXDLYALIGNERR_M,
    I<1>:$CH2_RXDCCDONE_M,
    I<1>:$CH2_RXDAPICODERESET,
    I<1>:$CH2_RXDAPICODEOVRDEN,
    I<1>:$CH2_RXCOMWAKEDET_M,
    I<1>:$CH2_RXCOMSASDET_M,
    I<1>:$CH2_RXCOMMADET_M,
    I<1>:$CH2_RXCOMINITDET_M,
    I<1>:$CH2_RXCHANREALIGN_M,
    I<1>:$CH2_RXCHANISALIGNED_M,
    I<1>:$CH2_RXCHANBONDSEQ_M,
    I<1>:$CH2_RXCDRRESET,
    I<1>:$CH2_RXCDRPHDONE_M,
    I<1>:$CH2_RXCDROVRDEN,
    I<1>:$CH2_RXCDRLOCK_M,
    I<1>:$CH2_RXCDRHOLD,
    I<1>:$CH2_RXBYTEREALIGN_M,
    I<1>:$CH2_RXBYTEISALIGNED_M,
    I<1>:$CH2_RESETEXCEPTION_M,
    I<1>:$CH2_PHYSTATUS_M,
    I<1>:$CH2_PHYREADY_M,
    I<1>:$CH2_PHYESMADAPTSAVE,
    I<1>:$CH2_PCIERSTB,
    I<1>:$CH2_ILORESETMASK,
    I<1>:$CH2_ILORESETDONE_M,
    I<1>:$CH2_ILORESET,
    I<1>:$CH2_HSDPPCSRESET,
    I<1>:$CH2_GTTXRESET,
    I<1>:$CH2_GTRXRESET,
    I<1>:$CH2_EYESCANTRIGGER,
    I<1>:$CH2_EYESCANRESET,
    I<1>:$CH2_EYESCANDATAERROR_M,
    I<1>:$CH2_DMONITORCLK,
    I<1>:$CH2_DMONFIFORESET,
    I<1>:$CH2_CLKRSVD1,
    I<1>:$CH2_CLKRSVD0,
    I<1>:$CH2_CFOKOVRDSTART,
    I<1>:$CH2_CFOKOVRDRDY1_M,
    I<1>:$CH2_CFOKOVRDRDY0_M,
    I<1>:$CH2_CFOKOVRDPULSE,
    I<1>:$CH2_CFOKOVRDFINISH,
    I<1>:$CH2_CDRSTEPSX,
    I<1>:$CH2_CDRSTEPSQ,
    I<1>:$CH2_CDRSTEPDIR,
    I<1>:$CH2_CDRINCPCTRL,
    I<1>:$CH2_CDRFREQOS,
    I<1>:$CH2_CDRBMCDRREQ,
    I<1>:$CH2_BUFGTRST_M,
    I<1>:$CH2_BUFGTCE_M,
    I<1>:$CH1_TXUSRCLK,
    I<1>:$CH1_TXUSERRDY,
    I<1>:$CH1_TXSYNCDONE_M,
    I<1>:$CH1_TXSYNCALLIN,
    I<1>:$CH1_TXSWING,
    I<1>:$CH1_TXRESETDONE_M,
    I<1>:$CH1_TXPROGDIVRESETDONE_M,
    I<1>:$CH1_TXPROGDIVRESET,
    I<1>:$CH1_TXPRBSFORCEERR,
    I<1>:$CH1_TXPOLARITY,
    I<1>:$CH1_TXPMARESETDONE_M,
    I<1>:$CH1_TXPISOPD,
    I<1>:$CH1_TXPIPPMEN,
    I<1>:$CH1_TXPICODERESET,
    I<1>:$CH1_TXPICODEOVRDEN,
    I<1>:$CH1_TXPHSHIFT180DONE_M,
    I<1>:$CH1_TXPHSHIFT180,
    I<1>:$CH1_TXPHSETINITREQ,
    I<1>:$CH1_TXPHSETINITDONE_M,
    I<1>:$CH1_TXPHDLYTSTCLK,
    I<1>:$CH1_TXPHDLYRESETDONE_M,
    I<1>:$CH1_TXPHDLYRESET,
    I<1>:$CH1_TXPHDLYPD,
    I<1>:$CH1_TXPHALIGNREQ,
    I<1>:$CH1_TXPHALIGNOUTRSVD_M,
    I<1>:$CH1_TXPHALIGNERR_M,
    I<1>:$CH1_TXPHALIGNDONE_M,
    I<1>:$CH1_TXPCSRESETMASK,
    I<1>:$CH1_TXPAUSEDELAYALIGN,
    I<1>:$CH1_TXONESZEROS,
    I<1>:$CH1_TXMLDCHAINREQ,
    I<1>:$CH1_TXMLDCHAINDONE,
    I<1>:$CH1_TXLATCLK,
    I<1>:$CH1_TXINHIBIT,
    I<1>:$CH1_TXELECIDLE,
    I<1>:$CH1_TXDLYALIGNREQ,
    I<1>:$CH1_TXDLYALIGNPROG_M,
    I<1>:$CH1_TXDLYALIGNERR_M,
    I<1>:$CH1_TXDETECTRX,
    I<1>:$CH1_TXDCCDONE_M,
    I<1>:$CH1_TXDAPICODERESET,
    I<1>:$CH1_TXDAPICODEOVRDEN,
    I<1>:$CH1_TXCOMWAKE,
    I<1>:$CH1_TXCOMSAS,
    I<1>:$CH1_TXCOMINIT,
    I<1>:$CH1_TXCOMFINISH_M,
    I<1>:$CH1_TX10GSTAT_M,
    I<1>:$CH1_TSTCLK1,
    I<1>:$CH1_TSTCLK0,
    I<1>:$CH1_RXVALID_M,
    I<1>:$CH1_RXUSRCLK,
    I<1>:$CH1_RXUSERRDY,
    I<1>:$CH1_RXTERMINATION,
    I<1>:$CH1_RXSYNCDONE_M,
    I<1>:$CH1_RXSYNCALLIN,
    I<1>:$CH1_RXSLIDERDY_M,
    I<1>:$CH1_RXSLIDE,
    I<1>:$CH1_RXRESETDONE_M,
    I<1>:$CH1_RXPROGDIVRESETDONE_M,
    I<1>:$CH1_RXPROGDIVRESET,
    I<1>:$CH1_RXPRBSLOCKED_M,
    I<1>:$CH1_RXPRBSERR_M,
    I<1>:$CH1_RXPRBSCNTRESET,
    I<1>:$CH1_RXPOLARITY,
    I<1>:$CH1_RXPMARESETDONE_M,
    I<1>:$CH1_RXPHSHIFT180DONE_M,
    I<1>:$CH1_RXPHSHIFT180,
    I<1>:$CH1_RXPHSETINITREQ,
    I<1>:$CH1_RXPHSETINITDONE_M,
    I<1>:$CH1_RXPHDLYRESETDONE_M,
    I<1>:$CH1_RXPHDLYRESET,
    I<1>:$CH1_RXPHDLYPD,
    I<1>:$CH1_RXPHALIGNREQ,
    I<1>:$CH1_RXPHALIGNERR_M,
    I<1>:$CH1_RXPHALIGNDONE_M,
    I<1>:$CH1_RXOSINTSTROBESTARTED_M,
    I<1>:$CH1_RXOSINTSTROBEDONE_M,
    I<1>:$CH1_RXOSINTSTARTED_M,
    I<1>:$CH1_RXOSINTDONE_M,
    I<1>:$CH1_RXOOBRESET,
    I<1>:$CH1_RXMLFINEALIGNREQ,
    I<1>:$CH1_RXMLDCHAINREQ,
    I<1>:$CH1_RXMLDCHAINDONE,
    I<1>:$CH1_RXLPMEN,
    I<1>:$CH1_RXLATCLK,
    I<1>:$CH1_RXGEARBOXSLIP,
    I<1>:$CH1_RXFINEALIGNDONE_M,
    I<1>:$CH1_RXEQTRAINING,
    I<1>:$CH1_RXELECIDLE_M,
    I<1>:$CH1_RXDLYALIGNREQ,
    I<1>:$CH1_RXDLYALIGNPROG_M,
    I<1>:$CH1_RXDLYALIGNERR_M,
    I<1>:$CH1_RXDCCDONE_M,
    I<1>:$CH1_RXDAPICODERESET,
    I<1>:$CH1_RXDAPICODEOVRDEN,
    I<1>:$CH1_RXCOMWAKEDET_M,
    I<1>:$CH1_RXCOMSASDET_M,
    I<1>:$CH1_RXCOMMADET_M,
    I<1>:$CH1_RXCOMINITDET_M,
    I<1>:$CH1_RXCHANREALIGN_M,
    I<1>:$CH1_RXCHANISALIGNED_M,
    I<1>:$CH1_RXCHANBONDSEQ_M,
    I<1>:$CH1_RXCDRRESET,
    I<1>:$CH1_RXCDRPHDONE_M,
    I<1>:$CH1_RXCDROVRDEN,
    I<1>:$CH1_RXCDRLOCK_M,
    I<1>:$CH1_RXCDRHOLD,
    I<1>:$CH1_RXBYTEREALIGN_M,
    I<1>:$CH1_RXBYTEISALIGNED_M,
    I<1>:$CH1_RESETEXCEPTION_M,
    I<1>:$CH1_PHYSTATUS_M,
    I<1>:$CH1_PHYREADY_M,
    I<1>:$CH1_PHYESMADAPTSAVE,
    I<1>:$CH1_PCIERSTB,
    I<1>:$CH1_ILORESETMASK,
    I<1>:$CH1_ILORESETDONE_M,
    I<1>:$CH1_ILORESET,
    I<1>:$CH1_HSDPPCSRESET,
    I<1>:$CH1_GTTXRESET,
    I<1>:$CH1_GTRXRESET,
    I<1>:$CH1_EYESCANTRIGGER,
    I<1>:$CH1_EYESCANRESET,
    I<1>:$CH1_EYESCANDATAERROR_M,
    I<1>:$CH1_DMONITORCLK,
    I<1>:$CH1_DMONFIFORESET,
    I<1>:$CH1_CLKRSVD1,
    I<1>:$CH1_CLKRSVD0,
    I<1>:$CH1_CFOKOVRDSTART,
    I<1>:$CH1_CFOKOVRDRDY1_M,
    I<1>:$CH1_CFOKOVRDRDY0_M,
    I<1>:$CH1_CFOKOVRDPULSE,
    I<1>:$CH1_CFOKOVRDFINISH,
    I<1>:$CH1_CDRSTEPSX,
    I<1>:$CH1_CDRSTEPSQ,
    I<1>:$CH1_CDRSTEPDIR,
    I<1>:$CH1_CDRINCPCTRL,
    I<1>:$CH1_CDRFREQOS,
    I<1>:$CH1_CDRBMCDRREQ,
    I<1>:$CH1_BUFGTRST_M,
    I<1>:$CH1_BUFGTCE_M,
    I<1>:$CH0_TXUSRCLK,
    I<1>:$CH0_TXUSERRDY,
    I<1>:$CH0_TXSYNCDONE_M,
    I<1>:$CH0_TXSYNCALLIN,
    I<1>:$CH0_TXSWING,
    I<1>:$CH0_TXRESETDONE_M,
    I<1>:$CH0_TXPROGDIVRESETDONE_M,
    I<1>:$CH0_TXPROGDIVRESET,
    I<1>:$CH0_TXPRBSFORCEERR,
    I<1>:$CH0_TXPOLARITY,
    I<1>:$CH0_TXPMARESETDONE_M,
    I<1>:$CH0_TXPISOPD,
    I<1>:$CH0_TXPIPPMEN,
    I<1>:$CH0_TXPICODERESET,
    I<1>:$CH0_TXPICODEOVRDEN,
    I<1>:$CH0_TXPHSHIFT180DONE_M,
    I<1>:$CH0_TXPHSHIFT180,
    I<1>:$CH0_TXPHSETINITREQ,
    I<1>:$CH0_TXPHSETINITDONE_M,
    I<1>:$CH0_TXPHDLYTSTCLK,
    I<1>:$CH0_TXPHDLYRESETDONE_M,
    I<1>:$CH0_TXPHDLYRESET,
    I<1>:$CH0_TXPHDLYPD,
    I<1>:$CH0_TXPHALIGNREQ,
    I<1>:$CH0_TXPHALIGNOUTRSVD_M,
    I<1>:$CH0_TXPHALIGNERR_M,
    I<1>:$CH0_TXPHALIGNDONE_M,
    I<1>:$CH0_TXPCSRESETMASK,
    I<1>:$CH0_TXPAUSEDELAYALIGN,
    I<1>:$CH0_TXOUTCLK_M,
    I<1>:$CH0_TXONESZEROS,
    I<1>:$CH0_TXMLDCHAINREQ,
    I<1>:$CH0_TXMLDCHAINDONE,
    I<1>:$CH0_TXLATCLK,
    I<1>:$CH0_TXINHIBIT,
    I<1>:$CH0_TXELECIDLE,
    I<1>:$CH0_TXDLYALIGNREQ,
    I<1>:$CH0_TXDLYALIGNPROG_M,
    I<1>:$CH0_TXDLYALIGNERR_M,
    I<1>:$CH0_TXDETECTRX,
    I<1>:$CH0_TXDCCDONE_M,
    I<1>:$CH0_TXDAPICODERESET,
    I<1>:$CH0_TXDAPICODEOVRDEN,
    I<1>:$CH0_TXCOMWAKE,
    I<1>:$CH0_TXCOMSAS,
    I<1>:$CH0_TXCOMINIT,
    I<1>:$CH0_TXCOMFINISH_M,
    I<1>:$CH0_TX10GSTAT_M,
    I<1>:$CH0_TSTCLK1,
    I<1>:$CH0_TSTCLK0,
    I<1>:$CH0_RXVALID_M,
    I<1>:$CH0_RXUSRCLK,
    I<1>:$CH0_RXUSERRDY,
    I<1>:$CH0_RXTERMINATION,
    I<1>:$CH0_RXSYNCDONE_M,
    I<1>:$CH0_RXSYNCALLIN,
    I<1>:$CH0_RXSLIDERDY_M,
    I<1>:$CH0_RXSLIDE,
    I<1>:$CH0_RXRESETDONE_M,
    I<1>:$CH0_RXPROGDIVRESETDONE_M,
    I<1>:$CH0_RXPROGDIVRESET,
    I<1>:$CH0_RXPRBSLOCKED_M,
    I<1>:$CH0_RXPRBSERR_M,
    I<1>:$CH0_RXPRBSCNTRESET,
    I<1>:$CH0_RXPOLARITY,
    I<1>:$CH0_RXPMARESETDONE_M,
    I<1>:$CH0_RXPHSHIFT180DONE_M,
    I<1>:$CH0_RXPHSHIFT180,
    I<1>:$CH0_RXPHSETINITREQ,
    I<1>:$CH0_RXPHSETINITDONE_M,
    I<1>:$CH0_RXPHDLYRESETDONE_M,
    I<1>:$CH0_RXPHDLYRESET,
    I<1>:$CH0_RXPHDLYPD,
    I<1>:$CH0_RXPHALIGNREQ,
    I<1>:$CH0_RXPHALIGNERR_M,
    I<1>:$CH0_RXPHALIGNDONE_M,
    I<1>:$CH0_RXOUTCLK_M,
    I<1>:$CH0_RXOSINTSTROBESTARTED_M,
    I<1>:$CH0_RXOSINTSTROBEDONE_M,
    I<1>:$CH0_RXOSINTSTARTED_M,
    I<1>:$CH0_RXOSINTDONE_M,
    I<1>:$CH0_RXOOBRESET,
    I<1>:$CH0_RXMLFINEALIGNREQ,
    I<1>:$CH0_RXMLDCHAINREQ,
    I<1>:$CH0_RXMLDCHAINDONE,
    I<1>:$CH0_RXLPMEN,
    I<1>:$CH0_RXLATCLK,
    I<1>:$CH0_RXGEARBOXSLIP,
    I<1>:$CH0_RXFINEALIGNDONE_M,
    I<1>:$CH0_RXEQTRAINING,
    I<1>:$CH0_RXELECIDLE_M,
    I<1>:$CH0_RXDLYALIGNREQ,
    I<1>:$CH0_RXDLYALIGNPROG_M,
    I<1>:$CH0_RXDLYALIGNERR_M,
    I<1>:$CH0_RXDCCDONE_M,
    I<1>:$CH0_RXDAPICODERESET,
    I<1>:$CH0_RXDAPICODEOVRDEN,
    I<1>:$CH0_RXCOMWAKEDET_M,
    I<1>:$CH0_RXCOMSASDET_M,
    I<1>:$CH0_RXCOMMADET_M,
    I<1>:$CH0_RXCOMINITDET_M,
    I<1>:$CH0_RXCHANREALIGN_M,
    I<1>:$CH0_RXCHANISALIGNED_M,
    I<1>:$CH0_RXCHANBONDSEQ_M,
    I<1>:$CH0_RXCDRRESET,
    I<1>:$CH0_RXCDRPHDONE_M,
    I<1>:$CH0_RXCDROVRDEN,
    I<1>:$CH0_RXCDRLOCK_M,
    I<1>:$CH0_RXCDRHOLD,
    I<1>:$CH0_RXBYTEREALIGN_M,
    I<1>:$CH0_RXBYTEISALIGNED_M,
    I<1>:$CH0_RESETEXCEPTION_M,
    I<1>:$CH0_PHYSTATUS_M,
    I<1>:$CH0_PHYREADY_M,
    I<1>:$CH0_PHYESMADAPTSAVE,
    I<1>:$CH0_PCIERSTB,
    I<1>:$CH0_ILORESETMASK,
    I<1>:$CH0_ILORESETDONE_M,
    I<1>:$CH0_ILORESET,
    I<1>:$CH0_HSDPPCSRESET,
    I<1>:$CH0_GTTXRESET,
    I<1>:$CH0_GTRXRESET,
    I<1>:$CH0_EYESCANTRIGGER,
    I<1>:$CH0_EYESCANRESET,
    I<1>:$CH0_EYESCANDATAERROR_M,
    I<1>:$CH0_DMONITORCLK,
    I<1>:$CH0_DMONFIFORESET,
    I<1>:$CH0_CLKRSVD1,
    I<1>:$CH0_CLKRSVD0,
    I<1>:$CH0_CFOKOVRDSTART,
    I<1>:$CH0_CFOKOVRDRDY1_M,
    I<1>:$CH0_CFOKOVRDRDY0_M,
    I<1>:$CH0_CFOKOVRDPULSE,
    I<1>:$CH0_CFOKOVRDFINISH,
    I<1>:$CH0_CDRSTEPSX,
    I<1>:$CH0_CDRSTEPSQ,
    I<1>:$CH0_CDRSTEPDIR,
    I<1>:$CH0_CDRINCPCTRL,
    I<1>:$CH0_CDRFREQOS,
    I<1>:$CH0_CDRBMCDRREQ,
    I<1>:$CH0_BUFGTRST_M,
    I<1>:$CH0_BUFGTCE_M,
    I<1>:$BGRCALOVRDENB,
    I<1>:$BGPDB,
    I<1>:$BGMONITORENB,
    I<1>:$BGBYPASSB,
    I<1>:$AXISCLK,
    I<1>:$APB3PWRITE,
    I<1>:$APB3PSLVERR_M,
    I<1>:$APB3PSEL,
    I<1>:$APB3PRESETN,
    I<1>:$APB3PREADY_M,
    I<1>:$APB3PENABLE,
    I<1>:$APB3CLK,
    I<1>:$ALTCLK,

    // XPIPE_QUAD parameters follows
    StrAttr:$DATA_RATE,
    SI64Attr:$GT_CHANNELS,
    StrAttr:$SIM_DEVICE,
    APIntAttr<I<32>>:$XPIPE_CLKDLY_CFG,
    APIntAttr<I<32>>:$XPIPE_CLK_CFG,
    APIntAttr<I<1>>:$XPIPE_INSTANTIATED,
    StrAttr:$XPIPE_LINK0_CFG,
    StrAttr:$XPIPE_LINK1_CFG,
    StrAttr:$XPIPE_LOC,
    APIntAttr<I<2>>:$XPIPE_MODE,
    APIntAttr<I<16>>:$XPIPE_REG_CFG,
    APIntAttr<I<32>>:$XPIPE_RSVD
  );

  let results = (outs
    I<8>:$XPIPE_RXMARGINRESPAYLOAD_3,
    I<8>:$XPIPE_RXMARGINRESPAYLOAD_2,
    I<8>:$XPIPE_RXMARGINRESPAYLOAD_1,
    I<8>:$XPIPE_RXMARGINRESPAYLOAD,
    I<8>:$XPIPE_RXMARGINREQPAYLOAD_M_3,
    I<8>:$XPIPE_RXMARGINREQPAYLOAD_M_2,
    I<8>:$XPIPE_RXMARGINREQPAYLOAD_M_1,
    I<8>:$XPIPE_RXMARGINREQPAYLOAD_M,
    I<8>:$RXMARGINRESPAYLD,
    I<8>:$RXMARGINREQPAYLD_M,
    I<8>:$HSCLK1_RPLLRSVDOUT,
    I<8>:$HSCLK1_RPLLRSVD1_M,
    I<8>:$HSCLK1_RPLLRSVD0_M,
    I<8>:$HSCLK1_RPLLFBDIV_M,
    I<8>:$HSCLK1_LCPLLRSVDOUT,
    I<8>:$HSCLK1_LCPLLRSVD1_M,
    I<8>:$HSCLK1_LCPLLRSVD0_M,
    I<8>:$HSCLK1_LCPLLFBDIV_M,
    I<8>:$HSCLK0_RPLLRSVDOUT,
    I<8>:$HSCLK0_RPLLRSVD1_M,
    I<8>:$HSCLK0_RPLLRSVD0_M,
    I<8>:$HSCLK0_RPLLFBDIV_M,
    I<8>:$HSCLK0_LCPLLRSVDOUT,
    I<8>:$HSCLK0_LCPLLRSVD1_M,
    I<8>:$HSCLK0_LCPLLRSVD0_M,
    I<8>:$HSCLK0_LCPLLFBDIV_M,
    I<8>:$CH3_TXRATE_M,
    I<8>:$CH3_TXDATAEXTENDRSVD_M,
    I<8>:$CH3_TXCTRL2_M,
    I<8>:$CH3_RXRATE_M,
    I<8>:$CH3_RXDATAEXTENDRSVD,
    I<8>:$CH3_RXCTRL3,
    I<8>:$CH3_RXCTRL2,
    I<8>:$CH3_RX10GSTAT,
    I<8>:$CH2_TXRATE_M,
    I<8>:$CH2_TXDATAEXTENDRSVD_M,
    I<8>:$CH2_TXCTRL2_M,
    I<8>:$CH2_RXRATE_M,
    I<8>:$CH2_RXDATAEXTENDRSVD,
    I<8>:$CH2_RXCTRL3,
    I<8>:$CH2_RXCTRL2,
    I<8>:$CH2_RX10GSTAT,
    I<8>:$CH1_TXRATE_M,
    I<8>:$CH1_TXDATAEXTENDRSVD_M,
    I<8>:$CH1_TXCTRL2_M,
    I<8>:$CH1_RXRATE_M,
    I<8>:$CH1_RXDATAEXTENDRSVD,
    I<8>:$CH1_RXCTRL3,
    I<8>:$CH1_RXCTRL2,
    I<8>:$CH1_RX10GSTAT,
    I<8>:$CH0_TXRATE_M,
    I<8>:$CH0_TXDATAEXTENDRSVD_M,
    I<8>:$CH0_TXCTRL2_M,
    I<8>:$CH0_RXRATE_M,
    I<8>:$CH0_RXDATAEXTENDRSVD,
    I<8>:$CH0_RXCTRL3,
    I<8>:$CH0_RXCTRL2,
    I<8>:$CH0_RX10GSTAT,
    I<7>:$XPIPE_PIPE_CH9_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH8_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH7_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH6_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH5_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH4_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH3_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH2_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH1_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH15_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH14_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH13_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH12_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH11_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH10_TXMAINCURSOR_M,
    I<7>:$XPIPE_PIPE_CH0_TXMAINCURSOR_M,
    I<7>:$XPIPE_HSDP_TXSEQUENCE_M_2,
    I<7>:$XPIPE_HSDP_TXSEQUENCE_M_1,
    I<7>:$XPIPE_HSDP_TXSEQUENCE_M,
    I<7>:$CH3_TXSEQUENCE_M,
    I<7>:$CH3_TXMAINCURSOR_M,
    I<7>:$CH3_RXPMARESETMASK_M,
    I<7>:$CH2_TXSEQUENCE_M,
    I<7>:$CH2_TXMAINCURSOR_M,
    I<7>:$CH2_RXPMARESETMASK_M,
    I<7>:$CH1_TXSEQUENCE_M,
    I<7>:$CH1_TXMAINCURSOR_M,
    I<7>:$CH1_RXPMARESETMASK_M,
    I<7>:$CH0_TXSEQUENCE_M,
    I<7>:$CH0_TXMAINCURSOR_M,
    I<7>:$CH0_RXPMARESETMASK_M,
    I<6>:$XPIPE_PCIELTSSMSTATE_M_1,
    I<6>:$XPIPE_PCIELTSSMSTATE_M,
    I<6>:$PCIELTSSM_M,
    I<6>:$CH3_TXHEADER_M,
    I<6>:$CH3_RXHEADER,
    I<6>:$CH2_TXHEADER_M,
    I<6>:$CH2_RXHEADER,
    I<6>:$CH1_TXHEADER_M,
    I<6>:$CH1_RXHEADER,
    I<6>:$CH0_TXHEADER_M,
    I<6>:$CH0_RXHEADER,
    I<5>:$XPIPE_PIPE_CH9_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH9_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH8_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH8_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH7_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH7_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH6_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH6_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH5_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH5_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH4_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH4_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH3_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH3_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH2_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH2_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH1_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH1_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH15_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH15_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH14_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH14_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH13_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH13_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH12_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH12_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH11_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH11_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH10_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH10_TXPOSTCURSOR_M,
    I<5>:$XPIPE_PIPE_CH0_TXPRECURSOR_M,
    I<5>:$XPIPE_PIPE_CH0_TXPOSTCURSOR_M,
    I<5>:$CH3_TXPRECURSOR_M,
    I<5>:$CH3_TXPOSTCURSOR_M,
    I<5>:$CH3_TXPIPPMSTEPSIZE_M,
    I<5>:$CH3_TXDIFFCTRL_M,
    I<5>:$CH3_RXPCSRESETMASK_M,
    I<5>:$CH3_RXCHBONDO,
    I<5>:$CH3_RXCHBONDI_M,
    I<5>:$CH2_TXPRECURSOR_M,
    I<5>:$CH2_TXPOSTCURSOR_M,
    I<5>:$CH2_TXPIPPMSTEPSIZE_M,
    I<5>:$CH2_TXDIFFCTRL_M,
    I<5>:$CH2_RXPCSRESETMASK_M,
    I<5>:$CH2_RXCHBONDO,
    I<5>:$CH2_RXCHBONDI_M,
    I<5>:$CH1_TXPRECURSOR_M,
    I<5>:$CH1_TXPOSTCURSOR_M,
    I<5>:$CH1_TXPIPPMSTEPSIZE_M,
    I<5>:$CH1_TXDIFFCTRL_M,
    I<5>:$CH1_RXPCSRESETMASK_M,
    I<5>:$CH1_RXCHBONDO,
    I<5>:$CH1_RXCHBONDI_M,
    I<5>:$CH0_TXPRECURSOR_M,
    I<5>:$CH0_TXPOSTCURSOR_M,
    I<5>:$CH0_TXPIPPMSTEPSIZE_M,
    I<5>:$CH0_TXDIFFCTRL_M,
    I<5>:$CH0_RXPCSRESETMASK_M,
    I<5>:$CH0_RXCHBONDO,
    I<5>:$CH0_RXCHBONDI_M,
    I<5>:$BGRCALOVRD_M,
    I<4>:$XPIPE_RXMARGINRESCMD_3,
    I<4>:$XPIPE_RXMARGINRESCMD_2,
    I<4>:$XPIPE_RXMARGINRESCMD_1,
    I<4>:$XPIPE_RXMARGINRESCMD,
    I<4>:$XPIPE_RXMARGINREQCMD_M_3,
    I<4>:$XPIPE_RXMARGINREQCMD_M_2,
    I<4>:$XPIPE_RXMARGINREQCMD_M_1,
    I<4>:$XPIPE_RXMARGINREQCMD_M,
    I<4>:$XPIPE_BUFGTRST_MASK_1,
    I<4>:$XPIPE_BUFGTRST_MASK,
    I<4>:$XPIPE_BUFGTCE_MASK_1,
    I<4>:$XPIPE_BUFGTCE_MASK,
    I<4>:$RXMARGINRESCMD,
    I<4>:$RXMARGINREQCMD_M,
    I<4>:$MSTTXRESET_M,
    I<4>:$MSTTXRESETDONE,
    I<4>:$MSTRXRESET_M,
    I<4>:$MSTRXRESETDONE,
    I<4>:$CH3_TXPRBSSEL_M,
    I<4>:$CH3_RXPRBSSEL_M,
    I<4>:$CH3_BUFGTRSTMASK,
    I<4>:$CH3_BUFGTCEMASK,
    I<4>:$CH2_TXPRBSSEL_M,
    I<4>:$CH2_RXPRBSSEL_M,
    I<4>:$CH2_BUFGTRSTMASK,
    I<4>:$CH2_BUFGTCEMASK,
    I<4>:$CH1_TXPRBSSEL_M,
    I<4>:$CH1_RXPRBSSEL_M,
    I<4>:$CH1_BUFGTRSTMASK,
    I<4>:$CH1_BUFGTCEMASK,
    I<4>:$CH0_TXPRBSSEL_M,
    I<4>:$CH0_RXPRBSSEL_M,
    I<4>:$CH0_BUFGTRSTMASK,
    I<4>:$CH0_BUFGTCEMASK,
    I<32>:$XPIPE_PIPE_CH9_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH9_RXDATA,
    I<32>:$XPIPE_PIPE_CH8_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH8_RXDATA,
    I<32>:$XPIPE_PIPE_CH7_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH7_RXDATA,
    I<32>:$XPIPE_PIPE_CH6_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH6_RXDATA,
    I<32>:$XPIPE_PIPE_CH5_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH5_RXDATA,
    I<32>:$XPIPE_PIPE_CH4_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH4_RXDATA,
    I<32>:$XPIPE_PIPE_CH3_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH3_RXDATA,
    I<32>:$XPIPE_PIPE_CH2_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH2_RXDATA,
    I<32>:$XPIPE_PIPE_CH1_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH1_RXDATA,
    I<32>:$XPIPE_PIPE_CH15_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH15_RXDATA,
    I<32>:$XPIPE_PIPE_CH14_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH14_RXDATA,
    I<32>:$XPIPE_PIPE_CH13_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH13_RXDATA,
    I<32>:$XPIPE_PIPE_CH12_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH12_RXDATA,
    I<32>:$XPIPE_PIPE_CH11_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH11_RXDATA,
    I<32>:$XPIPE_PIPE_CH10_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH10_RXDATA,
    I<32>:$XPIPE_PIPE_CH0_TXDATA_M,
    I<32>:$XPIPE_PIPE_CH0_RXDATA,
    I<32>:$S2_AXIS_TDATA_M,
    I<32>:$S1_AXIS_TDATA_M,
    I<32>:$S0_AXIS_TDATA_M,
    I<32>:$M2_AXIS_TDATA,
    I<32>:$M1_AXIS_TDATA,
    I<32>:$M0_AXIS_TDATA,
    I<32>:$CTRLRSVDOUT,
    I<32>:$CH3_DMONITOROUT,
    I<32>:$CH2_DMONITOROUT,
    I<32>:$CH1_DMONITOROUT,
    I<32>:$CH0_DMONITOROUT,
    I<32>:$APB3PWDATA_M,
    I<32>:$APB3PRDATA,
    I<3>:$XPIPE_PIPE_CH9_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH9_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH8_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH8_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH7_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH7_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH6_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH6_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH5_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH5_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH4_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH4_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH3_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH3_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH2_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH2_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH1_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH1_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH15_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH15_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH14_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH14_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH13_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH13_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH12_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH12_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH11_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH11_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH10_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH10_RXSTATUS,
    I<3>:$XPIPE_PIPE_CH0_TXMARGIN_M,
    I<3>:$XPIPE_PIPE_CH0_RXSTATUS,
    I<3>:$XPIPE_PCIE_RATE_M_1,
    I<3>:$XPIPE_PCIE_RATE_M,
    I<3>:$HSCLK1_RPLLREFCLKSEL_M,
    I<3>:$HSCLK1_LCPLLREFCLKSEL_M,
    I<3>:$HSCLK0_RPLLREFCLKSEL_M,
    I<3>:$HSCLK0_LCPLLREFCLKSEL_M,
    I<3>:$CH3_TXPMARESETMASK_M,
    I<3>:$CH3_TXMARGIN_M,
    I<3>:$CH3_RXSTATUS,
    I<3>:$CH3_RXBUFSTATUS,
    I<3>:$CH3_LOOPBACK_M,
    I<3>:$CH2_TXPMARESETMASK_M,
    I<3>:$CH2_TXMARGIN_M,
    I<3>:$CH2_RXSTATUS,
    I<3>:$CH2_RXBUFSTATUS,
    I<3>:$CH2_LOOPBACK_M,
    I<3>:$CH1_TXPMARESETMASK_M,
    I<3>:$CH1_TXMARGIN_M,
    I<3>:$CH1_RXSTATUS,
    I<3>:$CH1_RXBUFSTATUS,
    I<3>:$CH1_LOOPBACK_M,
    I<3>:$CH0_TXPMARESETMASK_M,
    I<3>:$CH0_TXMARGIN_M,
    I<3>:$CH0_RXSTATUS,
    I<3>:$CH0_RXBUFSTATUS,
    I<3>:$CH0_LOOPBACK_M,
    I<26>:$HSCLK1_RPLLSDMDATA_M,
    I<26>:$HSCLK1_LCPLLSDMDATA_M,
    I<26>:$HSCLK0_RPLLSDMDATA_M,
    I<26>:$HSCLK0_LCPLLSDMDATA_M,
    I<2>:$XPIPE_RXMARGINRESLANENUM_3,
    I<2>:$XPIPE_RXMARGINRESLANENUM_2,
    I<2>:$XPIPE_RXMARGINRESLANENUM_1,
    I<2>:$XPIPE_RXMARGINRESLANENUM,
    I<2>:$XPIPE_RXMARGINREQLANENUM_M_3,
    I<2>:$XPIPE_RXMARGINREQLANENUM_M_2,
    I<2>:$XPIPE_RXMARGINREQLANENUM_M_1,
    I<2>:$XPIPE_RXMARGINREQLANENUM_M,
    I<2>:$XPIPE_PIPE_CH9_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH9_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH9_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH9_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH9_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH8_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH8_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH8_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH8_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH8_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH7_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH7_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH7_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH7_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH7_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH6_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH6_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH6_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH6_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH6_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH5_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH5_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH5_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH5_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH5_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH4_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH4_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH4_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH4_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH4_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH3_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH3_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH3_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH3_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH3_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH2_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH2_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH2_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH2_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH2_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH1_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH1_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH1_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH1_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH1_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH15_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH15_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH15_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH15_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH15_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH14_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH14_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH14_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH14_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH14_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH13_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH13_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH13_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH13_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH13_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH12_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH12_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH12_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH12_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH12_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH11_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH11_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH11_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH11_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH11_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH10_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH10_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH10_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH10_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH10_POWERDOWN_M,
    I<2>:$XPIPE_PIPE_CH0_TXSYNCHEADER_M,
    I<2>:$XPIPE_PIPE_CH0_TXCHARISK_M,
    I<2>:$XPIPE_PIPE_CH0_RXSYNCHEADER,
    I<2>:$XPIPE_PIPE_CH0_RXCHARISK,
    I<2>:$XPIPE_PIPE_CH0_POWERDOWN_M,
    I<2>:$XPIPE_HSDP_TXHEADER_M_2,
    I<2>:$XPIPE_HSDP_TXHEADER_M_1,
    I<2>:$XPIPE_HSDP_TXHEADER_M,
    I<2>:$XPIPE_HSDP_RXHEADER_2,
    I<2>:$XPIPE_HSDP_RXHEADER_1,
    I<2>:$XPIPE_HSDP_RXHEADER,
    I<2>:$RXMARGINRESLANENUM,
    I<2>:$RXMARGINREQLANENUM_M,
    I<2>:$HSCLK1_RPLLRESETMASK_M,
    I<2>:$HSCLK1_LCPLLRESETMASK_M,
    I<2>:$HSCLK0_RPLLRESETMASK_M,
    I<2>:$HSCLK0_LCPLLRESETMASK_M,
    I<2>:$CH3_TXRESETMODE_M,
    I<2>:$CH3_TXPHALIGNRESETMASK_M,
    I<2>:$CH3_TXPD_M,
    I<2>:$CH3_TXDEEMPH_M,
    I<2>:$CH3_TXBUFSTATUS,
    I<2>:$CH3_RXSTARTOFSEQ,
    I<2>:$CH3_RXRESETMODE_M,
    I<2>:$CH3_RXPHALIGNRESETMASK_M,
    I<2>:$CH3_RXPD_M,
    I<2>:$CH3_RXHEADERVALID,
    I<2>:$CH3_RXDATAVALID,
    I<2>:$CH3_RXCLKCORCNT,
    I<2>:$CH2_TXRESETMODE_M,
    I<2>:$CH2_TXPHALIGNRESETMASK_M,
    I<2>:$CH2_TXPD_M,
    I<2>:$CH2_TXDEEMPH_M,
    I<2>:$CH2_TXBUFSTATUS,
    I<2>:$CH2_RXSTARTOFSEQ,
    I<2>:$CH2_RXRESETMODE_M,
    I<2>:$CH2_RXPHALIGNRESETMASK_M,
    I<2>:$CH2_RXPD_M,
    I<2>:$CH2_RXHEADERVALID,
    I<2>:$CH2_RXDATAVALID,
    I<2>:$CH2_RXCLKCORCNT,
    I<2>:$CH1_TXRESETMODE_M,
    I<2>:$CH1_TXPHALIGNRESETMASK_M,
    I<2>:$CH1_TXPD_M,
    I<2>:$CH1_TXDEEMPH_M,
    I<2>:$CH1_TXBUFSTATUS,
    I<2>:$CH1_RXSTARTOFSEQ,
    I<2>:$CH1_RXRESETMODE_M,
    I<2>:$CH1_RXPHALIGNRESETMASK_M,
    I<2>:$CH1_RXPD_M,
    I<2>:$CH1_RXHEADERVALID,
    I<2>:$CH1_RXDATAVALID,
    I<2>:$CH1_RXCLKCORCNT,
    I<2>:$CH0_TXRESETMODE_M,
    I<2>:$CH0_TXPHALIGNRESETMASK_M,
    I<2>:$CH0_TXPD_M,
    I<2>:$CH0_TXDEEMPH_M,
    I<2>:$CH0_TXBUFSTATUS,
    I<2>:$CH0_RXSTARTOFSEQ,
    I<2>:$CH0_RXRESETMODE_M,
    I<2>:$CH0_RXPHALIGNRESETMASK_M,
    I<2>:$CH0_RXPD_M,
    I<2>:$CH0_RXHEADERVALID,
    I<2>:$CH0_RXDATAVALID,
    I<2>:$CH0_RXCLKCORCNT,
    I<20>:$CH3_TSTIN_M,
    I<20>:$CH2_TSTIN_M,
    I<20>:$CH1_TSTIN_M,
    I<20>:$CH0_TSTIN_M,
    I<16>:$GPO,
    I<16>:$GPI_M,
    I<16>:$DEBUGTRACETDATA,
    I<16>:$CTRLRSVDIN0_M,
    I<16>:$CH3_TXCTRL1_M,
    I<16>:$CH3_TXCTRL0_M,
    I<16>:$CH3_RXCTRL1,
    I<16>:$CH3_RXCTRL0,
    I<16>:$CH3_PINRSVDAS,
    I<16>:$CH3_PCSRSVDOUT,
    I<16>:$CH3_PCSRSVDIN_M,
    I<16>:$CH3_GTRSVD_M,
    I<16>:$CH2_TXCTRL1_M,
    I<16>:$CH2_TXCTRL0_M,
    I<16>:$CH2_RXCTRL1,
    I<16>:$CH2_RXCTRL0,
    I<16>:$CH2_PINRSVDAS,
    I<16>:$CH2_PCSRSVDOUT,
    I<16>:$CH2_PCSRSVDIN_M,
    I<16>:$CH2_GTRSVD_M,
    I<16>:$CH1_TXCTRL1_M,
    I<16>:$CH1_TXCTRL0_M,
    I<16>:$CH1_RXCTRL1,
    I<16>:$CH1_RXCTRL0,
    I<16>:$CH1_PINRSVDAS,
    I<16>:$CH1_PCSRSVDOUT,
    I<16>:$CH1_PCSRSVDIN_M,
    I<16>:$CH1_GTRSVD_M,
    I<16>:$CH0_TXCTRL1_M,
    I<16>:$CH0_TXCTRL0_M,
    I<16>:$CH0_RXCTRL1,
    I<16>:$CH0_RXCTRL0,
    I<16>:$CH0_PINRSVDAS,
    I<16>:$CH0_PCSRSVDOUT,
    I<16>:$CH0_PCSRSVDIN_M,
    I<16>:$CH0_GTRSVD_M,
    I<16>:$APB3PADDR_M,
    I<14>:$CTRLRSVDIN1_M,
    I<128>:$CH3_TXDATA_M,
    I<128>:$CH3_RXDATA,
    I<128>:$CH2_TXDATA_M,
    I<128>:$CH2_RXDATA,
    I<128>:$CH1_TXDATA_M,
    I<128>:$CH1_RXDATA,
    I<128>:$CH0_TXDATA_M,
    I<128>:$CH0_RXDATA,
    I<12>:$XPIPE_BUFGTDIV_1,
    I<12>:$XPIPE_BUFGTDIV,
    I<12>:$UBINTR_M,
    I<12>:$CH3_BUFGTDIV,
    I<12>:$CH2_BUFGTDIV,
    I<12>:$CH1_BUFGTDIV,
    I<12>:$CH0_BUFGTDIV,
    I<1>:$XPIPE_RXMARGINRESREQ_3,
    I<1>:$XPIPE_RXMARGINRESREQ_2,
    I<1>:$XPIPE_RXMARGINRESREQ_1,
    I<1>:$XPIPE_RXMARGINRESREQ,
    I<1>:$XPIPE_RXMARGINRESACK_M_3,
    I<1>:$XPIPE_RXMARGINRESACK_M_2,
    I<1>:$XPIPE_RXMARGINRESACK_M_1,
    I<1>:$XPIPE_RXMARGINRESACK_M,
    I<1>:$XPIPE_RXMARGINREQREQ_M_3,
    I<1>:$XPIPE_RXMARGINREQREQ_M_2,
    I<1>:$XPIPE_RXMARGINREQREQ_M_1,
    I<1>:$XPIPE_RXMARGINREQREQ_M,
    I<1>:$XPIPE_RXMARGINREQACK_3,
    I<1>:$XPIPE_RXMARGINREQACK_2,
    I<1>:$XPIPE_RXMARGINREQACK_1,
    I<1>:$XPIPE_RXMARGINREQACK,
    I<1>:$XPIPE_PIPE_CH9_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH9_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH9_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH9_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH9_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH9_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH9_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH9_RXVALID,
    I<1>:$XPIPE_PIPE_CH9_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH9_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH9_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH9_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH9_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH9_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH8_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH8_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH8_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH8_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH8_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH8_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH8_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH8_RXVALID,
    I<1>:$XPIPE_PIPE_CH8_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH8_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH8_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH8_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH8_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH8_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH7_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH7_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH7_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH7_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH7_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH7_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH7_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH7_RXVALID,
    I<1>:$XPIPE_PIPE_CH7_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH7_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH7_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH7_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH7_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH7_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH6_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH6_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH6_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH6_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH6_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH6_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH6_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH6_RXVALID,
    I<1>:$XPIPE_PIPE_CH6_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH6_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH6_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH6_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH6_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH6_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH5_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH5_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH5_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH5_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH5_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH5_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH5_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH5_RXVALID,
    I<1>:$XPIPE_PIPE_CH5_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH5_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH5_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH5_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH5_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH5_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH4_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH4_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH4_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH4_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH4_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH4_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH4_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH4_RXVALID,
    I<1>:$XPIPE_PIPE_CH4_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH4_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH4_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH4_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH4_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH4_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH3_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH3_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH3_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH3_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH3_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH3_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH3_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH3_RXVALID,
    I<1>:$XPIPE_PIPE_CH3_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH3_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH3_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH3_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH3_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH3_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH2_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH2_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH2_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH2_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH2_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH2_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH2_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH2_RXVALID,
    I<1>:$XPIPE_PIPE_CH2_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH2_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH2_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH2_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH2_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH2_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH1_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH1_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH1_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH1_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH1_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH1_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH1_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH1_RXVALID,
    I<1>:$XPIPE_PIPE_CH1_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH1_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH1_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH1_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH1_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH1_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH15_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH15_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH15_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH15_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH15_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH15_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH15_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH15_RXVALID,
    I<1>:$XPIPE_PIPE_CH15_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH15_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH15_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH15_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH15_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH15_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH14_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH14_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH14_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH14_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH14_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH14_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH14_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH14_RXVALID,
    I<1>:$XPIPE_PIPE_CH14_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH14_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH14_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH14_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH14_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH14_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH13_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH13_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH13_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH13_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH13_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH13_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH13_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH13_RXVALID,
    I<1>:$XPIPE_PIPE_CH13_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH13_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH13_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH13_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH13_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH13_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH12_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH12_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH12_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH12_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH12_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH12_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH12_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH12_RXVALID,
    I<1>:$XPIPE_PIPE_CH12_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH12_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH12_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH12_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH12_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH12_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH11_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH11_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH11_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH11_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH11_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH11_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH11_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH11_RXVALID,
    I<1>:$XPIPE_PIPE_CH11_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH11_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH11_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH11_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH11_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH11_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH10_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH10_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH10_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH10_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH10_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH10_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH10_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH10_RXVALID,
    I<1>:$XPIPE_PIPE_CH10_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH10_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH10_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH10_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH10_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH10_PHYSTATUS,
    I<1>:$XPIPE_PIPE_CH0_TXSWING_M,
    I<1>:$XPIPE_PIPE_CH0_TXSTARTBLOCK_M,
    I<1>:$XPIPE_PIPE_CH0_TXELECIDLE_M,
    I<1>:$XPIPE_PIPE_CH0_TXDETECTRXLOOPBACK_M,
    I<1>:$XPIPE_PIPE_CH0_TXDEEMPH_M,
    I<1>:$XPIPE_PIPE_CH0_TXDATAVALID_M,
    I<1>:$XPIPE_PIPE_CH0_TXCOMPLIANCE_M,
    I<1>:$XPIPE_PIPE_CH0_RXVALID,
    I<1>:$XPIPE_PIPE_CH0_RXTERMINATION_M,
    I<1>:$XPIPE_PIPE_CH0_RXSTARTBLOCK,
    I<1>:$XPIPE_PIPE_CH0_RXPOLARITY_M,
    I<1>:$XPIPE_PIPE_CH0_RXELECIDLE,
    I<1>:$XPIPE_PIPE_CH0_RXDATAVALID,
    I<1>:$XPIPE_PIPE_CH0_PHYSTATUS,
    I<1>:$XPIPE_PHY_READY_1,
    I<1>:$XPIPE_PHY_READY,
    I<1>:$XPIPE_PHYREADY_TO_BOT,
    I<1>:$XPIPE_PHYREADY_FR_BOT_M,
    I<1>:$XPIPE_PHYESMADAPTSAVE_M_1,
    I<1>:$XPIPE_PHYESMADAPTSAVE_M,
    I<1>:$XPIPE_PCIE_PERST_N_M_1,
    I<1>:$XPIPE_PCIE_PERST_N_M,
    I<1>:$XPIPE_PCIELINKREACHTARGET_M_1,
    I<1>:$XPIPE_PCIELINKREACHTARGET_M,
    I<1>:$XPIPE_HSDP_TXRESETDONE_2,
    I<1>:$XPIPE_HSDP_TXRESETDONE_1,
    I<1>:$XPIPE_HSDP_TXRESETDONE,
    I<1>:$XPIPE_HSDP_RXRESETDONE_2,
    I<1>:$XPIPE_HSDP_RXRESETDONE_1,
    I<1>:$XPIPE_HSDP_RXRESETDONE,
    I<1>:$XPIPE_HSDP_RXPCSRESET_M_2,
    I<1>:$XPIPE_HSDP_RXPCSRESET_M_1,
    I<1>:$XPIPE_HSDP_RXPCSRESET_M,
    I<1>:$XPIPE_HSDP_RXHEADERVALID_2,
    I<1>:$XPIPE_HSDP_RXHEADERVALID_1,
    I<1>:$XPIPE_HSDP_RXHEADERVALID,
    I<1>:$XPIPE_HSDP_RXGEARBOXSLIP_M_2,
    I<1>:$XPIPE_HSDP_RXGEARBOXSLIP_M_1,
    I<1>:$XPIPE_HSDP_RXGEARBOXSLIP_M,
    I<1>:$XPIPE_HSDP_RXDATAVALID_2,
    I<1>:$XPIPE_HSDP_RXDATAVALID_1,
    I<1>:$XPIPE_HSDP_RXDATAVALID,
    I<1>:$XPIPE_GT_RXUSRCLK_M,
    I<1>:$XPIPE_GT_RXOUTCLK,
    I<1>:$XPIPE_GT_PIPECLK_M_1,
    I<1>:$XPIPE_GT_PIPECLK_M,
    I<1>:$XPIPE_GT_OUTCLK_1,
    I<1>:$XPIPE_GT_OUTCLK,
    I<1>:$XPIPE_BUFGTRST_1,
    I<1>:$XPIPE_BUFGTRST,
    I<1>:$XPIPE_BUFGTCE_1,
    I<1>:$XPIPE_BUFGTCE,
    I<1>:$UNCORRECTERR,
    I<1>:$UBTXUART,
    I<1>:$UBRXUART_M,
    I<1>:$UBMBRST_M,
    I<1>:$UBIOLMBRST_M,
    I<1>:$UBINTERRUPT,
    I<1>:$UBENABLE_M,
    I<1>:$TXOUTCLKDBG_SOUTH,
    I<1>:$TXOUTCLKDBG_NORTH,
    I<1>:$TRIGOUT0,
    I<1>:$TRIGIN0_M,
    I<1>:$TRIGACKOUT0_M,
    I<1>:$TRIGACKIN0,
    I<1>:$S2_AXIS_TVALID_M,
    I<1>:$S2_AXIS_TREADY,
    I<1>:$S2_AXIS_TLAST_M,
    I<1>:$S1_AXIS_TVALID_M,
    I<1>:$S1_AXIS_TREADY,
    I<1>:$S1_AXIS_TLAST_M,
    I<1>:$S0_AXIS_TVALID_M,
    I<1>:$S0_AXIS_TREADY,
    I<1>:$S0_AXIS_TLAST_M,
    I<1>:$RXMARGINRESREQ,
    I<1>:$RXMARGINRESACK_M,
    I<1>:$RXMARGINREQREQ_M,
    I<1>:$RXMARGINREQACK,
    I<1>:$RXMARGINCLK_M,
    I<1>:$REFCLK1_GTREFCLKPD_M,
    I<1>:$REFCLK1_CLKTESTSIG_M,
    I<1>:$REFCLK0_GTREFCLKPD_M,
    I<1>:$REFCLK0_CLKTESTSIG_M,
    I<1>:$RCALENB_M,
    I<1>:$PCIELINKREACHTARGET_M,
    I<1>:$M2_AXIS_TVALID,
    I<1>:$M2_AXIS_TREADY_M,
    I<1>:$M2_AXIS_TLAST,
    I<1>:$M1_AXIS_TVALID,
    I<1>:$M1_AXIS_TREADY_M,
    I<1>:$M1_AXIS_TLAST,
    I<1>:$M0_AXIS_TVALID,
    I<1>:$M0_AXIS_TREADY_M,
    I<1>:$M0_AXIS_TLAST,
    I<1>:$HSCLK1_RPLLSDMTOGGLE_M,
    I<1>:$HSCLK1_RPLLRESET_M,
    I<1>:$HSCLK1_RPLLRESETBYPASSMODE_M,
    I<1>:$HSCLK1_RPLLREFCLKMONITOR,
    I<1>:$HSCLK1_RPLLREFCLKLOST,
    I<1>:$HSCLK1_RPLLPD_M,
    I<1>:$HSCLK1_RPLLLOCK,
    I<1>:$HSCLK1_RPLLGTGREFCLK_M,
    I<1>:$HSCLK1_RPLLFBCLKLOST,
    I<1>:$HSCLK1_RPLLCLKRSVD1_M,
    I<1>:$HSCLK1_RPLLCLKRSVD0_M,
    I<1>:$HSCLK1_LCPLLSDMTOGGLE_M,
    I<1>:$HSCLK1_LCPLLRESET_M,
    I<1>:$HSCLK1_LCPLLRESETBYPASSMODE_M,
    I<1>:$HSCLK1_LCPLLREFCLKMONITOR,
    I<1>:$HSCLK1_LCPLLREFCLKLOST,
    I<1>:$HSCLK1_LCPLLPD_M,
    I<1>:$HSCLK1_LCPLLLOCK,
    I<1>:$HSCLK1_LCPLLGTGREFCLK_M,
    I<1>:$HSCLK1_LCPLLFBCLKLOST,
    I<1>:$HSCLK1_LCPLLCLKRSVD1_M,
    I<1>:$HSCLK1_LCPLLCLKRSVD0_M,
    I<1>:$HSCLK0_RPLLSDMTOGGLE_M,
    I<1>:$HSCLK0_RPLLRESET_M,
    I<1>:$HSCLK0_RPLLRESETBYPASSMODE_M,
    I<1>:$HSCLK0_RPLLREFCLKMONITOR,
    I<1>:$HSCLK0_RPLLREFCLKLOST,
    I<1>:$HSCLK0_RPLLPD_M,
    I<1>:$HSCLK0_RPLLLOCK,
    I<1>:$HSCLK0_RPLLGTGREFCLK_M,
    I<1>:$HSCLK0_RPLLFBCLKLOST,
    I<1>:$HSCLK0_RPLLCLKRSVD1_M,
    I<1>:$HSCLK0_RPLLCLKRSVD0_M,
    I<1>:$HSCLK0_LCPLLSDMTOGGLE_M,
    I<1>:$HSCLK0_LCPLLRESET_M,
    I<1>:$HSCLK0_LCPLLRESETBYPASSMODE_M,
    I<1>:$HSCLK0_LCPLLREFCLKMONITOR,
    I<1>:$HSCLK0_LCPLLREFCLKLOST,
    I<1>:$HSCLK0_LCPLLPD_M,
    I<1>:$HSCLK0_LCPLLLOCK,
    I<1>:$HSCLK0_LCPLLGTGREFCLK_M,
    I<1>:$HSCLK0_LCPLLFBCLKLOST,
    I<1>:$HSCLK0_LCPLLCLKRSVD1_M,
    I<1>:$HSCLK0_LCPLLCLKRSVD0_M,
    I<1>:$GTPOWERGOOD,
    I<1>:$DEBUGTRACETVALID,
    I<1>:$DEBUGTRACEREADY_M,
    I<1>:$DEBUGTRACECLK_M,
    I<1>:$CORRECTERR,
    I<1>:$CH3_TXUSRCLK_M,
    I<1>:$CH3_TXUSERRDY_M,
    I<1>:$CH3_TXSYNCDONE,
    I<1>:$CH3_TXSYNCALLIN_M,
    I<1>:$CH3_TXSWING_M,
    I<1>:$CH3_TXRESETDONE,
    I<1>:$CH3_TXPROGDIVRESET_M,
    I<1>:$CH3_TXPROGDIVRESETDONE,
    I<1>:$CH3_TXPRBSFORCEERR_M,
    I<1>:$CH3_TXPOLARITY_M,
    I<1>:$CH3_TXPMARESETDONE,
    I<1>:$CH3_TXPISOPD_M,
    I<1>:$CH3_TXPIPPMEN_M,
    I<1>:$CH3_TXPICODERESET_M,
    I<1>:$CH3_TXPICODEOVRDEN_M,
    I<1>:$CH3_TXPHSHIFT180_M,
    I<1>:$CH3_TXPHSHIFT180DONE,
    I<1>:$CH3_TXPHSETINITREQ_M,
    I<1>:$CH3_TXPHSETINITDONE,
    I<1>:$CH3_TXPHDLYTSTCLK_M,
    I<1>:$CH3_TXPHDLYRESET_M,
    I<1>:$CH3_TXPHDLYRESETDONE,
    I<1>:$CH3_TXPHDLYPD_M,
    I<1>:$CH3_TXPHALIGNREQ_M,
    I<1>:$CH3_TXPHALIGNOUTRSVD,
    I<1>:$CH3_TXPHALIGNERR,
    I<1>:$CH3_TXPHALIGNDONE,
    I<1>:$CH3_TXPCSRESETMASK_M,
    I<1>:$CH3_TXPAUSEDELAYALIGN_M,
    I<1>:$CH3_TXONESZEROS_M,
    I<1>:$CH3_TXMLDCHAINREQ_M,
    I<1>:$CH3_TXMLDCHAINDONE_M,
    I<1>:$CH3_TXLATCLK_M,
    I<1>:$CH3_TXINHIBIT_M,
    I<1>:$CH3_TXELECIDLE_M,
    I<1>:$CH3_TXDLYALIGNREQ_M,
    I<1>:$CH3_TXDLYALIGNPROG,
    I<1>:$CH3_TXDLYALIGNERR,
    I<1>:$CH3_TXDETECTRX_M,
    I<1>:$CH3_TXDCCDONE,
    I<1>:$CH3_TXDAPICODERESET_M,
    I<1>:$CH3_TXDAPICODEOVRDEN_M,
    I<1>:$CH3_TXCOMWAKE_M,
    I<1>:$CH3_TXCOMSAS_M,
    I<1>:$CH3_TXCOMINIT_M,
    I<1>:$CH3_TXCOMFINISH,
    I<1>:$CH3_TX10GSTAT,
    I<1>:$CH3_TSTCLK1_M,
    I<1>:$CH3_TSTCLK0_M,
    I<1>:$CH3_RXVALID,
    I<1>:$CH3_RXUSRCLK_M,
    I<1>:$CH3_RXUSERRDY_M,
    I<1>:$CH3_RXTERMINATION_M,
    I<1>:$CH3_RXSYNCDONE,
    I<1>:$CH3_RXSYNCALLIN_M,
    I<1>:$CH3_RXSLIDE_M,
    I<1>:$CH3_RXSLIDERDY,
    I<1>:$CH3_RXRESETDONE,
    I<1>:$CH3_RXPROGDIVRESET_M,
    I<1>:$CH3_RXPROGDIVRESETDONE,
    I<1>:$CH3_RXPRBSLOCKED,
    I<1>:$CH3_RXPRBSERR,
    I<1>:$CH3_RXPRBSCNTRESET_M,
    I<1>:$CH3_RXPOLARITY_M,
    I<1>:$CH3_RXPMARESETDONE,
    I<1>:$CH3_RXPHSHIFT180_M,
    I<1>:$CH3_RXPHSHIFT180DONE,
    I<1>:$CH3_RXPHSETINITREQ_M,
    I<1>:$CH3_RXPHSETINITDONE,
    I<1>:$CH3_RXPHDLYRESET_M,
    I<1>:$CH3_RXPHDLYRESETDONE,
    I<1>:$CH3_RXPHDLYPD_M,
    I<1>:$CH3_RXPHALIGNREQ_M,
    I<1>:$CH3_RXPHALIGNERR,
    I<1>:$CH3_RXPHALIGNDONE,
    I<1>:$CH3_RXOSINTSTROBESTARTED,
    I<1>:$CH3_RXOSINTSTROBEDONE,
    I<1>:$CH3_RXOSINTSTARTED,
    I<1>:$CH3_RXOSINTDONE,
    I<1>:$CH3_RXOOBRESET_M,
    I<1>:$CH3_RXMLFINEALIGNREQ_M,
    I<1>:$CH3_RXMLDCHAINREQ_M,
    I<1>:$CH3_RXMLDCHAINDONE_M,
    I<1>:$CH3_RXLPMEN_M,
    I<1>:$CH3_RXLATCLK_M,
    I<1>:$CH3_RXGEARBOXSLIP_M,
    I<1>:$CH3_RXFINEALIGNDONE,
    I<1>:$CH3_RXEQTRAINING_M,
    I<1>:$CH3_RXELECIDLE,
    I<1>:$CH3_RXDLYALIGNREQ_M,
    I<1>:$CH3_RXDLYALIGNPROG,
    I<1>:$CH3_RXDLYALIGNERR,
    I<1>:$CH3_RXDCCDONE,
    I<1>:$CH3_RXDAPICODERESET_M,
    I<1>:$CH3_RXDAPICODEOVRDEN_M,
    I<1>:$CH3_RXCOMWAKEDET,
    I<1>:$CH3_RXCOMSASDET,
    I<1>:$CH3_RXCOMMADET,
    I<1>:$CH3_RXCOMINITDET,
    I<1>:$CH3_RXCHANREALIGN,
    I<1>:$CH3_RXCHANISALIGNED,
    I<1>:$CH3_RXCHANBONDSEQ,
    I<1>:$CH3_RXCDRRESET_M,
    I<1>:$CH3_RXCDRPHDONE,
    I<1>:$CH3_RXCDROVRDEN_M,
    I<1>:$CH3_RXCDRLOCK,
    I<1>:$CH3_RXCDRHOLD_M,
    I<1>:$CH3_RXBYTEREALIGN,
    I<1>:$CH3_RXBYTEISALIGNED,
    I<1>:$CH3_RESETEXCEPTION,
    I<1>:$CH3_PHYSTATUS,
    I<1>:$CH3_PHYREADY,
    I<1>:$CH3_PHYESMADAPTSAVE_M,
    I<1>:$CH3_PCIERSTB_M,
    I<1>:$CH3_ILORESET_M,
    I<1>:$CH3_ILORESETMASK_M,
    I<1>:$CH3_ILORESETDONE,
    I<1>:$CH3_HSDPPCSRESET_M,
    I<1>:$CH3_GTTXRESET_M,
    I<1>:$CH3_GTRXRESET_M,
    I<1>:$CH3_EYESCANTRIGGER_M,
    I<1>:$CH3_EYESCANRESET_M,
    I<1>:$CH3_EYESCANDATAERROR,
    I<1>:$CH3_DMONITORCLK_M,
    I<1>:$CH3_DMONFIFORESET_M,
    I<1>:$CH3_CLKRSVD1_M,
    I<1>:$CH3_CLKRSVD0_M,
    I<1>:$CH3_CFOKOVRDSTART_M,
    I<1>:$CH3_CFOKOVRDRDY1,
    I<1>:$CH3_CFOKOVRDRDY0,
    I<1>:$CH3_CFOKOVRDPULSE_M,
    I<1>:$CH3_CFOKOVRDFINISH_M,
    I<1>:$CH3_CDRSTEPSX_M,
    I<1>:$CH3_CDRSTEPSQ_M,
    I<1>:$CH3_CDRSTEPDIR_M,
    I<1>:$CH3_CDRINCPCTRL_M,
    I<1>:$CH3_CDRFREQOS_M,
    I<1>:$CH3_CDRBMCDRREQ_M,
    I<1>:$CH3_BUFGTRST,
    I<1>:$CH3_BUFGTCE,
    I<1>:$CH2_TXUSRCLK_M,
    I<1>:$CH2_TXUSERRDY_M,
    I<1>:$CH2_TXSYNCDONE,
    I<1>:$CH2_TXSYNCALLIN_M,
    I<1>:$CH2_TXSWING_M,
    I<1>:$CH2_TXRESETDONE,
    I<1>:$CH2_TXPROGDIVRESET_M,
    I<1>:$CH2_TXPROGDIVRESETDONE,
    I<1>:$CH2_TXPRBSFORCEERR_M,
    I<1>:$CH2_TXPOLARITY_M,
    I<1>:$CH2_TXPMARESETDONE,
    I<1>:$CH2_TXPISOPD_M,
    I<1>:$CH2_TXPIPPMEN_M,
    I<1>:$CH2_TXPICODERESET_M,
    I<1>:$CH2_TXPICODEOVRDEN_M,
    I<1>:$CH2_TXPHSHIFT180_M,
    I<1>:$CH2_TXPHSHIFT180DONE,
    I<1>:$CH2_TXPHSETINITREQ_M,
    I<1>:$CH2_TXPHSETINITDONE,
    I<1>:$CH2_TXPHDLYTSTCLK_M,
    I<1>:$CH2_TXPHDLYRESET_M,
    I<1>:$CH2_TXPHDLYRESETDONE,
    I<1>:$CH2_TXPHDLYPD_M,
    I<1>:$CH2_TXPHALIGNREQ_M,
    I<1>:$CH2_TXPHALIGNOUTRSVD,
    I<1>:$CH2_TXPHALIGNERR,
    I<1>:$CH2_TXPHALIGNDONE,
    I<1>:$CH2_TXPCSRESETMASK_M,
    I<1>:$CH2_TXPAUSEDELAYALIGN_M,
    I<1>:$CH2_TXONESZEROS_M,
    I<1>:$CH2_TXMLDCHAINREQ_M,
    I<1>:$CH2_TXMLDCHAINDONE_M,
    I<1>:$CH2_TXLATCLK_M,
    I<1>:$CH2_TXINHIBIT_M,
    I<1>:$CH2_TXELECIDLE_M,
    I<1>:$CH2_TXDLYALIGNREQ_M,
    I<1>:$CH2_TXDLYALIGNPROG,
    I<1>:$CH2_TXDLYALIGNERR,
    I<1>:$CH2_TXDETECTRX_M,
    I<1>:$CH2_TXDCCDONE,
    I<1>:$CH2_TXDAPICODERESET_M,
    I<1>:$CH2_TXDAPICODEOVRDEN_M,
    I<1>:$CH2_TXCOMWAKE_M,
    I<1>:$CH2_TXCOMSAS_M,
    I<1>:$CH2_TXCOMINIT_M,
    I<1>:$CH2_TXCOMFINISH,
    I<1>:$CH2_TX10GSTAT,
    I<1>:$CH2_TSTCLK1_M,
    I<1>:$CH2_TSTCLK0_M,
    I<1>:$CH2_RXVALID,
    I<1>:$CH2_RXUSRCLK_M,
    I<1>:$CH2_RXUSERRDY_M,
    I<1>:$CH2_RXTERMINATION_M,
    I<1>:$CH2_RXSYNCDONE,
    I<1>:$CH2_RXSYNCALLIN_M,
    I<1>:$CH2_RXSLIDE_M,
    I<1>:$CH2_RXSLIDERDY,
    I<1>:$CH2_RXRESETDONE,
    I<1>:$CH2_RXPROGDIVRESET_M,
    I<1>:$CH2_RXPROGDIVRESETDONE,
    I<1>:$CH2_RXPRBSLOCKED,
    I<1>:$CH2_RXPRBSERR,
    I<1>:$CH2_RXPRBSCNTRESET_M,
    I<1>:$CH2_RXPOLARITY_M,
    I<1>:$CH2_RXPMARESETDONE,
    I<1>:$CH2_RXPHSHIFT180_M,
    I<1>:$CH2_RXPHSHIFT180DONE,
    I<1>:$CH2_RXPHSETINITREQ_M,
    I<1>:$CH2_RXPHSETINITDONE,
    I<1>:$CH2_RXPHDLYRESET_M,
    I<1>:$CH2_RXPHDLYRESETDONE,
    I<1>:$CH2_RXPHDLYPD_M,
    I<1>:$CH2_RXPHALIGNREQ_M,
    I<1>:$CH2_RXPHALIGNERR,
    I<1>:$CH2_RXPHALIGNDONE,
    I<1>:$CH2_RXOSINTSTROBESTARTED,
    I<1>:$CH2_RXOSINTSTROBEDONE,
    I<1>:$CH2_RXOSINTSTARTED,
    I<1>:$CH2_RXOSINTDONE,
    I<1>:$CH2_RXOOBRESET_M,
    I<1>:$CH2_RXMLFINEALIGNREQ_M,
    I<1>:$CH2_RXMLDCHAINREQ_M,
    I<1>:$CH2_RXMLDCHAINDONE_M,
    I<1>:$CH2_RXLPMEN_M,
    I<1>:$CH2_RXLATCLK_M,
    I<1>:$CH2_RXGEARBOXSLIP_M,
    I<1>:$CH2_RXFINEALIGNDONE,
    I<1>:$CH2_RXEQTRAINING_M,
    I<1>:$CH2_RXELECIDLE,
    I<1>:$CH2_RXDLYALIGNREQ_M,
    I<1>:$CH2_RXDLYALIGNPROG,
    I<1>:$CH2_RXDLYALIGNERR,
    I<1>:$CH2_RXDCCDONE,
    I<1>:$CH2_RXDAPICODERESET_M,
    I<1>:$CH2_RXDAPICODEOVRDEN_M,
    I<1>:$CH2_RXCOMWAKEDET,
    I<1>:$CH2_RXCOMSASDET,
    I<1>:$CH2_RXCOMMADET,
    I<1>:$CH2_RXCOMINITDET,
    I<1>:$CH2_RXCHANREALIGN,
    I<1>:$CH2_RXCHANISALIGNED,
    I<1>:$CH2_RXCHANBONDSEQ,
    I<1>:$CH2_RXCDRRESET_M,
    I<1>:$CH2_RXCDRPHDONE,
    I<1>:$CH2_RXCDROVRDEN_M,
    I<1>:$CH2_RXCDRLOCK,
    I<1>:$CH2_RXCDRHOLD_M,
    I<1>:$CH2_RXBYTEREALIGN,
    I<1>:$CH2_RXBYTEISALIGNED,
    I<1>:$CH2_RESETEXCEPTION,
    I<1>:$CH2_PHYSTATUS,
    I<1>:$CH2_PHYREADY,
    I<1>:$CH2_PHYESMADAPTSAVE_M,
    I<1>:$CH2_PCIERSTB_M,
    I<1>:$CH2_ILORESET_M,
    I<1>:$CH2_ILORESETMASK_M,
    I<1>:$CH2_ILORESETDONE,
    I<1>:$CH2_HSDPPCSRESET_M,
    I<1>:$CH2_GTTXRESET_M,
    I<1>:$CH2_GTRXRESET_M,
    I<1>:$CH2_EYESCANTRIGGER_M,
    I<1>:$CH2_EYESCANRESET_M,
    I<1>:$CH2_EYESCANDATAERROR,
    I<1>:$CH2_DMONITORCLK_M,
    I<1>:$CH2_DMONFIFORESET_M,
    I<1>:$CH2_CLKRSVD1_M,
    I<1>:$CH2_CLKRSVD0_M,
    I<1>:$CH2_CFOKOVRDSTART_M,
    I<1>:$CH2_CFOKOVRDRDY1,
    I<1>:$CH2_CFOKOVRDRDY0,
    I<1>:$CH2_CFOKOVRDPULSE_M,
    I<1>:$CH2_CFOKOVRDFINISH_M,
    I<1>:$CH2_CDRSTEPSX_M,
    I<1>:$CH2_CDRSTEPSQ_M,
    I<1>:$CH2_CDRSTEPDIR_M,
    I<1>:$CH2_CDRINCPCTRL_M,
    I<1>:$CH2_CDRFREQOS_M,
    I<1>:$CH2_CDRBMCDRREQ_M,
    I<1>:$CH2_BUFGTRST,
    I<1>:$CH2_BUFGTCE,
    I<1>:$CH1_TXUSRCLK_M,
    I<1>:$CH1_TXUSERRDY_M,
    I<1>:$CH1_TXSYNCDONE,
    I<1>:$CH1_TXSYNCALLIN_M,
    I<1>:$CH1_TXSWING_M,
    I<1>:$CH1_TXRESETDONE,
    I<1>:$CH1_TXPROGDIVRESET_M,
    I<1>:$CH1_TXPROGDIVRESETDONE,
    I<1>:$CH1_TXPRBSFORCEERR_M,
    I<1>:$CH1_TXPOLARITY_M,
    I<1>:$CH1_TXPMARESETDONE,
    I<1>:$CH1_TXPISOPD_M,
    I<1>:$CH1_TXPIPPMEN_M,
    I<1>:$CH1_TXPICODERESET_M,
    I<1>:$CH1_TXPICODEOVRDEN_M,
    I<1>:$CH1_TXPHSHIFT180_M,
    I<1>:$CH1_TXPHSHIFT180DONE,
    I<1>:$CH1_TXPHSETINITREQ_M,
    I<1>:$CH1_TXPHSETINITDONE,
    I<1>:$CH1_TXPHDLYTSTCLK_M,
    I<1>:$CH1_TXPHDLYRESET_M,
    I<1>:$CH1_TXPHDLYRESETDONE,
    I<1>:$CH1_TXPHDLYPD_M,
    I<1>:$CH1_TXPHALIGNREQ_M,
    I<1>:$CH1_TXPHALIGNOUTRSVD,
    I<1>:$CH1_TXPHALIGNERR,
    I<1>:$CH1_TXPHALIGNDONE,
    I<1>:$CH1_TXPCSRESETMASK_M,
    I<1>:$CH1_TXPAUSEDELAYALIGN_M,
    I<1>:$CH1_TXONESZEROS_M,
    I<1>:$CH1_TXMLDCHAINREQ_M,
    I<1>:$CH1_TXMLDCHAINDONE_M,
    I<1>:$CH1_TXLATCLK_M,
    I<1>:$CH1_TXINHIBIT_M,
    I<1>:$CH1_TXELECIDLE_M,
    I<1>:$CH1_TXDLYALIGNREQ_M,
    I<1>:$CH1_TXDLYALIGNPROG,
    I<1>:$CH1_TXDLYALIGNERR,
    I<1>:$CH1_TXDETECTRX_M,
    I<1>:$CH1_TXDCCDONE,
    I<1>:$CH1_TXDAPICODERESET_M,
    I<1>:$CH1_TXDAPICODEOVRDEN_M,
    I<1>:$CH1_TXCOMWAKE_M,
    I<1>:$CH1_TXCOMSAS_M,
    I<1>:$CH1_TXCOMINIT_M,
    I<1>:$CH1_TXCOMFINISH,
    I<1>:$CH1_TX10GSTAT,
    I<1>:$CH1_TSTCLK1_M,
    I<1>:$CH1_TSTCLK0_M,
    I<1>:$CH1_RXVALID,
    I<1>:$CH1_RXUSRCLK_M,
    I<1>:$CH1_RXUSERRDY_M,
    I<1>:$CH1_RXTERMINATION_M,
    I<1>:$CH1_RXSYNCDONE,
    I<1>:$CH1_RXSYNCALLIN_M,
    I<1>:$CH1_RXSLIDE_M,
    I<1>:$CH1_RXSLIDERDY,
    I<1>:$CH1_RXRESETDONE,
    I<1>:$CH1_RXPROGDIVRESET_M,
    I<1>:$CH1_RXPROGDIVRESETDONE,
    I<1>:$CH1_RXPRBSLOCKED,
    I<1>:$CH1_RXPRBSERR,
    I<1>:$CH1_RXPRBSCNTRESET_M,
    I<1>:$CH1_RXPOLARITY_M,
    I<1>:$CH1_RXPMARESETDONE,
    I<1>:$CH1_RXPHSHIFT180_M,
    I<1>:$CH1_RXPHSHIFT180DONE,
    I<1>:$CH1_RXPHSETINITREQ_M,
    I<1>:$CH1_RXPHSETINITDONE,
    I<1>:$CH1_RXPHDLYRESET_M,
    I<1>:$CH1_RXPHDLYRESETDONE,
    I<1>:$CH1_RXPHDLYPD_M,
    I<1>:$CH1_RXPHALIGNREQ_M,
    I<1>:$CH1_RXPHALIGNERR,
    I<1>:$CH1_RXPHALIGNDONE,
    I<1>:$CH1_RXOSINTSTROBESTARTED,
    I<1>:$CH1_RXOSINTSTROBEDONE,
    I<1>:$CH1_RXOSINTSTARTED,
    I<1>:$CH1_RXOSINTDONE,
    I<1>:$CH1_RXOOBRESET_M,
    I<1>:$CH1_RXMLFINEALIGNREQ_M,
    I<1>:$CH1_RXMLDCHAINREQ_M,
    I<1>:$CH1_RXMLDCHAINDONE_M,
    I<1>:$CH1_RXLPMEN_M,
    I<1>:$CH1_RXLATCLK_M,
    I<1>:$CH1_RXGEARBOXSLIP_M,
    I<1>:$CH1_RXFINEALIGNDONE,
    I<1>:$CH1_RXEQTRAINING_M,
    I<1>:$CH1_RXELECIDLE,
    I<1>:$CH1_RXDLYALIGNREQ_M,
    I<1>:$CH1_RXDLYALIGNPROG,
    I<1>:$CH1_RXDLYALIGNERR,
    I<1>:$CH1_RXDCCDONE,
    I<1>:$CH1_RXDAPICODERESET_M,
    I<1>:$CH1_RXDAPICODEOVRDEN_M,
    I<1>:$CH1_RXCOMWAKEDET,
    I<1>:$CH1_RXCOMSASDET,
    I<1>:$CH1_RXCOMMADET,
    I<1>:$CH1_RXCOMINITDET,
    I<1>:$CH1_RXCHANREALIGN,
    I<1>:$CH1_RXCHANISALIGNED,
    I<1>:$CH1_RXCHANBONDSEQ,
    I<1>:$CH1_RXCDRRESET_M,
    I<1>:$CH1_RXCDRPHDONE,
    I<1>:$CH1_RXCDROVRDEN_M,
    I<1>:$CH1_RXCDRLOCK,
    I<1>:$CH1_RXCDRHOLD_M,
    I<1>:$CH1_RXBYTEREALIGN,
    I<1>:$CH1_RXBYTEISALIGNED,
    I<1>:$CH1_RESETEXCEPTION,
    I<1>:$CH1_PHYSTATUS,
    I<1>:$CH1_PHYREADY,
    I<1>:$CH1_PHYESMADAPTSAVE_M,
    I<1>:$CH1_PCIERSTB_M,
    I<1>:$CH1_ILORESET_M,
    I<1>:$CH1_ILORESETMASK_M,
    I<1>:$CH1_ILORESETDONE,
    I<1>:$CH1_HSDPPCSRESET_M,
    I<1>:$CH1_GTTXRESET_M,
    I<1>:$CH1_GTRXRESET_M,
    I<1>:$CH1_EYESCANTRIGGER_M,
    I<1>:$CH1_EYESCANRESET_M,
    I<1>:$CH1_EYESCANDATAERROR,
    I<1>:$CH1_DMONITORCLK_M,
    I<1>:$CH1_DMONFIFORESET_M,
    I<1>:$CH1_CLKRSVD1_M,
    I<1>:$CH1_CLKRSVD0_M,
    I<1>:$CH1_CFOKOVRDSTART_M,
    I<1>:$CH1_CFOKOVRDRDY1,
    I<1>:$CH1_CFOKOVRDRDY0,
    I<1>:$CH1_CFOKOVRDPULSE_M,
    I<1>:$CH1_CFOKOVRDFINISH_M,
    I<1>:$CH1_CDRSTEPSX_M,
    I<1>:$CH1_CDRSTEPSQ_M,
    I<1>:$CH1_CDRSTEPDIR_M,
    I<1>:$CH1_CDRINCPCTRL_M,
    I<1>:$CH1_CDRFREQOS_M,
    I<1>:$CH1_CDRBMCDRREQ_M,
    I<1>:$CH1_BUFGTRST,
    I<1>:$CH1_BUFGTCE,
    I<1>:$CH0_TXUSRCLK_M,
    I<1>:$CH0_TXUSERRDY_M,
    I<1>:$CH0_TXSYNCDONE,
    I<1>:$CH0_TXSYNCALLIN_M,
    I<1>:$CH0_TXSWING_M,
    I<1>:$CH0_TXRESETDONE,
    I<1>:$CH0_TXPROGDIVRESET_M,
    I<1>:$CH0_TXPROGDIVRESETDONE,
    I<1>:$CH0_TXPRBSFORCEERR_M,
    I<1>:$CH0_TXPOLARITY_M,
    I<1>:$CH0_TXPMARESETDONE,
    I<1>:$CH0_TXPISOPD_M,
    I<1>:$CH0_TXPIPPMEN_M,
    I<1>:$CH0_TXPICODERESET_M,
    I<1>:$CH0_TXPICODEOVRDEN_M,
    I<1>:$CH0_TXPHSHIFT180_M,
    I<1>:$CH0_TXPHSHIFT180DONE,
    I<1>:$CH0_TXPHSETINITREQ_M,
    I<1>:$CH0_TXPHSETINITDONE,
    I<1>:$CH0_TXPHDLYTSTCLK_M,
    I<1>:$CH0_TXPHDLYRESET_M,
    I<1>:$CH0_TXPHDLYRESETDONE,
    I<1>:$CH0_TXPHDLYPD_M,
    I<1>:$CH0_TXPHALIGNREQ_M,
    I<1>:$CH0_TXPHALIGNOUTRSVD,
    I<1>:$CH0_TXPHALIGNERR,
    I<1>:$CH0_TXPHALIGNDONE,
    I<1>:$CH0_TXPCSRESETMASK_M,
    I<1>:$CH0_TXPAUSEDELAYALIGN_M,
    I<1>:$CH0_TXONESZEROS_M,
    I<1>:$CH0_TXMLDCHAINREQ_M,
    I<1>:$CH0_TXMLDCHAINDONE_M,
    I<1>:$CH0_TXLATCLK_M,
    I<1>:$CH0_TXINHIBIT_M,
    I<1>:$CH0_TXELECIDLE_M,
    I<1>:$CH0_TXDLYALIGNREQ_M,
    I<1>:$CH0_TXDLYALIGNPROG,
    I<1>:$CH0_TXDLYALIGNERR,
    I<1>:$CH0_TXDETECTRX_M,
    I<1>:$CH0_TXDCCDONE,
    I<1>:$CH0_TXDAPICODERESET_M,
    I<1>:$CH0_TXDAPICODEOVRDEN_M,
    I<1>:$CH0_TXCOMWAKE_M,
    I<1>:$CH0_TXCOMSAS_M,
    I<1>:$CH0_TXCOMINIT_M,
    I<1>:$CH0_TXCOMFINISH,
    I<1>:$CH0_TX10GSTAT,
    I<1>:$CH0_TSTCLK1_M,
    I<1>:$CH0_TSTCLK0_M,
    I<1>:$CH0_RXVALID,
    I<1>:$CH0_RXUSRCLK_M,
    I<1>:$CH0_RXUSERRDY_M,
    I<1>:$CH0_RXTERMINATION_M,
    I<1>:$CH0_RXSYNCDONE,
    I<1>:$CH0_RXSYNCALLIN_M,
    I<1>:$CH0_RXSLIDE_M,
    I<1>:$CH0_RXSLIDERDY,
    I<1>:$CH0_RXRESETDONE,
    I<1>:$CH0_RXPROGDIVRESET_M,
    I<1>:$CH0_RXPROGDIVRESETDONE,
    I<1>:$CH0_RXPRBSLOCKED,
    I<1>:$CH0_RXPRBSERR,
    I<1>:$CH0_RXPRBSCNTRESET_M,
    I<1>:$CH0_RXPOLARITY_M,
    I<1>:$CH0_RXPMARESETDONE,
    I<1>:$CH0_RXPHSHIFT180_M,
    I<1>:$CH0_RXPHSHIFT180DONE,
    I<1>:$CH0_RXPHSETINITREQ_M,
    I<1>:$CH0_RXPHSETINITDONE,
    I<1>:$CH0_RXPHDLYRESET_M,
    I<1>:$CH0_RXPHDLYRESETDONE,
    I<1>:$CH0_RXPHDLYPD_M,
    I<1>:$CH0_RXPHALIGNREQ_M,
    I<1>:$CH0_RXPHALIGNERR,
    I<1>:$CH0_RXPHALIGNDONE,
    I<1>:$CH0_RXOSINTSTROBESTARTED,
    I<1>:$CH0_RXOSINTSTROBEDONE,
    I<1>:$CH0_RXOSINTSTARTED,
    I<1>:$CH0_RXOSINTDONE,
    I<1>:$CH0_RXOOBRESET_M,
    I<1>:$CH0_RXMLFINEALIGNREQ_M,
    I<1>:$CH0_RXMLDCHAINREQ_M,
    I<1>:$CH0_RXMLDCHAINDONE_M,
    I<1>:$CH0_RXLPMEN_M,
    I<1>:$CH0_RXLATCLK_M,
    I<1>:$CH0_RXGEARBOXSLIP_M,
    I<1>:$CH0_RXFINEALIGNDONE,
    I<1>:$CH0_RXEQTRAINING_M,
    I<1>:$CH0_RXELECIDLE,
    I<1>:$CH0_RXDLYALIGNREQ_M,
    I<1>:$CH0_RXDLYALIGNPROG,
    I<1>:$CH0_RXDLYALIGNERR,
    I<1>:$CH0_RXDCCDONE,
    I<1>:$CH0_RXDAPICODERESET_M,
    I<1>:$CH0_RXDAPICODEOVRDEN_M,
    I<1>:$CH0_RXCOMWAKEDET,
    I<1>:$CH0_RXCOMSASDET,
    I<1>:$CH0_RXCOMMADET,
    I<1>:$CH0_RXCOMINITDET,
    I<1>:$CH0_RXCHANREALIGN,
    I<1>:$CH0_RXCHANISALIGNED,
    I<1>:$CH0_RXCHANBONDSEQ,
    I<1>:$CH0_RXCDRRESET_M,
    I<1>:$CH0_RXCDRPHDONE,
    I<1>:$CH0_RXCDROVRDEN_M,
    I<1>:$CH0_RXCDRLOCK,
    I<1>:$CH0_RXCDRHOLD_M,
    I<1>:$CH0_RXBYTEREALIGN,
    I<1>:$CH0_RXBYTEISALIGNED,
    I<1>:$CH0_RESETEXCEPTION,
    I<1>:$CH0_PHYSTATUS,
    I<1>:$CH0_PHYREADY,
    I<1>:$CH0_PHYESMADAPTSAVE_M,
    I<1>:$CH0_PCIERSTB_M,
    I<1>:$CH0_ILORESET_M,
    I<1>:$CH0_ILORESETMASK_M,
    I<1>:$CH0_ILORESETDONE,
    I<1>:$CH0_HSDPPCSRESET_M,
    I<1>:$CH0_GTTXRESET_M,
    I<1>:$CH0_GTRXRESET_M,
    I<1>:$CH0_EYESCANTRIGGER_M,
    I<1>:$CH0_EYESCANRESET_M,
    I<1>:$CH0_EYESCANDATAERROR,
    I<1>:$CH0_DMONITORCLK_M,
    I<1>:$CH0_DMONFIFORESET_M,
    I<1>:$CH0_CLKRSVD1_M,
    I<1>:$CH0_CLKRSVD0_M,
    I<1>:$CH0_CFOKOVRDSTART_M,
    I<1>:$CH0_CFOKOVRDRDY1,
    I<1>:$CH0_CFOKOVRDRDY0,
    I<1>:$CH0_CFOKOVRDPULSE_M,
    I<1>:$CH0_CFOKOVRDFINISH_M,
    I<1>:$CH0_CDRSTEPSX_M,
    I<1>:$CH0_CDRSTEPSQ_M,
    I<1>:$CH0_CDRSTEPDIR_M,
    I<1>:$CH0_CDRINCPCTRL_M,
    I<1>:$CH0_CDRFREQOS_M,
    I<1>:$CH0_CDRBMCDRREQ_M,
    I<1>:$CH0_BUFGTRST,
    I<1>:$CH0_BUFGTCE,
    I<1>:$BGRCALOVRDENB_M,
    I<1>:$BGPDB_M,
    I<1>:$BGMONITORENB_M,
    I<1>:$BGBYPASSB_M,
    I<1>:$AXISCLK_M,
    I<1>:$APB3PWRITE_M,
    I<1>:$APB3PSLVERR,
    I<1>:$APB3PSEL_M,
    I<1>:$APB3PRESETN_M,
    I<1>:$APB3PREADY,
    I<1>:$APB3PENABLE_M,
    I<1>:$APB3CLK_M,
    I<1>:$ALTCLK_M
  );
}

def XPLL : XilinxPrimitiveOp<"XPLL", []> {
  let summary = "XPLL Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<8>:$RIU_ADDR,
    I<7>:$DADDR,
    I<16>:$RIU_WR_DATA,
    I<16>:$DI,
    I<1>:$RST,
    I<1>:$RIU_WR_EN,
    I<1>:$RIU_NIBBLE_SEL,
    I<1>:$RIU_CLK,
    I<1>:$PWRDWN,
    I<1>:$PSINCDEC,
    I<1>:$PSEN,
    I<1>:$PSCLK,
    I<1>:$DWE,
    I<1>:$DEN,
    I<1>:$DCLK,
    I<1>:$CLKOUTPHY_CASC_IN,
    I<1>:$CLKOUTPHYEN,
    I<1>:$CLKIN2_DESKEW,
    I<1>:$CLKIN1_DESKEW,
    I<1>:$CLKIN,
    I<1>:$CLKFB2_DESKEW,
    I<1>:$CLKFB1_DESKEW,

    // XPLL parameters follows
    SI64Attr:$CLKFBOUT_MULT,
    StrAttr:$CLKFBOUT_PHASE,
    StrAttr:$CLKIN_PERIOD,
    SI64Attr:$CLKOUT0_DIVIDE,
    StrAttr:$CLKOUT0_DUTY_CYCLE,
    StrAttr:$CLKOUT0_PHASE,
    APIntAttr<I<2>>:$CLKOUT0_PHASE_CTRL,
    SI64Attr:$CLKOUT1_DIVIDE,
    StrAttr:$CLKOUT1_DUTY_CYCLE,
    StrAttr:$CLKOUT1_PHASE,
    APIntAttr<I<2>>:$CLKOUT1_PHASE_CTRL,
    SI64Attr:$CLKOUT2_DIVIDE,
    StrAttr:$CLKOUT2_DUTY_CYCLE,
    StrAttr:$CLKOUT2_PHASE,
    APIntAttr<I<2>>:$CLKOUT2_PHASE_CTRL,
    SI64Attr:$CLKOUT3_DIVIDE,
    StrAttr:$CLKOUT3_DUTY_CYCLE,
    StrAttr:$CLKOUT3_PHASE,
    APIntAttr<I<2>>:$CLKOUT3_PHASE_CTRL,
    APIntAttr<I<1>>:$CLKOUTPHY_CASCIN_EN,
    APIntAttr<I<1>>:$CLKOUTPHY_CASCOUT_EN,
    StrAttr:$CLKOUTPHY_DIVIDE,
    APIntAttr<I<1>>:$DESKEW2_MUXIN_SEL,
    SI64Attr:$DESKEW_DELAY1,
    SI64Attr:$DESKEW_DELAY2,
    StrAttr:$DESKEW_DELAY_EN1,
    StrAttr:$DESKEW_DELAY_EN2,
    StrAttr:$DESKEW_DELAY_PATH1,
    StrAttr:$DESKEW_DELAY_PATH2,
    APIntAttr<I<1>>:$DESKEW_MUXIN_SEL,
    APIntAttr<I<1>>:$DIV4_CLKOUT012,
    APIntAttr<I<1>>:$DIV4_CLKOUT3,
    SI64Attr:$DIVCLK_DIVIDE,
    APIntAttr<I<1>>:$IS_CLKFB1_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKFB2_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN1_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN2_DESKEW_INVERTED,
    APIntAttr<I<1>>:$IS_CLKIN_INVERTED,
    APIntAttr<I<1>>:$IS_PSEN_INVERTED,
    APIntAttr<I<1>>:$IS_PSINCDEC_INVERTED,
    APIntAttr<I<1>>:$IS_PWRDWN_INVERTED,
    APIntAttr<I<1>>:$IS_RST_INVERTED,
    StrAttr:$LOCK_WAIT,
    StrAttr:$REF_JITTER,
    StrAttr:$XPLL_CONNECT_TO_NOCMC
  );

  let results = (outs
    I<16>:$RIU_RD_DATA,
    I<16>:$DO,
    I<1>:$RIU_VALID,
    I<1>:$PSDONE,
    I<1>:$LOCKED_FB,
    I<1>:$LOCKED2_DESKEW,
    I<1>:$LOCKED1_DESKEW,
    I<1>:$LOCKED,
    I<1>:$DRDY,
    I<1>:$CLKOUTPHY_CASC_OUT,
    I<1>:$CLKOUTPHY,
    I<1>:$CLKOUT3,
    I<1>:$CLKOUT2,
    I<1>:$CLKOUT1,
    I<1>:$CLKOUT0
  );
}

def ZHOLDuDELAY : XilinxPrimitiveOp<"ZHOLD_DELAY", []> {
  let summary = "ZHOLD_DELAY Xilinx Primitive.";

  let arguments = (ins
    // [input] and [inout] ports follows.
    I<1>:$DLYIN,

    // ZHOLD_DELAY parameters follows
    APIntAttr<I<1>>:$IS_DLYIN_INVERTED,
    StrAttr:$ZHOLD_FABRIC,
    StrAttr:$ZHOLD_IFF
  );

  let results = (outs
    I<1>:$DLYIFF,
    I<1>:$DLYFABRIC
  );
}

