Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 25 22:03:52 2022
| Host         : PowerPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_phase3_timing_summary_routed.rpt -pb vga_phase3_timing_summary_routed.pb -rpx vga_phase3_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_phase3
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   23          
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: hs/newline_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.468        0.000                      0                 1647        0.205        0.000                      0                 1647        2.633        0.000                       0                   240  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk40_clk_wiz_0     {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk40_clk_wiz_0           3.468        0.000                      0                 1635        0.205        0.000                      0                 1635       11.520        0.000                       0                   236  
  clkfbout_clk_wiz_0                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk40_clk_wiz_0    clk40_clk_wiz_0         20.901        0.000                      0                   12        0.569        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk40_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk40_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk40_clk_wiz_0
  To Clock:  clk40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.468ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.314ns  (logic 2.652ns (31.898%)  route 5.662ns (68.102%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.821ns = ( 23.179 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[11])
                                                      2.230    13.348 r  addr/P[11]
                         net (fo=94, routed)          5.124    18.472    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y33         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.718    23.179    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.501    22.678    
                         clock uncertainty           -0.173    22.506    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.940    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.940    
                         arrival time                         -18.472    
  -------------------------------------------------------------------
                         slack                                  3.468    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.058ns  (logic 2.804ns (34.797%)  route 5.254ns (65.203%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 23.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[15])
                                                      2.230    13.348 f  addr/P[15]
                         net (fo=130, routed)         3.803    17.151    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[15]
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.152    17.303 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_43_LOPT_REMAP/O
                         net (fo=1, routed)           0.913    18.216    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_24
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.567    23.028    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    22.520    
                         clock uncertainty           -0.173    22.347    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    21.702    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.702    
                         arrival time                         -18.216    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.169ns  (logic 2.804ns (34.325%)  route 5.365ns (65.675%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.811ns = ( 23.189 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[18])
                                                      2.230    13.348 r  addr/P[18]
                         net (fo=53, routed)          3.875    17.223    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X15Y145        LUT5 (Prop_lut5_I1_O)        0.152    17.375 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_64_LOPT_REMAP/O
                         net (fo=1, routed)           0.952    18.327    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_35
    RAMB36_X0Y30         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.728    23.189    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.501    22.688    
                         clock uncertainty           -0.173    22.516    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    21.871    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.871    
                         arrival time                         -18.327    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.183ns  (logic 2.652ns (32.409%)  route 5.531ns (67.591%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 23.184 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[11])
                                                      2.230    13.348 r  addr/P[11]
                         net (fo=94, routed)          4.993    18.341    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.723    23.184    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.501    22.683    
                         clock uncertainty           -0.173    22.511    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.945    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.297ns  (logic 2.776ns (33.459%)  route 5.521ns (66.541%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.816ns = ( 23.184 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[18])
                                                      2.230    13.348 r  addr/P[18]
                         net (fo=53, routed)          3.875    17.223    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/pwropt_2
    SLICE_X15Y145        LUT5 (Prop_lut5_I1_O)        0.124    17.347 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           1.108    18.455    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_32
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.723    23.184    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.501    22.683    
                         clock uncertainty           -0.173    22.511    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.068    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         22.068    
                         arrival time                         -18.455    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.977ns  (logic 2.652ns (33.244%)  route 5.325ns (66.756%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 23.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[15])
                                                      2.230    13.348 r  addr/P[15]
                         net (fo=130, routed)         4.787    18.135    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.567    23.028    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    22.520    
                         clock uncertainty           -0.173    22.347    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    21.832    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.832    
                         arrival time                         -18.135    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.912ns  (logic 2.652ns (33.520%)  route 5.260ns (66.480%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 23.023 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[3])
                                                      2.230    13.348 r  addr/P[3]
                         net (fo=94, routed)          4.722    18.070    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y12         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.562    23.023    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.509    22.515    
                         clock uncertainty           -0.173    22.342    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    21.776    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -18.070    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.011ns  (logic 2.776ns (34.650%)  route 5.235ns (65.350%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 22.997 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[17])
                                                      2.230    13.348 f  addr/P[17]
                         net (fo=53, routed)          3.967    17.315    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/pwropt_3
    SLICE_X8Y130         LUT5 (Prop_lut5_I2_O)        0.124    17.439 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_69_LOPT_REMAP/O
                         net (fo=1, routed)           0.730    18.169    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_38
    RAMB36_X0Y24         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.535    22.997    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.501    22.496    
                         clock uncertainty           -0.173    22.323    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.880    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.880    
                         arrival time                         -18.169    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        7.804ns  (logic 2.800ns (35.878%)  route 5.004ns (64.122%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 23.005 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[17])
                                                      2.230    13.348 f  addr/P[17]
                         net (fo=53, routed)          3.967    17.315    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt_3
    SLICE_X8Y130         LUT5 (Prop_lut5_I2_O)        0.148    17.463 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_77_LOPT_REMAP/O
                         net (fo=1, routed)           0.499    17.962    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_42
    RAMB36_X0Y26         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.543    23.005    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.501    22.504    
                         clock uncertainty           -0.173    22.331    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    21.684    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.684    
                         arrival time                         -17.962    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 hs/pixel_index_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.028ns  (logic 2.652ns (33.036%)  route 5.376ns (66.964%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.812ns = ( 23.188 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns = ( 10.158 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.500    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    10.158    hs/clk40
    SLICE_X79Y106        FDSE                                         r  hs/pixel_index_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDSE (Prop_fdse_C_Q)         0.422    10.580 r  hs/pixel_index_reg[8]/Q
                         net (fo=1, routed)           0.538    11.118    pixel_index[8]
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_B[8]_P[14])
                                                      2.230    13.348 r  addr/P[14]
                         net (fo=93, routed)          4.837    18.186    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y31         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.727    23.188    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.501    22.687    
                         clock uncertainty           -0.173    22.515    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.949    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         21.949    
                         arrival time                         -18.186    
  -------------------------------------------------------------------
                         slack                                  3.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dtc_clk/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dtc_clk/delayed_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    dtc_clk/temp_reg_0
    SLICE_X74Y105        FDRE                                         r  dtc_clk/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  dtc_clk/temp_reg/Q
                         net (fo=1, routed)           0.116    -0.241    dtc_clk/temp_reg_n_0
    SLICE_X74Y103        FDRE                                         r  dtc_clk/delayed_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    dtc_clk/temp_reg_0
    SLICE_X74Y103        FDRE                                         r  dtc_clk/delayed_signal_reg/C
                         clock pessimism             -0.217    -0.505    
    SLICE_X74Y103        FDRE (Hold_fdre_C_D)         0.059    -0.446    dtc_clk/delayed_signal_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dtc_v/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dtc_v/delayed_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.972%)  route 0.178ns (52.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.594    -0.518    dtc_v/clk40
    SLICE_X78Y104        FDRE                                         r  dtc_v/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  dtc_v/temp_reg/Q
                         net (fo=1, routed)           0.178    -0.176    dtc_v/temp_reg_n_0
    SLICE_X74Y103        FDRE                                         r  dtc_v/delayed_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    dtc_v/clk40
    SLICE_X74Y103        FDRE                                         r  dtc_v/delayed_signal_reg/C
                         clock pessimism             -0.194    -0.482    
    SLICE_X74Y103        FDRE (Hold_fdre_C_D)         0.063    -0.419    dtc_v/delayed_signal_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 hs/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.570%)  route 0.118ns (32.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y106        FDCE (Prop_fdce_C_Q)         0.148    -0.373 r  hs/count_reg[3]/Q
                         net (fo=7, routed)           0.118    -0.255    hs/count_reg[3]
    SLICE_X76Y106        LUT6 (Prop_lut6_I4_O)        0.098    -0.157 r  hs/count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    hs/p_0_in[4]
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[4]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X76Y106        FDCE (Hold_fdce_C_D)         0.121    -0.400    hs/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hs/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.594    -0.518    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.354 r  hs/count_reg[1]/Q
                         net (fo=8, routed)           0.175    -0.179    hs/count_reg[1]
    SLICE_X78Y106        LUT3 (Prop_lut3_I0_O)        0.045    -0.134 r  hs/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    hs/p_0_in[1]
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[1]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y106        FDCE (Hold_fdce_C_D)         0.120    -0.398    hs/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.284ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 r  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.187    -0.165    hs/count_reg[10]
    SLICE_X80Y106        LUT6 (Prop_lut6_I0_O)        0.045    -0.120 r  hs/count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    hs/p_0_in[10]
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.867    -0.284    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
                         clock pessimism             -0.232    -0.516    
    SLICE_X80Y106        FDCE (Hold_fdce_C_D)         0.120    -0.396    hs/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 hs/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  hs/count_reg[2]/Q
                         net (fo=7, routed)           0.211    -0.146    hs/count_reg[2]
    SLICE_X76Y106        LUT5 (Prop_lut5_I3_O)        0.043    -0.103 r  hs/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    hs/p_0_in[3]
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[3]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X76Y106        FDCE (Hold_fdce_C_D)         0.131    -0.390    hs/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 dtc_hblank/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dtc_hblank/delayed_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    dtc_hblank/CLK
    SLICE_X74Y103        FDRE                                         r  dtc_hblank/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  dtc_hblank/temp_reg/Q
                         net (fo=1, routed)           0.176    -0.181    dtc_hblank/temp_reg_n_0
    SLICE_X74Y103        FDRE                                         r  dtc_hblank/delayed_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    dtc_hblank/CLK
    SLICE_X74Y103        FDRE                                         r  dtc_hblank/delayed_signal_reg/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X74Y103        FDRE (Hold_fdre_C_D)         0.052    -0.469    dtc_hblank/delayed_signal_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 hs/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.357 r  hs/count_reg[2]/Q
                         net (fo=7, routed)           0.211    -0.146    hs/count_reg[2]
    SLICE_X76Y106        LUT4 (Prop_lut4_I0_O)        0.045    -0.101 r  hs/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    hs/p_0_in[2]
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[2]/C
                         clock pessimism             -0.233    -0.521    
    SLICE_X76Y106        FDCE (Hold_fdce_C_D)         0.120    -0.401    hs/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.672%)  route 0.188ns (43.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.594    -0.518    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.148    -0.370 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.188    -0.182    hs/count_reg[6]
    SLICE_X78Y106        LUT6 (Prop_lut6_I1_O)        0.098    -0.084 r  hs/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.084    hs/p_0_in[9]
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[9]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y106        FDCE (Hold_fdce_C_D)         0.121    -0.397    hs/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.249ns (54.707%)  route 0.206ns (45.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.594    -0.518    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.148    -0.370 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.206    -0.164    hs/count_reg[6]
    SLICE_X78Y106        LUT5 (Prop_lut5_I2_O)        0.101    -0.063 r  hs/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.063    hs/p_0_in[8]
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[8]/C
                         clock pessimism             -0.232    -0.518    
    SLICE_X78Y106        FDCE (Hold_fdce_C_D)         0.131    -0.387    hs/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y17    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X2Y18    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y14    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y15    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y18    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y19    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y10    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X3Y11    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y12    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         25.000      22.108     RAMB36_X0Y13    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X76Y103   dtc_h/temp_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X76Y103   dtc_h/temp_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X76Y103   dtc_h/temp_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X76Y103   dtc_h/temp_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y134   blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  clk_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clk_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk40_clk_wiz_0
  To Clock:  clk40_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.901ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 1.149ns (32.199%)  route 2.419ns (67.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.693     1.226    hs/clear
    SLICE_X80Y106        FDCE                                         f  hs/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.587    23.048    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
                         clock pessimism             -0.429    22.619    
                         clock uncertainty           -0.173    22.446    
    SLICE_X80Y106        FDCE (Recov_fdce_C_CLR)     -0.319    22.127    hs/count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.127    
                         arrival time                          -1.226    
  -------------------------------------------------------------------
                         slack                                 20.901    

Slack (MET) :             20.906ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[0]/PRE
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.149ns (32.685%)  route 2.366ns (67.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 23.042 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.640     1.173    hs/clear
    SLICE_X76Y106        FDPE                                         f  hs/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.581    23.042    hs/clk40
    SLICE_X76Y106        FDPE                                         r  hs/count_reg[0]/C
                         clock pessimism             -0.429    22.613    
                         clock uncertainty           -0.173    22.440    
    SLICE_X76Y106        FDPE (Recov_fdpe_C_PRE)     -0.361    22.079    hs/count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 20.906    

Slack (MET) :             20.906ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.149ns (32.685%)  route 2.366ns (67.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 23.042 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.640     1.173    hs/clear
    SLICE_X76Y106        FDCE                                         f  hs/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.581    23.042    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[3]/C
                         clock pessimism             -0.429    22.613    
                         clock uncertainty           -0.173    22.440    
    SLICE_X76Y106        FDCE (Recov_fdce_C_CLR)     -0.361    22.079    hs/count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 20.906    

Slack (MET) :             20.948ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.149ns (32.685%)  route 2.366ns (67.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 23.042 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.640     1.173    hs/clear
    SLICE_X76Y106        FDCE                                         f  hs/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.581    23.042    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[2]/C
                         clock pessimism             -0.429    22.613    
                         clock uncertainty           -0.173    22.440    
    SLICE_X76Y106        FDCE (Recov_fdce_C_CLR)     -0.319    22.121    hs/count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.121    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 20.948    

Slack (MET) :             20.948ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.149ns (32.685%)  route 2.366ns (67.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 23.042 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.640     1.173    hs/clear
    SLICE_X76Y106        FDCE                                         f  hs/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.581    23.042    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[4]/C
                         clock pessimism             -0.429    22.613    
                         clock uncertainty           -0.173    22.440    
    SLICE_X76Y106        FDCE (Recov_fdce_C_CLR)     -0.319    22.121    hs/count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.121    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 20.948    

Slack (MET) :             20.948ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/newline_reg/PRE
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 1.149ns (32.685%)  route 2.366ns (67.315%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.958ns = ( 23.042 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.640     1.173    hs/clear
    SLICE_X76Y106        FDPE                                         f  hs/newline_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.581    23.042    hs/clk40
    SLICE_X76Y106        FDPE                                         r  hs/newline_reg/C
                         clock pessimism             -0.429    22.613    
                         clock uncertainty           -0.173    22.440    
    SLICE_X76Y106        FDPE (Recov_fdpe_C_PRE)     -0.319    22.121    hs/newline_reg
  -------------------------------------------------------------------
                         required time                         22.121    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                 20.948    

Slack (MET) :             21.230ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.149ns (35.504%)  route 2.087ns (64.496%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 23.045 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.361     0.894    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.584    23.045    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[5]/C
                         clock pessimism             -0.387    22.658    
                         clock uncertainty           -0.173    22.485    
    SLICE_X78Y106        FDCE (Recov_fdce_C_CLR)     -0.361    22.124    hs/count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.124    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 21.230    

Slack (MET) :             21.230ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.149ns (35.504%)  route 2.087ns (64.496%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 23.045 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.361     0.894    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.584    23.045    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
                         clock pessimism             -0.387    22.658    
                         clock uncertainty           -0.173    22.485    
    SLICE_X78Y106        FDCE (Recov_fdce_C_CLR)     -0.361    22.124    hs/count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.124    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 21.230    

Slack (MET) :             21.230ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.149ns (35.504%)  route 2.087ns (64.496%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 23.045 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.361     0.894    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.584    23.045    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[8]/C
                         clock pessimism             -0.387    22.658    
                         clock uncertainty           -0.173    22.485    
    SLICE_X78Y106        FDCE (Recov_fdce_C_CLR)     -0.361    22.124    hs/count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.124    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 21.230    

Slack (MET) :             21.272ns  (required time - arrival time)
  Source:                 hs/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40_clk_wiz_0 rise@25.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 1.149ns (35.504%)  route 2.087ns (64.496%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.955ns = ( 23.045 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.705    -2.342    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y106        FDCE (Prop_fdce_C_Q)         0.478    -1.864 r  hs/count_reg[6]/Q
                         net (fo=9, routed)           0.878    -0.986    hs/count_reg[6]
    SLICE_X78Y105        LUT2 (Prop_lut2_I0_O)        0.323    -0.663 r  hs/newline_i_2/O
                         net (fo=1, routed)           0.848     0.185    hs/newline_i_2_n_0
    SLICE_X78Y105        LUT6 (Prop_lut6_I0_O)        0.348     0.533 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.361     0.894    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.584    23.045    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[1]/C
                         clock pessimism             -0.387    22.658    
                         clock uncertainty           -0.173    22.485    
    SLICE_X78Y106        FDCE (Recov_fdce_C_CLR)     -0.319    22.166    hs/count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                 21.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[1]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.836%)  route 0.329ns (61.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.137     0.022    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[1]/C
                         clock pessimism             -0.194    -0.480    
    SLICE_X78Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    hs/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[5]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.836%)  route 0.329ns (61.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.137     0.022    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[5]/C
                         clock pessimism             -0.194    -0.480    
    SLICE_X78Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    hs/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[6]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.836%)  route 0.329ns (61.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.137     0.022    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[6]/C
                         clock pessimism             -0.194    -0.480    
    SLICE_X78Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    hs/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[7]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.836%)  route 0.329ns (61.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.137     0.022    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[7]/C
                         clock pessimism             -0.194    -0.480    
    SLICE_X78Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    hs/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[8]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.836%)  route 0.329ns (61.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.137     0.022    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[8]/C
                         clock pessimism             -0.194    -0.480    
    SLICE_X78Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    hs/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[9]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.209ns (38.836%)  route 0.329ns (61.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.137     0.022    hs/clear
    SLICE_X78Y106        FDCE                                         f  hs/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    hs/clk40
    SLICE_X78Y106        FDCE                                         r  hs/count_reg[9]/C
                         clock pessimism             -0.194    -0.480    
    SLICE_X78Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.547    hs/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[2]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.691%)  route 0.430ns (67.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.238     0.123    hs/clear
    SLICE_X76Y106        FDCE                                         f  hs/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[2]/C
                         clock pessimism             -0.194    -0.482    
    SLICE_X76Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.549    hs/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[3]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.691%)  route 0.430ns (67.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.238     0.123    hs/clear
    SLICE_X76Y106        FDCE                                         f  hs/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[3]/C
                         clock pessimism             -0.194    -0.482    
    SLICE_X76Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.549    hs/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[4]/CLR
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.691%)  route 0.430ns (67.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.238     0.123    hs/clear
    SLICE_X76Y106        FDCE                                         f  hs/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    hs/clk40
    SLICE_X76Y106        FDCE                                         r  hs/count_reg[4]/C
                         clock pessimism             -0.194    -0.482    
    SLICE_X76Y106        FDCE (Remov_fdce_C_CLR)     -0.067    -0.549    hs/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 hs/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hs/count_reg[0]/PRE
                            (removal check against rising-edge clock clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40_clk_wiz_0 rise@0.000ns - clk40_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.691%)  route 0.430ns (67.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.596    -0.516    hs/clk40
    SLICE_X80Y106        FDCE                                         r  hs/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.352 f  hs/count_reg[10]/Q
                         net (fo=5, routed)           0.192    -0.160    hs/count_reg[10]
    SLICE_X78Y105        LUT6 (Prop_lut6_I4_O)        0.045    -0.115 f  hs/newline_i_1/O
                         net (fo=12, routed)          0.238     0.123    hs/clear
    SLICE_X76Y106        FDPE                                         f  hs/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.864    -0.288    hs/clk40
    SLICE_X76Y106        FDPE                                         r  hs/count_reg[0]/C
                         clock pessimism             -0.194    -0.482    
    SLICE_X76Y106        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.553    hs/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.676    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 1.688ns (20.439%)  route 6.569ns (79.561%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.569     8.110    vs/reset_IBUF
    SLICE_X80Y107        LUT5 (Prop_lut5_I4_O)        0.146     8.256 r  vs/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.256    vs/p_0_in[3]
    SLICE_X80Y107        FDCE                                         r  vs/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 1.666ns (20.227%)  route 6.569ns (79.773%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.569     8.110    vs/reset_IBUF
    SLICE_X80Y107        LUT4 (Prop_lut4_I3_O)        0.124     8.234 r  vs/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.234    vs/p_0_in[2]
    SLICE_X80Y107        FDCE                                         r  vs/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 1.692ns (20.543%)  route 6.542ns (79.457%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.542     8.084    vs/reset_IBUF
    SLICE_X78Y108        LUT5 (Prop_lut5_I4_O)        0.150     8.234 r  vs/count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.234    vs/p_0_in[8]
    SLICE_X78Y108        FDCE                                         r  vs/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 1.666ns (20.292%)  route 6.542ns (79.708%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.542     8.084    vs/reset_IBUF
    SLICE_X78Y108        LUT4 (Prop_lut4_I3_O)        0.124     8.208 r  vs/count[7]_i_1/O
                         net (fo=1, routed)           0.000     8.208    vs/p_0_in[7]
    SLICE_X78Y108        FDCE                                         r  vs/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 1.666ns (20.344%)  route 6.521ns (79.656%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.521     8.063    vs/reset_IBUF
    SLICE_X79Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.187 r  vs/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     8.187    vs/p_0_in[10]
    SLICE_X79Y108        FDCE                                         r  vs/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 1.666ns (20.761%)  route 6.357ns (79.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.357     7.898    vs/reset_IBUF
    SLICE_X80Y107        LUT6 (Prop_lut6_I5_O)        0.124     8.022 r  vs/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.022    vs/p_0_in[4]
    SLICE_X80Y107        FDCE                                         r  vs/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.976ns  (logic 1.688ns (21.158%)  route 6.288ns (78.842%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.288     7.830    vs/reset_IBUF
    SLICE_X78Y108        LUT3 (Prop_lut3_I2_O)        0.146     7.976 r  vs/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.976    vs/p_0_in[1]
    SLICE_X78Y108        FDCE                                         r  vs/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 1.666ns (21.548%)  route 6.064ns (78.452%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.064     7.605    vs/reset_IBUF
    SLICE_X80Y107        LUT6 (Prop_lut6_I5_O)        0.124     7.729 r  vs/count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.729    vs/p_0_in[5]
    SLICE_X80Y107        FDCE                                         r  vs/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.726ns  (logic 1.666ns (21.558%)  route 6.060ns (78.442%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=24, routed)          6.060     7.602    vs/reset_IBUF
    SLICE_X79Y108        LUT3 (Prop_lut3_I2_O)        0.124     7.726 r  vs/count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.726    vs/p_0_in[6]
    SLICE_X79Y108        FDCE                                         r  vs/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vs/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 1.666ns (21.568%)  route 6.057ns (78.432%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=24, routed)          6.057     7.598    vs/reset_IBUF
    SLICE_X80Y108        LUT2 (Prop_lut2_I0_O)        0.124     7.722 r  vs/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.722    vs/p_0_in[0]
    SLICE_X80Y108        FDPE                                         r  vs/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/pixel_index_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.218ns (57.964%)  route 0.158ns (42.036%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDCE                         0.000     0.000 r  vs/count_reg[4]/C
    SLICE_X80Y107        FDCE (Prop_fdce_C_Q)         0.218     0.218 r  vs/count_reg[4]/Q
                         net (fo=6, routed)           0.158     0.376    vs/count_reg[4]
    SLICE_X78Y107        FDSE                                         r  vs/pixel_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/pixel_index_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.218ns (56.990%)  route 0.165ns (43.010%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDCE                         0.000     0.000 r  vs/count_reg[5]/C
    SLICE_X80Y107        FDCE (Prop_fdce_C_Q)         0.218     0.218 r  vs/count_reg[5]/Q
                         net (fo=6, routed)           0.165     0.383    vs/count_reg[5]
    SLICE_X78Y107        FDRE                                         r  vs/pixel_index_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/pixel_index_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.218ns (55.700%)  route 0.173ns (44.300%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDCE                         0.000     0.000 r  vs/count_reg[9]/C
    SLICE_X78Y108        FDCE (Prop_fdce_C_Q)         0.218     0.218 r  vs/count_reg[9]/Q
                         net (fo=7, routed)           0.173     0.391    vs/count_reg[9]
    SLICE_X78Y107        FDSE                                         r  vs/pixel_index_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/pixel_index_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.195ns (49.683%)  route 0.197ns (50.317%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDCE                         0.000     0.000 r  vs/count_reg[6]/C
    SLICE_X79Y108        FDCE (Prop_fdce_C_Q)         0.195     0.195 r  vs/count_reg[6]/Q
                         net (fo=10, routed)          0.197     0.392    vs/count_reg[6]
    SLICE_X78Y107        FDSE                                         r  vs/pixel_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.240ns (59.889%)  route 0.161ns (40.111%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDCE                         0.000     0.000 r  vs/count_reg[6]/C
    SLICE_X79Y108        FDCE (Prop_fdce_C_Q)         0.195     0.195 r  vs/count_reg[6]/Q
                         net (fo=10, routed)          0.161     0.356    vs/count_reg[6]
    SLICE_X78Y108        LUT4 (Prop_lut4_I2_O)        0.045     0.401 r  vs/count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.401    vs/p_0_in[7]
    SLICE_X78Y108        FDCE                                         r  vs/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.243ns (60.187%)  route 0.161ns (39.813%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDCE                         0.000     0.000 r  vs/count_reg[6]/C
    SLICE_X79Y108        FDCE (Prop_fdce_C_Q)         0.195     0.195 r  vs/count_reg[6]/Q
                         net (fo=10, routed)          0.161     0.356    vs/count_reg[6]
    SLICE_X78Y108        LUT5 (Prop_lut5_I2_O)        0.048     0.404 r  vs/count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.404    vs/p_0_in[8]
    SLICE_X78Y108        FDCE                                         r  vs/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/pixel_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.202ns (48.414%)  route 0.215ns (51.586%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDCE                         0.000     0.000 r  vs/count_reg[3]/C
    SLICE_X80Y107        FDCE (Prop_fdce_C_Q)         0.202     0.202 r  vs/count_reg[3]/Q
                         net (fo=7, routed)           0.215     0.417    vs/count_reg[3]
    SLICE_X78Y105        FDSE                                         r  vs/pixel_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/vsync_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.263ns (60.967%)  route 0.168ns (39.033%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDCE                         0.000     0.000 r  vs/count_reg[9]/C
    SLICE_X78Y108        FDCE (Prop_fdce_C_Q)         0.218     0.218 f  vs/count_reg[9]/Q
                         net (fo=7, routed)           0.168     0.386    vs/count_reg[9]
    SLICE_X79Y107        LUT6 (Prop_lut6_I1_O)        0.045     0.431 r  vs/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.431    vs/vsync_i_1_n_0
    SLICE_X79Y107        FDRE                                         r  vs/vsync_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.263ns (60.846%)  route 0.169ns (39.154%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDCE                         0.000     0.000 r  vs/count_reg[7]/C
    SLICE_X78Y108        FDCE (Prop_fdce_C_Q)         0.218     0.218 r  vs/count_reg[7]/Q
                         net (fo=8, routed)           0.169     0.387    vs/count_reg[7]
    SLICE_X79Y108        LUT6 (Prop_lut6_I2_O)        0.045     0.432 r  vs/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.432    vs/p_0_in[10]
    SLICE_X79Y108        FDCE                                         r  vs/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vs/count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vs/pixel_index_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.218ns (49.000%)  route 0.227ns (51.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y108        FDCE                         0.000     0.000 r  vs/count_reg[7]/C
    SLICE_X78Y108        FDCE (Prop_fdce_C_Q)         0.218     0.218 r  vs/count_reg[7]/Q
                         net (fo=8, routed)           0.227     0.445    vs/count_reg[7]
    SLICE_X78Y107        FDRE                                         r  vs/pixel_index_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40_clk_wiz_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.157ns  (logic 7.100ns (43.943%)  route 9.057ns (56.057%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.681    -2.366    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.506 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.571    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.996 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.627     3.623    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_2[0]
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124     3.747 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.793     5.540    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.664 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           4.572    10.236    r_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.791 r  r_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.791    r[1]
    U17                                                               r  r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.044ns  (logic 7.097ns (44.237%)  route 8.946ns (55.763%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.689    -2.358    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.514 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.579    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.004 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.278     4.282    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_3[0]
    SLICE_X62Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.406 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           1.572     5.978    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124     6.102 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           4.031    10.133    g_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         3.552    13.685 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.685    g[0]
    T18                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.036ns  (logic 7.096ns (44.248%)  route 8.940ns (55.752%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.667    -2.380    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.492 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.558    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.983 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.346     4.328    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_2[0]
    SLICE_X63Y85         LUT6 (Prop_lut6_I0_O)        0.124     4.452 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.371     5.823    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.947 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           4.159    10.106    r_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         3.551    13.656 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.656    r[0]
    N14                                                               r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.604ns  (logic 7.080ns (45.373%)  route 8.524ns (54.627%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.857    -2.190    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.682 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.747    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.172 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.171     4.343    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DOUTA[0]
    SLICE_X62Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.467 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.097     5.564    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I0_O)        0.124     5.688 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           4.191     9.879    b_OBUF[0]
    P18                  OBUF (Prop_obuf_I_O)         3.535    13.413 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.413    b[0]
    P18                                                               r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.599ns  (logic 7.097ns (45.494%)  route 8.503ns (54.506%))
  Logic Levels:           4  (LUT5=1 LUT6=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.852    -2.195    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.677 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.742    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y33         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     1.167 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           3.609     4.776    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3][0]
    SLICE_X62Y126        LUT5 (Prop_lut5_I0_O)        0.124     4.900 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.407     6.306    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X63Y109        LUT6 (Prop_lut6_I0_O)        0.124     6.430 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           3.422     9.852    g_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         3.552    13.404 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.404    g[1]
    R18                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.690ns  (logic 7.076ns (45.101%)  route 8.614ns (54.899%))
  Logic Levels:           4  (LUT6=2 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.684    -2.363    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     0.509 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.574    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.999 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           2.903     3.902    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_3[0]
    SLICE_X62Y80         LUT6 (Prop_lut6_I1_O)        0.124     4.026 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.590     5.615    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_3_n_0
    SLICE_X62Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.739 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           4.056     9.796    b_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         3.531    13.327 r  b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.327    b[1]
    N17                                                               r  b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtc_h/delayed_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.204ns  (logic 4.214ns (45.784%)  route 4.990ns (54.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.701    -2.346    dtc_h/clk40
    SLICE_X76Y103        FDRE                                         r  dtc_h/delayed_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.478    -1.868 r  dtc_h/delayed_signal_reg/Q
                         net (fo=1, routed)           4.990     3.122    hsync_out_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.736     6.857 r  hsync_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.857    hsync_out
    U11                                                               r  hsync_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtc_hblank/delayed_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hblank_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 4.058ns (48.872%)  route 4.245ns (51.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.701    -2.346    dtc_hblank/CLK
    SLICE_X74Y103        FDRE                                         r  dtc_hblank/delayed_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.828 r  dtc_hblank/delayed_signal_reg/Q
                         net (fo=1, routed)           4.245     2.417    hblank_o_OBUF
    M13                  OBUF (Prop_obuf_I_O)         3.540     5.957 r  hblank_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.957    hblank_o
    M13                                                               r  hblank_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtc_v/delayed_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.066ns (50.648%)  route 3.962ns (49.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.701    -2.346    dtc_v/clk40
    SLICE_X74Y103        FDRE                                         r  dtc_v/delayed_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.828 r  dtc_v/delayed_signal_reg/Q
                         net (fo=1, routed)           3.962     2.134    vsync_out_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.548     5.681 r  vsync_out_OBUF_inst/O
                         net (fo=0)                   0.000     5.681    vsync_out
    V16                                                               r  vsync_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtc_clk/delayed_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.059ns (51.291%)  route 3.855ns (48.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.701    -2.346    dtc_clk/temp_reg_0
    SLICE_X74Y103        FDRE                                         r  dtc_clk/delayed_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.518    -1.828 r  dtc_clk/delayed_signal_reg/Q
                         net (fo=1, routed)           3.855     2.027    clk_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541     5.568 r  clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.568    clk_o
    R11                                                               r  clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.739ns  (logic 1.461ns (53.359%)  route 1.277ns (46.641%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.561    -0.551    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y109        FDRE                                         r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=6, routed)           0.154    -0.233    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X63Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.188 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.123     0.935    g_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.188 r  g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.188    g[1]
    R18                                                               r  g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtc_v/delayed_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vsync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.412ns (49.924%)  route 1.417ns (50.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    dtc_v/clk40
    SLICE_X74Y103        FDRE                                         r  dtc_v/delayed_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  dtc_v/delayed_signal_reg/Q
                         net (fo=1, routed)           1.417     1.059    vsync_out_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.308 r  vsync_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.308    vsync_out
    V16                                                               r  vsync_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtc_clk/delayed_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.406ns (49.386%)  route 1.441ns (50.614%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    dtc_clk/temp_reg_0
    SLICE_X74Y103        FDRE                                         r  dtc_clk/delayed_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  dtc_clk/delayed_signal_reg/Q
                         net (fo=1, routed)           1.441     1.084    clk_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     2.326 r  clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.326    clk_o
    R11                                                               r  clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtc_hblank/delayed_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hblank_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.405ns (46.546%)  route 1.613ns (53.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    dtc_hblank/CLK
    SLICE_X74Y103        FDRE                                         r  dtc_hblank/delayed_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  dtc_hblank/delayed_signal_reg/Q
                         net (fo=1, routed)           1.613     1.256    hblank_o_OBUF
    M13                  OBUF (Prop_obuf_I_O)         1.241     2.497 r  hblank_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.497    hblank_o
    M13                                                               r  hblank_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.092ns  (logic 1.460ns (47.223%)  route 1.632ns (52.777%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.561    -0.551    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y109        FDRE                                         r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=6, routed)           0.106    -0.281    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X63Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.236 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           1.526     1.290    r_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.541 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.541    r[0]
    N14                                                               r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.114ns  (logic 1.441ns (46.288%)  route 1.672ns (53.712%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.561    -0.551    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y109        FDRE                                         r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=6, routed)           0.186    -0.201    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X62Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.486     1.330    b_OBUF[1]
    N17                  OBUF (Prop_obuf_I_O)         1.232     2.562 r  b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.562    b[1]
    N17                                                               r  b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.270ns  (logic 1.462ns (44.704%)  route 1.808ns (55.296%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.561    -0.551    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y109        FDRE                                         r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=6, routed)           0.324    -0.063    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X62Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.018 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.484     1.466    g_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.253     2.719 r  g_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.719    g[0]
    T18                                                               r  g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.349ns  (logic 1.422ns (42.453%)  route 1.927ns (57.547%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.558    -0.554    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X64Y114        FDRE                                         r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=18, routed)          0.384    -0.029    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X62Y109        LUT6 (Prop_lut6_I3_O)        0.045     0.016 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.543     1.559    b_OBUF[0]
    P18                  OBUF (Prop_obuf_I_O)         1.236     2.795 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.795    b[0]
    P18                                                               r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.392ns  (logic 1.465ns (43.176%)  route 1.928ns (56.824%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.561    -0.551    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y109        FDRE                                         r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y109        FDRE (Prop_fdre_C_Q)         0.164    -0.387 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=6, routed)           0.185    -0.202    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[6]
    SLICE_X63Y109        LUT6 (Prop_lut6_I4_O)        0.045    -0.157 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           1.742     1.585    r_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.841 r  r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.841    r[1]
    U17                                                               r  r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dtc_h/delayed_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            hsync_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.428ns  (logic 1.466ns (42.772%)  route 1.962ns (57.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.591    -0.521    dtc_h/clk40
    SLICE_X76Y103        FDRE                                         r  dtc_h/delayed_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.148    -0.373 r  dtc_h/delayed_signal_reg/Q
                         net (fo=1, routed)           1.962     1.589    hsync_out_OBUF
    U11                  OBUF (Prop_obuf_I_O)         1.318     2.907 r  hsync_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.907    hsync_out
    U11                                                               r  hsync_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.919    clk_inst/inst/clk100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    23.260 f  clk_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.819    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.848 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.677    clk_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  clk_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.419ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    clk_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  clk_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk40_clk_wiz_0

Max Delay          1607 Endpoints
Min Delay          1607 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.344ns  (logic 7.396ns (55.427%)  route 5.948ns (44.573%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.220 r  addr/P[11]
                         net (fo=94, routed)          5.124    13.344    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y33         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.718    -1.821    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.326ns  (logic 7.520ns (56.429%)  route 5.806ns (43.571%))
  Logic Levels:           4  (DSP48E1=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.220 r  addr/P[18]
                         net (fo=53, routed)          3.875    12.095    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/pwropt_2
    SLICE_X15Y145        LUT5 (Prop_lut5_I1_O)        0.124    12.219 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_58_LOPT_REMAP/O
                         net (fo=1, routed)           1.108    13.326    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_32
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.723    -1.816    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.213ns  (logic 7.396ns (55.977%)  route 5.817ns (44.023%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518     8.220 r  addr/P[11]
                         net (fo=94, routed)          4.993    13.213    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.723    -1.816    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.199ns  (logic 7.548ns (57.188%)  route 5.651ns (42.812%))
  Logic Levels:           4  (DSP48E1=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.220 r  addr/P[18]
                         net (fo=53, routed)          3.875    12.095    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_2
    SLICE_X15Y145        LUT5 (Prop_lut5_I1_O)        0.152    12.247 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_64_LOPT_REMAP/O
                         net (fo=1, routed)           0.952    13.199    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_35
    RAMB36_X0Y30         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.728    -1.811    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y30         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.088ns  (logic 7.548ns (57.672%)  route 5.540ns (42.328%))
  Logic Levels:           4  (DSP48E1=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.220 f  addr/P[15]
                         net (fo=130, routed)         3.803    12.023    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[15]
    SLICE_X9Y62          LUT5 (Prop_lut5_I4_O)        0.152    12.175 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_43_LOPT_REMAP/O
                         net (fo=1, routed)           0.913    13.088    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_24
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.567    -1.972    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.057ns  (logic 7.396ns (56.643%)  route 5.661ns (43.357%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.220 r  addr/P[14]
                         net (fo=93, routed)          4.837    13.057    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y31         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.727    -1.812    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.043ns  (logic 7.520ns (57.653%)  route 5.523ns (42.347%))
  Logic Levels:           4  (DSP48E1=2 FDRE=1 LUT3=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518     8.220 r  addr/P[18]
                         net (fo=53, routed)          2.083    10.303    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addra[18]
    SLICE_X54Y121        LUT3 (Prop_lut3_I1_O)        0.124    10.427 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__3/O
                         net (fo=7, routed)           2.616    13.043    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ENA
    RAMB36_X0Y33         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.718    -1.821    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.041ns  (logic 7.520ns (57.664%)  route 5.521ns (42.336%))
  Logic Levels:           4  (DSP48E1=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518     8.220 f  addr/P[17]
                         net (fo=53, routed)          3.967    12.187    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/pwropt_3
    SLICE_X8Y130         LUT5 (Prop_lut5_I2_O)        0.124    12.311 r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_69_LOPT_REMAP/O
                         net (fo=1, routed)           0.730    13.041    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_38
    RAMB36_X0Y24         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.535    -2.003    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.007ns  (logic 7.396ns (56.862%)  route 5.611ns (43.138%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518     8.220 r  addr/P[15]
                         net (fo=130, routed)         4.787    13.007    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.567    -1.972    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.001ns  (logic 7.396ns (56.890%)  route 5.605ns (43.110%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE                         0.000     0.000 r  vs/pixel_index_reg[7]/C
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.661     0.661 r  vs/pixel_index_reg[7]/Q
                         net (fo=1, routed)           0.822     1.483    vs_n_4
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[7]_PCOUT[47])
                                                      5.217     6.700 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.702    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     8.220 r  addr/P[14]
                         net (fo=93, routed)          4.781    13.001    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/addra[14]
    RAMB36_X0Y33         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         1.718    -1.821    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs/vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dtc_v/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.195ns (51.691%)  route 0.182ns (48.309%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y107        FDRE                         0.000     0.000 r  vs/vsync_reg/C
    SLICE_X79Y107        FDRE (Prop_fdre_C_Q)         0.195     0.195 r  vs/vsync_reg/Q
                         net (fo=2, routed)           0.182     0.377    dtc_v/vsync
    SLICE_X78Y104        FDRE                                         r  dtc_v/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.866    -0.286    dtc_v/clk40
    SLICE_X78Y104        FDRE                                         r  dtc_v/temp_reg/C

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.659ns  (logic 1.047ns (63.098%)  route 0.612ns (36.902%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      0.246     1.352 r  addr/P[14]
                         net (fo=93, routed)          0.307     1.659    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[14]
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.243    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 1.047ns (63.050%)  route 0.614ns (36.950%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.246     1.352 r  addr/P[0]
                         net (fo=94, routed)          0.309     1.661    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.243    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.668ns  (logic 1.047ns (62.751%)  route 0.621ns (37.249%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      0.246     1.352 r  addr/P[1]
                         net (fo=94, routed)          0.317     1.668    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.243    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 1.047ns (62.701%)  route 0.623ns (37.299%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      0.246     1.352 r  addr/P[9]
                         net (fo=94, routed)          0.318     1.670    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.243    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.672ns  (logic 1.047ns (62.635%)  route 0.625ns (37.365%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      0.246     1.352 r  addr/P[11]
                         net (fo=94, routed)          0.320     1.672    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.243    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.673ns  (logic 1.047ns (62.585%)  route 0.626ns (37.415%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      0.246     1.352 r  addr/P[4]
                         net (fo=94, routed)          0.321     1.673    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.243    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 1.047ns (61.443%)  route 0.657ns (38.557%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      0.246     1.352 r  addr/P[5]
                         net (fo=94, routed)          0.352     1.704    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.243    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 1.047ns (61.401%)  route 0.658ns (38.599%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      0.246     1.352 r  addr/P[14]
                         net (fo=93, routed)          0.353     1.705    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.902    -0.250    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X2Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 vs/pixel_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk40_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.707ns  (logic 1.047ns (61.331%)  route 0.660ns (38.669%))
  Logic Levels:           3  (DSP48E1=2 FDRE=1)
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE                         0.000     0.000 r  vs/pixel_index_reg[0]/C
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.221     0.221 r  vs/pixel_index_reg[0]/Q
                         net (fo=1, routed)           0.303     0.524    vs_n_11
    DSP48_X2Y42          DSP48E1 (Prop_dsp48e1_D[0]_PCOUT[47])
                                                      0.580     1.104 r  addr0/PCOUT[47]
                         net (fo=1, routed)           0.002     1.106    addr0_n_106
    DSP48_X2Y43          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      0.246     1.352 r  addr/P[2]
                         net (fo=94, routed)          0.355     1.707    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk40_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_inst/inst/clk100_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_inst/inst/clk40_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_inst/inst/clkout1_buf/O
                         net (fo=234, routed)         0.909    -0.243    blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X3Y21         RAMB36E1                                     r  blk_ins/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK





