// Seed: 1356116754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output logic [7:0] id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_27;
  ;
  assign id_10[1] = 1;
  wire id_28;
  ;
endmodule
module module_1 #(
    parameter id_23 = 32'd93,
    parameter id_25 = 32'd57,
    parameter id_6  = 32'd27,
    parameter id_7  = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_9,
      id_10,
      id_11,
      id_8,
      id_13,
      id_1,
      id_11,
      id_8,
      id_4,
      id_12,
      id_2,
      id_4,
      id_11,
      id_8,
      id_2,
      id_10,
      id_11,
      id_12,
      id_9,
      id_8,
      id_4,
      id_4
  );
  output tri id_9;
  inout wire id_8;
  inout wire _id_7;
  input wire _id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  assign id_9 = !id_1[id_7];
  assign id_9 = 1;
  wor  id_14;
  wire id_15;
  logic [7:0][id_6 : (  -1  )]
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      _id_23,
      id_24,
      _id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64;
  assign id_49[id_25] = id_11;
  assign id_46[id_23] = 1;
  assign id_20[1] = 1;
  wire id_65;
  assign id_14 = 1 ? -1 : 1'b0;
endmodule
