<ENTRY>
{
 "thisFile": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls.hlsrun_impl_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Sat Nov  1 14:11:54 2025",
 "timestampMillis": "1762006314535",
 "buildStep": {
  "cmdId": "19744707-2f70-49d2-ae1c-fc043ebf69cb",
  "name": "vitis-run",
  "logFile": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/logs/hls.steps.log",
  "commandLine": "/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/vitis-run  --mode hls --config /root/FPGA/data_compression/L1/tests/lz4_compress/hls_config.cfg --impl --work_dir hls --part xc7z020clg484-1 ",
  "args": [
   "--mode",
   "hls",
   "--config",
   "/root/FPGA/data_compression/L1/tests/lz4_compress/hls_config.cfg",
   "--impl",
   "--work_dir",
   "hls",
   "--part",
   "xc7z020clg484-1"
  ],
  "iniFiles": [],
  "cwd": "/root/FPGA/data_compression/L1/tests/lz4_compress"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Sat Nov  1 14:11:54 2025",
 "timestampMillis": "1762006314535",
 "status": {
  "cmdId": "19744707-2f70-49d2-ae1c-fc043ebf69cb",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322031",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_RUN",
  "target": "TT_HLS_IMPL",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "lz4CompressEngineRun",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/root/FPGA/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2024.2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322033",
 "buildStep": {
  "cmdId": "27eeead9-ff79-440d-af83-e28611ad6bcc",
  "name": "",
  "logFile": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls/hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/root/FPGA/data_compression/L1/tests/lz4_compress"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322033",
 "status": {
  "cmdId": "27eeead9-ff79-440d-af83-e28611ad6bcc",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322034",
 "report": {
  "path": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls/impl/verilog",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_RTL_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322034",
 "report": {
  "path": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls/impl/report/verilog/export_syn.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_RTL_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322035",
 "report": {
  "path": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls/impl/report/verilog/export_syn.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_RTL_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322035",
 "report": {
  "path": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls/impl/verilog",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_PLACE_AND_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322035",
 "report": {
  "path": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls/impl/report/verilog/export_impl.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_PLACE_AND_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:12:02 2025",
 "timestampMillis": "1762006322035",
 "report": {
  "path": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls/impl/report/verilog/export_impl.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_PLACE_AND_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:17:18 2025",
 "timestampMillis": "1762006638843",
 "report": {
  "path": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_RTL_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:17:18 2025",
 "timestampMillis": "1762006638844",
 "report": {
  "path": "/root/FPGA/data_compression/L1/tests/lz4_compress/hls/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_PLACE_AND_ROUTE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Sat Nov  1 14:17:18 2025",
 "timestampMillis": "1762006638845",
 "status": {
  "cmdId": "27eeead9-ff79-440d-af83-e28611ad6bcc",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Sat Nov  1 14:17:19 2025",
 "timestampMillis": "1762006639065",
 "status": {
  "cmdId": "19744707-2f70-49d2-ae1c-fc043ebf69cb",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:17:19 2025",
 "timestampMillis": "1762006639067",
 "report": {
  "path": "",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Sat Nov  1 14:17:19 2025",
 "timestampMillis": "1762006639068",
 "report": {
  "path": "",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
