$date
	Sun Oct 23 09:38:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#221353
b1000 !
1"
#221354
b1000 &
b1000 %
1$
#221355
0"
#221358
b100 &
b100 %
#221362
b10 &
b10 %
#221366
b1 &
1#
b1 %
#221370
b0 &
b0 %
0#
0$
#1192903
b1101 !
1"
#1192906
b1101 &
b1101 %
1$
#1192907
0"
#1192910
b101000 &
b101000 %
#1192914
b10100 &
b10100 %
#1192918
b1010 &
b1010 %
#1192922
b101 &
b101 %
#1192926
b10000 &
b10000 %
#1192930
b1000 &
b1000 %
#1192934
b100 &
b100 %
#1192938
b10 &
b10 %
#1192942
b1 &
1#
b1 %
#1192946
b0 &
b0 %
0#
0$
#2181092
b111 !
1"
#2181094
b111 &
b111 %
1$
#2181095
0"
#2181098
b10110 &
b10110 %
#2181102
b1011 &
b1011 %
#2181106
b100010 &
b100010 %
#2181110
b10001 &
b10001 %
#2181114
b110100 &
b110100 %
#2181118
b11010 &
b11010 %
#2181122
b1101 &
b1101 %
#2181126
b101000 &
b101000 %
#2181130
b10100 &
b10100 %
#2181134
b1010 &
b1010 %
#2181138
b101 &
b101 %
#2181142
b10000 &
b10000 %
#2181146
b1000 &
b1000 %
#2181150
b100 &
b100 %
#2181154
b10 &
b10 %
#2181158
b1 &
1#
b1 %
#2181162
b0 &
b0 %
0#
0$
#4500012
