# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.bench_key_schedule_128
# vsim lib_BENCH.bench_key_schedule_128 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: key_Schedule_128_Bench.vhd(44): (vopt-1270) Bad default binding for component instance "KEY_SCHED: key_Schedule_128".
#  (Component port "MODE" is not on the entity.)
# ** Warning: [1] key_Schedule_128_Bench.vhd(44): (vopt-3473) Component instance "/bench_key_Schedule_128/KEY_SCHED : key_Schedule_128" is not bound.
# Optimization failed
# Error loading design
vlog -work /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
# -- Skipping entity bench_add_round_key
# -- Skipping entity bench_block_cypher
# -- Skipping entity bench_fsm_present
# -- Skipping entity bench_fsm_present_mem
# -- Skipping entity bench_key_schedule
# -- Skipping entity bench_key_schedule_128
# -- Skipping entity bench_memory
# -- Skipping entity bench_p_layer
# -- Skipping entity bench_p_layer_inv
# -- Skipping entity bench_present
# -- Skipping entity bench_present_synth_cryp
# -- Skipping entity bench_register_80_bits
# -- Skipping entity bench_register_width_bits
# -- Skipping entity bench_s_box
# -- Skipping entity bench_s_box_4x16_bits
# -- Skipping entity bench_s_box_inv_4x16_bits
vcom -work /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity bench_add_Round_Key
# -- Compiling architecture arch of bench_add_Round_Key
# -- Loading package present_library
# -- Compiling entity bench_Block_Cypher
# -- Compiling architecture arch of bench_Block_Cypher
# -- Compiling entity bench_fsm_Present
# -- Compiling architecture arch of bench_fsm_Present
# -- Compiling entity bench_fsm_Present_MEM
# -- Compiling architecture arch of bench_fsm_Present_MEM
# -- Compiling entity bench_key_Schedule
# -- Compiling architecture arch of bench_key_Schedule
# -- Compiling entity bench_key_Schedule_128
# -- Compiling architecture arch of bench_key_Schedule_128
# -- Compiling entity bench_memory
# -- Compiling architecture arch of bench_memory
# -- Compiling entity bench_P_Layer
# -- Compiling architecture arch of bench_P_Layer
# -- Compiling entity bench_P_Layer_Inv
# -- Compiling architecture arch of bench_P_Layer_Inv
# -- Compiling entity bench_Present
# -- Compiling architecture arch of bench_Present
# -- Compiling entity bench_Present_synth_cryp
# -- Compiling architecture arch of bench_Present_synth_cryp
# -- Compiling entity bench_Register_80_Bits
# -- Compiling architecture arch of bench_register_80_bits
# -- Compiling entity bench_Register_WIDTH_Bits
# -- Compiling architecture arch of bench_register_WIDTH_bits
# -- Compiling entity bench_S_Box
# -- Compiling architecture arch of bench_S_Box
# -- Compiling entity bench_S_Box_4x16_Bits
# -- Compiling architecture arch of bench_S_Box_4x16_Bits
# -- Compiling entity bench_S_Box_Inv_4x16_Bits
# -- Compiling architecture arch of bench_S_Box_Inv_4x16_Bits
vsim lib_BENCH.bench_key_schedule_128
# vsim lib_BENCH.bench_key_schedule_128 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: key_Schedule_128_Bench.vhd(44): (vopt-1270) Bad default binding for component instance "KEY_SCHED: key_Schedule_128".
#  (Component port "MODE" is not on the entity.)
# ** Warning: [1] key_Schedule_128_Bench.vhd(44): (vopt-3473) Component instance "/bench_key_Schedule_128/KEY_SCHED : key_Schedule_128" is not bound.
# Optimization failed
# Error loading design
vsim lib_BENCH.bench_key_schedule_128
# vsim lib_BENCH.bench_key_schedule_128 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: key_Schedule_128_Bench.vhd(44): (vopt-1270) Bad default binding for component instance "KEY_SCHED: key_Schedule_128".
#  (Component port "MODE" is not on the entity.)
# ** Warning: [1] key_Schedule_128_Bench.vhd(44): (vopt-3473) Component instance "/bench_key_Schedule_128/KEY_SCHED : key_Schedule_128" is not bound.
# Optimization failed
# Error loading design
vlog -work /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
# -- Skipping entity bench_add_round_key
# -- Skipping entity bench_block_cypher
# -- Skipping entity bench_fsm_present
# -- Skipping entity bench_fsm_present_mem
# -- Skipping entity bench_key_schedule
# -- Skipping entity bench_key_schedule_128
# -- Skipping entity bench_memory
# -- Skipping entity bench_p_layer
# -- Skipping entity bench_p_layer_inv
# -- Skipping entity bench_present
# -- Skipping entity bench_present_synth_cryp
# -- Skipping entity bench_register_80_bits
# -- Skipping entity bench_register_width_bits
# -- Skipping entity bench_s_box
# -- Skipping entity bench_s_box_4x16_bits
# -- Skipping entity bench_s_box_inv_4x16_bits
vcom -work /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity bench_add_Round_Key
# -- Compiling architecture arch of bench_add_Round_Key
# -- Loading package present_library
# -- Compiling entity bench_Block_Cypher
# -- Compiling architecture arch of bench_Block_Cypher
# -- Compiling entity bench_fsm_Present
# -- Compiling architecture arch of bench_fsm_Present
# -- Compiling entity bench_fsm_Present_MEM
# -- Compiling architecture arch of bench_fsm_Present_MEM
# -- Compiling entity bench_key_Schedule
# -- Compiling architecture arch of bench_key_Schedule
# -- Compiling entity bench_key_Schedule_128
# -- Compiling entity bench_memory
# -- Compiling architecture arch of bench_memory
# -- Compiling entity bench_P_Layer
# -- Compiling architecture arch of bench_P_Layer
# -- Compiling entity bench_P_Layer_Inv
# -- Compiling architecture arch of bench_P_Layer_Inv
# -- Compiling entity bench_Present
# -- Compiling architecture arch of bench_Present
# -- Compiling entity bench_Present_synth_cryp
# -- Compiling architecture arch of bench_Present_synth_cryp
# -- Compiling entity bench_Register_80_Bits
# -- Compiling architecture arch of bench_register_80_bits
# -- Compiling entity bench_Register_WIDTH_Bits
# -- Compiling architecture arch of bench_register_WIDTH_bits
# -- Compiling entity bench_S_Box
# -- Compiling architecture arch of bench_S_Box
# -- Compiling entity bench_S_Box_4x16_Bits
# -- Compiling architecture arch of bench_S_Box_4x16_Bits
# -- Compiling entity bench_S_Box_Inv_4x16_Bits
# -- Compiling architecture arch of bench_S_Box_Inv_4x16_Bits
vsim lib_BENCH.bench_key_schedule_128
# vsim lib_BENCH.bench_key_schedule_128 
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: Failed to find design unit lib_BENCH.bench_key_schedule_128.
# Optimization failed
# Error loading design
vlog -work /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
# -- Skipping entity bench_add_round_key
# -- Skipping entity bench_block_cypher
# -- Skipping entity bench_fsm_present
# -- Skipping entity bench_fsm_present_mem
# -- Skipping entity bench_key_schedule
# -- Skipping entity bench_key_schedule_128
# -- Skipping entity bench_memory
# -- Skipping entity bench_p_layer
# -- Skipping entity bench_p_layer_inv
# -- Skipping entity bench_present
# -- Skipping entity bench_present_synth_cryp
# -- Skipping entity bench_register_80_bits
# -- Skipping entity bench_register_width_bits
# -- Skipping entity bench_s_box
# -- Skipping entity bench_s_box_4x16_bits
# -- Skipping entity bench_s_box_inv_4x16_bits
vcom -work /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity bench_add_Round_Key
# -- Compiling architecture arch of bench_add_Round_Key
# -- Loading package present_library
# -- Compiling entity bench_Block_Cypher
# -- Compiling architecture arch of bench_Block_Cypher
# -- Compiling entity bench_fsm_Present
# -- Compiling architecture arch of bench_fsm_Present
# -- Compiling entity bench_fsm_Present_MEM
# -- Compiling architecture arch of bench_fsm_Present_MEM
# -- Compiling entity bench_key_Schedule
# -- Compiling architecture arch of bench_key_Schedule
# -- Compiling entity bench_key_Schedule_128
# -- Compiling architecture arch of bench_key_Schedule_128
# -- Compiling entity bench_memory
# -- Compiling architecture arch of bench_memory
# -- Compiling entity bench_P_Layer
# -- Compiling architecture arch of bench_P_Layer
# -- Compiling entity bench_P_Layer_Inv
# -- Compiling architecture arch of bench_P_Layer_Inv
# -- Compiling entity bench_Present
# -- Compiling architecture arch of bench_Present
# -- Compiling entity bench_Present_synth_cryp
# -- Compiling architecture arch of bench_Present_synth_cryp
# -- Compiling entity bench_Register_80_Bits
# -- Compiling architecture arch of bench_register_80_bits
# -- Compiling entity bench_Register_WIDTH_Bits
# -- Compiling architecture arch of bench_register_WIDTH_bits
# -- Compiling entity bench_S_Box
# -- Compiling architecture arch of bench_S_Box
# -- Compiling entity bench_S_Box_4x16_Bits
# -- Compiling architecture arch of bench_S_Box_4x16_Bits
# -- Compiling entity bench_S_Box_Inv_4x16_Bits
# -- Compiling architecture arch of bench_S_Box_Inv_4x16_Bits
vsim lib_BENCH.bench_key_schedule_128
# vsim lib_BENCH.bench_key_schedule_128 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_key_schedule_128(arch)#1
# Loading lib_vhdl.key_schedule_128(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
add wave -position insertpoint  \
sim:/bench_key_schedule_128/CNT_s \
sim:/bench_key_schedule_128/MODE_s \
sim:/bench_key_schedule_128/clk_s \
sim:/bench_key_schedule_128/key_s \
sim:/bench_key_schedule_128/reset_s \
sim:/bench_key_schedule_128/round_Counter_s \
sim:/bench_key_schedule_128/round_Key_s
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Warning: fail HOLD_KEY
#    Time: 60 ns  Iteration: 0  Instance: /bench_key_schedule_128
# ** Failure: END OF SIMULATION
#    Time: 92 ns  Iteration: 0  Process: /bench_key_schedule_128/line__48 File: key_Schedule_128_Bench.vhd
# Break in Process line__48 at key_Schedule_128_Bench.vhd line 98
# Causality operation skipped due to absence of debug database file
quit -sim
vlog -work /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.2c Compiler 2013.07 Jul 18 2013
# -- Skipping entity bench_add_round_key
# -- Skipping entity bench_block_cypher
# -- Skipping entity bench_fsm_present
# -- Skipping entity bench_fsm_present_mem
# -- Skipping entity bench_key_schedule
# -- Skipping entity bench_key_schedule_128
# -- Skipping entity bench_memory
# -- Skipping entity bench_p_layer
# -- Skipping entity bench_p_layer_inv
# -- Skipping entity bench_present
# -- Skipping entity bench_present_synth_cryp
# -- Skipping entity bench_register_80_bits
# -- Skipping entity bench_register_width_bits
# -- Skipping entity bench_s_box
# -- Skipping entity bench_s_box_4x16_bits
# -- Skipping entity bench_s_box_inv_4x16_bits
vcom -work /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.2c Compiler 2013.07 Jul 18 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Compiling entity bench_add_Round_Key
# -- Compiling architecture arch of bench_add_Round_Key
# -- Loading package present_library
# -- Compiling entity bench_Block_Cypher
# -- Compiling architecture arch of bench_Block_Cypher
# -- Compiling entity bench_fsm_Present
# -- Compiling architecture arch of bench_fsm_Present
# -- Compiling entity bench_fsm_Present_MEM
# -- Compiling architecture arch of bench_fsm_Present_MEM
# -- Compiling entity bench_key_Schedule
# -- Compiling architecture arch of bench_key_Schedule
# -- Compiling entity bench_key_Schedule_128
# -- Compiling architecture arch of bench_key_Schedule_128
# -- Compiling entity bench_memory
# -- Compiling architecture arch of bench_memory
# -- Compiling entity bench_P_Layer
# -- Compiling architecture arch of bench_P_Layer
# -- Compiling entity bench_P_Layer_Inv
# -- Compiling architecture arch of bench_P_Layer_Inv
# -- Compiling entity bench_Present
# -- Compiling architecture arch of bench_Present
# -- Compiling entity bench_Present_synth_cryp
# -- Compiling architecture arch of bench_Present_synth_cryp
# -- Compiling entity bench_Register_80_Bits
# -- Compiling architecture arch of bench_register_80_bits
# -- Compiling entity bench_Register_WIDTH_Bits
# -- Compiling architecture arch of bench_register_WIDTH_bits
# -- Compiling entity bench_S_Box
# -- Compiling architecture arch of bench_S_Box
# -- Compiling entity bench_S_Box_4x16_Bits
# -- Compiling architecture arch of bench_S_Box_4x16_Bits
# -- Compiling entity bench_S_Box_Inv_4x16_Bits
# -- Compiling architecture arch of bench_S_Box_Inv_4x16_Bits
vsim lib_BENCH.bench_present
# vsim lib_BENCH.bench_present 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-133) Unable to remove directory "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/libs/lib_BENCH/@_opt5".
# Directory not empty. (errno = 39)
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "fsm_Present_MEM(A)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_present(arch)#1
# Loading lib_vhdl.present(a)#1
# Loading lib_vhdl.block_cypher(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4x16_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
# Loading lib_vhdl.s_box_inv_4x16_bits(a)#1
# Loading lib_vhdl.s_box_inv_4_bits(a)#1
# Loading lib_vhdl.add_round_key(a)#1
# Loading lib_vhdl.p_layer(a)#1
# Loading lib_vhdl.p_layer_inv(a)#1
# Loading lib_vhdl.fsm_present_mem(a)#1
# Loading lib_vhdl.key_schedule(a)#1
# Loading lib_vhdl.register_80_bits(a)#1
# Loading lib_vhdl.key_schedule_128(a)#1
# Loading lib_vhdl.register_width_bits(a)#2
# Loading lib_vhdl.sync_ram(rtl)#1
vsim lib_BENCH.bench_present
# vsim lib_BENCH.bench_present 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_present(arch)#1
# Loading lib_vhdl.present(a)#1
# Loading lib_vhdl.block_cypher(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4x16_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
# Loading lib_vhdl.s_box_inv_4x16_bits(a)#1
# Loading lib_vhdl.s_box_inv_4_bits(a)#1
# Loading lib_vhdl.add_round_key(a)#1
# Loading lib_vhdl.p_layer(a)#1
# Loading lib_vhdl.p_layer_inv(a)#1
# Loading lib_vhdl.fsm_present_mem(a)#1
# Loading lib_vhdl.key_schedule(a)#1
# Loading lib_vhdl.register_80_bits(a)#1
# Loading lib_vhdl.key_schedule_128(a)#1
# Loading lib_vhdl.register_width_bits(a)#2
# Loading lib_vhdl.sync_ram(rtl)#1
add wave -position insertpoint  \
sim:/bench_present/K_SIZE_s \
sim:/bench_present/MODE_s \
sim:/bench_present/clk_s \
sim:/bench_present/cypher_Text_S \
sim:/bench_present/key_S \
sim:/bench_present/plein_Text_S \
sim:/bench_present/reset_s \
sim:/bench_present/start_s
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_present/P/M_M
run
run
# ** Failure: END OF SIMULATION
#    Time: 2214 ns  Iteration: 0  Process: /bench_present/line__47 File: bench_present.vhd
# Break in Process line__47 at bench_present.vhd line 156
run
run
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_present/P/M_M
# ** Failure: END OF SIMULATION
#    Time: 2214 ns  Iteration: 0  Process: /bench_present/line__47 File: bench_present.vhd
# Break in Process line__47 at bench_present.vhd line 156
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_present(arch)#1
# Loading lib_vhdl.present(a)#1
# Loading lib_vhdl.block_cypher(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4x16_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
# Loading lib_vhdl.s_box_inv_4x16_bits(a)#1
# Loading lib_vhdl.s_box_inv_4_bits(a)#1
# Loading lib_vhdl.add_round_key(a)#1
# Loading lib_vhdl.p_layer(a)#1
# Loading lib_vhdl.p_layer_inv(a)#1
# Loading lib_vhdl.fsm_present_mem(a)#1
# Loading lib_vhdl.key_schedule(a)#1
# Loading lib_vhdl.register_80_bits(a)#1
# Loading lib_vhdl.key_schedule_128(a)#1
# Loading lib_vhdl.register_width_bits(a)#2
# Loading lib_vhdl.sync_ram(rtl)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_present/P/M_M
# ** Failure: END OF SIMULATION
#    Time: 4428 ns  Iteration: 0  Process: /bench_present/line__47 File: bench_present.vhd
# Break in Process line__47 at bench_present.vhd line 267
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_present(arch)#1
# Loading lib_vhdl.present(a)#1
# Loading lib_vhdl.block_cypher(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4x16_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
# Loading lib_vhdl.s_box_inv_4x16_bits(a)#1
# Loading lib_vhdl.s_box_inv_4_bits(a)#1
# Loading lib_vhdl.add_round_key(a)#1
# Loading lib_vhdl.p_layer(a)#1
# Loading lib_vhdl.p_layer_inv(a)#1
# Loading lib_vhdl.fsm_present_mem(a)#1
# Loading lib_vhdl.key_schedule(a)#1
# Loading lib_vhdl.register_80_bits(a)#1
# Loading lib_vhdl.key_schedule_128(a)#1
# Loading lib_vhdl.register_width_bits(a)#2
# Loading lib_vhdl.sync_ram(rtl)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_present/P/M_M
# ** Failure: END OF SIMULATION
#    Time: 2543 ns  Iteration: 0  Process: /bench_present/line__47 File: bench_present.vhd
# Break in Process line__47 at bench_present.vhd line 195
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading lib_vhdl.present_library
# Loading work.bench_present(arch)#1
# Loading lib_vhdl.present(a)#1
# Loading lib_vhdl.block_cypher(a)#1
# Loading lib_vhdl.register_width_bits(a)#1
# Loading lib_vhdl.s_box_4x16_bits(a)#1
# Loading lib_vhdl.s_box_4_bits(a)#1
# Loading lib_vhdl.s_box_inv_4x16_bits(a)#1
# Loading lib_vhdl.s_box_inv_4_bits(a)#1
# Loading lib_vhdl.add_round_key(a)#1
# Loading lib_vhdl.p_layer(a)#1
# Loading lib_vhdl.p_layer_inv(a)#1
# Loading lib_vhdl.fsm_present_mem(a)#1
# Loading lib_vhdl.key_schedule(a)#1
# Loading lib_vhdl.register_80_bits(a)#1
# Loading lib_vhdl.key_schedule_128(a)#1
# Loading lib_vhdl.register_width_bits(a)#2
# Loading lib_vhdl.sync_ram(rtl)#1
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /bench_present/P/M_M
# ** Failure: END OF SIMULATION
#    Time: 2853 ns  Iteration: 0  Process: /bench_present/line__47 File: bench_present.vhd
# Break in Process line__47 at bench_present.vhd line 202
