<?xml version="1.0" ?>
<architecture>
   <models>
      <model name="io">
         <input_ports>
            <port name="outpad"/>
         </input_ports>
         <output_ports>
            <port name="inpad"/>
         </output_ports>
      </model>
   </models>
   <tiles>
      <tile name="io" area="0">
         <sub_tile name="io" capacity="8">
            <equivalent_sites>
               <site pb_type="io"/>
            </equivalent_sites>
            <input name="outpad" num_pins="1"/>
            <output name="inpad" num_pins="1"/>
            <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
            <pinlocations pattern="custom">
               <loc side="left">io.outpad io.inpad</loc>
               <loc side="top">io.outpad io.inpad</loc>
               <loc side="right">io.outpad io.inpad</loc>
               <loc side="bottom">io.outpad io.inpad</loc>
            </pinlocations>
         </sub_tile>
      </tile>
      <tile name="clb" area="53894">
         <sub_tile name="clb">
            <equivalent_sites>
               <site pb_type="clb"/>
            </equivalent_sites>
            <input name="I" num_pins="40" equivalent="full"/>
            <output name="O" num_pins="20" equivalent="none"/>
            <clock name="clk" num_pins="1"/>
            <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
            <pinlocations pattern="spread"/>
         </sub_tile>
      </tile>
   </tiles>
   <!-- Physical descriptions begin -->
   <layout tileable="true">
      <auto_layout aspect_ratio="1.0">
         <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->
         <perimeter type="io" priority="100"/>
         <corners type="EMPTY" priority="101"/>
         <!--Fill with 'clb'-->
         <fill type="clb" priority="10"/>
      </auto_layout>
   </layout>
   <device>
      <sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
      <area grid_logic_tile_area="0"/>
      <chan_width_distr>
         <x distr="uniform" peak="1.000000"/>
         <y distr="uniform" peak="1.000000"/>
      </chan_width_distr>
      <switch_block type="wilton" fs="3"/>
      <connection_block input_switch_name="ipin_cblock"/>
   </device>
   <switchlist>
      <switch type="mux" name="0" R="551" Cin=".77e-15" Cout="4e-15" Tdel="58e-12" mux_trans_size="2.630740" buf_size="27.645901"/>
      <switch type="mux" name="ipin_cblock" R="2231.5" Cout="0." Cin="1.47e-15" Tdel="7.247000e-11" mux_trans_size="1.222260" buf_size="auto"/>
   </switchlist>
   <segmentlist>
      <segment name="L4" freq="1.000000" length="4" type="unidir" Rmetal="101" Cmetal="22.5e-15">
         <mux name="0"/>
         <sb type="pattern">1 1 1 1 1</sb>
         <cb type="pattern">1 1 1 1</cb>
      </segment>
   </segmentlist>
   <complexblocklist>
      <pb_type name="io">
         <input name="outpad" num_pins="1"/>
         <output name="inpad" num_pins="1"/>
         <mode name="physical" disable_packing="true">
            <pb_type name="iopad" blif_model=".subckt io" num_pb="1">
               <input name="outpad" num_pins="1"/>
               <output name="inpad" num_pins="1"/>
            </pb_type>
            <interconnect>
               <direct name="outpad" input="io.outpad" output="iopad.outpad">
                  <delay_constant max="1.394e-11" in_port="io.outpad" out_port="iopad.outpad"/>
               </direct>
               <direct name="inpad" input="iopad.inpad" output="io.inpad">
                  <delay_constant max="4.243e-11" in_port="iopad.inpad" out_port="io.inpad"/>
               </direct>
            </interconnect>
         </mode>
         <mode name="inpad">
            <pb_type name="inpad" blif_model=".input" num_pb="1">
               <output name="inpad" num_pins="1"/>
            </pb_type>
            <interconnect>
               <direct name="inpad" input="inpad.inpad" output="io.inpad">
                  <delay_constant max="4.243e-11" in_port="inpad.inpad" out_port="io.inpad"/>
               </direct>
            </interconnect>
         </mode>
         <mode name="outpad">
            <pb_type name="outpad" blif_model=".output" num_pb="1">
               <input name="outpad" num_pins="1"/>
            </pb_type>
            <interconnect>
               <direct name="outpad" input="io.outpad" output="outpad.outpad">
                  <delay_constant max="1.394e-11" in_port="io.outpad" out_port="outpad.outpad"/>
               </direct>
            </interconnect>
         </mode>
         <power method="ignore"/>
      </pb_type>
      <pb_type name="clb">
         <input name="I" num_pins="40" equivalent="full"/>
         <output name="O" num_pins="20" equivalent="none"/>
         <clock name="clk" num_pins="1"/>
         <pb_type name="fle" num_pb="10">
            <input name="in" num_pins="6"/>
            <output name="out" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
             <!-- physical mode -->
            <mode name="physical" disable_packing="true">
               <!-- Define 6-LUT mode -->
               <pb_type name="ble6" num_pb="1">
                  <input name="in" num_pins="6"/>
                  <output name="out" num_pins="1"/>
                  <clock name="clk" num_pins="1"/>
                  <!-- Define LUT -->
                  <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
                     <input name="in" num_pins="6" port_class="lut_in"/>
                     <output name="out" num_pins="1" port_class="lut_out"/>
                     <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                     </delay_matrix>
                  </pb_type>
                  <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                     <input name="D" num_pins="1" port_class="D"/>
                     <output name="Q" num_pins="1" port_class="Q"/>
                     <clock name="clk" num_pins="1" port_class="clock"/>
                     <T_setup value="66e-12" port="ff.D" clock="clk"/>
                     <T_clock_to_Q max="124e-12" port="ff.Q" clock="clk"/>
                  </pb_type>
                  <interconnect>
                     <direct name="direct1" input="ble6.in" output="lut6[0:0].in"/>
                     <direct name="direct2" input="lut6.out" output="ff.D">
                        <pack_pattern name="ble6" in_port="lut6.out" out_port="ff.D"/>
                     </direct>
                     <direct name="direct3" input="ble6.clk" output="ff.clk"/>
                     <mux name="mux1" input="ff.Q lut6.out" output="ble6.out">
                        <delay_constant max="25e-12" in_port="lut6.out" out_port="ble6.out"/>
                        <delay_constant max="45e-12" in_port="ff.Q" out_port="ble6.out"/>
                     </mux>
                  </interconnect>
               </pb_type>
               <interconnect>
                  <direct name="direct1" input="fle.in[5:0]" output="ble6.in"/>
                  <direct name="direct2" input="ble6.out" output="fle.out[0:0]"/>
                  <direct name="direct3" input="fle.clk" output="ble6.clk"/>
               </interconnect>
            </mode>
            <!-- end of physical mode -->
            <!-- 6-LUT mode definition begin -->
            <mode name="n1_lut6">
               <!-- Define 6-LUT mode -->
               <pb_type name="ble6" num_pb="1">
                  <input name="in" num_pins="6"/>
                  <output name="out" num_pins="1"/>
                  <clock name="clk" num_pins="1"/>
                  <!-- Define LUT -->
                  <pb_type name="lut6" blif_model=".names" num_pb="1" class="lut">
                     <input name="in" num_pins="6" port_class="lut_in"/>
                     <output name="out" num_pins="1" port_class="lut_out"/>
                     <delay_matrix type="max" in_port="lut6.in" out_port="lut6.out">
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                  261e-12
                     </delay_matrix>
                  </pb_type>
                  <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
                     <input name="D" num_pins="1" port_class="D"/>
                     <output name="Q" num_pins="1" port_class="Q"/>
                     <clock name="clk" num_pins="1" port_class="clock"/>
                     <T_setup value="66e-12" port="ff.D" clock="clk"/>
                     <T_clock_to_Q max="124e-12" port="ff.Q" clock="clk"/>
                  </pb_type>
                  <interconnect>
                     <direct name="direct1" input="ble6.in" output="lut6[0:0].in"/>
                     <direct name="direct2" input="lut6.out" output="ff.D">
                        <pack_pattern name="ble6" in_port="lut6.out" out_port="ff.D"/>
                     </direct>
                     <direct name="direct3" input="ble6.clk" output="ff.clk"/>
                     <mux name="mux1" input="ff.Q lut6.out" output="ble6.out">
                        <delay_constant max="25e-12" in_port="lut6.out" out_port="ble6.out"/>
                        <delay_constant max="45e-12" in_port="ff.Q" out_port="ble6.out"/>
                     </mux>
                  </interconnect>
               </pb_type>
               <interconnect>
                  <direct name="direct1" input="fle.in[5:0]" output="ble6.in"/>
                  <direct name="direct2" input="ble6.out" output="fle.out[0:0]"/>
                  <direct name="direct3" input="fle.clk" output="ble6.clk"/>
               </interconnect>
            </mode>
            <!-- n1_lut6 -->
         </pb_type>
         <interconnect>
            <complete name="crossbar" input="clb.I fle[9:0].out" output="fle[9:0].in">
               <delay_constant max="95e-12" in_port="clb.I" out_port="fle[9:0].in"/>
               <delay_constant max="75e-12" in_port="fle[9:0].out" out_port="fle[9:0].in"/>
            </complete>
            <complete name="clks" input="clb.clk" output="fle[9:0].clk">
            </complete>
            <direct name="clbouts1" input="fle[9:0].out" output="clb.O[9:0]"/>
         </interconnect>
      </pb_type>
   </complexblocklist>
</architecture>