
diplomski_outdoor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007230  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  080072f0  080072f0  000172f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080076bc  080076bc  000176bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080076c4  080076c4  000176c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080076c8  080076c8  000176c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000228  20000000  080076cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000021c  20000228  080078f4  00020228  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000444  080078f4  00020444  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017f5b  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000035dc  00000000  00000000  000381ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000a607  00000000  00000000  0003b787  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ea8  00000000  00000000  00045d90  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000010c8  00000000  00000000  00046c38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00008c03  00000000  00000000  00047d00  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000492c  00000000  00000000  00050903  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005522f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000038d8  00000000  00000000  000552ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000228 	.word	0x20000228
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080072d8 	.word	0x080072d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000022c 	.word	0x2000022c
 8000104:	080072d8 	.word	0x080072d8

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr

08000116 <strcmp>:
 8000116:	7802      	ldrb	r2, [r0, #0]
 8000118:	780b      	ldrb	r3, [r1, #0]
 800011a:	2a00      	cmp	r2, #0
 800011c:	d003      	beq.n	8000126 <strcmp+0x10>
 800011e:	3001      	adds	r0, #1
 8000120:	3101      	adds	r1, #1
 8000122:	429a      	cmp	r2, r3
 8000124:	d0f7      	beq.n	8000116 <strcmp>
 8000126:	1ad0      	subs	r0, r2, r3
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	; 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			; (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	; 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	; 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_uldivmod>:
 800042c:	2b00      	cmp	r3, #0
 800042e:	d111      	bne.n	8000454 <__aeabi_uldivmod+0x28>
 8000430:	2a00      	cmp	r2, #0
 8000432:	d10f      	bne.n	8000454 <__aeabi_uldivmod+0x28>
 8000434:	2900      	cmp	r1, #0
 8000436:	d100      	bne.n	800043a <__aeabi_uldivmod+0xe>
 8000438:	2800      	cmp	r0, #0
 800043a:	d002      	beq.n	8000442 <__aeabi_uldivmod+0x16>
 800043c:	2100      	movs	r1, #0
 800043e:	43c9      	mvns	r1, r1
 8000440:	1c08      	adds	r0, r1, #0
 8000442:	b407      	push	{r0, r1, r2}
 8000444:	4802      	ldr	r0, [pc, #8]	; (8000450 <__aeabi_uldivmod+0x24>)
 8000446:	a102      	add	r1, pc, #8	; (adr r1, 8000450 <__aeabi_uldivmod+0x24>)
 8000448:	1840      	adds	r0, r0, r1
 800044a:	9002      	str	r0, [sp, #8]
 800044c:	bd03      	pop	{r0, r1, pc}
 800044e:	46c0      	nop			; (mov r8, r8)
 8000450:	ffffffd9 	.word	0xffffffd9
 8000454:	b403      	push	{r0, r1}
 8000456:	4668      	mov	r0, sp
 8000458:	b501      	push	{r0, lr}
 800045a:	9802      	ldr	r0, [sp, #8]
 800045c:	f000 f824 	bl	80004a8 <__udivmoddi4>
 8000460:	9b01      	ldr	r3, [sp, #4]
 8000462:	469e      	mov	lr, r3
 8000464:	b002      	add	sp, #8
 8000466:	bc0c      	pop	{r2, r3}
 8000468:	4770      	bx	lr
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_d2uiz>:
 800046c:	b570      	push	{r4, r5, r6, lr}
 800046e:	2200      	movs	r2, #0
 8000470:	4b0c      	ldr	r3, [pc, #48]	; (80004a4 <__aeabi_d2uiz+0x38>)
 8000472:	0004      	movs	r4, r0
 8000474:	000d      	movs	r5, r1
 8000476:	f001 fe2b 	bl	80020d0 <__aeabi_dcmpge>
 800047a:	2800      	cmp	r0, #0
 800047c:	d104      	bne.n	8000488 <__aeabi_d2uiz+0x1c>
 800047e:	0020      	movs	r0, r4
 8000480:	0029      	movs	r1, r5
 8000482:	f001 fcf1 	bl	8001e68 <__aeabi_d2iz>
 8000486:	bd70      	pop	{r4, r5, r6, pc}
 8000488:	4b06      	ldr	r3, [pc, #24]	; (80004a4 <__aeabi_d2uiz+0x38>)
 800048a:	2200      	movs	r2, #0
 800048c:	0020      	movs	r0, r4
 800048e:	0029      	movs	r1, r5
 8000490:	f001 f9d4 	bl	800183c <__aeabi_dsub>
 8000494:	f001 fce8 	bl	8001e68 <__aeabi_d2iz>
 8000498:	2380      	movs	r3, #128	; 0x80
 800049a:	061b      	lsls	r3, r3, #24
 800049c:	469c      	mov	ip, r3
 800049e:	4460      	add	r0, ip
 80004a0:	e7f1      	b.n	8000486 <__aeabi_d2uiz+0x1a>
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	41e00000 	.word	0x41e00000

080004a8 <__udivmoddi4>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	0004      	movs	r4, r0
 80004b6:	b083      	sub	sp, #12
 80004b8:	000d      	movs	r5, r1
 80004ba:	4692      	mov	sl, r2
 80004bc:	4699      	mov	r9, r3
 80004be:	428b      	cmp	r3, r1
 80004c0:	d82f      	bhi.n	8000522 <__udivmoddi4+0x7a>
 80004c2:	d02c      	beq.n	800051e <__udivmoddi4+0x76>
 80004c4:	4649      	mov	r1, r9
 80004c6:	4650      	mov	r0, sl
 80004c8:	f001 fe2a 	bl	8002120 <__clzdi2>
 80004cc:	0029      	movs	r1, r5
 80004ce:	0006      	movs	r6, r0
 80004d0:	0020      	movs	r0, r4
 80004d2:	f001 fe25 	bl	8002120 <__clzdi2>
 80004d6:	1a33      	subs	r3, r6, r0
 80004d8:	4698      	mov	r8, r3
 80004da:	3b20      	subs	r3, #32
 80004dc:	469b      	mov	fp, r3
 80004de:	d500      	bpl.n	80004e2 <__udivmoddi4+0x3a>
 80004e0:	e074      	b.n	80005cc <__udivmoddi4+0x124>
 80004e2:	4653      	mov	r3, sl
 80004e4:	465a      	mov	r2, fp
 80004e6:	4093      	lsls	r3, r2
 80004e8:	001f      	movs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4642      	mov	r2, r8
 80004ee:	4093      	lsls	r3, r2
 80004f0:	001e      	movs	r6, r3
 80004f2:	42af      	cmp	r7, r5
 80004f4:	d829      	bhi.n	800054a <__udivmoddi4+0xa2>
 80004f6:	d026      	beq.n	8000546 <__udivmoddi4+0x9e>
 80004f8:	465b      	mov	r3, fp
 80004fa:	1ba4      	subs	r4, r4, r6
 80004fc:	41bd      	sbcs	r5, r7
 80004fe:	2b00      	cmp	r3, #0
 8000500:	da00      	bge.n	8000504 <__udivmoddi4+0x5c>
 8000502:	e079      	b.n	80005f8 <__udivmoddi4+0x150>
 8000504:	2200      	movs	r2, #0
 8000506:	2300      	movs	r3, #0
 8000508:	9200      	str	r2, [sp, #0]
 800050a:	9301      	str	r3, [sp, #4]
 800050c:	2301      	movs	r3, #1
 800050e:	465a      	mov	r2, fp
 8000510:	4093      	lsls	r3, r2
 8000512:	9301      	str	r3, [sp, #4]
 8000514:	2301      	movs	r3, #1
 8000516:	4642      	mov	r2, r8
 8000518:	4093      	lsls	r3, r2
 800051a:	9300      	str	r3, [sp, #0]
 800051c:	e019      	b.n	8000552 <__udivmoddi4+0xaa>
 800051e:	4282      	cmp	r2, r0
 8000520:	d9d0      	bls.n	80004c4 <__udivmoddi4+0x1c>
 8000522:	2200      	movs	r2, #0
 8000524:	2300      	movs	r3, #0
 8000526:	9200      	str	r2, [sp, #0]
 8000528:	9301      	str	r3, [sp, #4]
 800052a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <__udivmoddi4+0x8c>
 8000530:	601c      	str	r4, [r3, #0]
 8000532:	605d      	str	r5, [r3, #4]
 8000534:	9800      	ldr	r0, [sp, #0]
 8000536:	9901      	ldr	r1, [sp, #4]
 8000538:	b003      	add	sp, #12
 800053a:	bc3c      	pop	{r2, r3, r4, r5}
 800053c:	4690      	mov	r8, r2
 800053e:	4699      	mov	r9, r3
 8000540:	46a2      	mov	sl, r4
 8000542:	46ab      	mov	fp, r5
 8000544:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000546:	42a3      	cmp	r3, r4
 8000548:	d9d6      	bls.n	80004f8 <__udivmoddi4+0x50>
 800054a:	2200      	movs	r2, #0
 800054c:	2300      	movs	r3, #0
 800054e:	9200      	str	r2, [sp, #0]
 8000550:	9301      	str	r3, [sp, #4]
 8000552:	4643      	mov	r3, r8
 8000554:	2b00      	cmp	r3, #0
 8000556:	d0e8      	beq.n	800052a <__udivmoddi4+0x82>
 8000558:	07fb      	lsls	r3, r7, #31
 800055a:	0872      	lsrs	r2, r6, #1
 800055c:	431a      	orrs	r2, r3
 800055e:	4646      	mov	r6, r8
 8000560:	087b      	lsrs	r3, r7, #1
 8000562:	e00e      	b.n	8000582 <__udivmoddi4+0xda>
 8000564:	42ab      	cmp	r3, r5
 8000566:	d101      	bne.n	800056c <__udivmoddi4+0xc4>
 8000568:	42a2      	cmp	r2, r4
 800056a:	d80c      	bhi.n	8000586 <__udivmoddi4+0xde>
 800056c:	1aa4      	subs	r4, r4, r2
 800056e:	419d      	sbcs	r5, r3
 8000570:	2001      	movs	r0, #1
 8000572:	1924      	adds	r4, r4, r4
 8000574:	416d      	adcs	r5, r5
 8000576:	2100      	movs	r1, #0
 8000578:	3e01      	subs	r6, #1
 800057a:	1824      	adds	r4, r4, r0
 800057c:	414d      	adcs	r5, r1
 800057e:	2e00      	cmp	r6, #0
 8000580:	d006      	beq.n	8000590 <__udivmoddi4+0xe8>
 8000582:	42ab      	cmp	r3, r5
 8000584:	d9ee      	bls.n	8000564 <__udivmoddi4+0xbc>
 8000586:	3e01      	subs	r6, #1
 8000588:	1924      	adds	r4, r4, r4
 800058a:	416d      	adcs	r5, r5
 800058c:	2e00      	cmp	r6, #0
 800058e:	d1f8      	bne.n	8000582 <__udivmoddi4+0xda>
 8000590:	465b      	mov	r3, fp
 8000592:	9800      	ldr	r0, [sp, #0]
 8000594:	9901      	ldr	r1, [sp, #4]
 8000596:	1900      	adds	r0, r0, r4
 8000598:	4169      	adcs	r1, r5
 800059a:	2b00      	cmp	r3, #0
 800059c:	db22      	blt.n	80005e4 <__udivmoddi4+0x13c>
 800059e:	002b      	movs	r3, r5
 80005a0:	465a      	mov	r2, fp
 80005a2:	40d3      	lsrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	4644      	mov	r4, r8
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	db2c      	blt.n	800060e <__udivmoddi4+0x166>
 80005b4:	0026      	movs	r6, r4
 80005b6:	409e      	lsls	r6, r3
 80005b8:	0033      	movs	r3, r6
 80005ba:	0026      	movs	r6, r4
 80005bc:	4647      	mov	r7, r8
 80005be:	40be      	lsls	r6, r7
 80005c0:	0032      	movs	r2, r6
 80005c2:	1a80      	subs	r0, r0, r2
 80005c4:	4199      	sbcs	r1, r3
 80005c6:	9000      	str	r0, [sp, #0]
 80005c8:	9101      	str	r1, [sp, #4]
 80005ca:	e7ae      	b.n	800052a <__udivmoddi4+0x82>
 80005cc:	4642      	mov	r2, r8
 80005ce:	2320      	movs	r3, #32
 80005d0:	1a9b      	subs	r3, r3, r2
 80005d2:	4652      	mov	r2, sl
 80005d4:	40da      	lsrs	r2, r3
 80005d6:	4641      	mov	r1, r8
 80005d8:	0013      	movs	r3, r2
 80005da:	464a      	mov	r2, r9
 80005dc:	408a      	lsls	r2, r1
 80005de:	0017      	movs	r7, r2
 80005e0:	431f      	orrs	r7, r3
 80005e2:	e782      	b.n	80004ea <__udivmoddi4+0x42>
 80005e4:	4642      	mov	r2, r8
 80005e6:	2320      	movs	r3, #32
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	002a      	movs	r2, r5
 80005ec:	4646      	mov	r6, r8
 80005ee:	409a      	lsls	r2, r3
 80005f0:	0023      	movs	r3, r4
 80005f2:	40f3      	lsrs	r3, r6
 80005f4:	4313      	orrs	r3, r2
 80005f6:	e7d5      	b.n	80005a4 <__udivmoddi4+0xfc>
 80005f8:	4642      	mov	r2, r8
 80005fa:	2320      	movs	r3, #32
 80005fc:	2100      	movs	r1, #0
 80005fe:	1a9b      	subs	r3, r3, r2
 8000600:	2200      	movs	r2, #0
 8000602:	9100      	str	r1, [sp, #0]
 8000604:	9201      	str	r2, [sp, #4]
 8000606:	2201      	movs	r2, #1
 8000608:	40da      	lsrs	r2, r3
 800060a:	9201      	str	r2, [sp, #4]
 800060c:	e782      	b.n	8000514 <__udivmoddi4+0x6c>
 800060e:	4642      	mov	r2, r8
 8000610:	2320      	movs	r3, #32
 8000612:	0026      	movs	r6, r4
 8000614:	1a9b      	subs	r3, r3, r2
 8000616:	40de      	lsrs	r6, r3
 8000618:	002f      	movs	r7, r5
 800061a:	46b4      	mov	ip, r6
 800061c:	4097      	lsls	r7, r2
 800061e:	4666      	mov	r6, ip
 8000620:	003b      	movs	r3, r7
 8000622:	4333      	orrs	r3, r6
 8000624:	e7c9      	b.n	80005ba <__udivmoddi4+0x112>
 8000626:	46c0      	nop			; (mov r8, r8)

08000628 <__aeabi_ui2f>:
 8000628:	b510      	push	{r4, lr}
 800062a:	1e04      	subs	r4, r0, #0
 800062c:	d027      	beq.n	800067e <__aeabi_ui2f+0x56>
 800062e:	f001 fd59 	bl	80020e4 <__clzsi2>
 8000632:	239e      	movs	r3, #158	; 0x9e
 8000634:	1a1b      	subs	r3, r3, r0
 8000636:	2b96      	cmp	r3, #150	; 0x96
 8000638:	dc0a      	bgt.n	8000650 <__aeabi_ui2f+0x28>
 800063a:	2296      	movs	r2, #150	; 0x96
 800063c:	1ad2      	subs	r2, r2, r3
 800063e:	4094      	lsls	r4, r2
 8000640:	0264      	lsls	r4, r4, #9
 8000642:	0a64      	lsrs	r4, r4, #9
 8000644:	b2db      	uxtb	r3, r3
 8000646:	0264      	lsls	r4, r4, #9
 8000648:	05db      	lsls	r3, r3, #23
 800064a:	0a60      	lsrs	r0, r4, #9
 800064c:	4318      	orrs	r0, r3
 800064e:	bd10      	pop	{r4, pc}
 8000650:	2b99      	cmp	r3, #153	; 0x99
 8000652:	dc17      	bgt.n	8000684 <__aeabi_ui2f+0x5c>
 8000654:	2299      	movs	r2, #153	; 0x99
 8000656:	1ad2      	subs	r2, r2, r3
 8000658:	2a00      	cmp	r2, #0
 800065a:	dd27      	ble.n	80006ac <__aeabi_ui2f+0x84>
 800065c:	4094      	lsls	r4, r2
 800065e:	0022      	movs	r2, r4
 8000660:	4c13      	ldr	r4, [pc, #76]	; (80006b0 <__aeabi_ui2f+0x88>)
 8000662:	4014      	ands	r4, r2
 8000664:	0751      	lsls	r1, r2, #29
 8000666:	d004      	beq.n	8000672 <__aeabi_ui2f+0x4a>
 8000668:	210f      	movs	r1, #15
 800066a:	400a      	ands	r2, r1
 800066c:	2a04      	cmp	r2, #4
 800066e:	d000      	beq.n	8000672 <__aeabi_ui2f+0x4a>
 8000670:	3404      	adds	r4, #4
 8000672:	0162      	lsls	r2, r4, #5
 8000674:	d412      	bmi.n	800069c <__aeabi_ui2f+0x74>
 8000676:	01a4      	lsls	r4, r4, #6
 8000678:	0a64      	lsrs	r4, r4, #9
 800067a:	b2db      	uxtb	r3, r3
 800067c:	e7e3      	b.n	8000646 <__aeabi_ui2f+0x1e>
 800067e:	2300      	movs	r3, #0
 8000680:	2400      	movs	r4, #0
 8000682:	e7e0      	b.n	8000646 <__aeabi_ui2f+0x1e>
 8000684:	22b9      	movs	r2, #185	; 0xb9
 8000686:	0021      	movs	r1, r4
 8000688:	1ad2      	subs	r2, r2, r3
 800068a:	4091      	lsls	r1, r2
 800068c:	000a      	movs	r2, r1
 800068e:	1e51      	subs	r1, r2, #1
 8000690:	418a      	sbcs	r2, r1
 8000692:	2105      	movs	r1, #5
 8000694:	1a09      	subs	r1, r1, r0
 8000696:	40cc      	lsrs	r4, r1
 8000698:	4314      	orrs	r4, r2
 800069a:	e7db      	b.n	8000654 <__aeabi_ui2f+0x2c>
 800069c:	4b04      	ldr	r3, [pc, #16]	; (80006b0 <__aeabi_ui2f+0x88>)
 800069e:	401c      	ands	r4, r3
 80006a0:	239f      	movs	r3, #159	; 0x9f
 80006a2:	01a4      	lsls	r4, r4, #6
 80006a4:	1a1b      	subs	r3, r3, r0
 80006a6:	0a64      	lsrs	r4, r4, #9
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	e7cc      	b.n	8000646 <__aeabi_ui2f+0x1e>
 80006ac:	0022      	movs	r2, r4
 80006ae:	e7d7      	b.n	8000660 <__aeabi_ui2f+0x38>
 80006b0:	fbffffff 	.word	0xfbffffff

080006b4 <__aeabi_dadd>:
 80006b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006b6:	4645      	mov	r5, r8
 80006b8:	46de      	mov	lr, fp
 80006ba:	4657      	mov	r7, sl
 80006bc:	464e      	mov	r6, r9
 80006be:	030c      	lsls	r4, r1, #12
 80006c0:	b5e0      	push	{r5, r6, r7, lr}
 80006c2:	004e      	lsls	r6, r1, #1
 80006c4:	0fc9      	lsrs	r1, r1, #31
 80006c6:	4688      	mov	r8, r1
 80006c8:	000d      	movs	r5, r1
 80006ca:	0a61      	lsrs	r1, r4, #9
 80006cc:	0f44      	lsrs	r4, r0, #29
 80006ce:	430c      	orrs	r4, r1
 80006d0:	00c7      	lsls	r7, r0, #3
 80006d2:	0319      	lsls	r1, r3, #12
 80006d4:	0058      	lsls	r0, r3, #1
 80006d6:	0fdb      	lsrs	r3, r3, #31
 80006d8:	469b      	mov	fp, r3
 80006da:	0a4b      	lsrs	r3, r1, #9
 80006dc:	0f51      	lsrs	r1, r2, #29
 80006de:	430b      	orrs	r3, r1
 80006e0:	0d76      	lsrs	r6, r6, #21
 80006e2:	0d40      	lsrs	r0, r0, #21
 80006e4:	0019      	movs	r1, r3
 80006e6:	00d2      	lsls	r2, r2, #3
 80006e8:	45d8      	cmp	r8, fp
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x3a>
 80006ec:	e0ae      	b.n	800084c <__aeabi_dadd+0x198>
 80006ee:	1a35      	subs	r5, r6, r0
 80006f0:	2d00      	cmp	r5, #0
 80006f2:	dc00      	bgt.n	80006f6 <__aeabi_dadd+0x42>
 80006f4:	e0f6      	b.n	80008e4 <__aeabi_dadd+0x230>
 80006f6:	2800      	cmp	r0, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dadd+0x66>
 80006fa:	4313      	orrs	r3, r2
 80006fc:	d100      	bne.n	8000700 <__aeabi_dadd+0x4c>
 80006fe:	e0db      	b.n	80008b8 <__aeabi_dadd+0x204>
 8000700:	1e6b      	subs	r3, r5, #1
 8000702:	2b00      	cmp	r3, #0
 8000704:	d000      	beq.n	8000708 <__aeabi_dadd+0x54>
 8000706:	e137      	b.n	8000978 <__aeabi_dadd+0x2c4>
 8000708:	1aba      	subs	r2, r7, r2
 800070a:	4297      	cmp	r7, r2
 800070c:	41bf      	sbcs	r7, r7
 800070e:	1a64      	subs	r4, r4, r1
 8000710:	427f      	negs	r7, r7
 8000712:	1be4      	subs	r4, r4, r7
 8000714:	2601      	movs	r6, #1
 8000716:	0017      	movs	r7, r2
 8000718:	e024      	b.n	8000764 <__aeabi_dadd+0xb0>
 800071a:	4bc6      	ldr	r3, [pc, #792]	; (8000a34 <__aeabi_dadd+0x380>)
 800071c:	429e      	cmp	r6, r3
 800071e:	d04d      	beq.n	80007bc <__aeabi_dadd+0x108>
 8000720:	2380      	movs	r3, #128	; 0x80
 8000722:	041b      	lsls	r3, r3, #16
 8000724:	4319      	orrs	r1, r3
 8000726:	2d38      	cmp	r5, #56	; 0x38
 8000728:	dd00      	ble.n	800072c <__aeabi_dadd+0x78>
 800072a:	e107      	b.n	800093c <__aeabi_dadd+0x288>
 800072c:	2d1f      	cmp	r5, #31
 800072e:	dd00      	ble.n	8000732 <__aeabi_dadd+0x7e>
 8000730:	e138      	b.n	80009a4 <__aeabi_dadd+0x2f0>
 8000732:	2020      	movs	r0, #32
 8000734:	1b43      	subs	r3, r0, r5
 8000736:	469a      	mov	sl, r3
 8000738:	000b      	movs	r3, r1
 800073a:	4650      	mov	r0, sl
 800073c:	4083      	lsls	r3, r0
 800073e:	4699      	mov	r9, r3
 8000740:	0013      	movs	r3, r2
 8000742:	4648      	mov	r0, r9
 8000744:	40eb      	lsrs	r3, r5
 8000746:	4318      	orrs	r0, r3
 8000748:	0003      	movs	r3, r0
 800074a:	4650      	mov	r0, sl
 800074c:	4082      	lsls	r2, r0
 800074e:	1e50      	subs	r0, r2, #1
 8000750:	4182      	sbcs	r2, r0
 8000752:	40e9      	lsrs	r1, r5
 8000754:	431a      	orrs	r2, r3
 8000756:	1aba      	subs	r2, r7, r2
 8000758:	1a61      	subs	r1, r4, r1
 800075a:	4297      	cmp	r7, r2
 800075c:	41a4      	sbcs	r4, r4
 800075e:	0017      	movs	r7, r2
 8000760:	4264      	negs	r4, r4
 8000762:	1b0c      	subs	r4, r1, r4
 8000764:	0223      	lsls	r3, r4, #8
 8000766:	d562      	bpl.n	800082e <__aeabi_dadd+0x17a>
 8000768:	0264      	lsls	r4, r4, #9
 800076a:	0a65      	lsrs	r5, r4, #9
 800076c:	2d00      	cmp	r5, #0
 800076e:	d100      	bne.n	8000772 <__aeabi_dadd+0xbe>
 8000770:	e0df      	b.n	8000932 <__aeabi_dadd+0x27e>
 8000772:	0028      	movs	r0, r5
 8000774:	f001 fcb6 	bl	80020e4 <__clzsi2>
 8000778:	0003      	movs	r3, r0
 800077a:	3b08      	subs	r3, #8
 800077c:	2b1f      	cmp	r3, #31
 800077e:	dd00      	ble.n	8000782 <__aeabi_dadd+0xce>
 8000780:	e0d2      	b.n	8000928 <__aeabi_dadd+0x274>
 8000782:	2220      	movs	r2, #32
 8000784:	003c      	movs	r4, r7
 8000786:	1ad2      	subs	r2, r2, r3
 8000788:	409d      	lsls	r5, r3
 800078a:	40d4      	lsrs	r4, r2
 800078c:	409f      	lsls	r7, r3
 800078e:	4325      	orrs	r5, r4
 8000790:	429e      	cmp	r6, r3
 8000792:	dd00      	ble.n	8000796 <__aeabi_dadd+0xe2>
 8000794:	e0c4      	b.n	8000920 <__aeabi_dadd+0x26c>
 8000796:	1b9e      	subs	r6, r3, r6
 8000798:	1c73      	adds	r3, r6, #1
 800079a:	2b1f      	cmp	r3, #31
 800079c:	dd00      	ble.n	80007a0 <__aeabi_dadd+0xec>
 800079e:	e0f1      	b.n	8000984 <__aeabi_dadd+0x2d0>
 80007a0:	2220      	movs	r2, #32
 80007a2:	0038      	movs	r0, r7
 80007a4:	0029      	movs	r1, r5
 80007a6:	1ad2      	subs	r2, r2, r3
 80007a8:	40d8      	lsrs	r0, r3
 80007aa:	4091      	lsls	r1, r2
 80007ac:	4097      	lsls	r7, r2
 80007ae:	002c      	movs	r4, r5
 80007b0:	4301      	orrs	r1, r0
 80007b2:	1e78      	subs	r0, r7, #1
 80007b4:	4187      	sbcs	r7, r0
 80007b6:	40dc      	lsrs	r4, r3
 80007b8:	2600      	movs	r6, #0
 80007ba:	430f      	orrs	r7, r1
 80007bc:	077b      	lsls	r3, r7, #29
 80007be:	d009      	beq.n	80007d4 <__aeabi_dadd+0x120>
 80007c0:	230f      	movs	r3, #15
 80007c2:	403b      	ands	r3, r7
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	d005      	beq.n	80007d4 <__aeabi_dadd+0x120>
 80007c8:	1d3b      	adds	r3, r7, #4
 80007ca:	42bb      	cmp	r3, r7
 80007cc:	41bf      	sbcs	r7, r7
 80007ce:	427f      	negs	r7, r7
 80007d0:	19e4      	adds	r4, r4, r7
 80007d2:	001f      	movs	r7, r3
 80007d4:	0223      	lsls	r3, r4, #8
 80007d6:	d52c      	bpl.n	8000832 <__aeabi_dadd+0x17e>
 80007d8:	4b96      	ldr	r3, [pc, #600]	; (8000a34 <__aeabi_dadd+0x380>)
 80007da:	3601      	adds	r6, #1
 80007dc:	429e      	cmp	r6, r3
 80007de:	d100      	bne.n	80007e2 <__aeabi_dadd+0x12e>
 80007e0:	e09a      	b.n	8000918 <__aeabi_dadd+0x264>
 80007e2:	4645      	mov	r5, r8
 80007e4:	4b94      	ldr	r3, [pc, #592]	; (8000a38 <__aeabi_dadd+0x384>)
 80007e6:	08ff      	lsrs	r7, r7, #3
 80007e8:	401c      	ands	r4, r3
 80007ea:	0760      	lsls	r0, r4, #29
 80007ec:	0576      	lsls	r6, r6, #21
 80007ee:	0264      	lsls	r4, r4, #9
 80007f0:	4307      	orrs	r7, r0
 80007f2:	0b24      	lsrs	r4, r4, #12
 80007f4:	0d76      	lsrs	r6, r6, #21
 80007f6:	2100      	movs	r1, #0
 80007f8:	0324      	lsls	r4, r4, #12
 80007fa:	0b23      	lsrs	r3, r4, #12
 80007fc:	0d0c      	lsrs	r4, r1, #20
 80007fe:	4a8f      	ldr	r2, [pc, #572]	; (8000a3c <__aeabi_dadd+0x388>)
 8000800:	0524      	lsls	r4, r4, #20
 8000802:	431c      	orrs	r4, r3
 8000804:	4014      	ands	r4, r2
 8000806:	0533      	lsls	r3, r6, #20
 8000808:	4323      	orrs	r3, r4
 800080a:	005b      	lsls	r3, r3, #1
 800080c:	07ed      	lsls	r5, r5, #31
 800080e:	085b      	lsrs	r3, r3, #1
 8000810:	432b      	orrs	r3, r5
 8000812:	0038      	movs	r0, r7
 8000814:	0019      	movs	r1, r3
 8000816:	bc3c      	pop	{r2, r3, r4, r5}
 8000818:	4690      	mov	r8, r2
 800081a:	4699      	mov	r9, r3
 800081c:	46a2      	mov	sl, r4
 800081e:	46ab      	mov	fp, r5
 8000820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000822:	4664      	mov	r4, ip
 8000824:	4304      	orrs	r4, r0
 8000826:	d100      	bne.n	800082a <__aeabi_dadd+0x176>
 8000828:	e211      	b.n	8000c4e <__aeabi_dadd+0x59a>
 800082a:	0004      	movs	r4, r0
 800082c:	4667      	mov	r7, ip
 800082e:	077b      	lsls	r3, r7, #29
 8000830:	d1c6      	bne.n	80007c0 <__aeabi_dadd+0x10c>
 8000832:	4645      	mov	r5, r8
 8000834:	0760      	lsls	r0, r4, #29
 8000836:	08ff      	lsrs	r7, r7, #3
 8000838:	4307      	orrs	r7, r0
 800083a:	08e4      	lsrs	r4, r4, #3
 800083c:	4b7d      	ldr	r3, [pc, #500]	; (8000a34 <__aeabi_dadd+0x380>)
 800083e:	429e      	cmp	r6, r3
 8000840:	d030      	beq.n	80008a4 <__aeabi_dadd+0x1f0>
 8000842:	0324      	lsls	r4, r4, #12
 8000844:	0576      	lsls	r6, r6, #21
 8000846:	0b24      	lsrs	r4, r4, #12
 8000848:	0d76      	lsrs	r6, r6, #21
 800084a:	e7d4      	b.n	80007f6 <__aeabi_dadd+0x142>
 800084c:	1a33      	subs	r3, r6, r0
 800084e:	469a      	mov	sl, r3
 8000850:	2b00      	cmp	r3, #0
 8000852:	dd78      	ble.n	8000946 <__aeabi_dadd+0x292>
 8000854:	2800      	cmp	r0, #0
 8000856:	d031      	beq.n	80008bc <__aeabi_dadd+0x208>
 8000858:	4876      	ldr	r0, [pc, #472]	; (8000a34 <__aeabi_dadd+0x380>)
 800085a:	4286      	cmp	r6, r0
 800085c:	d0ae      	beq.n	80007bc <__aeabi_dadd+0x108>
 800085e:	2080      	movs	r0, #128	; 0x80
 8000860:	0400      	lsls	r0, r0, #16
 8000862:	4301      	orrs	r1, r0
 8000864:	4653      	mov	r3, sl
 8000866:	2b38      	cmp	r3, #56	; 0x38
 8000868:	dc00      	bgt.n	800086c <__aeabi_dadd+0x1b8>
 800086a:	e0e9      	b.n	8000a40 <__aeabi_dadd+0x38c>
 800086c:	430a      	orrs	r2, r1
 800086e:	1e51      	subs	r1, r2, #1
 8000870:	418a      	sbcs	r2, r1
 8000872:	2100      	movs	r1, #0
 8000874:	19d2      	adds	r2, r2, r7
 8000876:	42ba      	cmp	r2, r7
 8000878:	41bf      	sbcs	r7, r7
 800087a:	1909      	adds	r1, r1, r4
 800087c:	427c      	negs	r4, r7
 800087e:	0017      	movs	r7, r2
 8000880:	190c      	adds	r4, r1, r4
 8000882:	0223      	lsls	r3, r4, #8
 8000884:	d5d3      	bpl.n	800082e <__aeabi_dadd+0x17a>
 8000886:	4b6b      	ldr	r3, [pc, #428]	; (8000a34 <__aeabi_dadd+0x380>)
 8000888:	3601      	adds	r6, #1
 800088a:	429e      	cmp	r6, r3
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x1dc>
 800088e:	e13a      	b.n	8000b06 <__aeabi_dadd+0x452>
 8000890:	2001      	movs	r0, #1
 8000892:	4b69      	ldr	r3, [pc, #420]	; (8000a38 <__aeabi_dadd+0x384>)
 8000894:	401c      	ands	r4, r3
 8000896:	087b      	lsrs	r3, r7, #1
 8000898:	4007      	ands	r7, r0
 800089a:	431f      	orrs	r7, r3
 800089c:	07e0      	lsls	r0, r4, #31
 800089e:	4307      	orrs	r7, r0
 80008a0:	0864      	lsrs	r4, r4, #1
 80008a2:	e78b      	b.n	80007bc <__aeabi_dadd+0x108>
 80008a4:	0023      	movs	r3, r4
 80008a6:	433b      	orrs	r3, r7
 80008a8:	d100      	bne.n	80008ac <__aeabi_dadd+0x1f8>
 80008aa:	e1cb      	b.n	8000c44 <__aeabi_dadd+0x590>
 80008ac:	2280      	movs	r2, #128	; 0x80
 80008ae:	0312      	lsls	r2, r2, #12
 80008b0:	4314      	orrs	r4, r2
 80008b2:	0324      	lsls	r4, r4, #12
 80008b4:	0b24      	lsrs	r4, r4, #12
 80008b6:	e79e      	b.n	80007f6 <__aeabi_dadd+0x142>
 80008b8:	002e      	movs	r6, r5
 80008ba:	e77f      	b.n	80007bc <__aeabi_dadd+0x108>
 80008bc:	0008      	movs	r0, r1
 80008be:	4310      	orrs	r0, r2
 80008c0:	d100      	bne.n	80008c4 <__aeabi_dadd+0x210>
 80008c2:	e0b4      	b.n	8000a2e <__aeabi_dadd+0x37a>
 80008c4:	1e58      	subs	r0, r3, #1
 80008c6:	2800      	cmp	r0, #0
 80008c8:	d000      	beq.n	80008cc <__aeabi_dadd+0x218>
 80008ca:	e0de      	b.n	8000a8a <__aeabi_dadd+0x3d6>
 80008cc:	18ba      	adds	r2, r7, r2
 80008ce:	42ba      	cmp	r2, r7
 80008d0:	419b      	sbcs	r3, r3
 80008d2:	1864      	adds	r4, r4, r1
 80008d4:	425b      	negs	r3, r3
 80008d6:	18e4      	adds	r4, r4, r3
 80008d8:	0017      	movs	r7, r2
 80008da:	2601      	movs	r6, #1
 80008dc:	0223      	lsls	r3, r4, #8
 80008de:	d5a6      	bpl.n	800082e <__aeabi_dadd+0x17a>
 80008e0:	2602      	movs	r6, #2
 80008e2:	e7d5      	b.n	8000890 <__aeabi_dadd+0x1dc>
 80008e4:	2d00      	cmp	r5, #0
 80008e6:	d16e      	bne.n	80009c6 <__aeabi_dadd+0x312>
 80008e8:	1c70      	adds	r0, r6, #1
 80008ea:	0540      	lsls	r0, r0, #21
 80008ec:	0d40      	lsrs	r0, r0, #21
 80008ee:	2801      	cmp	r0, #1
 80008f0:	dc00      	bgt.n	80008f4 <__aeabi_dadd+0x240>
 80008f2:	e0f9      	b.n	8000ae8 <__aeabi_dadd+0x434>
 80008f4:	1ab8      	subs	r0, r7, r2
 80008f6:	4684      	mov	ip, r0
 80008f8:	4287      	cmp	r7, r0
 80008fa:	4180      	sbcs	r0, r0
 80008fc:	1ae5      	subs	r5, r4, r3
 80008fe:	4240      	negs	r0, r0
 8000900:	1a2d      	subs	r5, r5, r0
 8000902:	0228      	lsls	r0, r5, #8
 8000904:	d400      	bmi.n	8000908 <__aeabi_dadd+0x254>
 8000906:	e089      	b.n	8000a1c <__aeabi_dadd+0x368>
 8000908:	1bd7      	subs	r7, r2, r7
 800090a:	42ba      	cmp	r2, r7
 800090c:	4192      	sbcs	r2, r2
 800090e:	1b1c      	subs	r4, r3, r4
 8000910:	4252      	negs	r2, r2
 8000912:	1aa5      	subs	r5, r4, r2
 8000914:	46d8      	mov	r8, fp
 8000916:	e729      	b.n	800076c <__aeabi_dadd+0xb8>
 8000918:	4645      	mov	r5, r8
 800091a:	2400      	movs	r4, #0
 800091c:	2700      	movs	r7, #0
 800091e:	e76a      	b.n	80007f6 <__aeabi_dadd+0x142>
 8000920:	4c45      	ldr	r4, [pc, #276]	; (8000a38 <__aeabi_dadd+0x384>)
 8000922:	1af6      	subs	r6, r6, r3
 8000924:	402c      	ands	r4, r5
 8000926:	e749      	b.n	80007bc <__aeabi_dadd+0x108>
 8000928:	003d      	movs	r5, r7
 800092a:	3828      	subs	r0, #40	; 0x28
 800092c:	4085      	lsls	r5, r0
 800092e:	2700      	movs	r7, #0
 8000930:	e72e      	b.n	8000790 <__aeabi_dadd+0xdc>
 8000932:	0038      	movs	r0, r7
 8000934:	f001 fbd6 	bl	80020e4 <__clzsi2>
 8000938:	3020      	adds	r0, #32
 800093a:	e71d      	b.n	8000778 <__aeabi_dadd+0xc4>
 800093c:	430a      	orrs	r2, r1
 800093e:	1e51      	subs	r1, r2, #1
 8000940:	418a      	sbcs	r2, r1
 8000942:	2100      	movs	r1, #0
 8000944:	e707      	b.n	8000756 <__aeabi_dadd+0xa2>
 8000946:	2b00      	cmp	r3, #0
 8000948:	d000      	beq.n	800094c <__aeabi_dadd+0x298>
 800094a:	e0f3      	b.n	8000b34 <__aeabi_dadd+0x480>
 800094c:	1c70      	adds	r0, r6, #1
 800094e:	0543      	lsls	r3, r0, #21
 8000950:	0d5b      	lsrs	r3, r3, #21
 8000952:	2b01      	cmp	r3, #1
 8000954:	dc00      	bgt.n	8000958 <__aeabi_dadd+0x2a4>
 8000956:	e0ad      	b.n	8000ab4 <__aeabi_dadd+0x400>
 8000958:	4b36      	ldr	r3, [pc, #216]	; (8000a34 <__aeabi_dadd+0x380>)
 800095a:	4298      	cmp	r0, r3
 800095c:	d100      	bne.n	8000960 <__aeabi_dadd+0x2ac>
 800095e:	e0d1      	b.n	8000b04 <__aeabi_dadd+0x450>
 8000960:	18ba      	adds	r2, r7, r2
 8000962:	42ba      	cmp	r2, r7
 8000964:	41bf      	sbcs	r7, r7
 8000966:	1864      	adds	r4, r4, r1
 8000968:	427f      	negs	r7, r7
 800096a:	19e4      	adds	r4, r4, r7
 800096c:	07e7      	lsls	r7, r4, #31
 800096e:	0852      	lsrs	r2, r2, #1
 8000970:	4317      	orrs	r7, r2
 8000972:	0864      	lsrs	r4, r4, #1
 8000974:	0006      	movs	r6, r0
 8000976:	e721      	b.n	80007bc <__aeabi_dadd+0x108>
 8000978:	482e      	ldr	r0, [pc, #184]	; (8000a34 <__aeabi_dadd+0x380>)
 800097a:	4285      	cmp	r5, r0
 800097c:	d100      	bne.n	8000980 <__aeabi_dadd+0x2cc>
 800097e:	e093      	b.n	8000aa8 <__aeabi_dadd+0x3f4>
 8000980:	001d      	movs	r5, r3
 8000982:	e6d0      	b.n	8000726 <__aeabi_dadd+0x72>
 8000984:	0029      	movs	r1, r5
 8000986:	3e1f      	subs	r6, #31
 8000988:	40f1      	lsrs	r1, r6
 800098a:	2b20      	cmp	r3, #32
 800098c:	d100      	bne.n	8000990 <__aeabi_dadd+0x2dc>
 800098e:	e08d      	b.n	8000aac <__aeabi_dadd+0x3f8>
 8000990:	2240      	movs	r2, #64	; 0x40
 8000992:	1ad3      	subs	r3, r2, r3
 8000994:	409d      	lsls	r5, r3
 8000996:	432f      	orrs	r7, r5
 8000998:	1e7d      	subs	r5, r7, #1
 800099a:	41af      	sbcs	r7, r5
 800099c:	2400      	movs	r4, #0
 800099e:	430f      	orrs	r7, r1
 80009a0:	2600      	movs	r6, #0
 80009a2:	e744      	b.n	800082e <__aeabi_dadd+0x17a>
 80009a4:	002b      	movs	r3, r5
 80009a6:	0008      	movs	r0, r1
 80009a8:	3b20      	subs	r3, #32
 80009aa:	40d8      	lsrs	r0, r3
 80009ac:	0003      	movs	r3, r0
 80009ae:	2d20      	cmp	r5, #32
 80009b0:	d100      	bne.n	80009b4 <__aeabi_dadd+0x300>
 80009b2:	e07d      	b.n	8000ab0 <__aeabi_dadd+0x3fc>
 80009b4:	2040      	movs	r0, #64	; 0x40
 80009b6:	1b45      	subs	r5, r0, r5
 80009b8:	40a9      	lsls	r1, r5
 80009ba:	430a      	orrs	r2, r1
 80009bc:	1e51      	subs	r1, r2, #1
 80009be:	418a      	sbcs	r2, r1
 80009c0:	2100      	movs	r1, #0
 80009c2:	431a      	orrs	r2, r3
 80009c4:	e6c7      	b.n	8000756 <__aeabi_dadd+0xa2>
 80009c6:	2e00      	cmp	r6, #0
 80009c8:	d050      	beq.n	8000a6c <__aeabi_dadd+0x3b8>
 80009ca:	4e1a      	ldr	r6, [pc, #104]	; (8000a34 <__aeabi_dadd+0x380>)
 80009cc:	42b0      	cmp	r0, r6
 80009ce:	d057      	beq.n	8000a80 <__aeabi_dadd+0x3cc>
 80009d0:	2680      	movs	r6, #128	; 0x80
 80009d2:	426b      	negs	r3, r5
 80009d4:	4699      	mov	r9, r3
 80009d6:	0436      	lsls	r6, r6, #16
 80009d8:	4334      	orrs	r4, r6
 80009da:	464b      	mov	r3, r9
 80009dc:	2b38      	cmp	r3, #56	; 0x38
 80009de:	dd00      	ble.n	80009e2 <__aeabi_dadd+0x32e>
 80009e0:	e0d6      	b.n	8000b90 <__aeabi_dadd+0x4dc>
 80009e2:	2b1f      	cmp	r3, #31
 80009e4:	dd00      	ble.n	80009e8 <__aeabi_dadd+0x334>
 80009e6:	e135      	b.n	8000c54 <__aeabi_dadd+0x5a0>
 80009e8:	2620      	movs	r6, #32
 80009ea:	1af5      	subs	r5, r6, r3
 80009ec:	0026      	movs	r6, r4
 80009ee:	40ae      	lsls	r6, r5
 80009f0:	46b2      	mov	sl, r6
 80009f2:	003e      	movs	r6, r7
 80009f4:	40de      	lsrs	r6, r3
 80009f6:	46ac      	mov	ip, r5
 80009f8:	0035      	movs	r5, r6
 80009fa:	4656      	mov	r6, sl
 80009fc:	432e      	orrs	r6, r5
 80009fe:	4665      	mov	r5, ip
 8000a00:	40af      	lsls	r7, r5
 8000a02:	1e7d      	subs	r5, r7, #1
 8000a04:	41af      	sbcs	r7, r5
 8000a06:	40dc      	lsrs	r4, r3
 8000a08:	4337      	orrs	r7, r6
 8000a0a:	1bd7      	subs	r7, r2, r7
 8000a0c:	42ba      	cmp	r2, r7
 8000a0e:	4192      	sbcs	r2, r2
 8000a10:	1b0c      	subs	r4, r1, r4
 8000a12:	4252      	negs	r2, r2
 8000a14:	1aa4      	subs	r4, r4, r2
 8000a16:	0006      	movs	r6, r0
 8000a18:	46d8      	mov	r8, fp
 8000a1a:	e6a3      	b.n	8000764 <__aeabi_dadd+0xb0>
 8000a1c:	4664      	mov	r4, ip
 8000a1e:	4667      	mov	r7, ip
 8000a20:	432c      	orrs	r4, r5
 8000a22:	d000      	beq.n	8000a26 <__aeabi_dadd+0x372>
 8000a24:	e6a2      	b.n	800076c <__aeabi_dadd+0xb8>
 8000a26:	2500      	movs	r5, #0
 8000a28:	2600      	movs	r6, #0
 8000a2a:	2700      	movs	r7, #0
 8000a2c:	e706      	b.n	800083c <__aeabi_dadd+0x188>
 8000a2e:	001e      	movs	r6, r3
 8000a30:	e6c4      	b.n	80007bc <__aeabi_dadd+0x108>
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	000007ff 	.word	0x000007ff
 8000a38:	ff7fffff 	.word	0xff7fffff
 8000a3c:	800fffff 	.word	0x800fffff
 8000a40:	2b1f      	cmp	r3, #31
 8000a42:	dc63      	bgt.n	8000b0c <__aeabi_dadd+0x458>
 8000a44:	2020      	movs	r0, #32
 8000a46:	1ac3      	subs	r3, r0, r3
 8000a48:	0008      	movs	r0, r1
 8000a4a:	4098      	lsls	r0, r3
 8000a4c:	469c      	mov	ip, r3
 8000a4e:	4683      	mov	fp, r0
 8000a50:	4653      	mov	r3, sl
 8000a52:	0010      	movs	r0, r2
 8000a54:	40d8      	lsrs	r0, r3
 8000a56:	0003      	movs	r3, r0
 8000a58:	4658      	mov	r0, fp
 8000a5a:	4318      	orrs	r0, r3
 8000a5c:	4663      	mov	r3, ip
 8000a5e:	409a      	lsls	r2, r3
 8000a60:	1e53      	subs	r3, r2, #1
 8000a62:	419a      	sbcs	r2, r3
 8000a64:	4653      	mov	r3, sl
 8000a66:	4302      	orrs	r2, r0
 8000a68:	40d9      	lsrs	r1, r3
 8000a6a:	e703      	b.n	8000874 <__aeabi_dadd+0x1c0>
 8000a6c:	0026      	movs	r6, r4
 8000a6e:	433e      	orrs	r6, r7
 8000a70:	d006      	beq.n	8000a80 <__aeabi_dadd+0x3cc>
 8000a72:	43eb      	mvns	r3, r5
 8000a74:	4699      	mov	r9, r3
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d0c7      	beq.n	8000a0a <__aeabi_dadd+0x356>
 8000a7a:	4e94      	ldr	r6, [pc, #592]	; (8000ccc <__aeabi_dadd+0x618>)
 8000a7c:	42b0      	cmp	r0, r6
 8000a7e:	d1ac      	bne.n	80009da <__aeabi_dadd+0x326>
 8000a80:	000c      	movs	r4, r1
 8000a82:	0017      	movs	r7, r2
 8000a84:	0006      	movs	r6, r0
 8000a86:	46d8      	mov	r8, fp
 8000a88:	e698      	b.n	80007bc <__aeabi_dadd+0x108>
 8000a8a:	4b90      	ldr	r3, [pc, #576]	; (8000ccc <__aeabi_dadd+0x618>)
 8000a8c:	459a      	cmp	sl, r3
 8000a8e:	d00b      	beq.n	8000aa8 <__aeabi_dadd+0x3f4>
 8000a90:	4682      	mov	sl, r0
 8000a92:	e6e7      	b.n	8000864 <__aeabi_dadd+0x1b0>
 8000a94:	2800      	cmp	r0, #0
 8000a96:	d000      	beq.n	8000a9a <__aeabi_dadd+0x3e6>
 8000a98:	e09e      	b.n	8000bd8 <__aeabi_dadd+0x524>
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	4310      	orrs	r0, r2
 8000a9e:	d100      	bne.n	8000aa2 <__aeabi_dadd+0x3ee>
 8000aa0:	e0e9      	b.n	8000c76 <__aeabi_dadd+0x5c2>
 8000aa2:	001c      	movs	r4, r3
 8000aa4:	0017      	movs	r7, r2
 8000aa6:	46d8      	mov	r8, fp
 8000aa8:	4e88      	ldr	r6, [pc, #544]	; (8000ccc <__aeabi_dadd+0x618>)
 8000aaa:	e687      	b.n	80007bc <__aeabi_dadd+0x108>
 8000aac:	2500      	movs	r5, #0
 8000aae:	e772      	b.n	8000996 <__aeabi_dadd+0x2e2>
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	e782      	b.n	80009ba <__aeabi_dadd+0x306>
 8000ab4:	0023      	movs	r3, r4
 8000ab6:	433b      	orrs	r3, r7
 8000ab8:	2e00      	cmp	r6, #0
 8000aba:	d000      	beq.n	8000abe <__aeabi_dadd+0x40a>
 8000abc:	e0ab      	b.n	8000c16 <__aeabi_dadd+0x562>
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_dadd+0x410>
 8000ac2:	e0e7      	b.n	8000c94 <__aeabi_dadd+0x5e0>
 8000ac4:	000b      	movs	r3, r1
 8000ac6:	4313      	orrs	r3, r2
 8000ac8:	d100      	bne.n	8000acc <__aeabi_dadd+0x418>
 8000aca:	e677      	b.n	80007bc <__aeabi_dadd+0x108>
 8000acc:	18ba      	adds	r2, r7, r2
 8000ace:	42ba      	cmp	r2, r7
 8000ad0:	41bf      	sbcs	r7, r7
 8000ad2:	1864      	adds	r4, r4, r1
 8000ad4:	427f      	negs	r7, r7
 8000ad6:	19e4      	adds	r4, r4, r7
 8000ad8:	0223      	lsls	r3, r4, #8
 8000ada:	d400      	bmi.n	8000ade <__aeabi_dadd+0x42a>
 8000adc:	e0f2      	b.n	8000cc4 <__aeabi_dadd+0x610>
 8000ade:	4b7c      	ldr	r3, [pc, #496]	; (8000cd0 <__aeabi_dadd+0x61c>)
 8000ae0:	0017      	movs	r7, r2
 8000ae2:	401c      	ands	r4, r3
 8000ae4:	0006      	movs	r6, r0
 8000ae6:	e669      	b.n	80007bc <__aeabi_dadd+0x108>
 8000ae8:	0020      	movs	r0, r4
 8000aea:	4338      	orrs	r0, r7
 8000aec:	2e00      	cmp	r6, #0
 8000aee:	d1d1      	bne.n	8000a94 <__aeabi_dadd+0x3e0>
 8000af0:	2800      	cmp	r0, #0
 8000af2:	d15b      	bne.n	8000bac <__aeabi_dadd+0x4f8>
 8000af4:	001c      	movs	r4, r3
 8000af6:	4314      	orrs	r4, r2
 8000af8:	d100      	bne.n	8000afc <__aeabi_dadd+0x448>
 8000afa:	e0a8      	b.n	8000c4e <__aeabi_dadd+0x59a>
 8000afc:	001c      	movs	r4, r3
 8000afe:	0017      	movs	r7, r2
 8000b00:	46d8      	mov	r8, fp
 8000b02:	e65b      	b.n	80007bc <__aeabi_dadd+0x108>
 8000b04:	0006      	movs	r6, r0
 8000b06:	2400      	movs	r4, #0
 8000b08:	2700      	movs	r7, #0
 8000b0a:	e697      	b.n	800083c <__aeabi_dadd+0x188>
 8000b0c:	4650      	mov	r0, sl
 8000b0e:	000b      	movs	r3, r1
 8000b10:	3820      	subs	r0, #32
 8000b12:	40c3      	lsrs	r3, r0
 8000b14:	4699      	mov	r9, r3
 8000b16:	4653      	mov	r3, sl
 8000b18:	2b20      	cmp	r3, #32
 8000b1a:	d100      	bne.n	8000b1e <__aeabi_dadd+0x46a>
 8000b1c:	e095      	b.n	8000c4a <__aeabi_dadd+0x596>
 8000b1e:	2340      	movs	r3, #64	; 0x40
 8000b20:	4650      	mov	r0, sl
 8000b22:	1a1b      	subs	r3, r3, r0
 8000b24:	4099      	lsls	r1, r3
 8000b26:	430a      	orrs	r2, r1
 8000b28:	1e51      	subs	r1, r2, #1
 8000b2a:	418a      	sbcs	r2, r1
 8000b2c:	464b      	mov	r3, r9
 8000b2e:	2100      	movs	r1, #0
 8000b30:	431a      	orrs	r2, r3
 8000b32:	e69f      	b.n	8000874 <__aeabi_dadd+0x1c0>
 8000b34:	2e00      	cmp	r6, #0
 8000b36:	d130      	bne.n	8000b9a <__aeabi_dadd+0x4e6>
 8000b38:	0026      	movs	r6, r4
 8000b3a:	433e      	orrs	r6, r7
 8000b3c:	d067      	beq.n	8000c0e <__aeabi_dadd+0x55a>
 8000b3e:	43db      	mvns	r3, r3
 8000b40:	469a      	mov	sl, r3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d01c      	beq.n	8000b80 <__aeabi_dadd+0x4cc>
 8000b46:	4e61      	ldr	r6, [pc, #388]	; (8000ccc <__aeabi_dadd+0x618>)
 8000b48:	42b0      	cmp	r0, r6
 8000b4a:	d060      	beq.n	8000c0e <__aeabi_dadd+0x55a>
 8000b4c:	4653      	mov	r3, sl
 8000b4e:	2b38      	cmp	r3, #56	; 0x38
 8000b50:	dd00      	ble.n	8000b54 <__aeabi_dadd+0x4a0>
 8000b52:	e096      	b.n	8000c82 <__aeabi_dadd+0x5ce>
 8000b54:	2b1f      	cmp	r3, #31
 8000b56:	dd00      	ble.n	8000b5a <__aeabi_dadd+0x4a6>
 8000b58:	e09f      	b.n	8000c9a <__aeabi_dadd+0x5e6>
 8000b5a:	2620      	movs	r6, #32
 8000b5c:	1af3      	subs	r3, r6, r3
 8000b5e:	0026      	movs	r6, r4
 8000b60:	409e      	lsls	r6, r3
 8000b62:	469c      	mov	ip, r3
 8000b64:	46b3      	mov	fp, r6
 8000b66:	4653      	mov	r3, sl
 8000b68:	003e      	movs	r6, r7
 8000b6a:	40de      	lsrs	r6, r3
 8000b6c:	0033      	movs	r3, r6
 8000b6e:	465e      	mov	r6, fp
 8000b70:	431e      	orrs	r6, r3
 8000b72:	4663      	mov	r3, ip
 8000b74:	409f      	lsls	r7, r3
 8000b76:	1e7b      	subs	r3, r7, #1
 8000b78:	419f      	sbcs	r7, r3
 8000b7a:	4653      	mov	r3, sl
 8000b7c:	40dc      	lsrs	r4, r3
 8000b7e:	4337      	orrs	r7, r6
 8000b80:	18bf      	adds	r7, r7, r2
 8000b82:	4297      	cmp	r7, r2
 8000b84:	4192      	sbcs	r2, r2
 8000b86:	1864      	adds	r4, r4, r1
 8000b88:	4252      	negs	r2, r2
 8000b8a:	18a4      	adds	r4, r4, r2
 8000b8c:	0006      	movs	r6, r0
 8000b8e:	e678      	b.n	8000882 <__aeabi_dadd+0x1ce>
 8000b90:	4327      	orrs	r7, r4
 8000b92:	1e7c      	subs	r4, r7, #1
 8000b94:	41a7      	sbcs	r7, r4
 8000b96:	2400      	movs	r4, #0
 8000b98:	e737      	b.n	8000a0a <__aeabi_dadd+0x356>
 8000b9a:	4e4c      	ldr	r6, [pc, #304]	; (8000ccc <__aeabi_dadd+0x618>)
 8000b9c:	42b0      	cmp	r0, r6
 8000b9e:	d036      	beq.n	8000c0e <__aeabi_dadd+0x55a>
 8000ba0:	2680      	movs	r6, #128	; 0x80
 8000ba2:	425b      	negs	r3, r3
 8000ba4:	0436      	lsls	r6, r6, #16
 8000ba6:	469a      	mov	sl, r3
 8000ba8:	4334      	orrs	r4, r6
 8000baa:	e7cf      	b.n	8000b4c <__aeabi_dadd+0x498>
 8000bac:	0018      	movs	r0, r3
 8000bae:	4310      	orrs	r0, r2
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_dadd+0x500>
 8000bb2:	e603      	b.n	80007bc <__aeabi_dadd+0x108>
 8000bb4:	1ab8      	subs	r0, r7, r2
 8000bb6:	4684      	mov	ip, r0
 8000bb8:	4567      	cmp	r7, ip
 8000bba:	41ad      	sbcs	r5, r5
 8000bbc:	1ae0      	subs	r0, r4, r3
 8000bbe:	426d      	negs	r5, r5
 8000bc0:	1b40      	subs	r0, r0, r5
 8000bc2:	0205      	lsls	r5, r0, #8
 8000bc4:	d400      	bmi.n	8000bc8 <__aeabi_dadd+0x514>
 8000bc6:	e62c      	b.n	8000822 <__aeabi_dadd+0x16e>
 8000bc8:	1bd7      	subs	r7, r2, r7
 8000bca:	42ba      	cmp	r2, r7
 8000bcc:	4192      	sbcs	r2, r2
 8000bce:	1b1c      	subs	r4, r3, r4
 8000bd0:	4252      	negs	r2, r2
 8000bd2:	1aa4      	subs	r4, r4, r2
 8000bd4:	46d8      	mov	r8, fp
 8000bd6:	e5f1      	b.n	80007bc <__aeabi_dadd+0x108>
 8000bd8:	0018      	movs	r0, r3
 8000bda:	4310      	orrs	r0, r2
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_dadd+0x52c>
 8000bde:	e763      	b.n	8000aa8 <__aeabi_dadd+0x3f4>
 8000be0:	08f8      	lsrs	r0, r7, #3
 8000be2:	0767      	lsls	r7, r4, #29
 8000be4:	4307      	orrs	r7, r0
 8000be6:	2080      	movs	r0, #128	; 0x80
 8000be8:	08e4      	lsrs	r4, r4, #3
 8000bea:	0300      	lsls	r0, r0, #12
 8000bec:	4204      	tst	r4, r0
 8000bee:	d008      	beq.n	8000c02 <__aeabi_dadd+0x54e>
 8000bf0:	08dd      	lsrs	r5, r3, #3
 8000bf2:	4205      	tst	r5, r0
 8000bf4:	d105      	bne.n	8000c02 <__aeabi_dadd+0x54e>
 8000bf6:	08d2      	lsrs	r2, r2, #3
 8000bf8:	0759      	lsls	r1, r3, #29
 8000bfa:	4311      	orrs	r1, r2
 8000bfc:	000f      	movs	r7, r1
 8000bfe:	002c      	movs	r4, r5
 8000c00:	46d8      	mov	r8, fp
 8000c02:	0f7b      	lsrs	r3, r7, #29
 8000c04:	00e4      	lsls	r4, r4, #3
 8000c06:	431c      	orrs	r4, r3
 8000c08:	00ff      	lsls	r7, r7, #3
 8000c0a:	4e30      	ldr	r6, [pc, #192]	; (8000ccc <__aeabi_dadd+0x618>)
 8000c0c:	e5d6      	b.n	80007bc <__aeabi_dadd+0x108>
 8000c0e:	000c      	movs	r4, r1
 8000c10:	0017      	movs	r7, r2
 8000c12:	0006      	movs	r6, r0
 8000c14:	e5d2      	b.n	80007bc <__aeabi_dadd+0x108>
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d038      	beq.n	8000c8c <__aeabi_dadd+0x5d8>
 8000c1a:	000b      	movs	r3, r1
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_dadd+0x56e>
 8000c20:	e742      	b.n	8000aa8 <__aeabi_dadd+0x3f4>
 8000c22:	08f8      	lsrs	r0, r7, #3
 8000c24:	0767      	lsls	r7, r4, #29
 8000c26:	4307      	orrs	r7, r0
 8000c28:	2080      	movs	r0, #128	; 0x80
 8000c2a:	08e4      	lsrs	r4, r4, #3
 8000c2c:	0300      	lsls	r0, r0, #12
 8000c2e:	4204      	tst	r4, r0
 8000c30:	d0e7      	beq.n	8000c02 <__aeabi_dadd+0x54e>
 8000c32:	08cb      	lsrs	r3, r1, #3
 8000c34:	4203      	tst	r3, r0
 8000c36:	d1e4      	bne.n	8000c02 <__aeabi_dadd+0x54e>
 8000c38:	08d2      	lsrs	r2, r2, #3
 8000c3a:	0749      	lsls	r1, r1, #29
 8000c3c:	4311      	orrs	r1, r2
 8000c3e:	000f      	movs	r7, r1
 8000c40:	001c      	movs	r4, r3
 8000c42:	e7de      	b.n	8000c02 <__aeabi_dadd+0x54e>
 8000c44:	2700      	movs	r7, #0
 8000c46:	2400      	movs	r4, #0
 8000c48:	e5d5      	b.n	80007f6 <__aeabi_dadd+0x142>
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	e76b      	b.n	8000b26 <__aeabi_dadd+0x472>
 8000c4e:	2500      	movs	r5, #0
 8000c50:	2700      	movs	r7, #0
 8000c52:	e5f3      	b.n	800083c <__aeabi_dadd+0x188>
 8000c54:	464e      	mov	r6, r9
 8000c56:	0025      	movs	r5, r4
 8000c58:	3e20      	subs	r6, #32
 8000c5a:	40f5      	lsrs	r5, r6
 8000c5c:	464b      	mov	r3, r9
 8000c5e:	002e      	movs	r6, r5
 8000c60:	2b20      	cmp	r3, #32
 8000c62:	d02d      	beq.n	8000cc0 <__aeabi_dadd+0x60c>
 8000c64:	2540      	movs	r5, #64	; 0x40
 8000c66:	1aed      	subs	r5, r5, r3
 8000c68:	40ac      	lsls	r4, r5
 8000c6a:	4327      	orrs	r7, r4
 8000c6c:	1e7c      	subs	r4, r7, #1
 8000c6e:	41a7      	sbcs	r7, r4
 8000c70:	2400      	movs	r4, #0
 8000c72:	4337      	orrs	r7, r6
 8000c74:	e6c9      	b.n	8000a0a <__aeabi_dadd+0x356>
 8000c76:	2480      	movs	r4, #128	; 0x80
 8000c78:	2500      	movs	r5, #0
 8000c7a:	0324      	lsls	r4, r4, #12
 8000c7c:	4e13      	ldr	r6, [pc, #76]	; (8000ccc <__aeabi_dadd+0x618>)
 8000c7e:	2700      	movs	r7, #0
 8000c80:	e5dc      	b.n	800083c <__aeabi_dadd+0x188>
 8000c82:	4327      	orrs	r7, r4
 8000c84:	1e7c      	subs	r4, r7, #1
 8000c86:	41a7      	sbcs	r7, r4
 8000c88:	2400      	movs	r4, #0
 8000c8a:	e779      	b.n	8000b80 <__aeabi_dadd+0x4cc>
 8000c8c:	000c      	movs	r4, r1
 8000c8e:	0017      	movs	r7, r2
 8000c90:	4e0e      	ldr	r6, [pc, #56]	; (8000ccc <__aeabi_dadd+0x618>)
 8000c92:	e593      	b.n	80007bc <__aeabi_dadd+0x108>
 8000c94:	000c      	movs	r4, r1
 8000c96:	0017      	movs	r7, r2
 8000c98:	e590      	b.n	80007bc <__aeabi_dadd+0x108>
 8000c9a:	4656      	mov	r6, sl
 8000c9c:	0023      	movs	r3, r4
 8000c9e:	3e20      	subs	r6, #32
 8000ca0:	40f3      	lsrs	r3, r6
 8000ca2:	4699      	mov	r9, r3
 8000ca4:	4653      	mov	r3, sl
 8000ca6:	2b20      	cmp	r3, #32
 8000ca8:	d00e      	beq.n	8000cc8 <__aeabi_dadd+0x614>
 8000caa:	2340      	movs	r3, #64	; 0x40
 8000cac:	4656      	mov	r6, sl
 8000cae:	1b9b      	subs	r3, r3, r6
 8000cb0:	409c      	lsls	r4, r3
 8000cb2:	4327      	orrs	r7, r4
 8000cb4:	1e7c      	subs	r4, r7, #1
 8000cb6:	41a7      	sbcs	r7, r4
 8000cb8:	464b      	mov	r3, r9
 8000cba:	2400      	movs	r4, #0
 8000cbc:	431f      	orrs	r7, r3
 8000cbe:	e75f      	b.n	8000b80 <__aeabi_dadd+0x4cc>
 8000cc0:	2400      	movs	r4, #0
 8000cc2:	e7d2      	b.n	8000c6a <__aeabi_dadd+0x5b6>
 8000cc4:	0017      	movs	r7, r2
 8000cc6:	e5b2      	b.n	800082e <__aeabi_dadd+0x17a>
 8000cc8:	2400      	movs	r4, #0
 8000cca:	e7f2      	b.n	8000cb2 <__aeabi_dadd+0x5fe>
 8000ccc:	000007ff 	.word	0x000007ff
 8000cd0:	ff7fffff 	.word	0xff7fffff

08000cd4 <__aeabi_ddiv>:
 8000cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cd6:	4657      	mov	r7, sl
 8000cd8:	4645      	mov	r5, r8
 8000cda:	46de      	mov	lr, fp
 8000cdc:	464e      	mov	r6, r9
 8000cde:	b5e0      	push	{r5, r6, r7, lr}
 8000ce0:	004c      	lsls	r4, r1, #1
 8000ce2:	030e      	lsls	r6, r1, #12
 8000ce4:	b087      	sub	sp, #28
 8000ce6:	4683      	mov	fp, r0
 8000ce8:	4692      	mov	sl, r2
 8000cea:	001d      	movs	r5, r3
 8000cec:	4680      	mov	r8, r0
 8000cee:	0b36      	lsrs	r6, r6, #12
 8000cf0:	0d64      	lsrs	r4, r4, #21
 8000cf2:	0fcf      	lsrs	r7, r1, #31
 8000cf4:	2c00      	cmp	r4, #0
 8000cf6:	d04f      	beq.n	8000d98 <__aeabi_ddiv+0xc4>
 8000cf8:	4b6f      	ldr	r3, [pc, #444]	; (8000eb8 <__aeabi_ddiv+0x1e4>)
 8000cfa:	429c      	cmp	r4, r3
 8000cfc:	d035      	beq.n	8000d6a <__aeabi_ddiv+0x96>
 8000cfe:	2380      	movs	r3, #128	; 0x80
 8000d00:	0f42      	lsrs	r2, r0, #29
 8000d02:	041b      	lsls	r3, r3, #16
 8000d04:	00f6      	lsls	r6, r6, #3
 8000d06:	4313      	orrs	r3, r2
 8000d08:	4333      	orrs	r3, r6
 8000d0a:	4699      	mov	r9, r3
 8000d0c:	00c3      	lsls	r3, r0, #3
 8000d0e:	4698      	mov	r8, r3
 8000d10:	4b6a      	ldr	r3, [pc, #424]	; (8000ebc <__aeabi_ddiv+0x1e8>)
 8000d12:	2600      	movs	r6, #0
 8000d14:	469c      	mov	ip, r3
 8000d16:	2300      	movs	r3, #0
 8000d18:	4464      	add	r4, ip
 8000d1a:	9303      	str	r3, [sp, #12]
 8000d1c:	032b      	lsls	r3, r5, #12
 8000d1e:	0b1b      	lsrs	r3, r3, #12
 8000d20:	469b      	mov	fp, r3
 8000d22:	006b      	lsls	r3, r5, #1
 8000d24:	0fed      	lsrs	r5, r5, #31
 8000d26:	4650      	mov	r0, sl
 8000d28:	0d5b      	lsrs	r3, r3, #21
 8000d2a:	9501      	str	r5, [sp, #4]
 8000d2c:	d05e      	beq.n	8000dec <__aeabi_ddiv+0x118>
 8000d2e:	4a62      	ldr	r2, [pc, #392]	; (8000eb8 <__aeabi_ddiv+0x1e4>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d053      	beq.n	8000ddc <__aeabi_ddiv+0x108>
 8000d34:	465a      	mov	r2, fp
 8000d36:	00d1      	lsls	r1, r2, #3
 8000d38:	2280      	movs	r2, #128	; 0x80
 8000d3a:	0f40      	lsrs	r0, r0, #29
 8000d3c:	0412      	lsls	r2, r2, #16
 8000d3e:	4302      	orrs	r2, r0
 8000d40:	430a      	orrs	r2, r1
 8000d42:	4693      	mov	fp, r2
 8000d44:	4652      	mov	r2, sl
 8000d46:	00d1      	lsls	r1, r2, #3
 8000d48:	4a5c      	ldr	r2, [pc, #368]	; (8000ebc <__aeabi_ddiv+0x1e8>)
 8000d4a:	4694      	mov	ip, r2
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4463      	add	r3, ip
 8000d50:	0038      	movs	r0, r7
 8000d52:	4068      	eors	r0, r5
 8000d54:	4684      	mov	ip, r0
 8000d56:	9002      	str	r0, [sp, #8]
 8000d58:	1ae4      	subs	r4, r4, r3
 8000d5a:	4316      	orrs	r6, r2
 8000d5c:	2e0f      	cmp	r6, #15
 8000d5e:	d900      	bls.n	8000d62 <__aeabi_ddiv+0x8e>
 8000d60:	e0b4      	b.n	8000ecc <__aeabi_ddiv+0x1f8>
 8000d62:	4b57      	ldr	r3, [pc, #348]	; (8000ec0 <__aeabi_ddiv+0x1ec>)
 8000d64:	00b6      	lsls	r6, r6, #2
 8000d66:	599b      	ldr	r3, [r3, r6]
 8000d68:	469f      	mov	pc, r3
 8000d6a:	0003      	movs	r3, r0
 8000d6c:	4333      	orrs	r3, r6
 8000d6e:	4699      	mov	r9, r3
 8000d70:	d16c      	bne.n	8000e4c <__aeabi_ddiv+0x178>
 8000d72:	2300      	movs	r3, #0
 8000d74:	4698      	mov	r8, r3
 8000d76:	3302      	adds	r3, #2
 8000d78:	2608      	movs	r6, #8
 8000d7a:	9303      	str	r3, [sp, #12]
 8000d7c:	e7ce      	b.n	8000d1c <__aeabi_ddiv+0x48>
 8000d7e:	46cb      	mov	fp, r9
 8000d80:	4641      	mov	r1, r8
 8000d82:	9a03      	ldr	r2, [sp, #12]
 8000d84:	9701      	str	r7, [sp, #4]
 8000d86:	2a02      	cmp	r2, #2
 8000d88:	d165      	bne.n	8000e56 <__aeabi_ddiv+0x182>
 8000d8a:	9b01      	ldr	r3, [sp, #4]
 8000d8c:	4c4a      	ldr	r4, [pc, #296]	; (8000eb8 <__aeabi_ddiv+0x1e4>)
 8000d8e:	469c      	mov	ip, r3
 8000d90:	2300      	movs	r3, #0
 8000d92:	2200      	movs	r2, #0
 8000d94:	4698      	mov	r8, r3
 8000d96:	e06b      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 8000d98:	0003      	movs	r3, r0
 8000d9a:	4333      	orrs	r3, r6
 8000d9c:	4699      	mov	r9, r3
 8000d9e:	d04e      	beq.n	8000e3e <__aeabi_ddiv+0x16a>
 8000da0:	2e00      	cmp	r6, #0
 8000da2:	d100      	bne.n	8000da6 <__aeabi_ddiv+0xd2>
 8000da4:	e1bc      	b.n	8001120 <__aeabi_ddiv+0x44c>
 8000da6:	0030      	movs	r0, r6
 8000da8:	f001 f99c 	bl	80020e4 <__clzsi2>
 8000dac:	0003      	movs	r3, r0
 8000dae:	3b0b      	subs	r3, #11
 8000db0:	2b1c      	cmp	r3, #28
 8000db2:	dd00      	ble.n	8000db6 <__aeabi_ddiv+0xe2>
 8000db4:	e1ac      	b.n	8001110 <__aeabi_ddiv+0x43c>
 8000db6:	221d      	movs	r2, #29
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	465a      	mov	r2, fp
 8000dbc:	0001      	movs	r1, r0
 8000dbe:	40da      	lsrs	r2, r3
 8000dc0:	3908      	subs	r1, #8
 8000dc2:	408e      	lsls	r6, r1
 8000dc4:	0013      	movs	r3, r2
 8000dc6:	4333      	orrs	r3, r6
 8000dc8:	4699      	mov	r9, r3
 8000dca:	465b      	mov	r3, fp
 8000dcc:	408b      	lsls	r3, r1
 8000dce:	4698      	mov	r8, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	4c3c      	ldr	r4, [pc, #240]	; (8000ec4 <__aeabi_ddiv+0x1f0>)
 8000dd4:	2600      	movs	r6, #0
 8000dd6:	1a24      	subs	r4, r4, r0
 8000dd8:	9303      	str	r3, [sp, #12]
 8000dda:	e79f      	b.n	8000d1c <__aeabi_ddiv+0x48>
 8000ddc:	4651      	mov	r1, sl
 8000dde:	465a      	mov	r2, fp
 8000de0:	4311      	orrs	r1, r2
 8000de2:	d129      	bne.n	8000e38 <__aeabi_ddiv+0x164>
 8000de4:	2200      	movs	r2, #0
 8000de6:	4693      	mov	fp, r2
 8000de8:	3202      	adds	r2, #2
 8000dea:	e7b1      	b.n	8000d50 <__aeabi_ddiv+0x7c>
 8000dec:	4659      	mov	r1, fp
 8000dee:	4301      	orrs	r1, r0
 8000df0:	d01e      	beq.n	8000e30 <__aeabi_ddiv+0x15c>
 8000df2:	465b      	mov	r3, fp
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d100      	bne.n	8000dfa <__aeabi_ddiv+0x126>
 8000df8:	e19e      	b.n	8001138 <__aeabi_ddiv+0x464>
 8000dfa:	4658      	mov	r0, fp
 8000dfc:	f001 f972 	bl	80020e4 <__clzsi2>
 8000e00:	0003      	movs	r3, r0
 8000e02:	3b0b      	subs	r3, #11
 8000e04:	2b1c      	cmp	r3, #28
 8000e06:	dd00      	ble.n	8000e0a <__aeabi_ddiv+0x136>
 8000e08:	e18f      	b.n	800112a <__aeabi_ddiv+0x456>
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	4659      	mov	r1, fp
 8000e0e:	3a08      	subs	r2, #8
 8000e10:	4091      	lsls	r1, r2
 8000e12:	468b      	mov	fp, r1
 8000e14:	211d      	movs	r1, #29
 8000e16:	1acb      	subs	r3, r1, r3
 8000e18:	4651      	mov	r1, sl
 8000e1a:	40d9      	lsrs	r1, r3
 8000e1c:	000b      	movs	r3, r1
 8000e1e:	4659      	mov	r1, fp
 8000e20:	430b      	orrs	r3, r1
 8000e22:	4651      	mov	r1, sl
 8000e24:	469b      	mov	fp, r3
 8000e26:	4091      	lsls	r1, r2
 8000e28:	4b26      	ldr	r3, [pc, #152]	; (8000ec4 <__aeabi_ddiv+0x1f0>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	1a1b      	subs	r3, r3, r0
 8000e2e:	e78f      	b.n	8000d50 <__aeabi_ddiv+0x7c>
 8000e30:	2300      	movs	r3, #0
 8000e32:	2201      	movs	r2, #1
 8000e34:	469b      	mov	fp, r3
 8000e36:	e78b      	b.n	8000d50 <__aeabi_ddiv+0x7c>
 8000e38:	4651      	mov	r1, sl
 8000e3a:	2203      	movs	r2, #3
 8000e3c:	e788      	b.n	8000d50 <__aeabi_ddiv+0x7c>
 8000e3e:	2300      	movs	r3, #0
 8000e40:	4698      	mov	r8, r3
 8000e42:	3301      	adds	r3, #1
 8000e44:	2604      	movs	r6, #4
 8000e46:	2400      	movs	r4, #0
 8000e48:	9303      	str	r3, [sp, #12]
 8000e4a:	e767      	b.n	8000d1c <__aeabi_ddiv+0x48>
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	46b1      	mov	r9, r6
 8000e50:	9303      	str	r3, [sp, #12]
 8000e52:	260c      	movs	r6, #12
 8000e54:	e762      	b.n	8000d1c <__aeabi_ddiv+0x48>
 8000e56:	2a03      	cmp	r2, #3
 8000e58:	d100      	bne.n	8000e5c <__aeabi_ddiv+0x188>
 8000e5a:	e25c      	b.n	8001316 <__aeabi_ddiv+0x642>
 8000e5c:	9b01      	ldr	r3, [sp, #4]
 8000e5e:	2a01      	cmp	r2, #1
 8000e60:	d000      	beq.n	8000e64 <__aeabi_ddiv+0x190>
 8000e62:	e1e4      	b.n	800122e <__aeabi_ddiv+0x55a>
 8000e64:	4013      	ands	r3, r2
 8000e66:	469c      	mov	ip, r3
 8000e68:	2300      	movs	r3, #0
 8000e6a:	2400      	movs	r4, #0
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	4698      	mov	r8, r3
 8000e70:	2100      	movs	r1, #0
 8000e72:	0312      	lsls	r2, r2, #12
 8000e74:	0b13      	lsrs	r3, r2, #12
 8000e76:	0d0a      	lsrs	r2, r1, #20
 8000e78:	0512      	lsls	r2, r2, #20
 8000e7a:	431a      	orrs	r2, r3
 8000e7c:	0523      	lsls	r3, r4, #20
 8000e7e:	4c12      	ldr	r4, [pc, #72]	; (8000ec8 <__aeabi_ddiv+0x1f4>)
 8000e80:	4640      	mov	r0, r8
 8000e82:	4022      	ands	r2, r4
 8000e84:	4313      	orrs	r3, r2
 8000e86:	4662      	mov	r2, ip
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	07d2      	lsls	r2, r2, #31
 8000e8c:	085b      	lsrs	r3, r3, #1
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	0019      	movs	r1, r3
 8000e92:	b007      	add	sp, #28
 8000e94:	bc3c      	pop	{r2, r3, r4, r5}
 8000e96:	4690      	mov	r8, r2
 8000e98:	4699      	mov	r9, r3
 8000e9a:	46a2      	mov	sl, r4
 8000e9c:	46ab      	mov	fp, r5
 8000e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	2280      	movs	r2, #128	; 0x80
 8000ea4:	469c      	mov	ip, r3
 8000ea6:	0312      	lsls	r2, r2, #12
 8000ea8:	4698      	mov	r8, r3
 8000eaa:	4c03      	ldr	r4, [pc, #12]	; (8000eb8 <__aeabi_ddiv+0x1e4>)
 8000eac:	e7e0      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 8000eae:	2300      	movs	r3, #0
 8000eb0:	4c01      	ldr	r4, [pc, #4]	; (8000eb8 <__aeabi_ddiv+0x1e4>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	4698      	mov	r8, r3
 8000eb6:	e7db      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 8000eb8:	000007ff 	.word	0x000007ff
 8000ebc:	fffffc01 	.word	0xfffffc01
 8000ec0:	080072fc 	.word	0x080072fc
 8000ec4:	fffffc0d 	.word	0xfffffc0d
 8000ec8:	800fffff 	.word	0x800fffff
 8000ecc:	45d9      	cmp	r9, fp
 8000ece:	d900      	bls.n	8000ed2 <__aeabi_ddiv+0x1fe>
 8000ed0:	e139      	b.n	8001146 <__aeabi_ddiv+0x472>
 8000ed2:	d100      	bne.n	8000ed6 <__aeabi_ddiv+0x202>
 8000ed4:	e134      	b.n	8001140 <__aeabi_ddiv+0x46c>
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	4646      	mov	r6, r8
 8000eda:	464d      	mov	r5, r9
 8000edc:	469a      	mov	sl, r3
 8000ede:	3c01      	subs	r4, #1
 8000ee0:	465b      	mov	r3, fp
 8000ee2:	0e0a      	lsrs	r2, r1, #24
 8000ee4:	021b      	lsls	r3, r3, #8
 8000ee6:	431a      	orrs	r2, r3
 8000ee8:	020b      	lsls	r3, r1, #8
 8000eea:	0c17      	lsrs	r7, r2, #16
 8000eec:	9303      	str	r3, [sp, #12]
 8000eee:	0413      	lsls	r3, r2, #16
 8000ef0:	0c1b      	lsrs	r3, r3, #16
 8000ef2:	0039      	movs	r1, r7
 8000ef4:	0028      	movs	r0, r5
 8000ef6:	4690      	mov	r8, r2
 8000ef8:	9301      	str	r3, [sp, #4]
 8000efa:	f7ff f921 	bl	8000140 <__udivsi3>
 8000efe:	0002      	movs	r2, r0
 8000f00:	9b01      	ldr	r3, [sp, #4]
 8000f02:	4683      	mov	fp, r0
 8000f04:	435a      	muls	r2, r3
 8000f06:	0028      	movs	r0, r5
 8000f08:	0039      	movs	r1, r7
 8000f0a:	4691      	mov	r9, r2
 8000f0c:	f7ff f99e 	bl	800024c <__aeabi_uidivmod>
 8000f10:	0c35      	lsrs	r5, r6, #16
 8000f12:	0409      	lsls	r1, r1, #16
 8000f14:	430d      	orrs	r5, r1
 8000f16:	45a9      	cmp	r9, r5
 8000f18:	d90d      	bls.n	8000f36 <__aeabi_ddiv+0x262>
 8000f1a:	465b      	mov	r3, fp
 8000f1c:	4445      	add	r5, r8
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	45a8      	cmp	r8, r5
 8000f22:	d900      	bls.n	8000f26 <__aeabi_ddiv+0x252>
 8000f24:	e13a      	b.n	800119c <__aeabi_ddiv+0x4c8>
 8000f26:	45a9      	cmp	r9, r5
 8000f28:	d800      	bhi.n	8000f2c <__aeabi_ddiv+0x258>
 8000f2a:	e137      	b.n	800119c <__aeabi_ddiv+0x4c8>
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	425b      	negs	r3, r3
 8000f30:	469c      	mov	ip, r3
 8000f32:	4445      	add	r5, r8
 8000f34:	44e3      	add	fp, ip
 8000f36:	464b      	mov	r3, r9
 8000f38:	1aeb      	subs	r3, r5, r3
 8000f3a:	0039      	movs	r1, r7
 8000f3c:	0018      	movs	r0, r3
 8000f3e:	9304      	str	r3, [sp, #16]
 8000f40:	f7ff f8fe 	bl	8000140 <__udivsi3>
 8000f44:	9b01      	ldr	r3, [sp, #4]
 8000f46:	0005      	movs	r5, r0
 8000f48:	4343      	muls	r3, r0
 8000f4a:	0039      	movs	r1, r7
 8000f4c:	9804      	ldr	r0, [sp, #16]
 8000f4e:	4699      	mov	r9, r3
 8000f50:	f7ff f97c 	bl	800024c <__aeabi_uidivmod>
 8000f54:	0433      	lsls	r3, r6, #16
 8000f56:	0409      	lsls	r1, r1, #16
 8000f58:	0c1b      	lsrs	r3, r3, #16
 8000f5a:	430b      	orrs	r3, r1
 8000f5c:	4599      	cmp	r9, r3
 8000f5e:	d909      	bls.n	8000f74 <__aeabi_ddiv+0x2a0>
 8000f60:	4443      	add	r3, r8
 8000f62:	1e6a      	subs	r2, r5, #1
 8000f64:	4598      	cmp	r8, r3
 8000f66:	d900      	bls.n	8000f6a <__aeabi_ddiv+0x296>
 8000f68:	e11a      	b.n	80011a0 <__aeabi_ddiv+0x4cc>
 8000f6a:	4599      	cmp	r9, r3
 8000f6c:	d800      	bhi.n	8000f70 <__aeabi_ddiv+0x29c>
 8000f6e:	e117      	b.n	80011a0 <__aeabi_ddiv+0x4cc>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4443      	add	r3, r8
 8000f74:	464a      	mov	r2, r9
 8000f76:	1a9b      	subs	r3, r3, r2
 8000f78:	465a      	mov	r2, fp
 8000f7a:	0412      	lsls	r2, r2, #16
 8000f7c:	432a      	orrs	r2, r5
 8000f7e:	9903      	ldr	r1, [sp, #12]
 8000f80:	4693      	mov	fp, r2
 8000f82:	0c10      	lsrs	r0, r2, #16
 8000f84:	0c0a      	lsrs	r2, r1, #16
 8000f86:	4691      	mov	r9, r2
 8000f88:	0409      	lsls	r1, r1, #16
 8000f8a:	465a      	mov	r2, fp
 8000f8c:	0c09      	lsrs	r1, r1, #16
 8000f8e:	464e      	mov	r6, r9
 8000f90:	000d      	movs	r5, r1
 8000f92:	0412      	lsls	r2, r2, #16
 8000f94:	0c12      	lsrs	r2, r2, #16
 8000f96:	4345      	muls	r5, r0
 8000f98:	9105      	str	r1, [sp, #20]
 8000f9a:	4351      	muls	r1, r2
 8000f9c:	4372      	muls	r2, r6
 8000f9e:	4370      	muls	r0, r6
 8000fa0:	1952      	adds	r2, r2, r5
 8000fa2:	0c0e      	lsrs	r6, r1, #16
 8000fa4:	18b2      	adds	r2, r6, r2
 8000fa6:	4295      	cmp	r5, r2
 8000fa8:	d903      	bls.n	8000fb2 <__aeabi_ddiv+0x2de>
 8000faa:	2580      	movs	r5, #128	; 0x80
 8000fac:	026d      	lsls	r5, r5, #9
 8000fae:	46ac      	mov	ip, r5
 8000fb0:	4460      	add	r0, ip
 8000fb2:	0c15      	lsrs	r5, r2, #16
 8000fb4:	0409      	lsls	r1, r1, #16
 8000fb6:	0412      	lsls	r2, r2, #16
 8000fb8:	0c09      	lsrs	r1, r1, #16
 8000fba:	1828      	adds	r0, r5, r0
 8000fbc:	1852      	adds	r2, r2, r1
 8000fbe:	4283      	cmp	r3, r0
 8000fc0:	d200      	bcs.n	8000fc4 <__aeabi_ddiv+0x2f0>
 8000fc2:	e0ce      	b.n	8001162 <__aeabi_ddiv+0x48e>
 8000fc4:	d100      	bne.n	8000fc8 <__aeabi_ddiv+0x2f4>
 8000fc6:	e0c8      	b.n	800115a <__aeabi_ddiv+0x486>
 8000fc8:	1a1d      	subs	r5, r3, r0
 8000fca:	4653      	mov	r3, sl
 8000fcc:	1a9e      	subs	r6, r3, r2
 8000fce:	45b2      	cmp	sl, r6
 8000fd0:	4192      	sbcs	r2, r2
 8000fd2:	4252      	negs	r2, r2
 8000fd4:	1aab      	subs	r3, r5, r2
 8000fd6:	469a      	mov	sl, r3
 8000fd8:	4598      	cmp	r8, r3
 8000fda:	d100      	bne.n	8000fde <__aeabi_ddiv+0x30a>
 8000fdc:	e117      	b.n	800120e <__aeabi_ddiv+0x53a>
 8000fde:	0039      	movs	r1, r7
 8000fe0:	0018      	movs	r0, r3
 8000fe2:	f7ff f8ad 	bl	8000140 <__udivsi3>
 8000fe6:	9b01      	ldr	r3, [sp, #4]
 8000fe8:	0005      	movs	r5, r0
 8000fea:	4343      	muls	r3, r0
 8000fec:	0039      	movs	r1, r7
 8000fee:	4650      	mov	r0, sl
 8000ff0:	9304      	str	r3, [sp, #16]
 8000ff2:	f7ff f92b 	bl	800024c <__aeabi_uidivmod>
 8000ff6:	9804      	ldr	r0, [sp, #16]
 8000ff8:	040b      	lsls	r3, r1, #16
 8000ffa:	0c31      	lsrs	r1, r6, #16
 8000ffc:	4319      	orrs	r1, r3
 8000ffe:	4288      	cmp	r0, r1
 8001000:	d909      	bls.n	8001016 <__aeabi_ddiv+0x342>
 8001002:	4441      	add	r1, r8
 8001004:	1e6b      	subs	r3, r5, #1
 8001006:	4588      	cmp	r8, r1
 8001008:	d900      	bls.n	800100c <__aeabi_ddiv+0x338>
 800100a:	e107      	b.n	800121c <__aeabi_ddiv+0x548>
 800100c:	4288      	cmp	r0, r1
 800100e:	d800      	bhi.n	8001012 <__aeabi_ddiv+0x33e>
 8001010:	e104      	b.n	800121c <__aeabi_ddiv+0x548>
 8001012:	3d02      	subs	r5, #2
 8001014:	4441      	add	r1, r8
 8001016:	9b04      	ldr	r3, [sp, #16]
 8001018:	1acb      	subs	r3, r1, r3
 800101a:	0018      	movs	r0, r3
 800101c:	0039      	movs	r1, r7
 800101e:	9304      	str	r3, [sp, #16]
 8001020:	f7ff f88e 	bl	8000140 <__udivsi3>
 8001024:	9b01      	ldr	r3, [sp, #4]
 8001026:	4682      	mov	sl, r0
 8001028:	4343      	muls	r3, r0
 800102a:	0039      	movs	r1, r7
 800102c:	9804      	ldr	r0, [sp, #16]
 800102e:	9301      	str	r3, [sp, #4]
 8001030:	f7ff f90c 	bl	800024c <__aeabi_uidivmod>
 8001034:	9801      	ldr	r0, [sp, #4]
 8001036:	040b      	lsls	r3, r1, #16
 8001038:	0431      	lsls	r1, r6, #16
 800103a:	0c09      	lsrs	r1, r1, #16
 800103c:	4319      	orrs	r1, r3
 800103e:	4288      	cmp	r0, r1
 8001040:	d90d      	bls.n	800105e <__aeabi_ddiv+0x38a>
 8001042:	4653      	mov	r3, sl
 8001044:	4441      	add	r1, r8
 8001046:	3b01      	subs	r3, #1
 8001048:	4588      	cmp	r8, r1
 800104a:	d900      	bls.n	800104e <__aeabi_ddiv+0x37a>
 800104c:	e0e8      	b.n	8001220 <__aeabi_ddiv+0x54c>
 800104e:	4288      	cmp	r0, r1
 8001050:	d800      	bhi.n	8001054 <__aeabi_ddiv+0x380>
 8001052:	e0e5      	b.n	8001220 <__aeabi_ddiv+0x54c>
 8001054:	2302      	movs	r3, #2
 8001056:	425b      	negs	r3, r3
 8001058:	469c      	mov	ip, r3
 800105a:	4441      	add	r1, r8
 800105c:	44e2      	add	sl, ip
 800105e:	9b01      	ldr	r3, [sp, #4]
 8001060:	042d      	lsls	r5, r5, #16
 8001062:	1ace      	subs	r6, r1, r3
 8001064:	4651      	mov	r1, sl
 8001066:	4329      	orrs	r1, r5
 8001068:	9d05      	ldr	r5, [sp, #20]
 800106a:	464f      	mov	r7, r9
 800106c:	002a      	movs	r2, r5
 800106e:	040b      	lsls	r3, r1, #16
 8001070:	0c08      	lsrs	r0, r1, #16
 8001072:	0c1b      	lsrs	r3, r3, #16
 8001074:	435a      	muls	r2, r3
 8001076:	4345      	muls	r5, r0
 8001078:	437b      	muls	r3, r7
 800107a:	4378      	muls	r0, r7
 800107c:	195b      	adds	r3, r3, r5
 800107e:	0c17      	lsrs	r7, r2, #16
 8001080:	18fb      	adds	r3, r7, r3
 8001082:	429d      	cmp	r5, r3
 8001084:	d903      	bls.n	800108e <__aeabi_ddiv+0x3ba>
 8001086:	2580      	movs	r5, #128	; 0x80
 8001088:	026d      	lsls	r5, r5, #9
 800108a:	46ac      	mov	ip, r5
 800108c:	4460      	add	r0, ip
 800108e:	0c1d      	lsrs	r5, r3, #16
 8001090:	0412      	lsls	r2, r2, #16
 8001092:	041b      	lsls	r3, r3, #16
 8001094:	0c12      	lsrs	r2, r2, #16
 8001096:	1828      	adds	r0, r5, r0
 8001098:	189b      	adds	r3, r3, r2
 800109a:	4286      	cmp	r6, r0
 800109c:	d200      	bcs.n	80010a0 <__aeabi_ddiv+0x3cc>
 800109e:	e093      	b.n	80011c8 <__aeabi_ddiv+0x4f4>
 80010a0:	d100      	bne.n	80010a4 <__aeabi_ddiv+0x3d0>
 80010a2:	e08e      	b.n	80011c2 <__aeabi_ddiv+0x4ee>
 80010a4:	2301      	movs	r3, #1
 80010a6:	4319      	orrs	r1, r3
 80010a8:	4ba0      	ldr	r3, [pc, #640]	; (800132c <__aeabi_ddiv+0x658>)
 80010aa:	18e3      	adds	r3, r4, r3
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	dc00      	bgt.n	80010b2 <__aeabi_ddiv+0x3de>
 80010b0:	e099      	b.n	80011e6 <__aeabi_ddiv+0x512>
 80010b2:	074a      	lsls	r2, r1, #29
 80010b4:	d000      	beq.n	80010b8 <__aeabi_ddiv+0x3e4>
 80010b6:	e09e      	b.n	80011f6 <__aeabi_ddiv+0x522>
 80010b8:	465a      	mov	r2, fp
 80010ba:	01d2      	lsls	r2, r2, #7
 80010bc:	d506      	bpl.n	80010cc <__aeabi_ddiv+0x3f8>
 80010be:	465a      	mov	r2, fp
 80010c0:	4b9b      	ldr	r3, [pc, #620]	; (8001330 <__aeabi_ddiv+0x65c>)
 80010c2:	401a      	ands	r2, r3
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	4693      	mov	fp, r2
 80010c8:	00db      	lsls	r3, r3, #3
 80010ca:	18e3      	adds	r3, r4, r3
 80010cc:	4a99      	ldr	r2, [pc, #612]	; (8001334 <__aeabi_ddiv+0x660>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	dd68      	ble.n	80011a4 <__aeabi_ddiv+0x4d0>
 80010d2:	2301      	movs	r3, #1
 80010d4:	9a02      	ldr	r2, [sp, #8]
 80010d6:	4c98      	ldr	r4, [pc, #608]	; (8001338 <__aeabi_ddiv+0x664>)
 80010d8:	401a      	ands	r2, r3
 80010da:	2300      	movs	r3, #0
 80010dc:	4694      	mov	ip, r2
 80010de:	4698      	mov	r8, r3
 80010e0:	2200      	movs	r2, #0
 80010e2:	e6c5      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 80010e4:	2280      	movs	r2, #128	; 0x80
 80010e6:	464b      	mov	r3, r9
 80010e8:	0312      	lsls	r2, r2, #12
 80010ea:	4213      	tst	r3, r2
 80010ec:	d00a      	beq.n	8001104 <__aeabi_ddiv+0x430>
 80010ee:	465b      	mov	r3, fp
 80010f0:	4213      	tst	r3, r2
 80010f2:	d106      	bne.n	8001102 <__aeabi_ddiv+0x42e>
 80010f4:	431a      	orrs	r2, r3
 80010f6:	0312      	lsls	r2, r2, #12
 80010f8:	0b12      	lsrs	r2, r2, #12
 80010fa:	46ac      	mov	ip, r5
 80010fc:	4688      	mov	r8, r1
 80010fe:	4c8e      	ldr	r4, [pc, #568]	; (8001338 <__aeabi_ddiv+0x664>)
 8001100:	e6b6      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 8001102:	464b      	mov	r3, r9
 8001104:	431a      	orrs	r2, r3
 8001106:	0312      	lsls	r2, r2, #12
 8001108:	0b12      	lsrs	r2, r2, #12
 800110a:	46bc      	mov	ip, r7
 800110c:	4c8a      	ldr	r4, [pc, #552]	; (8001338 <__aeabi_ddiv+0x664>)
 800110e:	e6af      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 8001110:	0003      	movs	r3, r0
 8001112:	465a      	mov	r2, fp
 8001114:	3b28      	subs	r3, #40	; 0x28
 8001116:	409a      	lsls	r2, r3
 8001118:	2300      	movs	r3, #0
 800111a:	4691      	mov	r9, r2
 800111c:	4698      	mov	r8, r3
 800111e:	e657      	b.n	8000dd0 <__aeabi_ddiv+0xfc>
 8001120:	4658      	mov	r0, fp
 8001122:	f000 ffdf 	bl	80020e4 <__clzsi2>
 8001126:	3020      	adds	r0, #32
 8001128:	e640      	b.n	8000dac <__aeabi_ddiv+0xd8>
 800112a:	0003      	movs	r3, r0
 800112c:	4652      	mov	r2, sl
 800112e:	3b28      	subs	r3, #40	; 0x28
 8001130:	409a      	lsls	r2, r3
 8001132:	2100      	movs	r1, #0
 8001134:	4693      	mov	fp, r2
 8001136:	e677      	b.n	8000e28 <__aeabi_ddiv+0x154>
 8001138:	f000 ffd4 	bl	80020e4 <__clzsi2>
 800113c:	3020      	adds	r0, #32
 800113e:	e65f      	b.n	8000e00 <__aeabi_ddiv+0x12c>
 8001140:	4588      	cmp	r8, r1
 8001142:	d200      	bcs.n	8001146 <__aeabi_ddiv+0x472>
 8001144:	e6c7      	b.n	8000ed6 <__aeabi_ddiv+0x202>
 8001146:	464b      	mov	r3, r9
 8001148:	07de      	lsls	r6, r3, #31
 800114a:	085d      	lsrs	r5, r3, #1
 800114c:	4643      	mov	r3, r8
 800114e:	085b      	lsrs	r3, r3, #1
 8001150:	431e      	orrs	r6, r3
 8001152:	4643      	mov	r3, r8
 8001154:	07db      	lsls	r3, r3, #31
 8001156:	469a      	mov	sl, r3
 8001158:	e6c2      	b.n	8000ee0 <__aeabi_ddiv+0x20c>
 800115a:	2500      	movs	r5, #0
 800115c:	4592      	cmp	sl, r2
 800115e:	d300      	bcc.n	8001162 <__aeabi_ddiv+0x48e>
 8001160:	e733      	b.n	8000fca <__aeabi_ddiv+0x2f6>
 8001162:	9e03      	ldr	r6, [sp, #12]
 8001164:	4659      	mov	r1, fp
 8001166:	46b4      	mov	ip, r6
 8001168:	44e2      	add	sl, ip
 800116a:	45b2      	cmp	sl, r6
 800116c:	41ad      	sbcs	r5, r5
 800116e:	426d      	negs	r5, r5
 8001170:	4445      	add	r5, r8
 8001172:	18eb      	adds	r3, r5, r3
 8001174:	3901      	subs	r1, #1
 8001176:	4598      	cmp	r8, r3
 8001178:	d207      	bcs.n	800118a <__aeabi_ddiv+0x4b6>
 800117a:	4298      	cmp	r0, r3
 800117c:	d900      	bls.n	8001180 <__aeabi_ddiv+0x4ac>
 800117e:	e07f      	b.n	8001280 <__aeabi_ddiv+0x5ac>
 8001180:	d100      	bne.n	8001184 <__aeabi_ddiv+0x4b0>
 8001182:	e0bc      	b.n	80012fe <__aeabi_ddiv+0x62a>
 8001184:	1a1d      	subs	r5, r3, r0
 8001186:	468b      	mov	fp, r1
 8001188:	e71f      	b.n	8000fca <__aeabi_ddiv+0x2f6>
 800118a:	4598      	cmp	r8, r3
 800118c:	d1fa      	bne.n	8001184 <__aeabi_ddiv+0x4b0>
 800118e:	9d03      	ldr	r5, [sp, #12]
 8001190:	4555      	cmp	r5, sl
 8001192:	d9f2      	bls.n	800117a <__aeabi_ddiv+0x4a6>
 8001194:	4643      	mov	r3, r8
 8001196:	468b      	mov	fp, r1
 8001198:	1a1d      	subs	r5, r3, r0
 800119a:	e716      	b.n	8000fca <__aeabi_ddiv+0x2f6>
 800119c:	469b      	mov	fp, r3
 800119e:	e6ca      	b.n	8000f36 <__aeabi_ddiv+0x262>
 80011a0:	0015      	movs	r5, r2
 80011a2:	e6e7      	b.n	8000f74 <__aeabi_ddiv+0x2a0>
 80011a4:	465a      	mov	r2, fp
 80011a6:	08c9      	lsrs	r1, r1, #3
 80011a8:	0752      	lsls	r2, r2, #29
 80011aa:	430a      	orrs	r2, r1
 80011ac:	055b      	lsls	r3, r3, #21
 80011ae:	4690      	mov	r8, r2
 80011b0:	0d5c      	lsrs	r4, r3, #21
 80011b2:	465a      	mov	r2, fp
 80011b4:	2301      	movs	r3, #1
 80011b6:	9902      	ldr	r1, [sp, #8]
 80011b8:	0252      	lsls	r2, r2, #9
 80011ba:	4019      	ands	r1, r3
 80011bc:	0b12      	lsrs	r2, r2, #12
 80011be:	468c      	mov	ip, r1
 80011c0:	e656      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d100      	bne.n	80011c8 <__aeabi_ddiv+0x4f4>
 80011c6:	e76f      	b.n	80010a8 <__aeabi_ddiv+0x3d4>
 80011c8:	4446      	add	r6, r8
 80011ca:	1e4a      	subs	r2, r1, #1
 80011cc:	45b0      	cmp	r8, r6
 80011ce:	d929      	bls.n	8001224 <__aeabi_ddiv+0x550>
 80011d0:	0011      	movs	r1, r2
 80011d2:	4286      	cmp	r6, r0
 80011d4:	d000      	beq.n	80011d8 <__aeabi_ddiv+0x504>
 80011d6:	e765      	b.n	80010a4 <__aeabi_ddiv+0x3d0>
 80011d8:	9a03      	ldr	r2, [sp, #12]
 80011da:	4293      	cmp	r3, r2
 80011dc:	d000      	beq.n	80011e0 <__aeabi_ddiv+0x50c>
 80011de:	e761      	b.n	80010a4 <__aeabi_ddiv+0x3d0>
 80011e0:	e762      	b.n	80010a8 <__aeabi_ddiv+0x3d4>
 80011e2:	2101      	movs	r1, #1
 80011e4:	4249      	negs	r1, r1
 80011e6:	2001      	movs	r0, #1
 80011e8:	1ac2      	subs	r2, r0, r3
 80011ea:	2a38      	cmp	r2, #56	; 0x38
 80011ec:	dd21      	ble.n	8001232 <__aeabi_ddiv+0x55e>
 80011ee:	9b02      	ldr	r3, [sp, #8]
 80011f0:	4003      	ands	r3, r0
 80011f2:	469c      	mov	ip, r3
 80011f4:	e638      	b.n	8000e68 <__aeabi_ddiv+0x194>
 80011f6:	220f      	movs	r2, #15
 80011f8:	400a      	ands	r2, r1
 80011fa:	2a04      	cmp	r2, #4
 80011fc:	d100      	bne.n	8001200 <__aeabi_ddiv+0x52c>
 80011fe:	e75b      	b.n	80010b8 <__aeabi_ddiv+0x3e4>
 8001200:	000a      	movs	r2, r1
 8001202:	1d11      	adds	r1, r2, #4
 8001204:	4291      	cmp	r1, r2
 8001206:	4192      	sbcs	r2, r2
 8001208:	4252      	negs	r2, r2
 800120a:	4493      	add	fp, r2
 800120c:	e754      	b.n	80010b8 <__aeabi_ddiv+0x3e4>
 800120e:	4b47      	ldr	r3, [pc, #284]	; (800132c <__aeabi_ddiv+0x658>)
 8001210:	18e3      	adds	r3, r4, r3
 8001212:	2b00      	cmp	r3, #0
 8001214:	dde5      	ble.n	80011e2 <__aeabi_ddiv+0x50e>
 8001216:	2201      	movs	r2, #1
 8001218:	4252      	negs	r2, r2
 800121a:	e7f2      	b.n	8001202 <__aeabi_ddiv+0x52e>
 800121c:	001d      	movs	r5, r3
 800121e:	e6fa      	b.n	8001016 <__aeabi_ddiv+0x342>
 8001220:	469a      	mov	sl, r3
 8001222:	e71c      	b.n	800105e <__aeabi_ddiv+0x38a>
 8001224:	42b0      	cmp	r0, r6
 8001226:	d839      	bhi.n	800129c <__aeabi_ddiv+0x5c8>
 8001228:	d06e      	beq.n	8001308 <__aeabi_ddiv+0x634>
 800122a:	0011      	movs	r1, r2
 800122c:	e73a      	b.n	80010a4 <__aeabi_ddiv+0x3d0>
 800122e:	9302      	str	r3, [sp, #8]
 8001230:	e73a      	b.n	80010a8 <__aeabi_ddiv+0x3d4>
 8001232:	2a1f      	cmp	r2, #31
 8001234:	dc3c      	bgt.n	80012b0 <__aeabi_ddiv+0x5dc>
 8001236:	2320      	movs	r3, #32
 8001238:	1a9b      	subs	r3, r3, r2
 800123a:	000c      	movs	r4, r1
 800123c:	4658      	mov	r0, fp
 800123e:	4099      	lsls	r1, r3
 8001240:	4098      	lsls	r0, r3
 8001242:	1e4b      	subs	r3, r1, #1
 8001244:	4199      	sbcs	r1, r3
 8001246:	465b      	mov	r3, fp
 8001248:	40d4      	lsrs	r4, r2
 800124a:	40d3      	lsrs	r3, r2
 800124c:	4320      	orrs	r0, r4
 800124e:	4308      	orrs	r0, r1
 8001250:	001a      	movs	r2, r3
 8001252:	0743      	lsls	r3, r0, #29
 8001254:	d009      	beq.n	800126a <__aeabi_ddiv+0x596>
 8001256:	230f      	movs	r3, #15
 8001258:	4003      	ands	r3, r0
 800125a:	2b04      	cmp	r3, #4
 800125c:	d005      	beq.n	800126a <__aeabi_ddiv+0x596>
 800125e:	0001      	movs	r1, r0
 8001260:	1d08      	adds	r0, r1, #4
 8001262:	4288      	cmp	r0, r1
 8001264:	419b      	sbcs	r3, r3
 8001266:	425b      	negs	r3, r3
 8001268:	18d2      	adds	r2, r2, r3
 800126a:	0213      	lsls	r3, r2, #8
 800126c:	d53a      	bpl.n	80012e4 <__aeabi_ddiv+0x610>
 800126e:	2301      	movs	r3, #1
 8001270:	9a02      	ldr	r2, [sp, #8]
 8001272:	2401      	movs	r4, #1
 8001274:	401a      	ands	r2, r3
 8001276:	2300      	movs	r3, #0
 8001278:	4694      	mov	ip, r2
 800127a:	4698      	mov	r8, r3
 800127c:	2200      	movs	r2, #0
 800127e:	e5f7      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 8001280:	2102      	movs	r1, #2
 8001282:	4249      	negs	r1, r1
 8001284:	468c      	mov	ip, r1
 8001286:	9d03      	ldr	r5, [sp, #12]
 8001288:	44e3      	add	fp, ip
 800128a:	46ac      	mov	ip, r5
 800128c:	44e2      	add	sl, ip
 800128e:	45aa      	cmp	sl, r5
 8001290:	41ad      	sbcs	r5, r5
 8001292:	426d      	negs	r5, r5
 8001294:	4445      	add	r5, r8
 8001296:	18ed      	adds	r5, r5, r3
 8001298:	1a2d      	subs	r5, r5, r0
 800129a:	e696      	b.n	8000fca <__aeabi_ddiv+0x2f6>
 800129c:	1e8a      	subs	r2, r1, #2
 800129e:	9903      	ldr	r1, [sp, #12]
 80012a0:	004d      	lsls	r5, r1, #1
 80012a2:	428d      	cmp	r5, r1
 80012a4:	4189      	sbcs	r1, r1
 80012a6:	4249      	negs	r1, r1
 80012a8:	4441      	add	r1, r8
 80012aa:	1876      	adds	r6, r6, r1
 80012ac:	9503      	str	r5, [sp, #12]
 80012ae:	e78f      	b.n	80011d0 <__aeabi_ddiv+0x4fc>
 80012b0:	201f      	movs	r0, #31
 80012b2:	4240      	negs	r0, r0
 80012b4:	1ac3      	subs	r3, r0, r3
 80012b6:	4658      	mov	r0, fp
 80012b8:	40d8      	lsrs	r0, r3
 80012ba:	0003      	movs	r3, r0
 80012bc:	2a20      	cmp	r2, #32
 80012be:	d028      	beq.n	8001312 <__aeabi_ddiv+0x63e>
 80012c0:	2040      	movs	r0, #64	; 0x40
 80012c2:	465d      	mov	r5, fp
 80012c4:	1a82      	subs	r2, r0, r2
 80012c6:	4095      	lsls	r5, r2
 80012c8:	4329      	orrs	r1, r5
 80012ca:	1e4a      	subs	r2, r1, #1
 80012cc:	4191      	sbcs	r1, r2
 80012ce:	4319      	orrs	r1, r3
 80012d0:	2307      	movs	r3, #7
 80012d2:	2200      	movs	r2, #0
 80012d4:	400b      	ands	r3, r1
 80012d6:	d009      	beq.n	80012ec <__aeabi_ddiv+0x618>
 80012d8:	230f      	movs	r3, #15
 80012da:	2200      	movs	r2, #0
 80012dc:	400b      	ands	r3, r1
 80012de:	0008      	movs	r0, r1
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	d1bd      	bne.n	8001260 <__aeabi_ddiv+0x58c>
 80012e4:	0001      	movs	r1, r0
 80012e6:	0753      	lsls	r3, r2, #29
 80012e8:	0252      	lsls	r2, r2, #9
 80012ea:	0b12      	lsrs	r2, r2, #12
 80012ec:	08c9      	lsrs	r1, r1, #3
 80012ee:	4319      	orrs	r1, r3
 80012f0:	2301      	movs	r3, #1
 80012f2:	4688      	mov	r8, r1
 80012f4:	9902      	ldr	r1, [sp, #8]
 80012f6:	2400      	movs	r4, #0
 80012f8:	4019      	ands	r1, r3
 80012fa:	468c      	mov	ip, r1
 80012fc:	e5b8      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 80012fe:	4552      	cmp	r2, sl
 8001300:	d8be      	bhi.n	8001280 <__aeabi_ddiv+0x5ac>
 8001302:	468b      	mov	fp, r1
 8001304:	2500      	movs	r5, #0
 8001306:	e660      	b.n	8000fca <__aeabi_ddiv+0x2f6>
 8001308:	9d03      	ldr	r5, [sp, #12]
 800130a:	429d      	cmp	r5, r3
 800130c:	d3c6      	bcc.n	800129c <__aeabi_ddiv+0x5c8>
 800130e:	0011      	movs	r1, r2
 8001310:	e762      	b.n	80011d8 <__aeabi_ddiv+0x504>
 8001312:	2500      	movs	r5, #0
 8001314:	e7d8      	b.n	80012c8 <__aeabi_ddiv+0x5f4>
 8001316:	2280      	movs	r2, #128	; 0x80
 8001318:	465b      	mov	r3, fp
 800131a:	0312      	lsls	r2, r2, #12
 800131c:	431a      	orrs	r2, r3
 800131e:	9b01      	ldr	r3, [sp, #4]
 8001320:	0312      	lsls	r2, r2, #12
 8001322:	0b12      	lsrs	r2, r2, #12
 8001324:	469c      	mov	ip, r3
 8001326:	4688      	mov	r8, r1
 8001328:	4c03      	ldr	r4, [pc, #12]	; (8001338 <__aeabi_ddiv+0x664>)
 800132a:	e5a1      	b.n	8000e70 <__aeabi_ddiv+0x19c>
 800132c:	000003ff 	.word	0x000003ff
 8001330:	feffffff 	.word	0xfeffffff
 8001334:	000007fe 	.word	0x000007fe
 8001338:	000007ff 	.word	0x000007ff

0800133c <__aeabi_dmul>:
 800133c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133e:	4657      	mov	r7, sl
 8001340:	4645      	mov	r5, r8
 8001342:	46de      	mov	lr, fp
 8001344:	464e      	mov	r6, r9
 8001346:	b5e0      	push	{r5, r6, r7, lr}
 8001348:	030c      	lsls	r4, r1, #12
 800134a:	4698      	mov	r8, r3
 800134c:	004e      	lsls	r6, r1, #1
 800134e:	0b23      	lsrs	r3, r4, #12
 8001350:	b087      	sub	sp, #28
 8001352:	0007      	movs	r7, r0
 8001354:	4692      	mov	sl, r2
 8001356:	469b      	mov	fp, r3
 8001358:	0d76      	lsrs	r6, r6, #21
 800135a:	0fcd      	lsrs	r5, r1, #31
 800135c:	2e00      	cmp	r6, #0
 800135e:	d06b      	beq.n	8001438 <__aeabi_dmul+0xfc>
 8001360:	4b6d      	ldr	r3, [pc, #436]	; (8001518 <__aeabi_dmul+0x1dc>)
 8001362:	429e      	cmp	r6, r3
 8001364:	d035      	beq.n	80013d2 <__aeabi_dmul+0x96>
 8001366:	2480      	movs	r4, #128	; 0x80
 8001368:	465b      	mov	r3, fp
 800136a:	0f42      	lsrs	r2, r0, #29
 800136c:	0424      	lsls	r4, r4, #16
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	4314      	orrs	r4, r2
 8001372:	431c      	orrs	r4, r3
 8001374:	00c3      	lsls	r3, r0, #3
 8001376:	4699      	mov	r9, r3
 8001378:	4b68      	ldr	r3, [pc, #416]	; (800151c <__aeabi_dmul+0x1e0>)
 800137a:	46a3      	mov	fp, r4
 800137c:	469c      	mov	ip, r3
 800137e:	2300      	movs	r3, #0
 8001380:	2700      	movs	r7, #0
 8001382:	4466      	add	r6, ip
 8001384:	9302      	str	r3, [sp, #8]
 8001386:	4643      	mov	r3, r8
 8001388:	031c      	lsls	r4, r3, #12
 800138a:	005a      	lsls	r2, r3, #1
 800138c:	0fdb      	lsrs	r3, r3, #31
 800138e:	4650      	mov	r0, sl
 8001390:	0b24      	lsrs	r4, r4, #12
 8001392:	0d52      	lsrs	r2, r2, #21
 8001394:	4698      	mov	r8, r3
 8001396:	d100      	bne.n	800139a <__aeabi_dmul+0x5e>
 8001398:	e076      	b.n	8001488 <__aeabi_dmul+0x14c>
 800139a:	4b5f      	ldr	r3, [pc, #380]	; (8001518 <__aeabi_dmul+0x1dc>)
 800139c:	429a      	cmp	r2, r3
 800139e:	d06d      	beq.n	800147c <__aeabi_dmul+0x140>
 80013a0:	2380      	movs	r3, #128	; 0x80
 80013a2:	0f41      	lsrs	r1, r0, #29
 80013a4:	041b      	lsls	r3, r3, #16
 80013a6:	430b      	orrs	r3, r1
 80013a8:	495c      	ldr	r1, [pc, #368]	; (800151c <__aeabi_dmul+0x1e0>)
 80013aa:	00e4      	lsls	r4, r4, #3
 80013ac:	468c      	mov	ip, r1
 80013ae:	431c      	orrs	r4, r3
 80013b0:	00c3      	lsls	r3, r0, #3
 80013b2:	2000      	movs	r0, #0
 80013b4:	4462      	add	r2, ip
 80013b6:	4641      	mov	r1, r8
 80013b8:	18b6      	adds	r6, r6, r2
 80013ba:	4069      	eors	r1, r5
 80013bc:	1c72      	adds	r2, r6, #1
 80013be:	9101      	str	r1, [sp, #4]
 80013c0:	4694      	mov	ip, r2
 80013c2:	4307      	orrs	r7, r0
 80013c4:	2f0f      	cmp	r7, #15
 80013c6:	d900      	bls.n	80013ca <__aeabi_dmul+0x8e>
 80013c8:	e0b0      	b.n	800152c <__aeabi_dmul+0x1f0>
 80013ca:	4a55      	ldr	r2, [pc, #340]	; (8001520 <__aeabi_dmul+0x1e4>)
 80013cc:	00bf      	lsls	r7, r7, #2
 80013ce:	59d2      	ldr	r2, [r2, r7]
 80013d0:	4697      	mov	pc, r2
 80013d2:	465b      	mov	r3, fp
 80013d4:	4303      	orrs	r3, r0
 80013d6:	4699      	mov	r9, r3
 80013d8:	d000      	beq.n	80013dc <__aeabi_dmul+0xa0>
 80013da:	e087      	b.n	80014ec <__aeabi_dmul+0x1b0>
 80013dc:	2300      	movs	r3, #0
 80013de:	469b      	mov	fp, r3
 80013e0:	3302      	adds	r3, #2
 80013e2:	2708      	movs	r7, #8
 80013e4:	9302      	str	r3, [sp, #8]
 80013e6:	e7ce      	b.n	8001386 <__aeabi_dmul+0x4a>
 80013e8:	4642      	mov	r2, r8
 80013ea:	9201      	str	r2, [sp, #4]
 80013ec:	2802      	cmp	r0, #2
 80013ee:	d067      	beq.n	80014c0 <__aeabi_dmul+0x184>
 80013f0:	2803      	cmp	r0, #3
 80013f2:	d100      	bne.n	80013f6 <__aeabi_dmul+0xba>
 80013f4:	e20e      	b.n	8001814 <__aeabi_dmul+0x4d8>
 80013f6:	2801      	cmp	r0, #1
 80013f8:	d000      	beq.n	80013fc <__aeabi_dmul+0xc0>
 80013fa:	e162      	b.n	80016c2 <__aeabi_dmul+0x386>
 80013fc:	2300      	movs	r3, #0
 80013fe:	2400      	movs	r4, #0
 8001400:	2200      	movs	r2, #0
 8001402:	4699      	mov	r9, r3
 8001404:	9901      	ldr	r1, [sp, #4]
 8001406:	4001      	ands	r1, r0
 8001408:	b2cd      	uxtb	r5, r1
 800140a:	2100      	movs	r1, #0
 800140c:	0312      	lsls	r2, r2, #12
 800140e:	0d0b      	lsrs	r3, r1, #20
 8001410:	0b12      	lsrs	r2, r2, #12
 8001412:	051b      	lsls	r3, r3, #20
 8001414:	4313      	orrs	r3, r2
 8001416:	4a43      	ldr	r2, [pc, #268]	; (8001524 <__aeabi_dmul+0x1e8>)
 8001418:	0524      	lsls	r4, r4, #20
 800141a:	4013      	ands	r3, r2
 800141c:	431c      	orrs	r4, r3
 800141e:	0064      	lsls	r4, r4, #1
 8001420:	07ed      	lsls	r5, r5, #31
 8001422:	0864      	lsrs	r4, r4, #1
 8001424:	432c      	orrs	r4, r5
 8001426:	4648      	mov	r0, r9
 8001428:	0021      	movs	r1, r4
 800142a:	b007      	add	sp, #28
 800142c:	bc3c      	pop	{r2, r3, r4, r5}
 800142e:	4690      	mov	r8, r2
 8001430:	4699      	mov	r9, r3
 8001432:	46a2      	mov	sl, r4
 8001434:	46ab      	mov	fp, r5
 8001436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001438:	4303      	orrs	r3, r0
 800143a:	4699      	mov	r9, r3
 800143c:	d04f      	beq.n	80014de <__aeabi_dmul+0x1a2>
 800143e:	465b      	mov	r3, fp
 8001440:	2b00      	cmp	r3, #0
 8001442:	d100      	bne.n	8001446 <__aeabi_dmul+0x10a>
 8001444:	e189      	b.n	800175a <__aeabi_dmul+0x41e>
 8001446:	4658      	mov	r0, fp
 8001448:	f000 fe4c 	bl	80020e4 <__clzsi2>
 800144c:	0003      	movs	r3, r0
 800144e:	3b0b      	subs	r3, #11
 8001450:	2b1c      	cmp	r3, #28
 8001452:	dd00      	ble.n	8001456 <__aeabi_dmul+0x11a>
 8001454:	e17a      	b.n	800174c <__aeabi_dmul+0x410>
 8001456:	221d      	movs	r2, #29
 8001458:	1ad3      	subs	r3, r2, r3
 800145a:	003a      	movs	r2, r7
 800145c:	0001      	movs	r1, r0
 800145e:	465c      	mov	r4, fp
 8001460:	40da      	lsrs	r2, r3
 8001462:	3908      	subs	r1, #8
 8001464:	408c      	lsls	r4, r1
 8001466:	0013      	movs	r3, r2
 8001468:	408f      	lsls	r7, r1
 800146a:	4323      	orrs	r3, r4
 800146c:	469b      	mov	fp, r3
 800146e:	46b9      	mov	r9, r7
 8001470:	2300      	movs	r3, #0
 8001472:	4e2d      	ldr	r6, [pc, #180]	; (8001528 <__aeabi_dmul+0x1ec>)
 8001474:	2700      	movs	r7, #0
 8001476:	1a36      	subs	r6, r6, r0
 8001478:	9302      	str	r3, [sp, #8]
 800147a:	e784      	b.n	8001386 <__aeabi_dmul+0x4a>
 800147c:	4653      	mov	r3, sl
 800147e:	4323      	orrs	r3, r4
 8001480:	d12a      	bne.n	80014d8 <__aeabi_dmul+0x19c>
 8001482:	2400      	movs	r4, #0
 8001484:	2002      	movs	r0, #2
 8001486:	e796      	b.n	80013b6 <__aeabi_dmul+0x7a>
 8001488:	4653      	mov	r3, sl
 800148a:	4323      	orrs	r3, r4
 800148c:	d020      	beq.n	80014d0 <__aeabi_dmul+0x194>
 800148e:	2c00      	cmp	r4, #0
 8001490:	d100      	bne.n	8001494 <__aeabi_dmul+0x158>
 8001492:	e157      	b.n	8001744 <__aeabi_dmul+0x408>
 8001494:	0020      	movs	r0, r4
 8001496:	f000 fe25 	bl	80020e4 <__clzsi2>
 800149a:	0003      	movs	r3, r0
 800149c:	3b0b      	subs	r3, #11
 800149e:	2b1c      	cmp	r3, #28
 80014a0:	dd00      	ble.n	80014a4 <__aeabi_dmul+0x168>
 80014a2:	e149      	b.n	8001738 <__aeabi_dmul+0x3fc>
 80014a4:	211d      	movs	r1, #29
 80014a6:	1acb      	subs	r3, r1, r3
 80014a8:	4651      	mov	r1, sl
 80014aa:	0002      	movs	r2, r0
 80014ac:	40d9      	lsrs	r1, r3
 80014ae:	4653      	mov	r3, sl
 80014b0:	3a08      	subs	r2, #8
 80014b2:	4094      	lsls	r4, r2
 80014b4:	4093      	lsls	r3, r2
 80014b6:	430c      	orrs	r4, r1
 80014b8:	4a1b      	ldr	r2, [pc, #108]	; (8001528 <__aeabi_dmul+0x1ec>)
 80014ba:	1a12      	subs	r2, r2, r0
 80014bc:	2000      	movs	r0, #0
 80014be:	e77a      	b.n	80013b6 <__aeabi_dmul+0x7a>
 80014c0:	2501      	movs	r5, #1
 80014c2:	9b01      	ldr	r3, [sp, #4]
 80014c4:	4c14      	ldr	r4, [pc, #80]	; (8001518 <__aeabi_dmul+0x1dc>)
 80014c6:	401d      	ands	r5, r3
 80014c8:	2300      	movs	r3, #0
 80014ca:	2200      	movs	r2, #0
 80014cc:	4699      	mov	r9, r3
 80014ce:	e79c      	b.n	800140a <__aeabi_dmul+0xce>
 80014d0:	2400      	movs	r4, #0
 80014d2:	2200      	movs	r2, #0
 80014d4:	2001      	movs	r0, #1
 80014d6:	e76e      	b.n	80013b6 <__aeabi_dmul+0x7a>
 80014d8:	4653      	mov	r3, sl
 80014da:	2003      	movs	r0, #3
 80014dc:	e76b      	b.n	80013b6 <__aeabi_dmul+0x7a>
 80014de:	2300      	movs	r3, #0
 80014e0:	469b      	mov	fp, r3
 80014e2:	3301      	adds	r3, #1
 80014e4:	2704      	movs	r7, #4
 80014e6:	2600      	movs	r6, #0
 80014e8:	9302      	str	r3, [sp, #8]
 80014ea:	e74c      	b.n	8001386 <__aeabi_dmul+0x4a>
 80014ec:	2303      	movs	r3, #3
 80014ee:	4681      	mov	r9, r0
 80014f0:	270c      	movs	r7, #12
 80014f2:	9302      	str	r3, [sp, #8]
 80014f4:	e747      	b.n	8001386 <__aeabi_dmul+0x4a>
 80014f6:	2280      	movs	r2, #128	; 0x80
 80014f8:	2300      	movs	r3, #0
 80014fa:	2500      	movs	r5, #0
 80014fc:	0312      	lsls	r2, r2, #12
 80014fe:	4699      	mov	r9, r3
 8001500:	4c05      	ldr	r4, [pc, #20]	; (8001518 <__aeabi_dmul+0x1dc>)
 8001502:	e782      	b.n	800140a <__aeabi_dmul+0xce>
 8001504:	465c      	mov	r4, fp
 8001506:	464b      	mov	r3, r9
 8001508:	9802      	ldr	r0, [sp, #8]
 800150a:	e76f      	b.n	80013ec <__aeabi_dmul+0xb0>
 800150c:	465c      	mov	r4, fp
 800150e:	464b      	mov	r3, r9
 8001510:	9501      	str	r5, [sp, #4]
 8001512:	9802      	ldr	r0, [sp, #8]
 8001514:	e76a      	b.n	80013ec <__aeabi_dmul+0xb0>
 8001516:	46c0      	nop			; (mov r8, r8)
 8001518:	000007ff 	.word	0x000007ff
 800151c:	fffffc01 	.word	0xfffffc01
 8001520:	0800733c 	.word	0x0800733c
 8001524:	800fffff 	.word	0x800fffff
 8001528:	fffffc0d 	.word	0xfffffc0d
 800152c:	464a      	mov	r2, r9
 800152e:	4649      	mov	r1, r9
 8001530:	0c17      	lsrs	r7, r2, #16
 8001532:	0c1a      	lsrs	r2, r3, #16
 8001534:	041b      	lsls	r3, r3, #16
 8001536:	0c1b      	lsrs	r3, r3, #16
 8001538:	0408      	lsls	r0, r1, #16
 800153a:	0019      	movs	r1, r3
 800153c:	0c00      	lsrs	r0, r0, #16
 800153e:	4341      	muls	r1, r0
 8001540:	0015      	movs	r5, r2
 8001542:	4688      	mov	r8, r1
 8001544:	0019      	movs	r1, r3
 8001546:	437d      	muls	r5, r7
 8001548:	4379      	muls	r1, r7
 800154a:	9503      	str	r5, [sp, #12]
 800154c:	4689      	mov	r9, r1
 800154e:	0029      	movs	r1, r5
 8001550:	0015      	movs	r5, r2
 8001552:	4345      	muls	r5, r0
 8001554:	444d      	add	r5, r9
 8001556:	9502      	str	r5, [sp, #8]
 8001558:	4645      	mov	r5, r8
 800155a:	0c2d      	lsrs	r5, r5, #16
 800155c:	46aa      	mov	sl, r5
 800155e:	9d02      	ldr	r5, [sp, #8]
 8001560:	4455      	add	r5, sl
 8001562:	45a9      	cmp	r9, r5
 8001564:	d906      	bls.n	8001574 <__aeabi_dmul+0x238>
 8001566:	468a      	mov	sl, r1
 8001568:	2180      	movs	r1, #128	; 0x80
 800156a:	0249      	lsls	r1, r1, #9
 800156c:	4689      	mov	r9, r1
 800156e:	44ca      	add	sl, r9
 8001570:	4651      	mov	r1, sl
 8001572:	9103      	str	r1, [sp, #12]
 8001574:	0c29      	lsrs	r1, r5, #16
 8001576:	9104      	str	r1, [sp, #16]
 8001578:	4641      	mov	r1, r8
 800157a:	0409      	lsls	r1, r1, #16
 800157c:	042d      	lsls	r5, r5, #16
 800157e:	0c09      	lsrs	r1, r1, #16
 8001580:	4688      	mov	r8, r1
 8001582:	0029      	movs	r1, r5
 8001584:	0c25      	lsrs	r5, r4, #16
 8001586:	0424      	lsls	r4, r4, #16
 8001588:	4441      	add	r1, r8
 800158a:	0c24      	lsrs	r4, r4, #16
 800158c:	9105      	str	r1, [sp, #20]
 800158e:	0021      	movs	r1, r4
 8001590:	4341      	muls	r1, r0
 8001592:	4688      	mov	r8, r1
 8001594:	0021      	movs	r1, r4
 8001596:	4379      	muls	r1, r7
 8001598:	468a      	mov	sl, r1
 800159a:	4368      	muls	r0, r5
 800159c:	4641      	mov	r1, r8
 800159e:	4450      	add	r0, sl
 80015a0:	4681      	mov	r9, r0
 80015a2:	0c08      	lsrs	r0, r1, #16
 80015a4:	4448      	add	r0, r9
 80015a6:	436f      	muls	r7, r5
 80015a8:	4582      	cmp	sl, r0
 80015aa:	d903      	bls.n	80015b4 <__aeabi_dmul+0x278>
 80015ac:	2180      	movs	r1, #128	; 0x80
 80015ae:	0249      	lsls	r1, r1, #9
 80015b0:	4689      	mov	r9, r1
 80015b2:	444f      	add	r7, r9
 80015b4:	0c01      	lsrs	r1, r0, #16
 80015b6:	4689      	mov	r9, r1
 80015b8:	0039      	movs	r1, r7
 80015ba:	4449      	add	r1, r9
 80015bc:	9102      	str	r1, [sp, #8]
 80015be:	4641      	mov	r1, r8
 80015c0:	040f      	lsls	r7, r1, #16
 80015c2:	9904      	ldr	r1, [sp, #16]
 80015c4:	0c3f      	lsrs	r7, r7, #16
 80015c6:	4688      	mov	r8, r1
 80015c8:	0400      	lsls	r0, r0, #16
 80015ca:	19c0      	adds	r0, r0, r7
 80015cc:	4480      	add	r8, r0
 80015ce:	4641      	mov	r1, r8
 80015d0:	9104      	str	r1, [sp, #16]
 80015d2:	4659      	mov	r1, fp
 80015d4:	0c0f      	lsrs	r7, r1, #16
 80015d6:	0409      	lsls	r1, r1, #16
 80015d8:	0c09      	lsrs	r1, r1, #16
 80015da:	4688      	mov	r8, r1
 80015dc:	4359      	muls	r1, r3
 80015de:	468a      	mov	sl, r1
 80015e0:	0039      	movs	r1, r7
 80015e2:	4351      	muls	r1, r2
 80015e4:	4689      	mov	r9, r1
 80015e6:	4641      	mov	r1, r8
 80015e8:	434a      	muls	r2, r1
 80015ea:	4651      	mov	r1, sl
 80015ec:	0c09      	lsrs	r1, r1, #16
 80015ee:	468b      	mov	fp, r1
 80015f0:	437b      	muls	r3, r7
 80015f2:	18d2      	adds	r2, r2, r3
 80015f4:	445a      	add	r2, fp
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d903      	bls.n	8001602 <__aeabi_dmul+0x2c6>
 80015fa:	2380      	movs	r3, #128	; 0x80
 80015fc:	025b      	lsls	r3, r3, #9
 80015fe:	469b      	mov	fp, r3
 8001600:	44d9      	add	r9, fp
 8001602:	4651      	mov	r1, sl
 8001604:	0409      	lsls	r1, r1, #16
 8001606:	0c09      	lsrs	r1, r1, #16
 8001608:	468a      	mov	sl, r1
 800160a:	4641      	mov	r1, r8
 800160c:	4361      	muls	r1, r4
 800160e:	437c      	muls	r4, r7
 8001610:	0c13      	lsrs	r3, r2, #16
 8001612:	0412      	lsls	r2, r2, #16
 8001614:	444b      	add	r3, r9
 8001616:	4452      	add	r2, sl
 8001618:	46a1      	mov	r9, r4
 800161a:	468a      	mov	sl, r1
 800161c:	003c      	movs	r4, r7
 800161e:	4641      	mov	r1, r8
 8001620:	436c      	muls	r4, r5
 8001622:	434d      	muls	r5, r1
 8001624:	4651      	mov	r1, sl
 8001626:	444d      	add	r5, r9
 8001628:	0c0f      	lsrs	r7, r1, #16
 800162a:	197d      	adds	r5, r7, r5
 800162c:	45a9      	cmp	r9, r5
 800162e:	d903      	bls.n	8001638 <__aeabi_dmul+0x2fc>
 8001630:	2180      	movs	r1, #128	; 0x80
 8001632:	0249      	lsls	r1, r1, #9
 8001634:	4688      	mov	r8, r1
 8001636:	4444      	add	r4, r8
 8001638:	9f04      	ldr	r7, [sp, #16]
 800163a:	9903      	ldr	r1, [sp, #12]
 800163c:	46b8      	mov	r8, r7
 800163e:	4441      	add	r1, r8
 8001640:	468b      	mov	fp, r1
 8001642:	4583      	cmp	fp, r0
 8001644:	4180      	sbcs	r0, r0
 8001646:	4241      	negs	r1, r0
 8001648:	4688      	mov	r8, r1
 800164a:	4651      	mov	r1, sl
 800164c:	0408      	lsls	r0, r1, #16
 800164e:	042f      	lsls	r7, r5, #16
 8001650:	0c00      	lsrs	r0, r0, #16
 8001652:	183f      	adds	r7, r7, r0
 8001654:	4658      	mov	r0, fp
 8001656:	9902      	ldr	r1, [sp, #8]
 8001658:	1810      	adds	r0, r2, r0
 800165a:	4689      	mov	r9, r1
 800165c:	4290      	cmp	r0, r2
 800165e:	4192      	sbcs	r2, r2
 8001660:	444f      	add	r7, r9
 8001662:	46ba      	mov	sl, r7
 8001664:	4252      	negs	r2, r2
 8001666:	4699      	mov	r9, r3
 8001668:	4693      	mov	fp, r2
 800166a:	44c2      	add	sl, r8
 800166c:	44d1      	add	r9, sl
 800166e:	44cb      	add	fp, r9
 8001670:	428f      	cmp	r7, r1
 8001672:	41bf      	sbcs	r7, r7
 8001674:	45c2      	cmp	sl, r8
 8001676:	4189      	sbcs	r1, r1
 8001678:	4599      	cmp	r9, r3
 800167a:	419b      	sbcs	r3, r3
 800167c:	4593      	cmp	fp, r2
 800167e:	4192      	sbcs	r2, r2
 8001680:	427f      	negs	r7, r7
 8001682:	4249      	negs	r1, r1
 8001684:	0c2d      	lsrs	r5, r5, #16
 8001686:	4252      	negs	r2, r2
 8001688:	430f      	orrs	r7, r1
 800168a:	425b      	negs	r3, r3
 800168c:	4313      	orrs	r3, r2
 800168e:	197f      	adds	r7, r7, r5
 8001690:	18ff      	adds	r7, r7, r3
 8001692:	465b      	mov	r3, fp
 8001694:	193c      	adds	r4, r7, r4
 8001696:	0ddb      	lsrs	r3, r3, #23
 8001698:	9a05      	ldr	r2, [sp, #20]
 800169a:	0264      	lsls	r4, r4, #9
 800169c:	431c      	orrs	r4, r3
 800169e:	0243      	lsls	r3, r0, #9
 80016a0:	4313      	orrs	r3, r2
 80016a2:	1e5d      	subs	r5, r3, #1
 80016a4:	41ab      	sbcs	r3, r5
 80016a6:	465a      	mov	r2, fp
 80016a8:	0dc0      	lsrs	r0, r0, #23
 80016aa:	4303      	orrs	r3, r0
 80016ac:	0252      	lsls	r2, r2, #9
 80016ae:	4313      	orrs	r3, r2
 80016b0:	01e2      	lsls	r2, r4, #7
 80016b2:	d556      	bpl.n	8001762 <__aeabi_dmul+0x426>
 80016b4:	2001      	movs	r0, #1
 80016b6:	085a      	lsrs	r2, r3, #1
 80016b8:	4003      	ands	r3, r0
 80016ba:	4313      	orrs	r3, r2
 80016bc:	07e2      	lsls	r2, r4, #31
 80016be:	4313      	orrs	r3, r2
 80016c0:	0864      	lsrs	r4, r4, #1
 80016c2:	485a      	ldr	r0, [pc, #360]	; (800182c <__aeabi_dmul+0x4f0>)
 80016c4:	4460      	add	r0, ip
 80016c6:	2800      	cmp	r0, #0
 80016c8:	dd4d      	ble.n	8001766 <__aeabi_dmul+0x42a>
 80016ca:	075a      	lsls	r2, r3, #29
 80016cc:	d009      	beq.n	80016e2 <__aeabi_dmul+0x3a6>
 80016ce:	220f      	movs	r2, #15
 80016d0:	401a      	ands	r2, r3
 80016d2:	2a04      	cmp	r2, #4
 80016d4:	d005      	beq.n	80016e2 <__aeabi_dmul+0x3a6>
 80016d6:	1d1a      	adds	r2, r3, #4
 80016d8:	429a      	cmp	r2, r3
 80016da:	419b      	sbcs	r3, r3
 80016dc:	425b      	negs	r3, r3
 80016de:	18e4      	adds	r4, r4, r3
 80016e0:	0013      	movs	r3, r2
 80016e2:	01e2      	lsls	r2, r4, #7
 80016e4:	d504      	bpl.n	80016f0 <__aeabi_dmul+0x3b4>
 80016e6:	2080      	movs	r0, #128	; 0x80
 80016e8:	4a51      	ldr	r2, [pc, #324]	; (8001830 <__aeabi_dmul+0x4f4>)
 80016ea:	00c0      	lsls	r0, r0, #3
 80016ec:	4014      	ands	r4, r2
 80016ee:	4460      	add	r0, ip
 80016f0:	4a50      	ldr	r2, [pc, #320]	; (8001834 <__aeabi_dmul+0x4f8>)
 80016f2:	4290      	cmp	r0, r2
 80016f4:	dd00      	ble.n	80016f8 <__aeabi_dmul+0x3bc>
 80016f6:	e6e3      	b.n	80014c0 <__aeabi_dmul+0x184>
 80016f8:	2501      	movs	r5, #1
 80016fa:	08db      	lsrs	r3, r3, #3
 80016fc:	0762      	lsls	r2, r4, #29
 80016fe:	431a      	orrs	r2, r3
 8001700:	0264      	lsls	r4, r4, #9
 8001702:	9b01      	ldr	r3, [sp, #4]
 8001704:	4691      	mov	r9, r2
 8001706:	0b22      	lsrs	r2, r4, #12
 8001708:	0544      	lsls	r4, r0, #21
 800170a:	0d64      	lsrs	r4, r4, #21
 800170c:	401d      	ands	r5, r3
 800170e:	e67c      	b.n	800140a <__aeabi_dmul+0xce>
 8001710:	2280      	movs	r2, #128	; 0x80
 8001712:	4659      	mov	r1, fp
 8001714:	0312      	lsls	r2, r2, #12
 8001716:	4211      	tst	r1, r2
 8001718:	d008      	beq.n	800172c <__aeabi_dmul+0x3f0>
 800171a:	4214      	tst	r4, r2
 800171c:	d106      	bne.n	800172c <__aeabi_dmul+0x3f0>
 800171e:	4322      	orrs	r2, r4
 8001720:	0312      	lsls	r2, r2, #12
 8001722:	0b12      	lsrs	r2, r2, #12
 8001724:	4645      	mov	r5, r8
 8001726:	4699      	mov	r9, r3
 8001728:	4c43      	ldr	r4, [pc, #268]	; (8001838 <__aeabi_dmul+0x4fc>)
 800172a:	e66e      	b.n	800140a <__aeabi_dmul+0xce>
 800172c:	465b      	mov	r3, fp
 800172e:	431a      	orrs	r2, r3
 8001730:	0312      	lsls	r2, r2, #12
 8001732:	0b12      	lsrs	r2, r2, #12
 8001734:	4c40      	ldr	r4, [pc, #256]	; (8001838 <__aeabi_dmul+0x4fc>)
 8001736:	e668      	b.n	800140a <__aeabi_dmul+0xce>
 8001738:	0003      	movs	r3, r0
 800173a:	4654      	mov	r4, sl
 800173c:	3b28      	subs	r3, #40	; 0x28
 800173e:	409c      	lsls	r4, r3
 8001740:	2300      	movs	r3, #0
 8001742:	e6b9      	b.n	80014b8 <__aeabi_dmul+0x17c>
 8001744:	f000 fcce 	bl	80020e4 <__clzsi2>
 8001748:	3020      	adds	r0, #32
 800174a:	e6a6      	b.n	800149a <__aeabi_dmul+0x15e>
 800174c:	0003      	movs	r3, r0
 800174e:	3b28      	subs	r3, #40	; 0x28
 8001750:	409f      	lsls	r7, r3
 8001752:	2300      	movs	r3, #0
 8001754:	46bb      	mov	fp, r7
 8001756:	4699      	mov	r9, r3
 8001758:	e68a      	b.n	8001470 <__aeabi_dmul+0x134>
 800175a:	f000 fcc3 	bl	80020e4 <__clzsi2>
 800175e:	3020      	adds	r0, #32
 8001760:	e674      	b.n	800144c <__aeabi_dmul+0x110>
 8001762:	46b4      	mov	ip, r6
 8001764:	e7ad      	b.n	80016c2 <__aeabi_dmul+0x386>
 8001766:	2501      	movs	r5, #1
 8001768:	1a2a      	subs	r2, r5, r0
 800176a:	2a38      	cmp	r2, #56	; 0x38
 800176c:	dd06      	ble.n	800177c <__aeabi_dmul+0x440>
 800176e:	9b01      	ldr	r3, [sp, #4]
 8001770:	2400      	movs	r4, #0
 8001772:	401d      	ands	r5, r3
 8001774:	2300      	movs	r3, #0
 8001776:	2200      	movs	r2, #0
 8001778:	4699      	mov	r9, r3
 800177a:	e646      	b.n	800140a <__aeabi_dmul+0xce>
 800177c:	2a1f      	cmp	r2, #31
 800177e:	dc21      	bgt.n	80017c4 <__aeabi_dmul+0x488>
 8001780:	2520      	movs	r5, #32
 8001782:	0020      	movs	r0, r4
 8001784:	1aad      	subs	r5, r5, r2
 8001786:	001e      	movs	r6, r3
 8001788:	40ab      	lsls	r3, r5
 800178a:	40a8      	lsls	r0, r5
 800178c:	40d6      	lsrs	r6, r2
 800178e:	1e5d      	subs	r5, r3, #1
 8001790:	41ab      	sbcs	r3, r5
 8001792:	4330      	orrs	r0, r6
 8001794:	4318      	orrs	r0, r3
 8001796:	40d4      	lsrs	r4, r2
 8001798:	0743      	lsls	r3, r0, #29
 800179a:	d009      	beq.n	80017b0 <__aeabi_dmul+0x474>
 800179c:	230f      	movs	r3, #15
 800179e:	4003      	ands	r3, r0
 80017a0:	2b04      	cmp	r3, #4
 80017a2:	d005      	beq.n	80017b0 <__aeabi_dmul+0x474>
 80017a4:	0003      	movs	r3, r0
 80017a6:	1d18      	adds	r0, r3, #4
 80017a8:	4298      	cmp	r0, r3
 80017aa:	419b      	sbcs	r3, r3
 80017ac:	425b      	negs	r3, r3
 80017ae:	18e4      	adds	r4, r4, r3
 80017b0:	0223      	lsls	r3, r4, #8
 80017b2:	d521      	bpl.n	80017f8 <__aeabi_dmul+0x4bc>
 80017b4:	2501      	movs	r5, #1
 80017b6:	9b01      	ldr	r3, [sp, #4]
 80017b8:	2401      	movs	r4, #1
 80017ba:	401d      	ands	r5, r3
 80017bc:	2300      	movs	r3, #0
 80017be:	2200      	movs	r2, #0
 80017c0:	4699      	mov	r9, r3
 80017c2:	e622      	b.n	800140a <__aeabi_dmul+0xce>
 80017c4:	251f      	movs	r5, #31
 80017c6:	0021      	movs	r1, r4
 80017c8:	426d      	negs	r5, r5
 80017ca:	1a28      	subs	r0, r5, r0
 80017cc:	40c1      	lsrs	r1, r0
 80017ce:	0008      	movs	r0, r1
 80017d0:	2a20      	cmp	r2, #32
 80017d2:	d01d      	beq.n	8001810 <__aeabi_dmul+0x4d4>
 80017d4:	355f      	adds	r5, #95	; 0x5f
 80017d6:	1aaa      	subs	r2, r5, r2
 80017d8:	4094      	lsls	r4, r2
 80017da:	4323      	orrs	r3, r4
 80017dc:	1e5c      	subs	r4, r3, #1
 80017de:	41a3      	sbcs	r3, r4
 80017e0:	2507      	movs	r5, #7
 80017e2:	4303      	orrs	r3, r0
 80017e4:	401d      	ands	r5, r3
 80017e6:	2200      	movs	r2, #0
 80017e8:	2d00      	cmp	r5, #0
 80017ea:	d009      	beq.n	8001800 <__aeabi_dmul+0x4c4>
 80017ec:	220f      	movs	r2, #15
 80017ee:	2400      	movs	r4, #0
 80017f0:	401a      	ands	r2, r3
 80017f2:	0018      	movs	r0, r3
 80017f4:	2a04      	cmp	r2, #4
 80017f6:	d1d6      	bne.n	80017a6 <__aeabi_dmul+0x46a>
 80017f8:	0003      	movs	r3, r0
 80017fa:	0765      	lsls	r5, r4, #29
 80017fc:	0264      	lsls	r4, r4, #9
 80017fe:	0b22      	lsrs	r2, r4, #12
 8001800:	08db      	lsrs	r3, r3, #3
 8001802:	432b      	orrs	r3, r5
 8001804:	2501      	movs	r5, #1
 8001806:	4699      	mov	r9, r3
 8001808:	9b01      	ldr	r3, [sp, #4]
 800180a:	2400      	movs	r4, #0
 800180c:	401d      	ands	r5, r3
 800180e:	e5fc      	b.n	800140a <__aeabi_dmul+0xce>
 8001810:	2400      	movs	r4, #0
 8001812:	e7e2      	b.n	80017da <__aeabi_dmul+0x49e>
 8001814:	2280      	movs	r2, #128	; 0x80
 8001816:	2501      	movs	r5, #1
 8001818:	0312      	lsls	r2, r2, #12
 800181a:	4322      	orrs	r2, r4
 800181c:	9901      	ldr	r1, [sp, #4]
 800181e:	0312      	lsls	r2, r2, #12
 8001820:	0b12      	lsrs	r2, r2, #12
 8001822:	400d      	ands	r5, r1
 8001824:	4699      	mov	r9, r3
 8001826:	4c04      	ldr	r4, [pc, #16]	; (8001838 <__aeabi_dmul+0x4fc>)
 8001828:	e5ef      	b.n	800140a <__aeabi_dmul+0xce>
 800182a:	46c0      	nop			; (mov r8, r8)
 800182c:	000003ff 	.word	0x000003ff
 8001830:	feffffff 	.word	0xfeffffff
 8001834:	000007fe 	.word	0x000007fe
 8001838:	000007ff 	.word	0x000007ff

0800183c <__aeabi_dsub>:
 800183c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800183e:	4646      	mov	r6, r8
 8001840:	46d6      	mov	lr, sl
 8001842:	464f      	mov	r7, r9
 8001844:	030c      	lsls	r4, r1, #12
 8001846:	b5c0      	push	{r6, r7, lr}
 8001848:	0fcd      	lsrs	r5, r1, #31
 800184a:	004e      	lsls	r6, r1, #1
 800184c:	0a61      	lsrs	r1, r4, #9
 800184e:	0f44      	lsrs	r4, r0, #29
 8001850:	430c      	orrs	r4, r1
 8001852:	00c1      	lsls	r1, r0, #3
 8001854:	0058      	lsls	r0, r3, #1
 8001856:	0d40      	lsrs	r0, r0, #21
 8001858:	4684      	mov	ip, r0
 800185a:	468a      	mov	sl, r1
 800185c:	000f      	movs	r7, r1
 800185e:	0319      	lsls	r1, r3, #12
 8001860:	0f50      	lsrs	r0, r2, #29
 8001862:	0a49      	lsrs	r1, r1, #9
 8001864:	4301      	orrs	r1, r0
 8001866:	48c6      	ldr	r0, [pc, #792]	; (8001b80 <__aeabi_dsub+0x344>)
 8001868:	0d76      	lsrs	r6, r6, #21
 800186a:	46a8      	mov	r8, r5
 800186c:	0fdb      	lsrs	r3, r3, #31
 800186e:	00d2      	lsls	r2, r2, #3
 8001870:	4584      	cmp	ip, r0
 8001872:	d100      	bne.n	8001876 <__aeabi_dsub+0x3a>
 8001874:	e0d8      	b.n	8001a28 <__aeabi_dsub+0x1ec>
 8001876:	2001      	movs	r0, #1
 8001878:	4043      	eors	r3, r0
 800187a:	42ab      	cmp	r3, r5
 800187c:	d100      	bne.n	8001880 <__aeabi_dsub+0x44>
 800187e:	e0a6      	b.n	80019ce <__aeabi_dsub+0x192>
 8001880:	4660      	mov	r0, ip
 8001882:	1a35      	subs	r5, r6, r0
 8001884:	2d00      	cmp	r5, #0
 8001886:	dc00      	bgt.n	800188a <__aeabi_dsub+0x4e>
 8001888:	e105      	b.n	8001a96 <__aeabi_dsub+0x25a>
 800188a:	2800      	cmp	r0, #0
 800188c:	d110      	bne.n	80018b0 <__aeabi_dsub+0x74>
 800188e:	000b      	movs	r3, r1
 8001890:	4313      	orrs	r3, r2
 8001892:	d100      	bne.n	8001896 <__aeabi_dsub+0x5a>
 8001894:	e0d7      	b.n	8001a46 <__aeabi_dsub+0x20a>
 8001896:	1e6b      	subs	r3, r5, #1
 8001898:	2b00      	cmp	r3, #0
 800189a:	d000      	beq.n	800189e <__aeabi_dsub+0x62>
 800189c:	e14b      	b.n	8001b36 <__aeabi_dsub+0x2fa>
 800189e:	4653      	mov	r3, sl
 80018a0:	1a9f      	subs	r7, r3, r2
 80018a2:	45ba      	cmp	sl, r7
 80018a4:	4180      	sbcs	r0, r0
 80018a6:	1a64      	subs	r4, r4, r1
 80018a8:	4240      	negs	r0, r0
 80018aa:	1a24      	subs	r4, r4, r0
 80018ac:	2601      	movs	r6, #1
 80018ae:	e01e      	b.n	80018ee <__aeabi_dsub+0xb2>
 80018b0:	4bb3      	ldr	r3, [pc, #716]	; (8001b80 <__aeabi_dsub+0x344>)
 80018b2:	429e      	cmp	r6, r3
 80018b4:	d048      	beq.n	8001948 <__aeabi_dsub+0x10c>
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	041b      	lsls	r3, r3, #16
 80018ba:	4319      	orrs	r1, r3
 80018bc:	2d38      	cmp	r5, #56	; 0x38
 80018be:	dd00      	ble.n	80018c2 <__aeabi_dsub+0x86>
 80018c0:	e119      	b.n	8001af6 <__aeabi_dsub+0x2ba>
 80018c2:	2d1f      	cmp	r5, #31
 80018c4:	dd00      	ble.n	80018c8 <__aeabi_dsub+0x8c>
 80018c6:	e14c      	b.n	8001b62 <__aeabi_dsub+0x326>
 80018c8:	2320      	movs	r3, #32
 80018ca:	000f      	movs	r7, r1
 80018cc:	1b5b      	subs	r3, r3, r5
 80018ce:	0010      	movs	r0, r2
 80018d0:	409a      	lsls	r2, r3
 80018d2:	409f      	lsls	r7, r3
 80018d4:	40e8      	lsrs	r0, r5
 80018d6:	1e53      	subs	r3, r2, #1
 80018d8:	419a      	sbcs	r2, r3
 80018da:	40e9      	lsrs	r1, r5
 80018dc:	4307      	orrs	r7, r0
 80018de:	4317      	orrs	r7, r2
 80018e0:	4653      	mov	r3, sl
 80018e2:	1bdf      	subs	r7, r3, r7
 80018e4:	1a61      	subs	r1, r4, r1
 80018e6:	45ba      	cmp	sl, r7
 80018e8:	41a4      	sbcs	r4, r4
 80018ea:	4264      	negs	r4, r4
 80018ec:	1b0c      	subs	r4, r1, r4
 80018ee:	0223      	lsls	r3, r4, #8
 80018f0:	d400      	bmi.n	80018f4 <__aeabi_dsub+0xb8>
 80018f2:	e0c5      	b.n	8001a80 <__aeabi_dsub+0x244>
 80018f4:	0264      	lsls	r4, r4, #9
 80018f6:	0a65      	lsrs	r5, r4, #9
 80018f8:	2d00      	cmp	r5, #0
 80018fa:	d100      	bne.n	80018fe <__aeabi_dsub+0xc2>
 80018fc:	e0f6      	b.n	8001aec <__aeabi_dsub+0x2b0>
 80018fe:	0028      	movs	r0, r5
 8001900:	f000 fbf0 	bl	80020e4 <__clzsi2>
 8001904:	0003      	movs	r3, r0
 8001906:	3b08      	subs	r3, #8
 8001908:	2b1f      	cmp	r3, #31
 800190a:	dd00      	ble.n	800190e <__aeabi_dsub+0xd2>
 800190c:	e0e9      	b.n	8001ae2 <__aeabi_dsub+0x2a6>
 800190e:	2220      	movs	r2, #32
 8001910:	003c      	movs	r4, r7
 8001912:	1ad2      	subs	r2, r2, r3
 8001914:	409d      	lsls	r5, r3
 8001916:	40d4      	lsrs	r4, r2
 8001918:	409f      	lsls	r7, r3
 800191a:	4325      	orrs	r5, r4
 800191c:	429e      	cmp	r6, r3
 800191e:	dd00      	ble.n	8001922 <__aeabi_dsub+0xe6>
 8001920:	e0db      	b.n	8001ada <__aeabi_dsub+0x29e>
 8001922:	1b9e      	subs	r6, r3, r6
 8001924:	1c73      	adds	r3, r6, #1
 8001926:	2b1f      	cmp	r3, #31
 8001928:	dd00      	ble.n	800192c <__aeabi_dsub+0xf0>
 800192a:	e10a      	b.n	8001b42 <__aeabi_dsub+0x306>
 800192c:	2220      	movs	r2, #32
 800192e:	0038      	movs	r0, r7
 8001930:	1ad2      	subs	r2, r2, r3
 8001932:	0029      	movs	r1, r5
 8001934:	4097      	lsls	r7, r2
 8001936:	002c      	movs	r4, r5
 8001938:	4091      	lsls	r1, r2
 800193a:	40d8      	lsrs	r0, r3
 800193c:	1e7a      	subs	r2, r7, #1
 800193e:	4197      	sbcs	r7, r2
 8001940:	40dc      	lsrs	r4, r3
 8001942:	2600      	movs	r6, #0
 8001944:	4301      	orrs	r1, r0
 8001946:	430f      	orrs	r7, r1
 8001948:	077b      	lsls	r3, r7, #29
 800194a:	d009      	beq.n	8001960 <__aeabi_dsub+0x124>
 800194c:	230f      	movs	r3, #15
 800194e:	403b      	ands	r3, r7
 8001950:	2b04      	cmp	r3, #4
 8001952:	d005      	beq.n	8001960 <__aeabi_dsub+0x124>
 8001954:	1d3b      	adds	r3, r7, #4
 8001956:	42bb      	cmp	r3, r7
 8001958:	41bf      	sbcs	r7, r7
 800195a:	427f      	negs	r7, r7
 800195c:	19e4      	adds	r4, r4, r7
 800195e:	001f      	movs	r7, r3
 8001960:	0223      	lsls	r3, r4, #8
 8001962:	d525      	bpl.n	80019b0 <__aeabi_dsub+0x174>
 8001964:	4b86      	ldr	r3, [pc, #536]	; (8001b80 <__aeabi_dsub+0x344>)
 8001966:	3601      	adds	r6, #1
 8001968:	429e      	cmp	r6, r3
 800196a:	d100      	bne.n	800196e <__aeabi_dsub+0x132>
 800196c:	e0af      	b.n	8001ace <__aeabi_dsub+0x292>
 800196e:	4b85      	ldr	r3, [pc, #532]	; (8001b84 <__aeabi_dsub+0x348>)
 8001970:	2501      	movs	r5, #1
 8001972:	401c      	ands	r4, r3
 8001974:	4643      	mov	r3, r8
 8001976:	0762      	lsls	r2, r4, #29
 8001978:	08ff      	lsrs	r7, r7, #3
 800197a:	0264      	lsls	r4, r4, #9
 800197c:	0576      	lsls	r6, r6, #21
 800197e:	4317      	orrs	r7, r2
 8001980:	0b24      	lsrs	r4, r4, #12
 8001982:	0d76      	lsrs	r6, r6, #21
 8001984:	401d      	ands	r5, r3
 8001986:	2100      	movs	r1, #0
 8001988:	0324      	lsls	r4, r4, #12
 800198a:	0b23      	lsrs	r3, r4, #12
 800198c:	0d0c      	lsrs	r4, r1, #20
 800198e:	4a7e      	ldr	r2, [pc, #504]	; (8001b88 <__aeabi_dsub+0x34c>)
 8001990:	0524      	lsls	r4, r4, #20
 8001992:	431c      	orrs	r4, r3
 8001994:	4014      	ands	r4, r2
 8001996:	0533      	lsls	r3, r6, #20
 8001998:	4323      	orrs	r3, r4
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	07ed      	lsls	r5, r5, #31
 800199e:	085b      	lsrs	r3, r3, #1
 80019a0:	432b      	orrs	r3, r5
 80019a2:	0038      	movs	r0, r7
 80019a4:	0019      	movs	r1, r3
 80019a6:	bc1c      	pop	{r2, r3, r4}
 80019a8:	4690      	mov	r8, r2
 80019aa:	4699      	mov	r9, r3
 80019ac:	46a2      	mov	sl, r4
 80019ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019b0:	2501      	movs	r5, #1
 80019b2:	4643      	mov	r3, r8
 80019b4:	0762      	lsls	r2, r4, #29
 80019b6:	08ff      	lsrs	r7, r7, #3
 80019b8:	4317      	orrs	r7, r2
 80019ba:	08e4      	lsrs	r4, r4, #3
 80019bc:	401d      	ands	r5, r3
 80019be:	4b70      	ldr	r3, [pc, #448]	; (8001b80 <__aeabi_dsub+0x344>)
 80019c0:	429e      	cmp	r6, r3
 80019c2:	d036      	beq.n	8001a32 <__aeabi_dsub+0x1f6>
 80019c4:	0324      	lsls	r4, r4, #12
 80019c6:	0576      	lsls	r6, r6, #21
 80019c8:	0b24      	lsrs	r4, r4, #12
 80019ca:	0d76      	lsrs	r6, r6, #21
 80019cc:	e7db      	b.n	8001986 <__aeabi_dsub+0x14a>
 80019ce:	4663      	mov	r3, ip
 80019d0:	1af3      	subs	r3, r6, r3
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	dc00      	bgt.n	80019d8 <__aeabi_dsub+0x19c>
 80019d6:	e094      	b.n	8001b02 <__aeabi_dsub+0x2c6>
 80019d8:	4660      	mov	r0, ip
 80019da:	2800      	cmp	r0, #0
 80019dc:	d035      	beq.n	8001a4a <__aeabi_dsub+0x20e>
 80019de:	4868      	ldr	r0, [pc, #416]	; (8001b80 <__aeabi_dsub+0x344>)
 80019e0:	4286      	cmp	r6, r0
 80019e2:	d0b1      	beq.n	8001948 <__aeabi_dsub+0x10c>
 80019e4:	2780      	movs	r7, #128	; 0x80
 80019e6:	043f      	lsls	r7, r7, #16
 80019e8:	4339      	orrs	r1, r7
 80019ea:	2b38      	cmp	r3, #56	; 0x38
 80019ec:	dc00      	bgt.n	80019f0 <__aeabi_dsub+0x1b4>
 80019ee:	e0fd      	b.n	8001bec <__aeabi_dsub+0x3b0>
 80019f0:	430a      	orrs	r2, r1
 80019f2:	0017      	movs	r7, r2
 80019f4:	2100      	movs	r1, #0
 80019f6:	1e7a      	subs	r2, r7, #1
 80019f8:	4197      	sbcs	r7, r2
 80019fa:	4457      	add	r7, sl
 80019fc:	4557      	cmp	r7, sl
 80019fe:	4180      	sbcs	r0, r0
 8001a00:	1909      	adds	r1, r1, r4
 8001a02:	4244      	negs	r4, r0
 8001a04:	190c      	adds	r4, r1, r4
 8001a06:	0223      	lsls	r3, r4, #8
 8001a08:	d53a      	bpl.n	8001a80 <__aeabi_dsub+0x244>
 8001a0a:	4b5d      	ldr	r3, [pc, #372]	; (8001b80 <__aeabi_dsub+0x344>)
 8001a0c:	3601      	adds	r6, #1
 8001a0e:	429e      	cmp	r6, r3
 8001a10:	d100      	bne.n	8001a14 <__aeabi_dsub+0x1d8>
 8001a12:	e14b      	b.n	8001cac <__aeabi_dsub+0x470>
 8001a14:	2201      	movs	r2, #1
 8001a16:	4b5b      	ldr	r3, [pc, #364]	; (8001b84 <__aeabi_dsub+0x348>)
 8001a18:	401c      	ands	r4, r3
 8001a1a:	087b      	lsrs	r3, r7, #1
 8001a1c:	4017      	ands	r7, r2
 8001a1e:	431f      	orrs	r7, r3
 8001a20:	07e2      	lsls	r2, r4, #31
 8001a22:	4317      	orrs	r7, r2
 8001a24:	0864      	lsrs	r4, r4, #1
 8001a26:	e78f      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001a28:	0008      	movs	r0, r1
 8001a2a:	4310      	orrs	r0, r2
 8001a2c:	d000      	beq.n	8001a30 <__aeabi_dsub+0x1f4>
 8001a2e:	e724      	b.n	800187a <__aeabi_dsub+0x3e>
 8001a30:	e721      	b.n	8001876 <__aeabi_dsub+0x3a>
 8001a32:	0023      	movs	r3, r4
 8001a34:	433b      	orrs	r3, r7
 8001a36:	d100      	bne.n	8001a3a <__aeabi_dsub+0x1fe>
 8001a38:	e1b9      	b.n	8001dae <__aeabi_dsub+0x572>
 8001a3a:	2280      	movs	r2, #128	; 0x80
 8001a3c:	0312      	lsls	r2, r2, #12
 8001a3e:	4314      	orrs	r4, r2
 8001a40:	0324      	lsls	r4, r4, #12
 8001a42:	0b24      	lsrs	r4, r4, #12
 8001a44:	e79f      	b.n	8001986 <__aeabi_dsub+0x14a>
 8001a46:	002e      	movs	r6, r5
 8001a48:	e77e      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001a4a:	0008      	movs	r0, r1
 8001a4c:	4310      	orrs	r0, r2
 8001a4e:	d100      	bne.n	8001a52 <__aeabi_dsub+0x216>
 8001a50:	e0ca      	b.n	8001be8 <__aeabi_dsub+0x3ac>
 8001a52:	1e58      	subs	r0, r3, #1
 8001a54:	4684      	mov	ip, r0
 8001a56:	2800      	cmp	r0, #0
 8001a58:	d000      	beq.n	8001a5c <__aeabi_dsub+0x220>
 8001a5a:	e0e7      	b.n	8001c2c <__aeabi_dsub+0x3f0>
 8001a5c:	4452      	add	r2, sl
 8001a5e:	4552      	cmp	r2, sl
 8001a60:	4180      	sbcs	r0, r0
 8001a62:	1864      	adds	r4, r4, r1
 8001a64:	4240      	negs	r0, r0
 8001a66:	1824      	adds	r4, r4, r0
 8001a68:	0017      	movs	r7, r2
 8001a6a:	2601      	movs	r6, #1
 8001a6c:	0223      	lsls	r3, r4, #8
 8001a6e:	d507      	bpl.n	8001a80 <__aeabi_dsub+0x244>
 8001a70:	2602      	movs	r6, #2
 8001a72:	e7cf      	b.n	8001a14 <__aeabi_dsub+0x1d8>
 8001a74:	4664      	mov	r4, ip
 8001a76:	432c      	orrs	r4, r5
 8001a78:	d100      	bne.n	8001a7c <__aeabi_dsub+0x240>
 8001a7a:	e1b3      	b.n	8001de4 <__aeabi_dsub+0x5a8>
 8001a7c:	002c      	movs	r4, r5
 8001a7e:	4667      	mov	r7, ip
 8001a80:	077b      	lsls	r3, r7, #29
 8001a82:	d000      	beq.n	8001a86 <__aeabi_dsub+0x24a>
 8001a84:	e762      	b.n	800194c <__aeabi_dsub+0x110>
 8001a86:	0763      	lsls	r3, r4, #29
 8001a88:	08ff      	lsrs	r7, r7, #3
 8001a8a:	431f      	orrs	r7, r3
 8001a8c:	2501      	movs	r5, #1
 8001a8e:	4643      	mov	r3, r8
 8001a90:	08e4      	lsrs	r4, r4, #3
 8001a92:	401d      	ands	r5, r3
 8001a94:	e793      	b.n	80019be <__aeabi_dsub+0x182>
 8001a96:	2d00      	cmp	r5, #0
 8001a98:	d178      	bne.n	8001b8c <__aeabi_dsub+0x350>
 8001a9a:	1c75      	adds	r5, r6, #1
 8001a9c:	056d      	lsls	r5, r5, #21
 8001a9e:	0d6d      	lsrs	r5, r5, #21
 8001aa0:	2d01      	cmp	r5, #1
 8001aa2:	dc00      	bgt.n	8001aa6 <__aeabi_dsub+0x26a>
 8001aa4:	e0f2      	b.n	8001c8c <__aeabi_dsub+0x450>
 8001aa6:	4650      	mov	r0, sl
 8001aa8:	1a80      	subs	r0, r0, r2
 8001aaa:	4582      	cmp	sl, r0
 8001aac:	41bf      	sbcs	r7, r7
 8001aae:	1a65      	subs	r5, r4, r1
 8001ab0:	427f      	negs	r7, r7
 8001ab2:	1bed      	subs	r5, r5, r7
 8001ab4:	4684      	mov	ip, r0
 8001ab6:	0228      	lsls	r0, r5, #8
 8001ab8:	d400      	bmi.n	8001abc <__aeabi_dsub+0x280>
 8001aba:	e08c      	b.n	8001bd6 <__aeabi_dsub+0x39a>
 8001abc:	4650      	mov	r0, sl
 8001abe:	1a17      	subs	r7, r2, r0
 8001ac0:	42ba      	cmp	r2, r7
 8001ac2:	4192      	sbcs	r2, r2
 8001ac4:	1b0c      	subs	r4, r1, r4
 8001ac6:	4255      	negs	r5, r2
 8001ac8:	1b65      	subs	r5, r4, r5
 8001aca:	4698      	mov	r8, r3
 8001acc:	e714      	b.n	80018f8 <__aeabi_dsub+0xbc>
 8001ace:	2501      	movs	r5, #1
 8001ad0:	4643      	mov	r3, r8
 8001ad2:	2400      	movs	r4, #0
 8001ad4:	401d      	ands	r5, r3
 8001ad6:	2700      	movs	r7, #0
 8001ad8:	e755      	b.n	8001986 <__aeabi_dsub+0x14a>
 8001ada:	4c2a      	ldr	r4, [pc, #168]	; (8001b84 <__aeabi_dsub+0x348>)
 8001adc:	1af6      	subs	r6, r6, r3
 8001ade:	402c      	ands	r4, r5
 8001ae0:	e732      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001ae2:	003d      	movs	r5, r7
 8001ae4:	3828      	subs	r0, #40	; 0x28
 8001ae6:	4085      	lsls	r5, r0
 8001ae8:	2700      	movs	r7, #0
 8001aea:	e717      	b.n	800191c <__aeabi_dsub+0xe0>
 8001aec:	0038      	movs	r0, r7
 8001aee:	f000 faf9 	bl	80020e4 <__clzsi2>
 8001af2:	3020      	adds	r0, #32
 8001af4:	e706      	b.n	8001904 <__aeabi_dsub+0xc8>
 8001af6:	430a      	orrs	r2, r1
 8001af8:	0017      	movs	r7, r2
 8001afa:	2100      	movs	r1, #0
 8001afc:	1e7a      	subs	r2, r7, #1
 8001afe:	4197      	sbcs	r7, r2
 8001b00:	e6ee      	b.n	80018e0 <__aeabi_dsub+0xa4>
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d000      	beq.n	8001b08 <__aeabi_dsub+0x2cc>
 8001b06:	e0e5      	b.n	8001cd4 <__aeabi_dsub+0x498>
 8001b08:	1c73      	adds	r3, r6, #1
 8001b0a:	469c      	mov	ip, r3
 8001b0c:	055b      	lsls	r3, r3, #21
 8001b0e:	0d5b      	lsrs	r3, r3, #21
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	dc00      	bgt.n	8001b16 <__aeabi_dsub+0x2da>
 8001b14:	e09f      	b.n	8001c56 <__aeabi_dsub+0x41a>
 8001b16:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <__aeabi_dsub+0x344>)
 8001b18:	459c      	cmp	ip, r3
 8001b1a:	d100      	bne.n	8001b1e <__aeabi_dsub+0x2e2>
 8001b1c:	e0c5      	b.n	8001caa <__aeabi_dsub+0x46e>
 8001b1e:	4452      	add	r2, sl
 8001b20:	4552      	cmp	r2, sl
 8001b22:	4180      	sbcs	r0, r0
 8001b24:	1864      	adds	r4, r4, r1
 8001b26:	4240      	negs	r0, r0
 8001b28:	1824      	adds	r4, r4, r0
 8001b2a:	07e7      	lsls	r7, r4, #31
 8001b2c:	0852      	lsrs	r2, r2, #1
 8001b2e:	4317      	orrs	r7, r2
 8001b30:	0864      	lsrs	r4, r4, #1
 8001b32:	4666      	mov	r6, ip
 8001b34:	e708      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001b36:	4812      	ldr	r0, [pc, #72]	; (8001b80 <__aeabi_dsub+0x344>)
 8001b38:	4285      	cmp	r5, r0
 8001b3a:	d100      	bne.n	8001b3e <__aeabi_dsub+0x302>
 8001b3c:	e085      	b.n	8001c4a <__aeabi_dsub+0x40e>
 8001b3e:	001d      	movs	r5, r3
 8001b40:	e6bc      	b.n	80018bc <__aeabi_dsub+0x80>
 8001b42:	0029      	movs	r1, r5
 8001b44:	3e1f      	subs	r6, #31
 8001b46:	40f1      	lsrs	r1, r6
 8001b48:	2b20      	cmp	r3, #32
 8001b4a:	d100      	bne.n	8001b4e <__aeabi_dsub+0x312>
 8001b4c:	e07f      	b.n	8001c4e <__aeabi_dsub+0x412>
 8001b4e:	2240      	movs	r2, #64	; 0x40
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	409d      	lsls	r5, r3
 8001b54:	432f      	orrs	r7, r5
 8001b56:	1e7d      	subs	r5, r7, #1
 8001b58:	41af      	sbcs	r7, r5
 8001b5a:	2400      	movs	r4, #0
 8001b5c:	430f      	orrs	r7, r1
 8001b5e:	2600      	movs	r6, #0
 8001b60:	e78e      	b.n	8001a80 <__aeabi_dsub+0x244>
 8001b62:	002b      	movs	r3, r5
 8001b64:	000f      	movs	r7, r1
 8001b66:	3b20      	subs	r3, #32
 8001b68:	40df      	lsrs	r7, r3
 8001b6a:	2d20      	cmp	r5, #32
 8001b6c:	d071      	beq.n	8001c52 <__aeabi_dsub+0x416>
 8001b6e:	2340      	movs	r3, #64	; 0x40
 8001b70:	1b5d      	subs	r5, r3, r5
 8001b72:	40a9      	lsls	r1, r5
 8001b74:	430a      	orrs	r2, r1
 8001b76:	1e51      	subs	r1, r2, #1
 8001b78:	418a      	sbcs	r2, r1
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	4317      	orrs	r7, r2
 8001b7e:	e6af      	b.n	80018e0 <__aeabi_dsub+0xa4>
 8001b80:	000007ff 	.word	0x000007ff
 8001b84:	ff7fffff 	.word	0xff7fffff
 8001b88:	800fffff 	.word	0x800fffff
 8001b8c:	2e00      	cmp	r6, #0
 8001b8e:	d03e      	beq.n	8001c0e <__aeabi_dsub+0x3d2>
 8001b90:	4eb3      	ldr	r6, [pc, #716]	; (8001e60 <__aeabi_dsub+0x624>)
 8001b92:	45b4      	cmp	ip, r6
 8001b94:	d045      	beq.n	8001c22 <__aeabi_dsub+0x3e6>
 8001b96:	2680      	movs	r6, #128	; 0x80
 8001b98:	0436      	lsls	r6, r6, #16
 8001b9a:	426d      	negs	r5, r5
 8001b9c:	4334      	orrs	r4, r6
 8001b9e:	2d38      	cmp	r5, #56	; 0x38
 8001ba0:	dd00      	ble.n	8001ba4 <__aeabi_dsub+0x368>
 8001ba2:	e0a8      	b.n	8001cf6 <__aeabi_dsub+0x4ba>
 8001ba4:	2d1f      	cmp	r5, #31
 8001ba6:	dd00      	ble.n	8001baa <__aeabi_dsub+0x36e>
 8001ba8:	e11f      	b.n	8001dea <__aeabi_dsub+0x5ae>
 8001baa:	2620      	movs	r6, #32
 8001bac:	0027      	movs	r7, r4
 8001bae:	4650      	mov	r0, sl
 8001bb0:	1b76      	subs	r6, r6, r5
 8001bb2:	40b7      	lsls	r7, r6
 8001bb4:	40e8      	lsrs	r0, r5
 8001bb6:	4307      	orrs	r7, r0
 8001bb8:	4650      	mov	r0, sl
 8001bba:	40b0      	lsls	r0, r6
 8001bbc:	1e46      	subs	r6, r0, #1
 8001bbe:	41b0      	sbcs	r0, r6
 8001bc0:	40ec      	lsrs	r4, r5
 8001bc2:	4338      	orrs	r0, r7
 8001bc4:	1a17      	subs	r7, r2, r0
 8001bc6:	42ba      	cmp	r2, r7
 8001bc8:	4192      	sbcs	r2, r2
 8001bca:	1b0c      	subs	r4, r1, r4
 8001bcc:	4252      	negs	r2, r2
 8001bce:	1aa4      	subs	r4, r4, r2
 8001bd0:	4666      	mov	r6, ip
 8001bd2:	4698      	mov	r8, r3
 8001bd4:	e68b      	b.n	80018ee <__aeabi_dsub+0xb2>
 8001bd6:	4664      	mov	r4, ip
 8001bd8:	4667      	mov	r7, ip
 8001bda:	432c      	orrs	r4, r5
 8001bdc:	d000      	beq.n	8001be0 <__aeabi_dsub+0x3a4>
 8001bde:	e68b      	b.n	80018f8 <__aeabi_dsub+0xbc>
 8001be0:	2500      	movs	r5, #0
 8001be2:	2600      	movs	r6, #0
 8001be4:	2700      	movs	r7, #0
 8001be6:	e6ea      	b.n	80019be <__aeabi_dsub+0x182>
 8001be8:	001e      	movs	r6, r3
 8001bea:	e6ad      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001bec:	2b1f      	cmp	r3, #31
 8001bee:	dc60      	bgt.n	8001cb2 <__aeabi_dsub+0x476>
 8001bf0:	2720      	movs	r7, #32
 8001bf2:	1af8      	subs	r0, r7, r3
 8001bf4:	000f      	movs	r7, r1
 8001bf6:	4684      	mov	ip, r0
 8001bf8:	4087      	lsls	r7, r0
 8001bfa:	0010      	movs	r0, r2
 8001bfc:	40d8      	lsrs	r0, r3
 8001bfe:	4307      	orrs	r7, r0
 8001c00:	4660      	mov	r0, ip
 8001c02:	4082      	lsls	r2, r0
 8001c04:	1e50      	subs	r0, r2, #1
 8001c06:	4182      	sbcs	r2, r0
 8001c08:	40d9      	lsrs	r1, r3
 8001c0a:	4317      	orrs	r7, r2
 8001c0c:	e6f5      	b.n	80019fa <__aeabi_dsub+0x1be>
 8001c0e:	0026      	movs	r6, r4
 8001c10:	4650      	mov	r0, sl
 8001c12:	4306      	orrs	r6, r0
 8001c14:	d005      	beq.n	8001c22 <__aeabi_dsub+0x3e6>
 8001c16:	43ed      	mvns	r5, r5
 8001c18:	2d00      	cmp	r5, #0
 8001c1a:	d0d3      	beq.n	8001bc4 <__aeabi_dsub+0x388>
 8001c1c:	4e90      	ldr	r6, [pc, #576]	; (8001e60 <__aeabi_dsub+0x624>)
 8001c1e:	45b4      	cmp	ip, r6
 8001c20:	d1bd      	bne.n	8001b9e <__aeabi_dsub+0x362>
 8001c22:	000c      	movs	r4, r1
 8001c24:	0017      	movs	r7, r2
 8001c26:	4666      	mov	r6, ip
 8001c28:	4698      	mov	r8, r3
 8001c2a:	e68d      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001c2c:	488c      	ldr	r0, [pc, #560]	; (8001e60 <__aeabi_dsub+0x624>)
 8001c2e:	4283      	cmp	r3, r0
 8001c30:	d00b      	beq.n	8001c4a <__aeabi_dsub+0x40e>
 8001c32:	4663      	mov	r3, ip
 8001c34:	e6d9      	b.n	80019ea <__aeabi_dsub+0x1ae>
 8001c36:	2d00      	cmp	r5, #0
 8001c38:	d000      	beq.n	8001c3c <__aeabi_dsub+0x400>
 8001c3a:	e096      	b.n	8001d6a <__aeabi_dsub+0x52e>
 8001c3c:	0008      	movs	r0, r1
 8001c3e:	4310      	orrs	r0, r2
 8001c40:	d100      	bne.n	8001c44 <__aeabi_dsub+0x408>
 8001c42:	e0e2      	b.n	8001e0a <__aeabi_dsub+0x5ce>
 8001c44:	000c      	movs	r4, r1
 8001c46:	0017      	movs	r7, r2
 8001c48:	4698      	mov	r8, r3
 8001c4a:	4e85      	ldr	r6, [pc, #532]	; (8001e60 <__aeabi_dsub+0x624>)
 8001c4c:	e67c      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001c4e:	2500      	movs	r5, #0
 8001c50:	e780      	b.n	8001b54 <__aeabi_dsub+0x318>
 8001c52:	2100      	movs	r1, #0
 8001c54:	e78e      	b.n	8001b74 <__aeabi_dsub+0x338>
 8001c56:	0023      	movs	r3, r4
 8001c58:	4650      	mov	r0, sl
 8001c5a:	4303      	orrs	r3, r0
 8001c5c:	2e00      	cmp	r6, #0
 8001c5e:	d000      	beq.n	8001c62 <__aeabi_dsub+0x426>
 8001c60:	e0a8      	b.n	8001db4 <__aeabi_dsub+0x578>
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d100      	bne.n	8001c68 <__aeabi_dsub+0x42c>
 8001c66:	e0de      	b.n	8001e26 <__aeabi_dsub+0x5ea>
 8001c68:	000b      	movs	r3, r1
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	d100      	bne.n	8001c70 <__aeabi_dsub+0x434>
 8001c6e:	e66b      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001c70:	4452      	add	r2, sl
 8001c72:	4552      	cmp	r2, sl
 8001c74:	4180      	sbcs	r0, r0
 8001c76:	1864      	adds	r4, r4, r1
 8001c78:	4240      	negs	r0, r0
 8001c7a:	1824      	adds	r4, r4, r0
 8001c7c:	0017      	movs	r7, r2
 8001c7e:	0223      	lsls	r3, r4, #8
 8001c80:	d400      	bmi.n	8001c84 <__aeabi_dsub+0x448>
 8001c82:	e6fd      	b.n	8001a80 <__aeabi_dsub+0x244>
 8001c84:	4b77      	ldr	r3, [pc, #476]	; (8001e64 <__aeabi_dsub+0x628>)
 8001c86:	4666      	mov	r6, ip
 8001c88:	401c      	ands	r4, r3
 8001c8a:	e65d      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001c8c:	0025      	movs	r5, r4
 8001c8e:	4650      	mov	r0, sl
 8001c90:	4305      	orrs	r5, r0
 8001c92:	2e00      	cmp	r6, #0
 8001c94:	d1cf      	bne.n	8001c36 <__aeabi_dsub+0x3fa>
 8001c96:	2d00      	cmp	r5, #0
 8001c98:	d14f      	bne.n	8001d3a <__aeabi_dsub+0x4fe>
 8001c9a:	000c      	movs	r4, r1
 8001c9c:	4314      	orrs	r4, r2
 8001c9e:	d100      	bne.n	8001ca2 <__aeabi_dsub+0x466>
 8001ca0:	e0a0      	b.n	8001de4 <__aeabi_dsub+0x5a8>
 8001ca2:	000c      	movs	r4, r1
 8001ca4:	0017      	movs	r7, r2
 8001ca6:	4698      	mov	r8, r3
 8001ca8:	e64e      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001caa:	4666      	mov	r6, ip
 8001cac:	2400      	movs	r4, #0
 8001cae:	2700      	movs	r7, #0
 8001cb0:	e685      	b.n	80019be <__aeabi_dsub+0x182>
 8001cb2:	001f      	movs	r7, r3
 8001cb4:	0008      	movs	r0, r1
 8001cb6:	3f20      	subs	r7, #32
 8001cb8:	40f8      	lsrs	r0, r7
 8001cba:	0007      	movs	r7, r0
 8001cbc:	2b20      	cmp	r3, #32
 8001cbe:	d100      	bne.n	8001cc2 <__aeabi_dsub+0x486>
 8001cc0:	e08e      	b.n	8001de0 <__aeabi_dsub+0x5a4>
 8001cc2:	2040      	movs	r0, #64	; 0x40
 8001cc4:	1ac3      	subs	r3, r0, r3
 8001cc6:	4099      	lsls	r1, r3
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	1e51      	subs	r1, r2, #1
 8001ccc:	418a      	sbcs	r2, r1
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4317      	orrs	r7, r2
 8001cd2:	e692      	b.n	80019fa <__aeabi_dsub+0x1be>
 8001cd4:	2e00      	cmp	r6, #0
 8001cd6:	d114      	bne.n	8001d02 <__aeabi_dsub+0x4c6>
 8001cd8:	0026      	movs	r6, r4
 8001cda:	4650      	mov	r0, sl
 8001cdc:	4306      	orrs	r6, r0
 8001cde:	d062      	beq.n	8001da6 <__aeabi_dsub+0x56a>
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d15c      	bne.n	8001da0 <__aeabi_dsub+0x564>
 8001ce6:	1887      	adds	r7, r0, r2
 8001ce8:	4297      	cmp	r7, r2
 8001cea:	4192      	sbcs	r2, r2
 8001cec:	1864      	adds	r4, r4, r1
 8001cee:	4252      	negs	r2, r2
 8001cf0:	18a4      	adds	r4, r4, r2
 8001cf2:	4666      	mov	r6, ip
 8001cf4:	e687      	b.n	8001a06 <__aeabi_dsub+0x1ca>
 8001cf6:	4650      	mov	r0, sl
 8001cf8:	4320      	orrs	r0, r4
 8001cfa:	1e44      	subs	r4, r0, #1
 8001cfc:	41a0      	sbcs	r0, r4
 8001cfe:	2400      	movs	r4, #0
 8001d00:	e760      	b.n	8001bc4 <__aeabi_dsub+0x388>
 8001d02:	4e57      	ldr	r6, [pc, #348]	; (8001e60 <__aeabi_dsub+0x624>)
 8001d04:	45b4      	cmp	ip, r6
 8001d06:	d04e      	beq.n	8001da6 <__aeabi_dsub+0x56a>
 8001d08:	2680      	movs	r6, #128	; 0x80
 8001d0a:	0436      	lsls	r6, r6, #16
 8001d0c:	425b      	negs	r3, r3
 8001d0e:	4334      	orrs	r4, r6
 8001d10:	2b38      	cmp	r3, #56	; 0x38
 8001d12:	dd00      	ble.n	8001d16 <__aeabi_dsub+0x4da>
 8001d14:	e07f      	b.n	8001e16 <__aeabi_dsub+0x5da>
 8001d16:	2b1f      	cmp	r3, #31
 8001d18:	dd00      	ble.n	8001d1c <__aeabi_dsub+0x4e0>
 8001d1a:	e08b      	b.n	8001e34 <__aeabi_dsub+0x5f8>
 8001d1c:	2620      	movs	r6, #32
 8001d1e:	0027      	movs	r7, r4
 8001d20:	4650      	mov	r0, sl
 8001d22:	1af6      	subs	r6, r6, r3
 8001d24:	40b7      	lsls	r7, r6
 8001d26:	40d8      	lsrs	r0, r3
 8001d28:	4307      	orrs	r7, r0
 8001d2a:	4650      	mov	r0, sl
 8001d2c:	40b0      	lsls	r0, r6
 8001d2e:	1e46      	subs	r6, r0, #1
 8001d30:	41b0      	sbcs	r0, r6
 8001d32:	4307      	orrs	r7, r0
 8001d34:	40dc      	lsrs	r4, r3
 8001d36:	18bf      	adds	r7, r7, r2
 8001d38:	e7d6      	b.n	8001ce8 <__aeabi_dsub+0x4ac>
 8001d3a:	000d      	movs	r5, r1
 8001d3c:	4315      	orrs	r5, r2
 8001d3e:	d100      	bne.n	8001d42 <__aeabi_dsub+0x506>
 8001d40:	e602      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001d42:	4650      	mov	r0, sl
 8001d44:	1a80      	subs	r0, r0, r2
 8001d46:	4582      	cmp	sl, r0
 8001d48:	41bf      	sbcs	r7, r7
 8001d4a:	1a65      	subs	r5, r4, r1
 8001d4c:	427f      	negs	r7, r7
 8001d4e:	1bed      	subs	r5, r5, r7
 8001d50:	4684      	mov	ip, r0
 8001d52:	0228      	lsls	r0, r5, #8
 8001d54:	d400      	bmi.n	8001d58 <__aeabi_dsub+0x51c>
 8001d56:	e68d      	b.n	8001a74 <__aeabi_dsub+0x238>
 8001d58:	4650      	mov	r0, sl
 8001d5a:	1a17      	subs	r7, r2, r0
 8001d5c:	42ba      	cmp	r2, r7
 8001d5e:	4192      	sbcs	r2, r2
 8001d60:	1b0c      	subs	r4, r1, r4
 8001d62:	4252      	negs	r2, r2
 8001d64:	1aa4      	subs	r4, r4, r2
 8001d66:	4698      	mov	r8, r3
 8001d68:	e5ee      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001d6a:	000d      	movs	r5, r1
 8001d6c:	4315      	orrs	r5, r2
 8001d6e:	d100      	bne.n	8001d72 <__aeabi_dsub+0x536>
 8001d70:	e76b      	b.n	8001c4a <__aeabi_dsub+0x40e>
 8001d72:	4650      	mov	r0, sl
 8001d74:	0767      	lsls	r7, r4, #29
 8001d76:	08c0      	lsrs	r0, r0, #3
 8001d78:	4307      	orrs	r7, r0
 8001d7a:	2080      	movs	r0, #128	; 0x80
 8001d7c:	08e4      	lsrs	r4, r4, #3
 8001d7e:	0300      	lsls	r0, r0, #12
 8001d80:	4204      	tst	r4, r0
 8001d82:	d007      	beq.n	8001d94 <__aeabi_dsub+0x558>
 8001d84:	08cd      	lsrs	r5, r1, #3
 8001d86:	4205      	tst	r5, r0
 8001d88:	d104      	bne.n	8001d94 <__aeabi_dsub+0x558>
 8001d8a:	002c      	movs	r4, r5
 8001d8c:	4698      	mov	r8, r3
 8001d8e:	08d7      	lsrs	r7, r2, #3
 8001d90:	0749      	lsls	r1, r1, #29
 8001d92:	430f      	orrs	r7, r1
 8001d94:	0f7b      	lsrs	r3, r7, #29
 8001d96:	00e4      	lsls	r4, r4, #3
 8001d98:	431c      	orrs	r4, r3
 8001d9a:	00ff      	lsls	r7, r7, #3
 8001d9c:	4e30      	ldr	r6, [pc, #192]	; (8001e60 <__aeabi_dsub+0x624>)
 8001d9e:	e5d3      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001da0:	4e2f      	ldr	r6, [pc, #188]	; (8001e60 <__aeabi_dsub+0x624>)
 8001da2:	45b4      	cmp	ip, r6
 8001da4:	d1b4      	bne.n	8001d10 <__aeabi_dsub+0x4d4>
 8001da6:	000c      	movs	r4, r1
 8001da8:	0017      	movs	r7, r2
 8001daa:	4666      	mov	r6, ip
 8001dac:	e5cc      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001dae:	2700      	movs	r7, #0
 8001db0:	2400      	movs	r4, #0
 8001db2:	e5e8      	b.n	8001986 <__aeabi_dsub+0x14a>
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d039      	beq.n	8001e2c <__aeabi_dsub+0x5f0>
 8001db8:	000b      	movs	r3, r1
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	d100      	bne.n	8001dc0 <__aeabi_dsub+0x584>
 8001dbe:	e744      	b.n	8001c4a <__aeabi_dsub+0x40e>
 8001dc0:	08c0      	lsrs	r0, r0, #3
 8001dc2:	0767      	lsls	r7, r4, #29
 8001dc4:	4307      	orrs	r7, r0
 8001dc6:	2080      	movs	r0, #128	; 0x80
 8001dc8:	08e4      	lsrs	r4, r4, #3
 8001dca:	0300      	lsls	r0, r0, #12
 8001dcc:	4204      	tst	r4, r0
 8001dce:	d0e1      	beq.n	8001d94 <__aeabi_dsub+0x558>
 8001dd0:	08cb      	lsrs	r3, r1, #3
 8001dd2:	4203      	tst	r3, r0
 8001dd4:	d1de      	bne.n	8001d94 <__aeabi_dsub+0x558>
 8001dd6:	08d7      	lsrs	r7, r2, #3
 8001dd8:	0749      	lsls	r1, r1, #29
 8001dda:	430f      	orrs	r7, r1
 8001ddc:	001c      	movs	r4, r3
 8001dde:	e7d9      	b.n	8001d94 <__aeabi_dsub+0x558>
 8001de0:	2100      	movs	r1, #0
 8001de2:	e771      	b.n	8001cc8 <__aeabi_dsub+0x48c>
 8001de4:	2500      	movs	r5, #0
 8001de6:	2700      	movs	r7, #0
 8001de8:	e5e9      	b.n	80019be <__aeabi_dsub+0x182>
 8001dea:	002e      	movs	r6, r5
 8001dec:	0027      	movs	r7, r4
 8001dee:	3e20      	subs	r6, #32
 8001df0:	40f7      	lsrs	r7, r6
 8001df2:	2d20      	cmp	r5, #32
 8001df4:	d02f      	beq.n	8001e56 <__aeabi_dsub+0x61a>
 8001df6:	2640      	movs	r6, #64	; 0x40
 8001df8:	1b75      	subs	r5, r6, r5
 8001dfa:	40ac      	lsls	r4, r5
 8001dfc:	4650      	mov	r0, sl
 8001dfe:	4320      	orrs	r0, r4
 8001e00:	1e44      	subs	r4, r0, #1
 8001e02:	41a0      	sbcs	r0, r4
 8001e04:	2400      	movs	r4, #0
 8001e06:	4338      	orrs	r0, r7
 8001e08:	e6dc      	b.n	8001bc4 <__aeabi_dsub+0x388>
 8001e0a:	2480      	movs	r4, #128	; 0x80
 8001e0c:	2500      	movs	r5, #0
 8001e0e:	0324      	lsls	r4, r4, #12
 8001e10:	4e13      	ldr	r6, [pc, #76]	; (8001e60 <__aeabi_dsub+0x624>)
 8001e12:	2700      	movs	r7, #0
 8001e14:	e5d3      	b.n	80019be <__aeabi_dsub+0x182>
 8001e16:	4650      	mov	r0, sl
 8001e18:	4320      	orrs	r0, r4
 8001e1a:	0007      	movs	r7, r0
 8001e1c:	1e78      	subs	r0, r7, #1
 8001e1e:	4187      	sbcs	r7, r0
 8001e20:	2400      	movs	r4, #0
 8001e22:	18bf      	adds	r7, r7, r2
 8001e24:	e760      	b.n	8001ce8 <__aeabi_dsub+0x4ac>
 8001e26:	000c      	movs	r4, r1
 8001e28:	0017      	movs	r7, r2
 8001e2a:	e58d      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001e2c:	000c      	movs	r4, r1
 8001e2e:	0017      	movs	r7, r2
 8001e30:	4e0b      	ldr	r6, [pc, #44]	; (8001e60 <__aeabi_dsub+0x624>)
 8001e32:	e589      	b.n	8001948 <__aeabi_dsub+0x10c>
 8001e34:	001e      	movs	r6, r3
 8001e36:	0027      	movs	r7, r4
 8001e38:	3e20      	subs	r6, #32
 8001e3a:	40f7      	lsrs	r7, r6
 8001e3c:	2b20      	cmp	r3, #32
 8001e3e:	d00c      	beq.n	8001e5a <__aeabi_dsub+0x61e>
 8001e40:	2640      	movs	r6, #64	; 0x40
 8001e42:	1af3      	subs	r3, r6, r3
 8001e44:	409c      	lsls	r4, r3
 8001e46:	4650      	mov	r0, sl
 8001e48:	4320      	orrs	r0, r4
 8001e4a:	1e44      	subs	r4, r0, #1
 8001e4c:	41a0      	sbcs	r0, r4
 8001e4e:	4307      	orrs	r7, r0
 8001e50:	2400      	movs	r4, #0
 8001e52:	18bf      	adds	r7, r7, r2
 8001e54:	e748      	b.n	8001ce8 <__aeabi_dsub+0x4ac>
 8001e56:	2400      	movs	r4, #0
 8001e58:	e7d0      	b.n	8001dfc <__aeabi_dsub+0x5c0>
 8001e5a:	2400      	movs	r4, #0
 8001e5c:	e7f3      	b.n	8001e46 <__aeabi_dsub+0x60a>
 8001e5e:	46c0      	nop			; (mov r8, r8)
 8001e60:	000007ff 	.word	0x000007ff
 8001e64:	ff7fffff 	.word	0xff7fffff

08001e68 <__aeabi_d2iz>:
 8001e68:	b530      	push	{r4, r5, lr}
 8001e6a:	4d13      	ldr	r5, [pc, #76]	; (8001eb8 <__aeabi_d2iz+0x50>)
 8001e6c:	030a      	lsls	r2, r1, #12
 8001e6e:	004b      	lsls	r3, r1, #1
 8001e70:	0b12      	lsrs	r2, r2, #12
 8001e72:	0d5b      	lsrs	r3, r3, #21
 8001e74:	0fc9      	lsrs	r1, r1, #31
 8001e76:	2400      	movs	r4, #0
 8001e78:	42ab      	cmp	r3, r5
 8001e7a:	dd10      	ble.n	8001e9e <__aeabi_d2iz+0x36>
 8001e7c:	4c0f      	ldr	r4, [pc, #60]	; (8001ebc <__aeabi_d2iz+0x54>)
 8001e7e:	42a3      	cmp	r3, r4
 8001e80:	dc0f      	bgt.n	8001ea2 <__aeabi_d2iz+0x3a>
 8001e82:	2480      	movs	r4, #128	; 0x80
 8001e84:	4d0e      	ldr	r5, [pc, #56]	; (8001ec0 <__aeabi_d2iz+0x58>)
 8001e86:	0364      	lsls	r4, r4, #13
 8001e88:	4322      	orrs	r2, r4
 8001e8a:	1aed      	subs	r5, r5, r3
 8001e8c:	2d1f      	cmp	r5, #31
 8001e8e:	dd0b      	ble.n	8001ea8 <__aeabi_d2iz+0x40>
 8001e90:	480c      	ldr	r0, [pc, #48]	; (8001ec4 <__aeabi_d2iz+0x5c>)
 8001e92:	1ac3      	subs	r3, r0, r3
 8001e94:	40da      	lsrs	r2, r3
 8001e96:	4254      	negs	r4, r2
 8001e98:	2900      	cmp	r1, #0
 8001e9a:	d100      	bne.n	8001e9e <__aeabi_d2iz+0x36>
 8001e9c:	0014      	movs	r4, r2
 8001e9e:	0020      	movs	r0, r4
 8001ea0:	bd30      	pop	{r4, r5, pc}
 8001ea2:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <__aeabi_d2iz+0x60>)
 8001ea4:	18cc      	adds	r4, r1, r3
 8001ea6:	e7fa      	b.n	8001e9e <__aeabi_d2iz+0x36>
 8001ea8:	4c08      	ldr	r4, [pc, #32]	; (8001ecc <__aeabi_d2iz+0x64>)
 8001eaa:	40e8      	lsrs	r0, r5
 8001eac:	46a4      	mov	ip, r4
 8001eae:	4463      	add	r3, ip
 8001eb0:	409a      	lsls	r2, r3
 8001eb2:	4302      	orrs	r2, r0
 8001eb4:	e7ef      	b.n	8001e96 <__aeabi_d2iz+0x2e>
 8001eb6:	46c0      	nop			; (mov r8, r8)
 8001eb8:	000003fe 	.word	0x000003fe
 8001ebc:	0000041d 	.word	0x0000041d
 8001ec0:	00000433 	.word	0x00000433
 8001ec4:	00000413 	.word	0x00000413
 8001ec8:	7fffffff 	.word	0x7fffffff
 8001ecc:	fffffbed 	.word	0xfffffbed

08001ed0 <__aeabi_i2d>:
 8001ed0:	b570      	push	{r4, r5, r6, lr}
 8001ed2:	2800      	cmp	r0, #0
 8001ed4:	d030      	beq.n	8001f38 <__aeabi_i2d+0x68>
 8001ed6:	17c3      	asrs	r3, r0, #31
 8001ed8:	18c4      	adds	r4, r0, r3
 8001eda:	405c      	eors	r4, r3
 8001edc:	0fc5      	lsrs	r5, r0, #31
 8001ede:	0020      	movs	r0, r4
 8001ee0:	f000 f900 	bl	80020e4 <__clzsi2>
 8001ee4:	4b17      	ldr	r3, [pc, #92]	; (8001f44 <__aeabi_i2d+0x74>)
 8001ee6:	4a18      	ldr	r2, [pc, #96]	; (8001f48 <__aeabi_i2d+0x78>)
 8001ee8:	1a1b      	subs	r3, r3, r0
 8001eea:	1ad2      	subs	r2, r2, r3
 8001eec:	2a1f      	cmp	r2, #31
 8001eee:	dd18      	ble.n	8001f22 <__aeabi_i2d+0x52>
 8001ef0:	4a16      	ldr	r2, [pc, #88]	; (8001f4c <__aeabi_i2d+0x7c>)
 8001ef2:	1ad2      	subs	r2, r2, r3
 8001ef4:	4094      	lsls	r4, r2
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	0324      	lsls	r4, r4, #12
 8001efa:	055b      	lsls	r3, r3, #21
 8001efc:	0b24      	lsrs	r4, r4, #12
 8001efe:	0d5b      	lsrs	r3, r3, #21
 8001f00:	2100      	movs	r1, #0
 8001f02:	0010      	movs	r0, r2
 8001f04:	0324      	lsls	r4, r4, #12
 8001f06:	0d0a      	lsrs	r2, r1, #20
 8001f08:	0b24      	lsrs	r4, r4, #12
 8001f0a:	0512      	lsls	r2, r2, #20
 8001f0c:	4322      	orrs	r2, r4
 8001f0e:	4c10      	ldr	r4, [pc, #64]	; (8001f50 <__aeabi_i2d+0x80>)
 8001f10:	051b      	lsls	r3, r3, #20
 8001f12:	4022      	ands	r2, r4
 8001f14:	4313      	orrs	r3, r2
 8001f16:	005b      	lsls	r3, r3, #1
 8001f18:	07ed      	lsls	r5, r5, #31
 8001f1a:	085b      	lsrs	r3, r3, #1
 8001f1c:	432b      	orrs	r3, r5
 8001f1e:	0019      	movs	r1, r3
 8001f20:	bd70      	pop	{r4, r5, r6, pc}
 8001f22:	0021      	movs	r1, r4
 8001f24:	4091      	lsls	r1, r2
 8001f26:	000a      	movs	r2, r1
 8001f28:	210b      	movs	r1, #11
 8001f2a:	1a08      	subs	r0, r1, r0
 8001f2c:	40c4      	lsrs	r4, r0
 8001f2e:	055b      	lsls	r3, r3, #21
 8001f30:	0324      	lsls	r4, r4, #12
 8001f32:	0b24      	lsrs	r4, r4, #12
 8001f34:	0d5b      	lsrs	r3, r3, #21
 8001f36:	e7e3      	b.n	8001f00 <__aeabi_i2d+0x30>
 8001f38:	2500      	movs	r5, #0
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	2400      	movs	r4, #0
 8001f3e:	2200      	movs	r2, #0
 8001f40:	e7de      	b.n	8001f00 <__aeabi_i2d+0x30>
 8001f42:	46c0      	nop			; (mov r8, r8)
 8001f44:	0000041e 	.word	0x0000041e
 8001f48:	00000433 	.word	0x00000433
 8001f4c:	00000413 	.word	0x00000413
 8001f50:	800fffff 	.word	0x800fffff

08001f54 <__aeabi_ui2d>:
 8001f54:	b510      	push	{r4, lr}
 8001f56:	1e04      	subs	r4, r0, #0
 8001f58:	d028      	beq.n	8001fac <__aeabi_ui2d+0x58>
 8001f5a:	f000 f8c3 	bl	80020e4 <__clzsi2>
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <__aeabi_ui2d+0x60>)
 8001f60:	4a15      	ldr	r2, [pc, #84]	; (8001fb8 <__aeabi_ui2d+0x64>)
 8001f62:	1a1b      	subs	r3, r3, r0
 8001f64:	1ad2      	subs	r2, r2, r3
 8001f66:	2a1f      	cmp	r2, #31
 8001f68:	dd15      	ble.n	8001f96 <__aeabi_ui2d+0x42>
 8001f6a:	4a14      	ldr	r2, [pc, #80]	; (8001fbc <__aeabi_ui2d+0x68>)
 8001f6c:	1ad2      	subs	r2, r2, r3
 8001f6e:	4094      	lsls	r4, r2
 8001f70:	2200      	movs	r2, #0
 8001f72:	0324      	lsls	r4, r4, #12
 8001f74:	055b      	lsls	r3, r3, #21
 8001f76:	0b24      	lsrs	r4, r4, #12
 8001f78:	0d5b      	lsrs	r3, r3, #21
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	0010      	movs	r0, r2
 8001f7e:	0324      	lsls	r4, r4, #12
 8001f80:	0d0a      	lsrs	r2, r1, #20
 8001f82:	0b24      	lsrs	r4, r4, #12
 8001f84:	0512      	lsls	r2, r2, #20
 8001f86:	4322      	orrs	r2, r4
 8001f88:	4c0d      	ldr	r4, [pc, #52]	; (8001fc0 <__aeabi_ui2d+0x6c>)
 8001f8a:	051b      	lsls	r3, r3, #20
 8001f8c:	4022      	ands	r2, r4
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	0859      	lsrs	r1, r3, #1
 8001f94:	bd10      	pop	{r4, pc}
 8001f96:	0021      	movs	r1, r4
 8001f98:	4091      	lsls	r1, r2
 8001f9a:	000a      	movs	r2, r1
 8001f9c:	210b      	movs	r1, #11
 8001f9e:	1a08      	subs	r0, r1, r0
 8001fa0:	40c4      	lsrs	r4, r0
 8001fa2:	055b      	lsls	r3, r3, #21
 8001fa4:	0324      	lsls	r4, r4, #12
 8001fa6:	0b24      	lsrs	r4, r4, #12
 8001fa8:	0d5b      	lsrs	r3, r3, #21
 8001faa:	e7e6      	b.n	8001f7a <__aeabi_ui2d+0x26>
 8001fac:	2300      	movs	r3, #0
 8001fae:	2400      	movs	r4, #0
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	e7e2      	b.n	8001f7a <__aeabi_ui2d+0x26>
 8001fb4:	0000041e 	.word	0x0000041e
 8001fb8:	00000433 	.word	0x00000433
 8001fbc:	00000413 	.word	0x00000413
 8001fc0:	800fffff 	.word	0x800fffff

08001fc4 <__aeabi_f2d>:
 8001fc4:	0041      	lsls	r1, r0, #1
 8001fc6:	0e09      	lsrs	r1, r1, #24
 8001fc8:	1c4b      	adds	r3, r1, #1
 8001fca:	b570      	push	{r4, r5, r6, lr}
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	0246      	lsls	r6, r0, #9
 8001fd0:	0a75      	lsrs	r5, r6, #9
 8001fd2:	0fc4      	lsrs	r4, r0, #31
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	dd14      	ble.n	8002002 <__aeabi_f2d+0x3e>
 8001fd8:	23e0      	movs	r3, #224	; 0xe0
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	076d      	lsls	r5, r5, #29
 8001fde:	0b36      	lsrs	r6, r6, #12
 8001fe0:	18cb      	adds	r3, r1, r3
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	0d0a      	lsrs	r2, r1, #20
 8001fe6:	0028      	movs	r0, r5
 8001fe8:	0512      	lsls	r2, r2, #20
 8001fea:	4d1c      	ldr	r5, [pc, #112]	; (800205c <__aeabi_f2d+0x98>)
 8001fec:	4332      	orrs	r2, r6
 8001fee:	055b      	lsls	r3, r3, #21
 8001ff0:	402a      	ands	r2, r5
 8001ff2:	085b      	lsrs	r3, r3, #1
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	005b      	lsls	r3, r3, #1
 8001ff8:	07e4      	lsls	r4, r4, #31
 8001ffa:	085b      	lsrs	r3, r3, #1
 8001ffc:	4323      	orrs	r3, r4
 8001ffe:	0019      	movs	r1, r3
 8002000:	bd70      	pop	{r4, r5, r6, pc}
 8002002:	2900      	cmp	r1, #0
 8002004:	d114      	bne.n	8002030 <__aeabi_f2d+0x6c>
 8002006:	2d00      	cmp	r5, #0
 8002008:	d01e      	beq.n	8002048 <__aeabi_f2d+0x84>
 800200a:	0028      	movs	r0, r5
 800200c:	f000 f86a 	bl	80020e4 <__clzsi2>
 8002010:	280a      	cmp	r0, #10
 8002012:	dc1c      	bgt.n	800204e <__aeabi_f2d+0x8a>
 8002014:	230b      	movs	r3, #11
 8002016:	002a      	movs	r2, r5
 8002018:	1a1b      	subs	r3, r3, r0
 800201a:	40da      	lsrs	r2, r3
 800201c:	0003      	movs	r3, r0
 800201e:	3315      	adds	r3, #21
 8002020:	409d      	lsls	r5, r3
 8002022:	4b0f      	ldr	r3, [pc, #60]	; (8002060 <__aeabi_f2d+0x9c>)
 8002024:	0312      	lsls	r2, r2, #12
 8002026:	1a1b      	subs	r3, r3, r0
 8002028:	055b      	lsls	r3, r3, #21
 800202a:	0b16      	lsrs	r6, r2, #12
 800202c:	0d5b      	lsrs	r3, r3, #21
 800202e:	e7d8      	b.n	8001fe2 <__aeabi_f2d+0x1e>
 8002030:	2d00      	cmp	r5, #0
 8002032:	d006      	beq.n	8002042 <__aeabi_f2d+0x7e>
 8002034:	0b32      	lsrs	r2, r6, #12
 8002036:	2680      	movs	r6, #128	; 0x80
 8002038:	0336      	lsls	r6, r6, #12
 800203a:	076d      	lsls	r5, r5, #29
 800203c:	4316      	orrs	r6, r2
 800203e:	4b09      	ldr	r3, [pc, #36]	; (8002064 <__aeabi_f2d+0xa0>)
 8002040:	e7cf      	b.n	8001fe2 <__aeabi_f2d+0x1e>
 8002042:	4b08      	ldr	r3, [pc, #32]	; (8002064 <__aeabi_f2d+0xa0>)
 8002044:	2600      	movs	r6, #0
 8002046:	e7cc      	b.n	8001fe2 <__aeabi_f2d+0x1e>
 8002048:	2300      	movs	r3, #0
 800204a:	2600      	movs	r6, #0
 800204c:	e7c9      	b.n	8001fe2 <__aeabi_f2d+0x1e>
 800204e:	0003      	movs	r3, r0
 8002050:	002a      	movs	r2, r5
 8002052:	3b0b      	subs	r3, #11
 8002054:	409a      	lsls	r2, r3
 8002056:	2500      	movs	r5, #0
 8002058:	e7e3      	b.n	8002022 <__aeabi_f2d+0x5e>
 800205a:	46c0      	nop			; (mov r8, r8)
 800205c:	800fffff 	.word	0x800fffff
 8002060:	00000389 	.word	0x00000389
 8002064:	000007ff 	.word	0x000007ff

08002068 <__aeabi_cdrcmple>:
 8002068:	4684      	mov	ip, r0
 800206a:	1c10      	adds	r0, r2, #0
 800206c:	4662      	mov	r2, ip
 800206e:	468c      	mov	ip, r1
 8002070:	1c19      	adds	r1, r3, #0
 8002072:	4663      	mov	r3, ip
 8002074:	e000      	b.n	8002078 <__aeabi_cdcmpeq>
 8002076:	46c0      	nop			; (mov r8, r8)

08002078 <__aeabi_cdcmpeq>:
 8002078:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800207a:	f000 f8fb 	bl	8002274 <__ledf2>
 800207e:	2800      	cmp	r0, #0
 8002080:	d401      	bmi.n	8002086 <__aeabi_cdcmpeq+0xe>
 8002082:	2100      	movs	r1, #0
 8002084:	42c8      	cmn	r0, r1
 8002086:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002088 <__aeabi_dcmpeq>:
 8002088:	b510      	push	{r4, lr}
 800208a:	f000 f855 	bl	8002138 <__eqdf2>
 800208e:	4240      	negs	r0, r0
 8002090:	3001      	adds	r0, #1
 8002092:	bd10      	pop	{r4, pc}

08002094 <__aeabi_dcmplt>:
 8002094:	b510      	push	{r4, lr}
 8002096:	f000 f8ed 	bl	8002274 <__ledf2>
 800209a:	2800      	cmp	r0, #0
 800209c:	db01      	blt.n	80020a2 <__aeabi_dcmplt+0xe>
 800209e:	2000      	movs	r0, #0
 80020a0:	bd10      	pop	{r4, pc}
 80020a2:	2001      	movs	r0, #1
 80020a4:	bd10      	pop	{r4, pc}
 80020a6:	46c0      	nop			; (mov r8, r8)

080020a8 <__aeabi_dcmple>:
 80020a8:	b510      	push	{r4, lr}
 80020aa:	f000 f8e3 	bl	8002274 <__ledf2>
 80020ae:	2800      	cmp	r0, #0
 80020b0:	dd01      	ble.n	80020b6 <__aeabi_dcmple+0xe>
 80020b2:	2000      	movs	r0, #0
 80020b4:	bd10      	pop	{r4, pc}
 80020b6:	2001      	movs	r0, #1
 80020b8:	bd10      	pop	{r4, pc}
 80020ba:	46c0      	nop			; (mov r8, r8)

080020bc <__aeabi_dcmpgt>:
 80020bc:	b510      	push	{r4, lr}
 80020be:	f000 f875 	bl	80021ac <__gedf2>
 80020c2:	2800      	cmp	r0, #0
 80020c4:	dc01      	bgt.n	80020ca <__aeabi_dcmpgt+0xe>
 80020c6:	2000      	movs	r0, #0
 80020c8:	bd10      	pop	{r4, pc}
 80020ca:	2001      	movs	r0, #1
 80020cc:	bd10      	pop	{r4, pc}
 80020ce:	46c0      	nop			; (mov r8, r8)

080020d0 <__aeabi_dcmpge>:
 80020d0:	b510      	push	{r4, lr}
 80020d2:	f000 f86b 	bl	80021ac <__gedf2>
 80020d6:	2800      	cmp	r0, #0
 80020d8:	da01      	bge.n	80020de <__aeabi_dcmpge+0xe>
 80020da:	2000      	movs	r0, #0
 80020dc:	bd10      	pop	{r4, pc}
 80020de:	2001      	movs	r0, #1
 80020e0:	bd10      	pop	{r4, pc}
 80020e2:	46c0      	nop			; (mov r8, r8)

080020e4 <__clzsi2>:
 80020e4:	211c      	movs	r1, #28
 80020e6:	2301      	movs	r3, #1
 80020e8:	041b      	lsls	r3, r3, #16
 80020ea:	4298      	cmp	r0, r3
 80020ec:	d301      	bcc.n	80020f2 <__clzsi2+0xe>
 80020ee:	0c00      	lsrs	r0, r0, #16
 80020f0:	3910      	subs	r1, #16
 80020f2:	0a1b      	lsrs	r3, r3, #8
 80020f4:	4298      	cmp	r0, r3
 80020f6:	d301      	bcc.n	80020fc <__clzsi2+0x18>
 80020f8:	0a00      	lsrs	r0, r0, #8
 80020fa:	3908      	subs	r1, #8
 80020fc:	091b      	lsrs	r3, r3, #4
 80020fe:	4298      	cmp	r0, r3
 8002100:	d301      	bcc.n	8002106 <__clzsi2+0x22>
 8002102:	0900      	lsrs	r0, r0, #4
 8002104:	3904      	subs	r1, #4
 8002106:	a202      	add	r2, pc, #8	; (adr r2, 8002110 <__clzsi2+0x2c>)
 8002108:	5c10      	ldrb	r0, [r2, r0]
 800210a:	1840      	adds	r0, r0, r1
 800210c:	4770      	bx	lr
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	02020304 	.word	0x02020304
 8002114:	01010101 	.word	0x01010101
	...

08002120 <__clzdi2>:
 8002120:	b510      	push	{r4, lr}
 8002122:	2900      	cmp	r1, #0
 8002124:	d103      	bne.n	800212e <__clzdi2+0xe>
 8002126:	f7ff ffdd 	bl	80020e4 <__clzsi2>
 800212a:	3020      	adds	r0, #32
 800212c:	e002      	b.n	8002134 <__clzdi2+0x14>
 800212e:	1c08      	adds	r0, r1, #0
 8002130:	f7ff ffd8 	bl	80020e4 <__clzsi2>
 8002134:	bd10      	pop	{r4, pc}
 8002136:	46c0      	nop			; (mov r8, r8)

08002138 <__eqdf2>:
 8002138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800213a:	464f      	mov	r7, r9
 800213c:	4646      	mov	r6, r8
 800213e:	46d6      	mov	lr, sl
 8002140:	005c      	lsls	r4, r3, #1
 8002142:	b5c0      	push	{r6, r7, lr}
 8002144:	031f      	lsls	r7, r3, #12
 8002146:	0fdb      	lsrs	r3, r3, #31
 8002148:	469a      	mov	sl, r3
 800214a:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <__eqdf2+0x70>)
 800214c:	030e      	lsls	r6, r1, #12
 800214e:	004d      	lsls	r5, r1, #1
 8002150:	4684      	mov	ip, r0
 8002152:	4680      	mov	r8, r0
 8002154:	0b36      	lsrs	r6, r6, #12
 8002156:	0d6d      	lsrs	r5, r5, #21
 8002158:	0fc9      	lsrs	r1, r1, #31
 800215a:	4691      	mov	r9, r2
 800215c:	0b3f      	lsrs	r7, r7, #12
 800215e:	0d64      	lsrs	r4, r4, #21
 8002160:	2001      	movs	r0, #1
 8002162:	429d      	cmp	r5, r3
 8002164:	d008      	beq.n	8002178 <__eqdf2+0x40>
 8002166:	429c      	cmp	r4, r3
 8002168:	d001      	beq.n	800216e <__eqdf2+0x36>
 800216a:	42a5      	cmp	r5, r4
 800216c:	d00b      	beq.n	8002186 <__eqdf2+0x4e>
 800216e:	bc1c      	pop	{r2, r3, r4}
 8002170:	4690      	mov	r8, r2
 8002172:	4699      	mov	r9, r3
 8002174:	46a2      	mov	sl, r4
 8002176:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002178:	4663      	mov	r3, ip
 800217a:	4333      	orrs	r3, r6
 800217c:	d1f7      	bne.n	800216e <__eqdf2+0x36>
 800217e:	42ac      	cmp	r4, r5
 8002180:	d1f5      	bne.n	800216e <__eqdf2+0x36>
 8002182:	433a      	orrs	r2, r7
 8002184:	d1f3      	bne.n	800216e <__eqdf2+0x36>
 8002186:	2001      	movs	r0, #1
 8002188:	42be      	cmp	r6, r7
 800218a:	d1f0      	bne.n	800216e <__eqdf2+0x36>
 800218c:	45c8      	cmp	r8, r9
 800218e:	d1ee      	bne.n	800216e <__eqdf2+0x36>
 8002190:	4551      	cmp	r1, sl
 8002192:	d007      	beq.n	80021a4 <__eqdf2+0x6c>
 8002194:	2d00      	cmp	r5, #0
 8002196:	d1ea      	bne.n	800216e <__eqdf2+0x36>
 8002198:	4663      	mov	r3, ip
 800219a:	431e      	orrs	r6, r3
 800219c:	0030      	movs	r0, r6
 800219e:	1e46      	subs	r6, r0, #1
 80021a0:	41b0      	sbcs	r0, r6
 80021a2:	e7e4      	b.n	800216e <__eqdf2+0x36>
 80021a4:	2000      	movs	r0, #0
 80021a6:	e7e2      	b.n	800216e <__eqdf2+0x36>
 80021a8:	000007ff 	.word	0x000007ff

080021ac <__gedf2>:
 80021ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ae:	4645      	mov	r5, r8
 80021b0:	46de      	mov	lr, fp
 80021b2:	4657      	mov	r7, sl
 80021b4:	464e      	mov	r6, r9
 80021b6:	b5e0      	push	{r5, r6, r7, lr}
 80021b8:	031f      	lsls	r7, r3, #12
 80021ba:	0b3d      	lsrs	r5, r7, #12
 80021bc:	4f2c      	ldr	r7, [pc, #176]	; (8002270 <__gedf2+0xc4>)
 80021be:	030e      	lsls	r6, r1, #12
 80021c0:	004c      	lsls	r4, r1, #1
 80021c2:	46ab      	mov	fp, r5
 80021c4:	005d      	lsls	r5, r3, #1
 80021c6:	4684      	mov	ip, r0
 80021c8:	0b36      	lsrs	r6, r6, #12
 80021ca:	0d64      	lsrs	r4, r4, #21
 80021cc:	0fc9      	lsrs	r1, r1, #31
 80021ce:	4690      	mov	r8, r2
 80021d0:	0d6d      	lsrs	r5, r5, #21
 80021d2:	0fdb      	lsrs	r3, r3, #31
 80021d4:	42bc      	cmp	r4, r7
 80021d6:	d02a      	beq.n	800222e <__gedf2+0x82>
 80021d8:	4f25      	ldr	r7, [pc, #148]	; (8002270 <__gedf2+0xc4>)
 80021da:	42bd      	cmp	r5, r7
 80021dc:	d02d      	beq.n	800223a <__gedf2+0x8e>
 80021de:	2c00      	cmp	r4, #0
 80021e0:	d10f      	bne.n	8002202 <__gedf2+0x56>
 80021e2:	4330      	orrs	r0, r6
 80021e4:	0007      	movs	r7, r0
 80021e6:	4681      	mov	r9, r0
 80021e8:	4278      	negs	r0, r7
 80021ea:	4178      	adcs	r0, r7
 80021ec:	b2c0      	uxtb	r0, r0
 80021ee:	2d00      	cmp	r5, #0
 80021f0:	d117      	bne.n	8002222 <__gedf2+0x76>
 80021f2:	465f      	mov	r7, fp
 80021f4:	433a      	orrs	r2, r7
 80021f6:	d114      	bne.n	8002222 <__gedf2+0x76>
 80021f8:	464b      	mov	r3, r9
 80021fa:	2000      	movs	r0, #0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d00a      	beq.n	8002216 <__gedf2+0x6a>
 8002200:	e006      	b.n	8002210 <__gedf2+0x64>
 8002202:	2d00      	cmp	r5, #0
 8002204:	d102      	bne.n	800220c <__gedf2+0x60>
 8002206:	4658      	mov	r0, fp
 8002208:	4302      	orrs	r2, r0
 800220a:	d001      	beq.n	8002210 <__gedf2+0x64>
 800220c:	4299      	cmp	r1, r3
 800220e:	d018      	beq.n	8002242 <__gedf2+0x96>
 8002210:	4248      	negs	r0, r1
 8002212:	2101      	movs	r1, #1
 8002214:	4308      	orrs	r0, r1
 8002216:	bc3c      	pop	{r2, r3, r4, r5}
 8002218:	4690      	mov	r8, r2
 800221a:	4699      	mov	r9, r3
 800221c:	46a2      	mov	sl, r4
 800221e:	46ab      	mov	fp, r5
 8002220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002222:	2800      	cmp	r0, #0
 8002224:	d0f2      	beq.n	800220c <__gedf2+0x60>
 8002226:	2001      	movs	r0, #1
 8002228:	3b01      	subs	r3, #1
 800222a:	4318      	orrs	r0, r3
 800222c:	e7f3      	b.n	8002216 <__gedf2+0x6a>
 800222e:	0037      	movs	r7, r6
 8002230:	4307      	orrs	r7, r0
 8002232:	d0d1      	beq.n	80021d8 <__gedf2+0x2c>
 8002234:	2002      	movs	r0, #2
 8002236:	4240      	negs	r0, r0
 8002238:	e7ed      	b.n	8002216 <__gedf2+0x6a>
 800223a:	465f      	mov	r7, fp
 800223c:	4317      	orrs	r7, r2
 800223e:	d0ce      	beq.n	80021de <__gedf2+0x32>
 8002240:	e7f8      	b.n	8002234 <__gedf2+0x88>
 8002242:	42ac      	cmp	r4, r5
 8002244:	dce4      	bgt.n	8002210 <__gedf2+0x64>
 8002246:	da03      	bge.n	8002250 <__gedf2+0xa4>
 8002248:	1e48      	subs	r0, r1, #1
 800224a:	2101      	movs	r1, #1
 800224c:	4308      	orrs	r0, r1
 800224e:	e7e2      	b.n	8002216 <__gedf2+0x6a>
 8002250:	455e      	cmp	r6, fp
 8002252:	d8dd      	bhi.n	8002210 <__gedf2+0x64>
 8002254:	d006      	beq.n	8002264 <__gedf2+0xb8>
 8002256:	2000      	movs	r0, #0
 8002258:	455e      	cmp	r6, fp
 800225a:	d2dc      	bcs.n	8002216 <__gedf2+0x6a>
 800225c:	2301      	movs	r3, #1
 800225e:	1e48      	subs	r0, r1, #1
 8002260:	4318      	orrs	r0, r3
 8002262:	e7d8      	b.n	8002216 <__gedf2+0x6a>
 8002264:	45c4      	cmp	ip, r8
 8002266:	d8d3      	bhi.n	8002210 <__gedf2+0x64>
 8002268:	2000      	movs	r0, #0
 800226a:	45c4      	cmp	ip, r8
 800226c:	d3f6      	bcc.n	800225c <__gedf2+0xb0>
 800226e:	e7d2      	b.n	8002216 <__gedf2+0x6a>
 8002270:	000007ff 	.word	0x000007ff

08002274 <__ledf2>:
 8002274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002276:	464e      	mov	r6, r9
 8002278:	4645      	mov	r5, r8
 800227a:	46de      	mov	lr, fp
 800227c:	4657      	mov	r7, sl
 800227e:	005c      	lsls	r4, r3, #1
 8002280:	b5e0      	push	{r5, r6, r7, lr}
 8002282:	031f      	lsls	r7, r3, #12
 8002284:	0fdb      	lsrs	r3, r3, #31
 8002286:	4699      	mov	r9, r3
 8002288:	4b2a      	ldr	r3, [pc, #168]	; (8002334 <__ledf2+0xc0>)
 800228a:	030e      	lsls	r6, r1, #12
 800228c:	004d      	lsls	r5, r1, #1
 800228e:	0fc9      	lsrs	r1, r1, #31
 8002290:	4684      	mov	ip, r0
 8002292:	0b36      	lsrs	r6, r6, #12
 8002294:	0d6d      	lsrs	r5, r5, #21
 8002296:	468b      	mov	fp, r1
 8002298:	4690      	mov	r8, r2
 800229a:	0b3f      	lsrs	r7, r7, #12
 800229c:	0d64      	lsrs	r4, r4, #21
 800229e:	429d      	cmp	r5, r3
 80022a0:	d020      	beq.n	80022e4 <__ledf2+0x70>
 80022a2:	4b24      	ldr	r3, [pc, #144]	; (8002334 <__ledf2+0xc0>)
 80022a4:	429c      	cmp	r4, r3
 80022a6:	d022      	beq.n	80022ee <__ledf2+0x7a>
 80022a8:	2d00      	cmp	r5, #0
 80022aa:	d112      	bne.n	80022d2 <__ledf2+0x5e>
 80022ac:	4330      	orrs	r0, r6
 80022ae:	4243      	negs	r3, r0
 80022b0:	4143      	adcs	r3, r0
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	2c00      	cmp	r4, #0
 80022b6:	d01f      	beq.n	80022f8 <__ledf2+0x84>
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00c      	beq.n	80022d6 <__ledf2+0x62>
 80022bc:	464b      	mov	r3, r9
 80022be:	2001      	movs	r0, #1
 80022c0:	3b01      	subs	r3, #1
 80022c2:	4303      	orrs	r3, r0
 80022c4:	0018      	movs	r0, r3
 80022c6:	bc3c      	pop	{r2, r3, r4, r5}
 80022c8:	4690      	mov	r8, r2
 80022ca:	4699      	mov	r9, r3
 80022cc:	46a2      	mov	sl, r4
 80022ce:	46ab      	mov	fp, r5
 80022d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022d2:	2c00      	cmp	r4, #0
 80022d4:	d016      	beq.n	8002304 <__ledf2+0x90>
 80022d6:	45cb      	cmp	fp, r9
 80022d8:	d017      	beq.n	800230a <__ledf2+0x96>
 80022da:	465b      	mov	r3, fp
 80022dc:	4259      	negs	r1, r3
 80022de:	2301      	movs	r3, #1
 80022e0:	430b      	orrs	r3, r1
 80022e2:	e7ef      	b.n	80022c4 <__ledf2+0x50>
 80022e4:	0031      	movs	r1, r6
 80022e6:	2302      	movs	r3, #2
 80022e8:	4301      	orrs	r1, r0
 80022ea:	d1eb      	bne.n	80022c4 <__ledf2+0x50>
 80022ec:	e7d9      	b.n	80022a2 <__ledf2+0x2e>
 80022ee:	0039      	movs	r1, r7
 80022f0:	2302      	movs	r3, #2
 80022f2:	4311      	orrs	r1, r2
 80022f4:	d1e6      	bne.n	80022c4 <__ledf2+0x50>
 80022f6:	e7d7      	b.n	80022a8 <__ledf2+0x34>
 80022f8:	433a      	orrs	r2, r7
 80022fa:	d1dd      	bne.n	80022b8 <__ledf2+0x44>
 80022fc:	2300      	movs	r3, #0
 80022fe:	2800      	cmp	r0, #0
 8002300:	d0e0      	beq.n	80022c4 <__ledf2+0x50>
 8002302:	e7ea      	b.n	80022da <__ledf2+0x66>
 8002304:	433a      	orrs	r2, r7
 8002306:	d1e6      	bne.n	80022d6 <__ledf2+0x62>
 8002308:	e7e7      	b.n	80022da <__ledf2+0x66>
 800230a:	42a5      	cmp	r5, r4
 800230c:	dce5      	bgt.n	80022da <__ledf2+0x66>
 800230e:	db05      	blt.n	800231c <__ledf2+0xa8>
 8002310:	42be      	cmp	r6, r7
 8002312:	d8e2      	bhi.n	80022da <__ledf2+0x66>
 8002314:	d007      	beq.n	8002326 <__ledf2+0xb2>
 8002316:	2300      	movs	r3, #0
 8002318:	42be      	cmp	r6, r7
 800231a:	d2d3      	bcs.n	80022c4 <__ledf2+0x50>
 800231c:	4659      	mov	r1, fp
 800231e:	2301      	movs	r3, #1
 8002320:	3901      	subs	r1, #1
 8002322:	430b      	orrs	r3, r1
 8002324:	e7ce      	b.n	80022c4 <__ledf2+0x50>
 8002326:	45c4      	cmp	ip, r8
 8002328:	d8d7      	bhi.n	80022da <__ledf2+0x66>
 800232a:	2300      	movs	r3, #0
 800232c:	45c4      	cmp	ip, r8
 800232e:	d3f5      	bcc.n	800231c <__ledf2+0xa8>
 8002330:	e7c8      	b.n	80022c4 <__ledf2+0x50>
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	000007ff 	.word	0x000007ff

08002338 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002338:	b570      	push	{r4, r5, r6, lr}
 800233a:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800233c:	20fa      	movs	r0, #250	; 0xfa
 800233e:	4b0d      	ldr	r3, [pc, #52]	; (8002374 <HAL_InitTick+0x3c>)
 8002340:	0080      	lsls	r0, r0, #2
 8002342:	7819      	ldrb	r1, [r3, #0]
 8002344:	f7fd fefc 	bl	8000140 <__udivsi3>
 8002348:	4b0b      	ldr	r3, [pc, #44]	; (8002378 <HAL_InitTick+0x40>)
 800234a:	0001      	movs	r1, r0
 800234c:	6818      	ldr	r0, [r3, #0]
 800234e:	f7fd fef7 	bl	8000140 <__udivsi3>
 8002352:	f000 f897 	bl	8002484 <HAL_SYSTICK_Config>
 8002356:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8002358:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800235a:	2c00      	cmp	r4, #0
 800235c:	d109      	bne.n	8002372 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800235e:	2d03      	cmp	r5, #3
 8002360:	d807      	bhi.n	8002372 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002362:	3802      	subs	r0, #2
 8002364:	0022      	movs	r2, r4
 8002366:	0029      	movs	r1, r5
 8002368:	f000 f852 	bl	8002410 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800236c:	0020      	movs	r0, r4
 800236e:	4b03      	ldr	r3, [pc, #12]	; (800237c <HAL_InitTick+0x44>)
 8002370:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8002372:	bd70      	pop	{r4, r5, r6, pc}
 8002374:	20000000 	.word	0x20000000
 8002378:	2000000c 	.word	0x2000000c
 800237c:	20000004 	.word	0x20000004

08002380 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002380:	2340      	movs	r3, #64	; 0x40
 8002382:	4a08      	ldr	r2, [pc, #32]	; (80023a4 <HAL_Init+0x24>)
{
 8002384:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002386:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002388:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 800238a:	430b      	orrs	r3, r1
 800238c:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800238e:	f7ff ffd3 	bl	8002338 <HAL_InitTick>
 8002392:	1e04      	subs	r4, r0, #0
 8002394:	d103      	bne.n	800239e <HAL_Init+0x1e>
    HAL_MspInit();
 8002396:	f002 f931 	bl	80045fc <HAL_MspInit>
}
 800239a:	0020      	movs	r0, r4
 800239c:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800239e:	2401      	movs	r4, #1
 80023a0:	e7fb      	b.n	800239a <HAL_Init+0x1a>
 80023a2:	46c0      	nop			; (mov r8, r8)
 80023a4:	40022000 	.word	0x40022000

080023a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80023a8:	4a03      	ldr	r2, [pc, #12]	; (80023b8 <HAL_IncTick+0x10>)
 80023aa:	4b04      	ldr	r3, [pc, #16]	; (80023bc <HAL_IncTick+0x14>)
 80023ac:	6811      	ldr	r1, [r2, #0]
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	185b      	adds	r3, r3, r1
 80023b2:	6013      	str	r3, [r2, #0]
}
 80023b4:	4770      	bx	lr
 80023b6:	46c0      	nop			; (mov r8, r8)
 80023b8:	200002f4 	.word	0x200002f4
 80023bc:	20000000 	.word	0x20000000

080023c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80023c0:	4b01      	ldr	r3, [pc, #4]	; (80023c8 <HAL_GetTick+0x8>)
 80023c2:	6818      	ldr	r0, [r3, #0]
}
 80023c4:	4770      	bx	lr
 80023c6:	46c0      	nop			; (mov r8, r8)
 80023c8:	200002f4 	.word	0x200002f4

080023cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023cc:	b570      	push	{r4, r5, r6, lr}
 80023ce:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80023d0:	f7ff fff6 	bl	80023c0 <HAL_GetTick>
 80023d4:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023d6:	1c63      	adds	r3, r4, #1
 80023d8:	d002      	beq.n	80023e0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80023da:	4b04      	ldr	r3, [pc, #16]	; (80023ec <HAL_Delay+0x20>)
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023e0:	f7ff ffee 	bl	80023c0 <HAL_GetTick>
 80023e4:	1b40      	subs	r0, r0, r5
 80023e6:	4284      	cmp	r4, r0
 80023e8:	d8fa      	bhi.n	80023e0 <HAL_Delay+0x14>
  {
  }
}
 80023ea:	bd70      	pop	{r4, r5, r6, pc}
 80023ec:	20000000 	.word	0x20000000

080023f0 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 80023f0:	2102      	movs	r1, #2
 80023f2:	4a02      	ldr	r2, [pc, #8]	; (80023fc <HAL_SuspendTick+0xc>)
 80023f4:	6813      	ldr	r3, [r2, #0]
 80023f6:	438b      	bics	r3, r1
 80023f8:	6013      	str	r3, [r2, #0]
}
 80023fa:	4770      	bx	lr
 80023fc:	e000e010 	.word	0xe000e010

08002400 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002400:	2302      	movs	r3, #2
 8002402:	4a02      	ldr	r2, [pc, #8]	; (800240c <HAL_ResumeTick+0xc>)
 8002404:	6811      	ldr	r1, [r2, #0]
 8002406:	430b      	orrs	r3, r1
 8002408:	6013      	str	r3, [r2, #0]
}
 800240a:	4770      	bx	lr
 800240c:	e000e010 	.word	0xe000e010

08002410 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002410:	b570      	push	{r4, r5, r6, lr}
 8002412:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8002414:	2800      	cmp	r0, #0
 8002416:	da14      	bge.n	8002442 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002418:	230f      	movs	r3, #15
 800241a:	b2c0      	uxtb	r0, r0
 800241c:	4003      	ands	r3, r0
 800241e:	3b08      	subs	r3, #8
 8002420:	4a11      	ldr	r2, [pc, #68]	; (8002468 <HAL_NVIC_SetPriority+0x58>)
 8002422:	089b      	lsrs	r3, r3, #2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	189b      	adds	r3, r3, r2
 8002428:	2203      	movs	r2, #3
 800242a:	4010      	ands	r0, r2
 800242c:	4090      	lsls	r0, r2
 800242e:	32fc      	adds	r2, #252	; 0xfc
 8002430:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002432:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002434:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002436:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002438:	69dc      	ldr	r4, [r3, #28]
 800243a:	43ac      	bics	r4, r5
 800243c:	4321      	orrs	r1, r4
 800243e:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8002440:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002442:	2503      	movs	r5, #3
 8002444:	0883      	lsrs	r3, r0, #2
 8002446:	4028      	ands	r0, r5
 8002448:	40a8      	lsls	r0, r5
 800244a:	35fc      	adds	r5, #252	; 0xfc
 800244c:	002e      	movs	r6, r5
 800244e:	4a07      	ldr	r2, [pc, #28]	; (800246c <HAL_NVIC_SetPriority+0x5c>)
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	189b      	adds	r3, r3, r2
 8002454:	22c0      	movs	r2, #192	; 0xc0
 8002456:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002458:	4029      	ands	r1, r5
 800245a:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800245c:	0092      	lsls	r2, r2, #2
 800245e:	589c      	ldr	r4, [r3, r2]
 8002460:	43b4      	bics	r4, r6
 8002462:	4321      	orrs	r1, r4
 8002464:	5099      	str	r1, [r3, r2]
 8002466:	e7eb      	b.n	8002440 <HAL_NVIC_SetPriority+0x30>
 8002468:	e000ed00 	.word	0xe000ed00
 800246c:	e000e100 	.word	0xe000e100

08002470 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002470:	231f      	movs	r3, #31
 8002472:	4018      	ands	r0, r3
 8002474:	3b1e      	subs	r3, #30
 8002476:	4083      	lsls	r3, r0
 8002478:	4a01      	ldr	r2, [pc, #4]	; (8002480 <HAL_NVIC_EnableIRQ+0x10>)
 800247a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800247c:	4770      	bx	lr
 800247e:	46c0      	nop			; (mov r8, r8)
 8002480:	e000e100 	.word	0xe000e100

08002484 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002484:	4a09      	ldr	r2, [pc, #36]	; (80024ac <HAL_SYSTICK_Config+0x28>)
 8002486:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 8002488:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800248a:	4293      	cmp	r3, r2
 800248c:	d80d      	bhi.n	80024aa <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800248e:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002490:	4a07      	ldr	r2, [pc, #28]	; (80024b0 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002492:	4808      	ldr	r0, [pc, #32]	; (80024b4 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002494:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002496:	6a03      	ldr	r3, [r0, #32]
 8002498:	0609      	lsls	r1, r1, #24
 800249a:	021b      	lsls	r3, r3, #8
 800249c:	0a1b      	lsrs	r3, r3, #8
 800249e:	430b      	orrs	r3, r1
 80024a0:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024a2:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024a4:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024a6:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80024a8:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80024aa:	4770      	bx	lr
 80024ac:	00ffffff 	.word	0x00ffffff
 80024b0:	e000e010 	.word	0xe000e010
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024b8:	b5f0      	push	{r4, r5, r6, r7, lr}
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80024ba:	4a57      	ldr	r2, [pc, #348]	; (8002618 <HAL_GPIO_Init+0x160>)
  while (((GPIO_Init->Pin) >> position) != 0)
 80024bc:	680b      	ldr	r3, [r1, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80024be:	1882      	adds	r2, r0, r2
 80024c0:	1e54      	subs	r4, r2, #1
 80024c2:	41a2      	sbcs	r2, r4
{
 80024c4:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0)
 80024c6:	9304      	str	r3, [sp, #16]
  uint32_t position = 0x00U;
 80024c8:	2300      	movs	r3, #0
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80024ca:	3205      	adds	r2, #5
{
 80024cc:	9103      	str	r1, [sp, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80024ce:	9205      	str	r2, [sp, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80024d0:	9a04      	ldr	r2, [sp, #16]
 80024d2:	40da      	lsrs	r2, r3
 80024d4:	d101      	bne.n	80024da <HAL_GPIO_Init+0x22>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 80024d6:	b007      	add	sp, #28
 80024d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80024da:	2601      	movs	r6, #1
 80024dc:	0037      	movs	r7, r6
 80024de:	409f      	lsls	r7, r3
 80024e0:	9a04      	ldr	r2, [sp, #16]
 80024e2:	403a      	ands	r2, r7
 80024e4:	9202      	str	r2, [sp, #8]
    if (iocurrent)
 80024e6:	d100      	bne.n	80024ea <HAL_GPIO_Init+0x32>
 80024e8:	e093      	b.n	8002612 <HAL_GPIO_Init+0x15a>
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024ea:	9a03      	ldr	r2, [sp, #12]
 80024ec:	6852      	ldr	r2, [r2, #4]
 80024ee:	9201      	str	r2, [sp, #4]
 80024f0:	2210      	movs	r2, #16
 80024f2:	9d01      	ldr	r5, [sp, #4]
 80024f4:	4395      	bics	r5, r2
 80024f6:	1e6a      	subs	r2, r5, #1
 80024f8:	42b2      	cmp	r2, r6
 80024fa:	d813      	bhi.n	8002524 <HAL_GPIO_Init+0x6c>
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80024fc:	2403      	movs	r4, #3
 80024fe:	0059      	lsls	r1, r3, #1
 8002500:	408c      	lsls	r4, r1
 8002502:	468c      	mov	ip, r1
        temp = GPIOx->OSPEEDR;
 8002504:	6882      	ldr	r2, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002506:	9903      	ldr	r1, [sp, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8002508:	43a2      	bics	r2, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 800250a:	68cc      	ldr	r4, [r1, #12]
 800250c:	4661      	mov	r1, ip
 800250e:	408c      	lsls	r4, r1
 8002510:	4322      	orrs	r2, r4
        GPIOx->OSPEEDR = temp;
 8002512:	6082      	str	r2, [r0, #8]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002514:	9a01      	ldr	r2, [sp, #4]
        temp = GPIOx->OTYPER;
 8002516:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002518:	0912      	lsrs	r2, r2, #4
 800251a:	4032      	ands	r2, r6
 800251c:	409a      	lsls	r2, r3
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800251e:	43bc      	bics	r4, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002520:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8002522:	6042      	str	r2, [r0, #4]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002524:	2203      	movs	r2, #3
 8002526:	005f      	lsls	r7, r3, #1
 8002528:	40ba      	lsls	r2, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800252a:	9903      	ldr	r1, [sp, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800252c:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800252e:	688c      	ldr	r4, [r1, #8]
      temp = GPIOx->PUPDR;
 8002530:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002532:	40bc      	lsls	r4, r7
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002534:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002536:	4334      	orrs	r4, r6
      GPIOx->PUPDR = temp;
 8002538:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800253a:	2d02      	cmp	r5, #2
 800253c:	d10e      	bne.n	800255c <HAL_GPIO_Init+0xa4>
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 800253e:	210f      	movs	r1, #15
 8002540:	3505      	adds	r5, #5
 8002542:	401d      	ands	r5, r3
 8002544:	00ad      	lsls	r5, r5, #2
 8002546:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3U];
 8002548:	08dc      	lsrs	r4, r3, #3
 800254a:	00a4      	lsls	r4, r4, #2
 800254c:	1904      	adds	r4, r0, r4
 800254e:	6a26      	ldr	r6, [r4, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 8002550:	438e      	bics	r6, r1
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8002552:	9903      	ldr	r1, [sp, #12]
 8002554:	6909      	ldr	r1, [r1, #16]
 8002556:	40a9      	lsls	r1, r5
 8002558:	430e      	orrs	r6, r1
        GPIOx->AFR[position >> 3U] = temp;
 800255a:	6226      	str	r6, [r4, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800255c:	2603      	movs	r6, #3
      temp = GPIOx->MODER;
 800255e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002560:	4022      	ands	r2, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002562:	9c01      	ldr	r4, [sp, #4]
 8002564:	4034      	ands	r4, r6
 8002566:	40bc      	lsls	r4, r7
 8002568:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 800256a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800256c:	9a01      	ldr	r2, [sp, #4]
 800256e:	00d2      	lsls	r2, r2, #3
 8002570:	d54f      	bpl.n	8002612 <HAL_GPIO_Init+0x15a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002572:	2701      	movs	r7, #1
 8002574:	4c29      	ldr	r4, [pc, #164]	; (800261c <HAL_GPIO_Init+0x164>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002576:	001d      	movs	r5, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002578:	6b62      	ldr	r2, [r4, #52]	; 0x34
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800257a:	4035      	ands	r5, r6
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800257c:	433a      	orrs	r2, r7
 800257e:	6362      	str	r2, [r4, #52]	; 0x34
 8002580:	4a27      	ldr	r2, [pc, #156]	; (8002620 <HAL_GPIO_Init+0x168>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8002582:	089c      	lsrs	r4, r3, #2
 8002584:	00a4      	lsls	r4, r4, #2
 8002586:	18a4      	adds	r4, r4, r2
 8002588:	68a2      	ldr	r2, [r4, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800258a:	00ad      	lsls	r5, r5, #2
        temp = SYSCFG->EXTICR[position >> 2U];
 800258c:	4694      	mov	ip, r2
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800258e:	220f      	movs	r2, #15
 8002590:	4661      	mov	r1, ip
 8002592:	40aa      	lsls	r2, r5
 8002594:	4391      	bics	r1, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002596:	22a0      	movs	r2, #160	; 0xa0
 8002598:	05d2      	lsls	r2, r2, #23
 800259a:	4694      	mov	ip, r2
 800259c:	2200      	movs	r2, #0
 800259e:	4560      	cmp	r0, ip
 80025a0:	d00d      	beq.n	80025be <HAL_GPIO_Init+0x106>
 80025a2:	4a20      	ldr	r2, [pc, #128]	; (8002624 <HAL_GPIO_Init+0x16c>)
 80025a4:	4694      	mov	ip, r2
 80025a6:	003a      	movs	r2, r7
 80025a8:	4560      	cmp	r0, ip
 80025aa:	d008      	beq.n	80025be <HAL_GPIO_Init+0x106>
 80025ac:	4f1e      	ldr	r7, [pc, #120]	; (8002628 <HAL_GPIO_Init+0x170>)
 80025ae:	1892      	adds	r2, r2, r2
 80025b0:	42b8      	cmp	r0, r7
 80025b2:	d004      	beq.n	80025be <HAL_GPIO_Init+0x106>
 80025b4:	4f1d      	ldr	r7, [pc, #116]	; (800262c <HAL_GPIO_Init+0x174>)
 80025b6:	0032      	movs	r2, r6
 80025b8:	42b8      	cmp	r0, r7
 80025ba:	d000      	beq.n	80025be <HAL_GPIO_Init+0x106>
 80025bc:	9a05      	ldr	r2, [sp, #20]
 80025be:	40aa      	lsls	r2, r5
 80025c0:	430a      	orrs	r2, r1
        temp &= ~((uint32_t)iocurrent);
 80025c2:	9902      	ldr	r1, [sp, #8]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025c4:	60a2      	str	r2, [r4, #8]
          temp |= iocurrent;
 80025c6:	000d      	movs	r5, r1
        temp = EXTI->IMR;
 80025c8:	4a19      	ldr	r2, [pc, #100]	; (8002630 <HAL_GPIO_Init+0x178>)
        temp &= ~((uint32_t)iocurrent);
 80025ca:	43cc      	mvns	r4, r1
        temp = EXTI->IMR;
 80025cc:	6816      	ldr	r6, [r2, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025ce:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80025d0:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025d2:	03c9      	lsls	r1, r1, #15
 80025d4:	d401      	bmi.n	80025da <HAL_GPIO_Init+0x122>
        temp &= ~((uint32_t)iocurrent);
 80025d6:	0035      	movs	r5, r6
 80025d8:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 80025da:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 80025dc:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80025de:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025e0:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80025e2:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025e4:	0389      	lsls	r1, r1, #14
 80025e6:	d401      	bmi.n	80025ec <HAL_GPIO_Init+0x134>
        temp &= ~((uint32_t)iocurrent);
 80025e8:	0035      	movs	r5, r6
 80025ea:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 80025ec:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 80025ee:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80025f0:	9d02      	ldr	r5, [sp, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025f2:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 80025f4:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025f6:	02c9      	lsls	r1, r1, #11
 80025f8:	d401      	bmi.n	80025fe <HAL_GPIO_Init+0x146>
        temp &= ~((uint32_t)iocurrent);
 80025fa:	0035      	movs	r5, r6
 80025fc:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 80025fe:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8002600:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8002602:	9e02      	ldr	r6, [sp, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002604:	9901      	ldr	r1, [sp, #4]
          temp |= iocurrent;
 8002606:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002608:	0289      	lsls	r1, r1, #10
 800260a:	d401      	bmi.n	8002610 <HAL_GPIO_Init+0x158>
        temp &= ~((uint32_t)iocurrent);
 800260c:	4025      	ands	r5, r4
 800260e:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8002610:	60d6      	str	r6, [r2, #12]
    position++;
 8002612:	3301      	adds	r3, #1
 8002614:	e75c      	b.n	80024d0 <HAL_GPIO_Init+0x18>
 8002616:	46c0      	nop			; (mov r8, r8)
 8002618:	afffe400 	.word	0xafffe400
 800261c:	40021000 	.word	0x40021000
 8002620:	40010000 	.word	0x40010000
 8002624:	50000400 	.word	0x50000400
 8002628:	50000800 	.word	0x50000800
 800262c:	50000c00 	.word	0x50000c00
 8002630:	40010400 	.word	0x40010400

08002634 <HAL_GPIO_DeInit>:
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002634:	4a34      	ldr	r2, [pc, #208]	; (8002708 <HAL_GPIO_DeInit+0xd4>)
{
 8002636:	b5f0      	push	{r4, r5, r6, r7, lr}
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002638:	1882      	adds	r2, r0, r2
 800263a:	1e54      	subs	r4, r2, #1
 800263c:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 800263e:	2300      	movs	r3, #0
{
 8002640:	b085      	sub	sp, #20
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002642:	3205      	adds	r2, #5
 8002644:	9203      	str	r2, [sp, #12]
  while ((GPIO_Pin >> position) != 0)
 8002646:	000a      	movs	r2, r1
 8002648:	40da      	lsrs	r2, r3
 800264a:	d101      	bne.n	8002650 <HAL_GPIO_DeInit+0x1c>
      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
    }
    position++;
  }
}
 800264c:	b005      	add	sp, #20
 800264e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Pin) & (1U << position);
 8002650:	2201      	movs	r2, #1
 8002652:	409a      	lsls	r2, r3
 8002654:	0016      	movs	r6, r2
 8002656:	9200      	str	r2, [sp, #0]
 8002658:	400e      	ands	r6, r1
    if (iocurrent)
 800265a:	d053      	beq.n	8002704 <HAL_GPIO_DeInit+0xd0>
 800265c:	4c2b      	ldr	r4, [pc, #172]	; (800270c <HAL_GPIO_DeInit+0xd8>)
      tmp = SYSCFG->EXTICR[position >> 2U];
 800265e:	089a      	lsrs	r2, r3, #2
 8002660:	0092      	lsls	r2, r2, #2
 8002662:	1912      	adds	r2, r2, r4
 8002664:	6894      	ldr	r4, [r2, #8]
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002666:	2503      	movs	r5, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002668:	0027      	movs	r7, r4
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800266a:	240f      	movs	r4, #15
 800266c:	401d      	ands	r5, r3
 800266e:	00ad      	lsls	r5, r5, #2
 8002670:	40ac      	lsls	r4, r5
 8002672:	9401      	str	r4, [sp, #4]
 8002674:	403c      	ands	r4, r7
 8002676:	9402      	str	r4, [sp, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8002678:	24a0      	movs	r4, #160	; 0xa0
 800267a:	05e4      	lsls	r4, r4, #23
 800267c:	46a4      	mov	ip, r4
 800267e:	2400      	movs	r4, #0
 8002680:	4560      	cmp	r0, ip
 8002682:	d00d      	beq.n	80026a0 <HAL_GPIO_DeInit+0x6c>
 8002684:	4c22      	ldr	r4, [pc, #136]	; (8002710 <HAL_GPIO_DeInit+0xdc>)
 8002686:	46a4      	mov	ip, r4
 8002688:	2401      	movs	r4, #1
 800268a:	4560      	cmp	r0, ip
 800268c:	d008      	beq.n	80026a0 <HAL_GPIO_DeInit+0x6c>
 800268e:	4f21      	ldr	r7, [pc, #132]	; (8002714 <HAL_GPIO_DeInit+0xe0>)
 8002690:	1924      	adds	r4, r4, r4
 8002692:	42b8      	cmp	r0, r7
 8002694:	d004      	beq.n	80026a0 <HAL_GPIO_DeInit+0x6c>
 8002696:	4f20      	ldr	r7, [pc, #128]	; (8002718 <HAL_GPIO_DeInit+0xe4>)
 8002698:	3401      	adds	r4, #1
 800269a:	42b8      	cmp	r0, r7
 800269c:	d000      	beq.n	80026a0 <HAL_GPIO_DeInit+0x6c>
 800269e:	9c03      	ldr	r4, [sp, #12]
 80026a0:	40ac      	lsls	r4, r5
 80026a2:	9d02      	ldr	r5, [sp, #8]
 80026a4:	42a5      	cmp	r5, r4
 80026a6:	d111      	bne.n	80026cc <HAL_GPIO_DeInit+0x98>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80026a8:	43f6      	mvns	r6, r6
 80026aa:	4c1c      	ldr	r4, [pc, #112]	; (800271c <HAL_GPIO_DeInit+0xe8>)
 80026ac:	6825      	ldr	r5, [r4, #0]
 80026ae:	4035      	ands	r5, r6
 80026b0:	6025      	str	r5, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80026b2:	6865      	ldr	r5, [r4, #4]
 80026b4:	4035      	ands	r5, r6
 80026b6:	6065      	str	r5, [r4, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80026b8:	68a5      	ldr	r5, [r4, #8]
 80026ba:	4035      	ands	r5, r6
 80026bc:	60a5      	str	r5, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80026be:	68e5      	ldr	r5, [r4, #12]
 80026c0:	402e      	ands	r6, r5
 80026c2:	60e6      	str	r6, [r4, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80026c4:	6894      	ldr	r4, [r2, #8]
 80026c6:	9d01      	ldr	r5, [sp, #4]
 80026c8:	43ac      	bics	r4, r5
 80026ca:	6094      	str	r4, [r2, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80026cc:	2203      	movs	r2, #3
 80026ce:	005d      	lsls	r5, r3, #1
 80026d0:	40aa      	lsls	r2, r5
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80026d2:	2507      	movs	r5, #7
 80026d4:	270f      	movs	r7, #15
 80026d6:	401d      	ands	r5, r3
 80026d8:	00ad      	lsls	r5, r5, #2
 80026da:	40af      	lsls	r7, r5
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026dc:	43d5      	mvns	r5, r2
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80026de:	6804      	ldr	r4, [r0, #0]
 80026e0:	4314      	orrs	r4, r2
 80026e2:	6004      	str	r4, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80026e4:	08dc      	lsrs	r4, r3, #3
 80026e6:	00a4      	lsls	r4, r4, #2
 80026e8:	1904      	adds	r4, r0, r4
 80026ea:	6a26      	ldr	r6, [r4, #32]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 80026ec:	9a00      	ldr	r2, [sp, #0]
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U));
 80026ee:	43be      	bics	r6, r7
 80026f0:	6226      	str	r6, [r4, #32]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80026f2:	68c4      	ldr	r4, [r0, #12]
 80026f4:	402c      	ands	r4, r5
 80026f6:	60c4      	str	r4, [r0, #12]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 80026f8:	6844      	ldr	r4, [r0, #4]
 80026fa:	4394      	bics	r4, r2
 80026fc:	6044      	str	r4, [r0, #4]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80026fe:	6882      	ldr	r2, [r0, #8]
 8002700:	402a      	ands	r2, r5
 8002702:	6082      	str	r2, [r0, #8]
    position++;
 8002704:	3301      	adds	r3, #1
 8002706:	e79e      	b.n	8002646 <HAL_GPIO_DeInit+0x12>
 8002708:	afffe400 	.word	0xafffe400
 800270c:	40010000 	.word	0x40010000
 8002710:	50000400 	.word	0x50000400
 8002714:	50000800 	.word	0x50000800
 8002718:	50000c00 	.word	0x50000c00
 800271c:	40010400 	.word	0x40010400

08002720 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002720:	6900      	ldr	r0, [r0, #16]
 8002722:	4008      	ands	r0, r1
 8002724:	1e41      	subs	r1, r0, #1
 8002726:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8002728:	b2c0      	uxtb	r0, r0
}
 800272a:	4770      	bx	lr

0800272c <HAL_GPIO_EXTI_Callback>:
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800272c:	4770      	bx	lr
	...

08002730 <HAL_GPIO_EXTI_IRQHandler>:
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002730:	4b04      	ldr	r3, [pc, #16]	; (8002744 <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8002732:	b510      	push	{r4, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002734:	695a      	ldr	r2, [r3, #20]
 8002736:	4210      	tst	r0, r2
 8002738:	d002      	beq.n	8002740 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800273a:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800273c:	f7ff fff6 	bl	800272c <HAL_GPIO_EXTI_Callback>
}
 8002740:	bd10      	pop	{r4, pc}
 8002742:	46c0      	nop			; (mov r8, r8)
 8002744:	40010400 	.word	0x40010400

08002748 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002748:	6803      	ldr	r3, [r0, #0]
 800274a:	699a      	ldr	r2, [r3, #24]
 800274c:	0792      	lsls	r2, r2, #30
 800274e:	d501      	bpl.n	8002754 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002750:	2200      	movs	r2, #0
 8002752:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002754:	2201      	movs	r2, #1
 8002756:	6999      	ldr	r1, [r3, #24]
 8002758:	4211      	tst	r1, r2
 800275a:	d102      	bne.n	8002762 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800275c:	6999      	ldr	r1, [r3, #24]
 800275e:	430a      	orrs	r2, r1
 8002760:	619a      	str	r2, [r3, #24]
  }
}
 8002762:	4770      	bx	lr

08002764 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002764:	b570      	push	{r4, r5, r6, lr}
 8002766:	9e04      	ldr	r6, [sp, #16]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8002768:	0589      	lsls	r1, r1, #22
 800276a:	4333      	orrs	r3, r6
 800276c:	0d89      	lsrs	r1, r1, #22
 800276e:	4319      	orrs	r1, r3
 8002770:	2380      	movs	r3, #128	; 0x80
 8002772:	6804      	ldr	r4, [r0, #0]
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	0d70      	lsrs	r0, r6, #21
 8002778:	4018      	ands	r0, r3
 800277a:	4b04      	ldr	r3, [pc, #16]	; (800278c <I2C_TransferConfig+0x28>)
 800277c:	6865      	ldr	r5, [r4, #4]
 800277e:	0412      	lsls	r2, r2, #16
 8002780:	4318      	orrs	r0, r3
 8002782:	4385      	bics	r5, r0
 8002784:	4311      	orrs	r1, r2
 8002786:	4329      	orrs	r1, r5
 8002788:	6061      	str	r1, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800278a:	bd70      	pop	{r4, r5, r6, pc}
 800278c:	03ff63ff 	.word	0x03ff63ff

08002790 <I2C_WaitOnFlagUntilTimeout>:
{
 8002790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002792:	0004      	movs	r4, r0
 8002794:	000e      	movs	r6, r1
 8002796:	0017      	movs	r7, r2
 8002798:	001d      	movs	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800279a:	6822      	ldr	r2, [r4, #0]
 800279c:	6993      	ldr	r3, [r2, #24]
 800279e:	4033      	ands	r3, r6
 80027a0:	1b9b      	subs	r3, r3, r6
 80027a2:	4259      	negs	r1, r3
 80027a4:	414b      	adcs	r3, r1
 80027a6:	42bb      	cmp	r3, r7
 80027a8:	d001      	beq.n	80027ae <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80027aa:	2000      	movs	r0, #0
 80027ac:	e017      	b.n	80027de <I2C_WaitOnFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 80027ae:	1c6b      	adds	r3, r5, #1
 80027b0:	d0f4      	beq.n	800279c <I2C_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027b2:	f7ff fe05 	bl	80023c0 <HAL_GetTick>
 80027b6:	9b06      	ldr	r3, [sp, #24]
 80027b8:	1ac0      	subs	r0, r0, r3
 80027ba:	4285      	cmp	r5, r0
 80027bc:	d301      	bcc.n	80027c2 <I2C_WaitOnFlagUntilTimeout+0x32>
 80027be:	2d00      	cmp	r5, #0
 80027c0:	d1eb      	bne.n	800279a <I2C_WaitOnFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027c2:	2220      	movs	r2, #32
 80027c4:	6c63      	ldr	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80027c6:	2001      	movs	r0, #1
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027c8:	4313      	orrs	r3, r2
 80027ca:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80027cc:	0023      	movs	r3, r4
 80027ce:	3341      	adds	r3, #65	; 0x41
 80027d0:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027d2:	0022      	movs	r2, r4
 80027d4:	2300      	movs	r3, #0
 80027d6:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 80027d8:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027da:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80027dc:	7023      	strb	r3, [r4, #0]
}
 80027de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080027e0 <I2C_IsAcknowledgeFailed>:
{
 80027e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027e2:	6803      	ldr	r3, [r0, #0]
{
 80027e4:	0004      	movs	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027e6:	6998      	ldr	r0, [r3, #24]
 80027e8:	2310      	movs	r3, #16
{
 80027ea:	000e      	movs	r6, r1
 80027ec:	0017      	movs	r7, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027ee:	4018      	ands	r0, r3
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80027f0:	2520      	movs	r5, #32
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80027f2:	2800      	cmp	r0, #0
 80027f4:	d118      	bne.n	8002828 <I2C_IsAcknowledgeFailed+0x48>
}
 80027f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if (Timeout != HAL_MAX_DELAY)
 80027f8:	1c72      	adds	r2, r6, #1
 80027fa:	d016      	beq.n	800282a <I2C_IsAcknowledgeFailed+0x4a>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027fc:	f7ff fde0 	bl	80023c0 <HAL_GetTick>
 8002800:	1bc0      	subs	r0, r0, r7
 8002802:	4286      	cmp	r6, r0
 8002804:	d301      	bcc.n	800280a <I2C_IsAcknowledgeFailed+0x2a>
 8002806:	2e00      	cmp	r6, #0
 8002808:	d10e      	bne.n	8002828 <I2C_IsAcknowledgeFailed+0x48>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800280a:	2220      	movs	r2, #32
 800280c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800280e:	4313      	orrs	r3, r2
 8002810:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002812:	0023      	movs	r3, r4
 8002814:	3341      	adds	r3, #65	; 0x41
 8002816:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002818:	0022      	movs	r2, r4
 800281a:	2300      	movs	r3, #0
 800281c:	3242      	adds	r2, #66	; 0x42
    __HAL_UNLOCK(hi2c);
 800281e:	3440      	adds	r4, #64	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002820:	7013      	strb	r3, [r2, #0]
    return HAL_ERROR;
 8002822:	2001      	movs	r0, #1
    __HAL_UNLOCK(hi2c);
 8002824:	7023      	strb	r3, [r4, #0]
    return HAL_ERROR;
 8002826:	e7e6      	b.n	80027f6 <I2C_IsAcknowledgeFailed+0x16>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002828:	6823      	ldr	r3, [r4, #0]
 800282a:	699a      	ldr	r2, [r3, #24]
 800282c:	422a      	tst	r2, r5
 800282e:	d0e3      	beq.n	80027f8 <I2C_IsAcknowledgeFailed+0x18>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002830:	2210      	movs	r2, #16
    I2C_Flush_TXDR(hi2c);
 8002832:	0020      	movs	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002834:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002836:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002838:	f7ff ff86 	bl	8002748 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800283c:	6822      	ldr	r2, [r4, #0]
 800283e:	4906      	ldr	r1, [pc, #24]	; (8002858 <I2C_IsAcknowledgeFailed+0x78>)
 8002840:	6853      	ldr	r3, [r2, #4]
 8002842:	400b      	ands	r3, r1
 8002844:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002846:	2304      	movs	r3, #4
 8002848:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800284a:	4313      	orrs	r3, r2
 800284c:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800284e:	0023      	movs	r3, r4
 8002850:	3341      	adds	r3, #65	; 0x41
 8002852:	701d      	strb	r5, [r3, #0]
 8002854:	e7e0      	b.n	8002818 <I2C_IsAcknowledgeFailed+0x38>
 8002856:	46c0      	nop			; (mov r8, r8)
 8002858:	fe00e800 	.word	0xfe00e800

0800285c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800285c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800285e:	0004      	movs	r4, r0
 8002860:	000d      	movs	r5, r1
 8002862:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002864:	2702      	movs	r7, #2
 8002866:	6823      	ldr	r3, [r4, #0]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	423b      	tst	r3, r7
 800286c:	d001      	beq.n	8002872 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 800286e:	2000      	movs	r0, #0
}
 8002870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002872:	0032      	movs	r2, r6
 8002874:	0029      	movs	r1, r5
 8002876:	0020      	movs	r0, r4
 8002878:	f7ff ffb2 	bl	80027e0 <I2C_IsAcknowledgeFailed>
 800287c:	2800      	cmp	r0, #0
 800287e:	d115      	bne.n	80028ac <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002880:	1c6b      	adds	r3, r5, #1
 8002882:	d0f0      	beq.n	8002866 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002884:	f7ff fd9c 	bl	80023c0 <HAL_GetTick>
 8002888:	1b80      	subs	r0, r0, r6
 800288a:	4285      	cmp	r5, r0
 800288c:	d301      	bcc.n	8002892 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 800288e:	2d00      	cmp	r5, #0
 8002890:	d1e9      	bne.n	8002866 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002892:	2220      	movs	r2, #32
 8002894:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002896:	4313      	orrs	r3, r2
 8002898:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800289a:	0023      	movs	r3, r4
 800289c:	3341      	adds	r3, #65	; 0x41
 800289e:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a0:	0022      	movs	r2, r4
 80028a2:	2300      	movs	r3, #0
 80028a4:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 80028a6:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a8:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80028aa:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80028ac:	2001      	movs	r0, #1
 80028ae:	e7df      	b.n	8002870 <I2C_WaitOnTXISFlagUntilTimeout+0x14>

080028b0 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80028b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028b2:	0004      	movs	r4, r0
 80028b4:	000d      	movs	r5, r1
 80028b6:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028b8:	2720      	movs	r7, #32
 80028ba:	6823      	ldr	r3, [r4, #0]
 80028bc:	699b      	ldr	r3, [r3, #24]
 80028be:	423b      	tst	r3, r7
 80028c0:	d001      	beq.n	80028c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 80028c2:	2000      	movs	r0, #0
}
 80028c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80028c6:	0032      	movs	r2, r6
 80028c8:	0029      	movs	r1, r5
 80028ca:	0020      	movs	r0, r4
 80028cc:	f7ff ff88 	bl	80027e0 <I2C_IsAcknowledgeFailed>
 80028d0:	2800      	cmp	r0, #0
 80028d2:	d113      	bne.n	80028fc <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028d4:	f7ff fd74 	bl	80023c0 <HAL_GetTick>
 80028d8:	1b80      	subs	r0, r0, r6
 80028da:	4285      	cmp	r5, r0
 80028dc:	d301      	bcc.n	80028e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 80028de:	2d00      	cmp	r5, #0
 80028e0:	d1eb      	bne.n	80028ba <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028e2:	2220      	movs	r2, #32
 80028e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80028e6:	4313      	orrs	r3, r2
 80028e8:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80028ea:	0023      	movs	r3, r4
 80028ec:	3341      	adds	r3, #65	; 0x41
 80028ee:	701a      	strb	r2, [r3, #0]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028f0:	0022      	movs	r2, r4
 80028f2:	2300      	movs	r3, #0
 80028f4:	3242      	adds	r2, #66	; 0x42
      __HAL_UNLOCK(hi2c);
 80028f6:	3440      	adds	r4, #64	; 0x40
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028f8:	7013      	strb	r3, [r2, #0]
      __HAL_UNLOCK(hi2c);
 80028fa:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 80028fc:	2001      	movs	r0, #1
 80028fe:	e7e1      	b.n	80028c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>

08002900 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002902:	0004      	movs	r4, r0
 8002904:	000d      	movs	r5, r1
 8002906:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002908:	2604      	movs	r6, #4
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	4233      	tst	r3, r6
 8002910:	d111      	bne.n	8002936 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002912:	003a      	movs	r2, r7
 8002914:	0029      	movs	r1, r5
 8002916:	0020      	movs	r0, r4
 8002918:	f7ff ff62 	bl	80027e0 <I2C_IsAcknowledgeFailed>
 800291c:	2800      	cmp	r0, #0
 800291e:	d11a      	bne.n	8002956 <I2C_WaitOnRXNEFlagUntilTimeout+0x56>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002920:	2120      	movs	r1, #32
 8002922:	6823      	ldr	r3, [r4, #0]
 8002924:	699a      	ldr	r2, [r3, #24]
 8002926:	420a      	tst	r2, r1
 8002928:	d017      	beq.n	800295a <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800292a:	699a      	ldr	r2, [r3, #24]
 800292c:	4232      	tst	r2, r6
 800292e:	d004      	beq.n	800293a <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
 8002930:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8002932:	2a00      	cmp	r2, #0
 8002934:	d001      	beq.n	800293a <I2C_WaitOnRXNEFlagUntilTimeout+0x3a>
        return HAL_OK;
 8002936:	2000      	movs	r0, #0
}
 8002938:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800293a:	2120      	movs	r1, #32
 800293c:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 800293e:	685a      	ldr	r2, [r3, #4]
 8002940:	480e      	ldr	r0, [pc, #56]	; (800297c <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>)
 8002942:	4002      	ands	r2, r0
 8002944:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 8002946:	0022      	movs	r2, r4
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002948:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800294a:	3241      	adds	r2, #65	; 0x41
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800294c:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800294e:	7011      	strb	r1, [r2, #0]
        __HAL_UNLOCK(hi2c);
 8002950:	3440      	adds	r4, #64	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002952:	7053      	strb	r3, [r2, #1]
      __HAL_UNLOCK(hi2c);
 8002954:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8002956:	2001      	movs	r0, #1
 8002958:	e7ee      	b.n	8002938 <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800295a:	f7ff fd31 	bl	80023c0 <HAL_GetTick>
 800295e:	1bc0      	subs	r0, r0, r7
 8002960:	4285      	cmp	r5, r0
 8002962:	d301      	bcc.n	8002968 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
 8002964:	2d00      	cmp	r5, #0
 8002966:	d1d0      	bne.n	800290a <I2C_WaitOnRXNEFlagUntilTimeout+0xa>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002968:	2220      	movs	r2, #32
 800296a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800296c:	4313      	orrs	r3, r2
 800296e:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002970:	0023      	movs	r3, r4
 8002972:	3341      	adds	r3, #65	; 0x41
 8002974:	701a      	strb	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);
 8002976:	3440      	adds	r4, #64	; 0x40
 8002978:	2300      	movs	r3, #0
 800297a:	e7eb      	b.n	8002954 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800297c:	fe00e800 	.word	0xfe00e800

08002980 <HAL_I2C_Init>:
{
 8002980:	b570      	push	{r4, r5, r6, lr}
 8002982:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002984:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8002986:	2c00      	cmp	r4, #0
 8002988:	d03f      	beq.n	8002a0a <HAL_I2C_Init+0x8a>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800298a:	0025      	movs	r5, r4
 800298c:	3541      	adds	r5, #65	; 0x41
 800298e:	782b      	ldrb	r3, [r5, #0]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d105      	bne.n	80029a2 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8002996:	0022      	movs	r2, r4
 8002998:	3240      	adds	r2, #64	; 0x40
 800299a:	7013      	strb	r3, [r2, #0]
    HAL_I2C_MspInit(hi2c);
 800299c:	0020      	movs	r0, r4
 800299e:	f001 fe3b 	bl	8004618 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80029a2:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80029a4:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 80029a6:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 80029a8:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029aa:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	68a6      	ldr	r6, [r4, #8]
 80029b0:	438a      	bics	r2, r1
 80029b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029b4:	6861      	ldr	r1, [r4, #4]
 80029b6:	4a1a      	ldr	r2, [pc, #104]	; (8002a20 <HAL_I2C_Init+0xa0>)
 80029b8:	400a      	ands	r2, r1
 80029ba:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029bc:	6899      	ldr	r1, [r3, #8]
 80029be:	4a19      	ldr	r2, [pc, #100]	; (8002a24 <HAL_I2C_Init+0xa4>)
 80029c0:	4011      	ands	r1, r2
 80029c2:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029c4:	2801      	cmp	r0, #1
 80029c6:	d121      	bne.n	8002a0c <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029c8:	2180      	movs	r1, #128	; 0x80
 80029ca:	0209      	lsls	r1, r1, #8
 80029cc:	4331      	orrs	r1, r6
 80029ce:	6099      	str	r1, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029d0:	6858      	ldr	r0, [r3, #4]
 80029d2:	4915      	ldr	r1, [pc, #84]	; (8002a28 <HAL_I2C_Init+0xa8>)
 80029d4:	4301      	orrs	r1, r0
 80029d6:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029d8:	68d9      	ldr	r1, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029da:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029dc:	400a      	ands	r2, r1
 80029de:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80029e0:	6961      	ldr	r1, [r4, #20]
 80029e2:	6922      	ldr	r2, [r4, #16]
 80029e4:	430a      	orrs	r2, r1
 80029e6:	69a1      	ldr	r1, [r4, #24]
 80029e8:	0209      	lsls	r1, r1, #8
 80029ea:	430a      	orrs	r2, r1
 80029ec:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80029ee:	6a21      	ldr	r1, [r4, #32]
 80029f0:	69e2      	ldr	r2, [r4, #28]
 80029f2:	430a      	orrs	r2, r1
 80029f4:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 80029f6:	2201      	movs	r2, #1
 80029f8:	6819      	ldr	r1, [r3, #0]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 80029fe:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a00:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a02:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a04:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a06:	3442      	adds	r4, #66	; 0x42
 8002a08:	7020      	strb	r0, [r4, #0]
}
 8002a0a:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a0c:	2184      	movs	r1, #132	; 0x84
 8002a0e:	0209      	lsls	r1, r1, #8
 8002a10:	4331      	orrs	r1, r6
 8002a12:	6099      	str	r1, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a14:	2802      	cmp	r0, #2
 8002a16:	d1db      	bne.n	80029d0 <HAL_I2C_Init+0x50>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002a18:	2180      	movs	r1, #128	; 0x80
 8002a1a:	0109      	lsls	r1, r1, #4
 8002a1c:	6059      	str	r1, [r3, #4]
 8002a1e:	e7d7      	b.n	80029d0 <HAL_I2C_Init+0x50>
 8002a20:	f0ffffff 	.word	0xf0ffffff
 8002a24:	ffff7fff 	.word	0xffff7fff
 8002a28:	02008000 	.word	0x02008000

08002a2c <HAL_I2C_DeInit>:
{
 8002a2c:	b570      	push	{r4, r5, r6, lr}
 8002a2e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002a30:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8002a32:	2c00      	cmp	r4, #0
 8002a34:	d013      	beq.n	8002a5e <HAL_I2C_DeInit+0x32>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a36:	0025      	movs	r5, r4
 8002a38:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 8002a3a:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a3c:	3541      	adds	r5, #65	; 0x41
 8002a3e:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8002a40:	6813      	ldr	r3, [r2, #0]
 8002a42:	4383      	bics	r3, r0
 8002a44:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 8002a46:	0020      	movs	r0, r4
 8002a48:	f001 fe16 	bl	8004678 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a4c:	2000      	movs	r0, #0
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a4e:	0023      	movs	r3, r4
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a50:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a52:	3342      	adds	r3, #66	; 0x42
  hi2c->State = HAL_I2C_STATE_RESET;
 8002a54:	7028      	strb	r0, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a56:	6320      	str	r0, [r4, #48]	; 0x30
  __HAL_UNLOCK(hi2c);
 8002a58:	3440      	adds	r4, #64	; 0x40
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a5a:	7018      	strb	r0, [r3, #0]
  __HAL_UNLOCK(hi2c);
 8002a5c:	7020      	strb	r0, [r4, #0]
}
 8002a5e:	bd70      	pop	{r4, r5, r6, pc}

08002a60 <HAL_I2C_Master_Transmit>:
{
 8002a60:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a62:	0005      	movs	r5, r0
{
 8002a64:	b087      	sub	sp, #28
 8002a66:	9103      	str	r1, [sp, #12]
 8002a68:	9204      	str	r2, [sp, #16]
 8002a6a:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a6c:	3541      	adds	r5, #65	; 0x41
 8002a6e:	782b      	ldrb	r3, [r5, #0]
{
 8002a70:	0004      	movs	r4, r0
    return HAL_BUSY;
 8002a72:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a74:	2b20      	cmp	r3, #32
 8002a76:	d114      	bne.n	8002aa2 <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 8002a78:	0023      	movs	r3, r4
 8002a7a:	3340      	adds	r3, #64	; 0x40
 8002a7c:	781a      	ldrb	r2, [r3, #0]
 8002a7e:	2a01      	cmp	r2, #1
 8002a80:	d00f      	beq.n	8002aa2 <HAL_I2C_Master_Transmit+0x42>
 8002a82:	2601      	movs	r6, #1
 8002a84:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8002a86:	f7ff fc9b 	bl	80023c0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a8a:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8002a8c:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a8e:	9000      	str	r0, [sp, #0]
 8002a90:	2319      	movs	r3, #25
 8002a92:	0032      	movs	r2, r6
 8002a94:	0209      	lsls	r1, r1, #8
 8002a96:	0020      	movs	r0, r4
 8002a98:	f7ff fe7a 	bl	8002790 <I2C_WaitOnFlagUntilTimeout>
 8002a9c:	2800      	cmp	r0, #0
 8002a9e:	d002      	beq.n	8002aa6 <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 8002aa0:	2001      	movs	r0, #1
}
 8002aa2:	b007      	add	sp, #28
 8002aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002aa6:	2321      	movs	r3, #33	; 0x21
 8002aa8:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002aaa:	0025      	movs	r5, r4
 8002aac:	3b11      	subs	r3, #17
 8002aae:	3542      	adds	r5, #66	; 0x42
 8002ab0:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 8002ab2:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ab4:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002ab6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ab8:	466b      	mov	r3, sp
 8002aba:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8002abc:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002abe:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ac0:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002ac2:	4b30      	ldr	r3, [pc, #192]	; (8002b84 <HAL_I2C_Master_Transmit+0x124>)
 8002ac4:	2aff      	cmp	r2, #255	; 0xff
 8002ac6:	d921      	bls.n	8002b0c <HAL_I2C_Master_Transmit+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ac8:	22ff      	movs	r2, #255	; 0xff
 8002aca:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002acc:	9300      	str	r3, [sp, #0]
 8002ace:	2380      	movs	r3, #128	; 0x80
 8002ad0:	045b      	lsls	r3, r3, #17
 8002ad2:	9903      	ldr	r1, [sp, #12]
 8002ad4:	0020      	movs	r0, r4
 8002ad6:	f7ff fe45 	bl	8002764 <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002ada:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 8002adc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ade:	003a      	movs	r2, r7
 8002ae0:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002ae2:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d119      	bne.n	8002b1c <HAL_I2C_Master_Transmit+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ae8:	f7ff fee2 	bl	80028b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002aec:	2800      	cmp	r0, #0
 8002aee:	d1d7      	bne.n	8002aa0 <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002af0:	2120      	movs	r1, #32
 8002af2:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8002af4:	4e24      	ldr	r6, [pc, #144]	; (8002b88 <HAL_I2C_Master_Transmit+0x128>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002af6:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	4032      	ands	r2, r6
 8002afc:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002afe:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8002b00:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002b02:	3341      	adds	r3, #65	; 0x41
 8002b04:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002b06:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8002b08:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002b0a:	e7ca      	b.n	8002aa2 <HAL_I2C_Master_Transmit+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8002b0c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002b0e:	b292      	uxth	r2, r2
 8002b10:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002b12:	9300      	str	r3, [sp, #0]
 8002b14:	2380      	movs	r3, #128	; 0x80
 8002b16:	b2d2      	uxtb	r2, r2
 8002b18:	049b      	lsls	r3, r3, #18
 8002b1a:	e7da      	b.n	8002ad2 <HAL_I2C_Master_Transmit+0x72>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b1c:	f7ff fe9e 	bl	800285c <I2C_WaitOnTXISFlagUntilTimeout>
 8002b20:	2800      	cmp	r0, #0
 8002b22:	d1bd      	bne.n	8002aa0 <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002b26:	6822      	ldr	r2, [r4, #0]
 8002b28:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8002b2a:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b2c:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002b2e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002b30:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002b32:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002b34:	3b01      	subs	r3, #1
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002b3a:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b3c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002b3e:	b292      	uxth	r2, r2
 8002b40:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d0ca      	beq.n	8002adc <HAL_I2C_Master_Transmit+0x7c>
 8002b46:	2a00      	cmp	r2, #0
 8002b48:	d1c8      	bne.n	8002adc <HAL_I2C_Master_Transmit+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b4a:	9700      	str	r7, [sp, #0]
 8002b4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002b4e:	2180      	movs	r1, #128	; 0x80
 8002b50:	0020      	movs	r0, r4
 8002b52:	f7ff fe1d 	bl	8002790 <I2C_WaitOnFlagUntilTimeout>
 8002b56:	2800      	cmp	r0, #0
 8002b58:	d1a2      	bne.n	8002aa0 <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b5a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002b5c:	2bff      	cmp	r3, #255	; 0xff
 8002b5e:	d909      	bls.n	8002b74 <HAL_I2C_Master_Transmit+0x114>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b60:	2380      	movs	r3, #128	; 0x80
 8002b62:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b64:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b66:	045b      	lsls	r3, r3, #17
 8002b68:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b6a:	9903      	ldr	r1, [sp, #12]
 8002b6c:	0020      	movs	r0, r4
 8002b6e:	f7ff fdf9 	bl	8002764 <I2C_TransferConfig>
 8002b72:	e7b3      	b.n	8002adc <HAL_I2C_Master_Transmit+0x7c>
 8002b74:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8002b76:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b78:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8002b7a:	b292      	uxth	r2, r2
 8002b7c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b7e:	b2d2      	uxtb	r2, r2
 8002b80:	9000      	str	r0, [sp, #0]
 8002b82:	e7f2      	b.n	8002b6a <HAL_I2C_Master_Transmit+0x10a>
 8002b84:	80002000 	.word	0x80002000
 8002b88:	fe00e800 	.word	0xfe00e800

08002b8c <HAL_I2C_Master_Receive>:
{
 8002b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b8e:	0005      	movs	r5, r0
{
 8002b90:	b087      	sub	sp, #28
 8002b92:	9103      	str	r1, [sp, #12]
 8002b94:	9204      	str	r2, [sp, #16]
 8002b96:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b98:	3541      	adds	r5, #65	; 0x41
 8002b9a:	782b      	ldrb	r3, [r5, #0]
{
 8002b9c:	0004      	movs	r4, r0
    return HAL_BUSY;
 8002b9e:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ba0:	2b20      	cmp	r3, #32
 8002ba2:	d114      	bne.n	8002bce <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 8002ba4:	0023      	movs	r3, r4
 8002ba6:	3340      	adds	r3, #64	; 0x40
 8002ba8:	781a      	ldrb	r2, [r3, #0]
 8002baa:	2a01      	cmp	r2, #1
 8002bac:	d00f      	beq.n	8002bce <HAL_I2C_Master_Receive+0x42>
 8002bae:	2601      	movs	r6, #1
 8002bb0:	701e      	strb	r6, [r3, #0]
    tickstart = HAL_GetTick();
 8002bb2:	f7ff fc05 	bl	80023c0 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bb6:	2180      	movs	r1, #128	; 0x80
    tickstart = HAL_GetTick();
 8002bb8:	0007      	movs	r7, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002bba:	9000      	str	r0, [sp, #0]
 8002bbc:	2319      	movs	r3, #25
 8002bbe:	0032      	movs	r2, r6
 8002bc0:	0209      	lsls	r1, r1, #8
 8002bc2:	0020      	movs	r0, r4
 8002bc4:	f7ff fde4 	bl	8002790 <I2C_WaitOnFlagUntilTimeout>
 8002bc8:	2800      	cmp	r0, #0
 8002bca:	d002      	beq.n	8002bd2 <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 8002bcc:	2001      	movs	r0, #1
}
 8002bce:	b007      	add	sp, #28
 8002bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002bd2:	2322      	movs	r3, #34	; 0x22
 8002bd4:	702b      	strb	r3, [r5, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002bd6:	0025      	movs	r5, r4
 8002bd8:	3b12      	subs	r3, #18
 8002bda:	3542      	adds	r5, #66	; 0x42
 8002bdc:	702b      	strb	r3, [r5, #0]
    hi2c->pBuffPtr  = pData;
 8002bde:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002be0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002be2:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 8002be4:	466b      	mov	r3, sp
 8002be6:	8a9b      	ldrh	r3, [r3, #20]
    hi2c->XferISR   = NULL;
 8002be8:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002bea:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bec:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002bee:	4b31      	ldr	r3, [pc, #196]	; (8002cb4 <HAL_I2C_Master_Receive+0x128>)
 8002bf0:	2aff      	cmp	r2, #255	; 0xff
 8002bf2:	d921      	bls.n	8002c38 <HAL_I2C_Master_Receive+0xac>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bf4:	22ff      	movs	r2, #255	; 0xff
 8002bf6:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002bf8:	9300      	str	r3, [sp, #0]
 8002bfa:	2380      	movs	r3, #128	; 0x80
 8002bfc:	045b      	lsls	r3, r3, #17
 8002bfe:	9903      	ldr	r1, [sp, #12]
 8002c00:	0020      	movs	r0, r4
 8002c02:	f7ff fdaf 	bl	8002764 <I2C_TransferConfig>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c06:	26ff      	movs	r6, #255	; 0xff
    while (hi2c->XferCount > 0U)
 8002c08:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c0a:	003a      	movs	r2, r7
 8002c0c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002c0e:	0020      	movs	r0, r4
    while (hi2c->XferCount > 0U)
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d119      	bne.n	8002c48 <HAL_I2C_Master_Receive+0xbc>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c14:	f7ff fe4c 	bl	80028b0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c18:	2800      	cmp	r0, #0
 8002c1a:	d1d7      	bne.n	8002bcc <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c1c:	2120      	movs	r1, #32
 8002c1e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8002c20:	4e25      	ldr	r6, [pc, #148]	; (8002cb8 <HAL_I2C_Master_Receive+0x12c>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c22:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	4032      	ands	r2, r6
 8002c28:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002c2a:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8002c2c:	3440      	adds	r4, #64	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002c2e:	3341      	adds	r3, #65	; 0x41
 8002c30:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c32:	7028      	strb	r0, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8002c34:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8002c36:	e7ca      	b.n	8002bce <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8002c38:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002c3a:	b292      	uxth	r2, r2
 8002c3c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002c3e:	9300      	str	r3, [sp, #0]
 8002c40:	2380      	movs	r3, #128	; 0x80
 8002c42:	b2d2      	uxtb	r2, r2
 8002c44:	049b      	lsls	r3, r3, #18
 8002c46:	e7da      	b.n	8002bfe <HAL_I2C_Master_Receive+0x72>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c48:	f7ff fe5a 	bl	8002900 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c4c:	2800      	cmp	r0, #0
 8002c4e:	d1bd      	bne.n	8002bcc <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002c50:	6823      	ldr	r3, [r4, #0]
 8002c52:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c56:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8002c58:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8002c5a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8002c5c:	3301      	adds	r3, #1
 8002c5e:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8002c60:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002c62:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c6a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002c6c:	b292      	uxth	r2, r2
 8002c6e:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d0c9      	beq.n	8002c08 <HAL_I2C_Master_Receive+0x7c>
 8002c74:	2a00      	cmp	r2, #0
 8002c76:	d1c7      	bne.n	8002c08 <HAL_I2C_Master_Receive+0x7c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c78:	9700      	str	r7, [sp, #0]
 8002c7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002c7c:	2180      	movs	r1, #128	; 0x80
 8002c7e:	0020      	movs	r0, r4
 8002c80:	f7ff fd86 	bl	8002790 <I2C_WaitOnFlagUntilTimeout>
 8002c84:	2800      	cmp	r0, #0
 8002c86:	d1a1      	bne.n	8002bcc <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c88:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002c8a:	2bff      	cmp	r3, #255	; 0xff
 8002c8c:	d909      	bls.n	8002ca2 <HAL_I2C_Master_Receive+0x116>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c8e:	2380      	movs	r3, #128	; 0x80
 8002c90:	22ff      	movs	r2, #255	; 0xff
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c92:	8526      	strh	r6, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002c94:	045b      	lsls	r3, r3, #17
 8002c96:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c98:	9903      	ldr	r1, [sp, #12]
 8002c9a:	0020      	movs	r0, r4
 8002c9c:	f7ff fd62 	bl	8002764 <I2C_TransferConfig>
 8002ca0:	e7b2      	b.n	8002c08 <HAL_I2C_Master_Receive+0x7c>
 8002ca2:	2380      	movs	r3, #128	; 0x80
          hi2c->XferSize = hi2c->XferCount;
 8002ca4:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002ca6:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8002ca8:	b292      	uxth	r2, r2
 8002caa:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002cac:	b2d2      	uxtb	r2, r2
 8002cae:	9000      	str	r0, [sp, #0]
 8002cb0:	e7f2      	b.n	8002c98 <HAL_I2C_Master_Receive+0x10c>
 8002cb2:	46c0      	nop			; (mov r8, r8)
 8002cb4:	80002400 	.word	0x80002400
 8002cb8:	fe00e800 	.word	0xfe00e800

08002cbc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cbe:	0004      	movs	r4, r0
 8002cc0:	3441      	adds	r4, #65	; 0x41
 8002cc2:	7822      	ldrb	r2, [r4, #0]
{
 8002cc4:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cc6:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002cc8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cca:	2a20      	cmp	r2, #32
 8002ccc:	d118      	bne.n	8002d00 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_LOCK(hi2c);
 8002cce:	001d      	movs	r5, r3
 8002cd0:	3540      	adds	r5, #64	; 0x40
 8002cd2:	782e      	ldrb	r6, [r5, #0]
 8002cd4:	2e01      	cmp	r6, #1
 8002cd6:	d013      	beq.n	8002d00 <HAL_I2CEx_ConfigAnalogFilter+0x44>
    __HAL_I2C_DISABLE(hi2c);
 8002cd8:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cda:	3022      	adds	r0, #34	; 0x22
 8002cdc:	7020      	strb	r0, [r4, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002cde:	681e      	ldr	r6, [r3, #0]
 8002ce0:	3823      	subs	r0, #35	; 0x23
 8002ce2:	4386      	bics	r6, r0
 8002ce4:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002ce6:	681e      	ldr	r6, [r3, #0]
 8002ce8:	4f06      	ldr	r7, [pc, #24]	; (8002d04 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
 8002cea:	403e      	ands	r6, r7
 8002cec:	601e      	str	r6, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8002cee:	681e      	ldr	r6, [r3, #0]
 8002cf0:	4331      	orrs	r1, r6
 8002cf2:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002cf4:	6819      	ldr	r1, [r3, #0]
 8002cf6:	4308      	orrs	r0, r1
 8002cf8:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8002cfa:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002cfc:	7022      	strb	r2, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8002cfe:	7028      	strb	r0, [r5, #0]
  }
}
 8002d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	ffffefff 	.word	0xffffefff

08002d08 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d08:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d0a:	0005      	movs	r5, r0
 8002d0c:	3541      	adds	r5, #65	; 0x41
 8002d0e:	782a      	ldrb	r2, [r5, #0]
{
 8002d10:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d12:	b2d2      	uxtb	r2, r2

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002d14:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d16:	2a20      	cmp	r2, #32
 8002d18:	d117      	bne.n	8002d4a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8002d1a:	001c      	movs	r4, r3
 8002d1c:	3440      	adds	r4, #64	; 0x40
 8002d1e:	7826      	ldrb	r6, [r4, #0]
 8002d20:	2e01      	cmp	r6, #1
 8002d22:	d012      	beq.n	8002d4a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_I2C_DISABLE(hi2c);
 8002d24:	681b      	ldr	r3, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d26:	3022      	adds	r0, #34	; 0x22
 8002d28:	7028      	strb	r0, [r5, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002d2a:	681e      	ldr	r6, [r3, #0]
 8002d2c:	3823      	subs	r0, #35	; 0x23
 8002d2e:	4386      	bics	r6, r0
 8002d30:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8002d32:	681e      	ldr	r6, [r3, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002d34:	4f05      	ldr	r7, [pc, #20]	; (8002d4c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    tmpreg |= DigitalFilter << 8U;
 8002d36:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8002d38:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8002d3a:	4331      	orrs	r1, r6
    hi2c->Instance->CR1 = tmpreg;
 8002d3c:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002d3e:	6819      	ldr	r1, [r3, #0]
 8002d40:	4308      	orrs	r0, r1
 8002d42:	6018      	str	r0, [r3, #0]
    __HAL_UNLOCK(hi2c);
 8002d44:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002d46:	702a      	strb	r2, [r5, #0]
    __HAL_UNLOCK(hi2c);
 8002d48:	7020      	strb	r0, [r4, #0]
  }
}
 8002d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d4c:	fffff0ff 	.word	0xfffff0ff

08002d50 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d50:	2380      	movs	r3, #128	; 0x80
 8002d52:	4a03      	ldr	r2, [pc, #12]	; (8002d60 <HAL_PWR_EnableBkUpAccess+0x10>)
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	6811      	ldr	r1, [r2, #0]
 8002d58:	430b      	orrs	r3, r1
 8002d5a:	6013      	str	r3, [r2, #0]
}
 8002d5c:	4770      	bx	lr
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	40007000 	.word	0x40007000

08002d64 <HAL_PWR_DisablePVD>:
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
  /* Disable the power voltage detector */
  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 8002d64:	2110      	movs	r1, #16
 8002d66:	4a02      	ldr	r2, [pc, #8]	; (8002d70 <HAL_PWR_DisablePVD+0xc>)
 8002d68:	6813      	ldr	r3, [r2, #0]
 8002d6a:	438b      	bics	r3, r1
 8002d6c:	6013      	str	r3, [r2, #0]
}
 8002d6e:	4770      	bx	lr
 8002d70:	40007000 	.word	0x40007000

08002d74 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8002d74:	b510      	push	{r4, lr}

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8002d76:	2403      	movs	r4, #3
  tmpreg = PWR->CR;
 8002d78:	4a0a      	ldr	r2, [pc, #40]	; (8002da4 <HAL_PWR_EnterSTOPMode+0x30>)
 8002d7a:	6813      	ldr	r3, [r2, #0]
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8002d7c:	43a3      	bics	r3, r4

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8002d7e:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8002d80:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8002d82:	2204      	movs	r2, #4
 8002d84:	4b08      	ldr	r3, [pc, #32]	; (8002da8 <HAL_PWR_EnterSTOPMode+0x34>)
 8002d86:	6918      	ldr	r0, [r3, #16]
 8002d88:	4302      	orrs	r2, r0
 8002d8a:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8002d8c:	2901      	cmp	r1, #1
 8002d8e:	d105      	bne.n	8002d9c <HAL_PWR_EnterSTOPMode+0x28>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8002d90:	bf30      	wfi
    __WFE();
    __WFE();
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8002d92:	2104      	movs	r1, #4
 8002d94:	691a      	ldr	r2, [r3, #16]
 8002d96:	438a      	bics	r2, r1
 8002d98:	611a      	str	r2, [r3, #16]

}
 8002d9a:	bd10      	pop	{r4, pc}
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 8002d9c:	bf40      	sev
  __ASM volatile ("wfe");
 8002d9e:	bf20      	wfe
 8002da0:	bf20      	wfe
 8002da2:	e7f6      	b.n	8002d92 <HAL_PWR_EnterSTOPMode+0x1e>
 8002da4:	40007000 	.word	0x40007000
 8002da8:	e000ed00 	.word	0xe000ed00

08002dac <HAL_PWREx_EnableUltraLowPower>:
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8002dac:	2380      	movs	r3, #128	; 0x80
 8002dae:	4a03      	ldr	r2, [pc, #12]	; (8002dbc <HAL_PWREx_EnableUltraLowPower+0x10>)
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	6811      	ldr	r1, [r2, #0]
 8002db4:	430b      	orrs	r3, r1
 8002db6:	6013      	str	r3, [r2, #0]
}
 8002db8:	4770      	bx	lr
 8002dba:	46c0      	nop			; (mov r8, r8)
 8002dbc:	40007000 	.word	0x40007000

08002dc0 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dc0:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8002dc2:	4b18      	ldr	r3, [pc, #96]	; (8002e24 <HAL_RCC_GetSysClockFreq+0x64>)
{
 8002dc4:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8002dc6:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8002dc8:	400a      	ands	r2, r1
 8002dca:	2a08      	cmp	r2, #8
 8002dcc:	d026      	beq.n	8002e1c <HAL_RCC_GetSysClockFreq+0x5c>
 8002dce:	2a0c      	cmp	r2, #12
 8002dd0:	d006      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0x20>
 8002dd2:	2a04      	cmp	r2, #4
 8002dd4:	d11a      	bne.n	8002e0c <HAL_RCC_GetSysClockFreq+0x4c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	06db      	lsls	r3, r3, #27
 8002dda:	d421      	bmi.n	8002e20 <HAL_RCC_GetSysClockFreq+0x60>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8002ddc:	4812      	ldr	r0, [pc, #72]	; (8002e28 <HAL_RCC_GetSysClockFreq+0x68>)
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8002dde:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002de0:	028a      	lsls	r2, r1, #10
 8002de2:	4812      	ldr	r0, [pc, #72]	; (8002e2c <HAL_RCC_GetSysClockFreq+0x6c>)
 8002de4:	0f12      	lsrs	r2, r2, #28
 8002de6:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002de8:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dea:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002dec:	0f89      	lsrs	r1, r1, #30
 8002dee:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002df0:	03c0      	lsls	r0, r0, #15
 8002df2:	d504      	bpl.n	8002dfe <HAL_RCC_GetSysClockFreq+0x3e>
        pllvco = (HSE_VALUE * pllm) / plld;
 8002df4:	480e      	ldr	r0, [pc, #56]	; (8002e30 <HAL_RCC_GetSysClockFreq+0x70>)
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002df6:	4350      	muls	r0, r2
 8002df8:	f7fd f9a2 	bl	8000140 <__udivsi3>
 8002dfc:	e7ef      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x1e>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	06db      	lsls	r3, r3, #27
 8002e02:	d501      	bpl.n	8002e08 <HAL_RCC_GetSysClockFreq+0x48>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002e04:	480b      	ldr	r0, [pc, #44]	; (8002e34 <HAL_RCC_GetSysClockFreq+0x74>)
 8002e06:	e7f6      	b.n	8002df6 <HAL_RCC_GetSysClockFreq+0x36>
         pllvco = (HSI_VALUE * pllm) / plld;
 8002e08:	4807      	ldr	r0, [pc, #28]	; (8002e28 <HAL_RCC_GetSysClockFreq+0x68>)
 8002e0a:	e7f4      	b.n	8002df6 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002e0c:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002e0e:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002e10:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002e12:	041b      	lsls	r3, r3, #16
 8002e14:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002e16:	3301      	adds	r3, #1
 8002e18:	4098      	lsls	r0, r3
 8002e1a:	e7e0      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x1e>
      sysclockfreq = HSE_VALUE;
 8002e1c:	4804      	ldr	r0, [pc, #16]	; (8002e30 <HAL_RCC_GetSysClockFreq+0x70>)
 8002e1e:	e7de      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x1e>
        sysclockfreq =  (HSI_VALUE >> 2);
 8002e20:	4804      	ldr	r0, [pc, #16]	; (8002e34 <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 8002e22:	e7dc      	b.n	8002dde <HAL_RCC_GetSysClockFreq+0x1e>
 8002e24:	40021000 	.word	0x40021000
 8002e28:	00f42400 	.word	0x00f42400
 8002e2c:	080073cf 	.word	0x080073cf
 8002e30:	007a1200 	.word	0x007a1200
 8002e34:	003d0900 	.word	0x003d0900

08002e38 <HAL_RCC_OscConfig>:
{
 8002e38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e3a:	0005      	movs	r5, r0
 8002e3c:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 8002e3e:	2800      	cmp	r0, #0
 8002e40:	d102      	bne.n	8002e48 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8002e42:	2001      	movs	r0, #1
}
 8002e44:	b007      	add	sp, #28
 8002e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e48:	230c      	movs	r3, #12
 8002e4a:	4cbe      	ldr	r4, [pc, #760]	; (8003144 <HAL_RCC_OscConfig+0x30c>)
 8002e4c:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e4e:	68e2      	ldr	r2, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e50:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e52:	2380      	movs	r3, #128	; 0x80
 8002e54:	025b      	lsls	r3, r3, #9
 8002e56:	401a      	ands	r2, r3
 8002e58:	9201      	str	r2, [sp, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e5a:	6802      	ldr	r2, [r0, #0]
 8002e5c:	07d2      	lsls	r2, r2, #31
 8002e5e:	d441      	bmi.n	8002ee4 <HAL_RCC_OscConfig+0xac>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e60:	682b      	ldr	r3, [r5, #0]
 8002e62:	079b      	lsls	r3, r3, #30
 8002e64:	d500      	bpl.n	8002e68 <HAL_RCC_OscConfig+0x30>
 8002e66:	e087      	b.n	8002f78 <HAL_RCC_OscConfig+0x140>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e68:	682b      	ldr	r3, [r5, #0]
 8002e6a:	06db      	lsls	r3, r3, #27
 8002e6c:	d528      	bpl.n	8002ec0 <HAL_RCC_OscConfig+0x88>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8002e6e:	2e00      	cmp	r6, #0
 8002e70:	d000      	beq.n	8002e74 <HAL_RCC_OscConfig+0x3c>
 8002e72:	e0d9      	b.n	8003028 <HAL_RCC_OscConfig+0x1f0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e74:	6823      	ldr	r3, [r4, #0]
 8002e76:	059b      	lsls	r3, r3, #22
 8002e78:	d502      	bpl.n	8002e80 <HAL_RCC_OscConfig+0x48>
 8002e7a:	69eb      	ldr	r3, [r5, #28]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d0e0      	beq.n	8002e42 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e80:	6862      	ldr	r2, [r4, #4]
 8002e82:	49b1      	ldr	r1, [pc, #708]	; (8003148 <HAL_RCC_OscConfig+0x310>)
 8002e84:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002e86:	400a      	ands	r2, r1
 8002e88:	431a      	orrs	r2, r3
 8002e8a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e8c:	6861      	ldr	r1, [r4, #4]
 8002e8e:	6a2a      	ldr	r2, [r5, #32]
 8002e90:	0209      	lsls	r1, r1, #8
 8002e92:	0a09      	lsrs	r1, r1, #8
 8002e94:	0612      	lsls	r2, r2, #24
 8002e96:	430a      	orrs	r2, r1
 8002e98:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002e9a:	2280      	movs	r2, #128	; 0x80
 8002e9c:	0b5b      	lsrs	r3, r3, #13
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	0212      	lsls	r2, r2, #8
 8002ea2:	409a      	lsls	r2, r3
 8002ea4:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002ea6:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002ea8:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002eaa:	060a      	lsls	r2, r1, #24
 8002eac:	49a7      	ldr	r1, [pc, #668]	; (800314c <HAL_RCC_OscConfig+0x314>)
 8002eae:	0f12      	lsrs	r2, r2, #28
 8002eb0:	5c8a      	ldrb	r2, [r1, r2]
 8002eb2:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002eb4:	4aa6      	ldr	r2, [pc, #664]	; (8003150 <HAL_RCC_OscConfig+0x318>)
 8002eb6:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002eb8:	f7ff fa3e 	bl	8002338 <HAL_InitTick>
        if(status != HAL_OK)
 8002ebc:	2800      	cmp	r0, #0
 8002ebe:	d1c1      	bne.n	8002e44 <HAL_RCC_OscConfig+0xc>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ec0:	682b      	ldr	r3, [r5, #0]
 8002ec2:	071b      	lsls	r3, r3, #28
 8002ec4:	d500      	bpl.n	8002ec8 <HAL_RCC_OscConfig+0x90>
 8002ec6:	e0e6      	b.n	8003096 <HAL_RCC_OscConfig+0x25e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ec8:	682b      	ldr	r3, [r5, #0]
 8002eca:	075b      	lsls	r3, r3, #29
 8002ecc:	d500      	bpl.n	8002ed0 <HAL_RCC_OscConfig+0x98>
 8002ece:	e108      	b.n	80030e2 <HAL_RCC_OscConfig+0x2aa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ed0:	682b      	ldr	r3, [r5, #0]
 8002ed2:	069b      	lsls	r3, r3, #26
 8002ed4:	d500      	bpl.n	8002ed8 <HAL_RCC_OscConfig+0xa0>
 8002ed6:	e18d      	b.n	80031f4 <HAL_RCC_OscConfig+0x3bc>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ed8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d000      	beq.n	8002ee0 <HAL_RCC_OscConfig+0xa8>
 8002ede:	e1bc      	b.n	800325a <HAL_RCC_OscConfig+0x422>
  return HAL_OK;
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	e7af      	b.n	8002e44 <HAL_RCC_OscConfig+0xc>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ee4:	2e08      	cmp	r6, #8
 8002ee6:	d004      	beq.n	8002ef2 <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ee8:	2e0c      	cmp	r6, #12
 8002eea:	d109      	bne.n	8002f00 <HAL_RCC_OscConfig+0xc8>
 8002eec:	9a01      	ldr	r2, [sp, #4]
 8002eee:	2a00      	cmp	r2, #0
 8002ef0:	d006      	beq.n	8002f00 <HAL_RCC_OscConfig+0xc8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	039b      	lsls	r3, r3, #14
 8002ef6:	d5b3      	bpl.n	8002e60 <HAL_RCC_OscConfig+0x28>
 8002ef8:	686b      	ldr	r3, [r5, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1b0      	bne.n	8002e60 <HAL_RCC_OscConfig+0x28>
 8002efe:	e7a0      	b.n	8002e42 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f00:	686a      	ldr	r2, [r5, #4]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d111      	bne.n	8002f2a <HAL_RCC_OscConfig+0xf2>
 8002f06:	6822      	ldr	r2, [r4, #0]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002f0c:	f7ff fa58 	bl	80023c0 <HAL_GetTick>
 8002f10:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f12:	2280      	movs	r2, #128	; 0x80
 8002f14:	6823      	ldr	r3, [r4, #0]
 8002f16:	0292      	lsls	r2, r2, #10
 8002f18:	4213      	tst	r3, r2
 8002f1a:	d1a1      	bne.n	8002e60 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f1c:	f7ff fa50 	bl	80023c0 <HAL_GetTick>
 8002f20:	1bc0      	subs	r0, r0, r7
 8002f22:	2864      	cmp	r0, #100	; 0x64
 8002f24:	d9f5      	bls.n	8002f12 <HAL_RCC_OscConfig+0xda>
            return HAL_TIMEOUT;
 8002f26:	2003      	movs	r0, #3
 8002f28:	e78c      	b.n	8002e44 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f2a:	21a0      	movs	r1, #160	; 0xa0
 8002f2c:	02c9      	lsls	r1, r1, #11
 8002f2e:	428a      	cmp	r2, r1
 8002f30:	d105      	bne.n	8002f3e <HAL_RCC_OscConfig+0x106>
 8002f32:	2280      	movs	r2, #128	; 0x80
 8002f34:	6821      	ldr	r1, [r4, #0]
 8002f36:	02d2      	lsls	r2, r2, #11
 8002f38:	430a      	orrs	r2, r1
 8002f3a:	6022      	str	r2, [r4, #0]
 8002f3c:	e7e3      	b.n	8002f06 <HAL_RCC_OscConfig+0xce>
 8002f3e:	6821      	ldr	r1, [r4, #0]
 8002f40:	4884      	ldr	r0, [pc, #528]	; (8003154 <HAL_RCC_OscConfig+0x31c>)
 8002f42:	4001      	ands	r1, r0
 8002f44:	6021      	str	r1, [r4, #0]
 8002f46:	6821      	ldr	r1, [r4, #0]
 8002f48:	400b      	ands	r3, r1
 8002f4a:	9305      	str	r3, [sp, #20]
 8002f4c:	9b05      	ldr	r3, [sp, #20]
 8002f4e:	4982      	ldr	r1, [pc, #520]	; (8003158 <HAL_RCC_OscConfig+0x320>)
 8002f50:	6823      	ldr	r3, [r4, #0]
 8002f52:	400b      	ands	r3, r1
 8002f54:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f56:	2a00      	cmp	r2, #0
 8002f58:	d1d8      	bne.n	8002f0c <HAL_RCC_OscConfig+0xd4>
        tickstart = HAL_GetTick();
 8002f5a:	f7ff fa31 	bl	80023c0 <HAL_GetTick>
 8002f5e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002f60:	2280      	movs	r2, #128	; 0x80
 8002f62:	6823      	ldr	r3, [r4, #0]
 8002f64:	0292      	lsls	r2, r2, #10
 8002f66:	4213      	tst	r3, r2
 8002f68:	d100      	bne.n	8002f6c <HAL_RCC_OscConfig+0x134>
 8002f6a:	e779      	b.n	8002e60 <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f6c:	f7ff fa28 	bl	80023c0 <HAL_GetTick>
 8002f70:	1bc0      	subs	r0, r0, r7
 8002f72:	2864      	cmp	r0, #100	; 0x64
 8002f74:	d9f4      	bls.n	8002f60 <HAL_RCC_OscConfig+0x128>
 8002f76:	e7d6      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
    hsi_state = RCC_OscInitStruct->HSIState;
 8002f78:	68ea      	ldr	r2, [r5, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f7a:	2e04      	cmp	r6, #4
 8002f7c:	d004      	beq.n	8002f88 <HAL_RCC_OscConfig+0x150>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f7e:	2e0c      	cmp	r6, #12
 8002f80:	d125      	bne.n	8002fce <HAL_RCC_OscConfig+0x196>
 8002f82:	9b01      	ldr	r3, [sp, #4]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d122      	bne.n	8002fce <HAL_RCC_OscConfig+0x196>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002f88:	6823      	ldr	r3, [r4, #0]
 8002f8a:	075b      	lsls	r3, r3, #29
 8002f8c:	d502      	bpl.n	8002f94 <HAL_RCC_OscConfig+0x15c>
 8002f8e:	2a00      	cmp	r2, #0
 8002f90:	d100      	bne.n	8002f94 <HAL_RCC_OscConfig+0x15c>
 8002f92:	e756      	b.n	8002e42 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f94:	6861      	ldr	r1, [r4, #4]
 8002f96:	692b      	ldr	r3, [r5, #16]
 8002f98:	4870      	ldr	r0, [pc, #448]	; (800315c <HAL_RCC_OscConfig+0x324>)
 8002f9a:	021b      	lsls	r3, r3, #8
 8002f9c:	4001      	ands	r1, r0
 8002f9e:	430b      	orrs	r3, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002fa0:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fa2:	6063      	str	r3, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002fa4:	6823      	ldr	r3, [r4, #0]
 8002fa6:	438b      	bics	r3, r1
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fac:	f7ff ff08 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8002fb0:	68e3      	ldr	r3, [r4, #12]
 8002fb2:	4a66      	ldr	r2, [pc, #408]	; (800314c <HAL_RCC_OscConfig+0x314>)
 8002fb4:	061b      	lsls	r3, r3, #24
 8002fb6:	0f1b      	lsrs	r3, r3, #28
 8002fb8:	5cd3      	ldrb	r3, [r2, r3]
 8002fba:	40d8      	lsrs	r0, r3
 8002fbc:	4b64      	ldr	r3, [pc, #400]	; (8003150 <HAL_RCC_OscConfig+0x318>)
 8002fbe:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	f7ff f9b9 	bl	8002338 <HAL_InitTick>
      if(status != HAL_OK)
 8002fc6:	2800      	cmp	r0, #0
 8002fc8:	d100      	bne.n	8002fcc <HAL_RCC_OscConfig+0x194>
 8002fca:	e74d      	b.n	8002e68 <HAL_RCC_OscConfig+0x30>
 8002fcc:	e73a      	b.n	8002e44 <HAL_RCC_OscConfig+0xc>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002fce:	6823      	ldr	r3, [r4, #0]
      if(hsi_state != RCC_HSI_OFF)
 8002fd0:	2a00      	cmp	r2, #0
 8002fd2:	d018      	beq.n	8003006 <HAL_RCC_OscConfig+0x1ce>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002fd4:	2109      	movs	r1, #9
 8002fd6:	438b      	bics	r3, r1
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002fdc:	f7ff f9f0 	bl	80023c0 <HAL_GetTick>
 8002fe0:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fe2:	2204      	movs	r2, #4
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	4213      	tst	r3, r2
 8002fe8:	d007      	beq.n	8002ffa <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fea:	6862      	ldr	r2, [r4, #4]
 8002fec:	692b      	ldr	r3, [r5, #16]
 8002fee:	495b      	ldr	r1, [pc, #364]	; (800315c <HAL_RCC_OscConfig+0x324>)
 8002ff0:	021b      	lsls	r3, r3, #8
 8002ff2:	400a      	ands	r2, r1
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	6063      	str	r3, [r4, #4]
 8002ff8:	e736      	b.n	8002e68 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ffa:	f7ff f9e1 	bl	80023c0 <HAL_GetTick>
 8002ffe:	1bc0      	subs	r0, r0, r7
 8003000:	2802      	cmp	r0, #2
 8003002:	d9ee      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x1aa>
 8003004:	e78f      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI_DISABLE();
 8003006:	2201      	movs	r2, #1
 8003008:	4393      	bics	r3, r2
 800300a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800300c:	f7ff f9d8 	bl	80023c0 <HAL_GetTick>
 8003010:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003012:	2204      	movs	r2, #4
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	4213      	tst	r3, r2
 8003018:	d100      	bne.n	800301c <HAL_RCC_OscConfig+0x1e4>
 800301a:	e725      	b.n	8002e68 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800301c:	f7ff f9d0 	bl	80023c0 <HAL_GetTick>
 8003020:	1bc0      	subs	r0, r0, r7
 8003022:	2802      	cmp	r0, #2
 8003024:	d9f5      	bls.n	8003012 <HAL_RCC_OscConfig+0x1da>
 8003026:	e77e      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003028:	69eb      	ldr	r3, [r5, #28]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d020      	beq.n	8003070 <HAL_RCC_OscConfig+0x238>
        __HAL_RCC_MSI_ENABLE();
 800302e:	2380      	movs	r3, #128	; 0x80
 8003030:	6822      	ldr	r2, [r4, #0]
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	4313      	orrs	r3, r2
 8003036:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003038:	f7ff f9c2 	bl	80023c0 <HAL_GetTick>
 800303c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800303e:	2280      	movs	r2, #128	; 0x80
 8003040:	6823      	ldr	r3, [r4, #0]
 8003042:	0092      	lsls	r2, r2, #2
 8003044:	4213      	tst	r3, r2
 8003046:	d00d      	beq.n	8003064 <HAL_RCC_OscConfig+0x22c>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003048:	6863      	ldr	r3, [r4, #4]
 800304a:	4a3f      	ldr	r2, [pc, #252]	; (8003148 <HAL_RCC_OscConfig+0x310>)
 800304c:	4013      	ands	r3, r2
 800304e:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003050:	4313      	orrs	r3, r2
 8003052:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003054:	6862      	ldr	r2, [r4, #4]
 8003056:	6a2b      	ldr	r3, [r5, #32]
 8003058:	0212      	lsls	r2, r2, #8
 800305a:	061b      	lsls	r3, r3, #24
 800305c:	0a12      	lsrs	r2, r2, #8
 800305e:	4313      	orrs	r3, r2
 8003060:	6063      	str	r3, [r4, #4]
 8003062:	e72d      	b.n	8002ec0 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003064:	f7ff f9ac 	bl	80023c0 <HAL_GetTick>
 8003068:	1bc0      	subs	r0, r0, r7
 800306a:	2802      	cmp	r0, #2
 800306c:	d9e7      	bls.n	800303e <HAL_RCC_OscConfig+0x206>
 800306e:	e75a      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_MSI_DISABLE();
 8003070:	6823      	ldr	r3, [r4, #0]
 8003072:	4a3b      	ldr	r2, [pc, #236]	; (8003160 <HAL_RCC_OscConfig+0x328>)
 8003074:	4013      	ands	r3, r2
 8003076:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003078:	f7ff f9a2 	bl	80023c0 <HAL_GetTick>
 800307c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800307e:	2280      	movs	r2, #128	; 0x80
 8003080:	6823      	ldr	r3, [r4, #0]
 8003082:	0092      	lsls	r2, r2, #2
 8003084:	4213      	tst	r3, r2
 8003086:	d100      	bne.n	800308a <HAL_RCC_OscConfig+0x252>
 8003088:	e71a      	b.n	8002ec0 <HAL_RCC_OscConfig+0x88>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800308a:	f7ff f999 	bl	80023c0 <HAL_GetTick>
 800308e:	1bc0      	subs	r0, r0, r7
 8003090:	2802      	cmp	r0, #2
 8003092:	d9f4      	bls.n	800307e <HAL_RCC_OscConfig+0x246>
 8003094:	e747      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003096:	696a      	ldr	r2, [r5, #20]
 8003098:	2301      	movs	r3, #1
 800309a:	2a00      	cmp	r2, #0
 800309c:	d010      	beq.n	80030c0 <HAL_RCC_OscConfig+0x288>
      __HAL_RCC_LSI_ENABLE();
 800309e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80030a0:	4313      	orrs	r3, r2
 80030a2:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80030a4:	f7ff f98c 	bl	80023c0 <HAL_GetTick>
 80030a8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80030aa:	2202      	movs	r2, #2
 80030ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80030ae:	4213      	tst	r3, r2
 80030b0:	d000      	beq.n	80030b4 <HAL_RCC_OscConfig+0x27c>
 80030b2:	e709      	b.n	8002ec8 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030b4:	f7ff f984 	bl	80023c0 <HAL_GetTick>
 80030b8:	1bc0      	subs	r0, r0, r7
 80030ba:	2802      	cmp	r0, #2
 80030bc:	d9f5      	bls.n	80030aa <HAL_RCC_OscConfig+0x272>
 80030be:	e732      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
      __HAL_RCC_LSI_DISABLE();
 80030c0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80030c2:	439a      	bics	r2, r3
 80030c4:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80030c6:	f7ff f97b 	bl	80023c0 <HAL_GetTick>
 80030ca:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80030cc:	2202      	movs	r2, #2
 80030ce:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80030d0:	4213      	tst	r3, r2
 80030d2:	d100      	bne.n	80030d6 <HAL_RCC_OscConfig+0x29e>
 80030d4:	e6f8      	b.n	8002ec8 <HAL_RCC_OscConfig+0x90>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030d6:	f7ff f973 	bl	80023c0 <HAL_GetTick>
 80030da:	1bc0      	subs	r0, r0, r7
 80030dc:	2802      	cmp	r0, #2
 80030de:	d9f5      	bls.n	80030cc <HAL_RCC_OscConfig+0x294>
 80030e0:	e721      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030e2:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80030e4:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030e6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80030e8:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80030ea:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030ec:	421a      	tst	r2, r3
 80030ee:	d104      	bne.n	80030fa <HAL_RCC_OscConfig+0x2c2>
      __HAL_RCC_PWR_CLK_ENABLE();
 80030f0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80030f2:	4313      	orrs	r3, r2
 80030f4:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 80030f6:	2301      	movs	r3, #1
 80030f8:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030fa:	2280      	movs	r2, #128	; 0x80
 80030fc:	4f19      	ldr	r7, [pc, #100]	; (8003164 <HAL_RCC_OscConfig+0x32c>)
 80030fe:	0052      	lsls	r2, r2, #1
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	4213      	tst	r3, r2
 8003104:	d008      	beq.n	8003118 <HAL_RCC_OscConfig+0x2e0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003106:	2280      	movs	r2, #128	; 0x80
 8003108:	68ab      	ldr	r3, [r5, #8]
 800310a:	0052      	lsls	r2, r2, #1
 800310c:	4293      	cmp	r3, r2
 800310e:	d12b      	bne.n	8003168 <HAL_RCC_OscConfig+0x330>
 8003110:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003112:	4313      	orrs	r3, r2
 8003114:	6523      	str	r3, [r4, #80]	; 0x50
 8003116:	e04c      	b.n	80031b2 <HAL_RCC_OscConfig+0x37a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003118:	2280      	movs	r2, #128	; 0x80
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	0052      	lsls	r2, r2, #1
 800311e:	4313      	orrs	r3, r2
 8003120:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8003122:	f7ff f94d 	bl	80023c0 <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003126:	2380      	movs	r3, #128	; 0x80
 8003128:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 800312a:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800312c:	9303      	str	r3, [sp, #12]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	9a03      	ldr	r2, [sp, #12]
 8003132:	4213      	tst	r3, r2
 8003134:	d1e7      	bne.n	8003106 <HAL_RCC_OscConfig+0x2ce>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003136:	f7ff f943 	bl	80023c0 <HAL_GetTick>
 800313a:	9b02      	ldr	r3, [sp, #8]
 800313c:	1ac0      	subs	r0, r0, r3
 800313e:	2864      	cmp	r0, #100	; 0x64
 8003140:	d9f5      	bls.n	800312e <HAL_RCC_OscConfig+0x2f6>
 8003142:	e6f0      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
 8003144:	40021000 	.word	0x40021000
 8003148:	ffff1fff 	.word	0xffff1fff
 800314c:	080073b7 	.word	0x080073b7
 8003150:	2000000c 	.word	0x2000000c
 8003154:	fffeffff 	.word	0xfffeffff
 8003158:	fffbffff 	.word	0xfffbffff
 800315c:	ffffe0ff 	.word	0xffffe0ff
 8003160:	fffffeff 	.word	0xfffffeff
 8003164:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003168:	2b00      	cmp	r3, #0
 800316a:	d116      	bne.n	800319a <HAL_RCC_OscConfig+0x362>
 800316c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800316e:	4a6c      	ldr	r2, [pc, #432]	; (8003320 <HAL_RCC_OscConfig+0x4e8>)
 8003170:	4013      	ands	r3, r2
 8003172:	6523      	str	r3, [r4, #80]	; 0x50
 8003174:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003176:	4a6b      	ldr	r2, [pc, #428]	; (8003324 <HAL_RCC_OscConfig+0x4ec>)
 8003178:	4013      	ands	r3, r2
 800317a:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800317c:	f7ff f920 	bl	80023c0 <HAL_GetTick>
 8003180:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003182:	2280      	movs	r2, #128	; 0x80
 8003184:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003186:	0092      	lsls	r2, r2, #2
 8003188:	4213      	tst	r3, r2
 800318a:	d02a      	beq.n	80031e2 <HAL_RCC_OscConfig+0x3aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800318c:	f7ff f918 	bl	80023c0 <HAL_GetTick>
 8003190:	4b65      	ldr	r3, [pc, #404]	; (8003328 <HAL_RCC_OscConfig+0x4f0>)
 8003192:	1bc0      	subs	r0, r0, r7
 8003194:	4298      	cmp	r0, r3
 8003196:	d9f4      	bls.n	8003182 <HAL_RCC_OscConfig+0x34a>
 8003198:	e6c5      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800319a:	21a0      	movs	r1, #160	; 0xa0
 800319c:	00c9      	lsls	r1, r1, #3
 800319e:	428b      	cmp	r3, r1
 80031a0:	d10b      	bne.n	80031ba <HAL_RCC_OscConfig+0x382>
 80031a2:	2380      	movs	r3, #128	; 0x80
 80031a4:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80031a6:	00db      	lsls	r3, r3, #3
 80031a8:	430b      	orrs	r3, r1
 80031aa:	6523      	str	r3, [r4, #80]	; 0x50
 80031ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80031ae:	431a      	orrs	r2, r3
 80031b0:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80031b2:	f7ff f905 	bl	80023c0 <HAL_GetTick>
 80031b6:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031b8:	e00e      	b.n	80031d8 <HAL_RCC_OscConfig+0x3a0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031ba:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80031bc:	4a58      	ldr	r2, [pc, #352]	; (8003320 <HAL_RCC_OscConfig+0x4e8>)
 80031be:	4013      	ands	r3, r2
 80031c0:	6523      	str	r3, [r4, #80]	; 0x50
 80031c2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80031c4:	4a57      	ldr	r2, [pc, #348]	; (8003324 <HAL_RCC_OscConfig+0x4ec>)
 80031c6:	4013      	ands	r3, r2
 80031c8:	e7a4      	b.n	8003114 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031ca:	f7ff f8f9 	bl	80023c0 <HAL_GetTick>
 80031ce:	4b56      	ldr	r3, [pc, #344]	; (8003328 <HAL_RCC_OscConfig+0x4f0>)
 80031d0:	1bc0      	subs	r0, r0, r7
 80031d2:	4298      	cmp	r0, r3
 80031d4:	d900      	bls.n	80031d8 <HAL_RCC_OscConfig+0x3a0>
 80031d6:	e6a6      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031d8:	2280      	movs	r2, #128	; 0x80
 80031da:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80031dc:	0092      	lsls	r2, r2, #2
 80031de:	4213      	tst	r3, r2
 80031e0:	d0f3      	beq.n	80031ca <HAL_RCC_OscConfig+0x392>
    if(pwrclkchanged == SET)
 80031e2:	9b01      	ldr	r3, [sp, #4]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d000      	beq.n	80031ea <HAL_RCC_OscConfig+0x3b2>
 80031e8:	e672      	b.n	8002ed0 <HAL_RCC_OscConfig+0x98>
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80031ec:	4a4f      	ldr	r2, [pc, #316]	; (800332c <HAL_RCC_OscConfig+0x4f4>)
 80031ee:	4013      	ands	r3, r2
 80031f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80031f2:	e66d      	b.n	8002ed0 <HAL_RCC_OscConfig+0x98>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031f4:	69a9      	ldr	r1, [r5, #24]
 80031f6:	2301      	movs	r3, #1
 80031f8:	4a4d      	ldr	r2, [pc, #308]	; (8003330 <HAL_RCC_OscConfig+0x4f8>)
 80031fa:	2900      	cmp	r1, #0
 80031fc:	d018      	beq.n	8003230 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_HSI48_ENABLE();
 80031fe:	68a1      	ldr	r1, [r4, #8]
 8003200:	4319      	orrs	r1, r3
 8003202:	60a1      	str	r1, [r4, #8]
 8003204:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003206:	430b      	orrs	r3, r1
 8003208:	6363      	str	r3, [r4, #52]	; 0x34
 800320a:	2380      	movs	r3, #128	; 0x80
 800320c:	6a11      	ldr	r1, [r2, #32]
 800320e:	019b      	lsls	r3, r3, #6
 8003210:	430b      	orrs	r3, r1
 8003212:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8003214:	f7ff f8d4 	bl	80023c0 <HAL_GetTick>
 8003218:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800321a:	2202      	movs	r2, #2
 800321c:	68a3      	ldr	r3, [r4, #8]
 800321e:	4213      	tst	r3, r2
 8003220:	d000      	beq.n	8003224 <HAL_RCC_OscConfig+0x3ec>
 8003222:	e659      	b.n	8002ed8 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003224:	f7ff f8cc 	bl	80023c0 <HAL_GetTick>
 8003228:	1bc0      	subs	r0, r0, r7
 800322a:	2802      	cmp	r0, #2
 800322c:	d9f5      	bls.n	800321a <HAL_RCC_OscConfig+0x3e2>
 800322e:	e67a      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_HSI48_DISABLE();
 8003230:	68a1      	ldr	r1, [r4, #8]
 8003232:	4399      	bics	r1, r3
 8003234:	60a1      	str	r1, [r4, #8]
 8003236:	6a13      	ldr	r3, [r2, #32]
 8003238:	493e      	ldr	r1, [pc, #248]	; (8003334 <HAL_RCC_OscConfig+0x4fc>)
 800323a:	400b      	ands	r3, r1
 800323c:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800323e:	f7ff f8bf 	bl	80023c0 <HAL_GetTick>
 8003242:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003244:	2202      	movs	r2, #2
 8003246:	68a3      	ldr	r3, [r4, #8]
 8003248:	4213      	tst	r3, r2
 800324a:	d100      	bne.n	800324e <HAL_RCC_OscConfig+0x416>
 800324c:	e644      	b.n	8002ed8 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800324e:	f7ff f8b7 	bl	80023c0 <HAL_GetTick>
 8003252:	1bc0      	subs	r0, r0, r7
 8003254:	2802      	cmp	r0, #2
 8003256:	d9f5      	bls.n	8003244 <HAL_RCC_OscConfig+0x40c>
 8003258:	e665      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800325a:	2e0c      	cmp	r6, #12
 800325c:	d043      	beq.n	80032e6 <HAL_RCC_OscConfig+0x4ae>
 800325e:	4a36      	ldr	r2, [pc, #216]	; (8003338 <HAL_RCC_OscConfig+0x500>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003260:	2b02      	cmp	r3, #2
 8003262:	d12e      	bne.n	80032c2 <HAL_RCC_OscConfig+0x48a>
        __HAL_RCC_PLL_DISABLE();
 8003264:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003266:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003268:	4013      	ands	r3, r2
 800326a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800326c:	f7ff f8a8 	bl	80023c0 <HAL_GetTick>
 8003270:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003272:	04b6      	lsls	r6, r6, #18
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	4233      	tst	r3, r6
 8003278:	d11d      	bne.n	80032b6 <HAL_RCC_OscConfig+0x47e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800327a:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800327c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800327e:	68e2      	ldr	r2, [r4, #12]
 8003280:	430b      	orrs	r3, r1
 8003282:	492e      	ldr	r1, [pc, #184]	; (800333c <HAL_RCC_OscConfig+0x504>)
 8003284:	400a      	ands	r2, r1
 8003286:	4313      	orrs	r3, r2
 8003288:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800328a:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800328c:	4313      	orrs	r3, r2
 800328e:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8003290:	2380      	movs	r3, #128	; 0x80
 8003292:	6822      	ldr	r2, [r4, #0]
 8003294:	045b      	lsls	r3, r3, #17
 8003296:	4313      	orrs	r3, r2
 8003298:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800329a:	f7ff f891 	bl	80023c0 <HAL_GetTick>
 800329e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80032a0:	04ad      	lsls	r5, r5, #18
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	422b      	tst	r3, r5
 80032a6:	d000      	beq.n	80032aa <HAL_RCC_OscConfig+0x472>
 80032a8:	e61a      	b.n	8002ee0 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032aa:	f7ff f889 	bl	80023c0 <HAL_GetTick>
 80032ae:	1b80      	subs	r0, r0, r6
 80032b0:	2802      	cmp	r0, #2
 80032b2:	d9f6      	bls.n	80032a2 <HAL_RCC_OscConfig+0x46a>
 80032b4:	e637      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032b6:	f7ff f883 	bl	80023c0 <HAL_GetTick>
 80032ba:	1bc0      	subs	r0, r0, r7
 80032bc:	2802      	cmp	r0, #2
 80032be:	d9d9      	bls.n	8003274 <HAL_RCC_OscConfig+0x43c>
 80032c0:	e631      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
        __HAL_RCC_PLL_DISABLE();
 80032c2:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80032c4:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80032c6:	4013      	ands	r3, r2
 80032c8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80032ca:	f7ff f879 	bl	80023c0 <HAL_GetTick>
 80032ce:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80032d0:	04ad      	lsls	r5, r5, #18
 80032d2:	6823      	ldr	r3, [r4, #0]
 80032d4:	422b      	tst	r3, r5
 80032d6:	d100      	bne.n	80032da <HAL_RCC_OscConfig+0x4a2>
 80032d8:	e602      	b.n	8002ee0 <HAL_RCC_OscConfig+0xa8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032da:	f7ff f871 	bl	80023c0 <HAL_GetTick>
 80032de:	1b80      	subs	r0, r0, r6
 80032e0:	2802      	cmp	r0, #2
 80032e2:	d9f6      	bls.n	80032d2 <HAL_RCC_OscConfig+0x49a>
 80032e4:	e61f      	b.n	8002f26 <HAL_RCC_OscConfig+0xee>
        return HAL_ERROR;
 80032e6:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d100      	bne.n	80032ee <HAL_RCC_OscConfig+0x4b6>
 80032ec:	e5aa      	b.n	8002e44 <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ee:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80032f0:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f2:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80032f4:	0252      	lsls	r2, r2, #9
 80032f6:	401a      	ands	r2, r3
        return HAL_ERROR;
 80032f8:	2001      	movs	r0, #1
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032fa:	428a      	cmp	r2, r1
 80032fc:	d000      	beq.n	8003300 <HAL_RCC_OscConfig+0x4c8>
 80032fe:	e5a1      	b.n	8002e44 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003300:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003302:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003304:	0392      	lsls	r2, r2, #14
 8003306:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003308:	428a      	cmp	r2, r1
 800330a:	d000      	beq.n	800330e <HAL_RCC_OscConfig+0x4d6>
 800330c:	e59a      	b.n	8002e44 <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800330e:	20c0      	movs	r0, #192	; 0xc0
 8003310:	0400      	lsls	r0, r0, #16
 8003312:	4003      	ands	r3, r0
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003314:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8003316:	1a18      	subs	r0, r3, r0
 8003318:	1e43      	subs	r3, r0, #1
 800331a:	4198      	sbcs	r0, r3
    return HAL_ERROR;
 800331c:	b2c0      	uxtb	r0, r0
 800331e:	e591      	b.n	8002e44 <HAL_RCC_OscConfig+0xc>
 8003320:	fffffeff 	.word	0xfffffeff
 8003324:	fffffbff 	.word	0xfffffbff
 8003328:	00001388 	.word	0x00001388
 800332c:	efffffff 	.word	0xefffffff
 8003330:	40010000 	.word	0x40010000
 8003334:	ffffdfff 	.word	0xffffdfff
 8003338:	feffffff 	.word	0xfeffffff
 800333c:	ff02ffff 	.word	0xff02ffff

08003340 <HAL_RCC_ClockConfig>:
{
 8003340:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003342:	1e06      	subs	r6, r0, #0
 8003344:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 8003346:	d101      	bne.n	800334c <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8003348:	2001      	movs	r0, #1
}
 800334a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800334c:	2201      	movs	r2, #1
 800334e:	4c51      	ldr	r4, [pc, #324]	; (8003494 <HAL_RCC_ClockConfig+0x154>)
 8003350:	9901      	ldr	r1, [sp, #4]
 8003352:	6823      	ldr	r3, [r4, #0]
 8003354:	4013      	ands	r3, r2
 8003356:	428b      	cmp	r3, r1
 8003358:	d327      	bcc.n	80033aa <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800335a:	6832      	ldr	r2, [r6, #0]
 800335c:	0793      	lsls	r3, r2, #30
 800335e:	d42f      	bmi.n	80033c0 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003360:	07d3      	lsls	r3, r2, #31
 8003362:	d435      	bmi.n	80033d0 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003364:	2301      	movs	r3, #1
 8003366:	6822      	ldr	r2, [r4, #0]
 8003368:	9901      	ldr	r1, [sp, #4]
 800336a:	401a      	ands	r2, r3
 800336c:	4291      	cmp	r1, r2
 800336e:	d200      	bcs.n	8003372 <HAL_RCC_ClockConfig+0x32>
 8003370:	e081      	b.n	8003476 <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003372:	6832      	ldr	r2, [r6, #0]
 8003374:	4c48      	ldr	r4, [pc, #288]	; (8003498 <HAL_RCC_ClockConfig+0x158>)
 8003376:	0753      	lsls	r3, r2, #29
 8003378:	d500      	bpl.n	800337c <HAL_RCC_ClockConfig+0x3c>
 800337a:	e084      	b.n	8003486 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800337c:	0713      	lsls	r3, r2, #28
 800337e:	d506      	bpl.n	800338e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003380:	68e2      	ldr	r2, [r4, #12]
 8003382:	6933      	ldr	r3, [r6, #16]
 8003384:	4945      	ldr	r1, [pc, #276]	; (800349c <HAL_RCC_ClockConfig+0x15c>)
 8003386:	00db      	lsls	r3, r3, #3
 8003388:	400a      	ands	r2, r1
 800338a:	4313      	orrs	r3, r2
 800338c:	60e3      	str	r3, [r4, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800338e:	f7ff fd17 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8003392:	68e3      	ldr	r3, [r4, #12]
 8003394:	4a42      	ldr	r2, [pc, #264]	; (80034a0 <HAL_RCC_ClockConfig+0x160>)
 8003396:	061b      	lsls	r3, r3, #24
 8003398:	0f1b      	lsrs	r3, r3, #28
 800339a:	5cd3      	ldrb	r3, [r2, r3]
 800339c:	40d8      	lsrs	r0, r3
 800339e:	4b41      	ldr	r3, [pc, #260]	; (80034a4 <HAL_RCC_ClockConfig+0x164>)
 80033a0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80033a2:	2000      	movs	r0, #0
 80033a4:	f7fe ffc8 	bl	8002338 <HAL_InitTick>
 80033a8:	e7cf      	b.n	800334a <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033aa:	6823      	ldr	r3, [r4, #0]
 80033ac:	9901      	ldr	r1, [sp, #4]
 80033ae:	4393      	bics	r3, r2
 80033b0:	430b      	orrs	r3, r1
 80033b2:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b4:	6823      	ldr	r3, [r4, #0]
 80033b6:	4013      	ands	r3, r2
 80033b8:	9a01      	ldr	r2, [sp, #4]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d1c4      	bne.n	8003348 <HAL_RCC_ClockConfig+0x8>
 80033be:	e7cc      	b.n	800335a <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033c0:	20f0      	movs	r0, #240	; 0xf0
 80033c2:	4935      	ldr	r1, [pc, #212]	; (8003498 <HAL_RCC_ClockConfig+0x158>)
 80033c4:	68cb      	ldr	r3, [r1, #12]
 80033c6:	4383      	bics	r3, r0
 80033c8:	68b0      	ldr	r0, [r6, #8]
 80033ca:	4303      	orrs	r3, r0
 80033cc:	60cb      	str	r3, [r1, #12]
 80033ce:	e7c7      	b.n	8003360 <HAL_RCC_ClockConfig+0x20>
 80033d0:	4d31      	ldr	r5, [pc, #196]	; (8003498 <HAL_RCC_ClockConfig+0x158>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033d2:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033d4:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033d6:	2a02      	cmp	r2, #2
 80033d8:	d119      	bne.n	800340e <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80033da:	039b      	lsls	r3, r3, #14
 80033dc:	d5b4      	bpl.n	8003348 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033de:	2103      	movs	r1, #3
 80033e0:	68eb      	ldr	r3, [r5, #12]
 80033e2:	438b      	bics	r3, r1
 80033e4:	4313      	orrs	r3, r2
 80033e6:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80033e8:	f7fe ffea 	bl	80023c0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ec:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80033ee:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d119      	bne.n	8003428 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80033f4:	220c      	movs	r2, #12
 80033f6:	68eb      	ldr	r3, [r5, #12]
 80033f8:	4013      	ands	r3, r2
 80033fa:	2b08      	cmp	r3, #8
 80033fc:	d0b2      	beq.n	8003364 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033fe:	f7fe ffdf 	bl	80023c0 <HAL_GetTick>
 8003402:	4b29      	ldr	r3, [pc, #164]	; (80034a8 <HAL_RCC_ClockConfig+0x168>)
 8003404:	1bc0      	subs	r0, r0, r7
 8003406:	4298      	cmp	r0, r3
 8003408:	d9f4      	bls.n	80033f4 <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 800340a:	2003      	movs	r0, #3
 800340c:	e79d      	b.n	800334a <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800340e:	2a03      	cmp	r2, #3
 8003410:	d102      	bne.n	8003418 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003412:	019b      	lsls	r3, r3, #6
 8003414:	d4e3      	bmi.n	80033de <HAL_RCC_ClockConfig+0x9e>
 8003416:	e797      	b.n	8003348 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003418:	2a01      	cmp	r2, #1
 800341a:	d102      	bne.n	8003422 <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800341c:	075b      	lsls	r3, r3, #29
 800341e:	d4de      	bmi.n	80033de <HAL_RCC_ClockConfig+0x9e>
 8003420:	e792      	b.n	8003348 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003422:	059b      	lsls	r3, r3, #22
 8003424:	d4db      	bmi.n	80033de <HAL_RCC_ClockConfig+0x9e>
 8003426:	e78f      	b.n	8003348 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003428:	2b03      	cmp	r3, #3
 800342a:	d10b      	bne.n	8003444 <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800342c:	220c      	movs	r2, #12
 800342e:	68eb      	ldr	r3, [r5, #12]
 8003430:	4013      	ands	r3, r2
 8003432:	4293      	cmp	r3, r2
 8003434:	d096      	beq.n	8003364 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003436:	f7fe ffc3 	bl	80023c0 <HAL_GetTick>
 800343a:	4b1b      	ldr	r3, [pc, #108]	; (80034a8 <HAL_RCC_ClockConfig+0x168>)
 800343c:	1bc0      	subs	r0, r0, r7
 800343e:	4298      	cmp	r0, r3
 8003440:	d9f4      	bls.n	800342c <HAL_RCC_ClockConfig+0xec>
 8003442:	e7e2      	b.n	800340a <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003444:	2b01      	cmp	r3, #1
 8003446:	d010      	beq.n	800346a <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003448:	220c      	movs	r2, #12
 800344a:	68eb      	ldr	r3, [r5, #12]
 800344c:	4213      	tst	r3, r2
 800344e:	d089      	beq.n	8003364 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003450:	f7fe ffb6 	bl	80023c0 <HAL_GetTick>
 8003454:	4b14      	ldr	r3, [pc, #80]	; (80034a8 <HAL_RCC_ClockConfig+0x168>)
 8003456:	1bc0      	subs	r0, r0, r7
 8003458:	4298      	cmp	r0, r3
 800345a:	d9f5      	bls.n	8003448 <HAL_RCC_ClockConfig+0x108>
 800345c:	e7d5      	b.n	800340a <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800345e:	f7fe ffaf 	bl	80023c0 <HAL_GetTick>
 8003462:	4b11      	ldr	r3, [pc, #68]	; (80034a8 <HAL_RCC_ClockConfig+0x168>)
 8003464:	1bc0      	subs	r0, r0, r7
 8003466:	4298      	cmp	r0, r3
 8003468:	d8cf      	bhi.n	800340a <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800346a:	220c      	movs	r2, #12
 800346c:	68eb      	ldr	r3, [r5, #12]
 800346e:	4013      	ands	r3, r2
 8003470:	2b04      	cmp	r3, #4
 8003472:	d1f4      	bne.n	800345e <HAL_RCC_ClockConfig+0x11e>
 8003474:	e776      	b.n	8003364 <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003476:	6822      	ldr	r2, [r4, #0]
 8003478:	439a      	bics	r2, r3
 800347a:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800347c:	6822      	ldr	r2, [r4, #0]
 800347e:	421a      	tst	r2, r3
 8003480:	d000      	beq.n	8003484 <HAL_RCC_ClockConfig+0x144>
 8003482:	e761      	b.n	8003348 <HAL_RCC_ClockConfig+0x8>
 8003484:	e775      	b.n	8003372 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003486:	68e3      	ldr	r3, [r4, #12]
 8003488:	4908      	ldr	r1, [pc, #32]	; (80034ac <HAL_RCC_ClockConfig+0x16c>)
 800348a:	400b      	ands	r3, r1
 800348c:	68f1      	ldr	r1, [r6, #12]
 800348e:	430b      	orrs	r3, r1
 8003490:	60e3      	str	r3, [r4, #12]
 8003492:	e773      	b.n	800337c <HAL_RCC_ClockConfig+0x3c>
 8003494:	40022000 	.word	0x40022000
 8003498:	40021000 	.word	0x40021000
 800349c:	ffffc7ff 	.word	0xffffc7ff
 80034a0:	080073b7 	.word	0x080073b7
 80034a4:	2000000c 	.word	0x2000000c
 80034a8:	00001388 	.word	0x00001388
 80034ac:	fffff8ff 	.word	0xfffff8ff

080034b0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80034b0:	4b04      	ldr	r3, [pc, #16]	; (80034c4 <HAL_RCC_GetPCLK1Freq+0x14>)
 80034b2:	4a05      	ldr	r2, [pc, #20]	; (80034c8 <HAL_RCC_GetPCLK1Freq+0x18>)
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	055b      	lsls	r3, r3, #21
 80034b8:	0f5b      	lsrs	r3, r3, #29
 80034ba:	5cd3      	ldrb	r3, [r2, r3]
 80034bc:	4a03      	ldr	r2, [pc, #12]	; (80034cc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80034be:	6810      	ldr	r0, [r2, #0]
 80034c0:	40d8      	lsrs	r0, r3
}
 80034c2:	4770      	bx	lr
 80034c4:	40021000 	.word	0x40021000
 80034c8:	080073c7 	.word	0x080073c7
 80034cc:	2000000c 	.word	0x2000000c

080034d0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80034d0:	4b04      	ldr	r3, [pc, #16]	; (80034e4 <HAL_RCC_GetPCLK2Freq+0x14>)
 80034d2:	4a05      	ldr	r2, [pc, #20]	; (80034e8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	049b      	lsls	r3, r3, #18
 80034d8:	0f5b      	lsrs	r3, r3, #29
 80034da:	5cd3      	ldrb	r3, [r2, r3]
 80034dc:	4a03      	ldr	r2, [pc, #12]	; (80034ec <HAL_RCC_GetPCLK2Freq+0x1c>)
 80034de:	6810      	ldr	r0, [r2, #0]
 80034e0:	40d8      	lsrs	r0, r3
}
 80034e2:	4770      	bx	lr
 80034e4:	40021000 	.word	0x40021000
 80034e8:	080073c7 	.word	0x080073c7
 80034ec:	2000000c 	.word	0x2000000c

080034f0 <HAL_RCCEx_PeriphCLKConfig>:
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80034f0:	2382      	movs	r3, #130	; 0x82
{
 80034f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034f4:	6802      	ldr	r2, [r0, #0]
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80034f6:	011b      	lsls	r3, r3, #4
{
 80034f8:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034fa:	421a      	tst	r2, r3
 80034fc:	d047      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034fe:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003500:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003502:	4c5f      	ldr	r4, [pc, #380]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003504:	055b      	lsls	r3, r3, #21
 8003506:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    FlagStatus       pwrclkchanged = RESET;
 8003508:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800350a:	421a      	tst	r2, r3
 800350c:	d104      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x28>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800350e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003510:	4313      	orrs	r3, r2
 8003512:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8003514:	2301      	movs	r3, #1
 8003516:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003518:	2780      	movs	r7, #128	; 0x80
 800351a:	4e5a      	ldr	r6, [pc, #360]	; (8003684 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 800351c:	007f      	lsls	r7, r7, #1
 800351e:	6833      	ldr	r3, [r6, #0]
 8003520:	423b      	tst	r3, r7
 8003522:	d06d      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003524:	6869      	ldr	r1, [r5, #4]
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8003526:	22c0      	movs	r2, #192	; 0xc0
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003528:	0008      	movs	r0, r1
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800352a:	6823      	ldr	r3, [r4, #0]
 800352c:	0392      	lsls	r2, r2, #14
 800352e:	4013      	ands	r3, r2
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8003530:	4010      	ands	r0, r2
 8003532:	4283      	cmp	r3, r0
 8003534:	d103      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x4e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8003536:	68a8      	ldr	r0, [r5, #8]
 8003538:	4002      	ands	r2, r0
 800353a:	4293      	cmp	r3, r2
 800353c:	d009      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800353e:	23c0      	movs	r3, #192	; 0xc0
 8003540:	000a      	movs	r2, r1
 8003542:	029b      	lsls	r3, r3, #10
 8003544:	401a      	ands	r2, r3
 8003546:	429a      	cmp	r2, r3
 8003548:	d103      	bne.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x62>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800354a:	6823      	ldr	r3, [r4, #0]
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800354c:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800354e:	039b      	lsls	r3, r3, #14
 8003550:	d466      	bmi.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x130>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8003552:	22c0      	movs	r2, #192	; 0xc0
 8003554:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003556:	0292      	lsls	r2, r2, #10
 8003558:	4013      	ands	r3, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800355a:	d162      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x132>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800355c:	6869      	ldr	r1, [r5, #4]
 800355e:	23c0      	movs	r3, #192	; 0xc0
 8003560:	000a      	movs	r2, r1
 8003562:	029b      	lsls	r3, r3, #10
 8003564:	401a      	ands	r2, r3
 8003566:	429a      	cmp	r2, r3
 8003568:	d107      	bne.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800356a:	6823      	ldr	r3, [r4, #0]
 800356c:	4846      	ldr	r0, [pc, #280]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800356e:	4003      	ands	r3, r0
 8003570:	20c0      	movs	r0, #192	; 0xc0
 8003572:	0380      	lsls	r0, r0, #14
 8003574:	4001      	ands	r1, r0
 8003576:	430b      	orrs	r3, r1
 8003578:	6023      	str	r3, [r4, #0]
 800357a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800357c:	431a      	orrs	r2, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800357e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003580:	6522      	str	r2, [r4, #80]	; 0x50
    if(pwrclkchanged == SET)
 8003582:	2b01      	cmp	r3, #1
 8003584:	d103      	bne.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003586:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003588:	4a40      	ldr	r2, [pc, #256]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 800358a:	4013      	ands	r3, r2
 800358c:	63a3      	str	r3, [r4, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800358e:	682b      	ldr	r3, [r5, #0]
 8003590:	07da      	lsls	r2, r3, #31
 8003592:	d506      	bpl.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003594:	2003      	movs	r0, #3
 8003596:	493a      	ldr	r1, [pc, #232]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8003598:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800359a:	4382      	bics	r2, r0
 800359c:	68e8      	ldr	r0, [r5, #12]
 800359e:	4302      	orrs	r2, r0
 80035a0:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035a2:	079a      	lsls	r2, r3, #30
 80035a4:	d506      	bpl.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035a6:	200c      	movs	r0, #12
 80035a8:	4935      	ldr	r1, [pc, #212]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80035aa:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80035ac:	4382      	bics	r2, r0
 80035ae:	6928      	ldr	r0, [r5, #16]
 80035b0:	4302      	orrs	r2, r0
 80035b2:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80035b4:	075a      	lsls	r2, r3, #29
 80035b6:	d506      	bpl.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80035b8:	4931      	ldr	r1, [pc, #196]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80035ba:	4835      	ldr	r0, [pc, #212]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 80035bc:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80035be:	4002      	ands	r2, r0
 80035c0:	6968      	ldr	r0, [r5, #20]
 80035c2:	4302      	orrs	r2, r0
 80035c4:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035c6:	071a      	lsls	r2, r3, #28
 80035c8:	d506      	bpl.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035ca:	492d      	ldr	r1, [pc, #180]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80035cc:	4831      	ldr	r0, [pc, #196]	; (8003694 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80035ce:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80035d0:	4002      	ands	r2, r0
 80035d2:	69a8      	ldr	r0, [r5, #24]
 80035d4:	4302      	orrs	r2, r0
 80035d6:	64ca      	str	r2, [r1, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035d8:	065a      	lsls	r2, r3, #25
 80035da:	d506      	bpl.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035dc:	4928      	ldr	r1, [pc, #160]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80035de:	482e      	ldr	r0, [pc, #184]	; (8003698 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80035e0:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 80035e2:	4002      	ands	r2, r0
 80035e4:	6a28      	ldr	r0, [r5, #32]
 80035e6:	4302      	orrs	r2, r0
 80035e8:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 80035ea:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035ec:	061b      	lsls	r3, r3, #24
 80035ee:	d517      	bpl.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x130>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80035f0:	4a23      	ldr	r2, [pc, #140]	; (8003680 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 80035f2:	492a      	ldr	r1, [pc, #168]	; (800369c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80035f4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80035f6:	400b      	ands	r3, r1
 80035f8:	69e9      	ldr	r1, [r5, #28]
 80035fa:	430b      	orrs	r3, r1
 80035fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035fe:	e00f      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x130>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003600:	6833      	ldr	r3, [r6, #0]
 8003602:	433b      	orrs	r3, r7
 8003604:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003606:	f7fe fedb 	bl	80023c0 <HAL_GetTick>
 800360a:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800360c:	6833      	ldr	r3, [r6, #0]
 800360e:	423b      	tst	r3, r7
 8003610:	d188      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x34>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003612:	f7fe fed5 	bl	80023c0 <HAL_GetTick>
 8003616:	9b01      	ldr	r3, [sp, #4]
 8003618:	1ac0      	subs	r0, r0, r3
 800361a:	2864      	cmp	r0, #100	; 0x64
 800361c:	d9f6      	bls.n	800360c <HAL_RCCEx_PeriphCLKConfig+0x11c>
          return HAL_TIMEOUT;
 800361e:	2003      	movs	r0, #3
}
 8003620:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8003622:	4011      	ands	r1, r2
 8003624:	428b      	cmp	r3, r1
 8003626:	d002      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003628:	6829      	ldr	r1, [r5, #0]
 800362a:	0689      	lsls	r1, r1, #26
 800362c:	d408      	bmi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x150>
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800362e:	68a9      	ldr	r1, [r5, #8]
 8003630:	400a      	ands	r2, r1
 8003632:	4293      	cmp	r3, r2
 8003634:	d100      	bne.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8003636:	e791      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x6c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8003638:	682b      	ldr	r3, [r5, #0]
 800363a:	051b      	lsls	r3, r3, #20
 800363c:	d400      	bmi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800363e:	e78d      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x6c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003640:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003642:	6d21      	ldr	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 8003644:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8003646:	0312      	lsls	r2, r2, #12
 8003648:	4302      	orrs	r2, r0
 800364a:	6522      	str	r2, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800364c:	6d22      	ldr	r2, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 800364e:	4b14      	ldr	r3, [pc, #80]	; (80036a0 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003650:	4814      	ldr	r0, [pc, #80]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8003652:	400b      	ands	r3, r1
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003654:	4002      	ands	r2, r0
 8003656:	6522      	str	r2, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 8003658:	6523      	str	r3, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800365a:	05cb      	lsls	r3, r1, #23
 800365c:	d400      	bmi.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x170>
 800365e:	e77d      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x6c>
        tickstart = HAL_GetTick();
 8003660:	f7fe feae 	bl	80023c0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003664:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8003666:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003668:	00bf      	lsls	r7, r7, #2
 800366a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800366c:	423b      	tst	r3, r7
 800366e:	d000      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8003670:	e774      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003672:	f7fe fea5 	bl	80023c0 <HAL_GetTick>
 8003676:	4b0c      	ldr	r3, [pc, #48]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003678:	1b80      	subs	r0, r0, r6
 800367a:	4298      	cmp	r0, r3
 800367c:	d9f5      	bls.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800367e:	e7ce      	b.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x12e>
 8003680:	40021000 	.word	0x40021000
 8003684:	40007000 	.word	0x40007000
 8003688:	ffcfffff 	.word	0xffcfffff
 800368c:	efffffff 	.word	0xefffffff
 8003690:	fffff3ff 	.word	0xfffff3ff
 8003694:	ffffcfff 	.word	0xffffcfff
 8003698:	fbffffff 	.word	0xfbffffff
 800369c:	fff3ffff 	.word	0xfff3ffff
 80036a0:	fffcffff 	.word	0xfffcffff
 80036a4:	fff7ffff 	.word	0xfff7ffff
 80036a8:	00001388 	.word	0x00001388

080036ac <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80036ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036ae:	2702      	movs	r7, #2

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80036b0:	1c45      	adds	r5, r0, #1
 80036b2:	7feb      	ldrb	r3, [r5, #31]
{
 80036b4:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 80036b6:	0038      	movs	r0, r7
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d024      	beq.n	8003706 <HAL_RTC_DeactivateAlarm+0x5a>
 80036bc:	2301      	movs	r3, #1

  hrtc->State = HAL_RTC_STATE_BUSY;

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036be:	22ca      	movs	r2, #202	; 0xca
  __HAL_LOCK(hrtc);
 80036c0:	77eb      	strb	r3, [r5, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036c2:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80036c4:	19e6      	adds	r6, r4, r7
 80036c6:	77f7      	strb	r7, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80036c8:	625a      	str	r2, [r3, #36]	; 0x24
 80036ca:	3a77      	subs	r2, #119	; 0x77
 80036cc:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80036ce:	32ad      	adds	r2, #173	; 0xad
 80036d0:	4291      	cmp	r1, r2
 80036d2:	d128      	bne.n	8003726 <HAL_RTC_DeactivateAlarm+0x7a>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80036d4:	689a      	ldr	r2, [r3, #8]
 80036d6:	4921      	ldr	r1, [pc, #132]	; (800375c <HAL_RTC_DeactivateAlarm+0xb0>)
 80036d8:	400a      	ands	r2, r1
 80036da:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	4920      	ldr	r1, [pc, #128]	; (8003760 <HAL_RTC_DeactivateAlarm+0xb4>)
 80036e0:	400a      	ands	r2, r1
 80036e2:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 80036e4:	f7fe fe6c 	bl	80023c0 <HAL_GetTick>

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80036e8:	2301      	movs	r3, #1
    tickstart = HAL_GetTick();
 80036ea:	9000      	str	r0, [sp, #0]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80036ec:	9301      	str	r3, [sp, #4]
 80036ee:	6823      	ldr	r3, [r4, #0]
 80036f0:	68df      	ldr	r7, [r3, #12]
 80036f2:	9b01      	ldr	r3, [sp, #4]
 80036f4:	401f      	ands	r7, r3
 80036f6:	d007      	beq.n	8003708 <HAL_RTC_DeactivateAlarm+0x5c>
        return HAL_TIMEOUT;
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036f8:	22ff      	movs	r2, #255	; 0xff
 80036fa:	6823      	ldr	r3, [r4, #0]

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80036fc:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036fe:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8003700:	2301      	movs	r3, #1
 8003702:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hrtc);
 8003704:	77e8      	strb	r0, [r5, #31]

  return HAL_OK;
}
 8003706:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003708:	f7fe fe5a 	bl	80023c0 <HAL_GetTick>
 800370c:	9b00      	ldr	r3, [sp, #0]
 800370e:	1ac0      	subs	r0, r0, r3
 8003710:	23fa      	movs	r3, #250	; 0xfa
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4298      	cmp	r0, r3
 8003716:	d9ea      	bls.n	80036ee <HAL_RTC_DeactivateAlarm+0x42>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003718:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800371a:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800371c:	6823      	ldr	r3, [r4, #0]
 800371e:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003720:	77f0      	strb	r0, [r6, #31]
        __HAL_UNLOCK(hrtc);
 8003722:	77ef      	strb	r7, [r5, #31]
        return HAL_TIMEOUT;
 8003724:	e7ef      	b.n	8003706 <HAL_RTC_DeactivateAlarm+0x5a>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003726:	689a      	ldr	r2, [r3, #8]
 8003728:	490e      	ldr	r1, [pc, #56]	; (8003764 <HAL_RTC_DeactivateAlarm+0xb8>)
 800372a:	400a      	ands	r2, r1
 800372c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	490d      	ldr	r1, [pc, #52]	; (8003768 <HAL_RTC_DeactivateAlarm+0xbc>)
 8003732:	400a      	ands	r2, r1
 8003734:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003736:	f7fe fe43 	bl	80023c0 <HAL_GetTick>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800373a:	9701      	str	r7, [sp, #4]
    tickstart = HAL_GetTick();
 800373c:	9000      	str	r0, [sp, #0]
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800373e:	6823      	ldr	r3, [r4, #0]
 8003740:	68df      	ldr	r7, [r3, #12]
 8003742:	9b01      	ldr	r3, [sp, #4]
 8003744:	401f      	ands	r7, r3
 8003746:	d1d7      	bne.n	80036f8 <HAL_RTC_DeactivateAlarm+0x4c>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003748:	f7fe fe3a 	bl	80023c0 <HAL_GetTick>
 800374c:	9b00      	ldr	r3, [sp, #0]
 800374e:	1ac0      	subs	r0, r0, r3
 8003750:	23fa      	movs	r3, #250	; 0xfa
 8003752:	009b      	lsls	r3, r3, #2
 8003754:	4298      	cmp	r0, r3
 8003756:	d9f2      	bls.n	800373e <HAL_RTC_DeactivateAlarm+0x92>
 8003758:	e7de      	b.n	8003718 <HAL_RTC_DeactivateAlarm+0x6c>
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	fffffeff 	.word	0xfffffeff
 8003760:	ffffefff 	.word	0xffffefff
 8003764:	fffffdff 	.word	0xfffffdff
 8003768:	ffffdfff 	.word	0xffffdfff

0800376c <HAL_RTC_AlarmAEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 800376c:	4770      	bx	lr
	...

08003770 <HAL_RTC_AlarmIRQHandler>:
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003770:	6803      	ldr	r3, [r0, #0]
{
 8003772:	b510      	push	{r4, lr}
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003774:	689a      	ldr	r2, [r3, #8]
{
 8003776:	0004      	movs	r4, r0
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8003778:	04d2      	lsls	r2, r2, #19
 800377a:	d50a      	bpl.n	8003792 <HAL_RTC_AlarmIRQHandler+0x22>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	05db      	lsls	r3, r3, #23
 8003780:	d507      	bpl.n	8003792 <HAL_RTC_AlarmIRQHandler+0x22>
      HAL_RTC_AlarmAEventCallback(hrtc);
 8003782:	f7ff fff3 	bl	800376c <HAL_RTC_AlarmAEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003786:	6821      	ldr	r1, [r4, #0]
 8003788:	4b0e      	ldr	r3, [pc, #56]	; (80037c4 <HAL_RTC_AlarmIRQHandler+0x54>)
 800378a:	68ca      	ldr	r2, [r1, #12]
 800378c:	b2d2      	uxtb	r2, r2
 800378e:	4313      	orrs	r3, r2
 8003790:	60cb      	str	r3, [r1, #12]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8003792:	6823      	ldr	r3, [r4, #0]
 8003794:	689a      	ldr	r2, [r3, #8]
 8003796:	0492      	lsls	r2, r2, #18
 8003798:	d50b      	bpl.n	80037b2 <HAL_RTC_AlarmIRQHandler+0x42>
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	059b      	lsls	r3, r3, #22
 800379e:	d508      	bpl.n	80037b2 <HAL_RTC_AlarmIRQHandler+0x42>
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80037a0:	0020      	movs	r0, r4
 80037a2:	f000 fabb 	bl	8003d1c <HAL_RTCEx_AlarmBEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80037a6:	6821      	ldr	r1, [r4, #0]
 80037a8:	4b07      	ldr	r3, [pc, #28]	; (80037c8 <HAL_RTC_AlarmIRQHandler+0x58>)
 80037aa:	68ca      	ldr	r2, [r1, #12]
 80037ac:	b2d2      	uxtb	r2, r2
 80037ae:	4313      	orrs	r3, r2
 80037b0:	60cb      	str	r3, [r1, #12]
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80037b2:	2280      	movs	r2, #128	; 0x80
 80037b4:	4b05      	ldr	r3, [pc, #20]	; (80037cc <HAL_RTC_AlarmIRQHandler+0x5c>)
 80037b6:	0292      	lsls	r2, r2, #10
 80037b8:	615a      	str	r2, [r3, #20]
  hrtc->State = HAL_RTC_STATE_READY;
 80037ba:	2301      	movs	r3, #1
 80037bc:	3402      	adds	r4, #2
 80037be:	77e3      	strb	r3, [r4, #31]
}
 80037c0:	bd10      	pop	{r4, pc}
 80037c2:	46c0      	nop			; (mov r8, r8)
 80037c4:	fffffe7f 	.word	0xfffffe7f
 80037c8:	fffffd7f 	.word	0xfffffd7f
 80037cc:	40010400 	.word	0x40010400

080037d0 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80037d0:	21a0      	movs	r1, #160	; 0xa0
 80037d2:	6802      	ldr	r2, [r0, #0]
{
 80037d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80037d6:	68d3      	ldr	r3, [r2, #12]
{
 80037d8:	0004      	movs	r4, r0
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80037da:	438b      	bics	r3, r1
 80037dc:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80037de:	f7fe fdef 	bl	80023c0 <HAL_GetTick>

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80037e2:	27fa      	movs	r7, #250	; 0xfa
  tickstart = HAL_GetTick();
 80037e4:	0006      	movs	r6, r0
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80037e6:	2520      	movs	r5, #32
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80037e8:	00bf      	lsls	r7, r7, #2
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80037ea:	6823      	ldr	r3, [r4, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	422b      	tst	r3, r5
 80037f0:	d001      	beq.n	80037f6 <HAL_RTC_WaitForSynchro+0x26>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80037f2:	2000      	movs	r0, #0
}
 80037f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80037f6:	f7fe fde3 	bl	80023c0 <HAL_GetTick>
 80037fa:	1b80      	subs	r0, r0, r6
 80037fc:	42b8      	cmp	r0, r7
 80037fe:	d9f4      	bls.n	80037ea <HAL_RTC_WaitForSynchro+0x1a>
      return HAL_TIMEOUT;
 8003800:	2003      	movs	r0, #3
 8003802:	e7f7      	b.n	80037f4 <HAL_RTC_WaitForSynchro+0x24>

08003804 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003806:	2440      	movs	r4, #64	; 0x40
 8003808:	6803      	ldr	r3, [r0, #0]
{
 800380a:	0005      	movs	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800380c:	68da      	ldr	r2, [r3, #12]
 800380e:	4222      	tst	r2, r4
 8003810:	d001      	beq.n	8003816 <RTC_EnterInitMode+0x12>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8003812:	2000      	movs	r0, #0
}
 8003814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003816:	2201      	movs	r2, #1
 8003818:	4252      	negs	r2, r2
 800381a:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800381c:	f7fe fdd0 	bl	80023c0 <HAL_GetTick>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003820:	27fa      	movs	r7, #250	; 0xfa
    tickstart = HAL_GetTick();
 8003822:	0006      	movs	r6, r0
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003824:	00bf      	lsls	r7, r7, #2
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8003826:	682b      	ldr	r3, [r5, #0]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	4223      	tst	r3, r4
 800382c:	d1f1      	bne.n	8003812 <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800382e:	f7fe fdc7 	bl	80023c0 <HAL_GetTick>
 8003832:	1b80      	subs	r0, r0, r6
 8003834:	42b8      	cmp	r0, r7
 8003836:	d9f6      	bls.n	8003826 <RTC_EnterInitMode+0x22>
        return HAL_TIMEOUT;
 8003838:	2003      	movs	r0, #3
 800383a:	e7eb      	b.n	8003814 <RTC_EnterInitMode+0x10>

0800383c <HAL_RTC_Init>:
{
 800383c:	b570      	push	{r4, r5, r6, lr}
 800383e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003840:	2501      	movs	r5, #1
  if (hrtc == NULL)
 8003842:	2800      	cmp	r0, #0
 8003844:	d01a      	beq.n	800387c <HAL_RTC_Init+0x40>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003846:	1c86      	adds	r6, r0, #2
 8003848:	7ff3      	ldrb	r3, [r6, #31]
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b00      	cmp	r3, #0
 800384e:	d103      	bne.n	8003858 <HAL_RTC_Init+0x1c>
    hrtc->Lock = HAL_UNLOCKED;
 8003850:	1942      	adds	r2, r0, r5
 8003852:	77d3      	strb	r3, [r2, #31]
    HAL_RTC_MspInit(hrtc);
 8003854:	f000 ff28 	bl	80046a8 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003858:	2302      	movs	r3, #2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800385a:	22ca      	movs	r2, #202	; 0xca
  hrtc->State = HAL_RTC_STATE_BUSY;
 800385c:	77f3      	strb	r3, [r6, #31]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800385e:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003860:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003862:	625a      	str	r2, [r3, #36]	; 0x24
 8003864:	3a77      	subs	r2, #119	; 0x77
 8003866:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003868:	f7ff ffcc 	bl	8003804 <RTC_EnterInitMode>
 800386c:	6823      	ldr	r3, [r4, #0]
 800386e:	1e05      	subs	r5, r0, #0
 8003870:	d006      	beq.n	8003880 <HAL_RTC_Init+0x44>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003872:	22ff      	movs	r2, #255	; 0xff
 8003874:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003876:	2304      	movs	r3, #4
 8003878:	77f3      	strb	r3, [r6, #31]
        return HAL_ERROR;
 800387a:	2501      	movs	r5, #1
}
 800387c:	0028      	movs	r0, r5
 800387e:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	491b      	ldr	r1, [pc, #108]	; (80038f0 <HAL_RTC_Init+0xb4>)
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003884:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003886:	400a      	ands	r2, r1
 8003888:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800388a:	6862      	ldr	r2, [r4, #4]
 800388c:	6899      	ldr	r1, [r3, #8]
 800388e:	4302      	orrs	r2, r0
 8003890:	69a0      	ldr	r0, [r4, #24]
 8003892:	4302      	orrs	r2, r0
 8003894:	430a      	orrs	r2, r1
 8003896:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003898:	68e2      	ldr	r2, [r4, #12]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800389a:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800389c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800389e:	68a2      	ldr	r2, [r4, #8]
 80038a0:	6919      	ldr	r1, [r3, #16]
 80038a2:	0412      	lsls	r2, r2, #16
 80038a4:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80038a6:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80038a8:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80038aa:	68da      	ldr	r2, [r3, #12]
 80038ac:	438a      	bics	r2, r1
 80038ae:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80038b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038b2:	397d      	subs	r1, #125	; 0x7d
 80038b4:	438a      	bics	r2, r1
 80038b6:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80038b8:	69e2      	ldr	r2, [r4, #28]
 80038ba:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80038bc:	4302      	orrs	r2, r0
 80038be:	430a      	orrs	r2, r1
 80038c0:	64da      	str	r2, [r3, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	069b      	lsls	r3, r3, #26
 80038c6:	d40c      	bmi.n	80038e2 <HAL_RTC_Init+0xa6>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80038c8:	0020      	movs	r0, r4
 80038ca:	f7ff ff81 	bl	80037d0 <HAL_RTC_WaitForSynchro>
 80038ce:	2800      	cmp	r0, #0
 80038d0:	d007      	beq.n	80038e2 <HAL_RTC_Init+0xa6>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038d2:	22ff      	movs	r2, #255	; 0xff
 80038d4:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(hrtc);
 80038d6:	3401      	adds	r4, #1
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038d8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80038da:	2304      	movs	r3, #4
 80038dc:	77f3      	strb	r3, [r6, #31]
        __HAL_UNLOCK(hrtc);
 80038de:	77e5      	strb	r5, [r4, #31]
 80038e0:	e7cb      	b.n	800387a <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80038e2:	22ff      	movs	r2, #255	; 0xff
 80038e4:	6823      	ldr	r3, [r4, #0]
 80038e6:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80038e8:	2301      	movs	r3, #1
 80038ea:	77f3      	strb	r3, [r6, #31]
    return HAL_OK;
 80038ec:	e7c6      	b.n	800387c <HAL_RTC_Init+0x40>
 80038ee:	46c0      	nop			; (mov r8, r8)
 80038f0:	ff8fffbf 	.word	0xff8fffbf

080038f4 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80038f4:	2300      	movs	r3, #0
  uint8_t Param = Value;

  while (Param >= 10U)
 80038f6:	2809      	cmp	r0, #9
 80038f8:	d803      	bhi.n	8003902 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Param -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 80038fa:	011b      	lsls	r3, r3, #4
 80038fc:	4318      	orrs	r0, r3
 80038fe:	b2c0      	uxtb	r0, r0
}
 8003900:	4770      	bx	lr
    Param -= 10U;
 8003902:	380a      	subs	r0, #10
    bcdhigh++;
 8003904:	3301      	adds	r3, #1
    Param -= 10U;
 8003906:	b2c0      	uxtb	r0, r0
 8003908:	e7f5      	b.n	80038f6 <RTC_ByteToBcd2+0x2>
	...

0800390c <HAL_RTC_SetTime>:
{
 800390c:	2302      	movs	r3, #2
 800390e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8003910:	1c47      	adds	r7, r0, #1
{
 8003912:	000c      	movs	r4, r1
  __HAL_LOCK(hrtc);
 8003914:	7ff9      	ldrb	r1, [r7, #31]
{
 8003916:	0005      	movs	r5, r0
  __HAL_LOCK(hrtc);
 8003918:	001e      	movs	r6, r3
 800391a:	2901      	cmp	r1, #1
 800391c:	d036      	beq.n	800398c <HAL_RTC_SetTime+0x80>
 800391e:	2101      	movs	r1, #1
 8003920:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003922:	18c1      	adds	r1, r0, r3
 8003924:	77cb      	strb	r3, [r1, #31]
 8003926:	9100      	str	r1, [sp, #0]
 8003928:	2140      	movs	r1, #64	; 0x40
 800392a:	6803      	ldr	r3, [r0, #0]
 800392c:	7866      	ldrb	r6, [r4, #1]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	7820      	ldrb	r0, [r4, #0]
 8003932:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8003934:	2a00      	cmp	r2, #0
 8003936:	d12b      	bne.n	8003990 <HAL_RTC_SetTime+0x84>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003938:	2b00      	cmp	r3, #0
 800393a:	d100      	bne.n	800393e <HAL_RTC_SetTime+0x32>
      sTime->TimeFormat = 0x00U;
 800393c:	70e3      	strb	r3, [r4, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800393e:	f7ff ffd9 	bl	80038f4 <RTC_ByteToBcd2>
 8003942:	9001      	str	r0, [sp, #4]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003944:	0030      	movs	r0, r6
 8003946:	f7ff ffd5 	bl	80038f4 <RTC_ByteToBcd2>
 800394a:	0006      	movs	r6, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800394c:	78a0      	ldrb	r0, [r4, #2]
 800394e:	f7ff ffd1 	bl	80038f4 <RTC_ByteToBcd2>
 8003952:	0003      	movs	r3, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003954:	78e0      	ldrb	r0, [r4, #3]
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8003956:	0236      	lsls	r6, r6, #8
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8003958:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800395a:	4318      	orrs	r0, r3
 800395c:	9b01      	ldr	r3, [sp, #4]
 800395e:	041b      	lsls	r3, r3, #16
 8003960:	4318      	orrs	r0, r3
 8003962:	4330      	orrs	r0, r6
 8003964:	9001      	str	r0, [sp, #4]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003966:	22ca      	movs	r2, #202	; 0xca
 8003968:	682b      	ldr	r3, [r5, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800396a:	0028      	movs	r0, r5
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800396c:	625a      	str	r2, [r3, #36]	; 0x24
 800396e:	3a77      	subs	r2, #119	; 0x77
 8003970:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003972:	f7ff ff47 	bl	8003804 <RTC_EnterInitMode>
 8003976:	682b      	ldr	r3, [r5, #0]
 8003978:	1e06      	subs	r6, r0, #0
 800397a:	d016      	beq.n	80039aa <HAL_RTC_SetTime+0x9e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800397c:	22ff      	movs	r2, #255	; 0xff
 800397e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003980:	2304      	movs	r3, #4
 8003982:	9a00      	ldr	r2, [sp, #0]
 8003984:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8003986:	2300      	movs	r3, #0
 8003988:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 800398a:	2601      	movs	r6, #1
}
 800398c:	0030      	movs	r0, r6
 800398e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003990:	2b00      	cmp	r3, #0
 8003992:	d100      	bne.n	8003996 <HAL_RTC_SetTime+0x8a>
      sTime->TimeFormat = 0x00U;
 8003994:	70e3      	strb	r3, [r4, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8003996:	0400      	lsls	r0, r0, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8003998:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800399a:	4306      	orrs	r6, r0
              ((uint32_t)sTime->Seconds) | \
 800399c:	78a0      	ldrb	r0, [r4, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800399e:	4306      	orrs	r6, r0
              ((uint32_t)(sTime->TimeFormat) << 16U));
 80039a0:	78e0      	ldrb	r0, [r4, #3]
 80039a2:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80039a4:	4306      	orrs	r6, r0
 80039a6:	9601      	str	r6, [sp, #4]
 80039a8:	e7dd      	b.n	8003966 <HAL_RTC_SetTime+0x5a>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80039aa:	4815      	ldr	r0, [pc, #84]	; (8003a00 <HAL_RTC_SetTime+0xf4>)
 80039ac:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80039ae:	4915      	ldr	r1, [pc, #84]	; (8003a04 <HAL_RTC_SetTime+0xf8>)
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80039b0:	4002      	ands	r2, r0
 80039b2:	601a      	str	r2, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80039b4:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039b6:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80039b8:	400a      	ands	r2, r1
 80039ba:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039bc:	68e2      	ldr	r2, [r4, #12]
 80039be:	6899      	ldr	r1, [r3, #8]
 80039c0:	4302      	orrs	r2, r0
 80039c2:	430a      	orrs	r2, r1
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80039c4:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80039c6:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80039c8:	68da      	ldr	r2, [r3, #12]
 80039ca:	438a      	bics	r2, r1
 80039cc:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	069b      	lsls	r3, r3, #26
 80039d2:	d40c      	bmi.n	80039ee <HAL_RTC_SetTime+0xe2>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80039d4:	0028      	movs	r0, r5
 80039d6:	f7ff fefb 	bl	80037d0 <HAL_RTC_WaitForSynchro>
 80039da:	2800      	cmp	r0, #0
 80039dc:	d007      	beq.n	80039ee <HAL_RTC_SetTime+0xe2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039de:	22ff      	movs	r2, #255	; 0xff
 80039e0:	682b      	ldr	r3, [r5, #0]
 80039e2:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80039e4:	2304      	movs	r3, #4
 80039e6:	9a00      	ldr	r2, [sp, #0]
 80039e8:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 80039ea:	77fe      	strb	r6, [r7, #31]
 80039ec:	e7cd      	b.n	800398a <HAL_RTC_SetTime+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ee:	22ff      	movs	r2, #255	; 0xff
 80039f0:	682b      	ldr	r3, [r5, #0]
 80039f2:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 80039f4:	2301      	movs	r3, #1
 80039f6:	9a00      	ldr	r2, [sp, #0]
 80039f8:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 80039fa:	2300      	movs	r3, #0
 80039fc:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 80039fe:	e7c5      	b.n	800398c <HAL_RTC_SetTime+0x80>
 8003a00:	007f7f7f 	.word	0x007f7f7f
 8003a04:	fffbffff 	.word	0xfffbffff

08003a08 <HAL_RTC_SetDate>:
{
 8003a08:	2302      	movs	r3, #2
 8003a0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8003a0c:	1c47      	adds	r7, r0, #1
{
 8003a0e:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8003a10:	7ff9      	ldrb	r1, [r7, #31]
{
 8003a12:	b085      	sub	sp, #20
 8003a14:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8003a16:	001e      	movs	r6, r3
 8003a18:	2901      	cmp	r1, #1
 8003a1a:	d035      	beq.n	8003a88 <HAL_RTC_SetDate+0x80>
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	77f9      	strb	r1, [r7, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a20:	18c1      	adds	r1, r0, r3
 8003a22:	9101      	str	r1, [sp, #4]
 8003a24:	77cb      	strb	r3, [r1, #31]
 8003a26:	786b      	ldrb	r3, [r5, #1]
 8003a28:	78e8      	ldrb	r0, [r5, #3]
 8003a2a:	78ae      	ldrb	r6, [r5, #2]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003a2c:	2a00      	cmp	r2, #0
 8003a2e:	d14e      	bne.n	8003ace <HAL_RTC_SetDate+0xc6>
 8003a30:	3210      	adds	r2, #16
 8003a32:	4213      	tst	r3, r2
 8003a34:	d002      	beq.n	8003a3c <HAL_RTC_SetDate+0x34>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003a36:	4393      	bics	r3, r2
 8003a38:	330a      	adds	r3, #10
 8003a3a:	706b      	strb	r3, [r5, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003a3c:	f7ff ff5a 	bl	80038f4 <RTC_ByteToBcd2>
 8003a40:	9002      	str	r0, [sp, #8]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003a42:	7868      	ldrb	r0, [r5, #1]
 8003a44:	f7ff ff56 	bl	80038f4 <RTC_ByteToBcd2>
 8003a48:	9003      	str	r0, [sp, #12]
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8003a4a:	0030      	movs	r0, r6
 8003a4c:	f7ff ff52 	bl	80038f4 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003a50:	9b02      	ldr	r3, [sp, #8]
                  ((uint32_t)sDate->WeekDay << 13U));
 8003a52:	782d      	ldrb	r5, [r5, #0]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003a54:	041e      	lsls	r6, r3, #16
                  ((uint32_t)sDate->WeekDay << 13U));
 8003a56:	036d      	lsls	r5, r5, #13
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003a58:	9b03      	ldr	r3, [sp, #12]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8003a5a:	4305      	orrs	r5, r0
 8003a5c:	4335      	orrs	r5, r6
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8003a5e:	021e      	lsls	r6, r3, #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a60:	22ca      	movs	r2, #202	; 0xca
 8003a62:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003a64:	0020      	movs	r0, r4
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003a66:	625a      	str	r2, [r3, #36]	; 0x24
 8003a68:	3a77      	subs	r2, #119	; 0x77
 8003a6a:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003a6c:	f7ff feca 	bl	8003804 <RTC_EnterInitMode>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003a70:	4335      	orrs	r5, r6
 8003a72:	6823      	ldr	r3, [r4, #0]
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003a74:	1e06      	subs	r6, r0, #0
 8003a76:	d00a      	beq.n	8003a8e <HAL_RTC_SetDate+0x86>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003a78:	22ff      	movs	r2, #255	; 0xff
 8003a7a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a7c:	2304      	movs	r3, #4
 8003a7e:	9a01      	ldr	r2, [sp, #4]
 8003a80:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8003a82:	2300      	movs	r3, #0
 8003a84:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8003a86:	2601      	movs	r6, #1
}
 8003a88:	0030      	movs	r0, r6
 8003a8a:	b005      	add	sp, #20
 8003a8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003a8e:	2180      	movs	r1, #128	; 0x80
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003a90:	4812      	ldr	r0, [pc, #72]	; (8003adc <HAL_RTC_SetDate+0xd4>)
 8003a92:	4005      	ands	r5, r0
 8003a94:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8003a96:	68da      	ldr	r2, [r3, #12]
 8003a98:	438a      	bics	r2, r1
 8003a9a:	60da      	str	r2, [r3, #12]
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	069b      	lsls	r3, r3, #26
 8003aa0:	d40c      	bmi.n	8003abc <HAL_RTC_SetDate+0xb4>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003aa2:	0020      	movs	r0, r4
 8003aa4:	f7ff fe94 	bl	80037d0 <HAL_RTC_WaitForSynchro>
 8003aa8:	2800      	cmp	r0, #0
 8003aaa:	d007      	beq.n	8003abc <HAL_RTC_SetDate+0xb4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003aac:	22ff      	movs	r2, #255	; 0xff
 8003aae:	6823      	ldr	r3, [r4, #0]
 8003ab0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003ab2:	2304      	movs	r3, #4
 8003ab4:	9a01      	ldr	r2, [sp, #4]
 8003ab6:	77d3      	strb	r3, [r2, #31]
        __HAL_UNLOCK(hrtc);
 8003ab8:	77fe      	strb	r6, [r7, #31]
 8003aba:	e7e4      	b.n	8003a86 <HAL_RTC_SetDate+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003abc:	22ff      	movs	r2, #255	; 0xff
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	9a01      	ldr	r2, [sp, #4]
 8003ac6:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hrtc);
 8003ac8:	2300      	movs	r3, #0
 8003aca:	77fb      	strb	r3, [r7, #31]
    return HAL_OK;
 8003acc:	e7dc      	b.n	8003a88 <HAL_RTC_SetDate+0x80>
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003ace:	0400      	lsls	r0, r0, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8003ad0:	021b      	lsls	r3, r3, #8
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003ad2:	782d      	ldrb	r5, [r5, #0]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8003ad4:	4303      	orrs	r3, r0
                  (((uint32_t)sDate->Month) << 8U) | \
 8003ad6:	431e      	orrs	r6, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8003ad8:	036d      	lsls	r5, r5, #13
 8003ada:	e7c1      	b.n	8003a60 <HAL_RTC_SetDate+0x58>
 8003adc:	00ffff3f 	.word	0x00ffff3f

08003ae0 <HAL_RTC_SetAlarm_IT>:
{
 8003ae0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8003ae2:	1c43      	adds	r3, r0, #1
 8003ae4:	9300      	str	r3, [sp, #0]
{
 8003ae6:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8003ae8:	7fd9      	ldrb	r1, [r3, #31]
 8003aea:	2302      	movs	r3, #2
{
 8003aec:	0004      	movs	r4, r0
  __HAL_LOCK(hrtc);
 8003aee:	0018      	movs	r0, r3
 8003af0:	2901      	cmp	r1, #1
 8003af2:	d100      	bne.n	8003af6 <HAL_RTC_SetAlarm_IT+0x16>
 8003af4:	e08d      	b.n	8003c12 <HAL_RTC_SetAlarm_IT+0x132>
 8003af6:	2101      	movs	r1, #1
 8003af8:	1860      	adds	r0, r4, r1
 8003afa:	77c1      	strb	r1, [r0, #31]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003afc:	18e1      	adds	r1, r4, r3
 8003afe:	77cb      	strb	r3, [r1, #31]
 8003b00:	2140      	movs	r1, #64	; 0x40
 8003b02:	6823      	ldr	r3, [r4, #0]
 8003b04:	7828      	ldrb	r0, [r5, #0]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003b06:	689b      	ldr	r3, [r3, #8]
 8003b08:	786e      	ldrb	r6, [r5, #1]
 8003b0a:	78af      	ldrb	r7, [r5, #2]
 8003b0c:	400b      	ands	r3, r1
  if (Format == RTC_FORMAT_BIN)
 8003b0e:	2a00      	cmp	r2, #0
 8003b10:	d15d      	bne.n	8003bce <HAL_RTC_SetAlarm_IT+0xee>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d100      	bne.n	8003b18 <HAL_RTC_SetAlarm_IT+0x38>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003b16:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003b18:	f7ff feec 	bl	80038f4 <RTC_ByteToBcd2>
 8003b1c:	9001      	str	r0, [sp, #4]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003b1e:	0030      	movs	r0, r6
 8003b20:	f7ff fee8 	bl	80038f4 <RTC_ByteToBcd2>
 8003b24:	0006      	movs	r6, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8003b26:	0038      	movs	r0, r7
 8003b28:	f7ff fee4 	bl	80038f4 <RTC_ByteToBcd2>
 8003b2c:	0007      	movs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003b2e:	1c6b      	adds	r3, r5, #1
 8003b30:	7fd8      	ldrb	r0, [r3, #31]
 8003b32:	f7ff fedf 	bl	80038f4 <RTC_ByteToBcd2>
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003b36:	696a      	ldr	r2, [r5, #20]
 8003b38:	69eb      	ldr	r3, [r5, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003b3a:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003b3c:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003b3e:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003b40:	0600      	lsls	r0, r0, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003b42:	0412      	lsls	r2, r2, #16
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8003b44:	4313      	orrs	r3, r2
 8003b46:	431f      	orrs	r7, r3
 8003b48:	9b01      	ldr	r3, [sp, #4]
 8003b4a:	041b      	lsls	r3, r3, #16
 8003b4c:	431f      	orrs	r7, r3
 8003b4e:	4337      	orrs	r7, r6
 8003b50:	4307      	orrs	r7, r0
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003b52:	69aa      	ldr	r2, [r5, #24]
 8003b54:	686b      	ldr	r3, [r5, #4]
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003b56:	6a69      	ldr	r1, [r5, #36]	; 0x24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003b58:	4313      	orrs	r3, r2
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b5a:	22ca      	movs	r2, #202	; 0xca
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8003b5c:	9301      	str	r3, [sp, #4]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003b5e:	6823      	ldr	r3, [r4, #0]
 8003b60:	625a      	str	r2, [r3, #36]	; 0x24
 8003b62:	3a77      	subs	r2, #119	; 0x77
 8003b64:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003b66:	32ad      	adds	r2, #173	; 0xad
 8003b68:	4291      	cmp	r1, r2
 8003b6a:	d153      	bne.n	8003c14 <HAL_RTC_SetAlarm_IT+0x134>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	493c      	ldr	r1, [pc, #240]	; (8003c60 <HAL_RTC_SetAlarm_IT+0x180>)
 8003b70:	400a      	ands	r2, r1
 8003b72:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8003b74:	68d9      	ldr	r1, [r3, #12]
 8003b76:	4a3b      	ldr	r2, [pc, #236]	; (8003c64 <HAL_RTC_SetAlarm_IT+0x184>)
 8003b78:	b2c9      	uxtb	r1, r1
 8003b7a:	430a      	orrs	r2, r1
 8003b7c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8003b7e:	f7fe fc1f 	bl	80023c0 <HAL_GetTick>
 8003b82:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8003b84:	2201      	movs	r2, #1
 8003b86:	6823      	ldr	r3, [r4, #0]
 8003b88:	68dd      	ldr	r5, [r3, #12]
 8003b8a:	4015      	ands	r5, r2
 8003b8c:	d032      	beq.n	8003bf4 <HAL_RTC_SetAlarm_IT+0x114>
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003b8e:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8003b90:	61df      	str	r7, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8003b92:	645a      	str	r2, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8003b94:	2280      	movs	r2, #128	; 0x80
 8003b96:	6899      	ldr	r1, [r3, #8]
 8003b98:	0052      	lsls	r2, r2, #1
 8003b9a:	430a      	orrs	r2, r1
 8003b9c:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8003b9e:	2280      	movs	r2, #128	; 0x80
 8003ba0:	6899      	ldr	r1, [r3, #8]
 8003ba2:	0152      	lsls	r2, r2, #5
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003ba4:	430a      	orrs	r2, r1
 8003ba6:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003ba8:	2280      	movs	r2, #128	; 0x80
 8003baa:	4b2f      	ldr	r3, [pc, #188]	; (8003c68 <HAL_RTC_SetAlarm_IT+0x188>)
 8003bac:	0292      	lsls	r2, r2, #10
 8003bae:	6819      	ldr	r1, [r3, #0]
  __HAL_UNLOCK(hrtc);
 8003bb0:	2000      	movs	r0, #0
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8003bb2:	4311      	orrs	r1, r2
 8003bb4:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8003bb6:	6899      	ldr	r1, [r3, #8]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bbc:	22ff      	movs	r2, #255	; 0xff
 8003bbe:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_READY;
 8003bc0:	3402      	adds	r4, #2
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003bc2:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	77e3      	strb	r3, [r4, #31]
  __HAL_UNLOCK(hrtc);
 8003bc8:	9b00      	ldr	r3, [sp, #0]
 8003bca:	77d8      	strb	r0, [r3, #31]
  return HAL_OK;
 8003bcc:	e021      	b.n	8003c12 <HAL_RTC_SetAlarm_IT+0x132>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d100      	bne.n	8003bd4 <HAL_RTC_SetAlarm_IT+0xf4>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003bd2:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003bd4:	69eb      	ldr	r3, [r5, #28]
 8003bd6:	696a      	ldr	r2, [r5, #20]
 8003bd8:	0400      	lsls	r0, r0, #16
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	431f      	orrs	r7, r3
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8003bde:	0236      	lsls	r6, r6, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003be0:	4307      	orrs	r7, r0
 8003be2:	4337      	orrs	r7, r6
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003be4:	78ee      	ldrb	r6, [r5, #3]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003be6:	1c6b      	adds	r3, r5, #1
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8003be8:	0436      	lsls	r6, r6, #16
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003bea:	4337      	orrs	r7, r6
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8003bec:	7fde      	ldrb	r6, [r3, #31]
 8003bee:	0636      	lsls	r6, r6, #24
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8003bf0:	4337      	orrs	r7, r6
 8003bf2:	e7ae      	b.n	8003b52 <HAL_RTC_SetAlarm_IT+0x72>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003bf4:	f7fe fbe4 	bl	80023c0 <HAL_GetTick>
 8003bf8:	23fa      	movs	r3, #250	; 0xfa
 8003bfa:	1b80      	subs	r0, r0, r6
 8003bfc:	009b      	lsls	r3, r3, #2
 8003bfe:	4298      	cmp	r0, r3
 8003c00:	d9c0      	bls.n	8003b84 <HAL_RTC_SetAlarm_IT+0xa4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c02:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c04:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c06:	6823      	ldr	r3, [r4, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c08:	3402      	adds	r4, #2
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003c0a:	625a      	str	r2, [r3, #36]	; 0x24
        __HAL_UNLOCK(hrtc);
 8003c0c:	9b00      	ldr	r3, [sp, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003c0e:	77e0      	strb	r0, [r4, #31]
        __HAL_UNLOCK(hrtc);
 8003c10:	77dd      	strb	r5, [r3, #31]
}
 8003c12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8003c14:	689a      	ldr	r2, [r3, #8]
 8003c16:	4915      	ldr	r1, [pc, #84]	; (8003c6c <HAL_RTC_SetAlarm_IT+0x18c>)
 8003c18:	400a      	ands	r2, r1
 8003c1a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8003c1c:	68d9      	ldr	r1, [r3, #12]
 8003c1e:	4a14      	ldr	r2, [pc, #80]	; (8003c70 <HAL_RTC_SetAlarm_IT+0x190>)
 8003c20:	b2c9      	uxtb	r1, r1
 8003c22:	430a      	orrs	r2, r1
 8003c24:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8003c26:	f7fe fbcb 	bl	80023c0 <HAL_GetTick>
 8003c2a:	0006      	movs	r6, r0
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8003c2c:	2202      	movs	r2, #2
 8003c2e:	6823      	ldr	r3, [r4, #0]
 8003c30:	68dd      	ldr	r5, [r3, #12]
 8003c32:	4015      	ands	r5, r2
 8003c34:	d00b      	beq.n	8003c4e <HAL_RTC_SetAlarm_IT+0x16e>
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003c36:	9a01      	ldr	r2, [sp, #4]
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8003c38:	621f      	str	r7, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8003c3a:	649a      	str	r2, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8003c3c:	2280      	movs	r2, #128	; 0x80
 8003c3e:	6899      	ldr	r1, [r3, #8]
 8003c40:	0092      	lsls	r2, r2, #2
 8003c42:	430a      	orrs	r2, r1
 8003c44:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8003c46:	2280      	movs	r2, #128	; 0x80
 8003c48:	6899      	ldr	r1, [r3, #8]
 8003c4a:	0192      	lsls	r2, r2, #6
 8003c4c:	e7aa      	b.n	8003ba4 <HAL_RTC_SetAlarm_IT+0xc4>
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003c4e:	f7fe fbb7 	bl	80023c0 <HAL_GetTick>
 8003c52:	23fa      	movs	r3, #250	; 0xfa
 8003c54:	1b80      	subs	r0, r0, r6
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	4298      	cmp	r0, r3
 8003c5a:	d9e7      	bls.n	8003c2c <HAL_RTC_SetAlarm_IT+0x14c>
 8003c5c:	e7d1      	b.n	8003c02 <HAL_RTC_SetAlarm_IT+0x122>
 8003c5e:	46c0      	nop			; (mov r8, r8)
 8003c60:	fffffeff 	.word	0xfffffeff
 8003c64:	fffffe7f 	.word	0xfffffe7f
 8003c68:	40010400 	.word	0x40010400
 8003c6c:	fffffdff 	.word	0xfffffdff
 8003c70:	fffffd7f 	.word	0xfffffd7f

08003c74 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8003c74:	230a      	movs	r3, #10
 8003c76:	0902      	lsrs	r2, r0, #4
 8003c78:	4353      	muls	r3, r2
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8003c7a:	220f      	movs	r2, #15
 8003c7c:	4010      	ands	r0, r2
 8003c7e:	1818      	adds	r0, r3, r0
 8003c80:	b2c0      	uxtb	r0, r0
}
 8003c82:	4770      	bx	lr

08003c84 <HAL_RTC_GetTime>:
{
 8003c84:	b570      	push	{r4, r5, r6, lr}
 8003c86:	000c      	movs	r4, r1
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003c88:	257f      	movs	r5, #127	; 0x7f
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003c8a:	6801      	ldr	r1, [r0, #0]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003c8c:	203f      	movs	r0, #63	; 0x3f
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003c8e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8003c90:	6063      	str	r3, [r4, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003c92:	690b      	ldr	r3, [r1, #16]
 8003c94:	045b      	lsls	r3, r3, #17
 8003c96:	0c5b      	lsrs	r3, r3, #17
 8003c98:	60a3      	str	r3, [r4, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003c9a:	680b      	ldr	r3, [r1, #0]
 8003c9c:	490d      	ldr	r1, [pc, #52]	; (8003cd4 <HAL_RTC_GetTime+0x50>)
 8003c9e:	400b      	ands	r3, r1
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003ca0:	0a1e      	lsrs	r6, r3, #8
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003ca2:	0c19      	lsrs	r1, r3, #16
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003ca4:	402e      	ands	r6, r5
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003ca6:	401d      	ands	r5, r3
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8003ca8:	2340      	movs	r3, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003caa:	4008      	ands	r0, r1
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8003cac:	4019      	ands	r1, r3
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8003cae:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8003cb0:	7066      	strb	r6, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003cb2:	70a5      	strb	r5, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8003cb4:	70e1      	strb	r1, [r4, #3]
  if (Format == RTC_FORMAT_BIN)
 8003cb6:	2a00      	cmp	r2, #0
 8003cb8:	d10a      	bne.n	8003cd0 <HAL_RTC_GetTime+0x4c>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003cba:	f7ff ffdb 	bl	8003c74 <RTC_Bcd2ToByte>
 8003cbe:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003cc0:	0030      	movs	r0, r6
 8003cc2:	f7ff ffd7 	bl	8003c74 <RTC_Bcd2ToByte>
 8003cc6:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003cc8:	0028      	movs	r0, r5
 8003cca:	f7ff ffd3 	bl	8003c74 <RTC_Bcd2ToByte>
 8003cce:	70a0      	strb	r0, [r4, #2]
}
 8003cd0:	2000      	movs	r0, #0
 8003cd2:	bd70      	pop	{r4, r5, r6, pc}
 8003cd4:	007f7f7f 	.word	0x007f7f7f

08003cd8 <HAL_RTC_GetDate>:
{
 8003cd8:	b570      	push	{r4, r5, r6, lr}
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003cda:	253f      	movs	r5, #63	; 0x3f
{
 8003cdc:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003cde:	6803      	ldr	r3, [r0, #0]
 8003ce0:	490d      	ldr	r1, [pc, #52]	; (8003d18 <HAL_RTC_GetDate+0x40>)
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003ce6:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003ce8:	04de      	lsls	r6, r3, #19
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003cea:	401d      	ands	r5, r3
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003cec:	041b      	lsls	r3, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003cee:	0ef6      	lsrs	r6, r6, #27
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003cf0:	0f5b      	lsrs	r3, r3, #29
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8003cf2:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8003cf4:	7066      	strb	r6, [r4, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003cf6:	70a5      	strb	r5, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8003cf8:	7023      	strb	r3, [r4, #0]
  if (Format == RTC_FORMAT_BIN)
 8003cfa:	2a00      	cmp	r2, #0
 8003cfc:	d10a      	bne.n	8003d14 <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003cfe:	f7ff ffb9 	bl	8003c74 <RTC_Bcd2ToByte>
 8003d02:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003d04:	0030      	movs	r0, r6
 8003d06:	f7ff ffb5 	bl	8003c74 <RTC_Bcd2ToByte>
 8003d0a:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003d0c:	0028      	movs	r0, r5
 8003d0e:	f7ff ffb1 	bl	8003c74 <RTC_Bcd2ToByte>
 8003d12:	70a0      	strb	r0, [r4, #2]
}
 8003d14:	2000      	movs	r0, #0
 8003d16:	bd70      	pop	{r4, r5, r6, pc}
 8003d18:	00ffff3f 	.word	0x00ffff3f

08003d1c <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8003d1c:	4770      	bx	lr
	...

08003d20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d20:	b570      	push	{r4, r5, r6, lr}
 8003d22:	0004      	movs	r4, r0
  /* Check the SPI handle allocation */
  if (hspi == NULL)
  {
    return HAL_ERROR;
 8003d24:	2001      	movs	r0, #1
  if (hspi == NULL)
 8003d26:	2c00      	cmp	r4, #0
 8003d28:	d037      	beq.n	8003d9a <HAL_SPI_Init+0x7a>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d2a:	2300      	movs	r3, #0
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d2c:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d2e:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d30:	3551      	adds	r5, #81	; 0x51
 8003d32:	782b      	ldrb	r3, [r5, #0]
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d105      	bne.n	8003d46 <HAL_SPI_Init+0x26>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d3a:	0022      	movs	r2, r4
 8003d3c:	3250      	adds	r2, #80	; 0x50
 8003d3e:	7013      	strb	r3, [r2, #0]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d40:	0020      	movs	r0, r4
 8003d42:	f000 fcc9 	bl	80046d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d46:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d48:	2240      	movs	r2, #64	; 0x40
 8003d4a:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003d4c:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8003d4e:	680b      	ldr	r3, [r1, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003d50:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8003d52:	4393      	bics	r3, r2
 8003d54:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003d56:	6863      	ldr	r3, [r4, #4]
 8003d58:	69a2      	ldr	r2, [r4, #24]
 8003d5a:	4303      	orrs	r3, r0
 8003d5c:	68e0      	ldr	r0, [r4, #12]
 8003d5e:	4303      	orrs	r3, r0
 8003d60:	6920      	ldr	r0, [r4, #16]
 8003d62:	4303      	orrs	r3, r0
 8003d64:	6960      	ldr	r0, [r4, #20]
 8003d66:	4303      	orrs	r3, r0
 8003d68:	69e0      	ldr	r0, [r4, #28]
 8003d6a:	4303      	orrs	r3, r0
 8003d6c:	6a20      	ldr	r0, [r4, #32]
 8003d6e:	4303      	orrs	r3, r0
 8003d70:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003d72:	4303      	orrs	r3, r0
 8003d74:	2080      	movs	r0, #128	; 0x80
 8003d76:	0080      	lsls	r0, r0, #2
 8003d78:	4010      	ands	r0, r2
 8003d7a:	4303      	orrs	r3, r0
 8003d7c:	600b      	str	r3, [r1, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003d7e:	2304      	movs	r3, #4
 8003d80:	0c12      	lsrs	r2, r2, #16
 8003d82:	401a      	ands	r2, r3
 8003d84:	6a63      	ldr	r3, [r4, #36]	; 0x24
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d86:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003d8c:	69cb      	ldr	r3, [r1, #28]
 8003d8e:	4a03      	ldr	r2, [pc, #12]	; (8003d9c <HAL_SPI_Init+0x7c>)
 8003d90:	4013      	ands	r3, r2
 8003d92:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8003d94:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d96:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d98:	702b      	strb	r3, [r5, #0]

  return HAL_OK;
}
 8003d9a:	bd70      	pop	{r4, r5, r6, pc}
 8003d9c:	fffff7ff 	.word	0xfffff7ff

08003da0 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8003da0:	b570      	push	{r4, r5, r6, lr}
 8003da2:	0004      	movs	r4, r0
  /* Check the SPI handle allocation */
  if (hspi == NULL)
  {
    return HAL_ERROR;
 8003da4:	2001      	movs	r0, #1
  if (hspi == NULL)
 8003da6:	2c00      	cmp	r4, #0
 8003da8:	d010      	beq.n	8003dcc <HAL_SPI_DeInit+0x2c>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8003daa:	0025      	movs	r5, r4
 8003dac:	2302      	movs	r3, #2

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8003dae:	2140      	movs	r1, #64	; 0x40
 8003db0:	6822      	ldr	r2, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 8003db2:	3551      	adds	r5, #81	; 0x51
 8003db4:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8003db6:	6813      	ldr	r3, [r2, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8003db8:	0020      	movs	r0, r4
  __HAL_SPI_DISABLE(hspi);
 8003dba:	438b      	bics	r3, r1
 8003dbc:	6013      	str	r3, [r2, #0]
  HAL_SPI_MspDeInit(hspi);
 8003dbe:	f000 fcb7 	bl	8004730 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003dc2:	2000      	movs	r0, #0
  hspi->State = HAL_SPI_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8003dc4:	3450      	adds	r4, #80	; 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003dc6:	6060      	str	r0, [r4, #4]
  hspi->State = HAL_SPI_STATE_RESET;
 8003dc8:	7028      	strb	r0, [r5, #0]
  __HAL_UNLOCK(hspi);
 8003dca:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8003dcc:	bd70      	pop	{r4, r5, r6, pc}

08003dce <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8003dce:	b570      	push	{r4, r5, r6, lr}
 8003dd0:	0005      	movs	r5, r0
  /* Check the UART handle allocation */
  if (huart == NULL)
  {
    return HAL_ERROR;
 8003dd2:	2001      	movs	r0, #1
  if (huart == NULL)
 8003dd4:	2d00      	cmp	r5, #0
 8003dd6:	d012      	beq.n	8003dfe <HAL_UART_DeInit+0x30>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8003dd8:	2324      	movs	r3, #36	; 0x24

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);

  huart->Instance->CR1 = 0x0U;
 8003dda:	2400      	movs	r4, #0
  huart->gState = HAL_UART_STATE_BUSY;
 8003ddc:	676b      	str	r3, [r5, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8003dde:	682b      	ldr	r3, [r5, #0]
 8003de0:	681a      	ldr	r2, [r3, #0]
 8003de2:	4382      	bics	r2, r0
 8003de4:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8003de6:	0028      	movs	r0, r5
  huart->Instance->CR1 = 0x0U;
 8003de8:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8003dea:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8003dec:	609c      	str	r4, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8003dee:	f000 fce3 	bl	80047b8 <HAL_UART_MspDeInit>
  huart->RxState = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 8003df2:	0020      	movs	r0, r4
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003df4:	67ec      	str	r4, [r5, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_RESET;
 8003df6:	676c      	str	r4, [r5, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_RESET;
 8003df8:	67ac      	str	r4, [r5, #120]	; 0x78
  __HAL_UNLOCK(huart);
 8003dfa:	3570      	adds	r5, #112	; 0x70
 8003dfc:	702c      	strb	r4, [r5, #0]
}
 8003dfe:	bd70      	pop	{r4, r5, r6, pc}

08003e00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e02:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e04:	6925      	ldr	r5, [r4, #16]
 8003e06:	68a2      	ldr	r2, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e08:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e0a:	432a      	orrs	r2, r5
 8003e0c:	6965      	ldr	r5, [r4, #20]
 8003e0e:	69c1      	ldr	r1, [r0, #28]
 8003e10:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e12:	6818      	ldr	r0, [r3, #0]
 8003e14:	4d79      	ldr	r5, [pc, #484]	; (8003ffc <UART_SetConfig+0x1fc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e16:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e18:	4028      	ands	r0, r5
 8003e1a:	4302      	orrs	r2, r0
 8003e1c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e1e:	685a      	ldr	r2, [r3, #4]
 8003e20:	4877      	ldr	r0, [pc, #476]	; (8004000 <UART_SetConfig+0x200>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e22:	4d78      	ldr	r5, [pc, #480]	; (8004004 <UART_SetConfig+0x204>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e24:	4002      	ands	r2, r0
 8003e26:	68e0      	ldr	r0, [r4, #12]
 8003e28:	4302      	orrs	r2, r0
 8003e2a:	605a      	str	r2, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e2c:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e2e:	42ab      	cmp	r3, r5
 8003e30:	d001      	beq.n	8003e36 <UART_SetConfig+0x36>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003e32:	6a22      	ldr	r2, [r4, #32]
 8003e34:	4310      	orrs	r0, r2
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	4e73      	ldr	r6, [pc, #460]	; (8004008 <UART_SetConfig+0x208>)
 8003e3a:	4032      	ands	r2, r6
 8003e3c:	4302      	orrs	r2, r0
 8003e3e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e40:	4a72      	ldr	r2, [pc, #456]	; (800400c <UART_SetConfig+0x20c>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d113      	bne.n	8003e6e <UART_SetConfig+0x6e>
 8003e46:	2203      	movs	r2, #3
 8003e48:	4b71      	ldr	r3, [pc, #452]	; (8004010 <UART_SetConfig+0x210>)
 8003e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	4a71      	ldr	r2, [pc, #452]	; (8004014 <UART_SetConfig+0x214>)
 8003e50:	5cd0      	ldrb	r0, [r2, r3]
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e52:	2380      	movs	r3, #128	; 0x80
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	4299      	cmp	r1, r3
 8003e58:	d000      	beq.n	8003e5c <UART_SetConfig+0x5c>
 8003e5a:	e092      	b.n	8003f82 <UART_SetConfig+0x182>
  {
    switch (clocksource)
 8003e5c:	2808      	cmp	r0, #8
 8003e5e:	d81e      	bhi.n	8003e9e <UART_SetConfig+0x9e>
 8003e60:	f7fc f964 	bl	800012c <__gnu_thumb1_case_uqi>
 8003e64:	1d636058 	.word	0x1d636058
 8003e68:	1d1d1d84 	.word	0x1d1d1d84
 8003e6c:	87          	.byte	0x87
 8003e6d:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e6e:	4a6a      	ldr	r2, [pc, #424]	; (8004018 <UART_SetConfig+0x218>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d105      	bne.n	8003e80 <UART_SetConfig+0x80>
 8003e74:	220c      	movs	r2, #12
 8003e76:	4b66      	ldr	r3, [pc, #408]	; (8004010 <UART_SetConfig+0x210>)
 8003e78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e7a:	4013      	ands	r3, r2
 8003e7c:	4a67      	ldr	r2, [pc, #412]	; (800401c <UART_SetConfig+0x21c>)
 8003e7e:	e7e7      	b.n	8003e50 <UART_SetConfig+0x50>
 8003e80:	42ab      	cmp	r3, r5
 8003e82:	d000      	beq.n	8003e86 <UART_SetConfig+0x86>
 8003e84:	e0b3      	b.n	8003fee <UART_SetConfig+0x1ee>
 8003e86:	21c0      	movs	r1, #192	; 0xc0
 8003e88:	2080      	movs	r0, #128	; 0x80
 8003e8a:	4a61      	ldr	r2, [pc, #388]	; (8004010 <UART_SetConfig+0x210>)
 8003e8c:	0109      	lsls	r1, r1, #4
 8003e8e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8003e90:	00c0      	lsls	r0, r0, #3
 8003e92:	400b      	ands	r3, r1
 8003e94:	4283      	cmp	r3, r0
 8003e96:	d038      	beq.n	8003f0a <UART_SetConfig+0x10a>
 8003e98:	d803      	bhi.n	8003ea2 <UART_SetConfig+0xa2>
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d00a      	beq.n	8003eb4 <UART_SetConfig+0xb4>
        ret = HAL_ERROR;
 8003e9e:	2501      	movs	r5, #1
 8003ea0:	e00d      	b.n	8003ebe <UART_SetConfig+0xbe>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ea2:	2080      	movs	r0, #128	; 0x80
 8003ea4:	0100      	lsls	r0, r0, #4
 8003ea6:	4283      	cmp	r3, r0
 8003ea8:	d00e      	beq.n	8003ec8 <UART_SetConfig+0xc8>
 8003eaa:	428b      	cmp	r3, r1
 8003eac:	d1f7      	bne.n	8003e9e <UART_SetConfig+0x9e>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003eae:	2080      	movs	r0, #128	; 0x80
 8003eb0:	0200      	lsls	r0, r0, #8
 8003eb2:	e00d      	b.n	8003ed0 <UART_SetConfig+0xd0>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003eb4:	f7ff fafc 	bl	80034b0 <HAL_RCC_GetPCLK1Freq>
 8003eb8:	2500      	movs	r5, #0
    if (lpuart_ker_ck_pres != 0U)
 8003eba:	42a8      	cmp	r0, r5
 8003ebc:	d108      	bne.n	8003ed0 <UART_SetConfig+0xd0>
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ebe:	2300      	movs	r3, #0
  huart->TxISR = NULL;

  return ret;
}
 8003ec0:	0028      	movs	r0, r5
  huart->RxISR = NULL;
 8003ec2:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003ec4:	6663      	str	r3, [r4, #100]	; 0x64
}
 8003ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ec8:	6813      	ldr	r3, [r2, #0]
 8003eca:	06db      	lsls	r3, r3, #27
 8003ecc:	d520      	bpl.n	8003f10 <UART_SetConfig+0x110>
          lpuart_ker_ck_pres = (uint32_t)(HSI_VALUE >> 2U);
 8003ece:	4854      	ldr	r0, [pc, #336]	; (8004020 <UART_SetConfig+0x220>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ed0:	2203      	movs	r2, #3
 8003ed2:	6863      	ldr	r3, [r4, #4]
 8003ed4:	435a      	muls	r2, r3
 8003ed6:	4282      	cmp	r2, r0
 8003ed8:	d8e1      	bhi.n	8003e9e <UART_SetConfig+0x9e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003eda:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003edc:	4282      	cmp	r2, r0
 8003ede:	d3de      	bcc.n	8003e9e <UART_SetConfig+0x9e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(lpuart_ker_ck_pres, huart->Init.BaudRate));
 8003ee0:	2700      	movs	r7, #0
 8003ee2:	0e02      	lsrs	r2, r0, #24
 8003ee4:	0201      	lsls	r1, r0, #8
 8003ee6:	085e      	lsrs	r6, r3, #1
 8003ee8:	1989      	adds	r1, r1, r6
 8003eea:	417a      	adcs	r2, r7
 8003eec:	0008      	movs	r0, r1
 8003eee:	0011      	movs	r1, r2
 8003ef0:	001a      	movs	r2, r3
 8003ef2:	003b      	movs	r3, r7
 8003ef4:	f7fc fa9a 	bl	800042c <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003ef8:	4b4a      	ldr	r3, [pc, #296]	; (8004024 <UART_SetConfig+0x224>)
 8003efa:	18c2      	adds	r2, r0, r3
 8003efc:	4b4a      	ldr	r3, [pc, #296]	; (8004028 <UART_SetConfig+0x228>)
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d8cd      	bhi.n	8003e9e <UART_SetConfig+0x9e>
          huart->Instance->BRR = usartdiv;
 8003f02:	6823      	ldr	r3, [r4, #0]
 8003f04:	003d      	movs	r5, r7
 8003f06:	60d8      	str	r0, [r3, #12]
 8003f08:	e7d9      	b.n	8003ebe <UART_SetConfig+0xbe>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003f0a:	f7fe ff59 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
        break;
 8003f0e:	e7d3      	b.n	8003eb8 <UART_SetConfig+0xb8>
          lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003f10:	4846      	ldr	r0, [pc, #280]	; (800402c <UART_SetConfig+0x22c>)
 8003f12:	e7dd      	b.n	8003ed0 <UART_SetConfig+0xd0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003f14:	f7ff facc 	bl	80034b0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003f18:	6863      	ldr	r3, [r4, #4]
 8003f1a:	0040      	lsls	r0, r0, #1
 8003f1c:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003f1e:	18c0      	adds	r0, r0, r3
 8003f20:	6861      	ldr	r1, [r4, #4]
 8003f22:	e00b      	b.n	8003f3c <UART_SetConfig+0x13c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003f24:	f7ff fad4 	bl	80034d0 <HAL_RCC_GetPCLK2Freq>
 8003f28:	e7f6      	b.n	8003f18 <UART_SetConfig+0x118>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f2a:	2510      	movs	r5, #16
 8003f2c:	4b38      	ldr	r3, [pc, #224]	; (8004010 <UART_SetConfig+0x210>)
 8003f2e:	6861      	ldr	r1, [r4, #4]
 8003f30:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003f32:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003f34:	4015      	ands	r5, r2
 8003f36:	d006      	beq.n	8003f46 <UART_SetConfig+0x146>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003f38:	4b3d      	ldr	r3, [pc, #244]	; (8004030 <UART_SetConfig+0x230>)
 8003f3a:	18c0      	adds	r0, r0, r3
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003f3c:	f7fc f900 	bl	8000140 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8003f40:	2500      	movs	r5, #0
 8003f42:	b283      	uxth	r3, r0
        break;
 8003f44:	e004      	b.n	8003f50 <UART_SetConfig+0x150>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003f46:	4b3b      	ldr	r3, [pc, #236]	; (8004034 <UART_SetConfig+0x234>)
 8003f48:	18c0      	adds	r0, r0, r3
 8003f4a:	f7fc f8f9 	bl	8000140 <__udivsi3>
 8003f4e:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f50:	0019      	movs	r1, r3
 8003f52:	4839      	ldr	r0, [pc, #228]	; (8004038 <UART_SetConfig+0x238>)
 8003f54:	3910      	subs	r1, #16
 8003f56:	4281      	cmp	r1, r0
 8003f58:	d8a1      	bhi.n	8003e9e <UART_SetConfig+0x9e>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f5a:	210f      	movs	r1, #15
 8003f5c:	0018      	movs	r0, r3
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f5e:	071b      	lsls	r3, r3, #28
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f60:	4388      	bics	r0, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f62:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 8003f64:	6821      	ldr	r1, [r4, #0]
 8003f66:	4303      	orrs	r3, r0
      huart->Instance->BRR = usartdiv;
 8003f68:	60cb      	str	r3, [r1, #12]
 8003f6a:	e7a8      	b.n	8003ebe <UART_SetConfig+0xbe>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003f6c:	f7fe ff28 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8003f70:	e7d2      	b.n	8003f18 <UART_SetConfig+0x118>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003f72:	6863      	ldr	r3, [r4, #4]
 8003f74:	0858      	lsrs	r0, r3, #1
 8003f76:	2380      	movs	r3, #128	; 0x80
 8003f78:	025b      	lsls	r3, r3, #9
 8003f7a:	e7d0      	b.n	8003f1e <UART_SetConfig+0x11e>
        ret = HAL_ERROR;
 8003f7c:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	e7e6      	b.n	8003f50 <UART_SetConfig+0x150>
    switch (clocksource)
 8003f82:	2808      	cmp	r0, #8
 8003f84:	d837      	bhi.n	8003ff6 <UART_SetConfig+0x1f6>
 8003f86:	f7fc f8d1 	bl	800012c <__gnu_thumb1_case_uqi>
 8003f8a:	0c05      	.short	0x0c05
 8003f8c:	362a360f 	.word	0x362a360f
 8003f90:	3636      	.short	0x3636
 8003f92:	2d          	.byte	0x2d
 8003f93:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003f94:	f7ff fa8c 	bl	80034b0 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003f98:	6863      	ldr	r3, [r4, #4]
 8003f9a:	085b      	lsrs	r3, r3, #1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003f9c:	18c0      	adds	r0, r0, r3
 8003f9e:	6861      	ldr	r1, [r4, #4]
 8003fa0:	e00b      	b.n	8003fba <UART_SetConfig+0x1ba>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003fa2:	f7ff fa95 	bl	80034d0 <HAL_RCC_GetPCLK2Freq>
 8003fa6:	e7f7      	b.n	8003f98 <UART_SetConfig+0x198>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fa8:	2510      	movs	r5, #16
 8003faa:	4b19      	ldr	r3, [pc, #100]	; (8004010 <UART_SetConfig+0x210>)
 8003fac:	6861      	ldr	r1, [r4, #4]
 8003fae:	681a      	ldr	r2, [r3, #0]
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003fb0:	0848      	lsrs	r0, r1, #1
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003fb2:	4015      	ands	r5, r2
 8003fb4:	d00d      	beq.n	8003fd2 <UART_SetConfig+0x1d2>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8003fb6:	4b1a      	ldr	r3, [pc, #104]	; (8004020 <UART_SetConfig+0x220>)
 8003fb8:	18c0      	adds	r0, r0, r3
 8003fba:	f7fc f8c1 	bl	8000140 <__udivsi3>
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fbe:	2500      	movs	r5, #0
 8003fc0:	b283      	uxth	r3, r0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fc2:	0019      	movs	r1, r3
 8003fc4:	481c      	ldr	r0, [pc, #112]	; (8004038 <UART_SetConfig+0x238>)
 8003fc6:	3910      	subs	r1, #16
 8003fc8:	4281      	cmp	r1, r0
 8003fca:	d900      	bls.n	8003fce <UART_SetConfig+0x1ce>
 8003fcc:	e767      	b.n	8003e9e <UART_SetConfig+0x9e>
      huart->Instance->BRR = usartdiv;
 8003fce:	6821      	ldr	r1, [r4, #0]
 8003fd0:	e7ca      	b.n	8003f68 <UART_SetConfig+0x168>
          usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003fd2:	4b16      	ldr	r3, [pc, #88]	; (800402c <UART_SetConfig+0x22c>)
 8003fd4:	18c0      	adds	r0, r0, r3
 8003fd6:	f7fc f8b3 	bl	8000140 <__udivsi3>
 8003fda:	b283      	uxth	r3, r0
 8003fdc:	e7f1      	b.n	8003fc2 <UART_SetConfig+0x1c2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003fde:	f7fe feef 	bl	8002dc0 <HAL_RCC_GetSysClockFreq>
 8003fe2:	e7d9      	b.n	8003f98 <UART_SetConfig+0x198>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003fe4:	6863      	ldr	r3, [r4, #4]
 8003fe6:	0858      	lsrs	r0, r3, #1
 8003fe8:	2380      	movs	r3, #128	; 0x80
 8003fea:	021b      	lsls	r3, r3, #8
 8003fec:	e7d6      	b.n	8003f9c <UART_SetConfig+0x19c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fee:	2380      	movs	r3, #128	; 0x80
 8003ff0:	021b      	lsls	r3, r3, #8
 8003ff2:	4299      	cmp	r1, r3
 8003ff4:	d0c2      	beq.n	8003f7c <UART_SetConfig+0x17c>
        ret = HAL_ERROR;
 8003ff6:	2501      	movs	r5, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	e7e2      	b.n	8003fc2 <UART_SetConfig+0x1c2>
 8003ffc:	efff69f3 	.word	0xefff69f3
 8004000:	ffffcfff 	.word	0xffffcfff
 8004004:	40004800 	.word	0x40004800
 8004008:	fffff4ff 	.word	0xfffff4ff
 800400c:	40013800 	.word	0x40013800
 8004010:	40021000 	.word	0x40021000
 8004014:	0800737c 	.word	0x0800737c
 8004018:	40004400 	.word	0x40004400
 800401c:	08007380 	.word	0x08007380
 8004020:	003d0900 	.word	0x003d0900
 8004024:	fffffd00 	.word	0xfffffd00
 8004028:	000ffcff 	.word	0x000ffcff
 800402c:	00f42400 	.word	0x00f42400
 8004030:	007a1200 	.word	0x007a1200
 8004034:	01e84800 	.word	0x01e84800
 8004038:	0000ffef 	.word	0x0000ffef

0800403c <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800403c:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800403e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004040:	07da      	lsls	r2, r3, #31
 8004042:	d506      	bpl.n	8004052 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004044:	6801      	ldr	r1, [r0, #0]
 8004046:	4c28      	ldr	r4, [pc, #160]	; (80040e8 <UART_AdvFeatureConfig+0xac>)
 8004048:	684a      	ldr	r2, [r1, #4]
 800404a:	4022      	ands	r2, r4
 800404c:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800404e:	4322      	orrs	r2, r4
 8004050:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004052:	079a      	lsls	r2, r3, #30
 8004054:	d506      	bpl.n	8004064 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004056:	6801      	ldr	r1, [r0, #0]
 8004058:	4c24      	ldr	r4, [pc, #144]	; (80040ec <UART_AdvFeatureConfig+0xb0>)
 800405a:	684a      	ldr	r2, [r1, #4]
 800405c:	4022      	ands	r2, r4
 800405e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8004060:	4322      	orrs	r2, r4
 8004062:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004064:	075a      	lsls	r2, r3, #29
 8004066:	d506      	bpl.n	8004076 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004068:	6801      	ldr	r1, [r0, #0]
 800406a:	4c21      	ldr	r4, [pc, #132]	; (80040f0 <UART_AdvFeatureConfig+0xb4>)
 800406c:	684a      	ldr	r2, [r1, #4]
 800406e:	4022      	ands	r2, r4
 8004070:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8004072:	4322      	orrs	r2, r4
 8004074:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004076:	071a      	lsls	r2, r3, #28
 8004078:	d506      	bpl.n	8004088 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800407a:	6801      	ldr	r1, [r0, #0]
 800407c:	4c1d      	ldr	r4, [pc, #116]	; (80040f4 <UART_AdvFeatureConfig+0xb8>)
 800407e:	684a      	ldr	r2, [r1, #4]
 8004080:	4022      	ands	r2, r4
 8004082:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8004084:	4322      	orrs	r2, r4
 8004086:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004088:	06da      	lsls	r2, r3, #27
 800408a:	d506      	bpl.n	800409a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800408c:	6801      	ldr	r1, [r0, #0]
 800408e:	4c1a      	ldr	r4, [pc, #104]	; (80040f8 <UART_AdvFeatureConfig+0xbc>)
 8004090:	688a      	ldr	r2, [r1, #8]
 8004092:	4022      	ands	r2, r4
 8004094:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8004096:	4322      	orrs	r2, r4
 8004098:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800409a:	069a      	lsls	r2, r3, #26
 800409c:	d506      	bpl.n	80040ac <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800409e:	6801      	ldr	r1, [r0, #0]
 80040a0:	4c16      	ldr	r4, [pc, #88]	; (80040fc <UART_AdvFeatureConfig+0xc0>)
 80040a2:	688a      	ldr	r2, [r1, #8]
 80040a4:	4022      	ands	r2, r4
 80040a6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80040a8:	4322      	orrs	r2, r4
 80040aa:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040ac:	065a      	lsls	r2, r3, #25
 80040ae:	d510      	bpl.n	80040d2 <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040b0:	6801      	ldr	r1, [r0, #0]
 80040b2:	4d13      	ldr	r5, [pc, #76]	; (8004100 <UART_AdvFeatureConfig+0xc4>)
 80040b4:	684a      	ldr	r2, [r1, #4]
 80040b6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80040b8:	402a      	ands	r2, r5
 80040ba:	4322      	orrs	r2, r4
 80040bc:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040be:	2280      	movs	r2, #128	; 0x80
 80040c0:	0352      	lsls	r2, r2, #13
 80040c2:	4294      	cmp	r4, r2
 80040c4:	d105      	bne.n	80040d2 <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040c6:	684a      	ldr	r2, [r1, #4]
 80040c8:	4c0e      	ldr	r4, [pc, #56]	; (8004104 <UART_AdvFeatureConfig+0xc8>)
 80040ca:	4022      	ands	r2, r4
 80040cc:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80040ce:	4322      	orrs	r2, r4
 80040d0:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040d2:	061b      	lsls	r3, r3, #24
 80040d4:	d506      	bpl.n	80040e4 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040d6:	6802      	ldr	r2, [r0, #0]
 80040d8:	490b      	ldr	r1, [pc, #44]	; (8004108 <UART_AdvFeatureConfig+0xcc>)
 80040da:	6853      	ldr	r3, [r2, #4]
 80040dc:	400b      	ands	r3, r1
 80040de:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80040e0:	430b      	orrs	r3, r1
 80040e2:	6053      	str	r3, [r2, #4]
  }
}
 80040e4:	bd30      	pop	{r4, r5, pc}
 80040e6:	46c0      	nop			; (mov r8, r8)
 80040e8:	fffdffff 	.word	0xfffdffff
 80040ec:	fffeffff 	.word	0xfffeffff
 80040f0:	fffbffff 	.word	0xfffbffff
 80040f4:	ffff7fff 	.word	0xffff7fff
 80040f8:	ffffefff 	.word	0xffffefff
 80040fc:	ffffdfff 	.word	0xffffdfff
 8004100:	ffefffff 	.word	0xffefffff
 8004104:	ff9fffff 	.word	0xff9fffff
 8004108:	fff7ffff 	.word	0xfff7ffff

0800410c <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800410c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800410e:	0004      	movs	r4, r0
 8004110:	000e      	movs	r6, r1
 8004112:	0015      	movs	r5, r2
 8004114:	001f      	movs	r7, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004116:	6822      	ldr	r2, [r4, #0]
 8004118:	69d3      	ldr	r3, [r2, #28]
 800411a:	4033      	ands	r3, r6
 800411c:	1b9b      	subs	r3, r3, r6
 800411e:	4259      	negs	r1, r3
 8004120:	414b      	adcs	r3, r1
 8004122:	42ab      	cmp	r3, r5
 8004124:	d001      	beq.n	800412a <UART_WaitOnFlagUntilTimeout+0x1e>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8004126:	2000      	movs	r0, #0
 8004128:	e01b      	b.n	8004162 <UART_WaitOnFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 800412a:	9b06      	ldr	r3, [sp, #24]
 800412c:	3301      	adds	r3, #1
 800412e:	d0f3      	beq.n	8004118 <UART_WaitOnFlagUntilTimeout+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004130:	f7fe f946 	bl	80023c0 <HAL_GetTick>
 8004134:	9b06      	ldr	r3, [sp, #24]
 8004136:	1bc0      	subs	r0, r0, r7
 8004138:	4283      	cmp	r3, r0
 800413a:	d301      	bcc.n	8004140 <UART_WaitOnFlagUntilTimeout+0x34>
 800413c:	2b00      	cmp	r3, #0
 800413e:	d1ea      	bne.n	8004116 <UART_WaitOnFlagUntilTimeout+0xa>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004140:	6823      	ldr	r3, [r4, #0]
 8004142:	4908      	ldr	r1, [pc, #32]	; (8004164 <UART_WaitOnFlagUntilTimeout+0x58>)
 8004144:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(huart);
 8004146:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004148:	400a      	ands	r2, r1
 800414a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800414c:	689a      	ldr	r2, [r3, #8]
 800414e:	31a3      	adds	r1, #163	; 0xa3
 8004150:	31ff      	adds	r1, #255	; 0xff
 8004152:	438a      	bics	r2, r1
 8004154:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8004156:	2320      	movs	r3, #32
 8004158:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800415a:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 800415c:	2300      	movs	r3, #0
 800415e:	3470      	adds	r4, #112	; 0x70
 8004160:	7023      	strb	r3, [r4, #0]
}
 8004162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004164:	fffffe5f 	.word	0xfffffe5f

08004168 <UART_CheckIdleState>:
{
 8004168:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800416a:	2600      	movs	r6, #0
{
 800416c:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800416e:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8004170:	f7fe f926 	bl	80023c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004174:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8004176:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	071b      	lsls	r3, r3, #28
 800417c:	d415      	bmi.n	80041aa <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800417e:	6823      	ldr	r3, [r4, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	075b      	lsls	r3, r3, #29
 8004184:	d50a      	bpl.n	800419c <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004186:	2180      	movs	r1, #128	; 0x80
 8004188:	4b0e      	ldr	r3, [pc, #56]	; (80041c4 <UART_CheckIdleState+0x5c>)
 800418a:	2200      	movs	r2, #0
 800418c:	9300      	str	r3, [sp, #0]
 800418e:	03c9      	lsls	r1, r1, #15
 8004190:	002b      	movs	r3, r5
 8004192:	0020      	movs	r0, r4
 8004194:	f7ff ffba 	bl	800410c <UART_WaitOnFlagUntilTimeout>
 8004198:	2800      	cmp	r0, #0
 800419a:	d111      	bne.n	80041c0 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 800419c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800419e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80041a0:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80041a2:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 80041a4:	3470      	adds	r4, #112	; 0x70
 80041a6:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 80041a8:	e00b      	b.n	80041c2 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041aa:	2180      	movs	r1, #128	; 0x80
 80041ac:	4b05      	ldr	r3, [pc, #20]	; (80041c4 <UART_CheckIdleState+0x5c>)
 80041ae:	0032      	movs	r2, r6
 80041b0:	9300      	str	r3, [sp, #0]
 80041b2:	0389      	lsls	r1, r1, #14
 80041b4:	0003      	movs	r3, r0
 80041b6:	0020      	movs	r0, r4
 80041b8:	f7ff ffa8 	bl	800410c <UART_WaitOnFlagUntilTimeout>
 80041bc:	2800      	cmp	r0, #0
 80041be:	d0de      	beq.n	800417e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80041c0:	2003      	movs	r0, #3
}
 80041c2:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80041c4:	01ffffff 	.word	0x01ffffff

080041c8 <HAL_UART_Init>:
{
 80041c8:	b510      	push	{r4, lr}
 80041ca:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80041cc:	d101      	bne.n	80041d2 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80041ce:	2001      	movs	r0, #1
}
 80041d0:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80041d2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d104      	bne.n	80041e2 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 80041d8:	0002      	movs	r2, r0
 80041da:	3270      	adds	r2, #112	; 0x70
 80041dc:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80041de:	f000 fabd 	bl	800475c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80041e2:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80041e4:	2101      	movs	r1, #1
 80041e6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80041e8:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 80041ea:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041ec:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80041ee:	438b      	bics	r3, r1
 80041f0:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80041f2:	f7ff fe05 	bl	8003e00 <UART_SetConfig>
 80041f6:	2801      	cmp	r0, #1
 80041f8:	d0e9      	beq.n	80041ce <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80041fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d002      	beq.n	8004206 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8004200:	0020      	movs	r0, r4
 8004202:	f7ff ff1b 	bl	800403c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004206:	6823      	ldr	r3, [r4, #0]
 8004208:	4907      	ldr	r1, [pc, #28]	; (8004228 <HAL_UART_Init+0x60>)
 800420a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800420c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800420e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004210:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004212:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004214:	689a      	ldr	r2, [r3, #8]
 8004216:	438a      	bics	r2, r1
 8004218:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800421a:	2201      	movs	r2, #1
 800421c:	6819      	ldr	r1, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8004222:	f7ff ffa1 	bl	8004168 <UART_CheckIdleState>
 8004226:	e7d3      	b.n	80041d0 <HAL_UART_Init+0x8>
 8004228:	ffffb7ff 	.word	0xffffb7ff

0800422c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800422c:	b530      	push	{r4, r5, lr}
 800422e:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004230:	2238      	movs	r2, #56	; 0x38
 8004232:	2100      	movs	r1, #0
 8004234:	a80e      	add	r0, sp, #56	; 0x38
 8004236:	f001 f9cd 	bl	80055d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800423a:	2214      	movs	r2, #20
 800423c:	2100      	movs	r1, #0
 800423e:	4668      	mov	r0, sp
 8004240:	f001 f9c8 	bl	80055d4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004244:	2224      	movs	r2, #36	; 0x24
 8004246:	2100      	movs	r1, #0
 8004248:	a805      	add	r0, sp, #20
 800424a:	f001 f9c3 	bl	80055d4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800424e:	2380      	movs	r3, #128	; 0x80
 8004250:	4917      	ldr	r1, [pc, #92]	; (80042b0 <SystemClock_Config+0x84>)
 8004252:	4c18      	ldr	r4, [pc, #96]	; (80042b4 <SystemClock_Config+0x88>)
 8004254:	680a      	ldr	r2, [r1, #0]
 8004256:	011b      	lsls	r3, r3, #4
 8004258:	4022      	ands	r2, r4
 800425a:	4313      	orrs	r3, r2
 800425c:	600b      	str	r3, [r1, #0]
  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 800425e:	f7fe fd77 	bl	8002d50 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004262:	4a15      	ldr	r2, [pc, #84]	; (80042b8 <SystemClock_Config+0x8c>)
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004264:	2501      	movs	r5, #1
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8004266:	6d13      	ldr	r3, [r2, #80]	; 0x50
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004268:	a80e      	add	r0, sp, #56	; 0x38
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800426a:	4023      	ands	r3, r4
 800426c:	6513      	str	r3, [r2, #80]	; 0x50
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 800426e:	2306      	movs	r3, #6
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004270:	2400      	movs	r4, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8004272:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8004274:	33fa      	adds	r3, #250	; 0xfa
 8004276:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004278:	3bf0      	subs	r3, #240	; 0xf0
 800427a:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800427c:	9511      	str	r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800427e:	9418      	str	r4, [sp, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004280:	f7fe fdda 	bl	8002e38 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004284:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004286:	0021      	movs	r1, r4
 8004288:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800428a:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800428c:	9501      	str	r5, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800428e:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004290:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004292:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8004294:	f7ff f854 	bl	8003340 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8004298:	232a      	movs	r3, #42	; 0x2a
 800429a:	9305      	str	r3, [sp, #20]
                              |RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800429c:	2380      	movs	r3, #128	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800429e:	a805      	add	r0, sp, #20
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80042a0:	025b      	lsls	r3, r3, #9
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80042a2:	9409      	str	r4, [sp, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80042a4:	940b      	str	r4, [sp, #44]	; 0x2c
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80042a6:	9306      	str	r3, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80042a8:	f7ff f922 	bl	80034f0 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 80042ac:	b01d      	add	sp, #116	; 0x74
 80042ae:	bd30      	pop	{r4, r5, pc}
 80042b0:	40007000 	.word	0x40007000
 80042b4:	ffffe7ff 	.word	0xffffe7ff
 80042b8:	40021000 	.word	0x40021000

080042bc <main>:
{
 80042bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042be:	b099      	sub	sp, #100	; 0x64
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042c0:	ad0e      	add	r5, sp, #56	; 0x38
  HAL_Init();
 80042c2:	f7fe f85d 	bl	8002380 <HAL_Init>
  SystemClock_Config();
 80042c6:	f7ff ffb1 	bl	800422c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ca:	2214      	movs	r2, #20
 80042cc:	2100      	movs	r1, #0
 80042ce:	0028      	movs	r0, r5
 80042d0:	f001 f980 	bl	80055d4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80042d4:	2004      	movs	r0, #4
 80042d6:	4bb5      	ldr	r3, [pc, #724]	; (80045ac <main+0x2f0>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pin : SI1147_INT_Pin */
  GPIO_InitStruct.Pin = SI1147_INT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80042d8:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80042da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042dc:	4301      	orrs	r1, r0
 80042de:	62d9      	str	r1, [r3, #44]	; 0x2c
 80042e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042e2:	4002      	ands	r2, r0
 80042e4:	9205      	str	r2, [sp, #20]
 80042e6:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80042e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042ea:	307c      	adds	r0, #124	; 0x7c
 80042ec:	4301      	orrs	r1, r0
 80042ee:	62d9      	str	r1, [r3, #44]	; 0x2c
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042f0:	2101      	movs	r1, #1
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80042f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042f4:	4002      	ands	r2, r0
 80042f6:	9206      	str	r2, [sp, #24]
 80042f8:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80042fc:	48ac      	ldr	r0, [pc, #688]	; (80045b0 <main+0x2f4>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80042fe:	430a      	orrs	r2, r1
 8004300:	62da      	str	r2, [r3, #44]	; 0x2c
 8004302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004304:	400a      	ands	r2, r1
 8004306:	9207      	str	r2, [sp, #28]
 8004308:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800430a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800430c:	1849      	adds	r1, r1, r1
 800430e:	430a      	orrs	r2, r1
 8004310:	62da      	str	r2, [r3, #44]	; 0x2c
 8004312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004314:	400b      	ands	r3, r1
 8004316:	9308      	str	r3, [sp, #32]
 8004318:	9b08      	ldr	r3, [sp, #32]
  GPIO_InitStruct.Pin = B1_Pin;
 800431a:	2380      	movs	r3, #128	; 0x80
 800431c:	019b      	lsls	r3, r3, #6
 800431e:	930e      	str	r3, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004320:	4ba4      	ldr	r3, [pc, #656]	; (80045b4 <main+0x2f8>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004322:	0029      	movs	r1, r5
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004324:	606b      	str	r3, [r5, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004326:	2301      	movs	r3, #1
 8004328:	60ab      	str	r3, [r5, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800432a:	f7fe f8c5 	bl	80024b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SI1147_INT_Pin;
 800432e:	2320      	movs	r3, #32
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(SI1147_INT_GPIO_Port, &GPIO_InitStruct);
 8004330:	0029      	movs	r1, r5
  GPIO_InitStruct.Pin = SI1147_INT_Pin;
 8004332:	930e      	str	r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(SI1147_INT_GPIO_Port, &GPIO_InitStruct);
 8004334:	48a0      	ldr	r0, [pc, #640]	; (80045b8 <main+0x2fc>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004336:	3b1f      	subs	r3, #31
 8004338:	60ab      	str	r3, [r5, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800433a:	606c      	str	r4, [r5, #4]
  HAL_GPIO_Init(SI1147_INT_GPIO_Port, &GPIO_InitStruct);
 800433c:	f7fe f8bc 	bl	80024b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8004340:	0022      	movs	r2, r4
 8004342:	0021      	movs	r1, r4
 8004344:	2007      	movs	r0, #7
 8004346:	f7fe f863 	bl	8002410 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800434a:	2007      	movs	r0, #7
 800434c:	f7fe f890 	bl	8002470 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8004350:	4e9a      	ldr	r6, [pc, #616]	; (80045bc <main+0x300>)
 8004352:	4b9b      	ldr	r3, [pc, #620]	; (80045c0 <main+0x304>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004354:	0030      	movs	r0, r6
  hi2c1.Instance = I2C1;
 8004356:	6033      	str	r3, [r6, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8004358:	4b9a      	ldr	r3, [pc, #616]	; (80045c4 <main+0x308>)
  hi2c1.Init.OwnAddress1 = 0;
 800435a:	60b4      	str	r4, [r6, #8]
  hi2c1.Init.Timing = 0x00303D5B;
 800435c:	6073      	str	r3, [r6, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800435e:	2301      	movs	r3, #1
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004360:	6134      	str	r4, [r6, #16]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004362:	60f3      	str	r3, [r6, #12]
  hi2c1.Init.OwnAddress2 = 0;
 8004364:	6174      	str	r4, [r6, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004366:	61b4      	str	r4, [r6, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004368:	61f4      	str	r4, [r6, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800436a:	6234      	str	r4, [r6, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800436c:	f7fe fb08 	bl	8002980 <HAL_I2C_Init>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004370:	0030      	movs	r0, r6
 8004372:	0021      	movs	r1, r4
 8004374:	f7fe fca2 	bl	8002cbc <HAL_I2CEx_ConfigAnalogFilter>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004378:	0030      	movs	r0, r6
 800437a:	0021      	movs	r1, r4
  RTC_TimeTypeDef sTime = {0};
 800437c:	ae09      	add	r6, sp, #36	; 0x24
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800437e:	f7fe fcc3 	bl	8002d08 <HAL_I2CEx_ConfigDigitalFilter>
  RTC_TimeTypeDef sTime = {0};
 8004382:	2214      	movs	r2, #20
 8004384:	0021      	movs	r1, r4
 8004386:	0030      	movs	r0, r6
 8004388:	f001 f924 	bl	80055d4 <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 800438c:	2228      	movs	r2, #40	; 0x28
 800438e:	0021      	movs	r1, r4
 8004390:	0028      	movs	r0, r5
  RTC_DateTypeDef sDate = {0};
 8004392:	9404      	str	r4, [sp, #16]
  RTC_AlarmTypeDef sAlarm = {0};
 8004394:	f001 f91e 	bl	80055d4 <memset>
  hrtc.Instance = RTC;
 8004398:	4f8b      	ldr	r7, [pc, #556]	; (80045c8 <main+0x30c>)
 800439a:	4b8c      	ldr	r3, [pc, #560]	; (80045cc <main+0x310>)
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800439c:	0038      	movs	r0, r7
  hrtc.Instance = RTC;
 800439e:	603b      	str	r3, [r7, #0]
  hrtc.Init.AsynchPrediv = 127;
 80043a0:	237f      	movs	r3, #127	; 0x7f
 80043a2:	60bb      	str	r3, [r7, #8]
  hrtc.Init.SynchPrediv = 255;
 80043a4:	3380      	adds	r3, #128	; 0x80
 80043a6:	60fb      	str	r3, [r7, #12]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80043a8:	607c      	str	r4, [r7, #4]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80043aa:	613c      	str	r4, [r7, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80043ac:	617c      	str	r4, [r7, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80043ae:	61bc      	str	r4, [r7, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80043b0:	61fc      	str	r4, [r7, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80043b2:	f7ff fa43 	bl	800383c <HAL_RTC_Init>
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80043b6:	2201      	movs	r2, #1
 80043b8:	0031      	movs	r1, r6
 80043ba:	0038      	movs	r0, r7
  sTime.Hours = 0x0;
 80043bc:	7034      	strb	r4, [r6, #0]
  sTime.Minutes = 0x0;
 80043be:	7074      	strb	r4, [r6, #1]
  sTime.Seconds = 0x0;
 80043c0:	70b4      	strb	r4, [r6, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80043c2:	60f4      	str	r4, [r6, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80043c4:	6134      	str	r4, [r6, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80043c6:	f7ff faa1 	bl	800390c <HAL_RTC_SetTime>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80043ca:	2201      	movs	r2, #1
 80043cc:	ab02      	add	r3, sp, #8
 80043ce:	721a      	strb	r2, [r3, #8]
  sDate.Month = RTC_MONTH_JANUARY;
 80043d0:	2201      	movs	r2, #1
 80043d2:	725a      	strb	r2, [r3, #9]
  sDate.Date = 0x1;
 80043d4:	2201      	movs	r2, #1
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80043d6:	a904      	add	r1, sp, #16
  sDate.Date = 0x1;
 80043d8:	729a      	strb	r2, [r3, #10]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80043da:	0038      	movs	r0, r7
 80043dc:	2201      	movs	r2, #1
  sDate.Year = 0x0;
 80043de:	72dc      	strb	r4, [r3, #11]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80043e0:	f7ff fb12 	bl	8003a08 <HAL_RTC_SetDate>
  sAlarm.AlarmDateWeekDay = 0x1;
 80043e4:	2331      	movs	r3, #49	; 0x31
 80043e6:	aa02      	add	r2, sp, #8
 80043e8:	189b      	adds	r3, r3, r2
 80043ea:	2201      	movs	r2, #1
 80043ec:	77da      	strb	r2, [r3, #31]
  sAlarm.Alarm = RTC_ALARM_A;
 80043ee:	2380      	movs	r3, #128	; 0x80
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80043f0:	2201      	movs	r2, #1
 80043f2:	0029      	movs	r1, r5
  sAlarm.Alarm = RTC_ALARM_A;
 80043f4:	005b      	lsls	r3, r3, #1
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80043f6:	0038      	movs	r0, r7
  sAlarm.Alarm = RTC_ALARM_A;
 80043f8:	626b      	str	r3, [r5, #36]	; 0x24
  sAlarm.AlarmTime.Hours = 0x0;
 80043fa:	702c      	strb	r4, [r5, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80043fc:	706c      	strb	r4, [r5, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80043fe:	70ac      	strb	r4, [r5, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8004400:	606c      	str	r4, [r5, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8004402:	60ec      	str	r4, [r5, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004404:	612c      	str	r4, [r5, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8004406:	616c      	str	r4, [r5, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8004408:	61ac      	str	r4, [r5, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800440a:	61ec      	str	r4, [r5, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800440c:	f7ff fb68 	bl	8003ae0 <HAL_RTC_SetAlarm_IT>
  hspi1.Instance = SPI1;
 8004410:	486f      	ldr	r0, [pc, #444]	; (80045d0 <main+0x314>)
 8004412:	4b70      	ldr	r3, [pc, #448]	; (80045d4 <main+0x318>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004414:	6084      	str	r4, [r0, #8]
  hspi1.Instance = SPI1;
 8004416:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004418:	2382      	movs	r3, #130	; 0x82
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	6043      	str	r3, [r0, #4]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800441e:	33fc      	adds	r3, #252	; 0xfc
 8004420:	6183      	str	r3, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8004422:	3bfa      	subs	r3, #250	; 0xfa
 8004424:	3bff      	subs	r3, #255	; 0xff
 8004426:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004428:	60c4      	str	r4, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800442a:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800442c:	6144      	str	r4, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800442e:	61c4      	str	r4, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004430:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004432:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004434:	6284      	str	r4, [r0, #40]	; 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004436:	f7ff fc73 	bl	8003d20 <HAL_SPI_Init>
  huart2.Instance = USART2;
 800443a:	4867      	ldr	r0, [pc, #412]	; (80045d8 <main+0x31c>)
 800443c:	4b67      	ldr	r3, [pc, #412]	; (80045dc <main+0x320>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800443e:	6084      	str	r4, [r0, #8]
  huart2.Instance = USART2;
 8004440:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8004442:	23e1      	movs	r3, #225	; 0xe1
 8004444:	025b      	lsls	r3, r3, #9
 8004446:	6043      	str	r3, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004448:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 800444a:	60c4      	str	r4, [r0, #12]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800444c:	6143      	str	r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 800444e:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004450:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004452:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004454:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004456:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004458:	f7ff feb6 	bl	80041c8 <HAL_UART_Init>
  glassLCD_Begin();
 800445c:	f000 fe94 	bl	8005188 <glassLCD_Begin>
  BMP180_Init();
 8004460:	f000 fa1e 	bl	80048a0 <BMP180_Init>
  Si1147_Init();
 8004464:	f000 fd4e 	bl	8004f04 <Si1147_Init>
  Si1147_SetUV();
 8004468:	f000 fd8e 	bl	8004f88 <Si1147_SetUV>
  RTC_SetTime(TIME_HOURS(), TIME_MINUTES(), TIME_SECONDS());
 800446c:	221c      	movs	r2, #28
 800446e:	2115      	movs	r1, #21
 8004470:	0020      	movs	r0, r4
 8004472:	f000 fe93 	bl	800519c <RTC_SetTime>
  glassLCD_WriteData(lcdTest);
 8004476:	485a      	ldr	r0, [pc, #360]	; (80045e0 <main+0x324>)
 8004478:	f000 fdec 	bl	8005054 <glassLCD_WriteData>
  glassLCD_SetDot(0b11111111);
 800447c:	20ff      	movs	r0, #255	; 0xff
 800447e:	f000 fe51 	bl	8005124 <glassLCD_SetDot>
  glassLCD_WriteArrow(0b11111111);
 8004482:	20ff      	movs	r0, #255	; 0xff
 8004484:	f000 fe54 	bl	8005130 <glassLCD_WriteArrow>
  glassLCD_Update();
 8004488:	f000 fdfc 	bl	8005084 <glassLCD_Update>
  HAL_Delay(2000);
 800448c:	20fa      	movs	r0, #250	; 0xfa
 800448e:	00c0      	lsls	r0, r0, #3
 8004490:	f7fd ff9c 	bl	80023cc <HAL_Delay>
	  glassLCD_Clear();
 8004494:	f000 fe38 	bl	8005108 <glassLCD_Clear>
	  if (k == 0)
 8004498:	2c00      	cmp	r4, #0
 800449a:	d14a      	bne.n	8004532 <main+0x276>
		  int16_t _hum = SHT21_ReadHumidity();
 800449c:	f000 fc78 	bl	8004d90 <SHT21_ReadHumidity>
 80044a0:	0006      	movs	r6, r0
		  int16_t _t = SHT21_ReadTemperature();
 80044a2:	f000 fc97 	bl	8004dd4 <SHT21_ReadTemperature>
		  sprintf(text, "%2d%01dC %2d%01d", _t / 100, abs(_t / 10 % 10), _hum / 100, abs(_hum / 10 % 10));
 80044a6:	210a      	movs	r1, #10
		  int16_t _t = SHT21_ReadTemperature();
 80044a8:	0007      	movs	r7, r0
		  sprintf(text, "%2d%01dC %2d%01d", _t / 100, abs(_t / 10 % 10), _hum / 100, abs(_hum / 10 % 10));
 80044aa:	f7fb fed3 	bl	8000254 <__divsi3>
 80044ae:	210a      	movs	r1, #10
 80044b0:	b200      	sxth	r0, r0
 80044b2:	f7fb ffb5 	bl	8000420 <__aeabi_idivmod>
 80044b6:	b209      	sxth	r1, r1
 80044b8:	17ca      	asrs	r2, r1, #31
 80044ba:	188b      	adds	r3, r1, r2
 80044bc:	4053      	eors	r3, r2
 80044be:	2164      	movs	r1, #100	; 0x64
 80044c0:	0038      	movs	r0, r7
 80044c2:	9303      	str	r3, [sp, #12]
 80044c4:	f7fb fec6 	bl	8000254 <__divsi3>
 80044c8:	210a      	movs	r1, #10
 80044ca:	b207      	sxth	r7, r0
 80044cc:	0030      	movs	r0, r6
 80044ce:	f7fb fec1 	bl	8000254 <__divsi3>
 80044d2:	210a      	movs	r1, #10
 80044d4:	b200      	sxth	r0, r0
 80044d6:	f7fb ffa3 	bl	8000420 <__aeabi_idivmod>
 80044da:	b209      	sxth	r1, r1
 80044dc:	17cb      	asrs	r3, r1, #31
 80044de:	18c9      	adds	r1, r1, r3
 80044e0:	4059      	eors	r1, r3
 80044e2:	9101      	str	r1, [sp, #4]
 80044e4:	0030      	movs	r0, r6
 80044e6:	2164      	movs	r1, #100	; 0x64
 80044e8:	f7fb feb4 	bl	8000254 <__divsi3>
 80044ec:	b200      	sxth	r0, r0
 80044ee:	9000      	str	r0, [sp, #0]
 80044f0:	9b03      	ldr	r3, [sp, #12]
 80044f2:	003a      	movs	r2, r7
 80044f4:	493b      	ldr	r1, [pc, #236]	; (80045e4 <main+0x328>)
 80044f6:	0028      	movs	r0, r5
 80044f8:	f001 fb84 	bl	8005c04 <siprintf>
		  glassLCD_SetDot(0b01000010);
 80044fc:	2042      	movs	r0, #66	; 0x42
 80044fe:	f000 fe11 	bl	8005124 <glassLCD_SetDot>
		  glassLCD_WriteArrow(0b10000000);
 8004502:	2080      	movs	r0, #128	; 0x80
		  glassLCD_WriteArrow(0b00100000);
 8004504:	f000 fe14 	bl	8005130 <glassLCD_WriteArrow>
	  k++;
 8004508:	3401      	adds	r4, #1
 800450a:	b2e0      	uxtb	r0, r4
	  k = k % 3;
 800450c:	2103      	movs	r1, #3
 800450e:	f7fb fe9d 	bl	800024c <__aeabi_uidivmod>
	  glassLCD_WriteData(text);
 8004512:	0028      	movs	r0, r5
	  k = k % 3;
 8004514:	b2cc      	uxtb	r4, r1
	  glassLCD_WriteData(text);
 8004516:	f000 fd9d 	bl	8005054 <glassLCD_WriteData>
	  glassLCD_Update();
 800451a:	f000 fdb3 	bl	8005084 <glassLCD_Update>
	  RTC_SetAlarmEpoch(RTC_GetEpoch() + 60, RTC_ALARMMASK_DATEWEEKDAY);
 800451e:	f000 fe91 	bl	8005244 <RTC_GetEpoch>
 8004522:	2180      	movs	r1, #128	; 0x80
 8004524:	303c      	adds	r0, #60	; 0x3c
 8004526:	0609      	lsls	r1, r1, #24
 8004528:	f000 feb4 	bl	8005294 <RTC_SetAlarmEpoch>
	  Sleep_LightSleep();
 800452c:	f000 feee 	bl	800530c <Sleep_LightSleep>
  {
 8004530:	e7b0      	b.n	8004494 <main+0x1d8>
	  if (k == 1)
 8004532:	2c01      	cmp	r4, #1
 8004534:	d115      	bne.n	8004562 <main+0x2a6>
		  uint16_t _p = BMP180_ReadPressure();
 8004536:	f000 fb25 	bl	8004b84 <BMP180_ReadPressure>
		  sprintf(text, "%4d%1d", _p / 10, abs(_p % 10));
 800453a:	210a      	movs	r1, #10
		  uint16_t _p = BMP180_ReadPressure();
 800453c:	0007      	movs	r7, r0
		  sprintf(text, "%4d%1d", _p / 10, abs(_p % 10));
 800453e:	f7fb fe85 	bl	800024c <__aeabi_uidivmod>
 8004542:	0038      	movs	r0, r7
 8004544:	b28e      	uxth	r6, r1
 8004546:	210a      	movs	r1, #10
 8004548:	f7fb fdfa 	bl	8000140 <__udivsi3>
 800454c:	0033      	movs	r3, r6
 800454e:	b282      	uxth	r2, r0
 8004550:	4925      	ldr	r1, [pc, #148]	; (80045e8 <main+0x32c>)
 8004552:	0028      	movs	r0, r5
 8004554:	f001 fb56 	bl	8005c04 <siprintf>
		  glassLCD_SetDot(0b00010000);
 8004558:	2010      	movs	r0, #16
 800455a:	f000 fde3 	bl	8005124 <glassLCD_SetDot>
		  glassLCD_WriteArrow(0b01000000);
 800455e:	2040      	movs	r0, #64	; 0x40
 8004560:	e7d0      	b.n	8004504 <main+0x248>
	  if (k == 2)
 8004562:	2c02      	cmp	r4, #2
 8004564:	d1d0      	bne.n	8004508 <main+0x24c>
		  Si1147_ForceUV();
 8004566:	f000 fd49 	bl	8004ffc <Si1147_ForceUV>
		  int16_t _uv = Si1147_GetVis();
 800456a:	f000 fd63 	bl	8005034 <Si1147_GetVis>
 800456e:	0007      	movs	r7, r0
		  int16_t _vis = Si1147_GetVis();
 8004570:	f000 fd60 	bl	8005034 <Si1147_GetVis>
		  sprintf(text, "%03d %4d", _uv/10, (int)(_vis * 0.282 * 16.5));
 8004574:	f7fd fcac 	bl	8001ed0 <__aeabi_i2d>
 8004578:	4a1c      	ldr	r2, [pc, #112]	; (80045ec <main+0x330>)
 800457a:	4b1d      	ldr	r3, [pc, #116]	; (80045f0 <main+0x334>)
 800457c:	f7fc fede 	bl	800133c <__aeabi_dmul>
 8004580:	2200      	movs	r2, #0
 8004582:	4b1c      	ldr	r3, [pc, #112]	; (80045f4 <main+0x338>)
 8004584:	f7fc feda 	bl	800133c <__aeabi_dmul>
 8004588:	f7fd fc6e 	bl	8001e68 <__aeabi_d2iz>
 800458c:	210a      	movs	r1, #10
 800458e:	0006      	movs	r6, r0
 8004590:	0038      	movs	r0, r7
 8004592:	f7fb fe5f 	bl	8000254 <__divsi3>
 8004596:	0033      	movs	r3, r6
 8004598:	b202      	sxth	r2, r0
 800459a:	4917      	ldr	r1, [pc, #92]	; (80045f8 <main+0x33c>)
 800459c:	0028      	movs	r0, r5
 800459e:	f001 fb31 	bl	8005c04 <siprintf>
		  glassLCD_SetDot(0b01000000);
 80045a2:	2040      	movs	r0, #64	; 0x40
 80045a4:	f000 fdbe 	bl	8005124 <glassLCD_SetDot>
		  glassLCD_WriteArrow(0b00100000);
 80045a8:	2020      	movs	r0, #32
 80045aa:	e7ab      	b.n	8004504 <main+0x248>
 80045ac:	40021000 	.word	0x40021000
 80045b0:	50000800 	.word	0x50000800
 80045b4:	10210000 	.word	0x10210000
 80045b8:	50000400 	.word	0x50000400
 80045bc:	200002f8 	.word	0x200002f8
 80045c0:	40005400 	.word	0x40005400
 80045c4:	00303d5b 	.word	0x00303d5b
 80045c8:	20000344 	.word	0x20000344
 80045cc:	40002800 	.word	0x40002800
 80045d0:	20000368 	.word	0x20000368
 80045d4:	40013000 	.word	0x40013000
 80045d8:	200003c0 	.word	0x200003c0
 80045dc:	40004400 	.word	0x40004400
 80045e0:	0800738d 	.word	0x0800738d
 80045e4:	08007396 	.word	0x08007396
 80045e8:	080073a7 	.word	0x080073a7
 80045ec:	ba5e353f 	.word	0xba5e353f
 80045f0:	3fd20c49 	.word	0x3fd20c49
 80045f4:	40308000 	.word	0x40308000
 80045f8:	080073ae 	.word	0x080073ae

080045fc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045fc:	2201      	movs	r2, #1
 80045fe:	4b05      	ldr	r3, [pc, #20]	; (8004614 <HAL_MspInit+0x18>)
 8004600:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004602:	430a      	orrs	r2, r1
 8004604:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8004606:	2280      	movs	r2, #128	; 0x80
 8004608:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800460a:	0552      	lsls	r2, r2, #21
 800460c:	430a      	orrs	r2, r1
 800460e:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004610:	4770      	bx	lr
 8004612:	46c0      	nop			; (mov r8, r8)
 8004614:	40021000 	.word	0x40021000

08004618 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004618:	b510      	push	{r4, lr}
 800461a:	0004      	movs	r4, r0
 800461c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800461e:	2214      	movs	r2, #20
 8004620:	2100      	movs	r1, #0
 8004622:	a801      	add	r0, sp, #4
 8004624:	f000 ffd6 	bl	80055d4 <memset>
  if(hi2c->Instance==I2C1)
 8004628:	4b10      	ldr	r3, [pc, #64]	; (800466c <HAL_I2C_MspInit+0x54>)
 800462a:	6822      	ldr	r2, [r4, #0]
 800462c:	429a      	cmp	r2, r3
 800462e:	d11a      	bne.n	8004666 <HAL_I2C_MspInit+0x4e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004630:	2102      	movs	r1, #2
 8004632:	4c0f      	ldr	r4, [pc, #60]	; (8004670 <HAL_I2C_MspInit+0x58>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004634:	480f      	ldr	r0, [pc, #60]	; (8004674 <HAL_I2C_MspInit+0x5c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004636:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004638:	430a      	orrs	r2, r1
 800463a:	62e2      	str	r2, [r4, #44]	; 0x2c
 800463c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800463e:	400b      	ands	r3, r1
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004644:	23c0      	movs	r3, #192	; 0xc0
 8004646:	009b      	lsls	r3, r3, #2
 8004648:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800464a:	2312      	movs	r3, #18
 800464c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800464e:	3b0f      	subs	r3, #15
 8004650:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004652:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004654:	3301      	adds	r3, #1
 8004656:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004658:	f7fd ff2e 	bl	80024b8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800465c:	2380      	movs	r3, #128	; 0x80
 800465e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004660:	039b      	lsls	r3, r3, #14
 8004662:	4313      	orrs	r3, r2
 8004664:	63a3      	str	r3, [r4, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004666:	b006      	add	sp, #24
 8004668:	bd10      	pop	{r4, pc}
 800466a:	46c0      	nop			; (mov r8, r8)
 800466c:	40005400 	.word	0x40005400
 8004670:	40021000 	.word	0x40021000
 8004674:	50000400 	.word	0x50000400

08004678 <HAL_I2C_MspDeInit>:
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
  if(hi2c->Instance==I2C1)
 8004678:	4b07      	ldr	r3, [pc, #28]	; (8004698 <HAL_I2C_MspDeInit+0x20>)
 800467a:	6802      	ldr	r2, [r0, #0]
{
 800467c:	b510      	push	{r4, lr}
  if(hi2c->Instance==I2C1)
 800467e:	429a      	cmp	r2, r3
 8004680:	d109      	bne.n	8004696 <HAL_I2C_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8004682:	4a06      	ldr	r2, [pc, #24]	; (800469c <HAL_I2C_MspDeInit+0x24>)
 8004684:	4906      	ldr	r1, [pc, #24]	; (80046a0 <HAL_I2C_MspDeInit+0x28>)
 8004686:	6b93      	ldr	r3, [r2, #56]	; 0x38
  
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8004688:	4806      	ldr	r0, [pc, #24]	; (80046a4 <HAL_I2C_MspDeInit+0x2c>)
    __HAL_RCC_I2C1_CLK_DISABLE();
 800468a:	400b      	ands	r3, r1
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 800468c:	21c0      	movs	r1, #192	; 0xc0
    __HAL_RCC_I2C1_CLK_DISABLE();
 800468e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 8004690:	0089      	lsls	r1, r1, #2
 8004692:	f7fd ffcf 	bl	8002634 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8004696:	bd10      	pop	{r4, pc}
 8004698:	40005400 	.word	0x40005400
 800469c:	40021000 	.word	0x40021000
 80046a0:	ffdfffff 	.word	0xffdfffff
 80046a4:	50000400 	.word	0x50000400

080046a8 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 80046a8:	4b09      	ldr	r3, [pc, #36]	; (80046d0 <HAL_RTC_MspInit+0x28>)
 80046aa:	6802      	ldr	r2, [r0, #0]
{
 80046ac:	b510      	push	{r4, lr}
  if(hrtc->Instance==RTC)
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d10d      	bne.n	80046ce <HAL_RTC_MspInit+0x26>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80046b2:	2380      	movs	r3, #128	; 0x80
 80046b4:	4a07      	ldr	r2, [pc, #28]	; (80046d4 <HAL_RTC_MspInit+0x2c>)
 80046b6:	02db      	lsls	r3, r3, #11
 80046b8:	6d11      	ldr	r1, [r2, #80]	; 0x50
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80046ba:	2002      	movs	r0, #2
    __HAL_RCC_RTC_ENABLE();
 80046bc:	430b      	orrs	r3, r1
 80046be:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80046c0:	2200      	movs	r2, #0
 80046c2:	0011      	movs	r1, r2
 80046c4:	f7fd fea4 	bl	8002410 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80046c8:	2002      	movs	r0, #2
 80046ca:	f7fd fed1 	bl	8002470 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80046ce:	bd10      	pop	{r4, pc}
 80046d0:	40002800 	.word	0x40002800
 80046d4:	40021000 	.word	0x40021000

080046d8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80046d8:	b510      	push	{r4, lr}
 80046da:	0004      	movs	r4, r0
 80046dc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046de:	2214      	movs	r2, #20
 80046e0:	2100      	movs	r1, #0
 80046e2:	a801      	add	r0, sp, #4
 80046e4:	f000 ff76 	bl	80055d4 <memset>
  if(hspi->Instance==SPI1)
 80046e8:	4b0f      	ldr	r3, [pc, #60]	; (8004728 <HAL_SPI_MspInit+0x50>)
 80046ea:	6822      	ldr	r2, [r4, #0]
 80046ec:	429a      	cmp	r2, r3
 80046ee:	d118      	bne.n	8004722 <HAL_SPI_MspInit+0x4a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80046f0:	2280      	movs	r2, #128	; 0x80
 80046f2:	4b0e      	ldr	r3, [pc, #56]	; (800472c <HAL_SPI_MspInit+0x54>)
 80046f4:	0152      	lsls	r2, r2, #5
 80046f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046f8:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80046fa:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046fc:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 80046fe:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004700:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004702:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004704:	430a      	orrs	r2, r1
 8004706:	62da      	str	r2, [r3, #44]	; 0x2c
 8004708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800470a:	400b      	ands	r3, r1
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004710:	23e0      	movs	r3, #224	; 0xe0
 8004712:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004714:	3bde      	subs	r3, #222	; 0xde
 8004716:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004718:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800471a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800471c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800471e:	f7fd fecb 	bl	80024b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004722:	b006      	add	sp, #24
 8004724:	bd10      	pop	{r4, pc}
 8004726:	46c0      	nop			; (mov r8, r8)
 8004728:	40013000 	.word	0x40013000
 800472c:	40021000 	.word	0x40021000

08004730 <HAL_SPI_MspDeInit>:
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
  if(hspi->Instance==SPI1)
 8004730:	4b07      	ldr	r3, [pc, #28]	; (8004750 <HAL_SPI_MspDeInit+0x20>)
 8004732:	6802      	ldr	r2, [r0, #0]
{
 8004734:	b510      	push	{r4, lr}
  if(hspi->Instance==SPI1)
 8004736:	429a      	cmp	r2, r3
 8004738:	d109      	bne.n	800474e <HAL_SPI_MspDeInit+0x1e>
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800473a:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_DISABLE();
 800473c:	4a05      	ldr	r2, [pc, #20]	; (8004754 <HAL_SPI_MspDeInit+0x24>)
 800473e:	4906      	ldr	r1, [pc, #24]	; (8004758 <HAL_SPI_MspDeInit+0x28>)
 8004740:	6b53      	ldr	r3, [r2, #52]	; 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8004742:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_SPI1_CLK_DISABLE();
 8004744:	400b      	ands	r3, r1
 8004746:	6353      	str	r3, [r2, #52]	; 0x34
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8004748:	21e0      	movs	r1, #224	; 0xe0
 800474a:	f7fd ff73 	bl	8002634 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 800474e:	bd10      	pop	{r4, pc}
 8004750:	40013000 	.word	0x40013000
 8004754:	40021000 	.word	0x40021000
 8004758:	ffffefff 	.word	0xffffefff

0800475c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800475c:	b510      	push	{r4, lr}
 800475e:	0004      	movs	r4, r0
 8004760:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004762:	2214      	movs	r2, #20
 8004764:	2100      	movs	r1, #0
 8004766:	a801      	add	r0, sp, #4
 8004768:	f000 ff34 	bl	80055d4 <memset>
  if(huart->Instance==USART2)
 800476c:	4b10      	ldr	r3, [pc, #64]	; (80047b0 <HAL_UART_MspInit+0x54>)
 800476e:	6822      	ldr	r2, [r4, #0]
 8004770:	429a      	cmp	r2, r3
 8004772:	d11a      	bne.n	80047aa <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004774:	2280      	movs	r2, #128	; 0x80
 8004776:	4b0f      	ldr	r3, [pc, #60]	; (80047b4 <HAL_UART_MspInit+0x58>)
 8004778:	0292      	lsls	r2, r2, #10
 800477a:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800477c:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_ENABLE();
 800477e:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004780:	2101      	movs	r1, #1
    __HAL_RCC_USART2_CLK_ENABLE();
 8004782:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004786:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004788:	430a      	orrs	r2, r1
 800478a:	62da      	str	r2, [r3, #44]	; 0x2c
 800478c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800478e:	400b      	ands	r3, r1
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004794:	230c      	movs	r3, #12
 8004796:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004798:	3b0a      	subs	r3, #10
 800479a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800479c:	185b      	adds	r3, r3, r1
 800479e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80047a0:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a2:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80047a4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80047a6:	f7fd fe87 	bl	80024b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80047aa:	b006      	add	sp, #24
 80047ac:	bd10      	pop	{r4, pc}
 80047ae:	46c0      	nop			; (mov r8, r8)
 80047b0:	40004400 	.word	0x40004400
 80047b4:	40021000 	.word	0x40021000

080047b8 <HAL_UART_MspDeInit>:
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
  if(huart->Instance==USART2)
 80047b8:	4b07      	ldr	r3, [pc, #28]	; (80047d8 <HAL_UART_MspDeInit+0x20>)
 80047ba:	6802      	ldr	r2, [r0, #0]
{
 80047bc:	b510      	push	{r4, lr}
  if(huart->Instance==USART2)
 80047be:	429a      	cmp	r2, r3
 80047c0:	d109      	bne.n	80047d6 <HAL_UART_MspDeInit+0x1e>
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 80047c2:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_USART2_CLK_DISABLE();
 80047c4:	4a05      	ldr	r2, [pc, #20]	; (80047dc <HAL_UART_MspDeInit+0x24>)
 80047c6:	4906      	ldr	r1, [pc, #24]	; (80047e0 <HAL_UART_MspDeInit+0x28>)
 80047c8:	6b93      	ldr	r3, [r2, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 80047ca:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_DISABLE();
 80047cc:	400b      	ands	r3, r1
 80047ce:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 80047d0:	210c      	movs	r1, #12
 80047d2:	f7fd ff2f 	bl	8002634 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 80047d6:	bd10      	pop	{r4, pc}
 80047d8:	40004400 	.word	0x40004400
 80047dc:	40021000 	.word	0x40021000
 80047e0:	fffdffff 	.word	0xfffdffff

080047e4 <NMI_Handler>:
 80047e4:	4770      	bx	lr

080047e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80047e6:	e7fe      	b.n	80047e6 <HardFault_Handler>

080047e8 <SVC_Handler>:
 80047e8:	4770      	bx	lr

080047ea <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80047ea:	4770      	bx	lr

080047ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80047ec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80047ee:	f7fd fddb 	bl	80023a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80047f2:	bd10      	pop	{r4, pc}

080047f4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
  */
void RTC_IRQHandler(void)
{
 80047f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80047f6:	4802      	ldr	r0, [pc, #8]	; (8004800 <RTC_IRQHandler+0xc>)
 80047f8:	f7fe ffba 	bl	8003770 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80047fc:	bd10      	pop	{r4, pc}
 80047fe:	46c0      	nop			; (mov r8, r8)
 8004800:	20000344 	.word	0x20000344

08004804 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004804:	2080      	movs	r0, #128	; 0x80
{
 8004806:	b510      	push	{r4, lr}
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004808:	0180      	lsls	r0, r0, #6
 800480a:	f7fd ff91 	bl	8002730 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 800480e:	bd10      	pop	{r4, pc}

08004810 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004810:	4b0a      	ldr	r3, [pc, #40]	; (800483c <_sbrk+0x2c>)
{
 8004812:	b510      	push	{r4, lr}
	if (heap_end == 0)
 8004814:	6819      	ldr	r1, [r3, #0]
{
 8004816:	0002      	movs	r2, r0
	if (heap_end == 0)
 8004818:	2900      	cmp	r1, #0
 800481a:	d101      	bne.n	8004820 <_sbrk+0x10>
		heap_end = &end;
 800481c:	4908      	ldr	r1, [pc, #32]	; (8004840 <_sbrk+0x30>)
 800481e:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8004820:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 8004822:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004824:	1882      	adds	r2, r0, r2
 8004826:	428a      	cmp	r2, r1
 8004828:	d906      	bls.n	8004838 <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800482a:	f000 fdc5 	bl	80053b8 <__errno>
 800482e:	230c      	movs	r3, #12
 8004830:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004832:	2001      	movs	r0, #1
 8004834:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8004836:	bd10      	pop	{r4, pc}
	heap_end += incr;
 8004838:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 800483a:	e7fc      	b.n	8004836 <_sbrk+0x26>
 800483c:	20000248 	.word	0x20000248
 8004840:	20000444 	.word	0x20000444

08004844 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8004844:	2280      	movs	r2, #128	; 0x80
 8004846:	4b10      	ldr	r3, [pc, #64]	; (8004888 <SystemInit+0x44>)
 8004848:	0052      	lsls	r2, r2, #1
 800484a:	6819      	ldr	r1, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8004850:	68da      	ldr	r2, [r3, #12]
 8004852:	490e      	ldr	r1, [pc, #56]	; (800488c <SystemInit+0x48>)
 8004854:	400a      	ands	r2, r1
 8004856:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	490d      	ldr	r1, [pc, #52]	; (8004890 <SystemInit+0x4c>)
 800485c:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800485e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8004860:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004862:	689a      	ldr	r2, [r3, #8]
 8004864:	438a      	bics	r2, r1
 8004866:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	490a      	ldr	r1, [pc, #40]	; (8004894 <SystemInit+0x50>)
 800486c:	400a      	ands	r2, r1
 800486e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8004870:	68da      	ldr	r2, [r3, #12]
 8004872:	4909      	ldr	r1, [pc, #36]	; (8004898 <SystemInit+0x54>)
 8004874:	400a      	ands	r2, r1
 8004876:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004878:	2200      	movs	r2, #0
 800487a:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800487c:	2280      	movs	r2, #128	; 0x80
 800487e:	4b07      	ldr	r3, [pc, #28]	; (800489c <SystemInit+0x58>)
 8004880:	0512      	lsls	r2, r2, #20
 8004882:	609a      	str	r2, [r3, #8]
#endif
}
 8004884:	4770      	bx	lr
 8004886:	46c0      	nop			; (mov r8, r8)
 8004888:	40021000 	.word	0x40021000
 800488c:	88ff400c 	.word	0x88ff400c
 8004890:	fef6fff6 	.word	0xfef6fff6
 8004894:	fffbffff 	.word	0xfffbffff
 8004898:	ff02ffff 	.word	0xff02ffff
 800489c:	e000ed00 	.word	0xe000ed00

080048a0 <BMP180_Init>:
static int16_t AC1,AC2,AC3,VB1,VB2,MB,MC,MD;
static uint16_t AC4,AC5,AC6;
static double c5,c6,mc,md,xx0,xx1,xx2,yy0,yy1,yy2,p0,p1,p2;

void BMP180_Init()
{
 80048a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t _calData[22];
	double c3,c4,b1;

	// Set data pointer to calibration data
	_calData[0] = 0xAA;
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 80048a2:	26fa      	movs	r6, #250	; 0xfa
	_calData[0] = 0xAA;
 80048a4:	23aa      	movs	r3, #170	; 0xaa
{
 80048a6:	b093      	sub	sp, #76	; 0x4c
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 80048a8:	4d63      	ldr	r5, [pc, #396]	; (8004a38 <BMP180_Init+0x198>)
	_calData[0] = 0xAA;
 80048aa:	ac0c      	add	r4, sp, #48	; 0x30
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 80048ac:	00b6      	lsls	r6, r6, #2
	_calData[0] = 0xAA;
 80048ae:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _calData, 1, 1000);
 80048b0:	0022      	movs	r2, r4
 80048b2:	9600      	str	r6, [sp, #0]
 80048b4:	3ba9      	subs	r3, #169	; 0xa9
 80048b6:	21ee      	movs	r1, #238	; 0xee
 80048b8:	0028      	movs	r0, r5
 80048ba:	f7fe f8d1 	bl	8002a60 <HAL_I2C_Master_Transmit>

	// Get all calibration data
	HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _calData, 22, 1000);
 80048be:	9600      	str	r6, [sp, #0]
 80048c0:	0022      	movs	r2, r4
 80048c2:	2316      	movs	r3, #22
 80048c4:	21ee      	movs	r1, #238	; 0xee
 80048c6:	0028      	movs	r0, r5
 80048c8:	f7fe f960 	bl	8002b8c <HAL_I2C_Master_Receive>

	AC1 = (_calData[0] << 8) | _calData[1];
 80048cc:	7822      	ldrb	r2, [r4, #0]
 80048ce:	7863      	ldrb	r3, [r4, #1]
 80048d0:	0212      	lsls	r2, r2, #8
 80048d2:	4313      	orrs	r3, r2
 80048d4:	b21b      	sxth	r3, r3
 80048d6:	9303      	str	r3, [sp, #12]
	AC2 = (_calData[2] << 8) | _calData[3];
 80048d8:	78a2      	ldrb	r2, [r4, #2]
 80048da:	78e3      	ldrb	r3, [r4, #3]
 80048dc:	0212      	lsls	r2, r2, #8
 80048de:	4313      	orrs	r3, r2
 80048e0:	b21b      	sxth	r3, r3
 80048e2:	9304      	str	r3, [sp, #16]
	AC3 = (_calData[4] << 8) | _calData[5];
	AC4 = (_calData[6] << 8) | _calData[7];
	AC5 = (_calData[8] << 8) | _calData[9];
	AC6 = (_calData[10] << 8) | _calData[11];
 80048e4:	7aa7      	ldrb	r7, [r4, #10]
 80048e6:	7ae3      	ldrb	r3, [r4, #11]
 80048e8:	023f      	lsls	r7, r7, #8
 80048ea:	433b      	orrs	r3, r7
 80048ec:	9305      	str	r3, [sp, #20]
	VB1 = (_calData[12] << 8) | _calData[13];
	VB2 = (_calData[14] << 8) | _calData[15];
 80048ee:	7ba2      	ldrb	r2, [r4, #14]
 80048f0:	7be3      	ldrb	r3, [r4, #15]
 80048f2:	0212      	lsls	r2, r2, #8
 80048f4:	4313      	orrs	r3, r2
 80048f6:	b21b      	sxth	r3, r3
 80048f8:	9306      	str	r3, [sp, #24]
	MB = (_calData[16] << 8) | _calData[17];
	MC = (_calData[18] << 8) | _calData[19];
 80048fa:	7ca3      	ldrb	r3, [r4, #18]
 80048fc:	7ce6      	ldrb	r6, [r4, #19]
 80048fe:	021b      	lsls	r3, r3, #8
 8004900:	431e      	orrs	r6, r3
 8004902:	b233      	sxth	r3, r6
 8004904:	9307      	str	r3, [sp, #28]
	MD = (_calData[20] << 8) | _calData[21];
 8004906:	7d23      	ldrb	r3, [r4, #20]
 8004908:	7d65      	ldrb	r5, [r4, #21]
 800490a:	021b      	lsls	r3, r3, #8
 800490c:	431d      	orrs	r5, r3
	AC3 = (_calData[4] << 8) | _calData[5];
 800490e:	7923      	ldrb	r3, [r4, #4]
 8004910:	7960      	ldrb	r0, [r4, #5]
 8004912:	021b      	lsls	r3, r3, #8
 8004914:	4318      	orrs	r0, r3

	c3 = 160.0 * pow(2,-15) * AC3;
 8004916:	b200      	sxth	r0, r0
 8004918:	f7fd fada 	bl	8001ed0 <__aeabi_i2d>
 800491c:	2200      	movs	r2, #0
 800491e:	4b47      	ldr	r3, [pc, #284]	; (8004a3c <BMP180_Init+0x19c>)
 8004920:	f7fc fd0c 	bl	800133c <__aeabi_dmul>
 8004924:	9008      	str	r0, [sp, #32]
 8004926:	9109      	str	r1, [sp, #36]	; 0x24
	AC4 = (_calData[6] << 8) | _calData[7];
 8004928:	79a3      	ldrb	r3, [r4, #6]
 800492a:	79e0      	ldrb	r0, [r4, #7]
 800492c:	021b      	lsls	r3, r3, #8
	c4 = pow(10,-3) * pow(2,-15) * AC4;
 800492e:	4318      	orrs	r0, r3
 8004930:	f7fd face 	bl	8001ed0 <__aeabi_i2d>
 8004934:	4a42      	ldr	r2, [pc, #264]	; (8004a40 <BMP180_Init+0x1a0>)
 8004936:	4b43      	ldr	r3, [pc, #268]	; (8004a44 <BMP180_Init+0x1a4>)
 8004938:	f7fc fd00 	bl	800133c <__aeabi_dmul>
	VB1 = (_calData[12] << 8) | _calData[13];
 800493c:	7b23      	ldrb	r3, [r4, #12]
	c4 = pow(10,-3) * pow(2,-15) * AC4;
 800493e:	0006      	movs	r6, r0
	VB1 = (_calData[12] << 8) | _calData[13];
 8004940:	7b60      	ldrb	r0, [r4, #13]
 8004942:	021b      	lsls	r3, r3, #8
 8004944:	4318      	orrs	r0, r3
	b1 = pow(160,2) * pow(2,-30) * VB1;
 8004946:	b200      	sxth	r0, r0
	c4 = pow(10,-3) * pow(2,-15) * AC4;
 8004948:	000f      	movs	r7, r1
	b1 = pow(160,2) * pow(2,-30) * VB1;
 800494a:	f7fd fac1 	bl	8001ed0 <__aeabi_i2d>
 800494e:	2200      	movs	r2, #0
 8004950:	4b3d      	ldr	r3, [pc, #244]	; (8004a48 <BMP180_Init+0x1a8>)
 8004952:	f7fc fcf3 	bl	800133c <__aeabi_dmul>
 8004956:	900a      	str	r0, [sp, #40]	; 0x28
 8004958:	910b      	str	r1, [sp, #44]	; 0x2c
	AC5 = (_calData[8] << 8) | _calData[9];
 800495a:	7a23      	ldrb	r3, [r4, #8]
 800495c:	7a60      	ldrb	r0, [r4, #9]
 800495e:	021b      	lsls	r3, r3, #8
	c5 = (pow(2,-15) / 160) * AC5;
 8004960:	4318      	orrs	r0, r3
 8004962:	f7fd fab5 	bl	8001ed0 <__aeabi_i2d>
 8004966:	4a39      	ldr	r2, [pc, #228]	; (8004a4c <BMP180_Init+0x1ac>)
 8004968:	4b39      	ldr	r3, [pc, #228]	; (8004a50 <BMP180_Init+0x1b0>)
 800496a:	f7fc fce7 	bl	800133c <__aeabi_dmul>
 800496e:	4b39      	ldr	r3, [pc, #228]	; (8004a54 <BMP180_Init+0x1b4>)
	MD = (_calData[20] << 8) | _calData[21];
 8004970:	b22d      	sxth	r5, r5
	c5 = (pow(2,-15) / 160) * AC5;
 8004972:	6018      	str	r0, [r3, #0]
 8004974:	6059      	str	r1, [r3, #4]
	c6 = AC6;
 8004976:	9805      	ldr	r0, [sp, #20]
 8004978:	f7fd faec 	bl	8001f54 <__aeabi_ui2d>
 800497c:	4b36      	ldr	r3, [pc, #216]	; (8004a58 <BMP180_Init+0x1b8>)
 800497e:	6018      	str	r0, [r3, #0]
 8004980:	6059      	str	r1, [r3, #4]
	mc = (pow(2,11) / pow(160,2)) * MC;
 8004982:	9807      	ldr	r0, [sp, #28]
 8004984:	f7fd faa4 	bl	8001ed0 <__aeabi_i2d>
 8004988:	4a34      	ldr	r2, [pc, #208]	; (8004a5c <BMP180_Init+0x1bc>)
 800498a:	4b35      	ldr	r3, [pc, #212]	; (8004a60 <BMP180_Init+0x1c0>)
 800498c:	f7fc fcd6 	bl	800133c <__aeabi_dmul>
 8004990:	4b34      	ldr	r3, [pc, #208]	; (8004a64 <BMP180_Init+0x1c4>)
 8004992:	6018      	str	r0, [r3, #0]
 8004994:	6059      	str	r1, [r3, #4]
	md = MD / 160.0;
 8004996:	0028      	movs	r0, r5
 8004998:	f7fd fa9a 	bl	8001ed0 <__aeabi_i2d>
 800499c:	2200      	movs	r2, #0
 800499e:	4b32      	ldr	r3, [pc, #200]	; (8004a68 <BMP180_Init+0x1c8>)
 80049a0:	f7fc f998 	bl	8000cd4 <__aeabi_ddiv>
 80049a4:	4b31      	ldr	r3, [pc, #196]	; (8004a6c <BMP180_Init+0x1cc>)
 80049a6:	6018      	str	r0, [r3, #0]
 80049a8:	6059      	str	r1, [r3, #4]
	xx0 = AC1;
 80049aa:	9803      	ldr	r0, [sp, #12]
 80049ac:	f7fd fa90 	bl	8001ed0 <__aeabi_i2d>
 80049b0:	4b2f      	ldr	r3, [pc, #188]	; (8004a70 <BMP180_Init+0x1d0>)
 80049b2:	6018      	str	r0, [r3, #0]
 80049b4:	6059      	str	r1, [r3, #4]
	xx1 = 160.0 * pow(2,-13) * AC2;
 80049b6:	9804      	ldr	r0, [sp, #16]
 80049b8:	f7fd fa8a 	bl	8001ed0 <__aeabi_i2d>
 80049bc:	2200      	movs	r2, #0
 80049be:	4b2d      	ldr	r3, [pc, #180]	; (8004a74 <BMP180_Init+0x1d4>)
 80049c0:	f7fc fcbc 	bl	800133c <__aeabi_dmul>
 80049c4:	4b2c      	ldr	r3, [pc, #176]	; (8004a78 <BMP180_Init+0x1d8>)
 80049c6:	6018      	str	r0, [r3, #0]
 80049c8:	6059      	str	r1, [r3, #4]
	xx2 = pow(160,2) * pow(2,-25) * VB2;
 80049ca:	9806      	ldr	r0, [sp, #24]
 80049cc:	f7fd fa80 	bl	8001ed0 <__aeabi_i2d>
 80049d0:	2200      	movs	r2, #0
 80049d2:	4b2a      	ldr	r3, [pc, #168]	; (8004a7c <BMP180_Init+0x1dc>)
 80049d4:	f7fc fcb2 	bl	800133c <__aeabi_dmul>
 80049d8:	4b29      	ldr	r3, [pc, #164]	; (8004a80 <BMP180_Init+0x1e0>)
	yy0 = c4 * pow(2,15);
 80049da:	2200      	movs	r2, #0
	xx2 = pow(160,2) * pow(2,-25) * VB2;
 80049dc:	6018      	str	r0, [r3, #0]
 80049de:	6059      	str	r1, [r3, #4]
	yy0 = c4 * pow(2,15);
 80049e0:	4b28      	ldr	r3, [pc, #160]	; (8004a84 <BMP180_Init+0x1e4>)
 80049e2:	0030      	movs	r0, r6
 80049e4:	0039      	movs	r1, r7
 80049e6:	f7fc fca9 	bl	800133c <__aeabi_dmul>
 80049ea:	4b27      	ldr	r3, [pc, #156]	; (8004a88 <BMP180_Init+0x1e8>)
	yy1 = c4 * c3;
 80049ec:	0032      	movs	r2, r6
	yy0 = c4 * pow(2,15);
 80049ee:	6018      	str	r0, [r3, #0]
 80049f0:	6059      	str	r1, [r3, #4]
	yy1 = c4 * c3;
 80049f2:	9808      	ldr	r0, [sp, #32]
 80049f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80049f6:	003b      	movs	r3, r7
 80049f8:	f7fc fca0 	bl	800133c <__aeabi_dmul>
 80049fc:	4b23      	ldr	r3, [pc, #140]	; (8004a8c <BMP180_Init+0x1ec>)
 80049fe:	6018      	str	r0, [r3, #0]
 8004a00:	6059      	str	r1, [r3, #4]
	yy2 = c4 * b1;
 8004a02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a06:	0030      	movs	r0, r6
 8004a08:	0039      	movs	r1, r7
 8004a0a:	f7fc fc97 	bl	800133c <__aeabi_dmul>
 8004a0e:	4b20      	ldr	r3, [pc, #128]	; (8004a90 <BMP180_Init+0x1f0>)
 8004a10:	6018      	str	r0, [r3, #0]
 8004a12:	6059      	str	r1, [r3, #4]
	p0 = (3791.0 - 8.0) / 1600.0;
 8004a14:	4b1f      	ldr	r3, [pc, #124]	; (8004a94 <BMP180_Init+0x1f4>)
 8004a16:	4820      	ldr	r0, [pc, #128]	; (8004a98 <BMP180_Init+0x1f8>)
 8004a18:	4920      	ldr	r1, [pc, #128]	; (8004a9c <BMP180_Init+0x1fc>)
 8004a1a:	6018      	str	r0, [r3, #0]
 8004a1c:	6059      	str	r1, [r3, #4]
	p1 = 1.0 - 7357.0 * pow(2,-20);
 8004a1e:	2000      	movs	r0, #0
 8004a20:	4b1f      	ldr	r3, [pc, #124]	; (8004aa0 <BMP180_Init+0x200>)
 8004a22:	4920      	ldr	r1, [pc, #128]	; (8004aa4 <BMP180_Init+0x204>)
 8004a24:	6018      	str	r0, [r3, #0]
 8004a26:	6059      	str	r1, [r3, #4]
	p2 = 3038.0 * 100.0 * pow(2,-36);
 8004a28:	2000      	movs	r0, #0
 8004a2a:	491f      	ldr	r1, [pc, #124]	; (8004aa8 <BMP180_Init+0x208>)
 8004a2c:	4b1f      	ldr	r3, [pc, #124]	; (8004aac <BMP180_Init+0x20c>)
 8004a2e:	6018      	str	r0, [r3, #0]
 8004a30:	6059      	str	r1, [r3, #4]
}
 8004a32:	b013      	add	sp, #76	; 0x4c
 8004a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a36:	46c0      	nop			; (mov r8, r8)
 8004a38:	200002f8 	.word	0x200002f8
 8004a3c:	3f740000 	.word	0x3f740000
 8004a40:	d2f1a9fc 	.word	0xd2f1a9fc
 8004a44:	3e60624d 	.word	0x3e60624d
 8004a48:	3ef90000 	.word	0x3ef90000
 8004a4c:	9999999a 	.word	0x9999999a
 8004a50:	3e899999 	.word	0x3e899999
 8004a54:	20000250 	.word	0x20000250
 8004a58:	20000258 	.word	0x20000258
 8004a5c:	47ae147b 	.word	0x47ae147b
 8004a60:	3fb47ae1 	.word	0x3fb47ae1
 8004a64:	20000260 	.word	0x20000260
 8004a68:	40640000 	.word	0x40640000
 8004a6c:	20000268 	.word	0x20000268
 8004a70:	20000288 	.word	0x20000288
 8004a74:	3f940000 	.word	0x3f940000
 8004a78:	20000290 	.word	0x20000290
 8004a7c:	3f490000 	.word	0x3f490000
 8004a80:	20000298 	.word	0x20000298
 8004a84:	40e00000 	.word	0x40e00000
 8004a88:	200002a0 	.word	0x200002a0
 8004a8c:	200002a8 	.word	0x200002a8
 8004a90:	200002b0 	.word	0x200002b0
 8004a94:	20000270 	.word	0x20000270
 8004a98:	70a3d70a 	.word	0x70a3d70a
 8004a9c:	4002ea3d 	.word	0x4002ea3d
 8004aa0:	20000278 	.word	0x20000278
 8004aa4:	3fefc686 	.word	0x3fefc686
 8004aa8:	3ed28ae0 	.word	0x3ed28ae0
 8004aac:	20000280 	.word	0x20000280

08004ab0 <BMP180_ReadTemperatue>:

int16_t BMP180_ReadTemperatue()
{
 8004ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
	unsigned char _data[2];
	double tu, a;

	// Send request to read temperature
	_data[0] = BMP180_REG_CONTROL;
 8004ab2:	23f4      	movs	r3, #244	; 0xf4
	_data[1] = BMP180_COMMAND_TEMPERATURE;
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004ab4:	26fa      	movs	r6, #250	; 0xfa
{
 8004ab6:	b085      	sub	sp, #20
	_data[0] = BMP180_REG_CONTROL;
 8004ab8:	ac03      	add	r4, sp, #12
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004aba:	4d2b      	ldr	r5, [pc, #172]	; (8004b68 <BMP180_ReadTemperatue+0xb8>)
	_data[0] = BMP180_REG_CONTROL;
 8004abc:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004abe:	00b6      	lsls	r6, r6, #2
	_data[1] = BMP180_COMMAND_TEMPERATURE;
 8004ac0:	3bc6      	subs	r3, #198	; 0xc6
 8004ac2:	7063      	strb	r3, [r4, #1]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004ac4:	0022      	movs	r2, r4
 8004ac6:	9600      	str	r6, [sp, #0]
 8004ac8:	3b2c      	subs	r3, #44	; 0x2c
 8004aca:	21ee      	movs	r1, #238	; 0xee
 8004acc:	0028      	movs	r0, r5
 8004ace:	f7fd ffc7 	bl	8002a60 <HAL_I2C_Master_Transmit>

	// Wait a little to make temperature measurement
	HAL_Delay(5);
 8004ad2:	2005      	movs	r0, #5
 8004ad4:	f7fd fc7a 	bl	80023cc <HAL_Delay>

	// Get temp data
	_data[0] = BMP180_REG_RESULT;
 8004ad8:	23f6      	movs	r3, #246	; 0xf6
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 1, 1000);
 8004ada:	0022      	movs	r2, r4
	_data[0] = BMP180_REG_RESULT;
 8004adc:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 1, 1000);
 8004ade:	21ee      	movs	r1, #238	; 0xee
 8004ae0:	9600      	str	r6, [sp, #0]
 8004ae2:	3bf5      	subs	r3, #245	; 0xf5
 8004ae4:	0028      	movs	r0, r5
 8004ae6:	f7fd ffbb 	bl	8002a60 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004aea:	0022      	movs	r2, r4
 8004aec:	9600      	str	r6, [sp, #0]
 8004aee:	2302      	movs	r3, #2
 8004af0:	21ee      	movs	r1, #238	; 0xee
 8004af2:	0028      	movs	r0, r5
 8004af4:	f7fe f84a 	bl	8002b8c <HAL_I2C_Master_Receive>

	// Calculate temp with cal. data
	tu = (_data[0] * 256.0) + _data[1];
 8004af8:	7820      	ldrb	r0, [r4, #0]
 8004afa:	f7fd f9e9 	bl	8001ed0 <__aeabi_i2d>
 8004afe:	2200      	movs	r2, #0
 8004b00:	4b1a      	ldr	r3, [pc, #104]	; (8004b6c <BMP180_ReadTemperatue+0xbc>)
 8004b02:	f7fc fc1b 	bl	800133c <__aeabi_dmul>
 8004b06:	0006      	movs	r6, r0
 8004b08:	7860      	ldrb	r0, [r4, #1]
 8004b0a:	000f      	movs	r7, r1
 8004b0c:	f7fd f9e0 	bl	8001ed0 <__aeabi_i2d>
 8004b10:	0002      	movs	r2, r0
 8004b12:	000b      	movs	r3, r1
 8004b14:	0030      	movs	r0, r6
 8004b16:	0039      	movs	r1, r7
 8004b18:	f7fb fdcc 	bl	80006b4 <__aeabi_dadd>
	a = c5 * (tu - c6);
 8004b1c:	4b14      	ldr	r3, [pc, #80]	; (8004b70 <BMP180_ReadTemperatue+0xc0>)
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	f7fc fe8b 	bl	800183c <__aeabi_dsub>
 8004b26:	4b13      	ldr	r3, [pc, #76]	; (8004b74 <BMP180_ReadTemperatue+0xc4>)
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f7fc fc06 	bl	800133c <__aeabi_dmul>

	return (int16_t)((a + (mc / (a + md))) * 100);
 8004b30:	4b11      	ldr	r3, [pc, #68]	; (8004b78 <BMP180_ReadTemperatue+0xc8>)
	a = c5 * (tu - c6);
 8004b32:	0004      	movs	r4, r0
	return (int16_t)((a + (mc / (a + md))) * 100);
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	685b      	ldr	r3, [r3, #4]
	a = c5 * (tu - c6);
 8004b38:	000d      	movs	r5, r1
	return (int16_t)((a + (mc / (a + md))) * 100);
 8004b3a:	f7fb fdbb 	bl	80006b4 <__aeabi_dadd>
 8004b3e:	000b      	movs	r3, r1
 8004b40:	490e      	ldr	r1, [pc, #56]	; (8004b7c <BMP180_ReadTemperatue+0xcc>)
 8004b42:	0002      	movs	r2, r0
 8004b44:	6808      	ldr	r0, [r1, #0]
 8004b46:	6849      	ldr	r1, [r1, #4]
 8004b48:	f7fc f8c4 	bl	8000cd4 <__aeabi_ddiv>
 8004b4c:	0022      	movs	r2, r4
 8004b4e:	002b      	movs	r3, r5
 8004b50:	f7fb fdb0 	bl	80006b4 <__aeabi_dadd>
 8004b54:	2200      	movs	r2, #0
 8004b56:	4b0a      	ldr	r3, [pc, #40]	; (8004b80 <BMP180_ReadTemperatue+0xd0>)
 8004b58:	f7fc fbf0 	bl	800133c <__aeabi_dmul>
 8004b5c:	f7fd f984 	bl	8001e68 <__aeabi_d2iz>
 8004b60:	b200      	sxth	r0, r0
}
 8004b62:	b005      	add	sp, #20
 8004b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b66:	46c0      	nop			; (mov r8, r8)
 8004b68:	200002f8 	.word	0x200002f8
 8004b6c:	40700000 	.word	0x40700000
 8004b70:	20000258 	.word	0x20000258
 8004b74:	20000250 	.word	0x20000250
 8004b78:	20000268 	.word	0x20000268
 8004b7c:	20000260 	.word	0x20000260
 8004b80:	40590000 	.word	0x40590000

08004b84 <BMP180_ReadPressure>:

uint16_t BMP180_ReadPressure()
{
 8004b84:	b5f0      	push	{r4, r5, r6, r7, lr}
	double T = BMP180_ReadTemperatue() / 100.0;

	// Now send request to read pressure with highest resolution
	_data[0] = BMP180_REG_CONTROL;
	_data[1] = BMP180_COMMAND_PRESSURE3;
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004b86:	26fa      	movs	r6, #250	; 0xfa
{
 8004b88:	b089      	sub	sp, #36	; 0x24
	double T = BMP180_ReadTemperatue() / 100.0;
 8004b8a:	f7ff ff91 	bl	8004ab0 <BMP180_ReadTemperatue>
	_data[0] = BMP180_REG_CONTROL;
 8004b8e:	23f4      	movs	r3, #244	; 0xf4
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004b90:	4d60      	ldr	r5, [pc, #384]	; (8004d14 <BMP180_ReadPressure+0x190>)
	_data[0] = BMP180_REG_CONTROL;
 8004b92:	ac07      	add	r4, sp, #28
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004b94:	00b6      	lsls	r6, r6, #2
	_data[0] = BMP180_REG_CONTROL;
 8004b96:	7023      	strb	r3, [r4, #0]
	_data[1] = BMP180_COMMAND_PRESSURE3;
 8004b98:	7063      	strb	r3, [r4, #1]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004b9a:	0022      	movs	r2, r4
	double T = BMP180_ReadTemperatue() / 100.0;
 8004b9c:	0007      	movs	r7, r0
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 2, 1000);
 8004b9e:	9600      	str	r6, [sp, #0]
 8004ba0:	3bf2      	subs	r3, #242	; 0xf2
 8004ba2:	21ee      	movs	r1, #238	; 0xee
 8004ba4:	0028      	movs	r0, r5
 8004ba6:	f7fd ff5b 	bl	8002a60 <HAL_I2C_Master_Transmit>

	// Wait a little to make pressure measurement
	HAL_Delay(26);
 8004baa:	201a      	movs	r0, #26
 8004bac:	f7fd fc0e 	bl	80023cc <HAL_Delay>

	// Get pressure data
	_data[0] = BMP180_REG_RESULT;
 8004bb0:	23f6      	movs	r3, #246	; 0xf6
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 1, 1000);
 8004bb2:	0022      	movs	r2, r4
	_data[0] = BMP180_REG_RESULT;
 8004bb4:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, BMP180_ADDR, _data, 1, 1000);
 8004bb6:	21ee      	movs	r1, #238	; 0xee
 8004bb8:	9600      	str	r6, [sp, #0]
 8004bba:	3bf5      	subs	r3, #245	; 0xf5
 8004bbc:	0028      	movs	r0, r5
 8004bbe:	f7fd ff4f 	bl	8002a60 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, BMP180_ADDR, _data, 3, 1000);
 8004bc2:	0022      	movs	r2, r4
 8004bc4:	9600      	str	r6, [sp, #0]
 8004bc6:	2303      	movs	r3, #3
 8004bc8:	21ee      	movs	r1, #238	; 0xee
 8004bca:	0028      	movs	r0, r5
 8004bcc:	f7fd ffde 	bl	8002b8c <HAL_I2C_Master_Receive>
	double T = BMP180_ReadTemperatue() / 100.0;
 8004bd0:	0038      	movs	r0, r7
 8004bd2:	f7fd f97d 	bl	8001ed0 <__aeabi_i2d>
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	4b4f      	ldr	r3, [pc, #316]	; (8004d18 <BMP180_ReadPressure+0x194>)
 8004bda:	f7fc f87b 	bl	8000cd4 <__aeabi_ddiv>

	// Calculate pressure with cal. data
	pu = (_data[0] * 256.0) + _data[1] + (_data[2]/256.0);
	s = T - 25.0;
 8004bde:	2200      	movs	r2, #0
 8004be0:	4b4e      	ldr	r3, [pc, #312]	; (8004d1c <BMP180_ReadPressure+0x198>)
 8004be2:	f7fc fe2b 	bl	800183c <__aeabi_dsub>
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 8004be6:	0002      	movs	r2, r0
 8004be8:	000b      	movs	r3, r1
	s = T - 25.0;
 8004bea:	9002      	str	r0, [sp, #8]
 8004bec:	9103      	str	r1, [sp, #12]
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 8004bee:	f7fc fba5 	bl	800133c <__aeabi_dmul>
 8004bf2:	9004      	str	r0, [sp, #16]
 8004bf4:	9105      	str	r1, [sp, #20]
	pu = (_data[0] * 256.0) + _data[1] + (_data[2]/256.0);
 8004bf6:	7820      	ldrb	r0, [r4, #0]
 8004bf8:	f7fd f96a 	bl	8001ed0 <__aeabi_i2d>
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	4b48      	ldr	r3, [pc, #288]	; (8004d20 <BMP180_ReadPressure+0x19c>)
 8004c00:	f7fc fb9c 	bl	800133c <__aeabi_dmul>
 8004c04:	0006      	movs	r6, r0
 8004c06:	7860      	ldrb	r0, [r4, #1]
 8004c08:	000f      	movs	r7, r1
 8004c0a:	f7fd f961 	bl	8001ed0 <__aeabi_i2d>
 8004c0e:	0002      	movs	r2, r0
 8004c10:	000b      	movs	r3, r1
 8004c12:	0030      	movs	r0, r6
 8004c14:	0039      	movs	r1, r7
 8004c16:	f7fb fd4d 	bl	80006b4 <__aeabi_dadd>
 8004c1a:	0006      	movs	r6, r0
 8004c1c:	78a0      	ldrb	r0, [r4, #2]
 8004c1e:	000f      	movs	r7, r1
 8004c20:	f7fd f956 	bl	8001ed0 <__aeabi_i2d>
 8004c24:	2200      	movs	r2, #0
 8004c26:	4b3f      	ldr	r3, [pc, #252]	; (8004d24 <BMP180_ReadPressure+0x1a0>)
 8004c28:	f7fc fb88 	bl	800133c <__aeabi_dmul>
 8004c2c:	0002      	movs	r2, r0
 8004c2e:	000b      	movs	r3, r1
 8004c30:	0030      	movs	r0, r6
 8004c32:	0039      	movs	r1, r7
 8004c34:	f7fb fd3e 	bl	80006b4 <__aeabi_dadd>
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 8004c38:	4b3b      	ldr	r3, [pc, #236]	; (8004d28 <BMP180_ReadPressure+0x1a4>)
	pu = (_data[0] * 256.0) + _data[1] + (_data[2]/256.0);
 8004c3a:	0006      	movs	r6, r0
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
	pu = (_data[0] * 256.0) + _data[1] + (_data[2]/256.0);
 8004c40:	000f      	movs	r7, r1
	x = (xx2 * pow(s,2)) + (xx1 * s) + xx0;
 8004c42:	9804      	ldr	r0, [sp, #16]
 8004c44:	9905      	ldr	r1, [sp, #20]
 8004c46:	f7fc fb79 	bl	800133c <__aeabi_dmul>
 8004c4a:	4b38      	ldr	r3, [pc, #224]	; (8004d2c <BMP180_ReadPressure+0x1a8>)
 8004c4c:	0004      	movs	r4, r0
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	000d      	movs	r5, r1
 8004c54:	9802      	ldr	r0, [sp, #8]
 8004c56:	9903      	ldr	r1, [sp, #12]
 8004c58:	f7fc fb70 	bl	800133c <__aeabi_dmul>
 8004c5c:	0002      	movs	r2, r0
 8004c5e:	000b      	movs	r3, r1
 8004c60:	0020      	movs	r0, r4
 8004c62:	0029      	movs	r1, r5
 8004c64:	f7fb fd26 	bl	80006b4 <__aeabi_dadd>
 8004c68:	4b31      	ldr	r3, [pc, #196]	; (8004d30 <BMP180_ReadPressure+0x1ac>)
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	f7fb fd21 	bl	80006b4 <__aeabi_dadd>
 8004c72:	0002      	movs	r2, r0
 8004c74:	000b      	movs	r3, r1
	y = (yy2 * pow(s,2)) + (yy1 * s) + yy0;
	z = (pu - x) / y;
 8004c76:	0030      	movs	r0, r6
 8004c78:	0039      	movs	r1, r7
 8004c7a:	f7fc fddf 	bl	800183c <__aeabi_dsub>
	y = (yy2 * pow(s,2)) + (yy1 * s) + yy0;
 8004c7e:	4b2d      	ldr	r3, [pc, #180]	; (8004d34 <BMP180_ReadPressure+0x1b0>)
	z = (pu - x) / y;
 8004c80:	0006      	movs	r6, r0
	y = (yy2 * pow(s,2)) + (yy1 * s) + yy0;
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	685b      	ldr	r3, [r3, #4]
	z = (pu - x) / y;
 8004c86:	000f      	movs	r7, r1
	y = (yy2 * pow(s,2)) + (yy1 * s) + yy0;
 8004c88:	9804      	ldr	r0, [sp, #16]
 8004c8a:	9905      	ldr	r1, [sp, #20]
 8004c8c:	f7fc fb56 	bl	800133c <__aeabi_dmul>
 8004c90:	4b29      	ldr	r3, [pc, #164]	; (8004d38 <BMP180_ReadPressure+0x1b4>)
 8004c92:	0004      	movs	r4, r0
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	000d      	movs	r5, r1
 8004c9a:	9802      	ldr	r0, [sp, #8]
 8004c9c:	9903      	ldr	r1, [sp, #12]
 8004c9e:	f7fc fb4d 	bl	800133c <__aeabi_dmul>
 8004ca2:	0002      	movs	r2, r0
 8004ca4:	000b      	movs	r3, r1
 8004ca6:	0020      	movs	r0, r4
 8004ca8:	0029      	movs	r1, r5
 8004caa:	f7fb fd03 	bl	80006b4 <__aeabi_dadd>
 8004cae:	4b23      	ldr	r3, [pc, #140]	; (8004d3c <BMP180_ReadPressure+0x1b8>)
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	f7fb fcfe 	bl	80006b4 <__aeabi_dadd>
 8004cb8:	0002      	movs	r2, r0
 8004cba:	000b      	movs	r3, r1
	z = (pu - x) / y;
 8004cbc:	0030      	movs	r0, r6
 8004cbe:	0039      	movs	r1, r7
 8004cc0:	f7fc f808 	bl	8000cd4 <__aeabi_ddiv>
	return (uint16_t)(((p2 * pow(z,2)) + (p1 * z) + p0) * 10);
 8004cc4:	0002      	movs	r2, r0
 8004cc6:	000b      	movs	r3, r1
	z = (pu - x) / y;
 8004cc8:	0004      	movs	r4, r0
 8004cca:	000d      	movs	r5, r1
	return (uint16_t)(((p2 * pow(z,2)) + (p1 * z) + p0) * 10);
 8004ccc:	f7fc fb36 	bl	800133c <__aeabi_dmul>
 8004cd0:	4b1b      	ldr	r3, [pc, #108]	; (8004d40 <BMP180_ReadPressure+0x1bc>)
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f7fc fb31 	bl	800133c <__aeabi_dmul>
 8004cda:	4b1a      	ldr	r3, [pc, #104]	; (8004d44 <BMP180_ReadPressure+0x1c0>)
 8004cdc:	0006      	movs	r6, r0
 8004cde:	681a      	ldr	r2, [r3, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	000f      	movs	r7, r1
 8004ce4:	0020      	movs	r0, r4
 8004ce6:	0029      	movs	r1, r5
 8004ce8:	f7fc fb28 	bl	800133c <__aeabi_dmul>
 8004cec:	0002      	movs	r2, r0
 8004cee:	000b      	movs	r3, r1
 8004cf0:	0030      	movs	r0, r6
 8004cf2:	0039      	movs	r1, r7
 8004cf4:	f7fb fcde 	bl	80006b4 <__aeabi_dadd>
 8004cf8:	4b13      	ldr	r3, [pc, #76]	; (8004d48 <BMP180_ReadPressure+0x1c4>)
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f7fb fcd9 	bl	80006b4 <__aeabi_dadd>
 8004d02:	2200      	movs	r2, #0
 8004d04:	4b11      	ldr	r3, [pc, #68]	; (8004d4c <BMP180_ReadPressure+0x1c8>)
 8004d06:	f7fc fb19 	bl	800133c <__aeabi_dmul>
 8004d0a:	f7fb fbaf 	bl	800046c <__aeabi_d2uiz>
 8004d0e:	b280      	uxth	r0, r0
}
 8004d10:	b009      	add	sp, #36	; 0x24
 8004d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d14:	200002f8 	.word	0x200002f8
 8004d18:	40590000 	.word	0x40590000
 8004d1c:	40390000 	.word	0x40390000
 8004d20:	40700000 	.word	0x40700000
 8004d24:	3f700000 	.word	0x3f700000
 8004d28:	20000298 	.word	0x20000298
 8004d2c:	20000290 	.word	0x20000290
 8004d30:	20000288 	.word	0x20000288
 8004d34:	200002b0 	.word	0x200002b0
 8004d38:	200002a8 	.word	0x200002a8
 8004d3c:	200002a0 	.word	0x200002a0
 8004d40:	20000280 	.word	0x20000280
 8004d44:	20000278 	.word	0x20000278
 8004d48:	20000270 	.word	0x20000270
 8004d4c:	40240000 	.word	0x40240000

08004d50 <SHT21_ReadRegister>:
	// Return relative humidity multiplied by ten to avoid using float;
  	return (int16_t)((-46.85 + 175.72/65536 * (float)_t) * 100);
}

uint16_t SHT21_ReadRegister(uint8_t _reg)
{
 8004d50:	b570      	push	{r4, r5, r6, lr}
 8004d52:	220f      	movs	r2, #15
	uint8_t _data[3];

	// Use No Hold Master Mode - No Clock Streching!
	HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &_reg, 1, 1000);
 8004d54:	26fa      	movs	r6, #250	; 0xfa
{
 8004d56:	b086      	sub	sp, #24
	HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &_reg, 1, 1000);
 8004d58:	4d0c      	ldr	r5, [pc, #48]	; (8004d8c <SHT21_ReadRegister+0x3c>)
{
 8004d5a:	446a      	add	r2, sp
	HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &_reg, 1, 1000);
 8004d5c:	00b6      	lsls	r6, r6, #2
{
 8004d5e:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, SHT21_ADDRESS, &_reg, 1, 1000);
 8004d60:	2301      	movs	r3, #1
 8004d62:	2180      	movs	r1, #128	; 0x80
 8004d64:	9600      	str	r6, [sp, #0]
 8004d66:	0028      	movs	r0, r5
 8004d68:	f7fd fe7a 	bl	8002a60 <HAL_I2C_Master_Transmit>

	// Wait for measurment to be completed
	HAL_Delay(100);

	// Read the data
	HAL_I2C_Master_Receive(&hi2c1, SHT21_ADDRESS, _data, 3, 1000);
 8004d6c:	ac05      	add	r4, sp, #20
	HAL_Delay(100);
 8004d6e:	2064      	movs	r0, #100	; 0x64
 8004d70:	f7fd fb2c 	bl	80023cc <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c1, SHT21_ADDRESS, _data, 3, 1000);
 8004d74:	9600      	str	r6, [sp, #0]
 8004d76:	2303      	movs	r3, #3
 8004d78:	0022      	movs	r2, r4
 8004d7a:	2180      	movs	r1, #128	; 0x80
 8004d7c:	0028      	movs	r0, r5
 8004d7e:	f7fd ff05 	bl	8002b8c <HAL_I2C_Master_Receive>
 8004d82:	8820      	ldrh	r0, [r4, #0]
 8004d84:	ba40      	rev16	r0, r0
 8004d86:	b280      	uxth	r0, r0

	// Pack it!
	return (uint16_t)(_data[0] << 8) | _data[1];
}
 8004d88:	b006      	add	sp, #24
 8004d8a:	bd70      	pop	{r4, r5, r6, pc}
 8004d8c:	200002f8 	.word	0x200002f8

08004d90 <SHT21_ReadHumidity>:
int16_t SHT21_ReadHumidity() {
 8004d90:	b510      	push	{r4, lr}
	uint16_t _rh = SHT21_ReadRegister(SHT21_TRIG_HUM_MEAS_NO_HOLD);
 8004d92:	20f5      	movs	r0, #245	; 0xf5
 8004d94:	f7ff ffdc 	bl	8004d50 <SHT21_ReadRegister>
	_rh &= ~0x0003;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	4398      	bics	r0, r3
  	return (int16_t)((-6.0 + 125.0/65536 * (float)_rh) * 100);
 8004d9c:	b280      	uxth	r0, r0
 8004d9e:	f7fb fc43 	bl	8000628 <__aeabi_ui2f>
 8004da2:	f7fd f90f 	bl	8001fc4 <__aeabi_f2d>
 8004da6:	2200      	movs	r2, #0
 8004da8:	4b07      	ldr	r3, [pc, #28]	; (8004dc8 <SHT21_ReadHumidity+0x38>)
 8004daa:	f7fc fac7 	bl	800133c <__aeabi_dmul>
 8004dae:	2200      	movs	r2, #0
 8004db0:	4b06      	ldr	r3, [pc, #24]	; (8004dcc <SHT21_ReadHumidity+0x3c>)
 8004db2:	f7fc fd43 	bl	800183c <__aeabi_dsub>
 8004db6:	2200      	movs	r2, #0
 8004db8:	4b05      	ldr	r3, [pc, #20]	; (8004dd0 <SHT21_ReadHumidity+0x40>)
 8004dba:	f7fc fabf 	bl	800133c <__aeabi_dmul>
 8004dbe:	f7fd f853 	bl	8001e68 <__aeabi_d2iz>
 8004dc2:	b200      	sxth	r0, r0
}
 8004dc4:	bd10      	pop	{r4, pc}
 8004dc6:	46c0      	nop			; (mov r8, r8)
 8004dc8:	3f5f4000 	.word	0x3f5f4000
 8004dcc:	40180000 	.word	0x40180000
 8004dd0:	40590000 	.word	0x40590000

08004dd4 <SHT21_ReadTemperature>:
{
 8004dd4:	b510      	push	{r4, lr}
	uint16_t _t = SHT21_ReadRegister(SHT21_TRIG_TEMP_MEAS_NO_HOLD);
 8004dd6:	20f3      	movs	r0, #243	; 0xf3
 8004dd8:	f7ff ffba 	bl	8004d50 <SHT21_ReadRegister>
	_t &= ~0x0003;
 8004ddc:	2303      	movs	r3, #3
 8004dde:	4398      	bics	r0, r3
  	return (int16_t)((-46.85 + 175.72/65536 * (float)_t) * 100);
 8004de0:	b280      	uxth	r0, r0
 8004de2:	f7fb fc21 	bl	8000628 <__aeabi_ui2f>
 8004de6:	f7fd f8ed 	bl	8001fc4 <__aeabi_f2d>
 8004dea:	4a08      	ldr	r2, [pc, #32]	; (8004e0c <SHT21_ReadTemperature+0x38>)
 8004dec:	4b08      	ldr	r3, [pc, #32]	; (8004e10 <SHT21_ReadTemperature+0x3c>)
 8004dee:	f7fc faa5 	bl	800133c <__aeabi_dmul>
 8004df2:	4a08      	ldr	r2, [pc, #32]	; (8004e14 <SHT21_ReadTemperature+0x40>)
 8004df4:	4b08      	ldr	r3, [pc, #32]	; (8004e18 <SHT21_ReadTemperature+0x44>)
 8004df6:	f7fc fd21 	bl	800183c <__aeabi_dsub>
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	4b07      	ldr	r3, [pc, #28]	; (8004e1c <SHT21_ReadTemperature+0x48>)
 8004dfe:	f7fc fa9d 	bl	800133c <__aeabi_dmul>
 8004e02:	f7fd f831 	bl	8001e68 <__aeabi_d2iz>
 8004e06:	b200      	sxth	r0, r0
}
 8004e08:	bd10      	pop	{r4, pc}
 8004e0a:	46c0      	nop			; (mov r8, r8)
 8004e0c:	3d70a3d7 	.word	0x3d70a3d7
 8004e10:	3f65f70a 	.word	0x3f65f70a
 8004e14:	cccccccd 	.word	0xcccccccd
 8004e18:	40476ccc 	.word	0x40476ccc
 8004e1c:	40590000 	.word	0x40590000

08004e20 <Si1147_ReadReg>:
#include <Si1147.h>

extern I2C_HandleTypeDef hi2c1;

uint8_t Si1147_ReadReg(uint8_t _reg)
{
 8004e20:	b570      	push	{r4, r5, r6, lr}
 8004e22:	220f      	movs	r2, #15
	uint8_t _ret;
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8004e24:	26fa      	movs	r6, #250	; 0xfa
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, &_ret, 1, 1000);
 8004e26:	2417      	movs	r4, #23
{
 8004e28:	b086      	sub	sp, #24
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8004e2a:	4d0a      	ldr	r5, [pc, #40]	; (8004e54 <Si1147_ReadReg+0x34>)
{
 8004e2c:	446a      	add	r2, sp
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8004e2e:	00b6      	lsls	r6, r6, #2
{
 8004e30:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, &_ret, 1, 1000);
 8004e32:	446c      	add	r4, sp
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8004e34:	9600      	str	r6, [sp, #0]
 8004e36:	2301      	movs	r3, #1
 8004e38:	21c0      	movs	r1, #192	; 0xc0
 8004e3a:	0028      	movs	r0, r5
 8004e3c:	f7fd fe10 	bl	8002a60 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, &_ret, 1, 1000);
 8004e40:	9600      	str	r6, [sp, #0]
 8004e42:	2301      	movs	r3, #1
 8004e44:	0022      	movs	r2, r4
 8004e46:	21c0      	movs	r1, #192	; 0xc0
 8004e48:	0028      	movs	r0, r5
 8004e4a:	f7fd fe9f 	bl	8002b8c <HAL_I2C_Master_Receive>
	return _ret;
 8004e4e:	7820      	ldrb	r0, [r4, #0]
}
 8004e50:	b006      	add	sp, #24
 8004e52:	bd70      	pop	{r4, r5, r6, pc}
 8004e54:	200002f8 	.word	0x200002f8

08004e58 <Si1147_WriteReg>:

void Si1147_WriteReg(uint8_t _reg, uint8_t _data)
{
 8004e58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t _tempData[2] = {_reg, _data};
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _tempData, 2, 1000);
 8004e5a:	23fa      	movs	r3, #250	; 0xfa
	uint8_t _tempData[2] = {_reg, _data};
 8004e5c:	aa03      	add	r2, sp, #12
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _tempData, 2, 1000);
 8004e5e:	009b      	lsls	r3, r3, #2
	uint8_t _tempData[2] = {_reg, _data};
 8004e60:	7010      	strb	r0, [r2, #0]
 8004e62:	7051      	strb	r1, [r2, #1]
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _tempData, 2, 1000);
 8004e64:	4803      	ldr	r0, [pc, #12]	; (8004e74 <Si1147_WriteReg+0x1c>)
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	21c0      	movs	r1, #192	; 0xc0
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	f7fd fdf8 	bl	8002a60 <HAL_I2C_Master_Transmit>
}
 8004e70:	b005      	add	sp, #20
 8004e72:	bd00      	pop	{pc}
 8004e74:	200002f8 	.word	0x200002f8

08004e78 <Si1147_WriteRegs>:

void Si1147_WriteRegs(uint8_t *_regs, uint8_t _n)
{
 8004e78:	b507      	push	{r0, r1, r2, lr}
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _regs, _n, 1000);
 8004e7a:	b28b      	uxth	r3, r1
 8004e7c:	21fa      	movs	r1, #250	; 0xfa
 8004e7e:	0089      	lsls	r1, r1, #2
{
 8004e80:	0002      	movs	r2, r0
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _regs, _n, 1000);
 8004e82:	9100      	str	r1, [sp, #0]
 8004e84:	4802      	ldr	r0, [pc, #8]	; (8004e90 <Si1147_WriteRegs+0x18>)
 8004e86:	21c0      	movs	r1, #192	; 0xc0
 8004e88:	f7fd fdea 	bl	8002a60 <HAL_I2C_Master_Transmit>
}
 8004e8c:	bd07      	pop	{r0, r1, r2, pc}
 8004e8e:	46c0      	nop			; (mov r8, r8)
 8004e90:	200002f8 	.word	0x200002f8

08004e94 <Si1147_ReadRegs>:

void Si1147_ReadRegs(uint8_t _reg, uint8_t *_data, uint8_t _n)
{
 8004e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e96:	0014      	movs	r4, r2
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8004e98:	26fa      	movs	r6, #250	; 0xfa
{
 8004e9a:	220f      	movs	r2, #15
 8004e9c:	000f      	movs	r7, r1
 8004e9e:	b085      	sub	sp, #20
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8004ea0:	4d09      	ldr	r5, [pc, #36]	; (8004ec8 <Si1147_ReadRegs+0x34>)
{
 8004ea2:	446a      	add	r2, sp
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8004ea4:	00b6      	lsls	r6, r6, #2
{
 8004ea6:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &_reg, 1, 1000);
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	9600      	str	r6, [sp, #0]
 8004eac:	21c0      	movs	r1, #192	; 0xc0
 8004eae:	0028      	movs	r0, r5
 8004eb0:	f7fd fdd6 	bl	8002a60 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, _data, _n, 1000);
 8004eb4:	b2a3      	uxth	r3, r4
 8004eb6:	9600      	str	r6, [sp, #0]
 8004eb8:	003a      	movs	r2, r7
 8004eba:	21c0      	movs	r1, #192	; 0xc0
 8004ebc:	0028      	movs	r0, r5
 8004ebe:	f7fd fe65 	bl	8002b8c <HAL_I2C_Master_Receive>
}
 8004ec2:	b005      	add	sp, #20
 8004ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ec6:	46c0      	nop			; (mov r8, r8)
 8004ec8:	200002f8 	.word	0x200002f8

08004ecc <Si1147_GetResponse>:
	uint8_t _tempData[2] = {SI1147_COMMAND, 0};
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, _tempData, 2, 1000);
}

uint8_t Si1147_GetResponse()
{
 8004ecc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t tempData = SI1147_RESPONSE;
 8004ece:	240f      	movs	r4, #15
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8004ed0:	26fa      	movs	r6, #250	; 0xfa
	uint8_t tempData = SI1147_RESPONSE;
 8004ed2:	2320      	movs	r3, #32
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8004ed4:	4d0a      	ldr	r5, [pc, #40]	; (8004f00 <Si1147_GetResponse+0x34>)
	uint8_t tempData = SI1147_RESPONSE;
 8004ed6:	446c      	add	r4, sp
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8004ed8:	00b6      	lsls	r6, r6, #2
	uint8_t tempData = SI1147_RESPONSE;
 8004eda:	7023      	strb	r3, [r4, #0]
	HAL_I2C_Master_Transmit(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8004edc:	0022      	movs	r2, r4
 8004ede:	9600      	str	r6, [sp, #0]
 8004ee0:	3b1f      	subs	r3, #31
 8004ee2:	21c0      	movs	r1, #192	; 0xc0
 8004ee4:	0028      	movs	r0, r5
 8004ee6:	f7fd fdbb 	bl	8002a60 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, SI1147_ADDR, &tempData, 1, 1000);
 8004eea:	9600      	str	r6, [sp, #0]
 8004eec:	2301      	movs	r3, #1
 8004eee:	0022      	movs	r2, r4
 8004ef0:	21c0      	movs	r1, #192	; 0xc0
 8004ef2:	0028      	movs	r0, r5
 8004ef4:	f7fd fe4a 	bl	8002b8c <HAL_I2C_Master_Receive>
	return tempData;
 8004ef8:	7820      	ldrb	r0, [r4, #0]
}
 8004efa:	b004      	add	sp, #16
 8004efc:	bd70      	pop	{r4, r5, r6, pc}
 8004efe:	46c0      	nop			; (mov r8, r8)
 8004f00:	200002f8 	.word	0x200002f8

08004f04 <Si1147_Init>:

uint8_t Si1147_Init()
{
 8004f04:	b573      	push	{r0, r1, r4, r5, r6, lr}

	// INT pin must be used! Especialy while power up, it must be on HIGH logic level!
	//pinMode(_intPin, INPUT_PULLUP);

	// Read PART_ID register (it shound return 0b01000111 for Si1147)
	_res = Si1147_ReadReg(0);
 8004f06:	2000      	movs	r0, #0
 8004f08:	f7ff ff8a 	bl	8004e20 <Si1147_ReadReg>
	if (_res != 0b01000111) return 0;
 8004f0c:	2847      	cmp	r0, #71	; 0x47
 8004f0e:	d001      	beq.n	8004f14 <Si1147_Init+0x10>
 8004f10:	2000      	movs	r0, #0

	// Enable Interrupt on INT pin of Si1147
	Si1147_WriteReg(SI1147_INT_CFG, 1);

	return 1;
}
 8004f12:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
	Si1147_WriteReg(SI1147_COMMAND, 0x01);
 8004f14:	2101      	movs	r1, #1
 8004f16:	2018      	movs	r0, #24
 8004f18:	f7ff ff9e 	bl	8004e58 <Si1147_WriteReg>
	_res = Si1147_GetResponse();
 8004f1c:	f7ff ffd6 	bl	8004ecc <Si1147_GetResponse>
 8004f20:	1e05      	subs	r5, r0, #0
	if (_res != 0) return 0;
 8004f22:	d1f5      	bne.n	8004f10 <Si1147_Init+0xc>
	Si1147_WriteReg(0x07, 0x17);
 8004f24:	2117      	movs	r1, #23
 8004f26:	2007      	movs	r0, #7
 8004f28:	f7ff ff96 	bl	8004e58 <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_PARAM_WR, 0);
 8004f2c:	0029      	movs	r1, r5
 8004f2e:	2017      	movs	r0, #23
 8004f30:	f7ff ff92 	bl	8004e58 <Si1147_WriteReg>
	tempRegs[0] = SI1147_COMMAND;
 8004f34:	2618      	movs	r6, #24
	tempRegs[1] = SI1147_PARAM_SET | SI1147_PSLED12_SELECT;
 8004f36:	23a2      	movs	r3, #162	; 0xa2
	tempRegs[0] = SI1147_COMMAND;
 8004f38:	ac01      	add	r4, sp, #4
	Si1147_WriteRegs(tempRegs, 2);
 8004f3a:	2102      	movs	r1, #2
 8004f3c:	0020      	movs	r0, r4
	tempRegs[1] = SI1147_PARAM_SET | SI1147_PSLED12_SELECT;
 8004f3e:	7063      	strb	r3, [r4, #1]
	tempRegs[0] = SI1147_COMMAND;
 8004f40:	7026      	strb	r6, [r4, #0]
	Si1147_WriteRegs(tempRegs, 2);
 8004f42:	f7ff ff99 	bl	8004e78 <Si1147_WriteRegs>
	Si1147_WriteReg(SI1147_PARAM_WR, 0);
 8004f46:	0029      	movs	r1, r5
 8004f48:	2017      	movs	r0, #23
 8004f4a:	f7ff ff85 	bl	8004e58 <Si1147_WriteReg>
	tempRegs[1] = SI1147_PARAM_SET | SI1147_PSLED3_SELECT;
 8004f4e:	23a3      	movs	r3, #163	; 0xa3
	Si1147_WriteRegs(tempRegs, 2);
 8004f50:	2102      	movs	r1, #2
 8004f52:	0020      	movs	r0, r4
	tempRegs[1] = SI1147_PARAM_SET | SI1147_PSLED3_SELECT;
 8004f54:	7063      	strb	r3, [r4, #1]
	tempRegs[0] = SI1147_COMMAND;
 8004f56:	7026      	strb	r6, [r4, #0]
	Si1147_WriteRegs(tempRegs, 2);
 8004f58:	f7ff ff8e 	bl	8004e78 <Si1147_WriteRegs>
	Si1147_WriteReg(SI1147_PS_LED21, 0);
 8004f5c:	0029      	movs	r1, r5
 8004f5e:	200f      	movs	r0, #15
 8004f60:	f7ff ff7a 	bl	8004e58 <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_PS_LED3, 0);
 8004f64:	0029      	movs	r1, r5
 8004f66:	2010      	movs	r0, #16
 8004f68:	f7ff ff76 	bl	8004e58 <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_IRQ_ENABLE, 1);
 8004f6c:	2101      	movs	r1, #1
 8004f6e:	2004      	movs	r0, #4
 8004f70:	f7ff ff72 	bl	8004e58 <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_IRQ_STATUS, 1);
 8004f74:	2101      	movs	r1, #1
 8004f76:	2021      	movs	r0, #33	; 0x21
 8004f78:	f7ff ff6e 	bl	8004e58 <Si1147_WriteReg>
	Si1147_WriteReg(SI1147_INT_CFG, 1);
 8004f7c:	2003      	movs	r0, #3
 8004f7e:	2101      	movs	r1, #1
 8004f80:	f7ff ff6a 	bl	8004e58 <Si1147_WriteReg>
	return 1;
 8004f84:	2001      	movs	r0, #1
 8004f86:	e7c4      	b.n	8004f12 <Si1147_Init+0xe>

08004f88 <Si1147_SetUV>:

void Si1147_SetUV()
{
 8004f88:	b513      	push	{r0, r1, r4, lr}
	uint8_t tempRegs[5];

	// Enable UV meas. (1 << 7), ALS IR (1 << 5) and ALS VIS (1 << 4)  in CH list
	Si1147_WriteReg(SI1147_PARAM_WR, (1 << 7) | (1 << 5) | (1 << 4));
 8004f8a:	21b0      	movs	r1, #176	; 0xb0
 8004f8c:	2017      	movs	r0, #23
 8004f8e:	f7ff ff63 	bl	8004e58 <Si1147_WriteReg>
	tempRegs[0] = SI1147_COMMAND;
 8004f92:	2418      	movs	r4, #24
 8004f94:	466b      	mov	r3, sp
	tempRegs[1] = SI1147_PARAM_SET | SI1147_CHLIST;
 8004f96:	466a      	mov	r2, sp
	tempRegs[0] = SI1147_COMMAND;
 8004f98:	701c      	strb	r4, [r3, #0]
	tempRegs[1] = SI1147_PARAM_SET | SI1147_CHLIST;
 8004f9a:	23a1      	movs	r3, #161	; 0xa1
	Si1147_WriteRegs(tempRegs, 2);
 8004f9c:	4668      	mov	r0, sp
 8004f9e:	2102      	movs	r1, #2
	tempRegs[1] = SI1147_PARAM_SET | SI1147_CHLIST;
 8004fa0:	7053      	strb	r3, [r2, #1]
	Si1147_WriteRegs(tempRegs, 2);
 8004fa2:	f7ff ff69 	bl	8004e78 <Si1147_WriteRegs>

	// Configure UCOEF
	tempRegs[0] = SI1147_UCOEF0;
 8004fa6:	466a      	mov	r2, sp
 8004fa8:	2313      	movs	r3, #19
 8004faa:	7013      	strb	r3, [r2, #0]
	tempRegs[1] = 0x7B;
 8004fac:	3368      	adds	r3, #104	; 0x68
 8004fae:	7053      	strb	r3, [r2, #1]
	tempRegs[2] = 0x6B;
 8004fb0:	3b10      	subs	r3, #16
 8004fb2:	7093      	strb	r3, [r2, #2]
	tempRegs[3] = 0x01;
 8004fb4:	3b6a      	subs	r3, #106	; 0x6a
 8004fb6:	70d3      	strb	r3, [r2, #3]
	tempRegs[4] = 0x00;
 8004fb8:	2300      	movs	r3, #0
	Si1147_WriteRegs(tempRegs, 5);
 8004fba:	4668      	mov	r0, sp
 8004fbc:	2105      	movs	r1, #5
	tempRegs[4] = 0x00;
 8004fbe:	7113      	strb	r3, [r2, #4]
	Si1147_WriteRegs(tempRegs, 5);
 8004fc0:	f7ff ff5a 	bl	8004e78 <Si1147_WriteRegs>

	// Set the VIS_RANGE and IR_RANGE bits
	Si1147_WriteReg(SI1147_PARAM_WR, 1 << 5);
 8004fc4:	2120      	movs	r1, #32
 8004fc6:	2017      	movs	r0, #23
 8004fc8:	f7ff ff46 	bl	8004e58 <Si1147_WriteReg>
	//writeReg(SI1147_PARAM_WR, 0);
	tempRegs[0] = SI1147_COMMAND;
 8004fcc:	466b      	mov	r3, sp
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_VIS_ADC_MISC;
 8004fce:	466a      	mov	r2, sp
	tempRegs[0] = SI1147_COMMAND;
 8004fd0:	701c      	strb	r4, [r3, #0]
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_VIS_ADC_MISC;
 8004fd2:	23b2      	movs	r3, #178	; 0xb2
	Si1147_WriteRegs(tempRegs, 2);
 8004fd4:	4668      	mov	r0, sp
 8004fd6:	2102      	movs	r1, #2
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_VIS_ADC_MISC;
 8004fd8:	7053      	strb	r3, [r2, #1]
	Si1147_WriteRegs(tempRegs, 2);
 8004fda:	f7ff ff4d 	bl	8004e78 <Si1147_WriteRegs>

	Si1147_WriteReg(SI1147_PARAM_WR, 1 << 5);
 8004fde:	2120      	movs	r1, #32
 8004fe0:	2017      	movs	r0, #23
 8004fe2:	f7ff ff39 	bl	8004e58 <Si1147_WriteReg>
	//writeReg(SI1147_PARAM_WR, 0);
	tempRegs[0] = SI1147_COMMAND;
 8004fe6:	466b      	mov	r3, sp
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_IR_ADC_MISC;
 8004fe8:	466a      	mov	r2, sp
	tempRegs[0] = SI1147_COMMAND;
 8004fea:	701c      	strb	r4, [r3, #0]
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_IR_ADC_MISC;
 8004fec:	23bf      	movs	r3, #191	; 0xbf
	Si1147_WriteRegs(tempRegs, 2);
 8004fee:	2102      	movs	r1, #2
 8004ff0:	4668      	mov	r0, sp
	tempRegs[1] = SI1147_PARAM_SET | SI1147_ALS_IR_ADC_MISC;
 8004ff2:	7053      	strb	r3, [r2, #1]
	Si1147_WriteRegs(tempRegs, 2);
 8004ff4:	f7ff ff40 	bl	8004e78 <Si1147_WriteRegs>
}
 8004ff8:	bd13      	pop	{r0, r1, r4, pc}
	...

08004ffc <Si1147_ForceUV>:

void Si1147_ForceUV()
{
 8004ffc:	b510      	push	{r4, lr}
	uint32_t _timeout = HAL_GetTick();
 8004ffe:	f7fd f9df 	bl	80023c0 <HAL_GetTick>

	// Force one UV meas.
	Si1147_WriteReg(SI1147_COMMAND, SI1147_ALS_FORCE);
 8005002:	2106      	movs	r1, #6
	uint32_t _timeout = HAL_GetTick();
 8005004:	0004      	movs	r4, r0
	Si1147_WriteReg(SI1147_COMMAND, SI1147_ALS_FORCE);
 8005006:	2018      	movs	r0, #24
 8005008:	f7ff ff26 	bl	8004e58 <Si1147_WriteReg>

	// Wait for interrupt event
	while ((HAL_GPIO_ReadPin(SI1147_INT_GPIO_Port, SI1147_INT_Pin) == GPIO_PIN_SET) && ((HAL_GetTick() - _timeout) < SI1147_TIMEOUT));
 800500c:	2120      	movs	r1, #32
 800500e:	4808      	ldr	r0, [pc, #32]	; (8005030 <Si1147_ForceUV+0x34>)
 8005010:	f7fd fb86 	bl	8002720 <HAL_GPIO_ReadPin>
 8005014:	2801      	cmp	r0, #1
 8005016:	d004      	beq.n	8005022 <Si1147_ForceUV+0x26>

	// Clear interrupt by sending 1 to corresponding interrupt
	Si1147_WriteReg(SI1147_IRQ_STATUS, 1);
 8005018:	2101      	movs	r1, #1
 800501a:	2021      	movs	r0, #33	; 0x21
 800501c:	f7ff ff1c 	bl	8004e58 <Si1147_WriteReg>
}
 8005020:	bd10      	pop	{r4, pc}
	while ((HAL_GPIO_ReadPin(SI1147_INT_GPIO_Port, SI1147_INT_Pin) == GPIO_PIN_SET) && ((HAL_GetTick() - _timeout) < SI1147_TIMEOUT));
 8005022:	f7fd f9cd 	bl	80023c0 <HAL_GetTick>
 8005026:	1b00      	subs	r0, r0, r4
 8005028:	28c7      	cmp	r0, #199	; 0xc7
 800502a:	d9ef      	bls.n	800500c <Si1147_ForceUV+0x10>
 800502c:	e7f4      	b.n	8005018 <Si1147_ForceUV+0x1c>
 800502e:	46c0      	nop			; (mov r8, r8)
 8005030:	50000400 	.word	0x50000400

08005034 <Si1147_GetVis>:

	return (uint16_t)((regData[1] << 8) | regData[0]);
}

int16_t Si1147_GetVis()
{
 8005034:	b513      	push	{r0, r1, r4, lr}
	uint8_t regData[2];

	// Get ambient light visable spectrum data
	Si1147_ReadRegs(SI1147_ALS_VIS_DATA0, regData, 2);
 8005036:	ac01      	add	r4, sp, #4
 8005038:	2202      	movs	r2, #2
 800503a:	0021      	movs	r1, r4
 800503c:	2022      	movs	r0, #34	; 0x22
 800503e:	f7ff ff29 	bl	8004e94 <Si1147_ReadRegs>
	return (int16_t)(((regData[1] << 8) | regData[0]) - 256);
 8005042:	7863      	ldrb	r3, [r4, #1]
 8005044:	7820      	ldrb	r0, [r4, #0]
 8005046:	021b      	lsls	r3, r3, #8
 8005048:	4318      	orrs	r0, r3
 800504a:	3801      	subs	r0, #1
 800504c:	38ff      	subs	r0, #255	; 0xff
 800504e:	b200      	sxth	r0, r0
}
 8005050:	bd16      	pop	{r1, r2, r4, pc}
	...

08005054 <glassLCD_WriteData>:
	glassLCD_Clear();
	glassLCD_Update();
}

void glassLCD_WriteData(char* s)
{
 8005054:	b570      	push	{r4, r5, r6, lr}
 8005056:	0004      	movs	r4, r0
	// Get the size of string
	uint8_t _n = strlen(s);
 8005058:	f7fb f856 	bl	8000108 <strlen>

	//Convert ASCII to segment data and save it to buffer
	for (int i = 0; i < _n; i++)
 800505c:	2300      	movs	r3, #0
	{
		_lcdTemp[i] |= asciiToSeg[s[i] - ' '];
 800505e:	4907      	ldr	r1, [pc, #28]	; (800507c <glassLCD_WriteData+0x28>)
 8005060:	4d07      	ldr	r5, [pc, #28]	; (8005080 <glassLCD_WriteData+0x2c>)
	for (int i = 0; i < _n; i++)
 8005062:	b2c0      	uxtb	r0, r0
 8005064:	4283      	cmp	r3, r0
 8005066:	db00      	blt.n	800506a <glassLCD_WriteData+0x16>
	}
}
 8005068:	bd70      	pop	{r4, r5, r6, pc}
		_lcdTemp[i] |= asciiToSeg[s[i] - ' '];
 800506a:	5ce2      	ldrb	r2, [r4, r3]
 800506c:	5c5e      	ldrb	r6, [r3, r1]
 800506e:	18aa      	adds	r2, r5, r2
 8005070:	3a20      	subs	r2, #32
 8005072:	7812      	ldrb	r2, [r2, #0]
 8005074:	4332      	orrs	r2, r6
 8005076:	545a      	strb	r2, [r3, r1]
	for (int i = 0; i < _n; i++)
 8005078:	3301      	adds	r3, #1
 800507a:	e7f3      	b.n	8005064 <glassLCD_WriteData+0x10>
 800507c:	200002b9 	.word	0x200002b9
 8005080:	080073d8 	.word	0x080073d8

08005084 <glassLCD_Update>:

void glassLCD_Update()
{
 8005084:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005086:	b087      	sub	sp, #28
	uint8_t _dotMask = 0;

	// Buffer for I2C data
	uint8_t _data[9] = {0};
 8005088:	ad03      	add	r5, sp, #12
 800508a:	2209      	movs	r2, #9
 800508c:	2100      	movs	r1, #0
 800508e:	0028      	movs	r0, r5
 8005090:	f000 faa0 	bl	80055d4 <memset>

	//Write segments
	_data[0] = 0;
	for (int i = 0; i < 8; i++)
 8005094:	2300      	movs	r3, #0
	{
		_data[i + 1] = _lcdTemp[i];
 8005096:	4f19      	ldr	r7, [pc, #100]	; (80050fc <glassLCD_Update+0x78>)
 8005098:	3301      	adds	r3, #1
 800509a:	1e5a      	subs	r2, r3, #1
 800509c:	5cba      	ldrb	r2, [r7, r2]
 800509e:	54ea      	strb	r2, [r5, r3]
	for (int i = 0; i < 8; i++)
 80050a0:	2b08      	cmp	r3, #8
 80050a2:	d1f9      	bne.n	8005098 <glassLCD_Update+0x14>
	}
	HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, _data, 9, 1000);
 80050a4:	23fa      	movs	r3, #250	; 0xfa
 80050a6:	009b      	lsls	r3, r3, #2
 80050a8:	9300      	str	r3, [sp, #0]
 80050aa:	002a      	movs	r2, r5
 80050ac:	2309      	movs	r3, #9
 80050ae:	2170      	movs	r1, #112	; 0x70
 80050b0:	4813      	ldr	r0, [pc, #76]	; (8005100 <glassLCD_Update+0x7c>)
 80050b2:	f7fd fcd5 	bl	8002a60 <HAL_I2C_Master_Transmit>
 80050b6:	2602      	movs	r6, #2

	//Now write dots
	for (int i = 0; i < 8; i++)
 80050b8:	2400      	movs	r4, #0
	{
		_dotMask = (_dots & (1 << (7 - i))) ? 0b00100000 : 0b00000000;
 80050ba:	2207      	movs	r2, #7
 80050bc:	4b11      	ldr	r3, [pc, #68]	; (8005104 <glassLCD_Update+0x80>)
 80050be:	1b12      	subs	r2, r2, r4
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	0021      	movs	r1, r4
 80050c4:	4113      	asrs	r3, r2
 80050c6:	2201      	movs	r2, #1
	    _data[0] = 2 + (3 * i);
	    _data[1] = ((_lcdTemp[i] & 3) << 6) | _dotMask | (_lcdTemp[i + 1] >> 3);
 80050c8:	3401      	adds	r4, #1
		_dotMask = (_dots & (1 << (7 - i))) ? 0b00100000 : 0b00000000;
 80050ca:	4013      	ands	r3, r2
 80050cc:	015a      	lsls	r2, r3, #5
	    _data[1] = ((_lcdTemp[i] & 3) << 6) | _dotMask | (_lcdTemp[i + 1] >> 3);
 80050ce:	5c7b      	ldrb	r3, [r7, r1]
 80050d0:	5d39      	ldrb	r1, [r7, r4]
 80050d2:	019b      	lsls	r3, r3, #6
 80050d4:	08c9      	lsrs	r1, r1, #3
 80050d6:	430b      	orrs	r3, r1
 80050d8:	4313      	orrs	r3, r2
 80050da:	706b      	strb	r3, [r5, #1]
	    HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, _data, 2, 1000);
 80050dc:	23fa      	movs	r3, #250	; 0xfa
 80050de:	009b      	lsls	r3, r3, #2
	    _data[0] = 2 + (3 * i);
 80050e0:	702e      	strb	r6, [r5, #0]
	    HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, _data, 2, 1000);
 80050e2:	002a      	movs	r2, r5
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	2170      	movs	r1, #112	; 0x70
 80050e8:	2302      	movs	r3, #2
 80050ea:	4805      	ldr	r0, [pc, #20]	; (8005100 <glassLCD_Update+0x7c>)
 80050ec:	3603      	adds	r6, #3
 80050ee:	f7fd fcb7 	bl	8002a60 <HAL_I2C_Master_Transmit>
 80050f2:	b2f6      	uxtb	r6, r6
	for (int i = 0; i < 8; i++)
 80050f4:	2c08      	cmp	r4, #8
 80050f6:	d1e0      	bne.n	80050ba <glassLCD_Update+0x36>
	}
}
 80050f8:	b007      	add	sp, #28
 80050fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050fc:	200002b9 	.word	0x200002b9
 8005100:	200002f8 	.word	0x200002f8
 8005104:	200002b8 	.word	0x200002b8

08005108 <glassLCD_Clear>:

void glassLCD_Clear()
{
 8005108:	b510      	push	{r4, lr}
	memset(_lcdTemp, 0, 8);
 800510a:	2208      	movs	r2, #8
 800510c:	2100      	movs	r1, #0
 800510e:	4803      	ldr	r0, [pc, #12]	; (800511c <glassLCD_Clear+0x14>)
 8005110:	f000 fa60 	bl	80055d4 <memset>
	_dots = 0;
 8005114:	2200      	movs	r2, #0
 8005116:	4b02      	ldr	r3, [pc, #8]	; (8005120 <glassLCD_Clear+0x18>)
 8005118:	701a      	strb	r2, [r3, #0]
}
 800511a:	bd10      	pop	{r4, pc}
 800511c:	200002b9 	.word	0x200002b9
 8005120:	200002b8 	.word	0x200002b8

08005124 <glassLCD_SetDot>:
//	}
//}

void glassLCD_SetDot(uint8_t _dot)
{
	_dots = _dot;
 8005124:	4b01      	ldr	r3, [pc, #4]	; (800512c <glassLCD_SetDot+0x8>)
 8005126:	7018      	strb	r0, [r3, #0]
}
 8005128:	4770      	bx	lr
 800512a:	46c0      	nop			; (mov r8, r8)
 800512c:	200002b8 	.word	0x200002b8

08005130 <glassLCD_WriteArrow>:

void glassLCD_WriteArrow(uint8_t _a)
{
 8005130:	b5f0      	push	{r4, r5, r6, r7, lr}
  for (int i = 0; i < 8; i++)
 8005132:	2300      	movs	r3, #0
  {
	  if (_a & 1 << (7 - i))
 8005134:	2507      	movs	r5, #7
 8005136:	2601      	movs	r6, #1
 8005138:	2420      	movs	r4, #32
 800513a:	4a08      	ldr	r2, [pc, #32]	; (800515c <glassLCD_WriteArrow+0x2c>)
 800513c:	0007      	movs	r7, r0
 800513e:	1ae9      	subs	r1, r5, r3
 8005140:	410f      	asrs	r7, r1
 8005142:	4237      	tst	r7, r6
 8005144:	d006      	beq.n	8005154 <glassLCD_WriteArrow+0x24>
  	  {
	  	  _lcdTemp[i] |= SEGW;
 8005146:	5cd1      	ldrb	r1, [r2, r3]
 8005148:	4321      	orrs	r1, r4
  	  }
  	  else
  	  {
	  	  _lcdTemp[i] &= ~(SEGW);
 800514a:	54d1      	strb	r1, [r2, r3]
  for (int i = 0; i < 8; i++)
 800514c:	3301      	adds	r3, #1
 800514e:	2b08      	cmp	r3, #8
 8005150:	d1f4      	bne.n	800513c <glassLCD_WriteArrow+0xc>
  	  }
  }
}
 8005152:	bdf0      	pop	{r4, r5, r6, r7, pc}
	  	  _lcdTemp[i] &= ~(SEGW);
 8005154:	5cd1      	ldrb	r1, [r2, r3]
 8005156:	43a1      	bics	r1, r4
 8005158:	e7f7      	b.n	800514a <glassLCD_WriteArrow+0x1a>
 800515a:	46c0      	nop			; (mov r8, r8)
 800515c:	200002b9 	.word	0x200002b9

08005160 <glassLCD_WriteCmd>:

void glassLCD_WriteCmd(uint8_t _comm)
{
 8005160:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	_comm = _comm | 0b10000000;
 8005162:	2380      	movs	r3, #128	; 0x80
 8005164:	425b      	negs	r3, r3
 8005166:	4318      	orrs	r0, r3
{
 8005168:	220f      	movs	r2, #15
	HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, &_comm, 1, 1000);
 800516a:	23fa      	movs	r3, #250	; 0xfa
{
 800516c:	446a      	add	r2, sp
	HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, &_comm, 1, 1000);
 800516e:	009b      	lsls	r3, r3, #2
	_comm = _comm | 0b10000000;
 8005170:	7010      	strb	r0, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, PCF85176_ADDR, &_comm, 1, 1000);
 8005172:	2170      	movs	r1, #112	; 0x70
 8005174:	9300      	str	r3, [sp, #0]
 8005176:	4803      	ldr	r0, [pc, #12]	; (8005184 <glassLCD_WriteCmd+0x24>)
 8005178:	2301      	movs	r3, #1
 800517a:	f7fd fc71 	bl	8002a60 <HAL_I2C_Master_Transmit>
}
 800517e:	b005      	add	sp, #20
 8005180:	bd00      	pop	{pc}
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	200002f8 	.word	0x200002f8

08005188 <glassLCD_Begin>:
{
 8005188:	b510      	push	{r4, lr}
	glassLCD_WriteCmd(LCD_CONFIG);
 800518a:	204b      	movs	r0, #75	; 0x4b
 800518c:	f7ff ffe8 	bl	8005160 <glassLCD_WriteCmd>
	glassLCD_Clear();
 8005190:	f7ff ffba 	bl	8005108 <glassLCD_Clear>
	glassLCD_Update();
 8005194:	f7ff ff76 	bl	8005084 <glassLCD_Update>
}
 8005198:	bd10      	pop	{r4, pc}
	...

0800519c <RTC_SetTime>:
extern RTC_HandleTypeDef hrtc;
static time_t _epoch;
static const time_t* _epochHandler = &_epoch;

void RTC_SetTime(uint8_t _h, uint8_t _m, uint8_t _s)
{
 800519c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800519e:	0007      	movs	r7, r0
 80051a0:	000e      	movs	r6, r1
 80051a2:	0015      	movs	r5, r2
 80051a4:	b087      	sub	sp, #28
	RTC_TimeTypeDef sTime = {0};
 80051a6:	ac01      	add	r4, sp, #4
 80051a8:	2214      	movs	r2, #20
 80051aa:	2100      	movs	r1, #0
 80051ac:	0020      	movs	r0, r4
 80051ae:	f000 fa11 	bl	80055d4 <memset>
	sTime.Hours = _h;
	sTime.Minutes = _m;
	sTime.Seconds = _s;
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80051b2:	2200      	movs	r2, #0
 80051b4:	0021      	movs	r1, r4
 80051b6:	4804      	ldr	r0, [pc, #16]	; (80051c8 <RTC_SetTime+0x2c>)
	sTime.Hours = _h;
 80051b8:	7027      	strb	r7, [r4, #0]
	sTime.Minutes = _m;
 80051ba:	7066      	strb	r6, [r4, #1]
	sTime.Seconds = _s;
 80051bc:	70a5      	strb	r5, [r4, #2]
	HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80051be:	f7fe fba5 	bl	800390c <HAL_RTC_SetTime>
}
 80051c2:	b007      	add	sp, #28
 80051c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051c6:	46c0      	nop			; (mov r8, r8)
 80051c8:	20000344 	.word	0x20000344

080051cc <RTC_GetData>:
	struct tm _t = RTC_GetData();
	return mktime(&_t);
}

struct tm RTC_GetData()
{
 80051cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  struct tm _t = {0};
  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};
 80051ce:	2500      	movs	r5, #0
{
 80051d0:	0004      	movs	r4, r0
 80051d2:	b08b      	sub	sp, #44	; 0x2c
  RTC_TimeTypeDef sTime = {0};
 80051d4:	ae05      	add	r6, sp, #20
 80051d6:	2214      	movs	r2, #20
 80051d8:	2100      	movs	r1, #0
 80051da:	0030      	movs	r0, r6
 80051dc:	f000 f9fa 	bl	80055d4 <memset>
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80051e0:	4f17      	ldr	r7, [pc, #92]	; (8005240 <RTC_GetData+0x74>)
 80051e2:	002a      	movs	r2, r5
 80051e4:	0031      	movs	r1, r6
 80051e6:	0038      	movs	r0, r7
  RTC_DateTypeDef sDate = {0};
 80051e8:	9504      	str	r5, [sp, #16]
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80051ea:	f7fe fd4b 	bl	8003c84 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80051ee:	002a      	movs	r2, r5
 80051f0:	a904      	add	r1, sp, #16
 80051f2:	0038      	movs	r0, r7
 80051f4:	f7fe fd70 	bl	8003cd8 <HAL_RTC_GetDate>
  _t.tm_sec = sTime.Seconds;;
  _t.tm_min = sTime.Minutes;
  _t.tm_hour = sTime.Hours;
 80051f8:	7833      	ldrb	r3, [r6, #0]
  _t.tm_min = sTime.Minutes;
 80051fa:	7877      	ldrb	r7, [r6, #1]
  _t.tm_hour = sTime.Hours;
 80051fc:	9301      	str	r3, [sp, #4]
  _t.tm_mday = sDate.Date;
 80051fe:	ab04      	add	r3, sp, #16
 8005200:	789b      	ldrb	r3, [r3, #2]
  _t.tm_mon = (sDate.Month - 1);
  _t.tm_year = 100 + (sDate.Year % 100);
 8005202:	2164      	movs	r1, #100	; 0x64
  _t.tm_mday = sDate.Date;
 8005204:	9302      	str	r3, [sp, #8]
  _t.tm_mon = (sDate.Month - 1);
 8005206:	ab04      	add	r3, sp, #16
 8005208:	785b      	ldrb	r3, [r3, #1]
 800520a:	3b01      	subs	r3, #1
 800520c:	9303      	str	r3, [sp, #12]
  _t.tm_year = 100 + (sDate.Year % 100);
 800520e:	ab04      	add	r3, sp, #16
 8005210:	78d8      	ldrb	r0, [r3, #3]
 8005212:	f7fb f81b 	bl	800024c <__aeabi_uidivmod>
  _t.tm_sec = sTime.Seconds;;
 8005216:	78b3      	ldrb	r3, [r6, #2]
  _t.tm_isdst = -1;
  _t.tm_yday = 0;
  _t.tm_wday = 0;
  return _t;
}
 8005218:	0020      	movs	r0, r4
  _t.tm_sec = sTime.Seconds;;
 800521a:	6023      	str	r3, [r4, #0]
  return _t;
 800521c:	9b01      	ldr	r3, [sp, #4]
  _t.tm_year = 100 + (sDate.Year % 100);
 800521e:	b2c9      	uxtb	r1, r1
  return _t;
 8005220:	60a3      	str	r3, [r4, #8]
 8005222:	9b02      	ldr	r3, [sp, #8]
  _t.tm_year = 100 + (sDate.Year % 100);
 8005224:	3164      	adds	r1, #100	; 0x64
  return _t;
 8005226:	60e3      	str	r3, [r4, #12]
 8005228:	9b03      	ldr	r3, [sp, #12]
 800522a:	6067      	str	r7, [r4, #4]
 800522c:	6123      	str	r3, [r4, #16]
 800522e:	2301      	movs	r3, #1
 8005230:	425b      	negs	r3, r3
 8005232:	6161      	str	r1, [r4, #20]
 8005234:	61a5      	str	r5, [r4, #24]
 8005236:	61e5      	str	r5, [r4, #28]
 8005238:	6223      	str	r3, [r4, #32]
}
 800523a:	b00b      	add	sp, #44	; 0x2c
 800523c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800523e:	46c0      	nop			; (mov r8, r8)
 8005240:	20000344 	.word	0x20000344

08005244 <RTC_GetEpoch>:
{
 8005244:	b500      	push	{lr}
 8005246:	b08b      	sub	sp, #44	; 0x2c
	struct tm _t = RTC_GetData();
 8005248:	a801      	add	r0, sp, #4
 800524a:	f7ff ffbf 	bl	80051cc <RTC_GetData>
	return mktime(&_t);
 800524e:	a801      	add	r0, sp, #4
 8005250:	f000 fa94 	bl	800577c <mktime>
}
 8005254:	b00b      	add	sp, #44	; 0x2c
 8005256:	bd00      	pop	{pc}

08005258 <RTC_epochToTimeAndDate>:
    _sAlarm.Alarm = RTC_ALARM_A;
    HAL_RTC_SetAlarm_IT(&hrtc, &_sAlarm, RTC_FORMAT_BIN);
}

void RTC_epochToTimeAndDate(uint32_t _ep, uint8_t *_sec, uint8_t *_min, uint8_t *_hour, uint8_t *_day, uint8_t *_month, uint8_t *_year)
{
 8005258:	b570      	push	{r4, r5, r6, lr}
 800525a:	001c      	movs	r4, r3
  struct tm *_t;
  _epoch = _ep;
 800525c:	4b0c      	ldr	r3, [pc, #48]	; (8005290 <RTC_epochToTimeAndDate+0x38>)
{
 800525e:	0015      	movs	r5, r2
  _epoch = _ep;
 8005260:	6018      	str	r0, [r3, #0]
  _t = gmtime(_epochHandler);
 8005262:	0018      	movs	r0, r3
{
 8005264:	000e      	movs	r6, r1
  _t = gmtime(_epochHandler);
 8005266:	f000 f8ad 	bl	80053c4 <gmtime>
  *_sec = _t->tm_sec;
 800526a:	7803      	ldrb	r3, [r0, #0]
 800526c:	7033      	strb	r3, [r6, #0]
  *_min = _t->tm_min;
 800526e:	7903      	ldrb	r3, [r0, #4]
 8005270:	702b      	strb	r3, [r5, #0]
  *_hour = _t->tm_hour;
 8005272:	7a03      	ldrb	r3, [r0, #8]
 8005274:	7023      	strb	r3, [r4, #0]
  *_day = _t->tm_mday;
 8005276:	7b02      	ldrb	r2, [r0, #12]
 8005278:	9b04      	ldr	r3, [sp, #16]
 800527a:	701a      	strb	r2, [r3, #0]
  *_month = (_t->tm_mon) + 1;
 800527c:	6903      	ldr	r3, [r0, #16]
 800527e:	9a05      	ldr	r2, [sp, #20]
 8005280:	3301      	adds	r3, #1
 8005282:	7013      	strb	r3, [r2, #0]
  *_year = (_t->tm_year) + 1900;
 8005284:	6943      	ldr	r3, [r0, #20]
 8005286:	9a06      	ldr	r2, [sp, #24]
 8005288:	336c      	adds	r3, #108	; 0x6c
 800528a:	7013      	strb	r3, [r2, #0]
}
 800528c:	bd70      	pop	{r4, r5, r6, pc}
 800528e:	46c0      	nop			; (mov r8, r8)
 8005290:	200002c4 	.word	0x200002c4

08005294 <RTC_SetAlarmEpoch>:
{
 8005294:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8005296:	2780      	movs	r7, #128	; 0x80
 8005298:	4e1b      	ldr	r6, [pc, #108]	; (8005308 <RTC_SetAlarmEpoch+0x74>)
{
 800529a:	b097      	sub	sp, #92	; 0x5c
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800529c:	007f      	lsls	r7, r7, #1
	RTC_AlarmTypeDef _sAlarm = {0};
 800529e:	ad0c      	add	r5, sp, #48	; 0x30
{
 80052a0:	9004      	str	r0, [sp, #16]
 80052a2:	9105      	str	r1, [sp, #20]
	HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80052a4:	0030      	movs	r0, r6
 80052a6:	0039      	movs	r1, r7
 80052a8:	f7fe fa00 	bl	80036ac <HAL_RTC_DeactivateAlarm>
	RTC_TimeTypeDef _sTime = {0};
 80052ac:	ac07      	add	r4, sp, #28
	RTC_AlarmTypeDef _sAlarm = {0};
 80052ae:	2228      	movs	r2, #40	; 0x28
 80052b0:	2100      	movs	r1, #0
 80052b2:	0028      	movs	r0, r5
 80052b4:	f000 f98e 	bl	80055d4 <memset>
	RTC_TimeTypeDef _sTime = {0};
 80052b8:	2214      	movs	r2, #20
 80052ba:	2100      	movs	r1, #0
 80052bc:	0020      	movs	r0, r4
 80052be:	f000 f989 	bl	80055d4 <memset>
	RTC_epochToTimeAndDate(_alarmEpoch, &_sTime.Seconds, &_sTime.Minutes, &_sTime.Hours, &_sAlarm.AlarmDateWeekDay, &_dummy, &_dummy);
 80052c2:	2313      	movs	r3, #19
 80052c4:	aa02      	add	r2, sp, #8
 80052c6:	189b      	adds	r3, r3, r2
 80052c8:	2215      	movs	r2, #21
 80052ca:	a902      	add	r1, sp, #8
 80052cc:	1852      	adds	r2, r2, r1
 80052ce:	2116      	movs	r1, #22
 80052d0:	9302      	str	r3, [sp, #8]
 80052d2:	9301      	str	r3, [sp, #4]
 80052d4:	a802      	add	r0, sp, #8
 80052d6:	ab14      	add	r3, sp, #80	; 0x50
 80052d8:	1809      	adds	r1, r1, r0
 80052da:	9300      	str	r3, [sp, #0]
 80052dc:	9804      	ldr	r0, [sp, #16]
 80052de:	0023      	movs	r3, r4
 80052e0:	f7ff ffba 	bl	8005258 <RTC_epochToTimeAndDate>
    _sAlarm.AlarmTime = _sTime;
 80052e4:	002b      	movs	r3, r5
 80052e6:	cc07      	ldmia	r4!, {r0, r1, r2}
 80052e8:	c307      	stmia	r3!, {r0, r1, r2}
 80052ea:	cc06      	ldmia	r4!, {r1, r2}
 80052ec:	c306      	stmia	r3!, {r1, r2}
    _sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80052ee:	2200      	movs	r2, #0
    _sAlarm.AlarmMask = _mask;
 80052f0:	9b05      	ldr	r3, [sp, #20]
    HAL_RTC_SetAlarm_IT(&hrtc, &_sAlarm, RTC_FORMAT_BIN);
 80052f2:	0029      	movs	r1, r5
 80052f4:	0030      	movs	r0, r6
    _sAlarm.AlarmMask = _mask;
 80052f6:	616b      	str	r3, [r5, #20]
    _sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80052f8:	61aa      	str	r2, [r5, #24]
    _sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80052fa:	61ea      	str	r2, [r5, #28]
    _sAlarm.Alarm = RTC_ALARM_A;
 80052fc:	626f      	str	r7, [r5, #36]	; 0x24
    HAL_RTC_SetAlarm_IT(&hrtc, &_sAlarm, RTC_FORMAT_BIN);
 80052fe:	f7fe fbef 	bl	8003ae0 <HAL_RTC_SetAlarm_IT>
}
 8005302:	b017      	add	sp, #92	; 0x5c
 8005304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005306:	46c0      	nop			; (mov r8, r8)
 8005308:	20000344 	.word	0x20000344

0800530c <Sleep_LightSleep>:
#include "sleep.h"

void Sleep_LightSleep()
{
 800530c:	b570      	push	{r4, r5, r6, lr}
	HAL_PWR_DisablePVD();
 800530e:	f7fd fd29 	bl	8002d64 <HAL_PWR_DisablePVD>
	HAL_PWREx_EnableUltraLowPower();
 8005312:	f7fd fd4b 	bl	8002dac <HAL_PWREx_EnableUltraLowPower>

	// Disable HAL_Tick (it triggers every 1ms, even from sleep)
	HAL_SuspendTick();
 8005316:	f7fd f86b 	bl	80023f0 <HAL_SuspendTick>

	// Disable all unused periph. in sleep mode
	HAL_I2C_DeInit(&hi2c1);
 800531a:	4e0f      	ldr	r6, [pc, #60]	; (8005358 <Sleep_LightSleep+0x4c>)
 800531c:	0030      	movs	r0, r6
 800531e:	f7fd fb85 	bl	8002a2c <HAL_I2C_DeInit>
	HAL_SPI_DeInit(&hspi1);
 8005322:	4d0e      	ldr	r5, [pc, #56]	; (800535c <Sleep_LightSleep+0x50>)
 8005324:	0028      	movs	r0, r5
 8005326:	f7fe fd3b 	bl	8003da0 <HAL_SPI_DeInit>
	HAL_UART_DeInit(&huart2);
 800532a:	4c0d      	ldr	r4, [pc, #52]	; (8005360 <Sleep_LightSleep+0x54>)
 800532c:	0020      	movs	r0, r4
 800532e:	f7fe fd4e 	bl	8003dce <HAL_UART_DeInit>

	// Enter "light sleep" mode and wait for Interrupt to wake up (WFI - Wait For Interrupt)
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 8005332:	2101      	movs	r1, #1
 8005334:	0008      	movs	r0, r1
 8005336:	f7fd fd1d 	bl	8002d74 <HAL_PWR_EnterSTOPMode>

	// Recover from "light sleep" mode

	// First set up all clock once again
	SystemClock_Config();
 800533a:	f7fe ff77 	bl	800422c <SystemClock_Config>

	// Re-activate HAL_Tick
	HAL_ResumeTick();
 800533e:	f7fd f85f 	bl	8002400 <HAL_ResumeTick>

	// Re-Init all prev. disabled periph.
	HAL_I2C_Init(&hi2c1);
 8005342:	0030      	movs	r0, r6
 8005344:	f7fd fb1c 	bl	8002980 <HAL_I2C_Init>
	HAL_SPI_Init(&hspi1);
 8005348:	0028      	movs	r0, r5
 800534a:	f7fe fce9 	bl	8003d20 <HAL_SPI_Init>
	HAL_UART_Init(&huart2);
 800534e:	0020      	movs	r0, r4
 8005350:	f7fe ff3a 	bl	80041c8 <HAL_UART_Init>
}
 8005354:	bd70      	pop	{r4, r5, r6, pc}
 8005356:	46c0      	nop			; (mov r8, r8)
 8005358:	200002f8 	.word	0x200002f8
 800535c:	20000368 	.word	0x20000368
 8005360:	200003c0 	.word	0x200003c0

08005364 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8005364:	480d      	ldr	r0, [pc, #52]	; (800539c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005366:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8005368:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800536a:	e003      	b.n	8005374 <LoopCopyDataInit>

0800536c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800536c:	4b0c      	ldr	r3, [pc, #48]	; (80053a0 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800536e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005370:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005372:	3104      	adds	r1, #4

08005374 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8005374:	480b      	ldr	r0, [pc, #44]	; (80053a4 <LoopForever+0xa>)
  ldr  r3, =_edata
 8005376:	4b0c      	ldr	r3, [pc, #48]	; (80053a8 <LoopForever+0xe>)
  adds  r2, r0, r1
 8005378:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800537a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800537c:	d3f6      	bcc.n	800536c <CopyDataInit>
  ldr  r2, =_sbss
 800537e:	4a0b      	ldr	r2, [pc, #44]	; (80053ac <LoopForever+0x12>)
  b  LoopFillZerobss
 8005380:	e002      	b.n	8005388 <LoopFillZerobss>

08005382 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8005382:	2300      	movs	r3, #0
  str  r3, [r2]
 8005384:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005386:	3204      	adds	r2, #4

08005388 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8005388:	4b09      	ldr	r3, [pc, #36]	; (80053b0 <LoopForever+0x16>)
  cmp  r2, r3
 800538a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800538c:	d3f9      	bcc.n	8005382 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800538e:	f7ff fa59 	bl	8004844 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005392:	f000 f8e7 	bl	8005564 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005396:	f7fe ff91 	bl	80042bc <main>

0800539a <LoopForever>:

LoopForever:
    b LoopForever
 800539a:	e7fe      	b.n	800539a <LoopForever>
  ldr   r0, =_estack
 800539c:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 80053a0:	080076cc 	.word	0x080076cc
  ldr  r0, =_sdata
 80053a4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80053a8:	20000228 	.word	0x20000228
  ldr  r2, =_sbss
 80053ac:	20000228 	.word	0x20000228
  ldr  r3, = _ebss
 80053b0:	20000444 	.word	0x20000444

080053b4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80053b4:	e7fe      	b.n	80053b4 <ADC1_COMP_IRQHandler>
	...

080053b8 <__errno>:
 80053b8:	4b01      	ldr	r3, [pc, #4]	; (80053c0 <__errno+0x8>)
 80053ba:	6818      	ldr	r0, [r3, #0]
 80053bc:	4770      	bx	lr
 80053be:	46c0      	nop			; (mov r8, r8)
 80053c0:	20000010 	.word	0x20000010

080053c4 <gmtime>:
 80053c4:	4b07      	ldr	r3, [pc, #28]	; (80053e4 <gmtime+0x20>)
 80053c6:	b570      	push	{r4, r5, r6, lr}
 80053c8:	681c      	ldr	r4, [r3, #0]
 80053ca:	0005      	movs	r5, r0
 80053cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d103      	bne.n	80053da <gmtime+0x16>
 80053d2:	2024      	movs	r0, #36	; 0x24
 80053d4:	f000 f8ea 	bl	80055ac <malloc>
 80053d8:	63e0      	str	r0, [r4, #60]	; 0x3c
 80053da:	0028      	movs	r0, r5
 80053dc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80053de:	f000 f803 	bl	80053e8 <gmtime_r>
 80053e2:	bd70      	pop	{r4, r5, r6, pc}
 80053e4:	20000010 	.word	0x20000010

080053e8 <gmtime_r>:
 80053e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053ea:	6805      	ldr	r5, [r0, #0]
 80053ec:	b085      	sub	sp, #20
 80053ee:	000c      	movs	r4, r1
 80053f0:	0028      	movs	r0, r5
 80053f2:	4952      	ldr	r1, [pc, #328]	; (800553c <gmtime_r+0x154>)
 80053f4:	f7fa ff2e 	bl	8000254 <__divsi3>
 80053f8:	4950      	ldr	r1, [pc, #320]	; (800553c <gmtime_r+0x154>)
 80053fa:	0006      	movs	r6, r0
 80053fc:	0028      	movs	r0, r5
 80053fe:	f7fb f80f 	bl	8000420 <__aeabi_idivmod>
 8005402:	1e0f      	subs	r7, r1, #0
 8005404:	da00      	bge.n	8005408 <gmtime_r+0x20>
 8005406:	e080      	b.n	800550a <gmtime_r+0x122>
 8005408:	4b4d      	ldr	r3, [pc, #308]	; (8005540 <gmtime_r+0x158>)
 800540a:	21e1      	movs	r1, #225	; 0xe1
 800540c:	0038      	movs	r0, r7
 800540e:	0109      	lsls	r1, r1, #4
 8005410:	18f5      	adds	r5, r6, r3
 8005412:	f7fa ff1f 	bl	8000254 <__divsi3>
 8005416:	21e1      	movs	r1, #225	; 0xe1
 8005418:	60a0      	str	r0, [r4, #8]
 800541a:	0109      	lsls	r1, r1, #4
 800541c:	0038      	movs	r0, r7
 800541e:	f7fa ffff 	bl	8000420 <__aeabi_idivmod>
 8005422:	000e      	movs	r6, r1
 8005424:	213c      	movs	r1, #60	; 0x3c
 8005426:	0030      	movs	r0, r6
 8005428:	f7fa ff14 	bl	8000254 <__divsi3>
 800542c:	213c      	movs	r1, #60	; 0x3c
 800542e:	6060      	str	r0, [r4, #4]
 8005430:	0030      	movs	r0, r6
 8005432:	f7fa fff5 	bl	8000420 <__aeabi_idivmod>
 8005436:	1ce8      	adds	r0, r5, #3
 8005438:	6021      	str	r1, [r4, #0]
 800543a:	2107      	movs	r1, #7
 800543c:	f7fa fff0 	bl	8000420 <__aeabi_idivmod>
 8005440:	0028      	movs	r0, r5
 8005442:	61a1      	str	r1, [r4, #24]
 8005444:	493f      	ldr	r1, [pc, #252]	; (8005544 <gmtime_r+0x15c>)
 8005446:	f7fa ff05 	bl	8000254 <__divsi3>
 800544a:	4e3f      	ldr	r6, [pc, #252]	; (8005548 <gmtime_r+0x160>)
 800544c:	493f      	ldr	r1, [pc, #252]	; (800554c <gmtime_r+0x164>)
 800544e:	4346      	muls	r6, r0
 8005450:	1976      	adds	r6, r6, r5
 8005452:	0007      	movs	r7, r0
 8005454:	0030      	movs	r0, r6
 8005456:	f7fa fe73 	bl	8000140 <__udivsi3>
 800545a:	493d      	ldr	r1, [pc, #244]	; (8005550 <gmtime_r+0x168>)
 800545c:	1985      	adds	r5, r0, r6
 800545e:	0030      	movs	r0, r6
 8005460:	f7fa fe6e 	bl	8000140 <__udivsi3>
 8005464:	493b      	ldr	r1, [pc, #236]	; (8005554 <gmtime_r+0x16c>)
 8005466:	1a2d      	subs	r5, r5, r0
 8005468:	0030      	movs	r0, r6
 800546a:	f7fa fe69 	bl	8000140 <__udivsi3>
 800546e:	216e      	movs	r1, #110	; 0x6e
 8005470:	1a2d      	subs	r5, r5, r0
 8005472:	31ff      	adds	r1, #255	; 0xff
 8005474:	0028      	movs	r0, r5
 8005476:	f7fa fe63 	bl	8000140 <__udivsi3>
 800547a:	4937      	ldr	r1, [pc, #220]	; (8005558 <gmtime_r+0x170>)
 800547c:	9001      	str	r0, [sp, #4]
 800547e:	0028      	movs	r0, r5
 8005480:	f7fa fe5e 	bl	8000140 <__udivsi3>
 8005484:	4932      	ldr	r1, [pc, #200]	; (8005550 <gmtime_r+0x168>)
 8005486:	1986      	adds	r6, r0, r6
 8005488:	0028      	movs	r0, r5
 800548a:	f7fa fe59 	bl	8000140 <__udivsi3>
 800548e:	216e      	movs	r1, #110	; 0x6e
 8005490:	9b01      	ldr	r3, [sp, #4]
 8005492:	31ff      	adds	r1, #255	; 0xff
 8005494:	4359      	muls	r1, r3
 8005496:	1a36      	subs	r6, r6, r0
 8005498:	1a73      	subs	r3, r6, r1
 800549a:	0018      	movs	r0, r3
 800549c:	2605      	movs	r6, #5
 800549e:	4370      	muls	r0, r6
 80054a0:	2199      	movs	r1, #153	; 0x99
 80054a2:	3002      	adds	r0, #2
 80054a4:	9302      	str	r3, [sp, #8]
 80054a6:	f7fa fe4b 	bl	8000140 <__udivsi3>
 80054aa:	0005      	movs	r5, r0
 80054ac:	2099      	movs	r0, #153	; 0x99
 80054ae:	4368      	muls	r0, r5
 80054b0:	9b02      	ldr	r3, [sp, #8]
 80054b2:	3002      	adds	r0, #2
 80054b4:	3301      	adds	r3, #1
 80054b6:	0031      	movs	r1, r6
 80054b8:	9303      	str	r3, [sp, #12]
 80054ba:	f7fa fe41 	bl	8000140 <__udivsi3>
 80054be:	9b03      	ldr	r3, [sp, #12]
 80054c0:	1a1b      	subs	r3, r3, r0
 80054c2:	9303      	str	r3, [sp, #12]
 80054c4:	2302      	movs	r3, #2
 80054c6:	2d09      	cmp	r5, #9
 80054c8:	d900      	bls.n	80054cc <gmtime_r+0xe4>
 80054ca:	3b0c      	subs	r3, #12
 80054cc:	195d      	adds	r5, r3, r5
 80054ce:	23c8      	movs	r3, #200	; 0xc8
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	435f      	muls	r7, r3
 80054d4:	9b01      	ldr	r3, [sp, #4]
 80054d6:	2601      	movs	r6, #1
 80054d8:	18ff      	adds	r7, r7, r3
 80054da:	2300      	movs	r3, #0
 80054dc:	42ae      	cmp	r6, r5
 80054de:	415b      	adcs	r3, r3
 80054e0:	18ff      	adds	r7, r7, r3
 80054e2:	2332      	movs	r3, #50	; 0x32
 80054e4:	9a02      	ldr	r2, [sp, #8]
 80054e6:	33ff      	adds	r3, #255	; 0xff
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d912      	bls.n	8005512 <gmtime_r+0x12a>
 80054ec:	0016      	movs	r6, r2
 80054ee:	3e33      	subs	r6, #51	; 0x33
 80054f0:	3eff      	subs	r6, #255	; 0xff
 80054f2:	4b1a      	ldr	r3, [pc, #104]	; (800555c <gmtime_r+0x174>)
 80054f4:	0020      	movs	r0, r4
 80054f6:	18ff      	adds	r7, r7, r3
 80054f8:	9b03      	ldr	r3, [sp, #12]
 80054fa:	61e6      	str	r6, [r4, #28]
 80054fc:	60e3      	str	r3, [r4, #12]
 80054fe:	2300      	movs	r3, #0
 8005500:	6167      	str	r7, [r4, #20]
 8005502:	6125      	str	r5, [r4, #16]
 8005504:	6223      	str	r3, [r4, #32]
 8005506:	b005      	add	sp, #20
 8005508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800550a:	4b0c      	ldr	r3, [pc, #48]	; (800553c <gmtime_r+0x154>)
 800550c:	18cf      	adds	r7, r1, r3
 800550e:	4b14      	ldr	r3, [pc, #80]	; (8005560 <gmtime_r+0x178>)
 8005510:	e77b      	b.n	800540a <gmtime_r+0x22>
 8005512:	9b01      	ldr	r3, [sp, #4]
 8005514:	079b      	lsls	r3, r3, #30
 8005516:	d105      	bne.n	8005524 <gmtime_r+0x13c>
 8005518:	2164      	movs	r1, #100	; 0x64
 800551a:	9801      	ldr	r0, [sp, #4]
 800551c:	f7fa fe96 	bl	800024c <__aeabi_uidivmod>
 8005520:	2900      	cmp	r1, #0
 8005522:	d106      	bne.n	8005532 <gmtime_r+0x14a>
 8005524:	21c8      	movs	r1, #200	; 0xc8
 8005526:	9801      	ldr	r0, [sp, #4]
 8005528:	0049      	lsls	r1, r1, #1
 800552a:	f7fa fe8f 	bl	800024c <__aeabi_uidivmod>
 800552e:	424e      	negs	r6, r1
 8005530:	414e      	adcs	r6, r1
 8005532:	9802      	ldr	r0, [sp, #8]
 8005534:	303b      	adds	r0, #59	; 0x3b
 8005536:	1986      	adds	r6, r0, r6
 8005538:	e7db      	b.n	80054f2 <gmtime_r+0x10a>
 800553a:	46c0      	nop			; (mov r8, r8)
 800553c:	00015180 	.word	0x00015180
 8005540:	000afa6c 	.word	0x000afa6c
 8005544:	00023ab1 	.word	0x00023ab1
 8005548:	fffdc54f 	.word	0xfffdc54f
 800554c:	00008eac 	.word	0x00008eac
 8005550:	000005b4 	.word	0x000005b4
 8005554:	00023ab0 	.word	0x00023ab0
 8005558:	00008e94 	.word	0x00008e94
 800555c:	fffff894 	.word	0xfffff894
 8005560:	000afa6b 	.word	0x000afa6b

08005564 <__libc_init_array>:
 8005564:	b570      	push	{r4, r5, r6, lr}
 8005566:	2600      	movs	r6, #0
 8005568:	4d0c      	ldr	r5, [pc, #48]	; (800559c <__libc_init_array+0x38>)
 800556a:	4c0d      	ldr	r4, [pc, #52]	; (80055a0 <__libc_init_array+0x3c>)
 800556c:	1b64      	subs	r4, r4, r5
 800556e:	10a4      	asrs	r4, r4, #2
 8005570:	42a6      	cmp	r6, r4
 8005572:	d109      	bne.n	8005588 <__libc_init_array+0x24>
 8005574:	2600      	movs	r6, #0
 8005576:	f001 feaf 	bl	80072d8 <_init>
 800557a:	4d0a      	ldr	r5, [pc, #40]	; (80055a4 <__libc_init_array+0x40>)
 800557c:	4c0a      	ldr	r4, [pc, #40]	; (80055a8 <__libc_init_array+0x44>)
 800557e:	1b64      	subs	r4, r4, r5
 8005580:	10a4      	asrs	r4, r4, #2
 8005582:	42a6      	cmp	r6, r4
 8005584:	d105      	bne.n	8005592 <__libc_init_array+0x2e>
 8005586:	bd70      	pop	{r4, r5, r6, pc}
 8005588:	00b3      	lsls	r3, r6, #2
 800558a:	58eb      	ldr	r3, [r5, r3]
 800558c:	4798      	blx	r3
 800558e:	3601      	adds	r6, #1
 8005590:	e7ee      	b.n	8005570 <__libc_init_array+0xc>
 8005592:	00b3      	lsls	r3, r6, #2
 8005594:	58eb      	ldr	r3, [r5, r3]
 8005596:	4798      	blx	r3
 8005598:	3601      	adds	r6, #1
 800559a:	e7f2      	b.n	8005582 <__libc_init_array+0x1e>
 800559c:	080076c4 	.word	0x080076c4
 80055a0:	080076c4 	.word	0x080076c4
 80055a4:	080076c4 	.word	0x080076c4
 80055a8:	080076c8 	.word	0x080076c8

080055ac <malloc>:
 80055ac:	b510      	push	{r4, lr}
 80055ae:	4b03      	ldr	r3, [pc, #12]	; (80055bc <malloc+0x10>)
 80055b0:	0001      	movs	r1, r0
 80055b2:	6818      	ldr	r0, [r3, #0]
 80055b4:	f000 fab6 	bl	8005b24 <_malloc_r>
 80055b8:	bd10      	pop	{r4, pc}
 80055ba:	46c0      	nop			; (mov r8, r8)
 80055bc:	20000010 	.word	0x20000010

080055c0 <free>:
 80055c0:	b510      	push	{r4, lr}
 80055c2:	4b03      	ldr	r3, [pc, #12]	; (80055d0 <free+0x10>)
 80055c4:	0001      	movs	r1, r0
 80055c6:	6818      	ldr	r0, [r3, #0]
 80055c8:	f000 fa62 	bl	8005a90 <_free_r>
 80055cc:	bd10      	pop	{r4, pc}
 80055ce:	46c0      	nop			; (mov r8, r8)
 80055d0:	20000010 	.word	0x20000010

080055d4 <memset>:
 80055d4:	0003      	movs	r3, r0
 80055d6:	1882      	adds	r2, r0, r2
 80055d8:	4293      	cmp	r3, r2
 80055da:	d100      	bne.n	80055de <memset+0xa>
 80055dc:	4770      	bx	lr
 80055de:	7019      	strb	r1, [r3, #0]
 80055e0:	3301      	adds	r3, #1
 80055e2:	e7f9      	b.n	80055d8 <memset+0x4>

080055e4 <validate_structure>:
 80055e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80055e6:	6801      	ldr	r1, [r0, #0]
 80055e8:	0004      	movs	r4, r0
 80055ea:	293b      	cmp	r1, #59	; 0x3b
 80055ec:	d90b      	bls.n	8005606 <validate_structure+0x22>
 80055ee:	223c      	movs	r2, #60	; 0x3c
 80055f0:	4668      	mov	r0, sp
 80055f2:	f000 fd5f 	bl	80060b4 <div>
 80055f6:	6863      	ldr	r3, [r4, #4]
 80055f8:	9900      	ldr	r1, [sp, #0]
 80055fa:	9a01      	ldr	r2, [sp, #4]
 80055fc:	185b      	adds	r3, r3, r1
 80055fe:	6063      	str	r3, [r4, #4]
 8005600:	2a00      	cmp	r2, #0
 8005602:	db6c      	blt.n	80056de <validate_structure+0xfa>
 8005604:	6022      	str	r2, [r4, #0]
 8005606:	6861      	ldr	r1, [r4, #4]
 8005608:	293b      	cmp	r1, #59	; 0x3b
 800560a:	d90b      	bls.n	8005624 <validate_structure+0x40>
 800560c:	223c      	movs	r2, #60	; 0x3c
 800560e:	4668      	mov	r0, sp
 8005610:	f000 fd50 	bl	80060b4 <div>
 8005614:	68a3      	ldr	r3, [r4, #8]
 8005616:	9900      	ldr	r1, [sp, #0]
 8005618:	9a01      	ldr	r2, [sp, #4]
 800561a:	185b      	adds	r3, r3, r1
 800561c:	60a3      	str	r3, [r4, #8]
 800561e:	2a00      	cmp	r2, #0
 8005620:	db62      	blt.n	80056e8 <validate_structure+0x104>
 8005622:	6062      	str	r2, [r4, #4]
 8005624:	68a1      	ldr	r1, [r4, #8]
 8005626:	2917      	cmp	r1, #23
 8005628:	d90b      	bls.n	8005642 <validate_structure+0x5e>
 800562a:	2218      	movs	r2, #24
 800562c:	4668      	mov	r0, sp
 800562e:	f000 fd41 	bl	80060b4 <div>
 8005632:	68e3      	ldr	r3, [r4, #12]
 8005634:	9900      	ldr	r1, [sp, #0]
 8005636:	9a01      	ldr	r2, [sp, #4]
 8005638:	185b      	adds	r3, r3, r1
 800563a:	60e3      	str	r3, [r4, #12]
 800563c:	2a00      	cmp	r2, #0
 800563e:	db58      	blt.n	80056f2 <validate_structure+0x10e>
 8005640:	60a2      	str	r2, [r4, #8]
 8005642:	6921      	ldr	r1, [r4, #16]
 8005644:	290b      	cmp	r1, #11
 8005646:	d90b      	bls.n	8005660 <validate_structure+0x7c>
 8005648:	220c      	movs	r2, #12
 800564a:	4668      	mov	r0, sp
 800564c:	f000 fd32 	bl	80060b4 <div>
 8005650:	6963      	ldr	r3, [r4, #20]
 8005652:	9900      	ldr	r1, [sp, #0]
 8005654:	9a01      	ldr	r2, [sp, #4]
 8005656:	185b      	adds	r3, r3, r1
 8005658:	6163      	str	r3, [r4, #20]
 800565a:	2a00      	cmp	r2, #0
 800565c:	db4e      	blt.n	80056fc <validate_structure+0x118>
 800565e:	6122      	str	r2, [r4, #16]
 8005660:	6965      	ldr	r5, [r4, #20]
 8005662:	231c      	movs	r3, #28
 8005664:	07aa      	lsls	r2, r5, #30
 8005666:	d10f      	bne.n	8005688 <validate_structure+0xa4>
 8005668:	2164      	movs	r1, #100	; 0x64
 800566a:	0028      	movs	r0, r5
 800566c:	f7fa fed8 	bl	8000420 <__aeabi_idivmod>
 8005670:	231d      	movs	r3, #29
 8005672:	2900      	cmp	r1, #0
 8005674:	d108      	bne.n	8005688 <validate_structure+0xa4>
 8005676:	4b3d      	ldr	r3, [pc, #244]	; (800576c <validate_structure+0x188>)
 8005678:	3191      	adds	r1, #145	; 0x91
 800567a:	18e8      	adds	r0, r5, r3
 800567c:	31ff      	adds	r1, #255	; 0xff
 800567e:	f7fa fecf 	bl	8000420 <__aeabi_idivmod>
 8005682:	424b      	negs	r3, r1
 8005684:	414b      	adcs	r3, r1
 8005686:	331c      	adds	r3, #28
 8005688:	68e2      	ldr	r2, [r4, #12]
 800568a:	2a00      	cmp	r2, #0
 800568c:	dd3b      	ble.n	8005706 <validate_structure+0x122>
 800568e:	2602      	movs	r6, #2
 8005690:	4f37      	ldr	r7, [pc, #220]	; (8005770 <validate_structure+0x18c>)
 8005692:	6921      	ldr	r1, [r4, #16]
 8005694:	68e2      	ldr	r2, [r4, #12]
 8005696:	2901      	cmp	r1, #1
 8005698:	d061      	beq.n	800575e <validate_structure+0x17a>
 800569a:	0088      	lsls	r0, r1, #2
 800569c:	59c0      	ldr	r0, [r0, r7]
 800569e:	4282      	cmp	r2, r0
 80056a0:	dd35      	ble.n	800570e <validate_structure+0x12a>
 80056a2:	1a12      	subs	r2, r2, r0
 80056a4:	3101      	adds	r1, #1
 80056a6:	60e2      	str	r2, [r4, #12]
 80056a8:	6121      	str	r1, [r4, #16]
 80056aa:	290c      	cmp	r1, #12
 80056ac:	d1f1      	bne.n	8005692 <validate_structure+0xae>
 80056ae:	2300      	movs	r3, #0
 80056b0:	6965      	ldr	r5, [r4, #20]
 80056b2:	6123      	str	r3, [r4, #16]
 80056b4:	1c68      	adds	r0, r5, #1
 80056b6:	6160      	str	r0, [r4, #20]
 80056b8:	331c      	adds	r3, #28
 80056ba:	0782      	lsls	r2, r0, #30
 80056bc:	d1e9      	bne.n	8005692 <validate_structure+0xae>
 80056be:	3158      	adds	r1, #88	; 0x58
 80056c0:	f7fa feae 	bl	8000420 <__aeabi_idivmod>
 80056c4:	231d      	movs	r3, #29
 80056c6:	2900      	cmp	r1, #0
 80056c8:	d1e3      	bne.n	8005692 <validate_structure+0xae>
 80056ca:	4b2a      	ldr	r3, [pc, #168]	; (8005774 <validate_structure+0x190>)
 80056cc:	3191      	adds	r1, #145	; 0x91
 80056ce:	18e8      	adds	r0, r5, r3
 80056d0:	31ff      	adds	r1, #255	; 0xff
 80056d2:	f7fa fea5 	bl	8000420 <__aeabi_idivmod>
 80056d6:	424b      	negs	r3, r1
 80056d8:	414b      	adcs	r3, r1
 80056da:	331c      	adds	r3, #28
 80056dc:	e7d9      	b.n	8005692 <validate_structure+0xae>
 80056de:	323c      	adds	r2, #60	; 0x3c
 80056e0:	3b01      	subs	r3, #1
 80056e2:	6022      	str	r2, [r4, #0]
 80056e4:	6063      	str	r3, [r4, #4]
 80056e6:	e78e      	b.n	8005606 <validate_structure+0x22>
 80056e8:	323c      	adds	r2, #60	; 0x3c
 80056ea:	3b01      	subs	r3, #1
 80056ec:	6062      	str	r2, [r4, #4]
 80056ee:	60a3      	str	r3, [r4, #8]
 80056f0:	e798      	b.n	8005624 <validate_structure+0x40>
 80056f2:	3218      	adds	r2, #24
 80056f4:	3b01      	subs	r3, #1
 80056f6:	60a2      	str	r2, [r4, #8]
 80056f8:	60e3      	str	r3, [r4, #12]
 80056fa:	e7a2      	b.n	8005642 <validate_structure+0x5e>
 80056fc:	320c      	adds	r2, #12
 80056fe:	3b01      	subs	r3, #1
 8005700:	6122      	str	r2, [r4, #16]
 8005702:	6163      	str	r3, [r4, #20]
 8005704:	e7ac      	b.n	8005660 <validate_structure+0x7c>
 8005706:	271d      	movs	r7, #29
 8005708:	68e6      	ldr	r6, [r4, #12]
 800570a:	2e00      	cmp	r6, #0
 800570c:	dd00      	ble.n	8005710 <validate_structure+0x12c>
 800570e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005710:	6922      	ldr	r2, [r4, #16]
 8005712:	3a01      	subs	r2, #1
 8005714:	6122      	str	r2, [r4, #16]
 8005716:	3201      	adds	r2, #1
 8005718:	d117      	bne.n	800574a <validate_structure+0x166>
 800571a:	230b      	movs	r3, #11
 800571c:	2203      	movs	r2, #3
 800571e:	6965      	ldr	r5, [r4, #20]
 8005720:	6123      	str	r3, [r4, #16]
 8005722:	1e68      	subs	r0, r5, #1
 8005724:	6160      	str	r0, [r4, #20]
 8005726:	3311      	adds	r3, #17
 8005728:	4210      	tst	r0, r2
 800572a:	d10e      	bne.n	800574a <validate_structure+0x166>
 800572c:	2164      	movs	r1, #100	; 0x64
 800572e:	f7fa fe77 	bl	8000420 <__aeabi_idivmod>
 8005732:	003b      	movs	r3, r7
 8005734:	2900      	cmp	r1, #0
 8005736:	d108      	bne.n	800574a <validate_structure+0x166>
 8005738:	4b0f      	ldr	r3, [pc, #60]	; (8005778 <validate_structure+0x194>)
 800573a:	3191      	adds	r1, #145	; 0x91
 800573c:	18e8      	adds	r0, r5, r3
 800573e:	31ff      	adds	r1, #255	; 0xff
 8005740:	f7fa fe6e 	bl	8000420 <__aeabi_idivmod>
 8005744:	424b      	negs	r3, r1
 8005746:	414b      	adcs	r3, r1
 8005748:	331c      	adds	r3, #28
 800574a:	6921      	ldr	r1, [r4, #16]
 800574c:	001a      	movs	r2, r3
 800574e:	2901      	cmp	r1, #1
 8005750:	d002      	beq.n	8005758 <validate_structure+0x174>
 8005752:	4a07      	ldr	r2, [pc, #28]	; (8005770 <validate_structure+0x18c>)
 8005754:	0089      	lsls	r1, r1, #2
 8005756:	588a      	ldr	r2, [r1, r2]
 8005758:	1996      	adds	r6, r2, r6
 800575a:	60e6      	str	r6, [r4, #12]
 800575c:	e7d4      	b.n	8005708 <validate_structure+0x124>
 800575e:	4293      	cmp	r3, r2
 8005760:	dad5      	bge.n	800570e <validate_structure+0x12a>
 8005762:	1ad2      	subs	r2, r2, r3
 8005764:	60e2      	str	r2, [r4, #12]
 8005766:	6126      	str	r6, [r4, #16]
 8005768:	e793      	b.n	8005692 <validate_structure+0xae>
 800576a:	46c0      	nop			; (mov r8, r8)
 800576c:	0000076c 	.word	0x0000076c
 8005770:	08007404 	.word	0x08007404
 8005774:	0000076d 	.word	0x0000076d
 8005778:	0000076b 	.word	0x0000076b

0800577c <mktime>:
 800577c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800577e:	b087      	sub	sp, #28
 8005780:	0004      	movs	r4, r0
 8005782:	f000 fcf5 	bl	8006170 <__gettzinfo>
 8005786:	9004      	str	r0, [sp, #16]
 8005788:	0020      	movs	r0, r4
 800578a:	f7ff ff2b 	bl	80055e4 <validate_structure>
 800578e:	233c      	movs	r3, #60	; 0x3c
 8005790:	6862      	ldr	r2, [r4, #4]
 8005792:	68a1      	ldr	r1, [r4, #8]
 8005794:	4353      	muls	r3, r2
 8005796:	6822      	ldr	r2, [r4, #0]
 8005798:	6965      	ldr	r5, [r4, #20]
 800579a:	189b      	adds	r3, r3, r2
 800579c:	22e1      	movs	r2, #225	; 0xe1
 800579e:	0112      	lsls	r2, r2, #4
 80057a0:	434a      	muls	r2, r1
 80057a2:	189b      	adds	r3, r3, r2
 80057a4:	68e2      	ldr	r2, [r4, #12]
 80057a6:	9303      	str	r3, [sp, #12]
 80057a8:	6923      	ldr	r3, [r4, #16]
 80057aa:	1e50      	subs	r0, r2, #1
 80057ac:	4ab1      	ldr	r2, [pc, #708]	; (8005a74 <mktime+0x2f8>)
 80057ae:	0099      	lsls	r1, r3, #2
 80057b0:	588a      	ldr	r2, [r1, r2]
 80057b2:	1882      	adds	r2, r0, r2
 80057b4:	9201      	str	r2, [sp, #4]
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	dd12      	ble.n	80057e0 <mktime+0x64>
 80057ba:	07ab      	lsls	r3, r5, #30
 80057bc:	d110      	bne.n	80057e0 <mktime+0x64>
 80057be:	2164      	movs	r1, #100	; 0x64
 80057c0:	0028      	movs	r0, r5
 80057c2:	f7fa fe2d 	bl	8000420 <__aeabi_idivmod>
 80057c6:	2900      	cmp	r1, #0
 80057c8:	d107      	bne.n	80057da <mktime+0x5e>
 80057ca:	4bab      	ldr	r3, [pc, #684]	; (8005a78 <mktime+0x2fc>)
 80057cc:	3191      	adds	r1, #145	; 0x91
 80057ce:	31ff      	adds	r1, #255	; 0xff
 80057d0:	18e8      	adds	r0, r5, r3
 80057d2:	f7fa fe25 	bl	8000420 <__aeabi_idivmod>
 80057d6:	2900      	cmp	r1, #0
 80057d8:	d102      	bne.n	80057e0 <mktime+0x64>
 80057da:	9b01      	ldr	r3, [sp, #4]
 80057dc:	3301      	adds	r3, #1
 80057de:	9301      	str	r3, [sp, #4]
 80057e0:	9b01      	ldr	r3, [sp, #4]
 80057e2:	4aa6      	ldr	r2, [pc, #664]	; (8005a7c <mktime+0x300>)
 80057e4:	61e3      	str	r3, [r4, #28]
 80057e6:	4ba6      	ldr	r3, [pc, #664]	; (8005a80 <mktime+0x304>)
 80057e8:	18eb      	adds	r3, r5, r3
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d900      	bls.n	80057f0 <mktime+0x74>
 80057ee:	e0f8      	b.n	80059e2 <mktime+0x266>
 80057f0:	2346      	movs	r3, #70	; 0x46
 80057f2:	9302      	str	r3, [sp, #8]
 80057f4:	2d46      	cmp	r5, #70	; 0x46
 80057f6:	dc00      	bgt.n	80057fa <mktime+0x7e>
 80057f8:	e072      	b.n	80058e0 <mktime+0x164>
 80057fa:	27b7      	movs	r7, #183	; 0xb7
 80057fc:	26c8      	movs	r6, #200	; 0xc8
 80057fe:	007f      	lsls	r7, r7, #1
 8005800:	0076      	lsls	r6, r6, #1
 8005802:	2203      	movs	r2, #3
 8005804:	9b02      	ldr	r3, [sp, #8]
 8005806:	4213      	tst	r3, r2
 8005808:	d168      	bne.n	80058dc <mktime+0x160>
 800580a:	0018      	movs	r0, r3
 800580c:	2164      	movs	r1, #100	; 0x64
 800580e:	f7fa fe07 	bl	8000420 <__aeabi_idivmod>
 8005812:	003b      	movs	r3, r7
 8005814:	2900      	cmp	r1, #0
 8005816:	d109      	bne.n	800582c <mktime+0xb0>
 8005818:	9b02      	ldr	r3, [sp, #8]
 800581a:	4a97      	ldr	r2, [pc, #604]	; (8005a78 <mktime+0x2fc>)
 800581c:	0031      	movs	r1, r6
 800581e:	1898      	adds	r0, r3, r2
 8005820:	f7fa fdfe 	bl	8000420 <__aeabi_idivmod>
 8005824:	424b      	negs	r3, r1
 8005826:	414b      	adcs	r3, r1
 8005828:	336e      	adds	r3, #110	; 0x6e
 800582a:	33ff      	adds	r3, #255	; 0xff
 800582c:	9a01      	ldr	r2, [sp, #4]
 800582e:	18d3      	adds	r3, r2, r3
 8005830:	9301      	str	r3, [sp, #4]
 8005832:	9b02      	ldr	r3, [sp, #8]
 8005834:	3301      	adds	r3, #1
 8005836:	9302      	str	r3, [sp, #8]
 8005838:	429d      	cmp	r5, r3
 800583a:	d1e2      	bne.n	8005802 <mktime+0x86>
 800583c:	9a01      	ldr	r2, [sp, #4]
 800583e:	4b91      	ldr	r3, [pc, #580]	; (8005a84 <mktime+0x308>)
 8005840:	4353      	muls	r3, r2
 8005842:	9a03      	ldr	r2, [sp, #12]
 8005844:	189b      	adds	r3, r3, r2
 8005846:	9303      	str	r3, [sp, #12]
 8005848:	f000 faac 	bl	8005da4 <__tz_lock>
 800584c:	f000 faac 	bl	8005da8 <_tzset_unlocked>
 8005850:	4b8d      	ldr	r3, [pc, #564]	; (8005a88 <mktime+0x30c>)
 8005852:	681d      	ldr	r5, [r3, #0]
 8005854:	2d00      	cmp	r5, #0
 8005856:	d100      	bne.n	800585a <mktime+0xde>
 8005858:	e107      	b.n	8005a6a <mktime+0x2ee>
 800585a:	6963      	ldr	r3, [r4, #20]
 800585c:	4a86      	ldr	r2, [pc, #536]	; (8005a78 <mktime+0x2fc>)
 800585e:	6a26      	ldr	r6, [r4, #32]
 8005860:	1898      	adds	r0, r3, r2
 8005862:	2e00      	cmp	r6, #0
 8005864:	dd00      	ble.n	8005868 <mktime+0xec>
 8005866:	2601      	movs	r6, #1
 8005868:	9b04      	ldr	r3, [sp, #16]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	9305      	str	r3, [sp, #20]
 800586e:	4298      	cmp	r0, r3
 8005870:	d000      	beq.n	8005874 <mktime+0xf8>
 8005872:	e073      	b.n	800595c <mktime+0x1e0>
 8005874:	9b04      	ldr	r3, [sp, #16]
 8005876:	9d03      	ldr	r5, [sp, #12]
 8005878:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800587a:	69db      	ldr	r3, [r3, #28]
 800587c:	9305      	str	r3, [sp, #20]
 800587e:	1a1a      	subs	r2, r3, r0
 8005880:	9b04      	ldr	r3, [sp, #16]
 8005882:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	1acf      	subs	r7, r1, r3
 8005888:	42bd      	cmp	r5, r7
 800588a:	db00      	blt.n	800588e <mktime+0x112>
 800588c:	e06d      	b.n	800596a <mktime+0x1ee>
 800588e:	9904      	ldr	r1, [sp, #16]
 8005890:	6809      	ldr	r1, [r1, #0]
 8005892:	2900      	cmp	r1, #0
 8005894:	d100      	bne.n	8005898 <mktime+0x11c>
 8005896:	e06d      	b.n	8005974 <mktime+0x1f8>
 8005898:	9903      	ldr	r1, [sp, #12]
 800589a:	4291      	cmp	r1, r2
 800589c:	da00      	bge.n	80058a0 <mktime+0x124>
 800589e:	e0e1      	b.n	8005a64 <mktime+0x2e8>
 80058a0:	2501      	movs	r5, #1
 80058a2:	42b9      	cmp	r1, r7
 80058a4:	db00      	blt.n	80058a8 <mktime+0x12c>
 80058a6:	2500      	movs	r5, #0
 80058a8:	2e00      	cmp	r6, #0
 80058aa:	db00      	blt.n	80058ae <mktime+0x132>
 80058ac:	e0a0      	b.n	80059f0 <mktime+0x274>
 80058ae:	2d01      	cmp	r5, #1
 80058b0:	d000      	beq.n	80058b4 <mktime+0x138>
 80058b2:	e0da      	b.n	8005a6a <mktime+0x2ee>
 80058b4:	2501      	movs	r5, #1
 80058b6:	9b04      	ldr	r3, [sp, #16]
 80058b8:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 80058ba:	9b03      	ldr	r3, [sp, #12]
 80058bc:	199e      	adds	r6, r3, r6
 80058be:	f000 fa72 	bl	8005da6 <__tz_unlock>
 80058c2:	9801      	ldr	r0, [sp, #4]
 80058c4:	6225      	str	r5, [r4, #32]
 80058c6:	3004      	adds	r0, #4
 80058c8:	2107      	movs	r1, #7
 80058ca:	f7fa fda9 	bl	8000420 <__aeabi_idivmod>
 80058ce:	2900      	cmp	r1, #0
 80058d0:	da00      	bge.n	80058d4 <mktime+0x158>
 80058d2:	e084      	b.n	80059de <mktime+0x262>
 80058d4:	61a1      	str	r1, [r4, #24]
 80058d6:	0030      	movs	r0, r6
 80058d8:	b007      	add	sp, #28
 80058da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058dc:	236e      	movs	r3, #110	; 0x6e
 80058de:	e7a4      	b.n	800582a <mktime+0xae>
 80058e0:	429d      	cmp	r5, r3
 80058e2:	d0ab      	beq.n	800583c <mktime+0xc0>
 80058e4:	2645      	movs	r6, #69	; 0x45
 80058e6:	2703      	movs	r7, #3
 80058e8:	42ae      	cmp	r6, r5
 80058ea:	dc17      	bgt.n	800591c <mktime+0x1a0>
 80058ec:	423d      	tst	r5, r7
 80058ee:	d130      	bne.n	8005952 <mktime+0x1d6>
 80058f0:	2164      	movs	r1, #100	; 0x64
 80058f2:	0028      	movs	r0, r5
 80058f4:	f7fa fd94 	bl	8000420 <__aeabi_idivmod>
 80058f8:	2900      	cmp	r1, #0
 80058fa:	d12c      	bne.n	8005956 <mktime+0x1da>
 80058fc:	4b5e      	ldr	r3, [pc, #376]	; (8005a78 <mktime+0x2fc>)
 80058fe:	3191      	adds	r1, #145	; 0x91
 8005900:	18e8      	adds	r0, r5, r3
 8005902:	31ff      	adds	r1, #255	; 0xff
 8005904:	f7fa fd8c 	bl	8000420 <__aeabi_idivmod>
 8005908:	000b      	movs	r3, r1
 800590a:	4259      	negs	r1, r3
 800590c:	4159      	adcs	r1, r3
 800590e:	316e      	adds	r1, #110	; 0x6e
 8005910:	31ff      	adds	r1, #255	; 0xff
 8005912:	9b01      	ldr	r3, [sp, #4]
 8005914:	9502      	str	r5, [sp, #8]
 8005916:	1a5b      	subs	r3, r3, r1
 8005918:	9301      	str	r3, [sp, #4]
 800591a:	e78f      	b.n	800583c <mktime+0xc0>
 800591c:	423e      	tst	r6, r7
 800591e:	d116      	bne.n	800594e <mktime+0x1d2>
 8005920:	2164      	movs	r1, #100	; 0x64
 8005922:	0030      	movs	r0, r6
 8005924:	f7fa fd7c 	bl	8000420 <__aeabi_idivmod>
 8005928:	23b7      	movs	r3, #183	; 0xb7
 800592a:	005b      	lsls	r3, r3, #1
 800592c:	2900      	cmp	r1, #0
 800592e:	d109      	bne.n	8005944 <mktime+0x1c8>
 8005930:	4b51      	ldr	r3, [pc, #324]	; (8005a78 <mktime+0x2fc>)
 8005932:	3191      	adds	r1, #145	; 0x91
 8005934:	18f0      	adds	r0, r6, r3
 8005936:	31ff      	adds	r1, #255	; 0xff
 8005938:	f7fa fd72 	bl	8000420 <__aeabi_idivmod>
 800593c:	424b      	negs	r3, r1
 800593e:	414b      	adcs	r3, r1
 8005940:	336e      	adds	r3, #110	; 0x6e
 8005942:	33ff      	adds	r3, #255	; 0xff
 8005944:	9a01      	ldr	r2, [sp, #4]
 8005946:	3e01      	subs	r6, #1
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	9301      	str	r3, [sp, #4]
 800594c:	e7cc      	b.n	80058e8 <mktime+0x16c>
 800594e:	236e      	movs	r3, #110	; 0x6e
 8005950:	e7f7      	b.n	8005942 <mktime+0x1c6>
 8005952:	216e      	movs	r1, #110	; 0x6e
 8005954:	e7dc      	b.n	8005910 <mktime+0x194>
 8005956:	21b7      	movs	r1, #183	; 0xb7
 8005958:	0049      	lsls	r1, r1, #1
 800595a:	e7da      	b.n	8005912 <mktime+0x196>
 800595c:	f000 f974 	bl	8005c48 <__tzcalc_limits>
 8005960:	2800      	cmp	r0, #0
 8005962:	d000      	beq.n	8005966 <mktime+0x1ea>
 8005964:	e786      	b.n	8005874 <mktime+0xf8>
 8005966:	0035      	movs	r5, r6
 8005968:	e7a1      	b.n	80058ae <mktime+0x132>
 800596a:	9d03      	ldr	r5, [sp, #12]
 800596c:	1a09      	subs	r1, r1, r0
 800596e:	428d      	cmp	r5, r1
 8005970:	dbf9      	blt.n	8005966 <mktime+0x1ea>
 8005972:	e78c      	b.n	800588e <mktime+0x112>
 8005974:	9d03      	ldr	r5, [sp, #12]
 8005976:	4295      	cmp	r5, r2
 8005978:	da36      	bge.n	80059e8 <mktime+0x26c>
 800597a:	9a03      	ldr	r2, [sp, #12]
 800597c:	2501      	movs	r5, #1
 800597e:	42ba      	cmp	r2, r7
 8005980:	da00      	bge.n	8005984 <mktime+0x208>
 8005982:	e791      	b.n	80058a8 <mktime+0x12c>
 8005984:	000d      	movs	r5, r1
 8005986:	e78f      	b.n	80058a8 <mktime+0x12c>
 8005988:	2701      	movs	r7, #1
 800598a:	427f      	negs	r7, r7
 800598c:	e04b      	b.n	8005a26 <mktime+0x2aa>
 800598e:	21b6      	movs	r1, #182	; 0xb6
 8005990:	0049      	lsls	r1, r1, #1
 8005992:	61e1      	str	r1, [r4, #28]
 8005994:	e78b      	b.n	80058ae <mktime+0x132>
 8005996:	216e      	movs	r1, #110	; 0x6e
 8005998:	e062      	b.n	8005a60 <mktime+0x2e4>
 800599a:	9a02      	ldr	r2, [sp, #8]
 800599c:	421a      	tst	r2, r3
 800599e:	d117      	bne.n	80059d0 <mktime+0x254>
 80059a0:	2164      	movs	r1, #100	; 0x64
 80059a2:	0010      	movs	r0, r2
 80059a4:	f7fa fd3c 	bl	8000420 <__aeabi_idivmod>
 80059a8:	2900      	cmp	r1, #0
 80059aa:	d113      	bne.n	80059d4 <mktime+0x258>
 80059ac:	4a32      	ldr	r2, [pc, #200]	; (8005a78 <mktime+0x2fc>)
 80059ae:	9b02      	ldr	r3, [sp, #8]
 80059b0:	4694      	mov	ip, r2
 80059b2:	3191      	adds	r1, #145	; 0x91
 80059b4:	4463      	add	r3, ip
 80059b6:	0018      	movs	r0, r3
 80059b8:	31ff      	adds	r1, #255	; 0xff
 80059ba:	f7fa fd31 	bl	8000420 <__aeabi_idivmod>
 80059be:	000b      	movs	r3, r1
 80059c0:	4259      	negs	r1, r3
 80059c2:	4159      	adcs	r1, r3
 80059c4:	316e      	adds	r1, #110	; 0x6e
 80059c6:	31ff      	adds	r1, #255	; 0xff
 80059c8:	42b9      	cmp	r1, r7
 80059ca:	dd06      	ble.n	80059da <mktime+0x25e>
 80059cc:	61e7      	str	r7, [r4, #28]
 80059ce:	e76e      	b.n	80058ae <mktime+0x132>
 80059d0:	216e      	movs	r1, #110	; 0x6e
 80059d2:	e7f8      	b.n	80059c6 <mktime+0x24a>
 80059d4:	21b7      	movs	r1, #183	; 0xb7
 80059d6:	0049      	lsls	r1, r1, #1
 80059d8:	e7f6      	b.n	80059c8 <mktime+0x24c>
 80059da:	1a7f      	subs	r7, r7, r1
 80059dc:	e7f6      	b.n	80059cc <mktime+0x250>
 80059de:	3107      	adds	r1, #7
 80059e0:	e778      	b.n	80058d4 <mktime+0x158>
 80059e2:	2601      	movs	r6, #1
 80059e4:	4276      	negs	r6, r6
 80059e6:	e776      	b.n	80058d6 <mktime+0x15a>
 80059e8:	2501      	movs	r5, #1
 80059ea:	2e00      	cmp	r6, #0
 80059ec:	da00      	bge.n	80059f0 <mktime+0x274>
 80059ee:	e761      	b.n	80058b4 <mktime+0x138>
 80059f0:	406e      	eors	r6, r5
 80059f2:	2e01      	cmp	r6, #1
 80059f4:	d000      	beq.n	80059f8 <mktime+0x27c>
 80059f6:	e75a      	b.n	80058ae <mktime+0x132>
 80059f8:	1a1b      	subs	r3, r3, r0
 80059fa:	2d00      	cmp	r5, #0
 80059fc:	d100      	bne.n	8005a00 <mktime+0x284>
 80059fe:	425b      	negs	r3, r3
 8005a00:	6822      	ldr	r2, [r4, #0]
 8005a02:	0020      	movs	r0, r4
 8005a04:	18d2      	adds	r2, r2, r3
 8005a06:	6022      	str	r2, [r4, #0]
 8005a08:	9a03      	ldr	r2, [sp, #12]
 8005a0a:	68e7      	ldr	r7, [r4, #12]
 8005a0c:	18d3      	adds	r3, r2, r3
 8005a0e:	9303      	str	r3, [sp, #12]
 8005a10:	f7ff fde8 	bl	80055e4 <validate_structure>
 8005a14:	68e3      	ldr	r3, [r4, #12]
 8005a16:	1bdf      	subs	r7, r3, r7
 8005a18:	d100      	bne.n	8005a1c <mktime+0x2a0>
 8005a1a:	e748      	b.n	80058ae <mktime+0x132>
 8005a1c:	2f01      	cmp	r7, #1
 8005a1e:	dcb3      	bgt.n	8005988 <mktime+0x20c>
 8005a20:	1c7b      	adds	r3, r7, #1
 8005a22:	da00      	bge.n	8005a26 <mktime+0x2aa>
 8005a24:	0037      	movs	r7, r6
 8005a26:	9b01      	ldr	r3, [sp, #4]
 8005a28:	69e2      	ldr	r2, [r4, #28]
 8005a2a:	19db      	adds	r3, r3, r7
 8005a2c:	9301      	str	r3, [sp, #4]
 8005a2e:	2303      	movs	r3, #3
 8005a30:	18bf      	adds	r7, r7, r2
 8005a32:	d5b2      	bpl.n	800599a <mktime+0x21e>
 8005a34:	9a02      	ldr	r2, [sp, #8]
 8005a36:	1e50      	subs	r0, r2, #1
 8005a38:	4218      	tst	r0, r3
 8005a3a:	d1a8      	bne.n	800598e <mktime+0x212>
 8005a3c:	2164      	movs	r1, #100	; 0x64
 8005a3e:	f7fa fcef 	bl	8000420 <__aeabi_idivmod>
 8005a42:	2900      	cmp	r1, #0
 8005a44:	d1a7      	bne.n	8005996 <mktime+0x21a>
 8005a46:	4a11      	ldr	r2, [pc, #68]	; (8005a8c <mktime+0x310>)
 8005a48:	9b02      	ldr	r3, [sp, #8]
 8005a4a:	4694      	mov	ip, r2
 8005a4c:	3191      	adds	r1, #145	; 0x91
 8005a4e:	4463      	add	r3, ip
 8005a50:	0018      	movs	r0, r3
 8005a52:	31ff      	adds	r1, #255	; 0xff
 8005a54:	f7fa fce4 	bl	8000420 <__aeabi_idivmod>
 8005a58:	000b      	movs	r3, r1
 8005a5a:	4259      	negs	r1, r3
 8005a5c:	4159      	adcs	r1, r3
 8005a5e:	316d      	adds	r1, #109	; 0x6d
 8005a60:	31ff      	adds	r1, #255	; 0xff
 8005a62:	e796      	b.n	8005992 <mktime+0x216>
 8005a64:	2500      	movs	r5, #0
 8005a66:	2e00      	cmp	r6, #0
 8005a68:	dac2      	bge.n	80059f0 <mktime+0x274>
 8005a6a:	9b04      	ldr	r3, [sp, #16]
 8005a6c:	6a1e      	ldr	r6, [r3, #32]
 8005a6e:	9b03      	ldr	r3, [sp, #12]
 8005a70:	199e      	adds	r6, r3, r6
 8005a72:	e724      	b.n	80058be <mktime+0x142>
 8005a74:	08007434 	.word	0x08007434
 8005a78:	0000076c 	.word	0x0000076c
 8005a7c:	00004e20 	.word	0x00004e20
 8005a80:	00002710 	.word	0x00002710
 8005a84:	00015180 	.word	0x00015180
 8005a88:	200002ec 	.word	0x200002ec
 8005a8c:	0000076b 	.word	0x0000076b

08005a90 <_free_r>:
 8005a90:	b570      	push	{r4, r5, r6, lr}
 8005a92:	0005      	movs	r5, r0
 8005a94:	2900      	cmp	r1, #0
 8005a96:	d010      	beq.n	8005aba <_free_r+0x2a>
 8005a98:	1f0c      	subs	r4, r1, #4
 8005a9a:	6823      	ldr	r3, [r4, #0]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	da00      	bge.n	8005aa2 <_free_r+0x12>
 8005aa0:	18e4      	adds	r4, r4, r3
 8005aa2:	0028      	movs	r0, r5
 8005aa4:	f000 fb68 	bl	8006178 <__malloc_lock>
 8005aa8:	4a1d      	ldr	r2, [pc, #116]	; (8005b20 <_free_r+0x90>)
 8005aaa:	6813      	ldr	r3, [r2, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d105      	bne.n	8005abc <_free_r+0x2c>
 8005ab0:	6063      	str	r3, [r4, #4]
 8005ab2:	6014      	str	r4, [r2, #0]
 8005ab4:	0028      	movs	r0, r5
 8005ab6:	f000 fb60 	bl	800617a <__malloc_unlock>
 8005aba:	bd70      	pop	{r4, r5, r6, pc}
 8005abc:	42a3      	cmp	r3, r4
 8005abe:	d909      	bls.n	8005ad4 <_free_r+0x44>
 8005ac0:	6821      	ldr	r1, [r4, #0]
 8005ac2:	1860      	adds	r0, r4, r1
 8005ac4:	4283      	cmp	r3, r0
 8005ac6:	d1f3      	bne.n	8005ab0 <_free_r+0x20>
 8005ac8:	6818      	ldr	r0, [r3, #0]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	1841      	adds	r1, r0, r1
 8005ace:	6021      	str	r1, [r4, #0]
 8005ad0:	e7ee      	b.n	8005ab0 <_free_r+0x20>
 8005ad2:	0013      	movs	r3, r2
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	2a00      	cmp	r2, #0
 8005ad8:	d001      	beq.n	8005ade <_free_r+0x4e>
 8005ada:	42a2      	cmp	r2, r4
 8005adc:	d9f9      	bls.n	8005ad2 <_free_r+0x42>
 8005ade:	6819      	ldr	r1, [r3, #0]
 8005ae0:	1858      	adds	r0, r3, r1
 8005ae2:	42a0      	cmp	r0, r4
 8005ae4:	d10b      	bne.n	8005afe <_free_r+0x6e>
 8005ae6:	6820      	ldr	r0, [r4, #0]
 8005ae8:	1809      	adds	r1, r1, r0
 8005aea:	1858      	adds	r0, r3, r1
 8005aec:	6019      	str	r1, [r3, #0]
 8005aee:	4282      	cmp	r2, r0
 8005af0:	d1e0      	bne.n	8005ab4 <_free_r+0x24>
 8005af2:	6810      	ldr	r0, [r2, #0]
 8005af4:	6852      	ldr	r2, [r2, #4]
 8005af6:	1841      	adds	r1, r0, r1
 8005af8:	6019      	str	r1, [r3, #0]
 8005afa:	605a      	str	r2, [r3, #4]
 8005afc:	e7da      	b.n	8005ab4 <_free_r+0x24>
 8005afe:	42a0      	cmp	r0, r4
 8005b00:	d902      	bls.n	8005b08 <_free_r+0x78>
 8005b02:	230c      	movs	r3, #12
 8005b04:	602b      	str	r3, [r5, #0]
 8005b06:	e7d5      	b.n	8005ab4 <_free_r+0x24>
 8005b08:	6821      	ldr	r1, [r4, #0]
 8005b0a:	1860      	adds	r0, r4, r1
 8005b0c:	4282      	cmp	r2, r0
 8005b0e:	d103      	bne.n	8005b18 <_free_r+0x88>
 8005b10:	6810      	ldr	r0, [r2, #0]
 8005b12:	6852      	ldr	r2, [r2, #4]
 8005b14:	1841      	adds	r1, r0, r1
 8005b16:	6021      	str	r1, [r4, #0]
 8005b18:	6062      	str	r2, [r4, #4]
 8005b1a:	605c      	str	r4, [r3, #4]
 8005b1c:	e7ca      	b.n	8005ab4 <_free_r+0x24>
 8005b1e:	46c0      	nop			; (mov r8, r8)
 8005b20:	200002c8 	.word	0x200002c8

08005b24 <_malloc_r>:
 8005b24:	2303      	movs	r3, #3
 8005b26:	b570      	push	{r4, r5, r6, lr}
 8005b28:	1ccd      	adds	r5, r1, #3
 8005b2a:	439d      	bics	r5, r3
 8005b2c:	3508      	adds	r5, #8
 8005b2e:	0006      	movs	r6, r0
 8005b30:	2d0c      	cmp	r5, #12
 8005b32:	d21e      	bcs.n	8005b72 <_malloc_r+0x4e>
 8005b34:	250c      	movs	r5, #12
 8005b36:	42a9      	cmp	r1, r5
 8005b38:	d81d      	bhi.n	8005b76 <_malloc_r+0x52>
 8005b3a:	0030      	movs	r0, r6
 8005b3c:	f000 fb1c 	bl	8006178 <__malloc_lock>
 8005b40:	4a25      	ldr	r2, [pc, #148]	; (8005bd8 <_malloc_r+0xb4>)
 8005b42:	6814      	ldr	r4, [r2, #0]
 8005b44:	0021      	movs	r1, r4
 8005b46:	2900      	cmp	r1, #0
 8005b48:	d119      	bne.n	8005b7e <_malloc_r+0x5a>
 8005b4a:	4c24      	ldr	r4, [pc, #144]	; (8005bdc <_malloc_r+0xb8>)
 8005b4c:	6823      	ldr	r3, [r4, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d103      	bne.n	8005b5a <_malloc_r+0x36>
 8005b52:	0030      	movs	r0, r6
 8005b54:	f000 f844 	bl	8005be0 <_sbrk_r>
 8005b58:	6020      	str	r0, [r4, #0]
 8005b5a:	0029      	movs	r1, r5
 8005b5c:	0030      	movs	r0, r6
 8005b5e:	f000 f83f 	bl	8005be0 <_sbrk_r>
 8005b62:	1c43      	adds	r3, r0, #1
 8005b64:	d12c      	bne.n	8005bc0 <_malloc_r+0x9c>
 8005b66:	230c      	movs	r3, #12
 8005b68:	0030      	movs	r0, r6
 8005b6a:	6033      	str	r3, [r6, #0]
 8005b6c:	f000 fb05 	bl	800617a <__malloc_unlock>
 8005b70:	e003      	b.n	8005b7a <_malloc_r+0x56>
 8005b72:	2d00      	cmp	r5, #0
 8005b74:	dadf      	bge.n	8005b36 <_malloc_r+0x12>
 8005b76:	230c      	movs	r3, #12
 8005b78:	6033      	str	r3, [r6, #0]
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	bd70      	pop	{r4, r5, r6, pc}
 8005b7e:	680b      	ldr	r3, [r1, #0]
 8005b80:	1b5b      	subs	r3, r3, r5
 8005b82:	d41a      	bmi.n	8005bba <_malloc_r+0x96>
 8005b84:	2b0b      	cmp	r3, #11
 8005b86:	d903      	bls.n	8005b90 <_malloc_r+0x6c>
 8005b88:	600b      	str	r3, [r1, #0]
 8005b8a:	18cc      	adds	r4, r1, r3
 8005b8c:	6025      	str	r5, [r4, #0]
 8005b8e:	e003      	b.n	8005b98 <_malloc_r+0x74>
 8005b90:	428c      	cmp	r4, r1
 8005b92:	d10e      	bne.n	8005bb2 <_malloc_r+0x8e>
 8005b94:	6863      	ldr	r3, [r4, #4]
 8005b96:	6013      	str	r3, [r2, #0]
 8005b98:	0030      	movs	r0, r6
 8005b9a:	f000 faee 	bl	800617a <__malloc_unlock>
 8005b9e:	0020      	movs	r0, r4
 8005ba0:	2207      	movs	r2, #7
 8005ba2:	300b      	adds	r0, #11
 8005ba4:	1d23      	adds	r3, r4, #4
 8005ba6:	4390      	bics	r0, r2
 8005ba8:	1ac3      	subs	r3, r0, r3
 8005baa:	d0e7      	beq.n	8005b7c <_malloc_r+0x58>
 8005bac:	425a      	negs	r2, r3
 8005bae:	50e2      	str	r2, [r4, r3]
 8005bb0:	e7e4      	b.n	8005b7c <_malloc_r+0x58>
 8005bb2:	684b      	ldr	r3, [r1, #4]
 8005bb4:	6063      	str	r3, [r4, #4]
 8005bb6:	000c      	movs	r4, r1
 8005bb8:	e7ee      	b.n	8005b98 <_malloc_r+0x74>
 8005bba:	000c      	movs	r4, r1
 8005bbc:	6849      	ldr	r1, [r1, #4]
 8005bbe:	e7c2      	b.n	8005b46 <_malloc_r+0x22>
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	1cc4      	adds	r4, r0, #3
 8005bc4:	439c      	bics	r4, r3
 8005bc6:	42a0      	cmp	r0, r4
 8005bc8:	d0e0      	beq.n	8005b8c <_malloc_r+0x68>
 8005bca:	1a21      	subs	r1, r4, r0
 8005bcc:	0030      	movs	r0, r6
 8005bce:	f000 f807 	bl	8005be0 <_sbrk_r>
 8005bd2:	1c43      	adds	r3, r0, #1
 8005bd4:	d1da      	bne.n	8005b8c <_malloc_r+0x68>
 8005bd6:	e7c6      	b.n	8005b66 <_malloc_r+0x42>
 8005bd8:	200002c8 	.word	0x200002c8
 8005bdc:	200002cc 	.word	0x200002cc

08005be0 <_sbrk_r>:
 8005be0:	2300      	movs	r3, #0
 8005be2:	b570      	push	{r4, r5, r6, lr}
 8005be4:	4c06      	ldr	r4, [pc, #24]	; (8005c00 <_sbrk_r+0x20>)
 8005be6:	0005      	movs	r5, r0
 8005be8:	0008      	movs	r0, r1
 8005bea:	6023      	str	r3, [r4, #0]
 8005bec:	f7fe fe10 	bl	8004810 <_sbrk>
 8005bf0:	1c43      	adds	r3, r0, #1
 8005bf2:	d103      	bne.n	8005bfc <_sbrk_r+0x1c>
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d000      	beq.n	8005bfc <_sbrk_r+0x1c>
 8005bfa:	602b      	str	r3, [r5, #0]
 8005bfc:	bd70      	pop	{r4, r5, r6, pc}
 8005bfe:	46c0      	nop			; (mov r8, r8)
 8005c00:	20000440 	.word	0x20000440

08005c04 <siprintf>:
 8005c04:	b40e      	push	{r1, r2, r3}
 8005c06:	b510      	push	{r4, lr}
 8005c08:	b09d      	sub	sp, #116	; 0x74
 8005c0a:	a902      	add	r1, sp, #8
 8005c0c:	9002      	str	r0, [sp, #8]
 8005c0e:	6108      	str	r0, [r1, #16]
 8005c10:	480b      	ldr	r0, [pc, #44]	; (8005c40 <siprintf+0x3c>)
 8005c12:	2482      	movs	r4, #130	; 0x82
 8005c14:	6088      	str	r0, [r1, #8]
 8005c16:	6148      	str	r0, [r1, #20]
 8005c18:	2001      	movs	r0, #1
 8005c1a:	4240      	negs	r0, r0
 8005c1c:	ab1f      	add	r3, sp, #124	; 0x7c
 8005c1e:	81c8      	strh	r0, [r1, #14]
 8005c20:	4808      	ldr	r0, [pc, #32]	; (8005c44 <siprintf+0x40>)
 8005c22:	cb04      	ldmia	r3!, {r2}
 8005c24:	00a4      	lsls	r4, r4, #2
 8005c26:	6800      	ldr	r0, [r0, #0]
 8005c28:	9301      	str	r3, [sp, #4]
 8005c2a:	818c      	strh	r4, [r1, #12]
 8005c2c:	f000 fb08 	bl	8006240 <_svfiprintf_r>
 8005c30:	2300      	movs	r3, #0
 8005c32:	9a02      	ldr	r2, [sp, #8]
 8005c34:	7013      	strb	r3, [r2, #0]
 8005c36:	b01d      	add	sp, #116	; 0x74
 8005c38:	bc10      	pop	{r4}
 8005c3a:	bc08      	pop	{r3}
 8005c3c:	b003      	add	sp, #12
 8005c3e:	4718      	bx	r3
 8005c40:	7fffffff 	.word	0x7fffffff
 8005c44:	20000010 	.word	0x20000010

08005c48 <__tzcalc_limits>:
 8005c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c4a:	b089      	sub	sp, #36	; 0x24
 8005c4c:	0004      	movs	r4, r0
 8005c4e:	f000 fa8f 	bl	8006170 <__gettzinfo>
 8005c52:	4b4c      	ldr	r3, [pc, #304]	; (8005d84 <__tzcalc_limits+0x13c>)
 8005c54:	0007      	movs	r7, r0
 8005c56:	2000      	movs	r0, #0
 8005c58:	429c      	cmp	r4, r3
 8005c5a:	dd58      	ble.n	8005d0e <__tzcalc_limits+0xc6>
 8005c5c:	256e      	movs	r5, #110	; 0x6e
 8005c5e:	2164      	movs	r1, #100	; 0x64
 8005c60:	4b49      	ldr	r3, [pc, #292]	; (8005d88 <__tzcalc_limits+0x140>)
 8005c62:	35ff      	adds	r5, #255	; 0xff
 8005c64:	18e0      	adds	r0, r4, r3
 8005c66:	4345      	muls	r5, r0
 8005c68:	4b48      	ldr	r3, [pc, #288]	; (8005d8c <__tzcalc_limits+0x144>)
 8005c6a:	607c      	str	r4, [r7, #4]
 8005c6c:	18e0      	adds	r0, r4, r3
 8005c6e:	4b48      	ldr	r3, [pc, #288]	; (8005d90 <__tzcalc_limits+0x148>)
 8005c70:	1080      	asrs	r0, r0, #2
 8005c72:	182d      	adds	r5, r5, r0
 8005c74:	4249      	negs	r1, r1
 8005c76:	18e0      	adds	r0, r4, r3
 8005c78:	f7fa faec 	bl	8000254 <__divsi3>
 8005c7c:	21c8      	movs	r1, #200	; 0xc8
 8005c7e:	4b45      	ldr	r3, [pc, #276]	; (8005d94 <__tzcalc_limits+0x14c>)
 8005c80:	182d      	adds	r5, r5, r0
 8005c82:	0049      	lsls	r1, r1, #1
 8005c84:	18e0      	adds	r0, r4, r3
 8005c86:	f7fa fae5 	bl	8000254 <__divsi3>
 8005c8a:	2164      	movs	r1, #100	; 0x64
 8005c8c:	182b      	adds	r3, r5, r0
 8005c8e:	0020      	movs	r0, r4
 8005c90:	9301      	str	r3, [sp, #4]
 8005c92:	f7fa fbc5 	bl	8000420 <__aeabi_idivmod>
 8005c96:	9102      	str	r1, [sp, #8]
 8005c98:	21c8      	movs	r1, #200	; 0xc8
 8005c9a:	0020      	movs	r0, r4
 8005c9c:	0049      	lsls	r1, r1, #1
 8005c9e:	f7fa fbbf 	bl	8000420 <__aeabi_idivmod>
 8005ca2:	000a      	movs	r2, r1
 8005ca4:	4253      	negs	r3, r2
 8005ca6:	415a      	adcs	r2, r3
 8005ca8:	003b      	movs	r3, r7
 8005caa:	3340      	adds	r3, #64	; 0x40
 8005cac:	9307      	str	r3, [sp, #28]
 8005cae:	2303      	movs	r3, #3
 8005cb0:	003d      	movs	r5, r7
 8005cb2:	401c      	ands	r4, r3
 8005cb4:	9103      	str	r1, [sp, #12]
 8005cb6:	9205      	str	r2, [sp, #20]
 8005cb8:	3508      	adds	r5, #8
 8005cba:	9406      	str	r4, [sp, #24]
 8005cbc:	782b      	ldrb	r3, [r5, #0]
 8005cbe:	2b4a      	cmp	r3, #74	; 0x4a
 8005cc0:	d127      	bne.n	8005d12 <__tzcalc_limits+0xca>
 8005cc2:	9a01      	ldr	r2, [sp, #4]
 8005cc4:	68eb      	ldr	r3, [r5, #12]
 8005cc6:	18d1      	adds	r1, r2, r3
 8005cc8:	9a06      	ldr	r2, [sp, #24]
 8005cca:	2a00      	cmp	r2, #0
 8005ccc:	d102      	bne.n	8005cd4 <__tzcalc_limits+0x8c>
 8005cce:	9a02      	ldr	r2, [sp, #8]
 8005cd0:	2a00      	cmp	r2, #0
 8005cd2:	d103      	bne.n	8005cdc <__tzcalc_limits+0x94>
 8005cd4:	2400      	movs	r4, #0
 8005cd6:	9a03      	ldr	r2, [sp, #12]
 8005cd8:	42a2      	cmp	r2, r4
 8005cda:	d103      	bne.n	8005ce4 <__tzcalc_limits+0x9c>
 8005cdc:	2401      	movs	r4, #1
 8005cde:	2b3b      	cmp	r3, #59	; 0x3b
 8005ce0:	dc00      	bgt.n	8005ce4 <__tzcalc_limits+0x9c>
 8005ce2:	2400      	movs	r4, #0
 8005ce4:	1864      	adds	r4, r4, r1
 8005ce6:	3c01      	subs	r4, #1
 8005ce8:	492b      	ldr	r1, [pc, #172]	; (8005d98 <__tzcalc_limits+0x150>)
 8005cea:	692b      	ldr	r3, [r5, #16]
 8005cec:	434c      	muls	r4, r1
 8005cee:	18e4      	adds	r4, r4, r3
 8005cf0:	69ab      	ldr	r3, [r5, #24]
 8005cf2:	18e4      	adds	r4, r4, r3
 8005cf4:	9b07      	ldr	r3, [sp, #28]
 8005cf6:	616c      	str	r4, [r5, #20]
 8005cf8:	351c      	adds	r5, #28
 8005cfa:	42ab      	cmp	r3, r5
 8005cfc:	d1de      	bne.n	8005cbc <__tzcalc_limits+0x74>
 8005cfe:	69fa      	ldr	r2, [r7, #28]
 8005d00:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005d02:	2301      	movs	r3, #1
 8005d04:	428a      	cmp	r2, r1
 8005d06:	db00      	blt.n	8005d0a <__tzcalc_limits+0xc2>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	2001      	movs	r0, #1
 8005d0c:	603b      	str	r3, [r7, #0]
 8005d0e:	b009      	add	sp, #36	; 0x24
 8005d10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d12:	2b44      	cmp	r3, #68	; 0x44
 8005d14:	d103      	bne.n	8005d1e <__tzcalc_limits+0xd6>
 8005d16:	9b01      	ldr	r3, [sp, #4]
 8005d18:	68ea      	ldr	r2, [r5, #12]
 8005d1a:	189c      	adds	r4, r3, r2
 8005d1c:	e7e4      	b.n	8005ce8 <__tzcalc_limits+0xa0>
 8005d1e:	9a06      	ldr	r2, [sp, #24]
 8005d20:	9b05      	ldr	r3, [sp, #20]
 8005d22:	2a00      	cmp	r2, #0
 8005d24:	d103      	bne.n	8005d2e <__tzcalc_limits+0xe6>
 8005d26:	9a02      	ldr	r2, [sp, #8]
 8005d28:	2a00      	cmp	r2, #0
 8005d2a:	d000      	beq.n	8005d2e <__tzcalc_limits+0xe6>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	2230      	movs	r2, #48	; 0x30
 8005d30:	4353      	muls	r3, r2
 8005d32:	4a1a      	ldr	r2, [pc, #104]	; (8005d9c <__tzcalc_limits+0x154>)
 8005d34:	686e      	ldr	r6, [r5, #4]
 8005d36:	189b      	adds	r3, r3, r2
 8005d38:	9304      	str	r3, [sp, #16]
 8005d3a:	001a      	movs	r2, r3
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	9c01      	ldr	r4, [sp, #4]
 8005d40:	42b3      	cmp	r3, r6
 8005d42:	db18      	blt.n	8005d76 <__tzcalc_limits+0x12e>
 8005d44:	2e00      	cmp	r6, #0
 8005d46:	dc00      	bgt.n	8005d4a <__tzcalc_limits+0x102>
 8005d48:	2601      	movs	r6, #1
 8005d4a:	1d20      	adds	r0, r4, #4
 8005d4c:	2107      	movs	r1, #7
 8005d4e:	f7fa fb67 	bl	8000420 <__aeabi_idivmod>
 8005d52:	68eb      	ldr	r3, [r5, #12]
 8005d54:	1a5b      	subs	r3, r3, r1
 8005d56:	d500      	bpl.n	8005d5a <__tzcalc_limits+0x112>
 8005d58:	3307      	adds	r3, #7
 8005d5a:	2107      	movs	r1, #7
 8005d5c:	68aa      	ldr	r2, [r5, #8]
 8005d5e:	3a01      	subs	r2, #1
 8005d60:	4351      	muls	r1, r2
 8005d62:	18c9      	adds	r1, r1, r3
 8005d64:	4b0e      	ldr	r3, [pc, #56]	; (8005da0 <__tzcalc_limits+0x158>)
 8005d66:	18f6      	adds	r6, r6, r3
 8005d68:	9b04      	ldr	r3, [sp, #16]
 8005d6a:	00b6      	lsls	r6, r6, #2
 8005d6c:	58f3      	ldr	r3, [r6, r3]
 8005d6e:	4299      	cmp	r1, r3
 8005d70:	da05      	bge.n	8005d7e <__tzcalc_limits+0x136>
 8005d72:	1864      	adds	r4, r4, r1
 8005d74:	e7b8      	b.n	8005ce8 <__tzcalc_limits+0xa0>
 8005d76:	ca02      	ldmia	r2!, {r1}
 8005d78:	3301      	adds	r3, #1
 8005d7a:	1864      	adds	r4, r4, r1
 8005d7c:	e7e0      	b.n	8005d40 <__tzcalc_limits+0xf8>
 8005d7e:	3907      	subs	r1, #7
 8005d80:	e7f5      	b.n	8005d6e <__tzcalc_limits+0x126>
 8005d82:	46c0      	nop			; (mov r8, r8)
 8005d84:	000007b1 	.word	0x000007b1
 8005d88:	fffff84e 	.word	0xfffff84e
 8005d8c:	fffff84f 	.word	0xfffff84f
 8005d90:	fffff893 	.word	0xfffff893
 8005d94:	fffff9bf 	.word	0xfffff9bf
 8005d98:	00015180 	.word	0x00015180
 8005d9c:	080074a0 	.word	0x080074a0
 8005da0:	3fffffff 	.word	0x3fffffff

08005da4 <__tz_lock>:
 8005da4:	4770      	bx	lr

08005da6 <__tz_unlock>:
 8005da6:	4770      	bx	lr

08005da8 <_tzset_unlocked>:
 8005da8:	b510      	push	{r4, lr}
 8005daa:	4b02      	ldr	r3, [pc, #8]	; (8005db4 <_tzset_unlocked+0xc>)
 8005dac:	6818      	ldr	r0, [r3, #0]
 8005dae:	f000 f803 	bl	8005db8 <_tzset_unlocked_r>
 8005db2:	bd10      	pop	{r4, pc}
 8005db4:	20000010 	.word	0x20000010

08005db8 <_tzset_unlocked_r>:
 8005db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dba:	b08d      	sub	sp, #52	; 0x34
 8005dbc:	0007      	movs	r7, r0
 8005dbe:	f000 f9d7 	bl	8006170 <__gettzinfo>
 8005dc2:	49af      	ldr	r1, [pc, #700]	; (8006080 <_tzset_unlocked_r+0x2c8>)
 8005dc4:	0006      	movs	r6, r0
 8005dc6:	0038      	movs	r0, r7
 8005dc8:	f000 f9cc 	bl	8006164 <_getenv_r>
 8005dcc:	4dad      	ldr	r5, [pc, #692]	; (8006084 <_tzset_unlocked_r+0x2cc>)
 8005dce:	1e04      	subs	r4, r0, #0
 8005dd0:	d10d      	bne.n	8005dee <_tzset_unlocked_r+0x36>
 8005dd2:	4bad      	ldr	r3, [pc, #692]	; (8006088 <_tzset_unlocked_r+0x2d0>)
 8005dd4:	4aad      	ldr	r2, [pc, #692]	; (800608c <_tzset_unlocked_r+0x2d4>)
 8005dd6:	6018      	str	r0, [r3, #0]
 8005dd8:	4bad      	ldr	r3, [pc, #692]	; (8006090 <_tzset_unlocked_r+0x2d8>)
 8005dda:	6018      	str	r0, [r3, #0]
 8005ddc:	4bad      	ldr	r3, [pc, #692]	; (8006094 <_tzset_unlocked_r+0x2dc>)
 8005dde:	6828      	ldr	r0, [r5, #0]
 8005de0:	601a      	str	r2, [r3, #0]
 8005de2:	605a      	str	r2, [r3, #4]
 8005de4:	f7ff fbec 	bl	80055c0 <free>
 8005de8:	602c      	str	r4, [r5, #0]
 8005dea:	b00d      	add	sp, #52	; 0x34
 8005dec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dee:	6829      	ldr	r1, [r5, #0]
 8005df0:	2900      	cmp	r1, #0
 8005df2:	d15a      	bne.n	8005eaa <_tzset_unlocked_r+0xf2>
 8005df4:	6828      	ldr	r0, [r5, #0]
 8005df6:	f7ff fbe3 	bl	80055c0 <free>
 8005dfa:	0020      	movs	r0, r4
 8005dfc:	f7fa f984 	bl	8000108 <strlen>
 8005e00:	1c41      	adds	r1, r0, #1
 8005e02:	0038      	movs	r0, r7
 8005e04:	f7ff fe8e 	bl	8005b24 <_malloc_r>
 8005e08:	6028      	str	r0, [r5, #0]
 8005e0a:	2800      	cmp	r0, #0
 8005e0c:	d152      	bne.n	8005eb4 <_tzset_unlocked_r+0xfc>
 8005e0e:	7823      	ldrb	r3, [r4, #0]
 8005e10:	3b3a      	subs	r3, #58	; 0x3a
 8005e12:	4259      	negs	r1, r3
 8005e14:	4159      	adcs	r1, r3
 8005e16:	1864      	adds	r4, r4, r1
 8005e18:	ab0a      	add	r3, sp, #40	; 0x28
 8005e1a:	4a9f      	ldr	r2, [pc, #636]	; (8006098 <_tzset_unlocked_r+0x2e0>)
 8005e1c:	499f      	ldr	r1, [pc, #636]	; (800609c <_tzset_unlocked_r+0x2e4>)
 8005e1e:	0020      	movs	r0, r4
 8005e20:	f000 fc9a 	bl	8006758 <siscanf>
 8005e24:	2800      	cmp	r0, #0
 8005e26:	dde0      	ble.n	8005dea <_tzset_unlocked_r+0x32>
 8005e28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e2a:	18e4      	adds	r4, r4, r3
 8005e2c:	7823      	ldrb	r3, [r4, #0]
 8005e2e:	2b2d      	cmp	r3, #45	; 0x2d
 8005e30:	d144      	bne.n	8005ebc <_tzset_unlocked_r+0x104>
 8005e32:	3b2e      	subs	r3, #46	; 0x2e
 8005e34:	3401      	adds	r4, #1
 8005e36:	9304      	str	r3, [sp, #16]
 8005e38:	2716      	movs	r7, #22
 8005e3a:	ab02      	add	r3, sp, #8
 8005e3c:	18ff      	adds	r7, r7, r3
 8005e3e:	2300      	movs	r3, #0
 8005e40:	803b      	strh	r3, [r7, #0]
 8005e42:	2300      	movs	r3, #0
 8005e44:	ad08      	add	r5, sp, #32
 8005e46:	802b      	strh	r3, [r5, #0]
 8005e48:	ab0a      	add	r3, sp, #40	; 0x28
 8005e4a:	9303      	str	r3, [sp, #12]
 8005e4c:	9502      	str	r5, [sp, #8]
 8005e4e:	9301      	str	r3, [sp, #4]
 8005e50:	9700      	str	r7, [sp, #0]
 8005e52:	aa07      	add	r2, sp, #28
 8005e54:	4992      	ldr	r1, [pc, #584]	; (80060a0 <_tzset_unlocked_r+0x2e8>)
 8005e56:	0020      	movs	r0, r4
 8005e58:	f000 fc7e 	bl	8006758 <siscanf>
 8005e5c:	2800      	cmp	r0, #0
 8005e5e:	ddc4      	ble.n	8005dea <_tzset_unlocked_r+0x32>
 8005e60:	233c      	movs	r3, #60	; 0x3c
 8005e62:	883a      	ldrh	r2, [r7, #0]
 8005e64:	4f8f      	ldr	r7, [pc, #572]	; (80060a4 <_tzset_unlocked_r+0x2ec>)
 8005e66:	4353      	muls	r3, r2
 8005e68:	882a      	ldrh	r2, [r5, #0]
 8005e6a:	4d8a      	ldr	r5, [pc, #552]	; (8006094 <_tzset_unlocked_r+0x2dc>)
 8005e6c:	189b      	adds	r3, r3, r2
 8005e6e:	aa02      	add	r2, sp, #8
 8005e70:	8a91      	ldrh	r1, [r2, #20]
 8005e72:	22e1      	movs	r2, #225	; 0xe1
 8005e74:	0112      	lsls	r2, r2, #4
 8005e76:	434a      	muls	r2, r1
 8005e78:	189b      	adds	r3, r3, r2
 8005e7a:	9a04      	ldr	r2, [sp, #16]
 8005e7c:	4987      	ldr	r1, [pc, #540]	; (800609c <_tzset_unlocked_r+0x2e4>)
 8005e7e:	435a      	muls	r2, r3
 8005e80:	4b85      	ldr	r3, [pc, #532]	; (8006098 <_tzset_unlocked_r+0x2e0>)
 8005e82:	6232      	str	r2, [r6, #32]
 8005e84:	602b      	str	r3, [r5, #0]
 8005e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e88:	003a      	movs	r2, r7
 8005e8a:	18e4      	adds	r4, r4, r3
 8005e8c:	0020      	movs	r0, r4
 8005e8e:	ab0a      	add	r3, sp, #40	; 0x28
 8005e90:	f000 fc62 	bl	8006758 <siscanf>
 8005e94:	2800      	cmp	r0, #0
 8005e96:	dc18      	bgt.n	8005eca <_tzset_unlocked_r+0x112>
 8005e98:	682b      	ldr	r3, [r5, #0]
 8005e9a:	6a32      	ldr	r2, [r6, #32]
 8005e9c:	606b      	str	r3, [r5, #4]
 8005e9e:	4b7a      	ldr	r3, [pc, #488]	; (8006088 <_tzset_unlocked_r+0x2d0>)
 8005ea0:	601a      	str	r2, [r3, #0]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	4b7a      	ldr	r3, [pc, #488]	; (8006090 <_tzset_unlocked_r+0x2d8>)
 8005ea6:	601a      	str	r2, [r3, #0]
 8005ea8:	e79f      	b.n	8005dea <_tzset_unlocked_r+0x32>
 8005eaa:	f7fa f934 	bl	8000116 <strcmp>
 8005eae:	2800      	cmp	r0, #0
 8005eb0:	d09b      	beq.n	8005dea <_tzset_unlocked_r+0x32>
 8005eb2:	e79f      	b.n	8005df4 <_tzset_unlocked_r+0x3c>
 8005eb4:	0021      	movs	r1, r4
 8005eb6:	f000 fc79 	bl	80067ac <strcpy>
 8005eba:	e7a8      	b.n	8005e0e <_tzset_unlocked_r+0x56>
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	3b2b      	subs	r3, #43	; 0x2b
 8005ec0:	9204      	str	r2, [sp, #16]
 8005ec2:	4259      	negs	r1, r3
 8005ec4:	4159      	adcs	r1, r3
 8005ec6:	1864      	adds	r4, r4, r1
 8005ec8:	e7b6      	b.n	8005e38 <_tzset_unlocked_r+0x80>
 8005eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ecc:	606f      	str	r7, [r5, #4]
 8005ece:	18e4      	adds	r4, r4, r3
 8005ed0:	7823      	ldrb	r3, [r4, #0]
 8005ed2:	2b2d      	cmp	r3, #45	; 0x2d
 8005ed4:	d000      	beq.n	8005ed8 <_tzset_unlocked_r+0x120>
 8005ed6:	e08f      	b.n	8005ff8 <_tzset_unlocked_r+0x240>
 8005ed8:	3b2e      	subs	r3, #46	; 0x2e
 8005eda:	3401      	adds	r4, #1
 8005edc:	9304      	str	r3, [sp, #16]
 8005ede:	2716      	movs	r7, #22
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	aa02      	add	r2, sp, #8
 8005ee4:	18bf      	adds	r7, r7, r2
 8005ee6:	ad07      	add	r5, sp, #28
 8005ee8:	8313      	strh	r3, [r2, #24]
 8005eea:	802b      	strh	r3, [r5, #0]
 8005eec:	803b      	strh	r3, [r7, #0]
 8005eee:	aa08      	add	r2, sp, #32
 8005ef0:	930a      	str	r3, [sp, #40]	; 0x28
 8005ef2:	ab0a      	add	r3, sp, #40	; 0x28
 8005ef4:	9202      	str	r2, [sp, #8]
 8005ef6:	9303      	str	r3, [sp, #12]
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	9700      	str	r7, [sp, #0]
 8005efc:	002a      	movs	r2, r5
 8005efe:	4968      	ldr	r1, [pc, #416]	; (80060a0 <_tzset_unlocked_r+0x2e8>)
 8005f00:	0020      	movs	r0, r4
 8005f02:	f000 fc29 	bl	8006758 <siscanf>
 8005f06:	2800      	cmp	r0, #0
 8005f08:	dd00      	ble.n	8005f0c <_tzset_unlocked_r+0x154>
 8005f0a:	e07c      	b.n	8006006 <_tzset_unlocked_r+0x24e>
 8005f0c:	6a33      	ldr	r3, [r6, #32]
 8005f0e:	4a66      	ldr	r2, [pc, #408]	; (80060a8 <_tzset_unlocked_r+0x2f0>)
 8005f10:	189b      	adds	r3, r3, r2
 8005f12:	63f3      	str	r3, [r6, #60]	; 0x3c
 8005f14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f16:	0037      	movs	r7, r6
 8005f18:	18e4      	adds	r4, r4, r3
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	3708      	adds	r7, #8
 8005f1e:	9304      	str	r3, [sp, #16]
 8005f20:	7823      	ldrb	r3, [r4, #0]
 8005f22:	3b2c      	subs	r3, #44	; 0x2c
 8005f24:	4259      	negs	r1, r3
 8005f26:	4159      	adcs	r1, r3
 8005f28:	1864      	adds	r4, r4, r1
 8005f2a:	7825      	ldrb	r5, [r4, #0]
 8005f2c:	2d4d      	cmp	r5, #77	; 0x4d
 8005f2e:	d000      	beq.n	8005f32 <_tzset_unlocked_r+0x17a>
 8005f30:	e078      	b.n	8006024 <_tzset_unlocked_r+0x26c>
 8005f32:	221e      	movs	r2, #30
 8005f34:	a902      	add	r1, sp, #8
 8005f36:	1852      	adds	r2, r2, r1
 8005f38:	9202      	str	r2, [sp, #8]
 8005f3a:	aa09      	add	r2, sp, #36	; 0x24
 8005f3c:	9200      	str	r2, [sp, #0]
 8005f3e:	221a      	movs	r2, #26
 8005f40:	ab0a      	add	r3, sp, #40	; 0x28
 8005f42:	1852      	adds	r2, r2, r1
 8005f44:	9303      	str	r3, [sp, #12]
 8005f46:	9301      	str	r3, [sp, #4]
 8005f48:	4958      	ldr	r1, [pc, #352]	; (80060ac <_tzset_unlocked_r+0x2f4>)
 8005f4a:	0020      	movs	r0, r4
 8005f4c:	f000 fc04 	bl	8006758 <siscanf>
 8005f50:	2803      	cmp	r0, #3
 8005f52:	d000      	beq.n	8005f56 <_tzset_unlocked_r+0x19e>
 8005f54:	e749      	b.n	8005dea <_tzset_unlocked_r+0x32>
 8005f56:	ab02      	add	r3, sp, #8
 8005f58:	8b59      	ldrh	r1, [r3, #26]
 8005f5a:	1e4b      	subs	r3, r1, #1
 8005f5c:	2b0b      	cmp	r3, #11
 8005f5e:	d900      	bls.n	8005f62 <_tzset_unlocked_r+0x1aa>
 8005f60:	e743      	b.n	8005dea <_tzset_unlocked_r+0x32>
 8005f62:	ab02      	add	r3, sp, #8
 8005f64:	8b9a      	ldrh	r2, [r3, #28]
 8005f66:	1e53      	subs	r3, r2, #1
 8005f68:	2b04      	cmp	r3, #4
 8005f6a:	d900      	bls.n	8005f6e <_tzset_unlocked_r+0x1b6>
 8005f6c:	e73d      	b.n	8005dea <_tzset_unlocked_r+0x32>
 8005f6e:	ab02      	add	r3, sp, #8
 8005f70:	8bdb      	ldrh	r3, [r3, #30]
 8005f72:	2b06      	cmp	r3, #6
 8005f74:	d900      	bls.n	8005f78 <_tzset_unlocked_r+0x1c0>
 8005f76:	e738      	b.n	8005dea <_tzset_unlocked_r+0x32>
 8005f78:	703d      	strb	r5, [r7, #0]
 8005f7a:	6079      	str	r1, [r7, #4]
 8005f7c:	60ba      	str	r2, [r7, #8]
 8005f7e:	60fb      	str	r3, [r7, #12]
 8005f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f82:	18e5      	adds	r5, r4, r3
 8005f84:	2302      	movs	r3, #2
 8005f86:	aa07      	add	r2, sp, #28
 8005f88:	8013      	strh	r3, [r2, #0]
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	a902      	add	r1, sp, #8
 8005f8e:	ac08      	add	r4, sp, #32
 8005f90:	82cb      	strh	r3, [r1, #22]
 8005f92:	8023      	strh	r3, [r4, #0]
 8005f94:	930a      	str	r3, [sp, #40]	; 0x28
 8005f96:	782b      	ldrb	r3, [r5, #0]
 8005f98:	2b2f      	cmp	r3, #47	; 0x2f
 8005f9a:	d10b      	bne.n	8005fb4 <_tzset_unlocked_r+0x1fc>
 8005f9c:	2116      	movs	r1, #22
 8005f9e:	a802      	add	r0, sp, #8
 8005fa0:	1809      	adds	r1, r1, r0
 8005fa2:	ab0a      	add	r3, sp, #40	; 0x28
 8005fa4:	9100      	str	r1, [sp, #0]
 8005fa6:	9303      	str	r3, [sp, #12]
 8005fa8:	9402      	str	r4, [sp, #8]
 8005faa:	9301      	str	r3, [sp, #4]
 8005fac:	4940      	ldr	r1, [pc, #256]	; (80060b0 <_tzset_unlocked_r+0x2f8>)
 8005fae:	0028      	movs	r0, r5
 8005fb0:	f000 fbd2 	bl	8006758 <siscanf>
 8005fb4:	ab02      	add	r3, sp, #8
 8005fb6:	8ada      	ldrh	r2, [r3, #22]
 8005fb8:	233c      	movs	r3, #60	; 0x3c
 8005fba:	4353      	muls	r3, r2
 8005fbc:	8822      	ldrh	r2, [r4, #0]
 8005fbe:	189b      	adds	r3, r3, r2
 8005fc0:	aa07      	add	r2, sp, #28
 8005fc2:	8811      	ldrh	r1, [r2, #0]
 8005fc4:	22e1      	movs	r2, #225	; 0xe1
 8005fc6:	0112      	lsls	r2, r2, #4
 8005fc8:	434a      	muls	r2, r1
 8005fca:	189b      	adds	r3, r3, r2
 8005fcc:	613b      	str	r3, [r7, #16]
 8005fce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fd0:	371c      	adds	r7, #28
 8005fd2:	18ec      	adds	r4, r5, r3
 8005fd4:	9b04      	ldr	r3, [sp, #16]
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	9304      	str	r3, [sp, #16]
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	d1a0      	bne.n	8005f20 <_tzset_unlocked_r+0x168>
 8005fde:	6870      	ldr	r0, [r6, #4]
 8005fe0:	f7ff fe32 	bl	8005c48 <__tzcalc_limits>
 8005fe4:	6a32      	ldr	r2, [r6, #32]
 8005fe6:	4b28      	ldr	r3, [pc, #160]	; (8006088 <_tzset_unlocked_r+0x2d0>)
 8005fe8:	601a      	str	r2, [r3, #0]
 8005fea:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8005fec:	1a9b      	subs	r3, r3, r2
 8005fee:	1e5a      	subs	r2, r3, #1
 8005ff0:	4193      	sbcs	r3, r2
 8005ff2:	4a27      	ldr	r2, [pc, #156]	; (8006090 <_tzset_unlocked_r+0x2d8>)
 8005ff4:	6013      	str	r3, [r2, #0]
 8005ff6:	e6f8      	b.n	8005dea <_tzset_unlocked_r+0x32>
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	3b2b      	subs	r3, #43	; 0x2b
 8005ffc:	9204      	str	r2, [sp, #16]
 8005ffe:	4259      	negs	r1, r3
 8006000:	4159      	adcs	r1, r3
 8006002:	1864      	adds	r4, r4, r1
 8006004:	e76b      	b.n	8005ede <_tzset_unlocked_r+0x126>
 8006006:	233c      	movs	r3, #60	; 0x3c
 8006008:	883a      	ldrh	r2, [r7, #0]
 800600a:	8829      	ldrh	r1, [r5, #0]
 800600c:	4353      	muls	r3, r2
 800600e:	aa02      	add	r2, sp, #8
 8006010:	8b12      	ldrh	r2, [r2, #24]
 8006012:	189b      	adds	r3, r3, r2
 8006014:	22e1      	movs	r2, #225	; 0xe1
 8006016:	0112      	lsls	r2, r2, #4
 8006018:	434a      	muls	r2, r1
 800601a:	189b      	adds	r3, r3, r2
 800601c:	9a04      	ldr	r2, [sp, #16]
 800601e:	435a      	muls	r2, r3
 8006020:	0013      	movs	r3, r2
 8006022:	e776      	b.n	8005f12 <_tzset_unlocked_r+0x15a>
 8006024:	2344      	movs	r3, #68	; 0x44
 8006026:	9305      	str	r3, [sp, #20]
 8006028:	2d4a      	cmp	r5, #74	; 0x4a
 800602a:	d101      	bne.n	8006030 <_tzset_unlocked_r+0x278>
 800602c:	3401      	adds	r4, #1
 800602e:	9505      	str	r5, [sp, #20]
 8006030:	220a      	movs	r2, #10
 8006032:	a90b      	add	r1, sp, #44	; 0x2c
 8006034:	0020      	movs	r0, r4
 8006036:	f000 fc69 	bl	800690c <strtoul>
 800603a:	231e      	movs	r3, #30
 800603c:	aa02      	add	r2, sp, #8
 800603e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006040:	189b      	adds	r3, r3, r2
 8006042:	8018      	strh	r0, [r3, #0]
 8006044:	42ac      	cmp	r4, r5
 8006046:	d115      	bne.n	8006074 <_tzset_unlocked_r+0x2bc>
 8006048:	9b04      	ldr	r3, [sp, #16]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d108      	bne.n	8006060 <_tzset_unlocked_r+0x2a8>
 800604e:	334d      	adds	r3, #77	; 0x4d
 8006050:	7233      	strb	r3, [r6, #8]
 8006052:	2303      	movs	r3, #3
 8006054:	60f3      	str	r3, [r6, #12]
 8006056:	3b01      	subs	r3, #1
 8006058:	6133      	str	r3, [r6, #16]
 800605a:	9b04      	ldr	r3, [sp, #16]
 800605c:	6173      	str	r3, [r6, #20]
 800605e:	e791      	b.n	8005f84 <_tzset_unlocked_r+0x1cc>
 8006060:	224d      	movs	r2, #77	; 0x4d
 8006062:	1d73      	adds	r3, r6, #5
 8006064:	77da      	strb	r2, [r3, #31]
 8006066:	230b      	movs	r3, #11
 8006068:	62b3      	str	r3, [r6, #40]	; 0x28
 800606a:	3b0a      	subs	r3, #10
 800606c:	62f3      	str	r3, [r6, #44]	; 0x2c
 800606e:	2300      	movs	r3, #0
 8006070:	6333      	str	r3, [r6, #48]	; 0x30
 8006072:	e787      	b.n	8005f84 <_tzset_unlocked_r+0x1cc>
 8006074:	466b      	mov	r3, sp
 8006076:	7d1b      	ldrb	r3, [r3, #20]
 8006078:	b280      	uxth	r0, r0
 800607a:	703b      	strb	r3, [r7, #0]
 800607c:	60f8      	str	r0, [r7, #12]
 800607e:	e781      	b.n	8005f84 <_tzset_unlocked_r+0x1cc>
 8006080:	08007464 	.word	0x08007464
 8006084:	200002e8 	.word	0x200002e8
 8006088:	200002f0 	.word	0x200002f0
 800608c:	08007467 	.word	0x08007467
 8006090:	200002ec 	.word	0x200002ec
 8006094:	20000074 	.word	0x20000074
 8006098:	200002db 	.word	0x200002db
 800609c:	0800746b 	.word	0x0800746b
 80060a0:	0800748e 	.word	0x0800748e
 80060a4:	200002d0 	.word	0x200002d0
 80060a8:	fffff1f0 	.word	0xfffff1f0
 80060ac:	0800747a 	.word	0x0800747a
 80060b0:	0800748d 	.word	0x0800748d

080060b4 <div>:
 80060b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060b6:	000f      	movs	r7, r1
 80060b8:	0006      	movs	r6, r0
 80060ba:	0011      	movs	r1, r2
 80060bc:	0038      	movs	r0, r7
 80060be:	0015      	movs	r5, r2
 80060c0:	f7fa f8c8 	bl	8000254 <__divsi3>
 80060c4:	0029      	movs	r1, r5
 80060c6:	0004      	movs	r4, r0
 80060c8:	0038      	movs	r0, r7
 80060ca:	f7fa f9a9 	bl	8000420 <__aeabi_idivmod>
 80060ce:	2f00      	cmp	r7, #0
 80060d0:	db07      	blt.n	80060e2 <div+0x2e>
 80060d2:	2900      	cmp	r1, #0
 80060d4:	da01      	bge.n	80060da <div+0x26>
 80060d6:	3401      	adds	r4, #1
 80060d8:	1b49      	subs	r1, r1, r5
 80060da:	0030      	movs	r0, r6
 80060dc:	6034      	str	r4, [r6, #0]
 80060de:	6071      	str	r1, [r6, #4]
 80060e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060e2:	2900      	cmp	r1, #0
 80060e4:	ddf9      	ble.n	80060da <div+0x26>
 80060e6:	3c01      	subs	r4, #1
 80060e8:	1949      	adds	r1, r1, r5
 80060ea:	e7f6      	b.n	80060da <div+0x26>

080060ec <_findenv_r>:
 80060ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ee:	000e      	movs	r6, r1
 80060f0:	b085      	sub	sp, #20
 80060f2:	0007      	movs	r7, r0
 80060f4:	9203      	str	r2, [sp, #12]
 80060f6:	f000 fc1d 	bl	8006934 <__env_lock>
 80060fa:	4c19      	ldr	r4, [pc, #100]	; (8006160 <_findenv_r+0x74>)
 80060fc:	0033      	movs	r3, r6
 80060fe:	6825      	ldr	r5, [r4, #0]
 8006100:	2d00      	cmp	r5, #0
 8006102:	d106      	bne.n	8006112 <_findenv_r+0x26>
 8006104:	0038      	movs	r0, r7
 8006106:	f000 fc16 	bl	8006936 <__env_unlock>
 800610a:	2000      	movs	r0, #0
 800610c:	b005      	add	sp, #20
 800610e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006110:	3301      	adds	r3, #1
 8006112:	781a      	ldrb	r2, [r3, #0]
 8006114:	2a00      	cmp	r2, #0
 8006116:	d01f      	beq.n	8006158 <_findenv_r+0x6c>
 8006118:	2a3d      	cmp	r2, #61	; 0x3d
 800611a:	d1f9      	bne.n	8006110 <_findenv_r+0x24>
 800611c:	e7f2      	b.n	8006104 <_findenv_r+0x18>
 800611e:	3504      	adds	r5, #4
 8006120:	6828      	ldr	r0, [r5, #0]
 8006122:	2800      	cmp	r0, #0
 8006124:	d0ee      	beq.n	8006104 <_findenv_r+0x18>
 8006126:	9a01      	ldr	r2, [sp, #4]
 8006128:	0031      	movs	r1, r6
 800612a:	f000 fb47 	bl	80067bc <strncmp>
 800612e:	2800      	cmp	r0, #0
 8006130:	d1f5      	bne.n	800611e <_findenv_r+0x32>
 8006132:	9a01      	ldr	r2, [sp, #4]
 8006134:	682b      	ldr	r3, [r5, #0]
 8006136:	4694      	mov	ip, r2
 8006138:	4463      	add	r3, ip
 800613a:	9302      	str	r3, [sp, #8]
 800613c:	781b      	ldrb	r3, [r3, #0]
 800613e:	2b3d      	cmp	r3, #61	; 0x3d
 8006140:	d1ed      	bne.n	800611e <_findenv_r+0x32>
 8006142:	6823      	ldr	r3, [r4, #0]
 8006144:	0038      	movs	r0, r7
 8006146:	1aed      	subs	r5, r5, r3
 8006148:	9b03      	ldr	r3, [sp, #12]
 800614a:	10ad      	asrs	r5, r5, #2
 800614c:	601d      	str	r5, [r3, #0]
 800614e:	f000 fbf2 	bl	8006936 <__env_unlock>
 8006152:	9802      	ldr	r0, [sp, #8]
 8006154:	3001      	adds	r0, #1
 8006156:	e7d9      	b.n	800610c <_findenv_r+0x20>
 8006158:	1b9b      	subs	r3, r3, r6
 800615a:	9301      	str	r3, [sp, #4]
 800615c:	e7e0      	b.n	8006120 <_findenv_r+0x34>
 800615e:	46c0      	nop			; (mov r8, r8)
 8006160:	20000008 	.word	0x20000008

08006164 <_getenv_r>:
 8006164:	b507      	push	{r0, r1, r2, lr}
 8006166:	aa01      	add	r2, sp, #4
 8006168:	f7ff ffc0 	bl	80060ec <_findenv_r>
 800616c:	bd0e      	pop	{r1, r2, r3, pc}
	...

08006170 <__gettzinfo>:
 8006170:	4800      	ldr	r0, [pc, #0]	; (8006174 <__gettzinfo+0x4>)
 8006172:	4770      	bx	lr
 8006174:	2000007c 	.word	0x2000007c

08006178 <__malloc_lock>:
 8006178:	4770      	bx	lr

0800617a <__malloc_unlock>:
 800617a:	4770      	bx	lr

0800617c <__ssputs_r>:
 800617c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800617e:	688e      	ldr	r6, [r1, #8]
 8006180:	b085      	sub	sp, #20
 8006182:	0007      	movs	r7, r0
 8006184:	000c      	movs	r4, r1
 8006186:	9203      	str	r2, [sp, #12]
 8006188:	9301      	str	r3, [sp, #4]
 800618a:	429e      	cmp	r6, r3
 800618c:	d839      	bhi.n	8006202 <__ssputs_r+0x86>
 800618e:	2390      	movs	r3, #144	; 0x90
 8006190:	898a      	ldrh	r2, [r1, #12]
 8006192:	00db      	lsls	r3, r3, #3
 8006194:	421a      	tst	r2, r3
 8006196:	d034      	beq.n	8006202 <__ssputs_r+0x86>
 8006198:	2503      	movs	r5, #3
 800619a:	6909      	ldr	r1, [r1, #16]
 800619c:	6823      	ldr	r3, [r4, #0]
 800619e:	1a5b      	subs	r3, r3, r1
 80061a0:	9302      	str	r3, [sp, #8]
 80061a2:	6963      	ldr	r3, [r4, #20]
 80061a4:	9802      	ldr	r0, [sp, #8]
 80061a6:	435d      	muls	r5, r3
 80061a8:	0feb      	lsrs	r3, r5, #31
 80061aa:	195d      	adds	r5, r3, r5
 80061ac:	9b01      	ldr	r3, [sp, #4]
 80061ae:	106d      	asrs	r5, r5, #1
 80061b0:	3301      	adds	r3, #1
 80061b2:	181b      	adds	r3, r3, r0
 80061b4:	42ab      	cmp	r3, r5
 80061b6:	d900      	bls.n	80061ba <__ssputs_r+0x3e>
 80061b8:	001d      	movs	r5, r3
 80061ba:	0553      	lsls	r3, r2, #21
 80061bc:	d532      	bpl.n	8006224 <__ssputs_r+0xa8>
 80061be:	0029      	movs	r1, r5
 80061c0:	0038      	movs	r0, r7
 80061c2:	f7ff fcaf 	bl	8005b24 <_malloc_r>
 80061c6:	1e06      	subs	r6, r0, #0
 80061c8:	d109      	bne.n	80061de <__ssputs_r+0x62>
 80061ca:	230c      	movs	r3, #12
 80061cc:	603b      	str	r3, [r7, #0]
 80061ce:	2340      	movs	r3, #64	; 0x40
 80061d0:	2001      	movs	r0, #1
 80061d2:	89a2      	ldrh	r2, [r4, #12]
 80061d4:	4240      	negs	r0, r0
 80061d6:	4313      	orrs	r3, r2
 80061d8:	81a3      	strh	r3, [r4, #12]
 80061da:	b005      	add	sp, #20
 80061dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061de:	9a02      	ldr	r2, [sp, #8]
 80061e0:	6921      	ldr	r1, [r4, #16]
 80061e2:	f000 fbd8 	bl	8006996 <memcpy>
 80061e6:	89a3      	ldrh	r3, [r4, #12]
 80061e8:	4a14      	ldr	r2, [pc, #80]	; (800623c <__ssputs_r+0xc0>)
 80061ea:	401a      	ands	r2, r3
 80061ec:	2380      	movs	r3, #128	; 0x80
 80061ee:	4313      	orrs	r3, r2
 80061f0:	81a3      	strh	r3, [r4, #12]
 80061f2:	9b02      	ldr	r3, [sp, #8]
 80061f4:	6126      	str	r6, [r4, #16]
 80061f6:	18f6      	adds	r6, r6, r3
 80061f8:	6026      	str	r6, [r4, #0]
 80061fa:	6165      	str	r5, [r4, #20]
 80061fc:	9e01      	ldr	r6, [sp, #4]
 80061fe:	1aed      	subs	r5, r5, r3
 8006200:	60a5      	str	r5, [r4, #8]
 8006202:	9b01      	ldr	r3, [sp, #4]
 8006204:	42b3      	cmp	r3, r6
 8006206:	d200      	bcs.n	800620a <__ssputs_r+0x8e>
 8006208:	001e      	movs	r6, r3
 800620a:	0032      	movs	r2, r6
 800620c:	9903      	ldr	r1, [sp, #12]
 800620e:	6820      	ldr	r0, [r4, #0]
 8006210:	f000 fbca 	bl	80069a8 <memmove>
 8006214:	68a3      	ldr	r3, [r4, #8]
 8006216:	2000      	movs	r0, #0
 8006218:	1b9b      	subs	r3, r3, r6
 800621a:	60a3      	str	r3, [r4, #8]
 800621c:	6823      	ldr	r3, [r4, #0]
 800621e:	199e      	adds	r6, r3, r6
 8006220:	6026      	str	r6, [r4, #0]
 8006222:	e7da      	b.n	80061da <__ssputs_r+0x5e>
 8006224:	002a      	movs	r2, r5
 8006226:	0038      	movs	r0, r7
 8006228:	f000 fbd0 	bl	80069cc <_realloc_r>
 800622c:	1e06      	subs	r6, r0, #0
 800622e:	d1e0      	bne.n	80061f2 <__ssputs_r+0x76>
 8006230:	6921      	ldr	r1, [r4, #16]
 8006232:	0038      	movs	r0, r7
 8006234:	f7ff fc2c 	bl	8005a90 <_free_r>
 8006238:	e7c7      	b.n	80061ca <__ssputs_r+0x4e>
 800623a:	46c0      	nop			; (mov r8, r8)
 800623c:	fffffb7f 	.word	0xfffffb7f

08006240 <_svfiprintf_r>:
 8006240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006242:	b09f      	sub	sp, #124	; 0x7c
 8006244:	9002      	str	r0, [sp, #8]
 8006246:	9305      	str	r3, [sp, #20]
 8006248:	898b      	ldrh	r3, [r1, #12]
 800624a:	000f      	movs	r7, r1
 800624c:	0016      	movs	r6, r2
 800624e:	061b      	lsls	r3, r3, #24
 8006250:	d511      	bpl.n	8006276 <_svfiprintf_r+0x36>
 8006252:	690b      	ldr	r3, [r1, #16]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10e      	bne.n	8006276 <_svfiprintf_r+0x36>
 8006258:	2140      	movs	r1, #64	; 0x40
 800625a:	f7ff fc63 	bl	8005b24 <_malloc_r>
 800625e:	6038      	str	r0, [r7, #0]
 8006260:	6138      	str	r0, [r7, #16]
 8006262:	2800      	cmp	r0, #0
 8006264:	d105      	bne.n	8006272 <_svfiprintf_r+0x32>
 8006266:	230c      	movs	r3, #12
 8006268:	9a02      	ldr	r2, [sp, #8]
 800626a:	3801      	subs	r0, #1
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	b01f      	add	sp, #124	; 0x7c
 8006270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006272:	2340      	movs	r3, #64	; 0x40
 8006274:	617b      	str	r3, [r7, #20]
 8006276:	2300      	movs	r3, #0
 8006278:	ad06      	add	r5, sp, #24
 800627a:	616b      	str	r3, [r5, #20]
 800627c:	3320      	adds	r3, #32
 800627e:	766b      	strb	r3, [r5, #25]
 8006280:	3310      	adds	r3, #16
 8006282:	76ab      	strb	r3, [r5, #26]
 8006284:	0034      	movs	r4, r6
 8006286:	7823      	ldrb	r3, [r4, #0]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d147      	bne.n	800631c <_svfiprintf_r+0xdc>
 800628c:	1ba3      	subs	r3, r4, r6
 800628e:	9304      	str	r3, [sp, #16]
 8006290:	d00d      	beq.n	80062ae <_svfiprintf_r+0x6e>
 8006292:	1ba3      	subs	r3, r4, r6
 8006294:	0032      	movs	r2, r6
 8006296:	0039      	movs	r1, r7
 8006298:	9802      	ldr	r0, [sp, #8]
 800629a:	f7ff ff6f 	bl	800617c <__ssputs_r>
 800629e:	1c43      	adds	r3, r0, #1
 80062a0:	d100      	bne.n	80062a4 <_svfiprintf_r+0x64>
 80062a2:	e0b5      	b.n	8006410 <_svfiprintf_r+0x1d0>
 80062a4:	696a      	ldr	r2, [r5, #20]
 80062a6:	9b04      	ldr	r3, [sp, #16]
 80062a8:	4694      	mov	ip, r2
 80062aa:	4463      	add	r3, ip
 80062ac:	616b      	str	r3, [r5, #20]
 80062ae:	7823      	ldrb	r3, [r4, #0]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d100      	bne.n	80062b6 <_svfiprintf_r+0x76>
 80062b4:	e0ac      	b.n	8006410 <_svfiprintf_r+0x1d0>
 80062b6:	2201      	movs	r2, #1
 80062b8:	2300      	movs	r3, #0
 80062ba:	4252      	negs	r2, r2
 80062bc:	606a      	str	r2, [r5, #4]
 80062be:	a902      	add	r1, sp, #8
 80062c0:	3254      	adds	r2, #84	; 0x54
 80062c2:	1852      	adds	r2, r2, r1
 80062c4:	3401      	adds	r4, #1
 80062c6:	602b      	str	r3, [r5, #0]
 80062c8:	60eb      	str	r3, [r5, #12]
 80062ca:	60ab      	str	r3, [r5, #8]
 80062cc:	7013      	strb	r3, [r2, #0]
 80062ce:	65ab      	str	r3, [r5, #88]	; 0x58
 80062d0:	4e58      	ldr	r6, [pc, #352]	; (8006434 <_svfiprintf_r+0x1f4>)
 80062d2:	2205      	movs	r2, #5
 80062d4:	7821      	ldrb	r1, [r4, #0]
 80062d6:	0030      	movs	r0, r6
 80062d8:	f000 fb52 	bl	8006980 <memchr>
 80062dc:	1c62      	adds	r2, r4, #1
 80062de:	2800      	cmp	r0, #0
 80062e0:	d120      	bne.n	8006324 <_svfiprintf_r+0xe4>
 80062e2:	6829      	ldr	r1, [r5, #0]
 80062e4:	06cb      	lsls	r3, r1, #27
 80062e6:	d504      	bpl.n	80062f2 <_svfiprintf_r+0xb2>
 80062e8:	2353      	movs	r3, #83	; 0x53
 80062ea:	ae02      	add	r6, sp, #8
 80062ec:	3020      	adds	r0, #32
 80062ee:	199b      	adds	r3, r3, r6
 80062f0:	7018      	strb	r0, [r3, #0]
 80062f2:	070b      	lsls	r3, r1, #28
 80062f4:	d504      	bpl.n	8006300 <_svfiprintf_r+0xc0>
 80062f6:	2353      	movs	r3, #83	; 0x53
 80062f8:	202b      	movs	r0, #43	; 0x2b
 80062fa:	ae02      	add	r6, sp, #8
 80062fc:	199b      	adds	r3, r3, r6
 80062fe:	7018      	strb	r0, [r3, #0]
 8006300:	7823      	ldrb	r3, [r4, #0]
 8006302:	2b2a      	cmp	r3, #42	; 0x2a
 8006304:	d016      	beq.n	8006334 <_svfiprintf_r+0xf4>
 8006306:	2000      	movs	r0, #0
 8006308:	210a      	movs	r1, #10
 800630a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800630c:	7822      	ldrb	r2, [r4, #0]
 800630e:	3a30      	subs	r2, #48	; 0x30
 8006310:	2a09      	cmp	r2, #9
 8006312:	d955      	bls.n	80063c0 <_svfiprintf_r+0x180>
 8006314:	2800      	cmp	r0, #0
 8006316:	d015      	beq.n	8006344 <_svfiprintf_r+0x104>
 8006318:	9309      	str	r3, [sp, #36]	; 0x24
 800631a:	e013      	b.n	8006344 <_svfiprintf_r+0x104>
 800631c:	2b25      	cmp	r3, #37	; 0x25
 800631e:	d0b5      	beq.n	800628c <_svfiprintf_r+0x4c>
 8006320:	3401      	adds	r4, #1
 8006322:	e7b0      	b.n	8006286 <_svfiprintf_r+0x46>
 8006324:	2301      	movs	r3, #1
 8006326:	1b80      	subs	r0, r0, r6
 8006328:	4083      	lsls	r3, r0
 800632a:	6829      	ldr	r1, [r5, #0]
 800632c:	0014      	movs	r4, r2
 800632e:	430b      	orrs	r3, r1
 8006330:	602b      	str	r3, [r5, #0]
 8006332:	e7cd      	b.n	80062d0 <_svfiprintf_r+0x90>
 8006334:	9b05      	ldr	r3, [sp, #20]
 8006336:	1d18      	adds	r0, r3, #4
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	9005      	str	r0, [sp, #20]
 800633c:	2b00      	cmp	r3, #0
 800633e:	db39      	blt.n	80063b4 <_svfiprintf_r+0x174>
 8006340:	9309      	str	r3, [sp, #36]	; 0x24
 8006342:	0014      	movs	r4, r2
 8006344:	7823      	ldrb	r3, [r4, #0]
 8006346:	2b2e      	cmp	r3, #46	; 0x2e
 8006348:	d10b      	bne.n	8006362 <_svfiprintf_r+0x122>
 800634a:	7863      	ldrb	r3, [r4, #1]
 800634c:	1c62      	adds	r2, r4, #1
 800634e:	2b2a      	cmp	r3, #42	; 0x2a
 8006350:	d13e      	bne.n	80063d0 <_svfiprintf_r+0x190>
 8006352:	9b05      	ldr	r3, [sp, #20]
 8006354:	3402      	adds	r4, #2
 8006356:	1d1a      	adds	r2, r3, #4
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	9205      	str	r2, [sp, #20]
 800635c:	2b00      	cmp	r3, #0
 800635e:	db34      	blt.n	80063ca <_svfiprintf_r+0x18a>
 8006360:	9307      	str	r3, [sp, #28]
 8006362:	4e35      	ldr	r6, [pc, #212]	; (8006438 <_svfiprintf_r+0x1f8>)
 8006364:	7821      	ldrb	r1, [r4, #0]
 8006366:	2203      	movs	r2, #3
 8006368:	0030      	movs	r0, r6
 800636a:	f000 fb09 	bl	8006980 <memchr>
 800636e:	2800      	cmp	r0, #0
 8006370:	d006      	beq.n	8006380 <_svfiprintf_r+0x140>
 8006372:	2340      	movs	r3, #64	; 0x40
 8006374:	1b80      	subs	r0, r0, r6
 8006376:	4083      	lsls	r3, r0
 8006378:	682a      	ldr	r2, [r5, #0]
 800637a:	3401      	adds	r4, #1
 800637c:	4313      	orrs	r3, r2
 800637e:	602b      	str	r3, [r5, #0]
 8006380:	7821      	ldrb	r1, [r4, #0]
 8006382:	2206      	movs	r2, #6
 8006384:	482d      	ldr	r0, [pc, #180]	; (800643c <_svfiprintf_r+0x1fc>)
 8006386:	1c66      	adds	r6, r4, #1
 8006388:	7629      	strb	r1, [r5, #24]
 800638a:	f000 faf9 	bl	8006980 <memchr>
 800638e:	2800      	cmp	r0, #0
 8006390:	d046      	beq.n	8006420 <_svfiprintf_r+0x1e0>
 8006392:	4b2b      	ldr	r3, [pc, #172]	; (8006440 <_svfiprintf_r+0x200>)
 8006394:	2b00      	cmp	r3, #0
 8006396:	d12f      	bne.n	80063f8 <_svfiprintf_r+0x1b8>
 8006398:	6829      	ldr	r1, [r5, #0]
 800639a:	9b05      	ldr	r3, [sp, #20]
 800639c:	2207      	movs	r2, #7
 800639e:	05c9      	lsls	r1, r1, #23
 80063a0:	d528      	bpl.n	80063f4 <_svfiprintf_r+0x1b4>
 80063a2:	189b      	adds	r3, r3, r2
 80063a4:	4393      	bics	r3, r2
 80063a6:	3308      	adds	r3, #8
 80063a8:	9305      	str	r3, [sp, #20]
 80063aa:	696b      	ldr	r3, [r5, #20]
 80063ac:	9a03      	ldr	r2, [sp, #12]
 80063ae:	189b      	adds	r3, r3, r2
 80063b0:	616b      	str	r3, [r5, #20]
 80063b2:	e767      	b.n	8006284 <_svfiprintf_r+0x44>
 80063b4:	425b      	negs	r3, r3
 80063b6:	60eb      	str	r3, [r5, #12]
 80063b8:	2302      	movs	r3, #2
 80063ba:	430b      	orrs	r3, r1
 80063bc:	602b      	str	r3, [r5, #0]
 80063be:	e7c0      	b.n	8006342 <_svfiprintf_r+0x102>
 80063c0:	434b      	muls	r3, r1
 80063c2:	3401      	adds	r4, #1
 80063c4:	189b      	adds	r3, r3, r2
 80063c6:	2001      	movs	r0, #1
 80063c8:	e7a0      	b.n	800630c <_svfiprintf_r+0xcc>
 80063ca:	2301      	movs	r3, #1
 80063cc:	425b      	negs	r3, r3
 80063ce:	e7c7      	b.n	8006360 <_svfiprintf_r+0x120>
 80063d0:	2300      	movs	r3, #0
 80063d2:	0014      	movs	r4, r2
 80063d4:	200a      	movs	r0, #10
 80063d6:	001a      	movs	r2, r3
 80063d8:	606b      	str	r3, [r5, #4]
 80063da:	7821      	ldrb	r1, [r4, #0]
 80063dc:	3930      	subs	r1, #48	; 0x30
 80063de:	2909      	cmp	r1, #9
 80063e0:	d903      	bls.n	80063ea <_svfiprintf_r+0x1aa>
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d0bd      	beq.n	8006362 <_svfiprintf_r+0x122>
 80063e6:	9207      	str	r2, [sp, #28]
 80063e8:	e7bb      	b.n	8006362 <_svfiprintf_r+0x122>
 80063ea:	4342      	muls	r2, r0
 80063ec:	3401      	adds	r4, #1
 80063ee:	1852      	adds	r2, r2, r1
 80063f0:	2301      	movs	r3, #1
 80063f2:	e7f2      	b.n	80063da <_svfiprintf_r+0x19a>
 80063f4:	3307      	adds	r3, #7
 80063f6:	e7d5      	b.n	80063a4 <_svfiprintf_r+0x164>
 80063f8:	ab05      	add	r3, sp, #20
 80063fa:	9300      	str	r3, [sp, #0]
 80063fc:	003a      	movs	r2, r7
 80063fe:	4b11      	ldr	r3, [pc, #68]	; (8006444 <_svfiprintf_r+0x204>)
 8006400:	0029      	movs	r1, r5
 8006402:	9802      	ldr	r0, [sp, #8]
 8006404:	e000      	b.n	8006408 <_svfiprintf_r+0x1c8>
 8006406:	bf00      	nop
 8006408:	9003      	str	r0, [sp, #12]
 800640a:	9b03      	ldr	r3, [sp, #12]
 800640c:	3301      	adds	r3, #1
 800640e:	d1cc      	bne.n	80063aa <_svfiprintf_r+0x16a>
 8006410:	89bb      	ldrh	r3, [r7, #12]
 8006412:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006414:	065b      	lsls	r3, r3, #25
 8006416:	d400      	bmi.n	800641a <_svfiprintf_r+0x1da>
 8006418:	e729      	b.n	800626e <_svfiprintf_r+0x2e>
 800641a:	2001      	movs	r0, #1
 800641c:	4240      	negs	r0, r0
 800641e:	e726      	b.n	800626e <_svfiprintf_r+0x2e>
 8006420:	ab05      	add	r3, sp, #20
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	003a      	movs	r2, r7
 8006426:	4b07      	ldr	r3, [pc, #28]	; (8006444 <_svfiprintf_r+0x204>)
 8006428:	0029      	movs	r1, r5
 800642a:	9802      	ldr	r0, [sp, #8]
 800642c:	f000 f87a 	bl	8006524 <_printf_i>
 8006430:	e7ea      	b.n	8006408 <_svfiprintf_r+0x1c8>
 8006432:	46c0      	nop			; (mov r8, r8)
 8006434:	08007500 	.word	0x08007500
 8006438:	08007506 	.word	0x08007506
 800643c:	0800750a 	.word	0x0800750a
 8006440:	00000000 	.word	0x00000000
 8006444:	0800617d 	.word	0x0800617d

08006448 <_printf_common>:
 8006448:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800644a:	0015      	movs	r5, r2
 800644c:	9301      	str	r3, [sp, #4]
 800644e:	688a      	ldr	r2, [r1, #8]
 8006450:	690b      	ldr	r3, [r1, #16]
 8006452:	9000      	str	r0, [sp, #0]
 8006454:	000c      	movs	r4, r1
 8006456:	4293      	cmp	r3, r2
 8006458:	da00      	bge.n	800645c <_printf_common+0x14>
 800645a:	0013      	movs	r3, r2
 800645c:	0022      	movs	r2, r4
 800645e:	602b      	str	r3, [r5, #0]
 8006460:	3243      	adds	r2, #67	; 0x43
 8006462:	7812      	ldrb	r2, [r2, #0]
 8006464:	2a00      	cmp	r2, #0
 8006466:	d001      	beq.n	800646c <_printf_common+0x24>
 8006468:	3301      	adds	r3, #1
 800646a:	602b      	str	r3, [r5, #0]
 800646c:	6823      	ldr	r3, [r4, #0]
 800646e:	069b      	lsls	r3, r3, #26
 8006470:	d502      	bpl.n	8006478 <_printf_common+0x30>
 8006472:	682b      	ldr	r3, [r5, #0]
 8006474:	3302      	adds	r3, #2
 8006476:	602b      	str	r3, [r5, #0]
 8006478:	2706      	movs	r7, #6
 800647a:	6823      	ldr	r3, [r4, #0]
 800647c:	401f      	ands	r7, r3
 800647e:	d027      	beq.n	80064d0 <_printf_common+0x88>
 8006480:	0023      	movs	r3, r4
 8006482:	3343      	adds	r3, #67	; 0x43
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	1e5a      	subs	r2, r3, #1
 8006488:	4193      	sbcs	r3, r2
 800648a:	6822      	ldr	r2, [r4, #0]
 800648c:	0692      	lsls	r2, r2, #26
 800648e:	d430      	bmi.n	80064f2 <_printf_common+0xaa>
 8006490:	0022      	movs	r2, r4
 8006492:	9901      	ldr	r1, [sp, #4]
 8006494:	3243      	adds	r2, #67	; 0x43
 8006496:	9800      	ldr	r0, [sp, #0]
 8006498:	9e08      	ldr	r6, [sp, #32]
 800649a:	47b0      	blx	r6
 800649c:	1c43      	adds	r3, r0, #1
 800649e:	d025      	beq.n	80064ec <_printf_common+0xa4>
 80064a0:	2306      	movs	r3, #6
 80064a2:	6820      	ldr	r0, [r4, #0]
 80064a4:	682a      	ldr	r2, [r5, #0]
 80064a6:	68e1      	ldr	r1, [r4, #12]
 80064a8:	4003      	ands	r3, r0
 80064aa:	2500      	movs	r5, #0
 80064ac:	2b04      	cmp	r3, #4
 80064ae:	d103      	bne.n	80064b8 <_printf_common+0x70>
 80064b0:	1a8d      	subs	r5, r1, r2
 80064b2:	43eb      	mvns	r3, r5
 80064b4:	17db      	asrs	r3, r3, #31
 80064b6:	401d      	ands	r5, r3
 80064b8:	68a3      	ldr	r3, [r4, #8]
 80064ba:	6922      	ldr	r2, [r4, #16]
 80064bc:	4293      	cmp	r3, r2
 80064be:	dd01      	ble.n	80064c4 <_printf_common+0x7c>
 80064c0:	1a9b      	subs	r3, r3, r2
 80064c2:	18ed      	adds	r5, r5, r3
 80064c4:	2700      	movs	r7, #0
 80064c6:	42bd      	cmp	r5, r7
 80064c8:	d120      	bne.n	800650c <_printf_common+0xc4>
 80064ca:	2000      	movs	r0, #0
 80064cc:	e010      	b.n	80064f0 <_printf_common+0xa8>
 80064ce:	3701      	adds	r7, #1
 80064d0:	68e3      	ldr	r3, [r4, #12]
 80064d2:	682a      	ldr	r2, [r5, #0]
 80064d4:	1a9b      	subs	r3, r3, r2
 80064d6:	429f      	cmp	r7, r3
 80064d8:	dad2      	bge.n	8006480 <_printf_common+0x38>
 80064da:	0022      	movs	r2, r4
 80064dc:	2301      	movs	r3, #1
 80064de:	3219      	adds	r2, #25
 80064e0:	9901      	ldr	r1, [sp, #4]
 80064e2:	9800      	ldr	r0, [sp, #0]
 80064e4:	9e08      	ldr	r6, [sp, #32]
 80064e6:	47b0      	blx	r6
 80064e8:	1c43      	adds	r3, r0, #1
 80064ea:	d1f0      	bne.n	80064ce <_printf_common+0x86>
 80064ec:	2001      	movs	r0, #1
 80064ee:	4240      	negs	r0, r0
 80064f0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80064f2:	2030      	movs	r0, #48	; 0x30
 80064f4:	18e1      	adds	r1, r4, r3
 80064f6:	3143      	adds	r1, #67	; 0x43
 80064f8:	7008      	strb	r0, [r1, #0]
 80064fa:	0021      	movs	r1, r4
 80064fc:	1c5a      	adds	r2, r3, #1
 80064fe:	3145      	adds	r1, #69	; 0x45
 8006500:	7809      	ldrb	r1, [r1, #0]
 8006502:	18a2      	adds	r2, r4, r2
 8006504:	3243      	adds	r2, #67	; 0x43
 8006506:	3302      	adds	r3, #2
 8006508:	7011      	strb	r1, [r2, #0]
 800650a:	e7c1      	b.n	8006490 <_printf_common+0x48>
 800650c:	0022      	movs	r2, r4
 800650e:	2301      	movs	r3, #1
 8006510:	321a      	adds	r2, #26
 8006512:	9901      	ldr	r1, [sp, #4]
 8006514:	9800      	ldr	r0, [sp, #0]
 8006516:	9e08      	ldr	r6, [sp, #32]
 8006518:	47b0      	blx	r6
 800651a:	1c43      	adds	r3, r0, #1
 800651c:	d0e6      	beq.n	80064ec <_printf_common+0xa4>
 800651e:	3701      	adds	r7, #1
 8006520:	e7d1      	b.n	80064c6 <_printf_common+0x7e>
	...

08006524 <_printf_i>:
 8006524:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006526:	b08b      	sub	sp, #44	; 0x2c
 8006528:	9206      	str	r2, [sp, #24]
 800652a:	000a      	movs	r2, r1
 800652c:	3243      	adds	r2, #67	; 0x43
 800652e:	9307      	str	r3, [sp, #28]
 8006530:	9005      	str	r0, [sp, #20]
 8006532:	9204      	str	r2, [sp, #16]
 8006534:	7e0a      	ldrb	r2, [r1, #24]
 8006536:	000c      	movs	r4, r1
 8006538:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800653a:	2a6e      	cmp	r2, #110	; 0x6e
 800653c:	d100      	bne.n	8006540 <_printf_i+0x1c>
 800653e:	e08f      	b.n	8006660 <_printf_i+0x13c>
 8006540:	d817      	bhi.n	8006572 <_printf_i+0x4e>
 8006542:	2a63      	cmp	r2, #99	; 0x63
 8006544:	d02c      	beq.n	80065a0 <_printf_i+0x7c>
 8006546:	d808      	bhi.n	800655a <_printf_i+0x36>
 8006548:	2a00      	cmp	r2, #0
 800654a:	d100      	bne.n	800654e <_printf_i+0x2a>
 800654c:	e099      	b.n	8006682 <_printf_i+0x15e>
 800654e:	2a58      	cmp	r2, #88	; 0x58
 8006550:	d054      	beq.n	80065fc <_printf_i+0xd8>
 8006552:	0026      	movs	r6, r4
 8006554:	3642      	adds	r6, #66	; 0x42
 8006556:	7032      	strb	r2, [r6, #0]
 8006558:	e029      	b.n	80065ae <_printf_i+0x8a>
 800655a:	2a64      	cmp	r2, #100	; 0x64
 800655c:	d001      	beq.n	8006562 <_printf_i+0x3e>
 800655e:	2a69      	cmp	r2, #105	; 0x69
 8006560:	d1f7      	bne.n	8006552 <_printf_i+0x2e>
 8006562:	6821      	ldr	r1, [r4, #0]
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	0608      	lsls	r0, r1, #24
 8006568:	d523      	bpl.n	80065b2 <_printf_i+0x8e>
 800656a:	1d11      	adds	r1, r2, #4
 800656c:	6019      	str	r1, [r3, #0]
 800656e:	6815      	ldr	r5, [r2, #0]
 8006570:	e025      	b.n	80065be <_printf_i+0x9a>
 8006572:	2a73      	cmp	r2, #115	; 0x73
 8006574:	d100      	bne.n	8006578 <_printf_i+0x54>
 8006576:	e088      	b.n	800668a <_printf_i+0x166>
 8006578:	d808      	bhi.n	800658c <_printf_i+0x68>
 800657a:	2a6f      	cmp	r2, #111	; 0x6f
 800657c:	d029      	beq.n	80065d2 <_printf_i+0xae>
 800657e:	2a70      	cmp	r2, #112	; 0x70
 8006580:	d1e7      	bne.n	8006552 <_printf_i+0x2e>
 8006582:	2220      	movs	r2, #32
 8006584:	6809      	ldr	r1, [r1, #0]
 8006586:	430a      	orrs	r2, r1
 8006588:	6022      	str	r2, [r4, #0]
 800658a:	e003      	b.n	8006594 <_printf_i+0x70>
 800658c:	2a75      	cmp	r2, #117	; 0x75
 800658e:	d020      	beq.n	80065d2 <_printf_i+0xae>
 8006590:	2a78      	cmp	r2, #120	; 0x78
 8006592:	d1de      	bne.n	8006552 <_printf_i+0x2e>
 8006594:	0022      	movs	r2, r4
 8006596:	2178      	movs	r1, #120	; 0x78
 8006598:	3245      	adds	r2, #69	; 0x45
 800659a:	7011      	strb	r1, [r2, #0]
 800659c:	4a6c      	ldr	r2, [pc, #432]	; (8006750 <_printf_i+0x22c>)
 800659e:	e030      	b.n	8006602 <_printf_i+0xde>
 80065a0:	000e      	movs	r6, r1
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	3642      	adds	r6, #66	; 0x42
 80065a6:	1d11      	adds	r1, r2, #4
 80065a8:	6019      	str	r1, [r3, #0]
 80065aa:	6813      	ldr	r3, [r2, #0]
 80065ac:	7033      	strb	r3, [r6, #0]
 80065ae:	2301      	movs	r3, #1
 80065b0:	e079      	b.n	80066a6 <_printf_i+0x182>
 80065b2:	0649      	lsls	r1, r1, #25
 80065b4:	d5d9      	bpl.n	800656a <_printf_i+0x46>
 80065b6:	1d11      	adds	r1, r2, #4
 80065b8:	6019      	str	r1, [r3, #0]
 80065ba:	2300      	movs	r3, #0
 80065bc:	5ed5      	ldrsh	r5, [r2, r3]
 80065be:	2d00      	cmp	r5, #0
 80065c0:	da03      	bge.n	80065ca <_printf_i+0xa6>
 80065c2:	232d      	movs	r3, #45	; 0x2d
 80065c4:	9a04      	ldr	r2, [sp, #16]
 80065c6:	426d      	negs	r5, r5
 80065c8:	7013      	strb	r3, [r2, #0]
 80065ca:	4b62      	ldr	r3, [pc, #392]	; (8006754 <_printf_i+0x230>)
 80065cc:	270a      	movs	r7, #10
 80065ce:	9303      	str	r3, [sp, #12]
 80065d0:	e02f      	b.n	8006632 <_printf_i+0x10e>
 80065d2:	6820      	ldr	r0, [r4, #0]
 80065d4:	6819      	ldr	r1, [r3, #0]
 80065d6:	0605      	lsls	r5, r0, #24
 80065d8:	d503      	bpl.n	80065e2 <_printf_i+0xbe>
 80065da:	1d08      	adds	r0, r1, #4
 80065dc:	6018      	str	r0, [r3, #0]
 80065de:	680d      	ldr	r5, [r1, #0]
 80065e0:	e005      	b.n	80065ee <_printf_i+0xca>
 80065e2:	0640      	lsls	r0, r0, #25
 80065e4:	d5f9      	bpl.n	80065da <_printf_i+0xb6>
 80065e6:	680d      	ldr	r5, [r1, #0]
 80065e8:	1d08      	adds	r0, r1, #4
 80065ea:	6018      	str	r0, [r3, #0]
 80065ec:	b2ad      	uxth	r5, r5
 80065ee:	4b59      	ldr	r3, [pc, #356]	; (8006754 <_printf_i+0x230>)
 80065f0:	2708      	movs	r7, #8
 80065f2:	9303      	str	r3, [sp, #12]
 80065f4:	2a6f      	cmp	r2, #111	; 0x6f
 80065f6:	d018      	beq.n	800662a <_printf_i+0x106>
 80065f8:	270a      	movs	r7, #10
 80065fa:	e016      	b.n	800662a <_printf_i+0x106>
 80065fc:	3145      	adds	r1, #69	; 0x45
 80065fe:	700a      	strb	r2, [r1, #0]
 8006600:	4a54      	ldr	r2, [pc, #336]	; (8006754 <_printf_i+0x230>)
 8006602:	9203      	str	r2, [sp, #12]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	6821      	ldr	r1, [r4, #0]
 8006608:	1d10      	adds	r0, r2, #4
 800660a:	6018      	str	r0, [r3, #0]
 800660c:	6815      	ldr	r5, [r2, #0]
 800660e:	0608      	lsls	r0, r1, #24
 8006610:	d522      	bpl.n	8006658 <_printf_i+0x134>
 8006612:	07cb      	lsls	r3, r1, #31
 8006614:	d502      	bpl.n	800661c <_printf_i+0xf8>
 8006616:	2320      	movs	r3, #32
 8006618:	4319      	orrs	r1, r3
 800661a:	6021      	str	r1, [r4, #0]
 800661c:	2710      	movs	r7, #16
 800661e:	2d00      	cmp	r5, #0
 8006620:	d103      	bne.n	800662a <_printf_i+0x106>
 8006622:	2320      	movs	r3, #32
 8006624:	6822      	ldr	r2, [r4, #0]
 8006626:	439a      	bics	r2, r3
 8006628:	6022      	str	r2, [r4, #0]
 800662a:	0023      	movs	r3, r4
 800662c:	2200      	movs	r2, #0
 800662e:	3343      	adds	r3, #67	; 0x43
 8006630:	701a      	strb	r2, [r3, #0]
 8006632:	6863      	ldr	r3, [r4, #4]
 8006634:	60a3      	str	r3, [r4, #8]
 8006636:	2b00      	cmp	r3, #0
 8006638:	db5c      	blt.n	80066f4 <_printf_i+0x1d0>
 800663a:	2204      	movs	r2, #4
 800663c:	6821      	ldr	r1, [r4, #0]
 800663e:	4391      	bics	r1, r2
 8006640:	6021      	str	r1, [r4, #0]
 8006642:	2d00      	cmp	r5, #0
 8006644:	d158      	bne.n	80066f8 <_printf_i+0x1d4>
 8006646:	9e04      	ldr	r6, [sp, #16]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d064      	beq.n	8006716 <_printf_i+0x1f2>
 800664c:	0026      	movs	r6, r4
 800664e:	9b03      	ldr	r3, [sp, #12]
 8006650:	3642      	adds	r6, #66	; 0x42
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	7033      	strb	r3, [r6, #0]
 8006656:	e05e      	b.n	8006716 <_printf_i+0x1f2>
 8006658:	0648      	lsls	r0, r1, #25
 800665a:	d5da      	bpl.n	8006612 <_printf_i+0xee>
 800665c:	b2ad      	uxth	r5, r5
 800665e:	e7d8      	b.n	8006612 <_printf_i+0xee>
 8006660:	6809      	ldr	r1, [r1, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	0608      	lsls	r0, r1, #24
 8006666:	d505      	bpl.n	8006674 <_printf_i+0x150>
 8006668:	1d11      	adds	r1, r2, #4
 800666a:	6019      	str	r1, [r3, #0]
 800666c:	6813      	ldr	r3, [r2, #0]
 800666e:	6962      	ldr	r2, [r4, #20]
 8006670:	601a      	str	r2, [r3, #0]
 8006672:	e006      	b.n	8006682 <_printf_i+0x15e>
 8006674:	0649      	lsls	r1, r1, #25
 8006676:	d5f7      	bpl.n	8006668 <_printf_i+0x144>
 8006678:	1d11      	adds	r1, r2, #4
 800667a:	6019      	str	r1, [r3, #0]
 800667c:	6813      	ldr	r3, [r2, #0]
 800667e:	8aa2      	ldrh	r2, [r4, #20]
 8006680:	801a      	strh	r2, [r3, #0]
 8006682:	2300      	movs	r3, #0
 8006684:	9e04      	ldr	r6, [sp, #16]
 8006686:	6123      	str	r3, [r4, #16]
 8006688:	e054      	b.n	8006734 <_printf_i+0x210>
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	1d11      	adds	r1, r2, #4
 800668e:	6019      	str	r1, [r3, #0]
 8006690:	6816      	ldr	r6, [r2, #0]
 8006692:	2100      	movs	r1, #0
 8006694:	6862      	ldr	r2, [r4, #4]
 8006696:	0030      	movs	r0, r6
 8006698:	f000 f972 	bl	8006980 <memchr>
 800669c:	2800      	cmp	r0, #0
 800669e:	d001      	beq.n	80066a4 <_printf_i+0x180>
 80066a0:	1b80      	subs	r0, r0, r6
 80066a2:	6060      	str	r0, [r4, #4]
 80066a4:	6863      	ldr	r3, [r4, #4]
 80066a6:	6123      	str	r3, [r4, #16]
 80066a8:	2300      	movs	r3, #0
 80066aa:	9a04      	ldr	r2, [sp, #16]
 80066ac:	7013      	strb	r3, [r2, #0]
 80066ae:	e041      	b.n	8006734 <_printf_i+0x210>
 80066b0:	6923      	ldr	r3, [r4, #16]
 80066b2:	0032      	movs	r2, r6
 80066b4:	9906      	ldr	r1, [sp, #24]
 80066b6:	9805      	ldr	r0, [sp, #20]
 80066b8:	9d07      	ldr	r5, [sp, #28]
 80066ba:	47a8      	blx	r5
 80066bc:	1c43      	adds	r3, r0, #1
 80066be:	d043      	beq.n	8006748 <_printf_i+0x224>
 80066c0:	6823      	ldr	r3, [r4, #0]
 80066c2:	2500      	movs	r5, #0
 80066c4:	079b      	lsls	r3, r3, #30
 80066c6:	d40f      	bmi.n	80066e8 <_printf_i+0x1c4>
 80066c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066ca:	68e0      	ldr	r0, [r4, #12]
 80066cc:	4298      	cmp	r0, r3
 80066ce:	da3d      	bge.n	800674c <_printf_i+0x228>
 80066d0:	0018      	movs	r0, r3
 80066d2:	e03b      	b.n	800674c <_printf_i+0x228>
 80066d4:	0022      	movs	r2, r4
 80066d6:	2301      	movs	r3, #1
 80066d8:	3219      	adds	r2, #25
 80066da:	9906      	ldr	r1, [sp, #24]
 80066dc:	9805      	ldr	r0, [sp, #20]
 80066de:	9e07      	ldr	r6, [sp, #28]
 80066e0:	47b0      	blx	r6
 80066e2:	1c43      	adds	r3, r0, #1
 80066e4:	d030      	beq.n	8006748 <_printf_i+0x224>
 80066e6:	3501      	adds	r5, #1
 80066e8:	68e3      	ldr	r3, [r4, #12]
 80066ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80066ec:	1a9b      	subs	r3, r3, r2
 80066ee:	429d      	cmp	r5, r3
 80066f0:	dbf0      	blt.n	80066d4 <_printf_i+0x1b0>
 80066f2:	e7e9      	b.n	80066c8 <_printf_i+0x1a4>
 80066f4:	2d00      	cmp	r5, #0
 80066f6:	d0a9      	beq.n	800664c <_printf_i+0x128>
 80066f8:	9e04      	ldr	r6, [sp, #16]
 80066fa:	0028      	movs	r0, r5
 80066fc:	0039      	movs	r1, r7
 80066fe:	f7f9 fda5 	bl	800024c <__aeabi_uidivmod>
 8006702:	9b03      	ldr	r3, [sp, #12]
 8006704:	3e01      	subs	r6, #1
 8006706:	5c5b      	ldrb	r3, [r3, r1]
 8006708:	0028      	movs	r0, r5
 800670a:	7033      	strb	r3, [r6, #0]
 800670c:	0039      	movs	r1, r7
 800670e:	f7f9 fd17 	bl	8000140 <__udivsi3>
 8006712:	1e05      	subs	r5, r0, #0
 8006714:	d1f1      	bne.n	80066fa <_printf_i+0x1d6>
 8006716:	2f08      	cmp	r7, #8
 8006718:	d109      	bne.n	800672e <_printf_i+0x20a>
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	07db      	lsls	r3, r3, #31
 800671e:	d506      	bpl.n	800672e <_printf_i+0x20a>
 8006720:	6863      	ldr	r3, [r4, #4]
 8006722:	6922      	ldr	r2, [r4, #16]
 8006724:	4293      	cmp	r3, r2
 8006726:	dc02      	bgt.n	800672e <_printf_i+0x20a>
 8006728:	2330      	movs	r3, #48	; 0x30
 800672a:	3e01      	subs	r6, #1
 800672c:	7033      	strb	r3, [r6, #0]
 800672e:	9b04      	ldr	r3, [sp, #16]
 8006730:	1b9b      	subs	r3, r3, r6
 8006732:	6123      	str	r3, [r4, #16]
 8006734:	9b07      	ldr	r3, [sp, #28]
 8006736:	aa09      	add	r2, sp, #36	; 0x24
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	0021      	movs	r1, r4
 800673c:	9b06      	ldr	r3, [sp, #24]
 800673e:	9805      	ldr	r0, [sp, #20]
 8006740:	f7ff fe82 	bl	8006448 <_printf_common>
 8006744:	1c43      	adds	r3, r0, #1
 8006746:	d1b3      	bne.n	80066b0 <_printf_i+0x18c>
 8006748:	2001      	movs	r0, #1
 800674a:	4240      	negs	r0, r0
 800674c:	b00b      	add	sp, #44	; 0x2c
 800674e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006750:	08007522 	.word	0x08007522
 8006754:	08007511 	.word	0x08007511

08006758 <siscanf>:
 8006758:	b40e      	push	{r1, r2, r3}
 800675a:	2381      	movs	r3, #129	; 0x81
 800675c:	b570      	push	{r4, r5, r6, lr}
 800675e:	b09d      	sub	sp, #116	; 0x74
 8006760:	ac02      	add	r4, sp, #8
 8006762:	ad21      	add	r5, sp, #132	; 0x84
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	cd40      	ldmia	r5!, {r6}
 8006768:	81a3      	strh	r3, [r4, #12]
 800676a:	9002      	str	r0, [sp, #8]
 800676c:	9006      	str	r0, [sp, #24]
 800676e:	f7f9 fccb 	bl	8000108 <strlen>
 8006772:	4b0b      	ldr	r3, [pc, #44]	; (80067a0 <siscanf+0x48>)
 8006774:	6060      	str	r0, [r4, #4]
 8006776:	6263      	str	r3, [r4, #36]	; 0x24
 8006778:	2300      	movs	r3, #0
 800677a:	6160      	str	r0, [r4, #20]
 800677c:	4809      	ldr	r0, [pc, #36]	; (80067a4 <siscanf+0x4c>)
 800677e:	6363      	str	r3, [r4, #52]	; 0x34
 8006780:	64a3      	str	r3, [r4, #72]	; 0x48
 8006782:	3b01      	subs	r3, #1
 8006784:	81e3      	strh	r3, [r4, #14]
 8006786:	0032      	movs	r2, r6
 8006788:	002b      	movs	r3, r5
 800678a:	0021      	movs	r1, r4
 800678c:	6800      	ldr	r0, [r0, #0]
 800678e:	9501      	str	r5, [sp, #4]
 8006790:	f000 f99e 	bl	8006ad0 <__ssvfiscanf_r>
 8006794:	b01d      	add	sp, #116	; 0x74
 8006796:	bc70      	pop	{r4, r5, r6}
 8006798:	bc08      	pop	{r3}
 800679a:	b003      	add	sp, #12
 800679c:	4718      	bx	r3
 800679e:	46c0      	nop			; (mov r8, r8)
 80067a0:	080067a9 	.word	0x080067a9
 80067a4:	20000010 	.word	0x20000010

080067a8 <__seofread>:
 80067a8:	2000      	movs	r0, #0
 80067aa:	4770      	bx	lr

080067ac <strcpy>:
 80067ac:	1c03      	adds	r3, r0, #0
 80067ae:	780a      	ldrb	r2, [r1, #0]
 80067b0:	3101      	adds	r1, #1
 80067b2:	701a      	strb	r2, [r3, #0]
 80067b4:	3301      	adds	r3, #1
 80067b6:	2a00      	cmp	r2, #0
 80067b8:	d1f9      	bne.n	80067ae <strcpy+0x2>
 80067ba:	4770      	bx	lr

080067bc <strncmp>:
 80067bc:	2300      	movs	r3, #0
 80067be:	b530      	push	{r4, r5, lr}
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d00a      	beq.n	80067da <strncmp+0x1e>
 80067c4:	3a01      	subs	r2, #1
 80067c6:	5cc4      	ldrb	r4, [r0, r3]
 80067c8:	5ccd      	ldrb	r5, [r1, r3]
 80067ca:	42ac      	cmp	r4, r5
 80067cc:	d104      	bne.n	80067d8 <strncmp+0x1c>
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d002      	beq.n	80067d8 <strncmp+0x1c>
 80067d2:	3301      	adds	r3, #1
 80067d4:	2c00      	cmp	r4, #0
 80067d6:	d1f6      	bne.n	80067c6 <strncmp+0xa>
 80067d8:	1b63      	subs	r3, r4, r5
 80067da:	0018      	movs	r0, r3
 80067dc:	bd30      	pop	{r4, r5, pc}

080067de <_strtoul_l.isra.0>:
 80067de:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067e0:	001f      	movs	r7, r3
 80067e2:	000e      	movs	r6, r1
 80067e4:	b087      	sub	sp, #28
 80067e6:	9005      	str	r0, [sp, #20]
 80067e8:	9103      	str	r1, [sp, #12]
 80067ea:	9201      	str	r2, [sp, #4]
 80067ec:	980c      	ldr	r0, [sp, #48]	; 0x30
 80067ee:	7834      	ldrb	r4, [r6, #0]
 80067f0:	f000 f8a2 	bl	8006938 <__locale_ctype_ptr_l>
 80067f4:	2208      	movs	r2, #8
 80067f6:	1900      	adds	r0, r0, r4
 80067f8:	7843      	ldrb	r3, [r0, #1]
 80067fa:	1c75      	adds	r5, r6, #1
 80067fc:	4013      	ands	r3, r2
 80067fe:	d10c      	bne.n	800681a <_strtoul_l.isra.0+0x3c>
 8006800:	2c2d      	cmp	r4, #45	; 0x2d
 8006802:	d10c      	bne.n	800681e <_strtoul_l.isra.0+0x40>
 8006804:	3301      	adds	r3, #1
 8006806:	782c      	ldrb	r4, [r5, #0]
 8006808:	9302      	str	r3, [sp, #8]
 800680a:	1cb5      	adds	r5, r6, #2
 800680c:	2f00      	cmp	r7, #0
 800680e:	d00c      	beq.n	800682a <_strtoul_l.isra.0+0x4c>
 8006810:	2f10      	cmp	r7, #16
 8006812:	d114      	bne.n	800683e <_strtoul_l.isra.0+0x60>
 8006814:	2c30      	cmp	r4, #48	; 0x30
 8006816:	d00a      	beq.n	800682e <_strtoul_l.isra.0+0x50>
 8006818:	e011      	b.n	800683e <_strtoul_l.isra.0+0x60>
 800681a:	002e      	movs	r6, r5
 800681c:	e7e6      	b.n	80067ec <_strtoul_l.isra.0+0xe>
 800681e:	9302      	str	r3, [sp, #8]
 8006820:	2c2b      	cmp	r4, #43	; 0x2b
 8006822:	d1f3      	bne.n	800680c <_strtoul_l.isra.0+0x2e>
 8006824:	782c      	ldrb	r4, [r5, #0]
 8006826:	1cb5      	adds	r5, r6, #2
 8006828:	e7f0      	b.n	800680c <_strtoul_l.isra.0+0x2e>
 800682a:	2c30      	cmp	r4, #48	; 0x30
 800682c:	d12f      	bne.n	800688e <_strtoul_l.isra.0+0xb0>
 800682e:	2220      	movs	r2, #32
 8006830:	782b      	ldrb	r3, [r5, #0]
 8006832:	4393      	bics	r3, r2
 8006834:	2b58      	cmp	r3, #88	; 0x58
 8006836:	d154      	bne.n	80068e2 <_strtoul_l.isra.0+0x104>
 8006838:	2710      	movs	r7, #16
 800683a:	786c      	ldrb	r4, [r5, #1]
 800683c:	3502      	adds	r5, #2
 800683e:	2001      	movs	r0, #1
 8006840:	0039      	movs	r1, r7
 8006842:	4240      	negs	r0, r0
 8006844:	f7f9 fc7c 	bl	8000140 <__udivsi3>
 8006848:	0006      	movs	r6, r0
 800684a:	2001      	movs	r0, #1
 800684c:	0039      	movs	r1, r7
 800684e:	4240      	negs	r0, r0
 8006850:	f7f9 fcfc 	bl	800024c <__aeabi_uidivmod>
 8006854:	2300      	movs	r3, #0
 8006856:	9104      	str	r1, [sp, #16]
 8006858:	2101      	movs	r1, #1
 800685a:	2201      	movs	r2, #1
 800685c:	0018      	movs	r0, r3
 800685e:	468c      	mov	ip, r1
 8006860:	4252      	negs	r2, r2
 8006862:	0021      	movs	r1, r4
 8006864:	3930      	subs	r1, #48	; 0x30
 8006866:	2909      	cmp	r1, #9
 8006868:	d813      	bhi.n	8006892 <_strtoul_l.isra.0+0xb4>
 800686a:	000c      	movs	r4, r1
 800686c:	42a7      	cmp	r7, r4
 800686e:	dd1e      	ble.n	80068ae <_strtoul_l.isra.0+0xd0>
 8006870:	2b00      	cmp	r3, #0
 8006872:	db1a      	blt.n	80068aa <_strtoul_l.isra.0+0xcc>
 8006874:	0013      	movs	r3, r2
 8006876:	4286      	cmp	r6, r0
 8006878:	d306      	bcc.n	8006888 <_strtoul_l.isra.0+0xaa>
 800687a:	d102      	bne.n	8006882 <_strtoul_l.isra.0+0xa4>
 800687c:	9904      	ldr	r1, [sp, #16]
 800687e:	42a1      	cmp	r1, r4
 8006880:	db02      	blt.n	8006888 <_strtoul_l.isra.0+0xaa>
 8006882:	4663      	mov	r3, ip
 8006884:	4378      	muls	r0, r7
 8006886:	1820      	adds	r0, r4, r0
 8006888:	782c      	ldrb	r4, [r5, #0]
 800688a:	3501      	adds	r5, #1
 800688c:	e7e9      	b.n	8006862 <_strtoul_l.isra.0+0x84>
 800688e:	270a      	movs	r7, #10
 8006890:	e7d5      	b.n	800683e <_strtoul_l.isra.0+0x60>
 8006892:	0021      	movs	r1, r4
 8006894:	3941      	subs	r1, #65	; 0x41
 8006896:	2919      	cmp	r1, #25
 8006898:	d801      	bhi.n	800689e <_strtoul_l.isra.0+0xc0>
 800689a:	3c37      	subs	r4, #55	; 0x37
 800689c:	e7e6      	b.n	800686c <_strtoul_l.isra.0+0x8e>
 800689e:	0021      	movs	r1, r4
 80068a0:	3961      	subs	r1, #97	; 0x61
 80068a2:	2919      	cmp	r1, #25
 80068a4:	d803      	bhi.n	80068ae <_strtoul_l.isra.0+0xd0>
 80068a6:	3c57      	subs	r4, #87	; 0x57
 80068a8:	e7e0      	b.n	800686c <_strtoul_l.isra.0+0x8e>
 80068aa:	0013      	movs	r3, r2
 80068ac:	e7ec      	b.n	8006888 <_strtoul_l.isra.0+0xaa>
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	da09      	bge.n	80068c6 <_strtoul_l.isra.0+0xe8>
 80068b2:	2322      	movs	r3, #34	; 0x22
 80068b4:	2001      	movs	r0, #1
 80068b6:	9a05      	ldr	r2, [sp, #20]
 80068b8:	4240      	negs	r0, r0
 80068ba:	6013      	str	r3, [r2, #0]
 80068bc:	9b01      	ldr	r3, [sp, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d10b      	bne.n	80068da <_strtoul_l.isra.0+0xfc>
 80068c2:	b007      	add	sp, #28
 80068c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068c6:	9a02      	ldr	r2, [sp, #8]
 80068c8:	2a00      	cmp	r2, #0
 80068ca:	d000      	beq.n	80068ce <_strtoul_l.isra.0+0xf0>
 80068cc:	4240      	negs	r0, r0
 80068ce:	9a01      	ldr	r2, [sp, #4]
 80068d0:	2a00      	cmp	r2, #0
 80068d2:	d0f6      	beq.n	80068c2 <_strtoul_l.isra.0+0xe4>
 80068d4:	9a03      	ldr	r2, [sp, #12]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d000      	beq.n	80068dc <_strtoul_l.isra.0+0xfe>
 80068da:	1e6a      	subs	r2, r5, #1
 80068dc:	9b01      	ldr	r3, [sp, #4]
 80068de:	601a      	str	r2, [r3, #0]
 80068e0:	e7ef      	b.n	80068c2 <_strtoul_l.isra.0+0xe4>
 80068e2:	2430      	movs	r4, #48	; 0x30
 80068e4:	2f00      	cmp	r7, #0
 80068e6:	d1aa      	bne.n	800683e <_strtoul_l.isra.0+0x60>
 80068e8:	3708      	adds	r7, #8
 80068ea:	e7a8      	b.n	800683e <_strtoul_l.isra.0+0x60>

080068ec <_strtoul_r>:
 80068ec:	b513      	push	{r0, r1, r4, lr}
 80068ee:	4c05      	ldr	r4, [pc, #20]	; (8006904 <_strtoul_r+0x18>)
 80068f0:	6824      	ldr	r4, [r4, #0]
 80068f2:	6a24      	ldr	r4, [r4, #32]
 80068f4:	2c00      	cmp	r4, #0
 80068f6:	d100      	bne.n	80068fa <_strtoul_r+0xe>
 80068f8:	4c03      	ldr	r4, [pc, #12]	; (8006908 <_strtoul_r+0x1c>)
 80068fa:	9400      	str	r4, [sp, #0]
 80068fc:	f7ff ff6f 	bl	80067de <_strtoul_l.isra.0>
 8006900:	bd16      	pop	{r1, r2, r4, pc}
 8006902:	46c0      	nop			; (mov r8, r8)
 8006904:	20000010 	.word	0x20000010
 8006908:	200000bc 	.word	0x200000bc

0800690c <strtoul>:
 800690c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800690e:	0013      	movs	r3, r2
 8006910:	4a06      	ldr	r2, [pc, #24]	; (800692c <strtoul+0x20>)
 8006912:	0005      	movs	r5, r0
 8006914:	6810      	ldr	r0, [r2, #0]
 8006916:	6a04      	ldr	r4, [r0, #32]
 8006918:	2c00      	cmp	r4, #0
 800691a:	d100      	bne.n	800691e <strtoul+0x12>
 800691c:	4c04      	ldr	r4, [pc, #16]	; (8006930 <strtoul+0x24>)
 800691e:	000a      	movs	r2, r1
 8006920:	9400      	str	r4, [sp, #0]
 8006922:	0029      	movs	r1, r5
 8006924:	f7ff ff5b 	bl	80067de <_strtoul_l.isra.0>
 8006928:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 800692a:	46c0      	nop			; (mov r8, r8)
 800692c:	20000010 	.word	0x20000010
 8006930:	200000bc 	.word	0x200000bc

08006934 <__env_lock>:
 8006934:	4770      	bx	lr

08006936 <__env_unlock>:
 8006936:	4770      	bx	lr

08006938 <__locale_ctype_ptr_l>:
 8006938:	30ec      	adds	r0, #236	; 0xec
 800693a:	6800      	ldr	r0, [r0, #0]
 800693c:	4770      	bx	lr
	...

08006940 <__locale_ctype_ptr>:
 8006940:	4b04      	ldr	r3, [pc, #16]	; (8006954 <__locale_ctype_ptr+0x14>)
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d100      	bne.n	800694c <__locale_ctype_ptr+0xc>
 800694a:	4b03      	ldr	r3, [pc, #12]	; (8006958 <__locale_ctype_ptr+0x18>)
 800694c:	33ec      	adds	r3, #236	; 0xec
 800694e:	6818      	ldr	r0, [r3, #0]
 8006950:	4770      	bx	lr
 8006952:	46c0      	nop			; (mov r8, r8)
 8006954:	20000010 	.word	0x20000010
 8006958:	200000bc 	.word	0x200000bc

0800695c <__ascii_mbtowc>:
 800695c:	b082      	sub	sp, #8
 800695e:	2900      	cmp	r1, #0
 8006960:	d100      	bne.n	8006964 <__ascii_mbtowc+0x8>
 8006962:	a901      	add	r1, sp, #4
 8006964:	1e10      	subs	r0, r2, #0
 8006966:	d006      	beq.n	8006976 <__ascii_mbtowc+0x1a>
 8006968:	2b00      	cmp	r3, #0
 800696a:	d006      	beq.n	800697a <__ascii_mbtowc+0x1e>
 800696c:	7813      	ldrb	r3, [r2, #0]
 800696e:	600b      	str	r3, [r1, #0]
 8006970:	7810      	ldrb	r0, [r2, #0]
 8006972:	1e43      	subs	r3, r0, #1
 8006974:	4198      	sbcs	r0, r3
 8006976:	b002      	add	sp, #8
 8006978:	4770      	bx	lr
 800697a:	2002      	movs	r0, #2
 800697c:	4240      	negs	r0, r0
 800697e:	e7fa      	b.n	8006976 <__ascii_mbtowc+0x1a>

08006980 <memchr>:
 8006980:	b2c9      	uxtb	r1, r1
 8006982:	1882      	adds	r2, r0, r2
 8006984:	4290      	cmp	r0, r2
 8006986:	d101      	bne.n	800698c <memchr+0xc>
 8006988:	2000      	movs	r0, #0
 800698a:	4770      	bx	lr
 800698c:	7803      	ldrb	r3, [r0, #0]
 800698e:	428b      	cmp	r3, r1
 8006990:	d0fb      	beq.n	800698a <memchr+0xa>
 8006992:	3001      	adds	r0, #1
 8006994:	e7f6      	b.n	8006984 <memchr+0x4>

08006996 <memcpy>:
 8006996:	2300      	movs	r3, #0
 8006998:	b510      	push	{r4, lr}
 800699a:	429a      	cmp	r2, r3
 800699c:	d100      	bne.n	80069a0 <memcpy+0xa>
 800699e:	bd10      	pop	{r4, pc}
 80069a0:	5ccc      	ldrb	r4, [r1, r3]
 80069a2:	54c4      	strb	r4, [r0, r3]
 80069a4:	3301      	adds	r3, #1
 80069a6:	e7f8      	b.n	800699a <memcpy+0x4>

080069a8 <memmove>:
 80069a8:	b510      	push	{r4, lr}
 80069aa:	4288      	cmp	r0, r1
 80069ac:	d902      	bls.n	80069b4 <memmove+0xc>
 80069ae:	188b      	adds	r3, r1, r2
 80069b0:	4298      	cmp	r0, r3
 80069b2:	d308      	bcc.n	80069c6 <memmove+0x1e>
 80069b4:	2300      	movs	r3, #0
 80069b6:	429a      	cmp	r2, r3
 80069b8:	d007      	beq.n	80069ca <memmove+0x22>
 80069ba:	5ccc      	ldrb	r4, [r1, r3]
 80069bc:	54c4      	strb	r4, [r0, r3]
 80069be:	3301      	adds	r3, #1
 80069c0:	e7f9      	b.n	80069b6 <memmove+0xe>
 80069c2:	5c8b      	ldrb	r3, [r1, r2]
 80069c4:	5483      	strb	r3, [r0, r2]
 80069c6:	3a01      	subs	r2, #1
 80069c8:	d2fb      	bcs.n	80069c2 <memmove+0x1a>
 80069ca:	bd10      	pop	{r4, pc}

080069cc <_realloc_r>:
 80069cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ce:	0007      	movs	r7, r0
 80069d0:	000d      	movs	r5, r1
 80069d2:	0016      	movs	r6, r2
 80069d4:	2900      	cmp	r1, #0
 80069d6:	d105      	bne.n	80069e4 <_realloc_r+0x18>
 80069d8:	0011      	movs	r1, r2
 80069da:	f7ff f8a3 	bl	8005b24 <_malloc_r>
 80069de:	0004      	movs	r4, r0
 80069e0:	0020      	movs	r0, r4
 80069e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069e4:	2a00      	cmp	r2, #0
 80069e6:	d103      	bne.n	80069f0 <_realloc_r+0x24>
 80069e8:	f7ff f852 	bl	8005a90 <_free_r>
 80069ec:	0034      	movs	r4, r6
 80069ee:	e7f7      	b.n	80069e0 <_realloc_r+0x14>
 80069f0:	f000 fc6a 	bl	80072c8 <_malloc_usable_size_r>
 80069f4:	002c      	movs	r4, r5
 80069f6:	4286      	cmp	r6, r0
 80069f8:	d9f2      	bls.n	80069e0 <_realloc_r+0x14>
 80069fa:	0031      	movs	r1, r6
 80069fc:	0038      	movs	r0, r7
 80069fe:	f7ff f891 	bl	8005b24 <_malloc_r>
 8006a02:	1e04      	subs	r4, r0, #0
 8006a04:	d0ec      	beq.n	80069e0 <_realloc_r+0x14>
 8006a06:	0029      	movs	r1, r5
 8006a08:	0032      	movs	r2, r6
 8006a0a:	f7ff ffc4 	bl	8006996 <memcpy>
 8006a0e:	0029      	movs	r1, r5
 8006a10:	0038      	movs	r0, r7
 8006a12:	f7ff f83d 	bl	8005a90 <_free_r>
 8006a16:	e7e3      	b.n	80069e0 <_realloc_r+0x14>

08006a18 <_sungetc_r>:
 8006a18:	b570      	push	{r4, r5, r6, lr}
 8006a1a:	0014      	movs	r4, r2
 8006a1c:	1c4b      	adds	r3, r1, #1
 8006a1e:	d103      	bne.n	8006a28 <_sungetc_r+0x10>
 8006a20:	2501      	movs	r5, #1
 8006a22:	426d      	negs	r5, r5
 8006a24:	0028      	movs	r0, r5
 8006a26:	bd70      	pop	{r4, r5, r6, pc}
 8006a28:	8993      	ldrh	r3, [r2, #12]
 8006a2a:	2220      	movs	r2, #32
 8006a2c:	4393      	bics	r3, r2
 8006a2e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8006a30:	81a3      	strh	r3, [r4, #12]
 8006a32:	b2ce      	uxtb	r6, r1
 8006a34:	b2cd      	uxtb	r5, r1
 8006a36:	6863      	ldr	r3, [r4, #4]
 8006a38:	2a00      	cmp	r2, #0
 8006a3a:	d010      	beq.n	8006a5e <_sungetc_r+0x46>
 8006a3c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	da07      	bge.n	8006a52 <_sungetc_r+0x3a>
 8006a42:	6823      	ldr	r3, [r4, #0]
 8006a44:	3b01      	subs	r3, #1
 8006a46:	6023      	str	r3, [r4, #0]
 8006a48:	701e      	strb	r6, [r3, #0]
 8006a4a:	6863      	ldr	r3, [r4, #4]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	6063      	str	r3, [r4, #4]
 8006a50:	e7e8      	b.n	8006a24 <_sungetc_r+0xc>
 8006a52:	0021      	movs	r1, r4
 8006a54:	f000 fbee 	bl	8007234 <__submore>
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	d0f2      	beq.n	8006a42 <_sungetc_r+0x2a>
 8006a5c:	e7e0      	b.n	8006a20 <_sungetc_r+0x8>
 8006a5e:	6921      	ldr	r1, [r4, #16]
 8006a60:	6822      	ldr	r2, [r4, #0]
 8006a62:	2900      	cmp	r1, #0
 8006a64:	d007      	beq.n	8006a76 <_sungetc_r+0x5e>
 8006a66:	4291      	cmp	r1, r2
 8006a68:	d205      	bcs.n	8006a76 <_sungetc_r+0x5e>
 8006a6a:	1e51      	subs	r1, r2, #1
 8006a6c:	7808      	ldrb	r0, [r1, #0]
 8006a6e:	4285      	cmp	r5, r0
 8006a70:	d101      	bne.n	8006a76 <_sungetc_r+0x5e>
 8006a72:	6021      	str	r1, [r4, #0]
 8006a74:	e7ea      	b.n	8006a4c <_sungetc_r+0x34>
 8006a76:	6423      	str	r3, [r4, #64]	; 0x40
 8006a78:	0023      	movs	r3, r4
 8006a7a:	3344      	adds	r3, #68	; 0x44
 8006a7c:	6363      	str	r3, [r4, #52]	; 0x34
 8006a7e:	2303      	movs	r3, #3
 8006a80:	63a3      	str	r3, [r4, #56]	; 0x38
 8006a82:	0023      	movs	r3, r4
 8006a84:	3346      	adds	r3, #70	; 0x46
 8006a86:	63e2      	str	r2, [r4, #60]	; 0x3c
 8006a88:	701e      	strb	r6, [r3, #0]
 8006a8a:	6023      	str	r3, [r4, #0]
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e7de      	b.n	8006a4e <_sungetc_r+0x36>

08006a90 <__ssrefill_r>:
 8006a90:	b510      	push	{r4, lr}
 8006a92:	000c      	movs	r4, r1
 8006a94:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8006a96:	2900      	cmp	r1, #0
 8006a98:	d00e      	beq.n	8006ab8 <__ssrefill_r+0x28>
 8006a9a:	0023      	movs	r3, r4
 8006a9c:	3344      	adds	r3, #68	; 0x44
 8006a9e:	4299      	cmp	r1, r3
 8006aa0:	d001      	beq.n	8006aa6 <__ssrefill_r+0x16>
 8006aa2:	f7fe fff5 	bl	8005a90 <_free_r>
 8006aa6:	2000      	movs	r0, #0
 8006aa8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006aaa:	6360      	str	r0, [r4, #52]	; 0x34
 8006aac:	6063      	str	r3, [r4, #4]
 8006aae:	4283      	cmp	r3, r0
 8006ab0:	d002      	beq.n	8006ab8 <__ssrefill_r+0x28>
 8006ab2:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006ab4:	6023      	str	r3, [r4, #0]
 8006ab6:	bd10      	pop	{r4, pc}
 8006ab8:	6923      	ldr	r3, [r4, #16]
 8006aba:	2001      	movs	r0, #1
 8006abc:	6023      	str	r3, [r4, #0]
 8006abe:	2300      	movs	r3, #0
 8006ac0:	89a2      	ldrh	r2, [r4, #12]
 8006ac2:	6063      	str	r3, [r4, #4]
 8006ac4:	3320      	adds	r3, #32
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	81a3      	strh	r3, [r4, #12]
 8006aca:	4240      	negs	r0, r0
 8006acc:	e7f3      	b.n	8006ab6 <__ssrefill_r+0x26>
	...

08006ad0 <__ssvfiscanf_r>:
 8006ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ad2:	4cbd      	ldr	r4, [pc, #756]	; (8006dc8 <__ssvfiscanf_r+0x2f8>)
 8006ad4:	2586      	movs	r5, #134	; 0x86
 8006ad6:	44a5      	add	sp, r4
 8006ad8:	9303      	str	r3, [sp, #12]
 8006ada:	2300      	movs	r3, #0
 8006adc:	9348      	str	r3, [sp, #288]	; 0x120
 8006ade:	9349      	str	r3, [sp, #292]	; 0x124
 8006ae0:	ab05      	add	r3, sp, #20
 8006ae2:	934a      	str	r3, [sp, #296]	; 0x128
 8006ae4:	23be      	movs	r3, #190	; 0xbe
 8006ae6:	006d      	lsls	r5, r5, #1
 8006ae8:	9000      	str	r0, [sp, #0]
 8006aea:	000c      	movs	r4, r1
 8006aec:	a802      	add	r0, sp, #8
 8006aee:	49b7      	ldr	r1, [pc, #732]	; (8006dcc <__ssvfiscanf_r+0x2fc>)
 8006af0:	005b      	lsls	r3, r3, #1
 8006af2:	1940      	adds	r0, r0, r5
 8006af4:	27c0      	movs	r7, #192	; 0xc0
 8006af6:	50c1      	str	r1, [r0, r3]
 8006af8:	ab02      	add	r3, sp, #8
 8006afa:	195b      	adds	r3, r3, r5
 8006afc:	0015      	movs	r5, r2
 8006afe:	49b4      	ldr	r1, [pc, #720]	; (8006dd0 <__ssvfiscanf_r+0x300>)
 8006b00:	007f      	lsls	r7, r7, #1
 8006b02:	51d9      	str	r1, [r3, r7]
 8006b04:	782b      	ldrb	r3, [r5, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d100      	bne.n	8006b0c <__ssvfiscanf_r+0x3c>
 8006b0a:	e15b      	b.n	8006dc4 <__ssvfiscanf_r+0x2f4>
 8006b0c:	f7ff ff18 	bl	8006940 <__locale_ctype_ptr>
 8006b10:	2208      	movs	r2, #8
 8006b12:	782b      	ldrb	r3, [r5, #0]
 8006b14:	18c0      	adds	r0, r0, r3
 8006b16:	9301      	str	r3, [sp, #4]
 8006b18:	7843      	ldrb	r3, [r0, #1]
 8006b1a:	4013      	ands	r3, r2
 8006b1c:	d141      	bne.n	8006ba2 <__ssvfiscanf_r+0xd2>
 8006b1e:	9a01      	ldr	r2, [sp, #4]
 8006b20:	1c6e      	adds	r6, r5, #1
 8006b22:	2a25      	cmp	r2, #37	; 0x25
 8006b24:	d000      	beq.n	8006b28 <__ssvfiscanf_r+0x58>
 8006b26:	e0a8      	b.n	8006c7a <__ssvfiscanf_r+0x1aa>
 8006b28:	9347      	str	r3, [sp, #284]	; 0x11c
 8006b2a:	9345      	str	r3, [sp, #276]	; 0x114
 8006b2c:	786b      	ldrb	r3, [r5, #1]
 8006b2e:	2b2a      	cmp	r3, #42	; 0x2a
 8006b30:	d102      	bne.n	8006b38 <__ssvfiscanf_r+0x68>
 8006b32:	3b1a      	subs	r3, #26
 8006b34:	9345      	str	r3, [sp, #276]	; 0x114
 8006b36:	1cae      	adds	r6, r5, #2
 8006b38:	0035      	movs	r5, r6
 8006b3a:	220a      	movs	r2, #10
 8006b3c:	7829      	ldrb	r1, [r5, #0]
 8006b3e:	000b      	movs	r3, r1
 8006b40:	3b30      	subs	r3, #48	; 0x30
 8006b42:	2b09      	cmp	r3, #9
 8006b44:	d948      	bls.n	8006bd8 <__ssvfiscanf_r+0x108>
 8006b46:	4ea3      	ldr	r6, [pc, #652]	; (8006dd4 <__ssvfiscanf_r+0x304>)
 8006b48:	2203      	movs	r2, #3
 8006b4a:	0030      	movs	r0, r6
 8006b4c:	f7ff ff18 	bl	8006980 <memchr>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	d007      	beq.n	8006b64 <__ssvfiscanf_r+0x94>
 8006b54:	2301      	movs	r3, #1
 8006b56:	1b80      	subs	r0, r0, r6
 8006b58:	4083      	lsls	r3, r0
 8006b5a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006b5c:	3501      	adds	r5, #1
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	9202      	str	r2, [sp, #8]
 8006b62:	9345      	str	r3, [sp, #276]	; 0x114
 8006b64:	782b      	ldrb	r3, [r5, #0]
 8006b66:	1c6e      	adds	r6, r5, #1
 8006b68:	2b67      	cmp	r3, #103	; 0x67
 8006b6a:	d858      	bhi.n	8006c1e <__ssvfiscanf_r+0x14e>
 8006b6c:	2b65      	cmp	r3, #101	; 0x65
 8006b6e:	d300      	bcc.n	8006b72 <__ssvfiscanf_r+0xa2>
 8006b70:	e0dd      	b.n	8006d2e <__ssvfiscanf_r+0x25e>
 8006b72:	2b47      	cmp	r3, #71	; 0x47
 8006b74:	d838      	bhi.n	8006be8 <__ssvfiscanf_r+0x118>
 8006b76:	2b45      	cmp	r3, #69	; 0x45
 8006b78:	d300      	bcc.n	8006b7c <__ssvfiscanf_r+0xac>
 8006b7a:	e0d8      	b.n	8006d2e <__ssvfiscanf_r+0x25e>
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d100      	bne.n	8006b82 <__ssvfiscanf_r+0xb2>
 8006b80:	e11d      	b.n	8006dbe <__ssvfiscanf_r+0x2ee>
 8006b82:	2b25      	cmp	r3, #37	; 0x25
 8006b84:	d079      	beq.n	8006c7a <__ssvfiscanf_r+0x1aa>
 8006b86:	2303      	movs	r3, #3
 8006b88:	934b      	str	r3, [sp, #300]	; 0x12c
 8006b8a:	3307      	adds	r3, #7
 8006b8c:	9346      	str	r3, [sp, #280]	; 0x118
 8006b8e:	e053      	b.n	8006c38 <__ssvfiscanf_r+0x168>
 8006b90:	9a49      	ldr	r2, [sp, #292]	; 0x124
 8006b92:	3301      	adds	r3, #1
 8006b94:	9201      	str	r2, [sp, #4]
 8006b96:	3201      	adds	r2, #1
 8006b98:	9249      	str	r2, [sp, #292]	; 0x124
 8006b9a:	6862      	ldr	r2, [r4, #4]
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	3a01      	subs	r2, #1
 8006ba0:	6062      	str	r2, [r4, #4]
 8006ba2:	6863      	ldr	r3, [r4, #4]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	dd0b      	ble.n	8006bc0 <__ssvfiscanf_r+0xf0>
 8006ba8:	f7ff feca 	bl	8006940 <__locale_ctype_ptr>
 8006bac:	2108      	movs	r1, #8
 8006bae:	6823      	ldr	r3, [r4, #0]
 8006bb0:	781a      	ldrb	r2, [r3, #0]
 8006bb2:	1880      	adds	r0, r0, r2
 8006bb4:	7842      	ldrb	r2, [r0, #1]
 8006bb6:	420a      	tst	r2, r1
 8006bb8:	d1ea      	bne.n	8006b90 <__ssvfiscanf_r+0xc0>
 8006bba:	1c6e      	adds	r6, r5, #1
 8006bbc:	0035      	movs	r5, r6
 8006bbe:	e7a1      	b.n	8006b04 <__ssvfiscanf_r+0x34>
 8006bc0:	2286      	movs	r2, #134	; 0x86
 8006bc2:	ab02      	add	r3, sp, #8
 8006bc4:	0052      	lsls	r2, r2, #1
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	59db      	ldr	r3, [r3, r7]
 8006bca:	0021      	movs	r1, r4
 8006bcc:	9800      	ldr	r0, [sp, #0]
 8006bce:	9301      	str	r3, [sp, #4]
 8006bd0:	4798      	blx	r3
 8006bd2:	2800      	cmp	r0, #0
 8006bd4:	d0e8      	beq.n	8006ba8 <__ssvfiscanf_r+0xd8>
 8006bd6:	e7f0      	b.n	8006bba <__ssvfiscanf_r+0xea>
 8006bd8:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8006bda:	3501      	adds	r5, #1
 8006bdc:	9302      	str	r3, [sp, #8]
 8006bde:	4353      	muls	r3, r2
 8006be0:	3b30      	subs	r3, #48	; 0x30
 8006be2:	1859      	adds	r1, r3, r1
 8006be4:	9147      	str	r1, [sp, #284]	; 0x11c
 8006be6:	e7a9      	b.n	8006b3c <__ssvfiscanf_r+0x6c>
 8006be8:	2b5b      	cmp	r3, #91	; 0x5b
 8006bea:	d100      	bne.n	8006bee <__ssvfiscanf_r+0x11e>
 8006bec:	e077      	b.n	8006cde <__ssvfiscanf_r+0x20e>
 8006bee:	d80f      	bhi.n	8006c10 <__ssvfiscanf_r+0x140>
 8006bf0:	2b58      	cmp	r3, #88	; 0x58
 8006bf2:	d1c8      	bne.n	8006b86 <__ssvfiscanf_r+0xb6>
 8006bf4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006bf6:	9201      	str	r2, [sp, #4]
 8006bf8:	2280      	movs	r2, #128	; 0x80
 8006bfa:	9901      	ldr	r1, [sp, #4]
 8006bfc:	0092      	lsls	r2, r2, #2
 8006bfe:	430a      	orrs	r2, r1
 8006c00:	9245      	str	r2, [sp, #276]	; 0x114
 8006c02:	2210      	movs	r2, #16
 8006c04:	9246      	str	r2, [sp, #280]	; 0x118
 8006c06:	2203      	movs	r2, #3
 8006c08:	2b6e      	cmp	r3, #110	; 0x6e
 8006c0a:	dd14      	ble.n	8006c36 <__ssvfiscanf_r+0x166>
 8006c0c:	3201      	adds	r2, #1
 8006c0e:	e012      	b.n	8006c36 <__ssvfiscanf_r+0x166>
 8006c10:	2b63      	cmp	r3, #99	; 0x63
 8006c12:	d100      	bne.n	8006c16 <__ssvfiscanf_r+0x146>
 8006c14:	e071      	b.n	8006cfa <__ssvfiscanf_r+0x22a>
 8006c16:	2b64      	cmp	r3, #100	; 0x64
 8006c18:	d1b5      	bne.n	8006b86 <__ssvfiscanf_r+0xb6>
 8006c1a:	220a      	movs	r2, #10
 8006c1c:	e7f2      	b.n	8006c04 <__ssvfiscanf_r+0x134>
 8006c1e:	2b70      	cmp	r3, #112	; 0x70
 8006c20:	d052      	beq.n	8006cc8 <__ssvfiscanf_r+0x1f8>
 8006c22:	d822      	bhi.n	8006c6a <__ssvfiscanf_r+0x19a>
 8006c24:	2b6e      	cmp	r3, #110	; 0x6e
 8006c26:	d100      	bne.n	8006c2a <__ssvfiscanf_r+0x15a>
 8006c28:	e06f      	b.n	8006d0a <__ssvfiscanf_r+0x23a>
 8006c2a:	d854      	bhi.n	8006cd6 <__ssvfiscanf_r+0x206>
 8006c2c:	2b69      	cmp	r3, #105	; 0x69
 8006c2e:	d1aa      	bne.n	8006b86 <__ssvfiscanf_r+0xb6>
 8006c30:	2300      	movs	r3, #0
 8006c32:	2203      	movs	r2, #3
 8006c34:	9346      	str	r3, [sp, #280]	; 0x118
 8006c36:	924b      	str	r2, [sp, #300]	; 0x12c
 8006c38:	6863      	ldr	r3, [r4, #4]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	dc00      	bgt.n	8006c40 <__ssvfiscanf_r+0x170>
 8006c3e:	e078      	b.n	8006d32 <__ssvfiscanf_r+0x262>
 8006c40:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8006c42:	9301      	str	r3, [sp, #4]
 8006c44:	065b      	lsls	r3, r3, #25
 8006c46:	d400      	bmi.n	8006c4a <__ssvfiscanf_r+0x17a>
 8006c48:	e08b      	b.n	8006d62 <__ssvfiscanf_r+0x292>
 8006c4a:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 8006c4c:	2b02      	cmp	r3, #2
 8006c4e:	dd00      	ble.n	8006c52 <__ssvfiscanf_r+0x182>
 8006c50:	e09d      	b.n	8006d8e <__ssvfiscanf_r+0x2be>
 8006c52:	ab03      	add	r3, sp, #12
 8006c54:	0022      	movs	r2, r4
 8006c56:	a945      	add	r1, sp, #276	; 0x114
 8006c58:	9800      	ldr	r0, [sp, #0]
 8006c5a:	f000 f8bf 	bl	8006ddc <_scanf_chars>
 8006c5e:	2801      	cmp	r0, #1
 8006c60:	d100      	bne.n	8006c64 <__ssvfiscanf_r+0x194>
 8006c62:	e0af      	b.n	8006dc4 <__ssvfiscanf_r+0x2f4>
 8006c64:	2802      	cmp	r0, #2
 8006c66:	d1a9      	bne.n	8006bbc <__ssvfiscanf_r+0xec>
 8006c68:	e025      	b.n	8006cb6 <__ssvfiscanf_r+0x1e6>
 8006c6a:	2b75      	cmp	r3, #117	; 0x75
 8006c6c:	d0d5      	beq.n	8006c1a <__ssvfiscanf_r+0x14a>
 8006c6e:	2b78      	cmp	r3, #120	; 0x78
 8006c70:	d0c0      	beq.n	8006bf4 <__ssvfiscanf_r+0x124>
 8006c72:	2b73      	cmp	r3, #115	; 0x73
 8006c74:	d187      	bne.n	8006b86 <__ssvfiscanf_r+0xb6>
 8006c76:	2302      	movs	r3, #2
 8006c78:	e03d      	b.n	8006cf6 <__ssvfiscanf_r+0x226>
 8006c7a:	6863      	ldr	r3, [r4, #4]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	dd0f      	ble.n	8006ca0 <__ssvfiscanf_r+0x1d0>
 8006c80:	6823      	ldr	r3, [r4, #0]
 8006c82:	9901      	ldr	r1, [sp, #4]
 8006c84:	781a      	ldrb	r2, [r3, #0]
 8006c86:	4291      	cmp	r1, r2
 8006c88:	d000      	beq.n	8006c8c <__ssvfiscanf_r+0x1bc>
 8006c8a:	e09b      	b.n	8006dc4 <__ssvfiscanf_r+0x2f4>
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	6862      	ldr	r2, [r4, #4]
 8006c90:	6023      	str	r3, [r4, #0]
 8006c92:	9b49      	ldr	r3, [sp, #292]	; 0x124
 8006c94:	3a01      	subs	r2, #1
 8006c96:	9301      	str	r3, [sp, #4]
 8006c98:	3301      	adds	r3, #1
 8006c9a:	6062      	str	r2, [r4, #4]
 8006c9c:	9349      	str	r3, [sp, #292]	; 0x124
 8006c9e:	e78d      	b.n	8006bbc <__ssvfiscanf_r+0xec>
 8006ca0:	2286      	movs	r2, #134	; 0x86
 8006ca2:	ab02      	add	r3, sp, #8
 8006ca4:	0052      	lsls	r2, r2, #1
 8006ca6:	189b      	adds	r3, r3, r2
 8006ca8:	59db      	ldr	r3, [r3, r7]
 8006caa:	0021      	movs	r1, r4
 8006cac:	9800      	ldr	r0, [sp, #0]
 8006cae:	9302      	str	r3, [sp, #8]
 8006cb0:	4798      	blx	r3
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	d0e4      	beq.n	8006c80 <__ssvfiscanf_r+0x1b0>
 8006cb6:	9848      	ldr	r0, [sp, #288]	; 0x120
 8006cb8:	2800      	cmp	r0, #0
 8006cba:	d000      	beq.n	8006cbe <__ssvfiscanf_r+0x1ee>
 8006cbc:	e07b      	b.n	8006db6 <__ssvfiscanf_r+0x2e6>
 8006cbe:	3801      	subs	r0, #1
 8006cc0:	23a7      	movs	r3, #167	; 0xa7
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	449d      	add	sp, r3
 8006cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cc8:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8006cca:	9201      	str	r2, [sp, #4]
 8006ccc:	2220      	movs	r2, #32
 8006cce:	9901      	ldr	r1, [sp, #4]
 8006cd0:	430a      	orrs	r2, r1
 8006cd2:	9245      	str	r2, [sp, #276]	; 0x114
 8006cd4:	e78e      	b.n	8006bf4 <__ssvfiscanf_r+0x124>
 8006cd6:	2308      	movs	r3, #8
 8006cd8:	2204      	movs	r2, #4
 8006cda:	9346      	str	r3, [sp, #280]	; 0x118
 8006cdc:	e7ab      	b.n	8006c36 <__ssvfiscanf_r+0x166>
 8006cde:	0031      	movs	r1, r6
 8006ce0:	a805      	add	r0, sp, #20
 8006ce2:	f000 f9df 	bl	80070a4 <__sccl>
 8006ce6:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8006ce8:	0006      	movs	r6, r0
 8006cea:	9301      	str	r3, [sp, #4]
 8006cec:	2340      	movs	r3, #64	; 0x40
 8006cee:	9a01      	ldr	r2, [sp, #4]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	9345      	str	r3, [sp, #276]	; 0x114
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	934b      	str	r3, [sp, #300]	; 0x12c
 8006cf8:	e79e      	b.n	8006c38 <__ssvfiscanf_r+0x168>
 8006cfa:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8006cfc:	9301      	str	r3, [sp, #4]
 8006cfe:	2340      	movs	r3, #64	; 0x40
 8006d00:	9a01      	ldr	r2, [sp, #4]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	9345      	str	r3, [sp, #276]	; 0x114
 8006d06:	2300      	movs	r3, #0
 8006d08:	e7f5      	b.n	8006cf6 <__ssvfiscanf_r+0x226>
 8006d0a:	9945      	ldr	r1, [sp, #276]	; 0x114
 8006d0c:	06cb      	lsls	r3, r1, #27
 8006d0e:	d500      	bpl.n	8006d12 <__ssvfiscanf_r+0x242>
 8006d10:	e754      	b.n	8006bbc <__ssvfiscanf_r+0xec>
 8006d12:	9b03      	ldr	r3, [sp, #12]
 8006d14:	9a49      	ldr	r2, [sp, #292]	; 0x124
 8006d16:	07c8      	lsls	r0, r1, #31
 8006d18:	d504      	bpl.n	8006d24 <__ssvfiscanf_r+0x254>
 8006d1a:	1d19      	adds	r1, r3, #4
 8006d1c:	9103      	str	r1, [sp, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	801a      	strh	r2, [r3, #0]
 8006d22:	e74b      	b.n	8006bbc <__ssvfiscanf_r+0xec>
 8006d24:	1d19      	adds	r1, r3, #4
 8006d26:	9103      	str	r1, [sp, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	601a      	str	r2, [r3, #0]
 8006d2c:	e746      	b.n	8006bbc <__ssvfiscanf_r+0xec>
 8006d2e:	2305      	movs	r3, #5
 8006d30:	e7e1      	b.n	8006cf6 <__ssvfiscanf_r+0x226>
 8006d32:	2286      	movs	r2, #134	; 0x86
 8006d34:	ab02      	add	r3, sp, #8
 8006d36:	0052      	lsls	r2, r2, #1
 8006d38:	189b      	adds	r3, r3, r2
 8006d3a:	59db      	ldr	r3, [r3, r7]
 8006d3c:	0021      	movs	r1, r4
 8006d3e:	9800      	ldr	r0, [sp, #0]
 8006d40:	9301      	str	r3, [sp, #4]
 8006d42:	4798      	blx	r3
 8006d44:	2800      	cmp	r0, #0
 8006d46:	d100      	bne.n	8006d4a <__ssvfiscanf_r+0x27a>
 8006d48:	e77a      	b.n	8006c40 <__ssvfiscanf_r+0x170>
 8006d4a:	e7b4      	b.n	8006cb6 <__ssvfiscanf_r+0x1e6>
 8006d4c:	9a49      	ldr	r2, [sp, #292]	; 0x124
 8006d4e:	9201      	str	r2, [sp, #4]
 8006d50:	3201      	adds	r2, #1
 8006d52:	9249      	str	r2, [sp, #292]	; 0x124
 8006d54:	6862      	ldr	r2, [r4, #4]
 8006d56:	3a01      	subs	r2, #1
 8006d58:	6062      	str	r2, [r4, #4]
 8006d5a:	2a00      	cmp	r2, #0
 8006d5c:	dd0b      	ble.n	8006d76 <__ssvfiscanf_r+0x2a6>
 8006d5e:	3301      	adds	r3, #1
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	f7ff fded 	bl	8006940 <__locale_ctype_ptr>
 8006d66:	2108      	movs	r1, #8
 8006d68:	6823      	ldr	r3, [r4, #0]
 8006d6a:	781a      	ldrb	r2, [r3, #0]
 8006d6c:	1880      	adds	r0, r0, r2
 8006d6e:	7842      	ldrb	r2, [r0, #1]
 8006d70:	420a      	tst	r2, r1
 8006d72:	d1eb      	bne.n	8006d4c <__ssvfiscanf_r+0x27c>
 8006d74:	e769      	b.n	8006c4a <__ssvfiscanf_r+0x17a>
 8006d76:	2286      	movs	r2, #134	; 0x86
 8006d78:	ab02      	add	r3, sp, #8
 8006d7a:	0052      	lsls	r2, r2, #1
 8006d7c:	189b      	adds	r3, r3, r2
 8006d7e:	59db      	ldr	r3, [r3, r7]
 8006d80:	0021      	movs	r1, r4
 8006d82:	9800      	ldr	r0, [sp, #0]
 8006d84:	9301      	str	r3, [sp, #4]
 8006d86:	4798      	blx	r3
 8006d88:	2800      	cmp	r0, #0
 8006d8a:	d0ea      	beq.n	8006d62 <__ssvfiscanf_r+0x292>
 8006d8c:	e793      	b.n	8006cb6 <__ssvfiscanf_r+0x1e6>
 8006d8e:	2b04      	cmp	r3, #4
 8006d90:	dc06      	bgt.n	8006da0 <__ssvfiscanf_r+0x2d0>
 8006d92:	ab03      	add	r3, sp, #12
 8006d94:	0022      	movs	r2, r4
 8006d96:	a945      	add	r1, sp, #276	; 0x114
 8006d98:	9800      	ldr	r0, [sp, #0]
 8006d9a:	f000 f883 	bl	8006ea4 <_scanf_i>
 8006d9e:	e75e      	b.n	8006c5e <__ssvfiscanf_r+0x18e>
 8006da0:	4b0d      	ldr	r3, [pc, #52]	; (8006dd8 <__ssvfiscanf_r+0x308>)
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d100      	bne.n	8006da8 <__ssvfiscanf_r+0x2d8>
 8006da6:	e709      	b.n	8006bbc <__ssvfiscanf_r+0xec>
 8006da8:	ab03      	add	r3, sp, #12
 8006daa:	0022      	movs	r2, r4
 8006dac:	a945      	add	r1, sp, #276	; 0x114
 8006dae:	9800      	ldr	r0, [sp, #0]
 8006db0:	e000      	b.n	8006db4 <__ssvfiscanf_r+0x2e4>
 8006db2:	bf00      	nop
 8006db4:	e753      	b.n	8006c5e <__ssvfiscanf_r+0x18e>
 8006db6:	89a3      	ldrh	r3, [r4, #12]
 8006db8:	065b      	lsls	r3, r3, #25
 8006dba:	d400      	bmi.n	8006dbe <__ssvfiscanf_r+0x2ee>
 8006dbc:	e780      	b.n	8006cc0 <__ssvfiscanf_r+0x1f0>
 8006dbe:	2001      	movs	r0, #1
 8006dc0:	4240      	negs	r0, r0
 8006dc2:	e77d      	b.n	8006cc0 <__ssvfiscanf_r+0x1f0>
 8006dc4:	9848      	ldr	r0, [sp, #288]	; 0x120
 8006dc6:	e77b      	b.n	8006cc0 <__ssvfiscanf_r+0x1f0>
 8006dc8:	fffffd64 	.word	0xfffffd64
 8006dcc:	08006a19 	.word	0x08006a19
 8006dd0:	08006a91 	.word	0x08006a91
 8006dd4:	08007506 	.word	0x08007506
 8006dd8:	00000000 	.word	0x00000000

08006ddc <_scanf_chars>:
 8006ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006dde:	0015      	movs	r5, r2
 8006de0:	688a      	ldr	r2, [r1, #8]
 8006de2:	9001      	str	r0, [sp, #4]
 8006de4:	000c      	movs	r4, r1
 8006de6:	2a00      	cmp	r2, #0
 8006de8:	d106      	bne.n	8006df8 <_scanf_chars+0x1c>
 8006dea:	698a      	ldr	r2, [r1, #24]
 8006dec:	1e51      	subs	r1, r2, #1
 8006dee:	418a      	sbcs	r2, r1
 8006df0:	2101      	movs	r1, #1
 8006df2:	4252      	negs	r2, r2
 8006df4:	430a      	orrs	r2, r1
 8006df6:	60a2      	str	r2, [r4, #8]
 8006df8:	6822      	ldr	r2, [r4, #0]
 8006dfa:	06d2      	lsls	r2, r2, #27
 8006dfc:	d403      	bmi.n	8006e06 <_scanf_chars+0x2a>
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	1d11      	adds	r1, r2, #4
 8006e02:	6019      	str	r1, [r3, #0]
 8006e04:	6817      	ldr	r7, [r2, #0]
 8006e06:	2600      	movs	r6, #0
 8006e08:	69a3      	ldr	r3, [r4, #24]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d01c      	beq.n	8006e48 <_scanf_chars+0x6c>
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d108      	bne.n	8006e24 <_scanf_chars+0x48>
 8006e12:	682b      	ldr	r3, [r5, #0]
 8006e14:	6962      	ldr	r2, [r4, #20]
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	5cd3      	ldrb	r3, [r2, r3]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d114      	bne.n	8006e48 <_scanf_chars+0x6c>
 8006e1e:	2e00      	cmp	r6, #0
 8006e20:	d130      	bne.n	8006e84 <_scanf_chars+0xa8>
 8006e22:	e006      	b.n	8006e32 <_scanf_chars+0x56>
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d006      	beq.n	8006e36 <_scanf_chars+0x5a>
 8006e28:	2e00      	cmp	r6, #0
 8006e2a:	d12b      	bne.n	8006e84 <_scanf_chars+0xa8>
 8006e2c:	69a3      	ldr	r3, [r4, #24]
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d128      	bne.n	8006e84 <_scanf_chars+0xa8>
 8006e32:	2001      	movs	r0, #1
 8006e34:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006e36:	f7ff fd83 	bl	8006940 <__locale_ctype_ptr>
 8006e3a:	2208      	movs	r2, #8
 8006e3c:	682b      	ldr	r3, [r5, #0]
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	18c0      	adds	r0, r0, r3
 8006e42:	7843      	ldrb	r3, [r0, #1]
 8006e44:	4213      	tst	r3, r2
 8006e46:	d1ef      	bne.n	8006e28 <_scanf_chars+0x4c>
 8006e48:	2210      	movs	r2, #16
 8006e4a:	6823      	ldr	r3, [r4, #0]
 8006e4c:	3601      	adds	r6, #1
 8006e4e:	4213      	tst	r3, r2
 8006e50:	d103      	bne.n	8006e5a <_scanf_chars+0x7e>
 8006e52:	682b      	ldr	r3, [r5, #0]
 8006e54:	781b      	ldrb	r3, [r3, #0]
 8006e56:	703b      	strb	r3, [r7, #0]
 8006e58:	3701      	adds	r7, #1
 8006e5a:	682a      	ldr	r2, [r5, #0]
 8006e5c:	686b      	ldr	r3, [r5, #4]
 8006e5e:	3201      	adds	r2, #1
 8006e60:	602a      	str	r2, [r5, #0]
 8006e62:	68a2      	ldr	r2, [r4, #8]
 8006e64:	3b01      	subs	r3, #1
 8006e66:	3a01      	subs	r2, #1
 8006e68:	606b      	str	r3, [r5, #4]
 8006e6a:	60a2      	str	r2, [r4, #8]
 8006e6c:	2a00      	cmp	r2, #0
 8006e6e:	d009      	beq.n	8006e84 <_scanf_chars+0xa8>
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	dcc9      	bgt.n	8006e08 <_scanf_chars+0x2c>
 8006e74:	23c0      	movs	r3, #192	; 0xc0
 8006e76:	005b      	lsls	r3, r3, #1
 8006e78:	58e3      	ldr	r3, [r4, r3]
 8006e7a:	0029      	movs	r1, r5
 8006e7c:	9801      	ldr	r0, [sp, #4]
 8006e7e:	4798      	blx	r3
 8006e80:	2800      	cmp	r0, #0
 8006e82:	d0c1      	beq.n	8006e08 <_scanf_chars+0x2c>
 8006e84:	2310      	movs	r3, #16
 8006e86:	6822      	ldr	r2, [r4, #0]
 8006e88:	4013      	ands	r3, r2
 8006e8a:	d106      	bne.n	8006e9a <_scanf_chars+0xbe>
 8006e8c:	68e2      	ldr	r2, [r4, #12]
 8006e8e:	3201      	adds	r2, #1
 8006e90:	60e2      	str	r2, [r4, #12]
 8006e92:	69a2      	ldr	r2, [r4, #24]
 8006e94:	2a00      	cmp	r2, #0
 8006e96:	d000      	beq.n	8006e9a <_scanf_chars+0xbe>
 8006e98:	703b      	strb	r3, [r7, #0]
 8006e9a:	6923      	ldr	r3, [r4, #16]
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	199e      	adds	r6, r3, r6
 8006ea0:	6126      	str	r6, [r4, #16]
 8006ea2:	e7c7      	b.n	8006e34 <_scanf_chars+0x58>

08006ea4 <_scanf_i>:
 8006ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ea6:	000c      	movs	r4, r1
 8006ea8:	b08d      	sub	sp, #52	; 0x34
 8006eaa:	9302      	str	r3, [sp, #8]
 8006eac:	4b77      	ldr	r3, [pc, #476]	; (800708c <_scanf_i+0x1e8>)
 8006eae:	9005      	str	r0, [sp, #20]
 8006eb0:	0016      	movs	r6, r2
 8006eb2:	aa09      	add	r2, sp, #36	; 0x24
 8006eb4:	cb23      	ldmia	r3!, {r0, r1, r5}
 8006eb6:	c223      	stmia	r2!, {r0, r1, r5}
 8006eb8:	4b75      	ldr	r3, [pc, #468]	; (8007090 <_scanf_i+0x1ec>)
 8006eba:	9306      	str	r3, [sp, #24]
 8006ebc:	69a3      	ldr	r3, [r4, #24]
 8006ebe:	2b03      	cmp	r3, #3
 8006ec0:	d001      	beq.n	8006ec6 <_scanf_i+0x22>
 8006ec2:	4b74      	ldr	r3, [pc, #464]	; (8007094 <_scanf_i+0x1f0>)
 8006ec4:	9306      	str	r3, [sp, #24]
 8006ec6:	22ae      	movs	r2, #174	; 0xae
 8006ec8:	2000      	movs	r0, #0
 8006eca:	68a3      	ldr	r3, [r4, #8]
 8006ecc:	0052      	lsls	r2, r2, #1
 8006ece:	1e59      	subs	r1, r3, #1
 8006ed0:	9004      	str	r0, [sp, #16]
 8006ed2:	4291      	cmp	r1, r2
 8006ed4:	d905      	bls.n	8006ee2 <_scanf_i+0x3e>
 8006ed6:	3b5e      	subs	r3, #94	; 0x5e
 8006ed8:	3bff      	subs	r3, #255	; 0xff
 8006eda:	9304      	str	r3, [sp, #16]
 8006edc:	235e      	movs	r3, #94	; 0x5e
 8006ede:	33ff      	adds	r3, #255	; 0xff
 8006ee0:	60a3      	str	r3, [r4, #8]
 8006ee2:	0023      	movs	r3, r4
 8006ee4:	331c      	adds	r3, #28
 8006ee6:	9301      	str	r3, [sp, #4]
 8006ee8:	23d0      	movs	r3, #208	; 0xd0
 8006eea:	2700      	movs	r7, #0
 8006eec:	6822      	ldr	r2, [r4, #0]
 8006eee:	011b      	lsls	r3, r3, #4
 8006ef0:	4313      	orrs	r3, r2
 8006ef2:	6023      	str	r3, [r4, #0]
 8006ef4:	9b01      	ldr	r3, [sp, #4]
 8006ef6:	9303      	str	r3, [sp, #12]
 8006ef8:	6833      	ldr	r3, [r6, #0]
 8006efa:	a809      	add	r0, sp, #36	; 0x24
 8006efc:	7819      	ldrb	r1, [r3, #0]
 8006efe:	00bb      	lsls	r3, r7, #2
 8006f00:	2202      	movs	r2, #2
 8006f02:	5818      	ldr	r0, [r3, r0]
 8006f04:	f7ff fd3c 	bl	8006980 <memchr>
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	d02b      	beq.n	8006f64 <_scanf_i+0xc0>
 8006f0c:	2f01      	cmp	r7, #1
 8006f0e:	d15f      	bne.n	8006fd0 <_scanf_i+0x12c>
 8006f10:	6863      	ldr	r3, [r4, #4]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d106      	bne.n	8006f24 <_scanf_i+0x80>
 8006f16:	3308      	adds	r3, #8
 8006f18:	6822      	ldr	r2, [r4, #0]
 8006f1a:	6063      	str	r3, [r4, #4]
 8006f1c:	33f9      	adds	r3, #249	; 0xf9
 8006f1e:	33ff      	adds	r3, #255	; 0xff
 8006f20:	4313      	orrs	r3, r2
 8006f22:	6023      	str	r3, [r4, #0]
 8006f24:	4b5c      	ldr	r3, [pc, #368]	; (8007098 <_scanf_i+0x1f4>)
 8006f26:	6822      	ldr	r2, [r4, #0]
 8006f28:	4013      	ands	r3, r2
 8006f2a:	6023      	str	r3, [r4, #0]
 8006f2c:	68a3      	ldr	r3, [r4, #8]
 8006f2e:	1e5a      	subs	r2, r3, #1
 8006f30:	60a2      	str	r2, [r4, #8]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d016      	beq.n	8006f64 <_scanf_i+0xc0>
 8006f36:	9b03      	ldr	r3, [sp, #12]
 8006f38:	1c5d      	adds	r5, r3, #1
 8006f3a:	6833      	ldr	r3, [r6, #0]
 8006f3c:	1c5a      	adds	r2, r3, #1
 8006f3e:	6032      	str	r2, [r6, #0]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	9a03      	ldr	r2, [sp, #12]
 8006f44:	9503      	str	r5, [sp, #12]
 8006f46:	7013      	strb	r3, [r2, #0]
 8006f48:	6873      	ldr	r3, [r6, #4]
 8006f4a:	3b01      	subs	r3, #1
 8006f4c:	6073      	str	r3, [r6, #4]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	dc08      	bgt.n	8006f64 <_scanf_i+0xc0>
 8006f52:	23c0      	movs	r3, #192	; 0xc0
 8006f54:	005b      	lsls	r3, r3, #1
 8006f56:	58e3      	ldr	r3, [r4, r3]
 8006f58:	0031      	movs	r1, r6
 8006f5a:	9805      	ldr	r0, [sp, #20]
 8006f5c:	9307      	str	r3, [sp, #28]
 8006f5e:	4798      	blx	r3
 8006f60:	2800      	cmp	r0, #0
 8006f62:	d17d      	bne.n	8007060 <_scanf_i+0x1bc>
 8006f64:	3701      	adds	r7, #1
 8006f66:	2f03      	cmp	r7, #3
 8006f68:	d1c6      	bne.n	8006ef8 <_scanf_i+0x54>
 8006f6a:	6863      	ldr	r3, [r4, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d101      	bne.n	8006f74 <_scanf_i+0xd0>
 8006f70:	330a      	adds	r3, #10
 8006f72:	6063      	str	r3, [r4, #4]
 8006f74:	2110      	movs	r1, #16
 8006f76:	2700      	movs	r7, #0
 8006f78:	6863      	ldr	r3, [r4, #4]
 8006f7a:	6960      	ldr	r0, [r4, #20]
 8006f7c:	1ac9      	subs	r1, r1, r3
 8006f7e:	4b47      	ldr	r3, [pc, #284]	; (800709c <_scanf_i+0x1f8>)
 8006f80:	18c9      	adds	r1, r1, r3
 8006f82:	f000 f88f 	bl	80070a4 <__sccl>
 8006f86:	9d03      	ldr	r5, [sp, #12]
 8006f88:	68a3      	ldr	r3, [r4, #8]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d041      	beq.n	8007012 <_scanf_i+0x16e>
 8006f8e:	6832      	ldr	r2, [r6, #0]
 8006f90:	6960      	ldr	r0, [r4, #20]
 8006f92:	7811      	ldrb	r1, [r2, #0]
 8006f94:	5c40      	ldrb	r0, [r0, r1]
 8006f96:	2800      	cmp	r0, #0
 8006f98:	d03b      	beq.n	8007012 <_scanf_i+0x16e>
 8006f9a:	2930      	cmp	r1, #48	; 0x30
 8006f9c:	d128      	bne.n	8006ff0 <_scanf_i+0x14c>
 8006f9e:	2080      	movs	r0, #128	; 0x80
 8006fa0:	6821      	ldr	r1, [r4, #0]
 8006fa2:	0100      	lsls	r0, r0, #4
 8006fa4:	4201      	tst	r1, r0
 8006fa6:	d023      	beq.n	8006ff0 <_scanf_i+0x14c>
 8006fa8:	9a04      	ldr	r2, [sp, #16]
 8006faa:	3701      	adds	r7, #1
 8006fac:	2a00      	cmp	r2, #0
 8006fae:	d003      	beq.n	8006fb8 <_scanf_i+0x114>
 8006fb0:	3a01      	subs	r2, #1
 8006fb2:	3301      	adds	r3, #1
 8006fb4:	9204      	str	r2, [sp, #16]
 8006fb6:	60a3      	str	r3, [r4, #8]
 8006fb8:	6873      	ldr	r3, [r6, #4]
 8006fba:	3b01      	subs	r3, #1
 8006fbc:	6073      	str	r3, [r6, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	dd1e      	ble.n	8007000 <_scanf_i+0x15c>
 8006fc2:	6833      	ldr	r3, [r6, #0]
 8006fc4:	3301      	adds	r3, #1
 8006fc6:	6033      	str	r3, [r6, #0]
 8006fc8:	68a3      	ldr	r3, [r4, #8]
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	60a3      	str	r3, [r4, #8]
 8006fce:	e7db      	b.n	8006f88 <_scanf_i+0xe4>
 8006fd0:	2f02      	cmp	r7, #2
 8006fd2:	d1ab      	bne.n	8006f2c <_scanf_i+0x88>
 8006fd4:	21c0      	movs	r1, #192	; 0xc0
 8006fd6:	2380      	movs	r3, #128	; 0x80
 8006fd8:	6822      	ldr	r2, [r4, #0]
 8006fda:	00c9      	lsls	r1, r1, #3
 8006fdc:	4011      	ands	r1, r2
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	4299      	cmp	r1, r3
 8006fe2:	d1c2      	bne.n	8006f6a <_scanf_i+0xc6>
 8006fe4:	3bf1      	subs	r3, #241	; 0xf1
 8006fe6:	3bff      	subs	r3, #255	; 0xff
 8006fe8:	6063      	str	r3, [r4, #4]
 8006fea:	33f0      	adds	r3, #240	; 0xf0
 8006fec:	4313      	orrs	r3, r2
 8006fee:	e79c      	b.n	8006f2a <_scanf_i+0x86>
 8006ff0:	6821      	ldr	r1, [r4, #0]
 8006ff2:	4b2b      	ldr	r3, [pc, #172]	; (80070a0 <_scanf_i+0x1fc>)
 8006ff4:	400b      	ands	r3, r1
 8006ff6:	6023      	str	r3, [r4, #0]
 8006ff8:	7813      	ldrb	r3, [r2, #0]
 8006ffa:	702b      	strb	r3, [r5, #0]
 8006ffc:	3501      	adds	r5, #1
 8006ffe:	e7db      	b.n	8006fb8 <_scanf_i+0x114>
 8007000:	23c0      	movs	r3, #192	; 0xc0
 8007002:	005b      	lsls	r3, r3, #1
 8007004:	58e3      	ldr	r3, [r4, r3]
 8007006:	0031      	movs	r1, r6
 8007008:	9805      	ldr	r0, [sp, #20]
 800700a:	9303      	str	r3, [sp, #12]
 800700c:	4798      	blx	r3
 800700e:	2800      	cmp	r0, #0
 8007010:	d0da      	beq.n	8006fc8 <_scanf_i+0x124>
 8007012:	6823      	ldr	r3, [r4, #0]
 8007014:	05db      	lsls	r3, r3, #23
 8007016:	d50e      	bpl.n	8007036 <_scanf_i+0x192>
 8007018:	9b01      	ldr	r3, [sp, #4]
 800701a:	429d      	cmp	r5, r3
 800701c:	d907      	bls.n	800702e <_scanf_i+0x18a>
 800701e:	23be      	movs	r3, #190	; 0xbe
 8007020:	3d01      	subs	r5, #1
 8007022:	005b      	lsls	r3, r3, #1
 8007024:	7829      	ldrb	r1, [r5, #0]
 8007026:	58e3      	ldr	r3, [r4, r3]
 8007028:	0032      	movs	r2, r6
 800702a:	9805      	ldr	r0, [sp, #20]
 800702c:	4798      	blx	r3
 800702e:	9b01      	ldr	r3, [sp, #4]
 8007030:	2001      	movs	r0, #1
 8007032:	429d      	cmp	r5, r3
 8007034:	d027      	beq.n	8007086 <_scanf_i+0x1e2>
 8007036:	2210      	movs	r2, #16
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	401a      	ands	r2, r3
 800703c:	d11c      	bne.n	8007078 <_scanf_i+0x1d4>
 800703e:	702a      	strb	r2, [r5, #0]
 8007040:	6863      	ldr	r3, [r4, #4]
 8007042:	9901      	ldr	r1, [sp, #4]
 8007044:	9805      	ldr	r0, [sp, #20]
 8007046:	9e06      	ldr	r6, [sp, #24]
 8007048:	47b0      	blx	r6
 800704a:	9b02      	ldr	r3, [sp, #8]
 800704c:	6822      	ldr	r2, [r4, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	0691      	lsls	r1, r2, #26
 8007052:	d507      	bpl.n	8007064 <_scanf_i+0x1c0>
 8007054:	9902      	ldr	r1, [sp, #8]
 8007056:	1d1a      	adds	r2, r3, #4
 8007058:	600a      	str	r2, [r1, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	6018      	str	r0, [r3, #0]
 800705e:	e008      	b.n	8007072 <_scanf_i+0x1ce>
 8007060:	2700      	movs	r7, #0
 8007062:	e7d6      	b.n	8007012 <_scanf_i+0x16e>
 8007064:	07d1      	lsls	r1, r2, #31
 8007066:	d5f5      	bpl.n	8007054 <_scanf_i+0x1b0>
 8007068:	9902      	ldr	r1, [sp, #8]
 800706a:	1d1a      	adds	r2, r3, #4
 800706c:	600a      	str	r2, [r1, #0]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	8018      	strh	r0, [r3, #0]
 8007072:	68e3      	ldr	r3, [r4, #12]
 8007074:	3301      	adds	r3, #1
 8007076:	60e3      	str	r3, [r4, #12]
 8007078:	2000      	movs	r0, #0
 800707a:	9b01      	ldr	r3, [sp, #4]
 800707c:	1aed      	subs	r5, r5, r3
 800707e:	6923      	ldr	r3, [r4, #16]
 8007080:	19ef      	adds	r7, r5, r7
 8007082:	19df      	adds	r7, r3, r7
 8007084:	6127      	str	r7, [r4, #16]
 8007086:	b00d      	add	sp, #52	; 0x34
 8007088:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800708a:	46c0      	nop			; (mov r8, r8)
 800708c:	080072f0 	.word	0x080072f0
 8007090:	08007215 	.word	0x08007215
 8007094:	080068ed 	.word	0x080068ed
 8007098:	fffffaff 	.word	0xfffffaff
 800709c:	0800753d 	.word	0x0800753d
 80070a0:	fffff6ff 	.word	0xfffff6ff

080070a4 <__sccl>:
 80070a4:	b570      	push	{r4, r5, r6, lr}
 80070a6:	780b      	ldrb	r3, [r1, #0]
 80070a8:	2b5e      	cmp	r3, #94	; 0x5e
 80070aa:	d00d      	beq.n	80070c8 <__sccl+0x24>
 80070ac:	1c4a      	adds	r2, r1, #1
 80070ae:	2100      	movs	r1, #0
 80070b0:	0004      	movs	r4, r0
 80070b2:	1c45      	adds	r5, r0, #1
 80070b4:	35ff      	adds	r5, #255	; 0xff
 80070b6:	7021      	strb	r1, [r4, #0]
 80070b8:	3401      	adds	r4, #1
 80070ba:	42a5      	cmp	r5, r4
 80070bc:	d1fb      	bne.n	80070b6 <__sccl+0x12>
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d106      	bne.n	80070d0 <__sccl+0x2c>
 80070c2:	3a01      	subs	r2, #1
 80070c4:	0010      	movs	r0, r2
 80070c6:	bd70      	pop	{r4, r5, r6, pc}
 80070c8:	1c8a      	adds	r2, r1, #2
 80070ca:	784b      	ldrb	r3, [r1, #1]
 80070cc:	2101      	movs	r1, #1
 80070ce:	e7ef      	b.n	80070b0 <__sccl+0xc>
 80070d0:	2401      	movs	r4, #1
 80070d2:	404c      	eors	r4, r1
 80070d4:	0011      	movs	r1, r2
 80070d6:	54c4      	strb	r4, [r0, r3]
 80070d8:	780d      	ldrb	r5, [r1, #0]
 80070da:	1c4a      	adds	r2, r1, #1
 80070dc:	2d2d      	cmp	r5, #45	; 0x2d
 80070de:	d007      	beq.n	80070f0 <__sccl+0x4c>
 80070e0:	2d5d      	cmp	r5, #93	; 0x5d
 80070e2:	d0ef      	beq.n	80070c4 <__sccl+0x20>
 80070e4:	2d00      	cmp	r5, #0
 80070e6:	d101      	bne.n	80070ec <__sccl+0x48>
 80070e8:	000a      	movs	r2, r1
 80070ea:	e7eb      	b.n	80070c4 <__sccl+0x20>
 80070ec:	002b      	movs	r3, r5
 80070ee:	e7f1      	b.n	80070d4 <__sccl+0x30>
 80070f0:	784e      	ldrb	r6, [r1, #1]
 80070f2:	2e5d      	cmp	r6, #93	; 0x5d
 80070f4:	d0fa      	beq.n	80070ec <__sccl+0x48>
 80070f6:	42b3      	cmp	r3, r6
 80070f8:	dcf8      	bgt.n	80070ec <__sccl+0x48>
 80070fa:	3102      	adds	r1, #2
 80070fc:	3301      	adds	r3, #1
 80070fe:	54c4      	strb	r4, [r0, r3]
 8007100:	429e      	cmp	r6, r3
 8007102:	dcfb      	bgt.n	80070fc <__sccl+0x58>
 8007104:	e7e8      	b.n	80070d8 <__sccl+0x34>
	...

08007108 <_strtol_l.isra.0>:
 8007108:	b5f0      	push	{r4, r5, r6, r7, lr}
 800710a:	001f      	movs	r7, r3
 800710c:	000e      	movs	r6, r1
 800710e:	b087      	sub	sp, #28
 8007110:	9005      	str	r0, [sp, #20]
 8007112:	9103      	str	r1, [sp, #12]
 8007114:	9202      	str	r2, [sp, #8]
 8007116:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007118:	7834      	ldrb	r4, [r6, #0]
 800711a:	f7ff fc0d 	bl	8006938 <__locale_ctype_ptr_l>
 800711e:	2208      	movs	r2, #8
 8007120:	1900      	adds	r0, r0, r4
 8007122:	7843      	ldrb	r3, [r0, #1]
 8007124:	1c75      	adds	r5, r6, #1
 8007126:	4013      	ands	r3, r2
 8007128:	d10c      	bne.n	8007144 <_strtol_l.isra.0+0x3c>
 800712a:	2c2d      	cmp	r4, #45	; 0x2d
 800712c:	d10c      	bne.n	8007148 <_strtol_l.isra.0+0x40>
 800712e:	3301      	adds	r3, #1
 8007130:	782c      	ldrb	r4, [r5, #0]
 8007132:	9301      	str	r3, [sp, #4]
 8007134:	1cb5      	adds	r5, r6, #2
 8007136:	2f00      	cmp	r7, #0
 8007138:	d00c      	beq.n	8007154 <_strtol_l.isra.0+0x4c>
 800713a:	2f10      	cmp	r7, #16
 800713c:	d114      	bne.n	8007168 <_strtol_l.isra.0+0x60>
 800713e:	2c30      	cmp	r4, #48	; 0x30
 8007140:	d00a      	beq.n	8007158 <_strtol_l.isra.0+0x50>
 8007142:	e011      	b.n	8007168 <_strtol_l.isra.0+0x60>
 8007144:	002e      	movs	r6, r5
 8007146:	e7e6      	b.n	8007116 <_strtol_l.isra.0+0xe>
 8007148:	9301      	str	r3, [sp, #4]
 800714a:	2c2b      	cmp	r4, #43	; 0x2b
 800714c:	d1f3      	bne.n	8007136 <_strtol_l.isra.0+0x2e>
 800714e:	782c      	ldrb	r4, [r5, #0]
 8007150:	1cb5      	adds	r5, r6, #2
 8007152:	e7f0      	b.n	8007136 <_strtol_l.isra.0+0x2e>
 8007154:	2c30      	cmp	r4, #48	; 0x30
 8007156:	d12f      	bne.n	80071b8 <_strtol_l.isra.0+0xb0>
 8007158:	2220      	movs	r2, #32
 800715a:	782b      	ldrb	r3, [r5, #0]
 800715c:	4393      	bics	r3, r2
 800715e:	2b58      	cmp	r3, #88	; 0x58
 8007160:	d151      	bne.n	8007206 <_strtol_l.isra.0+0xfe>
 8007162:	2710      	movs	r7, #16
 8007164:	786c      	ldrb	r4, [r5, #1]
 8007166:	3502      	adds	r5, #2
 8007168:	9b01      	ldr	r3, [sp, #4]
 800716a:	4a29      	ldr	r2, [pc, #164]	; (8007210 <_strtol_l.isra.0+0x108>)
 800716c:	0039      	movs	r1, r7
 800716e:	189e      	adds	r6, r3, r2
 8007170:	0030      	movs	r0, r6
 8007172:	f7f9 f86b 	bl	800024c <__aeabi_uidivmod>
 8007176:	0030      	movs	r0, r6
 8007178:	9104      	str	r1, [sp, #16]
 800717a:	0039      	movs	r1, r7
 800717c:	f7f8 ffe0 	bl	8000140 <__udivsi3>
 8007180:	2101      	movs	r1, #1
 8007182:	2300      	movs	r3, #0
 8007184:	4249      	negs	r1, r1
 8007186:	0002      	movs	r2, r0
 8007188:	468c      	mov	ip, r1
 800718a:	0018      	movs	r0, r3
 800718c:	0021      	movs	r1, r4
 800718e:	3930      	subs	r1, #48	; 0x30
 8007190:	2909      	cmp	r1, #9
 8007192:	d813      	bhi.n	80071bc <_strtol_l.isra.0+0xb4>
 8007194:	000c      	movs	r4, r1
 8007196:	42a7      	cmp	r7, r4
 8007198:	dd1c      	ble.n	80071d4 <_strtol_l.isra.0+0xcc>
 800719a:	1c59      	adds	r1, r3, #1
 800719c:	d009      	beq.n	80071b2 <_strtol_l.isra.0+0xaa>
 800719e:	4663      	mov	r3, ip
 80071a0:	4282      	cmp	r2, r0
 80071a2:	d306      	bcc.n	80071b2 <_strtol_l.isra.0+0xaa>
 80071a4:	d102      	bne.n	80071ac <_strtol_l.isra.0+0xa4>
 80071a6:	9904      	ldr	r1, [sp, #16]
 80071a8:	42a1      	cmp	r1, r4
 80071aa:	db02      	blt.n	80071b2 <_strtol_l.isra.0+0xaa>
 80071ac:	2301      	movs	r3, #1
 80071ae:	4378      	muls	r0, r7
 80071b0:	1820      	adds	r0, r4, r0
 80071b2:	782c      	ldrb	r4, [r5, #0]
 80071b4:	3501      	adds	r5, #1
 80071b6:	e7e9      	b.n	800718c <_strtol_l.isra.0+0x84>
 80071b8:	270a      	movs	r7, #10
 80071ba:	e7d5      	b.n	8007168 <_strtol_l.isra.0+0x60>
 80071bc:	0021      	movs	r1, r4
 80071be:	3941      	subs	r1, #65	; 0x41
 80071c0:	2919      	cmp	r1, #25
 80071c2:	d801      	bhi.n	80071c8 <_strtol_l.isra.0+0xc0>
 80071c4:	3c37      	subs	r4, #55	; 0x37
 80071c6:	e7e6      	b.n	8007196 <_strtol_l.isra.0+0x8e>
 80071c8:	0021      	movs	r1, r4
 80071ca:	3961      	subs	r1, #97	; 0x61
 80071cc:	2919      	cmp	r1, #25
 80071ce:	d801      	bhi.n	80071d4 <_strtol_l.isra.0+0xcc>
 80071d0:	3c57      	subs	r4, #87	; 0x57
 80071d2:	e7e0      	b.n	8007196 <_strtol_l.isra.0+0x8e>
 80071d4:	1c5a      	adds	r2, r3, #1
 80071d6:	d108      	bne.n	80071ea <_strtol_l.isra.0+0xe2>
 80071d8:	9a05      	ldr	r2, [sp, #20]
 80071da:	3323      	adds	r3, #35	; 0x23
 80071dc:	6013      	str	r3, [r2, #0]
 80071de:	9b02      	ldr	r3, [sp, #8]
 80071e0:	0030      	movs	r0, r6
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d10b      	bne.n	80071fe <_strtol_l.isra.0+0xf6>
 80071e6:	b007      	add	sp, #28
 80071e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ea:	9a01      	ldr	r2, [sp, #4]
 80071ec:	2a00      	cmp	r2, #0
 80071ee:	d000      	beq.n	80071f2 <_strtol_l.isra.0+0xea>
 80071f0:	4240      	negs	r0, r0
 80071f2:	9a02      	ldr	r2, [sp, #8]
 80071f4:	2a00      	cmp	r2, #0
 80071f6:	d0f6      	beq.n	80071e6 <_strtol_l.isra.0+0xde>
 80071f8:	9a03      	ldr	r2, [sp, #12]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d000      	beq.n	8007200 <_strtol_l.isra.0+0xf8>
 80071fe:	1e6a      	subs	r2, r5, #1
 8007200:	9b02      	ldr	r3, [sp, #8]
 8007202:	601a      	str	r2, [r3, #0]
 8007204:	e7ef      	b.n	80071e6 <_strtol_l.isra.0+0xde>
 8007206:	2430      	movs	r4, #48	; 0x30
 8007208:	2f00      	cmp	r7, #0
 800720a:	d1ad      	bne.n	8007168 <_strtol_l.isra.0+0x60>
 800720c:	3708      	adds	r7, #8
 800720e:	e7ab      	b.n	8007168 <_strtol_l.isra.0+0x60>
 8007210:	7fffffff 	.word	0x7fffffff

08007214 <_strtol_r>:
 8007214:	b513      	push	{r0, r1, r4, lr}
 8007216:	4c05      	ldr	r4, [pc, #20]	; (800722c <_strtol_r+0x18>)
 8007218:	6824      	ldr	r4, [r4, #0]
 800721a:	6a24      	ldr	r4, [r4, #32]
 800721c:	2c00      	cmp	r4, #0
 800721e:	d100      	bne.n	8007222 <_strtol_r+0xe>
 8007220:	4c03      	ldr	r4, [pc, #12]	; (8007230 <_strtol_r+0x1c>)
 8007222:	9400      	str	r4, [sp, #0]
 8007224:	f7ff ff70 	bl	8007108 <_strtol_l.isra.0>
 8007228:	bd16      	pop	{r1, r2, r4, pc}
 800722a:	46c0      	nop			; (mov r8, r8)
 800722c:	20000010 	.word	0x20000010
 8007230:	200000bc 	.word	0x200000bc

08007234 <__submore>:
 8007234:	000b      	movs	r3, r1
 8007236:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007238:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 800723a:	3344      	adds	r3, #68	; 0x44
 800723c:	000c      	movs	r4, r1
 800723e:	429d      	cmp	r5, r3
 8007240:	d11c      	bne.n	800727c <__submore+0x48>
 8007242:	2680      	movs	r6, #128	; 0x80
 8007244:	00f6      	lsls	r6, r6, #3
 8007246:	0031      	movs	r1, r6
 8007248:	f7fe fc6c 	bl	8005b24 <_malloc_r>
 800724c:	2800      	cmp	r0, #0
 800724e:	d102      	bne.n	8007256 <__submore+0x22>
 8007250:	2001      	movs	r0, #1
 8007252:	4240      	negs	r0, r0
 8007254:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007256:	0023      	movs	r3, r4
 8007258:	6360      	str	r0, [r4, #52]	; 0x34
 800725a:	63a6      	str	r6, [r4, #56]	; 0x38
 800725c:	3346      	adds	r3, #70	; 0x46
 800725e:	781a      	ldrb	r2, [r3, #0]
 8007260:	4b10      	ldr	r3, [pc, #64]	; (80072a4 <__submore+0x70>)
 8007262:	54c2      	strb	r2, [r0, r3]
 8007264:	0023      	movs	r3, r4
 8007266:	3345      	adds	r3, #69	; 0x45
 8007268:	781a      	ldrb	r2, [r3, #0]
 800726a:	4b0f      	ldr	r3, [pc, #60]	; (80072a8 <__submore+0x74>)
 800726c:	54c2      	strb	r2, [r0, r3]
 800726e:	782a      	ldrb	r2, [r5, #0]
 8007270:	4b0e      	ldr	r3, [pc, #56]	; (80072ac <__submore+0x78>)
 8007272:	54c2      	strb	r2, [r0, r3]
 8007274:	18c0      	adds	r0, r0, r3
 8007276:	6020      	str	r0, [r4, #0]
 8007278:	2000      	movs	r0, #0
 800727a:	e7eb      	b.n	8007254 <__submore+0x20>
 800727c:	6b8e      	ldr	r6, [r1, #56]	; 0x38
 800727e:	0029      	movs	r1, r5
 8007280:	0073      	lsls	r3, r6, #1
 8007282:	001a      	movs	r2, r3
 8007284:	9301      	str	r3, [sp, #4]
 8007286:	f7ff fba1 	bl	80069cc <_realloc_r>
 800728a:	1e05      	subs	r5, r0, #0
 800728c:	d0e0      	beq.n	8007250 <__submore+0x1c>
 800728e:	1987      	adds	r7, r0, r6
 8007290:	0001      	movs	r1, r0
 8007292:	0032      	movs	r2, r6
 8007294:	0038      	movs	r0, r7
 8007296:	f7ff fb7e 	bl	8006996 <memcpy>
 800729a:	9b01      	ldr	r3, [sp, #4]
 800729c:	6027      	str	r7, [r4, #0]
 800729e:	6365      	str	r5, [r4, #52]	; 0x34
 80072a0:	63a3      	str	r3, [r4, #56]	; 0x38
 80072a2:	e7e9      	b.n	8007278 <__submore+0x44>
 80072a4:	000003ff 	.word	0x000003ff
 80072a8:	000003fe 	.word	0x000003fe
 80072ac:	000003fd 	.word	0x000003fd

080072b0 <__ascii_wctomb>:
 80072b0:	1e0b      	subs	r3, r1, #0
 80072b2:	d004      	beq.n	80072be <__ascii_wctomb+0xe>
 80072b4:	2aff      	cmp	r2, #255	; 0xff
 80072b6:	d904      	bls.n	80072c2 <__ascii_wctomb+0x12>
 80072b8:	238a      	movs	r3, #138	; 0x8a
 80072ba:	6003      	str	r3, [r0, #0]
 80072bc:	3b8b      	subs	r3, #139	; 0x8b
 80072be:	0018      	movs	r0, r3
 80072c0:	4770      	bx	lr
 80072c2:	700a      	strb	r2, [r1, #0]
 80072c4:	2301      	movs	r3, #1
 80072c6:	e7fa      	b.n	80072be <__ascii_wctomb+0xe>

080072c8 <_malloc_usable_size_r>:
 80072c8:	1f0b      	subs	r3, r1, #4
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	1f18      	subs	r0, r3, #4
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	da01      	bge.n	80072d6 <_malloc_usable_size_r+0xe>
 80072d2:	580b      	ldr	r3, [r1, r0]
 80072d4:	18c0      	adds	r0, r0, r3
 80072d6:	4770      	bx	lr

080072d8 <_init>:
 80072d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072da:	46c0      	nop			; (mov r8, r8)
 80072dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072de:	bc08      	pop	{r3}
 80072e0:	469e      	mov	lr, r3
 80072e2:	4770      	bx	lr

080072e4 <_fini>:
 80072e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072e6:	46c0      	nop			; (mov r8, r8)
 80072e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072ea:	bc08      	pop	{r3}
 80072ec:	469e      	mov	lr, r3
 80072ee:	4770      	bx	lr
