%TF.GenerationSoftware,KiCad,Pcbnew,7.0.8*%
%TF.CreationDate,2023-10-16T13:19:17-04:00*%
%TF.ProjectId,jml-8-mini,6a6d6c2d-382d-46d6-996e-692e6b696361,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.8) date 2023-10-16 13:19:17*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10C,1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD12R,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,2.400000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15R,1.800000X1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,1.800000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17R,1.600000X2.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD18O,1.600000X2.400000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD20O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD21C,1.397000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD22R,3.500000X3.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD23RoundRect,0.750000X-0.750000X-1.000000X0.750000X-1.000000X0.750000X1.000000X-0.750000X1.000000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD24RoundRect,0.875000X-0.875000X-0.875000X0.875000X-0.875000X0.875000X0.875000X-0.875000X0.875000X0*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD25C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD26C,0.250000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,R1,1*%
%TO.N,/Peripherals/UART_Tx*%
X212979000Y-80137000D03*
D11*
%TO.P,R1,2*%
%TO.N,/Peripherals/RxDA*%
X205359000Y-80137000D03*
%TD*%
D12*
%TO.P,U1,1,A11*%
%TO.N,/A11*%
X104262000Y-77059000D03*
D13*
%TO.P,U1,2,A12*%
%TO.N,/A12*%
X104262000Y-79599000D03*
%TO.P,U1,3,A13*%
%TO.N,/A13*%
X104262000Y-82139000D03*
%TO.P,U1,4,A14*%
%TO.N,/A14*%
X104262000Y-84679000D03*
%TO.P,U1,5,A15*%
%TO.N,/A15*%
X104262000Y-87219000D03*
%TO.P,U1,6,~{CLK}*%
%TO.N,/CLK*%
X104262000Y-89759000D03*
%TO.P,U1,7,D4*%
%TO.N,/D4*%
X104262000Y-92299000D03*
%TO.P,U1,8,D3*%
%TO.N,/D3*%
X104262000Y-94839000D03*
%TO.P,U1,9,D5*%
%TO.N,/D5*%
X104262000Y-97379000D03*
%TO.P,U1,10,D6*%
%TO.N,/D6*%
X104262000Y-99919000D03*
%TO.P,U1,11,VCC*%
%TO.N,+5V*%
X104262000Y-102459000D03*
%TO.P,U1,12,D2*%
%TO.N,/D2*%
X104262000Y-104999000D03*
%TO.P,U1,13,D7*%
%TO.N,/D7*%
X104262000Y-107539000D03*
%TO.P,U1,14,D0*%
%TO.N,/D0*%
X104262000Y-110079000D03*
%TO.P,U1,15,D1*%
%TO.N,/D1*%
X104262000Y-112619000D03*
%TO.P,U1,16,~{INT}*%
%TO.N,/~{INT}*%
X104262000Y-115159000D03*
%TO.P,U1,17,~{NMI}*%
%TO.N,/~{NMI}*%
X104262000Y-117699000D03*
%TO.P,U1,18,~{HALT}*%
%TO.N,/~{HALT}*%
X104262000Y-120239000D03*
%TO.P,U1,19,~{MREQ}*%
%TO.N,/~{MREQ}*%
X104262000Y-122779000D03*
%TO.P,U1,20,~{IORQ}*%
%TO.N,/~{IORQ}*%
X104262000Y-125319000D03*
%TO.P,U1,21,~{RD}*%
%TO.N,/~{RD}*%
X119502000Y-125319000D03*
%TO.P,U1,22,~{WR}*%
%TO.N,/~{WR}*%
X119502000Y-122779000D03*
%TO.P,U1,23,~{BUSACK}*%
%TO.N,/~{BUSACK}*%
X119502000Y-120239000D03*
%TO.P,U1,24,~{WAIT}*%
%TO.N,/~{WAIT}*%
X119502000Y-117699000D03*
%TO.P,U1,25,~{BUSRQ}*%
%TO.N,/~{BUSRQ}*%
X119502000Y-115159000D03*
%TO.P,U1,26,~{RESET}*%
%TO.N,/~{RESET}*%
X119502000Y-112619000D03*
%TO.P,U1,27,~{M1}*%
%TO.N,/~{M1}*%
X119502000Y-110079000D03*
%TO.P,U1,28,~{RFSH}*%
%TO.N,/~{RFSH}*%
X119502000Y-107539000D03*
%TO.P,U1,29,GND*%
%TO.N,GND*%
X119502000Y-104999000D03*
%TO.P,U1,30,A0*%
%TO.N,/A0*%
X119502000Y-102459000D03*
%TO.P,U1,31,A1*%
%TO.N,/A1*%
X119502000Y-99919000D03*
%TO.P,U1,32,A2*%
%TO.N,/A2*%
X119502000Y-97379000D03*
%TO.P,U1,33,A3*%
%TO.N,/A3*%
X119502000Y-94839000D03*
%TO.P,U1,34,A4*%
%TO.N,/A4*%
X119502000Y-92299000D03*
%TO.P,U1,35,A5*%
%TO.N,/A5*%
X119502000Y-89759000D03*
%TO.P,U1,36,A6*%
%TO.N,/A6*%
X119502000Y-87219000D03*
%TO.P,U1,37,A7*%
%TO.N,/A7*%
X119502000Y-84679000D03*
%TO.P,U1,38,A8*%
%TO.N,/A8*%
X119502000Y-82139000D03*
%TO.P,U1,39,A9*%
%TO.N,/A9*%
X119502000Y-79599000D03*
%TO.P,U1,40,A10*%
%TO.N,/A10*%
X119502000Y-77059000D03*
%TD*%
D14*
%TO.P,X2,1,EN*%
%TO.N,unconnected-(X2-EN-Pad1)*%
X163190000Y-68423000D03*
D10*
%TO.P,X2,7,GND*%
%TO.N,GND*%
X163190000Y-83663000D03*
%TO.P,X2,8,OUT*%
%TO.N,/Power\u002C Clock and Reset/2.4576MHz*%
X170810000Y-83663000D03*
%TO.P,X2,14,Vcc*%
%TO.N,+5V*%
X170810000Y-68423000D03*
%TD*%
D12*
%TO.P,U8,1,~{EN}*%
%TO.N,GND*%
X175382000Y-66421000D03*
D13*
%TO.P,U8,2,A*%
%TO.N,/A2*%
X175382000Y-68961000D03*
%TO.P,U8,3,B*%
%TO.N,/A3*%
X175382000Y-71501000D03*
%TO.P,U8,4,~{Q0}*%
%TO.N,/Address Decoding/Q0*%
X175382000Y-74041000D03*
%TO.P,U8,5,~{Q1}*%
%TO.N,/Address Decoding/Q1*%
X175382000Y-76581000D03*
%TO.P,U8,6,~{Q2}*%
%TO.N,/Address Decoding/Q2*%
X175382000Y-79121000D03*
%TO.P,U8,7,~{Q3}*%
%TO.N,/Address Decoding/Q3*%
X175382000Y-81661000D03*
%TO.P,U8,8,GND*%
%TO.N,GND*%
X175382000Y-84201000D03*
%TO.P,U8,9,~{Q3}*%
%TO.N,unconnected-(U8B-~{Q3}-Pad9)*%
X183002000Y-84201000D03*
%TO.P,U8,10,~{Q2}*%
%TO.N,unconnected-(U8B-~{Q2}-Pad10)*%
X183002000Y-81661000D03*
%TO.P,U8,11,~{Q1}*%
%TO.N,unconnected-(U8B-~{Q1}-Pad11)*%
X183002000Y-79121000D03*
%TO.P,U8,12,~{Q0}*%
%TO.N,unconnected-(U8B-~{Q0}-Pad12)*%
X183002000Y-76581000D03*
%TO.P,U8,13,B*%
%TO.N,GND*%
X183002000Y-74041000D03*
%TO.P,U8,14,A*%
X183002000Y-71501000D03*
%TO.P,U8,15,~{EN}*%
%TO.N,+5V*%
X183002000Y-68961000D03*
%TO.P,U8,16,VCC*%
X183002000Y-66421000D03*
%TD*%
D15*
%TO.P,D1,1,K*%
%TO.N,/Power\u002C Clock and Reset/LED_TO_R*%
X102489000Y-68931000D03*
D16*
%TO.P,D1,2,A*%
%TO.N,+5V*%
X99949000Y-68931000D03*
%TD*%
D17*
%TO.P,U11,1,GND*%
%TO.N,GND*%
X128148000Y-62073000D03*
D18*
%TO.P,U11,2,TR*%
%TO.N,/Power\u002C Clock and Reset/555Trigger*%
X130688000Y-62073000D03*
%TO.P,U11,3,Q*%
%TO.N,/Power\u002C Clock and Reset/555Out*%
X133228000Y-62073000D03*
%TO.P,U11,4,R*%
%TO.N,+5V*%
X135768000Y-62073000D03*
%TO.P,U11,5,CV*%
%TO.N,/Power\u002C Clock and Reset/555Control*%
X135768000Y-54453000D03*
%TO.P,U11,6,THR*%
%TO.N,/Power\u002C Clock and Reset/555Dis{slash}Thr*%
X133228000Y-54453000D03*
%TO.P,U11,7,DIS*%
X130688000Y-54453000D03*
%TO.P,U11,8,VCC*%
%TO.N,+5V*%
X128148000Y-54453000D03*
%TD*%
D12*
%TO.P,U3,1,A14*%
%TO.N,/A14*%
X145410000Y-92314000D03*
D13*
%TO.P,U3,2,A12*%
%TO.N,/A12*%
X145410000Y-94854000D03*
%TO.P,U3,3,A7*%
%TO.N,/A7*%
X145410000Y-97394000D03*
%TO.P,U3,4,A6*%
%TO.N,/A6*%
X145410000Y-99934000D03*
%TO.P,U3,5,A5*%
%TO.N,/A5*%
X145410000Y-102474000D03*
%TO.P,U3,6,A4*%
%TO.N,/A4*%
X145410000Y-105014000D03*
%TO.P,U3,7,A3*%
%TO.N,/A3*%
X145410000Y-107554000D03*
%TO.P,U3,8,A2*%
%TO.N,/A2*%
X145410000Y-110094000D03*
%TO.P,U3,9,A1*%
%TO.N,/A1*%
X145410000Y-112634000D03*
%TO.P,U3,10,A0*%
%TO.N,/A0*%
X145410000Y-115174000D03*
%TO.P,U3,11,D0*%
%TO.N,/D0*%
X145410000Y-117714000D03*
%TO.P,U3,12,D1*%
%TO.N,/D1*%
X145410000Y-120254000D03*
%TO.P,U3,13,D2*%
%TO.N,/D2*%
X145410000Y-122794000D03*
%TO.P,U3,14,GND*%
%TO.N,GND*%
X145410000Y-125334000D03*
%TO.P,U3,15,D3*%
%TO.N,/D3*%
X160650000Y-125334000D03*
%TO.P,U3,16,D4*%
%TO.N,/D4*%
X160650000Y-122794000D03*
%TO.P,U3,17,D5*%
%TO.N,/D5*%
X160650000Y-120254000D03*
%TO.P,U3,18,D6*%
%TO.N,/D6*%
X160650000Y-117714000D03*
%TO.P,U3,19,D7*%
%TO.N,/D7*%
X160650000Y-115174000D03*
%TO.P,U3,20,~{CE}*%
%TO.N,/~{RAM}*%
X160650000Y-112634000D03*
%TO.P,U3,21,A10*%
%TO.N,/A10*%
X160650000Y-110094000D03*
%TO.P,U3,22,~{OE}*%
%TO.N,/~{RD}*%
X160650000Y-107554000D03*
%TO.P,U3,23,A11*%
%TO.N,/A11*%
X160650000Y-105014000D03*
%TO.P,U3,24,A9*%
%TO.N,/A9*%
X160650000Y-102474000D03*
%TO.P,U3,25,A8*%
%TO.N,/A8*%
X160650000Y-99934000D03*
%TO.P,U3,26,A13*%
%TO.N,/A13*%
X160650000Y-97394000D03*
%TO.P,U3,27,~{WE}*%
%TO.N,/~{WR}*%
X160650000Y-94854000D03*
%TO.P,U3,28,VCC*%
%TO.N,+5V*%
X160650000Y-92314000D03*
%TD*%
D14*
%TO.P,RN3,1,common*%
%TO.N,+5V*%
X123108000Y-99949000D03*
D11*
%TO.P,RN3,2,R1*%
%TO.N,/A2*%
X123108000Y-97409000D03*
%TO.P,RN3,3,R2*%
%TO.N,/A3*%
X123108000Y-94869000D03*
%TO.P,RN3,4,R3*%
%TO.N,/A4*%
X123108000Y-92329000D03*
%TO.P,RN3,5,R4*%
%TO.N,/A5*%
X123108000Y-89789000D03*
%TO.P,RN3,6,R5*%
%TO.N,/A6*%
X123108000Y-87249000D03*
%TO.P,RN3,7,R6*%
%TO.N,/A7*%
X123108000Y-84709000D03*
%TO.P,RN3,8,R7*%
%TO.N,/A8*%
X123108000Y-82169000D03*
%TO.P,RN3,9,R8*%
%TO.N,/A9*%
X123108000Y-79629000D03*
%TO.P,RN3,10,R9*%
%TO.N,/A10*%
X123108000Y-77089000D03*
%TD*%
D10*
%TO.P,C5,1*%
%TO.N,+5V*%
X155530000Y-88997000D03*
%TO.P,C5,2*%
%TO.N,GND*%
X150530000Y-88997000D03*
%TD*%
%TO.P,R4,1*%
%TO.N,+5V*%
X205359000Y-77089000D03*
D11*
%TO.P,R4,2*%
%TO.N,/Peripherals/RxDA*%
X212979000Y-77089000D03*
%TD*%
D10*
%TO.P,C2,1*%
%TO.N,/Power\u002C Clock and Reset/555Dis{slash}Thr*%
X140330000Y-54503000D03*
%TO.P,C2,2*%
%TO.N,GND*%
X140330000Y-59503000D03*
%TD*%
D14*
%TO.P,RN4,1,common*%
%TO.N,+5V*%
X159126000Y-88997000D03*
D11*
%TO.P,RN4,2,R1*%
%TO.N,/~{ROM WE}*%
X161666000Y-88997000D03*
%TO.P,RN4,3,R2*%
%TO.N,/~{ROM}*%
X164206000Y-88997000D03*
%TO.P,RN4,4,R3*%
%TO.N,/~{RAM}*%
X166746000Y-88997000D03*
%TO.P,RN4,5,R4*%
%TO.N,/CTC IEI*%
X169286000Y-88997000D03*
%TO.P,RN4,6,R5*%
%TO.N,/~{CTC}*%
X171826000Y-88997000D03*
%TO.P,RN4,7,R6*%
%TO.N,/~{SIO SYNCA}*%
X174366000Y-88997000D03*
%TO.P,RN4,8,R7*%
%TO.N,/A0*%
X176906000Y-88997000D03*
%TO.P,RN4,9,R8*%
%TO.N,/A1*%
X179446000Y-88997000D03*
%TO.P,RN4,10,R9*%
%TO.N,/~{SIO}*%
X181986000Y-88997000D03*
%TD*%
D17*
%TO.P,U7,1,~{LE}*%
%TO.N,GND*%
X186304000Y-73249000D03*
D18*
%TO.P,U7,2,A0*%
%TO.N,/A4*%
X188844000Y-73249000D03*
%TO.P,U7,3,A1*%
%TO.N,/A5*%
X191384000Y-73249000D03*
%TO.P,U7,4,Y7*%
%TO.N,/Address Decoding/Y7*%
X193924000Y-73249000D03*
%TO.P,U7,5,Y6*%
%TO.N,/Address Decoding/Y6*%
X196464000Y-73249000D03*
%TO.P,U7,6,Y5*%
%TO.N,/Address Decoding/Y5*%
X199004000Y-73249000D03*
%TO.P,U7,7,Y4*%
%TO.N,/Address Decoding/Y4*%
X201544000Y-73249000D03*
%TO.P,U7,8,Y3*%
%TO.N,/Address Decoding/Y3*%
X204084000Y-73249000D03*
%TO.P,U7,9,Y2*%
%TO.N,/Address Decoding/Y2*%
X206624000Y-73249000D03*
%TO.P,U7,10,Y1*%
%TO.N,/Address Decoding/Y1*%
X209164000Y-73249000D03*
%TO.P,U7,11,Y0*%
%TO.N,/Address Decoding/Y0*%
X211704000Y-73249000D03*
%TO.P,U7,12,GND*%
%TO.N,GND*%
X214244000Y-73249000D03*
%TO.P,U7,13,Y13*%
%TO.N,/Address Decoding/Y13*%
X214244000Y-58009000D03*
%TO.P,U7,14,Y12*%
%TO.N,/Address Decoding/Y12*%
X211704000Y-58009000D03*
%TO.P,U7,15,Y15*%
%TO.N,/Address Decoding/Y15*%
X209164000Y-58009000D03*
%TO.P,U7,16,Y14*%
%TO.N,/Address Decoding/Y14*%
X206624000Y-58009000D03*
%TO.P,U7,17,Y9*%
%TO.N,/Address Decoding/Y9*%
X204084000Y-58009000D03*
%TO.P,U7,18,Y8*%
%TO.N,/Address Decoding/Y8*%
X201544000Y-58009000D03*
%TO.P,U7,19,Y11*%
%TO.N,/Address Decoding/Y11*%
X199004000Y-58009000D03*
%TO.P,U7,20,Y10*%
%TO.N,/Address Decoding/Y10*%
X196464000Y-58009000D03*
%TO.P,U7,21,A2*%
%TO.N,/A6*%
X193924000Y-58009000D03*
%TO.P,U7,22,A3*%
%TO.N,/A7*%
X191384000Y-58009000D03*
%TO.P,U7,23,~{E}*%
%TO.N,GND*%
X188844000Y-58009000D03*
%TO.P,U7,24,VCC*%
%TO.N,+5V*%
X186304000Y-58009000D03*
%TD*%
D12*
%TO.P,U5,1,D1*%
%TO.N,/D1*%
X186299000Y-77064000D03*
D13*
%TO.P,U5,2,D3*%
%TO.N,/D3*%
X186299000Y-79604000D03*
%TO.P,U5,3,D5*%
%TO.N,/D5*%
X186299000Y-82144000D03*
%TO.P,U5,4,D7*%
%TO.N,/D7*%
X186299000Y-84684000D03*
%TO.P,U5,5,~{INT}*%
%TO.N,/~{INT}*%
X186299000Y-87224000D03*
%TO.P,U5,6,IEI*%
%TO.N,/Peripherals/SIO_IEI*%
X186299000Y-89764000D03*
%TO.P,U5,7,IE0*%
%TO.N,/Peripherals/SIO_IEO*%
X186299000Y-92304000D03*
%TO.P,U5,8,~{M1}*%
%TO.N,/~{M1}*%
X186299000Y-94844000D03*
%TO.P,U5,9,VCC*%
%TO.N,+5V*%
X186299000Y-97384000D03*
%TO.P,U5,10,~{W}/~{RDYA}*%
%TO.N,unconnected-(U5-~{W}{slash}~{RDYA}-Pad10)*%
X186299000Y-99924000D03*
%TO.P,U5,11,~{SYNCA}*%
%TO.N,/~{SIO SYNCA}*%
X186299000Y-102464000D03*
%TO.P,U5,12,RxDA*%
%TO.N,/Peripherals/RxDA*%
X186299000Y-105004000D03*
%TO.P,U5,13,~{RxCA}*%
%TO.N,/Peripherals/SIO_UART_CLK*%
X186299000Y-107544000D03*
%TO.P,U5,14,~{TxCA}*%
X186299000Y-110084000D03*
%TO.P,U5,15,TxDA*%
%TO.N,/Peripherals/TxDA*%
X186299000Y-112624000D03*
%TO.P,U5,16,~{DTRA}*%
%TO.N,/Peripherals/~{DTRA}*%
X186299000Y-115164000D03*
%TO.P,U5,17,~{RTSA}*%
%TO.N,unconnected-(U5-~{RTSA}-Pad17)*%
X186299000Y-117704000D03*
%TO.P,U5,18,~{CTSA}*%
%TO.N,GND*%
X186299000Y-120244000D03*
%TO.P,U5,19,~{DCDA}*%
X186299000Y-122784000D03*
%TO.P,U5,20,CLK*%
%TO.N,/CLK*%
X186299000Y-125324000D03*
%TO.P,U5,21,~{RESET}*%
%TO.N,/~{RESET}*%
X201539000Y-125324000D03*
%TO.P,U5,22,~{DCDB}*%
%TO.N,/Peripherals/~{DCDB}*%
X201539000Y-122784000D03*
%TO.P,U5,23,~{CTSB}*%
%TO.N,/Peripherals/~{CTSB}*%
X201539000Y-120244000D03*
%TO.P,U5,24,~{RTSB}*%
%TO.N,/Peripherals/~{RTSB}*%
X201539000Y-117704000D03*
%TO.P,U5,25,~{DTRB}*%
%TO.N,/Peripherals/~{DTRB}*%
X201539000Y-115164000D03*
%TO.P,U5,26,TxDB*%
%TO.N,/Peripherals/TxDB*%
X201539000Y-112624000D03*
%TO.P,U5,27,~{RxTxCB}*%
%TO.N,/Peripherals/~{RxTxCB}*%
X201539000Y-110084000D03*
%TO.P,U5,28,RxDB*%
%TO.N,/Peripherals/RxDB*%
X201539000Y-107544000D03*
%TO.P,U5,29,~{SYNCB}*%
%TO.N,/Peripherals/~{SYNCB}*%
X201539000Y-105004000D03*
%TO.P,U5,30,~{W}/~{RDYB}*%
%TO.N,/Peripherals/~{W}{slash}~{RDYB}*%
X201539000Y-102464000D03*
%TO.P,U5,31,GND*%
%TO.N,GND*%
X201539000Y-99924000D03*
%TO.P,U5,32,~{RD}*%
%TO.N,/~{RD}*%
X201539000Y-97384000D03*
%TO.P,U5,33,C/~{D}*%
%TO.N,/A0*%
X201539000Y-94844000D03*
%TO.P,U5,34,B/~{A}*%
%TO.N,/A1*%
X201539000Y-92304000D03*
%TO.P,U5,35,~{CE}*%
%TO.N,/~{SIO}*%
X201539000Y-89764000D03*
%TO.P,U5,36,~{IORQ}*%
%TO.N,/~{IORQ}*%
X201539000Y-87224000D03*
%TO.P,U5,37,D6*%
%TO.N,/D6*%
X201539000Y-84684000D03*
%TO.P,U5,38,D4*%
%TO.N,/D4*%
X201539000Y-82144000D03*
%TO.P,U5,39,D2*%
%TO.N,/D2*%
X201539000Y-79604000D03*
%TO.P,U5,40,D0*%
%TO.N,/D0*%
X201539000Y-77064000D03*
%TD*%
D14*
%TO.P,RN2,1,common*%
%TO.N,+5V*%
X94610000Y-99411000D03*
D11*
%TO.P,RN2,2,R1*%
%TO.N,/D6*%
X94610000Y-96871000D03*
%TO.P,RN2,3,R2*%
%TO.N,/D5*%
X94610000Y-94331000D03*
%TO.P,RN2,4,R3*%
%TO.N,/D3*%
X94610000Y-91791000D03*
%TO.P,RN2,5,R4*%
%TO.N,/D4*%
X94610000Y-89251000D03*
%TO.P,RN2,6,R5*%
%TO.N,/A15*%
X94610000Y-86711000D03*
%TO.P,RN2,7,R6*%
%TO.N,/A14*%
X94610000Y-84171000D03*
%TO.P,RN2,8,R7*%
%TO.N,/A13*%
X94610000Y-81631000D03*
%TO.P,RN2,9,R8*%
%TO.N,/A12*%
X94610000Y-79091000D03*
%TO.P,RN2,10,R9*%
%TO.N,/A11*%
X94610000Y-76551000D03*
%TD*%
D10*
%TO.P,C4,1*%
%TO.N,+5V*%
X141814000Y-88997000D03*
%TO.P,C4,2*%
%TO.N,GND*%
X136814000Y-88997000D03*
%TD*%
D17*
%TO.P,U9,1*%
%TO.N,/A15*%
X147183000Y-62073000D03*
D18*
%TO.P,U9,2*%
%TO.N,/~{MREQ}*%
X149723000Y-62073000D03*
%TO.P,U9,3*%
%TO.N,/~{ROM}*%
X152263000Y-62073000D03*
%TO.P,U9,4*%
%TO.N,/~{MREQ}*%
X154803000Y-62073000D03*
%TO.P,U9,5*%
%TO.N,/Address Decoding/~{A15}*%
X157343000Y-62073000D03*
%TO.P,U9,6*%
%TO.N,/~{RAM}*%
X159883000Y-62073000D03*
%TO.P,U9,7,GND*%
%TO.N,GND*%
X162423000Y-62073000D03*
%TO.P,U9,8*%
%TO.N,/~{SIO}*%
X162423000Y-54453000D03*
%TO.P,U9,9*%
%TO.N,/Address Decoding/Y0*%
X159883000Y-54453000D03*
%TO.P,U9,10*%
%TO.N,/Address Decoding/Q1*%
X157343000Y-54453000D03*
%TO.P,U9,11*%
%TO.N,/~{CTC}*%
X154803000Y-54453000D03*
%TO.P,U9,12*%
%TO.N,/Address Decoding/Y0*%
X152263000Y-54453000D03*
%TO.P,U9,13*%
%TO.N,/Address Decoding/Q2*%
X149723000Y-54453000D03*
%TO.P,U9,14,VCC*%
%TO.N,+5V*%
X147183000Y-54453000D03*
%TD*%
D19*
%TO.P,J2,1,Pin_1*%
%TO.N,/Peripherals/SIO_IEO*%
X205105000Y-99949000D03*
D20*
%TO.P,J2,2,Pin_2*%
%TO.N,/Peripherals/~{W}{slash}~{RDYB}*%
X205105000Y-102489000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/Peripherals/~{SYNCB}*%
X205105000Y-105029000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,/Peripherals/RxDB*%
X205105000Y-107569000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,/Peripherals/~{RxTxCB}*%
X205105000Y-110109000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,/Peripherals/TxDB*%
X205105000Y-112649000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,/Peripherals/~{DTRB}*%
X205105000Y-115189000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,/Peripherals/~{RTSB}*%
X205105000Y-117729000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,/Peripherals/~{CTSB}*%
X205105000Y-120269000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,/Peripherals/~{DCDB}*%
X205105000Y-122809000D03*
%TD*%
D21*
%TO.P,SW1,1,1*%
%TO.N,GND*%
X123312000Y-71471000D03*
X115692000Y-71471000D03*
%TO.P,SW1,2,2*%
%TO.N,/Power\u002C Clock and Reset/555Trigger*%
X123312000Y-66391000D03*
X115692000Y-66391000D03*
%TD*%
D10*
%TO.P,R2,1*%
%TO.N,/Peripherals/UART_Rx*%
X212979000Y-83185000D03*
D11*
%TO.P,R2,2*%
%TO.N,/Peripherals/TxDA*%
X205359000Y-83185000D03*
%TD*%
D12*
%TO.P,U4,1,D4*%
%TO.N,/D4*%
X164206000Y-92314000D03*
D13*
%TO.P,U4,2,D5*%
%TO.N,/D5*%
X164206000Y-94854000D03*
%TO.P,U4,3,D6*%
%TO.N,/D6*%
X164206000Y-97394000D03*
%TO.P,U4,4,D7*%
%TO.N,/D7*%
X164206000Y-99934000D03*
%TO.P,U4,5,GND*%
%TO.N,GND*%
X164206000Y-102474000D03*
%TO.P,U4,6,~{RD}*%
%TO.N,/~{RD}*%
X164206000Y-105014000D03*
%TO.P,U4,7,ZC/TO0*%
%TO.N,/Peripherals/SIO_UART_CLK*%
X164206000Y-107554000D03*
%TO.P,U4,8,ZC/TO1*%
%TO.N,/Peripherals/ZC{slash}TO1*%
X164206000Y-110094000D03*
%TO.P,U4,9,ZC/TO2*%
%TO.N,/Peripherals/ZC{slash}TO2*%
X164206000Y-112634000D03*
%TO.P,U4,10,~{IORQ}*%
%TO.N,/~{IORQ}*%
X164206000Y-115174000D03*
%TO.P,U4,11,IEO*%
%TO.N,/Peripherals/SIO_IEI*%
X164206000Y-117714000D03*
%TO.P,U4,12,~{INT}*%
%TO.N,/~{INT}*%
X164206000Y-120254000D03*
%TO.P,U4,13,IEI*%
%TO.N,/CTC IEI*%
X164206000Y-122794000D03*
%TO.P,U4,14,~{M1}*%
%TO.N,/~{M1}*%
X164206000Y-125334000D03*
%TO.P,U4,15,CLK*%
%TO.N,/CLK*%
X179446000Y-125334000D03*
%TO.P,U4,16,~{CE}*%
%TO.N,/~{CTC}*%
X179446000Y-122794000D03*
%TO.P,U4,17,~{RESET}*%
%TO.N,/~{RESET}*%
X179446000Y-120254000D03*
%TO.P,U4,18,~{CS0}*%
%TO.N,/A0*%
X179446000Y-117714000D03*
%TO.P,U4,19,CS1*%
%TO.N,/A1*%
X179446000Y-115174000D03*
%TO.P,U4,20,CLK/TRG3*%
%TO.N,/Peripherals/CLK{slash}TRG3*%
X179446000Y-112634000D03*
%TO.P,U4,21,CLK/TRG2*%
%TO.N,/Peripherals/CLK{slash}TRG2*%
X179446000Y-110094000D03*
%TO.P,U4,22,CLK/TRG1*%
%TO.N,/Peripherals/CLK{slash}TRG1*%
X179446000Y-107554000D03*
%TO.P,U4,23,CLK/TRG0*%
%TO.N,/Peripherals/UART CLK*%
X179446000Y-105014000D03*
%TO.P,U4,24,VCC*%
%TO.N,+5V*%
X179446000Y-102474000D03*
%TO.P,U4,25,D0*%
%TO.N,/D0*%
X179446000Y-99934000D03*
%TO.P,U4,26,D1*%
%TO.N,/D1*%
X179446000Y-97394000D03*
%TO.P,U4,27,D2*%
%TO.N,/D2*%
X179446000Y-94854000D03*
%TO.P,U4,28,D3*%
%TO.N,/D3*%
X179446000Y-92314000D03*
%TD*%
D19*
%TO.P,J6,1,Pin_1*%
%TO.N,/A11*%
X98166000Y-77059000D03*
D20*
%TO.P,J6,2,Pin_2*%
%TO.N,/A10*%
X100706000Y-77059000D03*
%TO.P,J6,3,Pin_3*%
%TO.N,/A12*%
X98166000Y-79599000D03*
%TO.P,J6,4,Pin_4*%
%TO.N,/A9*%
X100706000Y-79599000D03*
%TO.P,J6,5,Pin_5*%
%TO.N,/A13*%
X98166000Y-82139000D03*
%TO.P,J6,6,Pin_6*%
%TO.N,/A8*%
X100706000Y-82139000D03*
%TO.P,J6,7,Pin_7*%
%TO.N,/A14*%
X98166000Y-84679000D03*
%TO.P,J6,8,Pin_8*%
%TO.N,/A7*%
X100706000Y-84679000D03*
%TO.P,J6,9,Pin_9*%
%TO.N,/A15*%
X98166000Y-87219000D03*
%TO.P,J6,10,Pin_10*%
%TO.N,/A6*%
X100706000Y-87219000D03*
%TO.P,J6,11,Pin_11*%
%TO.N,/CLK*%
X98166000Y-89759000D03*
%TO.P,J6,12,Pin_12*%
%TO.N,/A5*%
X100706000Y-89759000D03*
%TO.P,J6,13,Pin_13*%
%TO.N,/D4*%
X98166000Y-92299000D03*
%TO.P,J6,14,Pin_14*%
%TO.N,/A4*%
X100706000Y-92299000D03*
%TO.P,J6,15,Pin_15*%
%TO.N,/D3*%
X98166000Y-94839000D03*
%TO.P,J6,16,Pin_16*%
%TO.N,/A3*%
X100706000Y-94839000D03*
%TO.P,J6,17,Pin_17*%
%TO.N,/D5*%
X98166000Y-97379000D03*
%TO.P,J6,18,Pin_18*%
%TO.N,/A2*%
X100706000Y-97379000D03*
%TO.P,J6,19,Pin_19*%
%TO.N,/D6*%
X98166000Y-99919000D03*
%TO.P,J6,20,Pin_20*%
%TO.N,/A1*%
X100706000Y-99919000D03*
%TO.P,J6,21,Pin_21*%
%TO.N,+5V*%
X98166000Y-102459000D03*
%TO.P,J6,22,Pin_22*%
%TO.N,/A0*%
X100706000Y-102459000D03*
%TO.P,J6,23,Pin_23*%
%TO.N,/D2*%
X98166000Y-104999000D03*
%TO.P,J6,24,Pin_24*%
%TO.N,GND*%
X100706000Y-104999000D03*
%TO.P,J6,25,Pin_25*%
%TO.N,/D7*%
X98166000Y-107539000D03*
%TO.P,J6,26,Pin_26*%
%TO.N,/~{RFSH}*%
X100706000Y-107539000D03*
%TO.P,J6,27,Pin_27*%
%TO.N,/D0*%
X98166000Y-110079000D03*
%TO.P,J6,28,Pin_28*%
%TO.N,/~{M1}*%
X100706000Y-110079000D03*
%TO.P,J6,29,Pin_29*%
%TO.N,/D1*%
X98166000Y-112619000D03*
%TO.P,J6,30,Pin_30*%
%TO.N,/~{RESET}*%
X100706000Y-112619000D03*
%TO.P,J6,31,Pin_31*%
%TO.N,/~{INT}*%
X98166000Y-115159000D03*
%TO.P,J6,32,Pin_32*%
%TO.N,/~{BUSRQ}*%
X100706000Y-115159000D03*
%TO.P,J6,33,Pin_33*%
%TO.N,/~{NMI}*%
X98166000Y-117699000D03*
%TO.P,J6,34,Pin_34*%
%TO.N,/~{WAIT}*%
X100706000Y-117699000D03*
%TO.P,J6,35,Pin_35*%
%TO.N,/~{HALT}*%
X98166000Y-120239000D03*
%TO.P,J6,36,Pin_36*%
%TO.N,/~{BUSACK}*%
X100706000Y-120239000D03*
%TO.P,J6,37,Pin_37*%
%TO.N,/~{MREQ}*%
X98166000Y-122779000D03*
%TO.P,J6,38,Pin_38*%
%TO.N,/~{WR}*%
X100706000Y-122779000D03*
%TO.P,J6,39,Pin_39*%
%TO.N,/~{IORQ}*%
X98166000Y-125319000D03*
%TO.P,J6,40,Pin_40*%
%TO.N,/~{RD}*%
X100706000Y-125319000D03*
%TD*%
D22*
%TO.P,J1,1*%
%TO.N,/Power\u002C Clock and Reset/PWR_IN*%
X97567000Y-59309000D03*
D23*
%TO.P,J1,2*%
%TO.N,GND*%
X91567000Y-59309000D03*
D24*
%TO.P,J1,3,MountPin*%
X94567000Y-64009000D03*
%TD*%
D15*
%TO.P,SW2,1,A*%
%TO.N,/Power\u002C Clock and Reset/SW_TO_R*%
X110998000Y-61214000D03*
D16*
%TO.P,SW2,2,B*%
%TO.N,+5V*%
X108498000Y-61214000D03*
%TO.P,SW2,3,C*%
%TO.N,/Power\u002C Clock and Reset/PWR_IN*%
X105998000Y-61214000D03*
%TO.P,SW2,4,A*%
%TO.N,unconnected-(SW2-A-Pad4)*%
X110998000Y-55214000D03*
%TO.P,SW2,5,B*%
%TO.N,unconnected-(SW2-B-Pad5)*%
X108498000Y-55214000D03*
%TO.P,SW2,6,C*%
%TO.N,unconnected-(SW2-C-Pad6)*%
X105998000Y-55214000D03*
%TD*%
D10*
%TO.P,R8,1*%
%TO.N,/Power\u002C Clock and Reset/SW_TO_R*%
X115697000Y-62083000D03*
D11*
%TO.P,R8,2*%
%TO.N,GND*%
X115697000Y-54463000D03*
%TD*%
D10*
%TO.P,C8,1*%
%TO.N,+5V*%
X109302000Y-73757000D03*
%TO.P,C8,2*%
%TO.N,GND*%
X104302000Y-73757000D03*
%TD*%
%TO.P,R6,1*%
%TO.N,+5V*%
X121788000Y-62073000D03*
D11*
%TO.P,R6,2*%
%TO.N,/Power\u002C Clock and Reset/555Trigger*%
X121788000Y-54453000D03*
%TD*%
D19*
%TO.P,J5,1,Pin_1*%
%TO.N,/Address Decoding/Y13*%
X214244000Y-54453000D03*
D20*
%TO.P,J5,2,Pin_2*%
%TO.N,/Address Decoding/Y0*%
X211704000Y-54453000D03*
%TO.P,J5,3,Pin_3*%
%TO.N,/Address Decoding/Y12*%
X209164000Y-54453000D03*
%TO.P,J5,4,Pin_4*%
%TO.N,/Address Decoding/Y1*%
X206624000Y-54453000D03*
%TO.P,J5,5,Pin_5*%
%TO.N,/Address Decoding/Y15*%
X204084000Y-54453000D03*
%TO.P,J5,6,Pin_6*%
%TO.N,/Address Decoding/Y14*%
X201544000Y-54453000D03*
%TO.P,J5,7,Pin_7*%
%TO.N,/Address Decoding/Y9*%
X199004000Y-54453000D03*
%TO.P,J5,8,Pin_8*%
%TO.N,/Address Decoding/Y8*%
X196464000Y-54453000D03*
%TO.P,J5,9,Pin_9*%
%TO.N,/Address Decoding/Y11*%
X193924000Y-54453000D03*
%TO.P,J5,10,Pin_10*%
%TO.N,/Address Decoding/Y10*%
X191384000Y-54453000D03*
%TO.P,J5,11,Pin_11*%
%TO.N,/Address Decoding/Y2*%
X188844000Y-54453000D03*
%TO.P,J5,12,Pin_12*%
%TO.N,/Address Decoding/Y3*%
X186304000Y-54453000D03*
%TO.P,J5,13,Pin_13*%
%TO.N,/Address Decoding/Y4*%
X183764000Y-54453000D03*
%TO.P,J5,14,Pin_14*%
%TO.N,/Address Decoding/Y5*%
X181224000Y-54453000D03*
%TO.P,J5,15,Pin_15*%
%TO.N,/Address Decoding/Y6*%
X178684000Y-54453000D03*
%TO.P,J5,16,Pin_16*%
%TO.N,/Address Decoding/Y7*%
X176144000Y-54453000D03*
%TO.P,J5,17,Pin_17*%
%TO.N,/Address Decoding/Q3*%
X173604000Y-54453000D03*
%TO.P,J5,18,Pin_18*%
%TO.N,/Address Decoding/Q2*%
X171064000Y-54453000D03*
%TO.P,J5,19,Pin_19*%
%TO.N,/Address Decoding/Q1*%
X168524000Y-54453000D03*
%TO.P,J5,20,Pin_20*%
%TO.N,/Address Decoding/Q0*%
X165984000Y-54453000D03*
%TD*%
D10*
%TO.P,R5,1*%
%TO.N,+5V*%
X124836000Y-62073000D03*
D11*
%TO.P,R5,2*%
%TO.N,/Power\u002C Clock and Reset/555Dis{slash}Thr*%
X124836000Y-54453000D03*
%TD*%
D10*
%TO.P,R7,1*%
%TO.N,/Power\u002C Clock and Reset/LED_TO_R*%
X118740000Y-62083000D03*
D11*
%TO.P,R7,2*%
%TO.N,GND*%
X118740000Y-54463000D03*
%TD*%
D14*
%TO.P,C3,1*%
%TO.N,/Power\u002C Clock and Reset/555Trigger*%
X110109000Y-66421000D03*
D10*
%TO.P,C3,2*%
%TO.N,GND*%
X110109000Y-68921000D03*
%TD*%
D14*
%TO.P,RN1,1,common*%
%TO.N,+5V*%
X94610000Y-102967000D03*
D11*
%TO.P,RN1,2,R1*%
%TO.N,/D2*%
X94610000Y-105507000D03*
%TO.P,RN1,3,R2*%
%TO.N,/D7*%
X94610000Y-108047000D03*
%TO.P,RN1,4,R3*%
%TO.N,/D0*%
X94610000Y-110587000D03*
%TO.P,RN1,5,R4*%
%TO.N,/D1*%
X94610000Y-113127000D03*
%TO.P,RN1,6,R5*%
%TO.N,/~{INT}*%
X94610000Y-115667000D03*
%TO.P,RN1,7,R6*%
%TO.N,/~{NMI}*%
X94610000Y-118207000D03*
%TO.P,RN1,8,R7*%
%TO.N,/~{RESET}*%
X94610000Y-120747000D03*
%TO.P,RN1,9,R8*%
%TO.N,/~{BUSRQ}*%
X94610000Y-123287000D03*
%TO.P,RN1,10,R9*%
%TO.N,/~{WAIT}*%
X94610000Y-125827000D03*
%TD*%
D10*
%TO.P,C1,1*%
%TO.N,GND*%
X143378000Y-59503000D03*
%TO.P,C1,2*%
%TO.N,/Power\u002C Clock and Reset/555Control*%
X143378000Y-54503000D03*
%TD*%
%TO.P,C6,1*%
%TO.N,+5V*%
X182753000Y-122769000D03*
%TO.P,C6,2*%
%TO.N,GND*%
X182753000Y-117769000D03*
%TD*%
D12*
%TO.P,U2,1,NC*%
%TO.N,unconnected-(U2-NC-Pad1)*%
X126609000Y-92299000D03*
D13*
%TO.P,U2,2,A12*%
%TO.N,/A12*%
X126609000Y-94839000D03*
%TO.P,U2,3,A7*%
%TO.N,/A7*%
X126609000Y-97379000D03*
%TO.P,U2,4,A6*%
%TO.N,/A6*%
X126609000Y-99919000D03*
%TO.P,U2,5,A5*%
%TO.N,/A5*%
X126609000Y-102459000D03*
%TO.P,U2,6,A4*%
%TO.N,/A4*%
X126609000Y-104999000D03*
%TO.P,U2,7,A3*%
%TO.N,/A3*%
X126609000Y-107539000D03*
%TO.P,U2,8,A2*%
%TO.N,/A2*%
X126609000Y-110079000D03*
%TO.P,U2,9,A1*%
%TO.N,/A1*%
X126609000Y-112619000D03*
%TO.P,U2,10,A0*%
%TO.N,/A0*%
X126609000Y-115159000D03*
%TO.P,U2,11,D0*%
%TO.N,/D0*%
X126609000Y-117699000D03*
%TO.P,U2,12,D1*%
%TO.N,/D1*%
X126609000Y-120239000D03*
%TO.P,U2,13,D2*%
%TO.N,/D2*%
X126609000Y-122779000D03*
%TO.P,U2,14,GND*%
%TO.N,GND*%
X126609000Y-125319000D03*
%TO.P,U2,15,D3*%
%TO.N,/D3*%
X141849000Y-125319000D03*
%TO.P,U2,16,D4*%
%TO.N,/D4*%
X141849000Y-122779000D03*
%TO.P,U2,17,D5*%
%TO.N,/D5*%
X141849000Y-120239000D03*
%TO.P,U2,18,D6*%
%TO.N,/D6*%
X141849000Y-117699000D03*
%TO.P,U2,19,D7*%
%TO.N,/D7*%
X141849000Y-115159000D03*
%TO.P,U2,20,~{CE}*%
%TO.N,/~{ROM}*%
X141849000Y-112619000D03*
%TO.P,U2,21,A10*%
%TO.N,/A10*%
X141849000Y-110079000D03*
%TO.P,U2,22,~{OE}*%
%TO.N,/~{RD}*%
X141849000Y-107539000D03*
%TO.P,U2,23,A11*%
%TO.N,/A11*%
X141849000Y-104999000D03*
%TO.P,U2,24,A9*%
%TO.N,/A9*%
X141849000Y-102459000D03*
%TO.P,U2,25,A8*%
%TO.N,/A8*%
X141849000Y-99919000D03*
%TO.P,U2,26,NC*%
%TO.N,unconnected-(U2-NC-Pad26)*%
X141849000Y-97379000D03*
%TO.P,U2,27,~{WE}*%
%TO.N,/~{ROM WE}*%
X141849000Y-94839000D03*
%TO.P,U2,28,VCC*%
%TO.N,+5V*%
X141849000Y-92299000D03*
%TD*%
D19*
%TO.P,J4,1,Pin_1*%
%TO.N,/Peripherals/ZC{slash}TO1*%
X214117000Y-102459000D03*
D20*
%TO.P,J4,2,Pin_2*%
%TO.N,/Peripherals/CLK{slash}TRG1*%
X214117000Y-104999000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,/Peripherals/CLK{slash}TRG2*%
X214117000Y-107539000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,/Peripherals/CLK{slash}TRG3*%
X214117000Y-110079000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,/Peripherals/ZC{slash}TO2*%
X214117000Y-112619000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,/CTC IEI*%
X214117000Y-115159000D03*
%TD*%
D10*
%TO.P,R3,1*%
%TO.N,/Peripherals/UART_CTS*%
X212979000Y-86233000D03*
D11*
%TO.P,R3,2*%
%TO.N,/Peripherals/~{DTRA}*%
X205359000Y-86233000D03*
%TD*%
D19*
%TO.P,J3,1,Pin_1*%
%TO.N,GND*%
X215970000Y-77851000D03*
D20*
%TO.P,J3,2,Pin_2*%
%TO.N,/Peripherals/UART_Tx*%
X215970000Y-80391000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,/Peripherals/UART_Rx*%
X215970000Y-82931000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,/Peripherals/UART_CTS*%
X215970000Y-85471000D03*
%TD*%
D10*
%TO.P,C7,1*%
%TO.N,+5V*%
X182748000Y-102539000D03*
%TO.P,C7,2*%
%TO.N,GND*%
X182748000Y-107539000D03*
%TD*%
D12*
%TO.P,U6,1*%
%TO.N,/Power\u002C Clock and Reset/555Out*%
X126614000Y-68931000D03*
D13*
%TO.P,U6,2*%
%TO.N,/~{RESET}*%
X126614000Y-71471000D03*
%TO.P,U6,3*%
%TO.N,/A15*%
X126614000Y-74011000D03*
%TO.P,U6,4*%
%TO.N,/Address Decoding/~{A15}*%
X126614000Y-76551000D03*
%TO.P,U6,5*%
%TO.N,GND*%
X126614000Y-79091000D03*
%TO.P,U6,6*%
%TO.N,unconnected-(U6-Pad6)*%
X126614000Y-81631000D03*
%TO.P,U6,7,GND*%
%TO.N,GND*%
X126614000Y-84171000D03*
%TO.P,U6,8*%
%TO.N,unconnected-(U6-Pad8)*%
X134234000Y-84171000D03*
%TO.P,U6,9*%
%TO.N,GND*%
X134234000Y-81631000D03*
%TO.P,U6,10*%
%TO.N,unconnected-(U6-Pad10)*%
X134234000Y-79091000D03*
%TO.P,U6,11*%
%TO.N,GND*%
X134234000Y-76551000D03*
%TO.P,U6,12*%
%TO.N,unconnected-(U6-Pad12)*%
X134234000Y-74011000D03*
%TO.P,U6,13*%
%TO.N,GND*%
X134234000Y-71471000D03*
%TO.P,U6,14,VCC*%
%TO.N,+5V*%
X134234000Y-68931000D03*
%TD*%
D14*
%TO.P,X1,1,EN*%
%TO.N,unconnected-(X1-EN-Pad1)*%
X138806000Y-68423000D03*
D10*
%TO.P,X1,7,GND*%
%TO.N,GND*%
X138806000Y-83663000D03*
%TO.P,X1,8,OUT*%
%TO.N,/Power\u002C Clock and Reset/8MHz*%
X146426000Y-83663000D03*
%TO.P,X1,14,Vcc*%
%TO.N,+5V*%
X146426000Y-68423000D03*
%TD*%
D12*
%TO.P,U10,1,~{R}*%
%TO.N,+5V*%
X151008000Y-68926000D03*
D13*
%TO.P,U10,2,D*%
%TO.N,/Power\u002C Clock and Reset/DFFA_DataIn*%
X151008000Y-71466000D03*
%TO.P,U10,3,C*%
%TO.N,/Power\u002C Clock and Reset/8MHz*%
X151008000Y-74006000D03*
%TO.P,U10,4,~{S}*%
%TO.N,+5V*%
X151008000Y-76546000D03*
%TO.P,U10,5,Q*%
%TO.N,/CLK*%
X151008000Y-79086000D03*
%TO.P,U10,6,~{Q}*%
%TO.N,/Power\u002C Clock and Reset/DFFA_DataIn*%
X151008000Y-81626000D03*
%TO.P,U10,7,GND*%
%TO.N,GND*%
X151008000Y-84166000D03*
%TO.P,U10,8,~{Q}*%
%TO.N,/Power\u002C Clock and Reset/DFFB_DataIn*%
X158628000Y-84166000D03*
%TO.P,U10,9,Q*%
%TO.N,/Peripherals/UART CLK*%
X158628000Y-81626000D03*
%TO.P,U10,10,~{S}*%
%TO.N,+5V*%
X158628000Y-79086000D03*
%TO.P,U10,11,C*%
%TO.N,/Power\u002C Clock and Reset/2.4576MHz*%
X158628000Y-76546000D03*
%TO.P,U10,12,D*%
%TO.N,/Power\u002C Clock and Reset/DFFB_DataIn*%
X158628000Y-74006000D03*
%TO.P,U10,13,~{R}*%
%TO.N,+5V*%
X158628000Y-71466000D03*
%TO.P,U10,14,VCC*%
X158628000Y-68926000D03*
%TD*%
D25*
%TO.N,/Peripherals/SIO_IEO*%
X204089000Y-93599000D03*
%TO.N,/Peripherals/ZC{slash}TO1*%
X182880000Y-111379000D03*
X183896000Y-100838000D03*
%TO.N,/CTC IEI*%
X169291000Y-122809000D03*
X169286000Y-116459000D03*
%TO.N,/A11*%
X138684000Y-105029000D03*
X137414000Y-75311000D03*
%TO.N,/A10*%
X134366000Y-110109000D03*
%TO.N,/A12*%
X130556000Y-78867000D03*
X131445000Y-93599000D03*
%TO.N,/A9*%
X130937000Y-102489000D03*
%TO.N,/A13*%
X109601000Y-81788000D03*
X147828000Y-98679000D03*
X109601000Y-87249000D03*
X143256000Y-85344000D03*
%TO.N,/A8*%
X148717000Y-101219000D03*
X148082000Y-81534000D03*
%TO.N,/A14*%
X108458000Y-84709000D03*
X108458000Y-89789000D03*
X145415000Y-87503000D03*
%TO.N,/A7*%
X154051000Y-66548000D03*
X149606000Y-97409000D03*
X130175000Y-96169000D03*
%TO.N,/A15*%
X92456000Y-74803000D03*
X131064000Y-65405000D03*
%TO.N,/A6*%
X149606000Y-99949000D03*
X133477000Y-87249000D03*
X155702000Y-66675000D03*
X133477000Y-98709000D03*
%TO.N,/CLK*%
X106807000Y-82677000D03*
X170561000Y-94234000D03*
%TO.N,/A5*%
X132640500Y-101249000D03*
X155003500Y-70294500D03*
X132588000Y-89789000D03*
X149987000Y-102489000D03*
%TO.N,/D4*%
X165481000Y-80391000D03*
X153416000Y-124079000D03*
X153416000Y-93599000D03*
%TO.N,/A4*%
X150495000Y-105029000D03*
X155511500Y-71818500D03*
%TO.N,/D3*%
X180721000Y-77851000D03*
X173482000Y-92329000D03*
X139573000Y-92583000D03*
X173482000Y-124079000D03*
%TO.N,/A3*%
X152527000Y-107442000D03*
X122555000Y-107569000D03*
X156337000Y-75438000D03*
%TO.N,/D5*%
X136652000Y-120239000D03*
X136652000Y-94869000D03*
X183261000Y-96139000D03*
X154305000Y-97409000D03*
X154305000Y-121539000D03*
%TO.N,/A2*%
X151638000Y-110109000D03*
X122047500Y-110079000D03*
X156083000Y-72771000D03*
%TO.N,/D6*%
X135636000Y-97409000D03*
X155575000Y-99949000D03*
X135636000Y-117602000D03*
X168021000Y-82296000D03*
X168021000Y-97409000D03*
X155575000Y-118999000D03*
%TO.N,/A1*%
X174498000Y-111379000D03*
X115443000Y-101219000D03*
X174498000Y-115316000D03*
X115443000Y-115189000D03*
%TO.N,/A0*%
X176911000Y-115179000D03*
X114173000Y-117729000D03*
X114173000Y-103759000D03*
X176911000Y-93599000D03*
%TO.N,/D2*%
X172757500Y-121539000D03*
X195072000Y-96139000D03*
X124206000Y-103759000D03*
X172720000Y-94869000D03*
X195072000Y-79629000D03*
%TO.N,/D7*%
X123571000Y-116459000D03*
X123444000Y-106299000D03*
X156845000Y-102362000D03*
X156845000Y-116459000D03*
X183134000Y-98679000D03*
%TO.N,/D0*%
X122809000Y-108839000D03*
X196342000Y-98679000D03*
X168021000Y-115189000D03*
X122771500Y-117729000D03*
X168021000Y-99949000D03*
%TO.N,/~{M1}*%
X193167000Y-129540000D03*
X117729000Y-129540000D03*
X164211000Y-129540000D03*
X193167000Y-94869000D03*
%TO.N,/D1*%
X175641000Y-97409000D03*
X122047000Y-111379000D03*
X175641000Y-118999000D03*
X180721000Y-75311000D03*
X122009500Y-120269000D03*
%TO.N,/~{RESET}*%
X181229000Y-127127000D03*
X121666000Y-127127000D03*
%TO.N,/~{INT}*%
X193929000Y-128651000D03*
X193929000Y-87249000D03*
X165862000Y-128651000D03*
X106045000Y-128651000D03*
%TO.N,/~{MREQ}*%
X139192000Y-72771000D03*
X112522000Y-72771000D03*
X111633000Y-122809000D03*
%TO.N,/~{WR}*%
X123063000Y-122809000D03*
%TO.N,/~{IORQ}*%
X166878000Y-127889000D03*
X104648000Y-127635000D03*
X203327000Y-127889000D03*
%TO.N,/~{RD}*%
X137668000Y-107569000D03*
X199263000Y-103759000D03*
X137668000Y-124079000D03*
%TO.N,/Peripherals/RxDA*%
X210312000Y-103759000D03*
%TO.N,/Peripherals/TxDA*%
X197739000Y-112624000D03*
X197739000Y-83439000D03*
%TO.N,/Peripherals/~{DTRA}*%
X198501000Y-115189000D03*
X198755000Y-85979000D03*
%TO.N,/~{SIO SYNCA}*%
X174371000Y-101219000D03*
%TO.N,/~{ROM WE}*%
X156083000Y-94615000D03*
%TO.N,/~{ROM}*%
X143637000Y-90297000D03*
%TO.N,/~{CTC}*%
X171831000Y-122809000D03*
%TO.N,/~{SIO}*%
X179197000Y-59817000D03*
%TO.N,/Peripherals/SIO_IEI*%
X188849000Y-118999000D03*
%TO.N,/Peripherals/UART CLK*%
X169291000Y-81407000D03*
X170815000Y-106172000D03*
%TO.N,/Address Decoding/~{A15}*%
X131826000Y-66167000D03*
%TO.N,/Power\u002C Clock and Reset/2.4576MHz*%
X170053000Y-76546000D03*
%TD*%
D26*
%TO.N,/Power\u002C Clock and Reset/555Control*%
X135768000Y-54453000D02*
X136943000Y-55628000D01*
X142253000Y-55628000D02*
X143378000Y-54503000D01*
X136943000Y-55628000D02*
X142253000Y-55628000D01*
%TO.N,/Power\u002C Clock and Reset/555Dis{slash}Thr*%
X134753000Y-52928000D02*
X138755000Y-52928000D01*
X133228000Y-54453000D02*
X134753000Y-52928000D01*
X130688000Y-54453000D02*
X133228000Y-54453000D01*
X138755000Y-52928000D02*
X140330000Y-54503000D01*
X124836000Y-54453000D02*
X126361000Y-52928000D01*
X129163000Y-52928000D02*
X130688000Y-54453000D01*
X126361000Y-52928000D02*
X129163000Y-52928000D01*
%TO.N,/Power\u002C Clock and Reset/555Trigger*%
X123068000Y-54453000D02*
X130688000Y-62073000D01*
X126370000Y-66391000D02*
X130688000Y-62073000D01*
X123312000Y-66391000D02*
X126370000Y-66391000D01*
X121788000Y-54453000D02*
X123068000Y-54453000D01*
X110109000Y-66421000D02*
X115662000Y-66421000D01*
X115692000Y-66391000D02*
X123312000Y-66391000D01*
X115662000Y-66421000D02*
X115692000Y-66391000D01*
X115627112Y-66455888D02*
X115692000Y-66391000D01*
%TO.N,/Power\u002C Clock and Reset/LED_TO_R*%
X117615000Y-63208000D02*
X118740000Y-62083000D01*
X108212000Y-63208000D02*
X117615000Y-63208000D01*
X102489000Y-68931000D02*
X108212000Y-63208000D01*
%TO.N,/Peripherals/SIO_IEO*%
X204089000Y-93599000D02*
X205105000Y-94615000D01*
X205105000Y-94615000D02*
X205105000Y-99949000D01*
%TO.N,/Peripherals/UART_Tx*%
X213233000Y-80391000D02*
X212979000Y-80137000D01*
%TO.N,/Peripherals/UART_Rx*%
X215716000Y-83185000D02*
X215970000Y-82931000D01*
%TO.N,/Peripherals/ZC{slash}TO1*%
X184658000Y-109601000D02*
X184658000Y-104648000D01*
X182880000Y-111379000D02*
X184658000Y-109601000D01*
X184658000Y-101600000D02*
X183896000Y-100838000D01*
X184658000Y-104648000D02*
X184658000Y-101600000D01*
%TO.N,/CTC IEI*%
X169286000Y-88997000D02*
X169286000Y-116459000D01*
X169286000Y-122804000D02*
X169291000Y-122809000D01*
X169286000Y-116459000D02*
X169286000Y-122804000D01*
%TO.N,/Address Decoding/Y0*%
X212979000Y-55728000D02*
X211704000Y-54453000D01*
X212979000Y-71974000D02*
X212979000Y-55728000D01*
X211704000Y-73249000D02*
X212979000Y-71974000D01*
%TO.N,/Address Decoding/Y1*%
X209423000Y-55880000D02*
X210439000Y-56896000D01*
X206624000Y-54453000D02*
X208051000Y-55880000D01*
X208051000Y-55880000D02*
X209423000Y-55880000D01*
X210439000Y-71974000D02*
X209164000Y-73249000D01*
X210439000Y-56896000D02*
X210439000Y-71974000D01*
%TO.N,/Address Decoding/Y2*%
X191643000Y-55880000D02*
X192659000Y-56896000D01*
X192659000Y-56896000D02*
X192659000Y-59284000D01*
X188844000Y-54453000D02*
X190271000Y-55880000D01*
X192659000Y-59284000D02*
X206624000Y-73249000D01*
X190271000Y-55880000D02*
X191643000Y-55880000D01*
%TO.N,/Address Decoding/Y3*%
X190119000Y-59284000D02*
X204084000Y-73249000D01*
X188978656Y-55880000D02*
X190119000Y-57020344D01*
X190119000Y-57020344D02*
X190119000Y-59284000D01*
X187731000Y-55880000D02*
X188978656Y-55880000D01*
X186304000Y-54453000D02*
X187731000Y-55880000D01*
%TO.N,/Address Decoding/Y4*%
X186436000Y-55880000D02*
X187579000Y-57023000D01*
X185191000Y-55880000D02*
X186436000Y-55880000D01*
X187579000Y-57023000D02*
X187579000Y-59284000D01*
X187579000Y-59284000D02*
X201544000Y-73249000D01*
X183764000Y-54453000D02*
X185191000Y-55880000D01*
%TO.N,/Address Decoding/Y5*%
X181224000Y-54453000D02*
X181224000Y-55469000D01*
X181224000Y-55469000D02*
X199004000Y-73249000D01*
%TO.N,/Address Decoding/Y6*%
X196464000Y-73249000D02*
X178684000Y-55469000D01*
X178684000Y-55469000D02*
X178684000Y-54453000D01*
%TO.N,/Address Decoding/Y7*%
X193924000Y-73249000D02*
X176144000Y-55469000D01*
X176144000Y-55469000D02*
X176144000Y-54453000D01*
%TO.N,/Address Decoding/Y8*%
X201544000Y-58009000D02*
X199415000Y-55880000D01*
X199415000Y-55880000D02*
X197891000Y-55880000D01*
X197891000Y-55880000D02*
X196464000Y-54453000D01*
%TO.N,/Address Decoding/Y9*%
X200431000Y-55880000D02*
X199004000Y-54453000D01*
X204084000Y-58009000D02*
X201955000Y-55880000D01*
X201955000Y-55880000D02*
X200431000Y-55880000D01*
%TO.N,/Address Decoding/Y10*%
X196464000Y-57780000D02*
X194564000Y-55880000D01*
X194564000Y-55880000D02*
X192811000Y-55880000D01*
X196464000Y-58009000D02*
X196464000Y-57780000D01*
X192811000Y-55880000D02*
X191384000Y-54453000D01*
%TO.N,/Address Decoding/Y11*%
X195351000Y-55880000D02*
X193924000Y-54453000D01*
X196875000Y-55880000D02*
X195351000Y-55880000D01*
X199004000Y-58009000D02*
X196875000Y-55880000D01*
%TO.N,/Address Decoding/Y12*%
X211704000Y-57018000D02*
X209164000Y-54478000D01*
X211704000Y-58009000D02*
X211704000Y-57018000D01*
X209164000Y-54478000D02*
X209164000Y-54453000D01*
%TO.N,/Address Decoding/Y13*%
X214244000Y-58009000D02*
X214244000Y-54453000D01*
%TO.N,/Address Decoding/Y14*%
X204495000Y-55880000D02*
X202971000Y-55880000D01*
X206624000Y-58009000D02*
X204495000Y-55880000D01*
X202971000Y-55880000D02*
X201544000Y-54453000D01*
%TO.N,/Address Decoding/Y15*%
X207035000Y-55880000D02*
X205511000Y-55880000D01*
X209164000Y-58009000D02*
X207035000Y-55880000D01*
X205511000Y-55880000D02*
X204084000Y-54453000D01*
%TO.N,/Address Decoding/Q0*%
X168656000Y-57125000D02*
X165984000Y-54453000D01*
X176907000Y-63115000D02*
X170942000Y-57150000D01*
X170942000Y-57150000D02*
X168656000Y-57150000D01*
X176907000Y-72516000D02*
X176907000Y-63115000D01*
X175382000Y-74041000D02*
X176907000Y-72516000D01*
X168656000Y-57150000D02*
X168656000Y-57125000D01*
%TO.N,/Address Decoding/Q1*%
X170771000Y-56700000D02*
X168524000Y-54453000D01*
X171128396Y-56700000D02*
X170771000Y-56700000D01*
X175382000Y-76581000D02*
X177357000Y-74606000D01*
X177357000Y-62928604D02*
X171128396Y-56700000D01*
X177357000Y-74606000D02*
X177357000Y-62928604D01*
%TO.N,/Address Decoding/Q2*%
X177807000Y-61196000D02*
X171064000Y-54453000D01*
X169062000Y-52451000D02*
X171064000Y-54453000D01*
X175382000Y-79121000D02*
X177807000Y-76696000D01*
X151725000Y-52451000D02*
X169062000Y-52451000D01*
X149723000Y-54453000D02*
X151725000Y-52451000D01*
X177807000Y-76696000D02*
X177807000Y-61196000D01*
%TO.N,/Address Decoding/Q3*%
X178257000Y-59106000D02*
X173604000Y-54453000D01*
X175382000Y-81661000D02*
X178257000Y-78786000D01*
X178257000Y-78786000D02*
X178257000Y-59106000D01*
%TO.N,/A11*%
X137414000Y-75311000D02*
X137414000Y-86487000D01*
X138684000Y-87757000D02*
X138684000Y-105029000D01*
X137414000Y-86487000D02*
X138684000Y-87757000D01*
%TO.N,/A10*%
X123108000Y-77089000D02*
X123870000Y-77851000D01*
X132334000Y-79502000D02*
X132334000Y-85080695D01*
X130683000Y-77851000D02*
X132334000Y-79502000D01*
X134366000Y-87112695D02*
X134366000Y-110109000D01*
X123870000Y-77851000D02*
X130683000Y-77851000D01*
X132334000Y-85080695D02*
X134366000Y-87112695D01*
%TO.N,/A12*%
X131445000Y-79756000D02*
X131445000Y-93599000D01*
X130556000Y-78867000D02*
X131445000Y-79756000D01*
%TO.N,/A9*%
X123108000Y-79629000D02*
X124233000Y-80754000D01*
X130683000Y-95631000D02*
X130937000Y-95885000D01*
X124233000Y-85197604D02*
X130683000Y-91647604D01*
X130937000Y-95885000D02*
X130937000Y-102489000D01*
X124233000Y-80754000D02*
X124233000Y-85197604D01*
X130683000Y-91647604D02*
X130683000Y-95631000D01*
%TO.N,/A13*%
X147828000Y-87884000D02*
X147828000Y-98679000D01*
X145288000Y-85344000D02*
X147828000Y-87884000D01*
X109601000Y-81788000D02*
X109601000Y-87249000D01*
X143256000Y-85344000D02*
X145288000Y-85344000D01*
%TO.N,/A8*%
X148717000Y-82169000D02*
X148717000Y-101219000D01*
X148082000Y-81534000D02*
X148717000Y-82169000D01*
%TO.N,/A14*%
X145410000Y-87508000D02*
X145410000Y-92314000D01*
X145415000Y-87503000D02*
X145410000Y-87508000D01*
X108458000Y-84709000D02*
X108458000Y-89789000D01*
%TO.N,/A7*%
X151892000Y-90043000D02*
X151892000Y-86106000D01*
X153670000Y-84328000D02*
X153670000Y-66929000D01*
X149606000Y-97409000D02*
X149606000Y-92329000D01*
X151892000Y-86106000D02*
X153670000Y-84328000D01*
X149606000Y-92329000D02*
X151892000Y-90043000D01*
X123108000Y-84709000D02*
X130175000Y-91776000D01*
X130175000Y-91776000D02*
X130175000Y-96169000D01*
X153670000Y-66929000D02*
X154051000Y-66548000D01*
%TO.N,/A15*%
X92456000Y-74803000D02*
X92456000Y-84557000D01*
X92456000Y-84557000D02*
X94610000Y-86711000D01*
X131064000Y-69561000D02*
X131064000Y-65405000D01*
X126614000Y-74011000D02*
X131064000Y-69561000D01*
%TO.N,/A6*%
X133477000Y-87249000D02*
X133477000Y-98709000D01*
X152342000Y-86292396D02*
X152342000Y-90229396D01*
X154120000Y-84514396D02*
X152342000Y-86292396D01*
X155702000Y-66675000D02*
X154120000Y-68257000D01*
X150331000Y-99224000D02*
X149606000Y-99949000D01*
X150331000Y-92240396D02*
X150331000Y-99224000D01*
X154120000Y-68257000D02*
X154120000Y-84514396D01*
X152342000Y-90229396D02*
X150331000Y-92240396D01*
%TO.N,/CLK*%
X170561000Y-94234000D02*
X170053000Y-94742000D01*
X106807000Y-82677000D02*
X106807000Y-87214000D01*
X170053000Y-122428000D02*
X172959000Y-125334000D01*
X106807000Y-87214000D02*
X104262000Y-89759000D01*
X172959000Y-125334000D02*
X179446000Y-125334000D01*
X170053000Y-94742000D02*
X170053000Y-122428000D01*
%TO.N,/A5*%
X150781000Y-101695000D02*
X149987000Y-102489000D01*
X132588000Y-101196500D02*
X132640500Y-101249000D01*
X154570000Y-70728000D02*
X154570000Y-84700792D01*
X150781000Y-92426792D02*
X150781000Y-101695000D01*
X154570000Y-84700792D02*
X152792000Y-86478792D01*
X152792000Y-90415792D02*
X150781000Y-92426792D01*
X155003500Y-70294500D02*
X154570000Y-70728000D01*
X132588000Y-89789000D02*
X132588000Y-101196500D01*
X152792000Y-86478792D02*
X152792000Y-90415792D01*
%TO.N,/D4*%
X153416000Y-124079000D02*
X153416000Y-93599000D01*
X165481000Y-91039000D02*
X164206000Y-92314000D01*
X165481000Y-80391000D02*
X165481000Y-91039000D01*
%TO.N,/A4*%
X151231000Y-92613188D02*
X151231000Y-104293000D01*
X155020000Y-84887188D02*
X153242000Y-86665188D01*
X153242000Y-86665188D02*
X153242000Y-90602188D01*
X151231000Y-104293000D02*
X150495000Y-105029000D01*
X124841000Y-103231000D02*
X126609000Y-104999000D01*
X155020000Y-72310000D02*
X155020000Y-84887188D01*
X155511500Y-71818500D02*
X155020000Y-72310000D01*
X153242000Y-90602188D02*
X151231000Y-92613188D01*
X123108000Y-92329000D02*
X124841000Y-94062000D01*
X124841000Y-94062000D02*
X124841000Y-103231000D01*
%TO.N,/D3*%
X139573000Y-92583000D02*
X139700000Y-92710000D01*
X180721000Y-77851000D02*
X180721000Y-91039000D01*
X173482000Y-92329000D02*
X173482000Y-124079000D01*
X139700000Y-123170000D02*
X141849000Y-125319000D01*
X139700000Y-92710000D02*
X139700000Y-123170000D01*
X180721000Y-91039000D02*
X179446000Y-92314000D01*
%TO.N,/A3*%
X155920000Y-81407000D02*
X155920000Y-77343000D01*
X155920000Y-77343000D02*
X155920000Y-75855000D01*
X122555000Y-102616000D02*
X122555000Y-107569000D01*
X152131000Y-96632000D02*
X152131000Y-96012000D01*
X154689490Y-86490490D02*
X155920000Y-85259980D01*
X152131000Y-96012000D02*
X152131000Y-92985980D01*
X124233000Y-95994000D02*
X124233000Y-100938000D01*
X152847990Y-92268990D02*
X154142000Y-90974980D01*
X154142000Y-88519000D02*
X154142000Y-87037980D01*
X152131000Y-102489000D02*
X152131000Y-96632000D01*
X155920000Y-75855000D02*
X156337000Y-75438000D01*
X124233000Y-100938000D02*
X122555000Y-102616000D01*
X154142000Y-90974980D02*
X154142000Y-88519000D01*
X123108000Y-94869000D02*
X124233000Y-95994000D01*
X154142000Y-87037980D02*
X154689490Y-86490490D01*
X152131000Y-92985980D02*
X152847990Y-92268990D01*
X155920000Y-85259980D02*
X155920000Y-81407000D01*
X152131000Y-107046000D02*
X152131000Y-102489000D01*
X152527000Y-107442000D02*
X152131000Y-107046000D01*
%TO.N,/D5*%
X184774000Y-85572604D02*
X183261000Y-87085604D01*
X154305000Y-97409000D02*
X154305000Y-121539000D01*
X186299000Y-82144000D02*
X184774000Y-83669000D01*
X136652000Y-94869000D02*
X136652000Y-120239000D01*
X184774000Y-83669000D02*
X184774000Y-85572604D01*
X183261000Y-87085604D02*
X183261000Y-96139000D01*
%TO.N,/A2*%
X121793000Y-98724000D02*
X123108000Y-97409000D01*
X151681000Y-110066000D02*
X151681000Y-92799584D01*
X122047500Y-110079000D02*
X121793000Y-109824500D01*
X151638000Y-110109000D02*
X151681000Y-110066000D01*
X153692000Y-86851584D02*
X155470000Y-85073584D01*
X155470000Y-73384000D02*
X156083000Y-72771000D01*
X155470000Y-85073584D02*
X155470000Y-73384000D01*
X151681000Y-92799584D02*
X153692000Y-90788584D01*
X153692000Y-90788584D02*
X153692000Y-86851584D01*
X121793000Y-109824500D02*
X121793000Y-98724000D01*
%TO.N,/D6*%
X168021000Y-91948000D02*
X168021000Y-97409000D01*
X155575000Y-99949000D02*
X155575000Y-118999000D01*
X168021000Y-82296000D02*
X168021000Y-91948000D01*
X135636000Y-117602000D02*
X135636000Y-97409000D01*
%TO.N,/A1*%
X177636000Y-90807000D02*
X179446000Y-88997000D01*
X177636000Y-113364000D02*
X177636000Y-90807000D01*
X179446000Y-115174000D02*
X177636000Y-113364000D01*
X174498000Y-111379000D02*
X174498000Y-115316000D01*
X115443000Y-101219000D02*
X115443000Y-115189000D01*
%TO.N,/A0*%
X176911000Y-93599000D02*
X176911000Y-115179000D01*
X176906000Y-93594000D02*
X176911000Y-93599000D01*
X176911000Y-115179000D02*
X179446000Y-117714000D01*
X176906000Y-88997000D02*
X176906000Y-93594000D01*
X114173000Y-103759000D02*
X114173000Y-117729000D01*
%TO.N,/D2*%
X195072000Y-84871000D02*
X195072000Y-79629000D01*
X124296000Y-121756000D02*
X125319000Y-122779000D01*
X195072000Y-96139000D02*
X195072000Y-84871000D01*
X172720000Y-121501500D02*
X172757500Y-121539000D01*
X124206000Y-103759000D02*
X124296000Y-103849000D01*
X172720000Y-94869000D02*
X172720000Y-121501500D01*
X124296000Y-103849000D02*
X124296000Y-121756000D01*
X125319000Y-122779000D02*
X126609000Y-122779000D01*
%TO.N,/D7*%
X184658000Y-86325000D02*
X186299000Y-84684000D01*
X156845000Y-102362000D02*
X156845000Y-116459000D01*
X123444000Y-106299000D02*
X123534000Y-106389000D01*
X184658000Y-97155000D02*
X184658000Y-86325000D01*
X123534000Y-106389000D02*
X123534000Y-116422000D01*
X183134000Y-98679000D02*
X184658000Y-97155000D01*
X123534000Y-116422000D02*
X123571000Y-116459000D01*
%TO.N,/D0*%
X196342000Y-82261000D02*
X201539000Y-77064000D01*
X122772000Y-108876000D02*
X122772000Y-117728500D01*
X122772000Y-117728500D02*
X122771500Y-117729000D01*
X196342000Y-98679000D02*
X196342000Y-82261000D01*
X168021000Y-99949000D02*
X168021000Y-115189000D01*
X122809000Y-108839000D02*
X122772000Y-108876000D01*
%TO.N,/~{M1}*%
X119502000Y-110079000D02*
X116840000Y-112741000D01*
X193167000Y-127127000D02*
X193167000Y-94869000D01*
X193167000Y-129540000D02*
X193167000Y-127127000D01*
X116840000Y-128651000D02*
X117729000Y-129540000D01*
X164211000Y-129540000D02*
X164206000Y-129535000D01*
X116840000Y-112741000D02*
X116840000Y-128651000D01*
X164206000Y-129535000D02*
X164206000Y-125334000D01*
%TO.N,/D1*%
X175641000Y-89662000D02*
X175641000Y-97409000D01*
X175641000Y-97409000D02*
X175641000Y-118999000D01*
X122047000Y-120231500D02*
X122009500Y-120269000D01*
X175641000Y-88392000D02*
X175641000Y-89662000D01*
X180721000Y-75311000D02*
X178707000Y-77325000D01*
X178707000Y-85326000D02*
X175641000Y-88392000D01*
X178707000Y-77325000D02*
X178707000Y-85326000D01*
X122047000Y-111379000D02*
X122047000Y-120231500D01*
%TO.N,/~{RESET}*%
X179446000Y-120254000D02*
X181229000Y-122037000D01*
X100706000Y-112619000D02*
X99406000Y-113919000D01*
X95735000Y-119622000D02*
X94610000Y-120747000D01*
X95735000Y-115593000D02*
X95735000Y-119622000D01*
X121322000Y-110873000D02*
X121322000Y-119931195D01*
X121284500Y-119968695D02*
X121284500Y-126745500D01*
X97409000Y-113919000D02*
X95735000Y-115593000D01*
X126614000Y-71471000D02*
X126614000Y-71506000D01*
X121285000Y-110836000D02*
X119502000Y-112619000D01*
X121322000Y-119931195D02*
X121284500Y-119968695D01*
X121322500Y-76797500D02*
X121322500Y-110798500D01*
X181229000Y-122037000D02*
X181229000Y-127127000D01*
X99406000Y-113919000D02*
X97409000Y-113919000D01*
X126614000Y-71506000D02*
X121322500Y-76797500D01*
X121284500Y-126745500D02*
X121666000Y-127127000D01*
%TO.N,/~{INT}*%
X106045000Y-116942000D02*
X106045000Y-119380000D01*
X165862000Y-121910000D02*
X164206000Y-120254000D01*
X165862000Y-128651000D02*
X165862000Y-121910000D01*
X106045000Y-119380000D02*
X106045000Y-128651000D01*
X104262000Y-115159000D02*
X106045000Y-116942000D01*
X193929000Y-128651000D02*
X193929000Y-94854000D01*
X193929000Y-94854000D02*
X193929000Y-87249000D01*
%TO.N,/~{BUSRQ}*%
X96185000Y-117683000D02*
X96185000Y-121712000D01*
X97409000Y-116459000D02*
X96185000Y-117683000D01*
X96185000Y-121712000D02*
X94610000Y-123287000D01*
X100706000Y-115159000D02*
X99406000Y-116459000D01*
X99406000Y-116459000D02*
X97409000Y-116459000D01*
%TO.N,/~{WAIT}*%
X97409000Y-118999000D02*
X96635000Y-119773000D01*
X96635000Y-119773000D02*
X96635000Y-123802000D01*
X96635000Y-123802000D02*
X94610000Y-125827000D01*
X99406000Y-118999000D02*
X97409000Y-118999000D01*
X100706000Y-117699000D02*
X99406000Y-118999000D01*
%TO.N,/~{MREQ}*%
X112522000Y-72771000D02*
X112522000Y-121920000D01*
X139192000Y-72771000D02*
X149723000Y-62240000D01*
X112522000Y-121920000D02*
X111633000Y-122809000D01*
X149723000Y-62240000D02*
X149723000Y-62073000D01*
%TO.N,/~{WR}*%
X126365000Y-128651000D02*
X123063000Y-125349000D01*
X123063000Y-125349000D02*
X123063000Y-122809000D01*
X160650000Y-94854000D02*
X158750000Y-96754000D01*
X154051000Y-128651000D02*
X126365000Y-128651000D01*
X158750000Y-123952000D02*
X154051000Y-128651000D01*
X158750000Y-96754000D02*
X158750000Y-123952000D01*
%TO.N,/~{IORQ}*%
X104262000Y-125319000D02*
X104262000Y-127249000D01*
X203327000Y-127889000D02*
X203327000Y-89012000D01*
X166878000Y-127889000D02*
X166878000Y-117846000D01*
X203327000Y-89012000D02*
X201539000Y-87224000D01*
X104262000Y-127249000D02*
X104648000Y-127635000D01*
X166878000Y-117846000D02*
X164206000Y-115174000D01*
%TO.N,/~{RD}*%
X137668000Y-124079000D02*
X137668000Y-107569000D01*
X199771000Y-103251000D02*
X199771000Y-99152000D01*
X199771000Y-99152000D02*
X201539000Y-97384000D01*
X199263000Y-103759000D02*
X199771000Y-103251000D01*
X163190000Y-105014000D02*
X164206000Y-105014000D01*
X160650000Y-107554000D02*
X163190000Y-105014000D01*
%TO.N,/Peripherals/RxDA*%
X210312000Y-103759000D02*
X210312000Y-79756000D01*
X210312000Y-79756000D02*
X212979000Y-77089000D01*
%TO.N,/Peripherals/TxDA*%
X197739000Y-83439000D02*
X197739000Y-112624000D01*
%TO.N,/Peripherals/~{DTRA}*%
X198501000Y-86233000D02*
X198755000Y-85979000D01*
X198501000Y-115189000D02*
X198501000Y-86233000D01*
%TO.N,/Power\u002C Clock and Reset/SW_TO_R*%
X114828000Y-61214000D02*
X115697000Y-62083000D01*
X110998000Y-61214000D02*
X114828000Y-61214000D01*
%TO.N,/~{SIO SYNCA}*%
X174366000Y-88997000D02*
X174366000Y-101214000D01*
X174366000Y-101214000D02*
X174371000Y-101219000D01*
%TO.N,/~{ROM WE}*%
X161666000Y-89032000D02*
X161666000Y-88997000D01*
X156083000Y-94615000D02*
X161666000Y-89032000D01*
%TO.N,/~{ROM}*%
X155702000Y-63881000D02*
X154071000Y-63881000D01*
X161798000Y-69977000D02*
X155702000Y-63881000D01*
X143637000Y-110831000D02*
X141849000Y-112619000D01*
X164206000Y-88997000D02*
X161798000Y-86589000D01*
X154071000Y-63881000D02*
X152263000Y-62073000D01*
X161798000Y-86589000D02*
X161798000Y-69977000D01*
X143637000Y-90297000D02*
X143637000Y-110831000D01*
%TO.N,/~{RAM}*%
X166746000Y-88997000D02*
X166746000Y-68936000D01*
X166746000Y-110368000D02*
X165735000Y-111379000D01*
X161905000Y-111379000D02*
X160650000Y-112634000D01*
X165735000Y-111379000D02*
X161905000Y-111379000D01*
X166746000Y-68936000D02*
X159883000Y-62073000D01*
X166746000Y-88997000D02*
X166746000Y-110368000D01*
%TO.N,/~{CTC}*%
X159893000Y-56642000D02*
X169291000Y-66040000D01*
X156992000Y-56642000D02*
X159893000Y-56642000D01*
X154803000Y-54453000D02*
X156992000Y-56642000D01*
X169291000Y-69088000D02*
X172212000Y-72009000D01*
X172212000Y-72009000D02*
X172212000Y-88611000D01*
X171826000Y-122804000D02*
X171831000Y-122809000D01*
X171826000Y-88997000D02*
X171826000Y-122804000D01*
X172212000Y-88611000D02*
X171826000Y-88997000D01*
X169291000Y-66040000D02*
X169291000Y-69088000D01*
%TO.N,/~{SIO}*%
X181477000Y-88488000D02*
X181477000Y-62097000D01*
X181986000Y-88997000D02*
X181477000Y-88488000D01*
X181477000Y-62097000D02*
X179197000Y-59817000D01*
%TO.N,/Peripherals/SIO_UART_CLK*%
X186299000Y-110084000D02*
X186299000Y-107544000D01*
%TO.N,/Peripherals/SIO_IEI*%
X188849000Y-118999000D02*
X188849000Y-92314000D01*
X188849000Y-92314000D02*
X186299000Y-89764000D01*
%TO.N,/Peripherals/UART CLK*%
X170561000Y-89789000D02*
X170561000Y-85344000D01*
X171376000Y-105611000D02*
X171376000Y-90604000D01*
X170815000Y-106172000D02*
X171376000Y-105611000D01*
X171376000Y-90604000D02*
X170561000Y-89789000D01*
X169291000Y-84074000D02*
X169291000Y-81407000D01*
X170561000Y-85344000D02*
X169291000Y-84074000D01*
%TO.N,/Address Decoding/~{A15}*%
X131826000Y-71339000D02*
X131826000Y-66167000D01*
X126614000Y-76551000D02*
X131826000Y-71339000D01*
%TO.N,/Power\u002C Clock and Reset/555Out*%
X133228000Y-62073000D02*
X126614000Y-68687000D01*
X126614000Y-68687000D02*
X126614000Y-68931000D01*
%TO.N,/Power\u002C Clock and Reset/DFFA_DataIn*%
X152654000Y-79980000D02*
X151008000Y-81626000D01*
X152654000Y-73112000D02*
X152654000Y-79980000D01*
X151008000Y-71466000D02*
X152654000Y-73112000D01*
%TO.N,/Power\u002C Clock and Reset/8MHz*%
X146426000Y-78588000D02*
X151008000Y-74006000D01*
X146426000Y-83663000D02*
X146426000Y-78588000D01*
%TO.N,/Power\u002C Clock and Reset/DFFB_DataIn*%
X160274000Y-75652000D02*
X160274000Y-82520000D01*
X158628000Y-74006000D02*
X160274000Y-75652000D01*
X160274000Y-82520000D02*
X158628000Y-84166000D01*
%TO.N,/Power\u002C Clock and Reset/2.4576MHz*%
X170810000Y-77303000D02*
X170810000Y-83663000D01*
X170053000Y-76546000D02*
X170810000Y-77303000D01*
%TD*%
M02*
