[{"DBLP title": "Workloads, Scalability, and QoS Considerations in CMP Platforms.", "DBLP authors": ["Donald Newell"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363729", "OA papers": [{"PaperId": "https://openalex.org/W2125324029", "PaperTitle": "Workloads, Scalability, and QoS Considerations in CMP Platforms", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"INTEL Corporation#TAB#": 1.0}, "Authors": ["Donald Newell"]}]}, {"DBLP title": "Performance Modeling and Analysis for AMD's High Performance Microprocessors.", "DBLP authors": ["Leslie Barnes"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363730", "OA papers": [{"PaperId": "https://openalex.org/W2105104837", "PaperTitle": "Performance Modeling and Analysis for AMD's High Performance Microprocessors", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Advanced Micro Devices (United States)": 1.0}, "Authors": ["Leslie A. Barnes"]}]}, {"DBLP title": "Accelerating Full-System Simulation through Characterizing and Predicting Operating System Performance.", "DBLP authors": ["Seongbeom Kim", "Fang Liu", "Yan Solihin", "Ravi R. Iyer", "Li Zhao", "W. Cohen"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363731", "OA papers": [{"PaperId": "https://openalex.org/W2146482183", "PaperTitle": "Accelerating Full-System Simulation through Characterizing and Predicting Operating System Performance", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"North Central State College": 1.5, "North Carolina State University": 1.5, "Intel (United States)": 2.0, "Red Hat (United States)": 1.0}, "Authors": ["Seongbeom Kim", "Fang Liu", "Yan Solihin", "R.M. Iyer", "Hailong Li", "Warren B. Cohen"]}]}, {"DBLP title": "A Comparison of Two Approaches to Parallel Simulation of Multiprocessors.", "DBLP authors": ["Andrew Over", "Bill Clarke", "Peter E. Strazdins"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363732", "OA papers": [{"PaperId": "https://openalex.org/W2148915962", "PaperTitle": "A Comparison of Two Approaches to Parallel Simulation of Multiprocessors", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Australian National University": 3.0}, "Authors": ["A. Over", "B. D. Clarke", "Peter Strazdins"]}]}, {"DBLP title": "PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator.", "DBLP authors": ["Matt T. Yourst"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363733", "OA papers": [{"PaperId": "https://openalex.org/W2113167168", "PaperTitle": "PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator", "Year": 2007, "CitationCount": 286, "EstimatedCitation": 286, "Affiliations": {"Binghamton University": 1.0}, "Authors": ["Matt Yourst"]}]}, {"DBLP title": "Understanding the Memory Performance of Data-Mining Workloads on Small, Medium, and Large-Scale CMPs Using Hardware-Software Co-simulation.", "DBLP authors": ["Wenlong Li", "Eric Q. Li", "Aamer Jaleel", "Jiulong Shan", "Yurong Chen", "Qigang Wang", "Ravi R. Iyer", "Ramesh Illikkal", "Yimin Zhang", "Dong Liu", "Michael Liao", "Wei Wei", "Jinhua Du"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363734", "OA papers": [{"PaperId": "https://openalex.org/W2107948029", "PaperTitle": "Understanding the Memory Performance of Data-Mining Workloads on Small, Medium, and Large-Scale CMPs Using Hardware-Software Co-simulation", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Intel (United States)": 12.0, "Intel (United Kingdom)": 1.0}, "Authors": ["Wenlong Li", "E. Herbert Li", "Aamer Jaleel", "Jiulong Shan", "Yurong Chen", "Yong-Gui Chen", "R.M. Iyer", "Ramesh Illikkal", "Yimin D. Zhang", "Dong Liu", "Ming-Han Liao", "Wei Wei", "Jiafang Du"]}]}, {"DBLP title": "Characterizing a Complex J2EE Workload: A Comprehensive Analysis and Opportunities for Optimizations.", "DBLP authors": ["Yefim Shuf", "Ian M. Steiner"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363735", "OA papers": [{"PaperId": "https://openalex.org/W2110428222", "PaperTitle": "Characterizing a Complex J2EE Workload: A Comprehensive Analysis and Opportunities for Optimizations", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"IBM (United States)": 1.0, "Intel (United States)": 1.0}, "Authors": ["Yefim Shuf", "Ilka Steiner"]}]}, {"DBLP title": "Performance Characterization of Decimal Arithmetic in Commercial Java Workloads.", "DBLP authors": ["Mahesh Bhat", "John Crawford", "Ricardo Morin", "Kumar Shiv"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363736", "OA papers": [{"PaperId": "https://openalex.org/W2135923229", "PaperTitle": "Performance Characterization of Decimal Arithmetic in Commercial Java Workloads", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (United States)": 4.0}, "Authors": ["M. A. Bhat", "Jack H. Crawford", "R. D. Morin", "K. Shiv"]}]}, {"DBLP title": "Performance Impact of Unaligned Memory Operations in SIMD Extensions for Video Codec Applications.", "DBLP authors": ["Mauricio Alvarez", "Esther Salam\u00ed", "Alex Ram\u00edrez", "Mateo Valero"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363737", "OA papers": [{"PaperId": "https://openalex.org/W2166128308", "PaperTitle": "Performance Impact of Unaligned Memory Operations in SIMD Extensions for Video Codec Applications", "Year": 2007, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Department of Computer Architecture, European Network of Excellence on High-Performance Embedded Architecture and Compilation, Universitat Polilt\u00e8cnica de Catalunya, Spain": 3.0, "Barcelona Supercomputing Center": 1.0}, "Authors": ["M. Angeles Alvarez", "Esther Salam\u00ed", "Arthur P. Ramirez", "Mateo Valero"]}]}, {"DBLP title": "Combining Simulation and Virtualization through Dynamic Sampling.", "DBLP authors": ["Ayose Falc\u00f3n", "Paolo Faraboschi", "Daniel Ortega"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363738", "OA papers": [{"PaperId": "https://openalex.org/W2166197680", "PaperTitle": "Combining Simulation and Virtualization through Dynamic Sampling", "Year": 2007, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Hewlett-Packard (United States)": 3.0}, "Authors": ["Ayose Falc\u00f3n", "Paolo Faraboschi", "Daniel Ortega"]}]}, {"DBLP title": "Phase-Guided Small-Sample Simulation.", "DBLP authors": ["Joshua L. Kihm", "Samuel D. Strom", "Daniel A. Connors"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363739", "OA papers": [{"PaperId": "https://openalex.org/W2141731974", "PaperTitle": "Phase-Guided Small-Sample Simulation", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Colorado Boulder": 3.0}, "Authors": ["Joshua L. Kihm", "S.D. Strom", "Daniel A. Connors"]}]}, {"DBLP title": "DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving.", "DBLP authors": ["Jiang Lin", "Hongzhong Zheng", "Zhichun Zhu", "Zhao Zhang", "Howard David"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363740", "OA papers": [{"PaperId": "https://openalex.org/W2100108901", "PaperTitle": "DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance and Power Saving", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Iowa State University": 2.0, "University of Illinois at Chicago": 2.0, "Intel (United States)": 1.0}, "Authors": ["Jun Lin", "Zheng Hongzhong", "Zhichun Zhu", "Zhao Zhang", "Howard S. David"]}]}, {"DBLP title": "Last-Touch Correlated Data Streaming.", "DBLP authors": ["Michael Ferdman", "Babak Falsafi"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363741", "OA papers": [{"PaperId": "https://openalex.org/W2164552982", "PaperTitle": "Last-Touch Correlated Data Streaming", "Year": 2007, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Michael Ferdman", "Babak Falsafi"]}]}, {"DBLP title": "Using Model Trees for Computer Architecture Performance Analysis of Software Applications.", "DBLP authors": ["ElMoustapha Ould-Ahmed-Vall", "James Woodlee", "Charles Yount", "Kshitij A. Doshi", "Seth Abraham"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363742", "OA papers": [{"PaperId": "https://openalex.org/W2160131140", "PaperTitle": "Using Model Trees for Computer Architecture Performance Analysis of Software Applications", "Year": 2007, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Elmoustapha Ould-Ahmed-Vall", "J. Woodlee", "Charles R. Yount", "K.A. Doshi", "Sheelu Abraham"]}]}, {"DBLP title": "Modeling and Single-Pass Simulation of CMP Cache Capacity and Accessibility.", "DBLP authors": ["Xudong Shi", "Feiqi Su", "Jih-Kwon Peir", "Ye Xia", "Zhen Yang"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363743", "OA papers": [{"PaperId": "https://openalex.org/W2099957408", "PaperTitle": "Modeling and Single-Pass Simulation of CMP Cache Capacity and Accessibility", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 5.0}, "Authors": ["Xudong Shi", "Feiqi Su", "Jih-Kwon Peir", "Ye Xia", "Zhen Yang"]}]}, {"DBLP title": "Using Wavelet Domain Workload Execution Characteristics to Improve Accuracy, Scalability and Robustness in Program Phase Analysis.", "DBLP authors": ["Chang-Burm Cho", "Tao Li"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363744", "OA papers": [{"PaperId": "https://openalex.org/W2150574159", "PaperTitle": "Using Wavelet Domain Workload Execution Characteristics to Improve Accuracy, Scalability and Robustness in Program Phase Analysis", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Chang-Burm Cho", "Tao Li"]}]}, {"DBLP title": "Modeling and Characterizing Power Variability in Multicore Architectures.", "DBLP authors": ["Ke Meng", "Frank Huebbers", "Russ Joseph", "Yehea I. Ismail"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363745", "OA papers": [{"PaperId": "https://openalex.org/W1985608287", "PaperTitle": "Modeling and Characterizing Power Variability in Multicore Architectures", "Year": 2007, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Dept. of Electr. Eng. and Comput. Sci., Northwestern Univ., Evanston, IL.": 4.0}, "Authors": ["Ke Meng", "Frank Huebbers", "Joseph R", "Yehea Ismail"]}]}, {"DBLP title": "Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events.", "DBLP authors": ["William Lloyd Bircher", "Lizy K. John"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363746", "OA papers": [{"PaperId": "https://openalex.org/W2124523382", "PaperTitle": "Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events", "Year": 2007, "CitationCount": 128, "EstimatedCitation": 128, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["William L. Bircher", "Lizy K. John"]}]}, {"DBLP title": "An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures.", "DBLP authors": ["Wangyuan Zhang", "Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363747", "OA papers": [{"PaperId": "https://openalex.org/W2158148381", "PaperTitle": "An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Florida": 4.0}, "Authors": ["Wangyuan Zhang", "Xin Fu", "Tao Li", "Jos\u00e9 A. B. Fortes"]}]}, {"DBLP title": "Cross Binary Simulation Points.", "DBLP authors": ["Erez Perelman", "Jeremy Lau", "Harish Patil", "Aamer Jaleel", "Greg Hamerly", "Brad Calder"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363748", "OA papers": [{"PaperId": "https://openalex.org/W2102058888", "PaperTitle": "Cross Binary Simulation Points", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of California, San Diego": 2.5, "Intel (United States)": 2.0, "Baylor University": 1.0, "Microsoft (United States)": 0.5}, "Authors": ["Erez Perelman", "Joseph Lau", "Harish Patil", "Aamer Jaleel", "Greg Hamerly", "Brad Calder"]}]}, {"DBLP title": "Reverse State Reconstruction for Sampled Microarchitectural Simulation.", "DBLP authors": ["Paul D. Bryan", "Michel C. Rosier", "Thomas M. Conte"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363749", "OA papers": [{"PaperId": "https://openalex.org/W2166534717", "PaperTitle": "Reverse State Reconstruction for Sampled Microarchitectural Simulation", "Year": 2007, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"North Carolina State University": 3.0}, "Authors": ["Paul David Bryan", "M.C. Rosier", "Thomas M. Conte"]}]}, {"DBLP title": "An Analysis of Performance Interference Effects in Virtual Environments.", "DBLP authors": ["Younggyun Koh", "Rob C. Knauerhase", "Paul Brett", "Mic Bowman", "Zhihua Wen", "Calton Pu"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363750", "OA papers": [{"PaperId": "https://openalex.org/W2135505107", "PaperTitle": "An Analysis of Performance Interference Effects in Virtual Environments", "Year": 2007, "CitationCount": 233, "EstimatedCitation": 233, "Affiliations": {"Georgia Institute of Technology": 2.0, "Intel (United States)": 3.5, "Case Western Reserve University": 0.5}, "Authors": ["Younggyun Koh", "Robert Knauerhase", "Peter Brett", "Mic Bowman", "Zhihua Wen", "Calton Pu"]}]}, {"DBLP title": "Performance Analysis of Cell Broadband Engine for High Memory Bandwidth Applications.", "DBLP authors": ["Daniel Jim\u00e9nez-Gonz\u00e1lez", "Xavier Martorell", "Alex Ram\u00edrez"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363751", "OA papers": [{"PaperId": "https://openalex.org/W2170888215", "PaperTitle": "Performance Analysis of Cell Broadband Engine for High Memory Bandwidth Applications", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.5, "Barcelona Supercomputing Center": 1.5}, "Authors": ["Daniel Jim\u00e9nez-Gonz\u00e1lez", "Xavier Martorell", "Arthur P. Ramirez"]}]}, {"DBLP title": "Benefits of I/O Acceleration Technology (I/OAT) in Clusters.", "DBLP authors": ["Karthikeyan Vaidyanathan", "Dhabaleswar K. Panda"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363752", "OA papers": [{"PaperId": "https://openalex.org/W2111850219", "PaperTitle": "Benefits of I/O Acceleration Technology (I/OAT) in Clusters", "Year": 2007, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The Ohio State University": 2.0}, "Authors": ["Kripesh Vaidyanathan", "Dhabaleswar K. Panda"]}]}, {"DBLP title": "CA-RAM: A High-Performance Memory Substrate for Search-Intensive Applications.", "DBLP authors": ["Sangyeun Cho", "Joel R. Martin", "Ruibin Xu", "Mohammad H. Hammoud", "Rami G. Melhem"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363753", "OA papers": [{"PaperId": "https://openalex.org/W2101512551", "PaperTitle": "CA-RAM: A High-Performance Memory Substrate for Search-Intensive Applications", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Sangyeun Cho", "J. P. Martin", "Ruibin Xu", "M. H. Hammoud", "Rami Melhem"]}]}, {"DBLP title": "Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads.", "DBLP authors": ["Dhiraj D. Kalamkar", "Mainak Chaudhuri", "Mark A. Heinrich"], "year": 2007, "doi": "https://doi.org/10.1109/ISPASS.2007.363754", "OA papers": [{"PaperId": "https://openalex.org/W2115842607", "PaperTitle": "Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Intel (India)": 1.0, "Indian Institute of Technology Kanpur": 1.0, "University of Central Florida": 1.0}, "Authors": ["D.D. Kalamkar", "Mihir K. Chaudhuri", "Mark Heinrich"]}]}]