
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009371                       # Number of seconds simulated
sim_ticks                                  9371052516                       # Number of ticks simulated
final_tick                               521980255404                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198635                       # Simulator instruction rate (inst/s)
host_op_rate                                   250328                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 236406                       # Simulator tick rate (ticks/s)
host_mem_usage                               67335140                       # Number of bytes of host memory used
host_seconds                                 39639.63                       # Real time elapsed on the host
sim_insts                                  7873830333                       # Number of instructions simulated
sim_ops                                    9922930238                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       295040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       149504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       112768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       150400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       115328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       147968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        94208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       150528                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1252224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       665600                       # Number of bytes written to this memory
system.physmem.bytes_written::total            665600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2305                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1168                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          881                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1175                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          901                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1156                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          736                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1176                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9783                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5200                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5200                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       464409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31484190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       464409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15953811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       546363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12033654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       450750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16049425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       519045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12306835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       464409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     15789902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       478068                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10053086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       505386                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16063084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               133626826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       464409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       464409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       546363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       450750                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       519045                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       464409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       478068                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       505386                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3892839                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          71027240                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               71027240                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          71027240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       464409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31484190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       464409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15953811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       546363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12033654                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       450750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16049425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       519045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12306835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       464409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     15789902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       478068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10053086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       505386                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16063084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204654066                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22472549                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1756448                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1584609                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        93943                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       653345                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626651                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96950                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4183                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18606411                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11051172                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1756448                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       723601                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2184574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         294608                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        396574                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1069848                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94325                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21385889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.935461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19201315     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77928      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160520      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65665      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362456      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322410      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62506      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          130992      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002097      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21385889                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078160                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491763                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18504924                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       499415                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2176328                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7119                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198097                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154280                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12958497                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1437                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198097                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18524261                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         344150                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        95561                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2165046                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58768                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12950758                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24505                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21536                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          365                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15210669                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     60997947                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     60997947                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1737932                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1511                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          767                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           149956                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054313                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14076                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        75494                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12923525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12422147                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6706                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1006838                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2411148                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21385889                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580857                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16975025     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1318693      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1084666      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       468402      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594375      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575293      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327413      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25703      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16319      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21385889                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31405     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        245037     86.39%     97.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7205      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7795272     62.75%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108353      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977338     23.97%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540440     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12422147                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552770                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283647                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022834                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46520536                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13932226                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12314482                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12705794                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22367                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       119970                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9966                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1100                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198097                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         312437                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16045                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12925051                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          163                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054313                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          767                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            9                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        54237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        55948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110185                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12334178                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967226                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        87969                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507471                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1615851                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540245                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548855                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12314967                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12314482                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6651610                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13110261                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547979                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507359                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1174857                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95784                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21187792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554633                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378424                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16927613     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1553585      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729877      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       720989      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195725      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       838861      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62693      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45810      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112639      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21187792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112639                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34001435                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26050752                       # The number of ROB writes
system.switch_cpus0.timesIdled                 410008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1086660                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.247254                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.247254                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444987                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444987                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60973093                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14305182                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15425862                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22472549                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1833913                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1503580                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       182521                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       778804                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          717906                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          187709                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8085                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17576070                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10431884                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1833913                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       905615                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2296111                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         515494                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        519153                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1084417                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       181181                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20721364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.966439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18425253     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          248115      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          288231      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          158363      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          184235      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          100651      0.49%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           68320      0.33%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          176773      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1071423      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20721364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081607                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.464206                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17433956                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       664246                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2278533                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        16497                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        328129                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       297597                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1901                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12734967                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9984                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        328129                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17460519                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         202851                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       386346                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2269454                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        74062                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12726531                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         18705                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        35144                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     17686177                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59262737                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59262737                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15104107                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2582052                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3360                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1888                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           201513                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1217667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       662546                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        17500                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       145988                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12706557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3368                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12011016                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        16320                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1585942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3662097                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          402                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20721364                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.579644                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268818                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15657228     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2039053      9.84%     85.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1094406      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       757519      3.66%     94.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       660863      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       338809      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        80904      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        52983      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        39599      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20721364                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2923     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         11408     43.83%     55.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11695     44.94%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10053220     83.70%     83.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187740      1.56%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1470      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1111205      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       657381      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12011016                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534475                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              26026                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002167                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     44785742                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14296003                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11811111                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12037042                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        30164                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       216741                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        14883                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          736                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        328129                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         160457                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11963                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12709943                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4080                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1217667                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       662546                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          8440                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          138                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       101977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       208101                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11833524                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1043731                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       177492                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1700913                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1655302                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            657182                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526577                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11811349                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11811111                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7020656                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18389223                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525579                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381781                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8870459                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     10882143                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1827929                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       183472                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20393235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533615                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352533                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15947617     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2061324     10.11%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       864816      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       518468      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       359246      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       232274      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       120796      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96899      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       191795      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20393235                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8870459                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      10882143                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1648589                       # Number of memory references committed
system.switch_cpus1.commit.loads              1000926                       # Number of loads committed
system.switch_cpus1.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1557301                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9810667                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       221304                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       191795                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32911447                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25748288                       # The number of ROB writes
system.switch_cpus1.timesIdled                 271307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1751185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8870459                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             10882143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8870459                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.533414                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.533414                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.394724                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.394724                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53383441                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16393814                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11885890                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2962                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                22472549                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1862568                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1524290                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       183425                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       764198                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          731543                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          191521                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8361                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17914028                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10415810                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1862568                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       923064                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2173101                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         502074                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        376508                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1097621                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       183489                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20779908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.615679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959247                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18606807     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          100547      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          160659      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          217149      1.04%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          224359      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          190169      0.92%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          105892      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          157790      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1016536      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20779908                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.082882                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463490                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17731698                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       560674                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2168917                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2572                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        316044                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       306085                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12781955                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1345                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        316044                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17780620                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         121757                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       327200                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2123246                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       111038                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12776720                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         14882                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48542                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     17825898                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59437327                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59437327                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15417614                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2408279                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3148                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1630                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           333379                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1197993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       646828                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         7594                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       213644                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12760440                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         12101803                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1853                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1437040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3459843                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          102                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20779908                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582380                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269553                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15613957     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2159699     10.39%     85.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1082779      5.21%     90.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       788230      3.79%     94.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       624655      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       255991      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       159630      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        84235      0.41%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        10732      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20779908                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2559     12.54%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7812     38.27%     50.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10040     49.19%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10178591     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       180901      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1515      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1096222      9.06%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       644574      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      12101803                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.538515                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              20411                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001687                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     45005778                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14200702                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11920119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12122214                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        24708                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       196403                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         9687                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        316044                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          96484                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11218                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12763626                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          656                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1197993                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       646828                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1633                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9541                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       105821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       103939                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       209760                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11935348                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1031678                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       166455                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1676188                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1695063                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            644510                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.531108                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11920249                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11920119                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6844189                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18447794                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.530430                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371003                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8987535                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11058924                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1704705                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3059                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       185534                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20463864                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.540412                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.381734                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     15888332     77.64%     77.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2287473     11.18%     88.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       845615      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       404102      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       364650      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       196375      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       156635      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        77826      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       242856      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20463864                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8987535                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11058924                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1638728                       # Number of memory references committed
system.switch_cpus2.commit.loads              1001587                       # Number of loads committed
system.switch_cpus2.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1594722                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9963932                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       227709                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       242856                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            32984572                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25843321                       # The number of ROB writes
system.switch_cpus2.timesIdled                 273238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1692641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8987535                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11058924                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8987535                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.500413                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.500413                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399934                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399934                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53713808                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16605977                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11845356                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3056                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22472549                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1834368                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1504595                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       182460                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       775105                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          717714                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          187502                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8066                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17570184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10429787                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1834368                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       905216                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2295577                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         514613                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        518942                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1083819                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       181041                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20713924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.966462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18418347     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          247796      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          289058      1.40%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          158287      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          183834      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          100808      0.49%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           67836      0.33%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          176541      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1071417      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20713924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081627                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464112                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17428680                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       663540                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2277632                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        16759                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        327310                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       297011                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1911                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12730244                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        10058                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        327310                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17455328                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         213037                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       374822                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2268713                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        74711                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12721744                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         18983                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        35290                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     17683390                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     59237819                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     59237819                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15105969                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2577407                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3370                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1893                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           202924                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1216632                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       661721                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17235                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       145318                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12701242                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3374                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12005857                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        15770                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1578801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3652244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          408                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20713924                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579603                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.268613                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15650849     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2039160      9.84%     85.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1093795      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       758321      3.66%     94.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       660566      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       337545      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        81251      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        52847      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        39590      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20713924                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2999     11.53%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         11256     43.29%     54.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11748     45.18%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10050366     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       187822      1.56%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1470      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1109658      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       656541      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12005857                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534245                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              26003                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002166                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44767410                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14283550                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11807323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12031860                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        30247                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       215599                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          134                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        13999                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          735                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        327310                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         169867                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12100                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12704636                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1216632                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       661721                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1893                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          134                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       106065                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       102087                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       208152                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11828707                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1043183                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       177149                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1699485                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1655481                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            656302                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526362                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11807611                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11807323                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7021198                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18383405                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525411                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381931                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8871526                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     10883442                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1821383                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       183390                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20386614                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533852                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352697                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15939897     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2062504     10.12%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       864412      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       518563      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       359442      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       232355      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       120819      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        97008      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       191614      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20386614                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8871526                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      10883442                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1648755                       # Number of memory references committed
system.switch_cpus3.commit.loads              1001033                       # Number of loads committed
system.switch_cpus3.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1557503                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9811816                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       221327                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       191614                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            32899760                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25736985                       # The number of ROB writes
system.switch_cpus3.timesIdled                 271390                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1758625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8871526                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             10883442                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8871526                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.533110                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.533110                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394772                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394772                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53362975                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16391222                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11883384                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          2962                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                22472549                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1862225                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1523870                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       183692                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       761184                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          730921                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          191365                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8358                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17908898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10413989                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1862225                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       922286                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2172184                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         503444                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        377356                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1097708                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       183733                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20775819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18603635     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          100366      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          160092      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          217526      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          223830      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          189940      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          105831      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          158181      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1016418      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20775819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082867                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463409                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17726707                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       561378                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2168004                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2573                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        317154                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       306194                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12779754                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        317154                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17775335                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         121894                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       328054                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2122627                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       110752                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12774754                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         15069                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        48351                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     17823792                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     59425773                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     59425773                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15407183                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2416609                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3146                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1630                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           332274                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1197850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       646746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         7608                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       214513                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12759013                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12099190                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1443110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3465628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          103                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20775819                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582369                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269536                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15611003     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2158796     10.39%     85.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1082874      5.21%     90.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       788886      3.80%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       623674      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       255944      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       159868      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        83828      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10946      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20775819                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2527     12.38%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.38% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7857     38.48%     50.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10033     49.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10176997     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       180651      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1514      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1095445      9.05%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       644583      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12099190                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538399                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              20417                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001687                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     44996432                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14205338                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11916744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12119607                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        24638                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       196991                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10064                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        317154                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          96493                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11194                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12762195                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          544                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1197850                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       646746                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1632                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9512                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       106124                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       104128                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       210252                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11931979                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1031007                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       167211                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1675534                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1694491                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            644527                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.530958                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11916858                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11916744                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6842208                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18444046                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530280                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.370971                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8981382                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11051291                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1710920                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3055                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       185796                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20458665                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540177                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.381400                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     15885946     77.65%     77.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2286035     11.17%     88.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       845416      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       403663      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       364573      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       195954      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       156657      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        77937      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       242484      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20458665                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8981382                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11051291                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1637541                       # Number of memory references committed
system.switch_cpus4.commit.loads              1000859                       # Number of loads committed
system.switch_cpus4.commit.membars               1524                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1593595                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9957050                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       227541                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       242484                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            32978327                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25841589                       # The number of ROB writes
system.switch_cpus4.timesIdled                 273461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1696730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8981382                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11051291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8981382                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.502126                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.502126                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.399660                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.399660                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53695535                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16601537                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11843030                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3052                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                22472549                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1836278                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1506091                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       182559                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       774065                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          716939                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          187638                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8051                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17568804                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10439689                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1836278                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       904577                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2296894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         516400                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        520676                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1083904                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       180978                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     20717280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18420386     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          247759      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          288354      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          158304      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          183769      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          100545      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           68277      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          176969      0.85%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1072917      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     20717280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081712                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.464553                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17427101                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       665555                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2278612                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        17011                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        328998                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       297382                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred         1909                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12744423                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        10011                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        328998                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17453767                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         211397                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       378347                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2269854                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        74914                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12735471                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         18782                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        35463                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     17700842                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     59300861                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     59300861                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15106516                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2594314                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3447                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1972                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           204818                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1218717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       661961                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        17826                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       145804                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12714910                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3449                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12012689                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16104                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1590700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3687663                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          483                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     20717280                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579839                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269131                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     15653398     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2038909      9.84%     85.40% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1093147      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       757989      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       661894      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       337942      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        81474      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        52827      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        39700      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     20717280                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3016     11.52%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         11429     43.66%     55.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11734     44.82%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10056347     83.71%     83.71% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       187617      1.56%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1470      0.01%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1110346      9.24%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       656909      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12012689                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.534549                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              26179                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002179                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     44784941                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14309195                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11813347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12038868                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        30408                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       217643                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          138                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        14205                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          734                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        328998                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         169287                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12122                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12718375                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1545                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1218717                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       661961                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1968                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          8601                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          138                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       105517                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       102356                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       207873                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11835019                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1043003                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       177670                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1699710                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1655822                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            656707                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.526643                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11813615                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11813347                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7022697                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         18395404                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.525679                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381764                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8871854                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     10883853                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1834646                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         2966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       183498                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20388282                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533829                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.352791                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     15942385     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2061302     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       864754      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       518177      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       359867      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       232077      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       121152      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        96797      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       191771      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20388282                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8871854                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      10883853                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1648826                       # Number of memory references committed
system.switch_cpus5.commit.loads              1001070                       # Number of loads committed
system.switch_cpus5.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1557551                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9812195                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       221336                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       191771                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            32914945                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           25766021                       # The number of ROB writes
system.switch_cpus5.timesIdled                 271193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1755269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8871854                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             10883853                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8871854                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.533016                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.533016                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.394786                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.394786                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        53389291                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16398250                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       11893206                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          2962                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                22472549                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2041463                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1699710                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       187462                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       773679                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          744363                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          219368                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8712                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17758246                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11199766                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2041463                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       963731                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2333797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         523449                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        558265                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1104460                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       179280                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20984577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.656074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.032098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18650780     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          142611      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179788      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          287557      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          120821      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          153699      0.73%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          180563      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           82637      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1186121      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20984577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090843                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498375                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17653250                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       673501                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2322659                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1170                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        333989                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       310537                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13691811                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1613                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        333989                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17671402                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          57733                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       565567                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2305631                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        50248                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13608553                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7337                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        34787                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19006033                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     63279578                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     63279578                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15863881                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3142114                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3273                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1699                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           176755                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1277290                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       665567                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7465                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       151178                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13285455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12731509                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        13842                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1637355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3357467                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          111                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20984577                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606708                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327613                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15590837     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2459740     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1004976      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       564425      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       763551      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       236118      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       230716      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       124260      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         9954      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20984577                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          88169     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12128     10.86%     89.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11404     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10724575     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       173851      1.37%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1573      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1168276      9.18%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       663234      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12731509                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566536                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             111701                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008774                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46573134                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14926180                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12397837                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12843210                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9439                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       246190                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10230                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        333989                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          43961                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         5629                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13288748                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1277290                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       665567                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1700                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           86                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       110388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       105815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       216203                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12509360                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1148750                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       222145                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1811854                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1768261                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            663104                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556651                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12397945                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12397837                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7427016                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19957253                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551688                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372146                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9229523                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11372915                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1915842                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       188844                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20650588                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.550731                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.370976                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     15835773     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2440541     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       886576      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       441189      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       403185      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       169257      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       168050      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        79806      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       226211      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20650588                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9229523                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11372915                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1686434                       # Number of memory references committed
system.switch_cpus6.commit.loads              1031097                       # Number of loads committed
system.switch_cpus6.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1648301                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10239503                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       234869                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       226211                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            33713069                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           26911541                       # The number of ROB writes
system.switch_cpus6.timesIdled                 271894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1487972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9229523                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11372915                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9229523                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.434855                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.434855                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410702                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410702                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        56283349                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17325080                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12659194                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22472549                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1834548                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1503806                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       182478                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       776449                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          717956                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          187961                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8086                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17572617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10434857                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1834548                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       905917                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2296448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         515333                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        523470                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1084227                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       181040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20722450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.966710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18426002     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          248266      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          287864      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          158549      0.77%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          183676      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          101147      0.49%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           68351      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          176783      0.85%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1071812      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20722450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081635                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464338                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17430592                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       668583                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2278445                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        16830                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        327997                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       297903                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1920                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12737973                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        10065                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        327997                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17457341                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         207069                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       386046                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2269502                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        74492                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12729089                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         18661                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        35367                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     17688644                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59275411                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59275411                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15108434                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2580174                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3456                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1981                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           202467                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1218301                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       662939                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        17528                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       145586                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12709213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12013129                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        16412                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1584359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3663757                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          495                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20722450                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579716                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269026                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15658216     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2038993      9.84%     85.40% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1094085      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       757296      3.65%     94.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       661311      3.19%     97.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       338565      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        81529      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        52805      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        39650      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20722450                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3027     11.59%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.59% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         11338     43.39%     54.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11763     45.02%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10055014     83.70%     83.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       187820      1.56%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1470      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1111419      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       657406      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12013129                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.534569                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              26128                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     44791247                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14297168                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11813439                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12039257                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        30433                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       217108                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          137                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        15111                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          735                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        327997                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         165392                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11911                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12712698                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         3472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1218301                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       662939                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1980                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          8269                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          137                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       105840                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       101877                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       207717                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11835713                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1044015                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       177415                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1701155                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1655770                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            657140                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.526674                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11813726                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11813439                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7022023                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18390668                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.525683                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381825                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8872954                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     10885211                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1827633                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         2966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       183411                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20394453                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533734                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.352676                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15948009     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2061301     10.11%     88.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       864804      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       519061      2.55%     95.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       359493      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       232331      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       120510      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        97120      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       191824      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20394453                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8872954                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      10885211                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1649021                       # Number of memory references committed
system.switch_cpus7.commit.loads              1001193                       # Number of loads committed
system.switch_cpus7.commit.membars               1480                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1557735                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9813425                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       221363                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       191824                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32915408                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25753717                       # The number of ROB writes
system.switch_cpus7.timesIdled                 271410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1750099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8872954                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             10885211                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8872954                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.532702                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.532702                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.394835                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.394835                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53394644                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16396809                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11889169                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          2962                       # number of misc regfile writes
system.l2.replacements                           9786                       # number of replacements
system.l2.tagsinuse                      32764.094998                       # Cycle average of tags in use
system.l2.total_refs                          2362560                       # Total number of references to valid blocks.
system.l2.sampled_refs                          42554                       # Sample count of references to valid blocks.
system.l2.avg_refs                          55.519105                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           703.754112                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     27.962162                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1169.670851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.322643                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    585.350001                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     33.624872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    430.745872                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     29.485830                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    591.977838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     32.868000                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    435.953617                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     29.318995                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    581.876142                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     31.476828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    369.159150                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.960687                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    586.218424                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4708.466198                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3607.723330                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2848.513083                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3624.762574                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2850.822119                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           3619.508091                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2179.202673                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3625.370908                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021477                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000853                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.035696                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000895                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.017863                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001026                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.013145                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000900                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.018066                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.001003                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.013304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000895                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.017757                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000961                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.011266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000945                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.017890                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.143691                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.110099                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.086930                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.110619                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.087000                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.110459                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.066504                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.110638                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999881                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4877                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3767                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2861                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3757                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2837                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3755                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2615                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3752                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28232                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13098                       # number of Writeback hits
system.l2.Writeback_hits::total                 13098                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   107                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4883                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3782                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2876                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3772                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2852                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3770                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2626                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3767                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28339                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4883                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3782                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2876                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3772                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2852                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3770                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2626                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3767                       # number of overall hits
system.l2.overall_hits::total                   28339                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2305                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1167                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          881                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1175                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          901                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1156                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          736                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1175                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9781                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2305                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1168                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          881                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          901                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          736                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1176                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9783                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2305                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1168                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          881                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1175                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          901                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1156                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          736                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1176                       # number of overall misses
system.l2.overall_misses::total                  9783                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5186918                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    348948776                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5213068                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    174133047                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5926793                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    133784869                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5138178                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    177061965                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5895546                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    136278414                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5206857                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    173741586                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5278478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    112573380                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5809862                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    176686220                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1476863957                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       144536                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data       130978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        275514                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5186918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    348948776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5213068                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    174277583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5926793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    133784869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5138178                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    177061965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5895546                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    136278414                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5206857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    173741586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5278478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    112573380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5809862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    176817198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1477139471                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5186918                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    348948776                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5213068                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    174277583                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5926793                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    133784869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5138178                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    177061965                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5895546                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    136278414                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5206857                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    173741586                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5278478                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    112573380                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5809862                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    176817198                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1477139471                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7182                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4934                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3742                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4932                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         4911                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3351                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4927                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               38013                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13098                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13098                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               109                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7188                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4950                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3757                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4947                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3753                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4926                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3362                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4943                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38122                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7188                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4950                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3757                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4947                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3753                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4926                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3362                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4943                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38122                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.320941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.236522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.235436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.238240                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.241038                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.235390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.219636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.238482                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.257307                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.062500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.062500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018349                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.320673                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.235960                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.234496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.237518                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.240075                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.234673                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.218917                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.237912                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256623                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.320673                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.235960                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.234496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.237518                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.240075                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.234673                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.218917                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.237912                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256623                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152556.411765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151387.755315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153325.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149214.264781                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148169.825000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151855.696935                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 155702.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150691.034043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155145.947368                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151252.401776                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 153142.852941                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150295.489619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 150813.657143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152952.961957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 157023.297297                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150371.251064                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150993.145588                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data       144536                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data       130978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       137757                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152556.411765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151387.755315                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153325.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149210.259418                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148169.825000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151855.696935                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 155702.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150691.034043                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155145.947368                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151252.401776                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 153142.852941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150295.489619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 150813.657143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152952.961957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 157023.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150354.760204                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150990.439640                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152556.411765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151387.755315                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153325.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149210.259418                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148169.825000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151855.696935                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 155702.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150691.034043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155145.947368                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151252.401776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 153142.852941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150295.489619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 150813.657143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152952.961957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 157023.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150354.760204                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150990.439640                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5200                       # number of writebacks
system.l2.writebacks::total                      5200                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2305                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1167                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          881                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          901                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          736                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9781                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9783                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9783                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3208398                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    214742509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3234282                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    106168279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3599991                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     82461687                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3220524                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    108610795                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3688422                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     83805995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3230611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    106397600                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3243137                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     69695217                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3657322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    108258406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    907223175                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        86360                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data        72678                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       159038                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3208398                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    214742509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3234282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    106254639                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3599991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     82461687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3220524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    108610795                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3688422                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     83805995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3230611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    106397600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3243137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     69695217                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3657322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    108331084                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    907382213                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3208398                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    214742509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3234282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    106254639                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3599991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     82461687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3220524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    108610795                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3688422                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     83805995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3230611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    106397600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3243137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     69695217                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3657322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    108331084                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    907382213                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.320941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.236522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.235436                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.238240                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.241038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.235390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.219636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.238482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.257307                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.062500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.018349                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.320673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.235960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.234496                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.237518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.240075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.234673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.218917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.237912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256623                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.320673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.235960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.234496                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.237518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.240075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.234673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.218917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.237912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256623                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94364.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93163.778308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95125.941176                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90975.389032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 89999.775000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93600.098751                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 97591.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92434.719149                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 97063.736842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93014.422863                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95017.970588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92039.446367                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 92661.057143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94694.588315                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 98846.540541                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92134.813617                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92753.621818                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        86360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data        72678                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        79519                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94364.647059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93163.778308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95125.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 90971.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 89999.775000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93600.098751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 97591.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92434.719149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 97063.736842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93014.422863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95017.970588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92039.446367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 92661.057143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94694.588315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 98846.540541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92118.268707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92750.916181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94364.647059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93163.778308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95125.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 90971.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 89999.775000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93600.098751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 97591.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92434.719149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 97063.736842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93014.422863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95017.970588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92039.446367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 92661.057143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94694.588315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 98846.540541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92118.268707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92750.916181                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               570.539952                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001077692                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1731968.325260                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    28.813333                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.726619                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.046175                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.868152                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.914327                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1069802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1069802                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1069802                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1069802                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1069802                       # number of overall hits
system.cpu0.icache.overall_hits::total        1069802                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7093085                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7093085                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7093085                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7093085                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7093085                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7093085                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1069848                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1069848                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1069848                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1069848                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1069848                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1069848                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 154197.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 154197.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 154197.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 154197.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 154197.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 154197.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5636900                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5636900                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5636900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5636900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5636900                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5636900                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161054.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161054.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161054.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161054.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161054.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161054.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7188                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393103931                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7444                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52808.158383                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.784540                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.215460                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432752                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567248                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800427                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800427                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          753                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          753                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4333204                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4333204                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4333204                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4333204                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25316                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25316                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           19                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25335                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25335                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25335                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25335                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2746738615                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2746738615                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1522392                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1522392                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2748261007                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2748261007                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2748261007                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2748261007                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358539                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358539                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358539                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358539                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008959                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008959                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005813                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005813                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005813                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005813                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108498.128259                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108498.128259                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80125.894737                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80125.894737                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108476.850484                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108476.850484                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108476.850484                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108476.850484                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2182                       # number of writebacks
system.cpu0.dcache.writebacks::total             2182                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18134                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18134                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18147                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18147                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18147                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18147                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7182                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7182                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7188                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7188                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7188                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7188                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    708546471                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    708546471                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       398946                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       398946                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    708945417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    708945417                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    708945417                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    708945417                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001649                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001649                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98655.871763                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98655.871763                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        66491                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        66491                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98629.022955                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98629.022955                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98629.022955                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98629.022955                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.546026                       # Cycle average of tags in use
system.cpu1.icache.total_refs               972763714                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1881554.572534                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.546026                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.048952                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821388                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1084373                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1084373                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1084373                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1084373                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1084373                       # number of overall hits
system.cpu1.icache.overall_hits::total        1084373                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7430251                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7430251                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7430251                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7430251                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7430251                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7430251                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1084417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1084417                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1084417                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1084417                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1084417                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1084417                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 168869.340909                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 168869.340909                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 168869.340909                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 168869.340909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 168869.340909                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 168869.340909                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6023756                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6023756                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6023756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6023756                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6023756                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6023756                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172107.314286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172107.314286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172107.314286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172107.314286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172107.314286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172107.314286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4950                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153805190                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5206                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29543.832117                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.524249                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.475751                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.884860                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.115140                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       762192                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         762192                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       644066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        644066                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1557                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1557                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1481                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1481                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1406258                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1406258                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1406258                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1406258                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17070                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17070                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          423                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          423                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17493                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17493                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17493                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17493                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1947362851                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1947362851                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     52152460                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     52152460                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1999515311                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1999515311                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1999515311                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1999515311                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       779262                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       779262                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       644489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       644489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1557                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1423751                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1423751                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1423751                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1423751                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021905                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021905                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000656                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000656                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012287                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012287                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012287                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012287                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114081.010603                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114081.010603                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 123291.867612                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 123291.867612                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114303.739267                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114303.739267                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114303.739267                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114303.739267                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2107                       # number of writebacks
system.cpu1.dcache.writebacks::total             2107                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12136                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12136                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          407                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12543                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12543                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12543                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4934                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4950                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4950                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    437073953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    437073953                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1240452                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1240452                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    438314405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    438314405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    438314405                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    438314405                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006332                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006332                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003477                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003477                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003477                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003477                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88584.100730                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88584.100730                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77528.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77528.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88548.364646                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88548.364646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88548.364646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88548.364646                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               510.187812                       # Cycle average of tags in use
system.cpu2.icache.total_refs               971547933                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1879202.965184                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    35.187812                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.056391                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.817609                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1097571                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1097571                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1097571                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1097571                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1097571                       # number of overall hits
system.cpu2.icache.overall_hits::total        1097571                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7891507                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7891507                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7891507                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7891507                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7891507                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7891507                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1097621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1097621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1097621                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1097621                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1097621                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1097621                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000046                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000046                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157830.140000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157830.140000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157830.140000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157830.140000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157830.140000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157830.140000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6806340                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6806340                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6806340                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6806340                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6806340                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6806340                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162055.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162055.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162055.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162055.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162055.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162055.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3757                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148003020                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4013                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36880.892101                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   222.476288                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    33.523712                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.869048                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.130952                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       754445                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         754445                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       634119                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        634119                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1611                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1611                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1528                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1528                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1388564                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1388564                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1388564                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1388564                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11891                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11891                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           84                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11975                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11975                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11975                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11975                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1306375219                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1306375219                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6552831                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6552831                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1312928050                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1312928050                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1312928050                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1312928050                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       766336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       766336                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       634203                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       634203                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1528                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1400539                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1400539                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1400539                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1400539                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015517                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015517                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000132                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008550                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008550                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008550                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008550                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 109862.519469                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 109862.519469                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 78009.892857                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78009.892857                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 109639.085595                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 109639.085595                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 109639.085595                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 109639.085595                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          860                       # number of writebacks
system.cpu2.dcache.writebacks::total              860                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8149                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8149                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           69                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8218                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8218                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8218                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8218                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3742                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3742                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3757                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3757                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3757                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3757                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    331229028                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    331229028                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       961825                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       961825                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    332190853                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    332190853                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    332190853                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    332190853                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004883                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004883                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002683                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002683                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 88516.576162                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 88516.576162                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64121.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64121.666667                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 88419.178334                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 88419.178334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 88419.178334                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 88419.178334                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.451257                       # Cycle average of tags in use
system.cpu3.icache.total_refs               972763117                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1885199.839147                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    30.451257                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.048800                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821236                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1083776                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1083776                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1083776                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1083776                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1083776                       # number of overall hits
system.cpu3.icache.overall_hits::total        1083776                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7361101                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7361101                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7361101                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7361101                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7361101                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7361101                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1083819                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1083819                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1083819                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1083819                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1083819                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1083819                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 171188.395349                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 171188.395349                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 171188.395349                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 171188.395349                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 171188.395349                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 171188.395349                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5909453                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5909453                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5909453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5909453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5909453                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5909453                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 173807.441176                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 173807.441176                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 173807.441176                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 173807.441176                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 173807.441176                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 173807.441176                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4947                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153804528                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5203                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29560.739573                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.542558                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.457442                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884932                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115068                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       761482                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         761482                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       644126                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        644126                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1545                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1545                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1481                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1481                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1405608                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1405608                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1405608                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1405608                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        17116                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        17116                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          422                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          422                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        17538                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         17538                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        17538                       # number of overall misses
system.cpu3.dcache.overall_misses::total        17538                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1955175193                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1955175193                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     49418196                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     49418196                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2004593389                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2004593389                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2004593389                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2004593389                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       778598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       778598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       644548                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       644548                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1545                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1423146                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1423146                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1423146                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1423146                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021983                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021983                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000655                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012323                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012323                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012323                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012323                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114230.847920                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114230.847920                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 117104.729858                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 117104.729858                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114299.999373                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114299.999373                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114299.999373                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114299.999373                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2096                       # number of writebacks
system.cpu3.dcache.writebacks::total             2096                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        12184                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        12184                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        12591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        12591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        12591                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        12591                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4932                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4932                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4947                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4947                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    439546053                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    439546053                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1023725                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1023725                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    440569778                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    440569778                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    440569778                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    440569778                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006334                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006334                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003476                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003476                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003476                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003476                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89121.259732                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89121.259732                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68248.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68248.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89057.970083                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89057.970083                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89057.970083                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89057.970083                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.431089                       # Cycle average of tags in use
system.cpu4.icache.total_refs               971548026                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1886501.021359                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.431089                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055178                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.816396                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1097664                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1097664                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1097664                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1097664                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1097664                       # number of overall hits
system.cpu4.icache.overall_hits::total        1097664                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7878817                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7878817                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7878817                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7878817                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7878817                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7878817                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1097708                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1097708                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1097708                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1097708                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1097708                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1097708                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 179064.022727                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 179064.022727                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 179064.022727                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 179064.022727                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 179064.022727                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 179064.022727                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6919901                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6919901                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6919901                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6919901                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6919901                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6919901                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 172997.525000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 172997.525000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 172997.525000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 172997.525000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 172997.525000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 172997.525000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3753                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148002139                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4009                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36917.470442                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   222.483815                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    33.516185                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.869077                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.130923                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       754022                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         754022                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       633665                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        633665                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1609                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1609                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1526                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1526                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1387687                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1387687                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1387687                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1387687                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        11892                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        11892                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           82                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           82                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        11974                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         11974                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        11974                       # number of overall misses
system.cpu4.dcache.overall_misses::total        11974                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1315867877                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1315867877                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6793455                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6793455                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1322661332                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1322661332                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1322661332                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1322661332                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       765914                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       765914                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       633747                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       633747                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1399661                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1399661                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1399661                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1399661                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015527                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015527                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000129                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008555                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008555                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008555                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008555                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110651.520098                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110651.520098                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82847.012195                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82847.012195                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110461.110072                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110461.110072                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110461.110072                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110461.110072                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu4.dcache.writebacks::total              853                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8154                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8154                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           67                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8221                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8221                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8221                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8221                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3738                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3738                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3753                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3753                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3753                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3753                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    332642449                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    332642449                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       994527                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       994527                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    333636976                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    333636976                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    333636976                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    333636976                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004880                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004880                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002681                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002681                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002681                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002681                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88989.419208                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88989.419208                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66301.800000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66301.800000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88898.741274                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88898.741274                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88898.741274                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88898.741274                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               512.768680                       # Cycle average of tags in use
system.cpu5.icache.total_refs               972763200                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1881553.578337                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    30.768680                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.049309                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.821745                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1083859                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1083859                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1083859                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1083859                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1083859                       # number of overall hits
system.cpu5.icache.overall_hits::total        1083859                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7568308                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7568308                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7568308                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7568308                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7568308                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7568308                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1083904                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1083904                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1083904                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1083904                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1083904                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1083904                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 168184.622222                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 168184.622222                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 168184.622222                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 168184.622222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 168184.622222                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 168184.622222                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6061431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6061431                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6061431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6061431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6061431                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6061431                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 173183.742857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 173183.742857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 173183.742857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 173183.742857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 173183.742857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 173183.742857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4926                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               153804249                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  5182                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              29680.480316                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   226.528540                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    29.471460                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.884877                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.115123                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       761095                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         761095                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       644160                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        644160                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1619                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1619                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1481                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1481                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1405255                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1405255                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1405255                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1405255                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        17089                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        17089                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          422                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          422                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        17511                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         17511                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        17511                       # number of overall misses
system.cpu5.dcache.overall_misses::total        17511                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1954645658                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1954645658                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     47147262                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     47147262                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2001792920                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2001792920                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2001792920                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2001792920                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       778184                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       778184                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       644582                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       644582                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1422766                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1422766                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1422766                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1422766                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021960                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021960                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000655                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000655                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012308                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012308                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012308                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012308                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114380.341623                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114380.341623                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 111723.369668                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 111723.369668                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 114316.310890                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 114316.310890                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 114316.310890                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 114316.310890                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2100                       # number of writebacks
system.cpu5.dcache.writebacks::total             2100                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        12178                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        12178                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          407                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          407                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        12585                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        12585                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        12585                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        12585                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4911                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4911                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4926                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4926                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4926                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4926                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    435849082                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    435849082                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1006738                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1006738                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    436855820                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    436855820                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    436855820                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    436855820                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006311                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006311                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003462                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003462                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003462                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003462                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88749.558542                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88749.558542                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 67115.866667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67115.866667                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88683.682501                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88683.682501                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88683.682501                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88683.682501                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               488.385048                       # Cycle average of tags in use
system.cpu6.icache.total_refs               974687977                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1981073.123984                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.385048                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.053502                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.782668                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1104416                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1104416                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1104416                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1104416                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1104416                       # number of overall hits
system.cpu6.icache.overall_hits::total        1104416                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           44                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           44                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           44                       # number of overall misses
system.cpu6.icache.overall_misses::total           44                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7013876                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7013876                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7013876                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7013876                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7013876                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7013876                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1104460                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1104460                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1104460                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1104460                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1104460                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1104460                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 159406.272727                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 159406.272727                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 159406.272727                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 159406.272727                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 159406.272727                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 159406.272727                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5875230                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5875230                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5875230                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5875230                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5875230                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5875230                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       158790                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       158790                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       158790                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       158790                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       158790                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       158790                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3362                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               144279425                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3618                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              39878.226921                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   218.990195                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    37.009805                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.855430                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.144570                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       880089                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         880089                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       652085                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        652085                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1671                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1671                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1586                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1532174                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1532174                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1532174                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1532174                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8605                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8605                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           48                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           48                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         8653                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          8653                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         8653                       # number of overall misses
system.cpu6.dcache.overall_misses::total         8653                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    837454489                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    837454489                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3557831                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3557831                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    841012320                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    841012320                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    841012320                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    841012320                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       888694                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       888694                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       652133                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       652133                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1540827                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1540827                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1540827                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1540827                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009683                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009683                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000074                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000074                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005616                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005616                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005616                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005616                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97321.846485                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97321.846485                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 74121.479167                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 74121.479167                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97193.149197                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97193.149197                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97193.149197                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97193.149197                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          796                       # number of writebacks
system.cpu6.dcache.writebacks::total              796                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5254                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5254                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           37                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5291                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5291                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5291                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5291                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3351                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3351                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           11                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3362                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3362                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3362                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3362                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    292301848                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    292301848                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       751404                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       751404                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    293053252                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    293053252                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    293053252                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    293053252                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003771                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003771                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002182                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002182                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002182                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002182                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87228.244703                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87228.244703                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68309.454545                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68309.454545                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87166.345033                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87166.345033                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87166.345033                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87166.345033                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               513.612500                       # Cycle average of tags in use
system.cpu7.icache.total_refs               972763520                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1870699.076923                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.926099                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   481.686400                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.051164                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.771933                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.823097                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1084179                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1084179                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1084179                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1084179                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1084179                       # number of overall hits
system.cpu7.icache.overall_hits::total        1084179                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8442005                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8442005                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8442005                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8442005                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8442005                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8442005                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1084227                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1084227                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1084227                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1084227                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1084227                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1084227                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 175875.104167                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 175875.104167                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 175875.104167                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 175875.104167                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 175875.104167                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 175875.104167                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6767022                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6767022                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6767022                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6767022                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6767022                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6767022                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 178079.526316                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 178079.526316                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 178079.526316                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 178079.526316                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 178079.526316                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 178079.526316                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4943                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               153805287                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5199                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              29583.628967                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   226.545698                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    29.454302                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.884944                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.115056                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       762056                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         762056                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       644236                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        644236                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1620                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1481                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1481                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1406292                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1406292                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1406292                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1406292                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        17048                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        17048                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          418                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          418                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        17466                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         17466                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        17466                       # number of overall misses
system.cpu7.dcache.overall_misses::total        17466                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1959906929                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1959906929                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     48845686                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     48845686                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   2008752615                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   2008752615                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   2008752615                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   2008752615                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       779104                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       779104                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       644654                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       644654                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1481                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1423758                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1423758                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1423758                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1423758                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021882                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021882                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000648                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000648                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012268                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012268                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012268                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012268                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114964.038538                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114964.038538                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 116855.708134                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 116855.708134                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 115009.310374                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 115009.310374                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 115009.310374                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 115009.310374                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2104                       # number of writebacks
system.cpu7.dcache.writebacks::total             2104                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12121                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12121                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          402                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        12523                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        12523                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        12523                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        12523                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4927                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4927                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4943                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4943                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4943                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4943                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    438242866                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    438242866                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1167303                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1167303                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    439410169                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    439410169                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    439410169                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    439410169                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006324                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006324                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003472                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003472                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003472                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003472                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88947.202354                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88947.202354                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 72956.437500                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 72956.437500                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88895.441837                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88895.441837                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88895.441837                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88895.441837                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
