# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab2-Task3.srcs/sources_1/imports/Lab2-Task2/1bitfulladder.v"
verilog xil_defaultlib  "../../../Lab2-Task3.srcs/sources_1/imports/Downloads/Tutorial_Mux.v"
verilog xil_defaultlib  "../../../Lab2-Task3.srcs/sources_1/new/fourbitfulladder.v"
verilog xil_defaultlib  "../../../Lab2-Task3.srcs/sources_1/new/eightbitcarryselect.v"
verilog xil_defaultlib  "../../../Lab2-Task3.srcs/sim_1/new/test-eightbitcarryselect.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
