set ::env(PROJECT_NAME) dqpskmap
set ::env(DESIGN_TOP) d_encoder_d_decoder
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/dqpskmap/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/dqpskmap/rtl/d_encoder_d_decoder.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
