#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  5 19:08:16 2019
# Process ID: 21612
# Current directory: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.runs/synth_1
# Command line: vivado -log DCT4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DCT4.tcl
# Log file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.runs/synth_1/DCT4.vds
# Journal file: /run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source DCT4.tcl -notrace
Command: synth_design -top DCT4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21670 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1682.652 ; gain = 152.688 ; free physical = 1082 ; free virtual = 10366
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DCT4' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:31]
	Parameter K bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DCT4' (1#1) [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:31]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1736.402 ; gain = 206.438 ; free physical = 1096 ; free virtual = 10383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1742.340 ; gain = 212.375 ; free physical = 1087 ; free virtual = 10377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1742.340 ; gain = 212.375 ; free physical = 1087 ; free virtual = 10377
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Vivado_Tutorial/Nexys4_Master.xdc]
Finished Parsing XDC File [/run/media/moinocencio/Data/Tese/SIAE/SIAE/Praticas/T1/Vivado_Tutorial/Nexys4_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.105 ; gain = 0.000 ; free physical = 1039 ; free virtual = 10349
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1881.074 ; gain = 2.969 ; free physical = 1037 ; free virtual = 10347
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1881.074 ; gain = 351.109 ; free physical = 1084 ; free virtual = 10395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1881.074 ; gain = 351.109 ; free physical = 1084 ; free virtual = 10395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1881.074 ; gain = 351.109 ; free physical = 1084 ; free virtual = 10395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1881.074 ; gain = 351.109 ; free physical = 1083 ; free virtual = 10397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
	               10 Bit    Registers := 11    
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DCT4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 4     
	               10 Bit    Registers := 11    
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 's_dataIn1_reg[9:0]' into 's_dataIn1_reg[9:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:46]
INFO: [Synth 8-4471] merging register 's_dataIn2_reg[9:0]' into 's_dataIn2_reg[9:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:47]
INFO: [Synth 8-4471] merging register 's_dataIn0_reg[9:0]' into 's_dataIn0_reg[9:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:45]
INFO: [Synth 8-4471] merging register 's_dataIn3_reg[9:0]' into 's_dataIn3_reg[9:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:48]
INFO: [Synth 8-4471] merging register 's_dataIn2_reg[9:0]' into 's_dataIn2_reg[9:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:47]
INFO: [Synth 8-4471] merging register 's_dataIn3_reg[9:0]' into 's_dataIn3_reg[9:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:48]
INFO: [Synth 8-4471] merging register 's_dataIn2_reg[9:0]' into 's_dataIn2_reg[9:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:47]
INFO: [Synth 8-4471] merging register 's_stg1Out1_reg[10:0]' into 's_stg1Out1_reg[10:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:69]
INFO: [Synth 8-4471] merging register 's_stg1Out3_reg[10:0]' into 's_stg1Out3_reg[10:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:71]
INFO: [Synth 8-4471] merging register 's_stg1Out2_reg[10:0]' into 's_stg1Out2_reg[10:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:70]
INFO: [Synth 8-4471] merging register 's_stg2M1_reg[19:0]' into 's_stg2M1_reg[19:0]' [/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.srcs/sources_1/new/DCT4.vhd:92]
DSP Report: Generating DSP s_stg2M0_reg, operation Mode is: ((D+A2)*(B:0xb5))'.
DSP Report: register s_dataIn0_reg is absorbed into DSP s_stg2M0_reg.
DSP Report: register s_stg2M0_reg is absorbed into DSP s_stg2M0_reg.
DSP Report: register s_stg1Out0_reg is absorbed into DSP s_stg2M0_reg.
DSP Report: operator multOp is absorbed into DSP s_stg2M0_reg.
DSP Report: operator s_stg1Out00 is absorbed into DSP s_stg2M0_reg.
DSP Report: Generating DSP s_dataOut0_reg, operation Mode is: (PCIN+((D+A2)*(B:0xb5))')'.
DSP Report: register s_dataIn1_reg is absorbed into DSP s_dataOut0_reg.
DSP Report: register s_dataOut0_reg is absorbed into DSP s_dataOut0_reg.
DSP Report: register s_stg2M1_reg is absorbed into DSP s_dataOut0_reg.
DSP Report: register s_stg1Out1_reg is absorbed into DSP s_dataOut0_reg.
DSP Report: operator s_dataOut00 is absorbed into DSP s_dataOut0_reg.
DSP Report: operator multOp is absorbed into DSP s_dataOut0_reg.
DSP Report: operator s_stg1Out10 is absorbed into DSP s_dataOut0_reg.
DSP Report: Generating DSP s_stg2M21_reg, operation Mode is: ((D-A2)*(B:0x62))'.
DSP Report: register s_dataIn2_reg is absorbed into DSP s_stg2M21_reg.
DSP Report: register s_stg2M21_reg is absorbed into DSP s_stg2M21_reg.
DSP Report: register s_stg1Out2_reg is absorbed into DSP s_stg2M21_reg.
DSP Report: operator multOp is absorbed into DSP s_stg2M21_reg.
DSP Report: operator s_stg1Out20 is absorbed into DSP s_stg2M21_reg.
DSP Report: Generating DSP s_dataOut1_reg, operation Mode is: (PCIN+((D-A2)*(B:0xed))')'.
DSP Report: register s_dataIn3_reg is absorbed into DSP s_dataOut1_reg.
DSP Report: register s_dataOut1_reg is absorbed into DSP s_dataOut1_reg.
DSP Report: register s_stg2M32_reg is absorbed into DSP s_dataOut1_reg.
DSP Report: register s_stg1Out3_reg is absorbed into DSP s_dataOut1_reg.
DSP Report: operator s_dataOut10 is absorbed into DSP s_dataOut1_reg.
DSP Report: operator multOp is absorbed into DSP s_dataOut1_reg.
DSP Report: operator s_stg1Out30 is absorbed into DSP s_dataOut1_reg.
DSP Report: Generating DSP s_dataOut2_reg, operation Mode is: (C-((D+A2)*(B:0xb5))')'.
DSP Report: register s_dataIn2_reg is absorbed into DSP s_dataOut2_reg.
DSP Report: register s_dataOut2_reg is absorbed into DSP s_dataOut2_reg.
DSP Report: register s_stg2M1_reg is absorbed into DSP s_dataOut2_reg.
DSP Report: register s_stg1Out1_reg is absorbed into DSP s_dataOut2_reg.
DSP Report: operator s_dataOut20 is absorbed into DSP s_dataOut2_reg.
DSP Report: operator multOp is absorbed into DSP s_dataOut2_reg.
DSP Report: operator s_stg1Out10 is absorbed into DSP s_dataOut2_reg.
DSP Report: Generating DSP s_stg2M31_reg, operation Mode is: ((D-A2)*(B:0x62))'.
DSP Report: register s_dataIn3_reg is absorbed into DSP s_stg2M31_reg.
DSP Report: register s_stg2M31_reg is absorbed into DSP s_stg2M31_reg.
DSP Report: register s_stg1Out3_reg is absorbed into DSP s_stg2M31_reg.
DSP Report: operator multOp is absorbed into DSP s_stg2M31_reg.
DSP Report: operator s_stg1Out30 is absorbed into DSP s_stg2M31_reg.
DSP Report: Generating DSP s_dataOut3_reg, operation Mode is: (PCIN-((D-A2)*(B:0xed))')'.
DSP Report: register s_dataIn2_reg is absorbed into DSP s_dataOut3_reg.
DSP Report: register s_dataOut3_reg is absorbed into DSP s_dataOut3_reg.
DSP Report: register s_stg2M22_reg is absorbed into DSP s_dataOut3_reg.
DSP Report: register s_stg1Out2_reg is absorbed into DSP s_dataOut3_reg.
DSP Report: operator s_dataOut30 is absorbed into DSP s_dataOut3_reg.
DSP Report: operator multOp is absorbed into DSP s_dataOut3_reg.
DSP Report: operator s_stg1Out20 is absorbed into DSP s_dataOut3_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1881.074 ; gain = 351.109 ; free physical = 1065 ; free virtual = 10385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DCT4        | ((D+A2)*(B:0xb5))'         | 10     | 9      | -      | 10     | 20     | 1    | 0    | -    | 0    | 1     | 1    | 0    | 
|DCT4        | (PCIN+((D+A2)*(B:0xb5))')' | 10     | 9      | -      | 10     | 23     | 1    | 0    | -    | 0    | 1     | 1    | 1    | 
|DCT4        | ((D-A2)*(B:0x62))'         | 10     | 8      | -      | 10     | 19     | 1    | 0    | -    | 0    | 1     | 1    | 0    | 
|DCT4        | (PCIN+((D-A2)*(B:0xed))')' | 10     | 9      | -      | 10     | 23     | 1    | 0    | -    | 0    | 1     | 1    | 1    | 
|DCT4        | (C-((D+A2)*(B:0xb5))')'    | 10     | 9      | 20     | 10     | 23     | 1    | 0    | 0    | 0    | 1     | 1    | 1    | 
|DCT4        | ((D-A2)*(B:0x62))'         | 10     | 8      | -      | 10     | 19     | 1    | 0    | -    | 0    | 1     | 1    | 0    | 
|DCT4        | (PCIN-((D-A2)*(B:0xed))')' | 10     | 9      | -      | 10     | 23     | 1    | 0    | -    | 0    | 1     | 1    | 1    | 
+------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.074 ; gain = 351.109 ; free physical = 875 ; free virtual = 10202
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.074 ; gain = 351.109 ; free physical = 875 ; free virtual = 10202
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1881.074 ; gain = 351.109 ; free physical = 864 ; free virtual = 10191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.980 ; gain = 363.016 ; free physical = 855 ; free virtual = 10181
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.980 ; gain = 363.016 ; free physical = 855 ; free virtual = 10181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.980 ; gain = 363.016 ; free physical = 855 ; free virtual = 10181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.980 ; gain = 363.016 ; free physical = 855 ; free virtual = 10181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.980 ; gain = 363.016 ; free physical = 855 ; free virtual = 10181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.980 ; gain = 363.016 ; free physical = 855 ; free virtual = 10181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |DSP48E1_1 |     2|
|3     |DSP48E1_2 |     1|
|4     |DSP48E1_3 |     3|
|5     |DSP48E1_4 |     1|
|6     |LUT1      |     5|
|7     |LUT2      |     5|
|8     |FDCE      |     4|
|9     |FDRE      |   101|
|10    |IBUF      |    43|
|11    |OBUF      |    61|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   227|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.980 ; gain = 363.016 ; free physical = 855 ; free virtual = 10181
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1892.980 ; gain = 224.281 ; free physical = 917 ; free virtual = 10243
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1892.988 ; gain = 363.016 ; free physical = 917 ; free virtual = 10243
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1898.918 ; gain = 0.000 ; free physical = 862 ; free virtual = 10189
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1898.918 ; gain = 577.055 ; free physical = 971 ; free virtual = 10298
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1898.918 ; gain = 0.000 ; free physical = 971 ; free virtual = 10298
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/run/media/moinocencio/Data/Tese/Master-Thesis/DevelopedWork/HardwareImplementation/DCT4_AV1/DCT4_AV1.runs/synth_1/DCT4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DCT4_utilization_synth.rpt -pb DCT4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 19:08:52 2019...
