

================================================================
== Vitis HLS Report for 'display_shift_label1_proc5'
================================================================
* Date:           Thu Jun  3 14:10:48 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        display_shift
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|      653|  0.140 us|  6.530 us|   14|  653|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- display_shift_label1  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_update"   --->   Operation 16 'read' 'ddr_update_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%yend_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %yend"   --->   Operation 17 'read' 'yend_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%xend_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xend"   --->   Operation 18 'read' 'xend_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 19 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ystart_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ystart"   --->   Operation 20 'read' 'ystart_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y_2"   --->   Operation 21 'read' 'y_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 22 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %width_out, i32 %width_read"   --->   Operation 23 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %y_2_out, i32 %y_2_read"   --->   Operation 24 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %frame_size_out, i32 %frame_size_read"   --->   Operation 25 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %xend_out, i32 %xend_read"   --->   Operation 26 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %yend_out, i32 %yend_read"   --->   Operation 27 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P0A, i64 %ddr_update_out, i64 %ddr_update_read"   --->   Operation 28 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_1_i_i = sext i32 %y_2_read"   --->   Operation 29 'sext' 'lhs_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rhs_1_i_i = zext i32 %ystart_read"   --->   Operation 30 'zext' 'rhs_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.55ns)   --->   "%ret_1_i_i = add i34 %lhs_1_i_i, i34 %rhs_1_i_i"   --->   Operation 31 'add' 'ret_1_i_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i34 %ret_1_i_i"   --->   Operation 32 'sext' 'sext_ln534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i32 %frame_size_read"   --->   Operation 33 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (6.91ns)   --->   "%mul_ln534 = mul i62 %sext_ln534, i62 %zext_ln534"   --->   Operation 34 'mul' 'mul_ln534' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 35 [1/2] (6.91ns)   --->   "%mul_ln534 = mul i62 %sext_ln534, i62 %zext_ln534"   --->   Operation 35 'mul' 'mul_ln534' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.98>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%ddr_copy_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_copy"   --->   Operation 36 'read' 'ddr_copy_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%xstart_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xstart"   --->   Operation 37 'read' 'xstart_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i32 %xstart_read"   --->   Operation 38 'zext' 'zext_ln534_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (3.46ns)   --->   "%add_ln324 = add i62 %mul_ln534, i62 %zext_ln534_2"   --->   Operation 39 'add' 'add_ln324' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln324_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %add_ln324, i2 0"   --->   Operation 40 'bitconcatenate' 'shl_ln324_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (3.52ns)   --->   "%add_ln324_1 = add i64 %shl_ln324_1, i64 %ddr_copy_read"   --->   Operation 41 'add' 'add_ln324_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln324_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln324_1, i32 2, i32 63"   --->   Operation 42 'partselect' 'trunc_ln324_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i62 %trunc_ln324_1"   --->   Operation 43 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%copy_addr = getelementptr i32 %copy, i64 %sext_ln324"   --->   Operation 44 'getelementptr' 'copy_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 45 [7/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %width_read"   --->   Operation 45 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 46 [6/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %width_read"   --->   Operation 46 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 47 [5/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %width_read"   --->   Operation 47 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 48 [4/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %width_read"   --->   Operation 48 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 49 [3/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %width_read"   --->   Operation 49 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 50 [2/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %width_read"   --->   Operation 50 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 307200, void @empty_6, void @empty_14, void @empty_15, i32 16, i32 16, i32 32, i32 16, void @empty_15, void @empty_15"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 307200, void @empty_6, void @empty_14, void @empty_15, i32 16, i32 16, i32 32, i32 16, void @empty_15, void @empty_15"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_2_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_size_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xend_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yend_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ddr_update_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 307200, void @empty_6, void @empty_14, void @empty_15, i32 16, i32 16, i32 32, i32 16, void @empty_15, void @empty_15"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %copy, void @empty_19, i32 0, i32 0, void @empty_15, i32 0, i32 307200, void @empty_6, void @empty_14, void @empty_15, i32 16, i32 16, i32 32, i32 16, void @empty_15, void @empty_15"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/7] (7.30ns)   --->   "%copy_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %copy_addr, i32 %width_read"   --->   Operation 61 'readreq' 'copy_addr_1_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln37, void, i32 0, void %entry"   --->   Operation 63 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (2.55ns)   --->   "%add_ln37 = add i32 %x, i32 1" [display_shift.cpp:37]   --->   Operation 64 'add' 'add_ln37' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %width_read"   --->   Operation 65 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln878, void, void %.exit" [display_shift.cpp:37]   --->   Operation 66 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 67 [1/1] (7.30ns)   --->   "%copy_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %copy_addr"   --->   Operation 67 'read' 'copy_addr_read' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %x" [display_shift.cpp:37]   --->   Operation 68 'zext' 'zext_ln37' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln1461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15"   --->   Operation 69 'specpipeline' 'specpipeline_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 640"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18"   --->   Operation 71 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%copy_V1_addr = getelementptr i32 %copy_V1, i64 0, i64 %zext_ln37"   --->   Operation 72 'getelementptr' 'copy_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_14 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %copy_addr_read, i10 %copy_V1_addr"   --->   Operation 73 'store' 'store_ln324' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln37 = br void" [display_shift.cpp:37]   --->   Operation 74 'br' 'br_ln37' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xstart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ystart]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_copy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ copy]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ copy_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ xend]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yend]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_update]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y_2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ frame_size_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xend_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ yend_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ddr_update_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ddr_update_read          (read             ) [ 0000000000000000]
yend_read                (read             ) [ 0000000000000000]
xend_read                (read             ) [ 0000000000000000]
frame_size_read          (read             ) [ 0010000000000000]
ystart_read              (read             ) [ 0000000000000000]
y_2_read                 (read             ) [ 0000000000000000]
width_read               (read             ) [ 0011111111111110]
write_ln0                (write            ) [ 0000000000000000]
write_ln0                (write            ) [ 0000000000000000]
write_ln0                (write            ) [ 0000000000000000]
write_ln0                (write            ) [ 0000000000000000]
write_ln0                (write            ) [ 0000000000000000]
write_ln0                (write            ) [ 0000000000000000]
lhs_1_i_i                (sext             ) [ 0000000000000000]
rhs_1_i_i                (zext             ) [ 0000000000000000]
ret_1_i_i                (add              ) [ 0010000000000000]
sext_ln534               (sext             ) [ 0001000000000000]
zext_ln534               (zext             ) [ 0001000000000000]
mul_ln534                (mul              ) [ 0000100000000000]
ddr_copy_read            (read             ) [ 0000000000000000]
xstart_read              (read             ) [ 0000000000000000]
zext_ln534_2             (zext             ) [ 0000000000000000]
add_ln324                (add              ) [ 0000000000000000]
shl_ln324_1              (bitconcatenate   ) [ 0000000000000000]
add_ln324_1              (add              ) [ 0000000000000000]
trunc_ln324_1            (partselect       ) [ 0000000000000000]
sext_ln324               (sext             ) [ 0000000000000000]
copy_addr                (getelementptr    ) [ 0000011111111110]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
specinterface_ln0        (specinterface    ) [ 0000000000000000]
copy_addr_1_rd_req       (readreq          ) [ 0000000000000000]
br_ln0                   (br               ) [ 0000000000011110]
x                        (phi              ) [ 0000000000001110]
add_ln37                 (add              ) [ 0000000000011110]
icmp_ln878               (icmp             ) [ 0000000000001110]
br_ln37                  (br               ) [ 0000000000000000]
copy_addr_read           (read             ) [ 0000000000001010]
zext_ln37                (zext             ) [ 0000000000000000]
specpipeline_ln1461      (specpipeline     ) [ 0000000000000000]
speclooptripcount_ln1461 (speclooptripcount) [ 0000000000000000]
specloopname_ln1461      (specloopname     ) [ 0000000000000000]
copy_V1_addr             (getelementptr    ) [ 0000000000000000]
store_ln324              (store            ) [ 0000000000000000]
br_ln37                  (br               ) [ 0000000000011110]
ret_ln0                  (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xstart">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xstart"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ystart">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ystart"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="frame_size">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ddr_copy">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_copy"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="copy">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="copy_V1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="copy_V1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xend">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xend"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="yend">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yend"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ddr_update">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="width_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="y_2_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="frame_size_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xend_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xend_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="yend_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yend_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ddr_update_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="ddr_update_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_update_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="yend_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="yend_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="xend_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xend_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="frame_size_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="ystart_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ystart_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="y_2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="width_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln0_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="write_ln0_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="64" slack="0"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ddr_copy_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_copy_read/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xstart_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xstart_read/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_readreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="0" index="2" bw="32" slack="4"/>
<pin id="204" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="copy_addr_1_rd_req/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="copy_addr_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="9"/>
<pin id="209" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="copy_addr_read/13 "/>
</bind>
</comp>

<comp id="211" class="1004" name="copy_V1_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy_V1_addr/14 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln324_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/14 "/>
</bind>
</comp>

<comp id="224" class="1005" name="x_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="x_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lhs_1_i_i_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_1_i_i/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="rhs_1_i_i_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_1_i_i/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="ret_1_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_1_i_i/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln534_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="34" slack="1"/>
<pin id="252" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln534/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln534_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="34" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln534/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln534_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_2/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln324_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="62" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="shl_ln324_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="0"/>
<pin id="273" dir="0" index="1" bw="62" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln324_1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln324_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324_1/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln324_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="62" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln324_1/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln324_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="62" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln324/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="copy_addr_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="62" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="copy_addr/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln37_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln878_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="11"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln37_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="2"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/14 "/>
</bind>
</comp>

<comp id="321" class="1005" name="frame_size_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="width_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="4"/>
<pin id="328" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="ret_1_i_i_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="34" slack="1"/>
<pin id="334" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="ret_1_i_i "/>
</bind>
</comp>

<comp id="337" class="1005" name="sext_ln534_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="62" slack="1"/>
<pin id="339" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln534 "/>
</bind>
</comp>

<comp id="342" class="1005" name="zext_ln534_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="62" slack="1"/>
<pin id="344" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln534 "/>
</bind>
</comp>

<comp id="347" class="1005" name="mul_ln534_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="62" slack="1"/>
<pin id="349" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln534 "/>
</bind>
</comp>

<comp id="352" class="1005" name="copy_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="add_ln37_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="363" class="1005" name="icmp_ln878_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="367" class="1005" name="copy_addr_read_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="copy_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="34" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="128" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="116" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="110" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="104" pin="2"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="98" pin="2"/><net_sink comp="180" pin=2"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="10" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="96" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="239"><net_src comp="128" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="122" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="236" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="240" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="194" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="188" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="285" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="228" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="78" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="228" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="224" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="324"><net_src comp="116" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="329"><net_src comp="134" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="335"><net_src comp="244" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="340"><net_src comp="250" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="345"><net_src comp="253" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="350"><net_src comp="256" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="355"><net_src comp="299" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="361"><net_src comp="305" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="366"><net_src comp="311" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="206" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="218" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: copy_V1 | {14 }
	Port: width_out | {1 }
	Port: y_2_out | {1 }
	Port: frame_size_out | {1 }
	Port: xend_out | {1 }
	Port: yend_out | {1 }
	Port: ddr_update_out | {1 }
 - Input state : 
	Port: display_shift_label1_proc5 : width | {1 }
	Port: display_shift_label1_proc5 : xstart | {4 }
	Port: display_shift_label1_proc5 : y_2 | {1 }
	Port: display_shift_label1_proc5 : ystart | {1 }
	Port: display_shift_label1_proc5 : frame_size | {1 }
	Port: display_shift_label1_proc5 : ddr_copy | {4 }
	Port: display_shift_label1_proc5 : copy | {5 6 7 8 9 10 11 13 }
	Port: display_shift_label1_proc5 : xend | {1 }
	Port: display_shift_label1_proc5 : yend | {1 }
	Port: display_shift_label1_proc5 : ddr_update | {1 }
  - Chain level:
	State 1
		ret_1_i_i : 1
	State 2
		mul_ln534 : 1
	State 3
	State 4
		add_ln324 : 1
		shl_ln324_1 : 2
		add_ln324_1 : 3
		trunc_ln324_1 : 4
		sext_ln324 : 5
		copy_addr : 6
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln37 : 1
		icmp_ln878 : 1
		br_ln37 : 2
	State 13
	State 14
		copy_V1_addr : 1
		store_ln324 : 2
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_256         |    0    |   173   |    54   |
|----------|-----------------------------|---------|---------|---------|
|          |       ret_1_i_i_fu_244      |    0    |    0    |    39   |
|    add   |       add_ln324_fu_266      |    0    |    0    |    69   |
|          |      add_ln324_1_fu_279     |    0    |    0    |    71   |
|          |       add_ln37_fu_305       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln878_fu_311      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |  ddr_update_read_read_fu_98 |    0    |    0    |    0    |
|          |    yend_read_read_fu_104    |    0    |    0    |    0    |
|          |    xend_read_read_fu_110    |    0    |    0    |    0    |
|          | frame_size_read_read_fu_116 |    0    |    0    |    0    |
|   read   |   ystart_read_read_fu_122   |    0    |    0    |    0    |
|          |     y_2_read_read_fu_128    |    0    |    0    |    0    |
|          |    width_read_read_fu_134   |    0    |    0    |    0    |
|          |  ddr_copy_read_read_fu_188  |    0    |    0    |    0    |
|          |   xstart_read_read_fu_194   |    0    |    0    |    0    |
|          |  copy_addr_read_read_fu_206 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    write_ln0_write_fu_140   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_148   |    0    |    0    |    0    |
|   write  |    write_ln0_write_fu_156   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_164   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_172   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_180   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_200     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       lhs_1_i_i_fu_236      |    0    |    0    |    0    |
|   sext   |      sext_ln534_fu_250      |    0    |    0    |    0    |
|          |      sext_ln324_fu_295      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       rhs_1_i_i_fu_240      |    0    |    0    |    0    |
|   zext   |      zext_ln534_fu_253      |    0    |    0    |    0    |
|          |     zext_ln534_2_fu_262     |    0    |    0    |    0    |
|          |       zext_ln37_fu_316      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln324_1_fu_271     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|     trunc_ln324_1_fu_285    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    0    |   173   |   290   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln37_reg_358   |   32   |
| copy_addr_read_reg_367|   32   |
|   copy_addr_reg_352   |   32   |
|frame_size_read_reg_321|   32   |
|   icmp_ln878_reg_363  |    1   |
|   mul_ln534_reg_347   |   62   |
|   ret_1_i_i_reg_332   |   34   |
|   sext_ln534_reg_337  |   62   |
|   width_read_reg_326  |   32   |
|       x_reg_224       |   32   |
|   zext_ln534_reg_342  |   62   |
+-----------------------+--------+
|         Total         |   413  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  x_reg_224 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_256 |  p0  |   2  |  34  |   68   ||    9    |
| grp_fu_256 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   196  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   173  |   290  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   586  |   317  |
+-----------+--------+--------+--------+--------+
