

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_2048_64_Outline_VITIS_LOOP_82_2'
================================================================
* Date:           Sat Nov  1 14:11:32 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  5.127 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  90.000 ns|  90.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_82_2  |        5|        5|         1|          -|          -|     5|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 3 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%arrayidx58_promoted149 = alloca i32 1"   --->   Operation 4 'alloca' 'arrayidx58_promoted149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arrayidx61_promoted151 = alloca i32 1"   --->   Operation 5 'alloca' 'arrayidx61_promoted151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arrayidx65_promoted153 = alloca i32 1"   --->   Operation 6 'alloca' 'arrayidx65_promoted153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arrayidx46_3_promoted155 = alloca i32 1"   --->   Operation 7 'alloca' 'arrayidx46_3_promoted155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arrayidx55_promoted157 = alloca i32 1"   --->   Operation 8 'alloca' 'arrayidx55_promoted157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%present_window = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 9 'alloca' 'present_window' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%present_window_1 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 10 'alloca' 'present_window_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%present_window_2 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 11 'alloca' 'present_window_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%present_window_3 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 12 'alloca' 'present_window_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%present_window_4 = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 13 'alloca' 'present_window_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln82 = store i3 1, i3 %i_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 15 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc29" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 16 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i = load i3 %i_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 17 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.65ns)   --->   "%icmp_ln82 = icmp_eq  i3 %i, i3 6" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 18 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc29.split, void %lz_compress.exitStub" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 19 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:83]   --->   Operation 20 'specpipeline' 'specpipeline_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 22 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] ( I:3.47ns O:3.47ns )   --->   "%present_window_5 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 23 'read' 'present_window_5' <Predicate = (!icmp_ln82)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%switch_ln84 = switch i3 %i, void %arrayidx28.case.5, i3 1, void %arrayidx28.case.1, i3 2, void %arrayidx28.case.2, i3 3, void %arrayidx28.case.3, i3 4, void %for.inc29.split.arrayidx28.exit_crit_edge" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 24 'switch' 'switch_ln84' <Predicate = (!icmp_ln82)> <Delay = 1.65>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %present_window_5, i8 %present_window_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 25 'store' 'store_ln80' <Predicate = (!icmp_ln82 & i == 4)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln84 = store i8 %present_window_5, i8 %arrayidx46_3_promoted155" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 26 'store' 'store_ln84' <Predicate = (!icmp_ln82 & i == 4)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx28.exit" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 27 'br' 'br_ln84' <Predicate = (!icmp_ln82 & i == 4)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %present_window_5, i8 %present_window_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 28 'store' 'store_ln80' <Predicate = (!icmp_ln82 & i == 3)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln84 = store i8 %present_window_5, i8 %arrayidx65_promoted153" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 29 'store' 'store_ln84' <Predicate = (!icmp_ln82 & i == 3)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx28.exit" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 30 'br' 'br_ln84' <Predicate = (!icmp_ln82 & i == 3)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %present_window_5, i8 %present_window_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 31 'store' 'store_ln80' <Predicate = (!icmp_ln82 & i == 2)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln84 = store i8 %present_window_5, i8 %arrayidx61_promoted151" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 32 'store' 'store_ln84' <Predicate = (!icmp_ln82 & i == 2)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx28.exit" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 33 'br' 'br_ln84' <Predicate = (!icmp_ln82 & i == 2)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %present_window_5, i8 %present_window" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 34 'store' 'store_ln80' <Predicate = (!icmp_ln82 & i == 1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln84 = store i8 %present_window_5, i8 %arrayidx58_promoted149" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 35 'store' 'store_ln84' <Predicate = (!icmp_ln82 & i == 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx28.exit" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 36 'br' 'br_ln84' <Predicate = (!icmp_ln82 & i == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln80 = store i8 %present_window_5, i8 %present_window_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80]   --->   Operation 37 'store' 'store_ln80' <Predicate = (!icmp_ln82 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln84 = store i8 %present_window_5, i8 %arrayidx55_promoted157" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 38 'store' 'store_ln84' <Predicate = (!icmp_ln82 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln84 = br void %arrayidx28.exit" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84]   --->   Operation 39 'br' 'br_ln84' <Predicate = (!icmp_ln82 & i != 1 & i != 2 & i != 3 & i != 4)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln82 = add i3 %i, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 40 'add' 'add_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln82 = store i3 %add_ln82, i3 %i_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 41 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc29" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82]   --->   Operation 42 'br' 'br_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%arrayidx58_promoted149_load = load i8 %arrayidx58_promoted149"   --->   Operation 43 'load' 'arrayidx58_promoted149_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arrayidx61_promoted151_load = load i8 %arrayidx61_promoted151"   --->   Operation 44 'load' 'arrayidx61_promoted151_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%arrayidx65_promoted153_load = load i8 %arrayidx65_promoted153"   --->   Operation 45 'load' 'arrayidx65_promoted153_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%arrayidx46_3_promoted155_load = load i8 %arrayidx46_3_promoted155"   --->   Operation 46 'load' 'arrayidx46_3_promoted155_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%arrayidx55_promoted157_load = load i8 %arrayidx55_promoted157"   --->   Operation 47 'load' 'arrayidx55_promoted157_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%present_window_load = load i8 %present_window"   --->   Operation 48 'load' 'present_window_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%present_window_1_load = load i8 %present_window_1"   --->   Operation 49 'load' 'present_window_1_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%present_window_2_load = load i8 %present_window_2"   --->   Operation 50 'load' 'present_window_2_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%present_window_3_load = load i8 %present_window_3"   --->   Operation 51 'load' 'present_window_3_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%present_window_4_load = load i8 %present_window_4"   --->   Operation 52 'load' 'present_window_4_load' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_4_out, i8 %present_window_4_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_3_out, i8 %present_window_3_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_2_out, i8 %present_window_2_load"   --->   Operation 55 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_1_out, i8 %present_window_1_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_out, i8 %present_window_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %arrayidx55_promoted157_out, i8 %arrayidx55_promoted157_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %arrayidx46_3_promoted155_out, i8 %arrayidx46_3_promoted155_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %arrayidx65_promoted153_out, i8 %arrayidx65_promoted153_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %arrayidx61_promoted151_out, i8 %arrayidx61_promoted151_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %arrayidx58_promoted149_out, i8 %arrayidx58_promoted149_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 3 bit ('i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82) [12]  (0.000 ns)
	'store' operation 0 bit ('store_ln82', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82) of constant 1 on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82 [24]  (1.588 ns)

 <State 2>: 5.127ns
The critical path consists of the following:
	'load' operation 3 bit ('i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82) on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln82', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:82) [28]  (1.650 ns)
	fifo read operation ('present_window', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84) on port 'inStream' (/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84) [34]  (3.477 ns)
	'store' operation 0 bit ('store_ln80', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80) of variable 'present_window', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:84 on local variable 'present_window', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:80 [45]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
