.include "macros.inc"

.section .text  # 0x801EF190 - 0x801F7210

.global TRKNubMainLoop
TRKNubMainLoop:
/* 801EF190 001EBF90  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EF194 001EBF94  7C 08 02 A6 */	mflr r0
/* 801EF198 001EBF98  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EF19C 001EBF9C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801EF1A0 001EBFA0  3B E0 00 00 */	li r31, 0
/* 801EF1A4 001EBFA4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801EF1A8 001EBFA8  3B C0 00 00 */	li r30, 0
/* 801EF1AC 001EBFAC  48 00 00 BC */	b lbl_801EF268
lbl_801EF1B0:
/* 801EF1B0 001EBFB0  38 61 00 08 */	addi r3, r1, 8
/* 801EF1B4 001EBFB4  48 00 01 F1 */	bl TRKGetNextEvent
/* 801EF1B8 001EBFB8  2C 03 00 00 */	cmpwi r3, 0
/* 801EF1BC 001EBFBC  41 82 00 6C */	beq lbl_801EF228
/* 801EF1C0 001EBFC0  88 01 00 08 */	lbz r0, 8(r1)
/* 801EF1C4 001EBFC4  3B C0 00 00 */	li r30, 0
/* 801EF1C8 001EBFC8  2C 00 00 02 */	cmpwi r0, 2
/* 801EF1CC 001EBFCC  41 82 00 28 */	beq lbl_801EF1F4
/* 801EF1D0 001EBFD0  40 80 00 14 */	bge lbl_801EF1E4
/* 801EF1D4 001EBFD4  2C 00 00 00 */	cmpwi r0, 0
/* 801EF1D8 001EBFD8  41 82 00 44 */	beq lbl_801EF21C
/* 801EF1DC 001EBFDC  40 80 00 28 */	bge lbl_801EF204
/* 801EF1E0 001EBFE0  48 00 00 3C */	b lbl_801EF21C
lbl_801EF1E4:
/* 801EF1E4 001EBFE4  2C 00 00 05 */	cmpwi r0, 5
/* 801EF1E8 001EBFE8  41 82 00 30 */	beq lbl_801EF218
/* 801EF1EC 001EBFEC  40 80 00 30 */	bge lbl_801EF21C
/* 801EF1F0 001EBFF0  48 00 00 1C */	b lbl_801EF20C
lbl_801EF1F4:
/* 801EF1F4 001EBFF4  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801EF1F8 001EBFF8  48 00 10 8D */	bl TRKGetBuffer
/* 801EF1FC 001EBFFC  48 00 16 49 */	bl TRKDispatchMessage
/* 801EF200 001EC000  48 00 00 1C */	b lbl_801EF21C
lbl_801EF204:
/* 801EF204 001EC004  3B E0 00 01 */	li r31, 1
/* 801EF208 001EC008  48 00 00 14 */	b lbl_801EF21C
lbl_801EF20C:
/* 801EF20C 001EC00C  38 61 00 08 */	addi r3, r1, 8
/* 801EF210 001EC010  48 00 52 65 */	bl TRKTargetInterrupt
/* 801EF214 001EC014  48 00 00 08 */	b lbl_801EF21C
lbl_801EF218:
/* 801EF218 001EC018  48 00 4D E1 */	bl TRKTargetSupportRequest
lbl_801EF21C:
/* 801EF21C 001EC01C  38 61 00 08 */	addi r3, r1, 8
/* 801EF220 001EC020  48 00 00 69 */	bl TRKDestructEvent
/* 801EF224 001EC024  48 00 00 44 */	b lbl_801EF268
lbl_801EF228:
/* 801EF228 001EC028  2C 1E 00 00 */	cmpwi r30, 0
/* 801EF22C 001EC02C  41 82 00 1C */	beq lbl_801EF248
/* 801EF230 001EC030  3C 60 80 38 */	lis r3, lbl_gTRKInputPendingPtr@ha
/* 801EF234 001EC034  38 63 0C A8 */	addi r3, r3, lbl_gTRKInputPendingPtr@l
/* 801EF238 001EC038  80 63 00 00 */	lwz r3, 0(r3)
/* 801EF23C 001EC03C  88 03 00 00 */	lbz r0, 0(r3)
/* 801EF240 001EC040  28 00 00 00 */	cmplwi r0, 0
/* 801EF244 001EC044  41 82 00 10 */	beq lbl_801EF254
lbl_801EF248:
/* 801EF248 001EC048  3B C0 00 01 */	li r30, 1
/* 801EF24C 001EC04C  48 00 12 1D */	bl TRKGetInput
/* 801EF250 001EC050  48 00 00 18 */	b lbl_801EF268
lbl_801EF254:
/* 801EF254 001EC054  48 00 4D 59 */	bl TRKTargetStopped
/* 801EF258 001EC058  2C 03 00 00 */	cmpwi r3, 0
/* 801EF25C 001EC05C  40 82 00 08 */	bne lbl_801EF264
/* 801EF260 001EC060  48 00 6F 45 */	bl TRKTargetContinue
lbl_801EF264:
/* 801EF264 001EC064  3B C0 00 00 */	li r30, 0
lbl_801EF268:
/* 801EF268 001EC068  2C 1F 00 00 */	cmpwi r31, 0
/* 801EF26C 001EC06C  41 82 FF 44 */	beq lbl_801EF1B0
/* 801EF270 001EC070  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801EF274 001EC074  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801EF278 001EC078  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801EF27C 001EC07C  7C 08 03 A6 */	mtlr r0
/* 801EF280 001EC080  38 21 00 20 */	addi r1, r1, 0x20
/* 801EF284 001EC084  4E 80 00 20 */	blr 

.global TRKDestructEvent
TRKDestructEvent:
/* 801EF288 001EC088  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801EF28C 001EC08C  7C 08 02 A6 */	mflr r0
/* 801EF290 001EC090  90 01 00 14 */	stw r0, 0x14(r1)
/* 801EF294 001EC094  80 63 00 08 */	lwz r3, 8(r3)
/* 801EF298 001EC098  48 00 0F 89 */	bl TRKReleaseBuffer
/* 801EF29C 001EC09C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801EF2A0 001EC0A0  7C 08 03 A6 */	mtlr r0
/* 801EF2A4 001EC0A4  38 21 00 10 */	addi r1, r1, 0x10
/* 801EF2A8 001EC0A8  4E 80 00 20 */	blr 

.global TRKConstructEvent
TRKConstructEvent:
/* 801EF2AC 001EC0AC  98 83 00 00 */	stb r4, 0(r3)
/* 801EF2B0 001EC0B0  38 80 00 00 */	li r4, 0
/* 801EF2B4 001EC0B4  38 00 FF FF */	li r0, -1
/* 801EF2B8 001EC0B8  90 83 00 04 */	stw r4, 4(r3)
/* 801EF2BC 001EC0BC  90 03 00 08 */	stw r0, 8(r3)
/* 801EF2C0 001EC0C0  4E 80 00 20 */	blr 

.global TRKPostEvent
TRKPostEvent:
/* 801EF2C4 001EC0C4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EF2C8 001EC0C8  7C 08 02 A6 */	mflr r0
/* 801EF2CC 001EC0CC  3C 80 80 38 */	lis r4, lbl_gTRKEventQueue@ha
/* 801EF2D0 001EC0D0  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EF2D4 001EC0D4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801EF2D8 001EC0D8  3B E0 00 00 */	li r31, 0
/* 801EF2DC 001EC0DC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801EF2E0 001EC0E0  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801EF2E4 001EC0E4  7C 7D 1B 78 */	mr r29, r3
/* 801EF2E8 001EC0E8  38 64 F2 C8 */	addi r3, r4, lbl_gTRKEventQueue@l
/* 801EF2EC 001EC0EC  48 00 47 1D */	bl TRKAcquireMutex
/* 801EF2F0 001EC0F0  3C 60 80 38 */	lis r3, lbl_gTRKEventQueue@ha
/* 801EF2F4 001EC0F4  3B C3 F2 C8 */	addi r30, r3, lbl_gTRKEventQueue@l
/* 801EF2F8 001EC0F8  80 7E 00 04 */	lwz r3, 4(r30)
/* 801EF2FC 001EC0FC  2C 03 00 02 */	cmpwi r3, 2
/* 801EF300 001EC100  40 82 00 0C */	bne lbl_801EF30C
/* 801EF304 001EC104  3B E0 01 00 */	li r31, 0x100
/* 801EF308 001EC108  48 00 00 70 */	b lbl_801EF378
lbl_801EF30C:
/* 801EF30C 001EC10C  80 1E 00 08 */	lwz r0, 8(r30)
/* 801EF310 001EC110  7F A4 EB 78 */	mr r4, r29
/* 801EF314 001EC114  38 A0 00 0C */	li r5, 0xc
/* 801EF318 001EC118  7C 00 1A 14 */	add r0, r0, r3
/* 801EF31C 001EC11C  54 03 0F FE */	srwi r3, r0, 0x1f
/* 801EF320 001EC120  54 00 07 FE */	clrlwi r0, r0, 0x1f
/* 801EF324 001EC124  7C 00 1A 78 */	xor r0, r0, r3
/* 801EF328 001EC128  7C 03 00 50 */	subf r0, r3, r0
/* 801EF32C 001EC12C  1F A0 00 0C */	mulli r29, r0, 0xc
/* 801EF330 001EC130  7C 7E EA 14 */	add r3, r30, r29
/* 801EF334 001EC134  38 63 00 0C */	addi r3, r3, 0xc
/* 801EF338 001EC138  4B E1 42 89 */	bl TRK_memcpy
/* 801EF33C 001EC13C  3C 60 80 38 */	lis r3, lbl_gTRKEventQueue@ha
/* 801EF340 001EC140  38 83 F2 C8 */	addi r4, r3, lbl_gTRKEventQueue@l
/* 801EF344 001EC144  80 04 00 24 */	lwz r0, 0x24(r4)
/* 801EF348 001EC148  7C 64 EA 14 */	add r3, r4, r29
/* 801EF34C 001EC14C  90 03 00 10 */	stw r0, 0x10(r3)
/* 801EF350 001EC150  80 64 00 24 */	lwz r3, 0x24(r4)
/* 801EF354 001EC154  38 03 00 01 */	addi r0, r3, 1
/* 801EF358 001EC158  28 00 01 00 */	cmplwi r0, 0x100
/* 801EF35C 001EC15C  90 04 00 24 */	stw r0, 0x24(r4)
/* 801EF360 001EC160  40 80 00 0C */	bge lbl_801EF36C
/* 801EF364 001EC164  38 00 01 00 */	li r0, 0x100
/* 801EF368 001EC168  90 04 00 24 */	stw r0, 0x24(r4)
lbl_801EF36C:
/* 801EF36C 001EC16C  80 7E 00 04 */	lwz r3, 4(r30)
/* 801EF370 001EC170  38 03 00 01 */	addi r0, r3, 1
/* 801EF374 001EC174  90 1E 00 04 */	stw r0, 4(r30)
lbl_801EF378:
/* 801EF378 001EC178  3C 60 80 38 */	lis r3, lbl_gTRKEventQueue@ha
/* 801EF37C 001EC17C  38 63 F2 C8 */	addi r3, r3, lbl_gTRKEventQueue@l
/* 801EF380 001EC180  48 00 46 81 */	bl TRKReleaseMutex
/* 801EF384 001EC184  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801EF388 001EC188  7F E3 FB 78 */	mr r3, r31
/* 801EF38C 001EC18C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801EF390 001EC190  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801EF394 001EC194  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801EF398 001EC198  7C 08 03 A6 */	mtlr r0
/* 801EF39C 001EC19C  38 21 00 20 */	addi r1, r1, 0x20
/* 801EF3A0 001EC1A0  4E 80 00 20 */	blr 

.global TRKGetNextEvent
TRKGetNextEvent:
/* 801EF3A4 001EC1A4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EF3A8 001EC1A8  7C 08 02 A6 */	mflr r0
/* 801EF3AC 001EC1AC  3C 80 80 38 */	lis r4, lbl_gTRKEventQueue@ha
/* 801EF3B0 001EC1B0  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EF3B4 001EC1B4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801EF3B8 001EC1B8  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801EF3BC 001EC1BC  3B C0 00 00 */	li r30, 0
/* 801EF3C0 001EC1C0  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801EF3C4 001EC1C4  7C 7D 1B 78 */	mr r29, r3
/* 801EF3C8 001EC1C8  38 64 F2 C8 */	addi r3, r4, lbl_gTRKEventQueue@l
/* 801EF3CC 001EC1CC  48 00 46 3D */	bl TRKAcquireMutex
/* 801EF3D0 001EC1D0  3C 60 80 38 */	lis r3, lbl_gTRKEventQueue@ha
/* 801EF3D4 001EC1D4  3B E3 F2 C8 */	addi r31, r3, lbl_gTRKEventQueue@l
/* 801EF3D8 001EC1D8  80 1F 00 04 */	lwz r0, 4(r31)
/* 801EF3DC 001EC1DC  2C 00 00 00 */	cmpwi r0, 0
/* 801EF3E0 001EC1E0  40 81 00 4C */	ble lbl_801EF42C
/* 801EF3E4 001EC1E4  80 1F 00 08 */	lwz r0, 8(r31)
/* 801EF3E8 001EC1E8  7F A3 EB 78 */	mr r3, r29
/* 801EF3EC 001EC1EC  38 A0 00 0C */	li r5, 0xc
/* 801EF3F0 001EC1F0  1C 00 00 0C */	mulli r0, r0, 0xc
/* 801EF3F4 001EC1F4  7C 9F 02 14 */	add r4, r31, r0
/* 801EF3F8 001EC1F8  38 84 00 0C */	addi r4, r4, 0xc
/* 801EF3FC 001EC1FC  4B E1 41 C5 */	bl TRK_memcpy
/* 801EF400 001EC200  80 7F 00 08 */	lwz r3, 8(r31)
/* 801EF404 001EC204  80 9F 00 04 */	lwz r4, 4(r31)
/* 801EF408 001EC208  38 03 00 01 */	addi r0, r3, 1
/* 801EF40C 001EC20C  38 64 FF FF */	addi r3, r4, -1
/* 801EF410 001EC210  90 1F 00 08 */	stw r0, 8(r31)
/* 801EF414 001EC214  2C 00 00 02 */	cmpwi r0, 2
/* 801EF418 001EC218  90 7F 00 04 */	stw r3, 4(r31)
/* 801EF41C 001EC21C  40 82 00 0C */	bne lbl_801EF428
/* 801EF420 001EC220  38 00 00 00 */	li r0, 0
/* 801EF424 001EC224  90 1F 00 08 */	stw r0, 8(r31)
lbl_801EF428:
/* 801EF428 001EC228  3B C0 00 01 */	li r30, 1
lbl_801EF42C:
/* 801EF42C 001EC22C  3C 60 80 38 */	lis r3, lbl_gTRKEventQueue@ha
/* 801EF430 001EC230  38 63 F2 C8 */	addi r3, r3, lbl_gTRKEventQueue@l
/* 801EF434 001EC234  48 00 45 CD */	bl TRKReleaseMutex
/* 801EF438 001EC238  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801EF43C 001EC23C  7F C3 F3 78 */	mr r3, r30
/* 801EF440 001EC240  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801EF444 001EC244  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801EF448 001EC248  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801EF44C 001EC24C  7C 08 03 A6 */	mtlr r0
/* 801EF450 001EC250  38 21 00 20 */	addi r1, r1, 0x20
/* 801EF454 001EC254  4E 80 00 20 */	blr 

.global TRKInitializeEventQueue
TRKInitializeEventQueue:
/* 801EF458 001EC258  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801EF45C 001EC25C  7C 08 02 A6 */	mflr r0
/* 801EF460 001EC260  3C 60 80 38 */	lis r3, lbl_gTRKEventQueue@ha
/* 801EF464 001EC264  90 01 00 14 */	stw r0, 0x14(r1)
/* 801EF468 001EC268  38 63 F2 C8 */	addi r3, r3, lbl_gTRKEventQueue@l
/* 801EF46C 001EC26C  48 00 45 A5 */	bl TRKInitializeMutex
/* 801EF470 001EC270  3C 60 80 38 */	lis r3, lbl_gTRKEventQueue@ha
/* 801EF474 001EC274  38 63 F2 C8 */	addi r3, r3, lbl_gTRKEventQueue@l
/* 801EF478 001EC278  48 00 45 91 */	bl TRKAcquireMutex
/* 801EF47C 001EC27C  3C 60 80 38 */	lis r3, lbl_gTRKEventQueue@ha
/* 801EF480 001EC280  38 80 00 00 */	li r4, 0
/* 801EF484 001EC284  38 63 F2 C8 */	addi r3, r3, lbl_gTRKEventQueue@l
/* 801EF488 001EC288  38 00 01 00 */	li r0, 0x100
/* 801EF48C 001EC28C  90 83 00 04 */	stw r4, 4(r3)
/* 801EF490 001EC290  90 83 00 08 */	stw r4, 8(r3)
/* 801EF494 001EC294  90 03 00 24 */	stw r0, 0x24(r3)
/* 801EF498 001EC298  48 00 45 69 */	bl TRKReleaseMutex
/* 801EF49C 001EC29C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801EF4A0 001EC2A0  38 60 00 00 */	li r3, 0
/* 801EF4A4 001EC2A4  7C 08 03 A6 */	mtlr r0
/* 801EF4A8 001EC2A8  38 21 00 10 */	addi r1, r1, 0x10
/* 801EF4AC 001EC2AC  4E 80 00 20 */	blr 

.global TRKNubWelcome
TRKNubWelcome:
/* 801EF4B0 001EC2B0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801EF4B4 001EC2B4  7C 08 02 A6 */	mflr r0
/* 801EF4B8 001EC2B8  3C 60 80 28 */	lis r3, lbl__62_2@ha
/* 801EF4BC 001EC2BC  90 01 00 14 */	stw r0, 0x14(r1)
/* 801EF4C0 001EC2C0  38 63 A2 D8 */	addi r3, r3, lbl__62_2@l
/* 801EF4C4 001EC2C4  48 00 68 B5 */	bl TRK_board_display
/* 801EF4C8 001EC2C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801EF4CC 001EC2CC  7C 08 03 A6 */	mtlr r0
/* 801EF4D0 001EC2D0  38 21 00 10 */	addi r1, r1, 0x10
/* 801EF4D4 001EC2D4  4E 80 00 20 */	blr 

.global TRKTerminateNub
TRKTerminateNub:
/* 801EF4D8 001EC2D8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801EF4DC 001EC2DC  7C 08 02 A6 */	mflr r0
/* 801EF4E0 001EC2E0  90 01 00 14 */	stw r0, 0x14(r1)
/* 801EF4E4 001EC2E4  48 00 0F 09 */	bl TRKTerminateSerialHandler
/* 801EF4E8 001EC2E8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801EF4EC 001EC2EC  38 60 00 00 */	li r3, 0
/* 801EF4F0 001EC2F0  7C 08 03 A6 */	mtlr r0
/* 801EF4F4 001EC2F4  38 21 00 10 */	addi r1, r1, 0x10
/* 801EF4F8 001EC2F8  4E 80 00 20 */	blr 

.global TRKInitializeNub
TRKInitializeNub:
/* 801EF4FC 001EC2FC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EF500 001EC300  7C 08 02 A6 */	mflr r0
/* 801EF504 001EC304  38 A0 00 12 */	li r5, 0x12
/* 801EF508 001EC308  38 80 00 34 */	li r4, 0x34
/* 801EF50C 001EC30C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EF510 001EC310  38 60 00 56 */	li r3, 0x56
/* 801EF514 001EC314  38 00 00 78 */	li r0, 0x78
/* 801EF518 001EC318  38 C0 00 01 */	li r6, 1
/* 801EF51C 001EC31C  98 A1 00 08 */	stb r5, 8(r1)
/* 801EF520 001EC320  3C A0 80 38 */	lis r5, lbl_gTRKBigEndian@ha
/* 801EF524 001EC324  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801EF528 001EC328  3B E0 00 00 */	li r31, 0
/* 801EF52C 001EC32C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801EF530 001EC330  98 81 00 09 */	stb r4, 9(r1)
/* 801EF534 001EC334  98 61 00 0A */	stb r3, 0xa(r1)
/* 801EF538 001EC338  98 01 00 0B */	stb r0, 0xb(r1)
/* 801EF53C 001EC33C  80 61 00 08 */	lwz r3, 8(r1)
/* 801EF540 001EC340  94 C5 F2 F0 */	stwu r6, lbl_gTRKBigEndian@l(r5)
/* 801EF544 001EC344  3C 03 ED CC */	addis r0, r3, 0xedcc
/* 801EF548 001EC348  28 00 56 78 */	cmplwi r0, 0x5678
/* 801EF54C 001EC34C  40 82 00 0C */	bne lbl_801EF558
/* 801EF550 001EC350  90 C5 00 00 */	stw r6, 0(r5)
/* 801EF554 001EC354  48 00 00 1C */	b lbl_801EF570
lbl_801EF558:
/* 801EF558 001EC358  3C 03 87 AA */	addis r0, r3, 0x87aa
/* 801EF55C 001EC35C  28 00 34 12 */	cmplwi r0, 0x3412
/* 801EF560 001EC360  40 82 00 0C */	bne lbl_801EF56C
/* 801EF564 001EC364  93 E5 00 00 */	stw r31, 0(r5)
/* 801EF568 001EC368  48 00 00 08 */	b lbl_801EF570
lbl_801EF56C:
/* 801EF56C 001EC36C  7C DF 33 78 */	mr r31, r6
lbl_801EF570:
/* 801EF570 001EC370  2C 1F 00 00 */	cmpwi r31, 0
/* 801EF574 001EC374  40 82 00 08 */	bne lbl_801EF57C
/* 801EF578 001EC378  48 00 12 41 */	bl usr_put_initialize
lbl_801EF57C:
/* 801EF57C 001EC37C  2C 1F 00 00 */	cmpwi r31, 0
/* 801EF580 001EC380  40 82 00 0C */	bne lbl_801EF58C
/* 801EF584 001EC384  4B FF FE D5 */	bl TRKInitializeEventQueue
/* 801EF588 001EC388  7C 7F 1B 78 */	mr r31, r3
lbl_801EF58C:
/* 801EF58C 001EC38C  2C 1F 00 00 */	cmpwi r31, 0
/* 801EF590 001EC390  40 82 00 0C */	bne lbl_801EF59C
/* 801EF594 001EC394  48 00 0D E5 */	bl TRKInitializeMessageBuffers
/* 801EF598 001EC398  7C 7F 1B 78 */	mr r31, r3
lbl_801EF59C:
/* 801EF59C 001EC39C  2C 1F 00 00 */	cmpwi r31, 0
/* 801EF5A0 001EC3A0  40 82 00 0C */	bne lbl_801EF5AC
/* 801EF5A4 001EC3A4  48 00 13 25 */	bl TRKInitializeDispatcher
/* 801EF5A8 001EC3A8  7C 7F 1B 78 */	mr r31, r3
lbl_801EF5AC:
/* 801EF5AC 001EC3AC  48 00 67 75 */	bl InitializeProgramEndTrap
/* 801EF5B0 001EC3B0  2C 1F 00 00 */	cmpwi r31, 0
/* 801EF5B4 001EC3B4  40 82 00 44 */	bne lbl_801EF5F8
/* 801EF5B8 001EC3B8  3C 60 80 38 */	lis r3, lbl_gTRKInputPendingPtr@ha
/* 801EF5BC 001EC3BC  3C A0 00 01 */	lis r5, 0x0000E100@ha
/* 801EF5C0 001EC3C0  38 C3 0C A8 */	addi r6, r3, lbl_gTRKInputPendingPtr@l
/* 801EF5C4 001EC3C4  38 80 00 01 */	li r4, 1
/* 801EF5C8 001EC3C8  38 65 E1 00 */	addi r3, r5, 0x0000E100@l
/* 801EF5CC 001EC3CC  38 A0 00 00 */	li r5, 0
/* 801EF5D0 001EC3D0  48 00 6A 61 */	bl TRKInitializeIntDrivenUART
/* 801EF5D4 001EC3D4  3C 80 80 38 */	lis r4, lbl_gTRKInputPendingPtr@ha
/* 801EF5D8 001EC3D8  7C 60 1B 78 */	mr r0, r3
/* 801EF5DC 001EC3DC  38 64 0C A8 */	addi r3, r4, lbl_gTRKInputPendingPtr@l
/* 801EF5E0 001EC3E0  80 63 00 00 */	lwz r3, 0(r3)
/* 801EF5E4 001EC3E4  7C 1E 03 78 */	mr r30, r0
/* 801EF5E8 001EC3E8  48 00 49 8D */	bl TRKTargetSetInputPendingPtr
/* 801EF5EC 001EC3EC  2C 1E 00 00 */	cmpwi r30, 0
/* 801EF5F0 001EC3F0  41 82 00 08 */	beq lbl_801EF5F8
/* 801EF5F4 001EC3F4  7F DF F3 78 */	mr r31, r30
lbl_801EF5F8:
/* 801EF5F8 001EC3F8  2C 1F 00 00 */	cmpwi r31, 0
/* 801EF5FC 001EC3FC  40 82 00 0C */	bne lbl_801EF608
/* 801EF600 001EC400  48 00 0D F5 */	bl TRKInitializeSerialHandler
/* 801EF604 001EC404  7C 7F 1B 78 */	mr r31, r3
lbl_801EF608:
/* 801EF608 001EC408  2C 1F 00 00 */	cmpwi r31, 0
/* 801EF60C 001EC40C  40 82 00 0C */	bne lbl_801EF618
/* 801EF610 001EC410  48 00 62 05 */	bl TRKInitializeTarget
/* 801EF614 001EC414  7C 7F 1B 78 */	mr r31, r3
lbl_801EF618:
/* 801EF618 001EC418  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801EF61C 001EC41C  7F E3 FB 78 */	mr r3, r31
/* 801EF620 001EC420  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801EF624 001EC424  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801EF628 001EC428  7C 08 03 A6 */	mtlr r0
/* 801EF62C 001EC42C  38 21 00 20 */	addi r1, r1, 0x20
/* 801EF630 001EC430  4E 80 00 20 */	blr 

.global TRKMessageSend
TRKMessageSend:
/* 801EF634 001EC434  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EF638 001EC438  7C 08 02 A6 */	mflr r0
/* 801EF63C 001EC43C  38 A0 00 00 */	li r5, 0
/* 801EF640 001EC440  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EF644 001EC444  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801EF648 001EC448  7C 7F 1B 78 */	mr r31, r3
/* 801EF64C 001EC44C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801EF650 001EC450  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801EF654 001EC454  93 81 00 10 */	stw r28, 0x10(r1)
/* 801EF658 001EC458  81 03 00 08 */	lwz r8, 8(r3)
/* 801EF65C 001EC45C  38 60 00 00 */	li r3, 0
/* 801EF660 001EC460  28 08 00 00 */	cmplwi r8, 0
/* 801EF664 001EC464  40 81 00 BC */	ble lbl_801EF720
/* 801EF668 001EC468  28 08 00 08 */	cmplwi r8, 8
/* 801EF66C 001EC46C  38 88 FF F8 */	addi r4, r8, -8
/* 801EF670 001EC470  40 81 00 88 */	ble lbl_801EF6F8
/* 801EF674 001EC474  38 04 00 07 */	addi r0, r4, 7
/* 801EF678 001EC478  54 00 E8 FE */	srwi r0, r0, 3
/* 801EF67C 001EC47C  7C 09 03 A6 */	mtctr r0
/* 801EF680 001EC480  28 04 00 00 */	cmplwi r4, 0
/* 801EF684 001EC484  40 81 00 74 */	ble lbl_801EF6F8
lbl_801EF688:
/* 801EF688 001EC488  39 23 00 10 */	addi r9, r3, 0x10
/* 801EF68C 001EC48C  38 63 00 08 */	addi r3, r3, 8
/* 801EF690 001EC490  7D 3F 4A 14 */	add r9, r31, r9
/* 801EF694 001EC494  88 09 00 00 */	lbz r0, 0(r9)
/* 801EF698 001EC498  88 89 00 01 */	lbz r4, 1(r9)
/* 801EF69C 001EC49C  7C A5 02 14 */	add r5, r5, r0
/* 801EF6A0 001EC4A0  88 09 00 02 */	lbz r0, 2(r9)
/* 801EF6A4 001EC4A4  54 A5 06 3E */	clrlwi r5, r5, 0x18
/* 801EF6A8 001EC4A8  88 E9 00 03 */	lbz r7, 3(r9)
/* 801EF6AC 001EC4AC  7C 85 22 14 */	add r4, r5, r4
/* 801EF6B0 001EC4B0  88 C9 00 04 */	lbz r6, 4(r9)
/* 801EF6B4 001EC4B4  54 84 06 3E */	clrlwi r4, r4, 0x18
/* 801EF6B8 001EC4B8  88 A9 00 05 */	lbz r5, 5(r9)
/* 801EF6BC 001EC4BC  7C 04 02 14 */	add r0, r4, r0
/* 801EF6C0 001EC4C0  88 89 00 06 */	lbz r4, 6(r9)
/* 801EF6C4 001EC4C4  54 0A 06 3E */	clrlwi r10, r0, 0x18
/* 801EF6C8 001EC4C8  88 09 00 07 */	lbz r0, 7(r9)
/* 801EF6CC 001EC4CC  7C EA 3A 14 */	add r7, r10, r7
/* 801EF6D0 001EC4D0  54 E7 06 3E */	clrlwi r7, r7, 0x18
/* 801EF6D4 001EC4D4  7C C7 32 14 */	add r6, r7, r6
/* 801EF6D8 001EC4D8  54 C6 06 3E */	clrlwi r6, r6, 0x18
/* 801EF6DC 001EC4DC  7C A6 2A 14 */	add r5, r6, r5
/* 801EF6E0 001EC4E0  54 A5 06 3E */	clrlwi r5, r5, 0x18
/* 801EF6E4 001EC4E4  7C 85 22 14 */	add r4, r5, r4
/* 801EF6E8 001EC4E8  54 84 06 3E */	clrlwi r4, r4, 0x18
/* 801EF6EC 001EC4EC  7C 04 02 14 */	add r0, r4, r0
/* 801EF6F0 001EC4F0  54 05 06 3E */	clrlwi r5, r0, 0x18
/* 801EF6F4 001EC4F4  42 00 FF 94 */	bdnz lbl_801EF688
lbl_801EF6F8:
/* 801EF6F8 001EC4F8  7C 03 40 50 */	subf r0, r3, r8
/* 801EF6FC 001EC4FC  7C 09 03 A6 */	mtctr r0
/* 801EF700 001EC500  7C 03 40 40 */	cmplw r3, r8
/* 801EF704 001EC504  40 80 00 1C */	bge lbl_801EF720
lbl_801EF708:
/* 801EF708 001EC508  38 03 00 10 */	addi r0, r3, 0x10
/* 801EF70C 001EC50C  38 63 00 01 */	addi r3, r3, 1
/* 801EF710 001EC510  7C 1F 00 AE */	lbzx r0, r31, r0
/* 801EF714 001EC514  7C 05 02 14 */	add r0, r5, r0
/* 801EF718 001EC518  54 05 06 3E */	clrlwi r5, r0, 0x18
/* 801EF71C 001EC51C  42 00 FF EC */	bdnz lbl_801EF708
lbl_801EF720:
/* 801EF720 001EC520  68 A0 00 FF */	xori r0, r5, 0xff
/* 801EF724 001EC524  38 60 00 7E */	li r3, 0x7e
/* 801EF728 001EC528  54 1E 06 3E */	clrlwi r30, r0, 0x18
/* 801EF72C 001EC52C  48 00 67 CD */	bl WriteUART1
/* 801EF730 001EC530  2C 03 00 00 */	cmpwi r3, 0
/* 801EF734 001EC534  40 82 00 5C */	bne lbl_801EF790
/* 801EF738 001EC538  3B A0 00 00 */	li r29, 0
/* 801EF73C 001EC53C  48 00 00 48 */	b lbl_801EF784
lbl_801EF740:
/* 801EF740 001EC540  38 1D 00 10 */	addi r0, r29, 0x10
/* 801EF744 001EC544  7F 9F 00 AE */	lbzx r28, r31, r0
/* 801EF748 001EC548  28 1C 00 7E */	cmplwi r28, 0x7e
/* 801EF74C 001EC54C  41 82 00 0C */	beq lbl_801EF758
/* 801EF750 001EC550  28 1C 00 7D */	cmplwi r28, 0x7d
/* 801EF754 001EC554  40 82 00 1C */	bne lbl_801EF770
lbl_801EF758:
/* 801EF758 001EC558  38 60 00 7D */	li r3, 0x7d
/* 801EF75C 001EC55C  48 00 67 9D */	bl WriteUART1
/* 801EF760 001EC560  2C 03 00 00 */	cmpwi r3, 0
/* 801EF764 001EC564  6B 80 00 20 */	xori r0, r28, 0x20
/* 801EF768 001EC568  54 1C 06 3E */	clrlwi r28, r0, 0x18
/* 801EF76C 001EC56C  40 82 00 24 */	bne lbl_801EF790
lbl_801EF770:
/* 801EF770 001EC570  7F 83 07 74 */	extsb r3, r28
/* 801EF774 001EC574  48 00 67 85 */	bl WriteUART1
/* 801EF778 001EC578  2C 03 00 00 */	cmpwi r3, 0
/* 801EF77C 001EC57C  40 82 00 14 */	bne lbl_801EF790
/* 801EF780 001EC580  3B BD 00 01 */	addi r29, r29, 1
lbl_801EF784:
/* 801EF784 001EC584  80 1F 00 08 */	lwz r0, 8(r31)
/* 801EF788 001EC588  7C 1D 00 40 */	cmplw r29, r0
/* 801EF78C 001EC58C  41 80 FF B4 */	blt lbl_801EF740
lbl_801EF790:
/* 801EF790 001EC590  2C 03 00 00 */	cmpwi r3, 0
/* 801EF794 001EC594  40 82 00 40 */	bne lbl_801EF7D4
/* 801EF798 001EC598  57 C0 06 3E */	clrlwi r0, r30, 0x18
/* 801EF79C 001EC59C  7F DC F3 78 */	mr r28, r30
/* 801EF7A0 001EC5A0  28 00 00 7E */	cmplwi r0, 0x7e
/* 801EF7A4 001EC5A4  41 82 00 0C */	beq lbl_801EF7B0
/* 801EF7A8 001EC5A8  28 00 00 7D */	cmplwi r0, 0x7d
/* 801EF7AC 001EC5AC  40 82 00 1C */	bne lbl_801EF7C8
lbl_801EF7B0:
/* 801EF7B0 001EC5B0  38 60 00 7D */	li r3, 0x7d
/* 801EF7B4 001EC5B4  48 00 67 45 */	bl WriteUART1
/* 801EF7B8 001EC5B8  2C 03 00 00 */	cmpwi r3, 0
/* 801EF7BC 001EC5BC  6B 80 00 20 */	xori r0, r28, 0x20
/* 801EF7C0 001EC5C0  54 1C 06 3E */	clrlwi r28, r0, 0x18
/* 801EF7C4 001EC5C4  40 82 00 10 */	bne lbl_801EF7D4
lbl_801EF7C8:
/* 801EF7C8 001EC5C8  7F 83 07 74 */	extsb r3, r28
/* 801EF7CC 001EC5CC  48 00 67 2D */	bl WriteUART1
/* 801EF7D0 001EC5D0  2C 03 00 00 */	cmpwi r3, 0
lbl_801EF7D4:
/* 801EF7D4 001EC5D4  2C 03 00 00 */	cmpwi r3, 0
/* 801EF7D8 001EC5D8  40 82 00 0C */	bne lbl_801EF7E4
/* 801EF7DC 001EC5DC  38 60 00 7E */	li r3, 0x7e
/* 801EF7E0 001EC5E0  48 00 67 19 */	bl WriteUART1
lbl_801EF7E4:
/* 801EF7E4 001EC5E4  2C 03 00 00 */	cmpwi r3, 0
/* 801EF7E8 001EC5E8  40 82 00 08 */	bne lbl_801EF7F0
/* 801EF7EC 001EC5EC  48 00 67 35 */	bl WriteUARTFlush
lbl_801EF7F0:
/* 801EF7F0 001EC5F0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801EF7F4 001EC5F4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801EF7F8 001EC5F8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801EF7FC 001EC5FC  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801EF800 001EC600  83 81 00 10 */	lwz r28, 0x10(r1)
/* 801EF804 001EC604  7C 08 03 A6 */	mtlr r0
/* 801EF808 001EC608  38 21 00 20 */	addi r1, r1, 0x20
/* 801EF80C 001EC60C  4E 80 00 20 */	blr 

.global TRKReadBuffer_ui32
TRKReadBuffer_ui32:
/* 801EF810 001EC610  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801EF814 001EC614  7C 08 02 A6 */	mflr r0
/* 801EF818 001EC618  3C C0 80 38 */	lis r6, lbl_gTRKBigEndian@ha
/* 801EF81C 001EC61C  90 01 00 34 */	stw r0, 0x34(r1)
/* 801EF820 001EC620  BF 01 00 10 */	stmw r24, 0x10(r1)
/* 801EF824 001EC624  7C 7C 1B 78 */	mr r28, r3
/* 801EF828 001EC628  7C BD 2B 78 */	mr r29, r5
/* 801EF82C 001EC62C  7C 9F 23 78 */	mr r31, r4
/* 801EF830 001EC630  3B 66 F2 F0 */	addi r27, r6, lbl_gTRKBigEndian@l
/* 801EF834 001EC634  3B C0 00 00 */	li r30, 0
/* 801EF838 001EC638  38 60 00 00 */	li r3, 0
/* 801EF83C 001EC63C  48 00 00 A0 */	b lbl_801EF8DC
lbl_801EF840:
/* 801EF840 001EC640  80 1B 00 00 */	lwz r0, 0(r27)
/* 801EF844 001EC644  2C 00 00 00 */	cmpwi r0, 0
/* 801EF848 001EC648  41 82 00 0C */	beq lbl_801EF854
/* 801EF84C 001EC64C  7F F9 FB 78 */	mr r25, r31
/* 801EF850 001EC650  48 00 00 08 */	b lbl_801EF858
lbl_801EF854:
/* 801EF854 001EC654  3B 21 00 08 */	addi r25, r1, 8
lbl_801EF858:
/* 801EF858 001EC658  80 7C 00 0C */	lwz r3, 0xc(r28)
/* 801EF85C 001EC65C  3B 00 00 04 */	li r24, 4
/* 801EF860 001EC660  80 1C 00 08 */	lwz r0, 8(r28)
/* 801EF864 001EC664  3B 40 00 00 */	li r26, 0
/* 801EF868 001EC668  7C 03 00 50 */	subf r0, r3, r0
/* 801EF86C 001EC66C  7C 18 00 40 */	cmplw r24, r0
/* 801EF870 001EC670  40 81 00 0C */	ble lbl_801EF87C
/* 801EF874 001EC674  3B 40 03 02 */	li r26, 0x302
/* 801EF878 001EC678  7C 18 03 78 */	mr r24, r0
lbl_801EF87C:
/* 801EF87C 001EC67C  38 83 00 10 */	addi r4, r3, 0x10
/* 801EF880 001EC680  7F 23 CB 78 */	mr r3, r25
/* 801EF884 001EC684  7F 05 C3 78 */	mr r5, r24
/* 801EF888 001EC688  7C 9C 22 14 */	add r4, r28, r4
/* 801EF88C 001EC68C  4B E1 3D 35 */	bl TRK_memcpy
/* 801EF890 001EC690  80 1C 00 0C */	lwz r0, 0xc(r28)
/* 801EF894 001EC694  7C 00 C2 14 */	add r0, r0, r24
/* 801EF898 001EC698  90 1C 00 0C */	stw r0, 0xc(r28)
/* 801EF89C 001EC69C  80 1B 00 00 */	lwz r0, 0(r27)
/* 801EF8A0 001EC6A0  2C 00 00 00 */	cmpwi r0, 0
/* 801EF8A4 001EC6A4  40 82 00 2C */	bne lbl_801EF8D0
/* 801EF8A8 001EC6A8  2C 1A 00 00 */	cmpwi r26, 0
/* 801EF8AC 001EC6AC  40 82 00 24 */	bne lbl_801EF8D0
/* 801EF8B0 001EC6B0  88 19 00 03 */	lbz r0, 3(r25)
/* 801EF8B4 001EC6B4  98 1F 00 00 */	stb r0, 0(r31)
/* 801EF8B8 001EC6B8  88 19 00 02 */	lbz r0, 2(r25)
/* 801EF8BC 001EC6BC  98 1F 00 01 */	stb r0, 1(r31)
/* 801EF8C0 001EC6C0  88 19 00 01 */	lbz r0, 1(r25)
/* 801EF8C4 001EC6C4  98 1F 00 02 */	stb r0, 2(r31)
/* 801EF8C8 001EC6C8  88 19 00 00 */	lbz r0, 0(r25)
/* 801EF8CC 001EC6CC  98 1F 00 03 */	stb r0, 3(r31)
lbl_801EF8D0:
/* 801EF8D0 001EC6D0  7F 43 D3 78 */	mr r3, r26
/* 801EF8D4 001EC6D4  3B FF 00 04 */	addi r31, r31, 4
/* 801EF8D8 001EC6D8  3B DE 00 01 */	addi r30, r30, 1
lbl_801EF8DC:
/* 801EF8DC 001EC6DC  2C 03 00 00 */	cmpwi r3, 0
/* 801EF8E0 001EC6E0  40 82 00 0C */	bne lbl_801EF8EC
/* 801EF8E4 001EC6E4  7C 1E E8 00 */	cmpw r30, r29
/* 801EF8E8 001EC6E8  41 80 FF 58 */	blt lbl_801EF840
lbl_801EF8EC:
/* 801EF8EC 001EC6EC  BB 01 00 10 */	lmw r24, 0x10(r1)
/* 801EF8F0 001EC6F0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801EF8F4 001EC6F4  7C 08 03 A6 */	mtlr r0
/* 801EF8F8 001EC6F8  38 21 00 30 */	addi r1, r1, 0x30
/* 801EF8FC 001EC6FC  4E 80 00 20 */	blr 

.global TRKReadBuffer_ui8
TRKReadBuffer_ui8:
/* 801EF900 001EC700  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EF904 001EC704  7C 08 02 A6 */	mflr r0
/* 801EF908 001EC708  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EF90C 001EC70C  BF 41 00 08 */	stmw r26, 8(r1)
/* 801EF910 001EC710  7C 7A 1B 78 */	mr r26, r3
/* 801EF914 001EC714  7C 9B 23 78 */	mr r27, r4
/* 801EF918 001EC718  7C BC 2B 78 */	mr r28, r5
/* 801EF91C 001EC71C  3B A0 00 00 */	li r29, 0
/* 801EF920 001EC720  38 60 00 00 */	li r3, 0
/* 801EF924 001EC724  48 00 00 50 */	b lbl_801EF974
lbl_801EF928:
/* 801EF928 001EC728  80 7A 00 0C */	lwz r3, 0xc(r26)
/* 801EF92C 001EC72C  3B C0 00 01 */	li r30, 1
/* 801EF930 001EC730  80 1A 00 08 */	lwz r0, 8(r26)
/* 801EF934 001EC734  3B E0 00 00 */	li r31, 0
/* 801EF938 001EC738  7C 03 00 50 */	subf r0, r3, r0
/* 801EF93C 001EC73C  7C 1E 00 40 */	cmplw r30, r0
/* 801EF940 001EC740  40 81 00 0C */	ble lbl_801EF94C
/* 801EF944 001EC744  3B E0 03 02 */	li r31, 0x302
/* 801EF948 001EC748  7C 1E 03 78 */	mr r30, r0
lbl_801EF94C:
/* 801EF94C 001EC74C  38 83 00 10 */	addi r4, r3, 0x10
/* 801EF950 001EC750  7F C5 F3 78 */	mr r5, r30
/* 801EF954 001EC754  7C 7B EA 14 */	add r3, r27, r29
/* 801EF958 001EC758  7C 9A 22 14 */	add r4, r26, r4
/* 801EF95C 001EC75C  4B E1 3C 65 */	bl TRK_memcpy
/* 801EF960 001EC760  80 1A 00 0C */	lwz r0, 0xc(r26)
/* 801EF964 001EC764  7F E3 FB 78 */	mr r3, r31
/* 801EF968 001EC768  3B BD 00 01 */	addi r29, r29, 1
/* 801EF96C 001EC76C  7C 00 F2 14 */	add r0, r0, r30
/* 801EF970 001EC770  90 1A 00 0C */	stw r0, 0xc(r26)
lbl_801EF974:
/* 801EF974 001EC774  2C 03 00 00 */	cmpwi r3, 0
/* 801EF978 001EC778  40 82 00 0C */	bne lbl_801EF984
/* 801EF97C 001EC77C  7C 1D E0 00 */	cmpw r29, r28
/* 801EF980 001EC780  41 80 FF A8 */	blt lbl_801EF928
lbl_801EF984:
/* 801EF984 001EC784  BB 41 00 08 */	lmw r26, 8(r1)
/* 801EF988 001EC788  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801EF98C 001EC78C  7C 08 03 A6 */	mtlr r0
/* 801EF990 001EC790  38 21 00 20 */	addi r1, r1, 0x20
/* 801EF994 001EC794  4E 80 00 20 */	blr 

.global TRKReadBuffer1_ui64
TRKReadBuffer1_ui64:
/* 801EF998 001EC798  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801EF99C 001EC79C  7C 08 02 A6 */	mflr r0
/* 801EF9A0 001EC7A0  3C A0 80 38 */	lis r5, lbl_gTRKBigEndian@ha
/* 801EF9A4 001EC7A4  90 01 00 34 */	stw r0, 0x34(r1)
/* 801EF9A8 001EC7A8  BF 61 00 1C */	stmw r27, 0x1c(r1)
/* 801EF9AC 001EC7AC  7C 7B 1B 78 */	mr r27, r3
/* 801EF9B0 001EC7B0  7C 9E 23 78 */	mr r30, r4
/* 801EF9B4 001EC7B4  80 05 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r5)
/* 801EF9B8 001EC7B8  2C 00 00 00 */	cmpwi r0, 0
/* 801EF9BC 001EC7BC  41 82 00 0C */	beq lbl_801EF9C8
/* 801EF9C0 001EC7C0  7F DF F3 78 */	mr r31, r30
/* 801EF9C4 001EC7C4  48 00 00 08 */	b lbl_801EF9CC
lbl_801EF9C8:
/* 801EF9C8 001EC7C8  3B E1 00 08 */	addi r31, r1, 8
lbl_801EF9CC:
/* 801EF9CC 001EC7CC  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 801EF9D0 001EC7D0  3B 80 00 08 */	li r28, 8
/* 801EF9D4 001EC7D4  80 1B 00 08 */	lwz r0, 8(r27)
/* 801EF9D8 001EC7D8  3B A0 00 00 */	li r29, 0
/* 801EF9DC 001EC7DC  7C 03 00 50 */	subf r0, r3, r0
/* 801EF9E0 001EC7E0  7C 1C 00 40 */	cmplw r28, r0
/* 801EF9E4 001EC7E4  40 81 00 0C */	ble lbl_801EF9F0
/* 801EF9E8 001EC7E8  3B A0 03 02 */	li r29, 0x302
/* 801EF9EC 001EC7EC  7C 1C 03 78 */	mr r28, r0
lbl_801EF9F0:
/* 801EF9F0 001EC7F0  38 83 00 10 */	addi r4, r3, 0x10
/* 801EF9F4 001EC7F4  7F E3 FB 78 */	mr r3, r31
/* 801EF9F8 001EC7F8  7F 85 E3 78 */	mr r5, r28
/* 801EF9FC 001EC7FC  7C 9B 22 14 */	add r4, r27, r4
/* 801EFA00 001EC800  4B E1 3B C1 */	bl TRK_memcpy
/* 801EFA04 001EC804  80 1B 00 0C */	lwz r0, 0xc(r27)
/* 801EFA08 001EC808  3C 60 80 38 */	lis r3, lbl_gTRKBigEndian@ha
/* 801EFA0C 001EC80C  7C 00 E2 14 */	add r0, r0, r28
/* 801EFA10 001EC810  90 1B 00 0C */	stw r0, 0xc(r27)
/* 801EFA14 001EC814  80 03 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r3)
/* 801EFA18 001EC818  2C 00 00 00 */	cmpwi r0, 0
/* 801EFA1C 001EC81C  40 82 00 4C */	bne lbl_801EFA68
/* 801EFA20 001EC820  2C 1D 00 00 */	cmpwi r29, 0
/* 801EFA24 001EC824  40 82 00 44 */	bne lbl_801EFA68
/* 801EFA28 001EC828  88 1F 00 07 */	lbz r0, 7(r31)
/* 801EFA2C 001EC82C  98 1E 00 00 */	stb r0, 0(r30)
/* 801EFA30 001EC830  88 1F 00 06 */	lbz r0, 6(r31)
/* 801EFA34 001EC834  98 1E 00 01 */	stb r0, 1(r30)
/* 801EFA38 001EC838  88 1F 00 05 */	lbz r0, 5(r31)
/* 801EFA3C 001EC83C  98 1E 00 02 */	stb r0, 2(r30)
/* 801EFA40 001EC840  88 1F 00 04 */	lbz r0, 4(r31)
/* 801EFA44 001EC844  98 1E 00 03 */	stb r0, 3(r30)
/* 801EFA48 001EC848  88 1F 00 03 */	lbz r0, 3(r31)
/* 801EFA4C 001EC84C  98 1E 00 04 */	stb r0, 4(r30)
/* 801EFA50 001EC850  88 1F 00 02 */	lbz r0, 2(r31)
/* 801EFA54 001EC854  98 1E 00 05 */	stb r0, 5(r30)
/* 801EFA58 001EC858  88 1F 00 01 */	lbz r0, 1(r31)
/* 801EFA5C 001EC85C  98 1E 00 06 */	stb r0, 6(r30)
/* 801EFA60 001EC860  88 1F 00 00 */	lbz r0, 0(r31)
/* 801EFA64 001EC864  98 1E 00 07 */	stb r0, 7(r30)
lbl_801EFA68:
/* 801EFA68 001EC868  7F A3 EB 78 */	mr r3, r29
/* 801EFA6C 001EC86C  BB 61 00 1C */	lmw r27, 0x1c(r1)
/* 801EFA70 001EC870  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801EFA74 001EC874  7C 08 03 A6 */	mtlr r0
/* 801EFA78 001EC878  38 21 00 30 */	addi r1, r1, 0x30
/* 801EFA7C 001EC87C  4E 80 00 20 */	blr 

.global TRKReadBuffer1_ui32
TRKReadBuffer1_ui32:
/* 801EFA80 001EC880  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801EFA84 001EC884  7C 08 02 A6 */	mflr r0
/* 801EFA88 001EC888  3C A0 80 38 */	lis r5, lbl_gTRKBigEndian@ha
/* 801EFA8C 001EC88C  90 01 00 34 */	stw r0, 0x34(r1)
/* 801EFA90 001EC890  BF 61 00 1C */	stmw r27, 0x1c(r1)
/* 801EFA94 001EC894  7C 7B 1B 78 */	mr r27, r3
/* 801EFA98 001EC898  7C 9F 23 78 */	mr r31, r4
/* 801EFA9C 001EC89C  80 05 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r5)
/* 801EFAA0 001EC8A0  2C 00 00 00 */	cmpwi r0, 0
/* 801EFAA4 001EC8A4  41 82 00 0C */	beq lbl_801EFAB0
/* 801EFAA8 001EC8A8  7F FC FB 78 */	mr r28, r31
/* 801EFAAC 001EC8AC  48 00 00 08 */	b lbl_801EFAB4
lbl_801EFAB0:
/* 801EFAB0 001EC8B0  3B 81 00 08 */	addi r28, r1, 8
lbl_801EFAB4:
/* 801EFAB4 001EC8B4  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 801EFAB8 001EC8B8  3B A0 00 04 */	li r29, 4
/* 801EFABC 001EC8BC  80 1B 00 08 */	lwz r0, 8(r27)
/* 801EFAC0 001EC8C0  3B C0 00 00 */	li r30, 0
/* 801EFAC4 001EC8C4  7C 03 00 50 */	subf r0, r3, r0
/* 801EFAC8 001EC8C8  7C 1D 00 40 */	cmplw r29, r0
/* 801EFACC 001EC8CC  40 81 00 0C */	ble lbl_801EFAD8
/* 801EFAD0 001EC8D0  3B C0 03 02 */	li r30, 0x302
/* 801EFAD4 001EC8D4  7C 1D 03 78 */	mr r29, r0
lbl_801EFAD8:
/* 801EFAD8 001EC8D8  38 83 00 10 */	addi r4, r3, 0x10
/* 801EFADC 001EC8DC  7F 83 E3 78 */	mr r3, r28
/* 801EFAE0 001EC8E0  7F A5 EB 78 */	mr r5, r29
/* 801EFAE4 001EC8E4  7C 9B 22 14 */	add r4, r27, r4
/* 801EFAE8 001EC8E8  4B E1 3A D9 */	bl TRK_memcpy
/* 801EFAEC 001EC8EC  80 1B 00 0C */	lwz r0, 0xc(r27)
/* 801EFAF0 001EC8F0  3C 60 80 38 */	lis r3, lbl_gTRKBigEndian@ha
/* 801EFAF4 001EC8F4  7C 00 EA 14 */	add r0, r0, r29
/* 801EFAF8 001EC8F8  90 1B 00 0C */	stw r0, 0xc(r27)
/* 801EFAFC 001EC8FC  80 03 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r3)
/* 801EFB00 001EC900  2C 00 00 00 */	cmpwi r0, 0
/* 801EFB04 001EC904  40 82 00 2C */	bne lbl_801EFB30
/* 801EFB08 001EC908  2C 1E 00 00 */	cmpwi r30, 0
/* 801EFB0C 001EC90C  40 82 00 24 */	bne lbl_801EFB30
/* 801EFB10 001EC910  88 1C 00 03 */	lbz r0, 3(r28)
/* 801EFB14 001EC914  98 1F 00 00 */	stb r0, 0(r31)
/* 801EFB18 001EC918  88 1C 00 02 */	lbz r0, 2(r28)
/* 801EFB1C 001EC91C  98 1F 00 01 */	stb r0, 1(r31)
/* 801EFB20 001EC920  88 1C 00 01 */	lbz r0, 1(r28)
/* 801EFB24 001EC924  98 1F 00 02 */	stb r0, 2(r31)
/* 801EFB28 001EC928  88 1C 00 00 */	lbz r0, 0(r28)
/* 801EFB2C 001EC92C  98 1F 00 03 */	stb r0, 3(r31)
lbl_801EFB30:
/* 801EFB30 001EC930  7F C3 F3 78 */	mr r3, r30
/* 801EFB34 001EC934  BB 61 00 1C */	lmw r27, 0x1c(r1)
/* 801EFB38 001EC938  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801EFB3C 001EC93C  7C 08 03 A6 */	mtlr r0
/* 801EFB40 001EC940  38 21 00 30 */	addi r1, r1, 0x30
/* 801EFB44 001EC944  4E 80 00 20 */	blr 

.global TRKReadBuffer1_ui16
TRKReadBuffer1_ui16:
/* 801EFB48 001EC948  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801EFB4C 001EC94C  7C 08 02 A6 */	mflr r0
/* 801EFB50 001EC950  3C A0 80 38 */	lis r5, lbl_gTRKBigEndian@ha
/* 801EFB54 001EC954  90 01 00 34 */	stw r0, 0x34(r1)
/* 801EFB58 001EC958  BF 61 00 1C */	stmw r27, 0x1c(r1)
/* 801EFB5C 001EC95C  7C 7B 1B 78 */	mr r27, r3
/* 801EFB60 001EC960  7C 9C 23 78 */	mr r28, r4
/* 801EFB64 001EC964  80 05 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r5)
/* 801EFB68 001EC968  2C 00 00 00 */	cmpwi r0, 0
/* 801EFB6C 001EC96C  41 82 00 0C */	beq lbl_801EFB78
/* 801EFB70 001EC970  7F 9D E3 78 */	mr r29, r28
/* 801EFB74 001EC974  48 00 00 08 */	b lbl_801EFB7C
lbl_801EFB78:
/* 801EFB78 001EC978  3B A1 00 08 */	addi r29, r1, 8
lbl_801EFB7C:
/* 801EFB7C 001EC97C  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 801EFB80 001EC980  3B C0 00 02 */	li r30, 2
/* 801EFB84 001EC984  80 1B 00 08 */	lwz r0, 8(r27)
/* 801EFB88 001EC988  3B E0 00 00 */	li r31, 0
/* 801EFB8C 001EC98C  7C 03 00 50 */	subf r0, r3, r0
/* 801EFB90 001EC990  7C 1E 00 40 */	cmplw r30, r0
/* 801EFB94 001EC994  40 81 00 0C */	ble lbl_801EFBA0
/* 801EFB98 001EC998  3B E0 03 02 */	li r31, 0x302
/* 801EFB9C 001EC99C  7C 1E 03 78 */	mr r30, r0
lbl_801EFBA0:
/* 801EFBA0 001EC9A0  38 83 00 10 */	addi r4, r3, 0x10
/* 801EFBA4 001EC9A4  7F A3 EB 78 */	mr r3, r29
/* 801EFBA8 001EC9A8  7F C5 F3 78 */	mr r5, r30
/* 801EFBAC 001EC9AC  7C 9B 22 14 */	add r4, r27, r4
/* 801EFBB0 001EC9B0  4B E1 3A 11 */	bl TRK_memcpy
/* 801EFBB4 001EC9B4  80 1B 00 0C */	lwz r0, 0xc(r27)
/* 801EFBB8 001EC9B8  3C 60 80 38 */	lis r3, lbl_gTRKBigEndian@ha
/* 801EFBBC 001EC9BC  7C 00 F2 14 */	add r0, r0, r30
/* 801EFBC0 001EC9C0  90 1B 00 0C */	stw r0, 0xc(r27)
/* 801EFBC4 001EC9C4  80 03 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r3)
/* 801EFBC8 001EC9C8  2C 00 00 00 */	cmpwi r0, 0
/* 801EFBCC 001EC9CC  40 82 00 1C */	bne lbl_801EFBE8
/* 801EFBD0 001EC9D0  2C 1F 00 00 */	cmpwi r31, 0
/* 801EFBD4 001EC9D4  40 82 00 14 */	bne lbl_801EFBE8
/* 801EFBD8 001EC9D8  88 1D 00 01 */	lbz r0, 1(r29)
/* 801EFBDC 001EC9DC  98 1C 00 00 */	stb r0, 0(r28)
/* 801EFBE0 001EC9E0  88 1D 00 00 */	lbz r0, 0(r29)
/* 801EFBE4 001EC9E4  98 1C 00 01 */	stb r0, 1(r28)
lbl_801EFBE8:
/* 801EFBE8 001EC9E8  7F E3 FB 78 */	mr r3, r31
/* 801EFBEC 001EC9EC  BB 61 00 1C */	lmw r27, 0x1c(r1)
/* 801EFBF0 001EC9F0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801EFBF4 001EC9F4  7C 08 03 A6 */	mtlr r0
/* 801EFBF8 001EC9F8  38 21 00 30 */	addi r1, r1, 0x30
/* 801EFBFC 001EC9FC  4E 80 00 20 */	blr 

.global TRKReadBuffer1_ui8
TRKReadBuffer1_ui8:
/* 801EFC00 001ECA00  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EFC04 001ECA04  7C 08 02 A6 */	mflr r0
/* 801EFC08 001ECA08  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EFC0C 001ECA0C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801EFC10 001ECA10  3B E0 00 00 */	li r31, 0
/* 801EFC14 001ECA14  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801EFC18 001ECA18  3B C0 00 01 */	li r30, 1
/* 801EFC1C 001ECA1C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801EFC20 001ECA20  7C 7D 1B 78 */	mr r29, r3
/* 801EFC24 001ECA24  80 A3 00 0C */	lwz r5, 0xc(r3)
/* 801EFC28 001ECA28  7C 83 23 78 */	mr r3, r4
/* 801EFC2C 001ECA2C  80 1D 00 08 */	lwz r0, 8(r29)
/* 801EFC30 001ECA30  7C 05 00 50 */	subf r0, r5, r0
/* 801EFC34 001ECA34  7C 1E 00 40 */	cmplw r30, r0
/* 801EFC38 001ECA38  40 81 00 0C */	ble lbl_801EFC44
/* 801EFC3C 001ECA3C  3B E0 03 02 */	li r31, 0x302
/* 801EFC40 001ECA40  7C 1E 03 78 */	mr r30, r0
lbl_801EFC44:
/* 801EFC44 001ECA44  38 85 00 10 */	addi r4, r5, 0x10
/* 801EFC48 001ECA48  7F C5 F3 78 */	mr r5, r30
/* 801EFC4C 001ECA4C  7C 9D 22 14 */	add r4, r29, r4
/* 801EFC50 001ECA50  4B E1 39 71 */	bl TRK_memcpy
/* 801EFC54 001ECA54  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 801EFC58 001ECA58  7F E3 FB 78 */	mr r3, r31
/* 801EFC5C 001ECA5C  7C 00 F2 14 */	add r0, r0, r30
/* 801EFC60 001ECA60  90 1D 00 0C */	stw r0, 0xc(r29)
/* 801EFC64 001ECA64  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801EFC68 001ECA68  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801EFC6C 001ECA6C  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801EFC70 001ECA70  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801EFC74 001ECA74  7C 08 03 A6 */	mtlr r0
/* 801EFC78 001ECA78  38 21 00 20 */	addi r1, r1, 0x20
/* 801EFC7C 001ECA7C  4E 80 00 20 */	blr 

.global TRKAppendBuffer_ui32
TRKAppendBuffer_ui32:
/* 801EFC80 001ECA80  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801EFC84 001ECA84  7C 08 02 A6 */	mflr r0
/* 801EFC88 001ECA88  3C C0 80 38 */	lis r6, lbl_gTRKBigEndian@ha
/* 801EFC8C 001ECA8C  90 01 00 34 */	stw r0, 0x34(r1)
/* 801EFC90 001ECA90  BF 21 00 14 */	stmw r25, 0x14(r1)
/* 801EFC94 001ECA94  7C 7B 1B 78 */	mr r27, r3
/* 801EFC98 001ECA98  7C BC 2B 78 */	mr r28, r5
/* 801EFC9C 001ECA9C  7C 9E 23 78 */	mr r30, r4
/* 801EFCA0 001ECAA0  3B E6 F2 F0 */	addi r31, r6, lbl_gTRKBigEndian@l
/* 801EFCA4 001ECAA4  3B A0 00 00 */	li r29, 0
/* 801EFCA8 001ECAA8  38 60 00 00 */	li r3, 0
/* 801EFCAC 001ECAAC  48 00 00 AC */	b lbl_801EFD58
lbl_801EFCB0:
/* 801EFCB0 001ECAB0  80 1F 00 00 */	lwz r0, 0(r31)
/* 801EFCB4 001ECAB4  80 7E 00 00 */	lwz r3, 0(r30)
/* 801EFCB8 001ECAB8  2C 00 00 00 */	cmpwi r0, 0
/* 801EFCBC 001ECABC  90 61 00 08 */	stw r3, 8(r1)
/* 801EFCC0 001ECAC0  41 82 00 0C */	beq lbl_801EFCCC
/* 801EFCC4 001ECAC4  38 81 00 08 */	addi r4, r1, 8
/* 801EFCC8 001ECAC8  48 00 00 28 */	b lbl_801EFCF0
lbl_801EFCCC:
/* 801EFCCC 001ECACC  88 C1 00 0B */	lbz r6, 0xb(r1)
/* 801EFCD0 001ECAD0  38 81 00 0C */	addi r4, r1, 0xc
/* 801EFCD4 001ECAD4  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 801EFCD8 001ECAD8  88 61 00 09 */	lbz r3, 9(r1)
/* 801EFCDC 001ECADC  88 01 00 08 */	lbz r0, 8(r1)
/* 801EFCE0 001ECAE0  98 C1 00 0C */	stb r6, 0xc(r1)
/* 801EFCE4 001ECAE4  98 A1 00 0D */	stb r5, 0xd(r1)
/* 801EFCE8 001ECAE8  98 61 00 0E */	stb r3, 0xe(r1)
/* 801EFCEC 001ECAEC  98 01 00 0F */	stb r0, 0xf(r1)
lbl_801EFCF0:
/* 801EFCF0 001ECAF0  80 BB 00 0C */	lwz r5, 0xc(r27)
/* 801EFCF4 001ECAF4  3B 20 00 04 */	li r25, 4
/* 801EFCF8 001ECAF8  3B 40 00 00 */	li r26, 0
/* 801EFCFC 001ECAFC  20 05 08 80 */	subfic r0, r5, 0x880
/* 801EFD00 001ECB00  28 00 00 04 */	cmplwi r0, 4
/* 801EFD04 001ECB04  40 80 00 0C */	bge lbl_801EFD10
/* 801EFD08 001ECB08  3B 40 03 01 */	li r26, 0x301
/* 801EFD0C 001ECB0C  7C 19 03 78 */	mr r25, r0
lbl_801EFD10:
/* 801EFD10 001ECB10  28 19 00 01 */	cmplwi r25, 1
/* 801EFD14 001ECB14  40 82 00 14 */	bne lbl_801EFD28
/* 801EFD18 001ECB18  88 64 00 00 */	lbz r3, 0(r4)
/* 801EFD1C 001ECB1C  38 05 00 10 */	addi r0, r5, 0x10
/* 801EFD20 001ECB20  7C 7B 01 AE */	stbx r3, r27, r0
/* 801EFD24 001ECB24  48 00 00 14 */	b lbl_801EFD38
lbl_801EFD28:
/* 801EFD28 001ECB28  38 65 00 10 */	addi r3, r5, 0x10
/* 801EFD2C 001ECB2C  7F 25 CB 78 */	mr r5, r25
/* 801EFD30 001ECB30  7C 7B 1A 14 */	add r3, r27, r3
/* 801EFD34 001ECB34  4B E1 38 8D */	bl TRK_memcpy
lbl_801EFD38:
/* 801EFD38 001ECB38  80 1B 00 0C */	lwz r0, 0xc(r27)
/* 801EFD3C 001ECB3C  7F 43 D3 78 */	mr r3, r26
/* 801EFD40 001ECB40  3B DE 00 04 */	addi r30, r30, 4
/* 801EFD44 001ECB44  3B BD 00 01 */	addi r29, r29, 1
/* 801EFD48 001ECB48  7C 00 CA 14 */	add r0, r0, r25
/* 801EFD4C 001ECB4C  90 1B 00 0C */	stw r0, 0xc(r27)
/* 801EFD50 001ECB50  80 1B 00 0C */	lwz r0, 0xc(r27)
/* 801EFD54 001ECB54  90 1B 00 08 */	stw r0, 8(r27)
lbl_801EFD58:
/* 801EFD58 001ECB58  2C 03 00 00 */	cmpwi r3, 0
/* 801EFD5C 001ECB5C  40 82 00 0C */	bne lbl_801EFD68
/* 801EFD60 001ECB60  7C 1D E0 00 */	cmpw r29, r28
/* 801EFD64 001ECB64  41 80 FF 4C */	blt lbl_801EFCB0
lbl_801EFD68:
/* 801EFD68 001ECB68  BB 21 00 14 */	lmw r25, 0x14(r1)
/* 801EFD6C 001ECB6C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801EFD70 001ECB70  7C 08 03 A6 */	mtlr r0
/* 801EFD74 001ECB74  38 21 00 30 */	addi r1, r1, 0x30
/* 801EFD78 001ECB78  4E 80 00 20 */	blr 

.global TRKAppendBuffer_ui8
TRKAppendBuffer_ui8:
/* 801EFD7C 001ECB7C  39 20 00 00 */	li r9, 0
/* 801EFD80 001ECB80  38 00 00 00 */	li r0, 0
/* 801EFD84 001ECB84  48 00 00 48 */	b lbl_801EFDCC
lbl_801EFD88:
/* 801EFD88 001ECB88  80 E3 00 0C */	lwz r7, 0xc(r3)
/* 801EFD8C 001ECB8C  89 04 00 00 */	lbz r8, 0(r4)
/* 801EFD90 001ECB90  28 07 08 80 */	cmplwi r7, 0x880
/* 801EFD94 001ECB94  41 80 00 0C */	blt lbl_801EFDA0
/* 801EFD98 001ECB98  38 E0 03 01 */	li r7, 0x301
/* 801EFD9C 001ECB9C  48 00 00 24 */	b lbl_801EFDC0
lbl_801EFDA0:
/* 801EFDA0 001ECBA0  38 C7 00 01 */	addi r6, r7, 1
/* 801EFDA4 001ECBA4  38 07 00 10 */	addi r0, r7, 0x10
/* 801EFDA8 001ECBA8  90 C3 00 0C */	stw r6, 0xc(r3)
/* 801EFDAC 001ECBAC  38 E0 00 00 */	li r7, 0
/* 801EFDB0 001ECBB0  7D 03 01 AE */	stbx r8, r3, r0
/* 801EFDB4 001ECBB4  80 C3 00 08 */	lwz r6, 8(r3)
/* 801EFDB8 001ECBB8  38 06 00 01 */	addi r0, r6, 1
/* 801EFDBC 001ECBBC  90 03 00 08 */	stw r0, 8(r3)
lbl_801EFDC0:
/* 801EFDC0 001ECBC0  7C E0 3B 78 */	mr r0, r7
/* 801EFDC4 001ECBC4  39 29 00 01 */	addi r9, r9, 1
/* 801EFDC8 001ECBC8  38 84 00 01 */	addi r4, r4, 1
lbl_801EFDCC:
/* 801EFDCC 001ECBCC  2C 00 00 00 */	cmpwi r0, 0
/* 801EFDD0 001ECBD0  40 82 00 0C */	bne lbl_801EFDDC
/* 801EFDD4 001ECBD4  7C 09 28 00 */	cmpw r9, r5
/* 801EFDD8 001ECBD8  41 80 FF B0 */	blt lbl_801EFD88
lbl_801EFDDC:
/* 801EFDDC 001ECBDC  7C 03 03 78 */	mr r3, r0
/* 801EFDE0 001ECBE0  4E 80 00 20 */	blr 

.global TRKAppendBuffer1_ui64
TRKAppendBuffer1_ui64:
/* 801EFDE4 001ECBE4  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801EFDE8 001ECBE8  7C 08 02 A6 */	mflr r0
/* 801EFDEC 001ECBEC  3C 80 80 38 */	lis r4, lbl_gTRKBigEndian@ha
/* 801EFDF0 001ECBF0  90 01 00 34 */	stw r0, 0x34(r1)
/* 801EFDF4 001ECBF4  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801EFDF8 001ECBF8  7C 7F 1B 78 */	mr r31, r3
/* 801EFDFC 001ECBFC  93 C1 00 28 */	stw r30, 0x28(r1)
/* 801EFE00 001ECC00  93 A1 00 24 */	stw r29, 0x24(r1)
/* 801EFE04 001ECC04  80 04 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r4)
/* 801EFE08 001ECC08  90 A1 00 08 */	stw r5, 8(r1)
/* 801EFE0C 001ECC0C  2C 00 00 00 */	cmpwi r0, 0
/* 801EFE10 001ECC10  90 C1 00 0C */	stw r6, 0xc(r1)
/* 801EFE14 001ECC14  41 82 00 0C */	beq lbl_801EFE20
/* 801EFE18 001ECC18  38 81 00 08 */	addi r4, r1, 8
/* 801EFE1C 001ECC1C  48 00 00 48 */	b lbl_801EFE64
lbl_801EFE20:
/* 801EFE20 001ECC20  89 41 00 0F */	lbz r10, 0xf(r1)
/* 801EFE24 001ECC24  38 81 00 10 */	addi r4, r1, 0x10
/* 801EFE28 001ECC28  89 21 00 0E */	lbz r9, 0xe(r1)
/* 801EFE2C 001ECC2C  89 01 00 0D */	lbz r8, 0xd(r1)
/* 801EFE30 001ECC30  88 E1 00 0C */	lbz r7, 0xc(r1)
/* 801EFE34 001ECC34  88 C1 00 0B */	lbz r6, 0xb(r1)
/* 801EFE38 001ECC38  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 801EFE3C 001ECC3C  88 61 00 09 */	lbz r3, 9(r1)
/* 801EFE40 001ECC40  88 01 00 08 */	lbz r0, 8(r1)
/* 801EFE44 001ECC44  99 41 00 10 */	stb r10, 0x10(r1)
/* 801EFE48 001ECC48  99 21 00 11 */	stb r9, 0x11(r1)
/* 801EFE4C 001ECC4C  99 01 00 12 */	stb r8, 0x12(r1)
/* 801EFE50 001ECC50  98 E1 00 13 */	stb r7, 0x13(r1)
/* 801EFE54 001ECC54  98 C1 00 14 */	stb r6, 0x14(r1)
/* 801EFE58 001ECC58  98 A1 00 15 */	stb r5, 0x15(r1)
/* 801EFE5C 001ECC5C  98 61 00 16 */	stb r3, 0x16(r1)
/* 801EFE60 001ECC60  98 01 00 17 */	stb r0, 0x17(r1)
lbl_801EFE64:
/* 801EFE64 001ECC64  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801EFE68 001ECC68  3B A0 00 08 */	li r29, 8
/* 801EFE6C 001ECC6C  3B C0 00 00 */	li r30, 0
/* 801EFE70 001ECC70  20 03 08 80 */	subfic r0, r3, 0x880
/* 801EFE74 001ECC74  28 00 00 08 */	cmplwi r0, 8
/* 801EFE78 001ECC78  40 80 00 0C */	bge lbl_801EFE84
/* 801EFE7C 001ECC7C  3B C0 03 01 */	li r30, 0x301
/* 801EFE80 001ECC80  7C 1D 03 78 */	mr r29, r0
lbl_801EFE84:
/* 801EFE84 001ECC84  28 1D 00 01 */	cmplwi r29, 1
/* 801EFE88 001ECC88  40 82 00 14 */	bne lbl_801EFE9C
/* 801EFE8C 001ECC8C  88 04 00 00 */	lbz r0, 0(r4)
/* 801EFE90 001ECC90  7C 7F 1A 14 */	add r3, r31, r3
/* 801EFE94 001ECC94  98 03 00 10 */	stb r0, 0x10(r3)
/* 801EFE98 001ECC98  48 00 00 14 */	b lbl_801EFEAC
lbl_801EFE9C:
/* 801EFE9C 001ECC9C  38 63 00 10 */	addi r3, r3, 0x10
/* 801EFEA0 001ECCA0  7F A5 EB 78 */	mr r5, r29
/* 801EFEA4 001ECCA4  7C 7F 1A 14 */	add r3, r31, r3
/* 801EFEA8 001ECCA8  4B E1 37 19 */	bl TRK_memcpy
lbl_801EFEAC:
/* 801EFEAC 001ECCAC  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 801EFEB0 001ECCB0  7F C3 F3 78 */	mr r3, r30
/* 801EFEB4 001ECCB4  7C 00 EA 14 */	add r0, r0, r29
/* 801EFEB8 001ECCB8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801EFEBC 001ECCBC  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 801EFEC0 001ECCC0  90 1F 00 08 */	stw r0, 8(r31)
/* 801EFEC4 001ECCC4  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801EFEC8 001ECCC8  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 801EFECC 001ECCCC  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 801EFED0 001ECCD0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801EFED4 001ECCD4  7C 08 03 A6 */	mtlr r0
/* 801EFED8 001ECCD8  38 21 00 30 */	addi r1, r1, 0x30
/* 801EFEDC 001ECCDC  4E 80 00 20 */	blr 

.global TRKAppendBuffer1_ui32
TRKAppendBuffer1_ui32:
/* 801EFEE0 001ECCE0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EFEE4 001ECCE4  7C 08 02 A6 */	mflr r0
/* 801EFEE8 001ECCE8  3C A0 80 38 */	lis r5, lbl_gTRKBigEndian@ha
/* 801EFEEC 001ECCEC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EFEF0 001ECCF0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801EFEF4 001ECCF4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801EFEF8 001ECCF8  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801EFEFC 001ECCFC  7C 7D 1B 78 */	mr r29, r3
/* 801EFF00 001ECD00  80 05 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r5)
/* 801EFF04 001ECD04  90 81 00 08 */	stw r4, 8(r1)
/* 801EFF08 001ECD08  2C 00 00 00 */	cmpwi r0, 0
/* 801EFF0C 001ECD0C  41 82 00 0C */	beq lbl_801EFF18
/* 801EFF10 001ECD10  38 81 00 08 */	addi r4, r1, 8
/* 801EFF14 001ECD14  48 00 00 28 */	b lbl_801EFF3C
lbl_801EFF18:
/* 801EFF18 001ECD18  88 C1 00 0B */	lbz r6, 0xb(r1)
/* 801EFF1C 001ECD1C  38 81 00 0C */	addi r4, r1, 0xc
/* 801EFF20 001ECD20  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 801EFF24 001ECD24  88 61 00 09 */	lbz r3, 9(r1)
/* 801EFF28 001ECD28  88 01 00 08 */	lbz r0, 8(r1)
/* 801EFF2C 001ECD2C  98 C1 00 0C */	stb r6, 0xc(r1)
/* 801EFF30 001ECD30  98 A1 00 0D */	stb r5, 0xd(r1)
/* 801EFF34 001ECD34  98 61 00 0E */	stb r3, 0xe(r1)
/* 801EFF38 001ECD38  98 01 00 0F */	stb r0, 0xf(r1)
lbl_801EFF3C:
/* 801EFF3C 001ECD3C  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 801EFF40 001ECD40  3B C0 00 04 */	li r30, 4
/* 801EFF44 001ECD44  3B E0 00 00 */	li r31, 0
/* 801EFF48 001ECD48  20 03 08 80 */	subfic r0, r3, 0x880
/* 801EFF4C 001ECD4C  28 00 00 04 */	cmplwi r0, 4
/* 801EFF50 001ECD50  40 80 00 0C */	bge lbl_801EFF5C
/* 801EFF54 001ECD54  3B E0 03 01 */	li r31, 0x301
/* 801EFF58 001ECD58  7C 1E 03 78 */	mr r30, r0
lbl_801EFF5C:
/* 801EFF5C 001ECD5C  28 1E 00 01 */	cmplwi r30, 1
/* 801EFF60 001ECD60  40 82 00 14 */	bne lbl_801EFF74
/* 801EFF64 001ECD64  88 04 00 00 */	lbz r0, 0(r4)
/* 801EFF68 001ECD68  7C 7D 1A 14 */	add r3, r29, r3
/* 801EFF6C 001ECD6C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801EFF70 001ECD70  48 00 00 14 */	b lbl_801EFF84
lbl_801EFF74:
/* 801EFF74 001ECD74  38 63 00 10 */	addi r3, r3, 0x10
/* 801EFF78 001ECD78  7F C5 F3 78 */	mr r5, r30
/* 801EFF7C 001ECD7C  7C 7D 1A 14 */	add r3, r29, r3
/* 801EFF80 001ECD80  4B E1 36 41 */	bl TRK_memcpy
lbl_801EFF84:
/* 801EFF84 001ECD84  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 801EFF88 001ECD88  7F E3 FB 78 */	mr r3, r31
/* 801EFF8C 001ECD8C  7C 00 F2 14 */	add r0, r0, r30
/* 801EFF90 001ECD90  90 1D 00 0C */	stw r0, 0xc(r29)
/* 801EFF94 001ECD94  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 801EFF98 001ECD98  90 1D 00 08 */	stw r0, 8(r29)
/* 801EFF9C 001ECD9C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801EFFA0 001ECDA0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801EFFA4 001ECDA4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801EFFA8 001ECDA8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801EFFAC 001ECDAC  7C 08 03 A6 */	mtlr r0
/* 801EFFB0 001ECDB0  38 21 00 20 */	addi r1, r1, 0x20
/* 801EFFB4 001ECDB4  4E 80 00 20 */	blr 

.global TRKAppendBuffer1_ui16
TRKAppendBuffer1_ui16:
/* 801EFFB8 001ECDB8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801EFFBC 001ECDBC  7C 08 02 A6 */	mflr r0
/* 801EFFC0 001ECDC0  3C A0 80 38 */	lis r5, lbl_gTRKBigEndian@ha
/* 801EFFC4 001ECDC4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801EFFC8 001ECDC8  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801EFFCC 001ECDCC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801EFFD0 001ECDD0  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801EFFD4 001ECDD4  7C 7D 1B 78 */	mr r29, r3
/* 801EFFD8 001ECDD8  80 05 F2 F0 */	lwz r0, lbl_gTRKBigEndian@l(r5)
/* 801EFFDC 001ECDDC  B0 81 00 08 */	sth r4, 8(r1)
/* 801EFFE0 001ECDE0  2C 00 00 00 */	cmpwi r0, 0
/* 801EFFE4 001ECDE4  41 82 00 0C */	beq lbl_801EFFF0
/* 801EFFE8 001ECDE8  38 81 00 08 */	addi r4, r1, 8
/* 801EFFEC 001ECDEC  48 00 00 18 */	b lbl_801F0004
lbl_801EFFF0:
/* 801EFFF0 001ECDF0  88 61 00 09 */	lbz r3, 9(r1)
/* 801EFFF4 001ECDF4  38 81 00 0C */	addi r4, r1, 0xc
/* 801EFFF8 001ECDF8  88 01 00 08 */	lbz r0, 8(r1)
/* 801EFFFC 001ECDFC  98 61 00 0C */	stb r3, 0xc(r1)
/* 801F0000 001ECE00  98 01 00 0D */	stb r0, 0xd(r1)
lbl_801F0004:
/* 801F0004 001ECE04  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 801F0008 001ECE08  3B C0 00 02 */	li r30, 2
/* 801F000C 001ECE0C  3B E0 00 00 */	li r31, 0
/* 801F0010 001ECE10  20 03 08 80 */	subfic r0, r3, 0x880
/* 801F0014 001ECE14  28 00 00 02 */	cmplwi r0, 2
/* 801F0018 001ECE18  40 80 00 0C */	bge lbl_801F0024
/* 801F001C 001ECE1C  3B E0 03 01 */	li r31, 0x301
/* 801F0020 001ECE20  7C 1E 03 78 */	mr r30, r0
lbl_801F0024:
/* 801F0024 001ECE24  28 1E 00 01 */	cmplwi r30, 1
/* 801F0028 001ECE28  40 82 00 14 */	bne lbl_801F003C
/* 801F002C 001ECE2C  88 04 00 00 */	lbz r0, 0(r4)
/* 801F0030 001ECE30  7C 7D 1A 14 */	add r3, r29, r3
/* 801F0034 001ECE34  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0038 001ECE38  48 00 00 14 */	b lbl_801F004C
lbl_801F003C:
/* 801F003C 001ECE3C  38 63 00 10 */	addi r3, r3, 0x10
/* 801F0040 001ECE40  7F C5 F3 78 */	mr r5, r30
/* 801F0044 001ECE44  7C 7D 1A 14 */	add r3, r29, r3
/* 801F0048 001ECE48  4B E1 35 79 */	bl TRK_memcpy
lbl_801F004C:
/* 801F004C 001ECE4C  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 801F0050 001ECE50  7F E3 FB 78 */	mr r3, r31
/* 801F0054 001ECE54  7C 00 F2 14 */	add r0, r0, r30
/* 801F0058 001ECE58  90 1D 00 0C */	stw r0, 0xc(r29)
/* 801F005C 001ECE5C  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 801F0060 001ECE60  90 1D 00 08 */	stw r0, 8(r29)
/* 801F0064 001ECE64  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F0068 001ECE68  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F006C 001ECE6C  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F0070 001ECE70  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F0074 001ECE74  7C 08 03 A6 */	mtlr r0
/* 801F0078 001ECE78  38 21 00 20 */	addi r1, r1, 0x20
/* 801F007C 001ECE7C  4E 80 00 20 */	blr 

.global TRKReadBuffer
TRKReadBuffer:
/* 801F0080 001ECE80  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F0084 001ECE84  7C 08 02 A6 */	mflr r0
/* 801F0088 001ECE88  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F008C 001ECE8C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F0090 001ECE90  3B E0 00 00 */	li r31, 0
/* 801F0094 001ECE94  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F0098 001ECE98  7C BE 2B 79 */	or. r30, r5, r5
/* 801F009C 001ECE9C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F00A0 001ECEA0  7C 7D 1B 78 */	mr r29, r3
/* 801F00A4 001ECEA4  7C 83 23 78 */	mr r3, r4
/* 801F00A8 001ECEA8  40 82 00 0C */	bne lbl_801F00B4
/* 801F00AC 001ECEAC  38 60 00 00 */	li r3, 0
/* 801F00B0 001ECEB0  48 00 00 40 */	b lbl_801F00F0
lbl_801F00B4:
/* 801F00B4 001ECEB4  80 9D 00 0C */	lwz r4, 0xc(r29)
/* 801F00B8 001ECEB8  80 1D 00 08 */	lwz r0, 8(r29)
/* 801F00BC 001ECEBC  7C 04 00 50 */	subf r0, r4, r0
/* 801F00C0 001ECEC0  7C 1E 00 40 */	cmplw r30, r0
/* 801F00C4 001ECEC4  40 81 00 0C */	ble lbl_801F00D0
/* 801F00C8 001ECEC8  3B E0 03 02 */	li r31, 0x302
/* 801F00CC 001ECECC  7C 1E 03 78 */	mr r30, r0
lbl_801F00D0:
/* 801F00D0 001ECED0  38 84 00 10 */	addi r4, r4, 0x10
/* 801F00D4 001ECED4  7F C5 F3 78 */	mr r5, r30
/* 801F00D8 001ECED8  7C 9D 22 14 */	add r4, r29, r4
/* 801F00DC 001ECEDC  4B E1 34 E5 */	bl TRK_memcpy
/* 801F00E0 001ECEE0  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 801F00E4 001ECEE4  7F E3 FB 78 */	mr r3, r31
/* 801F00E8 001ECEE8  7C 00 F2 14 */	add r0, r0, r30
/* 801F00EC 001ECEEC  90 1D 00 0C */	stw r0, 0xc(r29)
lbl_801F00F0:
/* 801F00F0 001ECEF0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F00F4 001ECEF4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F00F8 001ECEF8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F00FC 001ECEFC  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F0100 001ECF00  7C 08 03 A6 */	mtlr r0
/* 801F0104 001ECF04  38 21 00 20 */	addi r1, r1, 0x20
/* 801F0108 001ECF08  4E 80 00 20 */	blr 

.global TRKAppendBuffer
TRKAppendBuffer:
/* 801F010C 001ECF0C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F0110 001ECF10  7C 08 02 A6 */	mflr r0
/* 801F0114 001ECF14  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F0118 001ECF18  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F011C 001ECF1C  3B E0 00 00 */	li r31, 0
/* 801F0120 001ECF20  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F0124 001ECF24  7C BE 2B 79 */	or. r30, r5, r5
/* 801F0128 001ECF28  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F012C 001ECF2C  7C 7D 1B 78 */	mr r29, r3
/* 801F0130 001ECF30  40 82 00 0C */	bne lbl_801F013C
/* 801F0134 001ECF34  38 60 00 00 */	li r3, 0
/* 801F0138 001ECF38  48 00 00 5C */	b lbl_801F0194
lbl_801F013C:
/* 801F013C 001ECF3C  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 801F0140 001ECF40  20 03 08 80 */	subfic r0, r3, 0x880
/* 801F0144 001ECF44  7C 00 F0 40 */	cmplw r0, r30
/* 801F0148 001ECF48  40 80 00 0C */	bge lbl_801F0154
/* 801F014C 001ECF4C  3B E0 03 01 */	li r31, 0x301
/* 801F0150 001ECF50  7C 1E 03 78 */	mr r30, r0
lbl_801F0154:
/* 801F0154 001ECF54  28 1E 00 01 */	cmplwi r30, 1
/* 801F0158 001ECF58  40 82 00 14 */	bne lbl_801F016C
/* 801F015C 001ECF5C  88 04 00 00 */	lbz r0, 0(r4)
/* 801F0160 001ECF60  7C 7D 1A 14 */	add r3, r29, r3
/* 801F0164 001ECF64  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0168 001ECF68  48 00 00 14 */	b lbl_801F017C
lbl_801F016C:
/* 801F016C 001ECF6C  38 63 00 10 */	addi r3, r3, 0x10
/* 801F0170 001ECF70  7F C5 F3 78 */	mr r5, r30
/* 801F0174 001ECF74  7C 7D 1A 14 */	add r3, r29, r3
/* 801F0178 001ECF78  4B E1 34 49 */	bl TRK_memcpy
lbl_801F017C:
/* 801F017C 001ECF7C  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 801F0180 001ECF80  7F E3 FB 78 */	mr r3, r31
/* 801F0184 001ECF84  7C 00 F2 14 */	add r0, r0, r30
/* 801F0188 001ECF88  90 1D 00 0C */	stw r0, 0xc(r29)
/* 801F018C 001ECF8C  80 1D 00 0C */	lwz r0, 0xc(r29)
/* 801F0190 001ECF90  90 1D 00 08 */	stw r0, 8(r29)
lbl_801F0194:
/* 801F0194 001ECF94  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F0198 001ECF98  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F019C 001ECF9C  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F01A0 001ECFA0  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F01A4 001ECFA4  7C 08 03 A6 */	mtlr r0
/* 801F01A8 001ECFA8  38 21 00 20 */	addi r1, r1, 0x20
/* 801F01AC 001ECFAC  4E 80 00 20 */	blr 

.global TRKSetBufferPosition
TRKSetBufferPosition:
/* 801F01B0 001ECFB0  28 04 08 80 */	cmplwi r4, 0x880
/* 801F01B4 001ECFB4  38 A0 00 00 */	li r5, 0
/* 801F01B8 001ECFB8  40 81 00 0C */	ble lbl_801F01C4
/* 801F01BC 001ECFBC  38 A0 03 01 */	li r5, 0x301
/* 801F01C0 001ECFC0  48 00 00 18 */	b lbl_801F01D8
lbl_801F01C4:
/* 801F01C4 001ECFC4  90 83 00 0C */	stw r4, 0xc(r3)
/* 801F01C8 001ECFC8  80 03 00 08 */	lwz r0, 8(r3)
/* 801F01CC 001ECFCC  7C 04 00 40 */	cmplw r4, r0
/* 801F01D0 001ECFD0  40 81 00 08 */	ble lbl_801F01D8
/* 801F01D4 001ECFD4  90 83 00 08 */	stw r4, 8(r3)
lbl_801F01D8:
/* 801F01D8 001ECFD8  7C A3 2B 78 */	mr r3, r5
/* 801F01DC 001ECFDC  4E 80 00 20 */	blr 

.global TRKResetBuffer
TRKResetBuffer:
/* 801F01E0 001ECFE0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F01E4 001ECFE4  7C 08 02 A6 */	mflr r0
/* 801F01E8 001ECFE8  38 A0 00 00 */	li r5, 0
/* 801F01EC 001ECFEC  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F01F0 001ECFF0  54 80 06 3F */	clrlwi. r0, r4, 0x18
/* 801F01F4 001ECFF4  90 A3 00 08 */	stw r5, 8(r3)
/* 801F01F8 001ECFF8  90 A3 00 0C */	stw r5, 0xc(r3)
/* 801F01FC 001ECFFC  40 82 00 14 */	bne lbl_801F0210
/* 801F0200 001ED000  38 63 00 10 */	addi r3, r3, 0x10
/* 801F0204 001ED004  38 80 00 00 */	li r4, 0
/* 801F0208 001ED008  38 A0 08 80 */	li r5, 0x880
/* 801F020C 001ED00C  4B E1 33 85 */	bl TRK_memset
lbl_801F0210:
/* 801F0210 001ED010  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F0214 001ED014  7C 08 03 A6 */	mtlr r0
/* 801F0218 001ED018  38 21 00 10 */	addi r1, r1, 0x10
/* 801F021C 001ED01C  4E 80 00 20 */	blr 

.global TRKReleaseBuffer
TRKReleaseBuffer:
/* 801F0220 001ED020  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F0224 001ED024  7C 08 02 A6 */	mflr r0
/* 801F0228 001ED028  2C 03 FF FF */	cmpwi r3, -1
/* 801F022C 001ED02C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F0230 001ED030  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F0234 001ED034  41 82 00 3C */	beq lbl_801F0270
/* 801F0238 001ED038  2C 03 00 00 */	cmpwi r3, 0
/* 801F023C 001ED03C  41 80 00 34 */	blt lbl_801F0270
/* 801F0240 001ED040  2C 03 00 03 */	cmpwi r3, 3
/* 801F0244 001ED044  40 80 00 2C */	bge lbl_801F0270
/* 801F0248 001ED048  1C 83 08 90 */	mulli r4, r3, 0x890
/* 801F024C 001ED04C  3C 60 80 38 */	lis r3, lbl_gTRKMsgBufs@ha
/* 801F0250 001ED050  38 03 F2 F8 */	addi r0, r3, lbl_gTRKMsgBufs@l
/* 801F0254 001ED054  7F E0 22 14 */	add r31, r0, r4
/* 801F0258 001ED058  7F E3 FB 78 */	mr r3, r31
/* 801F025C 001ED05C  48 00 37 AD */	bl TRKAcquireMutex
/* 801F0260 001ED060  38 00 00 00 */	li r0, 0
/* 801F0264 001ED064  7F E3 FB 78 */	mr r3, r31
/* 801F0268 001ED068  90 1F 00 04 */	stw r0, 4(r31)
/* 801F026C 001ED06C  48 00 37 95 */	bl TRKReleaseMutex
lbl_801F0270:
/* 801F0270 001ED070  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F0274 001ED074  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F0278 001ED078  7C 08 03 A6 */	mtlr r0
/* 801F027C 001ED07C  38 21 00 10 */	addi r1, r1, 0x10
/* 801F0280 001ED080  4E 80 00 20 */	blr 

.global TRKGetBuffer
TRKGetBuffer:
/* 801F0284 001ED084  2C 03 00 00 */	cmpwi r3, 0
/* 801F0288 001ED088  38 00 00 00 */	li r0, 0
/* 801F028C 001ED08C  41 80 00 1C */	blt lbl_801F02A8
/* 801F0290 001ED090  2C 03 00 03 */	cmpwi r3, 3
/* 801F0294 001ED094  40 80 00 14 */	bge lbl_801F02A8
/* 801F0298 001ED098  1C 83 08 90 */	mulli r4, r3, 0x890
/* 801F029C 001ED09C  3C 60 80 38 */	lis r3, lbl_gTRKMsgBufs@ha
/* 801F02A0 001ED0A0  38 03 F2 F8 */	addi r0, r3, lbl_gTRKMsgBufs@l
/* 801F02A4 001ED0A4  7C 00 22 14 */	add r0, r0, r4
lbl_801F02A8:
/* 801F02A8 001ED0A8  7C 03 03 78 */	mr r3, r0
/* 801F02AC 001ED0AC  4E 80 00 20 */	blr 

.global TRKGetFreeBuffer
TRKGetFreeBuffer:
/* 801F02B0 001ED0B0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F02B4 001ED0B4  7C 08 02 A6 */	mflr r0
/* 801F02B8 001ED0B8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F02BC 001ED0BC  38 00 00 00 */	li r0, 0
/* 801F02C0 001ED0C0  BF 61 00 0C */	stmw r27, 0xc(r1)
/* 801F02C4 001ED0C4  7C 9C 23 78 */	mr r28, r4
/* 801F02C8 001ED0C8  7C 7B 1B 78 */	mr r27, r3
/* 801F02CC 001ED0CC  3B C0 03 00 */	li r30, 0x300
/* 801F02D0 001ED0D0  3B A0 00 00 */	li r29, 0
/* 801F02D4 001ED0D4  90 04 00 00 */	stw r0, 0(r4)
/* 801F02D8 001ED0D8  48 00 00 6C */	b lbl_801F0344
lbl_801F02DC:
/* 801F02DC 001ED0DC  2C 1D 00 00 */	cmpwi r29, 0
/* 801F02E0 001ED0E0  3B E0 00 00 */	li r31, 0
/* 801F02E4 001ED0E4  41 80 00 1C */	blt lbl_801F0300
/* 801F02E8 001ED0E8  2C 1D 00 03 */	cmpwi r29, 3
/* 801F02EC 001ED0EC  40 80 00 14 */	bge lbl_801F0300
/* 801F02F0 001ED0F0  1C 9D 08 90 */	mulli r4, r29, 0x890
/* 801F02F4 001ED0F4  3C 60 80 38 */	lis r3, lbl_gTRKMsgBufs@ha
/* 801F02F8 001ED0F8  38 03 F2 F8 */	addi r0, r3, lbl_gTRKMsgBufs@l
/* 801F02FC 001ED0FC  7F E0 22 14 */	add r31, r0, r4
lbl_801F0300:
/* 801F0300 001ED100  7F E3 FB 78 */	mr r3, r31
/* 801F0304 001ED104  48 00 37 05 */	bl TRKAcquireMutex
/* 801F0308 001ED108  80 1F 00 04 */	lwz r0, 4(r31)
/* 801F030C 001ED10C  2C 00 00 00 */	cmpwi r0, 0
/* 801F0310 001ED110  40 82 00 28 */	bne lbl_801F0338
/* 801F0314 001ED114  38 60 00 00 */	li r3, 0
/* 801F0318 001ED118  38 00 00 01 */	li r0, 1
/* 801F031C 001ED11C  90 7F 00 08 */	stw r3, 8(r31)
/* 801F0320 001ED120  3B C0 00 00 */	li r30, 0
/* 801F0324 001ED124  90 7F 00 0C */	stw r3, 0xc(r31)
/* 801F0328 001ED128  90 1F 00 04 */	stw r0, 4(r31)
/* 801F032C 001ED12C  93 FC 00 00 */	stw r31, 0(r28)
/* 801F0330 001ED130  93 BB 00 00 */	stw r29, 0(r27)
/* 801F0334 001ED134  3B A0 00 03 */	li r29, 3
lbl_801F0338:
/* 801F0338 001ED138  7F E3 FB 78 */	mr r3, r31
/* 801F033C 001ED13C  48 00 36 C5 */	bl TRKReleaseMutex
/* 801F0340 001ED140  3B BD 00 01 */	addi r29, r29, 1
lbl_801F0344:
/* 801F0344 001ED144  2C 1D 00 03 */	cmpwi r29, 3
/* 801F0348 001ED148  41 80 FF 94 */	blt lbl_801F02DC
/* 801F034C 001ED14C  2C 1E 03 00 */	cmpwi r30, 0x300
/* 801F0350 001ED150  40 82 00 10 */	bne lbl_801F0360
/* 801F0354 001ED154  3C 60 80 28 */	lis r3, lbl__618_5@ha
/* 801F0358 001ED158  38 63 A2 F8 */	addi r3, r3, lbl__618_5@l
/* 801F035C 001ED15C  48 00 04 61 */	bl usr_puts_serial
lbl_801F0360:
/* 801F0360 001ED160  7F C3 F3 78 */	mr r3, r30
/* 801F0364 001ED164  BB 61 00 0C */	lmw r27, 0xc(r1)
/* 801F0368 001ED168  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F036C 001ED16C  7C 08 03 A6 */	mtlr r0
/* 801F0370 001ED170  38 21 00 20 */	addi r1, r1, 0x20
/* 801F0374 001ED174  4E 80 00 20 */	blr 

.global TRKInitializeMessageBuffers
TRKInitializeMessageBuffers:
/* 801F0378 001ED178  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F037C 001ED17C  7C 08 02 A6 */	mflr r0
/* 801F0380 001ED180  3C 60 80 38 */	lis r3, lbl_gTRKMsgBufs@ha
/* 801F0384 001ED184  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F0388 001ED188  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F038C 001ED18C  3B E0 00 00 */	li r31, 0
/* 801F0390 001ED190  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F0394 001ED194  3B C3 F2 F8 */	addi r30, r3, lbl_gTRKMsgBufs@l
/* 801F0398 001ED198  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F039C 001ED19C  3B A0 00 00 */	li r29, 0
lbl_801F03A0:
/* 801F03A0 001ED1A0  7F C3 F3 78 */	mr r3, r30
/* 801F03A4 001ED1A4  48 00 36 6D */	bl TRKInitializeMutex
/* 801F03A8 001ED1A8  7F C3 F3 78 */	mr r3, r30
/* 801F03AC 001ED1AC  48 00 36 5D */	bl TRKAcquireMutex
/* 801F03B0 001ED1B0  93 FE 00 04 */	stw r31, 4(r30)
/* 801F03B4 001ED1B4  7F C3 F3 78 */	mr r3, r30
/* 801F03B8 001ED1B8  48 00 36 49 */	bl TRKReleaseMutex
/* 801F03BC 001ED1BC  3B BD 00 01 */	addi r29, r29, 1
/* 801F03C0 001ED1C0  3B DE 08 90 */	addi r30, r30, 0x890
/* 801F03C4 001ED1C4  2C 1D 00 03 */	cmpwi r29, 3
/* 801F03C8 001ED1C8  41 80 FF D8 */	blt lbl_801F03A0
/* 801F03CC 001ED1CC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F03D0 001ED1D0  38 60 00 00 */	li r3, 0
/* 801F03D4 001ED1D4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F03D8 001ED1D8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F03DC 001ED1DC  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F03E0 001ED1E0  7C 08 03 A6 */	mtlr r0
/* 801F03E4 001ED1E4  38 21 00 20 */	addi r1, r1, 0x20
/* 801F03E8 001ED1E8  4E 80 00 20 */	blr 

.global TRKTerminateSerialHandler
TRKTerminateSerialHandler:
/* 801F03EC 001ED1EC  38 60 00 00 */	li r3, 0
/* 801F03F0 001ED1F0  4E 80 00 20 */	blr 

.global TRKInitializeSerialHandler
TRKInitializeSerialHandler:
/* 801F03F4 001ED1F4  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F03F8 001ED1F8  38 A0 FF FF */	li r5, -1
/* 801F03FC 001ED1FC  38 83 0C AC */	addi r4, r3, lbl_gTRKFramingState@l
/* 801F0400 001ED200  38 00 00 00 */	li r0, 0
/* 801F0404 001ED204  90 A4 00 00 */	stw r5, 0(r4)
/* 801F0408 001ED208  38 60 00 00 */	li r3, 0
/* 801F040C 001ED20C  98 04 00 08 */	stb r0, 8(r4)
/* 801F0410 001ED210  90 04 00 0C */	stw r0, 0xc(r4)
/* 801F0414 001ED214  4E 80 00 20 */	blr 

.global TRKProcessInput
TRKProcessInput:
/* 801F0418 001ED218  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F041C 001ED21C  7C 08 02 A6 */	mflr r0
/* 801F0420 001ED220  38 80 00 02 */	li r4, 2
/* 801F0424 001ED224  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F0428 001ED228  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F042C 001ED22C  7C 7F 1B 78 */	mr r31, r3
/* 801F0430 001ED230  38 61 00 08 */	addi r3, r1, 8
/* 801F0434 001ED234  4B FF EE 79 */	bl TRKConstructEvent
/* 801F0438 001ED238  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F043C 001ED23C  38 00 FF FF */	li r0, -1
/* 801F0440 001ED240  38 83 0C AC */	addi r4, r3, lbl_gTRKFramingState@l
/* 801F0444 001ED244  93 E1 00 10 */	stw r31, 0x10(r1)
/* 801F0448 001ED248  38 61 00 08 */	addi r3, r1, 8
/* 801F044C 001ED24C  90 04 00 00 */	stw r0, 0(r4)
/* 801F0450 001ED250  4B FF EE 75 */	bl TRKPostEvent
/* 801F0454 001ED254  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F0458 001ED258  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F045C 001ED25C  7C 08 03 A6 */	mtlr r0
/* 801F0460 001ED260  38 21 00 20 */	addi r1, r1, 0x20
/* 801F0464 001ED264  4E 80 00 20 */	blr 

.global TRKGetInput
TRKGetInput:
/* 801F0468 001ED268  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F046C 001ED26C  7C 08 02 A6 */	mflr r0
/* 801F0470 001ED270  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F0474 001ED274  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F0478 001ED278  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F047C 001ED27C  48 00 00 85 */	bl TRKTestForPacket
/* 801F0480 001ED280  7C 7E 1B 78 */	mr r30, r3
/* 801F0484 001ED284  2C 1E FF FF */	cmpwi r30, -1
/* 801F0488 001ED288  41 82 00 60 */	beq lbl_801F04E8
/* 801F048C 001ED28C  4B FF FD F9 */	bl TRKGetBuffer
/* 801F0490 001ED290  38 80 00 00 */	li r4, 0
/* 801F0494 001ED294  7C 7F 1B 78 */	mr r31, r3
/* 801F0498 001ED298  4B FF FD 19 */	bl TRKSetBufferPosition
/* 801F049C 001ED29C  7F E3 FB 78 */	mr r3, r31
/* 801F04A0 001ED2A0  38 81 00 08 */	addi r4, r1, 8
/* 801F04A4 001ED2A4  4B FF F7 5D */	bl TRKReadBuffer1_ui8
/* 801F04A8 001ED2A8  88 01 00 08 */	lbz r0, 8(r1)
/* 801F04AC 001ED2AC  28 00 00 80 */	cmplwi r0, 0x80
/* 801F04B0 001ED2B0  40 80 00 30 */	bge lbl_801F04E0
/* 801F04B4 001ED2B4  38 61 00 0C */	addi r3, r1, 0xc
/* 801F04B8 001ED2B8  38 80 00 02 */	li r4, 2
/* 801F04BC 001ED2BC  4B FF ED F1 */	bl TRKConstructEvent
/* 801F04C0 001ED2C0  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F04C4 001ED2C4  38 00 FF FF */	li r0, -1
/* 801F04C8 001ED2C8  38 83 0C AC */	addi r4, r3, lbl_gTRKFramingState@l
/* 801F04CC 001ED2CC  93 C1 00 14 */	stw r30, 0x14(r1)
/* 801F04D0 001ED2D0  38 61 00 0C */	addi r3, r1, 0xc
/* 801F04D4 001ED2D4  90 04 00 00 */	stw r0, 0(r4)
/* 801F04D8 001ED2D8  4B FF ED ED */	bl TRKPostEvent
/* 801F04DC 001ED2DC  48 00 00 0C */	b lbl_801F04E8
lbl_801F04E0:
/* 801F04E0 001ED2E0  7F C3 F3 78 */	mr r3, r30
/* 801F04E4 001ED2E4  4B FF FD 3D */	bl TRKReleaseBuffer
lbl_801F04E8:
/* 801F04E8 001ED2E8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F04EC 001ED2EC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F04F0 001ED2F0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F04F4 001ED2F4  7C 08 03 A6 */	mtlr r0
/* 801F04F8 001ED2F8  38 21 00 20 */	addi r1, r1, 0x20
/* 801F04FC 001ED2FC  4E 80 00 20 */	blr 

.global TRKTestForPacket
TRKTestForPacket:
/* 801F0500 001ED300  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F0504 001ED304  7C 08 02 A6 */	mflr r0
/* 801F0508 001ED308  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F050C 001ED30C  38 61 00 08 */	addi r3, r1, 8
/* 801F0510 001ED310  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F0514 001ED314  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F0518 001ED318  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F051C 001ED31C  3B A0 00 00 */	li r29, 0
/* 801F0520 001ED320  48 00 58 E9 */	bl TRKReadUARTPoll
/* 801F0524 001ED324  3C 80 80 38 */	lis r4, lbl_gTRKFramingState@ha
/* 801F0528 001ED328  3B E4 0C AC */	addi r31, r4, lbl_gTRKFramingState@l
/* 801F052C 001ED32C  3B DF 00 04 */	addi r30, r31, 4
/* 801F0530 001ED330  48 00 02 58 */	b lbl_801F0788
lbl_801F0534:
/* 801F0534 001ED334  88 1F 00 08 */	lbz r0, 8(r31)
/* 801F0538 001ED338  28 00 00 02 */	cmplwi r0, 2
/* 801F053C 001ED33C  41 82 00 0C */	beq lbl_801F0548
/* 801F0540 001ED340  38 00 00 00 */	li r0, 0
/* 801F0544 001ED344  90 1F 00 0C */	stw r0, 0xc(r31)
lbl_801F0548:
/* 801F0548 001ED348  88 1F 00 08 */	lbz r0, 8(r31)
/* 801F054C 001ED34C  2C 00 00 02 */	cmpwi r0, 2
/* 801F0550 001ED350  41 82 00 6C */	beq lbl_801F05BC
/* 801F0554 001ED354  40 80 00 14 */	bge lbl_801F0568
/* 801F0558 001ED358  2C 00 00 00 */	cmpwi r0, 0
/* 801F055C 001ED35C  41 82 00 18 */	beq lbl_801F0574
/* 801F0560 001ED360  40 80 00 48 */	bge lbl_801F05A8
/* 801F0564 001ED364  48 00 02 1C */	b lbl_801F0780
lbl_801F0568:
/* 801F0568 001ED368  2C 00 00 04 */	cmpwi r0, 4
/* 801F056C 001ED36C  40 80 02 14 */	bge lbl_801F0780
/* 801F0570 001ED370  48 00 01 D4 */	b lbl_801F0744
lbl_801F0574:
/* 801F0574 001ED374  88 01 00 08 */	lbz r0, 8(r1)
/* 801F0578 001ED378  2C 00 00 7E */	cmpwi r0, 0x7e
/* 801F057C 001ED37C  40 82 02 04 */	bne lbl_801F0780
/* 801F0580 001ED380  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F0584 001ED384  7F C4 F3 78 */	mr r4, r30
/* 801F0588 001ED388  38 63 0C AC */	addi r3, r3, lbl_gTRKFramingState@l
/* 801F058C 001ED38C  4B FF FD 25 */	bl TRKGetFreeBuffer
/* 801F0590 001ED390  38 80 00 00 */	li r4, 0
/* 801F0594 001ED394  38 00 00 01 */	li r0, 1
/* 801F0598 001ED398  98 9F 00 10 */	stb r4, 0x10(r31)
/* 801F059C 001ED39C  7C 7D 1B 78 */	mr r29, r3
/* 801F05A0 001ED3A0  98 1F 00 08 */	stb r0, 8(r31)
/* 801F05A4 001ED3A4  48 00 01 DC */	b lbl_801F0780
lbl_801F05A8:
/* 801F05A8 001ED3A8  88 01 00 08 */	lbz r0, 8(r1)
/* 801F05AC 001ED3AC  2C 00 00 7E */	cmpwi r0, 0x7e
/* 801F05B0 001ED3B0  41 82 01 D0 */	beq lbl_801F0780
/* 801F05B4 001ED3B4  38 00 00 02 */	li r0, 2
/* 801F05B8 001ED3B8  98 1F 00 08 */	stb r0, 8(r31)
lbl_801F05BC:
/* 801F05BC 001ED3BC  88 81 00 08 */	lbz r4, 8(r1)
/* 801F05C0 001ED3C0  7C 83 07 74 */	extsb r3, r4
/* 801F05C4 001ED3C4  2C 03 00 7E */	cmpwi r3, 0x7e
/* 801F05C8 001ED3C8  40 82 00 F4 */	bne lbl_801F06BC
/* 801F05CC 001ED3CC  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 801F05D0 001ED3D0  2C 00 00 00 */	cmpwi r0, 0
/* 801F05D4 001ED3D4  41 82 00 48 */	beq lbl_801F061C
/* 801F05D8 001ED3D8  80 7E 00 00 */	lwz r3, 0(r30)
/* 801F05DC 001ED3DC  38 80 00 FF */	li r4, 0xff
/* 801F05E0 001ED3E0  38 A0 00 04 */	li r5, 4
/* 801F05E4 001ED3E4  48 00 2A 89 */	bl TRKStandardACK
/* 801F05E8 001ED3E8  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F05EC 001ED3EC  38 63 0C AC */	addi r3, r3, lbl_gTRKFramingState@l
/* 801F05F0 001ED3F0  80 63 00 00 */	lwz r3, 0(r3)
/* 801F05F4 001ED3F4  2C 03 FF FF */	cmpwi r3, -1
/* 801F05F8 001ED3F8  41 82 00 14 */	beq lbl_801F060C
/* 801F05FC 001ED3FC  4B FF FC 25 */	bl TRKReleaseBuffer
/* 801F0600 001ED400  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F0604 001ED404  38 00 FF FF */	li r0, -1
/* 801F0608 001ED408  90 03 0C AC */	stw r0, lbl_gTRKFramingState@l(r3)
lbl_801F060C:
/* 801F060C 001ED40C  38 00 00 00 */	li r0, 0
/* 801F0610 001ED410  90 1E 00 00 */	stw r0, 0(r30)
/* 801F0614 001ED414  98 1F 00 08 */	stb r0, 8(r31)
/* 801F0618 001ED418  48 00 01 68 */	b lbl_801F0780
lbl_801F061C:
/* 801F061C 001ED41C  80 7E 00 00 */	lwz r3, 0(r30)
/* 801F0620 001ED420  80 03 00 08 */	lwz r0, 8(r3)
/* 801F0624 001ED424  28 00 00 02 */	cmplwi r0, 2
/* 801F0628 001ED428  40 80 00 44 */	bge lbl_801F066C
/* 801F062C 001ED42C  38 80 00 FF */	li r4, 0xff
/* 801F0630 001ED430  38 A0 00 02 */	li r5, 2
/* 801F0634 001ED434  48 00 2A 39 */	bl TRKStandardACK
/* 801F0638 001ED438  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F063C 001ED43C  38 63 0C AC */	addi r3, r3, lbl_gTRKFramingState@l
/* 801F0640 001ED440  80 63 00 00 */	lwz r3, 0(r3)
/* 801F0644 001ED444  2C 03 FF FF */	cmpwi r3, -1
/* 801F0648 001ED448  41 82 00 14 */	beq lbl_801F065C
/* 801F064C 001ED44C  4B FF FB D5 */	bl TRKReleaseBuffer
/* 801F0650 001ED450  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F0654 001ED454  38 00 FF FF */	li r0, -1
/* 801F0658 001ED458  90 03 0C AC */	stw r0, lbl_gTRKFramingState@l(r3)
lbl_801F065C:
/* 801F065C 001ED45C  38 A0 00 00 */	li r5, 0
/* 801F0660 001ED460  90 BE 00 00 */	stw r5, 0(r30)
/* 801F0664 001ED464  98 BF 00 08 */	stb r5, 8(r31)
/* 801F0668 001ED468  48 00 00 1C */	b lbl_801F0684
lbl_801F066C:
/* 801F066C 001ED46C  38 00 00 00 */	li r0, 0
/* 801F0670 001ED470  38 A0 00 01 */	li r5, 1
/* 801F0674 001ED474  90 03 00 0C */	stw r0, 0xc(r3)
/* 801F0678 001ED478  80 83 00 08 */	lwz r4, 8(r3)
/* 801F067C 001ED47C  38 04 FF FF */	addi r0, r4, -1
/* 801F0680 001ED480  90 03 00 08 */	stw r0, 8(r3)
lbl_801F0684:
/* 801F0684 001ED484  2C 05 00 00 */	cmpwi r5, 0
/* 801F0688 001ED488  41 82 00 28 */	beq lbl_801F06B0
/* 801F068C 001ED48C  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F0690 001ED490  38 00 00 00 */	li r0, 0
/* 801F0694 001ED494  38 A3 0C AC */	addi r5, r3, lbl_gTRKFramingState@l
/* 801F0698 001ED498  38 80 FF FF */	li r4, -1
/* 801F069C 001ED49C  80 65 00 00 */	lwz r3, 0(r5)
/* 801F06A0 001ED4A0  90 1E 00 00 */	stw r0, 0(r30)
/* 801F06A4 001ED4A4  90 85 00 00 */	stw r4, 0(r5)
/* 801F06A8 001ED4A8  98 1F 00 08 */	stb r0, 8(r31)
/* 801F06AC 001ED4AC  48 00 00 F0 */	b lbl_801F079C
lbl_801F06B0:
/* 801F06B0 001ED4B0  38 00 00 00 */	li r0, 0
/* 801F06B4 001ED4B4  98 1F 00 08 */	stb r0, 8(r31)
/* 801F06B8 001ED4B8  48 00 00 C8 */	b lbl_801F0780
lbl_801F06BC:
/* 801F06BC 001ED4BC  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 801F06C0 001ED4C0  2C 00 00 00 */	cmpwi r0, 0
/* 801F06C4 001ED4C4  41 82 00 18 */	beq lbl_801F06DC
/* 801F06C8 001ED4C8  68 83 00 20 */	xori r3, r4, 0x20
/* 801F06CC 001ED4CC  38 00 00 00 */	li r0, 0
/* 801F06D0 001ED4D0  98 61 00 08 */	stb r3, 8(r1)
/* 801F06D4 001ED4D4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F06D8 001ED4D8  48 00 00 18 */	b lbl_801F06F0
lbl_801F06DC:
/* 801F06DC 001ED4DC  2C 03 00 7D */	cmpwi r3, 0x7d
/* 801F06E0 001ED4E0  40 82 00 10 */	bne lbl_801F06F0
/* 801F06E4 001ED4E4  38 00 00 01 */	li r0, 1
/* 801F06E8 001ED4E8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F06EC 001ED4EC  48 00 00 94 */	b lbl_801F0780
lbl_801F06F0:
/* 801F06F0 001ED4F0  80 DE 00 00 */	lwz r6, 0(r30)
/* 801F06F4 001ED4F4  88 A1 00 08 */	lbz r5, 8(r1)
/* 801F06F8 001ED4F8  80 86 00 0C */	lwz r4, 0xc(r6)
/* 801F06FC 001ED4FC  28 04 08 80 */	cmplwi r4, 0x880
/* 801F0700 001ED500  41 80 00 0C */	blt lbl_801F070C
/* 801F0704 001ED504  38 80 03 01 */	li r4, 0x301
/* 801F0708 001ED508  48 00 00 24 */	b lbl_801F072C
lbl_801F070C:
/* 801F070C 001ED50C  38 64 00 01 */	addi r3, r4, 1
/* 801F0710 001ED510  38 04 00 10 */	addi r0, r4, 0x10
/* 801F0714 001ED514  90 66 00 0C */	stw r3, 0xc(r6)
/* 801F0718 001ED518  38 80 00 00 */	li r4, 0
/* 801F071C 001ED51C  7C A6 01 AE */	stbx r5, r6, r0
/* 801F0720 001ED520  80 66 00 08 */	lwz r3, 8(r6)
/* 801F0724 001ED524  38 03 00 01 */	addi r0, r3, 1
/* 801F0728 001ED528  90 06 00 08 */	stw r0, 8(r6)
lbl_801F072C:
/* 801F072C 001ED52C  88 7F 00 10 */	lbz r3, 0x10(r31)
/* 801F0730 001ED530  7C 9D 23 78 */	mr r29, r4
/* 801F0734 001ED534  88 01 00 08 */	lbz r0, 8(r1)
/* 801F0738 001ED538  7C 03 02 14 */	add r0, r3, r0
/* 801F073C 001ED53C  98 1F 00 10 */	stb r0, 0x10(r31)
/* 801F0740 001ED540  48 00 00 40 */	b lbl_801F0780
lbl_801F0744:
/* 801F0744 001ED544  88 01 00 08 */	lbz r0, 8(r1)
/* 801F0748 001ED548  2C 00 00 7E */	cmpwi r0, 0x7e
/* 801F074C 001ED54C  40 82 00 34 */	bne lbl_801F0780
/* 801F0750 001ED550  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F0754 001ED554  38 63 0C AC */	addi r3, r3, lbl_gTRKFramingState@l
/* 801F0758 001ED558  80 63 00 00 */	lwz r3, 0(r3)
/* 801F075C 001ED55C  2C 03 FF FF */	cmpwi r3, -1
/* 801F0760 001ED560  41 82 00 14 */	beq lbl_801F0774
/* 801F0764 001ED564  4B FF FA BD */	bl TRKReleaseBuffer
/* 801F0768 001ED568  3C 60 80 38 */	lis r3, lbl_gTRKFramingState@ha
/* 801F076C 001ED56C  38 00 FF FF */	li r0, -1
/* 801F0770 001ED570  90 03 0C AC */	stw r0, lbl_gTRKFramingState@l(r3)
lbl_801F0774:
/* 801F0774 001ED574  38 00 00 00 */	li r0, 0
/* 801F0778 001ED578  90 1E 00 00 */	stw r0, 0(r30)
/* 801F077C 001ED57C  98 1F 00 08 */	stb r0, 8(r31)
lbl_801F0780:
/* 801F0780 001ED580  38 61 00 08 */	addi r3, r1, 8
/* 801F0784 001ED584  48 00 56 85 */	bl TRKReadUARTPoll
lbl_801F0788:
/* 801F0788 001ED588  2C 03 00 00 */	cmpwi r3, 0
/* 801F078C 001ED58C  40 82 00 0C */	bne lbl_801F0798
/* 801F0790 001ED590  2C 1D 00 00 */	cmpwi r29, 0
/* 801F0794 001ED594  41 82 FD A0 */	beq lbl_801F0534
lbl_801F0798:
/* 801F0798 001ED598  38 60 FF FF */	li r3, -1
lbl_801F079C:
/* 801F079C 001ED59C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F07A0 001ED5A0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F07A4 001ED5A4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F07A8 001ED5A8  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F07AC 001ED5AC  7C 08 03 A6 */	mtlr r0
/* 801F07B0 001ED5B0  38 21 00 20 */	addi r1, r1, 0x20
/* 801F07B4 001ED5B4  4E 80 00 20 */	blr 

.global usr_put_initialize
usr_put_initialize:
/* 801F07B8 001ED5B8  4E 80 00 20 */	blr 

.global usr_puts_serial
usr_puts_serial:
/* 801F07BC 001ED5BC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F07C0 001ED5C0  7C 08 02 A6 */	mflr r0
/* 801F07C4 001ED5C4  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F07C8 001ED5C8  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F07CC 001ED5CC  3B E0 00 00 */	li r31, 0
/* 801F07D0 001ED5D0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F07D4 001ED5D4  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F07D8 001ED5D8  7C 7D 1B 78 */	mr r29, r3
/* 801F07DC 001ED5DC  38 60 00 00 */	li r3, 0
/* 801F07E0 001ED5E0  48 00 00 30 */	b lbl_801F0810
lbl_801F07E4:
/* 801F07E4 001ED5E4  48 00 29 4D */	bl GetTRKConnected
/* 801F07E8 001ED5E8  9B C1 00 08 */	stb r30, 8(r1)
/* 801F07EC 001ED5EC  7C 7E 1B 78 */	mr r30, r3
/* 801F07F0 001ED5F0  38 60 00 00 */	li r3, 0
/* 801F07F4 001ED5F4  9B E1 00 09 */	stb r31, 9(r1)
/* 801F07F8 001ED5F8  48 00 29 2D */	bl SetTRKConnected
/* 801F07FC 001ED5FC  38 61 00 08 */	addi r3, r1, 8
/* 801F0800 001ED600  4B FE 27 05 */	bl func_801D2F04
/* 801F0804 001ED604  7F C3 F3 78 */	mr r3, r30
/* 801F0808 001ED608  48 00 29 1D */	bl SetTRKConnected
/* 801F080C 001ED60C  38 60 00 00 */	li r3, 0
lbl_801F0810:
/* 801F0810 001ED610  2C 03 00 00 */	cmpwi r3, 0
/* 801F0814 001ED614  40 82 00 14 */	bne lbl_801F0828
/* 801F0818 001ED618  88 1D 00 00 */	lbz r0, 0(r29)
/* 801F081C 001ED61C  3B BD 00 01 */	addi r29, r29, 1
/* 801F0820 001ED620  7C 1E 07 75 */	extsb. r30, r0
/* 801F0824 001ED624  40 82 FF C0 */	bne lbl_801F07E4
lbl_801F0828:
/* 801F0828 001ED628  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F082C 001ED62C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F0830 001ED630  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F0834 001ED634  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F0838 001ED638  7C 08 03 A6 */	mtlr r0
/* 801F083C 001ED63C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F0840 001ED640  4E 80 00 20 */	blr 

.global TRKDispatchMessage
TRKDispatchMessage:
/* 801F0844 001ED644  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F0848 001ED648  7C 08 02 A6 */	mflr r0
/* 801F084C 001ED64C  38 80 00 00 */	li r4, 0
/* 801F0850 001ED650  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F0854 001ED654  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F0858 001ED658  3B E0 05 00 */	li r31, 0x500
/* 801F085C 001ED65C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F0860 001ED660  7C 7E 1B 78 */	mr r30, r3
/* 801F0864 001ED664  4B FF F9 4D */	bl TRKSetBufferPosition
/* 801F0868 001ED668  7F C3 F3 78 */	mr r3, r30
/* 801F086C 001ED66C  38 81 00 08 */	addi r4, r1, 8
/* 801F0870 001ED670  4B FF F3 91 */	bl TRKReadBuffer1_ui8
/* 801F0874 001ED674  3C 60 80 38 */	lis r3, lbl_gTRKDispatchTableSize@ha
/* 801F0878 001ED678  88 81 00 08 */	lbz r4, 8(r1)
/* 801F087C 001ED67C  80 03 0C C0 */	lwz r0, lbl_gTRKDispatchTableSize@l(r3)
/* 801F0880 001ED680  54 83 06 3E */	clrlwi r3, r4, 0x18
/* 801F0884 001ED684  7C 03 00 40 */	cmplw r3, r0
/* 801F0888 001ED688  40 80 00 24 */	bge lbl_801F08AC
/* 801F088C 001ED68C  3C 60 80 2B */	lis r3, lbl_gTRKDispatchTable@ha
/* 801F0890 001ED690  54 80 15 BA */	rlwinm r0, r4, 2, 0x16, 0x1d
/* 801F0894 001ED694  38 83 75 68 */	addi r4, r3, lbl_gTRKDispatchTable@l
/* 801F0898 001ED698  7F C3 F3 78 */	mr r3, r30
/* 801F089C 001ED69C  7D 84 00 2E */	lwzx r12, r4, r0
/* 801F08A0 001ED6A0  7D 89 03 A6 */	mtctr r12
/* 801F08A4 001ED6A4  4E 80 04 21 */	bctrl 
/* 801F08A8 001ED6A8  7C 7F 1B 78 */	mr r31, r3
lbl_801F08AC:
/* 801F08AC 001ED6AC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F08B0 001ED6B0  7F E3 FB 78 */	mr r3, r31
/* 801F08B4 001ED6B4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F08B8 001ED6B8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F08BC 001ED6BC  7C 08 03 A6 */	mtlr r0
/* 801F08C0 001ED6C0  38 21 00 20 */	addi r1, r1, 0x20
/* 801F08C4 001ED6C4  4E 80 00 20 */	blr 

.global TRKInitializeDispatcher
TRKInitializeDispatcher:
/* 801F08C8 001ED6C8  3C 60 80 38 */	lis r3, lbl_gTRKDispatchTableSize@ha
/* 801F08CC 001ED6CC  38 00 00 20 */	li r0, 0x20
/* 801F08D0 001ED6D0  38 83 0C C0 */	addi r4, r3, lbl_gTRKDispatchTableSize@l
/* 801F08D4 001ED6D4  38 60 00 00 */	li r3, 0
/* 801F08D8 001ED6D8  90 04 00 00 */	stw r0, 0(r4)
/* 801F08DC 001ED6DC  4E 80 00 20 */	blr 
/* 801F08E0 001ED6E0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F08E4 001ED6E4  7C 08 02 A6 */	mflr r0
/* 801F08E8 001ED6E8  38 80 00 00 */	li r4, 0
/* 801F08EC 001ED6EC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F08F0 001ED6F0  38 00 00 00 */	li r0, 0
/* 801F08F4 001ED6F4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F08F8 001ED6F8  7C 7F 1B 78 */	mr r31, r3
/* 801F08FC 001ED6FC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F0900 001ED700  98 01 00 0A */	stb r0, 0xa(r1)
/* 801F0904 001ED704  98 01 00 09 */	stb r0, 9(r1)
/* 801F0908 001ED708  98 01 00 08 */	stb r0, 8(r1)
/* 801F090C 001ED70C  4B FF F8 A5 */	bl TRKSetBufferPosition
/* 801F0910 001ED710  7F E3 FB 78 */	mr r3, r31
/* 801F0914 001ED714  38 81 00 0A */	addi r4, r1, 0xa
/* 801F0918 001ED718  4B FF F2 E9 */	bl TRKReadBuffer1_ui8
/* 801F091C 001ED71C  2C 03 00 00 */	cmpwi r3, 0
/* 801F0920 001ED720  40 82 00 10 */	bne lbl_801F0930
/* 801F0924 001ED724  7F E3 FB 78 */	mr r3, r31
/* 801F0928 001ED728  38 81 00 09 */	addi r4, r1, 9
/* 801F092C 001ED72C  4B FF F2 D5 */	bl TRKReadBuffer1_ui8
lbl_801F0930:
/* 801F0930 001ED730  2C 03 00 00 */	cmpwi r3, 0
/* 801F0934 001ED734  40 82 00 10 */	bne lbl_801F0944
/* 801F0938 001ED738  7F E3 FB 78 */	mr r3, r31
/* 801F093C 001ED73C  38 81 00 08 */	addi r4, r1, 8
/* 801F0940 001ED740  4B FF F2 C1 */	bl TRKReadBuffer1_ui8
lbl_801F0944:
/* 801F0944 001ED744  2C 03 00 00 */	cmpwi r3, 0
/* 801F0948 001ED748  41 82 00 8C */	beq lbl_801F09D4
/* 801F094C 001ED74C  7F E3 FB 78 */	mr r3, r31
/* 801F0950 001ED750  38 80 00 01 */	li r4, 1
/* 801F0954 001ED754  4B FF F8 8D */	bl TRKResetBuffer
/* 801F0958 001ED758  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F095C 001ED75C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0960 001ED760  40 80 00 24 */	bge lbl_801F0984
/* 801F0964 001ED764  38 03 00 01 */	addi r0, r3, 1
/* 801F0968 001ED768  7C 7F 1A 14 */	add r3, r31, r3
/* 801F096C 001ED76C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0970 001ED770  38 00 00 80 */	li r0, 0x80
/* 801F0974 001ED774  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0978 001ED778  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F097C 001ED77C  38 03 00 01 */	addi r0, r3, 1
/* 801F0980 001ED780  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0984:
/* 801F0984 001ED784  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0988 001ED788  28 03 08 80 */	cmplwi r3, 0x880
/* 801F098C 001ED78C  40 80 00 24 */	bge lbl_801F09B0
/* 801F0990 001ED790  38 03 00 01 */	addi r0, r3, 1
/* 801F0994 001ED794  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0998 001ED798  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F099C 001ED79C  38 00 00 01 */	li r0, 1
/* 801F09A0 001ED7A0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F09A4 001ED7A4  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F09A8 001ED7A8  38 03 00 01 */	addi r0, r3, 1
/* 801F09AC 001ED7AC  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F09B0:
/* 801F09B0 001ED7B0  3B C0 00 03 */	li r30, 3
lbl_801F09B4:
/* 801F09B4 001ED7B4  7F E3 FB 78 */	mr r3, r31
/* 801F09B8 001ED7B8  4B FF EC 7D */	bl TRKMessageSend
/* 801F09BC 001ED7BC  2C 03 00 00 */	cmpwi r3, 0
/* 801F09C0 001ED7C0  3B DE FF FF */	addi r30, r30, -1
/* 801F09C4 001ED7C4  41 82 00 24 */	beq lbl_801F09E8
/* 801F09C8 001ED7C8  2C 1E 00 00 */	cmpwi r30, 0
/* 801F09CC 001ED7CC  41 81 FF E8 */	bgt lbl_801F09B4
/* 801F09D0 001ED7D0  48 00 00 18 */	b lbl_801F09E8
lbl_801F09D4:
/* 801F09D4 001ED7D4  88 01 00 09 */	lbz r0, 9(r1)
/* 801F09D8 001ED7D8  28 00 00 01 */	cmplwi r0, 1
/* 801F09DC 001ED7DC  40 82 00 0C */	bne lbl_801F09E8
/* 801F09E0 001ED7E0  88 61 00 08 */	lbz r3, 8(r1)
/* 801F09E4 001ED7E4  48 00 58 05 */	bl SetUseSerialIO
lbl_801F09E8:
/* 801F09E8 001ED7E8  7F E3 FB 78 */	mr r3, r31
/* 801F09EC 001ED7EC  38 80 00 01 */	li r4, 1
/* 801F09F0 001ED7F0  4B FF F7 F1 */	bl TRKResetBuffer
/* 801F09F4 001ED7F4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F09F8 001ED7F8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F09FC 001ED7FC  40 80 00 24 */	bge lbl_801F0A20
/* 801F0A00 001ED800  38 03 00 01 */	addi r0, r3, 1
/* 801F0A04 001ED804  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0A08 001ED808  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0A0C 001ED80C  38 00 00 80 */	li r0, 0x80
/* 801F0A10 001ED810  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0A14 001ED814  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0A18 001ED818  38 03 00 01 */	addi r0, r3, 1
/* 801F0A1C 001ED81C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0A20:
/* 801F0A20 001ED820  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0A24 001ED824  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0A28 001ED828  40 80 00 24 */	bge lbl_801F0A4C
/* 801F0A2C 001ED82C  38 03 00 01 */	addi r0, r3, 1
/* 801F0A30 001ED830  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0A34 001ED834  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0A38 001ED838  38 00 00 00 */	li r0, 0
/* 801F0A3C 001ED83C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0A40 001ED840  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0A44 001ED844  38 03 00 01 */	addi r0, r3, 1
/* 801F0A48 001ED848  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0A4C:
/* 801F0A4C 001ED84C  3B C0 00 03 */	li r30, 3
lbl_801F0A50:
/* 801F0A50 001ED850  7F E3 FB 78 */	mr r3, r31
/* 801F0A54 001ED854  4B FF EB E1 */	bl TRKMessageSend
/* 801F0A58 001ED858  2C 03 00 00 */	cmpwi r3, 0
/* 801F0A5C 001ED85C  3B DE FF FF */	addi r30, r30, -1
/* 801F0A60 001ED860  41 82 00 0C */	beq lbl_801F0A6C
/* 801F0A64 001ED864  2C 1E 00 00 */	cmpwi r30, 0
/* 801F0A68 001ED868  41 81 FF E8 */	bgt lbl_801F0A50
lbl_801F0A6C:
/* 801F0A6C 001ED86C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F0A70 001ED870  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F0A74 001ED874  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F0A78 001ED878  7C 08 03 A6 */	mtlr r0
/* 801F0A7C 001ED87C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F0A80 001ED880  4E 80 00 20 */	blr 
/* 801F0A84 001ED884  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F0A88 001ED888  7C 08 02 A6 */	mflr r0
/* 801F0A8C 001ED88C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F0A90 001ED890  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F0A94 001ED894  93 C1 00 08 */	stw r30, 8(r1)
/* 801F0A98 001ED898  7C 7E 1B 78 */	mr r30, r3
/* 801F0A9C 001ED89C  48 00 34 E9 */	bl TRKTargetStop
/* 801F0AA0 001ED8A0  2C 03 07 04 */	cmpwi r3, 0x704
/* 801F0AA4 001ED8A4  41 82 00 2C */	beq lbl_801F0AD0
/* 801F0AA8 001ED8A8  40 80 00 10 */	bge lbl_801F0AB8
/* 801F0AAC 001ED8AC  2C 03 00 00 */	cmpwi r3, 0
/* 801F0AB0 001ED8B0  41 82 00 18 */	beq lbl_801F0AC8
/* 801F0AB4 001ED8B4  48 00 00 34 */	b lbl_801F0AE8
lbl_801F0AB8:
/* 801F0AB8 001ED8B8  2C 03 07 06 */	cmpwi r3, 0x706
/* 801F0ABC 001ED8BC  41 82 00 24 */	beq lbl_801F0AE0
/* 801F0AC0 001ED8C0  40 80 00 28 */	bge lbl_801F0AE8
/* 801F0AC4 001ED8C4  48 00 00 14 */	b lbl_801F0AD8
lbl_801F0AC8:
/* 801F0AC8 001ED8C8  3B E0 00 00 */	li r31, 0
/* 801F0ACC 001ED8CC  48 00 00 20 */	b lbl_801F0AEC
lbl_801F0AD0:
/* 801F0AD0 001ED8D0  3B E0 00 21 */	li r31, 0x21
/* 801F0AD4 001ED8D4  48 00 00 18 */	b lbl_801F0AEC
lbl_801F0AD8:
/* 801F0AD8 001ED8D8  3B E0 00 22 */	li r31, 0x22
/* 801F0ADC 001ED8DC  48 00 00 10 */	b lbl_801F0AEC
lbl_801F0AE0:
/* 801F0AE0 001ED8E0  3B E0 00 20 */	li r31, 0x20
/* 801F0AE4 001ED8E4  48 00 00 08 */	b lbl_801F0AEC
lbl_801F0AE8:
/* 801F0AE8 001ED8E8  3B E0 00 01 */	li r31, 1
lbl_801F0AEC:
/* 801F0AEC 001ED8EC  7F C3 F3 78 */	mr r3, r30
/* 801F0AF0 001ED8F0  38 80 00 01 */	li r4, 1
/* 801F0AF4 001ED8F4  4B FF F6 ED */	bl TRKResetBuffer
/* 801F0AF8 001ED8F8  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 801F0AFC 001ED8FC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0B00 001ED900  40 80 00 24 */	bge lbl_801F0B24
/* 801F0B04 001ED904  38 03 00 01 */	addi r0, r3, 1
/* 801F0B08 001ED908  7C 7E 1A 14 */	add r3, r30, r3
/* 801F0B0C 001ED90C  90 1E 00 0C */	stw r0, 0xc(r30)
/* 801F0B10 001ED910  38 00 00 80 */	li r0, 0x80
/* 801F0B14 001ED914  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0B18 001ED918  80 7E 00 08 */	lwz r3, 8(r30)
/* 801F0B1C 001ED91C  38 03 00 01 */	addi r0, r3, 1
/* 801F0B20 001ED920  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F0B24:
/* 801F0B24 001ED924  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 801F0B28 001ED928  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0B2C 001ED92C  40 80 00 20 */	bge lbl_801F0B4C
/* 801F0B30 001ED930  38 03 00 01 */	addi r0, r3, 1
/* 801F0B34 001ED934  7C 7E 1A 14 */	add r3, r30, r3
/* 801F0B38 001ED938  90 1E 00 0C */	stw r0, 0xc(r30)
/* 801F0B3C 001ED93C  9B E3 00 10 */	stb r31, 0x10(r3)
/* 801F0B40 001ED940  80 7E 00 08 */	lwz r3, 8(r30)
/* 801F0B44 001ED944  38 03 00 01 */	addi r0, r3, 1
/* 801F0B48 001ED948  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F0B4C:
/* 801F0B4C 001ED94C  3B E0 00 03 */	li r31, 3
lbl_801F0B50:
/* 801F0B50 001ED950  7F C3 F3 78 */	mr r3, r30
/* 801F0B54 001ED954  4B FF EA E1 */	bl TRKMessageSend
/* 801F0B58 001ED958  2C 03 00 00 */	cmpwi r3, 0
/* 801F0B5C 001ED95C  3B FF FF FF */	addi r31, r31, -1
/* 801F0B60 001ED960  41 82 00 0C */	beq lbl_801F0B6C
/* 801F0B64 001ED964  2C 1F 00 00 */	cmpwi r31, 0
/* 801F0B68 001ED968  41 81 FF E8 */	bgt lbl_801F0B50
lbl_801F0B6C:
/* 801F0B6C 001ED96C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F0B70 001ED970  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F0B74 001ED974  83 C1 00 08 */	lwz r30, 8(r1)
/* 801F0B78 001ED978  7C 08 03 A6 */	mtlr r0
/* 801F0B7C 001ED97C  38 21 00 10 */	addi r1, r1, 0x10
/* 801F0B80 001ED980  4E 80 00 20 */	blr 
/* 801F0B84 001ED984  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F0B88 001ED988  7C 08 02 A6 */	mflr r0
/* 801F0B8C 001ED98C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F0B90 001ED990  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F0B94 001ED994  7C 7F 1B 78 */	mr r31, r3
/* 801F0B98 001ED998  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F0B9C 001ED99C  80 03 00 08 */	lwz r0, 8(r3)
/* 801F0BA0 001ED9A0  28 00 00 03 */	cmplwi r0, 3
/* 801F0BA4 001ED9A4  40 80 00 88 */	bge lbl_801F0C2C
/* 801F0BA8 001ED9A8  38 80 00 01 */	li r4, 1
/* 801F0BAC 001ED9AC  4B FF F6 35 */	bl TRKResetBuffer
/* 801F0BB0 001ED9B0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0BB4 001ED9B4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0BB8 001ED9B8  40 80 00 24 */	bge lbl_801F0BDC
/* 801F0BBC 001ED9BC  38 03 00 01 */	addi r0, r3, 1
/* 801F0BC0 001ED9C0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0BC4 001ED9C4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0BC8 001ED9C8  38 00 00 80 */	li r0, 0x80
/* 801F0BCC 001ED9CC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0BD0 001ED9D0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0BD4 001ED9D4  38 03 00 01 */	addi r0, r3, 1
/* 801F0BD8 001ED9D8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0BDC:
/* 801F0BDC 001ED9DC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0BE0 001ED9E0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0BE4 001ED9E4  40 80 00 24 */	bge lbl_801F0C08
/* 801F0BE8 001ED9E8  38 03 00 01 */	addi r0, r3, 1
/* 801F0BEC 001ED9EC  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0BF0 001ED9F0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0BF4 001ED9F4  38 00 00 02 */	li r0, 2
/* 801F0BF8 001ED9F8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0BFC 001ED9FC  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0C00 001EDA00  38 03 00 01 */	addi r0, r3, 1
/* 801F0C04 001EDA04  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0C08:
/* 801F0C08 001EDA08  3B C0 00 03 */	li r30, 3
lbl_801F0C0C:
/* 801F0C0C 001EDA0C  7F E3 FB 78 */	mr r3, r31
/* 801F0C10 001EDA10  4B FF EA 25 */	bl TRKMessageSend
/* 801F0C14 001EDA14  2C 03 00 00 */	cmpwi r3, 0
/* 801F0C18 001EDA18  3B DE FF FF */	addi r30, r30, -1
/* 801F0C1C 001EDA1C  41 82 04 80 */	beq lbl_801F109C
/* 801F0C20 001EDA20  2C 1E 00 00 */	cmpwi r30, 0
/* 801F0C24 001EDA24  41 81 FF E8 */	bgt lbl_801F0C0C
/* 801F0C28 001EDA28  48 00 04 74 */	b lbl_801F109C
lbl_801F0C2C:
/* 801F0C2C 001EDA2C  38 80 00 00 */	li r4, 0
/* 801F0C30 001EDA30  4B FF F5 81 */	bl TRKSetBufferPosition
/* 801F0C34 001EDA34  7F E3 FB 78 */	mr r3, r31
/* 801F0C38 001EDA38  38 81 00 0A */	addi r4, r1, 0xa
/* 801F0C3C 001EDA3C  4B FF EF C5 */	bl TRKReadBuffer1_ui8
/* 801F0C40 001EDA40  2C 03 00 00 */	cmpwi r3, 0
/* 801F0C44 001EDA44  40 82 00 10 */	bne lbl_801F0C54
/* 801F0C48 001EDA48  7F E3 FB 78 */	mr r3, r31
/* 801F0C4C 001EDA4C  38 81 00 09 */	addi r4, r1, 9
/* 801F0C50 001EDA50  4B FF EF B1 */	bl TRKReadBuffer1_ui8
lbl_801F0C54:
/* 801F0C54 001EDA54  88 01 00 09 */	lbz r0, 9(r1)
/* 801F0C58 001EDA58  2C 00 00 10 */	cmpwi r0, 0x10
/* 801F0C5C 001EDA5C  41 82 00 2C */	beq lbl_801F0C88
/* 801F0C60 001EDA60  40 80 00 1C */	bge lbl_801F0C7C
/* 801F0C64 001EDA64  2C 00 00 01 */	cmpwi r0, 1
/* 801F0C68 001EDA68  41 82 00 C8 */	beq lbl_801F0D30
/* 801F0C6C 001EDA6C  40 80 02 24 */	bge lbl_801F0E90
/* 801F0C70 001EDA70  2C 00 00 00 */	cmpwi r0, 0
/* 801F0C74 001EDA74  40 80 00 14 */	bge lbl_801F0C88
/* 801F0C78 001EDA78  48 00 02 18 */	b lbl_801F0E90
lbl_801F0C7C:
/* 801F0C7C 001EDA7C  2C 00 00 12 */	cmpwi r0, 0x12
/* 801F0C80 001EDA80  40 80 02 10 */	bge lbl_801F0E90
/* 801F0C84 001EDA84  48 00 00 AC */	b lbl_801F0D30
lbl_801F0C88:
/* 801F0C88 001EDA88  2C 03 00 00 */	cmpwi r3, 0
/* 801F0C8C 001EDA8C  40 82 00 10 */	bne lbl_801F0C9C
/* 801F0C90 001EDA90  7F E3 FB 78 */	mr r3, r31
/* 801F0C94 001EDA94  38 81 00 08 */	addi r4, r1, 8
/* 801F0C98 001EDA98  4B FF EF 69 */	bl TRKReadBuffer1_ui8
lbl_801F0C9C:
/* 801F0C9C 001EDA9C  88 01 00 08 */	lbz r0, 8(r1)
/* 801F0CA0 001EDAA0  28 00 00 01 */	cmplwi r0, 1
/* 801F0CA4 001EDAA4  40 80 02 74 */	bge lbl_801F0F18
/* 801F0CA8 001EDAA8  7F E3 FB 78 */	mr r3, r31
/* 801F0CAC 001EDAAC  38 80 00 01 */	li r4, 1
/* 801F0CB0 001EDAB0  4B FF F5 31 */	bl TRKResetBuffer
/* 801F0CB4 001EDAB4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0CB8 001EDAB8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0CBC 001EDABC  40 80 00 24 */	bge lbl_801F0CE0
/* 801F0CC0 001EDAC0  38 03 00 01 */	addi r0, r3, 1
/* 801F0CC4 001EDAC4  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0CC8 001EDAC8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0CCC 001EDACC  38 00 00 80 */	li r0, 0x80
/* 801F0CD0 001EDAD0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0CD4 001EDAD4  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0CD8 001EDAD8  38 03 00 01 */	addi r0, r3, 1
/* 801F0CDC 001EDADC  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0CE0:
/* 801F0CE0 001EDAE0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0CE4 001EDAE4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0CE8 001EDAE8  40 80 00 24 */	bge lbl_801F0D0C
/* 801F0CEC 001EDAEC  38 03 00 01 */	addi r0, r3, 1
/* 801F0CF0 001EDAF0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0CF4 001EDAF4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0CF8 001EDAF8  38 00 00 11 */	li r0, 0x11
/* 801F0CFC 001EDAFC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0D00 001EDB00  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0D04 001EDB04  38 03 00 01 */	addi r0, r3, 1
/* 801F0D08 001EDB08  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0D0C:
/* 801F0D0C 001EDB0C  3B C0 00 03 */	li r30, 3
lbl_801F0D10:
/* 801F0D10 001EDB10  7F E3 FB 78 */	mr r3, r31
/* 801F0D14 001EDB14  4B FF E9 21 */	bl TRKMessageSend
/* 801F0D18 001EDB18  2C 03 00 00 */	cmpwi r3, 0
/* 801F0D1C 001EDB1C  3B DE FF FF */	addi r30, r30, -1
/* 801F0D20 001EDB20  41 82 03 7C */	beq lbl_801F109C
/* 801F0D24 001EDB24  2C 1E 00 00 */	cmpwi r30, 0
/* 801F0D28 001EDB28  41 81 FF E8 */	bgt lbl_801F0D10
/* 801F0D2C 001EDB2C  48 00 03 70 */	b lbl_801F109C
lbl_801F0D30:
/* 801F0D30 001EDB30  80 1F 00 08 */	lwz r0, 8(r31)
/* 801F0D34 001EDB34  28 00 00 0A */	cmplwi r0, 0xa
/* 801F0D38 001EDB38  41 82 00 8C */	beq lbl_801F0DC4
/* 801F0D3C 001EDB3C  7F E3 FB 78 */	mr r3, r31
/* 801F0D40 001EDB40  38 80 00 01 */	li r4, 1
/* 801F0D44 001EDB44  4B FF F4 9D */	bl TRKResetBuffer
/* 801F0D48 001EDB48  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0D4C 001EDB4C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0D50 001EDB50  40 80 00 24 */	bge lbl_801F0D74
/* 801F0D54 001EDB54  38 03 00 01 */	addi r0, r3, 1
/* 801F0D58 001EDB58  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0D5C 001EDB5C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0D60 001EDB60  38 00 00 80 */	li r0, 0x80
/* 801F0D64 001EDB64  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0D68 001EDB68  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0D6C 001EDB6C  38 03 00 01 */	addi r0, r3, 1
/* 801F0D70 001EDB70  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0D74:
/* 801F0D74 001EDB74  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0D78 001EDB78  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0D7C 001EDB7C  40 80 00 24 */	bge lbl_801F0DA0
/* 801F0D80 001EDB80  38 03 00 01 */	addi r0, r3, 1
/* 801F0D84 001EDB84  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0D88 001EDB88  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0D8C 001EDB8C  38 00 00 02 */	li r0, 2
/* 801F0D90 001EDB90  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0D94 001EDB94  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0D98 001EDB98  38 03 00 01 */	addi r0, r3, 1
/* 801F0D9C 001EDB9C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0DA0:
/* 801F0DA0 001EDBA0  3B C0 00 03 */	li r30, 3
lbl_801F0DA4:
/* 801F0DA4 001EDBA4  7F E3 FB 78 */	mr r3, r31
/* 801F0DA8 001EDBA8  4B FF E8 8D */	bl TRKMessageSend
/* 801F0DAC 001EDBAC  2C 03 00 00 */	cmpwi r3, 0
/* 801F0DB0 001EDBB0  3B DE FF FF */	addi r30, r30, -1
/* 801F0DB4 001EDBB4  41 82 02 E8 */	beq lbl_801F109C
/* 801F0DB8 001EDBB8  2C 1E 00 00 */	cmpwi r30, 0
/* 801F0DBC 001EDBBC  41 81 FF E8 */	bgt lbl_801F0DA4
/* 801F0DC0 001EDBC0  48 00 02 DC */	b lbl_801F109C
lbl_801F0DC4:
/* 801F0DC4 001EDBC4  2C 03 00 00 */	cmpwi r3, 0
/* 801F0DC8 001EDBC8  40 82 00 10 */	bne lbl_801F0DD8
/* 801F0DCC 001EDBCC  7F E3 FB 78 */	mr r3, r31
/* 801F0DD0 001EDBD0  38 81 00 10 */	addi r4, r1, 0x10
/* 801F0DD4 001EDBD4  4B FF EC AD */	bl TRKReadBuffer1_ui32
lbl_801F0DD8:
/* 801F0DD8 001EDBD8  2C 03 00 00 */	cmpwi r3, 0
/* 801F0DDC 001EDBDC  40 82 00 10 */	bne lbl_801F0DEC
/* 801F0DE0 001EDBE0  7F E3 FB 78 */	mr r3, r31
/* 801F0DE4 001EDBE4  38 81 00 0C */	addi r4, r1, 0xc
/* 801F0DE8 001EDBE8  4B FF EC 99 */	bl TRKReadBuffer1_ui32
lbl_801F0DEC:
/* 801F0DEC 001EDBEC  48 00 34 15 */	bl TRKTargetGetPC
/* 801F0DF0 001EDBF0  80 01 00 10 */	lwz r0, 0x10(r1)
/* 801F0DF4 001EDBF4  7C 03 00 40 */	cmplw r3, r0
/* 801F0DF8 001EDBF8  41 80 00 10 */	blt lbl_801F0E08
/* 801F0DFC 001EDBFC  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F0E00 001EDC00  7C 03 00 40 */	cmplw r3, r0
/* 801F0E04 001EDC04  40 81 01 14 */	ble lbl_801F0F18
lbl_801F0E08:
/* 801F0E08 001EDC08  7F E3 FB 78 */	mr r3, r31
/* 801F0E0C 001EDC0C  38 80 00 01 */	li r4, 1
/* 801F0E10 001EDC10  4B FF F3 D1 */	bl TRKResetBuffer
/* 801F0E14 001EDC14  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0E18 001EDC18  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0E1C 001EDC1C  40 80 00 24 */	bge lbl_801F0E40
/* 801F0E20 001EDC20  38 03 00 01 */	addi r0, r3, 1
/* 801F0E24 001EDC24  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0E28 001EDC28  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0E2C 001EDC2C  38 00 00 80 */	li r0, 0x80
/* 801F0E30 001EDC30  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0E34 001EDC34  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0E38 001EDC38  38 03 00 01 */	addi r0, r3, 1
/* 801F0E3C 001EDC3C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0E40:
/* 801F0E40 001EDC40  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0E44 001EDC44  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0E48 001EDC48  40 80 00 24 */	bge lbl_801F0E6C
/* 801F0E4C 001EDC4C  38 03 00 01 */	addi r0, r3, 1
/* 801F0E50 001EDC50  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0E54 001EDC54  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0E58 001EDC58  38 00 00 11 */	li r0, 0x11
/* 801F0E5C 001EDC5C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0E60 001EDC60  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0E64 001EDC64  38 03 00 01 */	addi r0, r3, 1
/* 801F0E68 001EDC68  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0E6C:
/* 801F0E6C 001EDC6C  3B C0 00 03 */	li r30, 3
lbl_801F0E70:
/* 801F0E70 001EDC70  7F E3 FB 78 */	mr r3, r31
/* 801F0E74 001EDC74  4B FF E7 C1 */	bl TRKMessageSend
/* 801F0E78 001EDC78  2C 03 00 00 */	cmpwi r3, 0
/* 801F0E7C 001EDC7C  3B DE FF FF */	addi r30, r30, -1
/* 801F0E80 001EDC80  41 82 02 1C */	beq lbl_801F109C
/* 801F0E84 001EDC84  2C 1E 00 00 */	cmpwi r30, 0
/* 801F0E88 001EDC88  41 81 FF E8 */	bgt lbl_801F0E70
/* 801F0E8C 001EDC8C  48 00 02 10 */	b lbl_801F109C
lbl_801F0E90:
/* 801F0E90 001EDC90  7F E3 FB 78 */	mr r3, r31
/* 801F0E94 001EDC94  38 80 00 01 */	li r4, 1
/* 801F0E98 001EDC98  4B FF F3 49 */	bl TRKResetBuffer
/* 801F0E9C 001EDC9C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0EA0 001EDCA0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0EA4 001EDCA4  40 80 00 24 */	bge lbl_801F0EC8
/* 801F0EA8 001EDCA8  38 03 00 01 */	addi r0, r3, 1
/* 801F0EAC 001EDCAC  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0EB0 001EDCB0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0EB4 001EDCB4  38 00 00 80 */	li r0, 0x80
/* 801F0EB8 001EDCB8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0EBC 001EDCBC  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0EC0 001EDCC0  38 03 00 01 */	addi r0, r3, 1
/* 801F0EC4 001EDCC4  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0EC8:
/* 801F0EC8 001EDCC8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0ECC 001EDCCC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0ED0 001EDCD0  40 80 00 24 */	bge lbl_801F0EF4
/* 801F0ED4 001EDCD4  38 03 00 01 */	addi r0, r3, 1
/* 801F0ED8 001EDCD8  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0EDC 001EDCDC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0EE0 001EDCE0  38 00 00 12 */	li r0, 0x12
/* 801F0EE4 001EDCE4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0EE8 001EDCE8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0EEC 001EDCEC  38 03 00 01 */	addi r0, r3, 1
/* 801F0EF0 001EDCF0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0EF4:
/* 801F0EF4 001EDCF4  3B C0 00 03 */	li r30, 3
lbl_801F0EF8:
/* 801F0EF8 001EDCF8  7F E3 FB 78 */	mr r3, r31
/* 801F0EFC 001EDCFC  4B FF E7 39 */	bl TRKMessageSend
/* 801F0F00 001EDD00  2C 03 00 00 */	cmpwi r3, 0
/* 801F0F04 001EDD04  3B DE FF FF */	addi r30, r30, -1
/* 801F0F08 001EDD08  41 82 01 94 */	beq lbl_801F109C
/* 801F0F0C 001EDD0C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F0F10 001EDD10  41 81 FF E8 */	bgt lbl_801F0EF8
/* 801F0F14 001EDD14  48 00 01 88 */	b lbl_801F109C
lbl_801F0F18:
/* 801F0F18 001EDD18  48 00 30 95 */	bl TRKTargetStopped
/* 801F0F1C 001EDD1C  2C 03 00 00 */	cmpwi r3, 0
/* 801F0F20 001EDD20  40 82 00 8C */	bne lbl_801F0FAC
/* 801F0F24 001EDD24  7F E3 FB 78 */	mr r3, r31
/* 801F0F28 001EDD28  38 80 00 01 */	li r4, 1
/* 801F0F2C 001EDD2C  4B FF F2 B5 */	bl TRKResetBuffer
/* 801F0F30 001EDD30  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0F34 001EDD34  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0F38 001EDD38  40 80 00 24 */	bge lbl_801F0F5C
/* 801F0F3C 001EDD3C  38 03 00 01 */	addi r0, r3, 1
/* 801F0F40 001EDD40  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0F44 001EDD44  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0F48 001EDD48  38 00 00 80 */	li r0, 0x80
/* 801F0F4C 001EDD4C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0F50 001EDD50  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0F54 001EDD54  38 03 00 01 */	addi r0, r3, 1
/* 801F0F58 001EDD58  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0F5C:
/* 801F0F5C 001EDD5C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0F60 001EDD60  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0F64 001EDD64  40 80 00 24 */	bge lbl_801F0F88
/* 801F0F68 001EDD68  38 03 00 01 */	addi r0, r3, 1
/* 801F0F6C 001EDD6C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0F70 001EDD70  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0F74 001EDD74  38 00 00 16 */	li r0, 0x16
/* 801F0F78 001EDD78  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0F7C 001EDD7C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0F80 001EDD80  38 03 00 01 */	addi r0, r3, 1
/* 801F0F84 001EDD84  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0F88:
/* 801F0F88 001EDD88  3B C0 00 03 */	li r30, 3
lbl_801F0F8C:
/* 801F0F8C 001EDD8C  7F E3 FB 78 */	mr r3, r31
/* 801F0F90 001EDD90  4B FF E6 A5 */	bl TRKMessageSend
/* 801F0F94 001EDD94  2C 03 00 00 */	cmpwi r3, 0
/* 801F0F98 001EDD98  3B DE FF FF */	addi r30, r30, -1
/* 801F0F9C 001EDD9C  41 82 01 00 */	beq lbl_801F109C
/* 801F0FA0 001EDDA0  2C 1E 00 00 */	cmpwi r30, 0
/* 801F0FA4 001EDDA4  41 81 FF E8 */	bgt lbl_801F0F8C
/* 801F0FA8 001EDDA8  48 00 00 F4 */	b lbl_801F109C
lbl_801F0FAC:
/* 801F0FAC 001EDDAC  7F E3 FB 78 */	mr r3, r31
/* 801F0FB0 001EDDB0  38 80 00 01 */	li r4, 1
/* 801F0FB4 001EDDB4  4B FF F2 2D */	bl TRKResetBuffer
/* 801F0FB8 001EDDB8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0FBC 001EDDBC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0FC0 001EDDC0  40 80 00 24 */	bge lbl_801F0FE4
/* 801F0FC4 001EDDC4  38 03 00 01 */	addi r0, r3, 1
/* 801F0FC8 001EDDC8  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0FCC 001EDDCC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0FD0 001EDDD0  38 00 00 80 */	li r0, 0x80
/* 801F0FD4 001EDDD4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F0FD8 001EDDD8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F0FDC 001EDDDC  38 03 00 01 */	addi r0, r3, 1
/* 801F0FE0 001EDDE0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F0FE4:
/* 801F0FE4 001EDDE4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F0FE8 001EDDE8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F0FEC 001EDDEC  40 80 00 24 */	bge lbl_801F1010
/* 801F0FF0 001EDDF0  38 03 00 01 */	addi r0, r3, 1
/* 801F0FF4 001EDDF4  7C 7F 1A 14 */	add r3, r31, r3
/* 801F0FF8 001EDDF8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F0FFC 001EDDFC  38 00 00 00 */	li r0, 0
/* 801F1000 001EDE00  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1004 001EDE04  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1008 001EDE08  38 03 00 01 */	addi r0, r3, 1
/* 801F100C 001EDE0C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1010:
/* 801F1010 001EDE10  3B C0 00 03 */	li r30, 3
lbl_801F1014:
/* 801F1014 001EDE14  7F E3 FB 78 */	mr r3, r31
/* 801F1018 001EDE18  4B FF E6 1D */	bl TRKMessageSend
/* 801F101C 001EDE1C  2C 03 00 00 */	cmpwi r3, 0
/* 801F1020 001EDE20  3B DE FF FF */	addi r30, r30, -1
/* 801F1024 001EDE24  41 82 00 0C */	beq lbl_801F1030
/* 801F1028 001EDE28  2C 1E 00 00 */	cmpwi r30, 0
/* 801F102C 001EDE2C  41 81 FF E8 */	bgt lbl_801F1014
lbl_801F1030:
/* 801F1030 001EDE30  2C 03 00 00 */	cmpwi r3, 0
/* 801F1034 001EDE34  40 82 00 68 */	bne lbl_801F109C
/* 801F1038 001EDE38  88 01 00 09 */	lbz r0, 9(r1)
/* 801F103C 001EDE3C  2C 00 00 10 */	cmpwi r0, 0x10
/* 801F1040 001EDE40  41 82 00 2C */	beq lbl_801F106C
/* 801F1044 001EDE44  40 80 00 1C */	bge lbl_801F1060
/* 801F1048 001EDE48  2C 00 00 01 */	cmpwi r0, 1
/* 801F104C 001EDE4C  41 82 00 38 */	beq lbl_801F1084
/* 801F1050 001EDE50  40 80 00 4C */	bge lbl_801F109C
/* 801F1054 001EDE54  2C 00 00 00 */	cmpwi r0, 0
/* 801F1058 001EDE58  40 80 00 14 */	bge lbl_801F106C
/* 801F105C 001EDE5C  48 00 00 40 */	b lbl_801F109C
lbl_801F1060:
/* 801F1060 001EDE60  2C 00 00 12 */	cmpwi r0, 0x12
/* 801F1064 001EDE64  40 80 00 38 */	bge lbl_801F109C
/* 801F1068 001EDE68  48 00 00 1C */	b lbl_801F1084
lbl_801F106C:
/* 801F106C 001EDE6C  20 00 00 10 */	subfic r0, r0, 0x10
/* 801F1070 001EDE70  88 61 00 08 */	lbz r3, 8(r1)
/* 801F1074 001EDE74  7C 00 00 34 */	cntlzw r0, r0
/* 801F1078 001EDE78  54 04 D9 7E */	srwi r4, r0, 5
/* 801F107C 001EDE7C  48 00 32 11 */	bl TRKTargetSingleStep
/* 801F1080 001EDE80  48 00 00 1C */	b lbl_801F109C
lbl_801F1084:
/* 801F1084 001EDE84  20 00 00 11 */	subfic r0, r0, 0x11
/* 801F1088 001EDE88  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F108C 001EDE8C  7C 00 00 34 */	cntlzw r0, r0
/* 801F1090 001EDE90  80 81 00 0C */	lwz r4, 0xc(r1)
/* 801F1094 001EDE94  54 05 D9 7E */	srwi r5, r0, 5
/* 801F1098 001EDE98  48 00 31 79 */	bl TRKTargetStepOutOfRange
lbl_801F109C:
/* 801F109C 001EDE9C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F10A0 001EDEA0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F10A4 001EDEA4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F10A8 001EDEA8  7C 08 03 A6 */	mtlr r0
/* 801F10AC 001EDEAC  38 21 00 20 */	addi r1, r1, 0x20
/* 801F10B0 001EDEB0  4E 80 00 20 */	blr 
/* 801F10B4 001EDEB4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F10B8 001EDEB8  7C 08 02 A6 */	mflr r0
/* 801F10BC 001EDEBC  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F10C0 001EDEC0  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F10C4 001EDEC4  7C 7F 1B 78 */	mr r31, r3
/* 801F10C8 001EDEC8  93 C1 00 08 */	stw r30, 8(r1)
/* 801F10CC 001EDECC  48 00 2E E1 */	bl TRKTargetStopped
/* 801F10D0 001EDED0  2C 03 00 00 */	cmpwi r3, 0
/* 801F10D4 001EDED4  40 82 00 8C */	bne lbl_801F1160
/* 801F10D8 001EDED8  7F E3 FB 78 */	mr r3, r31
/* 801F10DC 001EDEDC  38 80 00 01 */	li r4, 1
/* 801F10E0 001EDEE0  4B FF F1 01 */	bl TRKResetBuffer
/* 801F10E4 001EDEE4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F10E8 001EDEE8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F10EC 001EDEEC  40 80 00 24 */	bge lbl_801F1110
/* 801F10F0 001EDEF0  38 03 00 01 */	addi r0, r3, 1
/* 801F10F4 001EDEF4  7C 7F 1A 14 */	add r3, r31, r3
/* 801F10F8 001EDEF8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F10FC 001EDEFC  38 00 00 80 */	li r0, 0x80
/* 801F1100 001EDF00  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1104 001EDF04  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1108 001EDF08  38 03 00 01 */	addi r0, r3, 1
/* 801F110C 001EDF0C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1110:
/* 801F1110 001EDF10  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1114 001EDF14  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1118 001EDF18  40 80 00 24 */	bge lbl_801F113C
/* 801F111C 001EDF1C  38 03 00 01 */	addi r0, r3, 1
/* 801F1120 001EDF20  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1124 001EDF24  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1128 001EDF28  38 00 00 16 */	li r0, 0x16
/* 801F112C 001EDF2C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1130 001EDF30  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1134 001EDF34  38 03 00 01 */	addi r0, r3, 1
/* 801F1138 001EDF38  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F113C:
/* 801F113C 001EDF3C  3B C0 00 03 */	li r30, 3
lbl_801F1140:
/* 801F1140 001EDF40  7F E3 FB 78 */	mr r3, r31
/* 801F1144 001EDF44  4B FF E4 F1 */	bl TRKMessageSend
/* 801F1148 001EDF48  2C 03 00 00 */	cmpwi r3, 0
/* 801F114C 001EDF4C  3B DE FF FF */	addi r30, r30, -1
/* 801F1150 001EDF50  41 82 00 A0 */	beq lbl_801F11F0
/* 801F1154 001EDF54  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1158 001EDF58  41 81 FF E8 */	bgt lbl_801F1140
/* 801F115C 001EDF5C  48 00 00 94 */	b lbl_801F11F0
lbl_801F1160:
/* 801F1160 001EDF60  7F E3 FB 78 */	mr r3, r31
/* 801F1164 001EDF64  38 80 00 01 */	li r4, 1
/* 801F1168 001EDF68  4B FF F0 79 */	bl TRKResetBuffer
/* 801F116C 001EDF6C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1170 001EDF70  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1174 001EDF74  40 80 00 24 */	bge lbl_801F1198
/* 801F1178 001EDF78  38 03 00 01 */	addi r0, r3, 1
/* 801F117C 001EDF7C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1180 001EDF80  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1184 001EDF84  38 00 00 80 */	li r0, 0x80
/* 801F1188 001EDF88  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F118C 001EDF8C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1190 001EDF90  38 03 00 01 */	addi r0, r3, 1
/* 801F1194 001EDF94  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1198:
/* 801F1198 001EDF98  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F119C 001EDF9C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F11A0 001EDFA0  40 80 00 24 */	bge lbl_801F11C4
/* 801F11A4 001EDFA4  38 03 00 01 */	addi r0, r3, 1
/* 801F11A8 001EDFA8  7C 7F 1A 14 */	add r3, r31, r3
/* 801F11AC 001EDFAC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F11B0 001EDFB0  38 00 00 00 */	li r0, 0
/* 801F11B4 001EDFB4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F11B8 001EDFB8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F11BC 001EDFBC  38 03 00 01 */	addi r0, r3, 1
/* 801F11C0 001EDFC0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F11C4:
/* 801F11C4 001EDFC4  3B C0 00 03 */	li r30, 3
lbl_801F11C8:
/* 801F11C8 001EDFC8  7F E3 FB 78 */	mr r3, r31
/* 801F11CC 001EDFCC  4B FF E4 69 */	bl TRKMessageSend
/* 801F11D0 001EDFD0  2C 03 00 00 */	cmpwi r3, 0
/* 801F11D4 001EDFD4  3B DE FF FF */	addi r30, r30, -1
/* 801F11D8 001EDFD8  41 82 00 0C */	beq lbl_801F11E4
/* 801F11DC 001EDFDC  2C 1E 00 00 */	cmpwi r30, 0
/* 801F11E0 001EDFE0  41 81 FF E8 */	bgt lbl_801F11C8
lbl_801F11E4:
/* 801F11E4 001EDFE4  2C 03 00 00 */	cmpwi r3, 0
/* 801F11E8 001EDFE8  40 82 00 08 */	bne lbl_801F11F0
/* 801F11EC 001EDFEC  48 00 4F B9 */	bl TRKTargetContinue
lbl_801F11F0:
/* 801F11F0 001EDFF0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F11F4 001EDFF4  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F11F8 001EDFF8  83 C1 00 08 */	lwz r30, 8(r1)
/* 801F11FC 001EDFFC  7C 08 03 A6 */	mtlr r0
/* 801F1200 001EE000  38 21 00 10 */	addi r1, r1, 0x10
/* 801F1204 001EE004  4E 80 00 20 */	blr 
/* 801F1208 001EE008  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F120C 001EE00C  7C 08 02 A6 */	mflr r0
/* 801F1210 001EE010  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F1214 001EE014  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F1218 001EE018  7C 7F 1B 78 */	mr r31, r3
/* 801F121C 001EE01C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F1220 001EE020  80 03 00 08 */	lwz r0, 8(r3)
/* 801F1224 001EE024  28 00 00 0A */	cmplwi r0, 0xa
/* 801F1228 001EE028  41 82 00 88 */	beq lbl_801F12B0
/* 801F122C 001EE02C  38 80 00 01 */	li r4, 1
/* 801F1230 001EE030  4B FF EF B1 */	bl TRKResetBuffer
/* 801F1234 001EE034  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1238 001EE038  28 03 08 80 */	cmplwi r3, 0x880
/* 801F123C 001EE03C  40 80 00 24 */	bge lbl_801F1260
/* 801F1240 001EE040  38 03 00 01 */	addi r0, r3, 1
/* 801F1244 001EE044  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1248 001EE048  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F124C 001EE04C  38 00 00 80 */	li r0, 0x80
/* 801F1250 001EE050  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1254 001EE054  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1258 001EE058  38 03 00 01 */	addi r0, r3, 1
/* 801F125C 001EE05C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1260:
/* 801F1260 001EE060  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1264 001EE064  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1268 001EE068  40 80 00 24 */	bge lbl_801F128C
/* 801F126C 001EE06C  38 03 00 01 */	addi r0, r3, 1
/* 801F1270 001EE070  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1274 001EE074  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1278 001EE078  38 00 00 02 */	li r0, 2
/* 801F127C 001EE07C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1280 001EE080  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1284 001EE084  38 03 00 01 */	addi r0, r3, 1
/* 801F1288 001EE088  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F128C:
/* 801F128C 001EE08C  3B C0 00 03 */	li r30, 3
lbl_801F1290:
/* 801F1290 001EE090  7F E3 FB 78 */	mr r3, r31
/* 801F1294 001EE094  4B FF E3 A1 */	bl TRKMessageSend
/* 801F1298 001EE098  2C 03 00 00 */	cmpwi r3, 0
/* 801F129C 001EE09C  3B DE FF FF */	addi r30, r30, -1
/* 801F12A0 001EE0A0  41 82 02 48 */	beq lbl_801F14E8
/* 801F12A4 001EE0A4  2C 1E 00 00 */	cmpwi r30, 0
/* 801F12A8 001EE0A8  41 81 FF E8 */	bgt lbl_801F1290
/* 801F12AC 001EE0AC  48 00 02 3C */	b lbl_801F14E8
lbl_801F12B0:
/* 801F12B0 001EE0B0  38 80 00 00 */	li r4, 0
/* 801F12B4 001EE0B4  4B FF EE FD */	bl TRKSetBufferPosition
/* 801F12B8 001EE0B8  7F E3 FB 78 */	mr r3, r31
/* 801F12BC 001EE0BC  38 81 00 09 */	addi r4, r1, 9
/* 801F12C0 001EE0C0  4B FF E9 41 */	bl TRKReadBuffer1_ui8
/* 801F12C4 001EE0C4  7C 7E 1B 79 */	or. r30, r3, r3
/* 801F12C8 001EE0C8  40 82 00 14 */	bne lbl_801F12DC
/* 801F12CC 001EE0CC  7F E3 FB 78 */	mr r3, r31
/* 801F12D0 001EE0D0  38 81 00 08 */	addi r4, r1, 8
/* 801F12D4 001EE0D4  4B FF E9 2D */	bl TRKReadBuffer1_ui8
/* 801F12D8 001EE0D8  7C 7E 1B 78 */	mr r30, r3
lbl_801F12DC:
/* 801F12DC 001EE0DC  2C 1E 00 00 */	cmpwi r30, 0
/* 801F12E0 001EE0E0  40 82 00 14 */	bne lbl_801F12F4
/* 801F12E4 001EE0E4  7F E3 FB 78 */	mr r3, r31
/* 801F12E8 001EE0E8  38 81 00 10 */	addi r4, r1, 0x10
/* 801F12EC 001EE0EC  4B FF E7 95 */	bl TRKReadBuffer1_ui32
/* 801F12F0 001EE0F0  7C 7E 1B 78 */	mr r30, r3
lbl_801F12F4:
/* 801F12F4 001EE0F4  2C 1E 00 00 */	cmpwi r30, 0
/* 801F12F8 001EE0F8  40 82 00 14 */	bne lbl_801F130C
/* 801F12FC 001EE0FC  7F E3 FB 78 */	mr r3, r31
/* 801F1300 001EE100  38 81 00 0C */	addi r4, r1, 0xc
/* 801F1304 001EE104  4B FF E7 7D */	bl TRKReadBuffer1_ui32
/* 801F1308 001EE108  7C 7E 1B 78 */	mr r30, r3
lbl_801F130C:
/* 801F130C 001EE10C  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F1310 001EE110  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F1314 001EE114  7C 04 28 40 */	cmplw r4, r5
/* 801F1318 001EE118  40 81 00 8C */	ble lbl_801F13A4
/* 801F131C 001EE11C  7F E3 FB 78 */	mr r3, r31
/* 801F1320 001EE120  38 80 00 01 */	li r4, 1
/* 801F1324 001EE124  4B FF EE BD */	bl TRKResetBuffer
/* 801F1328 001EE128  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F132C 001EE12C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1330 001EE130  40 80 00 24 */	bge lbl_801F1354
/* 801F1334 001EE134  38 03 00 01 */	addi r0, r3, 1
/* 801F1338 001EE138  7C 7F 1A 14 */	add r3, r31, r3
/* 801F133C 001EE13C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1340 001EE140  38 00 00 80 */	li r0, 0x80
/* 801F1344 001EE144  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1348 001EE148  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F134C 001EE14C  38 03 00 01 */	addi r0, r3, 1
/* 801F1350 001EE150  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1354:
/* 801F1354 001EE154  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1358 001EE158  28 03 08 80 */	cmplwi r3, 0x880
/* 801F135C 001EE15C  40 80 00 24 */	bge lbl_801F1380
/* 801F1360 001EE160  38 03 00 01 */	addi r0, r3, 1
/* 801F1364 001EE164  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1368 001EE168  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F136C 001EE16C  38 00 00 13 */	li r0, 0x13
/* 801F1370 001EE170  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1374 001EE174  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1378 001EE178  38 03 00 01 */	addi r0, r3, 1
/* 801F137C 001EE17C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1380:
/* 801F1380 001EE180  3B C0 00 03 */	li r30, 3
lbl_801F1384:
/* 801F1384 001EE184  7F E3 FB 78 */	mr r3, r31
/* 801F1388 001EE188  4B FF E2 AD */	bl TRKMessageSend
/* 801F138C 001EE18C  2C 03 00 00 */	cmpwi r3, 0
/* 801F1390 001EE190  3B DE FF FF */	addi r30, r30, -1
/* 801F1394 001EE194  41 82 01 54 */	beq lbl_801F14E8
/* 801F1398 001EE198  2C 1E 00 00 */	cmpwi r30, 0
/* 801F139C 001EE19C  41 81 FF E8 */	bgt lbl_801F1384
/* 801F13A0 001EE1A0  48 00 01 48 */	b lbl_801F14E8
lbl_801F13A4:
/* 801F13A4 001EE1A4  2C 1E 00 00 */	cmpwi r30, 0
/* 801F13A8 001EE1A8  40 82 00 10 */	bne lbl_801F13B8
/* 801F13AC 001EE1AC  88 61 00 08 */	lbz r3, 8(r1)
/* 801F13B0 001EE1B0  48 00 2C 0D */	bl TRKTargetFlushCache
/* 801F13B4 001EE1B4  7C 7E 1B 78 */	mr r30, r3
lbl_801F13B8:
/* 801F13B8 001EE1B8  2C 1E 00 00 */	cmpwi r30, 0
/* 801F13BC 001EE1BC  40 82 00 68 */	bne lbl_801F1424
/* 801F13C0 001EE1C0  7F E3 FB 78 */	mr r3, r31
/* 801F13C4 001EE1C4  38 80 00 01 */	li r4, 1
/* 801F13C8 001EE1C8  4B FF EE 19 */	bl TRKResetBuffer
/* 801F13CC 001EE1CC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F13D0 001EE1D0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F13D4 001EE1D4  40 80 00 24 */	bge lbl_801F13F8
/* 801F13D8 001EE1D8  38 03 00 01 */	addi r0, r3, 1
/* 801F13DC 001EE1DC  7C 7F 1A 14 */	add r3, r31, r3
/* 801F13E0 001EE1E0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F13E4 001EE1E4  38 00 00 80 */	li r0, 0x80
/* 801F13E8 001EE1E8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F13EC 001EE1EC  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F13F0 001EE1F0  38 03 00 01 */	addi r0, r3, 1
/* 801F13F4 001EE1F4  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F13F8:
/* 801F13F8 001EE1F8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F13FC 001EE1FC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1400 001EE200  40 80 00 24 */	bge lbl_801F1424
/* 801F1404 001EE204  38 03 00 01 */	addi r0, r3, 1
/* 801F1408 001EE208  7C 7F 1A 14 */	add r3, r31, r3
/* 801F140C 001EE20C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1410 001EE210  38 00 00 00 */	li r0, 0
/* 801F1414 001EE214  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1418 001EE218  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F141C 001EE21C  38 03 00 01 */	addi r0, r3, 1
/* 801F1420 001EE220  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1424:
/* 801F1424 001EE224  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1428 001EE228  41 82 00 A0 */	beq lbl_801F14C8
/* 801F142C 001EE22C  2C 1E 07 03 */	cmpwi r30, 0x703
/* 801F1430 001EE230  41 82 00 08 */	beq lbl_801F1438
/* 801F1434 001EE234  48 00 00 0C */	b lbl_801F1440
lbl_801F1438:
/* 801F1438 001EE238  3B C0 00 12 */	li r30, 0x12
/* 801F143C 001EE23C  48 00 00 08 */	b lbl_801F1444
lbl_801F1440:
/* 801F1440 001EE240  3B C0 00 03 */	li r30, 3
lbl_801F1444:
/* 801F1444 001EE244  7F E3 FB 78 */	mr r3, r31
/* 801F1448 001EE248  38 80 00 01 */	li r4, 1
/* 801F144C 001EE24C  4B FF ED 95 */	bl TRKResetBuffer
/* 801F1450 001EE250  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1454 001EE254  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1458 001EE258  40 80 00 24 */	bge lbl_801F147C
/* 801F145C 001EE25C  38 03 00 01 */	addi r0, r3, 1
/* 801F1460 001EE260  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1464 001EE264  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1468 001EE268  38 00 00 80 */	li r0, 0x80
/* 801F146C 001EE26C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1470 001EE270  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1474 001EE274  38 03 00 01 */	addi r0, r3, 1
/* 801F1478 001EE278  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F147C:
/* 801F147C 001EE27C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1480 001EE280  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1484 001EE284  40 80 00 20 */	bge lbl_801F14A4
/* 801F1488 001EE288  38 03 00 01 */	addi r0, r3, 1
/* 801F148C 001EE28C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1490 001EE290  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1494 001EE294  9B C3 00 10 */	stb r30, 0x10(r3)
/* 801F1498 001EE298  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F149C 001EE29C  38 03 00 01 */	addi r0, r3, 1
/* 801F14A0 001EE2A0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F14A4:
/* 801F14A4 001EE2A4  3B C0 00 03 */	li r30, 3
lbl_801F14A8:
/* 801F14A8 001EE2A8  7F E3 FB 78 */	mr r3, r31
/* 801F14AC 001EE2AC  4B FF E1 89 */	bl TRKMessageSend
/* 801F14B0 001EE2B0  2C 03 00 00 */	cmpwi r3, 0
/* 801F14B4 001EE2B4  3B DE FF FF */	addi r30, r30, -1
/* 801F14B8 001EE2B8  41 82 00 30 */	beq lbl_801F14E8
/* 801F14BC 001EE2BC  2C 1E 00 00 */	cmpwi r30, 0
/* 801F14C0 001EE2C0  41 81 FF E8 */	bgt lbl_801F14A8
/* 801F14C4 001EE2C4  48 00 00 24 */	b lbl_801F14E8
lbl_801F14C8:
/* 801F14C8 001EE2C8  3B C0 00 03 */	li r30, 3
lbl_801F14CC:
/* 801F14CC 001EE2CC  7F E3 FB 78 */	mr r3, r31
/* 801F14D0 001EE2D0  4B FF E1 65 */	bl TRKMessageSend
/* 801F14D4 001EE2D4  2C 03 00 00 */	cmpwi r3, 0
/* 801F14D8 001EE2D8  3B DE FF FF */	addi r30, r30, -1
/* 801F14DC 001EE2DC  41 82 00 0C */	beq lbl_801F14E8
/* 801F14E0 001EE2E0  2C 1E 00 00 */	cmpwi r30, 0
/* 801F14E4 001EE2E4  41 81 FF E8 */	bgt lbl_801F14CC
lbl_801F14E8:
/* 801F14E8 001EE2E8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F14EC 001EE2EC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F14F0 001EE2F0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F14F4 001EE2F4  7C 08 03 A6 */	mtlr r0
/* 801F14F8 001EE2F8  38 21 00 20 */	addi r1, r1, 0x20
/* 801F14FC 001EE2FC  4E 80 00 20 */	blr 
/* 801F1500 001EE300  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F1504 001EE304  7C 08 02 A6 */	mflr r0
/* 801F1508 001EE308  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F150C 001EE30C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F1510 001EE310  7C 7F 1B 78 */	mr r31, r3
/* 801F1514 001EE314  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F1518 001EE318  80 03 00 08 */	lwz r0, 8(r3)
/* 801F151C 001EE31C  28 00 00 06 */	cmplwi r0, 6
/* 801F1520 001EE320  41 81 00 88 */	bgt lbl_801F15A8
/* 801F1524 001EE324  38 80 00 01 */	li r4, 1
/* 801F1528 001EE328  4B FF EC B9 */	bl TRKResetBuffer
/* 801F152C 001EE32C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1530 001EE330  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1534 001EE334  40 80 00 24 */	bge lbl_801F1558
/* 801F1538 001EE338  38 03 00 01 */	addi r0, r3, 1
/* 801F153C 001EE33C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1540 001EE340  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1544 001EE344  38 00 00 80 */	li r0, 0x80
/* 801F1548 001EE348  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F154C 001EE34C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1550 001EE350  38 03 00 01 */	addi r0, r3, 1
/* 801F1554 001EE354  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1558:
/* 801F1558 001EE358  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F155C 001EE35C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1560 001EE360  40 80 00 24 */	bge lbl_801F1584
/* 801F1564 001EE364  38 03 00 01 */	addi r0, r3, 1
/* 801F1568 001EE368  7C 7F 1A 14 */	add r3, r31, r3
/* 801F156C 001EE36C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1570 001EE370  38 00 00 02 */	li r0, 2
/* 801F1574 001EE374  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1578 001EE378  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F157C 001EE37C  38 03 00 01 */	addi r0, r3, 1
/* 801F1580 001EE380  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1584:
/* 801F1584 001EE384  3B C0 00 03 */	li r30, 3
lbl_801F1588:
/* 801F1588 001EE388  7F E3 FB 78 */	mr r3, r31
/* 801F158C 001EE38C  4B FF E0 A9 */	bl TRKMessageSend
/* 801F1590 001EE390  2C 03 00 00 */	cmpwi r3, 0
/* 801F1594 001EE394  3B DE FF FF */	addi r30, r30, -1
/* 801F1598 001EE398  41 82 03 18 */	beq lbl_801F18B0
/* 801F159C 001EE39C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F15A0 001EE3A0  41 81 FF E8 */	bgt lbl_801F1588
/* 801F15A4 001EE3A4  48 00 03 0C */	b lbl_801F18B0
lbl_801F15A8:
/* 801F15A8 001EE3A8  38 80 00 00 */	li r4, 0
/* 801F15AC 001EE3AC  4B FF EC 05 */	bl TRKSetBufferPosition
/* 801F15B0 001EE3B0  7F E3 FB 78 */	mr r3, r31
/* 801F15B4 001EE3B4  38 81 00 09 */	addi r4, r1, 9
/* 801F15B8 001EE3B8  4B FF E6 49 */	bl TRKReadBuffer1_ui8
/* 801F15BC 001EE3BC  2C 03 00 00 */	cmpwi r3, 0
/* 801F15C0 001EE3C0  40 82 00 10 */	bne lbl_801F15D0
/* 801F15C4 001EE3C4  7F E3 FB 78 */	mr r3, r31
/* 801F15C8 001EE3C8  38 81 00 08 */	addi r4, r1, 8
/* 801F15CC 001EE3CC  4B FF E6 35 */	bl TRKReadBuffer1_ui8
lbl_801F15D0:
/* 801F15D0 001EE3D0  2C 03 00 00 */	cmpwi r3, 0
/* 801F15D4 001EE3D4  40 82 00 10 */	bne lbl_801F15E4
/* 801F15D8 001EE3D8  7F E3 FB 78 */	mr r3, r31
/* 801F15DC 001EE3DC  38 81 00 0C */	addi r4, r1, 0xc
/* 801F15E0 001EE3E0  4B FF E5 69 */	bl TRKReadBuffer1_ui16
lbl_801F15E4:
/* 801F15E4 001EE3E4  2C 03 00 00 */	cmpwi r3, 0
/* 801F15E8 001EE3E8  40 82 00 10 */	bne lbl_801F15F8
/* 801F15EC 001EE3EC  7F E3 FB 78 */	mr r3, r31
/* 801F15F0 001EE3F0  38 81 00 0A */	addi r4, r1, 0xa
/* 801F15F4 001EE3F4  4B FF E5 55 */	bl TRKReadBuffer1_ui16
lbl_801F15F8:
/* 801F15F8 001EE3F8  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 801F15FC 001EE3FC  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 801F1600 001EE400  7C 03 20 40 */	cmplw r3, r4
/* 801F1604 001EE404  40 81 00 8C */	ble lbl_801F1690
/* 801F1608 001EE408  7F E3 FB 78 */	mr r3, r31
/* 801F160C 001EE40C  38 80 00 01 */	li r4, 1
/* 801F1610 001EE410  4B FF EB D1 */	bl TRKResetBuffer
/* 801F1614 001EE414  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1618 001EE418  28 03 08 80 */	cmplwi r3, 0x880
/* 801F161C 001EE41C  40 80 00 24 */	bge lbl_801F1640
/* 801F1620 001EE420  38 03 00 01 */	addi r0, r3, 1
/* 801F1624 001EE424  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1628 001EE428  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F162C 001EE42C  38 00 00 80 */	li r0, 0x80
/* 801F1630 001EE430  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1634 001EE434  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1638 001EE438  38 03 00 01 */	addi r0, r3, 1
/* 801F163C 001EE43C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1640:
/* 801F1640 001EE440  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1644 001EE444  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1648 001EE448  40 80 00 24 */	bge lbl_801F166C
/* 801F164C 001EE44C  38 03 00 01 */	addi r0, r3, 1
/* 801F1650 001EE450  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1654 001EE454  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1658 001EE458  38 00 00 14 */	li r0, 0x14
/* 801F165C 001EE45C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1660 001EE460  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1664 001EE464  38 03 00 01 */	addi r0, r3, 1
/* 801F1668 001EE468  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F166C:
/* 801F166C 001EE46C  3B C0 00 03 */	li r30, 3
lbl_801F1670:
/* 801F1670 001EE470  7F E3 FB 78 */	mr r3, r31
/* 801F1674 001EE474  4B FF DF C1 */	bl TRKMessageSend
/* 801F1678 001EE478  2C 03 00 00 */	cmpwi r3, 0
/* 801F167C 001EE47C  3B DE FF FF */	addi r30, r30, -1
/* 801F1680 001EE480  41 82 02 30 */	beq lbl_801F18B0
/* 801F1684 001EE484  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1688 001EE488  41 81 FF E8 */	bgt lbl_801F1670
/* 801F168C 001EE48C  48 00 02 24 */	b lbl_801F18B0
lbl_801F1690:
/* 801F1690 001EE490  88 01 00 08 */	lbz r0, 8(r1)
/* 801F1694 001EE494  2C 00 00 02 */	cmpwi r0, 2
/* 801F1698 001EE498  41 82 00 54 */	beq lbl_801F16EC
/* 801F169C 001EE49C  40 80 00 14 */	bge lbl_801F16B0
/* 801F16A0 001EE4A0  2C 00 00 00 */	cmpwi r0, 0
/* 801F16A4 001EE4A4  41 82 00 18 */	beq lbl_801F16BC
/* 801F16A8 001EE4A8  40 80 00 2C */	bge lbl_801F16D4
/* 801F16AC 001EE4AC  48 00 00 70 */	b lbl_801F171C
lbl_801F16B0:
/* 801F16B0 001EE4B0  2C 00 00 04 */	cmpwi r0, 4
/* 801F16B4 001EE4B4  40 80 00 68 */	bge lbl_801F171C
/* 801F16B8 001EE4B8  48 00 00 4C */	b lbl_801F1704
lbl_801F16BC:
/* 801F16BC 001EE4BC  7F E5 FB 78 */	mr r5, r31
/* 801F16C0 001EE4C0  38 C1 00 10 */	addi r6, r1, 0x10
/* 801F16C4 001EE4C4  38 E0 00 00 */	li r7, 0
/* 801F16C8 001EE4C8  48 00 3B 55 */	bl TRKTargetAccessDefault
/* 801F16CC 001EE4CC  7C 7E 1B 78 */	mr r30, r3
/* 801F16D0 001EE4D0  48 00 00 50 */	b lbl_801F1720
lbl_801F16D4:
/* 801F16D4 001EE4D4  7F E5 FB 78 */	mr r5, r31
/* 801F16D8 001EE4D8  38 C1 00 10 */	addi r6, r1, 0x10
/* 801F16DC 001EE4DC  38 E0 00 00 */	li r7, 0
/* 801F16E0 001EE4E0  48 00 36 71 */	bl TRKTargetAccessFP
/* 801F16E4 001EE4E4  7C 7E 1B 78 */	mr r30, r3
/* 801F16E8 001EE4E8  48 00 00 38 */	b lbl_801F1720
lbl_801F16EC:
/* 801F16EC 001EE4EC  7F E5 FB 78 */	mr r5, r31
/* 801F16F0 001EE4F0  38 C1 00 10 */	addi r6, r1, 0x10
/* 801F16F4 001EE4F4  38 E0 00 00 */	li r7, 0
/* 801F16F8 001EE4F8  48 00 34 E9 */	bl TRKTargetAccessExtended1
/* 801F16FC 001EE4FC  7C 7E 1B 78 */	mr r30, r3
/* 801F1700 001EE500  48 00 00 20 */	b lbl_801F1720
lbl_801F1704:
/* 801F1704 001EE504  7F E5 FB 78 */	mr r5, r31
/* 801F1708 001EE508  38 C1 00 10 */	addi r6, r1, 0x10
/* 801F170C 001EE50C  38 E0 00 00 */	li r7, 0
/* 801F1710 001EE510  48 00 30 99 */	bl TRKTargetAccessExtended2
/* 801F1714 001EE514  7C 7E 1B 78 */	mr r30, r3
/* 801F1718 001EE518  48 00 00 08 */	b lbl_801F1720
lbl_801F171C:
/* 801F171C 001EE51C  3B C0 07 03 */	li r30, 0x703
lbl_801F1720:
/* 801F1720 001EE520  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1724 001EE524  40 82 00 68 */	bne lbl_801F178C
/* 801F1728 001EE528  7F E3 FB 78 */	mr r3, r31
/* 801F172C 001EE52C  38 80 00 01 */	li r4, 1
/* 801F1730 001EE530  4B FF EA B1 */	bl TRKResetBuffer
/* 801F1734 001EE534  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1738 001EE538  28 03 08 80 */	cmplwi r3, 0x880
/* 801F173C 001EE53C  40 80 00 24 */	bge lbl_801F1760
/* 801F1740 001EE540  38 03 00 01 */	addi r0, r3, 1
/* 801F1744 001EE544  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1748 001EE548  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F174C 001EE54C  38 00 00 80 */	li r0, 0x80
/* 801F1750 001EE550  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1754 001EE554  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1758 001EE558  38 03 00 01 */	addi r0, r3, 1
/* 801F175C 001EE55C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1760:
/* 801F1760 001EE560  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1764 001EE564  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1768 001EE568  40 80 00 24 */	bge lbl_801F178C
/* 801F176C 001EE56C  38 03 00 01 */	addi r0, r3, 1
/* 801F1770 001EE570  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1774 001EE574  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1778 001EE578  38 00 00 00 */	li r0, 0
/* 801F177C 001EE57C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1780 001EE580  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1784 001EE584  38 03 00 01 */	addi r0, r3, 1
/* 801F1788 001EE588  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F178C:
/* 801F178C 001EE58C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1790 001EE590  41 82 01 00 */	beq lbl_801F1890
/* 801F1794 001EE594  2C 1E 07 03 */	cmpwi r30, 0x703
/* 801F1798 001EE598  41 82 00 38 */	beq lbl_801F17D0
/* 801F179C 001EE59C  40 80 00 1C */	bge lbl_801F17B8
/* 801F17A0 001EE5A0  2C 1E 07 01 */	cmpwi r30, 0x701
/* 801F17A4 001EE5A4  41 82 00 34 */	beq lbl_801F17D8
/* 801F17A8 001EE5A8  40 80 00 40 */	bge lbl_801F17E8
/* 801F17AC 001EE5AC  2C 1E 03 02 */	cmpwi r30, 0x302
/* 801F17B0 001EE5B0  41 82 00 30 */	beq lbl_801F17E0
/* 801F17B4 001EE5B4  48 00 00 54 */	b lbl_801F1808
lbl_801F17B8:
/* 801F17B8 001EE5B8  2C 1E 07 06 */	cmpwi r30, 0x706
/* 801F17BC 001EE5BC  41 82 00 44 */	beq lbl_801F1800
/* 801F17C0 001EE5C0  40 80 00 48 */	bge lbl_801F1808
/* 801F17C4 001EE5C4  2C 1E 07 05 */	cmpwi r30, 0x705
/* 801F17C8 001EE5C8  40 80 00 30 */	bge lbl_801F17F8
/* 801F17CC 001EE5CC  48 00 00 24 */	b lbl_801F17F0
lbl_801F17D0:
/* 801F17D0 001EE5D0  3B C0 00 12 */	li r30, 0x12
/* 801F17D4 001EE5D4  48 00 00 38 */	b lbl_801F180C
lbl_801F17D8:
/* 801F17D8 001EE5D8  3B C0 00 14 */	li r30, 0x14
/* 801F17DC 001EE5DC  48 00 00 30 */	b lbl_801F180C
lbl_801F17E0:
/* 801F17E0 001EE5E0  3B C0 00 02 */	li r30, 2
/* 801F17E4 001EE5E4  48 00 00 28 */	b lbl_801F180C
lbl_801F17E8:
/* 801F17E8 001EE5E8  3B C0 00 15 */	li r30, 0x15
/* 801F17EC 001EE5EC  48 00 00 20 */	b lbl_801F180C
lbl_801F17F0:
/* 801F17F0 001EE5F0  3B C0 00 21 */	li r30, 0x21
/* 801F17F4 001EE5F4  48 00 00 18 */	b lbl_801F180C
lbl_801F17F8:
/* 801F17F8 001EE5F8  3B C0 00 22 */	li r30, 0x22
/* 801F17FC 001EE5FC  48 00 00 10 */	b lbl_801F180C
lbl_801F1800:
/* 801F1800 001EE600  3B C0 00 20 */	li r30, 0x20
/* 801F1804 001EE604  48 00 00 08 */	b lbl_801F180C
lbl_801F1808:
/* 801F1808 001EE608  3B C0 00 03 */	li r30, 3
lbl_801F180C:
/* 801F180C 001EE60C  7F E3 FB 78 */	mr r3, r31
/* 801F1810 001EE610  38 80 00 01 */	li r4, 1
/* 801F1814 001EE614  4B FF E9 CD */	bl TRKResetBuffer
/* 801F1818 001EE618  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F181C 001EE61C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1820 001EE620  40 80 00 24 */	bge lbl_801F1844
/* 801F1824 001EE624  38 03 00 01 */	addi r0, r3, 1
/* 801F1828 001EE628  7C 7F 1A 14 */	add r3, r31, r3
/* 801F182C 001EE62C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1830 001EE630  38 00 00 80 */	li r0, 0x80
/* 801F1834 001EE634  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1838 001EE638  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F183C 001EE63C  38 03 00 01 */	addi r0, r3, 1
/* 801F1840 001EE640  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1844:
/* 801F1844 001EE644  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1848 001EE648  28 03 08 80 */	cmplwi r3, 0x880
/* 801F184C 001EE64C  40 80 00 20 */	bge lbl_801F186C
/* 801F1850 001EE650  38 03 00 01 */	addi r0, r3, 1
/* 801F1854 001EE654  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1858 001EE658  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F185C 001EE65C  9B C3 00 10 */	stb r30, 0x10(r3)
/* 801F1860 001EE660  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1864 001EE664  38 03 00 01 */	addi r0, r3, 1
/* 801F1868 001EE668  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F186C:
/* 801F186C 001EE66C  3B C0 00 03 */	li r30, 3
lbl_801F1870:
/* 801F1870 001EE670  7F E3 FB 78 */	mr r3, r31
/* 801F1874 001EE674  4B FF DD C1 */	bl TRKMessageSend
/* 801F1878 001EE678  2C 03 00 00 */	cmpwi r3, 0
/* 801F187C 001EE67C  3B DE FF FF */	addi r30, r30, -1
/* 801F1880 001EE680  41 82 00 30 */	beq lbl_801F18B0
/* 801F1884 001EE684  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1888 001EE688  41 81 FF E8 */	bgt lbl_801F1870
/* 801F188C 001EE68C  48 00 00 24 */	b lbl_801F18B0
lbl_801F1890:
/* 801F1890 001EE690  3B C0 00 03 */	li r30, 3
lbl_801F1894:
/* 801F1894 001EE694  7F E3 FB 78 */	mr r3, r31
/* 801F1898 001EE698  4B FF DD 9D */	bl TRKMessageSend
/* 801F189C 001EE69C  2C 03 00 00 */	cmpwi r3, 0
/* 801F18A0 001EE6A0  3B DE FF FF */	addi r30, r30, -1
/* 801F18A4 001EE6A4  41 82 00 0C */	beq lbl_801F18B0
/* 801F18A8 001EE6A8  2C 1E 00 00 */	cmpwi r30, 0
/* 801F18AC 001EE6AC  41 81 FF E8 */	bgt lbl_801F1894
lbl_801F18B0:
/* 801F18B0 001EE6B0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F18B4 001EE6B4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F18B8 001EE6B8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F18BC 001EE6BC  7C 08 03 A6 */	mtlr r0
/* 801F18C0 001EE6C0  38 21 00 20 */	addi r1, r1, 0x20
/* 801F18C4 001EE6C4  4E 80 00 20 */	blr 
/* 801F18C8 001EE6C8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F18CC 001EE6CC  7C 08 02 A6 */	mflr r0
/* 801F18D0 001EE6D0  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F18D4 001EE6D4  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F18D8 001EE6D8  7C 7F 1B 78 */	mr r31, r3
/* 801F18DC 001EE6DC  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F18E0 001EE6E0  80 03 00 08 */	lwz r0, 8(r3)
/* 801F18E4 001EE6E4  28 00 00 06 */	cmplwi r0, 6
/* 801F18E8 001EE6E8  41 82 00 88 */	beq lbl_801F1970
/* 801F18EC 001EE6EC  38 80 00 01 */	li r4, 1
/* 801F18F0 001EE6F0  4B FF E8 F1 */	bl TRKResetBuffer
/* 801F18F4 001EE6F4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F18F8 001EE6F8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F18FC 001EE6FC  40 80 00 24 */	bge lbl_801F1920
/* 801F1900 001EE700  38 03 00 01 */	addi r0, r3, 1
/* 801F1904 001EE704  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1908 001EE708  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F190C 001EE70C  38 00 00 80 */	li r0, 0x80
/* 801F1910 001EE710  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1914 001EE714  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1918 001EE718  38 03 00 01 */	addi r0, r3, 1
/* 801F191C 001EE71C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1920:
/* 801F1920 001EE720  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1924 001EE724  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1928 001EE728  40 80 00 24 */	bge lbl_801F194C
/* 801F192C 001EE72C  38 03 00 01 */	addi r0, r3, 1
/* 801F1930 001EE730  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1934 001EE734  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1938 001EE738  38 00 00 02 */	li r0, 2
/* 801F193C 001EE73C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1940 001EE740  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1944 001EE744  38 03 00 01 */	addi r0, r3, 1
/* 801F1948 001EE748  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F194C:
/* 801F194C 001EE74C  3B C0 00 03 */	li r30, 3
lbl_801F1950:
/* 801F1950 001EE750  7F E3 FB 78 */	mr r3, r31
/* 801F1954 001EE754  4B FF DC E1 */	bl TRKMessageSend
/* 801F1958 001EE758  2C 03 00 00 */	cmpwi r3, 0
/* 801F195C 001EE75C  3B DE FF FF */	addi r30, r30, -1
/* 801F1960 001EE760  41 82 03 1C */	beq lbl_801F1C7C
/* 801F1964 001EE764  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1968 001EE768  41 81 FF E8 */	bgt lbl_801F1950
/* 801F196C 001EE76C  48 00 03 10 */	b lbl_801F1C7C
lbl_801F1970:
/* 801F1970 001EE770  38 80 00 00 */	li r4, 0
/* 801F1974 001EE774  4B FF E8 3D */	bl TRKSetBufferPosition
/* 801F1978 001EE778  7F E3 FB 78 */	mr r3, r31
/* 801F197C 001EE77C  38 81 00 09 */	addi r4, r1, 9
/* 801F1980 001EE780  4B FF E2 81 */	bl TRKReadBuffer1_ui8
/* 801F1984 001EE784  2C 03 00 00 */	cmpwi r3, 0
/* 801F1988 001EE788  40 82 00 10 */	bne lbl_801F1998
/* 801F198C 001EE78C  7F E3 FB 78 */	mr r3, r31
/* 801F1990 001EE790  38 81 00 08 */	addi r4, r1, 8
/* 801F1994 001EE794  4B FF E2 6D */	bl TRKReadBuffer1_ui8
lbl_801F1998:
/* 801F1998 001EE798  2C 03 00 00 */	cmpwi r3, 0
/* 801F199C 001EE79C  40 82 00 10 */	bne lbl_801F19AC
/* 801F19A0 001EE7A0  7F E3 FB 78 */	mr r3, r31
/* 801F19A4 001EE7A4  38 81 00 0C */	addi r4, r1, 0xc
/* 801F19A8 001EE7A8  4B FF E1 A1 */	bl TRKReadBuffer1_ui16
lbl_801F19AC:
/* 801F19AC 001EE7AC  2C 03 00 00 */	cmpwi r3, 0
/* 801F19B0 001EE7B0  40 82 00 10 */	bne lbl_801F19C0
/* 801F19B4 001EE7B4  7F E3 FB 78 */	mr r3, r31
/* 801F19B8 001EE7B8  38 81 00 0A */	addi r4, r1, 0xa
/* 801F19BC 001EE7BC  4B FF E1 8D */	bl TRKReadBuffer1_ui16
lbl_801F19C0:
/* 801F19C0 001EE7C0  A0 81 00 0C */	lhz r4, 0xc(r1)
/* 801F19C4 001EE7C4  A0 01 00 0A */	lhz r0, 0xa(r1)
/* 801F19C8 001EE7C8  7C 04 00 40 */	cmplw r4, r0
/* 801F19CC 001EE7CC  40 81 00 8C */	ble lbl_801F1A58
/* 801F19D0 001EE7D0  7F E3 FB 78 */	mr r3, r31
/* 801F19D4 001EE7D4  38 80 00 01 */	li r4, 1
/* 801F19D8 001EE7D8  4B FF E8 09 */	bl TRKResetBuffer
/* 801F19DC 001EE7DC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F19E0 001EE7E0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F19E4 001EE7E4  40 80 00 24 */	bge lbl_801F1A08
/* 801F19E8 001EE7E8  38 03 00 01 */	addi r0, r3, 1
/* 801F19EC 001EE7EC  7C 7F 1A 14 */	add r3, r31, r3
/* 801F19F0 001EE7F0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F19F4 001EE7F4  38 00 00 80 */	li r0, 0x80
/* 801F19F8 001EE7F8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F19FC 001EE7FC  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1A00 001EE800  38 03 00 01 */	addi r0, r3, 1
/* 801F1A04 001EE804  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1A08:
/* 801F1A08 001EE808  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1A0C 001EE80C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1A10 001EE810  40 80 00 24 */	bge lbl_801F1A34
/* 801F1A14 001EE814  38 03 00 01 */	addi r0, r3, 1
/* 801F1A18 001EE818  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1A1C 001EE81C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1A20 001EE820  38 00 00 14 */	li r0, 0x14
/* 801F1A24 001EE824  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1A28 001EE828  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1A2C 001EE82C  38 03 00 01 */	addi r0, r3, 1
/* 801F1A30 001EE830  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1A34:
/* 801F1A34 001EE834  3B C0 00 03 */	li r30, 3
lbl_801F1A38:
/* 801F1A38 001EE838  7F E3 FB 78 */	mr r3, r31
/* 801F1A3C 001EE83C  4B FF DB F9 */	bl TRKMessageSend
/* 801F1A40 001EE840  2C 03 00 00 */	cmpwi r3, 0
/* 801F1A44 001EE844  3B DE FF FF */	addi r30, r30, -1
/* 801F1A48 001EE848  41 82 02 34 */	beq lbl_801F1C7C
/* 801F1A4C 001EE84C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1A50 001EE850  41 81 FF E8 */	bgt lbl_801F1A38
/* 801F1A54 001EE854  48 00 02 28 */	b lbl_801F1C7C
lbl_801F1A58:
/* 801F1A58 001EE858  2C 03 00 00 */	cmpwi r3, 0
/* 801F1A5C 001EE85C  40 82 00 68 */	bne lbl_801F1AC4
/* 801F1A60 001EE860  7F E3 FB 78 */	mr r3, r31
/* 801F1A64 001EE864  38 80 00 01 */	li r4, 1
/* 801F1A68 001EE868  4B FF E7 79 */	bl TRKResetBuffer
/* 801F1A6C 001EE86C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1A70 001EE870  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1A74 001EE874  40 80 00 24 */	bge lbl_801F1A98
/* 801F1A78 001EE878  38 03 00 01 */	addi r0, r3, 1
/* 801F1A7C 001EE87C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1A80 001EE880  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1A84 001EE884  38 00 00 80 */	li r0, 0x80
/* 801F1A88 001EE888  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1A8C 001EE88C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1A90 001EE890  38 03 00 01 */	addi r0, r3, 1
/* 801F1A94 001EE894  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1A98:
/* 801F1A98 001EE898  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1A9C 001EE89C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1AA0 001EE8A0  40 80 00 24 */	bge lbl_801F1AC4
/* 801F1AA4 001EE8A4  38 03 00 01 */	addi r0, r3, 1
/* 801F1AA8 001EE8A8  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1AAC 001EE8AC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1AB0 001EE8B0  38 00 00 00 */	li r0, 0
/* 801F1AB4 001EE8B4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1AB8 001EE8B8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1ABC 001EE8BC  38 03 00 01 */	addi r0, r3, 1
/* 801F1AC0 001EE8C0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1AC4:
/* 801F1AC4 001EE8C4  88 01 00 08 */	lbz r0, 8(r1)
/* 801F1AC8 001EE8C8  54 00 07 7E */	clrlwi r0, r0, 0x1d
/* 801F1ACC 001EE8CC  2C 00 00 02 */	cmpwi r0, 2
/* 801F1AD0 001EE8D0  41 82 00 5C */	beq lbl_801F1B2C
/* 801F1AD4 001EE8D4  40 80 00 14 */	bge lbl_801F1AE8
/* 801F1AD8 001EE8D8  2C 00 00 00 */	cmpwi r0, 0
/* 801F1ADC 001EE8DC  41 82 00 18 */	beq lbl_801F1AF4
/* 801F1AE0 001EE8E0  40 80 00 30 */	bge lbl_801F1B10
/* 801F1AE4 001EE8E4  48 00 00 80 */	b lbl_801F1B64
lbl_801F1AE8:
/* 801F1AE8 001EE8E8  2C 00 00 04 */	cmpwi r0, 4
/* 801F1AEC 001EE8EC  40 80 00 78 */	bge lbl_801F1B64
/* 801F1AF0 001EE8F0  48 00 00 58 */	b lbl_801F1B48
lbl_801F1AF4:
/* 801F1AF4 001EE8F4  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 801F1AF8 001EE8F8  7F E5 FB 78 */	mr r5, r31
/* 801F1AFC 001EE8FC  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 801F1B00 001EE900  38 C1 00 10 */	addi r6, r1, 0x10
/* 801F1B04 001EE904  38 E0 00 01 */	li r7, 1
/* 801F1B08 001EE908  48 00 37 15 */	bl TRKTargetAccessDefault
/* 801F1B0C 001EE90C  48 00 00 5C */	b lbl_801F1B68
lbl_801F1B10:
/* 801F1B10 001EE910  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 801F1B14 001EE914  7F E5 FB 78 */	mr r5, r31
/* 801F1B18 001EE918  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 801F1B1C 001EE91C  38 C1 00 10 */	addi r6, r1, 0x10
/* 801F1B20 001EE920  38 E0 00 01 */	li r7, 1
/* 801F1B24 001EE924  48 00 32 2D */	bl TRKTargetAccessFP
/* 801F1B28 001EE928  48 00 00 40 */	b lbl_801F1B68
lbl_801F1B2C:
/* 801F1B2C 001EE92C  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 801F1B30 001EE930  7F E5 FB 78 */	mr r5, r31
/* 801F1B34 001EE934  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 801F1B38 001EE938  38 C1 00 10 */	addi r6, r1, 0x10
/* 801F1B3C 001EE93C  38 E0 00 01 */	li r7, 1
/* 801F1B40 001EE940  48 00 30 A1 */	bl TRKTargetAccessExtended1
/* 801F1B44 001EE944  48 00 00 24 */	b lbl_801F1B68
lbl_801F1B48:
/* 801F1B48 001EE948  A0 61 00 0C */	lhz r3, 0xc(r1)
/* 801F1B4C 001EE94C  7F E5 FB 78 */	mr r5, r31
/* 801F1B50 001EE950  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 801F1B54 001EE954  38 C1 00 10 */	addi r6, r1, 0x10
/* 801F1B58 001EE958  38 E0 00 01 */	li r7, 1
/* 801F1B5C 001EE95C  48 00 2C 4D */	bl TRKTargetAccessExtended2
/* 801F1B60 001EE960  48 00 00 08 */	b lbl_801F1B68
lbl_801F1B64:
/* 801F1B64 001EE964  38 60 07 03 */	li r3, 0x703
lbl_801F1B68:
/* 801F1B68 001EE968  2C 03 00 00 */	cmpwi r3, 0
/* 801F1B6C 001EE96C  41 82 00 F0 */	beq lbl_801F1C5C
/* 801F1B70 001EE970  2C 03 07 04 */	cmpwi r3, 0x704
/* 801F1B74 001EE974  41 82 00 48 */	beq lbl_801F1BBC
/* 801F1B78 001EE978  40 80 00 1C */	bge lbl_801F1B94
/* 801F1B7C 001EE97C  2C 03 07 02 */	cmpwi r3, 0x702
/* 801F1B80 001EE980  41 82 00 34 */	beq lbl_801F1BB4
/* 801F1B84 001EE984  40 80 00 20 */	bge lbl_801F1BA4
/* 801F1B88 001EE988  2C 03 07 01 */	cmpwi r3, 0x701
/* 801F1B8C 001EE98C  40 80 00 20 */	bge lbl_801F1BAC
/* 801F1B90 001EE990  48 00 00 44 */	b lbl_801F1BD4
lbl_801F1B94:
/* 801F1B94 001EE994  2C 03 07 06 */	cmpwi r3, 0x706
/* 801F1B98 001EE998  41 82 00 34 */	beq lbl_801F1BCC
/* 801F1B9C 001EE99C  40 80 00 38 */	bge lbl_801F1BD4
/* 801F1BA0 001EE9A0  48 00 00 24 */	b lbl_801F1BC4
lbl_801F1BA4:
/* 801F1BA4 001EE9A4  3B C0 00 12 */	li r30, 0x12
/* 801F1BA8 001EE9A8  48 00 00 30 */	b lbl_801F1BD8
lbl_801F1BAC:
/* 801F1BAC 001EE9AC  3B C0 00 14 */	li r30, 0x14
/* 801F1BB0 001EE9B0  48 00 00 28 */	b lbl_801F1BD8
lbl_801F1BB4:
/* 801F1BB4 001EE9B4  3B C0 00 15 */	li r30, 0x15
/* 801F1BB8 001EE9B8  48 00 00 20 */	b lbl_801F1BD8
lbl_801F1BBC:
/* 801F1BBC 001EE9BC  3B C0 00 21 */	li r30, 0x21
/* 801F1BC0 001EE9C0  48 00 00 18 */	b lbl_801F1BD8
lbl_801F1BC4:
/* 801F1BC4 001EE9C4  3B C0 00 22 */	li r30, 0x22
/* 801F1BC8 001EE9C8  48 00 00 10 */	b lbl_801F1BD8
lbl_801F1BCC:
/* 801F1BCC 001EE9CC  3B C0 00 20 */	li r30, 0x20
/* 801F1BD0 001EE9D0  48 00 00 08 */	b lbl_801F1BD8
lbl_801F1BD4:
/* 801F1BD4 001EE9D4  3B C0 00 03 */	li r30, 3
lbl_801F1BD8:
/* 801F1BD8 001EE9D8  7F E3 FB 78 */	mr r3, r31
/* 801F1BDC 001EE9DC  38 80 00 01 */	li r4, 1
/* 801F1BE0 001EE9E0  4B FF E6 01 */	bl TRKResetBuffer
/* 801F1BE4 001EE9E4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1BE8 001EE9E8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1BEC 001EE9EC  40 80 00 24 */	bge lbl_801F1C10
/* 801F1BF0 001EE9F0  38 03 00 01 */	addi r0, r3, 1
/* 801F1BF4 001EE9F4  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1BF8 001EE9F8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1BFC 001EE9FC  38 00 00 80 */	li r0, 0x80
/* 801F1C00 001EEA00  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1C04 001EEA04  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1C08 001EEA08  38 03 00 01 */	addi r0, r3, 1
/* 801F1C0C 001EEA0C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1C10:
/* 801F1C10 001EEA10  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1C14 001EEA14  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1C18 001EEA18  40 80 00 20 */	bge lbl_801F1C38
/* 801F1C1C 001EEA1C  38 03 00 01 */	addi r0, r3, 1
/* 801F1C20 001EEA20  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1C24 001EEA24  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1C28 001EEA28  9B C3 00 10 */	stb r30, 0x10(r3)
/* 801F1C2C 001EEA2C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1C30 001EEA30  38 03 00 01 */	addi r0, r3, 1
/* 801F1C34 001EEA34  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1C38:
/* 801F1C38 001EEA38  3B C0 00 03 */	li r30, 3
lbl_801F1C3C:
/* 801F1C3C 001EEA3C  7F E3 FB 78 */	mr r3, r31
/* 801F1C40 001EEA40  4B FF D9 F5 */	bl TRKMessageSend
/* 801F1C44 001EEA44  2C 03 00 00 */	cmpwi r3, 0
/* 801F1C48 001EEA48  3B DE FF FF */	addi r30, r30, -1
/* 801F1C4C 001EEA4C  41 82 00 30 */	beq lbl_801F1C7C
/* 801F1C50 001EEA50  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1C54 001EEA54  41 81 FF E8 */	bgt lbl_801F1C3C
/* 801F1C58 001EEA58  48 00 00 24 */	b lbl_801F1C7C
lbl_801F1C5C:
/* 801F1C5C 001EEA5C  3B C0 00 03 */	li r30, 3
lbl_801F1C60:
/* 801F1C60 001EEA60  7F E3 FB 78 */	mr r3, r31
/* 801F1C64 001EEA64  4B FF D9 D1 */	bl TRKMessageSend
/* 801F1C68 001EEA68  2C 03 00 00 */	cmpwi r3, 0
/* 801F1C6C 001EEA6C  3B DE FF FF */	addi r30, r30, -1
/* 801F1C70 001EEA70  41 82 00 0C */	beq lbl_801F1C7C
/* 801F1C74 001EEA74  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1C78 001EEA78  41 81 FF E8 */	bgt lbl_801F1C60
lbl_801F1C7C:
/* 801F1C7C 001EEA7C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F1C80 001EEA80  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F1C84 001EEA84  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F1C88 001EEA88  7C 08 03 A6 */	mtlr r0
/* 801F1C8C 001EEA8C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F1C90 001EEA90  4E 80 00 20 */	blr 
/* 801F1C94 001EEA94  94 21 F7 E0 */	stwu r1, -0x820(r1)
/* 801F1C98 001EEA98  7C 08 02 A6 */	mflr r0
/* 801F1C9C 001EEA9C  90 01 08 24 */	stw r0, 0x824(r1)
/* 801F1CA0 001EEAA0  93 E1 08 1C */	stw r31, 0x81c(r1)
/* 801F1CA4 001EEAA4  7C 7F 1B 78 */	mr r31, r3
/* 801F1CA8 001EEAA8  93 C1 08 18 */	stw r30, 0x818(r1)
/* 801F1CAC 001EEAAC  80 03 00 08 */	lwz r0, 8(r3)
/* 801F1CB0 001EEAB0  28 00 00 08 */	cmplwi r0, 8
/* 801F1CB4 001EEAB4  41 81 00 88 */	bgt lbl_801F1D3C
/* 801F1CB8 001EEAB8  38 80 00 01 */	li r4, 1
/* 801F1CBC 001EEABC  4B FF E5 25 */	bl TRKResetBuffer
/* 801F1CC0 001EEAC0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1CC4 001EEAC4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1CC8 001EEAC8  40 80 00 24 */	bge lbl_801F1CEC
/* 801F1CCC 001EEACC  38 03 00 01 */	addi r0, r3, 1
/* 801F1CD0 001EEAD0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1CD4 001EEAD4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1CD8 001EEAD8  38 00 00 80 */	li r0, 0x80
/* 801F1CDC 001EEADC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1CE0 001EEAE0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1CE4 001EEAE4  38 03 00 01 */	addi r0, r3, 1
/* 801F1CE8 001EEAE8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1CEC:
/* 801F1CEC 001EEAEC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1CF0 001EEAF0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1CF4 001EEAF4  40 80 00 24 */	bge lbl_801F1D18
/* 801F1CF8 001EEAF8  38 03 00 01 */	addi r0, r3, 1
/* 801F1CFC 001EEAFC  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1D00 001EEB00  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1D04 001EEB04  38 00 00 02 */	li r0, 2
/* 801F1D08 001EEB08  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1D0C 001EEB0C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1D10 001EEB10  38 03 00 01 */	addi r0, r3, 1
/* 801F1D14 001EEB14  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1D18:
/* 801F1D18 001EEB18  3B C0 00 03 */	li r30, 3
lbl_801F1D1C:
/* 801F1D1C 001EEB1C  7F E3 FB 78 */	mr r3, r31
/* 801F1D20 001EEB20  4B FF D9 15 */	bl TRKMessageSend
/* 801F1D24 001EEB24  2C 03 00 00 */	cmpwi r3, 0
/* 801F1D28 001EEB28  3B DE FF FF */	addi r30, r30, -1
/* 801F1D2C 001EEB2C  41 82 03 70 */	beq lbl_801F209C
/* 801F1D30 001EEB30  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1D34 001EEB34  41 81 FF E8 */	bgt lbl_801F1D1C
/* 801F1D38 001EEB38  48 00 03 64 */	b lbl_801F209C
lbl_801F1D3C:
/* 801F1D3C 001EEB3C  38 80 00 00 */	li r4, 0
/* 801F1D40 001EEB40  4B FF E4 71 */	bl TRKSetBufferPosition
/* 801F1D44 001EEB44  7F E3 FB 78 */	mr r3, r31
/* 801F1D48 001EEB48  38 81 00 09 */	addi r4, r1, 9
/* 801F1D4C 001EEB4C  4B FF DE B5 */	bl TRKReadBuffer1_ui8
/* 801F1D50 001EEB50  7C 7E 1B 79 */	or. r30, r3, r3
/* 801F1D54 001EEB54  40 82 00 14 */	bne lbl_801F1D68
/* 801F1D58 001EEB58  7F E3 FB 78 */	mr r3, r31
/* 801F1D5C 001EEB5C  38 81 00 08 */	addi r4, r1, 8
/* 801F1D60 001EEB60  4B FF DE A1 */	bl TRKReadBuffer1_ui8
/* 801F1D64 001EEB64  7C 7E 1B 78 */	mr r30, r3
lbl_801F1D68:
/* 801F1D68 001EEB68  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1D6C 001EEB6C  40 82 00 14 */	bne lbl_801F1D80
/* 801F1D70 001EEB70  7F E3 FB 78 */	mr r3, r31
/* 801F1D74 001EEB74  38 81 00 0A */	addi r4, r1, 0xa
/* 801F1D78 001EEB78  4B FF DD D1 */	bl TRKReadBuffer1_ui16
/* 801F1D7C 001EEB7C  7C 7E 1B 78 */	mr r30, r3
lbl_801F1D80:
/* 801F1D80 001EEB80  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1D84 001EEB84  40 82 00 14 */	bne lbl_801F1D98
/* 801F1D88 001EEB88  7F E3 FB 78 */	mr r3, r31
/* 801F1D8C 001EEB8C  38 81 00 10 */	addi r4, r1, 0x10
/* 801F1D90 001EEB90  4B FF DC F1 */	bl TRKReadBuffer1_ui32
/* 801F1D94 001EEB94  7C 7E 1B 78 */	mr r30, r3
lbl_801F1D98:
/* 801F1D98 001EEB98  88 01 00 08 */	lbz r0, 8(r1)
/* 801F1D9C 001EEB9C  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 801F1DA0 001EEBA0  41 82 00 8C */	beq lbl_801F1E2C
/* 801F1DA4 001EEBA4  7F E3 FB 78 */	mr r3, r31
/* 801F1DA8 001EEBA8  38 80 00 01 */	li r4, 1
/* 801F1DAC 001EEBAC  4B FF E4 35 */	bl TRKResetBuffer
/* 801F1DB0 001EEBB0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1DB4 001EEBB4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1DB8 001EEBB8  40 80 00 24 */	bge lbl_801F1DDC
/* 801F1DBC 001EEBBC  38 03 00 01 */	addi r0, r3, 1
/* 801F1DC0 001EEBC0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1DC4 001EEBC4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1DC8 001EEBC8  38 00 00 80 */	li r0, 0x80
/* 801F1DCC 001EEBCC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1DD0 001EEBD0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1DD4 001EEBD4  38 03 00 01 */	addi r0, r3, 1
/* 801F1DD8 001EEBD8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1DDC:
/* 801F1DDC 001EEBDC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1DE0 001EEBE0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1DE4 001EEBE4  40 80 00 24 */	bge lbl_801F1E08
/* 801F1DE8 001EEBE8  38 03 00 01 */	addi r0, r3, 1
/* 801F1DEC 001EEBEC  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1DF0 001EEBF0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1DF4 001EEBF4  38 00 00 12 */	li r0, 0x12
/* 801F1DF8 001EEBF8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1DFC 001EEBFC  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1E00 001EEC00  38 03 00 01 */	addi r0, r3, 1
/* 801F1E04 001EEC04  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1E08:
/* 801F1E08 001EEC08  3B C0 00 03 */	li r30, 3
lbl_801F1E0C:
/* 801F1E0C 001EEC0C  7F E3 FB 78 */	mr r3, r31
/* 801F1E10 001EEC10  4B FF D8 25 */	bl TRKMessageSend
/* 801F1E14 001EEC14  2C 03 00 00 */	cmpwi r3, 0
/* 801F1E18 001EEC18  3B DE FF FF */	addi r30, r30, -1
/* 801F1E1C 001EEC1C  41 82 02 80 */	beq lbl_801F209C
/* 801F1E20 001EEC20  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1E24 001EEC24  41 81 FF E8 */	bgt lbl_801F1E0C
/* 801F1E28 001EEC28  48 00 02 74 */	b lbl_801F209C
lbl_801F1E2C:
/* 801F1E2C 001EEC2C  A0 A1 00 0A */	lhz r5, 0xa(r1)
/* 801F1E30 001EEC30  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1E34 001EEC34  38 05 00 08 */	addi r0, r5, 8
/* 801F1E38 001EEC38  7C 03 00 40 */	cmplw r3, r0
/* 801F1E3C 001EEC3C  40 82 00 0C */	bne lbl_801F1E48
/* 801F1E40 001EEC40  28 05 08 00 */	cmplwi r5, 0x800
/* 801F1E44 001EEC44  40 81 00 8C */	ble lbl_801F1ED0
lbl_801F1E48:
/* 801F1E48 001EEC48  7F E3 FB 78 */	mr r3, r31
/* 801F1E4C 001EEC4C  38 80 00 01 */	li r4, 1
/* 801F1E50 001EEC50  4B FF E3 91 */	bl TRKResetBuffer
/* 801F1E54 001EEC54  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1E58 001EEC58  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1E5C 001EEC5C  40 80 00 24 */	bge lbl_801F1E80
/* 801F1E60 001EEC60  38 03 00 01 */	addi r0, r3, 1
/* 801F1E64 001EEC64  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1E68 001EEC68  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1E6C 001EEC6C  38 00 00 80 */	li r0, 0x80
/* 801F1E70 001EEC70  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1E74 001EEC74  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1E78 001EEC78  38 03 00 01 */	addi r0, r3, 1
/* 801F1E7C 001EEC7C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1E80:
/* 801F1E80 001EEC80  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1E84 001EEC84  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1E88 001EEC88  40 80 00 24 */	bge lbl_801F1EAC
/* 801F1E8C 001EEC8C  38 03 00 01 */	addi r0, r3, 1
/* 801F1E90 001EEC90  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1E94 001EEC94  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1E98 001EEC98  38 00 00 11 */	li r0, 0x11
/* 801F1E9C 001EEC9C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1EA0 001EECA0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1EA4 001EECA4  38 03 00 01 */	addi r0, r3, 1
/* 801F1EA8 001EECA8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1EAC:
/* 801F1EAC 001EECAC  3B C0 00 03 */	li r30, 3
lbl_801F1EB0:
/* 801F1EB0 001EECB0  7F E3 FB 78 */	mr r3, r31
/* 801F1EB4 001EECB4  4B FF D7 81 */	bl TRKMessageSend
/* 801F1EB8 001EECB8  2C 03 00 00 */	cmpwi r3, 0
/* 801F1EBC 001EECBC  3B DE FF FF */	addi r30, r30, -1
/* 801F1EC0 001EECC0  41 82 01 DC */	beq lbl_801F209C
/* 801F1EC4 001EECC4  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1EC8 001EECC8  41 81 FF E8 */	bgt lbl_801F1EB0
/* 801F1ECC 001EECCC  48 00 01 D0 */	b lbl_801F209C
lbl_801F1ED0:
/* 801F1ED0 001EECD0  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1ED4 001EECD4  40 82 00 48 */	bne lbl_801F1F1C
/* 801F1ED8 001EECD8  90 A1 00 0C */	stw r5, 0xc(r1)
/* 801F1EDC 001EECDC  7F E3 FB 78 */	mr r3, r31
/* 801F1EE0 001EECE0  38 81 00 14 */	addi r4, r1, 0x14
/* 801F1EE4 001EECE4  4B FF E1 9D */	bl TRKReadBuffer
/* 801F1EE8 001EECE8  7C 7E 1B 79 */	or. r30, r3, r3
/* 801F1EEC 001EECEC  40 82 00 28 */	bne lbl_801F1F14
/* 801F1EF0 001EECF0  88 01 00 08 */	lbz r0, 8(r1)
/* 801F1EF4 001EECF4  38 61 00 14 */	addi r3, r1, 0x14
/* 801F1EF8 001EECF8  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F1EFC 001EECFC  38 A1 00 0C */	addi r5, r1, 0xc
/* 801F1F00 001EED00  54 00 EF FE */	rlwinm r0, r0, 0x1d, 0x1f, 0x1f
/* 801F1F04 001EED04  38 E0 00 00 */	li r7, 0
/* 801F1F08 001EED08  68 06 00 01 */	xori r6, r0, 1
/* 801F1F0C 001EED0C  48 00 34 51 */	bl TRKTargetAccessMemory
/* 801F1F10 001EED10  7C 7E 1B 78 */	mr r30, r3
lbl_801F1F14:
/* 801F1F14 001EED14  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F1F18 001EED18  B0 01 00 0A */	sth r0, 0xa(r1)
lbl_801F1F1C:
/* 801F1F1C 001EED1C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1F20 001EED20  40 82 00 68 */	bne lbl_801F1F88
/* 801F1F24 001EED24  7F E3 FB 78 */	mr r3, r31
/* 801F1F28 001EED28  38 80 00 01 */	li r4, 1
/* 801F1F2C 001EED2C  4B FF E2 B5 */	bl TRKResetBuffer
/* 801F1F30 001EED30  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1F34 001EED34  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1F38 001EED38  40 80 00 24 */	bge lbl_801F1F5C
/* 801F1F3C 001EED3C  38 03 00 01 */	addi r0, r3, 1
/* 801F1F40 001EED40  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1F44 001EED44  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1F48 001EED48  38 00 00 80 */	li r0, 0x80
/* 801F1F4C 001EED4C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1F50 001EED50  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1F54 001EED54  38 03 00 01 */	addi r0, r3, 1
/* 801F1F58 001EED58  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1F5C:
/* 801F1F5C 001EED5C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F1F60 001EED60  28 03 08 80 */	cmplwi r3, 0x880
/* 801F1F64 001EED64  40 80 00 24 */	bge lbl_801F1F88
/* 801F1F68 001EED68  38 03 00 01 */	addi r0, r3, 1
/* 801F1F6C 001EED6C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F1F70 001EED70  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F1F74 001EED74  38 00 00 00 */	li r0, 0
/* 801F1F78 001EED78  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F1F7C 001EED7C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F1F80 001EED80  38 03 00 01 */	addi r0, r3, 1
/* 801F1F84 001EED84  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F1F88:
/* 801F1F88 001EED88  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1F8C 001EED8C  40 82 00 14 */	bne lbl_801F1FA0
/* 801F1F90 001EED90  A0 81 00 0A */	lhz r4, 0xa(r1)
/* 801F1F94 001EED94  7F E3 FB 78 */	mr r3, r31
/* 801F1F98 001EED98  4B FF E0 21 */	bl TRKAppendBuffer1_ui16
/* 801F1F9C 001EED9C  7C 7E 1B 78 */	mr r30, r3
lbl_801F1FA0:
/* 801F1FA0 001EEDA0  2C 1E 00 00 */	cmpwi r30, 0
/* 801F1FA4 001EEDA4  41 82 00 D8 */	beq lbl_801F207C
/* 801F1FA8 001EEDA8  38 1E F9 00 */	addi r0, r30, -1792
/* 801F1FAC 001EEDAC  28 00 00 06 */	cmplwi r0, 6
/* 801F1FB0 001EEDB0  41 81 00 44 */	bgt lbl_801F1FF4
/* 801F1FB4 001EEDB4  3C 60 80 2B */	lis r3, lbl__879_2@ha
/* 801F1FB8 001EEDB8  54 00 10 3A */	slwi r0, r0, 2
/* 801F1FBC 001EEDBC  38 63 75 F0 */	addi r3, r3, lbl__879_2@l
/* 801F1FC0 001EEDC0  7C 03 00 2E */	lwzx r0, r3, r0
/* 801F1FC4 001EEDC4  7C 09 03 A6 */	mtctr r0
/* 801F1FC8 001EEDC8  4E 80 04 20 */	bctr 
/* 801F1FCC 001EEDCC  3B C0 00 15 */	li r30, 0x15
/* 801F1FD0 001EEDD0  48 00 00 28 */	b lbl_801F1FF8
/* 801F1FD4 001EEDD4  3B C0 00 13 */	li r30, 0x13
/* 801F1FD8 001EEDD8  48 00 00 20 */	b lbl_801F1FF8
/* 801F1FDC 001EEDDC  3B C0 00 21 */	li r30, 0x21
/* 801F1FE0 001EEDE0  48 00 00 18 */	b lbl_801F1FF8
/* 801F1FE4 001EEDE4  3B C0 00 22 */	li r30, 0x22
/* 801F1FE8 001EEDE8  48 00 00 10 */	b lbl_801F1FF8
/* 801F1FEC 001EEDEC  3B C0 00 20 */	li r30, 0x20
/* 801F1FF0 001EEDF0  48 00 00 08 */	b lbl_801F1FF8
lbl_801F1FF4:
/* 801F1FF4 001EEDF4  3B C0 00 03 */	li r30, 3
lbl_801F1FF8:
/* 801F1FF8 001EEDF8  7F E3 FB 78 */	mr r3, r31
/* 801F1FFC 001EEDFC  38 80 00 01 */	li r4, 1
/* 801F2000 001EEE00  4B FF E1 E1 */	bl TRKResetBuffer
/* 801F2004 001EEE04  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2008 001EEE08  28 03 08 80 */	cmplwi r3, 0x880
/* 801F200C 001EEE0C  40 80 00 24 */	bge lbl_801F2030
/* 801F2010 001EEE10  38 03 00 01 */	addi r0, r3, 1
/* 801F2014 001EEE14  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2018 001EEE18  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F201C 001EEE1C  38 00 00 80 */	li r0, 0x80
/* 801F2020 001EEE20  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2024 001EEE24  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2028 001EEE28  38 03 00 01 */	addi r0, r3, 1
/* 801F202C 001EEE2C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2030:
/* 801F2030 001EEE30  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2034 001EEE34  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2038 001EEE38  40 80 00 20 */	bge lbl_801F2058
/* 801F203C 001EEE3C  38 03 00 01 */	addi r0, r3, 1
/* 801F2040 001EEE40  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2044 001EEE44  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2048 001EEE48  9B C3 00 10 */	stb r30, 0x10(r3)
/* 801F204C 001EEE4C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2050 001EEE50  38 03 00 01 */	addi r0, r3, 1
/* 801F2054 001EEE54  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2058:
/* 801F2058 001EEE58  3B C0 00 03 */	li r30, 3
lbl_801F205C:
/* 801F205C 001EEE5C  7F E3 FB 78 */	mr r3, r31
/* 801F2060 001EEE60  4B FF D5 D5 */	bl TRKMessageSend
/* 801F2064 001EEE64  2C 03 00 00 */	cmpwi r3, 0
/* 801F2068 001EEE68  3B DE FF FF */	addi r30, r30, -1
/* 801F206C 001EEE6C  41 82 00 30 */	beq lbl_801F209C
/* 801F2070 001EEE70  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2074 001EEE74  41 81 FF E8 */	bgt lbl_801F205C
/* 801F2078 001EEE78  48 00 00 24 */	b lbl_801F209C
lbl_801F207C:
/* 801F207C 001EEE7C  3B C0 00 03 */	li r30, 3
lbl_801F2080:
/* 801F2080 001EEE80  7F E3 FB 78 */	mr r3, r31
/* 801F2084 001EEE84  4B FF D5 B1 */	bl TRKMessageSend
/* 801F2088 001EEE88  2C 03 00 00 */	cmpwi r3, 0
/* 801F208C 001EEE8C  3B DE FF FF */	addi r30, r30, -1
/* 801F2090 001EEE90  41 82 00 0C */	beq lbl_801F209C
/* 801F2094 001EEE94  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2098 001EEE98  41 81 FF E8 */	bgt lbl_801F2080
lbl_801F209C:
/* 801F209C 001EEE9C  80 01 08 24 */	lwz r0, 0x824(r1)
/* 801F20A0 001EEEA0  83 E1 08 1C */	lwz r31, 0x81c(r1)
/* 801F20A4 001EEEA4  83 C1 08 18 */	lwz r30, 0x818(r1)
/* 801F20A8 001EEEA8  7C 08 03 A6 */	mtlr r0
/* 801F20AC 001EEEAC  38 21 08 20 */	addi r1, r1, 0x820
/* 801F20B0 001EEEB0  4E 80 00 20 */	blr 
/* 801F20B4 001EEEB4  94 21 F7 E0 */	stwu r1, -0x820(r1)
/* 801F20B8 001EEEB8  7C 08 02 A6 */	mflr r0
/* 801F20BC 001EEEBC  90 01 08 24 */	stw r0, 0x824(r1)
/* 801F20C0 001EEEC0  93 E1 08 1C */	stw r31, 0x81c(r1)
/* 801F20C4 001EEEC4  7C 7F 1B 78 */	mr r31, r3
/* 801F20C8 001EEEC8  93 C1 08 18 */	stw r30, 0x818(r1)
/* 801F20CC 001EEECC  80 03 00 08 */	lwz r0, 8(r3)
/* 801F20D0 001EEED0  28 00 00 08 */	cmplwi r0, 8
/* 801F20D4 001EEED4  41 82 00 88 */	beq lbl_801F215C
/* 801F20D8 001EEED8  38 80 00 01 */	li r4, 1
/* 801F20DC 001EEEDC  4B FF E1 05 */	bl TRKResetBuffer
/* 801F20E0 001EEEE0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F20E4 001EEEE4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F20E8 001EEEE8  40 80 00 24 */	bge lbl_801F210C
/* 801F20EC 001EEEEC  38 03 00 01 */	addi r0, r3, 1
/* 801F20F0 001EEEF0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F20F4 001EEEF4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F20F8 001EEEF8  38 00 00 80 */	li r0, 0x80
/* 801F20FC 001EEEFC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2100 001EEF00  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2104 001EEF04  38 03 00 01 */	addi r0, r3, 1
/* 801F2108 001EEF08  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F210C:
/* 801F210C 001EEF0C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2110 001EEF10  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2114 001EEF14  40 80 00 24 */	bge lbl_801F2138
/* 801F2118 001EEF18  38 03 00 01 */	addi r0, r3, 1
/* 801F211C 001EEF1C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2120 001EEF20  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2124 001EEF24  38 00 00 02 */	li r0, 2
/* 801F2128 001EEF28  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F212C 001EEF2C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2130 001EEF30  38 03 00 01 */	addi r0, r3, 1
/* 801F2134 001EEF34  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2138:
/* 801F2138 001EEF38  3B C0 00 03 */	li r30, 3
lbl_801F213C:
/* 801F213C 001EEF3C  7F E3 FB 78 */	mr r3, r31
/* 801F2140 001EEF40  4B FF D4 F5 */	bl TRKMessageSend
/* 801F2144 001EEF44  2C 03 00 00 */	cmpwi r3, 0
/* 801F2148 001EEF48  3B DE FF FF */	addi r30, r30, -1
/* 801F214C 001EEF4C  41 82 03 60 */	beq lbl_801F24AC
/* 801F2150 001EEF50  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2154 001EEF54  41 81 FF E8 */	bgt lbl_801F213C
/* 801F2158 001EEF58  48 00 03 54 */	b lbl_801F24AC
lbl_801F215C:
/* 801F215C 001EEF5C  38 80 00 00 */	li r4, 0
/* 801F2160 001EEF60  4B FF E0 51 */	bl TRKSetBufferPosition
/* 801F2164 001EEF64  7F E3 FB 78 */	mr r3, r31
/* 801F2168 001EEF68  38 81 00 09 */	addi r4, r1, 9
/* 801F216C 001EEF6C  4B FF DA 95 */	bl TRKReadBuffer1_ui8
/* 801F2170 001EEF70  7C 7E 1B 79 */	or. r30, r3, r3
/* 801F2174 001EEF74  40 82 00 14 */	bne lbl_801F2188
/* 801F2178 001EEF78  7F E3 FB 78 */	mr r3, r31
/* 801F217C 001EEF7C  38 81 00 08 */	addi r4, r1, 8
/* 801F2180 001EEF80  4B FF DA 81 */	bl TRKReadBuffer1_ui8
/* 801F2184 001EEF84  7C 7E 1B 78 */	mr r30, r3
lbl_801F2188:
/* 801F2188 001EEF88  2C 1E 00 00 */	cmpwi r30, 0
/* 801F218C 001EEF8C  40 82 00 14 */	bne lbl_801F21A0
/* 801F2190 001EEF90  7F E3 FB 78 */	mr r3, r31
/* 801F2194 001EEF94  38 81 00 0A */	addi r4, r1, 0xa
/* 801F2198 001EEF98  4B FF D9 B1 */	bl TRKReadBuffer1_ui16
/* 801F219C 001EEF9C  7C 7E 1B 78 */	mr r30, r3
lbl_801F21A0:
/* 801F21A0 001EEFA0  2C 1E 00 00 */	cmpwi r30, 0
/* 801F21A4 001EEFA4  40 82 00 14 */	bne lbl_801F21B8
/* 801F21A8 001EEFA8  7F E3 FB 78 */	mr r3, r31
/* 801F21AC 001EEFAC  38 81 00 10 */	addi r4, r1, 0x10
/* 801F21B0 001EEFB0  4B FF D8 D1 */	bl TRKReadBuffer1_ui32
/* 801F21B4 001EEFB4  7C 7E 1B 78 */	mr r30, r3
lbl_801F21B8:
/* 801F21B8 001EEFB8  88 01 00 08 */	lbz r0, 8(r1)
/* 801F21BC 001EEFBC  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 801F21C0 001EEFC0  41 82 00 8C */	beq lbl_801F224C
/* 801F21C4 001EEFC4  7F E3 FB 78 */	mr r3, r31
/* 801F21C8 001EEFC8  38 80 00 01 */	li r4, 1
/* 801F21CC 001EEFCC  4B FF E0 15 */	bl TRKResetBuffer
/* 801F21D0 001EEFD0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F21D4 001EEFD4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F21D8 001EEFD8  40 80 00 24 */	bge lbl_801F21FC
/* 801F21DC 001EEFDC  38 03 00 01 */	addi r0, r3, 1
/* 801F21E0 001EEFE0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F21E4 001EEFE4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F21E8 001EEFE8  38 00 00 80 */	li r0, 0x80
/* 801F21EC 001EEFEC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F21F0 001EEFF0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F21F4 001EEFF4  38 03 00 01 */	addi r0, r3, 1
/* 801F21F8 001EEFF8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F21FC:
/* 801F21FC 001EEFFC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2200 001EF000  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2204 001EF004  40 80 00 24 */	bge lbl_801F2228
/* 801F2208 001EF008  38 03 00 01 */	addi r0, r3, 1
/* 801F220C 001EF00C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2210 001EF010  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2214 001EF014  38 00 00 12 */	li r0, 0x12
/* 801F2218 001EF018  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F221C 001EF01C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2220 001EF020  38 03 00 01 */	addi r0, r3, 1
/* 801F2224 001EF024  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2228:
/* 801F2228 001EF028  3B C0 00 03 */	li r30, 3
lbl_801F222C:
/* 801F222C 001EF02C  7F E3 FB 78 */	mr r3, r31
/* 801F2230 001EF030  4B FF D4 05 */	bl TRKMessageSend
/* 801F2234 001EF034  2C 03 00 00 */	cmpwi r3, 0
/* 801F2238 001EF038  3B DE FF FF */	addi r30, r30, -1
/* 801F223C 001EF03C  41 82 02 70 */	beq lbl_801F24AC
/* 801F2240 001EF040  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2244 001EF044  41 81 FF E8 */	bgt lbl_801F222C
/* 801F2248 001EF048  48 00 02 64 */	b lbl_801F24AC
lbl_801F224C:
/* 801F224C 001EF04C  A0 01 00 0A */	lhz r0, 0xa(r1)
/* 801F2250 001EF050  28 00 08 00 */	cmplwi r0, 0x800
/* 801F2254 001EF054  40 81 00 8C */	ble lbl_801F22E0
/* 801F2258 001EF058  7F E3 FB 78 */	mr r3, r31
/* 801F225C 001EF05C  38 80 00 01 */	li r4, 1
/* 801F2260 001EF060  4B FF DF 81 */	bl TRKResetBuffer
/* 801F2264 001EF064  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2268 001EF068  28 03 08 80 */	cmplwi r3, 0x880
/* 801F226C 001EF06C  40 80 00 24 */	bge lbl_801F2290
/* 801F2270 001EF070  38 03 00 01 */	addi r0, r3, 1
/* 801F2274 001EF074  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2278 001EF078  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F227C 001EF07C  38 00 00 80 */	li r0, 0x80
/* 801F2280 001EF080  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2284 001EF084  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2288 001EF088  38 03 00 01 */	addi r0, r3, 1
/* 801F228C 001EF08C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2290:
/* 801F2290 001EF090  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2294 001EF094  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2298 001EF098  40 80 00 24 */	bge lbl_801F22BC
/* 801F229C 001EF09C  38 03 00 01 */	addi r0, r3, 1
/* 801F22A0 001EF0A0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F22A4 001EF0A4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F22A8 001EF0A8  38 00 00 11 */	li r0, 0x11
/* 801F22AC 001EF0AC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F22B0 001EF0B0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F22B4 001EF0B4  38 03 00 01 */	addi r0, r3, 1
/* 801F22B8 001EF0B8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F22BC:
/* 801F22BC 001EF0BC  3B C0 00 03 */	li r30, 3
lbl_801F22C0:
/* 801F22C0 001EF0C0  7F E3 FB 78 */	mr r3, r31
/* 801F22C4 001EF0C4  4B FF D3 71 */	bl TRKMessageSend
/* 801F22C8 001EF0C8  2C 03 00 00 */	cmpwi r3, 0
/* 801F22CC 001EF0CC  3B DE FF FF */	addi r30, r30, -1
/* 801F22D0 001EF0D0  41 82 01 DC */	beq lbl_801F24AC
/* 801F22D4 001EF0D4  2C 1E 00 00 */	cmpwi r30, 0
/* 801F22D8 001EF0D8  41 81 FF E8 */	bgt lbl_801F22C0
/* 801F22DC 001EF0DC  48 00 01 D0 */	b lbl_801F24AC
lbl_801F22E0:
/* 801F22E0 001EF0E0  7F E3 FB 78 */	mr r3, r31
/* 801F22E4 001EF0E4  38 80 00 01 */	li r4, 1
/* 801F22E8 001EF0E8  4B FF DE F9 */	bl TRKResetBuffer
/* 801F22EC 001EF0EC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F22F0 001EF0F0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F22F4 001EF0F4  40 80 00 24 */	bge lbl_801F2318
/* 801F22F8 001EF0F8  38 03 00 01 */	addi r0, r3, 1
/* 801F22FC 001EF0FC  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2300 001EF100  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2304 001EF104  38 00 00 80 */	li r0, 0x80
/* 801F2308 001EF108  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F230C 001EF10C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2310 001EF110  38 03 00 01 */	addi r0, r3, 1
/* 801F2314 001EF114  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2318:
/* 801F2318 001EF118  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F231C 001EF11C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2320 001EF120  40 80 00 24 */	bge lbl_801F2344
/* 801F2324 001EF124  38 03 00 01 */	addi r0, r3, 1
/* 801F2328 001EF128  7C 7F 1A 14 */	add r3, r31, r3
/* 801F232C 001EF12C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2330 001EF130  38 00 00 00 */	li r0, 0
/* 801F2334 001EF134  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2338 001EF138  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F233C 001EF13C  38 03 00 01 */	addi r0, r3, 1
/* 801F2340 001EF140  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2344:
/* 801F2344 001EF144  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2348 001EF148  40 82 00 68 */	bne lbl_801F23B0
/* 801F234C 001EF14C  88 01 00 08 */	lbz r0, 8(r1)
/* 801F2350 001EF150  38 61 00 14 */	addi r3, r1, 0x14
/* 801F2354 001EF154  A0 C1 00 0A */	lhz r6, 0xa(r1)
/* 801F2358 001EF158  38 A1 00 0C */	addi r5, r1, 0xc
/* 801F235C 001EF15C  54 00 EF FE */	rlwinm r0, r0, 0x1d, 0x1f, 0x1f
/* 801F2360 001EF160  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F2364 001EF164  90 C1 00 0C */	stw r6, 0xc(r1)
/* 801F2368 001EF168  68 06 00 01 */	xori r6, r0, 1
/* 801F236C 001EF16C  38 E0 00 01 */	li r7, 1
/* 801F2370 001EF170  48 00 2F ED */	bl TRKTargetAccessMemory
/* 801F2374 001EF174  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F2378 001EF178  7C 7E 1B 79 */	or. r30, r3, r3
/* 801F237C 001EF17C  B0 01 00 0A */	sth r0, 0xa(r1)
/* 801F2380 001EF180  54 04 04 3E */	clrlwi r4, r0, 0x10
/* 801F2384 001EF184  40 82 00 10 */	bne lbl_801F2394
/* 801F2388 001EF188  7F E3 FB 78 */	mr r3, r31
/* 801F238C 001EF18C  4B FF DC 2D */	bl TRKAppendBuffer1_ui16
/* 801F2390 001EF190  7C 7E 1B 78 */	mr r30, r3
lbl_801F2394:
/* 801F2394 001EF194  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2398 001EF198  40 82 00 18 */	bne lbl_801F23B0
/* 801F239C 001EF19C  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F23A0 001EF1A0  7F E3 FB 78 */	mr r3, r31
/* 801F23A4 001EF1A4  38 81 00 14 */	addi r4, r1, 0x14
/* 801F23A8 001EF1A8  4B FF DD 65 */	bl TRKAppendBuffer
/* 801F23AC 001EF1AC  7C 7E 1B 78 */	mr r30, r3
lbl_801F23B0:
/* 801F23B0 001EF1B0  2C 1E 00 00 */	cmpwi r30, 0
/* 801F23B4 001EF1B4  41 82 00 D8 */	beq lbl_801F248C
/* 801F23B8 001EF1B8  38 1E F9 00 */	addi r0, r30, -1792
/* 801F23BC 001EF1BC  28 00 00 06 */	cmplwi r0, 6
/* 801F23C0 001EF1C0  41 81 00 44 */	bgt lbl_801F2404
/* 801F23C4 001EF1C4  3C 60 80 2B */	lis r3, lbl__975_3@ha
/* 801F23C8 001EF1C8  54 00 10 3A */	slwi r0, r0, 2
/* 801F23CC 001EF1CC  38 63 76 0C */	addi r3, r3, lbl__975_3@l
/* 801F23D0 001EF1D0  7C 03 00 2E */	lwzx r0, r3, r0
/* 801F23D4 001EF1D4  7C 09 03 A6 */	mtctr r0
/* 801F23D8 001EF1D8  4E 80 04 20 */	bctr 
/* 801F23DC 001EF1DC  3B C0 00 15 */	li r30, 0x15
/* 801F23E0 001EF1E0  48 00 00 28 */	b lbl_801F2408
/* 801F23E4 001EF1E4  3B C0 00 13 */	li r30, 0x13
/* 801F23E8 001EF1E8  48 00 00 20 */	b lbl_801F2408
/* 801F23EC 001EF1EC  3B C0 00 21 */	li r30, 0x21
/* 801F23F0 001EF1F0  48 00 00 18 */	b lbl_801F2408
/* 801F23F4 001EF1F4  3B C0 00 22 */	li r30, 0x22
/* 801F23F8 001EF1F8  48 00 00 10 */	b lbl_801F2408
/* 801F23FC 001EF1FC  3B C0 00 20 */	li r30, 0x20
/* 801F2400 001EF200  48 00 00 08 */	b lbl_801F2408
lbl_801F2404:
/* 801F2404 001EF204  3B C0 00 03 */	li r30, 3
lbl_801F2408:
/* 801F2408 001EF208  7F E3 FB 78 */	mr r3, r31
/* 801F240C 001EF20C  38 80 00 01 */	li r4, 1
/* 801F2410 001EF210  4B FF DD D1 */	bl TRKResetBuffer
/* 801F2414 001EF214  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2418 001EF218  28 03 08 80 */	cmplwi r3, 0x880
/* 801F241C 001EF21C  40 80 00 24 */	bge lbl_801F2440
/* 801F2420 001EF220  38 03 00 01 */	addi r0, r3, 1
/* 801F2424 001EF224  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2428 001EF228  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F242C 001EF22C  38 00 00 80 */	li r0, 0x80
/* 801F2430 001EF230  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2434 001EF234  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2438 001EF238  38 03 00 01 */	addi r0, r3, 1
/* 801F243C 001EF23C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2440:
/* 801F2440 001EF240  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2444 001EF244  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2448 001EF248  40 80 00 20 */	bge lbl_801F2468
/* 801F244C 001EF24C  38 03 00 01 */	addi r0, r3, 1
/* 801F2450 001EF250  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2454 001EF254  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2458 001EF258  9B C3 00 10 */	stb r30, 0x10(r3)
/* 801F245C 001EF25C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2460 001EF260  38 03 00 01 */	addi r0, r3, 1
/* 801F2464 001EF264  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2468:
/* 801F2468 001EF268  3B C0 00 03 */	li r30, 3
lbl_801F246C:
/* 801F246C 001EF26C  7F E3 FB 78 */	mr r3, r31
/* 801F2470 001EF270  4B FF D1 C5 */	bl TRKMessageSend
/* 801F2474 001EF274  2C 03 00 00 */	cmpwi r3, 0
/* 801F2478 001EF278  3B DE FF FF */	addi r30, r30, -1
/* 801F247C 001EF27C  41 82 00 30 */	beq lbl_801F24AC
/* 801F2480 001EF280  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2484 001EF284  41 81 FF E8 */	bgt lbl_801F246C
/* 801F2488 001EF288  48 00 00 24 */	b lbl_801F24AC
lbl_801F248C:
/* 801F248C 001EF28C  3B C0 00 03 */	li r30, 3
lbl_801F2490:
/* 801F2490 001EF290  7F E3 FB 78 */	mr r3, r31
/* 801F2494 001EF294  4B FF D1 A1 */	bl TRKMessageSend
/* 801F2498 001EF298  2C 03 00 00 */	cmpwi r3, 0
/* 801F249C 001EF29C  3B DE FF FF */	addi r30, r30, -1
/* 801F24A0 001EF2A0  41 82 00 0C */	beq lbl_801F24AC
/* 801F24A4 001EF2A4  2C 1E 00 00 */	cmpwi r30, 0
/* 801F24A8 001EF2A8  41 81 FF E8 */	bgt lbl_801F2490
lbl_801F24AC:
/* 801F24AC 001EF2AC  80 01 08 24 */	lwz r0, 0x824(r1)
/* 801F24B0 001EF2B0  83 E1 08 1C */	lwz r31, 0x81c(r1)
/* 801F24B4 001EF2B4  83 C1 08 18 */	lwz r30, 0x818(r1)
/* 801F24B8 001EF2B8  7C 08 03 A6 */	mtlr r0
/* 801F24BC 001EF2BC  38 21 08 20 */	addi r1, r1, 0x820
/* 801F24C0 001EF2C0  4E 80 00 20 */	blr 
/* 801F24C4 001EF2C4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F24C8 001EF2C8  7C 08 02 A6 */	mflr r0
/* 801F24CC 001EF2CC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F24D0 001EF2D0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F24D4 001EF2D4  7C 7F 1B 78 */	mr r31, r3
/* 801F24D8 001EF2D8  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F24DC 001EF2DC  80 03 00 08 */	lwz r0, 8(r3)
/* 801F24E0 001EF2E0  28 00 00 01 */	cmplwi r0, 1
/* 801F24E4 001EF2E4  41 82 00 88 */	beq lbl_801F256C
/* 801F24E8 001EF2E8  38 80 00 01 */	li r4, 1
/* 801F24EC 001EF2EC  4B FF DC F5 */	bl TRKResetBuffer
/* 801F24F0 001EF2F0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F24F4 001EF2F4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F24F8 001EF2F8  40 80 00 24 */	bge lbl_801F251C
/* 801F24FC 001EF2FC  38 03 00 01 */	addi r0, r3, 1
/* 801F2500 001EF300  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2504 001EF304  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2508 001EF308  38 00 00 80 */	li r0, 0x80
/* 801F250C 001EF30C  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2510 001EF310  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2514 001EF314  38 03 00 01 */	addi r0, r3, 1
/* 801F2518 001EF318  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F251C:
/* 801F251C 001EF31C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2520 001EF320  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2524 001EF324  40 80 00 24 */	bge lbl_801F2548
/* 801F2528 001EF328  38 03 00 01 */	addi r0, r3, 1
/* 801F252C 001EF32C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2530 001EF330  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2534 001EF334  38 00 00 02 */	li r0, 2
/* 801F2538 001EF338  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F253C 001EF33C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2540 001EF340  38 03 00 01 */	addi r0, r3, 1
/* 801F2544 001EF344  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2548:
/* 801F2548 001EF348  3B C0 00 03 */	li r30, 3
lbl_801F254C:
/* 801F254C 001EF34C  7F E3 FB 78 */	mr r3, r31
/* 801F2550 001EF350  4B FF D0 E5 */	bl TRKMessageSend
/* 801F2554 001EF354  2C 03 00 00 */	cmpwi r3, 0
/* 801F2558 001EF358  3B DE FF FF */	addi r30, r30, -1
/* 801F255C 001EF35C  41 82 02 E8 */	beq lbl_801F2844
/* 801F2560 001EF360  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2564 001EF364  41 81 FF E8 */	bgt lbl_801F254C
/* 801F2568 001EF368  48 00 02 DC */	b lbl_801F2844
lbl_801F256C:
/* 801F256C 001EF36C  38 80 00 01 */	li r4, 1
/* 801F2570 001EF370  4B FF DC 71 */	bl TRKResetBuffer
/* 801F2574 001EF374  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2578 001EF378  28 03 08 80 */	cmplwi r3, 0x880
/* 801F257C 001EF37C  40 80 00 24 */	bge lbl_801F25A0
/* 801F2580 001EF380  38 03 00 01 */	addi r0, r3, 1
/* 801F2584 001EF384  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2588 001EF388  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F258C 001EF38C  38 00 00 80 */	li r0, 0x80
/* 801F2590 001EF390  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2594 001EF394  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2598 001EF398  38 03 00 01 */	addi r0, r3, 1
/* 801F259C 001EF39C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F25A0:
/* 801F25A0 001EF3A0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F25A4 001EF3A4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F25A8 001EF3A8  40 80 00 24 */	bge lbl_801F25CC
/* 801F25AC 001EF3AC  38 03 00 01 */	addi r0, r3, 1
/* 801F25B0 001EF3B0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F25B4 001EF3B4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F25B8 001EF3B8  38 00 00 00 */	li r0, 0
/* 801F25BC 001EF3BC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F25C0 001EF3C0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F25C4 001EF3C4  38 03 00 01 */	addi r0, r3, 1
/* 801F25C8 001EF3C8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F25CC:
/* 801F25CC 001EF3CC  38 61 00 08 */	addi r3, r1, 8
/* 801F25D0 001EF3D0  48 00 20 AD */	bl TRKTargetCPUType
/* 801F25D4 001EF3D4  2C 03 00 00 */	cmpwi r3, 0
/* 801F25D8 001EF3D8  40 82 00 3C */	bne lbl_801F2614
/* 801F25DC 001EF3DC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F25E0 001EF3E0  88 A1 00 08 */	lbz r5, 8(r1)
/* 801F25E4 001EF3E4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F25E8 001EF3E8  41 80 00 0C */	blt lbl_801F25F4
/* 801F25EC 001EF3EC  38 60 03 01 */	li r3, 0x301
/* 801F25F0 001EF3F0  48 00 00 24 */	b lbl_801F2614
lbl_801F25F4:
/* 801F25F4 001EF3F4  38 03 00 01 */	addi r0, r3, 1
/* 801F25F8 001EF3F8  7C 9F 1A 14 */	add r4, r31, r3
/* 801F25FC 001EF3FC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2600 001EF400  38 60 00 00 */	li r3, 0
/* 801F2604 001EF404  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2608 001EF408  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F260C 001EF40C  38 04 00 01 */	addi r0, r4, 1
/* 801F2610 001EF410  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2614:
/* 801F2614 001EF414  2C 03 00 00 */	cmpwi r3, 0
/* 801F2618 001EF418  40 82 00 3C */	bne lbl_801F2654
/* 801F261C 001EF41C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2620 001EF420  88 A1 00 09 */	lbz r5, 9(r1)
/* 801F2624 001EF424  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2628 001EF428  41 80 00 0C */	blt lbl_801F2634
/* 801F262C 001EF42C  38 60 03 01 */	li r3, 0x301
/* 801F2630 001EF430  48 00 00 24 */	b lbl_801F2654
lbl_801F2634:
/* 801F2634 001EF434  38 03 00 01 */	addi r0, r3, 1
/* 801F2638 001EF438  7C 9F 1A 14 */	add r4, r31, r3
/* 801F263C 001EF43C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2640 001EF440  38 60 00 00 */	li r3, 0
/* 801F2644 001EF444  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2648 001EF448  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F264C 001EF44C  38 04 00 01 */	addi r0, r4, 1
/* 801F2650 001EF450  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2654:
/* 801F2654 001EF454  2C 03 00 00 */	cmpwi r3, 0
/* 801F2658 001EF458  40 82 00 3C */	bne lbl_801F2694
/* 801F265C 001EF45C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2660 001EF460  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 801F2664 001EF464  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2668 001EF468  41 80 00 0C */	blt lbl_801F2674
/* 801F266C 001EF46C  38 60 03 01 */	li r3, 0x301
/* 801F2670 001EF470  48 00 00 24 */	b lbl_801F2694
lbl_801F2674:
/* 801F2674 001EF474  38 03 00 01 */	addi r0, r3, 1
/* 801F2678 001EF478  7C 9F 1A 14 */	add r4, r31, r3
/* 801F267C 001EF47C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2680 001EF480  38 60 00 00 */	li r3, 0
/* 801F2684 001EF484  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2688 001EF488  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F268C 001EF48C  38 04 00 01 */	addi r0, r4, 1
/* 801F2690 001EF490  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2694:
/* 801F2694 001EF494  2C 03 00 00 */	cmpwi r3, 0
/* 801F2698 001EF498  40 82 00 3C */	bne lbl_801F26D4
/* 801F269C 001EF49C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F26A0 001EF4A0  88 A1 00 0B */	lbz r5, 0xb(r1)
/* 801F26A4 001EF4A4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F26A8 001EF4A8  41 80 00 0C */	blt lbl_801F26B4
/* 801F26AC 001EF4AC  38 60 03 01 */	li r3, 0x301
/* 801F26B0 001EF4B0  48 00 00 24 */	b lbl_801F26D4
lbl_801F26B4:
/* 801F26B4 001EF4B4  38 03 00 01 */	addi r0, r3, 1
/* 801F26B8 001EF4B8  7C 9F 1A 14 */	add r4, r31, r3
/* 801F26BC 001EF4BC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F26C0 001EF4C0  38 60 00 00 */	li r3, 0
/* 801F26C4 001EF4C4  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F26C8 001EF4C8  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F26CC 001EF4CC  38 04 00 01 */	addi r0, r4, 1
/* 801F26D0 001EF4D0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F26D4:
/* 801F26D4 001EF4D4  2C 03 00 00 */	cmpwi r3, 0
/* 801F26D8 001EF4D8  40 82 00 3C */	bne lbl_801F2714
/* 801F26DC 001EF4DC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F26E0 001EF4E0  88 A1 00 0C */	lbz r5, 0xc(r1)
/* 801F26E4 001EF4E4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F26E8 001EF4E8  41 80 00 0C */	blt lbl_801F26F4
/* 801F26EC 001EF4EC  38 60 03 01 */	li r3, 0x301
/* 801F26F0 001EF4F0  48 00 00 24 */	b lbl_801F2714
lbl_801F26F4:
/* 801F26F4 001EF4F4  38 03 00 01 */	addi r0, r3, 1
/* 801F26F8 001EF4F8  7C 9F 1A 14 */	add r4, r31, r3
/* 801F26FC 001EF4FC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2700 001EF500  38 60 00 00 */	li r3, 0
/* 801F2704 001EF504  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2708 001EF508  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F270C 001EF50C  38 04 00 01 */	addi r0, r4, 1
/* 801F2710 001EF510  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2714:
/* 801F2714 001EF514  2C 03 00 00 */	cmpwi r3, 0
/* 801F2718 001EF518  40 82 00 3C */	bne lbl_801F2754
/* 801F271C 001EF51C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2720 001EF520  88 A1 00 0D */	lbz r5, 0xd(r1)
/* 801F2724 001EF524  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2728 001EF528  41 80 00 0C */	blt lbl_801F2734
/* 801F272C 001EF52C  38 60 03 01 */	li r3, 0x301
/* 801F2730 001EF530  48 00 00 24 */	b lbl_801F2754
lbl_801F2734:
/* 801F2734 001EF534  38 03 00 01 */	addi r0, r3, 1
/* 801F2738 001EF538  7C 9F 1A 14 */	add r4, r31, r3
/* 801F273C 001EF53C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2740 001EF540  38 60 00 00 */	li r3, 0
/* 801F2744 001EF544  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2748 001EF548  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F274C 001EF54C  38 04 00 01 */	addi r0, r4, 1
/* 801F2750 001EF550  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2754:
/* 801F2754 001EF554  2C 03 00 00 */	cmpwi r3, 0
/* 801F2758 001EF558  40 82 00 3C */	bne lbl_801F2794
/* 801F275C 001EF55C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2760 001EF560  88 A1 00 0E */	lbz r5, 0xe(r1)
/* 801F2764 001EF564  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2768 001EF568  41 80 00 0C */	blt lbl_801F2774
/* 801F276C 001EF56C  38 60 03 01 */	li r3, 0x301
/* 801F2770 001EF570  48 00 00 24 */	b lbl_801F2794
lbl_801F2774:
/* 801F2774 001EF574  38 03 00 01 */	addi r0, r3, 1
/* 801F2778 001EF578  7C 9F 1A 14 */	add r4, r31, r3
/* 801F277C 001EF57C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2780 001EF580  38 60 00 00 */	li r3, 0
/* 801F2784 001EF584  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2788 001EF588  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F278C 001EF58C  38 04 00 01 */	addi r0, r4, 1
/* 801F2790 001EF590  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2794:
/* 801F2794 001EF594  2C 03 00 00 */	cmpwi r3, 0
/* 801F2798 001EF598  41 82 00 8C */	beq lbl_801F2824
/* 801F279C 001EF59C  7F E3 FB 78 */	mr r3, r31
/* 801F27A0 001EF5A0  38 80 00 01 */	li r4, 1
/* 801F27A4 001EF5A4  4B FF DA 3D */	bl TRKResetBuffer
/* 801F27A8 001EF5A8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F27AC 001EF5AC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F27B0 001EF5B0  40 80 00 24 */	bge lbl_801F27D4
/* 801F27B4 001EF5B4  38 03 00 01 */	addi r0, r3, 1
/* 801F27B8 001EF5B8  7C 7F 1A 14 */	add r3, r31, r3
/* 801F27BC 001EF5BC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F27C0 001EF5C0  38 00 00 80 */	li r0, 0x80
/* 801F27C4 001EF5C4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F27C8 001EF5C8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F27CC 001EF5CC  38 03 00 01 */	addi r0, r3, 1
/* 801F27D0 001EF5D0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F27D4:
/* 801F27D4 001EF5D4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F27D8 001EF5D8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F27DC 001EF5DC  40 80 00 24 */	bge lbl_801F2800
/* 801F27E0 001EF5E0  38 03 00 01 */	addi r0, r3, 1
/* 801F27E4 001EF5E4  7C 7F 1A 14 */	add r3, r31, r3
/* 801F27E8 001EF5E8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F27EC 001EF5EC  38 00 00 03 */	li r0, 3
/* 801F27F0 001EF5F0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F27F4 001EF5F4  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F27F8 001EF5F8  38 03 00 01 */	addi r0, r3, 1
/* 801F27FC 001EF5FC  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2800:
/* 801F2800 001EF600  3B C0 00 03 */	li r30, 3
lbl_801F2804:
/* 801F2804 001EF604  7F E3 FB 78 */	mr r3, r31
/* 801F2808 001EF608  4B FF CE 2D */	bl TRKMessageSend
/* 801F280C 001EF60C  2C 03 00 00 */	cmpwi r3, 0
/* 801F2810 001EF610  3B DE FF FF */	addi r30, r30, -1
/* 801F2814 001EF614  41 82 00 30 */	beq lbl_801F2844
/* 801F2818 001EF618  2C 1E 00 00 */	cmpwi r30, 0
/* 801F281C 001EF61C  41 81 FF E8 */	bgt lbl_801F2804
/* 801F2820 001EF620  48 00 00 24 */	b lbl_801F2844
lbl_801F2824:
/* 801F2824 001EF624  3B C0 00 03 */	li r30, 3
lbl_801F2828:
/* 801F2828 001EF628  7F E3 FB 78 */	mr r3, r31
/* 801F282C 001EF62C  4B FF CE 09 */	bl TRKMessageSend
/* 801F2830 001EF630  2C 03 00 00 */	cmpwi r3, 0
/* 801F2834 001EF634  3B DE FF FF */	addi r30, r30, -1
/* 801F2838 001EF638  41 82 00 0C */	beq lbl_801F2844
/* 801F283C 001EF63C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2840 001EF640  41 81 FF E8 */	bgt lbl_801F2828
lbl_801F2844:
/* 801F2844 001EF644  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F2848 001EF648  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F284C 001EF64C  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F2850 001EF650  7C 08 03 A6 */	mtlr r0
/* 801F2854 001EF654  38 21 00 20 */	addi r1, r1, 0x20
/* 801F2858 001EF658  4E 80 00 20 */	blr 
/* 801F285C 001EF65C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801F2860 001EF660  7C 08 02 A6 */	mflr r0
/* 801F2864 001EF664  90 01 00 34 */	stw r0, 0x34(r1)
/* 801F2868 001EF668  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801F286C 001EF66C  7C 7F 1B 78 */	mr r31, r3
/* 801F2870 001EF670  93 C1 00 28 */	stw r30, 0x28(r1)
/* 801F2874 001EF674  80 03 00 08 */	lwz r0, 8(r3)
/* 801F2878 001EF678  28 00 00 01 */	cmplwi r0, 1
/* 801F287C 001EF67C  41 82 00 88 */	beq lbl_801F2904
/* 801F2880 001EF680  38 80 00 01 */	li r4, 1
/* 801F2884 001EF684  4B FF D9 5D */	bl TRKResetBuffer
/* 801F2888 001EF688  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F288C 001EF68C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2890 001EF690  40 80 00 24 */	bge lbl_801F28B4
/* 801F2894 001EF694  38 03 00 01 */	addi r0, r3, 1
/* 801F2898 001EF698  7C 7F 1A 14 */	add r3, r31, r3
/* 801F289C 001EF69C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F28A0 001EF6A0  38 00 00 80 */	li r0, 0x80
/* 801F28A4 001EF6A4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F28A8 001EF6A8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F28AC 001EF6AC  38 03 00 01 */	addi r0, r3, 1
/* 801F28B0 001EF6B0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F28B4:
/* 801F28B4 001EF6B4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F28B8 001EF6B8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F28BC 001EF6BC  40 80 00 24 */	bge lbl_801F28E0
/* 801F28C0 001EF6C0  38 03 00 01 */	addi r0, r3, 1
/* 801F28C4 001EF6C4  7C 7F 1A 14 */	add r3, r31, r3
/* 801F28C8 001EF6C8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F28CC 001EF6CC  38 00 00 02 */	li r0, 2
/* 801F28D0 001EF6D0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F28D4 001EF6D4  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F28D8 001EF6D8  38 03 00 01 */	addi r0, r3, 1
/* 801F28DC 001EF6DC  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F28E0:
/* 801F28E0 001EF6E0  3B C0 00 03 */	li r30, 3
lbl_801F28E4:
/* 801F28E4 001EF6E4  7F E3 FB 78 */	mr r3, r31
/* 801F28E8 001EF6E8  4B FF CD 4D */	bl TRKMessageSend
/* 801F28EC 001EF6EC  2C 03 00 00 */	cmpwi r3, 0
/* 801F28F0 001EF6F0  3B DE FF FF */	addi r30, r30, -1
/* 801F28F4 001EF6F4  41 82 01 80 */	beq lbl_801F2A74
/* 801F28F8 001EF6F8  2C 1E 00 00 */	cmpwi r30, 0
/* 801F28FC 001EF6FC  41 81 FF E8 */	bgt lbl_801F28E4
/* 801F2900 001EF700  48 00 01 74 */	b lbl_801F2A74
lbl_801F2904:
/* 801F2904 001EF704  38 80 00 01 */	li r4, 1
/* 801F2908 001EF708  4B FF D8 D9 */	bl TRKResetBuffer
/* 801F290C 001EF70C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2910 001EF710  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2914 001EF714  40 80 00 24 */	bge lbl_801F2938
/* 801F2918 001EF718  38 03 00 01 */	addi r0, r3, 1
/* 801F291C 001EF71C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2920 001EF720  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2924 001EF724  38 00 00 80 */	li r0, 0x80
/* 801F2928 001EF728  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F292C 001EF72C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2930 001EF730  38 03 00 01 */	addi r0, r3, 1
/* 801F2934 001EF734  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2938:
/* 801F2938 001EF738  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F293C 001EF73C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2940 001EF740  40 80 00 24 */	bge lbl_801F2964
/* 801F2944 001EF744  38 03 00 01 */	addi r0, r3, 1
/* 801F2948 001EF748  7C 7F 1A 14 */	add r3, r31, r3
/* 801F294C 001EF74C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2950 001EF750  38 00 00 00 */	li r0, 0
/* 801F2954 001EF754  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2958 001EF758  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F295C 001EF75C  38 03 00 01 */	addi r0, r3, 1
/* 801F2960 001EF760  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2964:
/* 801F2964 001EF764  38 61 00 08 */	addi r3, r1, 8
/* 801F2968 001EF768  48 00 1D 75 */	bl TRKTargetSupportMask
/* 801F296C 001EF76C  2C 03 00 00 */	cmpwi r3, 0
/* 801F2970 001EF770  40 82 00 14 */	bne lbl_801F2984
/* 801F2974 001EF774  7F E3 FB 78 */	mr r3, r31
/* 801F2978 001EF778  38 81 00 08 */	addi r4, r1, 8
/* 801F297C 001EF77C  38 A0 00 20 */	li r5, 0x20
/* 801F2980 001EF780  4B FF D7 8D */	bl TRKAppendBuffer
lbl_801F2984:
/* 801F2984 001EF784  2C 03 00 00 */	cmpwi r3, 0
/* 801F2988 001EF788  40 82 00 3C */	bne lbl_801F29C4
/* 801F298C 001EF78C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2990 001EF790  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2994 001EF794  41 80 00 0C */	blt lbl_801F29A0
/* 801F2998 001EF798  38 60 03 01 */	li r3, 0x301
/* 801F299C 001EF79C  48 00 00 28 */	b lbl_801F29C4
lbl_801F29A0:
/* 801F29A0 001EF7A0  38 03 00 01 */	addi r0, r3, 1
/* 801F29A4 001EF7A4  7C 9F 1A 14 */	add r4, r31, r3
/* 801F29A8 001EF7A8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F29AC 001EF7AC  38 00 00 02 */	li r0, 2
/* 801F29B0 001EF7B0  38 60 00 00 */	li r3, 0
/* 801F29B4 001EF7B4  98 04 00 10 */	stb r0, 0x10(r4)
/* 801F29B8 001EF7B8  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F29BC 001EF7BC  38 04 00 01 */	addi r0, r4, 1
/* 801F29C0 001EF7C0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F29C4:
/* 801F29C4 001EF7C4  2C 03 00 00 */	cmpwi r3, 0
/* 801F29C8 001EF7C8  41 82 00 8C */	beq lbl_801F2A54
/* 801F29CC 001EF7CC  7F E3 FB 78 */	mr r3, r31
/* 801F29D0 001EF7D0  38 80 00 01 */	li r4, 1
/* 801F29D4 001EF7D4  4B FF D8 0D */	bl TRKResetBuffer
/* 801F29D8 001EF7D8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F29DC 001EF7DC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F29E0 001EF7E0  40 80 00 24 */	bge lbl_801F2A04
/* 801F29E4 001EF7E4  38 03 00 01 */	addi r0, r3, 1
/* 801F29E8 001EF7E8  7C 7F 1A 14 */	add r3, r31, r3
/* 801F29EC 001EF7EC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F29F0 001EF7F0  38 00 00 80 */	li r0, 0x80
/* 801F29F4 001EF7F4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F29F8 001EF7F8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F29FC 001EF7FC  38 03 00 01 */	addi r0, r3, 1
/* 801F2A00 001EF800  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2A04:
/* 801F2A04 001EF804  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2A08 001EF808  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2A0C 001EF80C  40 80 00 24 */	bge lbl_801F2A30
/* 801F2A10 001EF810  38 03 00 01 */	addi r0, r3, 1
/* 801F2A14 001EF814  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2A18 001EF818  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2A1C 001EF81C  38 00 00 03 */	li r0, 3
/* 801F2A20 001EF820  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2A24 001EF824  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2A28 001EF828  38 03 00 01 */	addi r0, r3, 1
/* 801F2A2C 001EF82C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2A30:
/* 801F2A30 001EF830  3B C0 00 03 */	li r30, 3
lbl_801F2A34:
/* 801F2A34 001EF834  7F E3 FB 78 */	mr r3, r31
/* 801F2A38 001EF838  4B FF CB FD */	bl TRKMessageSend
/* 801F2A3C 001EF83C  2C 03 00 00 */	cmpwi r3, 0
/* 801F2A40 001EF840  3B DE FF FF */	addi r30, r30, -1
/* 801F2A44 001EF844  41 82 00 30 */	beq lbl_801F2A74
/* 801F2A48 001EF848  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2A4C 001EF84C  41 81 FF E8 */	bgt lbl_801F2A34
/* 801F2A50 001EF850  48 00 00 24 */	b lbl_801F2A74
lbl_801F2A54:
/* 801F2A54 001EF854  3B C0 00 03 */	li r30, 3
lbl_801F2A58:
/* 801F2A58 001EF858  7F E3 FB 78 */	mr r3, r31
/* 801F2A5C 001EF85C  4B FF CB D9 */	bl TRKMessageSend
/* 801F2A60 001EF860  2C 03 00 00 */	cmpwi r3, 0
/* 801F2A64 001EF864  3B DE FF FF */	addi r30, r30, -1
/* 801F2A68 001EF868  41 82 00 0C */	beq lbl_801F2A74
/* 801F2A6C 001EF86C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2A70 001EF870  41 81 FF E8 */	bgt lbl_801F2A58
lbl_801F2A74:
/* 801F2A74 001EF874  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801F2A78 001EF878  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801F2A7C 001EF87C  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 801F2A80 001EF880  7C 08 03 A6 */	mtlr r0
/* 801F2A84 001EF884  38 21 00 30 */	addi r1, r1, 0x30
/* 801F2A88 001EF888  4E 80 00 20 */	blr 
/* 801F2A8C 001EF88C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F2A90 001EF890  7C 08 02 A6 */	mflr r0
/* 801F2A94 001EF894  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F2A98 001EF898  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F2A9C 001EF89C  7C 7F 1B 78 */	mr r31, r3
/* 801F2AA0 001EF8A0  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F2AA4 001EF8A4  80 03 00 08 */	lwz r0, 8(r3)
/* 801F2AA8 001EF8A8  28 00 00 01 */	cmplwi r0, 1
/* 801F2AAC 001EF8AC  41 82 00 88 */	beq lbl_801F2B34
/* 801F2AB0 001EF8B0  38 80 00 01 */	li r4, 1
/* 801F2AB4 001EF8B4  4B FF D7 2D */	bl TRKResetBuffer
/* 801F2AB8 001EF8B8  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2ABC 001EF8BC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2AC0 001EF8C0  40 80 00 24 */	bge lbl_801F2AE4
/* 801F2AC4 001EF8C4  38 03 00 01 */	addi r0, r3, 1
/* 801F2AC8 001EF8C8  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2ACC 001EF8CC  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2AD0 001EF8D0  38 00 00 80 */	li r0, 0x80
/* 801F2AD4 001EF8D4  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2AD8 001EF8D8  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2ADC 001EF8DC  38 03 00 01 */	addi r0, r3, 1
/* 801F2AE0 001EF8E0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2AE4:
/* 801F2AE4 001EF8E4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2AE8 001EF8E8  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2AEC 001EF8EC  40 80 00 24 */	bge lbl_801F2B10
/* 801F2AF0 001EF8F0  38 03 00 01 */	addi r0, r3, 1
/* 801F2AF4 001EF8F4  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2AF8 001EF8F8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2AFC 001EF8FC  38 00 00 02 */	li r0, 2
/* 801F2B00 001EF900  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2B04 001EF904  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2B08 001EF908  38 03 00 01 */	addi r0, r3, 1
/* 801F2B0C 001EF90C  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2B10:
/* 801F2B10 001EF910  3B C0 00 03 */	li r30, 3
lbl_801F2B14:
/* 801F2B14 001EF914  7F E3 FB 78 */	mr r3, r31
/* 801F2B18 001EF918  4B FF CB 1D */	bl TRKMessageSend
/* 801F2B1C 001EF91C  2C 03 00 00 */	cmpwi r3, 0
/* 801F2B20 001EF920  3B DE FF FF */	addi r30, r30, -1
/* 801F2B24 001EF924  41 82 02 28 */	beq lbl_801F2D4C
/* 801F2B28 001EF928  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2B2C 001EF92C  41 81 FF E8 */	bgt lbl_801F2B14
/* 801F2B30 001EF930  48 00 02 1C */	b lbl_801F2D4C
lbl_801F2B34:
/* 801F2B34 001EF934  38 80 00 01 */	li r4, 1
/* 801F2B38 001EF938  4B FF D6 A9 */	bl TRKResetBuffer
/* 801F2B3C 001EF93C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2B40 001EF940  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2B44 001EF944  40 80 00 24 */	bge lbl_801F2B68
/* 801F2B48 001EF948  38 03 00 01 */	addi r0, r3, 1
/* 801F2B4C 001EF94C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2B50 001EF950  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2B54 001EF954  38 00 00 80 */	li r0, 0x80
/* 801F2B58 001EF958  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2B5C 001EF95C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2B60 001EF960  38 03 00 01 */	addi r0, r3, 1
/* 801F2B64 001EF964  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2B68:
/* 801F2B68 001EF968  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2B6C 001EF96C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2B70 001EF970  40 80 00 24 */	bge lbl_801F2B94
/* 801F2B74 001EF974  38 03 00 01 */	addi r0, r3, 1
/* 801F2B78 001EF978  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2B7C 001EF97C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2B80 001EF980  38 00 00 00 */	li r0, 0
/* 801F2B84 001EF984  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2B88 001EF988  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2B8C 001EF98C  38 03 00 01 */	addi r0, r3, 1
/* 801F2B90 001EF990  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2B94:
/* 801F2B94 001EF994  38 61 00 08 */	addi r3, r1, 8
/* 801F2B98 001EF998  48 00 1B E9 */	bl TRKTargetVersions
/* 801F2B9C 001EF99C  2C 03 00 00 */	cmpwi r3, 0
/* 801F2BA0 001EF9A0  40 82 00 3C */	bne lbl_801F2BDC
/* 801F2BA4 001EF9A4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2BA8 001EF9A8  88 A1 00 08 */	lbz r5, 8(r1)
/* 801F2BAC 001EF9AC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2BB0 001EF9B0  41 80 00 0C */	blt lbl_801F2BBC
/* 801F2BB4 001EF9B4  38 60 03 01 */	li r3, 0x301
/* 801F2BB8 001EF9B8  48 00 00 24 */	b lbl_801F2BDC
lbl_801F2BBC:
/* 801F2BBC 001EF9BC  38 03 00 01 */	addi r0, r3, 1
/* 801F2BC0 001EF9C0  7C 9F 1A 14 */	add r4, r31, r3
/* 801F2BC4 001EF9C4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2BC8 001EF9C8  38 60 00 00 */	li r3, 0
/* 801F2BCC 001EF9CC  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2BD0 001EF9D0  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F2BD4 001EF9D4  38 04 00 01 */	addi r0, r4, 1
/* 801F2BD8 001EF9D8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2BDC:
/* 801F2BDC 001EF9DC  2C 03 00 00 */	cmpwi r3, 0
/* 801F2BE0 001EF9E0  40 82 00 3C */	bne lbl_801F2C1C
/* 801F2BE4 001EF9E4  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2BE8 001EF9E8  88 A1 00 09 */	lbz r5, 9(r1)
/* 801F2BEC 001EF9EC  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2BF0 001EF9F0  41 80 00 0C */	blt lbl_801F2BFC
/* 801F2BF4 001EF9F4  38 60 03 01 */	li r3, 0x301
/* 801F2BF8 001EF9F8  48 00 00 24 */	b lbl_801F2C1C
lbl_801F2BFC:
/* 801F2BFC 001EF9FC  38 03 00 01 */	addi r0, r3, 1
/* 801F2C00 001EFA00  7C 9F 1A 14 */	add r4, r31, r3
/* 801F2C04 001EFA04  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2C08 001EFA08  38 60 00 00 */	li r3, 0
/* 801F2C0C 001EFA0C  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2C10 001EFA10  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F2C14 001EFA14  38 04 00 01 */	addi r0, r4, 1
/* 801F2C18 001EFA18  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2C1C:
/* 801F2C1C 001EFA1C  2C 03 00 00 */	cmpwi r3, 0
/* 801F2C20 001EFA20  40 82 00 3C */	bne lbl_801F2C5C
/* 801F2C24 001EFA24  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2C28 001EFA28  88 A1 00 0A */	lbz r5, 0xa(r1)
/* 801F2C2C 001EFA2C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2C30 001EFA30  41 80 00 0C */	blt lbl_801F2C3C
/* 801F2C34 001EFA34  38 60 03 01 */	li r3, 0x301
/* 801F2C38 001EFA38  48 00 00 24 */	b lbl_801F2C5C
lbl_801F2C3C:
/* 801F2C3C 001EFA3C  38 03 00 01 */	addi r0, r3, 1
/* 801F2C40 001EFA40  7C 9F 1A 14 */	add r4, r31, r3
/* 801F2C44 001EFA44  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2C48 001EFA48  38 60 00 00 */	li r3, 0
/* 801F2C4C 001EFA4C  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2C50 001EFA50  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F2C54 001EFA54  38 04 00 01 */	addi r0, r4, 1
/* 801F2C58 001EFA58  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2C5C:
/* 801F2C5C 001EFA5C  2C 03 00 00 */	cmpwi r3, 0
/* 801F2C60 001EFA60  40 82 00 3C */	bne lbl_801F2C9C
/* 801F2C64 001EFA64  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2C68 001EFA68  88 A1 00 0B */	lbz r5, 0xb(r1)
/* 801F2C6C 001EFA6C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2C70 001EFA70  41 80 00 0C */	blt lbl_801F2C7C
/* 801F2C74 001EFA74  38 60 03 01 */	li r3, 0x301
/* 801F2C78 001EFA78  48 00 00 24 */	b lbl_801F2C9C
lbl_801F2C7C:
/* 801F2C7C 001EFA7C  38 03 00 01 */	addi r0, r3, 1
/* 801F2C80 001EFA80  7C 9F 1A 14 */	add r4, r31, r3
/* 801F2C84 001EFA84  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2C88 001EFA88  38 60 00 00 */	li r3, 0
/* 801F2C8C 001EFA8C  98 A4 00 10 */	stb r5, 0x10(r4)
/* 801F2C90 001EFA90  80 9F 00 08 */	lwz r4, 8(r31)
/* 801F2C94 001EFA94  38 04 00 01 */	addi r0, r4, 1
/* 801F2C98 001EFA98  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2C9C:
/* 801F2C9C 001EFA9C  2C 03 00 00 */	cmpwi r3, 0
/* 801F2CA0 001EFAA0  41 82 00 8C */	beq lbl_801F2D2C
/* 801F2CA4 001EFAA4  7F E3 FB 78 */	mr r3, r31
/* 801F2CA8 001EFAA8  38 80 00 01 */	li r4, 1
/* 801F2CAC 001EFAAC  4B FF D5 35 */	bl TRKResetBuffer
/* 801F2CB0 001EFAB0  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2CB4 001EFAB4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2CB8 001EFAB8  40 80 00 24 */	bge lbl_801F2CDC
/* 801F2CBC 001EFABC  38 03 00 01 */	addi r0, r3, 1
/* 801F2CC0 001EFAC0  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2CC4 001EFAC4  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2CC8 001EFAC8  38 00 00 80 */	li r0, 0x80
/* 801F2CCC 001EFACC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2CD0 001EFAD0  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2CD4 001EFAD4  38 03 00 01 */	addi r0, r3, 1
/* 801F2CD8 001EFAD8  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2CDC:
/* 801F2CDC 001EFADC  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2CE0 001EFAE0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2CE4 001EFAE4  40 80 00 24 */	bge lbl_801F2D08
/* 801F2CE8 001EFAE8  38 03 00 01 */	addi r0, r3, 1
/* 801F2CEC 001EFAEC  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2CF0 001EFAF0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2CF4 001EFAF4  38 00 00 03 */	li r0, 3
/* 801F2CF8 001EFAF8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2CFC 001EFAFC  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2D00 001EFB00  38 03 00 01 */	addi r0, r3, 1
/* 801F2D04 001EFB04  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2D08:
/* 801F2D08 001EFB08  3B C0 00 03 */	li r30, 3
lbl_801F2D0C:
/* 801F2D0C 001EFB0C  7F E3 FB 78 */	mr r3, r31
/* 801F2D10 001EFB10  4B FF C9 25 */	bl TRKMessageSend
/* 801F2D14 001EFB14  2C 03 00 00 */	cmpwi r3, 0
/* 801F2D18 001EFB18  3B DE FF FF */	addi r30, r30, -1
/* 801F2D1C 001EFB1C  41 82 00 30 */	beq lbl_801F2D4C
/* 801F2D20 001EFB20  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2D24 001EFB24  41 81 FF E8 */	bgt lbl_801F2D0C
/* 801F2D28 001EFB28  48 00 00 24 */	b lbl_801F2D4C
lbl_801F2D2C:
/* 801F2D2C 001EFB2C  3B C0 00 03 */	li r30, 3
lbl_801F2D30:
/* 801F2D30 001EFB30  7F E3 FB 78 */	mr r3, r31
/* 801F2D34 001EFB34  4B FF C9 01 */	bl TRKMessageSend
/* 801F2D38 001EFB38  2C 03 00 00 */	cmpwi r3, 0
/* 801F2D3C 001EFB3C  3B DE FF FF */	addi r30, r30, -1
/* 801F2D40 001EFB40  41 82 00 0C */	beq lbl_801F2D4C
/* 801F2D44 001EFB44  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2D48 001EFB48  41 81 FF E8 */	bgt lbl_801F2D30
lbl_801F2D4C:
/* 801F2D4C 001EFB4C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F2D50 001EFB50  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F2D54 001EFB54  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F2D58 001EFB58  7C 08 03 A6 */	mtlr r0
/* 801F2D5C 001EFB5C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F2D60 001EFB60  4E 80 00 20 */	blr 
/* 801F2D64 001EFB64  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F2D68 001EFB68  7C 08 02 A6 */	mflr r0
/* 801F2D6C 001EFB6C  38 80 00 01 */	li r4, 1
/* 801F2D70 001EFB70  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F2D74 001EFB74  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F2D78 001EFB78  93 C1 00 08 */	stw r30, 8(r1)
/* 801F2D7C 001EFB7C  7C 7E 1B 78 */	mr r30, r3
/* 801F2D80 001EFB80  4B FF D4 61 */	bl TRKResetBuffer
/* 801F2D84 001EFB84  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 801F2D88 001EFB88  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2D8C 001EFB8C  40 80 00 24 */	bge lbl_801F2DB0
/* 801F2D90 001EFB90  38 03 00 01 */	addi r0, r3, 1
/* 801F2D94 001EFB94  7C 7E 1A 14 */	add r3, r30, r3
/* 801F2D98 001EFB98  90 1E 00 0C */	stw r0, 0xc(r30)
/* 801F2D9C 001EFB9C  38 00 00 80 */	li r0, 0x80
/* 801F2DA0 001EFBA0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2DA4 001EFBA4  80 7E 00 08 */	lwz r3, 8(r30)
/* 801F2DA8 001EFBA8  38 03 00 01 */	addi r0, r3, 1
/* 801F2DAC 001EFBAC  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F2DB0:
/* 801F2DB0 001EFBB0  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 801F2DB4 001EFBB4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2DB8 001EFBB8  40 80 00 24 */	bge lbl_801F2DDC
/* 801F2DBC 001EFBBC  38 03 00 01 */	addi r0, r3, 1
/* 801F2DC0 001EFBC0  7C 7E 1A 14 */	add r3, r30, r3
/* 801F2DC4 001EFBC4  90 1E 00 0C */	stw r0, 0xc(r30)
/* 801F2DC8 001EFBC8  38 00 00 00 */	li r0, 0
/* 801F2DCC 001EFBCC  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2DD0 001EFBD0  80 7E 00 08 */	lwz r3, 8(r30)
/* 801F2DD4 001EFBD4  38 03 00 01 */	addi r0, r3, 1
/* 801F2DD8 001EFBD8  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F2DDC:
/* 801F2DDC 001EFBDC  3B E0 00 03 */	li r31, 3
lbl_801F2DE0:
/* 801F2DE0 001EFBE0  7F C3 F3 78 */	mr r3, r30
/* 801F2DE4 001EFBE4  4B FF C8 51 */	bl TRKMessageSend
/* 801F2DE8 001EFBE8  2C 03 00 00 */	cmpwi r3, 0
/* 801F2DEC 001EFBEC  3B FF FF FF */	addi r31, r31, -1
/* 801F2DF0 001EFBF0  41 82 00 0C */	beq lbl_801F2DFC
/* 801F2DF4 001EFBF4  2C 1F 00 00 */	cmpwi r31, 0
/* 801F2DF8 001EFBF8  41 81 FF E8 */	bgt lbl_801F2DE0
lbl_801F2DFC:
/* 801F2DFC 001EFBFC  4B E1 27 1D */	bl gTRKInterruptVectorTableEnd
/* 801F2E00 001EFC00  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F2E04 001EFC04  38 60 00 00 */	li r3, 0
/* 801F2E08 001EFC08  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F2E0C 001EFC0C  83 C1 00 08 */	lwz r30, 8(r1)
/* 801F2E10 001EFC10  7C 08 03 A6 */	mtlr r0
/* 801F2E14 001EFC14  38 21 00 10 */	addi r1, r1, 0x10
/* 801F2E18 001EFC18  4E 80 00 20 */	blr 
/* 801F2E1C 001EFC1C  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801F2E20 001EFC20  7C 08 02 A6 */	mflr r0
/* 801F2E24 001EFC24  3C 80 80 38 */	lis r4, lbl_IsTRKConnected@ha
/* 801F2E28 001EFC28  90 01 00 34 */	stw r0, 0x34(r1)
/* 801F2E2C 001EFC2C  38 00 00 00 */	li r0, 0
/* 801F2E30 001EFC30  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801F2E34 001EFC34  7C 7F 1B 78 */	mr r31, r3
/* 801F2E38 001EFC38  93 C1 00 28 */	stw r30, 0x28(r1)
/* 801F2E3C 001EFC3C  93 A1 00 24 */	stw r29, 0x24(r1)
/* 801F2E40 001EFC40  90 04 0C C8 */	stw r0, lbl_IsTRKConnected@l(r4)
/* 801F2E44 001EFC44  38 80 00 01 */	li r4, 1
/* 801F2E48 001EFC48  4B FF D3 99 */	bl TRKResetBuffer
/* 801F2E4C 001EFC4C  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2E50 001EFC50  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2E54 001EFC54  40 80 00 24 */	bge lbl_801F2E78
/* 801F2E58 001EFC58  38 03 00 01 */	addi r0, r3, 1
/* 801F2E5C 001EFC5C  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2E60 001EFC60  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2E64 001EFC64  38 00 00 80 */	li r0, 0x80
/* 801F2E68 001EFC68  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2E6C 001EFC6C  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2E70 001EFC70  38 03 00 01 */	addi r0, r3, 1
/* 801F2E74 001EFC74  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2E78:
/* 801F2E78 001EFC78  80 7F 00 0C */	lwz r3, 0xc(r31)
/* 801F2E7C 001EFC7C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2E80 001EFC80  40 80 00 24 */	bge lbl_801F2EA4
/* 801F2E84 001EFC84  38 03 00 01 */	addi r0, r3, 1
/* 801F2E88 001EFC88  7C 7F 1A 14 */	add r3, r31, r3
/* 801F2E8C 001EFC8C  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F2E90 001EFC90  38 00 00 00 */	li r0, 0
/* 801F2E94 001EFC94  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2E98 001EFC98  80 7F 00 08 */	lwz r3, 8(r31)
/* 801F2E9C 001EFC9C  38 03 00 01 */	addi r0, r3, 1
/* 801F2EA0 001EFCA0  90 1F 00 08 */	stw r0, 8(r31)
lbl_801F2EA4:
/* 801F2EA4 001EFCA4  3B C0 00 03 */	li r30, 3
lbl_801F2EA8:
/* 801F2EA8 001EFCA8  7F E3 FB 78 */	mr r3, r31
/* 801F2EAC 001EFCAC  4B FF C7 89 */	bl TRKMessageSend
/* 801F2EB0 001EFCB0  7C 7D 1B 79 */	or. r29, r3, r3
/* 801F2EB4 001EFCB4  3B DE FF FF */	addi r30, r30, -1
/* 801F2EB8 001EFCB8  41 82 00 0C */	beq lbl_801F2EC4
/* 801F2EBC 001EFCBC  2C 1E 00 00 */	cmpwi r30, 0
/* 801F2EC0 001EFCC0  41 81 FF E8 */	bgt lbl_801F2EA8
lbl_801F2EC4:
/* 801F2EC4 001EFCC4  2C 1D 00 00 */	cmpwi r29, 0
/* 801F2EC8 001EFCC8  40 82 00 18 */	bne lbl_801F2EE0
/* 801F2ECC 001EFCCC  38 61 00 08 */	addi r3, r1, 8
/* 801F2ED0 001EFCD0  38 80 00 01 */	li r4, 1
/* 801F2ED4 001EFCD4  4B FF C3 D9 */	bl TRKConstructEvent
/* 801F2ED8 001EFCD8  38 61 00 08 */	addi r3, r1, 8
/* 801F2EDC 001EFCDC  4B FF C3 E9 */	bl TRKPostEvent
lbl_801F2EE0:
/* 801F2EE0 001EFCE0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801F2EE4 001EFCE4  7F A3 EB 78 */	mr r3, r29
/* 801F2EE8 001EFCE8  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801F2EEC 001EFCEC  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 801F2EF0 001EFCF0  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 801F2EF4 001EFCF4  7C 08 03 A6 */	mtlr r0
/* 801F2EF8 001EFCF8  38 21 00 30 */	addi r1, r1, 0x30
/* 801F2EFC 001EFCFC  4E 80 00 20 */	blr 
/* 801F2F00 001EFD00  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F2F04 001EFD04  7C 08 02 A6 */	mflr r0
/* 801F2F08 001EFD08  3C 80 80 38 */	lis r4, lbl_IsTRKConnected@ha
/* 801F2F0C 001EFD0C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F2F10 001EFD10  38 00 00 01 */	li r0, 1
/* 801F2F14 001EFD14  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F2F18 001EFD18  93 C1 00 08 */	stw r30, 8(r1)
/* 801F2F1C 001EFD1C  7C 7E 1B 78 */	mr r30, r3
/* 801F2F20 001EFD20  90 04 0C C8 */	stw r0, lbl_IsTRKConnected@l(r4)
/* 801F2F24 001EFD24  38 80 00 01 */	li r4, 1
/* 801F2F28 001EFD28  4B FF D2 B9 */	bl TRKResetBuffer
/* 801F2F2C 001EFD2C  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 801F2F30 001EFD30  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2F34 001EFD34  40 80 00 24 */	bge lbl_801F2F58
/* 801F2F38 001EFD38  38 03 00 01 */	addi r0, r3, 1
/* 801F2F3C 001EFD3C  7C 7E 1A 14 */	add r3, r30, r3
/* 801F2F40 001EFD40  90 1E 00 0C */	stw r0, 0xc(r30)
/* 801F2F44 001EFD44  38 00 00 80 */	li r0, 0x80
/* 801F2F48 001EFD48  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2F4C 001EFD4C  80 7E 00 08 */	lwz r3, 8(r30)
/* 801F2F50 001EFD50  38 03 00 01 */	addi r0, r3, 1
/* 801F2F54 001EFD54  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F2F58:
/* 801F2F58 001EFD58  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 801F2F5C 001EFD5C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2F60 001EFD60  40 80 00 24 */	bge lbl_801F2F84
/* 801F2F64 001EFD64  38 03 00 01 */	addi r0, r3, 1
/* 801F2F68 001EFD68  7C 7E 1A 14 */	add r3, r30, r3
/* 801F2F6C 001EFD6C  90 1E 00 0C */	stw r0, 0xc(r30)
/* 801F2F70 001EFD70  38 00 00 00 */	li r0, 0
/* 801F2F74 001EFD74  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2F78 001EFD78  80 7E 00 08 */	lwz r3, 8(r30)
/* 801F2F7C 001EFD7C  38 03 00 01 */	addi r0, r3, 1
/* 801F2F80 001EFD80  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F2F84:
/* 801F2F84 001EFD84  3B E0 00 03 */	li r31, 3
lbl_801F2F88:
/* 801F2F88 001EFD88  7F C3 F3 78 */	mr r3, r30
/* 801F2F8C 001EFD8C  4B FF C6 A9 */	bl TRKMessageSend
/* 801F2F90 001EFD90  2C 03 00 00 */	cmpwi r3, 0
/* 801F2F94 001EFD94  3B FF FF FF */	addi r31, r31, -1
/* 801F2F98 001EFD98  41 82 00 0C */	beq lbl_801F2FA4
/* 801F2F9C 001EFD9C  2C 1F 00 00 */	cmpwi r31, 0
/* 801F2FA0 001EFDA0  41 81 FF E8 */	bgt lbl_801F2F88
lbl_801F2FA4:
/* 801F2FA4 001EFDA4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F2FA8 001EFDA8  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F2FAC 001EFDAC  83 C1 00 08 */	lwz r30, 8(r1)
/* 801F2FB0 001EFDB0  7C 08 03 A6 */	mtlr r0
/* 801F2FB4 001EFDB4  38 21 00 10 */	addi r1, r1, 0x10
/* 801F2FB8 001EFDB8  4E 80 00 20 */	blr 
/* 801F2FBC 001EFDBC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F2FC0 001EFDC0  7C 08 02 A6 */	mflr r0
/* 801F2FC4 001EFDC4  38 80 00 01 */	li r4, 1
/* 801F2FC8 001EFDC8  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F2FCC 001EFDCC  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F2FD0 001EFDD0  93 C1 00 08 */	stw r30, 8(r1)
/* 801F2FD4 001EFDD4  7C 7E 1B 78 */	mr r30, r3
/* 801F2FD8 001EFDD8  4B FF D2 09 */	bl TRKResetBuffer
/* 801F2FDC 001EFDDC  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 801F2FE0 001EFDE0  28 03 08 80 */	cmplwi r3, 0x880
/* 801F2FE4 001EFDE4  40 80 00 24 */	bge lbl_801F3008
/* 801F2FE8 001EFDE8  38 03 00 01 */	addi r0, r3, 1
/* 801F2FEC 001EFDEC  7C 7E 1A 14 */	add r3, r30, r3
/* 801F2FF0 001EFDF0  90 1E 00 0C */	stw r0, 0xc(r30)
/* 801F2FF4 001EFDF4  38 00 00 80 */	li r0, 0x80
/* 801F2FF8 001EFDF8  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F2FFC 001EFDFC  80 7E 00 08 */	lwz r3, 8(r30)
/* 801F3000 001EFE00  38 03 00 01 */	addi r0, r3, 1
/* 801F3004 001EFE04  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F3008:
/* 801F3008 001EFE08  80 7E 00 0C */	lwz r3, 0xc(r30)
/* 801F300C 001EFE0C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F3010 001EFE10  40 80 00 24 */	bge lbl_801F3034
/* 801F3014 001EFE14  38 03 00 01 */	addi r0, r3, 1
/* 801F3018 001EFE18  7C 7E 1A 14 */	add r3, r30, r3
/* 801F301C 001EFE1C  90 1E 00 0C */	stw r0, 0xc(r30)
/* 801F3020 001EFE20  38 00 00 10 */	li r0, 0x10
/* 801F3024 001EFE24  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F3028 001EFE28  80 7E 00 08 */	lwz r3, 8(r30)
/* 801F302C 001EFE2C  38 03 00 01 */	addi r0, r3, 1
/* 801F3030 001EFE30  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F3034:
/* 801F3034 001EFE34  3B E0 00 03 */	li r31, 3
lbl_801F3038:
/* 801F3038 001EFE38  7F C3 F3 78 */	mr r3, r30
/* 801F303C 001EFE3C  4B FF C5 F9 */	bl TRKMessageSend
/* 801F3040 001EFE40  2C 03 00 00 */	cmpwi r3, 0
/* 801F3044 001EFE44  3B FF FF FF */	addi r31, r31, -1
/* 801F3048 001EFE48  41 82 00 0C */	beq lbl_801F3054
/* 801F304C 001EFE4C  2C 1F 00 00 */	cmpwi r31, 0
/* 801F3050 001EFE50  41 81 FF E8 */	bgt lbl_801F3038
lbl_801F3054:
/* 801F3054 001EFE54  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F3058 001EFE58  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F305C 001EFE5C  83 C1 00 08 */	lwz r30, 8(r1)
/* 801F3060 001EFE60  7C 08 03 A6 */	mtlr r0
/* 801F3064 001EFE64  38 21 00 10 */	addi r1, r1, 0x10
/* 801F3068 001EFE68  4E 80 00 20 */	blr 

.global TRKStandardACK
TRKStandardACK:
/* 801F306C 001EFE6C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F3070 001EFE70  7C 08 02 A6 */	mflr r0
/* 801F3074 001EFE74  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F3078 001EFE78  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F307C 001EFE7C  7C BF 2B 78 */	mr r31, r5
/* 801F3080 001EFE80  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F3084 001EFE84  7C 9E 23 78 */	mr r30, r4
/* 801F3088 001EFE88  38 80 00 01 */	li r4, 1
/* 801F308C 001EFE8C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F3090 001EFE90  7C 7D 1B 78 */	mr r29, r3
/* 801F3094 001EFE94  4B FF D1 4D */	bl TRKResetBuffer
/* 801F3098 001EFE98  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 801F309C 001EFE9C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F30A0 001EFEA0  40 80 00 20 */	bge lbl_801F30C0
/* 801F30A4 001EFEA4  38 03 00 01 */	addi r0, r3, 1
/* 801F30A8 001EFEA8  7C 7D 1A 14 */	add r3, r29, r3
/* 801F30AC 001EFEAC  90 1D 00 0C */	stw r0, 0xc(r29)
/* 801F30B0 001EFEB0  9B C3 00 10 */	stb r30, 0x10(r3)
/* 801F30B4 001EFEB4  80 7D 00 08 */	lwz r3, 8(r29)
/* 801F30B8 001EFEB8  38 03 00 01 */	addi r0, r3, 1
/* 801F30BC 001EFEBC  90 1D 00 08 */	stw r0, 8(r29)
lbl_801F30C0:
/* 801F30C0 001EFEC0  80 7D 00 0C */	lwz r3, 0xc(r29)
/* 801F30C4 001EFEC4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F30C8 001EFEC8  40 80 00 20 */	bge lbl_801F30E8
/* 801F30CC 001EFECC  38 03 00 01 */	addi r0, r3, 1
/* 801F30D0 001EFED0  7C 7D 1A 14 */	add r3, r29, r3
/* 801F30D4 001EFED4  90 1D 00 0C */	stw r0, 0xc(r29)
/* 801F30D8 001EFED8  9B E3 00 10 */	stb r31, 0x10(r3)
/* 801F30DC 001EFEDC  80 7D 00 08 */	lwz r3, 8(r29)
/* 801F30E0 001EFEE0  38 03 00 01 */	addi r0, r3, 1
/* 801F30E4 001EFEE4  90 1D 00 08 */	stw r0, 8(r29)
lbl_801F30E8:
/* 801F30E8 001EFEE8  3B E0 00 03 */	li r31, 3
lbl_801F30EC:
/* 801F30EC 001EFEEC  7F A3 EB 78 */	mr r3, r29
/* 801F30F0 001EFEF0  4B FF C5 45 */	bl TRKMessageSend
/* 801F30F4 001EFEF4  2C 03 00 00 */	cmpwi r3, 0
/* 801F30F8 001EFEF8  3B FF FF FF */	addi r31, r31, -1
/* 801F30FC 001EFEFC  41 82 00 0C */	beq lbl_801F3108
/* 801F3100 001EFF00  2C 1F 00 00 */	cmpwi r31, 0
/* 801F3104 001EFF04  41 81 FF E8 */	bgt lbl_801F30EC
lbl_801F3108:
/* 801F3108 001EFF08  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F310C 001EFF0C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F3110 001EFF10  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F3114 001EFF14  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F3118 001EFF18  7C 08 03 A6 */	mtlr r0
/* 801F311C 001EFF1C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F3120 001EFF20  4E 80 00 20 */	blr 

.global SetTRKConnected
SetTRKConnected:
/* 801F3124 001EFF24  3C 80 80 38 */	lis r4, lbl_IsTRKConnected@ha
/* 801F3128 001EFF28  90 64 0C C8 */	stw r3, lbl_IsTRKConnected@l(r4)
/* 801F312C 001EFF2C  4E 80 00 20 */	blr 

.global GetTRKConnected
GetTRKConnected:
/* 801F3130 001EFF30  3C 60 80 38 */	lis r3, lbl_IsTRKConnected@ha
/* 801F3134 001EFF34  38 63 0C C8 */	addi r3, r3, lbl_IsTRKConnected@l
/* 801F3138 001EFF38  80 63 00 00 */	lwz r3, 0(r3)
/* 801F313C 001EFF3C  4E 80 00 20 */	blr 

.global HandlePositionFileSupportRequest
HandlePositionFileSupportRequest:
/* 801F3140 001EFF40  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801F3144 001EFF44  7C 08 02 A6 */	mflr r0
/* 801F3148 001EFF48  90 01 00 34 */	stw r0, 0x34(r1)
/* 801F314C 001EFF4C  BF 41 00 18 */	stmw r26, 0x18(r1)
/* 801F3150 001EFF50  7C 7A 1B 78 */	mr r26, r3
/* 801F3154 001EFF54  7C 9C 23 78 */	mr r28, r4
/* 801F3158 001EFF58  7C BD 2B 78 */	mr r29, r5
/* 801F315C 001EFF5C  7C DE 33 78 */	mr r30, r6
/* 801F3160 001EFF60  38 61 00 0C */	addi r3, r1, 0xc
/* 801F3164 001EFF64  38 81 00 08 */	addi r4, r1, 8
/* 801F3168 001EFF68  4B FF D1 49 */	bl TRKGetFreeBuffer
/* 801F316C 001EFF6C  7C 7B 1B 79 */	or. r27, r3, r3
/* 801F3170 001EFF70  40 82 00 44 */	bne lbl_801F31B4
/* 801F3174 001EFF74  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F3178 001EFF78  80 65 00 0C */	lwz r3, 0xc(r5)
/* 801F317C 001EFF7C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F3180 001EFF80  41 80 00 0C */	blt lbl_801F318C
/* 801F3184 001EFF84  38 80 03 01 */	li r4, 0x301
/* 801F3188 001EFF88  48 00 00 28 */	b lbl_801F31B0
lbl_801F318C:
/* 801F318C 001EFF8C  38 03 00 01 */	addi r0, r3, 1
/* 801F3190 001EFF90  7C 65 1A 14 */	add r3, r5, r3
/* 801F3194 001EFF94  90 05 00 0C */	stw r0, 0xc(r5)
/* 801F3198 001EFF98  38 00 00 D4 */	li r0, 0xd4
/* 801F319C 001EFF9C  38 80 00 00 */	li r4, 0
/* 801F31A0 001EFFA0  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F31A4 001EFFA4  80 65 00 08 */	lwz r3, 8(r5)
/* 801F31A8 001EFFA8  38 03 00 01 */	addi r0, r3, 1
/* 801F31AC 001EFFAC  90 05 00 08 */	stw r0, 8(r5)
lbl_801F31B0:
/* 801F31B0 001EFFB0  7C 9B 23 78 */	mr r27, r4
lbl_801F31B4:
/* 801F31B4 001EFFB4  2C 1B 00 00 */	cmpwi r27, 0
/* 801F31B8 001EFFB8  40 82 00 14 */	bne lbl_801F31CC
/* 801F31BC 001EFFBC  80 61 00 08 */	lwz r3, 8(r1)
/* 801F31C0 001EFFC0  7F 44 D3 78 */	mr r4, r26
/* 801F31C4 001EFFC4  4B FF CD 1D */	bl TRKAppendBuffer1_ui32
/* 801F31C8 001EFFC8  7C 7B 1B 78 */	mr r27, r3
lbl_801F31CC:
/* 801F31CC 001EFFCC  2C 1B 00 00 */	cmpwi r27, 0
/* 801F31D0 001EFFD0  40 82 00 14 */	bne lbl_801F31E4
/* 801F31D4 001EFFD4  80 61 00 08 */	lwz r3, 8(r1)
/* 801F31D8 001EFFD8  80 9C 00 00 */	lwz r4, 0(r28)
/* 801F31DC 001EFFDC  4B FF CD 05 */	bl TRKAppendBuffer1_ui32
/* 801F31E0 001EFFE0  7C 7B 1B 78 */	mr r27, r3
lbl_801F31E4:
/* 801F31E4 001EFFE4  2C 1B 00 00 */	cmpwi r27, 0
/* 801F31E8 001EFFE8  40 82 00 40 */	bne lbl_801F3228
/* 801F31EC 001EFFEC  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F31F0 001EFFF0  80 65 00 0C */	lwz r3, 0xc(r5)
/* 801F31F4 001EFFF4  28 03 08 80 */	cmplwi r3, 0x880
/* 801F31F8 001EFFF8  41 80 00 0C */	blt lbl_801F3204
/* 801F31FC 001EFFFC  38 80 03 01 */	li r4, 0x301
/* 801F3200 001F0000  48 00 00 24 */	b lbl_801F3224
lbl_801F3204:
/* 801F3204 001F0004  38 03 00 01 */	addi r0, r3, 1
/* 801F3208 001F0008  7C 65 1A 14 */	add r3, r5, r3
/* 801F320C 001F000C  90 05 00 0C */	stw r0, 0xc(r5)
/* 801F3210 001F0010  38 80 00 00 */	li r4, 0
/* 801F3214 001F0014  9B A3 00 10 */	stb r29, 0x10(r3)
/* 801F3218 001F0018  80 65 00 08 */	lwz r3, 8(r5)
/* 801F321C 001F001C  38 03 00 01 */	addi r0, r3, 1
/* 801F3220 001F0020  90 05 00 08 */	stw r0, 8(r5)
lbl_801F3224:
/* 801F3224 001F0024  7C 9B 23 78 */	mr r27, r4
lbl_801F3228:
/* 801F3228 001F0028  2C 1B 00 00 */	cmpwi r27, 0
/* 801F322C 001F002C  40 82 00 84 */	bne lbl_801F32B0
/* 801F3230 001F0030  38 00 00 00 */	li r0, 0
/* 801F3234 001F0034  38 81 00 10 */	addi r4, r1, 0x10
/* 801F3238 001F0038  98 1E 00 00 */	stb r0, 0(r30)
/* 801F323C 001F003C  38 A0 00 03 */	li r5, 3
/* 801F3240 001F0040  38 C0 00 03 */	li r6, 3
/* 801F3244 001F0044  38 E0 00 00 */	li r7, 0
/* 801F3248 001F0048  80 61 00 08 */	lwz r3, 8(r1)
/* 801F324C 001F004C  48 00 03 4D */	bl TRKRequestSend
/* 801F3250 001F0050  7C 7B 1B 79 */	or. r27, r3, r3
/* 801F3254 001F0054  40 82 00 18 */	bne lbl_801F326C
/* 801F3258 001F0058  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F325C 001F005C  4B FF D0 29 */	bl TRKGetBuffer
/* 801F3260 001F0060  38 80 00 02 */	li r4, 2
/* 801F3264 001F0064  7C 7F 1B 78 */	mr r31, r3
/* 801F3268 001F0068  4B FF CF 49 */	bl TRKSetBufferPosition
lbl_801F326C:
/* 801F326C 001F006C  2C 1B 00 00 */	cmpwi r27, 0
/* 801F3270 001F0070  40 82 00 14 */	bne lbl_801F3284
/* 801F3274 001F0074  7F E3 FB 78 */	mr r3, r31
/* 801F3278 001F0078  7F C4 F3 78 */	mr r4, r30
/* 801F327C 001F007C  4B FF C9 85 */	bl TRKReadBuffer1_ui8
/* 801F3280 001F0080  7C 7B 1B 78 */	mr r27, r3
lbl_801F3284:
/* 801F3284 001F0084  2C 1B 00 00 */	cmpwi r27, 0
/* 801F3288 001F0088  40 82 00 18 */	bne lbl_801F32A0
/* 801F328C 001F008C  7F E3 FB 78 */	mr r3, r31
/* 801F3290 001F0090  7F 84 E3 78 */	mr r4, r28
/* 801F3294 001F0094  4B FF C7 ED */	bl TRKReadBuffer1_ui32
/* 801F3298 001F0098  7C 7B 1B 78 */	mr r27, r3
/* 801F329C 001F009C  48 00 00 0C */	b lbl_801F32A8
lbl_801F32A0:
/* 801F32A0 001F00A0  38 00 FF FF */	li r0, -1
/* 801F32A4 001F00A4  90 1C 00 00 */	stw r0, 0(r28)
lbl_801F32A8:
/* 801F32A8 001F00A8  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F32AC 001F00AC  4B FF CF 75 */	bl TRKReleaseBuffer
lbl_801F32B0:
/* 801F32B0 001F00B0  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F32B4 001F00B4  4B FF CF 6D */	bl TRKReleaseBuffer
/* 801F32B8 001F00B8  7F 63 DB 78 */	mr r3, r27
/* 801F32BC 001F00BC  BB 41 00 18 */	lmw r26, 0x18(r1)
/* 801F32C0 001F00C0  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801F32C4 001F00C4  7C 08 03 A6 */	mtlr r0
/* 801F32C8 001F00C8  38 21 00 30 */	addi r1, r1, 0x30
/* 801F32CC 001F00CC  4E 80 00 20 */	blr 

.global HandleCloseFileSupportRequest
HandleCloseFileSupportRequest:
/* 801F32D0 001F00D0  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801F32D4 001F00D4  7C 08 02 A6 */	mflr r0
/* 801F32D8 001F00D8  90 01 00 34 */	stw r0, 0x34(r1)
/* 801F32DC 001F00DC  93 E1 00 2C */	stw r31, 0x2c(r1)
/* 801F32E0 001F00E0  93 C1 00 28 */	stw r30, 0x28(r1)
/* 801F32E4 001F00E4  93 A1 00 24 */	stw r29, 0x24(r1)
/* 801F32E8 001F00E8  7C 9D 23 78 */	mr r29, r4
/* 801F32EC 001F00EC  38 81 00 08 */	addi r4, r1, 8
/* 801F32F0 001F00F0  93 81 00 20 */	stw r28, 0x20(r1)
/* 801F32F4 001F00F4  7C 7C 1B 78 */	mr r28, r3
/* 801F32F8 001F00F8  38 61 00 0C */	addi r3, r1, 0xc
/* 801F32FC 001F00FC  4B FF CF B5 */	bl TRKGetFreeBuffer
/* 801F3300 001F0100  7C 7F 1B 79 */	or. r31, r3, r3
/* 801F3304 001F0104  40 82 00 44 */	bne lbl_801F3348
/* 801F3308 001F0108  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F330C 001F010C  80 65 00 0C */	lwz r3, 0xc(r5)
/* 801F3310 001F0110  28 03 08 80 */	cmplwi r3, 0x880
/* 801F3314 001F0114  41 80 00 0C */	blt lbl_801F3320
/* 801F3318 001F0118  38 80 03 01 */	li r4, 0x301
/* 801F331C 001F011C  48 00 00 28 */	b lbl_801F3344
lbl_801F3320:
/* 801F3320 001F0120  38 03 00 01 */	addi r0, r3, 1
/* 801F3324 001F0124  7C 65 1A 14 */	add r3, r5, r3
/* 801F3328 001F0128  90 05 00 0C */	stw r0, 0xc(r5)
/* 801F332C 001F012C  38 00 00 D3 */	li r0, 0xd3
/* 801F3330 001F0130  38 80 00 00 */	li r4, 0
/* 801F3334 001F0134  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F3338 001F0138  80 65 00 08 */	lwz r3, 8(r5)
/* 801F333C 001F013C  38 03 00 01 */	addi r0, r3, 1
/* 801F3340 001F0140  90 05 00 08 */	stw r0, 8(r5)
lbl_801F3344:
/* 801F3344 001F0144  7C 9F 23 78 */	mr r31, r4
lbl_801F3348:
/* 801F3348 001F0148  2C 1F 00 00 */	cmpwi r31, 0
/* 801F334C 001F014C  40 82 00 14 */	bne lbl_801F3360
/* 801F3350 001F0150  80 61 00 08 */	lwz r3, 8(r1)
/* 801F3354 001F0154  7F 84 E3 78 */	mr r4, r28
/* 801F3358 001F0158  4B FF CB 89 */	bl TRKAppendBuffer1_ui32
/* 801F335C 001F015C  7C 7F 1B 78 */	mr r31, r3
lbl_801F3360:
/* 801F3360 001F0160  2C 1F 00 00 */	cmpwi r31, 0
/* 801F3364 001F0164  40 82 00 60 */	bne lbl_801F33C4
/* 801F3368 001F0168  38 00 00 00 */	li r0, 0
/* 801F336C 001F016C  38 81 00 10 */	addi r4, r1, 0x10
/* 801F3370 001F0170  98 1D 00 00 */	stb r0, 0(r29)
/* 801F3374 001F0174  38 A0 00 03 */	li r5, 3
/* 801F3378 001F0178  38 C0 00 03 */	li r6, 3
/* 801F337C 001F017C  38 E0 00 00 */	li r7, 0
/* 801F3380 001F0180  80 61 00 08 */	lwz r3, 8(r1)
/* 801F3384 001F0184  48 00 02 15 */	bl TRKRequestSend
/* 801F3388 001F0188  7C 7F 1B 79 */	or. r31, r3, r3
/* 801F338C 001F018C  40 82 00 18 */	bne lbl_801F33A4
/* 801F3390 001F0190  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F3394 001F0194  4B FF CE F1 */	bl TRKGetBuffer
/* 801F3398 001F0198  38 80 00 02 */	li r4, 2
/* 801F339C 001F019C  7C 7E 1B 78 */	mr r30, r3
/* 801F33A0 001F01A0  4B FF CE 11 */	bl TRKSetBufferPosition
lbl_801F33A4:
/* 801F33A4 001F01A4  2C 1F 00 00 */	cmpwi r31, 0
/* 801F33A8 001F01A8  40 82 00 14 */	bne lbl_801F33BC
/* 801F33AC 001F01AC  7F C3 F3 78 */	mr r3, r30
/* 801F33B0 001F01B0  7F A4 EB 78 */	mr r4, r29
/* 801F33B4 001F01B4  4B FF C8 4D */	bl TRKReadBuffer1_ui8
/* 801F33B8 001F01B8  7C 7F 1B 78 */	mr r31, r3
lbl_801F33BC:
/* 801F33BC 001F01BC  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F33C0 001F01C0  4B FF CE 61 */	bl TRKReleaseBuffer
lbl_801F33C4:
/* 801F33C4 001F01C4  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F33C8 001F01C8  4B FF CE 59 */	bl TRKReleaseBuffer
/* 801F33CC 001F01CC  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801F33D0 001F01D0  7F E3 FB 78 */	mr r3, r31
/* 801F33D4 001F01D4  83 E1 00 2C */	lwz r31, 0x2c(r1)
/* 801F33D8 001F01D8  83 C1 00 28 */	lwz r30, 0x28(r1)
/* 801F33DC 001F01DC  83 A1 00 24 */	lwz r29, 0x24(r1)
/* 801F33E0 001F01E0  83 81 00 20 */	lwz r28, 0x20(r1)
/* 801F33E4 001F01E4  7C 08 03 A6 */	mtlr r0
/* 801F33E8 001F01E8  38 21 00 30 */	addi r1, r1, 0x30
/* 801F33EC 001F01EC  4E 80 00 20 */	blr 

.global HandleOpenFileSupportRequest
HandleOpenFileSupportRequest:
/* 801F33F0 001F01F0  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 801F33F4 001F01F4  7C 08 02 A6 */	mflr r0
/* 801F33F8 001F01F8  90 01 00 34 */	stw r0, 0x34(r1)
/* 801F33FC 001F01FC  38 00 00 00 */	li r0, 0
/* 801F3400 001F0200  BF 41 00 18 */	stmw r26, 0x18(r1)
/* 801F3404 001F0204  7C 7B 1B 78 */	mr r27, r3
/* 801F3408 001F0208  7C 9C 23 78 */	mr r28, r4
/* 801F340C 001F020C  7C BD 2B 78 */	mr r29, r5
/* 801F3410 001F0210  7C DE 33 78 */	mr r30, r6
/* 801F3414 001F0214  38 61 00 0C */	addi r3, r1, 0xc
/* 801F3418 001F0218  38 81 00 08 */	addi r4, r1, 8
/* 801F341C 001F021C  90 05 00 00 */	stw r0, 0(r5)
/* 801F3420 001F0220  4B FF CE 91 */	bl TRKGetFreeBuffer
/* 801F3424 001F0224  7C 7A 1B 79 */	or. r26, r3, r3
/* 801F3428 001F0228  40 82 00 44 */	bne lbl_801F346C
/* 801F342C 001F022C  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F3430 001F0230  80 65 00 0C */	lwz r3, 0xc(r5)
/* 801F3434 001F0234  28 03 08 80 */	cmplwi r3, 0x880
/* 801F3438 001F0238  41 80 00 0C */	blt lbl_801F3444
/* 801F343C 001F023C  38 80 03 01 */	li r4, 0x301
/* 801F3440 001F0240  48 00 00 28 */	b lbl_801F3468
lbl_801F3444:
/* 801F3444 001F0244  38 03 00 01 */	addi r0, r3, 1
/* 801F3448 001F0248  7C 65 1A 14 */	add r3, r5, r3
/* 801F344C 001F024C  90 05 00 0C */	stw r0, 0xc(r5)
/* 801F3450 001F0250  38 00 00 D2 */	li r0, 0xd2
/* 801F3454 001F0254  38 80 00 00 */	li r4, 0
/* 801F3458 001F0258  98 03 00 10 */	stb r0, 0x10(r3)
/* 801F345C 001F025C  80 65 00 08 */	lwz r3, 8(r5)
/* 801F3460 001F0260  38 03 00 01 */	addi r0, r3, 1
/* 801F3464 001F0264  90 05 00 08 */	stw r0, 8(r5)
lbl_801F3468:
/* 801F3468 001F0268  7C 9A 23 78 */	mr r26, r4
lbl_801F346C:
/* 801F346C 001F026C  2C 1A 00 00 */	cmpwi r26, 0
/* 801F3470 001F0270  40 82 00 40 */	bne lbl_801F34B0
/* 801F3474 001F0274  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F3478 001F0278  80 65 00 0C */	lwz r3, 0xc(r5)
/* 801F347C 001F027C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F3480 001F0280  41 80 00 0C */	blt lbl_801F348C
/* 801F3484 001F0284  38 80 03 01 */	li r4, 0x301
/* 801F3488 001F0288  48 00 00 24 */	b lbl_801F34AC
lbl_801F348C:
/* 801F348C 001F028C  38 03 00 01 */	addi r0, r3, 1
/* 801F3490 001F0290  7C 65 1A 14 */	add r3, r5, r3
/* 801F3494 001F0294  90 05 00 0C */	stw r0, 0xc(r5)
/* 801F3498 001F0298  38 80 00 00 */	li r4, 0
/* 801F349C 001F029C  9B 83 00 10 */	stb r28, 0x10(r3)
/* 801F34A0 001F02A0  80 65 00 08 */	lwz r3, 8(r5)
/* 801F34A4 001F02A4  38 03 00 01 */	addi r0, r3, 1
/* 801F34A8 001F02A8  90 05 00 08 */	stw r0, 8(r5)
lbl_801F34AC:
/* 801F34AC 001F02AC  7C 9A 23 78 */	mr r26, r4
lbl_801F34B0:
/* 801F34B0 001F02B0  2C 1A 00 00 */	cmpwi r26, 0
/* 801F34B4 001F02B4  40 82 00 20 */	bne lbl_801F34D4
/* 801F34B8 001F02B8  7F 63 DB 78 */	mr r3, r27
/* 801F34BC 001F02BC  4B FF 42 FD */	bl func_801E77B8
/* 801F34C0 001F02C0  38 03 00 01 */	addi r0, r3, 1
/* 801F34C4 001F02C4  80 61 00 08 */	lwz r3, 8(r1)
/* 801F34C8 001F02C8  54 04 04 3E */	clrlwi r4, r0, 0x10
/* 801F34CC 001F02CC  4B FF CA ED */	bl TRKAppendBuffer1_ui16
/* 801F34D0 001F02D0  7C 7A 1B 78 */	mr r26, r3
lbl_801F34D4:
/* 801F34D4 001F02D4  2C 1A 00 00 */	cmpwi r26, 0
/* 801F34D8 001F02D8  40 82 00 24 */	bne lbl_801F34FC
/* 801F34DC 001F02DC  7F 63 DB 78 */	mr r3, r27
/* 801F34E0 001F02E0  4B FF 42 D9 */	bl func_801E77B8
/* 801F34E4 001F02E4  7C 65 1B 78 */	mr r5, r3
/* 801F34E8 001F02E8  80 61 00 08 */	lwz r3, 8(r1)
/* 801F34EC 001F02EC  7F 64 DB 78 */	mr r4, r27
/* 801F34F0 001F02F0  38 A5 00 01 */	addi r5, r5, 1
/* 801F34F4 001F02F4  4B FF C8 89 */	bl TRKAppendBuffer_ui8
/* 801F34F8 001F02F8  7C 7A 1B 78 */	mr r26, r3
lbl_801F34FC:
/* 801F34FC 001F02FC  2C 1A 00 00 */	cmpwi r26, 0
/* 801F3500 001F0300  40 82 00 78 */	bne lbl_801F3578
/* 801F3504 001F0304  38 00 00 00 */	li r0, 0
/* 801F3508 001F0308  38 81 00 10 */	addi r4, r1, 0x10
/* 801F350C 001F030C  98 1E 00 00 */	stb r0, 0(r30)
/* 801F3510 001F0310  38 A0 00 07 */	li r5, 7
/* 801F3514 001F0314  38 C0 00 03 */	li r6, 3
/* 801F3518 001F0318  38 E0 00 00 */	li r7, 0
/* 801F351C 001F031C  80 61 00 08 */	lwz r3, 8(r1)
/* 801F3520 001F0320  48 00 00 79 */	bl TRKRequestSend
/* 801F3524 001F0324  7C 7A 1B 79 */	or. r26, r3, r3
/* 801F3528 001F0328  40 82 00 18 */	bne lbl_801F3540
/* 801F352C 001F032C  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F3530 001F0330  4B FF CD 55 */	bl TRKGetBuffer
/* 801F3534 001F0334  38 80 00 02 */	li r4, 2
/* 801F3538 001F0338  7C 7F 1B 78 */	mr r31, r3
/* 801F353C 001F033C  4B FF CC 75 */	bl TRKSetBufferPosition
lbl_801F3540:
/* 801F3540 001F0340  2C 1A 00 00 */	cmpwi r26, 0
/* 801F3544 001F0344  40 82 00 14 */	bne lbl_801F3558
/* 801F3548 001F0348  7F E3 FB 78 */	mr r3, r31
/* 801F354C 001F034C  7F C4 F3 78 */	mr r4, r30
/* 801F3550 001F0350  4B FF C6 B1 */	bl TRKReadBuffer1_ui8
/* 801F3554 001F0354  7C 7A 1B 78 */	mr r26, r3
lbl_801F3558:
/* 801F3558 001F0358  2C 1A 00 00 */	cmpwi r26, 0
/* 801F355C 001F035C  40 82 00 14 */	bne lbl_801F3570
/* 801F3560 001F0360  7F E3 FB 78 */	mr r3, r31
/* 801F3564 001F0364  7F A4 EB 78 */	mr r4, r29
/* 801F3568 001F0368  4B FF C5 19 */	bl TRKReadBuffer1_ui32
/* 801F356C 001F036C  7C 7A 1B 78 */	mr r26, r3
lbl_801F3570:
/* 801F3570 001F0370  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F3574 001F0374  4B FF CC AD */	bl TRKReleaseBuffer
lbl_801F3578:
/* 801F3578 001F0378  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F357C 001F037C  4B FF CC A5 */	bl TRKReleaseBuffer
/* 801F3580 001F0380  7F 43 D3 78 */	mr r3, r26
/* 801F3584 001F0384  BB 41 00 18 */	lmw r26, 0x18(r1)
/* 801F3588 001F0388  80 01 00 34 */	lwz r0, 0x34(r1)
/* 801F358C 001F038C  7C 08 03 A6 */	mtlr r0
/* 801F3590 001F0390  38 21 00 30 */	addi r1, r1, 0x30
/* 801F3594 001F0394  4E 80 00 20 */	blr 

.global TRKRequestSend
TRKRequestSend:
/* 801F3598 001F0398  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801F359C 001F039C  7C 08 02 A6 */	mflr r0
/* 801F35A0 001F03A0  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F35A4 001F03A4  38 00 FF FF */	li r0, -1
/* 801F35A8 001F03A8  BE E1 00 1C */	stmw r23, 0x1c(r1)
/* 801F35AC 001F03AC  7C 98 23 78 */	mr r24, r4
/* 801F35B0 001F03B0  7C 77 1B 78 */	mr r23, r3
/* 801F35B4 001F03B4  7C B9 2B 78 */	mr r25, r5
/* 801F35B8 001F03B8  7C FA 3B 78 */	mr r26, r7
/* 801F35BC 001F03BC  3B 86 00 01 */	addi r28, r6, 1
/* 801F35C0 001F03C0  3B E0 00 00 */	li r31, 0
/* 801F35C4 001F03C4  3B 60 00 01 */	li r27, 1
/* 801F35C8 001F03C8  90 04 00 00 */	stw r0, 0(r4)
/* 801F35CC 001F03CC  48 00 01 2C */	b lbl_801F36F8
lbl_801F35D0:
/* 801F35D0 001F03D0  7E E3 BB 78 */	mr r3, r23
/* 801F35D4 001F03D4  4B FF C0 61 */	bl TRKMessageSend
/* 801F35D8 001F03D8  7C 7F 1B 79 */	or. r31, r3, r3
/* 801F35DC 001F03DC  40 82 01 18 */	bne lbl_801F36F4
/* 801F35E0 001F03E0  2C 1A 00 00 */	cmpwi r26, 0
/* 801F35E4 001F03E4  41 82 00 08 */	beq lbl_801F35EC
/* 801F35E8 001F03E8  3B A0 00 00 */	li r29, 0
lbl_801F35EC:
/* 801F35EC 001F03EC  4B FF CF 15 */	bl TRKTestForPacket
/* 801F35F0 001F03F0  90 78 00 00 */	stw r3, 0(r24)
/* 801F35F4 001F03F4  80 78 00 00 */	lwz r3, 0(r24)
/* 801F35F8 001F03F8  2C 03 FF FF */	cmpwi r3, -1
/* 801F35FC 001F03FC  40 82 00 20 */	bne lbl_801F361C
/* 801F3600 001F0400  2C 1A 00 00 */	cmpwi r26, 0
/* 801F3604 001F0404  41 82 FF E8 */	beq lbl_801F35EC
/* 801F3608 001F0408  3C 80 04 C5 */	lis r4, 0x04C4B3EC@ha
/* 801F360C 001F040C  3B BD 00 01 */	addi r29, r29, 1
/* 801F3610 001F0410  38 04 B3 EC */	addi r0, r4, 0x04C4B3EC@l
/* 801F3614 001F0414  7C 1D 00 40 */	cmplw r29, r0
/* 801F3618 001F0418  41 80 FF D4 */	blt lbl_801F35EC
lbl_801F361C:
/* 801F361C 001F041C  2C 03 FF FF */	cmpwi r3, -1
/* 801F3620 001F0420  41 82 00 4C */	beq lbl_801F366C
/* 801F3624 001F0424  3B 60 00 00 */	li r27, 0
/* 801F3628 001F0428  4B FF CC 5D */	bl TRKGetBuffer
/* 801F362C 001F042C  38 80 00 00 */	li r4, 0
/* 801F3630 001F0430  7C 7E 1B 78 */	mr r30, r3
/* 801F3634 001F0434  4B FF CB 7D */	bl TRKSetBufferPosition
/* 801F3638 001F0438  7F C3 F3 78 */	mr r3, r30
/* 801F363C 001F043C  38 81 00 09 */	addi r4, r1, 9
/* 801F3640 001F0440  4B FF C5 C1 */	bl TRKReadBuffer1_ui8
/* 801F3644 001F0444  7C 7F 1B 79 */	or. r31, r3, r3
/* 801F3648 001F0448  40 82 00 24 */	bne lbl_801F366C
/* 801F364C 001F044C  88 01 00 09 */	lbz r0, 9(r1)
/* 801F3650 001F0450  28 00 00 80 */	cmplwi r0, 0x80
/* 801F3654 001F0454  40 80 00 18 */	bge lbl_801F366C
/* 801F3658 001F0458  80 78 00 00 */	lwz r3, 0(r24)
/* 801F365C 001F045C  4B FF CD BD */	bl TRKProcessInput
/* 801F3660 001F0460  38 00 FF FF */	li r0, -1
/* 801F3664 001F0464  90 18 00 00 */	stw r0, 0(r24)
/* 801F3668 001F0468  4B FF FF 84 */	b lbl_801F35EC
lbl_801F366C:
/* 801F366C 001F046C  80 18 00 00 */	lwz r0, 0(r24)
/* 801F3670 001F0470  2C 00 FF FF */	cmpwi r0, -1
/* 801F3674 001F0474  41 82 00 80 */	beq lbl_801F36F4
/* 801F3678 001F0478  80 1E 00 08 */	lwz r0, 8(r30)
/* 801F367C 001F047C  7C 00 C8 40 */	cmplw r0, r25
/* 801F3680 001F0480  40 80 00 08 */	bge lbl_801F3688
/* 801F3684 001F0484  3B 60 00 01 */	li r27, 1
lbl_801F3688:
/* 801F3688 001F0488  2C 1F 00 00 */	cmpwi r31, 0
/* 801F368C 001F048C  40 82 00 1C */	bne lbl_801F36A8
/* 801F3690 001F0490  2C 1B 00 00 */	cmpwi r27, 0
/* 801F3694 001F0494  40 82 00 14 */	bne lbl_801F36A8
/* 801F3698 001F0498  7F C3 F3 78 */	mr r3, r30
/* 801F369C 001F049C  38 81 00 08 */	addi r4, r1, 8
/* 801F36A0 001F04A0  4B FF C5 61 */	bl TRKReadBuffer1_ui8
/* 801F36A4 001F04A4  7C 7F 1B 78 */	mr r31, r3
lbl_801F36A8:
/* 801F36A8 001F04A8  2C 1F 00 00 */	cmpwi r31, 0
/* 801F36AC 001F04AC  40 82 00 28 */	bne lbl_801F36D4
/* 801F36B0 001F04B0  2C 1B 00 00 */	cmpwi r27, 0
/* 801F36B4 001F04B4  40 82 00 20 */	bne lbl_801F36D4
/* 801F36B8 001F04B8  88 01 00 09 */	lbz r0, 9(r1)
/* 801F36BC 001F04BC  28 00 00 80 */	cmplwi r0, 0x80
/* 801F36C0 001F04C0  40 82 00 10 */	bne lbl_801F36D0
/* 801F36C4 001F04C4  88 01 00 08 */	lbz r0, 8(r1)
/* 801F36C8 001F04C8  28 00 00 00 */	cmplwi r0, 0
/* 801F36CC 001F04CC  41 82 00 08 */	beq lbl_801F36D4
lbl_801F36D0:
/* 801F36D0 001F04D0  3B 60 00 01 */	li r27, 1
lbl_801F36D4:
/* 801F36D4 001F04D4  2C 1F 00 00 */	cmpwi r31, 0
/* 801F36D8 001F04D8  40 82 00 0C */	bne lbl_801F36E4
/* 801F36DC 001F04DC  2C 1B 00 00 */	cmpwi r27, 0
/* 801F36E0 001F04E0  41 82 00 14 */	beq lbl_801F36F4
lbl_801F36E4:
/* 801F36E4 001F04E4  80 78 00 00 */	lwz r3, 0(r24)
/* 801F36E8 001F04E8  4B FF CB 39 */	bl TRKReleaseBuffer
/* 801F36EC 001F04EC  38 00 FF FF */	li r0, -1
/* 801F36F0 001F04F0  90 18 00 00 */	stw r0, 0(r24)
lbl_801F36F4:
/* 801F36F4 001F04F4  3B 9C FF FF */	addi r28, r28, -1
lbl_801F36F8:
/* 801F36F8 001F04F8  2C 1C 00 00 */	cmpwi r28, 0
/* 801F36FC 001F04FC  41 82 00 18 */	beq lbl_801F3714
/* 801F3700 001F0500  80 18 00 00 */	lwz r0, 0(r24)
/* 801F3704 001F0504  2C 00 FF FF */	cmpwi r0, -1
/* 801F3708 001F0508  40 82 00 0C */	bne lbl_801F3714
/* 801F370C 001F050C  2C 1F 00 00 */	cmpwi r31, 0
/* 801F3710 001F0510  41 82 FE C0 */	beq lbl_801F35D0
lbl_801F3714:
/* 801F3714 001F0514  80 18 00 00 */	lwz r0, 0(r24)
/* 801F3718 001F0518  2C 00 FF FF */	cmpwi r0, -1
/* 801F371C 001F051C  40 82 00 08 */	bne lbl_801F3724
/* 801F3720 001F0520  3B E0 08 00 */	li r31, 0x800
lbl_801F3724:
/* 801F3724 001F0524  7F E3 FB 78 */	mr r3, r31
/* 801F3728 001F0528  BA E1 00 1C */	lmw r23, 0x1c(r1)
/* 801F372C 001F052C  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801F3730 001F0530  7C 08 03 A6 */	mtlr r0
/* 801F3734 001F0534  38 21 00 40 */	addi r1, r1, 0x40
/* 801F3738 001F0538  4E 80 00 20 */	blr 

.global TRKSuppAccessFile
TRKSuppAccessFile:
/* 801F373C 001F053C  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 801F3740 001F0540  7C 08 02 A6 */	mflr r0
/* 801F3744 001F0544  90 01 00 54 */	stw r0, 0x54(r1)
/* 801F3748 001F0548  BE A1 00 24 */	stmw r21, 0x24(r1)
/* 801F374C 001F054C  7C 9B 23 79 */	or. r27, r4, r4
/* 801F3750 001F0550  7C 77 1B 78 */	mr r23, r3
/* 801F3754 001F0554  7C B8 2B 78 */	mr r24, r5
/* 801F3758 001F0558  7C DA 33 78 */	mr r26, r6
/* 801F375C 001F055C  7C F6 3B 78 */	mr r22, r7
/* 801F3760 001F0560  7D 1D 43 78 */	mr r29, r8
/* 801F3764 001F0564  41 82 00 10 */	beq lbl_801F3774
/* 801F3768 001F0568  80 18 00 00 */	lwz r0, 0(r24)
/* 801F376C 001F056C  28 00 00 00 */	cmplwi r0, 0
/* 801F3770 001F0570  40 82 00 0C */	bne lbl_801F377C
lbl_801F3774:
/* 801F3774 001F0574  38 60 00 02 */	li r3, 2
/* 801F3778 001F0578  48 00 02 74 */	b lbl_801F39EC
lbl_801F377C:
/* 801F377C 001F057C  38 00 00 00 */	li r0, 0
/* 801F3780 001F0580  3B 20 00 00 */	li r25, 0
/* 801F3784 001F0584  98 1A 00 00 */	stb r0, 0(r26)
/* 801F3788 001F0588  3B C0 00 00 */	li r30, 0
/* 801F378C 001F058C  3A A0 00 00 */	li r21, 0
/* 801F3790 001F0590  48 00 02 2C */	b lbl_801F39BC
lbl_801F3794:
/* 801F3794 001F0594  7C 7E 18 50 */	subf r3, r30, r3
/* 801F3798 001F0598  38 00 08 00 */	li r0, 0x800
/* 801F379C 001F059C  28 03 08 00 */	cmplwi r3, 0x800
/* 801F37A0 001F05A0  41 81 00 08 */	bgt lbl_801F37A8
/* 801F37A4 001F05A4  7C 60 1B 78 */	mr r0, r3
lbl_801F37A8:
/* 801F37A8 001F05A8  7C 1F 03 78 */	mr r31, r0
/* 801F37AC 001F05AC  38 61 00 10 */	addi r3, r1, 0x10
/* 801F37B0 001F05B0  38 81 00 0C */	addi r4, r1, 0xc
/* 801F37B4 001F05B4  4B FF CA FD */	bl TRKGetFreeBuffer
/* 801F37B8 001F05B8  7C 75 1B 79 */	or. r21, r3, r3
/* 801F37BC 001F05BC  40 82 00 50 */	bne lbl_801F380C
/* 801F37C0 001F05C0  2C 1D 00 00 */	cmpwi r29, 0
/* 801F37C4 001F05C4  38 A0 00 D0 */	li r5, 0xd0
/* 801F37C8 001F05C8  41 82 00 08 */	beq lbl_801F37D0
/* 801F37CC 001F05CC  38 A0 00 D1 */	li r5, 0xd1
lbl_801F37D0:
/* 801F37D0 001F05D0  80 C1 00 0C */	lwz r6, 0xc(r1)
/* 801F37D4 001F05D4  80 86 00 0C */	lwz r4, 0xc(r6)
/* 801F37D8 001F05D8  28 04 08 80 */	cmplwi r4, 0x880
/* 801F37DC 001F05DC  41 80 00 0C */	blt lbl_801F37E8
/* 801F37E0 001F05E0  38 80 03 01 */	li r4, 0x301
/* 801F37E4 001F05E4  48 00 00 24 */	b lbl_801F3808
lbl_801F37E8:
/* 801F37E8 001F05E8  38 64 00 01 */	addi r3, r4, 1
/* 801F37EC 001F05EC  38 04 00 10 */	addi r0, r4, 0x10
/* 801F37F0 001F05F0  90 66 00 0C */	stw r3, 0xc(r6)
/* 801F37F4 001F05F4  38 80 00 00 */	li r4, 0
/* 801F37F8 001F05F8  7C A6 01 AE */	stbx r5, r6, r0
/* 801F37FC 001F05FC  80 66 00 08 */	lwz r3, 8(r6)
/* 801F3800 001F0600  38 03 00 01 */	addi r0, r3, 1
/* 801F3804 001F0604  90 06 00 08 */	stw r0, 8(r6)
lbl_801F3808:
/* 801F3808 001F0608  7C 95 23 78 */	mr r21, r4
lbl_801F380C:
/* 801F380C 001F060C  2C 15 00 00 */	cmpwi r21, 0
/* 801F3810 001F0610  40 82 00 14 */	bne lbl_801F3824
/* 801F3814 001F0614  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F3818 001F0618  7E E4 BB 78 */	mr r4, r23
/* 801F381C 001F061C  4B FF C6 C5 */	bl TRKAppendBuffer1_ui32
/* 801F3820 001F0620  7C 75 1B 78 */	mr r21, r3
lbl_801F3824:
/* 801F3824 001F0624  2C 15 00 00 */	cmpwi r21, 0
/* 801F3828 001F0628  40 82 00 14 */	bne lbl_801F383C
/* 801F382C 001F062C  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F3830 001F0630  57 E4 04 3E */	clrlwi r4, r31, 0x10
/* 801F3834 001F0634  4B FF C7 85 */	bl TRKAppendBuffer1_ui16
/* 801F3838 001F0638  7C 75 1B 78 */	mr r21, r3
lbl_801F383C:
/* 801F383C 001F063C  2C 1D 00 00 */	cmpwi r29, 0
/* 801F3840 001F0640  40 82 00 20 */	bne lbl_801F3860
/* 801F3844 001F0644  2C 15 00 00 */	cmpwi r21, 0
/* 801F3848 001F0648  40 82 00 18 */	bne lbl_801F3860
/* 801F384C 001F064C  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F3850 001F0650  7F E5 FB 78 */	mr r5, r31
/* 801F3854 001F0654  7C 9B F2 14 */	add r4, r27, r30
/* 801F3858 001F0658  4B FF C5 25 */	bl TRKAppendBuffer_ui8
/* 801F385C 001F065C  7C 75 1B 78 */	mr r21, r3
lbl_801F3860:
/* 801F3860 001F0660  2C 15 00 00 */	cmpwi r21, 0
/* 801F3864 001F0664  40 82 01 4C */	bne lbl_801F39B0
/* 801F3868 001F0668  2C 16 00 00 */	cmpwi r22, 0
/* 801F386C 001F066C  41 82 01 38 */	beq lbl_801F39A4
/* 801F3870 001F0670  38 00 00 00 */	li r0, 0
/* 801F3874 001F0674  2C 1D 00 00 */	cmpwi r29, 0
/* 801F3878 001F0678  B0 01 00 0A */	sth r0, 0xa(r1)
/* 801F387C 001F067C  98 01 00 08 */	stb r0, 8(r1)
/* 801F3880 001F0680  41 82 00 10 */	beq lbl_801F3890
/* 801F3884 001F0684  28 17 00 00 */	cmplwi r23, 0
/* 801F3888 001F0688  40 82 00 08 */	bne lbl_801F3890
/* 801F388C 001F068C  38 00 00 01 */	li r0, 1
lbl_801F3890:
/* 801F3890 001F0690  2C 1D 00 00 */	cmpwi r29, 0
/* 801F3894 001F0694  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F3898 001F0698  38 81 00 14 */	addi r4, r1, 0x14
/* 801F389C 001F069C  38 A0 00 05 */	li r5, 5
/* 801F38A0 001F06A0  7C 00 00 34 */	cntlzw r0, r0
/* 801F38A4 001F06A4  38 C0 00 03 */	li r6, 3
/* 801F38A8 001F06A8  54 07 D9 7E */	srwi r7, r0, 5
/* 801F38AC 001F06AC  4B FF FC ED */	bl TRKRequestSend
/* 801F38B0 001F06B0  7C 75 1B 79 */	or. r21, r3, r3
/* 801F38B4 001F06B4  40 82 00 18 */	bne lbl_801F38CC
/* 801F38B8 001F06B8  80 61 00 14 */	lwz r3, 0x14(r1)
/* 801F38BC 001F06BC  4B FF C9 C9 */	bl TRKGetBuffer
/* 801F38C0 001F06C0  38 80 00 02 */	li r4, 2
/* 801F38C4 001F06C4  7C 7C 1B 78 */	mr r28, r3
/* 801F38C8 001F06C8  4B FF C8 E9 */	bl TRKSetBufferPosition
lbl_801F38CC:
/* 801F38CC 001F06CC  2C 15 00 00 */	cmpwi r21, 0
/* 801F38D0 001F06D0  40 82 00 14 */	bne lbl_801F38E4
/* 801F38D4 001F06D4  7F 83 E3 78 */	mr r3, r28
/* 801F38D8 001F06D8  38 81 00 08 */	addi r4, r1, 8
/* 801F38DC 001F06DC  4B FF C3 25 */	bl TRKReadBuffer1_ui8
/* 801F38E0 001F06E0  7C 75 1B 78 */	mr r21, r3
lbl_801F38E4:
/* 801F38E4 001F06E4  2C 15 00 00 */	cmpwi r21, 0
/* 801F38E8 001F06E8  40 82 00 14 */	bne lbl_801F38FC
/* 801F38EC 001F06EC  7F 83 E3 78 */	mr r3, r28
/* 801F38F0 001F06F0  38 81 00 0A */	addi r4, r1, 0xa
/* 801F38F4 001F06F4  4B FF C2 55 */	bl TRKReadBuffer1_ui16
/* 801F38F8 001F06F8  7C 75 1B 78 */	mr r21, r3
lbl_801F38FC:
/* 801F38FC 001F06FC  2C 1D 00 00 */	cmpwi r29, 0
/* 801F3900 001F0700  41 82 00 58 */	beq lbl_801F3958
/* 801F3904 001F0704  2C 15 00 00 */	cmpwi r21, 0
/* 801F3908 001F0708  40 82 00 50 */	bne lbl_801F3958
/* 801F390C 001F070C  A0 61 00 0A */	lhz r3, 0xa(r1)
/* 801F3910 001F0710  80 9C 00 08 */	lwz r4, 8(r28)
/* 801F3914 001F0714  38 03 00 05 */	addi r0, r3, 5
/* 801F3918 001F0718  7C 04 00 40 */	cmplw r4, r0
/* 801F391C 001F071C  41 82 00 20 */	beq lbl_801F393C
/* 801F3920 001F0720  88 01 00 08 */	lbz r0, 8(r1)
/* 801F3924 001F0724  38 64 FF FB */	addi r3, r4, -5
/* 801F3928 001F0728  B0 61 00 0A */	sth r3, 0xa(r1)
/* 801F392C 001F072C  28 00 00 00 */	cmplwi r0, 0
/* 801F3930 001F0730  40 82 00 0C */	bne lbl_801F393C
/* 801F3934 001F0734  38 00 00 01 */	li r0, 1
/* 801F3938 001F0738  98 01 00 08 */	stb r0, 8(r1)
lbl_801F393C:
/* 801F393C 001F073C  A0 A1 00 0A */	lhz r5, 0xa(r1)
/* 801F3940 001F0740  7C 05 F8 40 */	cmplw r5, r31
/* 801F3944 001F0744  41 81 00 14 */	bgt lbl_801F3958
/* 801F3948 001F0748  7F 83 E3 78 */	mr r3, r28
/* 801F394C 001F074C  7C 9B F2 14 */	add r4, r27, r30
/* 801F3950 001F0750  4B FF BF B1 */	bl TRKReadBuffer_ui8
/* 801F3954 001F0754  7C 75 1B 78 */	mr r21, r3
lbl_801F3958:
/* 801F3958 001F0758  A0 61 00 0A */	lhz r3, 0xa(r1)
/* 801F395C 001F075C  7C 03 F8 40 */	cmplw r3, r31
/* 801F3960 001F0760  41 82 00 30 */	beq lbl_801F3990
/* 801F3964 001F0764  2C 1D 00 00 */	cmpwi r29, 0
/* 801F3968 001F0768  41 82 00 0C */	beq lbl_801F3974
/* 801F396C 001F076C  7C 03 F8 40 */	cmplw r3, r31
/* 801F3970 001F0770  41 80 00 18 */	blt lbl_801F3988
lbl_801F3974:
/* 801F3974 001F0774  88 01 00 08 */	lbz r0, 8(r1)
/* 801F3978 001F0778  28 00 00 00 */	cmplwi r0, 0
/* 801F397C 001F077C  40 82 00 0C */	bne lbl_801F3988
/* 801F3980 001F0780  38 00 00 01 */	li r0, 1
/* 801F3984 001F0784  98 01 00 08 */	stb r0, 8(r1)
lbl_801F3988:
/* 801F3988 001F0788  7C 7F 1B 78 */	mr r31, r3
/* 801F398C 001F078C  3B 20 00 01 */	li r25, 1
lbl_801F3990:
/* 801F3990 001F0790  88 01 00 08 */	lbz r0, 8(r1)
/* 801F3994 001F0794  98 1A 00 00 */	stb r0, 0(r26)
/* 801F3998 001F0798  80 61 00 14 */	lwz r3, 0x14(r1)
/* 801F399C 001F079C  4B FF C8 85 */	bl TRKReleaseBuffer
/* 801F39A0 001F07A0  48 00 00 10 */	b lbl_801F39B0
lbl_801F39A4:
/* 801F39A4 001F07A4  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F39A8 001F07A8  4B FF BC 8D */	bl TRKMessageSend
/* 801F39AC 001F07AC  7C 75 1B 78 */	mr r21, r3
lbl_801F39B0:
/* 801F39B0 001F07B0  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F39B4 001F07B4  4B FF C8 6D */	bl TRKReleaseBuffer
/* 801F39B8 001F07B8  7F DE FA 14 */	add r30, r30, r31
lbl_801F39BC:
/* 801F39BC 001F07BC  2C 19 00 00 */	cmpwi r25, 0
/* 801F39C0 001F07C0  40 82 00 24 */	bne lbl_801F39E4
/* 801F39C4 001F07C4  80 78 00 00 */	lwz r3, 0(r24)
/* 801F39C8 001F07C8  7C 1E 18 40 */	cmplw r30, r3
/* 801F39CC 001F07CC  40 80 00 18 */	bge lbl_801F39E4
/* 801F39D0 001F07D0  2C 15 00 00 */	cmpwi r21, 0
/* 801F39D4 001F07D4  40 82 00 10 */	bne lbl_801F39E4
/* 801F39D8 001F07D8  88 1A 00 00 */	lbz r0, 0(r26)
/* 801F39DC 001F07DC  28 00 00 00 */	cmplwi r0, 0
/* 801F39E0 001F07E0  41 82 FD B4 */	beq lbl_801F3794
lbl_801F39E4:
/* 801F39E4 001F07E4  93 D8 00 00 */	stw r30, 0(r24)
/* 801F39E8 001F07E8  7E A3 AB 78 */	mr r3, r21
lbl_801F39EC:
/* 801F39EC 001F07EC  BA A1 00 24 */	lmw r21, 0x24(r1)
/* 801F39F0 001F07F0  80 01 00 54 */	lwz r0, 0x54(r1)
/* 801F39F4 001F07F4  7C 08 03 A6 */	mtlr r0
/* 801F39F8 001F07F8  38 21 00 50 */	addi r1, r1, 0x50
/* 801F39FC 001F07FC  4E 80 00 20 */	blr 

.global TRKReleaseMutex
TRKReleaseMutex:
/* 801F3A00 001F0800  38 60 00 00 */	li r3, 0
/* 801F3A04 001F0804  4E 80 00 20 */	blr 

.global TRKAcquireMutex
TRKAcquireMutex:
/* 801F3A08 001F0808  38 60 00 00 */	li r3, 0
/* 801F3A0C 001F080C  4E 80 00 20 */	blr 

.global TRKInitializeMutex
TRKInitializeMutex:
/* 801F3A10 001F0810  38 60 00 00 */	li r3, 0
/* 801F3A14 001F0814  4E 80 00 20 */	blr 

.global TRKDoNotifyStopped
TRKDoNotifyStopped:
/* 801F3A18 001F0818  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F3A1C 001F081C  7C 08 02 A6 */	mflr r0
/* 801F3A20 001F0820  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F3A24 001F0824  38 81 00 08 */	addi r4, r1, 8
/* 801F3A28 001F0828  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F3A2C 001F082C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F3A30 001F0830  7C 7E 1B 78 */	mr r30, r3
/* 801F3A34 001F0834  38 61 00 0C */	addi r3, r1, 0xc
/* 801F3A38 001F0838  4B FF C8 79 */	bl TRKGetFreeBuffer
/* 801F3A3C 001F083C  7C 7F 1B 79 */	or. r31, r3, r3
/* 801F3A40 001F0840  40 82 00 94 */	bne lbl_801F3AD4
/* 801F3A44 001F0844  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F3A48 001F0848  80 65 00 0C */	lwz r3, 0xc(r5)
/* 801F3A4C 001F084C  28 03 08 80 */	cmplwi r3, 0x880
/* 801F3A50 001F0850  41 80 00 0C */	blt lbl_801F3A5C
/* 801F3A54 001F0854  38 80 03 01 */	li r4, 0x301
/* 801F3A58 001F0858  48 00 00 24 */	b lbl_801F3A7C
lbl_801F3A5C:
/* 801F3A5C 001F085C  38 03 00 01 */	addi r0, r3, 1
/* 801F3A60 001F0860  7C 65 1A 14 */	add r3, r5, r3
/* 801F3A64 001F0864  90 05 00 0C */	stw r0, 0xc(r5)
/* 801F3A68 001F0868  38 80 00 00 */	li r4, 0
/* 801F3A6C 001F086C  9B C3 00 10 */	stb r30, 0x10(r3)
/* 801F3A70 001F0870  80 65 00 08 */	lwz r3, 8(r5)
/* 801F3A74 001F0874  38 03 00 01 */	addi r0, r3, 1
/* 801F3A78 001F0878  90 05 00 08 */	stw r0, 8(r5)
lbl_801F3A7C:
/* 801F3A7C 001F087C  2C 04 00 00 */	cmpwi r4, 0
/* 801F3A80 001F0880  40 82 00 24 */	bne lbl_801F3AA4
/* 801F3A84 001F0884  57 C0 06 3E */	clrlwi r0, r30, 0x18
/* 801F3A88 001F0888  28 00 00 90 */	cmplwi r0, 0x90
/* 801F3A8C 001F088C  40 82 00 10 */	bne lbl_801F3A9C
/* 801F3A90 001F0890  80 61 00 08 */	lwz r3, 8(r1)
/* 801F3A94 001F0894  48 00 08 E9 */	bl TRKTargetAddStopInfo
/* 801F3A98 001F0898  48 00 00 0C */	b lbl_801F3AA4
lbl_801F3A9C:
/* 801F3A9C 001F089C  80 61 00 08 */	lwz r3, 8(r1)
/* 801F3AA0 001F08A0  48 00 08 59 */	bl TRKTargetAddExceptionInfo
lbl_801F3AA4:
/* 801F3AA4 001F08A4  80 61 00 08 */	lwz r3, 8(r1)
/* 801F3AA8 001F08A8  38 81 00 10 */	addi r4, r1, 0x10
/* 801F3AAC 001F08AC  38 A0 00 02 */	li r5, 2
/* 801F3AB0 001F08B0  38 C0 00 03 */	li r6, 3
/* 801F3AB4 001F08B4  38 E0 00 01 */	li r7, 1
/* 801F3AB8 001F08B8  4B FF FA E1 */	bl TRKRequestSend
/* 801F3ABC 001F08BC  7C 7F 1B 79 */	or. r31, r3, r3
/* 801F3AC0 001F08C0  40 82 00 0C */	bne lbl_801F3ACC
/* 801F3AC4 001F08C4  80 61 00 10 */	lwz r3, 0x10(r1)
/* 801F3AC8 001F08C8  4B FF C7 59 */	bl TRKReleaseBuffer
lbl_801F3ACC:
/* 801F3ACC 001F08CC  80 61 00 0C */	lwz r3, 0xc(r1)
/* 801F3AD0 001F08D0  4B FF C7 51 */	bl TRKReleaseBuffer
lbl_801F3AD4:
/* 801F3AD4 001F08D4  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F3AD8 001F08D8  7F E3 FB 78 */	mr r3, r31
/* 801F3ADC 001F08DC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F3AE0 001F08E0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F3AE4 001F08E4  7C 08 03 A6 */	mtlr r0
/* 801F3AE8 001F08E8  38 21 00 20 */	addi r1, r1, 0x20
/* 801F3AEC 001F08EC  4E 80 00 20 */	blr 

.global TRK_flush_cache
TRK_flush_cache:
/* 801F3AF0 001F08F0  3C A0 FF FF */	lis r5, 0xFFFFFFF1@h
/* 801F3AF4 001F08F4  60 A5 FF F1 */	ori r5, r5, 0xFFFFFFF1@l
/* 801F3AF8 001F08F8  7C A5 18 38 */	and r5, r5, r3
/* 801F3AFC 001F08FC  7C 65 18 50 */	subf r3, r5, r3
/* 801F3B00 001F0900  7C 84 1A 14 */	add r4, r4, r3
lbl_801F3B04:
/* 801F3B04 001F0904  7C 00 28 6C */	dcbst 0, r5
/* 801F3B08 001F0908  7C 00 28 AC */	dcbf 0, r5
/* 801F3B0C 001F090C  7C 00 04 AC */	sync 0
/* 801F3B10 001F0910  7C 00 2F AC */	icbi 0, r5
/* 801F3B14 001F0914  30 A5 00 08 */	addic r5, r5, 8
/* 801F3B18 001F0918  34 84 FF F8 */	addic. r4, r4, -8
/* 801F3B1C 001F091C  40 80 FF E8 */	bge lbl_801F3B04
/* 801F3B20 001F0920  4C 00 01 2C */	isync 
/* 801F3B24 001F0924  4E 80 00 20 */	blr 

.global TRK_fill_mem
TRK_fill_mem:
/* 801F3B28 001F0928  28 05 00 20 */	cmplwi r5, 0x20
/* 801F3B2C 001F092C  54 84 06 3E */	clrlwi r4, r4, 0x18
/* 801F3B30 001F0930  38 C3 FF FF */	addi r6, r3, -1
/* 801F3B34 001F0934  7C 87 23 78 */	mr r7, r4
/* 801F3B38 001F0938  41 80 00 90 */	blt lbl_801F3BC8
/* 801F3B3C 001F093C  7C C0 30 F8 */	nor r0, r6, r6
/* 801F3B40 001F0940  54 03 07 BF */	clrlwi. r3, r0, 0x1e
/* 801F3B44 001F0944  41 82 00 14 */	beq lbl_801F3B58
/* 801F3B48 001F0948  7C A3 28 50 */	subf r5, r3, r5
lbl_801F3B4C:
/* 801F3B4C 001F094C  34 63 FF FF */	addic. r3, r3, -1
/* 801F3B50 001F0950  9C E6 00 01 */	stbu r7, 1(r6)
/* 801F3B54 001F0954  40 82 FF F8 */	bne lbl_801F3B4C
lbl_801F3B58:
/* 801F3B58 001F0958  28 07 00 00 */	cmplwi r7, 0
/* 801F3B5C 001F095C  41 82 00 1C */	beq lbl_801F3B78
/* 801F3B60 001F0960  54 E3 C0 0E */	slwi r3, r7, 0x18
/* 801F3B64 001F0964  54 E0 80 1E */	slwi r0, r7, 0x10
/* 801F3B68 001F0968  54 E4 40 2E */	slwi r4, r7, 8
/* 801F3B6C 001F096C  7C 60 03 78 */	or r0, r3, r0
/* 801F3B70 001F0970  7C 80 03 78 */	or r0, r4, r0
/* 801F3B74 001F0974  7C E7 03 78 */	or r7, r7, r0
lbl_801F3B78:
/* 801F3B78 001F0978  54 A4 D9 7F */	rlwinm. r4, r5, 0x1b, 5, 0x1f
/* 801F3B7C 001F097C  38 66 FF FD */	addi r3, r6, -3
/* 801F3B80 001F0980  41 82 00 2C */	beq lbl_801F3BAC
lbl_801F3B84:
/* 801F3B84 001F0984  90 E3 00 04 */	stw r7, 4(r3)
/* 801F3B88 001F0988  34 84 FF FF */	addic. r4, r4, -1
/* 801F3B8C 001F098C  90 E3 00 08 */	stw r7, 8(r3)
/* 801F3B90 001F0990  90 E3 00 0C */	stw r7, 0xc(r3)
/* 801F3B94 001F0994  90 E3 00 10 */	stw r7, 0x10(r3)
/* 801F3B98 001F0998  90 E3 00 14 */	stw r7, 0x14(r3)
/* 801F3B9C 001F099C  90 E3 00 18 */	stw r7, 0x18(r3)
/* 801F3BA0 001F09A0  90 E3 00 1C */	stw r7, 0x1c(r3)
/* 801F3BA4 001F09A4  94 E3 00 20 */	stwu r7, 0x20(r3)
/* 801F3BA8 001F09A8  40 82 FF DC */	bne lbl_801F3B84
lbl_801F3BAC:
/* 801F3BAC 001F09AC  54 A4 F7 7F */	rlwinm. r4, r5, 0x1e, 0x1d, 0x1f
/* 801F3BB0 001F09B0  41 82 00 10 */	beq lbl_801F3BC0
lbl_801F3BB4:
/* 801F3BB4 001F09B4  34 84 FF FF */	addic. r4, r4, -1
/* 801F3BB8 001F09B8  94 E3 00 04 */	stwu r7, 4(r3)
/* 801F3BBC 001F09BC  40 82 FF F8 */	bne lbl_801F3BB4
lbl_801F3BC0:
/* 801F3BC0 001F09C0  38 C3 00 03 */	addi r6, r3, 3
/* 801F3BC4 001F09C4  54 A5 07 BE */	clrlwi r5, r5, 0x1e
lbl_801F3BC8:
/* 801F3BC8 001F09C8  28 05 00 00 */	cmplwi r5, 0
/* 801F3BCC 001F09CC  4D 82 00 20 */	beqlr 
lbl_801F3BD0:
/* 801F3BD0 001F09D0  34 A5 FF FF */	addic. r5, r5, -1
/* 801F3BD4 001F09D4  9C E6 00 01 */	stbu r7, 1(r6)
/* 801F3BD8 001F09D8  40 82 FF F8 */	bne lbl_801F3BD0
/* 801F3BDC 001F09DC  4E 80 00 20 */	blr 

.global __TRK_get_MSR
__TRK_get_MSR:
/* 801F3BE0 001F09E0  7C 60 00 A6 */	mfmsr r3
/* 801F3BE4 001F09E4  4E 80 00 20 */	blr 

.global __TRK_set_MSR
__TRK_set_MSR:
/* 801F3BE8 001F09E8  7C 60 01 24 */	mtmsr r3
/* 801F3BEC 001F09EC  4E 80 00 20 */	blr 

.global OdemuExi2.TRK_ppc_memcpy
OdemuExi2.TRK_ppc_memcpy:
/* 801F3BF0 001F09F0  7D 00 00 A6 */	mfmsr r8
/* 801F3BF4 001F09F4  39 40 00 00 */	li r10, 0
lbl_801F3BF8:
/* 801F3BF8 001F09F8  7C 0A 28 00 */	cmpw r10, r5
/* 801F3BFC 001F09FC  41 82 00 24 */	beq lbl_801F3C20
/* 801F3C00 001F0A00  7C E0 01 24 */	mtmsr r7
/* 801F3C04 001F0A04  7C 00 04 AC */	sync 0
/* 801F3C08 001F0A08  7D 2A 20 AE */	lbzx r9, r10, r4
/* 801F3C0C 001F0A0C  7C C0 01 24 */	mtmsr r6
/* 801F3C10 001F0A10  7C 00 04 AC */	sync 0
/* 801F3C14 001F0A14  7D 2A 19 AE */	stbx r9, r10, r3
/* 801F3C18 001F0A18  39 4A 00 01 */	addi r10, r10, 1
/* 801F3C1C 001F0A1C  4B FF FF DC */	b lbl_801F3BF8
lbl_801F3C20:
/* 801F3C20 001F0A20  7D 00 01 24 */	mtmsr r8
/* 801F3C24 001F0A24  7C 00 04 AC */	sync 0
/* 801F3C28 001F0A28  4E 80 00 20 */	blr 
.global lbl_801F3C2C
lbl_801F3C2C:
/* 801F3C2C 001F0A2C  7C 5A 03 A6 */	mtspr 0x1a, r2
/* 801F3C30 001F0A30  7C 9B 03 A6 */	mtspr 0x1b, r4
/* 801F3C34 001F0A34  7C 93 42 A6 */	mfspr r4, 0x113
/* 801F3C38 001F0A38  7C 40 00 26 */	mfcr r2
/* 801F3C3C 001F0A3C  7C 53 43 A6 */	mtspr 0x113, r2
/* 801F3C40 001F0A40  3C 40 80 38 */	lis r2, lbl_gTRKState@h
/* 801F3C44 001F0A44  60 42 0C D4 */	ori r2, r2, lbl_gTRKState@l
/* 801F3C48 001F0A48  80 42 00 8C */	lwz r2, 0x8c(r2)
/* 801F3C4C 001F0A4C  60 42 80 02 */	ori r2, r2, 0x8002
/* 801F3C50 001F0A50  68 42 80 02 */	xori r2, r2, 0x8002
/* 801F3C54 001F0A54  7C 00 04 AC */	sync 0
/* 801F3C58 001F0A58  7C 40 01 24 */	mtmsr r2
/* 801F3C5C 001F0A5C  7C 00 04 AC */	sync 0
/* 801F3C60 001F0A60  3C 40 80 38 */	lis r2, lbl_TRK_saved_exceptionID@h
/* 801F3C64 001F0A64  60 42 0C D0 */	ori r2, r2, lbl_TRK_saved_exceptionID@l
/* 801F3C68 001F0A68  B0 62 00 00 */	sth r3, 0(r2)
/* 801F3C6C 001F0A6C  2C 03 05 00 */	cmpwi r3, 0x500
/* 801F3C70 001F0A70  40 82 00 84 */	bne lbl_801F3CF4
/* 801F3C74 001F0A74  3C 40 80 38 */	lis r2, lbl_gTRKCPUState@h
/* 801F3C78 001F0A78  60 42 0D 78 */	ori r2, r2, lbl_gTRKCPUState@l
/* 801F3C7C 001F0A7C  7C 68 02 A6 */	mflr r3
/* 801F3C80 001F0A80  90 62 04 2C */	stw r3, 0x42c(r2)
/* 801F3C84 001F0A84  48 00 20 99 */	bl TRKUARTInterruptHandler
/* 801F3C88 001F0A88  3C 40 80 38 */	lis r2, lbl_gTRKCPUState@h
/* 801F3C8C 001F0A8C  60 42 0D 78 */	ori r2, r2, lbl_gTRKCPUState@l
/* 801F3C90 001F0A90  80 62 04 2C */	lwz r3, 0x42c(r2)
/* 801F3C94 001F0A94  7C 68 03 A6 */	mtlr r3
/* 801F3C98 001F0A98  3C 40 80 38 */	lis r2, lbl_gTRKState@h
/* 801F3C9C 001F0A9C  60 42 0C D4 */	ori r2, r2, lbl_gTRKState@l
/* 801F3CA0 001F0AA0  80 42 00 A0 */	lwz r2, 0xa0(r2)
/* 801F3CA4 001F0AA4  88 42 00 00 */	lbz r2, 0(r2)
/* 801F3CA8 001F0AA8  2C 02 00 00 */	cmpwi r2, 0
/* 801F3CAC 001F0AAC  41 82 00 2C */	beq lbl_801F3CD8
/* 801F3CB0 001F0AB0  3C 40 80 2B */	lis r2, lbl_gTRKExceptionStatus@h
/* 801F3CB4 001F0AB4  60 42 76 34 */	ori r2, r2, lbl_gTRKExceptionStatus@l
/* 801F3CB8 001F0AB8  88 42 00 0C */	lbz r2, 0xc(r2)
/* 801F3CBC 001F0ABC  2C 02 00 01 */	cmpwi r2, 1
/* 801F3CC0 001F0AC0  41 82 00 18 */	beq lbl_801F3CD8
/* 801F3CC4 001F0AC4  3C 40 80 38 */	lis r2, lbl_gTRKState@h
/* 801F3CC8 001F0AC8  60 42 0C D4 */	ori r2, r2, lbl_gTRKState@l
/* 801F3CCC 001F0ACC  38 60 00 01 */	li r3, 1
/* 801F3CD0 001F0AD0  98 62 00 9C */	stb r3, 0x9c(r2)
/* 801F3CD4 001F0AD4  48 00 00 20 */	b lbl_801F3CF4
lbl_801F3CD8:
/* 801F3CD8 001F0AD8  3C 40 80 38 */	lis r2, lbl_gTRKSaveState@h
/* 801F3CDC 001F0ADC  60 42 11 A8 */	ori r2, r2, lbl_gTRKSaveState@l
/* 801F3CE0 001F0AE0  80 62 00 88 */	lwz r3, 0x88(r2)
/* 801F3CE4 001F0AE4  7C 6F F1 20 */	mtcrf 0xff, r3
/* 801F3CE8 001F0AE8  80 62 00 0C */	lwz r3, 0xc(r2)
/* 801F3CEC 001F0AEC  80 42 00 08 */	lwz r2, 8(r2)
/* 801F3CF0 001F0AF0  4C 00 00 64 */	rfi 
lbl_801F3CF4:
/* 801F3CF4 001F0AF4  3C 40 80 38 */	lis r2, lbl_TRK_saved_exceptionID@h
/* 801F3CF8 001F0AF8  60 42 0C D0 */	ori r2, r2, lbl_TRK_saved_exceptionID@l
/* 801F3CFC 001F0AFC  A0 62 00 00 */	lhz r3, 0(r2)
/* 801F3D00 001F0B00  3C 40 80 2B */	lis r2, lbl_gTRKExceptionStatus@h
/* 801F3D04 001F0B04  60 42 76 34 */	ori r2, r2, lbl_gTRKExceptionStatus@l
/* 801F3D08 001F0B08  88 42 00 0C */	lbz r2, 0xc(r2)
/* 801F3D0C 001F0B0C  2C 02 00 00 */	cmpwi r2, 0
/* 801F3D10 001F0B10  40 82 00 B0 */	bne lbl_801F3DC0
/* 801F3D14 001F0B14  3C 40 80 38 */	lis r2, lbl_gTRKCPUState@h
/* 801F3D18 001F0B18  60 42 0D 78 */	ori r2, r2, lbl_gTRKCPUState@l
/* 801F3D1C 001F0B1C  90 02 00 00 */	stw r0, 0(r2)
/* 801F3D20 001F0B20  90 22 00 04 */	stw r1, 4(r2)
/* 801F3D24 001F0B24  7C 11 42 A6 */	mfspr r0, 0x111
/* 801F3D28 001F0B28  90 02 00 08 */	stw r0, 8(r2)
/* 801F3D2C 001F0B2C  B0 62 02 F8 */	sth r3, 0x2f8(r2)
/* 801F3D30 001F0B30  B0 62 02 FA */	sth r3, 0x2fa(r2)
/* 801F3D34 001F0B34  7C 12 42 A6 */	mfspr r0, 0x112
/* 801F3D38 001F0B38  90 02 00 0C */	stw r0, 0xc(r2)
/* 801F3D3C 001F0B3C  BC 82 00 10 */	stmw r4, 0x10(r2)
/* 801F3D40 001F0B40  7F 7A 02 A6 */	mfspr r27, 0x1a
/* 801F3D44 001F0B44  7F 88 02 A6 */	mflr r28
/* 801F3D48 001F0B48  7F B3 42 A6 */	mfspr r29, 0x113
/* 801F3D4C 001F0B4C  7F C9 02 A6 */	mfctr r30
/* 801F3D50 001F0B50  7F E1 02 A6 */	mfxer r31
/* 801F3D54 001F0B54  BF 62 00 80 */	stmw r27, 0x80(r2)
/* 801F3D58 001F0B58  48 00 1B 81 */	bl TRKSaveExtended1Block
/* 801F3D5C 001F0B5C  3C 40 80 2B */	lis r2, lbl_gTRKExceptionStatus@h
/* 801F3D60 001F0B60  60 42 76 34 */	ori r2, r2, lbl_gTRKExceptionStatus@l
/* 801F3D64 001F0B64  38 60 00 01 */	li r3, 1
/* 801F3D68 001F0B68  98 62 00 0C */	stb r3, 0xc(r2)
/* 801F3D6C 001F0B6C  3C 40 80 38 */	lis r2, lbl_gTRKState@h
/* 801F3D70 001F0B70  60 42 0C D4 */	ori r2, r2, lbl_gTRKState@l
/* 801F3D74 001F0B74  80 02 00 8C */	lwz r0, 0x8c(r2)
/* 801F3D78 001F0B78  7C 00 04 AC */	sync 0
/* 801F3D7C 001F0B7C  7C 00 01 24 */	mtmsr r0
/* 801F3D80 001F0B80  7C 00 04 AC */	sync 0
/* 801F3D84 001F0B84  80 02 00 80 */	lwz r0, 0x80(r2)
/* 801F3D88 001F0B88  7C 08 03 A6 */	mtlr r0
/* 801F3D8C 001F0B8C  80 02 00 84 */	lwz r0, 0x84(r2)
/* 801F3D90 001F0B90  7C 09 03 A6 */	mtctr r0
/* 801F3D94 001F0B94  80 02 00 88 */	lwz r0, 0x88(r2)
/* 801F3D98 001F0B98  7C 01 03 A6 */	mtxer r0
/* 801F3D9C 001F0B9C  80 02 00 94 */	lwz r0, 0x94(r2)
/* 801F3DA0 001F0BA0  7C 12 03 A6 */	mtdsisr r0
/* 801F3DA4 001F0BA4  80 02 00 90 */	lwz r0, 0x90(r2)
/* 801F3DA8 001F0BA8  7C 13 03 A6 */	mtdar r0
/* 801F3DAC 001F0BAC  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 801F3DB0 001F0BB0  80 02 00 00 */	lwz r0, 0(r2)
/* 801F3DB4 001F0BB4  80 22 00 04 */	lwz r1, 4(r2)
/* 801F3DB8 001F0BB8  80 42 00 08 */	lwz r2, 8(r2)
/* 801F3DBC 001F0BBC  48 00 08 14 */	b lbl_801F45D0
lbl_801F3DC0:
/* 801F3DC0 001F0BC0  3C 40 80 2B */	lis r2, lbl_gTRKExceptionStatus@h
/* 801F3DC4 001F0BC4  60 42 76 34 */	ori r2, r2, lbl_gTRKExceptionStatus@l
/* 801F3DC8 001F0BC8  B0 62 00 08 */	sth r3, 8(r2)
/* 801F3DCC 001F0BCC  7C 7A 02 A6 */	mfspr r3, 0x1a
/* 801F3DD0 001F0BD0  90 62 00 00 */	stw r3, 0(r2)
/* 801F3DD4 001F0BD4  A0 62 00 08 */	lhz r3, 8(r2)
/* 801F3DD8 001F0BD8  2C 03 02 00 */	cmpwi r3, 0x200
/* 801F3DDC 001F0BDC  41 82 00 50 */	beq lbl_801F3E2C
/* 801F3DE0 001F0BE0  2C 03 03 00 */	cmpwi r3, 0x300
/* 801F3DE4 001F0BE4  41 82 00 48 */	beq lbl_801F3E2C
/* 801F3DE8 001F0BE8  2C 03 04 00 */	cmpwi r3, 0x400
/* 801F3DEC 001F0BEC  41 82 00 40 */	beq lbl_801F3E2C
/* 801F3DF0 001F0BF0  2C 03 06 00 */	cmpwi r3, 0x600
/* 801F3DF4 001F0BF4  41 82 00 38 */	beq lbl_801F3E2C
/* 801F3DF8 001F0BF8  2C 03 07 00 */	cmpwi r3, 0x700
/* 801F3DFC 001F0BFC  41 82 00 30 */	beq lbl_801F3E2C
/* 801F3E00 001F0C00  2C 03 08 00 */	cmpwi r3, 0x800
/* 801F3E04 001F0C04  41 82 00 28 */	beq lbl_801F3E2C
/* 801F3E08 001F0C08  2C 03 10 00 */	cmpwi r3, 0x1000
/* 801F3E0C 001F0C0C  41 82 00 20 */	beq lbl_801F3E2C
/* 801F3E10 001F0C10  2C 03 11 00 */	cmpwi r3, 0x1100
/* 801F3E14 001F0C14  41 82 00 18 */	beq lbl_801F3E2C
/* 801F3E18 001F0C18  2C 03 12 00 */	cmpwi r3, 0x1200
/* 801F3E1C 001F0C1C  41 82 00 10 */	beq lbl_801F3E2C
/* 801F3E20 001F0C20  2C 03 13 00 */	cmpwi r3, 0x1300
/* 801F3E24 001F0C24  41 82 00 08 */	beq lbl_801F3E2C
/* 801F3E28 001F0C28  48 00 00 10 */	b lbl_801F3E38
lbl_801F3E2C:
/* 801F3E2C 001F0C2C  7C 7A 02 A6 */	mfspr r3, 0x1a
/* 801F3E30 001F0C30  38 63 00 04 */	addi r3, r3, 4
/* 801F3E34 001F0C34  7C 7A 03 A6 */	mtspr 0x1a, r3
lbl_801F3E38:
/* 801F3E38 001F0C38  3C 40 80 2B */	lis r2, lbl_gTRKExceptionStatus@h
/* 801F3E3C 001F0C3C  60 42 76 34 */	ori r2, r2, lbl_gTRKExceptionStatus@l
/* 801F3E40 001F0C40  38 60 00 01 */	li r3, 1
/* 801F3E44 001F0C44  98 62 00 0D */	stb r3, 0xd(r2)
/* 801F3E48 001F0C48  7C 73 42 A6 */	mfspr r3, 0x113
/* 801F3E4C 001F0C4C  7C 6F F1 20 */	mtcrf 0xff, r3
/* 801F3E50 001F0C50  7C 51 42 A6 */	mfspr r2, 0x111
/* 801F3E54 001F0C54  7C 72 42 A6 */	mfspr r3, 0x112
/* 801F3E58 001F0C58  4C 00 00 64 */	rfi 

.global TRKSwapAndGo
TRKSwapAndGo:
/* 801F3E5C 001F0C5C  3C 60 80 38 */	lis r3, lbl_gTRKState@h
/* 801F3E60 001F0C60  60 63 0C D4 */	ori r3, r3, lbl_gTRKState@l
/* 801F3E64 001F0C64  BC 03 00 00 */	stmw r0, 0(r3)
/* 801F3E68 001F0C68  7C 00 00 A6 */	mfmsr r0
/* 801F3E6C 001F0C6C  90 03 00 8C */	stw r0, 0x8c(r3)
/* 801F3E70 001F0C70  7C 08 02 A6 */	mflr r0
/* 801F3E74 001F0C74  90 03 00 80 */	stw r0, 0x80(r3)
/* 801F3E78 001F0C78  7C 09 02 A6 */	mfctr r0
/* 801F3E7C 001F0C7C  90 03 00 84 */	stw r0, 0x84(r3)
/* 801F3E80 001F0C80  7C 01 02 A6 */	mfxer r0
/* 801F3E84 001F0C84  90 03 00 88 */	stw r0, 0x88(r3)
/* 801F3E88 001F0C88  7C 12 02 A6 */	mfdsisr r0
/* 801F3E8C 001F0C8C  90 03 00 94 */	stw r0, 0x94(r3)
/* 801F3E90 001F0C90  7C 13 02 A6 */	mfdar r0
/* 801F3E94 001F0C94  90 03 00 90 */	stw r0, 0x90(r3)
/* 801F3E98 001F0C98  38 20 80 02 */	li r1, -32766
/* 801F3E9C 001F0C9C  7C 21 08 F8 */	nor r1, r1, r1
/* 801F3EA0 001F0CA0  7C 60 00 A6 */	mfmsr r3
/* 801F3EA4 001F0CA4  7C 63 08 38 */	and r3, r3, r1
/* 801F3EA8 001F0CA8  7C 60 01 24 */	mtmsr r3
/* 801F3EAC 001F0CAC  3C 40 80 38 */	lis r2, lbl_gTRKState@h
/* 801F3EB0 001F0CB0  60 42 0C D4 */	ori r2, r2, lbl_gTRKState@l
/* 801F3EB4 001F0CB4  80 42 00 A0 */	lwz r2, 0xa0(r2)
/* 801F3EB8 001F0CB8  88 42 00 00 */	lbz r2, 0(r2)
/* 801F3EBC 001F0CBC  2C 02 00 00 */	cmpwi r2, 0
/* 801F3EC0 001F0CC0  41 82 00 18 */	beq lbl_801F3ED8
/* 801F3EC4 001F0CC4  3C 40 80 38 */	lis r2, lbl_gTRKState@h
/* 801F3EC8 001F0CC8  60 42 0C D4 */	ori r2, r2, lbl_gTRKState@l
/* 801F3ECC 001F0CCC  38 60 00 01 */	li r3, 1
/* 801F3ED0 001F0CD0  98 62 00 9C */	stb r3, 0x9c(r2)
/* 801F3ED4 001F0CD4  48 00 00 4C */	b lbl_801F3F20
lbl_801F3ED8:
/* 801F3ED8 001F0CD8  3C 40 80 2B */	lis r2, lbl_gTRKExceptionStatus@h
/* 801F3EDC 001F0CDC  60 42 76 34 */	ori r2, r2, lbl_gTRKExceptionStatus@l
/* 801F3EE0 001F0CE0  38 60 00 00 */	li r3, 0
/* 801F3EE4 001F0CE4  98 62 00 0C */	stb r3, 0xc(r2)
/* 801F3EE8 001F0CE8  48 00 1B A9 */	bl TRKRestoreExtended1Block
/* 801F3EEC 001F0CEC  3C 40 80 38 */	lis r2, lbl_gTRKCPUState@h
/* 801F3EF0 001F0CF0  60 42 0D 78 */	ori r2, r2, lbl_gTRKCPUState@l
/* 801F3EF4 001F0CF4  BB 62 00 80 */	lmw r27, 0x80(r2)
/* 801F3EF8 001F0CF8  7F 7A 03 A6 */	mtspr 0x1a, r27
/* 801F3EFC 001F0CFC  7F 88 03 A6 */	mtlr r28
/* 801F3F00 001F0D00  7F AF F1 20 */	mtcrf 0xff, r29
/* 801F3F04 001F0D04  7F C9 03 A6 */	mtctr r30
/* 801F3F08 001F0D08  7F E1 03 A6 */	mtxer r31
/* 801F3F0C 001F0D0C  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 801F3F10 001F0D10  80 02 00 00 */	lwz r0, 0(r2)
/* 801F3F14 001F0D14  80 22 00 04 */	lwz r1, 4(r2)
/* 801F3F18 001F0D18  80 42 00 08 */	lwz r2, 8(r2)
/* 801F3F1C 001F0D1C  4C 00 00 64 */	rfi 
lbl_801F3F20:
/* 801F3F20 001F0D20  3C 40 80 38 */	lis r2, lbl_gTRKState@h
/* 801F3F24 001F0D24  60 42 0C D4 */	ori r2, r2, lbl_gTRKState@l
/* 801F3F28 001F0D28  80 02 00 8C */	lwz r0, 0x8c(r2)
/* 801F3F2C 001F0D2C  7C 00 04 AC */	sync 0
/* 801F3F30 001F0D30  7C 00 01 24 */	mtmsr r0
/* 801F3F34 001F0D34  7C 00 04 AC */	sync 0
/* 801F3F38 001F0D38  80 02 00 80 */	lwz r0, 0x80(r2)
/* 801F3F3C 001F0D3C  7C 08 03 A6 */	mtlr r0
/* 801F3F40 001F0D40  80 02 00 84 */	lwz r0, 0x84(r2)
/* 801F3F44 001F0D44  7C 09 03 A6 */	mtctr r0
/* 801F3F48 001F0D48  80 02 00 88 */	lwz r0, 0x88(r2)
/* 801F3F4C 001F0D4C  7C 01 03 A6 */	mtxer r0
/* 801F3F50 001F0D50  80 02 00 94 */	lwz r0, 0x94(r2)
/* 801F3F54 001F0D54  7C 12 03 A6 */	mtdsisr r0
/* 801F3F58 001F0D58  80 02 00 90 */	lwz r0, 0x90(r2)
/* 801F3F5C 001F0D5C  7C 13 03 A6 */	mtdar r0
/* 801F3F60 001F0D60  B8 62 00 0C */	lmw r3, 0xc(r2)
/* 801F3F64 001F0D64  80 02 00 00 */	lwz r0, 0(r2)
/* 801F3F68 001F0D68  80 22 00 04 */	lwz r1, 4(r2)
/* 801F3F6C 001F0D6C  80 42 00 08 */	lwz r2, 8(r2)
/* 801F3F70 001F0D70  48 00 06 60 */	b lbl_801F45D0

.global TRKTargetSetInputPendingPtr
TRKTargetSetInputPendingPtr:
/* 801F3F74 001F0D74  3C 80 80 38 */	lis r4, lbl_gTRKState@ha
/* 801F3F78 001F0D78  38 84 0C D4 */	addi r4, r4, lbl_gTRKState@l
/* 801F3F7C 001F0D7C  90 64 00 A0 */	stw r3, 0xa0(r4)
/* 801F3F80 001F0D80  4E 80 00 20 */	blr 

.global TRKTargetStop
TRKTargetStop:
/* 801F3F84 001F0D84  3C 60 80 38 */	lis r3, lbl_gTRKState@ha
/* 801F3F88 001F0D88  38 00 00 01 */	li r0, 1
/* 801F3F8C 001F0D8C  38 83 0C D4 */	addi r4, r3, lbl_gTRKState@l
/* 801F3F90 001F0D90  38 60 00 00 */	li r3, 0
/* 801F3F94 001F0D94  90 04 00 98 */	stw r0, 0x98(r4)
/* 801F3F98 001F0D98  4E 80 00 20 */	blr 

.global TRKTargetSetStopped
TRKTargetSetStopped:
/* 801F3F9C 001F0D9C  3C 80 80 38 */	lis r4, lbl_gTRKState@ha
/* 801F3FA0 001F0DA0  38 84 0C D4 */	addi r4, r4, lbl_gTRKState@l
/* 801F3FA4 001F0DA4  90 64 00 98 */	stw r3, 0x98(r4)
/* 801F3FA8 001F0DA8  4E 80 00 20 */	blr 

.global TRKTargetStopped
TRKTargetStopped:
/* 801F3FAC 001F0DAC  3C 60 80 38 */	lis r3, lbl_gTRKState@ha
/* 801F3FB0 001F0DB0  38 63 0C D4 */	addi r3, r3, lbl_gTRKState@l
/* 801F3FB4 001F0DB4  80 63 00 98 */	lwz r3, 0x98(r3)
/* 801F3FB8 001F0DB8  4E 80 00 20 */	blr 

.global TRKTargetFlushCache
TRKTargetFlushCache:
/* 801F3FBC 001F0DBC  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F3FC0 001F0DC0  7C 08 02 A6 */	mflr r0
/* 801F3FC4 001F0DC4  7C 04 28 40 */	cmplw r4, r5
/* 801F3FC8 001F0DC8  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F3FCC 001F0DCC  40 80 00 18 */	bge lbl_801F3FE4
/* 801F3FD0 001F0DD0  7C 83 23 78 */	mr r3, r4
/* 801F3FD4 001F0DD4  7C 84 28 50 */	subf r4, r4, r5
/* 801F3FD8 001F0DD8  4B FF FB 19 */	bl TRK_flush_cache
/* 801F3FDC 001F0DDC  38 60 00 00 */	li r3, 0
/* 801F3FE0 001F0DE0  48 00 00 08 */	b lbl_801F3FE8
lbl_801F3FE4:
/* 801F3FE4 001F0DE4  38 60 07 00 */	li r3, 0x700
lbl_801F3FE8:
/* 801F3FE8 001F0DE8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F3FEC 001F0DEC  7C 08 03 A6 */	mtlr r0
/* 801F3FF0 001F0DF0  38 21 00 10 */	addi r1, r1, 0x10
/* 801F3FF4 001F0DF4  4E 80 00 20 */	blr 

.global TRKTargetSupportRequest
TRKTargetSupportRequest:
/* 801F3FF8 001F0DF8  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801F3FFC 001F0DFC  7C 08 02 A6 */	mflr r0
/* 801F4000 001F0E00  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F4004 001F0E04  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F4008 001F0E08  BF 61 00 2C */	stmw r27, 0x2c(r1)
/* 801F400C 001F0E0C  3B E3 0D 78 */	addi r31, r3, lbl_gTRKCPUState@l
/* 801F4010 001F0E10  80 1F 00 0C */	lwz r0, 0xc(r31)
/* 801F4014 001F0E14  54 1C 06 3E */	clrlwi r28, r0, 0x18
/* 801F4018 001F0E18  28 1C 00 D1 */	cmplwi r28, 0xd1
/* 801F401C 001F0E1C  41 82 00 40 */	beq lbl_801F405C
/* 801F4020 001F0E20  28 1C 00 D0 */	cmplwi r28, 0xd0
/* 801F4024 001F0E24  41 82 00 38 */	beq lbl_801F405C
/* 801F4028 001F0E28  28 1C 00 D2 */	cmplwi r28, 0xd2
/* 801F402C 001F0E2C  41 82 00 30 */	beq lbl_801F405C
/* 801F4030 001F0E30  28 1C 00 D3 */	cmplwi r28, 0xd3
/* 801F4034 001F0E34  41 82 00 28 */	beq lbl_801F405C
/* 801F4038 001F0E38  28 1C 00 D4 */	cmplwi r28, 0xd4
/* 801F403C 001F0E3C  41 82 00 20 */	beq lbl_801F405C
/* 801F4040 001F0E40  38 61 00 10 */	addi r3, r1, 0x10
/* 801F4044 001F0E44  38 80 00 04 */	li r4, 4
/* 801F4048 001F0E48  4B FF B2 65 */	bl TRKConstructEvent
/* 801F404C 001F0E4C  38 61 00 10 */	addi r3, r1, 0x10
/* 801F4050 001F0E50  4B FF B2 75 */	bl TRKPostEvent
/* 801F4054 001F0E54  38 60 00 00 */	li r3, 0
/* 801F4058 001F0E58  48 00 01 94 */	b lbl_801F41EC
lbl_801F405C:
/* 801F405C 001F0E5C  28 1C 00 D2 */	cmplwi r28, 0xd2
/* 801F4060 001F0E60  40 82 00 50 */	bne lbl_801F40B0
/* 801F4064 001F0E64  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F4068 001F0E68  38 C1 00 08 */	addi r6, r1, 8
/* 801F406C 001F0E6C  38 83 0D 78 */	addi r4, r3, lbl_gTRKCPUState@l
/* 801F4070 001F0E70  80 04 00 14 */	lwz r0, 0x14(r4)
/* 801F4074 001F0E74  80 64 00 10 */	lwz r3, 0x10(r4)
/* 801F4078 001F0E78  80 A4 00 18 */	lwz r5, 0x18(r4)
/* 801F407C 001F0E7C  54 04 06 3E */	clrlwi r4, r0, 0x18
/* 801F4080 001F0E80  4B FF F3 71 */	bl HandleOpenFileSupportRequest
/* 801F4084 001F0E84  88 01 00 08 */	lbz r0, 8(r1)
/* 801F4088 001F0E88  7C 7E 1B 78 */	mr r30, r3
/* 801F408C 001F0E8C  28 00 00 00 */	cmplwi r0, 0
/* 801F4090 001F0E90  40 82 00 14 */	bne lbl_801F40A4
/* 801F4094 001F0E94  2C 1E 00 00 */	cmpwi r30, 0
/* 801F4098 001F0E98  41 82 00 0C */	beq lbl_801F40A4
/* 801F409C 001F0E9C  38 00 00 01 */	li r0, 1
/* 801F40A0 001F0EA0  98 01 00 08 */	stb r0, 8(r1)
lbl_801F40A4:
/* 801F40A4 001F0EA4  88 01 00 08 */	lbz r0, 8(r1)
/* 801F40A8 001F0EA8  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F40AC 001F0EAC  48 00 01 28 */	b lbl_801F41D4
lbl_801F40B0:
/* 801F40B0 001F0EB0  28 1C 00 D3 */	cmplwi r28, 0xd3
/* 801F40B4 001F0EB4  40 82 00 44 */	bne lbl_801F40F8
/* 801F40B8 001F0EB8  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F40BC 001F0EBC  38 81 00 08 */	addi r4, r1, 8
/* 801F40C0 001F0EC0  38 63 0D 78 */	addi r3, r3, lbl_gTRKCPUState@l
/* 801F40C4 001F0EC4  80 63 00 10 */	lwz r3, 0x10(r3)
/* 801F40C8 001F0EC8  4B FF F2 09 */	bl HandleCloseFileSupportRequest
/* 801F40CC 001F0ECC  88 01 00 08 */	lbz r0, 8(r1)
/* 801F40D0 001F0ED0  7C 7E 1B 78 */	mr r30, r3
/* 801F40D4 001F0ED4  28 00 00 00 */	cmplwi r0, 0
/* 801F40D8 001F0ED8  40 82 00 14 */	bne lbl_801F40EC
/* 801F40DC 001F0EDC  2C 1E 00 00 */	cmpwi r30, 0
/* 801F40E0 001F0EE0  41 82 00 0C */	beq lbl_801F40EC
/* 801F40E4 001F0EE4  38 00 00 01 */	li r0, 1
/* 801F40E8 001F0EE8  98 01 00 08 */	stb r0, 8(r1)
lbl_801F40EC:
/* 801F40EC 001F0EEC  88 01 00 08 */	lbz r0, 8(r1)
/* 801F40F0 001F0EF0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F40F4 001F0EF4  48 00 00 E0 */	b lbl_801F41D4
lbl_801F40F8:
/* 801F40F8 001F0EF8  28 1C 00 D4 */	cmplwi r28, 0xd4
/* 801F40FC 001F0EFC  40 82 00 68 */	bne lbl_801F4164
/* 801F4100 001F0F00  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F4104 001F0F04  38 81 00 0C */	addi r4, r1, 0xc
/* 801F4108 001F0F08  3B A3 0D 78 */	addi r29, r3, lbl_gTRKCPUState@l
/* 801F410C 001F0F0C  38 C1 00 08 */	addi r6, r1, 8
/* 801F4110 001F0F10  80 7D 00 14 */	lwz r3, 0x14(r29)
/* 801F4114 001F0F14  80 1D 00 18 */	lwz r0, 0x18(r29)
/* 801F4118 001F0F18  80 E3 00 00 */	lwz r7, 0(r3)
/* 801F411C 001F0F1C  80 7D 00 10 */	lwz r3, 0x10(r29)
/* 801F4120 001F0F20  54 05 06 3E */	clrlwi r5, r0, 0x18
/* 801F4124 001F0F24  90 E1 00 0C */	stw r7, 0xc(r1)
/* 801F4128 001F0F28  4B FF F0 19 */	bl HandlePositionFileSupportRequest
/* 801F412C 001F0F2C  88 01 00 08 */	lbz r0, 8(r1)
/* 801F4130 001F0F30  7C 7E 1B 78 */	mr r30, r3
/* 801F4134 001F0F34  28 00 00 00 */	cmplwi r0, 0
/* 801F4138 001F0F38  40 82 00 14 */	bne lbl_801F414C
/* 801F413C 001F0F3C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F4140 001F0F40  41 82 00 0C */	beq lbl_801F414C
/* 801F4144 001F0F44  38 00 00 01 */	li r0, 1
/* 801F4148 001F0F48  98 01 00 08 */	stb r0, 8(r1)
lbl_801F414C:
/* 801F414C 001F0F4C  88 61 00 08 */	lbz r3, 8(r1)
/* 801F4150 001F0F50  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F4154 001F0F54  90 7F 00 0C */	stw r3, 0xc(r31)
/* 801F4158 001F0F58  80 7D 00 14 */	lwz r3, 0x14(r29)
/* 801F415C 001F0F5C  90 03 00 00 */	stw r0, 0(r3)
/* 801F4160 001F0F60  48 00 00 74 */	b lbl_801F41D4
lbl_801F4164:
/* 801F4164 001F0F64  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F4168 001F0F68  20 1C 00 D1 */	subfic r0, r28, 0xd1
/* 801F416C 001F0F6C  3B A3 0D 78 */	addi r29, r3, lbl_gTRKCPUState@l
/* 801F4170 001F0F70  38 C1 00 08 */	addi r6, r1, 8
/* 801F4174 001F0F74  80 7D 00 10 */	lwz r3, 0x10(r29)
/* 801F4178 001F0F78  7C 00 00 34 */	cntlzw r0, r0
/* 801F417C 001F0F7C  83 7D 00 14 */	lwz r27, 0x14(r29)
/* 801F4180 001F0F80  54 08 D9 7E */	srwi r8, r0, 5
/* 801F4184 001F0F84  80 9D 00 18 */	lwz r4, 0x18(r29)
/* 801F4188 001F0F88  54 63 06 3E */	clrlwi r3, r3, 0x18
/* 801F418C 001F0F8C  7F 65 DB 78 */	mr r5, r27
/* 801F4190 001F0F90  38 E0 00 01 */	li r7, 1
/* 801F4194 001F0F94  4B FF F5 A9 */	bl TRKSuppAccessFile
/* 801F4198 001F0F98  88 01 00 08 */	lbz r0, 8(r1)
/* 801F419C 001F0F9C  7C 7E 1B 78 */	mr r30, r3
/* 801F41A0 001F0FA0  28 00 00 00 */	cmplwi r0, 0
/* 801F41A4 001F0FA4  40 82 00 14 */	bne lbl_801F41B8
/* 801F41A8 001F0FA8  2C 1E 00 00 */	cmpwi r30, 0
/* 801F41AC 001F0FAC  41 82 00 0C */	beq lbl_801F41B8
/* 801F41B0 001F0FB0  38 00 00 01 */	li r0, 1
/* 801F41B4 001F0FB4  98 01 00 08 */	stb r0, 8(r1)
lbl_801F41B8:
/* 801F41B8 001F0FB8  88 01 00 08 */	lbz r0, 8(r1)
/* 801F41BC 001F0FBC  28 1C 00 D1 */	cmplwi r28, 0xd1
/* 801F41C0 001F0FC0  90 1F 00 0C */	stw r0, 0xc(r31)
/* 801F41C4 001F0FC4  40 82 00 10 */	bne lbl_801F41D4
/* 801F41C8 001F0FC8  80 7D 00 18 */	lwz r3, 0x18(r29)
/* 801F41CC 001F0FCC  80 9B 00 00 */	lwz r4, 0(r27)
/* 801F41D0 001F0FD0  4B FF F9 21 */	bl TRK_flush_cache
lbl_801F41D4:
/* 801F41D4 001F0FD4  3C 80 80 38 */	lis r4, lbl_gTRKCPUState@ha
/* 801F41D8 001F0FD8  7F C3 F3 78 */	mr r3, r30
/* 801F41DC 001F0FDC  38 A4 0D 78 */	addi r5, r4, lbl_gTRKCPUState@l
/* 801F41E0 001F0FE0  80 85 00 80 */	lwz r4, 0x80(r5)
/* 801F41E4 001F0FE4  38 04 00 04 */	addi r0, r4, 4
/* 801F41E8 001F0FE8  90 05 00 80 */	stw r0, 0x80(r5)
lbl_801F41EC:
/* 801F41EC 001F0FEC  BB 61 00 2C */	lmw r27, 0x2c(r1)
/* 801F41F0 001F0FF0  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801F41F4 001F0FF4  7C 08 03 A6 */	mtlr r0
/* 801F41F8 001F0FF8  38 21 00 40 */	addi r1, r1, 0x40
/* 801F41FC 001F0FFC  4E 80 00 20 */	blr 

.global TRKTargetGetPC
TRKTargetGetPC:
/* 801F4200 001F1000  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F4204 001F1004  38 63 0D 78 */	addi r3, r3, lbl_gTRKCPUState@l
/* 801F4208 001F1008  80 63 00 80 */	lwz r3, 0x80(r3)
/* 801F420C 001F100C  4E 80 00 20 */	blr 

.global TRKTargetStepOutOfRange
TRKTargetStepOutOfRange:
/* 801F4210 001F1010  2C 05 00 00 */	cmpwi r5, 0
/* 801F4214 001F1014  41 82 00 0C */	beq lbl_801F4220
/* 801F4218 001F1018  38 60 07 03 */	li r3, 0x703
/* 801F421C 001F101C  4E 80 00 20 */	blr 
lbl_801F4220:
/* 801F4220 001F1020  3C A0 80 38 */	lis r5, lbl_gTRKCPUState@ha
/* 801F4224 001F1024  38 E0 00 01 */	li r7, 1
/* 801F4228 001F1028  38 A5 0D 78 */	addi r5, r5, lbl_gTRKCPUState@l
/* 801F422C 001F102C  3C C0 80 2B */	lis r6, lbl_gTRKStepStatus@ha
/* 801F4230 001F1030  80 05 01 F8 */	lwz r0, 0x1f8(r5)
/* 801F4234 001F1034  38 C6 76 44 */	addi r6, r6, lbl_gTRKStepStatus@l
/* 801F4238 001F1038  28 07 00 00 */	cmplwi r7, 0
/* 801F423C 001F103C  98 E6 00 04 */	stb r7, 4(r6)
/* 801F4240 001F1040  60 00 04 00 */	ori r0, r0, 0x400
/* 801F4244 001F1044  90 66 00 0C */	stw r3, 0xc(r6)
/* 801F4248 001F1048  90 86 00 10 */	stw r4, 0x10(r6)
/* 801F424C 001F104C  90 E6 00 00 */	stw r7, 0(r6)
/* 801F4250 001F1050  90 05 01 F8 */	stw r0, 0x1f8(r5)
/* 801F4254 001F1054  41 82 00 0C */	beq lbl_801F4260
/* 801F4258 001F1058  28 07 00 10 */	cmplwi r7, 0x10
/* 801F425C 001F105C  40 82 00 18 */	bne lbl_801F4274
lbl_801F4260:
/* 801F4260 001F1060  3C 60 80 2B */	lis r3, lbl_gTRKStepStatus@ha
/* 801F4264 001F1064  38 83 76 44 */	addi r4, r3, lbl_gTRKStepStatus@l
/* 801F4268 001F1068  80 64 00 08 */	lwz r3, 8(r4)
/* 801F426C 001F106C  38 03 FF FF */	addi r0, r3, -1
/* 801F4270 001F1070  90 04 00 08 */	stw r0, 8(r4)
lbl_801F4274:
/* 801F4274 001F1074  3C 60 80 38 */	lis r3, lbl_gTRKState@ha
/* 801F4278 001F1078  38 00 00 00 */	li r0, 0
/* 801F427C 001F107C  38 83 0C D4 */	addi r4, r3, lbl_gTRKState@l
/* 801F4280 001F1080  38 60 00 00 */	li r3, 0
/* 801F4284 001F1084  90 04 00 98 */	stw r0, 0x98(r4)
/* 801F4288 001F1088  4E 80 00 20 */	blr 

.global TRKTargetSingleStep
TRKTargetSingleStep:
/* 801F428C 001F108C  2C 04 00 00 */	cmpwi r4, 0
/* 801F4290 001F1090  41 82 00 0C */	beq lbl_801F429C
/* 801F4294 001F1094  38 60 07 03 */	li r3, 0x703
/* 801F4298 001F1098  4E 80 00 20 */	blr 
lbl_801F429C:
/* 801F429C 001F109C  3C 80 80 38 */	lis r4, lbl_gTRKCPUState@ha
/* 801F42A0 001F10A0  3C A0 80 2B */	lis r5, lbl_gTRKStepStatus@ha
/* 801F42A4 001F10A4  38 84 0D 78 */	addi r4, r4, lbl_gTRKCPUState@l
/* 801F42A8 001F10A8  38 E0 00 00 */	li r7, 0
/* 801F42AC 001F10AC  80 04 01 F8 */	lwz r0, 0x1f8(r4)
/* 801F42B0 001F10B0  38 C5 76 44 */	addi r6, r5, lbl_gTRKStepStatus@l
/* 801F42B4 001F10B4  38 A0 00 01 */	li r5, 1
/* 801F42B8 001F10B8  98 E6 00 04 */	stb r7, 4(r6)
/* 801F42BC 001F10BC  60 00 04 00 */	ori r0, r0, 0x400
/* 801F42C0 001F10C0  90 66 00 08 */	stw r3, 8(r6)
/* 801F42C4 001F10C4  90 A6 00 00 */	stw r5, 0(r6)
/* 801F42C8 001F10C8  90 04 01 F8 */	stw r0, 0x1f8(r4)
/* 801F42CC 001F10CC  48 00 00 08 */	b lbl_801F42D4
/* 801F42D0 001F10D0  40 82 00 10 */	bne lbl_801F42E0
lbl_801F42D4:
/* 801F42D4 001F10D4  80 66 00 08 */	lwz r3, 8(r6)
/* 801F42D8 001F10D8  38 03 FF FF */	addi r0, r3, -1
/* 801F42DC 001F10DC  90 06 00 08 */	stw r0, 8(r6)
lbl_801F42E0:
/* 801F42E0 001F10E0  3C 60 80 38 */	lis r3, lbl_gTRKState@ha
/* 801F42E4 001F10E4  38 00 00 00 */	li r0, 0
/* 801F42E8 001F10E8  38 83 0C D4 */	addi r4, r3, lbl_gTRKState@l
/* 801F42EC 001F10EC  38 60 00 00 */	li r3, 0
/* 801F42F0 001F10F0  90 04 00 98 */	stw r0, 0x98(r4)
/* 801F42F4 001F10F4  4E 80 00 20 */	blr 

.global TRKTargetAddExceptionInfo
TRKTargetAddExceptionInfo:
/* 801F42F8 001F10F8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F42FC 001F10FC  7C 08 02 A6 */	mflr r0
/* 801F4300 001F1100  3C 80 80 2B */	lis r4, lbl_gTRKExceptionStatus@ha
/* 801F4304 001F1104  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F4308 001F1108  38 84 76 34 */	addi r4, r4, lbl_gTRKExceptionStatus@l
/* 801F430C 001F110C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F4310 001F1110  7C 7F 1B 78 */	mr r31, r3
/* 801F4314 001F1114  80 84 00 00 */	lwz r4, 0(r4)
/* 801F4318 001F1118  4B FF BB C9 */	bl TRKAppendBuffer1_ui32
/* 801F431C 001F111C  2C 03 00 00 */	cmpwi r3, 0
/* 801F4320 001F1120  40 82 00 18 */	bne lbl_801F4338
/* 801F4324 001F1124  3C 80 80 2B */	lis r4, lbl_gTRKExceptionStatus@ha
/* 801F4328 001F1128  38 61 00 08 */	addi r3, r1, 8
/* 801F432C 001F112C  38 84 76 34 */	addi r4, r4, lbl_gTRKExceptionStatus@l
/* 801F4330 001F1130  80 84 00 00 */	lwz r4, 0(r4)
/* 801F4334 001F1134  48 00 0F DD */	bl TRKTargetReadInstruction
lbl_801F4338:
/* 801F4338 001F1138  2C 03 00 00 */	cmpwi r3, 0
/* 801F433C 001F113C  40 82 00 10 */	bne lbl_801F434C
/* 801F4340 001F1140  80 81 00 08 */	lwz r4, 8(r1)
/* 801F4344 001F1144  7F E3 FB 78 */	mr r3, r31
/* 801F4348 001F1148  4B FF BB 99 */	bl TRKAppendBuffer1_ui32
lbl_801F434C:
/* 801F434C 001F114C  2C 03 00 00 */	cmpwi r3, 0
/* 801F4350 001F1150  40 82 00 18 */	bne lbl_801F4368
/* 801F4354 001F1154  3C 80 80 2B */	lis r4, lbl_gTRKExceptionStatus@ha
/* 801F4358 001F1158  7F E3 FB 78 */	mr r3, r31
/* 801F435C 001F115C  38 84 76 34 */	addi r4, r4, lbl_gTRKExceptionStatus@l
/* 801F4360 001F1160  A0 84 00 08 */	lhz r4, 8(r4)
/* 801F4364 001F1164  4B FF BC 55 */	bl TRKAppendBuffer1_ui16
lbl_801F4368:
/* 801F4368 001F1168  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F436C 001F116C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F4370 001F1170  7C 08 03 A6 */	mtlr r0
/* 801F4374 001F1174  38 21 00 20 */	addi r1, r1, 0x20
/* 801F4378 001F1178  4E 80 00 20 */	blr 

.global TRKTargetAddStopInfo
TRKTargetAddStopInfo:
/* 801F437C 001F117C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F4380 001F1180  7C 08 02 A6 */	mflr r0
/* 801F4384 001F1184  3C 80 80 38 */	lis r4, lbl_gTRKCPUState@ha
/* 801F4388 001F1188  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F438C 001F118C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F4390 001F1190  7C 7F 1B 78 */	mr r31, r3
/* 801F4394 001F1194  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F4398 001F1198  3B C4 0D 78 */	addi r30, r4, lbl_gTRKCPUState@l
/* 801F439C 001F119C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F43A0 001F11A0  93 81 00 10 */	stw r28, 0x10(r1)
/* 801F43A4 001F11A4  80 9E 00 80 */	lwz r4, 0x80(r30)
/* 801F43A8 001F11A8  4B FF BB 39 */	bl TRKAppendBuffer1_ui32
/* 801F43AC 001F11AC  2C 03 00 00 */	cmpwi r3, 0
/* 801F43B0 001F11B0  40 82 00 10 */	bne lbl_801F43C0
/* 801F43B4 001F11B4  80 9E 00 80 */	lwz r4, 0x80(r30)
/* 801F43B8 001F11B8  38 61 00 08 */	addi r3, r1, 8
/* 801F43BC 001F11BC  48 00 0F 55 */	bl TRKTargetReadInstruction
lbl_801F43C0:
/* 801F43C0 001F11C0  2C 03 00 00 */	cmpwi r3, 0
/* 801F43C4 001F11C4  40 82 00 10 */	bne lbl_801F43D4
/* 801F43C8 001F11C8  80 81 00 08 */	lwz r4, 8(r1)
/* 801F43CC 001F11CC  7F E3 FB 78 */	mr r3, r31
/* 801F43D0 001F11D0  4B FF BB 11 */	bl TRKAppendBuffer1_ui32
lbl_801F43D4:
/* 801F43D4 001F11D4  2C 03 00 00 */	cmpwi r3, 0
/* 801F43D8 001F11D8  40 82 00 1C */	bne lbl_801F43F4
/* 801F43DC 001F11DC  3C 80 80 38 */	lis r4, lbl_gTRKCPUState@ha
/* 801F43E0 001F11E0  7F E3 FB 78 */	mr r3, r31
/* 801F43E4 001F11E4  38 84 0D 78 */	addi r4, r4, lbl_gTRKCPUState@l
/* 801F43E8 001F11E8  80 04 02 F8 */	lwz r0, 0x2f8(r4)
/* 801F43EC 001F11EC  54 04 04 3E */	clrlwi r4, r0, 0x10
/* 801F43F0 001F11F0  4B FF BB C9 */	bl TRKAppendBuffer1_ui16
lbl_801F43F4:
/* 801F43F4 001F11F4  2C 03 00 00 */	cmpwi r3, 0
/* 801F43F8 001F11F8  40 82 00 5C */	bne lbl_801F4454
/* 801F43FC 001F11FC  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F4400 001F1200  3B 80 00 00 */	li r28, 0
/* 801F4404 001F1204  3B A3 0D 78 */	addi r29, r3, lbl_gTRKCPUState@l
/* 801F4408 001F1208  7F BE EB 78 */	mr r30, r29
lbl_801F440C:
/* 801F440C 001F120C  80 1E 00 00 */	lwz r0, 0(r30)
/* 801F4410 001F1210  7F E3 FB 78 */	mr r3, r31
/* 801F4414 001F1214  54 04 04 3E */	clrlwi r4, r0, 0x10
/* 801F4418 001F1218  4B FF BA C9 */	bl TRKAppendBuffer1_ui32
/* 801F441C 001F121C  3B 9C 00 01 */	addi r28, r28, 1
/* 801F4420 001F1220  3B DE 00 04 */	addi r30, r30, 4
/* 801F4424 001F1224  2C 1C 00 20 */	cmpwi r28, 0x20
/* 801F4428 001F1228  41 80 FF E4 */	blt lbl_801F440C
/* 801F442C 001F122C  3B C0 00 00 */	li r30, 0
lbl_801F4430:
/* 801F4430 001F1230  80 1D 00 9C */	lwz r0, 0x9c(r29)
/* 801F4434 001F1234  7F E3 FB 78 */	mr r3, r31
/* 801F4438 001F1238  38 A0 00 00 */	li r5, 0
/* 801F443C 001F123C  54 06 04 3E */	clrlwi r6, r0, 0x10
/* 801F4440 001F1240  4B FF B9 A5 */	bl TRKAppendBuffer1_ui64
/* 801F4444 001F1244  3B DE 00 01 */	addi r30, r30, 1
/* 801F4448 001F1248  3B BD 00 08 */	addi r29, r29, 8
/* 801F444C 001F124C  2C 1E 00 20 */	cmpwi r30, 0x20
/* 801F4450 001F1250  41 80 FF E0 */	blt lbl_801F4430
lbl_801F4454:
/* 801F4454 001F1254  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F4458 001F1258  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F445C 001F125C  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F4460 001F1260  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F4464 001F1264  83 81 00 10 */	lwz r28, 0x10(r1)
/* 801F4468 001F1268  7C 08 03 A6 */	mtlr r0
/* 801F446C 001F126C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F4470 001F1270  4E 80 00 20 */	blr 

.global TRKTargetInterrupt
TRKTargetInterrupt:
/* 801F4474 001F1274  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F4478 001F1278  7C 08 02 A6 */	mflr r0
/* 801F447C 001F127C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F4480 001F1280  88 03 00 00 */	lbz r0, 0(r3)
/* 801F4484 001F1284  38 60 00 00 */	li r3, 0
/* 801F4488 001F1288  2C 00 00 05 */	cmpwi r0, 5
/* 801F448C 001F128C  40 80 01 34 */	bge lbl_801F45C0
/* 801F4490 001F1290  2C 00 00 03 */	cmpwi r0, 3
/* 801F4494 001F1294  40 80 00 08 */	bge lbl_801F449C
/* 801F4498 001F1298  48 00 01 28 */	b lbl_801F45C0
lbl_801F449C:
/* 801F449C 001F129C  3C 80 80 2B */	lis r4, lbl_gTRKStepStatus@ha
/* 801F44A0 001F12A0  38 A4 76 44 */	addi r5, r4, lbl_gTRKStepStatus@l
/* 801F44A4 001F12A4  80 05 00 00 */	lwz r0, 0(r5)
/* 801F44A8 001F12A8  2C 00 00 00 */	cmpwi r0, 0
/* 801F44AC 001F12AC  41 82 00 EC */	beq lbl_801F4598
/* 801F44B0 001F12B0  3C 80 80 38 */	lis r4, lbl_gTRKCPUState@ha
/* 801F44B4 001F12B4  38 E0 00 01 */	li r7, 1
/* 801F44B8 001F12B8  38 C4 0D 78 */	addi r6, r4, lbl_gTRKCPUState@l
/* 801F44BC 001F12BC  80 06 01 F8 */	lwz r0, 0x1f8(r6)
/* 801F44C0 001F12C0  54 00 05 A8 */	rlwinm r0, r0, 0, 0x16, 0x14
/* 801F44C4 001F12C4  90 06 01 F8 */	stw r0, 0x1f8(r6)
/* 801F44C8 001F12C8  41 82 00 64 */	beq lbl_801F452C
/* 801F44CC 001F12CC  80 06 02 F8 */	lwz r0, 0x2f8(r6)
/* 801F44D0 001F12D0  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 801F44D4 001F12D4  28 00 0D 00 */	cmplwi r0, 0xd00
/* 801F44D8 001F12D8  40 82 00 54 */	bne lbl_801F452C
/* 801F44DC 001F12DC  88 05 00 04 */	lbz r0, 4(r5)
/* 801F44E0 001F12E0  2C 00 00 01 */	cmpwi r0, 1
/* 801F44E4 001F12E4  41 82 00 28 */	beq lbl_801F450C
/* 801F44E8 001F12E8  40 80 00 44 */	bge lbl_801F452C
/* 801F44EC 001F12EC  2C 00 00 00 */	cmpwi r0, 0
/* 801F44F0 001F12F0  40 80 00 08 */	bge lbl_801F44F8
/* 801F44F4 001F12F4  48 00 00 38 */	b lbl_801F452C
lbl_801F44F8:
/* 801F44F8 001F12F8  80 05 00 08 */	lwz r0, 8(r5)
/* 801F44FC 001F12FC  28 00 00 00 */	cmplwi r0, 0
/* 801F4500 001F1300  41 82 00 2C */	beq lbl_801F452C
/* 801F4504 001F1304  38 E0 00 00 */	li r7, 0
/* 801F4508 001F1308  48 00 00 24 */	b lbl_801F452C
lbl_801F450C:
/* 801F450C 001F130C  80 86 00 80 */	lwz r4, 0x80(r6)
/* 801F4510 001F1310  80 05 00 0C */	lwz r0, 0xc(r5)
/* 801F4514 001F1314  7C 04 00 40 */	cmplw r4, r0
/* 801F4518 001F1318  41 80 00 14 */	blt lbl_801F452C
/* 801F451C 001F131C  80 05 00 10 */	lwz r0, 0x10(r5)
/* 801F4520 001F1320  7C 04 00 40 */	cmplw r4, r0
/* 801F4524 001F1324  41 81 00 08 */	bgt lbl_801F452C
/* 801F4528 001F1328  38 E0 00 00 */	li r7, 0
lbl_801F452C:
/* 801F452C 001F132C  2C 07 00 00 */	cmpwi r7, 0
/* 801F4530 001F1330  41 82 00 14 */	beq lbl_801F4544
/* 801F4534 001F1334  3C 80 80 2B */	lis r4, lbl_gTRKStepStatus@ha
/* 801F4538 001F1338  38 00 00 00 */	li r0, 0
/* 801F453C 001F133C  90 04 76 44 */	stw r0, lbl_gTRKStepStatus@l(r4)
/* 801F4540 001F1340  48 00 00 58 */	b lbl_801F4598
lbl_801F4544:
/* 801F4544 001F1344  3C 80 80 2B */	lis r4, lbl_gTRKStepStatus@ha
/* 801F4548 001F1348  80 06 01 F8 */	lwz r0, 0x1f8(r6)
/* 801F454C 001F134C  38 84 76 44 */	addi r4, r4, lbl_gTRKStepStatus@l
/* 801F4550 001F1350  38 A0 00 01 */	li r5, 1
/* 801F4554 001F1354  88 E4 00 04 */	lbz r7, 4(r4)
/* 801F4558 001F1358  60 00 04 00 */	ori r0, r0, 0x400
/* 801F455C 001F135C  90 A4 00 00 */	stw r5, 0(r4)
/* 801F4560 001F1360  28 07 00 00 */	cmplwi r7, 0
/* 801F4564 001F1364  90 06 01 F8 */	stw r0, 0x1f8(r6)
/* 801F4568 001F1368  41 82 00 0C */	beq lbl_801F4574
/* 801F456C 001F136C  28 07 00 10 */	cmplwi r7, 0x10
/* 801F4570 001F1370  40 82 00 18 */	bne lbl_801F4588
lbl_801F4574:
/* 801F4574 001F1374  3C 80 80 2B */	lis r4, lbl_gTRKStepStatus@ha
/* 801F4578 001F1378  38 A4 76 44 */	addi r5, r4, lbl_gTRKStepStatus@l
/* 801F457C 001F137C  80 85 00 08 */	lwz r4, 8(r5)
/* 801F4580 001F1380  38 04 FF FF */	addi r0, r4, -1
/* 801F4584 001F1384  90 05 00 08 */	stw r0, 8(r5)
lbl_801F4588:
/* 801F4588 001F1388  3C 80 80 38 */	lis r4, lbl_gTRKState@ha
/* 801F458C 001F138C  38 00 00 00 */	li r0, 0
/* 801F4590 001F1390  38 84 0C D4 */	addi r4, r4, lbl_gTRKState@l
/* 801F4594 001F1394  90 04 00 98 */	stw r0, 0x98(r4)
lbl_801F4598:
/* 801F4598 001F1398  3C 80 80 2B */	lis r4, lbl_gTRKStepStatus@ha
/* 801F459C 001F139C  80 04 76 44 */	lwz r0, lbl_gTRKStepStatus@l(r4)
/* 801F45A0 001F13A0  2C 00 00 00 */	cmpwi r0, 0
/* 801F45A4 001F13A4  40 82 00 1C */	bne lbl_801F45C0
/* 801F45A8 001F13A8  3C 60 80 38 */	lis r3, lbl_gTRKState@ha
/* 801F45AC 001F13AC  38 00 00 01 */	li r0, 1
/* 801F45B0 001F13B0  38 83 0C D4 */	addi r4, r3, lbl_gTRKState@l
/* 801F45B4 001F13B4  38 60 00 90 */	li r3, 0x90
/* 801F45B8 001F13B8  90 04 00 98 */	stw r0, 0x98(r4)
/* 801F45BC 001F13BC  4B FF F4 5D */	bl TRKDoNotifyStopped
lbl_801F45C0:
/* 801F45C0 001F13C0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F45C4 001F13C4  7C 08 03 A6 */	mtlr r0
/* 801F45C8 001F13C8  38 21 00 10 */	addi r1, r1, 0x10
/* 801F45CC 001F13CC  4E 80 00 20 */	blr 
lbl_801F45D0:
/* 801F45D0 001F13D0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F45D4 001F13D4  7C 08 02 A6 */	mflr r0
/* 801F45D8 001F13D8  3C 60 80 38 */	lis r3, lbl_gTRKState@ha
/* 801F45DC 001F13DC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F45E0 001F13E0  38 63 0C D4 */	addi r3, r3, lbl_gTRKState@l
/* 801F45E4 001F13E4  80 03 00 9C */	lwz r0, 0x9c(r3)
/* 801F45E8 001F13E8  2C 00 00 00 */	cmpwi r0, 0
/* 801F45EC 001F13EC  41 82 00 10 */	beq lbl_801F45FC
/* 801F45F0 001F13F0  38 00 00 00 */	li r0, 0
/* 801F45F4 001F13F4  90 03 00 9C */	stw r0, 0x9c(r3)
/* 801F45F8 001F13F8  48 00 00 74 */	b lbl_801F466C
lbl_801F45FC:
/* 801F45FC 001F13FC  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F4600 001F1400  38 63 0D 78 */	addi r3, r3, lbl_gTRKCPUState@l
/* 801F4604 001F1404  80 03 02 F8 */	lwz r0, 0x2f8(r3)
/* 801F4608 001F1408  54 00 04 3E */	clrlwi r0, r0, 0x10
/* 801F460C 001F140C  2C 00 0D 00 */	cmpwi r0, 0xd00
/* 801F4610 001F1410  41 82 00 14 */	beq lbl_801F4624
/* 801F4614 001F1414  40 80 00 44 */	bge lbl_801F4658
/* 801F4618 001F1418  2C 00 07 00 */	cmpwi r0, 0x700
/* 801F461C 001F141C  41 82 00 08 */	beq lbl_801F4624
/* 801F4620 001F1420  48 00 00 38 */	b lbl_801F4658
lbl_801F4624:
/* 801F4624 001F1424  3C 80 80 38 */	lis r4, lbl_gTRKCPUState@ha
/* 801F4628 001F1428  38 61 00 08 */	addi r3, r1, 8
/* 801F462C 001F142C  38 84 0D 78 */	addi r4, r4, lbl_gTRKCPUState@l
/* 801F4630 001F1430  80 84 00 80 */	lwz r4, 0x80(r4)
/* 801F4634 001F1434  48 00 0C DD */	bl TRKTargetReadInstruction
/* 801F4638 001F1438  80 61 00 08 */	lwz r3, 8(r1)
/* 801F463C 001F143C  3C 03 F0 20 */	addis r0, r3, 0xf020
/* 801F4640 001F1440  28 00 00 00 */	cmplwi r0, 0
/* 801F4644 001F1444  40 82 00 0C */	bne lbl_801F4650
/* 801F4648 001F1448  38 80 00 05 */	li r4, 5
/* 801F464C 001F144C  48 00 00 10 */	b lbl_801F465C
lbl_801F4650:
/* 801F4650 001F1450  38 80 00 03 */	li r4, 3
/* 801F4654 001F1454  48 00 00 08 */	b lbl_801F465C
lbl_801F4658:
/* 801F4658 001F1458  38 80 00 04 */	li r4, 4
lbl_801F465C:
/* 801F465C 001F145C  38 61 00 0C */	addi r3, r1, 0xc
/* 801F4660 001F1460  4B FF AC 4D */	bl TRKConstructEvent
/* 801F4664 001F1464  38 61 00 0C */	addi r3, r1, 0xc
/* 801F4668 001F1468  4B FF AC 5D */	bl TRKPostEvent
lbl_801F466C:
/* 801F466C 001F146C  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F4670 001F1470  7C 08 03 A6 */	mtlr r0
/* 801F4674 001F1474  38 21 00 20 */	addi r1, r1, 0x20
/* 801F4678 001F1478  4E 80 00 20 */	blr 

.global TRKTargetCPUType
TRKTargetCPUType:
/* 801F467C 001F147C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F4680 001F1480  7C 08 02 A6 */	mflr r0
/* 801F4684 001F1484  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F4688 001F1488  38 00 00 00 */	li r0, 0
/* 801F468C 001F148C  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F4690 001F1490  7C 7F 1B 78 */	mr r31, r3
/* 801F4694 001F1494  98 03 00 00 */	stb r0, 0(r3)
/* 801F4698 001F1498  48 00 15 B1 */	bl TRKTargetCPUMinorType
/* 801F469C 001F149C  98 7F 00 01 */	stb r3, 1(r31)
/* 801F46A0 001F14A0  3C 60 80 38 */	lis r3, lbl_gTRKBigEndian@ha
/* 801F46A4 001F14A4  38 80 00 04 */	li r4, 4
/* 801F46A8 001F14A8  38 00 00 08 */	li r0, 8
/* 801F46AC 001F14AC  80 A3 F2 F0 */	lwz r5, lbl_gTRKBigEndian@l(r3)
/* 801F46B0 001F14B0  38 60 00 00 */	li r3, 0
/* 801F46B4 001F14B4  98 BF 00 02 */	stb r5, 2(r31)
/* 801F46B8 001F14B8  98 9F 00 03 */	stb r4, 3(r31)
/* 801F46BC 001F14BC  98 1F 00 04 */	stb r0, 4(r31)
/* 801F46C0 001F14C0  98 9F 00 05 */	stb r4, 5(r31)
/* 801F46C4 001F14C4  98 1F 00 06 */	stb r0, 6(r31)
/* 801F46C8 001F14C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F46CC 001F14CC  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F46D0 001F14D0  7C 08 03 A6 */	mtlr r0
/* 801F46D4 001F14D4  38 21 00 10 */	addi r1, r1, 0x10
/* 801F46D8 001F14D8  4E 80 00 20 */	blr 

.global TRKTargetSupportMask
TRKTargetSupportMask:
/* 801F46DC 001F14DC  38 00 00 7A */	li r0, 0x7a
/* 801F46E0 001F14E0  39 00 00 00 */	li r8, 0
/* 801F46E4 001F14E4  98 03 00 00 */	stb r0, 0(r3)
/* 801F46E8 001F14E8  38 E0 00 4F */	li r7, 0x4f
/* 801F46EC 001F14EC  38 C0 00 07 */	li r6, 7
/* 801F46F0 001F14F0  38 A0 00 01 */	li r5, 1
/* 801F46F4 001F14F4  99 03 00 01 */	stb r8, 1(r3)
/* 801F46F8 001F14F8  38 80 00 03 */	li r4, 3
/* 801F46FC 001F14FC  38 00 00 80 */	li r0, 0x80
/* 801F4700 001F1500  98 E3 00 02 */	stb r7, 2(r3)
/* 801F4704 001F1504  98 C3 00 03 */	stb r6, 3(r3)
/* 801F4708 001F1508  99 03 00 04 */	stb r8, 4(r3)
/* 801F470C 001F150C  99 03 00 05 */	stb r8, 5(r3)
/* 801F4710 001F1510  99 03 00 06 */	stb r8, 6(r3)
/* 801F4714 001F1514  99 03 00 07 */	stb r8, 7(r3)
/* 801F4718 001F1518  99 03 00 08 */	stb r8, 8(r3)
/* 801F471C 001F151C  99 03 00 09 */	stb r8, 9(r3)
/* 801F4720 001F1520  99 03 00 0A */	stb r8, 0xa(r3)
/* 801F4724 001F1524  99 03 00 0B */	stb r8, 0xb(r3)
/* 801F4728 001F1528  99 03 00 0C */	stb r8, 0xc(r3)
/* 801F472C 001F152C  99 03 00 0D */	stb r8, 0xd(r3)
/* 801F4730 001F1530  99 03 00 0E */	stb r8, 0xe(r3)
/* 801F4734 001F1534  99 03 00 0F */	stb r8, 0xf(r3)
/* 801F4738 001F1538  98 A3 00 10 */	stb r5, 0x10(r3)
/* 801F473C 001F153C  99 03 00 11 */	stb r8, 0x11(r3)
/* 801F4740 001F1540  98 83 00 12 */	stb r4, 0x12(r3)
/* 801F4744 001F1544  99 03 00 13 */	stb r8, 0x13(r3)
/* 801F4748 001F1548  99 03 00 14 */	stb r8, 0x14(r3)
/* 801F474C 001F154C  99 03 00 15 */	stb r8, 0x15(r3)
/* 801F4750 001F1550  99 03 00 16 */	stb r8, 0x16(r3)
/* 801F4754 001F1554  99 03 00 17 */	stb r8, 0x17(r3)
/* 801F4758 001F1558  99 03 00 18 */	stb r8, 0x18(r3)
/* 801F475C 001F155C  99 03 00 19 */	stb r8, 0x19(r3)
/* 801F4760 001F1560  98 83 00 1A */	stb r4, 0x1a(r3)
/* 801F4764 001F1564  99 03 00 1B */	stb r8, 0x1b(r3)
/* 801F4768 001F1568  99 03 00 1C */	stb r8, 0x1c(r3)
/* 801F476C 001F156C  99 03 00 1D */	stb r8, 0x1d(r3)
/* 801F4770 001F1570  99 03 00 1E */	stb r8, 0x1e(r3)
/* 801F4774 001F1574  98 03 00 1F */	stb r0, 0x1f(r3)
/* 801F4778 001F1578  38 60 00 00 */	li r3, 0
/* 801F477C 001F157C  4E 80 00 20 */	blr 

.global TRKTargetVersions
TRKTargetVersions:
/* 801F4780 001F1580  38 00 00 02 */	li r0, 2
/* 801F4784 001F1584  38 A0 00 00 */	li r5, 0
/* 801F4788 001F1588  98 03 00 00 */	stb r0, 0(r3)
/* 801F478C 001F158C  38 80 00 01 */	li r4, 1
/* 801F4790 001F1590  38 00 00 0A */	li r0, 0xa
/* 801F4794 001F1594  98 A3 00 01 */	stb r5, 1(r3)
/* 801F4798 001F1598  98 83 00 02 */	stb r4, 2(r3)
/* 801F479C 001F159C  98 03 00 03 */	stb r0, 3(r3)
/* 801F47A0 001F15A0  38 60 00 00 */	li r3, 0
/* 801F47A4 001F15A4  4E 80 00 20 */	blr 

.global TRKTargetAccessExtended2
TRKTargetAccessExtended2:
/* 801F47A8 001F15A8  94 21 FE D0 */	stwu r1, -0x130(r1)
/* 801F47AC 001F15AC  7C 08 02 A6 */	mflr r0
/* 801F47B0 001F15B0  90 01 01 34 */	stw r0, 0x134(r1)
/* 801F47B4 001F15B4  BE 61 00 FC */	stmw r19, 0xfc(r1)
/* 801F47B8 001F15B8  7C 97 23 78 */	mr r23, r4
/* 801F47BC 001F15BC  28 17 00 1F */	cmplwi r23, 0x1f
/* 801F47C0 001F15C0  7C 7B 1B 78 */	mr r27, r3
/* 801F47C4 001F15C4  7C B8 2B 78 */	mr r24, r5
/* 801F47C8 001F15C8  7C D9 33 78 */	mr r25, r6
/* 801F47CC 001F15CC  7C FA 3B 78 */	mr r26, r7
/* 801F47D0 001F15D0  40 81 00 0C */	ble lbl_801F47DC
/* 801F47D4 001F15D4  38 60 07 01 */	li r3, 0x701
/* 801F47D8 001F15D8  48 00 03 F4 */	b lbl_801F4BCC
lbl_801F47DC:
/* 801F47DC 001F15DC  3C 60 80 28 */	lis r3, lbl__300@ha
/* 801F47E0 001F15E0  3C A0 80 2B */	lis r5, lbl_gTRKExceptionStatus@ha
/* 801F47E4 001F15E4  3B A3 A3 28 */	addi r29, r3, lbl__300@l
/* 801F47E8 001F15E8  3C 80 7C 99 */	lis r4, 0x7C98E2A6@ha
/* 801F47EC 001F15EC  80 1D 00 00 */	lwz r0, 0(r29)
/* 801F47F0 001F15F0  3B E5 76 34 */	addi r31, r5, lbl_gTRKExceptionStatus@l
/* 801F47F4 001F15F4  81 1D 00 04 */	lwz r8, 4(r29)
/* 801F47F8 001F15F8  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 801F47FC 001F15FC  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 801F4800 001F1600  38 C4 E2 A6 */	addi r6, r4, 0x7C98E2A6@l
/* 801F4804 001F1604  90 01 00 C4 */	stw r0, 0xc4(r1)
/* 801F4808 001F1608  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 801F480C 001F160C  82 7F 00 00 */	lwz r19, 0(r31)
/* 801F4810 001F1610  3B C0 00 00 */	li r30, 0
/* 801F4814 001F1614  82 DF 00 0C */	lwz r22, 0xc(r31)
/* 801F4818 001F1618  3C A0 90 83 */	lis r5, 0x9083
/* 801F481C 001F161C  91 01 00 C8 */	stw r8, 0xc8(r1)
/* 801F4820 001F1620  38 61 00 C4 */	addi r3, r1, 0xc4
/* 801F4824 001F1624  82 9F 00 04 */	lwz r20, 4(r31)
/* 801F4828 001F1628  38 80 00 28 */	li r4, 0x28
/* 801F482C 001F162C  90 E1 00 E8 */	stw r7, 0xe8(r1)
/* 801F4830 001F1630  82 BF 00 08 */	lwz r21, 8(r31)
/* 801F4834 001F1634  83 9D 00 08 */	lwz r28, 8(r29)
/* 801F4838 001F1638  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 801F483C 001F163C  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 801F4840 001F1640  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 801F4844 001F1644  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 801F4848 001F1648  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 801F484C 001F164C  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 801F4850 001F1650  92 61 00 14 */	stw r19, 0x14(r1)
/* 801F4854 001F1654  92 81 00 18 */	stw r20, 0x18(r1)
/* 801F4858 001F1658  92 A1 00 1C */	stw r21, 0x1c(r1)
/* 801F485C 001F165C  92 C1 00 20 */	stw r22, 0x20(r1)
/* 801F4860 001F1660  9B DF 00 0D */	stb r30, 0xd(r31)
/* 801F4864 001F1664  93 81 00 CC */	stw r28, 0xcc(r1)
/* 801F4868 001F1668  91 81 00 D0 */	stw r12, 0xd0(r1)
/* 801F486C 001F166C  91 61 00 D4 */	stw r11, 0xd4(r1)
/* 801F4870 001F1670  91 41 00 D8 */	stw r10, 0xd8(r1)
/* 801F4874 001F1674  91 21 00 DC */	stw r9, 0xdc(r1)
/* 801F4878 001F1678  91 01 00 E0 */	stw r8, 0xe0(r1)
/* 801F487C 001F167C  90 E1 00 E4 */	stw r7, 0xe4(r1)
/* 801F4880 001F1680  90 C1 00 C4 */	stw r6, 0xc4(r1)
/* 801F4884 001F1684  90 A1 00 C8 */	stw r5, 0xc8(r1)
/* 801F4888 001F1688  90 01 00 E8 */	stw r0, 0xe8(r1)
/* 801F488C 001F168C  4B FF F2 65 */	bl TRK_flush_cache
/* 801F4890 001F1690  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F4894 001F1694  39 81 00 C4 */	addi r12, r1, 0xc4
/* 801F4898 001F1698  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F489C 001F169C  38 61 00 08 */	addi r3, r1, 8
/* 801F48A0 001F16A0  7D 89 03 A6 */	mtctr r12
/* 801F48A4 001F16A4  4E 80 04 21 */	bctrl 
/* 801F48A8 001F16A8  3C 60 80 28 */	lis r3, lbl__300@ha
/* 801F48AC 001F16AC  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F48B0 001F16B0  3B A3 A3 28 */	addi r29, r3, lbl__300@l
/* 801F48B4 001F16B4  3C 80 7C 99 */	lis r4, 0x7C98E3A6@ha
/* 801F48B8 001F16B8  81 1D 00 00 */	lwz r8, 0(r29)
/* 801F48BC 001F16BC  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 801F48C0 001F16C0  80 1D 00 04 */	lwz r0, 4(r29)
/* 801F48C4 001F16C4  64 BE A0 00 */	oris r30, r5, 0xa000
/* 801F48C8 001F16C8  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 801F48CC 001F16CC  38 A4 E3 A6 */	addi r5, r4, 0x7C98E3A6@l
/* 801F48D0 001F16D0  90 01 00 A0 */	stw r0, 0xa0(r1)
/* 801F48D4 001F16D4  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 801F48D8 001F16D8  83 9D 00 08 */	lwz r28, 8(r29)
/* 801F48DC 001F16DC  3C C0 80 83 */	lis r6, 0x8083
/* 801F48E0 001F16E0  91 01 00 9C */	stw r8, 0x9c(r1)
/* 801F48E4 001F16E4  38 61 00 9C */	addi r3, r1, 0x9c
/* 801F48E8 001F16E8  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 801F48EC 001F16EC  38 80 00 28 */	li r4, 0x28
/* 801F48F0 001F16F0  90 E1 00 C0 */	stw r7, 0xc0(r1)
/* 801F48F4 001F16F4  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 801F48F8 001F16F8  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 801F48FC 001F16FC  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 801F4900 001F1700  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 801F4904 001F1704  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 801F4908 001F1708  93 C1 00 08 */	stw r30, 8(r1)
/* 801F490C 001F170C  93 81 00 A4 */	stw r28, 0xa4(r1)
/* 801F4910 001F1710  91 81 00 A8 */	stw r12, 0xa8(r1)
/* 801F4914 001F1714  91 61 00 AC */	stw r11, 0xac(r1)
/* 801F4918 001F1718  91 41 00 B0 */	stw r10, 0xb0(r1)
/* 801F491C 001F171C  91 21 00 B4 */	stw r9, 0xb4(r1)
/* 801F4920 001F1720  91 01 00 B8 */	stw r8, 0xb8(r1)
/* 801F4924 001F1724  90 E1 00 BC */	stw r7, 0xbc(r1)
/* 801F4928 001F1728  90 C1 00 9C */	stw r6, 0x9c(r1)
/* 801F492C 001F172C  90 A1 00 A0 */	stw r5, 0xa0(r1)
/* 801F4930 001F1730  90 01 00 C0 */	stw r0, 0xc0(r1)
/* 801F4934 001F1734  4B FF F1 BD */	bl TRK_flush_cache
/* 801F4938 001F1738  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F493C 001F173C  39 81 00 9C */	addi r12, r1, 0x9c
/* 801F4940 001F1740  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F4944 001F1744  38 61 00 08 */	addi r3, r1, 8
/* 801F4948 001F1748  7D 89 03 A6 */	mtctr r12
/* 801F494C 001F174C  4E 80 04 21 */	bctrl 
/* 801F4950 001F1750  3C 60 80 28 */	lis r3, lbl__300@ha
/* 801F4954 001F1754  3C 80 7C 91 */	lis r4, 0x7C90E3A6@ha
/* 801F4958 001F1758  3B A3 A3 28 */	addi r29, r3, lbl__300@l
/* 801F495C 001F175C  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 801F4960 001F1760  81 1D 00 00 */	lwz r8, 0(r29)
/* 801F4964 001F1764  3B C0 00 00 */	li r30, 0
/* 801F4968 001F1768  80 DD 00 04 */	lwz r6, 4(r29)
/* 801F496C 001F176C  38 A4 E3 A6 */	addi r5, r4, 0x7C90E3A6@l
/* 801F4970 001F1770  80 FD 00 24 */	lwz r7, 0x24(r29)
/* 801F4974 001F1774  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 801F4978 001F1778  90 C1 00 78 */	stw r6, 0x78(r1)
/* 801F497C 001F177C  3C C0 80 83 */	lis r6, 0x8083
/* 801F4980 001F1780  83 9D 00 08 */	lwz r28, 8(r29)
/* 801F4984 001F1784  38 61 00 74 */	addi r3, r1, 0x74
/* 801F4988 001F1788  91 01 00 74 */	stw r8, 0x74(r1)
/* 801F498C 001F178C  38 80 00 28 */	li r4, 0x28
/* 801F4990 001F1790  81 9D 00 0C */	lwz r12, 0xc(r29)
/* 801F4994 001F1794  90 E1 00 98 */	stw r7, 0x98(r1)
/* 801F4998 001F1798  81 7D 00 10 */	lwz r11, 0x10(r29)
/* 801F499C 001F179C  81 5D 00 14 */	lwz r10, 0x14(r29)
/* 801F49A0 001F17A0  81 3D 00 18 */	lwz r9, 0x18(r29)
/* 801F49A4 001F17A4  81 1D 00 1C */	lwz r8, 0x1c(r29)
/* 801F49A8 001F17A8  80 FD 00 20 */	lwz r7, 0x20(r29)
/* 801F49AC 001F17AC  93 C1 00 08 */	stw r30, 8(r1)
/* 801F49B0 001F17B0  93 81 00 7C */	stw r28, 0x7c(r1)
/* 801F49B4 001F17B4  91 81 00 80 */	stw r12, 0x80(r1)
/* 801F49B8 001F17B8  91 61 00 84 */	stw r11, 0x84(r1)
/* 801F49BC 001F17BC  91 41 00 88 */	stw r10, 0x88(r1)
/* 801F49C0 001F17C0  91 21 00 8C */	stw r9, 0x8c(r1)
/* 801F49C4 001F17C4  91 01 00 90 */	stw r8, 0x90(r1)
/* 801F49C8 001F17C8  90 E1 00 94 */	stw r7, 0x94(r1)
/* 801F49CC 001F17CC  90 C1 00 74 */	stw r6, 0x74(r1)
/* 801F49D0 001F17D0  90 A1 00 78 */	stw r5, 0x78(r1)
/* 801F49D4 001F17D4  90 01 00 98 */	stw r0, 0x98(r1)
/* 801F49D8 001F17D8  4B FF F1 19 */	bl TRK_flush_cache
/* 801F49DC 001F17DC  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F49E0 001F17E0  39 81 00 74 */	addi r12, r1, 0x74
/* 801F49E4 001F17E4  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F49E8 001F17E8  38 61 00 08 */	addi r3, r1, 8
/* 801F49EC 001F17EC  7D 89 03 A6 */	mtctr r12
/* 801F49F0 001F17F0  4E 80 04 21 */	bctrl 
/* 801F49F4 001F17F4  38 00 00 00 */	li r0, 0
/* 801F49F8 001F17F8  57 7E A8 14 */	slwi r30, r27, 0x15
/* 801F49FC 001F17FC  90 19 00 00 */	stw r0, 0(r25)
/* 801F4A00 001F1800  3B A1 00 4C */	addi r29, r1, 0x4c
/* 801F4A04 001F1804  3B 81 00 24 */	addi r28, r1, 0x24
/* 801F4A08 001F1808  38 60 00 00 */	li r3, 0
/* 801F4A0C 001F180C  48 00 01 70 */	b lbl_801F4B7C
lbl_801F4A10:
/* 801F4A10 001F1810  2C 1A 00 00 */	cmpwi r26, 0
/* 801F4A14 001F1814  41 82 00 AC */	beq lbl_801F4AC0
/* 801F4A18 001F1818  3C 60 80 28 */	lis r3, lbl_80280004@ha
/* 801F4A1C 001F181C  85 83 A3 50 */	lwzu r12, -0x5cb0(r3)
/* 801F4A20 001F1820  67 C0 E0 03 */	oris r0, r30, 0xe003
/* 801F4A24 001F1824  81 63 00 04 */	lwz r11, lbl_80280004@l(r3)
/* 801F4A28 001F1828  81 43 00 08 */	lwz r10, 8(r3)
/* 801F4A2C 001F182C  81 23 00 0C */	lwz r9, 0xc(r3)
/* 801F4A30 001F1830  81 03 00 10 */	lwz r8, 0x10(r3)
/* 801F4A34 001F1834  80 E3 00 14 */	lwz r7, 0x14(r3)
/* 801F4A38 001F1838  80 C3 00 18 */	lwz r6, 0x18(r3)
/* 801F4A3C 001F183C  80 A3 00 1C */	lwz r5, 0x1c(r3)
/* 801F4A40 001F1840  80 83 00 20 */	lwz r4, 0x20(r3)
/* 801F4A44 001F1844  80 63 00 24 */	lwz r3, 0x24(r3)
/* 801F4A48 001F1848  91 81 00 4C */	stw r12, 0x4c(r1)
/* 801F4A4C 001F184C  91 61 00 50 */	stw r11, 0x50(r1)
/* 801F4A50 001F1850  91 41 00 54 */	stw r10, 0x54(r1)
/* 801F4A54 001F1854  91 21 00 58 */	stw r9, 0x58(r1)
/* 801F4A58 001F1858  91 01 00 5C */	stw r8, 0x5c(r1)
/* 801F4A5C 001F185C  90 E1 00 60 */	stw r7, 0x60(r1)
/* 801F4A60 001F1860  90 C1 00 64 */	stw r6, 0x64(r1)
/* 801F4A64 001F1864  90 A1 00 68 */	stw r5, 0x68(r1)
/* 801F4A68 001F1868  90 81 00 6C */	stw r4, 0x6c(r1)
/* 801F4A6C 001F186C  90 61 00 70 */	stw r3, 0x70(r1)
/* 801F4A70 001F1870  41 82 00 08 */	beq lbl_801F4A78
/* 801F4A74 001F1874  67 C0 F0 03 */	oris r0, r30, 0xf003
lbl_801F4A78:
/* 801F4A78 001F1878  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 801F4A7C 001F187C  90 01 00 4C */	stw r0, 0x4c(r1)
/* 801F4A80 001F1880  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 801F4A84 001F1884  7F A3 EB 78 */	mr r3, r29
/* 801F4A88 001F1888  90 01 00 70 */	stw r0, 0x70(r1)
/* 801F4A8C 001F188C  38 80 00 28 */	li r4, 0x28
/* 801F4A90 001F1890  4B FF F0 61 */	bl TRK_flush_cache
/* 801F4A94 001F1894  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F4A98 001F1898  39 81 00 4C */	addi r12, r1, 0x4c
/* 801F4A9C 001F189C  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F4AA0 001F18A0  38 61 00 0C */	addi r3, r1, 0xc
/* 801F4AA4 001F18A4  7D 89 03 A6 */	mtctr r12
/* 801F4AA8 001F18A8  4E 80 04 21 */	bctrl 
/* 801F4AAC 001F18AC  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F4AB0 001F18B0  7F 03 C3 78 */	mr r3, r24
/* 801F4AB4 001F18B4  80 C1 00 10 */	lwz r6, 0x10(r1)
/* 801F4AB8 001F18B8  4B FF B3 2D */	bl TRKAppendBuffer1_ui64
/* 801F4ABC 001F18BC  48 00 00 AC */	b lbl_801F4B68
lbl_801F4AC0:
/* 801F4AC0 001F18C0  7F 03 C3 78 */	mr r3, r24
/* 801F4AC4 001F18C4  38 81 00 0C */	addi r4, r1, 0xc
/* 801F4AC8 001F18C8  4B FF AE D1 */	bl TRKReadBuffer1_ui64
/* 801F4ACC 001F18CC  3C 60 80 28 */	lis r3, lbl_80280004@ha
/* 801F4AD0 001F18D0  85 83 A3 50 */	lwzu r12, -0x5cb0(r3)
/* 801F4AD4 001F18D4  2C 1A 00 00 */	cmpwi r26, 0
/* 801F4AD8 001F18D8  67 C0 E0 03 */	oris r0, r30, 0xe003
/* 801F4ADC 001F18DC  81 63 00 04 */	lwz r11, lbl_80280004@l(r3)
/* 801F4AE0 001F18E0  81 43 00 08 */	lwz r10, 8(r3)
/* 801F4AE4 001F18E4  81 23 00 0C */	lwz r9, 0xc(r3)
/* 801F4AE8 001F18E8  81 03 00 10 */	lwz r8, 0x10(r3)
/* 801F4AEC 001F18EC  80 E3 00 14 */	lwz r7, 0x14(r3)
/* 801F4AF0 001F18F0  80 C3 00 18 */	lwz r6, 0x18(r3)
/* 801F4AF4 001F18F4  80 A3 00 1C */	lwz r5, 0x1c(r3)
/* 801F4AF8 001F18F8  80 83 00 20 */	lwz r4, 0x20(r3)
/* 801F4AFC 001F18FC  80 63 00 24 */	lwz r3, 0x24(r3)
/* 801F4B00 001F1900  91 81 00 24 */	stw r12, 0x24(r1)
/* 801F4B04 001F1904  91 61 00 28 */	stw r11, 0x28(r1)
/* 801F4B08 001F1908  91 41 00 2C */	stw r10, 0x2c(r1)
/* 801F4B0C 001F190C  91 21 00 30 */	stw r9, 0x30(r1)
/* 801F4B10 001F1910  91 01 00 34 */	stw r8, 0x34(r1)
/* 801F4B14 001F1914  90 E1 00 38 */	stw r7, 0x38(r1)
/* 801F4B18 001F1918  90 C1 00 3C */	stw r6, 0x3c(r1)
/* 801F4B1C 001F191C  90 A1 00 40 */	stw r5, 0x40(r1)
/* 801F4B20 001F1920  90 81 00 44 */	stw r4, 0x44(r1)
/* 801F4B24 001F1924  90 61 00 48 */	stw r3, 0x48(r1)
/* 801F4B28 001F1928  41 82 00 08 */	beq lbl_801F4B30
/* 801F4B2C 001F192C  67 C0 F0 03 */	oris r0, r30, 0xf003
lbl_801F4B30:
/* 801F4B30 001F1930  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 801F4B34 001F1934  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F4B38 001F1938  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 801F4B3C 001F193C  7F 83 E3 78 */	mr r3, r28
/* 801F4B40 001F1940  90 01 00 48 */	stw r0, 0x48(r1)
/* 801F4B44 001F1944  38 80 00 28 */	li r4, 0x28
/* 801F4B48 001F1948  4B FF EF A9 */	bl TRK_flush_cache
/* 801F4B4C 001F194C  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F4B50 001F1950  39 81 00 24 */	addi r12, r1, 0x24
/* 801F4B54 001F1954  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F4B58 001F1958  38 61 00 0C */	addi r3, r1, 0xc
/* 801F4B5C 001F195C  7D 89 03 A6 */	mtctr r12
/* 801F4B60 001F1960  4E 80 04 21 */	bctrl 
/* 801F4B64 001F1964  38 60 00 00 */	li r3, 0
lbl_801F4B68:
/* 801F4B68 001F1968  80 99 00 00 */	lwz r4, 0(r25)
/* 801F4B6C 001F196C  3F DE 00 20 */	addis r30, r30, 0x20
/* 801F4B70 001F1970  3B 7B 00 01 */	addi r27, r27, 1
/* 801F4B74 001F1974  38 04 00 08 */	addi r0, r4, 8
/* 801F4B78 001F1978  90 19 00 00 */	stw r0, 0(r25)
lbl_801F4B7C:
/* 801F4B7C 001F197C  7C 1B B8 40 */	cmplw r27, r23
/* 801F4B80 001F1980  41 81 00 0C */	bgt lbl_801F4B8C
/* 801F4B84 001F1984  2C 03 00 00 */	cmpwi r3, 0
/* 801F4B88 001F1988  41 82 FE 88 */	beq lbl_801F4A10
lbl_801F4B8C:
/* 801F4B8C 001F198C  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 801F4B90 001F1990  28 00 00 00 */	cmplwi r0, 0
/* 801F4B94 001F1994  41 82 00 10 */	beq lbl_801F4BA4
/* 801F4B98 001F1998  38 00 00 00 */	li r0, 0
/* 801F4B9C 001F199C  38 60 07 02 */	li r3, 0x702
/* 801F4BA0 001F19A0  90 19 00 00 */	stw r0, 0(r25)
lbl_801F4BA4:
/* 801F4BA4 001F19A4  3C 80 80 2B */	lis r4, lbl_gTRKExceptionStatus@ha
/* 801F4BA8 001F19A8  80 C1 00 14 */	lwz r6, 0x14(r1)
/* 801F4BAC 001F19AC  38 E4 76 34 */	addi r7, r4, lbl_gTRKExceptionStatus@l
/* 801F4BB0 001F19B0  80 A1 00 18 */	lwz r5, 0x18(r1)
/* 801F4BB4 001F19B4  80 81 00 1C */	lwz r4, 0x1c(r1)
/* 801F4BB8 001F19B8  80 01 00 20 */	lwz r0, 0x20(r1)
/* 801F4BBC 001F19BC  90 C7 00 00 */	stw r6, 0(r7)
/* 801F4BC0 001F19C0  90 A7 00 04 */	stw r5, 4(r7)
/* 801F4BC4 001F19C4  90 87 00 08 */	stw r4, 8(r7)
/* 801F4BC8 001F19C8  90 07 00 0C */	stw r0, 0xc(r7)
lbl_801F4BCC:
/* 801F4BCC 001F19CC  BA 61 00 FC */	lmw r19, 0xfc(r1)
/* 801F4BD0 001F19D0  80 01 01 34 */	lwz r0, 0x134(r1)
/* 801F4BD4 001F19D4  7C 08 03 A6 */	mtlr r0
/* 801F4BD8 001F19D8  38 21 01 30 */	addi r1, r1, 0x130
/* 801F4BDC 001F19DC  4E 80 00 20 */	blr 

.global TRKTargetAccessExtended1
TRKTargetAccessExtended1:
/* 801F4BE0 001F19E0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F4BE4 001F19E4  7C 08 02 A6 */	mflr r0
/* 801F4BE8 001F19E8  28 04 00 60 */	cmplwi r4, 0x60
/* 801F4BEC 001F19EC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F4BF0 001F19F0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F4BF4 001F19F4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F4BF8 001F19F8  7C DE 33 78 */	mr r30, r6
/* 801F4BFC 001F19FC  40 81 00 0C */	ble lbl_801F4C08
/* 801F4C00 001F1A00  38 60 07 01 */	li r3, 0x701
/* 801F4C04 001F1A04  48 00 01 34 */	b lbl_801F4D38
lbl_801F4C08:
/* 801F4C08 001F1A08  3C C0 80 2B */	lis r6, lbl_gTRKExceptionStatus@ha
/* 801F4C0C 001F1A0C  38 00 00 00 */	li r0, 0
/* 801F4C10 001F1A10  3B E6 76 34 */	addi r31, r6, lbl_gTRKExceptionStatus@l
/* 801F4C14 001F1A14  7C 03 20 40 */	cmplw r3, r4
/* 801F4C18 001F1A18  80 DF 00 0C */	lwz r6, 0xc(r31)
/* 801F4C1C 001F1A1C  81 5F 00 00 */	lwz r10, 0(r31)
/* 801F4C20 001F1A20  81 3F 00 04 */	lwz r9, 4(r31)
/* 801F4C24 001F1A24  81 1F 00 08 */	lwz r8, 8(r31)
/* 801F4C28 001F1A28  98 1F 00 0D */	stb r0, 0xd(r31)
/* 801F4C2C 001F1A2C  91 41 00 08 */	stw r10, 8(r1)
/* 801F4C30 001F1A30  91 21 00 0C */	stw r9, 0xc(r1)
/* 801F4C34 001F1A34  91 01 00 10 */	stw r8, 0x10(r1)
/* 801F4C38 001F1A38  90 C1 00 14 */	stw r6, 0x14(r1)
/* 801F4C3C 001F1A3C  90 1E 00 00 */	stw r0, 0(r30)
/* 801F4C40 001F1A40  41 81 00 B8 */	bgt lbl_801F4CF8
/* 801F4C44 001F1A44  7C 83 20 50 */	subf r4, r3, r4
/* 801F4C48 001F1A48  3D 00 80 38 */	lis r8, lbl_gTRKCPUState@ha
/* 801F4C4C 001F1A4C  38 04 00 01 */	addi r0, r4, 1
/* 801F4C50 001F1A50  80 9E 00 00 */	lwz r4, 0(r30)
/* 801F4C54 001F1A54  54 06 10 3A */	slwi r6, r0, 2
/* 801F4C58 001F1A58  2C 07 00 00 */	cmpwi r7, 0
/* 801F4C5C 001F1A5C  7C 84 32 14 */	add r4, r4, r6
/* 801F4C60 001F1A60  38 E8 0D 78 */	addi r7, r8, lbl_gTRKCPUState@l
/* 801F4C64 001F1A64  54 63 10 3A */	slwi r3, r3, 2
/* 801F4C68 001F1A68  90 9E 00 00 */	stw r4, 0(r30)
/* 801F4C6C 001F1A6C  7C 87 1A 14 */	add r4, r7, r3
/* 801F4C70 001F1A70  38 84 01 A8 */	addi r4, r4, 0x1a8
/* 801F4C74 001F1A74  41 82 00 14 */	beq lbl_801F4C88
/* 801F4C78 001F1A78  7C A3 2B 78 */	mr r3, r5
/* 801F4C7C 001F1A7C  7C 05 03 78 */	mr r5, r0
/* 801F4C80 001F1A80  4B FF B0 01 */	bl TRKAppendBuffer_ui32
/* 801F4C84 001F1A84  48 00 00 74 */	b lbl_801F4CF8
lbl_801F4C88:
/* 801F4C88 001F1A88  38 67 01 EC */	addi r3, r7, 0x1ec
/* 801F4C8C 001F1A8C  7C 04 18 40 */	cmplw r4, r3
/* 801F4C90 001F1A90  41 81 00 24 */	bgt lbl_801F4CB4
/* 801F4C94 001F1A94  38 C6 FF FC */	addi r6, r6, -4
/* 801F4C98 001F1A98  38 67 01 E8 */	addi r3, r7, 0x1e8
/* 801F4C9C 001F1A9C  7C C4 32 14 */	add r6, r4, r6
/* 801F4CA0 001F1AA0  7C 06 18 40 */	cmplw r6, r3
/* 801F4CA4 001F1AA4  41 80 00 10 */	blt lbl_801F4CB4
/* 801F4CA8 001F1AA8  3C 60 80 2B */	lis r3, lbl_gTRKRestoreFlags@ha
/* 801F4CAC 001F1AAC  38 C0 00 01 */	li r6, 1
/* 801F4CB0 001F1AB0  98 C3 76 28 */	stb r6, lbl_gTRKRestoreFlags@l(r3)
lbl_801F4CB4:
/* 801F4CB4 001F1AB4  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@ha
/* 801F4CB8 001F1AB8  38 63 0D 78 */	addi r3, r3, lbl_gTRKCPUState@l
/* 801F4CBC 001F1ABC  38 C3 02 78 */	addi r6, r3, 0x278
/* 801F4CC0 001F1AC0  7C 04 30 40 */	cmplw r4, r6
/* 801F4CC4 001F1AC4  41 81 00 28 */	bgt lbl_801F4CEC
/* 801F4CC8 001F1AC8  54 03 10 3A */	slwi r3, r0, 2
/* 801F4CCC 001F1ACC  38 63 FF FC */	addi r3, r3, -4
/* 801F4CD0 001F1AD0  7C 64 1A 14 */	add r3, r4, r3
/* 801F4CD4 001F1AD4  7C 03 30 40 */	cmplw r3, r6
/* 801F4CD8 001F1AD8  41 80 00 14 */	blt lbl_801F4CEC
/* 801F4CDC 001F1ADC  3C 60 80 2B */	lis r3, lbl_gTRKRestoreFlags@ha
/* 801F4CE0 001F1AE0  38 C0 00 01 */	li r6, 1
/* 801F4CE4 001F1AE4  38 63 76 28 */	addi r3, r3, lbl_gTRKRestoreFlags@l
/* 801F4CE8 001F1AE8  98 C3 00 01 */	stb r6, 1(r3)
lbl_801F4CEC:
/* 801F4CEC 001F1AEC  7C A3 2B 78 */	mr r3, r5
/* 801F4CF0 001F1AF0  7C 05 03 78 */	mr r5, r0
/* 801F4CF4 001F1AF4  4B FF AB 1D */	bl TRKReadBuffer_ui32
lbl_801F4CF8:
/* 801F4CF8 001F1AF8  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 801F4CFC 001F1AFC  28 00 00 00 */	cmplwi r0, 0
/* 801F4D00 001F1B00  41 82 00 10 */	beq lbl_801F4D10
/* 801F4D04 001F1B04  38 00 00 00 */	li r0, 0
/* 801F4D08 001F1B08  38 60 07 02 */	li r3, 0x702
/* 801F4D0C 001F1B0C  90 1E 00 00 */	stw r0, 0(r30)
lbl_801F4D10:
/* 801F4D10 001F1B10  3C 80 80 2B */	lis r4, lbl_gTRKExceptionStatus@ha
/* 801F4D14 001F1B14  80 C1 00 08 */	lwz r6, 8(r1)
/* 801F4D18 001F1B18  38 E4 76 34 */	addi r7, r4, lbl_gTRKExceptionStatus@l
/* 801F4D1C 001F1B1C  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F4D20 001F1B20  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F4D24 001F1B24  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F4D28 001F1B28  90 C7 00 00 */	stw r6, 0(r7)
/* 801F4D2C 001F1B2C  90 A7 00 04 */	stw r5, 4(r7)
/* 801F4D30 001F1B30  90 87 00 08 */	stw r4, 8(r7)
/* 801F4D34 001F1B34  90 07 00 0C */	stw r0, 0xc(r7)
lbl_801F4D38:
/* 801F4D38 001F1B38  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F4D3C 001F1B3C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F4D40 001F1B40  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F4D44 001F1B44  7C 08 03 A6 */	mtlr r0
/* 801F4D48 001F1B48  38 21 00 20 */	addi r1, r1, 0x20
/* 801F4D4C 001F1B4C  4E 80 00 20 */	blr 

.global TRKTargetAccessFP
TRKTargetAccessFP:
/* 801F4D50 001F1B50  94 21 FF 10 */	stwu r1, -0xf0(r1)
/* 801F4D54 001F1B54  7C 08 02 A6 */	mflr r0
/* 801F4D58 001F1B58  90 01 00 F4 */	stw r0, 0xf4(r1)
/* 801F4D5C 001F1B5C  BE 81 00 C0 */	stmw r20, 0xc0(r1)
/* 801F4D60 001F1B60  7C 9C 23 78 */	mr r28, r4
/* 801F4D64 001F1B64  28 1C 00 21 */	cmplwi r28, 0x21
/* 801F4D68 001F1B68  7C 74 1B 78 */	mr r20, r3
/* 801F4D6C 001F1B6C  7C BD 2B 78 */	mr r29, r5
/* 801F4D70 001F1B70  7C DE 33 78 */	mr r30, r6
/* 801F4D74 001F1B74  7C FF 3B 78 */	mr r31, r7
/* 801F4D78 001F1B78  40 81 00 0C */	ble lbl_801F4D84
/* 801F4D7C 001F1B7C  38 60 07 01 */	li r3, 0x701
/* 801F4D80 001F1B80  48 00 04 88 */	b lbl_801F5208
lbl_801F4D84:
/* 801F4D84 001F1B84  3C 60 80 2B */	lis r3, lbl_gTRKExceptionStatus@ha
/* 801F4D88 001F1B88  38 00 00 00 */	li r0, 0
/* 801F4D8C 001F1B8C  3B 63 76 34 */	addi r27, r3, lbl_gTRKExceptionStatus@l
/* 801F4D90 001F1B90  80 7B 00 0C */	lwz r3, 0xc(r27)
/* 801F4D94 001F1B94  80 DB 00 00 */	lwz r6, 0(r27)
/* 801F4D98 001F1B98  80 BB 00 04 */	lwz r5, 4(r27)
/* 801F4D9C 001F1B9C  80 9B 00 08 */	lwz r4, 8(r27)
/* 801F4DA0 001F1BA0  90 C1 00 10 */	stw r6, 0x10(r1)
/* 801F4DA4 001F1BA4  90 A1 00 14 */	stw r5, 0x14(r1)
/* 801F4DA8 001F1BA8  90 81 00 18 */	stw r4, 0x18(r1)
/* 801F4DAC 001F1BAC  90 61 00 1C */	stw r3, 0x1c(r1)
/* 801F4DB0 001F1BB0  98 1B 00 0D */	stb r0, 0xd(r27)
/* 801F4DB4 001F1BB4  4B FF EE 2D */	bl __TRK_get_MSR
/* 801F4DB8 001F1BB8  60 63 20 00 */	ori r3, r3, 0x2000
/* 801F4DBC 001F1BBC  4B FF EE 2D */	bl __TRK_set_MSR
/* 801F4DC0 001F1BC0  38 00 00 00 */	li r0, 0
/* 801F4DC4 001F1BC4  7E 96 A3 78 */	mr r22, r20
/* 801F4DC8 001F1BC8  90 1E 00 00 */	stw r0, 0(r30)
/* 801F4DCC 001F1BCC  56 9A A8 14 */	slwi r26, r20, 0x15
/* 801F4DD0 001F1BD0  3A A1 00 98 */	addi r21, r1, 0x98
/* 801F4DD4 001F1BD4  3B 21 00 48 */	addi r25, r1, 0x48
/* 801F4DD8 001F1BD8  3B 01 00 70 */	addi r24, r1, 0x70
/* 801F4DDC 001F1BDC  3A E1 00 20 */	addi r23, r1, 0x20
/* 801F4DE0 001F1BE0  38 60 00 00 */	li r3, 0
/* 801F4DE4 001F1BE4  48 00 03 D4 */	b lbl_801F51B8
lbl_801F4DE8:
/* 801F4DE8 001F1BE8  2C 1F 00 00 */	cmpwi r31, 0
/* 801F4DEC 001F1BEC  41 82 01 E0 */	beq lbl_801F4FCC
/* 801F4DF0 001F1BF0  3C 60 80 28 */	lis r3, lbl__314@ha
/* 801F4DF4 001F1BF4  28 16 00 20 */	cmplwi r22, 0x20
/* 801F4DF8 001F1BF8  39 83 A3 78 */	addi r12, r3, lbl__314@l
/* 801F4DFC 001F1BFC  81 6C 00 00 */	lwz r11, 0(r12)
/* 801F4E00 001F1C00  81 4C 00 04 */	lwz r10, 4(r12)
/* 801F4E04 001F1C04  81 2C 00 08 */	lwz r9, 8(r12)
/* 801F4E08 001F1C08  81 0C 00 0C */	lwz r8, 0xc(r12)
/* 801F4E0C 001F1C0C  80 EC 00 10 */	lwz r7, 0x10(r12)
/* 801F4E10 001F1C10  80 CC 00 14 */	lwz r6, 0x14(r12)
/* 801F4E14 001F1C14  80 AC 00 18 */	lwz r5, 0x18(r12)
/* 801F4E18 001F1C18  80 8C 00 1C */	lwz r4, 0x1c(r12)
/* 801F4E1C 001F1C1C  80 6C 00 20 */	lwz r3, 0x20(r12)
/* 801F4E20 001F1C20  80 0C 00 24 */	lwz r0, 0x24(r12)
/* 801F4E24 001F1C24  91 61 00 98 */	stw r11, 0x98(r1)
/* 801F4E28 001F1C28  91 41 00 9C */	stw r10, 0x9c(r1)
/* 801F4E2C 001F1C2C  91 21 00 A0 */	stw r9, 0xa0(r1)
/* 801F4E30 001F1C30  91 01 00 A4 */	stw r8, 0xa4(r1)
/* 801F4E34 001F1C34  90 E1 00 A8 */	stw r7, 0xa8(r1)
/* 801F4E38 001F1C38  90 C1 00 AC */	stw r6, 0xac(r1)
/* 801F4E3C 001F1C3C  90 A1 00 B0 */	stw r5, 0xb0(r1)
/* 801F4E40 001F1C40  90 81 00 B4 */	stw r4, 0xb4(r1)
/* 801F4E44 001F1C44  90 61 00 B8 */	stw r3, 0xb8(r1)
/* 801F4E48 001F1C48  90 01 00 BC */	stw r0, 0xbc(r1)
/* 801F4E4C 001F1C4C  40 80 00 4C */	bge lbl_801F4E98
/* 801F4E50 001F1C50  2C 1F 00 00 */	cmpwi r31, 0
/* 801F4E54 001F1C54  67 40 C8 03 */	oris r0, r26, 0xc803
/* 801F4E58 001F1C58  41 82 00 08 */	beq lbl_801F4E60
/* 801F4E5C 001F1C5C  67 40 D8 03 */	oris r0, r26, 0xd803
lbl_801F4E60:
/* 801F4E60 001F1C60  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 801F4E64 001F1C64  90 01 00 98 */	stw r0, 0x98(r1)
/* 801F4E68 001F1C68  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 801F4E6C 001F1C6C  7E A3 AB 78 */	mr r3, r21
/* 801F4E70 001F1C70  90 01 00 BC */	stw r0, 0xbc(r1)
/* 801F4E74 001F1C74  38 80 00 28 */	li r4, 0x28
/* 801F4E78 001F1C78  4B FF EC 79 */	bl TRK_flush_cache
/* 801F4E7C 001F1C7C  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F4E80 001F1C80  39 81 00 98 */	addi r12, r1, 0x98
/* 801F4E84 001F1C84  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F4E88 001F1C88  38 61 00 08 */	addi r3, r1, 8
/* 801F4E8C 001F1C8C  7D 89 03 A6 */	mtctr r12
/* 801F4E90 001F1C90  4E 80 04 21 */	bctrl 
/* 801F4E94 001F1C94  48 00 01 24 */	b lbl_801F4FB8
lbl_801F4E98:
/* 801F4E98 001F1C98  40 82 00 28 */	bne lbl_801F4EC0
/* 801F4E9C 001F1C9C  80 81 00 08 */	lwz r4, 8(r1)
/* 801F4EA0 001F1CA0  38 00 00 00 */	li r0, 0
/* 801F4EA4 001F1CA4  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F4EA8 001F1CA8  38 60 FF FF */	li r3, -1
/* 801F4EAC 001F1CAC  7C 80 00 38 */	and r0, r4, r0
/* 801F4EB0 001F1CB0  7C A3 18 38 */	and r3, r5, r3
/* 801F4EB4 001F1CB4  90 01 00 08 */	stw r0, 8(r1)
/* 801F4EB8 001F1CB8  90 61 00 0C */	stw r3, 0xc(r1)
/* 801F4EBC 001F1CBC  48 00 00 FC */	b lbl_801F4FB8
lbl_801F4EC0:
/* 801F4EC0 001F1CC0  28 16 00 21 */	cmplwi r22, 0x21
/* 801F4EC4 001F1CC4  40 82 00 F4 */	bne lbl_801F4FB8
/* 801F4EC8 001F1CC8  2C 1F 00 00 */	cmpwi r31, 0
/* 801F4ECC 001F1CCC  40 82 00 0C */	bne lbl_801F4ED8
/* 801F4ED0 001F1CD0  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F4ED4 001F1CD4  90 01 00 08 */	stw r0, 8(r1)
lbl_801F4ED8:
/* 801F4ED8 001F1CD8  3C 60 80 28 */	lis r3, lbl__300@ha
/* 801F4EDC 001F1CDC  2C 1F 00 00 */	cmpwi r31, 0
/* 801F4EE0 001F1CE0  39 83 A3 28 */	addi r12, r3, lbl__300@l
/* 801F4EE4 001F1CE4  81 6C 00 00 */	lwz r11, 0(r12)
/* 801F4EE8 001F1CE8  81 4C 00 04 */	lwz r10, 4(r12)
/* 801F4EEC 001F1CEC  81 2C 00 08 */	lwz r9, 8(r12)
/* 801F4EF0 001F1CF0  81 0C 00 0C */	lwz r8, 0xc(r12)
/* 801F4EF4 001F1CF4  80 EC 00 10 */	lwz r7, 0x10(r12)
/* 801F4EF8 001F1CF8  80 CC 00 14 */	lwz r6, 0x14(r12)
/* 801F4EFC 001F1CFC  80 AC 00 18 */	lwz r5, 0x18(r12)
/* 801F4F00 001F1D00  80 8C 00 1C */	lwz r4, 0x1c(r12)
/* 801F4F04 001F1D04  80 6C 00 20 */	lwz r3, 0x20(r12)
/* 801F4F08 001F1D08  80 0C 00 24 */	lwz r0, 0x24(r12)
/* 801F4F0C 001F1D0C  91 61 00 48 */	stw r11, 0x48(r1)
/* 801F4F10 001F1D10  91 41 00 4C */	stw r10, 0x4c(r1)
/* 801F4F14 001F1D14  91 21 00 50 */	stw r9, 0x50(r1)
/* 801F4F18 001F1D18  91 01 00 54 */	stw r8, 0x54(r1)
/* 801F4F1C 001F1D1C  90 E1 00 58 */	stw r7, 0x58(r1)
/* 801F4F20 001F1D20  90 C1 00 5C */	stw r6, 0x5c(r1)
/* 801F4F24 001F1D24  90 A1 00 60 */	stw r5, 0x60(r1)
/* 801F4F28 001F1D28  90 81 00 64 */	stw r4, 0x64(r1)
/* 801F4F2C 001F1D2C  90 61 00 68 */	stw r3, 0x68(r1)
/* 801F4F30 001F1D30  90 01 00 6C */	stw r0, 0x6c(r1)
/* 801F4F34 001F1D34  41 82 00 1C */	beq lbl_801F4F50
/* 801F4F38 001F1D38  3C 60 7C 9F */	lis r3, 0x7C9EFAA6@ha
/* 801F4F3C 001F1D3C  3C 00 90 83 */	lis r0, 0x9083
/* 801F4F40 001F1D40  38 63 FA A6 */	addi r3, r3, 0x7C9EFAA6@l
/* 801F4F44 001F1D44  90 01 00 4C */	stw r0, 0x4c(r1)
/* 801F4F48 001F1D48  90 61 00 48 */	stw r3, 0x48(r1)
/* 801F4F4C 001F1D4C  48 00 00 18 */	b lbl_801F4F64
lbl_801F4F50:
/* 801F4F50 001F1D50  3C 60 7C 9F */	lis r3, 0x7C9EFBA6@ha
/* 801F4F54 001F1D54  3C 80 80 83 */	lis r4, 0x8083
/* 801F4F58 001F1D58  38 03 FB A6 */	addi r0, r3, 0x7C9EFBA6@l
/* 801F4F5C 001F1D5C  90 81 00 48 */	stw r4, 0x48(r1)
/* 801F4F60 001F1D60  90 01 00 4C */	stw r0, 0x4c(r1)
lbl_801F4F64:
/* 801F4F64 001F1D64  3C 80 4E 80 */	lis r4, 0x4E800020@ha
/* 801F4F68 001F1D68  7F 23 CB 78 */	mr r3, r25
/* 801F4F6C 001F1D6C  38 04 00 20 */	addi r0, r4, 0x4E800020@l
/* 801F4F70 001F1D70  38 80 00 28 */	li r4, 0x28
/* 801F4F74 001F1D74  90 01 00 6C */	stw r0, 0x6c(r1)
/* 801F4F78 001F1D78  4B FF EB 79 */	bl TRK_flush_cache
/* 801F4F7C 001F1D7C  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F4F80 001F1D80  39 81 00 48 */	addi r12, r1, 0x48
/* 801F4F84 001F1D84  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F4F88 001F1D88  38 61 00 08 */	addi r3, r1, 8
/* 801F4F8C 001F1D8C  7D 89 03 A6 */	mtctr r12
/* 801F4F90 001F1D90  4E 80 04 21 */	bctrl 
/* 801F4F94 001F1D94  2C 1F 00 00 */	cmpwi r31, 0
/* 801F4F98 001F1D98  41 82 00 20 */	beq lbl_801F4FB8
/* 801F4F9C 001F1D9C  80 61 00 08 */	lwz r3, 8(r1)
/* 801F4FA0 001F1DA0  38 80 00 00 */	li r4, 0
/* 801F4FA4 001F1DA4  38 00 FF FF */	li r0, -1
/* 801F4FA8 001F1DA8  7C 63 00 38 */	and r3, r3, r0
/* 801F4FAC 001F1DAC  7C 80 20 38 */	and r0, r4, r4
/* 801F4FB0 001F1DB0  90 61 00 0C */	stw r3, 0xc(r1)
/* 801F4FB4 001F1DB4  90 01 00 08 */	stw r0, 8(r1)
lbl_801F4FB8:
/* 801F4FB8 001F1DB8  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F4FBC 001F1DBC  7F A3 EB 78 */	mr r3, r29
/* 801F4FC0 001F1DC0  80 C1 00 0C */	lwz r6, 0xc(r1)
/* 801F4FC4 001F1DC4  4B FF AE 21 */	bl TRKAppendBuffer1_ui64
/* 801F4FC8 001F1DC8  48 00 01 DC */	b lbl_801F51A4
lbl_801F4FCC:
/* 801F4FCC 001F1DCC  7F A3 EB 78 */	mr r3, r29
/* 801F4FD0 001F1DD0  38 81 00 08 */	addi r4, r1, 8
/* 801F4FD4 001F1DD4  4B FF A9 C5 */	bl TRKReadBuffer1_ui64
/* 801F4FD8 001F1DD8  3C 60 80 28 */	lis r3, lbl__314@ha
/* 801F4FDC 001F1DDC  28 16 00 20 */	cmplwi r22, 0x20
/* 801F4FE0 001F1DE0  3A 83 A3 78 */	addi r20, r3, lbl__314@l
/* 801F4FE4 001F1DE4  38 60 00 00 */	li r3, 0
/* 801F4FE8 001F1DE8  81 94 00 00 */	lwz r12, 0(r20)
/* 801F4FEC 001F1DEC  81 74 00 04 */	lwz r11, 4(r20)
/* 801F4FF0 001F1DF0  81 54 00 08 */	lwz r10, 8(r20)
/* 801F4FF4 001F1DF4  81 34 00 0C */	lwz r9, 0xc(r20)
/* 801F4FF8 001F1DF8  81 14 00 10 */	lwz r8, 0x10(r20)
/* 801F4FFC 001F1DFC  80 F4 00 14 */	lwz r7, 0x14(r20)
/* 801F5000 001F1E00  80 D4 00 18 */	lwz r6, 0x18(r20)
/* 801F5004 001F1E04  80 B4 00 1C */	lwz r5, 0x1c(r20)
/* 801F5008 001F1E08  80 94 00 20 */	lwz r4, 0x20(r20)
/* 801F500C 001F1E0C  80 14 00 24 */	lwz r0, 0x24(r20)
/* 801F5010 001F1E10  91 81 00 70 */	stw r12, 0x70(r1)
/* 801F5014 001F1E14  91 61 00 74 */	stw r11, 0x74(r1)
/* 801F5018 001F1E18  91 41 00 78 */	stw r10, 0x78(r1)
/* 801F501C 001F1E1C  91 21 00 7C */	stw r9, 0x7c(r1)
/* 801F5020 001F1E20  91 01 00 80 */	stw r8, 0x80(r1)
/* 801F5024 001F1E24  90 E1 00 84 */	stw r7, 0x84(r1)
/* 801F5028 001F1E28  90 C1 00 88 */	stw r6, 0x88(r1)
/* 801F502C 001F1E2C  90 A1 00 8C */	stw r5, 0x8c(r1)
/* 801F5030 001F1E30  90 81 00 90 */	stw r4, 0x90(r1)
/* 801F5034 001F1E34  90 01 00 94 */	stw r0, 0x94(r1)
/* 801F5038 001F1E38  40 80 00 50 */	bge lbl_801F5088
/* 801F503C 001F1E3C  2C 1F 00 00 */	cmpwi r31, 0
/* 801F5040 001F1E40  67 40 C8 03 */	oris r0, r26, 0xc803
/* 801F5044 001F1E44  41 82 00 08 */	beq lbl_801F504C
/* 801F5048 001F1E48  67 40 D8 03 */	oris r0, r26, 0xd803
lbl_801F504C:
/* 801F504C 001F1E4C  3C 60 4E 80 */	lis r3, 0x4E800020@ha
/* 801F5050 001F1E50  90 01 00 70 */	stw r0, 0x70(r1)
/* 801F5054 001F1E54  38 03 00 20 */	addi r0, r3, 0x4E800020@l
/* 801F5058 001F1E58  7F 03 C3 78 */	mr r3, r24
/* 801F505C 001F1E5C  90 01 00 94 */	stw r0, 0x94(r1)
/* 801F5060 001F1E60  38 80 00 28 */	li r4, 0x28
/* 801F5064 001F1E64  4B FF EA 8D */	bl TRK_flush_cache
/* 801F5068 001F1E68  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F506C 001F1E6C  39 81 00 70 */	addi r12, r1, 0x70
/* 801F5070 001F1E70  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F5074 001F1E74  38 61 00 08 */	addi r3, r1, 8
/* 801F5078 001F1E78  7D 89 03 A6 */	mtctr r12
/* 801F507C 001F1E7C  4E 80 04 21 */	bctrl 
/* 801F5080 001F1E80  38 60 00 00 */	li r3, 0
/* 801F5084 001F1E84  48 00 01 20 */	b lbl_801F51A4
lbl_801F5088:
/* 801F5088 001F1E88  40 82 00 24 */	bne lbl_801F50AC
/* 801F508C 001F1E8C  80 01 00 08 */	lwz r0, 8(r1)
/* 801F5090 001F1E90  38 80 FF FF */	li r4, -1
/* 801F5094 001F1E94  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F5098 001F1E98  7C 00 18 38 */	and r0, r0, r3
/* 801F509C 001F1E9C  7C A4 20 38 */	and r4, r5, r4
/* 801F50A0 001F1EA0  90 01 00 08 */	stw r0, 8(r1)
/* 801F50A4 001F1EA4  90 81 00 0C */	stw r4, 0xc(r1)
/* 801F50A8 001F1EA8  48 00 00 FC */	b lbl_801F51A4
lbl_801F50AC:
/* 801F50AC 001F1EAC  28 16 00 21 */	cmplwi r22, 0x21
/* 801F50B0 001F1EB0  40 82 00 F4 */	bne lbl_801F51A4
/* 801F50B4 001F1EB4  2C 1F 00 00 */	cmpwi r31, 0
/* 801F50B8 001F1EB8  40 82 00 0C */	bne lbl_801F50C4
/* 801F50BC 001F1EBC  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F50C0 001F1EC0  90 01 00 08 */	stw r0, 8(r1)
lbl_801F50C4:
/* 801F50C4 001F1EC4  3C 60 80 28 */	lis r3, lbl__300@ha
/* 801F50C8 001F1EC8  2C 1F 00 00 */	cmpwi r31, 0
/* 801F50CC 001F1ECC  39 83 A3 28 */	addi r12, r3, lbl__300@l
/* 801F50D0 001F1ED0  81 6C 00 00 */	lwz r11, 0(r12)
/* 801F50D4 001F1ED4  81 4C 00 04 */	lwz r10, 4(r12)
/* 801F50D8 001F1ED8  81 2C 00 08 */	lwz r9, 8(r12)
/* 801F50DC 001F1EDC  81 0C 00 0C */	lwz r8, 0xc(r12)
/* 801F50E0 001F1EE0  80 EC 00 10 */	lwz r7, 0x10(r12)
/* 801F50E4 001F1EE4  80 CC 00 14 */	lwz r6, 0x14(r12)
/* 801F50E8 001F1EE8  80 AC 00 18 */	lwz r5, 0x18(r12)
/* 801F50EC 001F1EEC  80 8C 00 1C */	lwz r4, 0x1c(r12)
/* 801F50F0 001F1EF0  80 6C 00 20 */	lwz r3, 0x20(r12)
/* 801F50F4 001F1EF4  80 0C 00 24 */	lwz r0, 0x24(r12)
/* 801F50F8 001F1EF8  91 61 00 20 */	stw r11, 0x20(r1)
/* 801F50FC 001F1EFC  91 41 00 24 */	stw r10, 0x24(r1)
/* 801F5100 001F1F00  91 21 00 28 */	stw r9, 0x28(r1)
/* 801F5104 001F1F04  91 01 00 2C */	stw r8, 0x2c(r1)
/* 801F5108 001F1F08  90 E1 00 30 */	stw r7, 0x30(r1)
/* 801F510C 001F1F0C  90 C1 00 34 */	stw r6, 0x34(r1)
/* 801F5110 001F1F10  90 A1 00 38 */	stw r5, 0x38(r1)
/* 801F5114 001F1F14  90 81 00 3C */	stw r4, 0x3c(r1)
/* 801F5118 001F1F18  90 61 00 40 */	stw r3, 0x40(r1)
/* 801F511C 001F1F1C  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F5120 001F1F20  41 82 00 1C */	beq lbl_801F513C
/* 801F5124 001F1F24  3C 60 7C 9F */	lis r3, 0x7C9EFAA6@ha
/* 801F5128 001F1F28  3C 00 90 83 */	lis r0, 0x9083
/* 801F512C 001F1F2C  38 63 FA A6 */	addi r3, r3, 0x7C9EFAA6@l
/* 801F5130 001F1F30  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F5134 001F1F34  90 61 00 20 */	stw r3, 0x20(r1)
/* 801F5138 001F1F38  48 00 00 18 */	b lbl_801F5150
lbl_801F513C:
/* 801F513C 001F1F3C  3C 60 7C 9F */	lis r3, 0x7C9EFBA6@ha
/* 801F5140 001F1F40  3C 80 80 83 */	lis r4, 0x8083
/* 801F5144 001F1F44  38 03 FB A6 */	addi r0, r3, 0x7C9EFBA6@l
/* 801F5148 001F1F48  90 81 00 20 */	stw r4, 0x20(r1)
/* 801F514C 001F1F4C  90 01 00 24 */	stw r0, 0x24(r1)
lbl_801F5150:
/* 801F5150 001F1F50  3C 80 4E 80 */	lis r4, 0x4E800020@ha
/* 801F5154 001F1F54  7E E3 BB 78 */	mr r3, r23
/* 801F5158 001F1F58  38 04 00 20 */	addi r0, r4, 0x4E800020@l
/* 801F515C 001F1F5C  38 80 00 28 */	li r4, 0x28
/* 801F5160 001F1F60  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F5164 001F1F64  4B FF E9 8D */	bl TRK_flush_cache
/* 801F5168 001F1F68  3C 60 80 38 */	lis r3, lbl_TRKvalue128_temp@ha
/* 801F516C 001F1F6C  39 81 00 20 */	addi r12, r1, 0x20
/* 801F5170 001F1F70  38 83 12 3C */	addi r4, r3, lbl_TRKvalue128_temp@l
/* 801F5174 001F1F74  38 61 00 08 */	addi r3, r1, 8
/* 801F5178 001F1F78  7D 89 03 A6 */	mtctr r12
/* 801F517C 001F1F7C  4E 80 04 21 */	bctrl 
/* 801F5180 001F1F80  2C 1F 00 00 */	cmpwi r31, 0
/* 801F5184 001F1F84  38 60 00 00 */	li r3, 0
/* 801F5188 001F1F88  41 82 00 1C */	beq lbl_801F51A4
/* 801F518C 001F1F8C  80 A1 00 08 */	lwz r5, 8(r1)
/* 801F5190 001F1F90  38 80 FF FF */	li r4, -1
/* 801F5194 001F1F94  7C 60 18 38 */	and r0, r3, r3
/* 801F5198 001F1F98  7C A4 20 38 */	and r4, r5, r4
/* 801F519C 001F1F9C  90 01 00 08 */	stw r0, 8(r1)
/* 801F51A0 001F1FA0  90 81 00 0C */	stw r4, 0xc(r1)
lbl_801F51A4:
/* 801F51A4 001F1FA4  80 9E 00 00 */	lwz r4, 0(r30)
/* 801F51A8 001F1FA8  3F 5A 00 20 */	addis r26, r26, 0x20
/* 801F51AC 001F1FAC  3A D6 00 01 */	addi r22, r22, 1
/* 801F51B0 001F1FB0  38 04 00 08 */	addi r0, r4, 8
/* 801F51B4 001F1FB4  90 1E 00 00 */	stw r0, 0(r30)
lbl_801F51B8:
/* 801F51B8 001F1FB8  7C 16 E0 40 */	cmplw r22, r28
/* 801F51BC 001F1FBC  41 81 00 0C */	bgt lbl_801F51C8
/* 801F51C0 001F1FC0  2C 03 00 00 */	cmpwi r3, 0
/* 801F51C4 001F1FC4  41 82 FC 24 */	beq lbl_801F4DE8
lbl_801F51C8:
/* 801F51C8 001F1FC8  88 1B 00 0D */	lbz r0, 0xd(r27)
/* 801F51CC 001F1FCC  28 00 00 00 */	cmplwi r0, 0
/* 801F51D0 001F1FD0  41 82 00 10 */	beq lbl_801F51E0
/* 801F51D4 001F1FD4  38 00 00 00 */	li r0, 0
/* 801F51D8 001F1FD8  38 60 07 02 */	li r3, 0x702
/* 801F51DC 001F1FDC  90 1E 00 00 */	stw r0, 0(r30)
lbl_801F51E0:
/* 801F51E0 001F1FE0  3C 80 80 2B */	lis r4, lbl_gTRKExceptionStatus@ha
/* 801F51E4 001F1FE4  80 C1 00 10 */	lwz r6, 0x10(r1)
/* 801F51E8 001F1FE8  38 E4 76 34 */	addi r7, r4, lbl_gTRKExceptionStatus@l
/* 801F51EC 001F1FEC  80 A1 00 14 */	lwz r5, 0x14(r1)
/* 801F51F0 001F1FF0  80 81 00 18 */	lwz r4, 0x18(r1)
/* 801F51F4 001F1FF4  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 801F51F8 001F1FF8  90 C7 00 00 */	stw r6, 0(r7)
/* 801F51FC 001F1FFC  90 A7 00 04 */	stw r5, 4(r7)
/* 801F5200 001F2000  90 87 00 08 */	stw r4, 8(r7)
/* 801F5204 001F2004  90 07 00 0C */	stw r0, 0xc(r7)
lbl_801F5208:
/* 801F5208 001F2008  BA 81 00 C0 */	lmw r20, 0xc0(r1)
/* 801F520C 001F200C  80 01 00 F4 */	lwz r0, 0xf4(r1)
/* 801F5210 001F2010  7C 08 03 A6 */	mtlr r0
/* 801F5214 001F2014  38 21 00 F0 */	addi r1, r1, 0xf0
/* 801F5218 001F2018  4E 80 00 20 */	blr 

.global TRKTargetAccessDefault
TRKTargetAccessDefault:
/* 801F521C 001F201C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F5220 001F2020  7C 08 02 A6 */	mflr r0
/* 801F5224 001F2024  28 04 00 24 */	cmplwi r4, 0x24
/* 801F5228 001F2028  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F522C 001F202C  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F5230 001F2030  7C DF 33 78 */	mr r31, r6
/* 801F5234 001F2034  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F5238 001F2038  40 81 00 0C */	ble lbl_801F5244
/* 801F523C 001F203C  38 60 07 01 */	li r3, 0x701
/* 801F5240 001F2040  48 00 00 B8 */	b lbl_801F52F8
lbl_801F5244:
/* 801F5244 001F2044  3C C0 80 2B */	lis r6, lbl_gTRKExceptionStatus@ha
/* 801F5248 001F2048  7C 83 20 50 */	subf r4, r3, r4
/* 801F524C 001F204C  3B C6 76 34 */	addi r30, r6, lbl_gTRKExceptionStatus@l
/* 801F5250 001F2050  3C C0 80 38 */	lis r6, lbl_gTRKCPUState@ha
/* 801F5254 001F2054  81 3E 00 0C */	lwz r9, 0xc(r30)
/* 801F5258 001F2058  39 00 00 00 */	li r8, 0
/* 801F525C 001F205C  39 84 00 01 */	addi r12, r4, 1
/* 801F5260 001F2060  81 7E 00 00 */	lwz r11, 0(r30)
/* 801F5264 001F2064  81 5E 00 04 */	lwz r10, 4(r30)
/* 801F5268 001F2068  2C 07 00 00 */	cmpwi r7, 0
/* 801F526C 001F206C  80 FE 00 08 */	lwz r7, 8(r30)
/* 801F5270 001F2070  55 80 10 3A */	slwi r0, r12, 2
/* 801F5274 001F2074  99 1E 00 0D */	stb r8, 0xd(r30)
/* 801F5278 001F2078  54 64 10 3A */	slwi r4, r3, 2
/* 801F527C 001F207C  38 66 0D 78 */	addi r3, r6, lbl_gTRKCPUState@l
/* 801F5280 001F2080  91 61 00 08 */	stw r11, 8(r1)
/* 801F5284 001F2084  7C 83 22 14 */	add r4, r3, r4
/* 801F5288 001F2088  91 41 00 0C */	stw r10, 0xc(r1)
/* 801F528C 001F208C  90 E1 00 10 */	stw r7, 0x10(r1)
/* 801F5290 001F2090  91 21 00 14 */	stw r9, 0x14(r1)
/* 801F5294 001F2094  90 1F 00 00 */	stw r0, 0(r31)
/* 801F5298 001F2098  41 82 00 14 */	beq lbl_801F52AC
/* 801F529C 001F209C  7C A3 2B 78 */	mr r3, r5
/* 801F52A0 001F20A0  7D 85 63 78 */	mr r5, r12
/* 801F52A4 001F20A4  4B FF A9 DD */	bl TRKAppendBuffer_ui32
/* 801F52A8 001F20A8  48 00 00 10 */	b lbl_801F52B8
lbl_801F52AC:
/* 801F52AC 001F20AC  7C A3 2B 78 */	mr r3, r5
/* 801F52B0 001F20B0  7D 85 63 78 */	mr r5, r12
/* 801F52B4 001F20B4  4B FF A5 5D */	bl TRKReadBuffer_ui32
lbl_801F52B8:
/* 801F52B8 001F20B8  88 1E 00 0D */	lbz r0, 0xd(r30)
/* 801F52BC 001F20BC  28 00 00 00 */	cmplwi r0, 0
/* 801F52C0 001F20C0  41 82 00 10 */	beq lbl_801F52D0
/* 801F52C4 001F20C4  38 00 00 00 */	li r0, 0
/* 801F52C8 001F20C8  38 60 07 02 */	li r3, 0x702
/* 801F52CC 001F20CC  90 1F 00 00 */	stw r0, 0(r31)
lbl_801F52D0:
/* 801F52D0 001F20D0  3C 80 80 2B */	lis r4, lbl_gTRKExceptionStatus@ha
/* 801F52D4 001F20D4  80 C1 00 08 */	lwz r6, 8(r1)
/* 801F52D8 001F20D8  38 E4 76 34 */	addi r7, r4, lbl_gTRKExceptionStatus@l
/* 801F52DC 001F20DC  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F52E0 001F20E0  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F52E4 001F20E4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F52E8 001F20E8  90 C7 00 00 */	stw r6, 0(r7)
/* 801F52EC 001F20EC  90 A7 00 04 */	stw r5, 4(r7)
/* 801F52F0 001F20F0  90 87 00 08 */	stw r4, 8(r7)
/* 801F52F4 001F20F4  90 07 00 0C */	stw r0, 0xc(r7)
lbl_801F52F8:
/* 801F52F8 001F20F8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F52FC 001F20FC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F5300 001F2100  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F5304 001F2104  7C 08 03 A6 */	mtlr r0
/* 801F5308 001F2108  38 21 00 20 */	addi r1, r1, 0x20
/* 801F530C 001F210C  4E 80 00 20 */	blr 

.global TRKTargetReadInstruction
TRKTargetReadInstruction:
/* 801F5310 001F2110  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5314 001F2114  7C 08 02 A6 */	mflr r0
/* 801F5318 001F2118  38 C0 00 00 */	li r6, 0
/* 801F531C 001F211C  38 E0 00 01 */	li r7, 1
/* 801F5320 001F2120  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5324 001F2124  38 00 00 04 */	li r0, 4
/* 801F5328 001F2128  38 A1 00 08 */	addi r5, r1, 8
/* 801F532C 001F212C  90 01 00 08 */	stw r0, 8(r1)
/* 801F5330 001F2130  48 00 00 2D */	bl TRKTargetAccessMemory
/* 801F5334 001F2134  2C 03 00 00 */	cmpwi r3, 0
/* 801F5338 001F2138  40 82 00 14 */	bne lbl_801F534C
/* 801F533C 001F213C  80 01 00 08 */	lwz r0, 8(r1)
/* 801F5340 001F2140  28 00 00 04 */	cmplwi r0, 4
/* 801F5344 001F2144  41 82 00 08 */	beq lbl_801F534C
/* 801F5348 001F2148  38 60 07 00 */	li r3, 0x700
lbl_801F534C:
/* 801F534C 001F214C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5350 001F2150  7C 08 03 A6 */	mtlr r0
/* 801F5354 001F2154  38 21 00 10 */	addi r1, r1, 0x10
/* 801F5358 001F2158  4E 80 00 20 */	blr 

.global TRKTargetAccessMemory
TRKTargetAccessMemory:
/* 801F535C 001F215C  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801F5360 001F2160  7C 08 02 A6 */	mflr r0
/* 801F5364 001F2164  3C C0 80 2B */	lis r6, lbl_gTRKExceptionStatus@ha
/* 801F5368 001F2168  90 01 00 44 */	stw r0, 0x44(r1)
/* 801F536C 001F216C  38 00 00 00 */	li r0, 0
/* 801F5370 001F2170  BF 21 00 24 */	stmw r25, 0x24(r1)
/* 801F5374 001F2174  3B E6 76 34 */	addi r31, r6, lbl_gTRKExceptionStatus@l
/* 801F5378 001F2178  7C 9B 23 78 */	mr r27, r4
/* 801F537C 001F217C  7C BC 2B 78 */	mr r28, r5
/* 801F5380 001F2180  7C 7A 1B 78 */	mr r26, r3
/* 801F5384 001F2184  7C FD 3B 78 */	mr r29, r7
/* 801F5388 001F2188  7F 63 DB 78 */	mr r3, r27
/* 801F538C 001F218C  80 9F 00 0C */	lwz r4, 0xc(r31)
/* 801F5390 001F2190  81 1F 00 00 */	lwz r8, 0(r31)
/* 801F5394 001F2194  80 DF 00 04 */	lwz r6, 4(r31)
/* 801F5398 001F2198  80 BF 00 08 */	lwz r5, 8(r31)
/* 801F539C 001F219C  91 01 00 08 */	stw r8, 8(r1)
/* 801F53A0 001F21A0  90 C1 00 0C */	stw r6, 0xc(r1)
/* 801F53A4 001F21A4  90 A1 00 10 */	stw r5, 0x10(r1)
/* 801F53A8 001F21A8  90 81 00 14 */	stw r4, 0x14(r1)
/* 801F53AC 001F21AC  98 1F 00 0D */	stb r0, 0xd(r31)
/* 801F53B0 001F21B0  48 00 04 B1 */	bl TRKTargetTranslate
/* 801F53B4 001F21B4  7F A0 00 34 */	cntlzw r0, r29
/* 801F53B8 001F21B8  80 9C 00 00 */	lwz r4, 0(r28)
/* 801F53BC 001F21BC  7C 79 1B 78 */	mr r25, r3
/* 801F53C0 001F21C0  54 05 D9 7E */	srwi r5, r0, 5
/* 801F53C4 001F21C4  48 00 00 E5 */	bl TRKValidMemory32
/* 801F53C8 001F21C8  7C 7E 1B 79 */	or. r30, r3, r3
/* 801F53CC 001F21CC  41 82 00 10 */	beq lbl_801F53DC
/* 801F53D0 001F21D0  38 00 00 00 */	li r0, 0
/* 801F53D4 001F21D4  90 1C 00 00 */	stw r0, 0(r28)
/* 801F53D8 001F21D8  48 00 00 78 */	b lbl_801F5450
lbl_801F53DC:
/* 801F53DC 001F21DC  4B FF E8 05 */	bl __TRK_get_MSR
/* 801F53E0 001F21E0  3C 80 80 38 */	lis r4, lbl_gTRKCPUState@ha
/* 801F53E4 001F21E4  2C 1D 00 00 */	cmpwi r29, 0
/* 801F53E8 001F21E8  38 84 0D 78 */	addi r4, r4, lbl_gTRKCPUState@l
/* 801F53EC 001F21EC  7C 68 1B 78 */	mr r8, r3
/* 801F53F0 001F21F0  80 04 01 F8 */	lwz r0, 0x1f8(r4)
/* 801F53F4 001F21F4  54 00 06 F6 */	rlwinm r0, r0, 0, 0x1b, 0x1b
/* 801F53F8 001F21F8  7D 07 03 78 */	or r7, r8, r0
/* 801F53FC 001F21FC  41 82 00 1C */	beq lbl_801F5418
/* 801F5400 001F2200  80 BC 00 00 */	lwz r5, 0(r28)
/* 801F5404 001F2204  7F 43 D3 78 */	mr r3, r26
/* 801F5408 001F2208  7F 24 CB 78 */	mr r4, r25
/* 801F540C 001F220C  7D 06 43 78 */	mr r6, r8
/* 801F5410 001F2210  4B FF E7 E1 */	bl OdemuExi2.TRK_ppc_memcpy
/* 801F5414 001F2214  48 00 00 3C */	b lbl_801F5450
lbl_801F5418:
/* 801F5418 001F2218  80 BC 00 00 */	lwz r5, 0(r28)
/* 801F541C 001F221C  7F 23 CB 78 */	mr r3, r25
/* 801F5420 001F2220  7F 44 D3 78 */	mr r4, r26
/* 801F5424 001F2224  7C E6 3B 78 */	mr r6, r7
/* 801F5428 001F2228  7D 07 43 78 */	mr r7, r8
/* 801F542C 001F222C  4B FF E7 C5 */	bl OdemuExi2.TRK_ppc_memcpy
/* 801F5430 001F2230  80 9C 00 00 */	lwz r4, 0(r28)
/* 801F5434 001F2234  7F 23 CB 78 */	mr r3, r25
/* 801F5438 001F2238  4B FF E6 B9 */	bl TRK_flush_cache
/* 801F543C 001F223C  7C 1B C8 40 */	cmplw r27, r25
/* 801F5440 001F2240  41 82 00 10 */	beq lbl_801F5450
/* 801F5444 001F2244  80 9C 00 00 */	lwz r4, 0(r28)
/* 801F5448 001F2248  7F 63 DB 78 */	mr r3, r27
/* 801F544C 001F224C  4B FF E6 A5 */	bl TRK_flush_cache
lbl_801F5450:
/* 801F5450 001F2250  88 1F 00 0D */	lbz r0, 0xd(r31)
/* 801F5454 001F2254  28 00 00 00 */	cmplwi r0, 0
/* 801F5458 001F2258  41 82 00 10 */	beq lbl_801F5468
/* 801F545C 001F225C  38 00 00 00 */	li r0, 0
/* 801F5460 001F2260  3B C0 07 02 */	li r30, 0x702
/* 801F5464 001F2264  90 1C 00 00 */	stw r0, 0(r28)
lbl_801F5468:
/* 801F5468 001F2268  3C 60 80 2B */	lis r3, lbl_gTRKExceptionStatus@ha
/* 801F546C 001F226C  80 C1 00 08 */	lwz r6, 8(r1)
/* 801F5470 001F2270  38 E3 76 34 */	addi r7, r3, lbl_gTRKExceptionStatus@l
/* 801F5474 001F2274  80 A1 00 0C */	lwz r5, 0xc(r1)
/* 801F5478 001F2278  80 81 00 10 */	lwz r4, 0x10(r1)
/* 801F547C 001F227C  7F C3 F3 78 */	mr r3, r30
/* 801F5480 001F2280  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5484 001F2284  90 C7 00 00 */	stw r6, 0(r7)
/* 801F5488 001F2288  90 A7 00 04 */	stw r5, 4(r7)
/* 801F548C 001F228C  90 87 00 08 */	stw r4, 8(r7)
/* 801F5490 001F2290  90 07 00 0C */	stw r0, 0xc(r7)
/* 801F5494 001F2294  BB 21 00 24 */	lmw r25, 0x24(r1)
/* 801F5498 001F2298  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801F549C 001F229C  7C 08 03 A6 */	mtlr r0
/* 801F54A0 001F22A0  38 21 00 40 */	addi r1, r1, 0x40
/* 801F54A4 001F22A4  4E 80 00 20 */	blr 

.global TRKValidMemory32
TRKValidMemory32:
/* 801F54A8 001F22A8  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F54AC 001F22AC  7C 08 02 A6 */	mflr r0
/* 801F54B0 001F22B0  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F54B4 001F22B4  BF 41 00 08 */	stmw r26, 8(r1)
/* 801F54B8 001F22B8  7F 64 1A 14 */	add r27, r4, r3
/* 801F54BC 001F22BC  3B 7B FF FF */	addi r27, r27, -1
/* 801F54C0 001F22C0  7C BA 2B 78 */	mr r26, r5
/* 801F54C4 001F22C4  7C 1B 18 40 */	cmplw r27, r3
/* 801F54C8 001F22C8  38 A0 07 00 */	li r5, 0x700
/* 801F54CC 001F22CC  40 80 00 0C */	bge lbl_801F54D8
/* 801F54D0 001F22D0  38 60 07 00 */	li r3, 0x700
/* 801F54D4 001F22D4  48 00 02 70 */	b lbl_801F5744
lbl_801F54D8:
/* 801F54D8 001F22D8  3C 80 80 28 */	lis r4, lbl_gTRKMemMap@ha
/* 801F54DC 001F22DC  38 C0 00 00 */	li r6, 0
/* 801F54E0 001F22E0  3B E4 A3 18 */	addi r31, r4, lbl_gTRKMemMap@l
/* 801F54E4 001F22E4  80 1F 00 04 */	lwz r0, 4(r31)
/* 801F54E8 001F22E8  7C 03 00 40 */	cmplw r3, r0
/* 801F54EC 001F22EC  41 81 02 54 */	bgt lbl_801F5740
/* 801F54F0 001F22F0  80 1F 00 00 */	lwz r0, 0(r31)
/* 801F54F4 001F22F4  7C 1B 00 40 */	cmplw r27, r0
/* 801F54F8 001F22F8  41 80 02 48 */	blt lbl_801F5740
/* 801F54FC 001F22FC  57 40 06 3F */	clrlwi. r0, r26, 0x18
/* 801F5500 001F2300  40 82 00 18 */	bne lbl_801F5518
/* 801F5504 001F2304  54 C0 20 36 */	slwi r0, r6, 4
/* 801F5508 001F2308  7C 9F 02 14 */	add r4, r31, r0
/* 801F550C 001F230C  80 04 00 08 */	lwz r0, 8(r4)
/* 801F5510 001F2310  2C 00 00 00 */	cmpwi r0, 0
/* 801F5514 001F2314  41 82 00 2C */	beq lbl_801F5540
lbl_801F5518:
/* 801F5518 001F2318  57 40 06 3E */	clrlwi r0, r26, 0x18
/* 801F551C 001F231C  28 00 00 01 */	cmplwi r0, 1
/* 801F5520 001F2320  40 82 00 28 */	bne lbl_801F5548
/* 801F5524 001F2324  3C 80 80 28 */	lis r4, lbl_gTRKMemMap@ha
/* 801F5528 001F2328  54 C0 20 36 */	slwi r0, r6, 4
/* 801F552C 001F232C  38 84 A3 18 */	addi r4, r4, lbl_gTRKMemMap@l
/* 801F5530 001F2330  7C 84 02 14 */	add r4, r4, r0
/* 801F5534 001F2334  80 04 00 0C */	lwz r0, 0xc(r4)
/* 801F5538 001F2338  2C 00 00 00 */	cmpwi r0, 0
/* 801F553C 001F233C  40 82 00 0C */	bne lbl_801F5548
lbl_801F5540:
/* 801F5540 001F2340  38 A0 07 00 */	li r5, 0x700
/* 801F5544 001F2344  48 00 01 FC */	b lbl_801F5740
lbl_801F5548:
/* 801F5548 001F2348  3C 80 80 28 */	lis r4, lbl_gTRKMemMap@ha
/* 801F554C 001F234C  54 DD 20 36 */	slwi r29, r6, 4
/* 801F5550 001F2350  38 84 A3 18 */	addi r4, r4, lbl_gTRKMemMap@l
/* 801F5554 001F2354  38 A0 00 00 */	li r5, 0
/* 801F5558 001F2358  7C 04 E8 2E */	lwzx r0, r4, r29
/* 801F555C 001F235C  7C 03 00 40 */	cmplw r3, r0
/* 801F5560 001F2360  40 80 00 E8 */	bge lbl_801F5648
/* 801F5564 001F2364  7C 03 00 50 */	subf r0, r3, r0
/* 801F5568 001F2368  38 C0 07 00 */	li r6, 0x700
/* 801F556C 001F236C  7F C0 1A 14 */	add r30, r0, r3
/* 801F5570 001F2370  3B DE FF FF */	addi r30, r30, -1
/* 801F5574 001F2374  7C 1E 18 40 */	cmplw r30, r3
/* 801F5578 001F2378  40 80 00 08 */	bge lbl_801F5580
/* 801F557C 001F237C  48 00 00 C8 */	b lbl_801F5644
lbl_801F5580:
/* 801F5580 001F2380  80 1F 00 04 */	lwz r0, 4(r31)
/* 801F5584 001F2384  38 A0 00 00 */	li r5, 0
/* 801F5588 001F2388  7C 03 00 40 */	cmplw r3, r0
/* 801F558C 001F238C  41 81 00 B8 */	bgt lbl_801F5644
/* 801F5590 001F2390  80 1F 00 00 */	lwz r0, 0(r31)
/* 801F5594 001F2394  7C 1E 00 40 */	cmplw r30, r0
/* 801F5598 001F2398  41 80 00 AC */	blt lbl_801F5644
/* 801F559C 001F239C  57 40 06 3F */	clrlwi. r0, r26, 0x18
/* 801F55A0 001F23A0  40 82 00 18 */	bne lbl_801F55B8
/* 801F55A4 001F23A4  54 A0 20 36 */	slwi r0, r5, 4
/* 801F55A8 001F23A8  7C 84 02 14 */	add r4, r4, r0
/* 801F55AC 001F23AC  80 04 00 08 */	lwz r0, 8(r4)
/* 801F55B0 001F23B0  2C 00 00 00 */	cmpwi r0, 0
/* 801F55B4 001F23B4  41 82 00 2C */	beq lbl_801F55E0
lbl_801F55B8:
/* 801F55B8 001F23B8  57 40 06 3E */	clrlwi r0, r26, 0x18
/* 801F55BC 001F23BC  28 00 00 01 */	cmplwi r0, 1
/* 801F55C0 001F23C0  40 82 00 28 */	bne lbl_801F55E8
/* 801F55C4 001F23C4  3C 80 80 28 */	lis r4, lbl_gTRKMemMap@ha
/* 801F55C8 001F23C8  54 A0 20 36 */	slwi r0, r5, 4
/* 801F55CC 001F23CC  38 84 A3 18 */	addi r4, r4, lbl_gTRKMemMap@l
/* 801F55D0 001F23D0  7C 84 02 14 */	add r4, r4, r0
/* 801F55D4 001F23D4  80 04 00 0C */	lwz r0, 0xc(r4)
/* 801F55D8 001F23D8  2C 00 00 00 */	cmpwi r0, 0
/* 801F55DC 001F23DC  40 82 00 0C */	bne lbl_801F55E8
lbl_801F55E0:
/* 801F55E0 001F23E0  38 C0 07 00 */	li r6, 0x700
/* 801F55E4 001F23E4  48 00 00 60 */	b lbl_801F5644
lbl_801F55E8:
/* 801F55E8 001F23E8  3C 80 80 28 */	lis r4, lbl_gTRKMemMap@ha
/* 801F55EC 001F23EC  54 BC 20 36 */	slwi r28, r5, 4
/* 801F55F0 001F23F0  38 84 A3 18 */	addi r4, r4, lbl_gTRKMemMap@l
/* 801F55F4 001F23F4  38 C0 00 00 */	li r6, 0
/* 801F55F8 001F23F8  7C 04 E0 2E */	lwzx r0, r4, r28
/* 801F55FC 001F23FC  7C 03 00 40 */	cmplw r3, r0
/* 801F5600 001F2400  40 80 00 14 */	bge lbl_801F5614
/* 801F5604 001F2404  7F 45 D3 78 */	mr r5, r26
/* 801F5608 001F2408  7C 83 00 50 */	subf r4, r3, r0
/* 801F560C 001F240C  4B FF FE 9D */	bl TRKValidMemory32
/* 801F5610 001F2410  7C 66 1B 78 */	mr r6, r3
lbl_801F5614:
/* 801F5614 001F2414  2C 06 00 00 */	cmpwi r6, 0
/* 801F5618 001F2418  40 82 00 2C */	bne lbl_801F5644
/* 801F561C 001F241C  3C 60 80 28 */	lis r3, lbl_gTRKMemMap@ha
/* 801F5620 001F2420  38 03 A3 18 */	addi r0, r3, lbl_gTRKMemMap@l
/* 801F5624 001F2424  7C 60 E2 14 */	add r3, r0, r28
/* 801F5628 001F2428  80 63 00 04 */	lwz r3, 4(r3)
/* 801F562C 001F242C  7C 1E 18 40 */	cmplw r30, r3
/* 801F5630 001F2430  40 81 00 14 */	ble lbl_801F5644
/* 801F5634 001F2434  7F 45 D3 78 */	mr r5, r26
/* 801F5638 001F2438  7C 83 F0 50 */	subf r4, r3, r30
/* 801F563C 001F243C  4B FF FE 6D */	bl TRKValidMemory32
/* 801F5640 001F2440  7C 66 1B 78 */	mr r6, r3
lbl_801F5644:
/* 801F5644 001F2444  7C C5 33 78 */	mr r5, r6
lbl_801F5648:
/* 801F5648 001F2448  2C 05 00 00 */	cmpwi r5, 0
/* 801F564C 001F244C  40 82 00 F4 */	bne lbl_801F5740
/* 801F5650 001F2450  3C 60 80 28 */	lis r3, lbl_gTRKMemMap@ha
/* 801F5654 001F2454  38 83 A3 18 */	addi r4, r3, lbl_gTRKMemMap@l
/* 801F5658 001F2458  3B 84 00 04 */	addi r28, r4, 4
/* 801F565C 001F245C  7C 7C E8 2E */	lwzx r3, r28, r29
/* 801F5660 001F2460  7C 1B 18 40 */	cmplw r27, r3
/* 801F5664 001F2464  40 81 00 DC */	ble lbl_801F5740
/* 801F5668 001F2468  7C 03 D8 50 */	subf r0, r3, r27
/* 801F566C 001F246C  38 C0 07 00 */	li r6, 0x700
/* 801F5670 001F2470  7F C0 1A 14 */	add r30, r0, r3
/* 801F5674 001F2474  3B DE FF FF */	addi r30, r30, -1
/* 801F5678 001F2478  7C 1E 18 40 */	cmplw r30, r3
/* 801F567C 001F247C  40 80 00 08 */	bge lbl_801F5684
/* 801F5680 001F2480  48 00 00 BC */	b lbl_801F573C
lbl_801F5684:
/* 801F5684 001F2484  80 1F 00 04 */	lwz r0, 4(r31)
/* 801F5688 001F2488  38 A0 00 00 */	li r5, 0
/* 801F568C 001F248C  7C 03 00 40 */	cmplw r3, r0
/* 801F5690 001F2490  41 81 00 AC */	bgt lbl_801F573C
/* 801F5694 001F2494  80 1F 00 00 */	lwz r0, 0(r31)
/* 801F5698 001F2498  7C 1E 00 40 */	cmplw r30, r0
/* 801F569C 001F249C  41 80 00 A0 */	blt lbl_801F573C
/* 801F56A0 001F24A0  57 40 06 3F */	clrlwi. r0, r26, 0x18
/* 801F56A4 001F24A4  40 82 00 18 */	bne lbl_801F56BC
/* 801F56A8 001F24A8  54 A0 20 36 */	slwi r0, r5, 4
/* 801F56AC 001F24AC  7C 84 02 14 */	add r4, r4, r0
/* 801F56B0 001F24B0  80 04 00 08 */	lwz r0, 8(r4)
/* 801F56B4 001F24B4  2C 00 00 00 */	cmpwi r0, 0
/* 801F56B8 001F24B8  41 82 00 2C */	beq lbl_801F56E4
lbl_801F56BC:
/* 801F56BC 001F24BC  57 40 06 3E */	clrlwi r0, r26, 0x18
/* 801F56C0 001F24C0  28 00 00 01 */	cmplwi r0, 1
/* 801F56C4 001F24C4  40 82 00 28 */	bne lbl_801F56EC
/* 801F56C8 001F24C8  3C 80 80 28 */	lis r4, lbl_gTRKMemMap@ha
/* 801F56CC 001F24CC  54 A0 20 36 */	slwi r0, r5, 4
/* 801F56D0 001F24D0  38 84 A3 18 */	addi r4, r4, lbl_gTRKMemMap@l
/* 801F56D4 001F24D4  7C 84 02 14 */	add r4, r4, r0
/* 801F56D8 001F24D8  80 04 00 0C */	lwz r0, 0xc(r4)
/* 801F56DC 001F24DC  2C 00 00 00 */	cmpwi r0, 0
/* 801F56E0 001F24E0  40 82 00 0C */	bne lbl_801F56EC
lbl_801F56E4:
/* 801F56E4 001F24E4  38 C0 07 00 */	li r6, 0x700
/* 801F56E8 001F24E8  48 00 00 54 */	b lbl_801F573C
lbl_801F56EC:
/* 801F56EC 001F24EC  3C 80 80 28 */	lis r4, lbl_gTRKMemMap@ha
/* 801F56F0 001F24F0  54 BB 20 36 */	slwi r27, r5, 4
/* 801F56F4 001F24F4  38 84 A3 18 */	addi r4, r4, lbl_gTRKMemMap@l
/* 801F56F8 001F24F8  38 C0 00 00 */	li r6, 0
/* 801F56FC 001F24FC  7C 04 D8 2E */	lwzx r0, r4, r27
/* 801F5700 001F2500  7C 03 00 40 */	cmplw r3, r0
/* 801F5704 001F2504  40 80 00 14 */	bge lbl_801F5718
/* 801F5708 001F2508  7F 45 D3 78 */	mr r5, r26
/* 801F570C 001F250C  7C 83 00 50 */	subf r4, r3, r0
/* 801F5710 001F2510  4B FF FD 99 */	bl TRKValidMemory32
/* 801F5714 001F2514  7C 66 1B 78 */	mr r6, r3
lbl_801F5718:
/* 801F5718 001F2518  2C 06 00 00 */	cmpwi r6, 0
/* 801F571C 001F251C  40 82 00 20 */	bne lbl_801F573C
/* 801F5720 001F2520  7C 7C D8 2E */	lwzx r3, r28, r27
/* 801F5724 001F2524  7C 1E 18 40 */	cmplw r30, r3
/* 801F5728 001F2528  40 81 00 14 */	ble lbl_801F573C
/* 801F572C 001F252C  7F 45 D3 78 */	mr r5, r26
/* 801F5730 001F2530  7C 83 F0 50 */	subf r4, r3, r30
/* 801F5734 001F2534  4B FF FD 75 */	bl TRKValidMemory32
/* 801F5738 001F2538  7C 66 1B 78 */	mr r6, r3
lbl_801F573C:
/* 801F573C 001F253C  7C C5 33 78 */	mr r5, r6
lbl_801F5740:
/* 801F5740 001F2540  7C A3 2B 78 */	mr r3, r5
lbl_801F5744:
/* 801F5744 001F2544  BB 41 00 08 */	lmw r26, 8(r1)
/* 801F5748 001F2548  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F574C 001F254C  7C 08 03 A6 */	mtlr r0
/* 801F5750 001F2550  38 21 00 20 */	addi r1, r1, 0x20
/* 801F5754 001F2554  4E 80 00 20 */	blr 
/* 801F5758 001F2558  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */
/* 801F575C 001F255C  00 00 00 00 */	.4byte 0x00000000  /* unknown instruction */

.global func_801F5760
func_801F5760:
/* 801F5760 001F2560  0F E0 00 00 */	twui r0, 0
/* 801F5764 001F2564  4E 80 00 20 */	blr 

.global func_801F5768
func_801F5768:
/* 801F5768 001F2568  0F E0 00 00 */	twui r0, 0
/* 801F576C 001F256C  4E 80 00 20 */	blr 

.global func_801F5770
func_801F5770:
/* 801F5770 001F2570  0F E0 00 00 */	twui r0, 0
/* 801F5774 001F2574  4E 80 00 20 */	blr 

.global func_801F5778
func_801F5778:
/* 801F5778 001F2578  0F E0 00 00 */	twui r0, 0
/* 801F577C 001F257C  4E 80 00 20 */	blr 
.global lbl_801F5780
lbl_801F5780:
/* 801F5780 001F2580  38 21 FF FC */	addi r1, r1, -4
/* 801F5784 001F2584  90 61 00 00 */	stw r3, 0(r1)
/* 801F5788 001F2588  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@h
/* 801F578C 001F258C  60 63 0D 78 */	ori r3, r3, lbl_gTRKCPUState@l
/* 801F5790 001F2590  BC 03 00 00 */	stmw r0, 0(r3)
/* 801F5794 001F2594  80 81 00 00 */	lwz r4, 0(r1)
/* 801F5798 001F2598  38 21 00 04 */	addi r1, r1, 4
/* 801F579C 001F259C  90 23 00 04 */	stw r1, 4(r3)
/* 801F57A0 001F25A0  90 83 00 0C */	stw r4, 0xc(r3)
/* 801F57A4 001F25A4  7C 88 02 A6 */	mflr r4
/* 801F57A8 001F25A8  90 83 00 84 */	stw r4, 0x84(r3)
/* 801F57AC 001F25AC  90 83 00 80 */	stw r4, 0x80(r3)
/* 801F57B0 001F25B0  7C 80 00 26 */	mfcr r4
/* 801F57B4 001F25B4  90 83 00 88 */	stw r4, 0x88(r3)
/* 801F57B8 001F25B8  7C 80 00 A6 */	mfmsr r4
/* 801F57BC 001F25BC  60 83 80 00 */	ori r3, r4, 0x8000
/* 801F57C0 001F25C0  68 63 80 00 */	xori r3, r3, 0x8000
/* 801F57C4 001F25C4  7C 60 01 24 */	mtmsr r3
/* 801F57C8 001F25C8  7C 9B 03 A6 */	mtspr 0x1b, r4
/* 801F57CC 001F25CC  48 00 01 0D */	bl TRKSaveExtended1Block
/* 801F57D0 001F25D0  3C 60 80 38 */	lis r3, lbl_gTRKCPUState@h
/* 801F57D4 001F25D4  60 63 0D 78 */	ori r3, r3, lbl_gTRKCPUState@l
/* 801F57D8 001F25D8  B8 03 00 00 */	.4byte 0xB8030000  /* illegal lmw r0, 0(r3) */
/* 801F57DC 001F25DC  38 00 00 00 */	li r0, 0
/* 801F57E0 001F25E0  7C 12 FB A6 */	mtspr 0x3f2, r0
/* 801F57E4 001F25E4  7C 15 FB A6 */	mtspr 0x3f5, r0
/* 801F57E8 001F25E8  3C 20 80 3D */	lis r1, 0x803D9A50@h
/* 801F57EC 001F25EC  60 21 9A 50 */	ori r1, r1, 0x803D9A50@l
/* 801F57F0 001F25F0  7C A3 2B 78 */	mr r3, r5
/* 801F57F4 001F25F4  48 00 08 79 */	bl InitMetroTRKCommTable
/* 801F57F8 001F25F8  2C 03 00 01 */	cmpwi r3, 1
/* 801F57FC 001F25FC  40 82 00 14 */	bne lbl_801F5810
/* 801F5800 001F2600  80 83 00 84 */	lwz r4, 0x84(r3)
/* 801F5804 001F2604  7C 88 03 A6 */	mtlr r4
/* 801F5808 001F2608  B8 03 00 00 */	.4byte 0xB8030000  /* illegal lmw r0, 0(r3) */
/* 801F580C 001F260C  4E 80 00 20 */	blr 
lbl_801F5810:
/* 801F5810 001F2610  48 00 04 40 */	b lbl_801F5C50

.global TRKInitializeTarget
TRKInitializeTarget:
/* 801F5814 001F2614  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5818 001F2618  7C 08 02 A6 */	mflr r0
/* 801F581C 001F261C  3C 60 80 38 */	lis r3, lbl_gTRKState@ha
/* 801F5820 001F2620  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5824 001F2624  38 00 00 01 */	li r0, 1
/* 801F5828 001F2628  38 63 0C D4 */	addi r3, r3, lbl_gTRKState@l
/* 801F582C 001F262C  90 03 00 98 */	stw r0, 0x98(r3)
/* 801F5830 001F2630  4B FF E3 B1 */	bl __TRK_get_MSR
/* 801F5834 001F2634  3C A0 80 38 */	lis r5, lbl_gTRKState@ha
/* 801F5838 001F2638  3C 80 80 38 */	lis r4, lbl_lc_base@ha
/* 801F583C 001F263C  38 A5 0C D4 */	addi r5, r5, lbl_gTRKState@l
/* 801F5840 001F2640  3C 00 E0 00 */	lis r0, 0xe000
/* 801F5844 001F2644  90 65 00 8C */	stw r3, 0x8c(r5)
/* 801F5848 001F2648  38 60 00 00 */	li r3, 0
/* 801F584C 001F264C  90 04 12 50 */	stw r0, lbl_lc_base@l(r4)
/* 801F5850 001F2650  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5854 001F2654  7C 08 03 A6 */	mtlr r0
/* 801F5858 001F2658  38 21 00 10 */	addi r1, r1, 0x10
/* 801F585C 001F265C  4E 80 00 20 */	blr 

.global TRKTargetTranslate
TRKTargetTranslate:
/* 801F5860 001F2660  3C 80 80 38 */	lis r4, lbl_lc_base@ha
/* 801F5864 001F2664  38 84 12 50 */	addi r4, r4, lbl_lc_base@l
/* 801F5868 001F2668  80 84 00 00 */	lwz r4, 0(r4)
/* 801F586C 001F266C  7C 03 20 40 */	cmplw r3, r4
/* 801F5870 001F2670  41 80 00 24 */	blt lbl_801F5894
/* 801F5874 001F2674  38 04 40 00 */	addi r0, r4, 0x4000
/* 801F5878 001F2678  7C 03 00 40 */	cmplw r3, r0
/* 801F587C 001F267C  40 80 00 18 */	bge lbl_801F5894
/* 801F5880 001F2680  3C 80 80 38 */	lis r4, lbl_gTRKCPUState@ha
/* 801F5884 001F2684  38 84 0D 78 */	addi r4, r4, lbl_gTRKCPUState@l
/* 801F5888 001F2688  80 04 02 38 */	lwz r0, 0x238(r4)
/* 801F588C 001F268C  54 00 07 BF */	clrlwi. r0, r0, 0x1e
/* 801F5890 001F2690  4C 82 00 20 */	bnelr 
lbl_801F5894:
/* 801F5894 001F2694  3C 00 7E 00 */	lis r0, 0x7e00
/* 801F5898 001F2698  7C 03 00 40 */	cmplw r3, r0
/* 801F589C 001F269C  41 80 00 10 */	blt lbl_801F58AC
/* 801F58A0 001F26A0  3C 00 80 00 */	lis r0, 0x8000
/* 801F58A4 001F26A4  7C 03 00 40 */	cmplw r3, r0
/* 801F58A8 001F26A8  4C 81 00 20 */	blelr 
lbl_801F58AC:
/* 801F58AC 001F26AC  54 60 00 BE */	clrlwi r0, r3, 2
/* 801F58B0 001F26B0  64 03 80 00 */	oris r3, r0, 0x8000
/* 801F58B4 001F26B4  4E 80 00 20 */	blr 

.global EnableMetroTRKInterrupts
EnableMetroTRKInterrupts:
/* 801F58B8 001F26B8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F58BC 001F26BC  7C 08 02 A6 */	mflr r0
/* 801F58C0 001F26C0  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F58C4 001F26C4  48 00 07 3D */	bl EnableEXI2Interrupts
/* 801F58C8 001F26C8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F58CC 001F26CC  7C 08 03 A6 */	mtlr r0
/* 801F58D0 001F26D0  38 21 00 10 */	addi r1, r1, 0x10
/* 801F58D4 001F26D4  4E 80 00 20 */	blr 

.global TRKSaveExtended1Block
TRKSaveExtended1Block:
/* 801F58D8 001F26D8  3C 40 80 38 */	lis r2, lbl_gTRKCPUState@h
/* 801F58DC 001F26DC  60 42 0D 78 */	ori r2, r2, lbl_gTRKCPUState@l
/* 801F58E0 001F26E0  7E 00 04 A6 */	mfsr r16, 0
/* 801F58E4 001F26E4  7E 21 04 A6 */	mfsr r17, 1
/* 801F58E8 001F26E8  7E 42 04 A6 */	mfsr r18, 2
/* 801F58EC 001F26EC  7E 63 04 A6 */	mfsr r19, 3
/* 801F58F0 001F26F0  7E 84 04 A6 */	mfsr r20, 4
/* 801F58F4 001F26F4  7E A5 04 A6 */	mfsr r21, 5
/* 801F58F8 001F26F8  7E C6 04 A6 */	mfsr r22, 6
/* 801F58FC 001F26FC  7E E7 04 A6 */	mfsr r23, 7
/* 801F5900 001F2700  7F 08 04 A6 */	mfsr r24, 8
/* 801F5904 001F2704  7F 29 04 A6 */	mfsr r25, 9
/* 801F5908 001F2708  7F 4A 04 A6 */	mfsr r26, 0xa
/* 801F590C 001F270C  7F 6B 04 A6 */	mfsr r27, 0xb
/* 801F5910 001F2710  7F 8C 04 A6 */	mfsr r28, 0xc
/* 801F5914 001F2714  7F AD 04 A6 */	mfsr r29, 0xd
/* 801F5918 001F2718  7F CE 04 A6 */	mfsr r30, 0xe
/* 801F591C 001F271C  7F EF 04 A6 */	mfsr r31, 0xf
/* 801F5920 001F2720  BE 02 01 A8 */	stmw r16, 0x1a8(r2)
/* 801F5924 001F2724  7D 4C 42 E6 */	mftb r10, 0x10c
/* 801F5928 001F2728  7D 6D 42 E6 */	mftbu r11
/* 801F592C 001F272C  7D 90 FA A6 */	mfspr r12, 0x3f0
/* 801F5930 001F2730  7D B1 FA A6 */	mfspr r13, 0x3f1
/* 801F5934 001F2734  7D DB 02 A6 */	mfspr r14, 0x1b
/* 801F5938 001F2738  7D FF 42 A6 */	mfpvr r15
/* 801F593C 001F273C  7E 10 82 A6 */	mfibatu r16, 0
/* 801F5940 001F2740  7E 31 82 A6 */	mfibatl r17, 0
/* 801F5944 001F2744  7E 52 82 A6 */	mfibatu r18, 1
/* 801F5948 001F2748  7E 73 82 A6 */	mfibatl r19, 1
/* 801F594C 001F274C  7E 94 82 A6 */	mfibatu r20, 2
/* 801F5950 001F2750  7E B5 82 A6 */	mfibatl r21, 2
/* 801F5954 001F2754  7E D6 82 A6 */	mfibatu r22, 3
/* 801F5958 001F2758  7E F7 82 A6 */	mfibatl r23, 3
/* 801F595C 001F275C  7F 18 82 A6 */	mfdbatu r24, 0
/* 801F5960 001F2760  7F 39 82 A6 */	mfdbatl r25, 0
/* 801F5964 001F2764  7F 5A 82 A6 */	mfdbatu r26, 1
/* 801F5968 001F2768  7F 7B 82 A6 */	mfdbatl r27, 1
/* 801F596C 001F276C  7F 9C 82 A6 */	mfdbatu r28, 2
/* 801F5970 001F2770  7F BD 82 A6 */	mfdbatl r29, 2
/* 801F5974 001F2774  7F DE 82 A6 */	mfdbatu r30, 3
/* 801F5978 001F2778  7F FF 82 A6 */	mfdbatl r31, 3
/* 801F597C 001F277C  BD 42 01 E8 */	stmw r10, 0x1e8(r2)
/* 801F5980 001F2780  7E D9 02 A6 */	mfspr r22, 0x19
/* 801F5984 001F2784  7E F3 02 A6 */	mfdar r23
/* 801F5988 001F2788  7F 12 02 A6 */	mfdsisr r24
/* 801F598C 001F278C  7F 30 42 A6 */	mfspr r25, 0x110
/* 801F5990 001F2790  7F 51 42 A6 */	mfspr r26, 0x111
/* 801F5994 001F2794  7F 72 42 A6 */	mfspr r27, 0x112
/* 801F5998 001F2798  7F 93 42 A6 */	mfspr r28, 0x113
/* 801F599C 001F279C  3B A0 00 00 */	li r29, 0
/* 801F59A0 001F27A0  7F D2 FA A6 */	mfspr r30, 0x3f2
/* 801F59A4 001F27A4  7F FA 42 A6 */	mfspr r31, 0x11a
/* 801F59A8 001F27A8  BE C2 02 5C */	stmw r22, 0x25c(r2)
/* 801F59AC 001F27AC  7E 90 E2 A6 */	mfspr r20, 0x390
/* 801F59B0 001F27B0  7E B1 E2 A6 */	mfspr r21, 0x391
/* 801F59B4 001F27B4  7E D2 E2 A6 */	mfspr r22, 0x392
/* 801F59B8 001F27B8  7E F3 E2 A6 */	mfspr r23, 0x393
/* 801F59BC 001F27BC  7F 14 E2 A6 */	mfspr r24, 0x394
/* 801F59C0 001F27C0  7F 35 E2 A6 */	mfspr r25, 0x395
/* 801F59C4 001F27C4  7F 56 E2 A6 */	mfspr r26, 0x396
/* 801F59C8 001F27C8  7F 77 E2 A6 */	mfspr r27, 0x397
/* 801F59CC 001F27CC  7F 98 E2 A6 */	mfspr r28, 0x398
/* 801F59D0 001F27D0  7F B9 E2 A6 */	mfspr r29, 0x399
/* 801F59D4 001F27D4  7F DA E2 A6 */	mfspr r30, 0x39a
/* 801F59D8 001F27D8  7F FB E2 A6 */	mfspr r31, 0x39b
/* 801F59DC 001F27DC  BE 82 02 FC */	stmw r20, 0x2fc(r2)
/* 801F59E0 001F27E0  48 00 00 48 */	b lbl_801F5A28
/* 801F59E4 001F27E4  7E 00 EA A6 */	mfspr r16, 0x3a0
/* 801F59E8 001F27E8  7E 27 EA A6 */	mfspr r17, 0x3a7
/* 801F59EC 001F27EC  7E 48 EA A6 */	mfspr r18, 0x3a8
/* 801F59F0 001F27F0  7E 69 EA A6 */	mfspr r19, 0x3a9
/* 801F59F4 001F27F4  7E 8A EA A6 */	mfspr r20, 0x3aa
/* 801F59F8 001F27F8  7E AB EA A6 */	mfspr r21, 0x3ab
/* 801F59FC 001F27FC  7E CC EA A6 */	mfspr r22, 0x3ac
/* 801F5A00 001F2800  7E ED EA A6 */	mfspr r23, 0x3ad
/* 801F5A04 001F2804  7F 0E EA A6 */	mfspr r24, 0x3ae
/* 801F5A08 001F2808  7F 2F EA A6 */	mfspr r25, 0x3af
/* 801F5A0C 001F280C  7F 50 EA A6 */	mfspr r26, 0x3b0
/* 801F5A10 001F2810  7F 77 EA A6 */	mfspr r27, 0x3b7
/* 801F5A14 001F2814  7F 9F EA A6 */	mfspr r28, 0x3bf
/* 801F5A18 001F2818  7F B6 FA A6 */	mfspr r29, 0x3f6
/* 801F5A1C 001F281C  7F D7 FA A6 */	mfspr r30, 0x3f7
/* 801F5A20 001F2820  7F FF FA A6 */	mfspr r31, 0x3ff
/* 801F5A24 001F2824  BE 02 02 B8 */	stmw r16, 0x2b8(r2)
lbl_801F5A28:
/* 801F5A28 001F2828  7E 75 FA A6 */	mfspr r19, 0x3f5
/* 801F5A2C 001F282C  7E 99 EA A6 */	mfspr r20, 0x3b9
/* 801F5A30 001F2830  7E BA EA A6 */	mfspr r21, 0x3ba
/* 801F5A34 001F2834  7E DD EA A6 */	mfspr r22, 0x3bd
/* 801F5A38 001F2838  7E FE EA A6 */	mfspr r23, 0x3be
/* 801F5A3C 001F283C  7F 1B EA A6 */	mfspr r24, 0x3bb
/* 801F5A40 001F2840  7F 38 EA A6 */	mfspr r25, 0x3b8
/* 801F5A44 001F2844  7F 5C EA A6 */	mfspr r26, 0x3bc
/* 801F5A48 001F2848  7F 7C FA A6 */	mfspr r27, 0x3fc
/* 801F5A4C 001F284C  7F 9D FA A6 */	mfspr r28, 0x3fd
/* 801F5A50 001F2850  7F BE FA A6 */	mfspr r29, 0x3fe
/* 801F5A54 001F2854  7F DB FA A6 */	mfspr r30, 0x3FB
/* 801F5A58 001F2858  7F F9 FA A6 */	mfspr r31, 0x3f9
/* 801F5A5C 001F285C  BE 62 02 84 */	stmw r19, 0x284(r2)
/* 801F5A60 001F2860  4E 80 00 20 */	blr 
/* 801F5A64 001F2864  7F 30 F2 A6 */	mfspr r25, 0x3d0
/* 801F5A68 001F2868  7F 51 F2 A6 */	mfspr r26, 0x3d1
/* 801F5A6C 001F286C  7F 72 F2 A6 */	mfspr r27, 0x3d2
/* 801F5A70 001F2870  7F 93 F2 A6 */	mfspr r28, 0x3d3
/* 801F5A74 001F2874  7F B4 F2 A6 */	mfspr r29, 0x3D4
/* 801F5A78 001F2878  7F D5 F2 A6 */	mfspr r30, 0x3D5
/* 801F5A7C 001F287C  7F F6 F2 A6 */	mfspr r31, 0x3d6
/* 801F5A80 001F2880  BF 22 02 40 */	stmw r25, 0x240(r2)
/* 801F5A84 001F2884  7F F6 02 A6 */	mfspr r31, 0x16
/* 801F5A88 001F2888  93 E2 02 78 */	stw r31, 0x278(r2)
/* 801F5A8C 001F288C  4E 80 00 20 */	blr 

.global TRKRestoreExtended1Block
TRKRestoreExtended1Block:
/* 801F5A90 001F2890  3C 40 80 38 */	lis r2, lbl_gTRKCPUState@h
/* 801F5A94 001F2894  60 42 0D 78 */	ori r2, r2, lbl_gTRKCPUState@l
/* 801F5A98 001F2898  3C A0 80 2B */	lis r5, lbl_gTRKRestoreFlags@h
/* 801F5A9C 001F289C  60 A5 76 28 */	ori r5, r5, lbl_gTRKRestoreFlags@l
/* 801F5AA0 001F28A0  88 65 00 00 */	lbz r3, 0(r5)
/* 801F5AA4 001F28A4  88 C5 00 01 */	lbz r6, 1(r5)
/* 801F5AA8 001F28A8  38 00 00 00 */	li r0, 0
/* 801F5AAC 001F28AC  98 05 00 00 */	stb r0, 0(r5)
/* 801F5AB0 001F28B0  98 05 00 01 */	stb r0, 1(r5)
/* 801F5AB4 001F28B4  2C 03 00 00 */	cmpwi r3, 0
/* 801F5AB8 001F28B8  41 82 00 14 */	beq lbl_801F5ACC
/* 801F5ABC 001F28BC  83 02 01 E8 */	lwz r24, 0x1e8(r2)
/* 801F5AC0 001F28C0  83 22 01 EC */	lwz r25, 0x1ec(r2)
/* 801F5AC4 001F28C4  7F 1C 43 A6 */	mttbl r24
/* 801F5AC8 001F28C8  7F 3D 43 A6 */	mttbu r25
lbl_801F5ACC:
/* 801F5ACC 001F28CC  BA 82 02 FC */	lmw r20, 0x2fc(r2)
/* 801F5AD0 001F28D0  7E 90 E3 A6 */	mtspr 0x390, r20
/* 801F5AD4 001F28D4  7E B1 E3 A6 */	mtspr 0x391, r21
/* 801F5AD8 001F28D8  7E D2 E3 A6 */	mtspr 0x392, r22
/* 801F5ADC 001F28DC  7E F3 E3 A6 */	mtspr 0x393, r23
/* 801F5AE0 001F28E0  7F 14 E3 A6 */	mtspr 0x394, r24
/* 801F5AE4 001F28E4  7F 35 E3 A6 */	mtspr 0x395, r25
/* 801F5AE8 001F28E8  7F 56 E3 A6 */	mtspr 0x396, r26
/* 801F5AEC 001F28EC  7F 77 E3 A6 */	mtspr 0x397, r27
/* 801F5AF0 001F28F0  7F 98 E3 A6 */	mtspr 0x398, r28
/* 801F5AF4 001F28F4  7F DA E3 A6 */	mtspr 0x39a, r30
/* 801F5AF8 001F28F8  7F FB E3 A6 */	mtspr 0x39b, r31
/* 801F5AFC 001F28FC  48 00 00 1C */	b lbl_801F5B18
/* 801F5B00 001F2900  BB 42 02 E0 */	lmw r26, 0x2e0(r2)
/* 801F5B04 001F2904  7F 50 EB A6 */	mtspr 0x3b0, r26
/* 801F5B08 001F2908  7F 77 EB A6 */	mtspr 0x3b7, r27
/* 801F5B0C 001F290C  7F B6 FB A6 */	mtspr 0x3f6, r29
/* 801F5B10 001F2910  7F D7 FB A6 */	mtspr 0x3f7, r30
/* 801F5B14 001F2914  7F FF FB A6 */	mtspr 0x3ff, r31
lbl_801F5B18:
/* 801F5B18 001F2918  BA 62 02 84 */	lmw r19, 0x284(r2)
/* 801F5B1C 001F291C  7E 75 FB A6 */	mtspr 0x3f5, r19
/* 801F5B20 001F2920  7E 99 EB A6 */	mtspr 0x3b9, r20
/* 801F5B24 001F2924  7E BA EB A6 */	mtspr 0x3ba, r21
/* 801F5B28 001F2928  7E DD EB A6 */	mtspr 0x3bd, r22
/* 801F5B2C 001F292C  7E FE EB A6 */	mtspr 0x3be, r23
/* 801F5B30 001F2930  7F 1B EB A6 */	mtspr 0x3bb, r24
/* 801F5B34 001F2934  7F 38 EB A6 */	mtspr 0x3b8, r25
/* 801F5B38 001F2938  7F 5C EB A6 */	mtspr 0x3bc, r26
/* 801F5B3C 001F293C  7F 7C FB A6 */	mtspr 0x3fc, r27
/* 801F5B40 001F2940  7F 9D FB A6 */	mtspr 0x3fd, r28
/* 801F5B44 001F2944  7F BE FB A6 */	mtspr 0x3fe, r29
/* 801F5B48 001F2948  7F DB FB A6 */	mtictc r30
/* 801F5B4C 001F294C  7F F9 FB A6 */	mtspr 0x3f9, r31
/* 801F5B50 001F2950  48 00 00 34 */	b lbl_801F5B84
/* 801F5B54 001F2954  2C 06 00 00 */	cmpwi r6, 0
/* 801F5B58 001F2958  41 82 00 0C */	beq lbl_801F5B64
/* 801F5B5C 001F295C  83 42 02 78 */	lwz r26, 0x278(r2)
/* 801F5B60 001F2960  7F 56 03 A6 */	mtspr 0x16, r26
lbl_801F5B64:
/* 801F5B64 001F2964  BB 22 02 40 */	lmw r25, 0x240(r2)
/* 801F5B68 001F2968  7F 30 F3 A6 */	mtspr 0x3d0, r25
/* 801F5B6C 001F296C  7F 51 F3 A6 */	mtspr 0x3d1, r26
/* 801F5B70 001F2970  7F 72 F3 A6 */	mtspr 0x3d2, r27
/* 801F5B74 001F2974  7F 93 F3 A6 */	mtspr 0x3d3, r28
/* 801F5B78 001F2978  7F B4 F3 A6 */	mtspr 0x3D4, r29
/* 801F5B7C 001F297C  7F D5 F3 A6 */	mtspr 0x3D5, r30
/* 801F5B80 001F2980  7F F6 F3 A6 */	mtspr 0x3d6, r31
lbl_801F5B84:
/* 801F5B84 001F2984  BA 02 01 A8 */	lmw r16, 0x1a8(r2)
/* 801F5B88 001F2988  7E 00 01 A4 */	mtsr 0, r16
/* 801F5B8C 001F298C  7E 21 01 A4 */	mtsr 1, r17
/* 801F5B90 001F2990  7E 42 01 A4 */	mtsr 2, r18
/* 801F5B94 001F2994  7E 63 01 A4 */	mtsr 3, r19
/* 801F5B98 001F2998  7E 84 01 A4 */	mtsr 4, r20
/* 801F5B9C 001F299C  7E A5 01 A4 */	mtsr 5, r21
/* 801F5BA0 001F29A0  7E C6 01 A4 */	mtsr 6, r22
/* 801F5BA4 001F29A4  7E E7 01 A4 */	mtsr 7, r23
/* 801F5BA8 001F29A8  7F 08 01 A4 */	mtsr 8, r24
/* 801F5BAC 001F29AC  7F 29 01 A4 */	mtsr 9, r25
/* 801F5BB0 001F29B0  7F 4A 01 A4 */	mtsr 0xa, r26
/* 801F5BB4 001F29B4  7F 6B 01 A4 */	mtsr 0xb, r27
/* 801F5BB8 001F29B8  7F 8C 01 A4 */	mtsr 0xc, r28
/* 801F5BBC 001F29BC  7F AD 01 A4 */	mtsr 0xd, r29
/* 801F5BC0 001F29C0  7F CE 01 A4 */	mtsr 0xe, r30
/* 801F5BC4 001F29C4  7F EF 01 A4 */	mtsr 0xf, r31
/* 801F5BC8 001F29C8  B9 82 01 F0 */	lmw r12, 0x1f0(r2)
/* 801F5BCC 001F29CC  7D 90 FB A6 */	mtspr 0x3f0, r12
/* 801F5BD0 001F29D0  7D B1 FB A6 */	mtspr 0x3f1, r13
/* 801F5BD4 001F29D4  7D DB 03 A6 */	mtspr 0x1b, r14
/* 801F5BD8 001F29D8  7D FF 43 A6 */	mtspr 0x11f, r15
/* 801F5BDC 001F29DC  7E 10 83 A6 */	mtibatu 0, r16
/* 801F5BE0 001F29E0  7E 31 83 A6 */	mtibatl 0, r17
/* 801F5BE4 001F29E4  7E 52 83 A6 */	mtibatu 1, r18
/* 801F5BE8 001F29E8  7E 73 83 A6 */	mtibatl 1, r19
/* 801F5BEC 001F29EC  7E 94 83 A6 */	mtibatu 2, r20
/* 801F5BF0 001F29F0  7E B5 83 A6 */	mtibatl 2, r21
/* 801F5BF4 001F29F4  7E D6 83 A6 */	mtibatu 3, r22
/* 801F5BF8 001F29F8  7E F7 83 A6 */	mtibatl 3, r23
/* 801F5BFC 001F29FC  7F 18 83 A6 */	mtdbatu 0, r24
/* 801F5C00 001F2A00  7F 39 83 A6 */	mtdbatl 0, r25
/* 801F5C04 001F2A04  7F 5A 83 A6 */	mtdbatu 1, r26
/* 801F5C08 001F2A08  7F 7B 83 A6 */	mtdbatl 1, r27
/* 801F5C0C 001F2A0C  7F 9C 83 A6 */	mtdbatu 2, r28
/* 801F5C10 001F2A10  7F BD 83 A6 */	mtdbatl 2, r29
/* 801F5C14 001F2A14  7F DE 83 A6 */	mtdbatu 3, r30
/* 801F5C18 001F2A18  7F FF 83 A6 */	mtdbatl 3, r31
/* 801F5C1C 001F2A1C  BA C2 02 5C */	lmw r22, 0x25c(r2)
/* 801F5C20 001F2A20  7E D9 03 A6 */	mtspr 0x19, r22
/* 801F5C24 001F2A24  7E F3 03 A6 */	mtdar r23
/* 801F5C28 001F2A28  7F 12 03 A6 */	mtdsisr r24
/* 801F5C2C 001F2A2C  7F 30 43 A6 */	mtspr 0x110, r25
/* 801F5C30 001F2A30  7F 51 43 A6 */	mtspr 0x111, r26
/* 801F5C34 001F2A34  7F 72 43 A6 */	mtspr 0x112, r27
/* 801F5C38 001F2A38  7F 93 43 A6 */	mtspr 0x113, r28
/* 801F5C3C 001F2A3C  7F D2 FB A6 */	mtspr 0x3f2, r30
/* 801F5C40 001F2A40  7F FA 43 A6 */	mtspr 0x11a, r31
/* 801F5C44 001F2A44  4E 80 00 20 */	blr 

.global TRKTargetCPUMinorType
TRKTargetCPUMinorType:
/* 801F5C48 001F2A48  38 60 00 54 */	li r3, 0x54
/* 801F5C4C 001F2A4C  4E 80 00 20 */	blr 
lbl_801F5C50:
/* 801F5C50 001F2A50  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5C54 001F2A54  7C 08 02 A6 */	mflr r0
/* 801F5C58 001F2A58  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5C5C 001F2A5C  4B FF 98 A1 */	bl TRKInitializeNub
/* 801F5C60 001F2A60  3C 80 80 38 */	lis r4, lbl_TRK_mainError@ha
/* 801F5C64 001F2A64  2C 03 00 00 */	cmpwi r3, 0
/* 801F5C68 001F2A68  90 64 12 58 */	stw r3, lbl_TRK_mainError@l(r4)
/* 801F5C6C 001F2A6C  40 82 00 0C */	bne lbl_801F5C78
/* 801F5C70 001F2A70  4B FF 98 41 */	bl TRKNubWelcome
/* 801F5C74 001F2A74  4B FF 95 1D */	bl TRKNubMainLoop
lbl_801F5C78:
/* 801F5C78 001F2A78  4B FF 98 61 */	bl TRKTerminateNub
/* 801F5C7C 001F2A7C  3C 80 80 38 */	lis r4, lbl_TRK_mainError@ha
/* 801F5C80 001F2A80  90 64 12 58 */	stw r3, lbl_TRK_mainError@l(r4)
/* 801F5C84 001F2A84  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5C88 001F2A88  7C 08 03 A6 */	mtlr r0
/* 801F5C8C 001F2A8C  38 21 00 10 */	addi r1, r1, 0x10
/* 801F5C90 001F2A90  4E 80 00 20 */	blr 

.global TRKLoadContext
TRKLoadContext:
/* 801F5C94 001F2A94  80 03 00 00 */	lwz r0, 0(r3)
/* 801F5C98 001F2A98  80 23 00 04 */	lwz r1, 4(r3)
/* 801F5C9C 001F2A9C  80 43 00 08 */	lwz r2, 8(r3)
/* 801F5CA0 001F2AA0  A0 A3 01 A2 */	lhz r5, 0x1a2(r3)
/* 801F5CA4 001F2AA4  54 A6 07 BD */	rlwinm. r6, r5, 0, 0x1e, 0x1e
/* 801F5CA8 001F2AA8  41 82 00 14 */	beq lbl_801F5CBC
/* 801F5CAC 001F2AAC  54 A5 07 FA */	rlwinm r5, r5, 0, 0x1f, 0x1d
/* 801F5CB0 001F2AB0  B0 A3 01 A2 */	sth r5, 0x1a2(r3)
/* 801F5CB4 001F2AB4  B8 A3 00 14 */	lmw r5, 0x14(r3)
/* 801F5CB8 001F2AB8  48 00 00 08 */	b lbl_801F5CC0
lbl_801F5CBC:
/* 801F5CBC 001F2ABC  B9 A3 00 34 */	lmw r13, 0x34(r3)
lbl_801F5CC0:
/* 801F5CC0 001F2AC0  7C 7F 1B 78 */	mr r31, r3
/* 801F5CC4 001F2AC4  7C 83 23 78 */	mr r3, r4
/* 801F5CC8 001F2AC8  80 9F 00 80 */	lwz r4, 0x80(r31)
/* 801F5CCC 001F2ACC  7C 8F F1 20 */	mtcrf 0xff, r4
/* 801F5CD0 001F2AD0  80 9F 00 84 */	lwz r4, 0x84(r31)
/* 801F5CD4 001F2AD4  7C 88 03 A6 */	mtlr r4
/* 801F5CD8 001F2AD8  80 9F 00 88 */	lwz r4, 0x88(r31)
/* 801F5CDC 001F2ADC  7C 89 03 A6 */	mtctr r4
/* 801F5CE0 001F2AE0  80 9F 00 8C */	lwz r4, 0x8c(r31)
/* 801F5CE4 001F2AE4  7C 81 03 A6 */	mtxer r4
/* 801F5CE8 001F2AE8  7C 80 00 A6 */	mfmsr r4
/* 801F5CEC 001F2AEC  54 84 04 5E */	rlwinm r4, r4, 0, 0x11, 0xf
/* 801F5CF0 001F2AF0  54 84 07 FA */	rlwinm r4, r4, 0, 0x1f, 0x1d
/* 801F5CF4 001F2AF4  7C 80 01 24 */	mtmsr r4
/* 801F5CF8 001F2AF8  7C 51 43 A6 */	mtspr 0x111, r2
/* 801F5CFC 001F2AFC  80 9F 00 0C */	lwz r4, 0xc(r31)
/* 801F5D00 001F2B00  7C 92 43 A6 */	mtspr 0x112, r4
/* 801F5D04 001F2B04  80 9F 00 10 */	lwz r4, 0x10(r31)
/* 801F5D08 001F2B08  7C 93 43 A6 */	mtspr 0x113, r4
/* 801F5D0C 001F2B0C  80 5F 01 98 */	lwz r2, 0x198(r31)
/* 801F5D10 001F2B10  80 9F 01 9C */	lwz r4, 0x19c(r31)
/* 801F5D14 001F2B14  83 FF 00 7C */	lwz r31, 0x7c(r31)
/* 801F5D18 001F2B18  4B FF DF 14 */	b lbl_801F3C2C

.global TRKUARTInterruptHandler
TRKUARTInterruptHandler:
/* 801F5D1C 001F2B1C  4E 80 00 20 */	blr 

.global InitializeProgramEndTrap
InitializeProgramEndTrap:
/* 801F5D20 001F2B20  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5D24 001F2B24  7C 08 02 A6 */	mflr r0
/* 801F5D28 001F2B28  3C 80 80 1C */	lis r4, PPCHalt@ha
/* 801F5D2C 001F2B2C  3C 60 80 28 */	lis r3, lbl_EndofProgramInstruction$111@ha
/* 801F5D30 001F2B30  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5D34 001F2B34  38 A0 00 04 */	li r5, 4
/* 801F5D38 001F2B38  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F5D3C 001F2B3C  3B E4 AC B0 */	addi r31, r4, PPCHalt@l
/* 801F5D40 001F2B40  38 83 A3 A0 */	addi r4, r3, lbl_EndofProgramInstruction$111@l
/* 801F5D44 001F2B44  38 7F 00 04 */	addi r3, r31, 4
/* 801F5D48 001F2B48  4B E0 D8 79 */	bl TRK_memcpy
/* 801F5D4C 001F2B4C  38 7F 00 04 */	addi r3, r31, 4
/* 801F5D50 001F2B50  38 80 00 04 */	li r4, 4
/* 801F5D54 001F2B54  4B FD C6 91 */	bl ICInvalidateRange
/* 801F5D58 001F2B58  38 7F 00 04 */	addi r3, r31, 4
/* 801F5D5C 001F2B5C  38 80 00 04 */	li r4, 4
/* 801F5D60 001F2B60  4B FD C5 F9 */	bl DCFlushRange
/* 801F5D64 001F2B64  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5D68 001F2B68  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F5D6C 001F2B6C  7C 08 03 A6 */	mtlr r0
/* 801F5D70 001F2B70  38 21 00 10 */	addi r1, r1, 0x10
/* 801F5D74 001F2B74  4E 80 00 20 */	blr 

.global TRK_board_display
TRK_board_display:
/* 801F5D78 001F2B78  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5D7C 001F2B7C  7C 08 02 A6 */	mflr r0
/* 801F5D80 001F2B80  3C A0 80 28 */	lis r5, lbl__114_3@ha
/* 801F5D84 001F2B84  7C 64 1B 78 */	mr r4, r3
/* 801F5D88 001F2B88  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5D8C 001F2B8C  38 65 A3 A4 */	addi r3, r5, lbl__114_3@l
/* 801F5D90 001F2B90  4C C6 31 82 */	crclr 6
/* 801F5D94 001F2B94  4B FD D1 71 */	bl func_801D2F04
/* 801F5D98 001F2B98  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5D9C 001F2B9C  7C 08 03 A6 */	mtlr r0
/* 801F5DA0 001F2BA0  38 21 00 10 */	addi r1, r1, 0x10
/* 801F5DA4 001F2BA4  4E 80 00 20 */	blr 

.global UnreserveEXI2Port
UnreserveEXI2Port:
/* 801F5DA8 001F2BA8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5DAC 001F2BAC  7C 08 02 A6 */	mflr r0
/* 801F5DB0 001F2BB0  3C 60 80 2B */	lis r3, lbl_gDBCommTable@ha
/* 801F5DB4 001F2BB4  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5DB8 001F2BB8  38 63 76 98 */	addi r3, r3, lbl_gDBCommTable@l
/* 801F5DBC 001F2BBC  81 83 00 18 */	lwz r12, 0x18(r3)
/* 801F5DC0 001F2BC0  7D 89 03 A6 */	mtctr r12
/* 801F5DC4 001F2BC4  4E 80 04 21 */	bctrl 
/* 801F5DC8 001F2BC8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5DCC 001F2BCC  7C 08 03 A6 */	mtlr r0
/* 801F5DD0 001F2BD0  38 21 00 10 */	addi r1, r1, 0x10
/* 801F5DD4 001F2BD4  4E 80 00 20 */	blr 

.global ReserveEXI2Port
ReserveEXI2Port:
/* 801F5DD8 001F2BD8  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5DDC 001F2BDC  7C 08 02 A6 */	mflr r0
/* 801F5DE0 001F2BE0  3C 60 80 2B */	lis r3, lbl_gDBCommTable@ha
/* 801F5DE4 001F2BE4  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5DE8 001F2BE8  38 63 76 98 */	addi r3, r3, lbl_gDBCommTable@l
/* 801F5DEC 001F2BEC  81 83 00 14 */	lwz r12, 0x14(r3)
/* 801F5DF0 001F2BF0  7D 89 03 A6 */	mtctr r12
/* 801F5DF4 001F2BF4  4E 80 04 21 */	bctrl 
/* 801F5DF8 001F2BF8  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5DFC 001F2BFC  7C 08 03 A6 */	mtlr r0
/* 801F5E00 001F2C00  38 21 00 10 */	addi r1, r1, 0x10
/* 801F5E04 001F2C04  4E 80 00 20 */	blr 

.global TRKReadUARTPoll
TRKReadUARTPoll:
/* 801F5E08 001F2C08  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F5E0C 001F2C0C  7C 08 02 A6 */	mflr r0
/* 801F5E10 001F2C10  3C 80 80 38 */	lis r4, lbl_gWritePos@ha
/* 801F5E14 001F2C14  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F5E18 001F2C18  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F5E1C 001F2C1C  7C 7F 1B 78 */	mr r31, r3
/* 801F5E20 001F2C20  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F5E24 001F2C24  3B C4 12 60 */	addi r30, r4, lbl_gWritePos@l
/* 801F5E28 001F2C28  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F5E2C 001F2C2C  3B A0 00 04 */	li r29, 4
/* 801F5E30 001F2C30  80 7E 00 04 */	lwz r3, 4(r30)
/* 801F5E34 001F2C34  80 1E 00 08 */	lwz r0, 8(r30)
/* 801F5E38 001F2C38  7C 03 00 00 */	cmpw r3, r0
/* 801F5E3C 001F2C3C  41 80 00 74 */	blt lbl_801F5EB0
/* 801F5E40 001F2C40  3C 60 80 2B */	lis r3, lbl_gDBCommTable@ha
/* 801F5E44 001F2C44  38 00 00 00 */	li r0, 0
/* 801F5E48 001F2C48  38 63 76 98 */	addi r3, r3, lbl_gDBCommTable@l
/* 801F5E4C 001F2C4C  90 1E 00 04 */	stw r0, 4(r30)
/* 801F5E50 001F2C50  81 83 00 08 */	lwz r12, 8(r3)
/* 801F5E54 001F2C54  7D 89 03 A6 */	mtctr r12
/* 801F5E58 001F2C58  4E 80 04 21 */	bctrl 
/* 801F5E5C 001F2C5C  2C 03 00 00 */	cmpwi r3, 0
/* 801F5E60 001F2C60  90 7E 00 08 */	stw r3, 8(r30)
/* 801F5E64 001F2C64  40 81 00 4C */	ble lbl_801F5EB0
/* 801F5E68 001F2C68  2C 03 11 0A */	cmpwi r3, 0x110a
/* 801F5E6C 001F2C6C  40 81 00 0C */	ble lbl_801F5E78
/* 801F5E70 001F2C70  38 00 11 0A */	li r0, 0x110a
/* 801F5E74 001F2C74  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F5E78:
/* 801F5E78 001F2C78  3C 80 80 2B */	lis r4, lbl_gDBCommTable@ha
/* 801F5E7C 001F2C7C  38 7E 00 10 */	addi r3, r30, 0x10
/* 801F5E80 001F2C80  38 A4 76 98 */	addi r5, r4, lbl_gDBCommTable@l
/* 801F5E84 001F2C84  80 9E 00 08 */	lwz r4, 8(r30)
/* 801F5E88 001F2C88  81 85 00 0C */	lwz r12, 0xc(r5)
/* 801F5E8C 001F2C8C  7D 89 03 A6 */	mtctr r12
/* 801F5E90 001F2C90  4E 80 04 21 */	bctrl 
/* 801F5E94 001F2C94  7C 03 00 D0 */	neg r0, r3
/* 801F5E98 001F2C98  7C 00 1B 78 */	or r0, r0, r3
/* 801F5E9C 001F2C9C  7C 00 FE 71 */	srawi. r0, r0, 0x1f
/* 801F5EA0 001F2CA0  7C 1D 03 78 */	mr r29, r0
/* 801F5EA4 001F2CA4  41 82 00 0C */	beq lbl_801F5EB0
/* 801F5EA8 001F2CA8  38 00 00 00 */	li r0, 0
/* 801F5EAC 001F2CAC  90 1E 00 08 */	stw r0, 8(r30)
lbl_801F5EB0:
/* 801F5EB0 001F2CB0  80 9E 00 04 */	lwz r4, 4(r30)
/* 801F5EB4 001F2CB4  80 1E 00 08 */	lwz r0, 8(r30)
/* 801F5EB8 001F2CB8  7C 04 00 00 */	cmpw r4, r0
/* 801F5EBC 001F2CBC  40 80 00 1C */	bge lbl_801F5ED8
/* 801F5EC0 001F2CC0  38 04 00 01 */	addi r0, r4, 1
/* 801F5EC4 001F2CC4  38 7E 00 10 */	addi r3, r30, 0x10
/* 801F5EC8 001F2CC8  90 1E 00 04 */	stw r0, 4(r30)
/* 801F5ECC 001F2CCC  3B A0 00 00 */	li r29, 0
/* 801F5ED0 001F2CD0  7C 03 20 AE */	lbzx r0, r3, r4
/* 801F5ED4 001F2CD4  98 1F 00 00 */	stb r0, 0(r31)
lbl_801F5ED8:
/* 801F5ED8 001F2CD8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F5EDC 001F2CDC  7F A3 EB 78 */	mr r3, r29
/* 801F5EE0 001F2CE0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F5EE4 001F2CE4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F5EE8 001F2CE8  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F5EEC 001F2CEC  7C 08 03 A6 */	mtlr r0
/* 801F5EF0 001F2CF0  38 21 00 20 */	addi r1, r1, 0x20
/* 801F5EF4 001F2CF4  4E 80 00 20 */	blr 

.global WriteUART1
WriteUART1:
/* 801F5EF8 001F2CF8  3C A0 80 38 */	lis r5, lbl_gWritePos@ha
/* 801F5EFC 001F2CFC  3C 80 80 38 */	lis r4, lbl_gWriteBuf@ha
/* 801F5F00 001F2D00  38 C5 12 60 */	addi r6, r5, lbl_gWritePos@l
/* 801F5F04 001F2D04  80 A6 00 00 */	lwz r5, 0(r6)
/* 801F5F08 001F2D08  38 84 23 7C */	addi r4, r4, lbl_gWriteBuf@l
/* 801F5F0C 001F2D0C  38 05 00 01 */	addi r0, r5, 1
/* 801F5F10 001F2D10  7C 64 29 AE */	stbx r3, r4, r5
/* 801F5F14 001F2D14  38 60 00 00 */	li r3, 0
/* 801F5F18 001F2D18  90 06 00 00 */	stw r0, 0(r6)
/* 801F5F1C 001F2D1C  4E 80 00 20 */	blr 

.global WriteUARTFlush
WriteUARTFlush:
/* 801F5F20 001F2D20  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F5F24 001F2D24  7C 08 02 A6 */	mflr r0
/* 801F5F28 001F2D28  3C 60 80 38 */	lis r3, lbl_gWritePos@ha
/* 801F5F2C 001F2D2C  3C A0 80 38 */	lis r5, lbl_gWriteBuf@ha
/* 801F5F30 001F2D30  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F5F34 001F2D34  38 83 12 60 */	addi r4, r3, lbl_gWritePos@l
/* 801F5F38 001F2D38  38 05 23 7C */	addi r0, r5, lbl_gWriteBuf@l
/* 801F5F3C 001F2D3C  38 60 00 00 */	li r3, 0
/* 801F5F40 001F2D40  80 84 00 00 */	lwz r4, 0(r4)
/* 801F5F44 001F2D44  38 E0 00 00 */	li r7, 0
/* 801F5F48 001F2D48  2C 04 08 00 */	cmpwi r4, 0x800
/* 801F5F4C 001F2D4C  7D 00 22 14 */	add r8, r0, r4
/* 801F5F50 001F2D50  20 C4 08 00 */	subfic r6, r4, 0x800
/* 801F5F54 001F2D54  40 80 00 58 */	bge lbl_801F5FAC
/* 801F5F58 001F2D58  54 C5 E8 FF */	rlwinm. r5, r6, 0x1d, 3, 0x1f
/* 801F5F5C 001F2D5C  7C C0 33 78 */	mr r0, r6
/* 801F5F60 001F2D60  7C A9 03 A6 */	mtctr r5
/* 801F5F64 001F2D64  41 82 00 34 */	beq lbl_801F5F98
lbl_801F5F68:
/* 801F5F68 001F2D68  98 E8 00 00 */	stb r7, 0(r8)
/* 801F5F6C 001F2D6C  98 E8 00 01 */	stb r7, 1(r8)
/* 801F5F70 001F2D70  98 E8 00 02 */	stb r7, 2(r8)
/* 801F5F74 001F2D74  98 E8 00 03 */	stb r7, 3(r8)
/* 801F5F78 001F2D78  98 E8 00 04 */	stb r7, 4(r8)
/* 801F5F7C 001F2D7C  98 E8 00 05 */	stb r7, 5(r8)
/* 801F5F80 001F2D80  98 E8 00 06 */	stb r7, 6(r8)
/* 801F5F84 001F2D84  98 E8 00 07 */	stb r7, 7(r8)
/* 801F5F88 001F2D88  39 08 00 08 */	addi r8, r8, 8
/* 801F5F8C 001F2D8C  42 00 FF DC */	bdnz lbl_801F5F68
/* 801F5F90 001F2D90  70 C6 00 07 */	andi. r6, r6, 7
/* 801F5F94 001F2D94  41 82 00 14 */	beq lbl_801F5FA8
lbl_801F5F98:
/* 801F5F98 001F2D98  7C C9 03 A6 */	mtctr r6
lbl_801F5F9C:
/* 801F5F9C 001F2D9C  98 E8 00 00 */	stb r7, 0(r8)
/* 801F5FA0 001F2DA0  39 08 00 01 */	addi r8, r8, 1
/* 801F5FA4 001F2DA4  42 00 FF F8 */	bdnz lbl_801F5F9C
lbl_801F5FA8:
/* 801F5FA8 001F2DA8  7C 84 02 14 */	add r4, r4, r0
lbl_801F5FAC:
/* 801F5FAC 001F2DAC  3C A0 80 38 */	lis r5, lbl_gWritePos@ha
/* 801F5FB0 001F2DB0  2C 04 00 00 */	cmpwi r4, 0
/* 801F5FB4 001F2DB4  90 85 12 60 */	stw r4, lbl_gWritePos@l(r5)
/* 801F5FB8 001F2DB8  41 82 00 38 */	beq lbl_801F5FF0
/* 801F5FBC 001F2DBC  3C 60 80 2B */	lis r3, lbl_gDBCommTable@ha
/* 801F5FC0 001F2DC0  3C A0 80 38 */	lis r5, lbl_gWriteBuf@ha
/* 801F5FC4 001F2DC4  38 63 76 98 */	addi r3, r3, lbl_gDBCommTable@l
/* 801F5FC8 001F2DC8  81 83 00 10 */	lwz r12, 0x10(r3)
/* 801F5FCC 001F2DCC  38 65 23 7C */	addi r3, r5, lbl_gWriteBuf@l
/* 801F5FD0 001F2DD0  7D 89 03 A6 */	mtctr r12
/* 801F5FD4 001F2DD4  4E 80 04 21 */	bctrl 
/* 801F5FD8 001F2DD8  7C A3 00 D0 */	neg r5, r3
/* 801F5FDC 001F2DDC  3C 80 80 38 */	lis r4, lbl_gWritePos@ha
/* 801F5FE0 001F2DE0  38 00 00 00 */	li r0, 0
/* 801F5FE4 001F2DE4  7C A3 1B 78 */	or r3, r5, r3
/* 801F5FE8 001F2DE8  90 04 12 60 */	stw r0, lbl_gWritePos@l(r4)
/* 801F5FEC 001F2DEC  7C 63 FE 70 */	srawi r3, r3, 0x1f
lbl_801F5FF0:
/* 801F5FF0 001F2DF0  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F5FF4 001F2DF4  7C 08 03 A6 */	mtlr r0
/* 801F5FF8 001F2DF8  38 21 00 10 */	addi r1, r1, 0x10
/* 801F5FFC 001F2DFC  4E 80 00 20 */	blr 

.global EnableEXI2Interrupts
EnableEXI2Interrupts:
/* 801F6000 001F2E00  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F6004 001F2E04  7C 08 02 A6 */	mflr r0
/* 801F6008 001F2E08  3C 60 80 2B */	lis r3, lbl_gDBCommTable@ha
/* 801F600C 001F2E0C  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F6010 001F2E10  38 63 76 98 */	addi r3, r3, lbl_gDBCommTable@l
/* 801F6014 001F2E14  81 83 00 04 */	lwz r12, 4(r3)
/* 801F6018 001F2E18  7D 89 03 A6 */	mtctr r12
/* 801F601C 001F2E1C  4E 80 04 21 */	bctrl 
/* 801F6020 001F2E20  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F6024 001F2E24  7C 08 03 A6 */	mtlr r0
/* 801F6028 001F2E28  38 21 00 10 */	addi r1, r1, 0x10
/* 801F602C 001F2E2C  4E 80 00 20 */	blr 

.global TRKInitializeIntDrivenUART
TRKInitializeIntDrivenUART:
/* 801F6030 001F2E30  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F6034 001F2E34  7C 08 02 A6 */	mflr r0
/* 801F6038 001F2E38  3C 80 80 1F */	lis r4, lbl_801F616C@ha
/* 801F603C 001F2E3C  3C 60 80 2B */	lis r3, lbl_gDBCommTable@ha
/* 801F6040 001F2E40  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F6044 001F2E44  38 84 61 6C */	addi r4, r4, lbl_801F616C@l
/* 801F6048 001F2E48  81 83 76 98 */	lwz r12, lbl_gDBCommTable@l(r3)
/* 801F604C 001F2E4C  7C C3 33 78 */	mr r3, r6
/* 801F6050 001F2E50  7D 89 03 A6 */	mtctr r12
/* 801F6054 001F2E54  4E 80 04 21 */	bctrl 
/* 801F6058 001F2E58  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F605C 001F2E5C  38 60 00 00 */	li r3, 0
/* 801F6060 001F2E60  7C 08 03 A6 */	mtlr r0
/* 801F6064 001F2E64  38 21 00 10 */	addi r1, r1, 0x10
/* 801F6068 001F2E68  4E 80 00 20 */	blr 

.global InitMetroTRKCommTable
InitMetroTRKCommTable:
/* 801F606C 001F2E6C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F6070 001F2E70  7C 08 02 A6 */	mflr r0
/* 801F6074 001F2E74  2C 03 00 01 */	cmpwi r3, 1
/* 801F6078 001F2E78  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F607C 001F2E7C  40 82 00 74 */	bne lbl_801F60F0
/* 801F6080 001F2E80  3C 60 80 28 */	lis r3, lbl__154_2@ha
/* 801F6084 001F2E84  38 63 A3 A8 */	addi r3, r3, lbl__154_2@l
/* 801F6088 001F2E88  4C C6 31 82 */	crclr 6
/* 801F608C 001F2E8C  4B FD CE 79 */	bl func_801D2F04
/* 801F6090 001F2E90  4B FD AA A5 */	bl Hu_IsStub
/* 801F6094 001F2E94  3D 60 80 1F */	lis r11, lbl_801F6B74@ha
/* 801F6098 001F2E98  3D 20 80 1F */	lis r9, lbl_801F6B20@ha
/* 801F609C 001F2E9C  39 6B 6B 74 */	addi r11, r11, lbl_801F6B74@l
/* 801F60A0 001F2EA0  3D 40 80 2B */	lis r10, lbl_gDBCommTable@ha
/* 801F60A4 001F2EA4  3D 00 80 1F */	lis r8, lbl_801F6A84@ha
/* 801F60A8 001F2EA8  3C E0 80 1F */	lis r7, lbl_801F69F8@ha
/* 801F60AC 001F2EAC  3C C0 80 1F */	lis r6, lbl_801F6798@ha
/* 801F60B0 001F2EB0  3C A0 80 1F */	lis r5, lbl_801F6794@ha
/* 801F60B4 001F2EB4  3C 80 80 1F */	lis r4, lbl_801F6790@ha
/* 801F60B8 001F2EB8  95 6A 76 98 */	stwu r11, lbl_gDBCommTable@l(r10)
/* 801F60BC 001F2EBC  39 29 6B 20 */	addi r9, r9, lbl_801F6B20@l
/* 801F60C0 001F2EC0  39 08 6A 84 */	addi r8, r8, lbl_801F6A84@l
/* 801F60C4 001F2EC4  38 E7 69 F8 */	addi r7, r7, lbl_801F69F8@l
/* 801F60C8 001F2EC8  38 C6 67 98 */	addi r6, r6, lbl_801F6798@l
/* 801F60CC 001F2ECC  38 A5 67 94 */	addi r5, r5, lbl_801F6794@l
/* 801F60D0 001F2ED0  38 04 67 90 */	addi r0, r4, lbl_801F6790@l
/* 801F60D4 001F2ED4  91 2A 00 04 */	stw r9, 4(r10)
/* 801F60D8 001F2ED8  91 0A 00 08 */	stw r8, 8(r10)
/* 801F60DC 001F2EDC  90 EA 00 0C */	stw r7, 0xc(r10)
/* 801F60E0 001F2EE0  90 CA 00 10 */	stw r6, 0x10(r10)
/* 801F60E4 001F2EE4  90 AA 00 14 */	stw r5, 0x14(r10)
/* 801F60E8 001F2EE8  90 0A 00 18 */	stw r0, 0x18(r10)
/* 801F60EC 001F2EEC  48 00 00 70 */	b lbl_801F615C
lbl_801F60F0:
/* 801F60F0 001F2EF0  3C 60 80 28 */	lis r3, lbl__155_2@ha
/* 801F60F4 001F2EF4  38 63 A3 CC */	addi r3, r3, lbl__155_2@l
/* 801F60F8 001F2EF8  4C C6 31 82 */	crclr 6
/* 801F60FC 001F2EFC  4B FD CE 09 */	bl func_801D2F04
/* 801F6100 001F2F00  4B FB FB 5D */	bl AMC_IsStub
/* 801F6104 001F2F04  3D 60 80 1B */	lis r11, lbl_801B5C34@ha
/* 801F6108 001F2F08  3D 20 80 1B */	lis r9, lbl_801B5C38@ha
/* 801F610C 001F2F0C  39 6B 5C 34 */	addi r11, r11, lbl_801B5C34@l
/* 801F6110 001F2F10  3D 40 80 2B */	lis r10, lbl_gDBCommTable@ha
/* 801F6114 001F2F14  3D 00 80 1B */	lis r8, lbl_801B5C3C@ha
/* 801F6118 001F2F18  3C E0 80 1B */	lis r7, lbl_801B5C44@ha
/* 801F611C 001F2F1C  3C C0 80 1B */	lis r6, lbl_801B5C4C@ha
/* 801F6120 001F2F20  3C A0 80 1B */	lis r5, lbl_801B5C54@ha
/* 801F6124 001F2F24  3C 80 80 1B */	lis r4, lbl_801B5C58@ha
/* 801F6128 001F2F28  95 6A 76 98 */	stwu r11, lbl_gDBCommTable@l(r10)
/* 801F612C 001F2F2C  39 29 5C 38 */	addi r9, r9, lbl_801B5C38@l
/* 801F6130 001F2F30  39 08 5C 3C */	addi r8, r8, lbl_801B5C3C@l
/* 801F6134 001F2F34  38 E7 5C 44 */	addi r7, r7, lbl_801B5C44@l
/* 801F6138 001F2F38  38 C6 5C 4C */	addi r6, r6, lbl_801B5C4C@l
/* 801F613C 001F2F3C  38 A5 5C 54 */	addi r5, r5, lbl_801B5C54@l
/* 801F6140 001F2F40  38 04 5C 58 */	addi r0, r4, lbl_801B5C58@l
/* 801F6144 001F2F44  91 2A 00 04 */	stw r9, 4(r10)
/* 801F6148 001F2F48  91 0A 00 08 */	stw r8, 8(r10)
/* 801F614C 001F2F4C  90 EA 00 0C */	stw r7, 0xc(r10)
/* 801F6150 001F2F50  90 CA 00 10 */	stw r6, 0x10(r10)
/* 801F6154 001F2F54  90 AA 00 14 */	stw r5, 0x14(r10)
/* 801F6158 001F2F58  90 0A 00 18 */	stw r0, 0x18(r10)
lbl_801F615C:
/* 801F615C 001F2F5C  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F6160 001F2F60  7C 08 03 A6 */	mtlr r0
/* 801F6164 001F2F64  38 21 00 10 */	addi r1, r1, 0x10
/* 801F6168 001F2F68  4E 80 00 20 */	blr 
lbl_801F616C:
/* 801F616C 001F2F6C  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F6170 001F2F70  7C 08 02 A6 */	mflr r0
/* 801F6174 001F2F74  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F6178 001F2F78  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F617C 001F2F7C  7C 9F 23 78 */	mr r31, r4
/* 801F6180 001F2F80  4B FE 06 45 */	bl OSEnableScheduler
/* 801F6184 001F2F84  7F E3 FB 78 */	mr r3, r31
/* 801F6188 001F2F88  38 80 05 00 */	li r4, 0x500
/* 801F618C 001F2F8C  4B FF FB 09 */	bl TRKLoadContext
/* 801F6190 001F2F90  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F6194 001F2F94  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F6198 001F2F98  7C 08 03 A6 */	mtlr r0
/* 801F619C 001F2F9C  38 21 00 10 */	addi r1, r1, 0x10
/* 801F61A0 001F2FA0  4E 80 00 20 */	blr 

.global TRKTargetContinue
TRKTargetContinue:
/* 801F61A4 001F2FA4  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F61A8 001F2FA8  7C 08 02 A6 */	mflr r0
/* 801F61AC 001F2FAC  38 60 00 00 */	li r3, 0
/* 801F61B0 001F2FB0  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F61B4 001F2FB4  4B FF DD E9 */	bl TRKTargetSetStopped
/* 801F61B8 001F2FB8  4B FF FB F1 */	bl UnreserveEXI2Port
/* 801F61BC 001F2FBC  4B FF DC A1 */	bl TRKSwapAndGo
/* 801F61C0 001F2FC0  4B FF FC 19 */	bl ReserveEXI2Port
/* 801F61C4 001F2FC4  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F61C8 001F2FC8  38 60 00 00 */	li r3, 0
/* 801F61CC 001F2FCC  7C 08 03 A6 */	mtlr r0
/* 801F61D0 001F2FD0  38 21 00 10 */	addi r1, r1, 0x10
/* 801F61D4 001F2FD4  4E 80 00 20 */	blr 

.global GetUseSerialIO
GetUseSerialIO:
/* 801F61D8 001F2FD8  3C 60 80 38 */	lis r3, lbl_bUseSerialIO@ha
/* 801F61DC 001F2FDC  38 63 34 88 */	addi r3, r3, lbl_bUseSerialIO@l
/* 801F61E0 001F2FE0  88 63 00 00 */	lbz r3, 0(r3)
/* 801F61E4 001F2FE4  4E 80 00 20 */	blr 

.global SetUseSerialIO
SetUseSerialIO:
/* 801F61E8 001F2FE8  3C 80 80 38 */	lis r4, lbl_bUseSerialIO@ha
/* 801F61EC 001F2FEC  98 64 34 88 */	stb r3, lbl_bUseSerialIO@l(r4)
/* 801F61F0 001F2FF0  4E 80 00 20 */	blr 

.global lbl_801F61F4
lbl_801F61F4:
/* 801F61F4 001F2FF4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F61F8 001F2FF8  7C 08 02 A6 */	mflr r0
/* 801F61FC 001F2FFC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F6200 001F3000  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F6204 001F3004  3B E0 00 00 */	li r31, 0
/* 801F6208 001F3008  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F620C 001F300C  7C BE 2B 78 */	mr r30, r5
/* 801F6210 001F3010  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F6214 001F3014  7C 9D 23 78 */	mr r29, r4
/* 801F6218 001F3018  93 81 00 10 */	stw r28, 0x10(r1)
/* 801F621C 001F301C  7C 7C 1B 78 */	mr r28, r3
/* 801F6220 001F3020  4B FF CF 11 */	bl GetTRKConnected
/* 801F6224 001F3024  2C 03 00 00 */	cmpwi r3, 0
/* 801F6228 001F3028  40 82 00 0C */	bne lbl_801F6234
/* 801F622C 001F302C  38 60 00 01 */	li r3, 1
/* 801F6230 001F3030  48 00 00 80 */	b lbl_801F62B0
lbl_801F6234:
/* 801F6234 001F3034  2C 1E 00 00 */	cmpwi r30, 0
/* 801F6238 001F3038  40 82 00 0C */	bne lbl_801F6244
/* 801F623C 001F303C  3B E0 00 00 */	li r31, 0
/* 801F6240 001F3040  48 00 00 20 */	b lbl_801F6260
lbl_801F6244:
/* 801F6244 001F3044  2C 1E 00 01 */	cmpwi r30, 1
/* 801F6248 001F3048  40 82 00 0C */	bne lbl_801F6254
/* 801F624C 001F304C  3B E0 00 01 */	li r31, 1
/* 801F6250 001F3050  48 00 00 10 */	b lbl_801F6260
lbl_801F6254:
/* 801F6254 001F3054  2C 1E 00 02 */	cmpwi r30, 2
/* 801F6258 001F3058  40 82 00 08 */	bne lbl_801F6260
/* 801F625C 001F305C  3B E0 00 02 */	li r31, 2
lbl_801F6260:
/* 801F6260 001F3060  7F 84 E3 78 */	mr r4, r28
/* 801F6264 001F3064  7F A5 EB 78 */	mr r5, r29
/* 801F6268 001F3068  57 E6 06 3E */	clrlwi r6, r31, 0x18
/* 801F626C 001F306C  38 60 00 D4 */	li r3, 0xd4
/* 801F6270 001F3070  4B FF F5 09 */	bl func_801F5778
/* 801F6274 001F3074  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 801F6278 001F3078  2C 00 00 01 */	cmpwi r0, 1
/* 801F627C 001F307C  41 82 00 30 */	beq lbl_801F62AC
/* 801F6280 001F3080  40 80 00 10 */	bge lbl_801F6290
/* 801F6284 001F3084  2C 00 00 00 */	cmpwi r0, 0
/* 801F6288 001F3088  40 80 00 14 */	bge lbl_801F629C
/* 801F628C 001F308C  48 00 00 20 */	b lbl_801F62AC
lbl_801F6290:
/* 801F6290 001F3090  2C 00 00 03 */	cmpwi r0, 3
/* 801F6294 001F3094  40 80 00 18 */	bge lbl_801F62AC
/* 801F6298 001F3098  48 00 00 0C */	b lbl_801F62A4
lbl_801F629C:
/* 801F629C 001F309C  38 60 00 00 */	li r3, 0
/* 801F62A0 001F30A0  48 00 00 10 */	b lbl_801F62B0
lbl_801F62A4:
/* 801F62A4 001F30A4  38 60 00 02 */	li r3, 2
/* 801F62A8 001F30A8  48 00 00 08 */	b lbl_801F62B0
lbl_801F62AC:
/* 801F62AC 001F30AC  38 60 00 01 */	li r3, 1
lbl_801F62B0:
/* 801F62B0 001F30B0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F62B4 001F30B4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F62B8 001F30B8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F62BC 001F30BC  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F62C0 001F30C0  83 81 00 10 */	lwz r28, 0x10(r1)
/* 801F62C4 001F30C4  7C 08 03 A6 */	mtlr r0
/* 801F62C8 001F30C8  38 21 00 20 */	addi r1, r1, 0x20
/* 801F62CC 001F30CC  4E 80 00 20 */	blr 

.global lbl_801F62D0
lbl_801F62D0:
/* 801F62D0 001F30D0  94 21 FF F0 */	stwu r1, -0x10(r1)
/* 801F62D4 001F30D4  7C 08 02 A6 */	mflr r0
/* 801F62D8 001F30D8  90 01 00 14 */	stw r0, 0x14(r1)
/* 801F62DC 001F30DC  93 E1 00 0C */	stw r31, 0xc(r1)
/* 801F62E0 001F30E0  7C 7F 1B 78 */	mr r31, r3
/* 801F62E4 001F30E4  4B FF CE 4D */	bl GetTRKConnected
/* 801F62E8 001F30E8  2C 03 00 00 */	cmpwi r3, 0
/* 801F62EC 001F30EC  40 82 00 0C */	bne lbl_801F62F8
/* 801F62F0 001F30F0  38 60 00 01 */	li r3, 1
/* 801F62F4 001F30F4  48 00 00 4C */	b lbl_801F6340
lbl_801F62F8:
/* 801F62F8 001F30F8  7F E4 FB 78 */	mr r4, r31
/* 801F62FC 001F30FC  38 60 00 D3 */	li r3, 0xd3
/* 801F6300 001F3100  4B FF F4 71 */	bl func_801F5770
/* 801F6304 001F3104  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 801F6308 001F3108  2C 00 00 01 */	cmpwi r0, 1
/* 801F630C 001F310C  41 82 00 30 */	beq lbl_801F633C
/* 801F6310 001F3110  40 80 00 10 */	bge lbl_801F6320
/* 801F6314 001F3114  2C 00 00 00 */	cmpwi r0, 0
/* 801F6318 001F3118  40 80 00 14 */	bge lbl_801F632C
/* 801F631C 001F311C  48 00 00 20 */	b lbl_801F633C
lbl_801F6320:
/* 801F6320 001F3120  2C 00 00 03 */	cmpwi r0, 3
/* 801F6324 001F3124  40 80 00 18 */	bge lbl_801F633C
/* 801F6328 001F3128  48 00 00 0C */	b lbl_801F6334
lbl_801F632C:
/* 801F632C 001F312C  38 60 00 00 */	li r3, 0
/* 801F6330 001F3130  48 00 00 10 */	b lbl_801F6340
lbl_801F6334:
/* 801F6334 001F3134  38 60 00 02 */	li r3, 2
/* 801F6338 001F3138  48 00 00 08 */	b lbl_801F6340
lbl_801F633C:
/* 801F633C 001F313C  38 60 00 01 */	li r3, 1
lbl_801F6340:
/* 801F6340 001F3140  80 01 00 14 */	lwz r0, 0x14(r1)
/* 801F6344 001F3144  83 E1 00 0C */	lwz r31, 0xc(r1)
/* 801F6348 001F3148  7C 08 03 A6 */	mtlr r0
/* 801F634C 001F314C  38 21 00 10 */	addi r1, r1, 0x10
/* 801F6350 001F3150  4E 80 00 20 */	blr 

.global func_801F6354
func_801F6354:
/* 801F6354 001F3154  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F6358 001F3158  7C 08 02 A6 */	mflr r0
/* 801F635C 001F315C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F6360 001F3160  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F6364 001F3164  7C BF 2B 78 */	mr r31, r5
/* 801F6368 001F3168  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F636C 001F316C  7C 9E 23 78 */	mr r30, r4
/* 801F6370 001F3170  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F6374 001F3174  7C 7D 1B 78 */	mr r29, r3
/* 801F6378 001F3178  4B FF CD B9 */	bl GetTRKConnected
/* 801F637C 001F317C  2C 03 00 00 */	cmpwi r3, 0
/* 801F6380 001F3180  40 82 00 0C */	bne lbl_801F638C
/* 801F6384 001F3184  38 60 00 01 */	li r3, 1
/* 801F6388 001F3188  48 00 01 0C */	b lbl_801F6494
lbl_801F638C:
/* 801F638C 001F318C  88 9E 00 00 */	lbz r4, 0(r30)
/* 801F6390 001F3190  38 A0 00 00 */	li r5, 0
/* 801F6394 001F3194  88 7E 00 01 */	lbz r3, 1(r30)
/* 801F6398 001F3198  54 80 D7 BE */	rlwinm r0, r4, 0x1a, 0x1e, 0x1f
/* 801F639C 001F319C  54 84 EF 7E */	rlwinm r4, r4, 0x1d, 0x1d, 0x1f
/* 801F63A0 001F31A0  2C 00 00 01 */	cmpwi r0, 1
/* 801F63A4 001F31A4  54 63 EF FE */	rlwinm r3, r3, 0x1d, 0x1f, 0x1f
/* 801F63A8 001F31A8  41 82 00 30 */	beq lbl_801F63D8
/* 801F63AC 001F31AC  40 80 00 10 */	bge lbl_801F63BC
/* 801F63B0 001F31B0  2C 00 00 00 */	cmpwi r0, 0
/* 801F63B4 001F31B4  40 80 00 14 */	bge lbl_801F63C8
/* 801F63B8 001F31B8  48 00 00 24 */	b lbl_801F63DC
lbl_801F63BC:
/* 801F63BC 001F31BC  2C 00 00 03 */	cmpwi r0, 3
/* 801F63C0 001F31C0  40 80 00 1C */	bge lbl_801F63DC
/* 801F63C4 001F31C4  48 00 00 0C */	b lbl_801F63D0
lbl_801F63C8:
/* 801F63C8 001F31C8  60 A5 00 01 */	ori r5, r5, 1
/* 801F63CC 001F31CC  48 00 00 10 */	b lbl_801F63DC
lbl_801F63D0:
/* 801F63D0 001F31D0  60 A5 00 02 */	ori r5, r5, 2
/* 801F63D4 001F31D4  48 00 00 08 */	b lbl_801F63DC
lbl_801F63D8:
/* 801F63D8 001F31D8  60 A5 00 04 */	ori r5, r5, 4
lbl_801F63DC:
/* 801F63DC 001F31DC  2C 04 00 03 */	cmpwi r4, 3
/* 801F63E0 001F31E0  41 82 00 48 */	beq lbl_801F6428
/* 801F63E4 001F31E4  40 80 00 14 */	bge lbl_801F63F8
/* 801F63E8 001F31E8  2C 04 00 01 */	cmpwi r4, 1
/* 801F63EC 001F31EC  41 82 00 24 */	beq lbl_801F6410
/* 801F63F0 001F31F0  40 80 00 28 */	bge lbl_801F6418
/* 801F63F4 001F31F4  48 00 00 40 */	b lbl_801F6434
lbl_801F63F8:
/* 801F63F8 001F31F8  2C 04 00 07 */	cmpwi r4, 7
/* 801F63FC 001F31FC  41 82 00 34 */	beq lbl_801F6430
/* 801F6400 001F3200  40 80 00 34 */	bge lbl_801F6434
/* 801F6404 001F3204  2C 04 00 06 */	cmpwi r4, 6
/* 801F6408 001F3208  40 80 00 18 */	bge lbl_801F6420
/* 801F640C 001F320C  48 00 00 28 */	b lbl_801F6434
lbl_801F6410:
/* 801F6410 001F3210  60 A5 00 01 */	ori r5, r5, 1
/* 801F6414 001F3214  48 00 00 20 */	b lbl_801F6434
lbl_801F6418:
/* 801F6418 001F3218  60 A5 00 02 */	ori r5, r5, 2
/* 801F641C 001F321C  48 00 00 18 */	b lbl_801F6434
lbl_801F6420:
/* 801F6420 001F3220  60 A5 00 04 */	ori r5, r5, 4
/* 801F6424 001F3224  48 00 00 10 */	b lbl_801F6434
lbl_801F6428:
/* 801F6428 001F3228  60 A5 00 12 */	ori r5, r5, 0x12
/* 801F642C 001F322C  48 00 00 08 */	b lbl_801F6434
lbl_801F6430:
/* 801F6430 001F3230  60 A5 00 07 */	ori r5, r5, 7
lbl_801F6434:
/* 801F6434 001F3234  28 03 00 01 */	cmplwi r3, 1
/* 801F6438 001F3238  40 82 00 0C */	bne lbl_801F6444
/* 801F643C 001F323C  60 A0 00 08 */	ori r0, r5, 8
/* 801F6440 001F3240  54 05 06 3E */	clrlwi r5, r0, 0x18
lbl_801F6444:
/* 801F6444 001F3244  7F A4 EB 78 */	mr r4, r29
/* 801F6448 001F3248  7F E6 FB 78 */	mr r6, r31
/* 801F644C 001F324C  54 A5 06 3E */	clrlwi r5, r5, 0x18
/* 801F6450 001F3250  38 60 00 D2 */	li r3, 0xd2
/* 801F6454 001F3254  4B FF F3 15 */	bl func_801F5768
/* 801F6458 001F3258  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 801F645C 001F325C  2C 00 00 01 */	cmpwi r0, 1
/* 801F6460 001F3260  41 82 00 30 */	beq lbl_801F6490
/* 801F6464 001F3264  40 80 00 10 */	bge lbl_801F6474
/* 801F6468 001F3268  2C 00 00 00 */	cmpwi r0, 0
/* 801F646C 001F326C  40 80 00 14 */	bge lbl_801F6480
/* 801F6470 001F3270  48 00 00 20 */	b lbl_801F6490
lbl_801F6474:
/* 801F6474 001F3274  2C 00 00 03 */	cmpwi r0, 3
/* 801F6478 001F3278  40 80 00 18 */	bge lbl_801F6490
/* 801F647C 001F327C  48 00 00 0C */	b lbl_801F6488
lbl_801F6480:
/* 801F6480 001F3280  38 60 00 00 */	li r3, 0
/* 801F6484 001F3284  48 00 00 10 */	b lbl_801F6494
lbl_801F6488:
/* 801F6488 001F3288  38 60 00 02 */	li r3, 2
/* 801F648C 001F328C  48 00 00 08 */	b lbl_801F6494
lbl_801F6490:
/* 801F6490 001F3290  38 60 00 01 */	li r3, 1
lbl_801F6494:
/* 801F6494 001F3294  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F6498 001F3298  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F649C 001F329C  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F64A0 001F32A0  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F64A4 001F32A4  7C 08 03 A6 */	mtlr r0
/* 801F64A8 001F32A8  38 21 00 20 */	addi r1, r1, 0x20
/* 801F64AC 001F32AC  4E 80 00 20 */	blr 

.global lbl_801F64B0
lbl_801F64B0:
/* 801F64B0 001F32B0  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F64B4 001F32B4  7C 08 02 A6 */	mflr r0
/* 801F64B8 001F32B8  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F64BC 001F32BC  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F64C0 001F32C0  7C BF 2B 78 */	mr r31, r5
/* 801F64C4 001F32C4  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F64C8 001F32C8  7C 9E 23 78 */	mr r30, r4
/* 801F64CC 001F32CC  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F64D0 001F32D0  7C 7D 1B 78 */	mr r29, r3
/* 801F64D4 001F32D4  4B FF CC 5D */	bl GetTRKConnected
/* 801F64D8 001F32D8  2C 03 00 00 */	cmpwi r3, 0
/* 801F64DC 001F32DC  40 82 00 0C */	bne lbl_801F64E8
/* 801F64E0 001F32E0  38 60 00 01 */	li r3, 1
/* 801F64E4 001F32E4  48 00 00 64 */	b lbl_801F6548
lbl_801F64E8:
/* 801F64E8 001F32E8  80 1F 00 00 */	lwz r0, 0(r31)
/* 801F64EC 001F32EC  7F A4 EB 78 */	mr r4, r29
/* 801F64F0 001F32F0  7F C6 F3 78 */	mr r6, r30
/* 801F64F4 001F32F4  38 A1 00 08 */	addi r5, r1, 8
/* 801F64F8 001F32F8  90 01 00 08 */	stw r0, 8(r1)
/* 801F64FC 001F32FC  38 60 00 D0 */	li r3, 0xd0
/* 801F6500 001F3300  4B FF F2 61 */	bl func_801F5760
/* 801F6504 001F3304  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 801F6508 001F3308  80 61 00 08 */	lwz r3, 8(r1)
/* 801F650C 001F330C  2C 00 00 01 */	cmpwi r0, 1
/* 801F6510 001F3310  90 7F 00 00 */	stw r3, 0(r31)
/* 801F6514 001F3314  41 82 00 30 */	beq lbl_801F6544
/* 801F6518 001F3318  40 80 00 10 */	bge lbl_801F6528
/* 801F651C 001F331C  2C 00 00 00 */	cmpwi r0, 0
/* 801F6520 001F3320  40 80 00 14 */	bge lbl_801F6534
/* 801F6524 001F3324  48 00 00 20 */	b lbl_801F6544
lbl_801F6528:
/* 801F6528 001F3328  2C 00 00 03 */	cmpwi r0, 3
/* 801F652C 001F332C  40 80 00 18 */	bge lbl_801F6544
/* 801F6530 001F3330  48 00 00 0C */	b lbl_801F653C
lbl_801F6534:
/* 801F6534 001F3334  38 60 00 00 */	li r3, 0
/* 801F6538 001F3338  48 00 00 10 */	b lbl_801F6548
lbl_801F653C:
/* 801F653C 001F333C  38 60 00 02 */	li r3, 2
/* 801F6540 001F3340  48 00 00 08 */	b lbl_801F6548
lbl_801F6544:
/* 801F6544 001F3344  38 60 00 01 */	li r3, 1
lbl_801F6548:
/* 801F6548 001F3348  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F654C 001F334C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F6550 001F3350  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F6554 001F3354  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F6558 001F3358  7C 08 03 A6 */	mtlr r0
/* 801F655C 001F335C  38 21 00 20 */	addi r1, r1, 0x20
/* 801F6560 001F3360  4E 80 00 20 */	blr 

.global lbl_801F6564
lbl_801F6564:
/* 801F6564 001F3364  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F6568 001F3368  7C 08 02 A6 */	mflr r0
/* 801F656C 001F336C  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F6570 001F3370  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F6574 001F3374  7C BF 2B 78 */	mr r31, r5
/* 801F6578 001F3378  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F657C 001F337C  7C 9E 23 78 */	mr r30, r4
/* 801F6580 001F3380  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F6584 001F3384  7C 7D 1B 78 */	mr r29, r3
/* 801F6588 001F3388  4B FF CB A9 */	bl GetTRKConnected
/* 801F658C 001F338C  2C 03 00 00 */	cmpwi r3, 0
/* 801F6590 001F3390  40 82 00 0C */	bne lbl_801F659C
/* 801F6594 001F3394  38 60 00 01 */	li r3, 1
/* 801F6598 001F3398  48 00 00 64 */	b lbl_801F65FC
lbl_801F659C:
/* 801F659C 001F339C  80 1F 00 00 */	lwz r0, 0(r31)
/* 801F65A0 001F33A0  7F A4 EB 78 */	mr r4, r29
/* 801F65A4 001F33A4  7F C6 F3 78 */	mr r6, r30
/* 801F65A8 001F33A8  38 A1 00 08 */	addi r5, r1, 8
/* 801F65AC 001F33AC  90 01 00 08 */	stw r0, 8(r1)
/* 801F65B0 001F33B0  38 60 00 D1 */	li r3, 0xd1
/* 801F65B4 001F33B4  4B FF F1 AD */	bl func_801F5760
/* 801F65B8 001F33B8  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 801F65BC 001F33BC  80 61 00 08 */	lwz r3, 8(r1)
/* 801F65C0 001F33C0  2C 00 00 01 */	cmpwi r0, 1
/* 801F65C4 001F33C4  90 7F 00 00 */	stw r3, 0(r31)
/* 801F65C8 001F33C8  41 82 00 30 */	beq lbl_801F65F8
/* 801F65CC 001F33CC  40 80 00 10 */	bge lbl_801F65DC
/* 801F65D0 001F33D0  2C 00 00 00 */	cmpwi r0, 0
/* 801F65D4 001F33D4  40 80 00 14 */	bge lbl_801F65E8
/* 801F65D8 001F33D8  48 00 00 20 */	b lbl_801F65F8
lbl_801F65DC:
/* 801F65DC 001F33DC  2C 00 00 03 */	cmpwi r0, 3
/* 801F65E0 001F33E0  40 80 00 18 */	bge lbl_801F65F8
/* 801F65E4 001F33E4  48 00 00 0C */	b lbl_801F65F0
lbl_801F65E8:
/* 801F65E8 001F33E8  38 60 00 00 */	li r3, 0
/* 801F65EC 001F33EC  48 00 00 10 */	b lbl_801F65FC
lbl_801F65F0:
/* 801F65F0 001F33F0  38 60 00 02 */	li r3, 2
/* 801F65F4 001F33F4  48 00 00 08 */	b lbl_801F65FC
lbl_801F65F8:
/* 801F65F8 001F33F8  38 60 00 01 */	li r3, 1
lbl_801F65FC:
/* 801F65FC 001F33FC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F6600 001F3400  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F6604 001F3404  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F6608 001F3408  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F660C 001F340C  7C 08 03 A6 */	mtlr r0
/* 801F6610 001F3410  38 21 00 20 */	addi r1, r1, 0x20
/* 801F6614 001F3414  4E 80 00 20 */	blr 

.global func_801F6618
func_801F6618:
/* 801F6618 001F3418  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F661C 001F341C  7C 08 02 A6 */	mflr r0
/* 801F6620 001F3420  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F6624 001F3424  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F6628 001F3428  7C BF 2B 78 */	mr r31, r5
/* 801F662C 001F342C  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F6630 001F3430  7C 9E 23 78 */	mr r30, r4
/* 801F6634 001F3434  4B FF FB A5 */	bl GetUseSerialIO
/* 801F6638 001F3438  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 801F663C 001F343C  40 82 00 0C */	bne lbl_801F6648
/* 801F6640 001F3440  38 60 00 01 */	li r3, 1
/* 801F6644 001F3444  48 00 00 78 */	b lbl_801F66BC
lbl_801F6648:
/* 801F6648 001F3448  4B FF CA E9 */	bl GetTRKConnected
/* 801F664C 001F344C  2C 03 00 00 */	cmpwi r3, 0
/* 801F6650 001F3450  40 82 00 0C */	bne lbl_801F665C
/* 801F6654 001F3454  38 60 00 01 */	li r3, 1
/* 801F6658 001F3458  48 00 00 64 */	b lbl_801F66BC
lbl_801F665C:
/* 801F665C 001F345C  80 1F 00 00 */	lwz r0, 0(r31)
/* 801F6660 001F3460  7F C6 F3 78 */	mr r6, r30
/* 801F6664 001F3464  38 A1 00 08 */	addi r5, r1, 8
/* 801F6668 001F3468  38 60 00 D0 */	li r3, 0xd0
/* 801F666C 001F346C  90 01 00 08 */	stw r0, 8(r1)
/* 801F6670 001F3470  38 80 00 01 */	li r4, 1
/* 801F6674 001F3474  4B FF F0 ED */	bl func_801F5760
/* 801F6678 001F3478  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 801F667C 001F347C  80 61 00 08 */	lwz r3, 8(r1)
/* 801F6680 001F3480  2C 00 00 01 */	cmpwi r0, 1
/* 801F6684 001F3484  90 7F 00 00 */	stw r3, 0(r31)
/* 801F6688 001F3488  41 82 00 30 */	beq lbl_801F66B8
/* 801F668C 001F348C  40 80 00 10 */	bge lbl_801F669C
/* 801F6690 001F3490  2C 00 00 00 */	cmpwi r0, 0
/* 801F6694 001F3494  40 80 00 14 */	bge lbl_801F66A8
/* 801F6698 001F3498  48 00 00 20 */	b lbl_801F66B8
lbl_801F669C:
/* 801F669C 001F349C  2C 00 00 03 */	cmpwi r0, 3
/* 801F66A0 001F34A0  40 80 00 18 */	bge lbl_801F66B8
/* 801F66A4 001F34A4  48 00 00 0C */	b lbl_801F66B0
lbl_801F66A8:
/* 801F66A8 001F34A8  38 60 00 00 */	li r3, 0
/* 801F66AC 001F34AC  48 00 00 10 */	b lbl_801F66BC
lbl_801F66B0:
/* 801F66B0 001F34B0  38 60 00 02 */	li r3, 2
/* 801F66B4 001F34B4  48 00 00 08 */	b lbl_801F66BC
lbl_801F66B8:
/* 801F66B8 001F34B8  38 60 00 01 */	li r3, 1
lbl_801F66BC:
/* 801F66BC 001F34BC  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F66C0 001F34C0  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F66C4 001F34C4  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F66C8 001F34C8  7C 08 03 A6 */	mtlr r0
/* 801F66CC 001F34CC  38 21 00 20 */	addi r1, r1, 0x20
/* 801F66D0 001F34D0  4E 80 00 20 */	blr 
/* 801F66D4 001F34D4  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F66D8 001F34D8  7C 08 02 A6 */	mflr r0
/* 801F66DC 001F34DC  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F66E0 001F34E0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F66E4 001F34E4  7C BF 2B 78 */	mr r31, r5
/* 801F66E8 001F34E8  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F66EC 001F34EC  7C 9E 23 78 */	mr r30, r4
/* 801F66F0 001F34F0  4B FF FA E9 */	bl GetUseSerialIO
/* 801F66F4 001F34F4  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 801F66F8 001F34F8  40 82 00 0C */	bne lbl_801F6704
/* 801F66FC 001F34FC  38 60 00 01 */	li r3, 1
/* 801F6700 001F3500  48 00 00 78 */	b lbl_801F6778
lbl_801F6704:
/* 801F6704 001F3504  4B FF CA 2D */	bl GetTRKConnected
/* 801F6708 001F3508  2C 03 00 00 */	cmpwi r3, 0
/* 801F670C 001F350C  40 82 00 0C */	bne lbl_801F6718
/* 801F6710 001F3510  38 60 00 01 */	li r3, 1
/* 801F6714 001F3514  48 00 00 64 */	b lbl_801F6778
lbl_801F6718:
/* 801F6718 001F3518  80 1F 00 00 */	lwz r0, 0(r31)
/* 801F671C 001F351C  7F C6 F3 78 */	mr r6, r30
/* 801F6720 001F3520  38 A1 00 08 */	addi r5, r1, 8
/* 801F6724 001F3524  38 60 00 D1 */	li r3, 0xd1
/* 801F6728 001F3528  90 01 00 08 */	stw r0, 8(r1)
/* 801F672C 001F352C  38 80 00 00 */	li r4, 0
/* 801F6730 001F3530  4B FF F0 31 */	bl func_801F5760
/* 801F6734 001F3534  54 60 06 3E */	clrlwi r0, r3, 0x18
/* 801F6738 001F3538  80 61 00 08 */	lwz r3, 8(r1)
/* 801F673C 001F353C  2C 00 00 01 */	cmpwi r0, 1
/* 801F6740 001F3540  90 7F 00 00 */	stw r3, 0(r31)
/* 801F6744 001F3544  41 82 00 30 */	beq lbl_801F6774
/* 801F6748 001F3548  40 80 00 10 */	bge lbl_801F6758
/* 801F674C 001F354C  2C 00 00 00 */	cmpwi r0, 0
/* 801F6750 001F3550  40 80 00 14 */	bge lbl_801F6764
/* 801F6754 001F3554  48 00 00 20 */	b lbl_801F6774
lbl_801F6758:
/* 801F6758 001F3558  2C 00 00 03 */	cmpwi r0, 3
/* 801F675C 001F355C  40 80 00 18 */	bge lbl_801F6774
/* 801F6760 001F3560  48 00 00 0C */	b lbl_801F676C
lbl_801F6764:
/* 801F6764 001F3564  38 60 00 00 */	li r3, 0
/* 801F6768 001F3568  48 00 00 10 */	b lbl_801F6778
lbl_801F676C:
/* 801F676C 001F356C  38 60 00 02 */	li r3, 2
/* 801F6770 001F3570  48 00 00 08 */	b lbl_801F6778
lbl_801F6774:
/* 801F6774 001F3574  38 60 00 01 */	li r3, 1
lbl_801F6778:
/* 801F6778 001F3578  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F677C 001F357C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F6780 001F3580  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F6784 001F3584  7C 08 03 A6 */	mtlr r0
/* 801F6788 001F3588  38 21 00 20 */	addi r1, r1, 0x20
/* 801F678C 001F358C  4E 80 00 20 */	blr 
lbl_801F6790:
/* 801F6790 001F3590  4E 80 00 20 */	blr 
lbl_801F6794:
/* 801F6794 001F3594  4E 80 00 20 */	blr 
lbl_801F6798:
/* 801F6798 001F3598  7C 08 02 A6 */	mflr r0
/* 801F679C 001F359C  90 01 00 04 */	stw r0, 4(r1)
/* 801F67A0 001F35A0  94 21 FF 88 */	stwu r1, -0x78(r1)
/* 801F67A4 001F35A4  BF 01 00 58 */	stmw r24, 0x58(r1)
/* 801F67A8 001F35A8  3B 43 00 00 */	addi r26, r3, 0
/* 801F67AC 001F35AC  3B 64 00 00 */	addi r27, r4, 0
/* 801F67B0 001F35B0  4B FD DB 61 */	bl OSDisableInterrupts
/* 801F67B4 001F35B4  3B 83 00 00 */	addi r28, r3, 0
/* 801F67B8 001F35B8  3F 20 CC 00 */	lis r25, 0xCC006828@ha
/* 801F67BC 001F35BC  3F E0 40 00 */	lis r31, 0x4000
lbl_801F67C0:
/* 801F67C0 001F35C0  80 19 68 28 */	lwz r0, 0xCC006828@l(r25)
/* 801F67C4 001F35C4  3B D9 68 00 */	addi r30, r25, 0x6800
/* 801F67C8 001F35C8  38 61 00 50 */	addi r3, r1, 0x50
/* 801F67CC 001F35CC  70 00 04 05 */	andi. r0, r0, 0x405
/* 801F67D0 001F35D0  38 80 00 02 */	li r4, 2
/* 801F67D4 001F35D4  38 A0 00 01 */	li r5, 1
/* 801F67D8 001F35D8  60 00 00 C0 */	ori r0, r0, 0xc0
/* 801F67DC 001F35DC  94 1E 00 28 */	stwu r0, 0x28(r30)
/* 801F67E0 001F35E0  93 E1 00 50 */	stw r31, 0x50(r1)
/* 801F67E4 001F35E4  48 00 07 95 */	bl OdemuExi2.DBGEXIImm
/* 801F67E8 001F35E8  7C 60 00 34 */	cntlzw r0, r3
/* 801F67EC 001F35EC  54 18 D9 7E */	srwi r24, r0, 5
lbl_801F67F0:
/* 801F67F0 001F35F0  3B B9 68 00 */	addi r29, r25, 0x6800
/* 801F67F4 001F35F4  84 1D 00 34 */	lwzu r0, 0x34(r29)
/* 801F67F8 001F35F8  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F67FC 001F35FC  40 82 FF F4 */	bne lbl_801F67F0
/* 801F6800 001F3600  38 61 00 54 */	addi r3, r1, 0x54
/* 801F6804 001F3604  38 80 00 04 */	li r4, 4
/* 801F6808 001F3608  38 A0 00 00 */	li r5, 0
/* 801F680C 001F360C  48 00 07 6D */	bl OdemuExi2.DBGEXIImm
lbl_801F6810:
/* 801F6810 001F3610  80 1D 00 00 */	lwz r0, 0(r29)
/* 801F6814 001F3614  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6818 001F3618  40 82 FF F8 */	bne lbl_801F6810
/* 801F681C 001F361C  80 1E 00 00 */	lwz r0, 0(r30)
/* 801F6820 001F3620  70 00 04 05 */	andi. r0, r0, 0x405
/* 801F6824 001F3624  90 1E 00 00 */	stw r0, 0(r30)
/* 801F6828 001F3628  80 01 00 54 */	lwz r0, 0x54(r1)
/* 801F682C 001F362C  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 801F6830 001F3630  40 82 FF 90 */	bne lbl_801F67C0
/* 801F6834 001F3634  88 6D 87 10 */	lbz r3, lbl_SendCount-_SDA_BASE_(r13)
/* 801F6838 001F3638  38 03 00 01 */	addi r0, r3, 1
/* 801F683C 001F363C  98 0D 87 10 */	stb r0, lbl_SendCount-_SDA_BASE_(r13)
/* 801F6840 001F3640  88 0D 87 10 */	lbz r0, lbl_SendCount-_SDA_BASE_(r13)
/* 801F6844 001F3644  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6848 001F3648  41 82 00 0C */	beq lbl_801F6854
/* 801F684C 001F364C  38 60 10 00 */	li r3, 0x1000
/* 801F6850 001F3650  48 00 00 08 */	b lbl_801F6858
lbl_801F6854:
/* 801F6854 001F3654  38 60 00 00 */	li r3, 0
lbl_801F6858:
/* 801F6858 001F3658  38 1B 00 03 */	addi r0, r27, 3
/* 801F685C 001F365C  64 79 00 01 */	oris r25, r3, 1
/* 801F6860 001F3660  54 18 00 3A */	rlwinm r24, r0, 0, 0, 0x1d
/* 801F6864 001F3664  63 39 C0 00 */	ori r25, r25, 0xc000
lbl_801F6868:
/* 801F6868 001F3668  38 79 00 00 */	addi r3, r25, 0
/* 801F686C 001F366C  38 9A 00 00 */	addi r4, r26, 0
/* 801F6870 001F3670  38 B8 00 00 */	addi r5, r24, 0
/* 801F6874 001F3674  48 00 04 A1 */	bl OdemuExi2.DBGWrite
/* 801F6878 001F3678  2C 03 00 00 */	cmpwi r3, 0
/* 801F687C 001F367C  41 82 FF EC */	beq lbl_801F6868
/* 801F6880 001F3680  3F E0 40 00 */	lis r31, 0x4000
lbl_801F6884:
/* 801F6884 001F3684  80 1E 00 00 */	lwz r0, 0(r30)
/* 801F6888 001F3688  38 61 00 4C */	addi r3, r1, 0x4c
/* 801F688C 001F368C  38 80 00 02 */	li r4, 2
/* 801F6890 001F3690  70 00 04 05 */	andi. r0, r0, 0x405
/* 801F6894 001F3694  38 A0 00 01 */	li r5, 1
/* 801F6898 001F3698  60 00 00 C0 */	ori r0, r0, 0xc0
/* 801F689C 001F369C  90 1E 00 00 */	stw r0, 0(r30)
/* 801F68A0 001F36A0  93 E1 00 4C */	stw r31, 0x4c(r1)
/* 801F68A4 001F36A4  48 00 06 D5 */	bl OdemuExi2.DBGEXIImm
/* 801F68A8 001F36A8  7C 60 00 34 */	cntlzw r0, r3
/* 801F68AC 001F36AC  54 1A D9 7E */	srwi r26, r0, 5
lbl_801F68B0:
/* 801F68B0 001F36B0  80 1D 00 00 */	lwz r0, 0(r29)
/* 801F68B4 001F36B4  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F68B8 001F36B8  40 82 FF F8 */	bne lbl_801F68B0
/* 801F68BC 001F36BC  38 61 00 54 */	addi r3, r1, 0x54
/* 801F68C0 001F36C0  38 80 00 04 */	li r4, 4
/* 801F68C4 001F36C4  38 A0 00 00 */	li r5, 0
/* 801F68C8 001F36C8  48 00 06 B1 */	bl OdemuExi2.DBGEXIImm
lbl_801F68CC:
/* 801F68CC 001F36CC  80 1D 00 00 */	lwz r0, 0(r29)
/* 801F68D0 001F36D0  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F68D4 001F36D4  40 82 FF F8 */	bne lbl_801F68CC
/* 801F68D8 001F36D8  80 1E 00 00 */	lwz r0, 0(r30)
/* 801F68DC 001F36DC  70 00 04 05 */	andi. r0, r0, 0x405
/* 801F68E0 001F36E0  90 1E 00 00 */	stw r0, 0(r30)
/* 801F68E4 001F36E4  80 01 00 54 */	lwz r0, 0x54(r1)
/* 801F68E8 001F36E8  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 801F68EC 001F36EC  40 82 FF 98 */	bne lbl_801F6884
/* 801F68F0 001F36F0  88 0D 87 10 */	lbz r0, lbl_SendCount-_SDA_BASE_(r13)
/* 801F68F4 001F36F4  54 00 80 1E */	slwi r0, r0, 0x10
/* 801F68F8 001F36F8  64 00 1F 00 */	oris r0, r0, 0x1f00
/* 801F68FC 001F36FC  7C 00 DB 78 */	or r0, r0, r27
/* 801F6900 001F3700  54 00 00 FE */	clrlwi r0, r0, 3
/* 801F6904 001F3704  64 18 C0 00 */	oris r24, r0, 0xc000
lbl_801F6908:
/* 801F6908 001F3708  80 1E 00 00 */	lwz r0, 0(r30)
/* 801F690C 001F370C  38 61 00 44 */	addi r3, r1, 0x44
/* 801F6910 001F3710  38 80 00 04 */	li r4, 4
/* 801F6914 001F3714  70 00 04 05 */	andi. r0, r0, 0x405
/* 801F6918 001F3718  38 A0 00 01 */	li r5, 1
/* 801F691C 001F371C  60 00 00 C0 */	ori r0, r0, 0xc0
/* 801F6920 001F3720  90 1E 00 00 */	stw r0, 0(r30)
/* 801F6924 001F3724  93 01 00 44 */	stw r24, 0x44(r1)
/* 801F6928 001F3728  48 00 06 51 */	bl OdemuExi2.DBGEXIImm
/* 801F692C 001F372C  7C 60 00 34 */	cntlzw r0, r3
/* 801F6930 001F3730  54 03 D9 7E */	srwi r3, r0, 5
lbl_801F6934:
/* 801F6934 001F3734  80 1D 00 00 */	lwz r0, 0(r29)
/* 801F6938 001F3738  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F693C 001F373C  40 82 FF F8 */	bne lbl_801F6934
/* 801F6940 001F3740  80 1E 00 00 */	lwz r0, 0(r30)
/* 801F6944 001F3744  70 00 04 05 */	andi. r0, r0, 0x405
/* 801F6948 001F3748  2C 03 00 00 */	cmpwi r3, 0
/* 801F694C 001F374C  90 1E 00 00 */	stw r0, 0(r30)
/* 801F6950 001F3750  40 82 FF B8 */	bne lbl_801F6908
/* 801F6954 001F3754  3F 60 40 00 */	lis r27, 0x4000
lbl_801F6958:
/* 801F6958 001F3758  80 1E 00 00 */	lwz r0, 0(r30)
/* 801F695C 001F375C  38 61 00 3C */	addi r3, r1, 0x3c
/* 801F6960 001F3760  38 80 00 02 */	li r4, 2
/* 801F6964 001F3764  70 00 04 05 */	andi. r0, r0, 0x405
/* 801F6968 001F3768  38 A0 00 01 */	li r5, 1
/* 801F696C 001F376C  60 00 00 C0 */	ori r0, r0, 0xc0
/* 801F6970 001F3770  90 1E 00 00 */	stw r0, 0(r30)
/* 801F6974 001F3774  93 61 00 3C */	stw r27, 0x3c(r1)
/* 801F6978 001F3778  48 00 06 01 */	bl OdemuExi2.DBGEXIImm
/* 801F697C 001F377C  7C 60 00 34 */	cntlzw r0, r3
/* 801F6980 001F3780  54 1A D9 7E */	srwi r26, r0, 5
lbl_801F6984:
/* 801F6984 001F3784  80 1D 00 00 */	lwz r0, 0(r29)
/* 801F6988 001F3788  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F698C 001F378C  40 82 FF F8 */	bne lbl_801F6984
/* 801F6990 001F3790  38 61 00 54 */	addi r3, r1, 0x54
/* 801F6994 001F3794  38 80 00 04 */	li r4, 4
/* 801F6998 001F3798  38 A0 00 00 */	li r5, 0
/* 801F699C 001F379C  48 00 05 DD */	bl OdemuExi2.DBGEXIImm
/* 801F69A0 001F37A0  7C 60 00 34 */	cntlzw r0, r3
/* 801F69A4 001F37A4  54 00 D9 7E */	srwi r0, r0, 5
/* 801F69A8 001F37A8  7F 43 03 78 */	or r3, r26, r0
lbl_801F69AC:
/* 801F69AC 001F37AC  80 1D 00 00 */	lwz r0, 0(r29)
/* 801F69B0 001F37B0  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F69B4 001F37B4  40 82 FF F8 */	bne lbl_801F69AC
/* 801F69B8 001F37B8  80 1E 00 00 */	lwz r0, 0(r30)
/* 801F69BC 001F37BC  70 00 04 05 */	andi. r0, r0, 0x405
/* 801F69C0 001F37C0  2C 03 00 00 */	cmpwi r3, 0
/* 801F69C4 001F37C4  90 1E 00 00 */	stw r0, 0(r30)
/* 801F69C8 001F37C8  40 82 FF 90 */	bne lbl_801F6958
/* 801F69CC 001F37CC  80 01 00 54 */	lwz r0, 0x54(r1)
/* 801F69D0 001F37D0  54 00 07 BD */	rlwinm. r0, r0, 0, 0x1e, 0x1e
/* 801F69D4 001F37D4  40 82 FF 84 */	bne lbl_801F6958
/* 801F69D8 001F37D8  7F 83 E3 78 */	mr r3, r28
/* 801F69DC 001F37DC  4B FD D9 5D */	bl OSRestoreInterrupts
/* 801F69E0 001F37E0  BB 01 00 58 */	lmw r24, 0x58(r1)
/* 801F69E4 001F37E4  38 60 00 00 */	li r3, 0
/* 801F69E8 001F37E8  80 01 00 7C */	lwz r0, 0x7c(r1)
/* 801F69EC 001F37EC  38 21 00 78 */	addi r1, r1, 0x78
/* 801F69F0 001F37F0  7C 08 03 A6 */	mtlr r0
/* 801F69F4 001F37F4  4E 80 00 20 */	blr 
lbl_801F69F8:
/* 801F69F8 001F37F8  7C 08 02 A6 */	mflr r0
/* 801F69FC 001F37FC  90 01 00 04 */	stw r0, 4(r1)
/* 801F6A00 001F3800  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F6A04 001F3804  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F6A08 001F3808  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F6A0C 001F380C  3B C4 00 00 */	addi r30, r4, 0
/* 801F6A10 001F3810  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F6A14 001F3814  3B A3 00 00 */	addi r29, r3, 0
/* 801F6A18 001F3818  4B FD D8 F9 */	bl OSDisableInterrupts
/* 801F6A1C 001F381C  80 0D 9D C0 */	lwz r0, lbl_SendMailData-_SDA_BASE_(r13)
/* 801F6A20 001F3820  3B E3 00 00 */	addi r31, r3, 0
/* 801F6A24 001F3824  54 00 03 DF */	rlwinm. r0, r0, 0, 0xf, 0xf
/* 801F6A28 001F3828  41 82 00 0C */	beq lbl_801F6A34
/* 801F6A2C 001F382C  38 60 10 00 */	li r3, 0x1000
/* 801F6A30 001F3830  48 00 00 08 */	b lbl_801F6A38
lbl_801F6A34:
/* 801F6A34 001F3834  38 60 00 00 */	li r3, 0
lbl_801F6A38:
/* 801F6A38 001F3838  3C 63 00 02 */	addis r3, r3, 2
/* 801F6A3C 001F383C  38 1E 00 03 */	addi r0, r30, 3
/* 801F6A40 001F3840  38 9D 00 00 */	addi r4, r29, 0
/* 801F6A44 001F3844  54 05 00 3A */	rlwinm r5, r0, 0, 0, 0x1d
/* 801F6A48 001F3848  38 63 E0 00 */	addi r3, r3, -8192
/* 801F6A4C 001F384C  48 00 03 A5 */	bl OdemuExi2.DBGRead
/* 801F6A50 001F3850  38 00 00 00 */	li r0, 0
/* 801F6A54 001F3854  90 0D 9D C4 */	stw r0, lbl_RecvDataLeng-_SDA_BASE_(r13)
/* 801F6A58 001F3858  7F E3 FB 78 */	mr r3, r31
/* 801F6A5C 001F385C  98 0D 9D CC */	stb r0, lbl_EXIInputFlag-_SDA_BASE_(r13)
/* 801F6A60 001F3860  4B FD D8 D9 */	bl OSRestoreInterrupts
/* 801F6A64 001F3864  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F6A68 001F3868  38 60 00 00 */	li r3, 0
/* 801F6A6C 001F386C  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F6A70 001F3870  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F6A74 001F3874  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F6A78 001F3878  38 21 00 20 */	addi r1, r1, 0x20
/* 801F6A7C 001F387C  7C 08 03 A6 */	mtlr r0
/* 801F6A80 001F3880  4E 80 00 20 */	blr 
lbl_801F6A84:
/* 801F6A84 001F3884  7C 08 02 A6 */	mflr r0
/* 801F6A88 001F3888  38 60 00 00 */	li r3, 0
/* 801F6A8C 001F388C  90 01 00 04 */	stw r0, 4(r1)
/* 801F6A90 001F3890  94 21 FF E8 */	stwu r1, -0x18(r1)
/* 801F6A94 001F3894  93 E1 00 14 */	stw r31, 0x14(r1)
/* 801F6A98 001F3898  80 0D 9D C4 */	lwz r0, lbl_RecvDataLeng-_SDA_BASE_(r13)
/* 801F6A9C 001F389C  98 6D 9D CC */	stb r3, lbl_EXIInputFlag-_SDA_BASE_(r13)
/* 801F6AA0 001F38A0  2C 00 00 00 */	cmpwi r0, 0
/* 801F6AA4 001F38A4  40 82 00 64 */	bne lbl_801F6B08
/* 801F6AA8 001F38A8  4B FD D8 69 */	bl OSDisableInterrupts
/* 801F6AAC 001F38AC  3B E3 00 00 */	addi r31, r3, 0
/* 801F6AB0 001F38B0  38 61 00 08 */	addi r3, r1, 8
/* 801F6AB4 001F38B4  48 00 01 B5 */	bl OdemuExi2.DBGReadStatus
/* 801F6AB8 001F38B8  80 01 00 08 */	lwz r0, 8(r1)
/* 801F6ABC 001F38BC  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6AC0 001F38C0  41 82 00 40 */	beq lbl_801F6B00
/* 801F6AC4 001F38C4  38 61 00 08 */	addi r3, r1, 8
/* 801F6AC8 001F38C8  48 00 04 05 */	bl OdemuExi2.DBGReadMailbox
/* 801F6ACC 001F38CC  80 01 00 08 */	lwz r0, 8(r1)
/* 801F6AD0 001F38D0  54 00 00 FE */	clrlwi r0, r0, 3
/* 801F6AD4 001F38D4  90 01 00 08 */	stw r0, 8(r1)
/* 801F6AD8 001F38D8  80 81 00 08 */	lwz r4, 8(r1)
/* 801F6ADC 001F38DC  54 83 00 CE */	rlwinm r3, r4, 0, 3, 7
/* 801F6AE0 001F38E0  3C 03 E1 00 */	addis r0, r3, 0xe100
/* 801F6AE4 001F38E4  28 00 00 00 */	cmplwi r0, 0
/* 801F6AE8 001F38E8  40 82 00 18 */	bne lbl_801F6B00
/* 801F6AEC 001F38EC  54 83 04 7E */	clrlwi r3, r4, 0x11
/* 801F6AF0 001F38F0  90 8D 9D C0 */	stw r4, lbl_SendMailData-_SDA_BASE_(r13)
/* 801F6AF4 001F38F4  38 00 00 01 */	li r0, 1
/* 801F6AF8 001F38F8  90 6D 9D C4 */	stw r3, lbl_RecvDataLeng-_SDA_BASE_(r13)
/* 801F6AFC 001F38FC  98 0D 9D CC */	stb r0, lbl_EXIInputFlag-_SDA_BASE_(r13)
lbl_801F6B00:
/* 801F6B00 001F3900  7F E3 FB 78 */	mr r3, r31
/* 801F6B04 001F3904  4B FD D8 35 */	bl OSRestoreInterrupts
lbl_801F6B08:
/* 801F6B08 001F3908  80 6D 9D C4 */	lwz r3, lbl_RecvDataLeng-_SDA_BASE_(r13)
/* 801F6B0C 001F390C  80 01 00 1C */	lwz r0, 0x1c(r1)
/* 801F6B10 001F3910  83 E1 00 14 */	lwz r31, 0x14(r1)
/* 801F6B14 001F3914  38 21 00 18 */	addi r1, r1, 0x18
/* 801F6B18 001F3918  7C 08 03 A6 */	mtlr r0
/* 801F6B1C 001F391C  4E 80 00 20 */	blr 
lbl_801F6B20:
/* 801F6B20 001F3920  7C 08 02 A6 */	mflr r0
/* 801F6B24 001F3924  3C 60 00 02 */	lis r3, 0x00018000@ha
/* 801F6B28 001F3928  90 01 00 04 */	stw r0, 4(r1)
/* 801F6B2C 001F392C  38 63 80 00 */	addi r3, r3, 0x00018000@l
/* 801F6B30 001F3930  94 21 FF F8 */	stwu r1, -8(r1)
/* 801F6B34 001F3934  4B FD DB A5 */	bl __OSMaskInterrupts
/* 801F6B38 001F3938  38 60 00 40 */	li r3, 0x40
/* 801F6B3C 001F393C  4B FD DB 9D */	bl __OSMaskInterrupts
/* 801F6B40 001F3940  3C 60 80 1F */	lis r3, lbl_801F6C2C@ha
/* 801F6B44 001F3944  38 03 6C 2C */	addi r0, r3, lbl_801F6C2C@l
/* 801F6B48 001F3948  3C 60 80 1F */	lis r3, lbl_801F6BEC@ha
/* 801F6B4C 001F394C  90 0D 9D BC */	stw r0, lbl_DBGCallback-_SDA_BASE_(r13)
/* 801F6B50 001F3950  38 83 6B EC */	addi r4, r3, lbl_801F6BEC@l
/* 801F6B54 001F3954  38 60 00 19 */	li r3, 0x19
/* 801F6B58 001F3958  4B FD D8 05 */	bl __OSSetInterruptHandler
/* 801F6B5C 001F395C  38 60 00 40 */	li r3, 0x40
/* 801F6B60 001F3960  4B FD DC 01 */	bl __OSUnmaskInterrupts
/* 801F6B64 001F3964  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F6B68 001F3968  38 21 00 08 */	addi r1, r1, 8
/* 801F6B6C 001F396C  7C 08 03 A6 */	mtlr r0
/* 801F6B70 001F3970  4E 80 00 20 */	blr 
lbl_801F6B74:
/* 801F6B74 001F3974  7C 08 02 A6 */	mflr r0
/* 801F6B78 001F3978  90 01 00 04 */	stw r0, 4(r1)
/* 801F6B7C 001F397C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 801F6B80 001F3980  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 801F6B84 001F3984  93 C1 00 18 */	stw r30, 0x18(r1)
/* 801F6B88 001F3988  3B C4 00 00 */	addi r30, r4, 0
/* 801F6B8C 001F398C  93 A1 00 14 */	stw r29, 0x14(r1)
/* 801F6B90 001F3990  3B A3 00 00 */	addi r29, r3, 0
/* 801F6B94 001F3994  4B FD D7 7D */	bl OSDisableInterrupts
/* 801F6B98 001F3998  38 0D 9D CC */	addi r0, r13, lbl_EXIInputFlag-_SDA_BASE_
/* 801F6B9C 001F399C  90 0D 9D C8 */	stw r0, lbl_pEXIInputFlag-_SDA_BASE_(r13)
/* 801F6BA0 001F39A0  3C 80 00 02 */	lis r4, 0x00018000@ha
/* 801F6BA4 001F39A4  3B E3 00 00 */	addi r31, r3, 0
/* 801F6BA8 001F39A8  80 0D 9D C8 */	lwz r0, lbl_pEXIInputFlag-_SDA_BASE_(r13)
/* 801F6BAC 001F39AC  38 64 80 00 */	addi r3, r4, 0x00018000@l
/* 801F6BB0 001F39B0  90 1D 00 00 */	stw r0, 0(r29)
/* 801F6BB4 001F39B4  93 CD 9D B8 */	stw r30, lbl_MTRCallback-_SDA_BASE_(r13)
/* 801F6BB8 001F39B8  4B FD DB 21 */	bl __OSMaskInterrupts
/* 801F6BBC 001F39BC  3C 60 CC 00 */	lis r3, 0xCC006828@ha
/* 801F6BC0 001F39C0  38 00 00 00 */	li r0, 0
/* 801F6BC4 001F39C4  90 03 68 28 */	stw r0, 0xCC006828@l(r3)
/* 801F6BC8 001F39C8  7F E3 FB 78 */	mr r3, r31
/* 801F6BCC 001F39CC  4B FD D7 6D */	bl OSRestoreInterrupts
/* 801F6BD0 001F39D0  80 01 00 24 */	lwz r0, 0x24(r1)
/* 801F6BD4 001F39D4  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 801F6BD8 001F39D8  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 801F6BDC 001F39DC  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 801F6BE0 001F39E0  38 21 00 20 */	addi r1, r1, 0x20
/* 801F6BE4 001F39E4  7C 08 03 A6 */	mtlr r0
/* 801F6BE8 001F39E8  4E 80 00 20 */	blr 
lbl_801F6BEC:
/* 801F6BEC 001F39EC  7C 08 02 A6 */	mflr r0
/* 801F6BF0 001F39F0  3C A0 CC 00 */	lis r5, 0xCC003000@ha
/* 801F6BF4 001F39F4  90 01 00 04 */	stw r0, 4(r1)
/* 801F6BF8 001F39F8  38 00 10 00 */	li r0, 0x1000
/* 801F6BFC 001F39FC  94 21 FF F8 */	stwu r1, -8(r1)
/* 801F6C00 001F3A00  81 8D 9D BC */	lwz r12, lbl_DBGCallback-_SDA_BASE_(r13)
/* 801F6C04 001F3A04  90 05 30 00 */	stw r0, 0xCC003000@l(r5)
/* 801F6C08 001F3A08  28 0C 00 00 */	cmplwi r12, 0
/* 801F6C0C 001F3A0C  41 82 00 10 */	beq lbl_801F6C1C
/* 801F6C10 001F3A10  7D 88 03 A6 */	mtlr r12
/* 801F6C14 001F3A14  7C 63 07 34 */	extsh r3, r3
/* 801F6C18 001F3A18  4E 80 00 21 */	blrl 
lbl_801F6C1C:
/* 801F6C1C 001F3A1C  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F6C20 001F3A20  38 21 00 08 */	addi r1, r1, 8
/* 801F6C24 001F3A24  7C 08 03 A6 */	mtlr r0
/* 801F6C28 001F3A28  4E 80 00 20 */	blr 
lbl_801F6C2C:
/* 801F6C2C 001F3A2C  7C 08 02 A6 */	mflr r0
/* 801F6C30 001F3A30  90 01 00 04 */	stw r0, 4(r1)
/* 801F6C34 001F3A34  38 00 00 01 */	li r0, 1
/* 801F6C38 001F3A38  94 21 FF F8 */	stwu r1, -8(r1)
/* 801F6C3C 001F3A3C  81 8D 9D B8 */	lwz r12, lbl_MTRCallback-_SDA_BASE_(r13)
/* 801F6C40 001F3A40  98 0D 9D CC */	stb r0, lbl_EXIInputFlag-_SDA_BASE_(r13)
/* 801F6C44 001F3A44  28 0C 00 00 */	cmplwi r12, 0
/* 801F6C48 001F3A48  41 82 00 10 */	beq lbl_801F6C58
/* 801F6C4C 001F3A4C  7D 88 03 A6 */	mtlr r12
/* 801F6C50 001F3A50  38 60 00 00 */	li r3, 0
/* 801F6C54 001F3A54  4E 80 00 21 */	blrl 
lbl_801F6C58:
/* 801F6C58 001F3A58  80 01 00 0C */	lwz r0, 0xc(r1)
/* 801F6C5C 001F3A5C  38 21 00 08 */	addi r1, r1, 8
/* 801F6C60 001F3A60  7C 08 03 A6 */	mtlr r0
/* 801F6C64 001F3A64  4E 80 00 20 */	blr 

.global OdemuExi2.DBGReadStatus
OdemuExi2.DBGReadStatus:
/* 801F6C68 001F3A68  7C 08 02 A6 */	mflr r0
/* 801F6C6C 001F3A6C  38 80 00 02 */	li r4, 2
/* 801F6C70 001F3A70  90 01 00 04 */	stw r0, 4(r1)
/* 801F6C74 001F3A74  3C 00 40 00 */	lis r0, 0x4000
/* 801F6C78 001F3A78  94 21 FF C8 */	stwu r1, -0x38(r1)
/* 801F6C7C 001F3A7C  BF 61 00 24 */	stmw r27, 0x24(r1)
/* 801F6C80 001F3A80  3F C0 CC 00 */	lis r30, 0xCC006800@ha
/* 801F6C84 001F3A84  3B 63 00 00 */	addi r27, r3, 0
/* 801F6C88 001F3A88  3B BE 68 00 */	addi r29, r30, 0xCC006800@l
/* 801F6C8C 001F3A8C  38 61 00 18 */	addi r3, r1, 0x18
/* 801F6C90 001F3A90  80 BE 68 28 */	lwz r5, 0x6828(r30)
/* 801F6C94 001F3A94  70 A5 04 05 */	andi. r5, r5, 0x405
/* 801F6C98 001F3A98  60 A5 00 C0 */	ori r5, r5, 0xc0
/* 801F6C9C 001F3A9C  94 BD 00 28 */	stwu r5, 0x28(r29)
/* 801F6CA0 001F3AA0  38 A0 00 01 */	li r5, 1
/* 801F6CA4 001F3AA4  90 01 00 18 */	stw r0, 0x18(r1)
/* 801F6CA8 001F3AA8  48 00 02 D1 */	bl OdemuExi2.DBGEXIImm
/* 801F6CAC 001F3AAC  7C 60 00 34 */	cntlzw r0, r3
/* 801F6CB0 001F3AB0  54 1F D9 7E */	srwi r31, r0, 5
lbl_801F6CB4:
/* 801F6CB4 001F3AB4  3B 9E 68 00 */	addi r28, r30, 0x6800
/* 801F6CB8 001F3AB8  84 1C 00 34 */	lwzu r0, 0x34(r28)
/* 801F6CBC 001F3ABC  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6CC0 001F3AC0  40 82 FF F4 */	bne lbl_801F6CB4
/* 801F6CC4 001F3AC4  38 7B 00 00 */	addi r3, r27, 0
/* 801F6CC8 001F3AC8  38 80 00 04 */	li r4, 4
/* 801F6CCC 001F3ACC  38 A0 00 00 */	li r5, 0
/* 801F6CD0 001F3AD0  48 00 02 A9 */	bl OdemuExi2.DBGEXIImm
/* 801F6CD4 001F3AD4  7C 60 00 34 */	cntlzw r0, r3
/* 801F6CD8 001F3AD8  54 00 D9 7E */	srwi r0, r0, 5
/* 801F6CDC 001F3ADC  7F E3 03 78 */	or r3, r31, r0
lbl_801F6CE0:
/* 801F6CE0 001F3AE0  80 1C 00 00 */	lwz r0, 0(r28)
/* 801F6CE4 001F3AE4  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6CE8 001F3AE8  40 82 FF F8 */	bne lbl_801F6CE0
/* 801F6CEC 001F3AEC  80 9D 00 00 */	lwz r4, 0(r29)
/* 801F6CF0 001F3AF0  7C 60 00 34 */	cntlzw r0, r3
/* 801F6CF4 001F3AF4  54 03 D9 7E */	srwi r3, r0, 5
/* 801F6CF8 001F3AF8  70 80 04 05 */	andi. r0, r4, 0x405
/* 801F6CFC 001F3AFC  90 1D 00 00 */	stw r0, 0(r29)
/* 801F6D00 001F3B00  BB 61 00 24 */	lmw r27, 0x24(r1)
/* 801F6D04 001F3B04  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 801F6D08 001F3B08  38 21 00 38 */	addi r1, r1, 0x38
/* 801F6D0C 001F3B0C  7C 08 03 A6 */	mtlr r0
/* 801F6D10 001F3B10  4E 80 00 20 */	blr 

.global OdemuExi2.DBGWrite
OdemuExi2.DBGWrite:
/* 801F6D14 001F3B14  7C 08 02 A6 */	mflr r0
/* 801F6D18 001F3B18  90 01 00 04 */	stw r0, 4(r1)
/* 801F6D1C 001F3B1C  54 60 41 EA */	rlwinm r0, r3, 8, 7, 0x15
/* 801F6D20 001F3B20  64 00 A0 00 */	oris r0, r0, 0xa000
/* 801F6D24 001F3B24  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801F6D28 001F3B28  BF 41 00 28 */	stmw r26, 0x28(r1)
/* 801F6D2C 001F3B2C  3F A0 CC 00 */	lis r29, 0xCC006800@ha
/* 801F6D30 001F3B30  3B C5 00 00 */	addi r30, r5, 0
/* 801F6D34 001F3B34  3B 44 00 00 */	addi r26, r4, 0
/* 801F6D38 001F3B38  3B FD 68 00 */	addi r31, r29, 0xCC006800@l
/* 801F6D3C 001F3B3C  38 61 00 24 */	addi r3, r1, 0x24
/* 801F6D40 001F3B40  38 80 00 04 */	li r4, 4
/* 801F6D44 001F3B44  38 A0 00 01 */	li r5, 1
/* 801F6D48 001F3B48  80 DD 68 28 */	lwz r6, 0x6828(r29)
/* 801F6D4C 001F3B4C  70 C6 04 05 */	andi. r6, r6, 0x405
/* 801F6D50 001F3B50  60 C6 00 C0 */	ori r6, r6, 0xc0
/* 801F6D54 001F3B54  94 DF 00 28 */	stwu r6, 0x28(r31)
/* 801F6D58 001F3B58  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F6D5C 001F3B5C  48 00 02 1D */	bl OdemuExi2.DBGEXIImm
/* 801F6D60 001F3B60  7C 60 00 34 */	cntlzw r0, r3
/* 801F6D64 001F3B64  54 00 D9 7E */	srwi r0, r0, 5
/* 801F6D68 001F3B68  7C 1B 03 78 */	mr r27, r0
lbl_801F6D6C:
/* 801F6D6C 001F3B6C  3B 9D 68 00 */	addi r28, r29, 0x6800
/* 801F6D70 001F3B70  84 1C 00 34 */	lwzu r0, 0x34(r28)
/* 801F6D74 001F3B74  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6D78 001F3B78  40 82 FF F4 */	bne lbl_801F6D6C
/* 801F6D7C 001F3B7C  48 00 00 44 */	b lbl_801F6DC0
lbl_801F6D80:
/* 801F6D80 001F3B80  80 1A 00 00 */	lwz r0, 0(r26)
/* 801F6D84 001F3B84  38 61 00 20 */	addi r3, r1, 0x20
/* 801F6D88 001F3B88  38 80 00 04 */	li r4, 4
/* 801F6D8C 001F3B8C  90 01 00 20 */	stw r0, 0x20(r1)
/* 801F6D90 001F3B90  38 A0 00 01 */	li r5, 1
/* 801F6D94 001F3B94  3B 5A 00 04 */	addi r26, r26, 4
/* 801F6D98 001F3B98  48 00 01 E1 */	bl OdemuExi2.DBGEXIImm
/* 801F6D9C 001F3B9C  7C 60 00 34 */	cntlzw r0, r3
/* 801F6DA0 001F3BA0  54 00 D9 7E */	srwi r0, r0, 5
/* 801F6DA4 001F3BA4  7F 7B 03 78 */	or r27, r27, r0
lbl_801F6DA8:
/* 801F6DA8 001F3BA8  80 1C 00 00 */	lwz r0, 0(r28)
/* 801F6DAC 001F3BAC  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6DB0 001F3BB0  40 82 FF F8 */	bne lbl_801F6DA8
/* 801F6DB4 001F3BB4  37 DE FF FC */	addic. r30, r30, -4
/* 801F6DB8 001F3BB8  40 80 00 08 */	bge lbl_801F6DC0
/* 801F6DBC 001F3BBC  3B C0 00 00 */	li r30, 0
lbl_801F6DC0:
/* 801F6DC0 001F3BC0  2C 1E 00 00 */	cmpwi r30, 0
/* 801F6DC4 001F3BC4  40 82 FF BC */	bne lbl_801F6D80
/* 801F6DC8 001F3BC8  80 9F 00 00 */	lwz r4, 0(r31)
/* 801F6DCC 001F3BCC  7F 60 00 34 */	cntlzw r0, r27
/* 801F6DD0 001F3BD0  54 03 D9 7E */	srwi r3, r0, 5
/* 801F6DD4 001F3BD4  70 80 04 05 */	andi. r0, r4, 0x405
/* 801F6DD8 001F3BD8  90 1F 00 00 */	stw r0, 0(r31)
/* 801F6DDC 001F3BDC  BB 41 00 28 */	lmw r26, 0x28(r1)
/* 801F6DE0 001F3BE0  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801F6DE4 001F3BE4  38 21 00 40 */	addi r1, r1, 0x40
/* 801F6DE8 001F3BE8  7C 08 03 A6 */	mtlr r0
/* 801F6DEC 001F3BEC  4E 80 00 20 */	blr 

.global OdemuExi2.DBGRead
OdemuExi2.DBGRead:
/* 801F6DF0 001F3BF0  7C 08 02 A6 */	mflr r0
/* 801F6DF4 001F3BF4  90 01 00 04 */	stw r0, 4(r1)
/* 801F6DF8 001F3BF8  54 60 41 EA */	rlwinm r0, r3, 8, 7, 0x15
/* 801F6DFC 001F3BFC  64 00 20 00 */	oris r0, r0, 0x2000
/* 801F6E00 001F3C00  94 21 FF C0 */	stwu r1, -0x40(r1)
/* 801F6E04 001F3C04  BF 41 00 28 */	stmw r26, 0x28(r1)
/* 801F6E08 001F3C08  3F A0 CC 00 */	lis r29, 0xCC006800@ha
/* 801F6E0C 001F3C0C  3B C5 00 00 */	addi r30, r5, 0
/* 801F6E10 001F3C10  3B 44 00 00 */	addi r26, r4, 0
/* 801F6E14 001F3C14  3B FD 68 00 */	addi r31, r29, 0xCC006800@l
/* 801F6E18 001F3C18  38 61 00 24 */	addi r3, r1, 0x24
/* 801F6E1C 001F3C1C  38 80 00 04 */	li r4, 4
/* 801F6E20 001F3C20  38 A0 00 01 */	li r5, 1
/* 801F6E24 001F3C24  80 DD 68 28 */	lwz r6, 0x6828(r29)
/* 801F6E28 001F3C28  70 C6 04 05 */	andi. r6, r6, 0x405
/* 801F6E2C 001F3C2C  60 C6 00 C0 */	ori r6, r6, 0xc0
/* 801F6E30 001F3C30  94 DF 00 28 */	stwu r6, 0x28(r31)
/* 801F6E34 001F3C34  90 01 00 24 */	stw r0, 0x24(r1)
/* 801F6E38 001F3C38  48 00 01 41 */	bl OdemuExi2.DBGEXIImm
/* 801F6E3C 001F3C3C  7C 60 00 34 */	cntlzw r0, r3
/* 801F6E40 001F3C40  54 00 D9 7E */	srwi r0, r0, 5
/* 801F6E44 001F3C44  7C 1B 03 78 */	mr r27, r0
lbl_801F6E48:
/* 801F6E48 001F3C48  3B 9D 68 00 */	addi r28, r29, 0x6800
/* 801F6E4C 001F3C4C  84 1C 00 34 */	lwzu r0, 0x34(r28)
/* 801F6E50 001F3C50  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6E54 001F3C54  40 82 FF F4 */	bne lbl_801F6E48
/* 801F6E58 001F3C58  48 00 00 44 */	b lbl_801F6E9C
lbl_801F6E5C:
/* 801F6E5C 001F3C5C  38 61 00 20 */	addi r3, r1, 0x20
/* 801F6E60 001F3C60  38 80 00 04 */	li r4, 4
/* 801F6E64 001F3C64  38 A0 00 00 */	li r5, 0
/* 801F6E68 001F3C68  48 00 01 11 */	bl OdemuExi2.DBGEXIImm
/* 801F6E6C 001F3C6C  7C 60 00 34 */	cntlzw r0, r3
/* 801F6E70 001F3C70  54 00 D9 7E */	srwi r0, r0, 5
/* 801F6E74 001F3C74  7F 7B 03 78 */	or r27, r27, r0
lbl_801F6E78:
/* 801F6E78 001F3C78  80 1C 00 00 */	lwz r0, 0(r28)
/* 801F6E7C 001F3C7C  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6E80 001F3C80  40 82 FF F8 */	bne lbl_801F6E78
/* 801F6E84 001F3C84  80 01 00 20 */	lwz r0, 0x20(r1)
/* 801F6E88 001F3C88  37 DE FF FC */	addic. r30, r30, -4
/* 801F6E8C 001F3C8C  90 1A 00 00 */	stw r0, 0(r26)
/* 801F6E90 001F3C90  3B 5A 00 04 */	addi r26, r26, 4
/* 801F6E94 001F3C94  40 80 00 08 */	bge lbl_801F6E9C
/* 801F6E98 001F3C98  3B C0 00 00 */	li r30, 0
lbl_801F6E9C:
/* 801F6E9C 001F3C9C  2C 1E 00 00 */	cmpwi r30, 0
/* 801F6EA0 001F3CA0  40 82 FF BC */	bne lbl_801F6E5C
/* 801F6EA4 001F3CA4  80 9F 00 00 */	lwz r4, 0(r31)
/* 801F6EA8 001F3CA8  7F 60 00 34 */	cntlzw r0, r27
/* 801F6EAC 001F3CAC  54 03 D9 7E */	srwi r3, r0, 5
/* 801F6EB0 001F3CB0  70 80 04 05 */	andi. r0, r4, 0x405
/* 801F6EB4 001F3CB4  90 1F 00 00 */	stw r0, 0(r31)
/* 801F6EB8 001F3CB8  BB 41 00 28 */	lmw r26, 0x28(r1)
/* 801F6EBC 001F3CBC  80 01 00 44 */	lwz r0, 0x44(r1)
/* 801F6EC0 001F3CC0  38 21 00 40 */	addi r1, r1, 0x40
/* 801F6EC4 001F3CC4  7C 08 03 A6 */	mtlr r0
/* 801F6EC8 001F3CC8  4E 80 00 20 */	blr 

.global OdemuExi2.DBGReadMailbox
OdemuExi2.DBGReadMailbox:
/* 801F6ECC 001F3CCC  7C 08 02 A6 */	mflr r0
/* 801F6ED0 001F3CD0  38 80 00 02 */	li r4, 2
/* 801F6ED4 001F3CD4  90 01 00 04 */	stw r0, 4(r1)
/* 801F6ED8 001F3CD8  3C 00 60 00 */	lis r0, 0x6000
/* 801F6EDC 001F3CDC  94 21 FF C8 */	stwu r1, -0x38(r1)
/* 801F6EE0 001F3CE0  BF 61 00 24 */	stmw r27, 0x24(r1)
/* 801F6EE4 001F3CE4  3F C0 CC 00 */	lis r30, 0xCC006800@ha
/* 801F6EE8 001F3CE8  3B 63 00 00 */	addi r27, r3, 0
/* 801F6EEC 001F3CEC  3B BE 68 00 */	addi r29, r30, 0xCC006800@l
/* 801F6EF0 001F3CF0  38 61 00 18 */	addi r3, r1, 0x18
/* 801F6EF4 001F3CF4  80 BE 68 28 */	lwz r5, 0x6828(r30)
/* 801F6EF8 001F3CF8  70 A5 04 05 */	andi. r5, r5, 0x405
/* 801F6EFC 001F3CFC  60 A5 00 C0 */	ori r5, r5, 0xc0
/* 801F6F00 001F3D00  94 BD 00 28 */	stwu r5, 0x28(r29)
/* 801F6F04 001F3D04  38 A0 00 01 */	li r5, 1
/* 801F6F08 001F3D08  90 01 00 18 */	stw r0, 0x18(r1)
/* 801F6F0C 001F3D0C  48 00 00 6D */	bl OdemuExi2.DBGEXIImm
/* 801F6F10 001F3D10  7C 60 00 34 */	cntlzw r0, r3
/* 801F6F14 001F3D14  54 1F D9 7E */	srwi r31, r0, 5
lbl_801F6F18:
/* 801F6F18 001F3D18  3B 9E 68 00 */	addi r28, r30, 0x6800
/* 801F6F1C 001F3D1C  84 1C 00 34 */	lwzu r0, 0x34(r28)
/* 801F6F20 001F3D20  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6F24 001F3D24  40 82 FF F4 */	bne lbl_801F6F18
/* 801F6F28 001F3D28  38 7B 00 00 */	addi r3, r27, 0
/* 801F6F2C 001F3D2C  38 80 00 04 */	li r4, 4
/* 801F6F30 001F3D30  38 A0 00 00 */	li r5, 0
/* 801F6F34 001F3D34  48 00 00 45 */	bl OdemuExi2.DBGEXIImm
/* 801F6F38 001F3D38  7C 60 00 34 */	cntlzw r0, r3
/* 801F6F3C 001F3D3C  54 00 D9 7E */	srwi r0, r0, 5
/* 801F6F40 001F3D40  7F E3 03 78 */	or r3, r31, r0
lbl_801F6F44:
/* 801F6F44 001F3D44  80 1C 00 00 */	lwz r0, 0(r28)
/* 801F6F48 001F3D48  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F6F4C 001F3D4C  40 82 FF F8 */	bne lbl_801F6F44
/* 801F6F50 001F3D50  80 9D 00 00 */	lwz r4, 0(r29)
/* 801F6F54 001F3D54  7C 60 00 34 */	cntlzw r0, r3
/* 801F6F58 001F3D58  54 03 D9 7E */	srwi r3, r0, 5
/* 801F6F5C 001F3D5C  70 80 04 05 */	andi. r0, r4, 0x405
/* 801F6F60 001F3D60  90 1D 00 00 */	stw r0, 0(r29)
/* 801F6F64 001F3D64  BB 61 00 24 */	lmw r27, 0x24(r1)
/* 801F6F68 001F3D68  80 01 00 3C */	lwz r0, 0x3c(r1)
/* 801F6F6C 001F3D6C  38 21 00 38 */	addi r1, r1, 0x38
/* 801F6F70 001F3D70  7C 08 03 A6 */	mtlr r0
/* 801F6F74 001F3D74  4E 80 00 20 */	blr 

.global OdemuExi2.DBGEXIImm
OdemuExi2.DBGEXIImm:
/* 801F6F78 001F3D78  94 21 FF B8 */	stwu r1, -0x48(r1)
/* 801F6F7C 001F3D7C  28 05 00 00 */	cmplwi r5, 0
/* 801F6F80 001F3D80  BE C1 00 20 */	stmw r22, 0x20(r1)
/* 801F6F84 001F3D84  41 82 01 38 */	beq lbl_801F70BC
/* 801F6F88 001F3D88  3B A0 00 00 */	li r29, 0
/* 801F6F8C 001F3D8C  7C 1D 20 00 */	cmpw r29, r4
/* 801F6F90 001F3D90  3B C0 00 00 */	li r30, 0
/* 801F6F94 001F3D94  40 80 01 20 */	bge lbl_801F70B4
/* 801F6F98 001F3D98  2C 04 00 08 */	cmpwi r4, 8
/* 801F6F9C 001F3D9C  38 C4 FF F8 */	addi r6, r4, -8
/* 801F6FA0 001F3DA0  40 81 02 5C */	ble lbl_801F71FC
/* 801F6FA4 001F3DA4  38 06 00 07 */	addi r0, r6, 7
/* 801F6FA8 001F3DA8  54 00 E8 FE */	srwi r0, r0, 3
/* 801F6FAC 001F3DAC  2C 06 00 00 */	cmpwi r6, 0
/* 801F6FB0 001F3DB0  7C 09 03 A6 */	mtctr r0
/* 801F6FB4 001F3DB4  3B E3 00 00 */	addi r31, r3, 0
/* 801F6FB8 001F3DB8  40 81 02 44 */	ble lbl_801F71FC
lbl_801F6FBC:
/* 801F6FBC 001F3DBC  20 DD 00 03 */	subfic r6, r29, 3
/* 801F6FC0 001F3DC0  89 9F 00 00 */	lbz r12, 0(r31)
/* 801F6FC4 001F3DC4  38 1D 00 01 */	addi r0, r29, 1
/* 801F6FC8 001F3DC8  89 7F 00 01 */	lbz r11, 1(r31)
/* 801F6FCC 001F3DCC  54 CA 18 38 */	slwi r10, r6, 3
/* 801F6FD0 001F3DD0  89 3F 00 02 */	lbz r9, 2(r31)
/* 801F6FD4 001F3DD4  21 00 00 03 */	subfic r8, r0, 3
/* 801F6FD8 001F3DD8  88 FF 00 03 */	lbz r7, 3(r31)
/* 801F6FDC 001F3DDC  38 DD 00 02 */	addi r6, r29, 2
/* 801F6FE0 001F3DE0  88 1F 00 04 */	lbz r0, 4(r31)
/* 801F6FE4 001F3DE4  7D 8C 50 30 */	slw r12, r12, r10
/* 801F6FE8 001F3DE8  8A FF 00 05 */	lbz r23, 5(r31)
/* 801F6FEC 001F3DEC  55 0A 18 38 */	slwi r10, r8, 3
/* 801F6FF0 001F3DF0  8B 3F 00 06 */	lbz r25, 6(r31)
/* 801F6FF4 001F3DF4  20 C6 00 03 */	subfic r6, r6, 3
/* 801F6FF8 001F3DF8  8B 7F 00 07 */	lbz r27, 7(r31)
/* 801F6FFC 001F3DFC  54 C8 18 38 */	slwi r8, r6, 3
/* 801F7000 001F3E00  7C DD 00 D0 */	neg r6, r29
/* 801F7004 001F3E04  3A DD 00 04 */	addi r22, r29, 4
/* 801F7008 001F3E08  54 C6 18 38 */	slwi r6, r6, 3
/* 801F700C 001F3E0C  22 D6 00 03 */	subfic r22, r22, 3
/* 801F7010 001F3E10  3B 1D 00 05 */	addi r24, r29, 5
/* 801F7014 001F3E14  56 D6 18 38 */	slwi r22, r22, 3
/* 801F7018 001F3E18  23 18 00 03 */	subfic r24, r24, 3
/* 801F701C 001F3E1C  3B 5D 00 06 */	addi r26, r29, 6
/* 801F7020 001F3E20  57 18 18 38 */	slwi r24, r24, 3
/* 801F7024 001F3E24  23 5A 00 03 */	subfic r26, r26, 3
/* 801F7028 001F3E28  3B 9D 00 07 */	addi r28, r29, 7
/* 801F702C 001F3E2C  57 5A 18 38 */	slwi r26, r26, 3
/* 801F7030 001F3E30  23 9C 00 03 */	subfic r28, r28, 3
/* 801F7034 001F3E34  57 9C 18 38 */	slwi r28, r28, 3
/* 801F7038 001F3E38  7F DE 63 78 */	or r30, r30, r12
/* 801F703C 001F3E3C  7D 6A 50 30 */	slw r10, r11, r10
/* 801F7040 001F3E40  7F DE 53 78 */	or r30, r30, r10
/* 801F7044 001F3E44  7D 28 40 30 */	slw r8, r9, r8
/* 801F7048 001F3E48  7F DE 43 78 */	or r30, r30, r8
/* 801F704C 001F3E4C  7C E6 30 30 */	slw r6, r7, r6
/* 801F7050 001F3E50  7F DE 33 78 */	or r30, r30, r6
/* 801F7054 001F3E54  7C 00 B0 30 */	slw r0, r0, r22
/* 801F7058 001F3E58  7F DE 03 78 */	or r30, r30, r0
/* 801F705C 001F3E5C  7E E0 C0 30 */	slw r0, r23, r24
/* 801F7060 001F3E60  7F DE 03 78 */	or r30, r30, r0
/* 801F7064 001F3E64  7F 20 D0 30 */	slw r0, r25, r26
/* 801F7068 001F3E68  7F DE 03 78 */	or r30, r30, r0
/* 801F706C 001F3E6C  7F 60 E0 30 */	slw r0, r27, r28
/* 801F7070 001F3E70  7F DE 03 78 */	or r30, r30, r0
/* 801F7074 001F3E74  3B FF 00 08 */	addi r31, r31, 8
/* 801F7078 001F3E78  3B BD 00 08 */	addi r29, r29, 8
/* 801F707C 001F3E7C  42 00 FF 40 */	bdnz lbl_801F6FBC
/* 801F7080 001F3E80  48 00 01 7C */	b lbl_801F71FC
lbl_801F7084:
/* 801F7084 001F3E84  7C 1D 20 50 */	subf r0, r29, r4
/* 801F7088 001F3E88  7C 1D 20 00 */	cmpw r29, r4
/* 801F708C 001F3E8C  7C 09 03 A6 */	mtctr r0
/* 801F7090 001F3E90  40 80 00 24 */	bge lbl_801F70B4
lbl_801F7094:
/* 801F7094 001F3E94  20 1D 00 03 */	subfic r0, r29, 3
/* 801F7098 001F3E98  88 C7 00 00 */	lbz r6, 0(r7)
/* 801F709C 001F3E9C  54 00 18 38 */	slwi r0, r0, 3
/* 801F70A0 001F3EA0  7C C0 00 30 */	slw r0, r6, r0
/* 801F70A4 001F3EA4  7F DE 03 78 */	or r30, r30, r0
/* 801F70A8 001F3EA8  38 E7 00 01 */	addi r7, r7, 1
/* 801F70AC 001F3EAC  3B BD 00 01 */	addi r29, r29, 1
/* 801F70B0 001F3EB0  42 00 FF E4 */	bdnz lbl_801F7094
lbl_801F70B4:
/* 801F70B4 001F3EB4  3C C0 CC 00 */	lis r6, 0xCC006838@ha
/* 801F70B8 001F3EB8  93 C6 68 38 */	stw r30, 0xCC006838@l(r6)
lbl_801F70BC:
/* 801F70BC 001F3EBC  38 04 FF FF */	addi r0, r4, -1
/* 801F70C0 001F3EC0  3C C0 CC 00 */	lis r6, 0xCC006800@ha
/* 801F70C4 001F3EC4  54 A7 10 3A */	slwi r7, r5, 2
/* 801F70C8 001F3EC8  39 06 68 00 */	addi r8, r6, 0xCC006800@l
/* 801F70CC 001F3ECC  60 E6 00 01 */	ori r6, r7, 1
/* 801F70D0 001F3ED0  54 00 20 36 */	slwi r0, r0, 4
/* 801F70D4 001F3ED4  7C C0 03 78 */	or r0, r6, r0
/* 801F70D8 001F3ED8  94 08 00 34 */	stwu r0, 0x34(r8)
lbl_801F70DC:
/* 801F70DC 001F3EDC  80 08 00 00 */	lwz r0, 0(r8)
/* 801F70E0 001F3EE0  54 00 07 FF */	clrlwi. r0, r0, 0x1f
/* 801F70E4 001F3EE4  40 82 FF F8 */	bne lbl_801F70DC
/* 801F70E8 001F3EE8  28 05 00 00 */	cmplwi r5, 0
/* 801F70EC 001F3EEC  40 82 01 08 */	bne lbl_801F71F4
/* 801F70F0 001F3EF0  38 A0 00 00 */	li r5, 0
/* 801F70F4 001F3EF4  3C C0 CC 00 */	lis r6, 0xCC006838@ha
/* 801F70F8 001F3EF8  7C 05 20 00 */	cmpw r5, r4
/* 801F70FC 001F3EFC  80 06 68 38 */	lwz r0, 0xCC006838@l(r6)
/* 801F7100 001F3F00  40 80 00 F4 */	bge lbl_801F71F4
/* 801F7104 001F3F04  2C 04 00 08 */	cmpwi r4, 8
/* 801F7108 001F3F08  38 E4 FF F8 */	addi r7, r4, -8
/* 801F710C 001F3F0C  40 81 00 BC */	ble lbl_801F71C8
/* 801F7110 001F3F10  38 C7 00 07 */	addi r6, r7, 7
/* 801F7114 001F3F14  54 C6 E8 FE */	srwi r6, r6, 3
/* 801F7118 001F3F18  2C 07 00 00 */	cmpwi r7, 0
/* 801F711C 001F3F1C  7C C9 03 A6 */	mtctr r6
/* 801F7120 001F3F20  40 81 00 A8 */	ble lbl_801F71C8
lbl_801F7124:
/* 801F7124 001F3F24  20 C5 00 03 */	subfic r6, r5, 3
/* 801F7128 001F3F28  54 C7 18 38 */	slwi r7, r6, 3
/* 801F712C 001F3F2C  38 C5 00 01 */	addi r6, r5, 1
/* 801F7130 001F3F30  7C 08 3C 30 */	srw r8, r0, r7
/* 801F7134 001F3F34  20 C6 00 03 */	subfic r6, r6, 3
/* 801F7138 001F3F38  99 03 00 00 */	stb r8, 0(r3)
/* 801F713C 001F3F3C  54 C7 18 38 */	slwi r7, r6, 3
/* 801F7140 001F3F40  38 C5 00 02 */	addi r6, r5, 2
/* 801F7144 001F3F44  7C 0C 3C 30 */	srw r12, r0, r7
/* 801F7148 001F3F48  20 C6 00 03 */	subfic r6, r6, 3
/* 801F714C 001F3F4C  99 83 00 01 */	stb r12, 1(r3)
/* 801F7150 001F3F50  54 C6 18 38 */	slwi r6, r6, 3
/* 801F7154 001F3F54  7C 0B 34 30 */	srw r11, r0, r6
/* 801F7158 001F3F58  7C C5 00 D0 */	neg r6, r5
/* 801F715C 001F3F5C  99 63 00 02 */	stb r11, 2(r3)
/* 801F7160 001F3F60  54 C7 18 38 */	slwi r7, r6, 3
/* 801F7164 001F3F64  38 C5 00 04 */	addi r6, r5, 4
/* 801F7168 001F3F68  7C 0A 3C 30 */	srw r10, r0, r7
/* 801F716C 001F3F6C  20 C6 00 03 */	subfic r6, r6, 3
/* 801F7170 001F3F70  99 43 00 03 */	stb r10, 3(r3)
/* 801F7174 001F3F74  54 C7 18 38 */	slwi r7, r6, 3
/* 801F7178 001F3F78  38 C5 00 05 */	addi r6, r5, 5
/* 801F717C 001F3F7C  7C 09 3C 30 */	srw r9, r0, r7
/* 801F7180 001F3F80  20 C6 00 03 */	subfic r6, r6, 3
/* 801F7184 001F3F84  99 23 00 04 */	stb r9, 4(r3)
/* 801F7188 001F3F88  54 C7 18 38 */	slwi r7, r6, 3
/* 801F718C 001F3F8C  7C 08 3C 30 */	srw r8, r0, r7
/* 801F7190 001F3F90  38 C5 00 06 */	addi r6, r5, 6
/* 801F7194 001F3F94  99 03 00 05 */	stb r8, 5(r3)
/* 801F7198 001F3F98  20 E6 00 03 */	subfic r7, r6, 3
/* 801F719C 001F3F9C  38 C5 00 07 */	addi r6, r5, 7
/* 801F71A0 001F3FA0  54 E7 18 38 */	slwi r7, r7, 3
/* 801F71A4 001F3FA4  7C 07 3C 30 */	srw r7, r0, r7
/* 801F71A8 001F3FA8  20 C6 00 03 */	subfic r6, r6, 3
/* 801F71AC 001F3FAC  98 E3 00 06 */	stb r7, 6(r3)
/* 801F71B0 001F3FB0  54 C6 18 38 */	slwi r6, r6, 3
/* 801F71B4 001F3FB4  7C 06 34 30 */	srw r6, r0, r6
/* 801F71B8 001F3FB8  98 C3 00 07 */	stb r6, 7(r3)
/* 801F71BC 001F3FBC  38 63 00 08 */	addi r3, r3, 8
/* 801F71C0 001F3FC0  38 A5 00 08 */	addi r5, r5, 8
/* 801F71C4 001F3FC4  42 00 FF 60 */	bdnz lbl_801F7124
lbl_801F71C8:
/* 801F71C8 001F3FC8  7C C5 20 50 */	subf r6, r5, r4
/* 801F71CC 001F3FCC  7C 05 20 00 */	cmpw r5, r4
/* 801F71D0 001F3FD0  7C C9 03 A6 */	mtctr r6
/* 801F71D4 001F3FD4  40 80 00 20 */	bge lbl_801F71F4
lbl_801F71D8:
/* 801F71D8 001F3FD8  20 85 00 03 */	subfic r4, r5, 3
/* 801F71DC 001F3FDC  54 84 18 38 */	slwi r4, r4, 3
/* 801F71E0 001F3FE0  7C 04 24 30 */	srw r4, r0, r4
/* 801F71E4 001F3FE4  98 83 00 00 */	stb r4, 0(r3)
/* 801F71E8 001F3FE8  38 63 00 01 */	addi r3, r3, 1
/* 801F71EC 001F3FEC  38 A5 00 01 */	addi r5, r5, 1
/* 801F71F0 001F3FF0  42 00 FF E8 */	bdnz lbl_801F71D8
lbl_801F71F4:
/* 801F71F4 001F3FF4  38 60 00 01 */	li r3, 1
/* 801F71F8 001F3FF8  48 00 00 0C */	b lbl_801F7204
lbl_801F71FC:
/* 801F71FC 001F3FFC  7C E3 EA 14 */	add r7, r3, r29
/* 801F7200 001F4000  4B FF FE 84 */	b lbl_801F7084
lbl_801F7204:
/* 801F7204 001F4004  BA C1 00 20 */	lmw r22, 0x20(r1)
/* 801F7208 001F4008  38 21 00 48 */	addi r1, r1, 0x48
/* 801F720C 001F400C  4E 80 00 20 */	blr 
