# Set the source file to run
set-src skip2/runs/run_2025-12-16_15-06-50/bicg-5-6/bicg.c

# Set clock period
set-clock-period 15   

# Compile
compile --buffer-algorithm cpbuf --fork-fifo-size 15

# Generate the VHDL design corresponding to the source code
write-hdl --rtl-config-name rtl-config-vhdl-bicg-5-6.json

# Exit the frontend
exit
