// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "08/30/2025 09:56:52"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PE_FPGA_top (
	MAX10_CLK1_50,
	KEY,
	LEDR,
	iRx_serial,
	oTx_Serial,
	clk_1hz,
	xor_tot,
	xor_tot2);
input 	MAX10_CLK1_50;
input 	[1:0] KEY;
output 	[9:0] LEDR;
input 	iRx_serial;
output 	oTx_Serial;
output 	clk_1hz;
output 	xor_tot;
output 	xor_tot2;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// iRx_serial	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// oTx_Serial	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk_1hz	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// xor_tot	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// xor_tot2	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \iRx_serial~input_o ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \oTx_Serial~output_o ;
wire \clk_1hz~output_o ;
wire \xor_tot~output_o ;
wire \xor_tot2~output_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \sig_control|counter[0]~29_combout ;
wire \sig_control|counter[16]~62 ;
wire \sig_control|counter[17]~63_combout ;
wire \sig_control|counter[17]~64 ;
wire \sig_control|counter[18]~65_combout ;
wire \sig_control|counter[18]~66 ;
wire \sig_control|counter[19]~67_combout ;
wire \sig_control|counter[19]~68 ;
wire \sig_control|counter[20]~69_combout ;
wire \sig_control|counter[20]~70 ;
wire \sig_control|counter[21]~71_combout ;
wire \sig_control|counter[21]~72 ;
wire \sig_control|counter[22]~73_combout ;
wire \sig_control|counter[22]~74 ;
wire \sig_control|counter[23]~75_combout ;
wire \sig_control|counter[23]~76 ;
wire \sig_control|counter[24]~77_combout ;
wire \sig_control|counter[24]~78 ;
wire \sig_control|counter[25]~79_combout ;
wire \sig_control|counter[25]~80 ;
wire \sig_control|counter[26]~81_combout ;
wire \sig_control|counter[26]~82 ;
wire \sig_control|counter[27]~83_combout ;
wire \sig_control|counter[27]~84 ;
wire \sig_control|counter[28]~85_combout ;
wire \sig_control|LessThan0~0_combout ;
wire \sig_control|LessThan0~3_combout ;
wire \sig_control|LessThan0~4_combout ;
wire \sig_control|LessThan0~2_combout ;
wire \sig_control|LessThan1~5_combout ;
wire \sig_control|LessThan0~1_combout ;
wire \sig_control|LessThan0~5_combout ;
wire \sig_control|LessThan0~6_combout ;
wire \sig_control|LessThan0~7_combout ;
wire \sig_control|LessThan0~8_combout ;
wire \sig_control|LessThan0~9_combout ;
wire \sig_control|counter[0]~30 ;
wire \sig_control|counter[1]~31_combout ;
wire \sig_control|counter[1]~32 ;
wire \sig_control|counter[2]~33_combout ;
wire \sig_control|counter[2]~34 ;
wire \sig_control|counter[3]~35_combout ;
wire \sig_control|counter[3]~36 ;
wire \sig_control|counter[4]~37_combout ;
wire \sig_control|counter[4]~38 ;
wire \sig_control|counter[5]~39_combout ;
wire \sig_control|counter[5]~40 ;
wire \sig_control|counter[6]~41_combout ;
wire \sig_control|counter[6]~42 ;
wire \sig_control|counter[7]~43_combout ;
wire \sig_control|counter[7]~44 ;
wire \sig_control|counter[8]~45_combout ;
wire \sig_control|counter[8]~46 ;
wire \sig_control|counter[9]~47_combout ;
wire \sig_control|counter[9]~48 ;
wire \sig_control|counter[10]~49_combout ;
wire \sig_control|counter[10]~50 ;
wire \sig_control|counter[11]~51_combout ;
wire \sig_control|counter[11]~52 ;
wire \sig_control|counter[12]~53_combout ;
wire \sig_control|counter[12]~54 ;
wire \sig_control|counter[13]~55_combout ;
wire \sig_control|counter[13]~56 ;
wire \sig_control|counter[14]~57_combout ;
wire \sig_control|counter[14]~58 ;
wire \sig_control|counter[15]~59_combout ;
wire \sig_control|counter[15]~60 ;
wire \sig_control|counter[16]~61_combout ;
wire \sig_control|LessThan1~3_combout ;
wire \sig_control|LessThan1~4_combout ;
wire \sig_control|LessThan1~6_combout ;
wire \sig_control|LessThan1~7_combout ;
wire \sig_control|LessThan1~1_combout ;
wire \sig_control|LessThan1~2_combout ;
wire \sig_control|LessThan1~8_combout ;
wire \sig_control|LessThan1~0_combout ;
wire \sig_control|LessThan1~9_combout ;
wire \sig_control|clk_1hz~q ;
wire \sig_control|ledr[0]~feeder_combout ;
wire \sig_control|ledr[1]~0_combout ;
wire \sig_control|ledr[2]~feeder_combout ;
wire \sig_control|ledr[3]~1_combout ;
wire \sig_control|ledr[4]~feeder_combout ;
wire \sig_control|ledr[5]~2_combout ;
wire \sig_control|ledr[6]~feeder_combout ;
wire \sig_control|ledr[7]~3_combout ;
wire \sig_control|ledr[8]~feeder_combout ;
wire \KEY[1]~input_o ;
wire \sig_control|ledr[9]~feeder_combout ;
wire \KEY[0]~input_o ;
wire \sig_control|rst_reg~0_combout ;
wire \sig_control|rst_reg~q ;
wire \control_top|uart_tst|state.STATE2~q ;
wire \control_top|uart_tst|state.STATE3~q ;
wire \control_top|uart_tst|Selector1~0_combout ;
wire \control_top|uart_tst|state.STATE4~q ;
wire \control_top|uart_tst|Selector0~0_combout ;
wire \control_top|uart_tst|state.STATE0~q ;
wire \control_top|uart_tst|next_state.STATE1~0_combout ;
wire \control_top|uart_tst|state.STATE1~q ;
wire \uart_top|rx|rx_sync~0_combout ;
wire \uart_top|rx|rx_sync~feeder_combout ;
wire \uart_top|rx|rx_sync~q ;
wire \uart_top|rx|rx_prev~0_combout ;
wire \uart_top|rx|rx_prev~q ;
wire \uart_top|rx|receiving~2_combout ;
wire \uart_top|rx|receiving~q ;
wire \uart_top|rx|always0~0_combout ;
wire \uart_top|rx|baud_counter[0]~32_combout ;
wire \~GND~combout ;
wire \uart_top|rx|baud_counter[10]~55 ;
wire \uart_top|rx|baud_counter[11]~56_combout ;
wire \uart_top|rx|baud_counter[30]~35_combout ;
wire \uart_top|rx|baud_counter[11]~57 ;
wire \uart_top|rx|baud_counter[12]~58_combout ;
wire \sig_control|rst_reg~_wirecell_combout ;
wire \uart_top|rx|baud_counter[12]~59 ;
wire \uart_top|rx|baud_counter[13]~60_combout ;
wire \uart_top|rx|baud_counter[13]~61 ;
wire \uart_top|rx|baud_counter[14]~62_combout ;
wire \uart_top|rx|baud_counter[14]~63 ;
wire \uart_top|rx|baud_counter[15]~64_combout ;
wire \uart_top|rx|baud_counter[15]~65 ;
wire \uart_top|rx|baud_counter[16]~66_combout ;
wire \uart_top|rx|baud_counter[16]~67 ;
wire \uart_top|rx|baud_counter[17]~68_combout ;
wire \uart_top|rx|baud_counter[17]~69 ;
wire \uart_top|rx|baud_counter[18]~70_combout ;
wire \uart_top|rx|baud_counter[18]~71 ;
wire \uart_top|rx|baud_counter[19]~72_combout ;
wire \uart_top|rx|Equal0~5_combout ;
wire \uart_top|rx|baud_counter[19]~73 ;
wire \uart_top|rx|baud_counter[20]~74_combout ;
wire \uart_top|rx|baud_counter[20]~75 ;
wire \uart_top|rx|baud_counter[21]~76_combout ;
wire \uart_top|rx|baud_counter[21]~77 ;
wire \uart_top|rx|baud_counter[22]~78_combout ;
wire \uart_top|rx|baud_counter[22]~79 ;
wire \uart_top|rx|baud_counter[23]~80_combout ;
wire \uart_top|rx|Equal0~6_combout ;
wire \uart_top|rx|baud_counter[23]~81 ;
wire \uart_top|rx|baud_counter[24]~82_combout ;
wire \uart_top|rx|baud_counter[24]~83 ;
wire \uart_top|rx|baud_counter[25]~84_combout ;
wire \uart_top|rx|baud_counter[25]~85 ;
wire \uart_top|rx|baud_counter[26]~86_combout ;
wire \uart_top|rx|baud_counter[26]~87 ;
wire \uart_top|rx|baud_counter[27]~88_combout ;
wire \uart_top|rx|baud_counter[27]~89 ;
wire \uart_top|rx|baud_counter[28]~90_combout ;
wire \uart_top|rx|baud_counter[28]~91 ;
wire \uart_top|rx|baud_counter[29]~92_combout ;
wire \uart_top|rx|baud_counter[29]~93 ;
wire \uart_top|rx|baud_counter[30]~94_combout ;
wire \uart_top|rx|baud_counter[30]~95 ;
wire \uart_top|rx|baud_counter[31]~96_combout ;
wire \uart_top|rx|Equal0~8_combout ;
wire \uart_top|rx|Equal0~7_combout ;
wire \uart_top|rx|Equal0~9_combout ;
wire \uart_top|rx|baud_counter[30]~34_combout ;
wire \uart_top|rx|baud_counter[0]~33 ;
wire \uart_top|rx|baud_counter[1]~36_combout ;
wire \uart_top|rx|baud_counter[1]~37 ;
wire \uart_top|rx|baud_counter[2]~38_combout ;
wire \uart_top|rx|baud_counter[2]~39 ;
wire \uart_top|rx|baud_counter[3]~40_combout ;
wire \uart_top|rx|baud_counter[3]~41 ;
wire \uart_top|rx|baud_counter[4]~42_combout ;
wire \uart_top|rx|baud_counter[4]~43 ;
wire \uart_top|rx|baud_counter[5]~44_combout ;
wire \uart_top|rx|baud_counter[5]~45 ;
wire \uart_top|rx|baud_counter[6]~46_combout ;
wire \uart_top|rx|baud_counter[6]~47 ;
wire \uart_top|rx|baud_counter[7]~48_combout ;
wire \uart_top|rx|baud_counter[7]~49 ;
wire \uart_top|rx|baud_counter[8]~50_combout ;
wire \uart_top|rx|baud_counter[8]~51 ;
wire \uart_top|rx|baud_counter[9]~52_combout ;
wire \uart_top|rx|baud_counter[9]~53 ;
wire \uart_top|rx|baud_counter[10]~54_combout ;
wire \uart_top|rx|Equal0~2_combout ;
wire \uart_top|rx|Equal0~3_combout ;
wire \uart_top|rx|Equal0~0_combout ;
wire \uart_top|rx|Equal0~1_combout ;
wire \uart_top|rx|Equal0~4_combout ;
wire \uart_top|rx|Decoder0~4_combout ;
wire \uart_top|rx|bit_index~3_combout ;
wire \uart_top|rx|bit_index[1]~2_combout ;
wire \uart_top|rx|bit_index~4_combout ;
wire \uart_top|rx|Add0~0_combout ;
wire \uart_top|rx|bit_index~1_combout ;
wire \uart_top|rx|Decoder0~9_combout ;
wire \uart_top|rx|bit_index[3]~0_combout ;
wire \uart_top|rx|data_ready_next~0_combout ;
wire \uart_top|rx|data_ready_next~1_combout ;
wire \uart_top|rx|data_ready_next~q ;
wire \uart_top|rx|data_ready~0_combout ;
wire \uart_top|rx|data_ready~q ;
wire \control_top|uart_tst|rx_ready_flag~0_combout ;
wire \control_top|uart_tst|rx_ready_flag~q ;
wire \control_top|uart_tst|next_state.STATE10~0_combout ;
wire \control_top|uart_tst|state.STATE10~q ;
wire \control_top|uart_tst|Selector2~0_combout ;
wire \control_top|uart_tst|state.STATE11~q ;
wire \control_top|uart_tst|tx_start~1_combout ;
wire \control_top|uart_tst|tx_start~0_combout ;
wire \control_top|uart_tst|data_to_tx[7]~0_combout ;
wire \control_top|uart_tst|tx_start~2_combout ;
wire \control_top|uart_tst|tx_start~q ;
wire \uart_top|tx|bit_index~3_combout ;
wire \uart_top|tx|bit_index[0]~feeder_combout ;
wire \uart_top|tx|clk_div[0]~32_combout ;
wire \uart_top|tx|clk_div[0]~33 ;
wire \uart_top|tx|clk_div[1]~34_combout ;
wire \uart_top|tx|clk_div[1]~35 ;
wire \uart_top|tx|clk_div[2]~36_combout ;
wire \uart_top|tx|clk_div[2]~37 ;
wire \uart_top|tx|clk_div[3]~38_combout ;
wire \uart_top|tx|clk_div[3]~39 ;
wire \uart_top|tx|clk_div[4]~40_combout ;
wire \uart_top|tx|clk_div[4]~41 ;
wire \uart_top|tx|clk_div[5]~42_combout ;
wire \uart_top|tx|clk_div[5]~43 ;
wire \uart_top|tx|clk_div[6]~44_combout ;
wire \uart_top|tx|clk_div[6]~45 ;
wire \uart_top|tx|clk_div[7]~46_combout ;
wire \uart_top|tx|clk_div[7]~47 ;
wire \uart_top|tx|clk_div[8]~48_combout ;
wire \uart_top|tx|clk_div[8]~49 ;
wire \uart_top|tx|clk_div[9]~50_combout ;
wire \uart_top|tx|clk_div[9]~51 ;
wire \uart_top|tx|clk_div[10]~52_combout ;
wire \uart_top|tx|clk_div[10]~53 ;
wire \uart_top|tx|clk_div[11]~54_combout ;
wire \uart_top|tx|clk_div[11]~55 ;
wire \uart_top|tx|clk_div[12]~56_combout ;
wire \uart_top|tx|Equal0~11_combout ;
wire \uart_top|tx|Equal0~12_combout ;
wire \memories|current_state.STATE0~feeder_combout ;
wire \memories|current_state.STATE0~q ;
wire \uart_top|tx|clk_div[12]~57 ;
wire \uart_top|tx|clk_div[13]~58_combout ;
wire \uart_top|tx|clk_div[13]~59 ;
wire \uart_top|tx|clk_div[14]~60_combout ;
wire \uart_top|tx|clk_div[14]~61 ;
wire \uart_top|tx|clk_div[15]~62_combout ;
wire \uart_top|tx|clk_div[15]~63 ;
wire \uart_top|tx|clk_div[16]~64_combout ;
wire \uart_top|tx|clk_div[16]~65 ;
wire \uart_top|tx|clk_div[17]~66_combout ;
wire \uart_top|tx|clk_div[17]~67 ;
wire \uart_top|tx|clk_div[18]~68_combout ;
wire \uart_top|tx|clk_div[18]~69 ;
wire \uart_top|tx|clk_div[19]~70_combout ;
wire \uart_top|tx|clk_div[19]~71 ;
wire \uart_top|tx|clk_div[20]~72_combout ;
wire \uart_top|tx|clk_div[20]~73 ;
wire \uart_top|tx|clk_div[21]~74_combout ;
wire \uart_top|tx|clk_div[21]~75 ;
wire \uart_top|tx|clk_div[22]~76_combout ;
wire \uart_top|tx|clk_div[22]~77 ;
wire \uart_top|tx|clk_div[23]~78_combout ;
wire \uart_top|tx|clk_div[23]~79 ;
wire \uart_top|tx|clk_div[24]~80_combout ;
wire \uart_top|tx|clk_div[24]~81 ;
wire \uart_top|tx|clk_div[25]~82_combout ;
wire \uart_top|tx|clk_div[25]~83 ;
wire \uart_top|tx|clk_div[26]~84_combout ;
wire \uart_top|tx|clk_div[26]~85 ;
wire \uart_top|tx|clk_div[27]~86_combout ;
wire \uart_top|tx|clk_div[27]~87 ;
wire \uart_top|tx|clk_div[28]~88_combout ;
wire \uart_top|tx|clk_div[28]~89 ;
wire \uart_top|tx|clk_div[29]~90_combout ;
wire \uart_top|tx|clk_div[29]~91 ;
wire \uart_top|tx|clk_div[30]~92_combout ;
wire \uart_top|tx|Equal0~8_combout ;
wire \uart_top|tx|Equal0~5_combout ;
wire \uart_top|tx|Equal0~6_combout ;
wire \uart_top|tx|Equal0~7_combout ;
wire \uart_top|tx|Equal0~9_combout ;
wire \uart_top|tx|clk_div[30]~93 ;
wire \uart_top|tx|clk_div[31]~94_combout ;
wire \uart_top|tx|Equal0~10_combout ;
wire \uart_top|tx|Equal0~2_combout ;
wire \uart_top|tx|Equal0~1_combout ;
wire \uart_top|tx|Equal0~0_combout ;
wire \uart_top|tx|Equal0~3_combout ;
wire \uart_top|tx|Equal0~4_combout ;
wire \uart_top|tx|Equal0~13_combout ;
wire \uart_top|tx|baud_tick~feeder_combout ;
wire \uart_top|tx|baud_tick~q ;
wire \uart_top|tx|bit_index[3]~2_combout ;
wire \uart_top|tx|bit_index~4_combout ;
wire \uart_top|tx|always2~0_combout ;
wire \uart_top|tx|bit_index~5_combout ;
wire \uart_top|tx|Add2~0_combout ;
wire \uart_top|tx|bit_index~6_combout ;
wire \uart_top|tx|busy~2_combout ;
wire \uart_top|tx|busy~3_combout ;
wire \uart_top|tx|busy~q ;
wire \uart_top|rx|Decoder0~6_combout ;
wire \uart_top|rx|rx_shift~2_combout ;
wire \uart_top|rx|data_out~4_combout ;
wire \uart_top|rx|data_out[0]~1_combout ;
wire \uart_top|rx|data_out[0]~2_combout ;
wire \uart_top|rx|Decoder0~5_combout ;
wire \uart_top|rx|rx_shift~3_combout ;
wire \uart_top|rx|data_out~5_combout ;
wire \uart_top|rx|Decoder0~10_combout ;
wire \uart_top|rx|rx_shift~4_combout ;
wire \uart_top|rx|data_out~6_combout ;
wire \uart_top|rx|Decoder0~7_combout ;
wire \uart_top|rx|rx_shift~5_combout ;
wire \uart_top|rx|data_out~7_combout ;
wire \uart_top|rx|Decoder0~8_combout ;
wire \uart_top|rx|rx_shift~6_combout ;
wire \uart_top|rx|data_out~8_combout ;
wire \uart_top|rx|rx_shift~7_combout ;
wire \uart_top|rx|data_out~9_combout ;
wire \control_top|uart_tst|tx_data[0]~9 ;
wire \control_top|uart_tst|tx_data[1]~11 ;
wire \control_top|uart_tst|tx_data[2]~13 ;
wire \control_top|uart_tst|tx_data[3]~15 ;
wire \control_top|uart_tst|tx_data[4]~17 ;
wire \control_top|uart_tst|tx_data[5]~18_combout ;
wire \control_top|uart_tst|data_to_tx[0]~2_combout ;
wire \control_top|uart_tst|data_to_tx[7]~1_combout ;
wire \control_top|uart_tst|Add1~0_combout ;
wire \control_top|uart_tst|Add1~1 ;
wire \control_top|uart_tst|Add1~2_combout ;
wire \control_top|uart_tst|data_to_tx[2]~3_combout ;
wire \control_top|uart_tst|Add1~3 ;
wire \control_top|uart_tst|Add1~4_combout ;
wire \control_top|uart_tst|Add1~5 ;
wire \control_top|uart_tst|Add1~6_combout ;
wire \control_top|uart_tst|data_to_tx[4]~4_combout ;
wire \control_top|uart_tst|Add1~7 ;
wire \control_top|uart_tst|Add1~8_combout ;
wire \control_top|uart_tst|tx_data[5]~24_combout ;
wire \uart_top|tx|shift_reg[6]~4_combout ;
wire \uart_top|rx|rx_shift~1_combout ;
wire \uart_top|rx|data_out~3_combout ;
wire \control_top|uart_tst|tx_data[5]~19 ;
wire \control_top|uart_tst|tx_data[6]~20_combout ;
wire \control_top|uart_tst|Add1~9 ;
wire \control_top|uart_tst|Add1~10_combout ;
wire \control_top|uart_tst|data_to_tx[6]~5_combout ;
wire \control_top|uart_tst|data_to_tx[6]~_wirecell_combout ;
wire \uart_top|tx|shift_reg[7]~7_combout ;
wire \control_top|uart_tst|tx_data[4]~16_combout ;
wire \control_top|uart_tst|data_to_tx[4]~_wirecell_combout ;
wire \uart_top|tx|shift_reg[5]~5_combout ;
wire \control_top|uart_tst|tx_data[3]~14_combout ;
wire \uart_top|tx|shift_reg[4]~6_combout ;
wire \uart_top|tx|Mux0~2_combout ;
wire \uart_top|tx|Mux0~3_combout ;
wire \uart_top|rx|rx_shift~0_combout ;
wire \uart_top|rx|data_out~0_combout ;
wire \control_top|uart_tst|tx_data[6]~21 ;
wire \control_top|uart_tst|tx_data[7]~22_combout ;
wire \control_top|uart_tst|Add1~11 ;
wire \control_top|uart_tst|Add1~12_combout ;
wire \uart_top|tx|shift_reg[8]~0_combout ;
wire \uart_top|tx|tx~0_combout ;
wire \control_top|uart_tst|tx_data[2]~12_combout ;
wire \control_top|uart_tst|data_to_tx[2]~_wirecell_combout ;
wire \uart_top|tx|shift_reg[3]~3_combout ;
wire \control_top|uart_tst|tx_data[1]~10_combout ;
wire \uart_top|tx|shift_reg[2]~1_combout ;
wire \uart_top|tx|shift_reg[0]~feeder_combout ;
wire \control_top|uart_tst|tx_data[0]~8_combout ;
wire \uart_top|tx|shift_reg[1]~2_combout ;
wire \uart_top|tx|Mux0~0_combout ;
wire \uart_top|tx|Mux0~1_combout ;
wire \uart_top|tx|tx~1_combout ;
wire \uart_top|tx|tx~2_combout ;
wire \uart_top|tx|tx~3_combout ;
wire \uart_top|tx|tx~q ;
wire \memories|current_state.STATE1~0_combout ;
wire \memories|current_state.STATE1~q ;
wire \memories|addr[0]~10_combout ;
wire \memories|Selector0~0_combout ;
wire \memories|addr[0]~11 ;
wire \memories|addr[1]~12_combout ;
wire \memories|addr[1]~13 ;
wire \memories|addr[2]~14_combout ;
wire \memories|addr[2]~15 ;
wire \memories|addr[3]~16_combout ;
wire \memories|addr[3]~17 ;
wire \memories|addr[4]~18_combout ;
wire \memories|addr[4]~19 ;
wire \memories|addr[5]~20_combout ;
wire \memories|addr[5]~21 ;
wire \memories|addr[6]~22_combout ;
wire \memories|addr[6]~23 ;
wire \memories|addr[7]~24_combout ;
wire \memories|Equal0~1_combout ;
wire \memories|addr[7]~25 ;
wire \memories|addr[8]~26_combout ;
wire \memories|addr[8]~27 ;
wire \memories|addr[9]~28_combout ;
wire \memories|Equal0~0_combout ;
wire \memories|Equal0~2_combout ;
wire \memories|Selector0~1_combout ;
wire \memories|current_state.STATE2~q ;
wire \memories|current_state.STATE3~0_combout ;
wire \memories|current_state.STATE3~q ;
wire \memories|Selector3~0_combout ;
wire \memories|we2~q ;
wire \memories|Add1~0_combout ;
wire \memories|Add1~1 ;
wire \memories|Add1~2_combout ;
wire \memories|Add1~3 ;
wire \memories|Add1~4_combout ;
wire \memories|Add1~5 ;
wire \memories|Add1~6_combout ;
wire \memories|Add1~7 ;
wire \memories|Add1~8_combout ;
wire \memories|Add1~9 ;
wire \memories|Add1~10_combout ;
wire \memories|Add1~11 ;
wire \memories|Add1~12_combout ;
wire \memories|Add1~13 ;
wire \memories|Add1~14_combout ;
wire \memories|Add1~15 ;
wire \memories|Add1~16_combout ;
wire \memories|Add1~17 ;
wire \memories|Add1~18_combout ;
wire \memories|Add1~19 ;
wire \memories|Add1~20_combout ;
wire \memories|Add1~21 ;
wire \memories|Add1~22_combout ;
wire \memories|Add1~23 ;
wire \memories|Add1~24_combout ;
wire \memories|Add1~25 ;
wire \memories|Add1~26_combout ;
wire \memories|Add1~27 ;
wire \memories|Add1~28_combout ;
wire \memories|Add1~29 ;
wire \memories|Add1~30_combout ;
wire \memories|Add1~31 ;
wire \memories|Add1~32_combout ;
wire \memories|Add1~33 ;
wire \memories|Add1~34_combout ;
wire \memories|Add1~35 ;
wire \memories|Add1~36_combout ;
wire \memories|Add1~37 ;
wire \memories|Add1~38_combout ;
wire \memories|Add1~39 ;
wire \memories|Add1~40_combout ;
wire \memories|Add1~41 ;
wire \memories|Add1~42_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \memories|WideXor3~2_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a18 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \memories|WideXor3~3_combout ;
wire \memories|Add1~43 ;
wire \memories|Add1~44_combout ;
wire \memories|Add1~45 ;
wire \memories|Add1~46_combout ;
wire \memories|Add1~47 ;
wire \memories|Add1~48_combout ;
wire \memories|Add1~49 ;
wire \memories|Add1~50_combout ;
wire \memories|Add1~51 ;
wire \memories|Add1~52_combout ;
wire \memories|Add1~53 ;
wire \memories|Add1~54_combout ;
wire \memories|Add1~55 ;
wire \memories|Add1~56_combout ;
wire \memories|Add1~57 ;
wire \memories|Add1~58_combout ;
wire \memories|Add1~59 ;
wire \memories|Add1~60_combout ;
wire \memories|Add1~61 ;
wire \memories|Add1~62_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \memories|WideXor3~1_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \memories|Selector7~0_combout ;
wire \memories|mem_wrd_end~q ;
wire \memories|Selector6~0_combout ;
wire \memories|mem_wrd_start~q ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \memories|WideXor3~0_combout ;
wire \memories|WideXor3~4_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a27 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \memories|WideXor3~6_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \memories|WideXor3~5_combout ;
wire \memories|WideXor3~7_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \xor_tot2~1_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a18 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \xor_tot2~17_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a27 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \xor_tot2~19_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \xor_tot2~20_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \xor_tot2~18_combout ;
wire \xor_tot2~21_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \xor_tot2~5_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \xor_tot2~2_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \xor_tot2~4_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \xor_tot2~3_combout ;
wire \xor_tot2~6_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \xor_tot2~12_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \xor_tot2~14_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \xor_tot2~15_combout ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \memories|u2|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \xor_tot2~13_combout ;
wire \xor_tot2~16_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \xor_tot2~9_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \xor_tot2~8_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \xor_tot2~10_combout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \memories|u1|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \xor_tot2~7_combout ;
wire \xor_tot2~11_combout ;
wire \xor_tot2~22_combout ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \memories|u3|ram_rtl_0|auto_generated|ram_block1a0 ;
wire \xor_tot2~0_combout ;
wire \xor_tot2~23_combout ;
wire \memories|WideXor3~combout ;
wire [7:0] \uart_top|rx|rx_shift ;
wire [28:0] \sig_control|counter ;
wire [9:0] \memories|addr ;
wire [3:0] \uart_top|rx|bit_index ;
wire [7:0] \control_top|uart_tst|tx_data ;
wire [31:0] \uart_top|tx|clk_div ;
wire [31:0] \uart_top|rx|baud_counter ;
wire [9:0] \sig_control|ledr ;
wire [3:0] \uart_top|tx|bit_index ;
wire [9:0] \uart_top|tx|shift_reg ;
wire [7:0] \uart_top|rx|data_out ;
wire [31:0] \memories|din ;
wire [7:0] \control_top|uart_tst|data_to_tx ;

wire [8:0] \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [8:0] \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [8:0] \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [8:0] \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [8:0] \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [8:0] \memories|u3|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;

assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a1  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a2  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a3  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a4  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a5  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a6  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a7  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a8  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a10  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a11  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a12  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a13  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a14  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a15  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a16  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a17  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a19  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a20  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a21  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a22  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a23  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a24  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a25  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a26  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a27~portbdataout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a28  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a29  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a30  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \memories|u1|ram_rtl_0|auto_generated|ram_block1a31  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a0  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a1  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a2  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a3  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a4  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a5  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a6  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a7  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a2  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a3  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a4  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a5  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a6  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a7  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a8  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a9  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a11  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a12  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [2];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a13  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [3];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a14  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [4];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a15  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [5];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a16  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [6];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a17  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [7];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a18  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [8];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a20  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [1];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a21  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [2];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a22  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [3];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a23  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [4];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a24  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [5];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a25  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [6];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a26  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [7];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a27  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [8];

assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a29  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a30  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [2];
assign \memories|u2|ram_rtl_0|auto_generated|ram_block1a31  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [3];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a8  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [4];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a9  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [5];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a10  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [6];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a11  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [7];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a12  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [8];

assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a14  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [1];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a15  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [2];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a16  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [3];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a17  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [4];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a18  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [5];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a19  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [6];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a20  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [7];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a21  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [8];

assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a22~portbdataout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a23  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [1];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a24  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [2];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a25  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [3];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a26  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [4];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a27  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [5];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a28  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [6];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a29  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [7];
assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a30  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [8];

assign \memories|u3|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(\sig_control|ledr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(\sig_control|ledr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(\sig_control|ledr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(\sig_control|ledr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(\sig_control|ledr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(\sig_control|ledr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(\sig_control|ledr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(\sig_control|ledr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(\sig_control|ledr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(\sig_control|ledr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \oTx_Serial~output (
	.i(!\uart_top|tx|tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\oTx_Serial~output_o ),
	.obar());
// synopsys translate_off
defparam \oTx_Serial~output .bus_hold = "false";
defparam \oTx_Serial~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \clk_1hz~output (
	.i(\sig_control|clk_1hz~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clk_1hz~output_o ),
	.obar());
// synopsys translate_off
defparam \clk_1hz~output .bus_hold = "false";
defparam \clk_1hz~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \xor_tot~output (
	.i(\memories|WideXor3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xor_tot~output_o ),
	.obar());
// synopsys translate_off
defparam \xor_tot~output .bus_hold = "false";
defparam \xor_tot~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
fiftyfivenm_io_obuf \xor_tot2~output (
	.i(\xor_tot2~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\xor_tot2~output_o ),
	.obar());
// synopsys translate_off
defparam \xor_tot2~output .bus_hold = "false";
defparam \xor_tot2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N4
fiftyfivenm_lcell_comb \sig_control|counter[0]~29 (
// Equation(s):
// \sig_control|counter[0]~29_combout  = \sig_control|counter [0] $ (VCC)
// \sig_control|counter[0]~30  = CARRY(\sig_control|counter [0])

	.dataa(gnd),
	.datab(\sig_control|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sig_control|counter[0]~29_combout ),
	.cout(\sig_control|counter[0]~30 ));
// synopsys translate_off
defparam \sig_control|counter[0]~29 .lut_mask = 16'h33CC;
defparam \sig_control|counter[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N4
fiftyfivenm_lcell_comb \sig_control|counter[16]~61 (
// Equation(s):
// \sig_control|counter[16]~61_combout  = (\sig_control|counter [16] & (\sig_control|counter[15]~60  $ (GND))) # (!\sig_control|counter [16] & (!\sig_control|counter[15]~60  & VCC))
// \sig_control|counter[16]~62  = CARRY((\sig_control|counter [16] & !\sig_control|counter[15]~60 ))

	.dataa(gnd),
	.datab(\sig_control|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[15]~60 ),
	.combout(\sig_control|counter[16]~61_combout ),
	.cout(\sig_control|counter[16]~62 ));
// synopsys translate_off
defparam \sig_control|counter[16]~61 .lut_mask = 16'hC30C;
defparam \sig_control|counter[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N6
fiftyfivenm_lcell_comb \sig_control|counter[17]~63 (
// Equation(s):
// \sig_control|counter[17]~63_combout  = (\sig_control|counter [17] & (!\sig_control|counter[16]~62 )) # (!\sig_control|counter [17] & ((\sig_control|counter[16]~62 ) # (GND)))
// \sig_control|counter[17]~64  = CARRY((!\sig_control|counter[16]~62 ) # (!\sig_control|counter [17]))

	.dataa(\sig_control|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[16]~62 ),
	.combout(\sig_control|counter[17]~63_combout ),
	.cout(\sig_control|counter[17]~64 ));
// synopsys translate_off
defparam \sig_control|counter[17]~63 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N7
dffeas \sig_control|counter[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[17]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[17] .is_wysiwyg = "true";
defparam \sig_control|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N8
fiftyfivenm_lcell_comb \sig_control|counter[18]~65 (
// Equation(s):
// \sig_control|counter[18]~65_combout  = (\sig_control|counter [18] & (\sig_control|counter[17]~64  $ (GND))) # (!\sig_control|counter [18] & (!\sig_control|counter[17]~64  & VCC))
// \sig_control|counter[18]~66  = CARRY((\sig_control|counter [18] & !\sig_control|counter[17]~64 ))

	.dataa(\sig_control|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[17]~64 ),
	.combout(\sig_control|counter[18]~65_combout ),
	.cout(\sig_control|counter[18]~66 ));
// synopsys translate_off
defparam \sig_control|counter[18]~65 .lut_mask = 16'hA50A;
defparam \sig_control|counter[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N15
dffeas \sig_control|counter[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sig_control|counter[18]~65_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[18] .is_wysiwyg = "true";
defparam \sig_control|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N10
fiftyfivenm_lcell_comb \sig_control|counter[19]~67 (
// Equation(s):
// \sig_control|counter[19]~67_combout  = (\sig_control|counter [19] & (!\sig_control|counter[18]~66 )) # (!\sig_control|counter [19] & ((\sig_control|counter[18]~66 ) # (GND)))
// \sig_control|counter[19]~68  = CARRY((!\sig_control|counter[18]~66 ) # (!\sig_control|counter [19]))

	.dataa(\sig_control|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[18]~66 ),
	.combout(\sig_control|counter[19]~67_combout ),
	.cout(\sig_control|counter[19]~68 ));
// synopsys translate_off
defparam \sig_control|counter[19]~67 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N11
dffeas \sig_control|counter[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[19]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[19] .is_wysiwyg = "true";
defparam \sig_control|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N12
fiftyfivenm_lcell_comb \sig_control|counter[20]~69 (
// Equation(s):
// \sig_control|counter[20]~69_combout  = (\sig_control|counter [20] & (\sig_control|counter[19]~68  $ (GND))) # (!\sig_control|counter [20] & (!\sig_control|counter[19]~68  & VCC))
// \sig_control|counter[20]~70  = CARRY((\sig_control|counter [20] & !\sig_control|counter[19]~68 ))

	.dataa(\sig_control|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[19]~68 ),
	.combout(\sig_control|counter[20]~69_combout ),
	.cout(\sig_control|counter[20]~70 ));
// synopsys translate_off
defparam \sig_control|counter[20]~69 .lut_mask = 16'hA50A;
defparam \sig_control|counter[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N13
dffeas \sig_control|counter[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[20]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[20] .is_wysiwyg = "true";
defparam \sig_control|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N14
fiftyfivenm_lcell_comb \sig_control|counter[21]~71 (
// Equation(s):
// \sig_control|counter[21]~71_combout  = (\sig_control|counter [21] & (!\sig_control|counter[20]~70 )) # (!\sig_control|counter [21] & ((\sig_control|counter[20]~70 ) # (GND)))
// \sig_control|counter[21]~72  = CARRY((!\sig_control|counter[20]~70 ) # (!\sig_control|counter [21]))

	.dataa(\sig_control|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[20]~70 ),
	.combout(\sig_control|counter[21]~71_combout ),
	.cout(\sig_control|counter[21]~72 ));
// synopsys translate_off
defparam \sig_control|counter[21]~71 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N1
dffeas \sig_control|counter[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sig_control|counter[21]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[21] .is_wysiwyg = "true";
defparam \sig_control|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N16
fiftyfivenm_lcell_comb \sig_control|counter[22]~73 (
// Equation(s):
// \sig_control|counter[22]~73_combout  = (\sig_control|counter [22] & (\sig_control|counter[21]~72  $ (GND))) # (!\sig_control|counter [22] & (!\sig_control|counter[21]~72  & VCC))
// \sig_control|counter[22]~74  = CARRY((\sig_control|counter [22] & !\sig_control|counter[21]~72 ))

	.dataa(gnd),
	.datab(\sig_control|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[21]~72 ),
	.combout(\sig_control|counter[22]~73_combout ),
	.cout(\sig_control|counter[22]~74 ));
// synopsys translate_off
defparam \sig_control|counter[22]~73 .lut_mask = 16'hC30C;
defparam \sig_control|counter[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N17
dffeas \sig_control|counter[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[22]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[22] .is_wysiwyg = "true";
defparam \sig_control|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N18
fiftyfivenm_lcell_comb \sig_control|counter[23]~75 (
// Equation(s):
// \sig_control|counter[23]~75_combout  = (\sig_control|counter [23] & (!\sig_control|counter[22]~74 )) # (!\sig_control|counter [23] & ((\sig_control|counter[22]~74 ) # (GND)))
// \sig_control|counter[23]~76  = CARRY((!\sig_control|counter[22]~74 ) # (!\sig_control|counter [23]))

	.dataa(gnd),
	.datab(\sig_control|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[22]~74 ),
	.combout(\sig_control|counter[23]~75_combout ),
	.cout(\sig_control|counter[23]~76 ));
// synopsys translate_off
defparam \sig_control|counter[23]~75 .lut_mask = 16'h3C3F;
defparam \sig_control|counter[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N7
dffeas \sig_control|counter[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sig_control|counter[23]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[23] .is_wysiwyg = "true";
defparam \sig_control|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N20
fiftyfivenm_lcell_comb \sig_control|counter[24]~77 (
// Equation(s):
// \sig_control|counter[24]~77_combout  = (\sig_control|counter [24] & (\sig_control|counter[23]~76  $ (GND))) # (!\sig_control|counter [24] & (!\sig_control|counter[23]~76  & VCC))
// \sig_control|counter[24]~78  = CARRY((\sig_control|counter [24] & !\sig_control|counter[23]~76 ))

	.dataa(gnd),
	.datab(\sig_control|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[23]~76 ),
	.combout(\sig_control|counter[24]~77_combout ),
	.cout(\sig_control|counter[24]~78 ));
// synopsys translate_off
defparam \sig_control|counter[24]~77 .lut_mask = 16'hC30C;
defparam \sig_control|counter[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N21
dffeas \sig_control|counter[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[24]~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[24] .is_wysiwyg = "true";
defparam \sig_control|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N22
fiftyfivenm_lcell_comb \sig_control|counter[25]~79 (
// Equation(s):
// \sig_control|counter[25]~79_combout  = (\sig_control|counter [25] & (!\sig_control|counter[24]~78 )) # (!\sig_control|counter [25] & ((\sig_control|counter[24]~78 ) # (GND)))
// \sig_control|counter[25]~80  = CARRY((!\sig_control|counter[24]~78 ) # (!\sig_control|counter [25]))

	.dataa(\sig_control|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[24]~78 ),
	.combout(\sig_control|counter[25]~79_combout ),
	.cout(\sig_control|counter[25]~80 ));
// synopsys translate_off
defparam \sig_control|counter[25]~79 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N23
dffeas \sig_control|counter[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[25]~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[25] .is_wysiwyg = "true";
defparam \sig_control|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N24
fiftyfivenm_lcell_comb \sig_control|counter[26]~81 (
// Equation(s):
// \sig_control|counter[26]~81_combout  = (\sig_control|counter [26] & (\sig_control|counter[25]~80  $ (GND))) # (!\sig_control|counter [26] & (!\sig_control|counter[25]~80  & VCC))
// \sig_control|counter[26]~82  = CARRY((\sig_control|counter [26] & !\sig_control|counter[25]~80 ))

	.dataa(gnd),
	.datab(\sig_control|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[25]~80 ),
	.combout(\sig_control|counter[26]~81_combout ),
	.cout(\sig_control|counter[26]~82 ));
// synopsys translate_off
defparam \sig_control|counter[26]~81 .lut_mask = 16'hC30C;
defparam \sig_control|counter[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N25
dffeas \sig_control|counter[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[26]~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[26] .is_wysiwyg = "true";
defparam \sig_control|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N26
fiftyfivenm_lcell_comb \sig_control|counter[27]~83 (
// Equation(s):
// \sig_control|counter[27]~83_combout  = (\sig_control|counter [27] & (!\sig_control|counter[26]~82 )) # (!\sig_control|counter [27] & ((\sig_control|counter[26]~82 ) # (GND)))
// \sig_control|counter[27]~84  = CARRY((!\sig_control|counter[26]~82 ) # (!\sig_control|counter [27]))

	.dataa(\sig_control|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[26]~82 ),
	.combout(\sig_control|counter[27]~83_combout ),
	.cout(\sig_control|counter[27]~84 ));
// synopsys translate_off
defparam \sig_control|counter[27]~83 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N27
dffeas \sig_control|counter[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[27]~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[27] .is_wysiwyg = "true";
defparam \sig_control|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N28
fiftyfivenm_lcell_comb \sig_control|counter[28]~85 (
// Equation(s):
// \sig_control|counter[28]~85_combout  = \sig_control|counter[27]~84  $ (!\sig_control|counter [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|counter [28]),
	.cin(\sig_control|counter[27]~84 ),
	.combout(\sig_control|counter[28]~85_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|counter[28]~85 .lut_mask = 16'hF00F;
defparam \sig_control|counter[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N29
dffeas \sig_control|counter[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[28]~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[28] .is_wysiwyg = "true";
defparam \sig_control|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
fiftyfivenm_lcell_comb \sig_control|LessThan0~0 (
// Equation(s):
// \sig_control|LessThan0~0_combout  = (((!\sig_control|counter [17] & !\sig_control|counter [16])) # (!\sig_control|counter [19])) # (!\sig_control|counter [18])

	.dataa(\sig_control|counter [18]),
	.datab(\sig_control|counter [17]),
	.datac(\sig_control|counter [16]),
	.datad(\sig_control|counter [19]),
	.cin(gnd),
	.combout(\sig_control|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~0 .lut_mask = 16'h57FF;
defparam \sig_control|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N2
fiftyfivenm_lcell_comb \sig_control|LessThan0~3 (
// Equation(s):
// \sig_control|LessThan0~3_combout  = (((!\sig_control|counter [4]) # (!\sig_control|counter [5])) # (!\sig_control|counter [6])) # (!\sig_control|counter [3])

	.dataa(\sig_control|counter [3]),
	.datab(\sig_control|counter [6]),
	.datac(\sig_control|counter [5]),
	.datad(\sig_control|counter [4]),
	.cin(gnd),
	.combout(\sig_control|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~3 .lut_mask = 16'h7FFF;
defparam \sig_control|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
fiftyfivenm_lcell_comb \sig_control|LessThan0~4 (
// Equation(s):
// \sig_control|LessThan0~4_combout  = (\sig_control|counter [11]) # ((\sig_control|counter [8]) # ((\sig_control|counter [9]) # (\sig_control|counter [12])))

	.dataa(\sig_control|counter [11]),
	.datab(\sig_control|counter [8]),
	.datac(\sig_control|counter [9]),
	.datad(\sig_control|counter [12]),
	.cin(gnd),
	.combout(\sig_control|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~4 .lut_mask = 16'hFFFE;
defparam \sig_control|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N0
fiftyfivenm_lcell_comb \sig_control|LessThan0~2 (
// Equation(s):
// \sig_control|LessThan0~2_combout  = (((!\sig_control|counter [7]) # (!\sig_control|counter [2])) # (!\sig_control|counter [0])) # (!\sig_control|counter [1])

	.dataa(\sig_control|counter [1]),
	.datab(\sig_control|counter [0]),
	.datac(\sig_control|counter [2]),
	.datad(\sig_control|counter [7]),
	.cin(gnd),
	.combout(\sig_control|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \sig_control|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N6
fiftyfivenm_lcell_comb \sig_control|LessThan1~5 (
// Equation(s):
// \sig_control|LessThan1~5_combout  = (!\sig_control|counter [11] & !\sig_control|counter [10])

	.dataa(\sig_control|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|counter [10]),
	.cin(gnd),
	.combout(\sig_control|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~5 .lut_mask = 16'h0055;
defparam \sig_control|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
fiftyfivenm_lcell_comb \sig_control|LessThan0~1 (
// Equation(s):
// \sig_control|LessThan0~1_combout  = (((!\sig_control|counter [12] & \sig_control|LessThan1~5_combout )) # (!\sig_control|counter [14])) # (!\sig_control|counter [13])

	.dataa(\sig_control|counter [13]),
	.datab(\sig_control|counter [12]),
	.datac(\sig_control|counter [14]),
	.datad(\sig_control|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~1 .lut_mask = 16'h7F5F;
defparam \sig_control|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
fiftyfivenm_lcell_comb \sig_control|LessThan0~5 (
// Equation(s):
// \sig_control|LessThan0~5_combout  = (\sig_control|LessThan0~1_combout ) # ((!\sig_control|LessThan0~4_combout  & ((\sig_control|LessThan0~3_combout ) # (\sig_control|LessThan0~2_combout ))))

	.dataa(\sig_control|LessThan0~3_combout ),
	.datab(\sig_control|LessThan0~4_combout ),
	.datac(\sig_control|LessThan0~2_combout ),
	.datad(\sig_control|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~5 .lut_mask = 16'hFF32;
defparam \sig_control|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
fiftyfivenm_lcell_comb \sig_control|LessThan0~6 (
// Equation(s):
// \sig_control|LessThan0~6_combout  = (\sig_control|LessThan0~0_combout ) # ((!\sig_control|counter [15] & (!\sig_control|counter [17] & \sig_control|LessThan0~5_combout )))

	.dataa(\sig_control|counter [15]),
	.datab(\sig_control|counter [17]),
	.datac(\sig_control|LessThan0~0_combout ),
	.datad(\sig_control|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~6 .lut_mask = 16'hF1F0;
defparam \sig_control|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
fiftyfivenm_lcell_comb \sig_control|LessThan0~7 (
// Equation(s):
// \sig_control|LessThan0~7_combout  = (\sig_control|counter [23] & ((\sig_control|counter [21]) # ((\sig_control|counter [20]) # (!\sig_control|LessThan0~6_combout ))))

	.dataa(\sig_control|counter [23]),
	.datab(\sig_control|counter [21]),
	.datac(\sig_control|counter [20]),
	.datad(\sig_control|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~7 .lut_mask = 16'hA8AA;
defparam \sig_control|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
fiftyfivenm_lcell_comb \sig_control|LessThan0~8 (
// Equation(s):
// \sig_control|LessThan0~8_combout  = (\sig_control|counter [25]) # ((\sig_control|counter [24] & (\sig_control|counter [22] & \sig_control|LessThan0~7_combout )))

	.dataa(\sig_control|counter [24]),
	.datab(\sig_control|counter [25]),
	.datac(\sig_control|counter [22]),
	.datad(\sig_control|LessThan0~7_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~8 .lut_mask = 16'hECCC;
defparam \sig_control|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N30
fiftyfivenm_lcell_comb \sig_control|LessThan0~9 (
// Equation(s):
// \sig_control|LessThan0~9_combout  = (\sig_control|counter [28] & (\sig_control|counter [27] & (\sig_control|counter [26] & \sig_control|LessThan0~8_combout )))

	.dataa(\sig_control|counter [28]),
	.datab(\sig_control|counter [27]),
	.datac(\sig_control|counter [26]),
	.datad(\sig_control|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan0~9 .lut_mask = 16'h8000;
defparam \sig_control|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y32_N5
dffeas \sig_control|counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[0]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[0] .is_wysiwyg = "true";
defparam \sig_control|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N6
fiftyfivenm_lcell_comb \sig_control|counter[1]~31 (
// Equation(s):
// \sig_control|counter[1]~31_combout  = (\sig_control|counter [1] & (!\sig_control|counter[0]~30 )) # (!\sig_control|counter [1] & ((\sig_control|counter[0]~30 ) # (GND)))
// \sig_control|counter[1]~32  = CARRY((!\sig_control|counter[0]~30 ) # (!\sig_control|counter [1]))

	.dataa(\sig_control|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[0]~30 ),
	.combout(\sig_control|counter[1]~31_combout ),
	.cout(\sig_control|counter[1]~32 ));
// synopsys translate_off
defparam \sig_control|counter[1]~31 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[1]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N7
dffeas \sig_control|counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[1]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[1] .is_wysiwyg = "true";
defparam \sig_control|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N8
fiftyfivenm_lcell_comb \sig_control|counter[2]~33 (
// Equation(s):
// \sig_control|counter[2]~33_combout  = (\sig_control|counter [2] & (\sig_control|counter[1]~32  $ (GND))) # (!\sig_control|counter [2] & (!\sig_control|counter[1]~32  & VCC))
// \sig_control|counter[2]~34  = CARRY((\sig_control|counter [2] & !\sig_control|counter[1]~32 ))

	.dataa(gnd),
	.datab(\sig_control|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[1]~32 ),
	.combout(\sig_control|counter[2]~33_combout ),
	.cout(\sig_control|counter[2]~34 ));
// synopsys translate_off
defparam \sig_control|counter[2]~33 .lut_mask = 16'hC30C;
defparam \sig_control|counter[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N9
dffeas \sig_control|counter[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[2]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[2] .is_wysiwyg = "true";
defparam \sig_control|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
fiftyfivenm_lcell_comb \sig_control|counter[3]~35 (
// Equation(s):
// \sig_control|counter[3]~35_combout  = (\sig_control|counter [3] & (!\sig_control|counter[2]~34 )) # (!\sig_control|counter [3] & ((\sig_control|counter[2]~34 ) # (GND)))
// \sig_control|counter[3]~36  = CARRY((!\sig_control|counter[2]~34 ) # (!\sig_control|counter [3]))

	.dataa(\sig_control|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[2]~34 ),
	.combout(\sig_control|counter[3]~35_combout ),
	.cout(\sig_control|counter[3]~36 ));
// synopsys translate_off
defparam \sig_control|counter[3]~35 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N11
dffeas \sig_control|counter[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[3]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[3] .is_wysiwyg = "true";
defparam \sig_control|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N12
fiftyfivenm_lcell_comb \sig_control|counter[4]~37 (
// Equation(s):
// \sig_control|counter[4]~37_combout  = (\sig_control|counter [4] & (\sig_control|counter[3]~36  $ (GND))) # (!\sig_control|counter [4] & (!\sig_control|counter[3]~36  & VCC))
// \sig_control|counter[4]~38  = CARRY((\sig_control|counter [4] & !\sig_control|counter[3]~36 ))

	.dataa(\sig_control|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[3]~36 ),
	.combout(\sig_control|counter[4]~37_combout ),
	.cout(\sig_control|counter[4]~38 ));
// synopsys translate_off
defparam \sig_control|counter[4]~37 .lut_mask = 16'hA50A;
defparam \sig_control|counter[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N13
dffeas \sig_control|counter[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[4]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[4] .is_wysiwyg = "true";
defparam \sig_control|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N14
fiftyfivenm_lcell_comb \sig_control|counter[5]~39 (
// Equation(s):
// \sig_control|counter[5]~39_combout  = (\sig_control|counter [5] & (!\sig_control|counter[4]~38 )) # (!\sig_control|counter [5] & ((\sig_control|counter[4]~38 ) # (GND)))
// \sig_control|counter[5]~40  = CARRY((!\sig_control|counter[4]~38 ) # (!\sig_control|counter [5]))

	.dataa(gnd),
	.datab(\sig_control|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[4]~38 ),
	.combout(\sig_control|counter[5]~39_combout ),
	.cout(\sig_control|counter[5]~40 ));
// synopsys translate_off
defparam \sig_control|counter[5]~39 .lut_mask = 16'h3C3F;
defparam \sig_control|counter[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N15
dffeas \sig_control|counter[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[5]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[5] .is_wysiwyg = "true";
defparam \sig_control|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N16
fiftyfivenm_lcell_comb \sig_control|counter[6]~41 (
// Equation(s):
// \sig_control|counter[6]~41_combout  = (\sig_control|counter [6] & (\sig_control|counter[5]~40  $ (GND))) # (!\sig_control|counter [6] & (!\sig_control|counter[5]~40  & VCC))
// \sig_control|counter[6]~42  = CARRY((\sig_control|counter [6] & !\sig_control|counter[5]~40 ))

	.dataa(gnd),
	.datab(\sig_control|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[5]~40 ),
	.combout(\sig_control|counter[6]~41_combout ),
	.cout(\sig_control|counter[6]~42 ));
// synopsys translate_off
defparam \sig_control|counter[6]~41 .lut_mask = 16'hC30C;
defparam \sig_control|counter[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N17
dffeas \sig_control|counter[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[6]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[6] .is_wysiwyg = "true";
defparam \sig_control|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N18
fiftyfivenm_lcell_comb \sig_control|counter[7]~43 (
// Equation(s):
// \sig_control|counter[7]~43_combout  = (\sig_control|counter [7] & (!\sig_control|counter[6]~42 )) # (!\sig_control|counter [7] & ((\sig_control|counter[6]~42 ) # (GND)))
// \sig_control|counter[7]~44  = CARRY((!\sig_control|counter[6]~42 ) # (!\sig_control|counter [7]))

	.dataa(gnd),
	.datab(\sig_control|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[6]~42 ),
	.combout(\sig_control|counter[7]~43_combout ),
	.cout(\sig_control|counter[7]~44 ));
// synopsys translate_off
defparam \sig_control|counter[7]~43 .lut_mask = 16'h3C3F;
defparam \sig_control|counter[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N19
dffeas \sig_control|counter[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[7]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[7] .is_wysiwyg = "true";
defparam \sig_control|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
fiftyfivenm_lcell_comb \sig_control|counter[8]~45 (
// Equation(s):
// \sig_control|counter[8]~45_combout  = (\sig_control|counter [8] & (\sig_control|counter[7]~44  $ (GND))) # (!\sig_control|counter [8] & (!\sig_control|counter[7]~44  & VCC))
// \sig_control|counter[8]~46  = CARRY((\sig_control|counter [8] & !\sig_control|counter[7]~44 ))

	.dataa(gnd),
	.datab(\sig_control|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[7]~44 ),
	.combout(\sig_control|counter[8]~45_combout ),
	.cout(\sig_control|counter[8]~46 ));
// synopsys translate_off
defparam \sig_control|counter[8]~45 .lut_mask = 16'hC30C;
defparam \sig_control|counter[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N21
dffeas \sig_control|counter[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[8]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[8] .is_wysiwyg = "true";
defparam \sig_control|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N22
fiftyfivenm_lcell_comb \sig_control|counter[9]~47 (
// Equation(s):
// \sig_control|counter[9]~47_combout  = (\sig_control|counter [9] & (!\sig_control|counter[8]~46 )) # (!\sig_control|counter [9] & ((\sig_control|counter[8]~46 ) # (GND)))
// \sig_control|counter[9]~48  = CARRY((!\sig_control|counter[8]~46 ) # (!\sig_control|counter [9]))

	.dataa(\sig_control|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[8]~46 ),
	.combout(\sig_control|counter[9]~47_combout ),
	.cout(\sig_control|counter[9]~48 ));
// synopsys translate_off
defparam \sig_control|counter[9]~47 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N23
dffeas \sig_control|counter[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[9]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[9] .is_wysiwyg = "true";
defparam \sig_control|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N24
fiftyfivenm_lcell_comb \sig_control|counter[10]~49 (
// Equation(s):
// \sig_control|counter[10]~49_combout  = (\sig_control|counter [10] & (\sig_control|counter[9]~48  $ (GND))) # (!\sig_control|counter [10] & (!\sig_control|counter[9]~48  & VCC))
// \sig_control|counter[10]~50  = CARRY((\sig_control|counter [10] & !\sig_control|counter[9]~48 ))

	.dataa(gnd),
	.datab(\sig_control|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[9]~48 ),
	.combout(\sig_control|counter[10]~49_combout ),
	.cout(\sig_control|counter[10]~50 ));
// synopsys translate_off
defparam \sig_control|counter[10]~49 .lut_mask = 16'hC30C;
defparam \sig_control|counter[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N13
dffeas \sig_control|counter[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sig_control|counter[10]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[10] .is_wysiwyg = "true";
defparam \sig_control|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N26
fiftyfivenm_lcell_comb \sig_control|counter[11]~51 (
// Equation(s):
// \sig_control|counter[11]~51_combout  = (\sig_control|counter [11] & (!\sig_control|counter[10]~50 )) # (!\sig_control|counter [11] & ((\sig_control|counter[10]~50 ) # (GND)))
// \sig_control|counter[11]~52  = CARRY((!\sig_control|counter[10]~50 ) # (!\sig_control|counter [11]))

	.dataa(\sig_control|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[10]~50 ),
	.combout(\sig_control|counter[11]~51_combout ),
	.cout(\sig_control|counter[11]~52 ));
// synopsys translate_off
defparam \sig_control|counter[11]~51 .lut_mask = 16'h5A5F;
defparam \sig_control|counter[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N27
dffeas \sig_control|counter[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[11]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[11] .is_wysiwyg = "true";
defparam \sig_control|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N28
fiftyfivenm_lcell_comb \sig_control|counter[12]~53 (
// Equation(s):
// \sig_control|counter[12]~53_combout  = (\sig_control|counter [12] & (\sig_control|counter[11]~52  $ (GND))) # (!\sig_control|counter [12] & (!\sig_control|counter[11]~52  & VCC))
// \sig_control|counter[12]~54  = CARRY((\sig_control|counter [12] & !\sig_control|counter[11]~52 ))

	.dataa(gnd),
	.datab(\sig_control|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[11]~52 ),
	.combout(\sig_control|counter[12]~53_combout ),
	.cout(\sig_control|counter[12]~54 ));
// synopsys translate_off
defparam \sig_control|counter[12]~53 .lut_mask = 16'hC30C;
defparam \sig_control|counter[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y32_N29
dffeas \sig_control|counter[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[12]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[12] .is_wysiwyg = "true";
defparam \sig_control|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
fiftyfivenm_lcell_comb \sig_control|counter[13]~55 (
// Equation(s):
// \sig_control|counter[13]~55_combout  = (\sig_control|counter [13] & (!\sig_control|counter[12]~54 )) # (!\sig_control|counter [13] & ((\sig_control|counter[12]~54 ) # (GND)))
// \sig_control|counter[13]~56  = CARRY((!\sig_control|counter[12]~54 ) # (!\sig_control|counter [13]))

	.dataa(gnd),
	.datab(\sig_control|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[12]~54 ),
	.combout(\sig_control|counter[13]~55_combout ),
	.cout(\sig_control|counter[13]~56 ));
// synopsys translate_off
defparam \sig_control|counter[13]~55 .lut_mask = 16'h3C3F;
defparam \sig_control|counter[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N27
dffeas \sig_control|counter[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sig_control|counter[13]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[13] .is_wysiwyg = "true";
defparam \sig_control|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N0
fiftyfivenm_lcell_comb \sig_control|counter[14]~57 (
// Equation(s):
// \sig_control|counter[14]~57_combout  = (\sig_control|counter [14] & (\sig_control|counter[13]~56  $ (GND))) # (!\sig_control|counter [14] & (!\sig_control|counter[13]~56  & VCC))
// \sig_control|counter[14]~58  = CARRY((\sig_control|counter [14] & !\sig_control|counter[13]~56 ))

	.dataa(gnd),
	.datab(\sig_control|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[13]~56 ),
	.combout(\sig_control|counter[14]~57_combout ),
	.cout(\sig_control|counter[14]~58 ));
// synopsys translate_off
defparam \sig_control|counter[14]~57 .lut_mask = 16'hC30C;
defparam \sig_control|counter[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X47_Y32_N9
dffeas \sig_control|counter[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sig_control|counter[14]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[14] .is_wysiwyg = "true";
defparam \sig_control|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N2
fiftyfivenm_lcell_comb \sig_control|counter[15]~59 (
// Equation(s):
// \sig_control|counter[15]~59_combout  = (\sig_control|counter [15] & (!\sig_control|counter[14]~58 )) # (!\sig_control|counter [15] & ((\sig_control|counter[14]~58 ) # (GND)))
// \sig_control|counter[15]~60  = CARRY((!\sig_control|counter[14]~58 ) # (!\sig_control|counter [15]))

	.dataa(gnd),
	.datab(\sig_control|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sig_control|counter[14]~58 ),
	.combout(\sig_control|counter[15]~59_combout ),
	.cout(\sig_control|counter[15]~60 ));
// synopsys translate_off
defparam \sig_control|counter[15]~59 .lut_mask = 16'h3C3F;
defparam \sig_control|counter[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y31_N3
dffeas \sig_control|counter[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|counter[15]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[15] .is_wysiwyg = "true";
defparam \sig_control|counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y32_N5
dffeas \sig_control|counter[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sig_control|counter[16]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|LessThan0~9_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|counter[16] .is_wysiwyg = "true";
defparam \sig_control|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
fiftyfivenm_lcell_comb \sig_control|LessThan1~3 (
// Equation(s):
// \sig_control|LessThan1~3_combout  = (((!\sig_control|counter [15] & !\sig_control|counter [16])) # (!\sig_control|counter [17])) # (!\sig_control|counter [18])

	.dataa(\sig_control|counter [15]),
	.datab(\sig_control|counter [16]),
	.datac(\sig_control|counter [18]),
	.datad(\sig_control|counter [17]),
	.cin(gnd),
	.combout(\sig_control|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~3 .lut_mask = 16'h1FFF;
defparam \sig_control|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
fiftyfivenm_lcell_comb \sig_control|LessThan1~4 (
// Equation(s):
// \sig_control|LessThan1~4_combout  = ((!\sig_control|counter [8] & !\sig_control|counter [7])) # (!\sig_control|counter [9])

	.dataa(\sig_control|counter [9]),
	.datab(\sig_control|counter [8]),
	.datac(gnd),
	.datad(\sig_control|counter [7]),
	.cin(gnd),
	.combout(\sig_control|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~4 .lut_mask = 16'h5577;
defparam \sig_control|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N26
fiftyfivenm_lcell_comb \sig_control|LessThan1~6 (
// Equation(s):
// \sig_control|LessThan1~6_combout  = (((\sig_control|LessThan1~5_combout  & \sig_control|LessThan1~4_combout )) # (!\sig_control|counter [13])) # (!\sig_control|counter [12])

	.dataa(\sig_control|LessThan1~5_combout ),
	.datab(\sig_control|counter [12]),
	.datac(\sig_control|counter [13]),
	.datad(\sig_control|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~6 .lut_mask = 16'hBF3F;
defparam \sig_control|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N8
fiftyfivenm_lcell_comb \sig_control|LessThan1~7 (
// Equation(s):
// \sig_control|LessThan1~7_combout  = (\sig_control|LessThan1~3_combout ) # ((!\sig_control|counter [16] & (!\sig_control|counter [14] & \sig_control|LessThan1~6_combout )))

	.dataa(\sig_control|counter [16]),
	.datab(\sig_control|LessThan1~3_combout ),
	.datac(\sig_control|counter [14]),
	.datad(\sig_control|LessThan1~6_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~7 .lut_mask = 16'hCDCC;
defparam \sig_control|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y31_N30
fiftyfivenm_lcell_comb \sig_control|LessThan1~1 (
// Equation(s):
// \sig_control|LessThan1~1_combout  = (!\sig_control|counter [28] & (((!\sig_control|counter [24] & !\sig_control|counter [23])) # (!\sig_control|counter [25])))

	.dataa(\sig_control|counter [25]),
	.datab(\sig_control|counter [24]),
	.datac(\sig_control|counter [28]),
	.datad(\sig_control|counter [23]),
	.cin(gnd),
	.combout(\sig_control|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~1 .lut_mask = 16'h0507;
defparam \sig_control|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
fiftyfivenm_lcell_comb \sig_control|LessThan1~2 (
// Equation(s):
// \sig_control|LessThan1~2_combout  = (\sig_control|LessThan1~1_combout ) # ((!\sig_control|counter [28] & ((!\sig_control|counter [27]) # (!\sig_control|counter [26]))))

	.dataa(\sig_control|counter [26]),
	.datab(\sig_control|counter [28]),
	.datac(\sig_control|counter [27]),
	.datad(\sig_control|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~2 .lut_mask = 16'hFF13;
defparam \sig_control|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
fiftyfivenm_lcell_comb \sig_control|LessThan1~8 (
// Equation(s):
// \sig_control|LessThan1~8_combout  = (!\sig_control|counter [19] & (!\sig_control|counter [20] & (!\sig_control|counter [28] & !\sig_control|counter [24])))

	.dataa(\sig_control|counter [19]),
	.datab(\sig_control|counter [20]),
	.datac(\sig_control|counter [28]),
	.datad(\sig_control|counter [24]),
	.cin(gnd),
	.combout(\sig_control|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~8 .lut_mask = 16'h0001;
defparam \sig_control|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N0
fiftyfivenm_lcell_comb \sig_control|LessThan1~0 (
// Equation(s):
// \sig_control|LessThan1~0_combout  = (!\sig_control|counter [28] & (!\sig_control|counter [24] & ((!\sig_control|counter [21]) # (!\sig_control|counter [22]))))

	.dataa(\sig_control|counter [28]),
	.datab(\sig_control|counter [22]),
	.datac(\sig_control|counter [21]),
	.datad(\sig_control|counter [24]),
	.cin(gnd),
	.combout(\sig_control|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~0 .lut_mask = 16'h0015;
defparam \sig_control|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
fiftyfivenm_lcell_comb \sig_control|LessThan1~9 (
// Equation(s):
// \sig_control|LessThan1~9_combout  = (\sig_control|LessThan1~2_combout ) # ((\sig_control|LessThan1~0_combout ) # ((\sig_control|LessThan1~7_combout  & \sig_control|LessThan1~8_combout )))

	.dataa(\sig_control|LessThan1~7_combout ),
	.datab(\sig_control|LessThan1~2_combout ),
	.datac(\sig_control|LessThan1~8_combout ),
	.datad(\sig_control|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\sig_control|LessThan1~9_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|LessThan1~9 .lut_mask = 16'hFFEC;
defparam \sig_control|LessThan1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y32_N23
dffeas \sig_control|clk_1hz (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|LessThan1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|clk_1hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|clk_1hz .is_wysiwyg = "true";
defparam \sig_control|clk_1hz .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N28
fiftyfivenm_lcell_comb \sig_control|ledr[0]~feeder (
// Equation(s):
// \sig_control|ledr[0]~feeder_combout  = \sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[0]~feeder .lut_mask = 16'hFF00;
defparam \sig_control|ledr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N29
dffeas \sig_control|ledr[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[0] .is_wysiwyg = "true";
defparam \sig_control|ledr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N2
fiftyfivenm_lcell_comb \sig_control|ledr[1]~0 (
// Equation(s):
// \sig_control|ledr[1]~0_combout  = !\sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[1]~0 .lut_mask = 16'h00FF;
defparam \sig_control|ledr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N3
dffeas \sig_control|ledr[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[1] .is_wysiwyg = "true";
defparam \sig_control|ledr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N24
fiftyfivenm_lcell_comb \sig_control|ledr[2]~feeder (
// Equation(s):
// \sig_control|ledr[2]~feeder_combout  = \sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[2]~feeder .lut_mask = 16'hFF00;
defparam \sig_control|ledr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N25
dffeas \sig_control|ledr[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[2] .is_wysiwyg = "true";
defparam \sig_control|ledr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N10
fiftyfivenm_lcell_comb \sig_control|ledr[3]~1 (
// Equation(s):
// \sig_control|ledr[3]~1_combout  = !\sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[3]~1 .lut_mask = 16'h00FF;
defparam \sig_control|ledr[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N11
dffeas \sig_control|ledr[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[3] .is_wysiwyg = "true";
defparam \sig_control|ledr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N4
fiftyfivenm_lcell_comb \sig_control|ledr[4]~feeder (
// Equation(s):
// \sig_control|ledr[4]~feeder_combout  = \sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[4]~feeder .lut_mask = 16'hFF00;
defparam \sig_control|ledr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N5
dffeas \sig_control|ledr[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[4] .is_wysiwyg = "true";
defparam \sig_control|ledr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N14
fiftyfivenm_lcell_comb \sig_control|ledr[5]~2 (
// Equation(s):
// \sig_control|ledr[5]~2_combout  = !\sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[5]~2 .lut_mask = 16'h00FF;
defparam \sig_control|ledr[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N15
dffeas \sig_control|ledr[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[5] .is_wysiwyg = "true";
defparam \sig_control|ledr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N20
fiftyfivenm_lcell_comb \sig_control|ledr[6]~feeder (
// Equation(s):
// \sig_control|ledr[6]~feeder_combout  = \sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[6]~feeder .lut_mask = 16'hFF00;
defparam \sig_control|ledr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N21
dffeas \sig_control|ledr[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[6] .is_wysiwyg = "true";
defparam \sig_control|ledr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N22
fiftyfivenm_lcell_comb \sig_control|ledr[7]~3 (
// Equation(s):
// \sig_control|ledr[7]~3_combout  = !\sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[7]~3 .lut_mask = 16'h00FF;
defparam \sig_control|ledr[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N23
dffeas \sig_control|ledr[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[7] .is_wysiwyg = "true";
defparam \sig_control|ledr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y53_N12
fiftyfivenm_lcell_comb \sig_control|ledr[8]~feeder (
// Equation(s):
// \sig_control|ledr[8]~feeder_combout  = \sig_control|clk_1hz~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sig_control|clk_1hz~q ),
	.cin(gnd),
	.combout(\sig_control|ledr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[8]~feeder .lut_mask = 16'hFF00;
defparam \sig_control|ledr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y53_N13
dffeas \sig_control|ledr[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[8] .is_wysiwyg = "true";
defparam \sig_control|ledr[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X50_Y53_N12
fiftyfivenm_lcell_comb \sig_control|ledr[9]~feeder (
// Equation(s):
// \sig_control|ledr[9]~feeder_combout  = \KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\KEY[1]~input_o ),
	.cin(gnd),
	.combout(\sig_control|ledr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|ledr[9]~feeder .lut_mask = 16'hFF00;
defparam \sig_control|ledr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y53_N13
dffeas \sig_control|ledr[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|ledr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|ledr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|ledr[9] .is_wysiwyg = "true";
defparam \sig_control|ledr[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
fiftyfivenm_lcell_comb \sig_control|rst_reg~0 (
// Equation(s):
// \sig_control|rst_reg~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sig_control|rst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|rst_reg~0 .lut_mask = 16'h0F0F;
defparam \sig_control|rst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \sig_control|rst_reg (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\sig_control|rst_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sig_control|rst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sig_control|rst_reg .is_wysiwyg = "true";
defparam \sig_control|rst_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N9
dffeas \control_top|uart_tst|state.STATE2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_top|uart_tst|state.STATE1~q ),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|state.STATE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|state.STATE2 .is_wysiwyg = "true";
defparam \control_top|uart_tst|state.STATE2 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \control_top|uart_tst|state.STATE3 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_top|uart_tst|state.STATE2~q ),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|state.STATE3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|state.STATE3 .is_wysiwyg = "true";
defparam \control_top|uart_tst|state.STATE3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
fiftyfivenm_lcell_comb \control_top|uart_tst|Selector1~0 (
// Equation(s):
// \control_top|uart_tst|Selector1~0_combout  = (\control_top|uart_tst|state.STATE3~q ) # ((\uart_top|tx|busy~q  & \control_top|uart_tst|state.STATE4~q ))

	.dataa(\uart_top|tx|busy~q ),
	.datab(gnd),
	.datac(\control_top|uart_tst|state.STATE4~q ),
	.datad(\control_top|uart_tst|state.STATE3~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|Selector1~0 .lut_mask = 16'hFFA0;
defparam \control_top|uart_tst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N3
dffeas \control_top|uart_tst|state.STATE4 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|state.STATE4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|state.STATE4 .is_wysiwyg = "true";
defparam \control_top|uart_tst|state.STATE4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
fiftyfivenm_lcell_comb \control_top|uart_tst|Selector0~0 (
// Equation(s):
// \control_top|uart_tst|Selector0~0_combout  = (\uart_top|tx|busy~q  & (((\control_top|uart_tst|state.STATE0~q  & !\control_top|uart_tst|rx_ready_flag~q )))) # (!\uart_top|tx|busy~q  & ((\control_top|uart_tst|state.STATE4~q ) # 
// ((\control_top|uart_tst|state.STATE0~q  & !\control_top|uart_tst|rx_ready_flag~q ))))

	.dataa(\uart_top|tx|busy~q ),
	.datab(\control_top|uart_tst|state.STATE4~q ),
	.datac(\control_top|uart_tst|state.STATE0~q ),
	.datad(\control_top|uart_tst|rx_ready_flag~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|Selector0~0 .lut_mask = 16'h44F4;
defparam \control_top|uart_tst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N29
dffeas \control_top|uart_tst|state.STATE0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|state.STATE0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|state.STATE0 .is_wysiwyg = "true";
defparam \control_top|uart_tst|state.STATE0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
fiftyfivenm_lcell_comb \control_top|uart_tst|next_state.STATE1~0 (
// Equation(s):
// \control_top|uart_tst|next_state.STATE1~0_combout  = (\control_top|uart_tst|state.STATE0~q  & \control_top|uart_tst|rx_ready_flag~q )

	.dataa(gnd),
	.datab(\control_top|uart_tst|state.STATE0~q ),
	.datac(gnd),
	.datad(\control_top|uart_tst|rx_ready_flag~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|next_state.STATE1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|next_state.STATE1~0 .lut_mask = 16'hCC00;
defparam \control_top|uart_tst|next_state.STATE1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \control_top|uart_tst|state.STATE1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|next_state.STATE1~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|state.STATE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|state.STATE1 .is_wysiwyg = "true";
defparam \control_top|uart_tst|state.STATE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
fiftyfivenm_lcell_comb \uart_top|rx|rx_sync~0 (
// Equation(s):
// \uart_top|rx|rx_sync~0_combout  = (\sig_control|rst_reg~q ) # (!\uart_top|tx|tx~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(\uart_top|tx|tx~q ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_sync~0 .lut_mask = 16'hF0FF;
defparam \uart_top|rx|rx_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N12
fiftyfivenm_lcell_comb \uart_top|rx|rx_sync~feeder (
// Equation(s):
// \uart_top|rx|rx_sync~feeder_combout  = \uart_top|rx|rx_sync~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top|rx|rx_sync~0_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_sync~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_sync~feeder .lut_mask = 16'hFF00;
defparam \uart_top|rx|rx_sync~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N13
dffeas \uart_top|rx|rx_sync (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_sync~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_sync .is_wysiwyg = "true";
defparam \uart_top|rx|rx_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
fiftyfivenm_lcell_comb \uart_top|rx|rx_prev~0 (
// Equation(s):
// \uart_top|rx|rx_prev~0_combout  = (\sig_control|rst_reg~q ) # (\uart_top|rx|rx_sync~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(\uart_top|rx|rx_sync~q ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_prev~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_prev~0 .lut_mask = 16'hFFF0;
defparam \uart_top|rx|rx_prev~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N11
dffeas \uart_top|rx|rx_prev (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_prev .is_wysiwyg = "true";
defparam \uart_top|rx|rx_prev .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N22
fiftyfivenm_lcell_comb \uart_top|rx|receiving~2 (
// Equation(s):
// \uart_top|rx|receiving~2_combout  = (!\uart_top|rx|data_ready_next~0_combout  & ((\uart_top|rx|receiving~q ) # ((\uart_top|rx|rx_prev~q  & !\uart_top|rx|rx_sync~q ))))

	.dataa(\uart_top|rx|rx_prev~q ),
	.datab(\uart_top|rx|rx_sync~q ),
	.datac(\uart_top|rx|receiving~q ),
	.datad(\uart_top|rx|data_ready_next~0_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|receiving~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|receiving~2 .lut_mask = 16'h00F2;
defparam \uart_top|rx|receiving~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N23
dffeas \uart_top|rx|receiving (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|receiving~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|receiving~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|receiving .is_wysiwyg = "true";
defparam \uart_top|rx|receiving .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N2
fiftyfivenm_lcell_comb \uart_top|rx|always0~0 (
// Equation(s):
// \uart_top|rx|always0~0_combout  = ((\uart_top|rx|receiving~q ) # (\uart_top|rx|rx_sync~q )) # (!\uart_top|rx|rx_prev~q )

	.dataa(\uart_top|rx|rx_prev~q ),
	.datab(gnd),
	.datac(\uart_top|rx|receiving~q ),
	.datad(\uart_top|rx|rx_sync~q ),
	.cin(gnd),
	.combout(\uart_top|rx|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|always0~0 .lut_mask = 16'hFFF5;
defparam \uart_top|rx|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[0]~32 (
// Equation(s):
// \uart_top|rx|baud_counter[0]~32_combout  = \uart_top|rx|baud_counter [0] $ (VCC)
// \uart_top|rx|baud_counter[0]~33  = CARRY(\uart_top|rx|baud_counter [0])

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_top|rx|baud_counter[0]~32_combout ),
	.cout(\uart_top|rx|baud_counter[0]~33 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[0]~32 .lut_mask = 16'h33CC;
defparam \uart_top|rx|baud_counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N28
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[10]~54 (
// Equation(s):
// \uart_top|rx|baud_counter[10]~54_combout  = (\uart_top|rx|baud_counter [10] & ((GND) # (!\uart_top|rx|baud_counter[9]~53 ))) # (!\uart_top|rx|baud_counter [10] & (\uart_top|rx|baud_counter[9]~53  $ (GND)))
// \uart_top|rx|baud_counter[10]~55  = CARRY((\uart_top|rx|baud_counter [10]) # (!\uart_top|rx|baud_counter[9]~53 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[9]~53 ),
	.combout(\uart_top|rx|baud_counter[10]~54_combout ),
	.cout(\uart_top|rx|baud_counter[10]~55 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[10]~54 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[10]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[11]~56 (
// Equation(s):
// \uart_top|rx|baud_counter[11]~56_combout  = (\uart_top|rx|baud_counter [11] & (\uart_top|rx|baud_counter[10]~55  & VCC)) # (!\uart_top|rx|baud_counter [11] & (!\uart_top|rx|baud_counter[10]~55 ))
// \uart_top|rx|baud_counter[11]~57  = CARRY((!\uart_top|rx|baud_counter [11] & !\uart_top|rx|baud_counter[10]~55 ))

	.dataa(\uart_top|rx|baud_counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[10]~55 ),
	.combout(\uart_top|rx|baud_counter[11]~56_combout ),
	.cout(\uart_top|rx|baud_counter[11]~57 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[11]~56 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[11]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[30]~35 (
// Equation(s):
// \uart_top|rx|baud_counter[30]~35_combout  = (\sig_control|rst_reg~q ) # ((\uart_top|rx|receiving~q ) # ((!\uart_top|rx|rx_sync~q  & \uart_top|rx|rx_prev~q )))

	.dataa(\uart_top|rx|rx_sync~q ),
	.datab(\sig_control|rst_reg~q ),
	.datac(\uart_top|rx|receiving~q ),
	.datad(\uart_top|rx|rx_prev~q ),
	.cin(gnd),
	.combout(\uart_top|rx|baud_counter[30]~35_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|baud_counter[30]~35 .lut_mask = 16'hFDFC;
defparam \uart_top|rx|baud_counter[30]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \uart_top|rx|baud_counter[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[11]~56_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[11] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[12]~58 (
// Equation(s):
// \uart_top|rx|baud_counter[12]~58_combout  = (\uart_top|rx|baud_counter [12] & ((GND) # (!\uart_top|rx|baud_counter[11]~57 ))) # (!\uart_top|rx|baud_counter [12] & (\uart_top|rx|baud_counter[11]~57  $ (GND)))
// \uart_top|rx|baud_counter[12]~59  = CARRY((\uart_top|rx|baud_counter [12]) # (!\uart_top|rx|baud_counter[11]~57 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[11]~57 ),
	.combout(\uart_top|rx|baud_counter[12]~58_combout ),
	.cout(\uart_top|rx|baud_counter[12]~59 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[12]~58 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[12]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
fiftyfivenm_lcell_comb \sig_control|rst_reg~_wirecell (
// Equation(s):
// \sig_control|rst_reg~_wirecell_combout  = !\sig_control|rst_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sig_control|rst_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \sig_control|rst_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \sig_control|rst_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \uart_top|rx|baud_counter[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[12]~58_combout ),
	.asdata(\sig_control|rst_reg~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[12] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[13]~60 (
// Equation(s):
// \uart_top|rx|baud_counter[13]~60_combout  = (\uart_top|rx|baud_counter [13] & (\uart_top|rx|baud_counter[12]~59  & VCC)) # (!\uart_top|rx|baud_counter [13] & (!\uart_top|rx|baud_counter[12]~59 ))
// \uart_top|rx|baud_counter[13]~61  = CARRY((!\uart_top|rx|baud_counter [13] & !\uart_top|rx|baud_counter[12]~59 ))

	.dataa(\uart_top|rx|baud_counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[12]~59 ),
	.combout(\uart_top|rx|baud_counter[13]~60_combout ),
	.cout(\uart_top|rx|baud_counter[13]~61 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[13]~60 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[13]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N27
dffeas \uart_top|rx|baud_counter[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[13]~60_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[13] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[14]~62 (
// Equation(s):
// \uart_top|rx|baud_counter[14]~62_combout  = (\uart_top|rx|baud_counter [14] & ((GND) # (!\uart_top|rx|baud_counter[13]~61 ))) # (!\uart_top|rx|baud_counter [14] & (\uart_top|rx|baud_counter[13]~61  $ (GND)))
// \uart_top|rx|baud_counter[14]~63  = CARRY((\uart_top|rx|baud_counter [14]) # (!\uart_top|rx|baud_counter[13]~61 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[13]~61 ),
	.combout(\uart_top|rx|baud_counter[14]~62_combout ),
	.cout(\uart_top|rx|baud_counter[14]~63 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[14]~62 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[14]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \uart_top|rx|baud_counter[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[14]~62_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[14] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[15]~64 (
// Equation(s):
// \uart_top|rx|baud_counter[15]~64_combout  = (\uart_top|rx|baud_counter [15] & (\uart_top|rx|baud_counter[14]~63  & VCC)) # (!\uart_top|rx|baud_counter [15] & (!\uart_top|rx|baud_counter[14]~63 ))
// \uart_top|rx|baud_counter[15]~65  = CARRY((!\uart_top|rx|baud_counter [15] & !\uart_top|rx|baud_counter[14]~63 ))

	.dataa(\uart_top|rx|baud_counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[14]~63 ),
	.combout(\uart_top|rx|baud_counter[15]~64_combout ),
	.cout(\uart_top|rx|baud_counter[15]~65 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[15]~64 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[15]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N31
dffeas \uart_top|rx|baud_counter[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[15]~64_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[15] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[16]~66 (
// Equation(s):
// \uart_top|rx|baud_counter[16]~66_combout  = (\uart_top|rx|baud_counter [16] & ((GND) # (!\uart_top|rx|baud_counter[15]~65 ))) # (!\uart_top|rx|baud_counter [16] & (\uart_top|rx|baud_counter[15]~65  $ (GND)))
// \uart_top|rx|baud_counter[16]~67  = CARRY((\uart_top|rx|baud_counter [16]) # (!\uart_top|rx|baud_counter[15]~65 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[15]~65 ),
	.combout(\uart_top|rx|baud_counter[16]~66_combout ),
	.cout(\uart_top|rx|baud_counter[16]~67 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[16]~66 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[16]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N1
dffeas \uart_top|rx|baud_counter[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[16]~66_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[16] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[17]~68 (
// Equation(s):
// \uart_top|rx|baud_counter[17]~68_combout  = (\uart_top|rx|baud_counter [17] & (\uart_top|rx|baud_counter[16]~67  & VCC)) # (!\uart_top|rx|baud_counter [17] & (!\uart_top|rx|baud_counter[16]~67 ))
// \uart_top|rx|baud_counter[17]~69  = CARRY((!\uart_top|rx|baud_counter [17] & !\uart_top|rx|baud_counter[16]~67 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[16]~67 ),
	.combout(\uart_top|rx|baud_counter[17]~68_combout ),
	.cout(\uart_top|rx|baud_counter[17]~69 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[17]~68 .lut_mask = 16'hC303;
defparam \uart_top|rx|baud_counter[17]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \uart_top|rx|baud_counter[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[17]~68_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[17] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[18]~70 (
// Equation(s):
// \uart_top|rx|baud_counter[18]~70_combout  = (\uart_top|rx|baud_counter [18] & ((GND) # (!\uart_top|rx|baud_counter[17]~69 ))) # (!\uart_top|rx|baud_counter [18] & (\uart_top|rx|baud_counter[17]~69  $ (GND)))
// \uart_top|rx|baud_counter[18]~71  = CARRY((\uart_top|rx|baud_counter [18]) # (!\uart_top|rx|baud_counter[17]~69 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[17]~69 ),
	.combout(\uart_top|rx|baud_counter[18]~70_combout ),
	.cout(\uart_top|rx|baud_counter[18]~71 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[18]~70 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[18]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \uart_top|rx|baud_counter[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[18]~70_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[18] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[19]~72 (
// Equation(s):
// \uart_top|rx|baud_counter[19]~72_combout  = (\uart_top|rx|baud_counter [19] & (\uart_top|rx|baud_counter[18]~71  & VCC)) # (!\uart_top|rx|baud_counter [19] & (!\uart_top|rx|baud_counter[18]~71 ))
// \uart_top|rx|baud_counter[19]~73  = CARRY((!\uart_top|rx|baud_counter [19] & !\uart_top|rx|baud_counter[18]~71 ))

	.dataa(\uart_top|rx|baud_counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[18]~71 ),
	.combout(\uart_top|rx|baud_counter[19]~72_combout ),
	.cout(\uart_top|rx|baud_counter[19]~73 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[19]~72 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[19]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N7
dffeas \uart_top|rx|baud_counter[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[19]~72_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[19] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~5 (
// Equation(s):
// \uart_top|rx|Equal0~5_combout  = (\uart_top|rx|baud_counter [16]) # ((\uart_top|rx|baud_counter [18]) # ((\uart_top|rx|baud_counter [17]) # (\uart_top|rx|baud_counter [19])))

	.dataa(\uart_top|rx|baud_counter [16]),
	.datab(\uart_top|rx|baud_counter [18]),
	.datac(\uart_top|rx|baud_counter [17]),
	.datad(\uart_top|rx|baud_counter [19]),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~5 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[20]~74 (
// Equation(s):
// \uart_top|rx|baud_counter[20]~74_combout  = (\uart_top|rx|baud_counter [20] & ((GND) # (!\uart_top|rx|baud_counter[19]~73 ))) # (!\uart_top|rx|baud_counter [20] & (\uart_top|rx|baud_counter[19]~73  $ (GND)))
// \uart_top|rx|baud_counter[20]~75  = CARRY((\uart_top|rx|baud_counter [20]) # (!\uart_top|rx|baud_counter[19]~73 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[19]~73 ),
	.combout(\uart_top|rx|baud_counter[20]~74_combout ),
	.cout(\uart_top|rx|baud_counter[20]~75 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[20]~74 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[20]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N9
dffeas \uart_top|rx|baud_counter[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[20]~74_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[20] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[21]~76 (
// Equation(s):
// \uart_top|rx|baud_counter[21]~76_combout  = (\uart_top|rx|baud_counter [21] & (\uart_top|rx|baud_counter[20]~75  & VCC)) # (!\uart_top|rx|baud_counter [21] & (!\uart_top|rx|baud_counter[20]~75 ))
// \uart_top|rx|baud_counter[21]~77  = CARRY((!\uart_top|rx|baud_counter [21] & !\uart_top|rx|baud_counter[20]~75 ))

	.dataa(\uart_top|rx|baud_counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[20]~75 ),
	.combout(\uart_top|rx|baud_counter[21]~76_combout ),
	.cout(\uart_top|rx|baud_counter[21]~77 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[21]~76 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[21]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \uart_top|rx|baud_counter[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[21]~76_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[21] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[22]~78 (
// Equation(s):
// \uart_top|rx|baud_counter[22]~78_combout  = (\uart_top|rx|baud_counter [22] & ((GND) # (!\uart_top|rx|baud_counter[21]~77 ))) # (!\uart_top|rx|baud_counter [22] & (\uart_top|rx|baud_counter[21]~77  $ (GND)))
// \uart_top|rx|baud_counter[22]~79  = CARRY((\uart_top|rx|baud_counter [22]) # (!\uart_top|rx|baud_counter[21]~77 ))

	.dataa(\uart_top|rx|baud_counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[21]~77 ),
	.combout(\uart_top|rx|baud_counter[22]~78_combout ),
	.cout(\uart_top|rx|baud_counter[22]~79 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[22]~78 .lut_mask = 16'h5AAF;
defparam \uart_top|rx|baud_counter[22]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \uart_top|rx|baud_counter[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[22]~78_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[22] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[23]~80 (
// Equation(s):
// \uart_top|rx|baud_counter[23]~80_combout  = (\uart_top|rx|baud_counter [23] & (\uart_top|rx|baud_counter[22]~79  & VCC)) # (!\uart_top|rx|baud_counter [23] & (!\uart_top|rx|baud_counter[22]~79 ))
// \uart_top|rx|baud_counter[23]~81  = CARRY((!\uart_top|rx|baud_counter [23] & !\uart_top|rx|baud_counter[22]~79 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[22]~79 ),
	.combout(\uart_top|rx|baud_counter[23]~80_combout ),
	.cout(\uart_top|rx|baud_counter[23]~81 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[23]~80 .lut_mask = 16'hC303;
defparam \uart_top|rx|baud_counter[23]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \uart_top|rx|baud_counter[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[23]~80_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[23] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~6 (
// Equation(s):
// \uart_top|rx|Equal0~6_combout  = (\uart_top|rx|baud_counter [23]) # ((\uart_top|rx|baud_counter [20]) # ((\uart_top|rx|baud_counter [22]) # (\uart_top|rx|baud_counter [21])))

	.dataa(\uart_top|rx|baud_counter [23]),
	.datab(\uart_top|rx|baud_counter [20]),
	.datac(\uart_top|rx|baud_counter [22]),
	.datad(\uart_top|rx|baud_counter [21]),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~6 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[24]~82 (
// Equation(s):
// \uart_top|rx|baud_counter[24]~82_combout  = (\uart_top|rx|baud_counter [24] & ((GND) # (!\uart_top|rx|baud_counter[23]~81 ))) # (!\uart_top|rx|baud_counter [24] & (\uart_top|rx|baud_counter[23]~81  $ (GND)))
// \uart_top|rx|baud_counter[24]~83  = CARRY((\uart_top|rx|baud_counter [24]) # (!\uart_top|rx|baud_counter[23]~81 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[23]~81 ),
	.combout(\uart_top|rx|baud_counter[24]~82_combout ),
	.cout(\uart_top|rx|baud_counter[24]~83 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[24]~82 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[24]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \uart_top|rx|baud_counter[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[24]~82_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[24] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[25]~84 (
// Equation(s):
// \uart_top|rx|baud_counter[25]~84_combout  = (\uart_top|rx|baud_counter [25] & (\uart_top|rx|baud_counter[24]~83  & VCC)) # (!\uart_top|rx|baud_counter [25] & (!\uart_top|rx|baud_counter[24]~83 ))
// \uart_top|rx|baud_counter[25]~85  = CARRY((!\uart_top|rx|baud_counter [25] & !\uart_top|rx|baud_counter[24]~83 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[24]~83 ),
	.combout(\uart_top|rx|baud_counter[25]~84_combout ),
	.cout(\uart_top|rx|baud_counter[25]~85 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[25]~84 .lut_mask = 16'hC303;
defparam \uart_top|rx|baud_counter[25]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \uart_top|rx|baud_counter[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[25]~84_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[25] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[26]~86 (
// Equation(s):
// \uart_top|rx|baud_counter[26]~86_combout  = (\uart_top|rx|baud_counter [26] & ((GND) # (!\uart_top|rx|baud_counter[25]~85 ))) # (!\uart_top|rx|baud_counter [26] & (\uart_top|rx|baud_counter[25]~85  $ (GND)))
// \uart_top|rx|baud_counter[26]~87  = CARRY((\uart_top|rx|baud_counter [26]) # (!\uart_top|rx|baud_counter[25]~85 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[25]~85 ),
	.combout(\uart_top|rx|baud_counter[26]~86_combout ),
	.cout(\uart_top|rx|baud_counter[26]~87 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[26]~86 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[26]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \uart_top|rx|baud_counter[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[26]~86_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[26] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[27]~88 (
// Equation(s):
// \uart_top|rx|baud_counter[27]~88_combout  = (\uart_top|rx|baud_counter [27] & (\uart_top|rx|baud_counter[26]~87  & VCC)) # (!\uart_top|rx|baud_counter [27] & (!\uart_top|rx|baud_counter[26]~87 ))
// \uart_top|rx|baud_counter[27]~89  = CARRY((!\uart_top|rx|baud_counter [27] & !\uart_top|rx|baud_counter[26]~87 ))

	.dataa(\uart_top|rx|baud_counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[26]~87 ),
	.combout(\uart_top|rx|baud_counter[27]~88_combout ),
	.cout(\uart_top|rx|baud_counter[27]~89 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[27]~88 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[27]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \uart_top|rx|baud_counter[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[27]~88_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[27] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[28]~90 (
// Equation(s):
// \uart_top|rx|baud_counter[28]~90_combout  = (\uart_top|rx|baud_counter [28] & ((GND) # (!\uart_top|rx|baud_counter[27]~89 ))) # (!\uart_top|rx|baud_counter [28] & (\uart_top|rx|baud_counter[27]~89  $ (GND)))
// \uart_top|rx|baud_counter[28]~91  = CARRY((\uart_top|rx|baud_counter [28]) # (!\uart_top|rx|baud_counter[27]~89 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[27]~89 ),
	.combout(\uart_top|rx|baud_counter[28]~90_combout ),
	.cout(\uart_top|rx|baud_counter[28]~91 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[28]~90 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[28]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \uart_top|rx|baud_counter[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[28]~90_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[28] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[29]~92 (
// Equation(s):
// \uart_top|rx|baud_counter[29]~92_combout  = (\uart_top|rx|baud_counter [29] & (\uart_top|rx|baud_counter[28]~91  & VCC)) # (!\uart_top|rx|baud_counter [29] & (!\uart_top|rx|baud_counter[28]~91 ))
// \uart_top|rx|baud_counter[29]~93  = CARRY((!\uart_top|rx|baud_counter [29] & !\uart_top|rx|baud_counter[28]~91 ))

	.dataa(\uart_top|rx|baud_counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[28]~91 ),
	.combout(\uart_top|rx|baud_counter[29]~92_combout ),
	.cout(\uart_top|rx|baud_counter[29]~93 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[29]~92 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[29]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \uart_top|rx|baud_counter[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[29]~92_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[29] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[30]~94 (
// Equation(s):
// \uart_top|rx|baud_counter[30]~94_combout  = (\uart_top|rx|baud_counter [30] & ((GND) # (!\uart_top|rx|baud_counter[29]~93 ))) # (!\uart_top|rx|baud_counter [30] & (\uart_top|rx|baud_counter[29]~93  $ (GND)))
// \uart_top|rx|baud_counter[30]~95  = CARRY((\uart_top|rx|baud_counter [30]) # (!\uart_top|rx|baud_counter[29]~93 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[29]~93 ),
	.combout(\uart_top|rx|baud_counter[30]~94_combout ),
	.cout(\uart_top|rx|baud_counter[30]~95 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[30]~94 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[30]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \uart_top|rx|baud_counter[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[30]~94_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[30] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[31]~96 (
// Equation(s):
// \uart_top|rx|baud_counter[31]~96_combout  = \uart_top|rx|baud_counter [31] $ (!\uart_top|rx|baud_counter[30]~95 )

	.dataa(\uart_top|rx|baud_counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_top|rx|baud_counter[30]~95 ),
	.combout(\uart_top|rx|baud_counter[31]~96_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|baud_counter[31]~96 .lut_mask = 16'hA5A5;
defparam \uart_top|rx|baud_counter[31]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \uart_top|rx|baud_counter[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[31]~96_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[31] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~8 (
// Equation(s):
// \uart_top|rx|Equal0~8_combout  = (\uart_top|rx|baud_counter [29]) # ((\uart_top|rx|baud_counter [28]) # ((\uart_top|rx|baud_counter [30]) # (\uart_top|rx|baud_counter [31])))

	.dataa(\uart_top|rx|baud_counter [29]),
	.datab(\uart_top|rx|baud_counter [28]),
	.datac(\uart_top|rx|baud_counter [30]),
	.datad(\uart_top|rx|baud_counter [31]),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~8 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~7 (
// Equation(s):
// \uart_top|rx|Equal0~7_combout  = (\uart_top|rx|baud_counter [26]) # ((\uart_top|rx|baud_counter [27]) # ((\uart_top|rx|baud_counter [24]) # (\uart_top|rx|baud_counter [25])))

	.dataa(\uart_top|rx|baud_counter [26]),
	.datab(\uart_top|rx|baud_counter [27]),
	.datac(\uart_top|rx|baud_counter [24]),
	.datad(\uart_top|rx|baud_counter [25]),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~7 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~9 (
// Equation(s):
// \uart_top|rx|Equal0~9_combout  = (\uart_top|rx|Equal0~5_combout ) # ((\uart_top|rx|Equal0~6_combout ) # ((\uart_top|rx|Equal0~8_combout ) # (\uart_top|rx|Equal0~7_combout )))

	.dataa(\uart_top|rx|Equal0~5_combout ),
	.datab(\uart_top|rx|Equal0~6_combout ),
	.datac(\uart_top|rx|Equal0~8_combout ),
	.datad(\uart_top|rx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~9 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[30]~34 (
// Equation(s):
// \uart_top|rx|baud_counter[30]~34_combout  = ((\sig_control|rst_reg~q ) # ((!\uart_top|rx|Equal0~4_combout  & !\uart_top|rx|Equal0~9_combout ))) # (!\uart_top|rx|receiving~q )

	.dataa(\uart_top|rx|receiving~q ),
	.datab(\sig_control|rst_reg~q ),
	.datac(\uart_top|rx|Equal0~4_combout ),
	.datad(\uart_top|rx|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|baud_counter[30]~34_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|baud_counter[30]~34 .lut_mask = 16'hDDDF;
defparam \uart_top|rx|baud_counter[30]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \uart_top|rx|baud_counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[0]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[0] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[1]~36 (
// Equation(s):
// \uart_top|rx|baud_counter[1]~36_combout  = (\uart_top|rx|baud_counter [1] & (\uart_top|rx|baud_counter[0]~33  & VCC)) # (!\uart_top|rx|baud_counter [1] & (!\uart_top|rx|baud_counter[0]~33 ))
// \uart_top|rx|baud_counter[1]~37  = CARRY((!\uart_top|rx|baud_counter [1] & !\uart_top|rx|baud_counter[0]~33 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[0]~33 ),
	.combout(\uart_top|rx|baud_counter[1]~36_combout ),
	.cout(\uart_top|rx|baud_counter[1]~37 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[1]~36 .lut_mask = 16'hC303;
defparam \uart_top|rx|baud_counter[1]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \uart_top|rx|baud_counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[1]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[1] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[2]~38 (
// Equation(s):
// \uart_top|rx|baud_counter[2]~38_combout  = (\uart_top|rx|baud_counter [2] & ((GND) # (!\uart_top|rx|baud_counter[1]~37 ))) # (!\uart_top|rx|baud_counter [2] & (\uart_top|rx|baud_counter[1]~37  $ (GND)))
// \uart_top|rx|baud_counter[2]~39  = CARRY((\uart_top|rx|baud_counter [2]) # (!\uart_top|rx|baud_counter[1]~37 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[1]~37 ),
	.combout(\uart_top|rx|baud_counter[2]~38_combout ),
	.cout(\uart_top|rx|baud_counter[2]~39 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[2]~38 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[2]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \uart_top|rx|baud_counter[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[2]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[2] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[3]~40 (
// Equation(s):
// \uart_top|rx|baud_counter[3]~40_combout  = (\uart_top|rx|baud_counter [3] & (\uart_top|rx|baud_counter[2]~39  & VCC)) # (!\uart_top|rx|baud_counter [3] & (!\uart_top|rx|baud_counter[2]~39 ))
// \uart_top|rx|baud_counter[3]~41  = CARRY((!\uart_top|rx|baud_counter [3] & !\uart_top|rx|baud_counter[2]~39 ))

	.dataa(\uart_top|rx|baud_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[2]~39 ),
	.combout(\uart_top|rx|baud_counter[3]~40_combout ),
	.cout(\uart_top|rx|baud_counter[3]~41 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[3]~40 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[3]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \uart_top|rx|baud_counter[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[3]~40_combout ),
	.asdata(\sig_control|rst_reg~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[3] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[4]~42 (
// Equation(s):
// \uart_top|rx|baud_counter[4]~42_combout  = (\uart_top|rx|baud_counter [4] & ((GND) # (!\uart_top|rx|baud_counter[3]~41 ))) # (!\uart_top|rx|baud_counter [4] & (\uart_top|rx|baud_counter[3]~41  $ (GND)))
// \uart_top|rx|baud_counter[4]~43  = CARRY((\uart_top|rx|baud_counter [4]) # (!\uart_top|rx|baud_counter[3]~41 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[3]~41 ),
	.combout(\uart_top|rx|baud_counter[4]~42_combout ),
	.cout(\uart_top|rx|baud_counter[4]~43 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[4]~42 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[4]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \uart_top|rx|baud_counter[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[4]~42_combout ),
	.asdata(\sig_control|rst_reg~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[4] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[5]~44 (
// Equation(s):
// \uart_top|rx|baud_counter[5]~44_combout  = (\uart_top|rx|baud_counter [5] & (\uart_top|rx|baud_counter[4]~43  & VCC)) # (!\uart_top|rx|baud_counter [5] & (!\uart_top|rx|baud_counter[4]~43 ))
// \uart_top|rx|baud_counter[5]~45  = CARRY((!\uart_top|rx|baud_counter [5] & !\uart_top|rx|baud_counter[4]~43 ))

	.dataa(\uart_top|rx|baud_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[4]~43 ),
	.combout(\uart_top|rx|baud_counter[5]~44_combout ),
	.cout(\uart_top|rx|baud_counter[5]~45 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[5]~44 .lut_mask = 16'hA505;
defparam \uart_top|rx|baud_counter[5]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \uart_top|rx|baud_counter[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[5]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[5] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[6]~46 (
// Equation(s):
// \uart_top|rx|baud_counter[6]~46_combout  = (\uart_top|rx|baud_counter [6] & ((GND) # (!\uart_top|rx|baud_counter[5]~45 ))) # (!\uart_top|rx|baud_counter [6] & (\uart_top|rx|baud_counter[5]~45  $ (GND)))
// \uart_top|rx|baud_counter[6]~47  = CARRY((\uart_top|rx|baud_counter [6]) # (!\uart_top|rx|baud_counter[5]~45 ))

	.dataa(\uart_top|rx|baud_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[5]~45 ),
	.combout(\uart_top|rx|baud_counter[6]~46_combout ),
	.cout(\uart_top|rx|baud_counter[6]~47 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[6]~46 .lut_mask = 16'h5AAF;
defparam \uart_top|rx|baud_counter[6]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \uart_top|rx|baud_counter[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[6]~46_combout ),
	.asdata(\sig_control|rst_reg~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[6] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[7]~48 (
// Equation(s):
// \uart_top|rx|baud_counter[7]~48_combout  = (\uart_top|rx|baud_counter [7] & (\uart_top|rx|baud_counter[6]~47  & VCC)) # (!\uart_top|rx|baud_counter [7] & (!\uart_top|rx|baud_counter[6]~47 ))
// \uart_top|rx|baud_counter[7]~49  = CARRY((!\uart_top|rx|baud_counter [7] & !\uart_top|rx|baud_counter[6]~47 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[6]~47 ),
	.combout(\uart_top|rx|baud_counter[7]~48_combout ),
	.cout(\uart_top|rx|baud_counter[7]~49 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[7]~48 .lut_mask = 16'hC303;
defparam \uart_top|rx|baud_counter[7]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \uart_top|rx|baud_counter[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[7]~48_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[7] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[8]~50 (
// Equation(s):
// \uart_top|rx|baud_counter[8]~50_combout  = (\uart_top|rx|baud_counter [8] & ((GND) # (!\uart_top|rx|baud_counter[7]~49 ))) # (!\uart_top|rx|baud_counter [8] & (\uart_top|rx|baud_counter[7]~49  $ (GND)))
// \uart_top|rx|baud_counter[8]~51  = CARRY((\uart_top|rx|baud_counter [8]) # (!\uart_top|rx|baud_counter[7]~49 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[7]~49 ),
	.combout(\uart_top|rx|baud_counter[8]~50_combout ),
	.cout(\uart_top|rx|baud_counter[8]~51 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[8]~50 .lut_mask = 16'h3CCF;
defparam \uart_top|rx|baud_counter[8]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \uart_top|rx|baud_counter[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[8]~50_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[8] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
fiftyfivenm_lcell_comb \uart_top|rx|baud_counter[9]~52 (
// Equation(s):
// \uart_top|rx|baud_counter[9]~52_combout  = (\uart_top|rx|baud_counter [9] & (\uart_top|rx|baud_counter[8]~51  & VCC)) # (!\uart_top|rx|baud_counter [9] & (!\uart_top|rx|baud_counter[8]~51 ))
// \uart_top|rx|baud_counter[9]~53  = CARRY((!\uart_top|rx|baud_counter [9] & !\uart_top|rx|baud_counter[8]~51 ))

	.dataa(gnd),
	.datab(\uart_top|rx|baud_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|rx|baud_counter[8]~51 ),
	.combout(\uart_top|rx|baud_counter[9]~52_combout ),
	.cout(\uart_top|rx|baud_counter[9]~53 ));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[9]~52 .lut_mask = 16'hC303;
defparam \uart_top|rx|baud_counter[9]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \uart_top|rx|baud_counter[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[9]~52_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[9] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N21
dffeas \uart_top|rx|baud_counter[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|baud_counter[10]~54_combout ),
	.asdata(\sig_control|rst_reg~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\uart_top|rx|baud_counter[30]~34_combout ),
	.ena(\uart_top|rx|baud_counter[30]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|baud_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|baud_counter[10] .is_wysiwyg = "true";
defparam \uart_top|rx|baud_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~2 (
// Equation(s):
// \uart_top|rx|Equal0~2_combout  = (\uart_top|rx|baud_counter [10]) # ((\uart_top|rx|baud_counter [11]) # ((\uart_top|rx|baud_counter [8]) # (\uart_top|rx|baud_counter [9])))

	.dataa(\uart_top|rx|baud_counter [10]),
	.datab(\uart_top|rx|baud_counter [11]),
	.datac(\uart_top|rx|baud_counter [8]),
	.datad(\uart_top|rx|baud_counter [9]),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~2 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~3 (
// Equation(s):
// \uart_top|rx|Equal0~3_combout  = (\uart_top|rx|baud_counter [15]) # ((\uart_top|rx|baud_counter [14]) # ((\uart_top|rx|baud_counter [13]) # (\uart_top|rx|baud_counter [12])))

	.dataa(\uart_top|rx|baud_counter [15]),
	.datab(\uart_top|rx|baud_counter [14]),
	.datac(\uart_top|rx|baud_counter [13]),
	.datad(\uart_top|rx|baud_counter [12]),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~3 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~0 (
// Equation(s):
// \uart_top|rx|Equal0~0_combout  = (\uart_top|rx|baud_counter [3]) # ((\uart_top|rx|baud_counter [0]) # ((\uart_top|rx|baud_counter [1]) # (\uart_top|rx|baud_counter [2])))

	.dataa(\uart_top|rx|baud_counter [3]),
	.datab(\uart_top|rx|baud_counter [0]),
	.datac(\uart_top|rx|baud_counter [1]),
	.datad(\uart_top|rx|baud_counter [2]),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~0 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~1 (
// Equation(s):
// \uart_top|rx|Equal0~1_combout  = (\uart_top|rx|baud_counter [4]) # ((\uart_top|rx|baud_counter [7]) # ((\uart_top|rx|baud_counter [5]) # (\uart_top|rx|baud_counter [6])))

	.dataa(\uart_top|rx|baud_counter [4]),
	.datab(\uart_top|rx|baud_counter [7]),
	.datac(\uart_top|rx|baud_counter [5]),
	.datad(\uart_top|rx|baud_counter [6]),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~1 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
fiftyfivenm_lcell_comb \uart_top|rx|Equal0~4 (
// Equation(s):
// \uart_top|rx|Equal0~4_combout  = (\uart_top|rx|Equal0~2_combout ) # ((\uart_top|rx|Equal0~3_combout ) # ((\uart_top|rx|Equal0~0_combout ) # (\uart_top|rx|Equal0~1_combout )))

	.dataa(\uart_top|rx|Equal0~2_combout ),
	.datab(\uart_top|rx|Equal0~3_combout ),
	.datac(\uart_top|rx|Equal0~0_combout ),
	.datad(\uart_top|rx|Equal0~1_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Equal0~4 .lut_mask = 16'hFFFE;
defparam \uart_top|rx|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
fiftyfivenm_lcell_comb \uart_top|rx|Decoder0~4 (
// Equation(s):
// \uart_top|rx|Decoder0~4_combout  = (\uart_top|rx|receiving~q  & (!\uart_top|rx|bit_index [3] & (!\uart_top|rx|Equal0~4_combout  & !\uart_top|rx|Equal0~9_combout )))

	.dataa(\uart_top|rx|receiving~q ),
	.datab(\uart_top|rx|bit_index [3]),
	.datac(\uart_top|rx|Equal0~4_combout ),
	.datad(\uart_top|rx|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Decoder0~4 .lut_mask = 16'h0002;
defparam \uart_top|rx|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
fiftyfivenm_lcell_comb \uart_top|rx|bit_index~3 (
// Equation(s):
// \uart_top|rx|bit_index~3_combout  = (!\sig_control|rst_reg~q  & (!\uart_top|rx|bit_index [0] & \uart_top|rx|Decoder0~4_combout ))

	.dataa(\sig_control|rst_reg~q ),
	.datab(gnd),
	.datac(\uart_top|rx|bit_index [0]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|bit_index~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|bit_index~3 .lut_mask = 16'h0500;
defparam \uart_top|rx|bit_index~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
fiftyfivenm_lcell_comb \uart_top|rx|bit_index[1]~2 (
// Equation(s):
// \uart_top|rx|bit_index[1]~2_combout  = (\sig_control|rst_reg~q ) # ((\uart_top|rx|Decoder0~4_combout ) # (!\uart_top|rx|always0~0_combout ))

	.dataa(gnd),
	.datab(\sig_control|rst_reg~q ),
	.datac(\uart_top|rx|always0~0_combout ),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|bit_index[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|bit_index[1]~2 .lut_mask = 16'hFFCF;
defparam \uart_top|rx|bit_index[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \uart_top|rx|bit_index[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|bit_index~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|bit_index[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|bit_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|bit_index[0] .is_wysiwyg = "true";
defparam \uart_top|rx|bit_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
fiftyfivenm_lcell_comb \uart_top|rx|bit_index~4 (
// Equation(s):
// \uart_top|rx|bit_index~4_combout  = (!\sig_control|rst_reg~q  & (\uart_top|rx|Decoder0~4_combout  & (\uart_top|rx|bit_index [0] $ (\uart_top|rx|bit_index [1]))))

	.dataa(\sig_control|rst_reg~q ),
	.datab(\uart_top|rx|bit_index [0]),
	.datac(\uart_top|rx|bit_index [1]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|bit_index~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|bit_index~4 .lut_mask = 16'h1400;
defparam \uart_top|rx|bit_index~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \uart_top|rx|bit_index[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|bit_index~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|bit_index[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|bit_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|bit_index[1] .is_wysiwyg = "true";
defparam \uart_top|rx|bit_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
fiftyfivenm_lcell_comb \uart_top|rx|Add0~0 (
// Equation(s):
// \uart_top|rx|Add0~0_combout  = (\uart_top|rx|bit_index [1] & \uart_top|rx|bit_index [0])

	.dataa(gnd),
	.datab(\uart_top|rx|bit_index [1]),
	.datac(\uart_top|rx|bit_index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|rx|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Add0~0 .lut_mask = 16'hC0C0;
defparam \uart_top|rx|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
fiftyfivenm_lcell_comb \uart_top|rx|bit_index~1 (
// Equation(s):
// \uart_top|rx|bit_index~1_combout  = (!\sig_control|rst_reg~q  & (\uart_top|rx|Decoder0~4_combout  & (\uart_top|rx|Add0~0_combout  $ (\uart_top|rx|bit_index [2]))))

	.dataa(\uart_top|rx|Add0~0_combout ),
	.datab(\sig_control|rst_reg~q ),
	.datac(\uart_top|rx|bit_index [2]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|bit_index~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|bit_index~1 .lut_mask = 16'h1200;
defparam \uart_top|rx|bit_index~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \uart_top|rx|bit_index[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|bit_index~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|bit_index[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|bit_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|bit_index[2] .is_wysiwyg = "true";
defparam \uart_top|rx|bit_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
fiftyfivenm_lcell_comb \uart_top|rx|Decoder0~9 (
// Equation(s):
// \uart_top|rx|Decoder0~9_combout  = (\uart_top|rx|bit_index [1] & (\uart_top|rx|bit_index [2] & (\uart_top|rx|bit_index [0] & \uart_top|rx|Decoder0~4_combout )))

	.dataa(\uart_top|rx|bit_index [1]),
	.datab(\uart_top|rx|bit_index [2]),
	.datac(\uart_top|rx|bit_index [0]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Decoder0~9 .lut_mask = 16'h8000;
defparam \uart_top|rx|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
fiftyfivenm_lcell_comb \uart_top|rx|bit_index[3]~0 (
// Equation(s):
// \uart_top|rx|bit_index[3]~0_combout  = (\uart_top|rx|Decoder0~9_combout ) # ((\uart_top|rx|always0~0_combout  & \uart_top|rx|bit_index [3]))

	.dataa(gnd),
	.datab(\uart_top|rx|always0~0_combout ),
	.datac(\uart_top|rx|bit_index [3]),
	.datad(\uart_top|rx|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|bit_index[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|bit_index[3]~0 .lut_mask = 16'hFFC0;
defparam \uart_top|rx|bit_index[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N9
dffeas \uart_top|rx|bit_index[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|bit_index[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|bit_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|bit_index[3] .is_wysiwyg = "true";
defparam \uart_top|rx|bit_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
fiftyfivenm_lcell_comb \uart_top|rx|data_ready_next~0 (
// Equation(s):
// \uart_top|rx|data_ready_next~0_combout  = (\uart_top|rx|receiving~q  & (\uart_top|rx|bit_index [3] & (!\uart_top|rx|Equal0~4_combout  & !\uart_top|rx|Equal0~9_combout )))

	.dataa(\uart_top|rx|receiving~q ),
	.datab(\uart_top|rx|bit_index [3]),
	.datac(\uart_top|rx|Equal0~4_combout ),
	.datad(\uart_top|rx|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|data_ready_next~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_ready_next~0 .lut_mask = 16'h0008;
defparam \uart_top|rx|data_ready_next~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N28
fiftyfivenm_lcell_comb \uart_top|rx|data_ready_next~1 (
// Equation(s):
// \uart_top|rx|data_ready_next~1_combout  = (!\uart_top|rx|data_ready_next~q  & \uart_top|rx|data_ready_next~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top|rx|data_ready_next~q ),
	.datad(\uart_top|rx|data_ready_next~0_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|data_ready_next~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_ready_next~1 .lut_mask = 16'h0F00;
defparam \uart_top|rx|data_ready_next~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N29
dffeas \uart_top|rx|data_ready_next (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_ready_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_ready_next~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_ready_next .is_wysiwyg = "true";
defparam \uart_top|rx|data_ready_next .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
fiftyfivenm_lcell_comb \uart_top|rx|data_ready~0 (
// Equation(s):
// \uart_top|rx|data_ready~0_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|data_ready_next~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(\uart_top|rx|data_ready_next~q ),
	.cin(gnd),
	.combout(\uart_top|rx|data_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_ready~0 .lut_mask = 16'h0F00;
defparam \uart_top|rx|data_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N19
dffeas \uart_top|rx|data_ready (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_ready .is_wysiwyg = "true";
defparam \uart_top|rx|data_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
fiftyfivenm_lcell_comb \control_top|uart_tst|rx_ready_flag~0 (
// Equation(s):
// \control_top|uart_tst|rx_ready_flag~0_combout  = (\uart_top|rx|data_ready~q ) # ((!\control_top|uart_tst|state.STATE1~q  & (\control_top|uart_tst|rx_ready_flag~q  & \control_top|uart_tst|state.STATE10~q )))

	.dataa(\control_top|uart_tst|state.STATE1~q ),
	.datab(\uart_top|rx|data_ready~q ),
	.datac(\control_top|uart_tst|rx_ready_flag~q ),
	.datad(\control_top|uart_tst|state.STATE10~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|rx_ready_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|rx_ready_flag~0 .lut_mask = 16'hDCCC;
defparam \control_top|uart_tst|rx_ready_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N1
dffeas \control_top|uart_tst|rx_ready_flag (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|rx_ready_flag~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|rx_ready_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|rx_ready_flag .is_wysiwyg = "true";
defparam \control_top|uart_tst|rx_ready_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
fiftyfivenm_lcell_comb \control_top|uart_tst|next_state.STATE10~0 (
// Equation(s):
// \control_top|uart_tst|next_state.STATE10~0_combout  = ((\uart_top|tx|busy~q ) # (!\control_top|uart_tst|rx_ready_flag~q )) # (!\control_top|uart_tst|state.STATE11~q )

	.dataa(gnd),
	.datab(\control_top|uart_tst|state.STATE11~q ),
	.datac(\uart_top|tx|busy~q ),
	.datad(\control_top|uart_tst|rx_ready_flag~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|next_state.STATE10~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|next_state.STATE10~0 .lut_mask = 16'hF3FF;
defparam \control_top|uart_tst|next_state.STATE10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N1
dffeas \control_top|uart_tst|state.STATE10 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\control_top|uart_tst|next_state.STATE10~0_combout ),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|state.STATE10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|state.STATE10 .is_wysiwyg = "true";
defparam \control_top|uart_tst|state.STATE10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
fiftyfivenm_lcell_comb \control_top|uart_tst|Selector2~0 (
// Equation(s):
// \control_top|uart_tst|Selector2~0_combout  = ((\control_top|uart_tst|state.STATE11~q  & ((\uart_top|tx|busy~q ) # (!\control_top|uart_tst|rx_ready_flag~q )))) # (!\control_top|uart_tst|state.STATE10~q )

	.dataa(\control_top|uart_tst|state.STATE10~q ),
	.datab(\uart_top|tx|busy~q ),
	.datac(\control_top|uart_tst|state.STATE11~q ),
	.datad(\control_top|uart_tst|rx_ready_flag~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|Selector2~0 .lut_mask = 16'hD5F5;
defparam \control_top|uart_tst|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \control_top|uart_tst|state.STATE11 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|state.STATE11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|state.STATE11 .is_wysiwyg = "true";
defparam \control_top|uart_tst|state.STATE11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_start~1 (
// Equation(s):
// \control_top|uart_tst|tx_start~1_combout  = ((\control_top|uart_tst|tx_start~q  & !\control_top|uart_tst|state.STATE11~q )) # (!\control_top|uart_tst|state.STATE10~q )

	.dataa(\control_top|uart_tst|tx_start~q ),
	.datab(\control_top|uart_tst|state.STATE11~q ),
	.datac(gnd),
	.datad(\control_top|uart_tst|state.STATE10~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|tx_start~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|tx_start~1 .lut_mask = 16'h22FF;
defparam \control_top|uart_tst|tx_start~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_start~0 (
// Equation(s):
// \control_top|uart_tst|tx_start~0_combout  = (!\control_top|uart_tst|state.STATE4~q  & !\control_top|uart_tst|state.STATE3~q )

	.dataa(gnd),
	.datab(\control_top|uart_tst|state.STATE4~q ),
	.datac(gnd),
	.datad(\control_top|uart_tst|state.STATE3~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|tx_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|tx_start~0 .lut_mask = 16'h0033;
defparam \control_top|uart_tst|tx_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[7]~0 (
// Equation(s):
// \control_top|uart_tst|data_to_tx[7]~0_combout  = (!\control_top|uart_tst|state.STATE0~q  & !\control_top|uart_tst|state.STATE1~q )

	.dataa(gnd),
	.datab(\control_top|uart_tst|state.STATE0~q ),
	.datac(gnd),
	.datad(\control_top|uart_tst|state.STATE1~q ),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[7]~0 .lut_mask = 16'h0033;
defparam \control_top|uart_tst|data_to_tx[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_start~2 (
// Equation(s):
// \control_top|uart_tst|tx_start~2_combout  = (\control_top|uart_tst|data_to_tx[7]~0_combout  & ((\control_top|uart_tst|state.STATE2~q ) # ((\control_top|uart_tst|tx_start~1_combout  & \control_top|uart_tst|tx_start~0_combout ))))

	.dataa(\control_top|uart_tst|tx_start~1_combout ),
	.datab(\control_top|uart_tst|tx_start~0_combout ),
	.datac(\control_top|uart_tst|state.STATE2~q ),
	.datad(\control_top|uart_tst|data_to_tx[7]~0_combout ),
	.cin(gnd),
	.combout(\control_top|uart_tst|tx_start~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|tx_start~2 .lut_mask = 16'hF800;
defparam \control_top|uart_tst|tx_start~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N7
dffeas \control_top|uart_tst|tx_start (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_start~2_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_start .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
fiftyfivenm_lcell_comb \uart_top|tx|bit_index~3 (
// Equation(s):
// \uart_top|tx|bit_index~3_combout  = (!\uart_top|tx|bit_index [0] & ((\uart_top|tx|busy~q ) # (!\control_top|uart_tst|tx_start~q )))

	.dataa(\uart_top|tx|bit_index [0]),
	.datab(\uart_top|tx|busy~q ),
	.datac(gnd),
	.datad(\control_top|uart_tst|tx_start~q ),
	.cin(gnd),
	.combout(\uart_top|tx|bit_index~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|bit_index~3 .lut_mask = 16'h4455;
defparam \uart_top|tx|bit_index~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
fiftyfivenm_lcell_comb \uart_top|tx|bit_index[0]~feeder (
// Equation(s):
// \uart_top|tx|bit_index[0]~feeder_combout  = \uart_top|tx|bit_index~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top|tx|bit_index~3_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|bit_index[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|bit_index[0]~feeder .lut_mask = 16'hFF00;
defparam \uart_top|tx|bit_index[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[0]~32 (
// Equation(s):
// \uart_top|tx|clk_div[0]~32_combout  = \uart_top|tx|clk_div [0] $ (VCC)
// \uart_top|tx|clk_div[0]~33  = CARRY(\uart_top|tx|clk_div [0])

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_top|tx|clk_div[0]~32_combout ),
	.cout(\uart_top|tx|clk_div[0]~33 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[0]~32 .lut_mask = 16'h33CC;
defparam \uart_top|tx|clk_div[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y22_N1
dffeas \uart_top|tx|clk_div[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[0]~32_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[0] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[1]~34 (
// Equation(s):
// \uart_top|tx|clk_div[1]~34_combout  = (\uart_top|tx|clk_div [1] & (!\uart_top|tx|clk_div[0]~33 )) # (!\uart_top|tx|clk_div [1] & ((\uart_top|tx|clk_div[0]~33 ) # (GND)))
// \uart_top|tx|clk_div[1]~35  = CARRY((!\uart_top|tx|clk_div[0]~33 ) # (!\uart_top|tx|clk_div [1]))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[0]~33 ),
	.combout(\uart_top|tx|clk_div[1]~34_combout ),
	.cout(\uart_top|tx|clk_div[1]~35 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[1]~34 .lut_mask = 16'h3C3F;
defparam \uart_top|tx|clk_div[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N3
dffeas \uart_top|tx|clk_div[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[1] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[2]~36 (
// Equation(s):
// \uart_top|tx|clk_div[2]~36_combout  = (\uart_top|tx|clk_div [2] & (\uart_top|tx|clk_div[1]~35  $ (GND))) # (!\uart_top|tx|clk_div [2] & (!\uart_top|tx|clk_div[1]~35  & VCC))
// \uart_top|tx|clk_div[2]~37  = CARRY((\uart_top|tx|clk_div [2] & !\uart_top|tx|clk_div[1]~35 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[1]~35 ),
	.combout(\uart_top|tx|clk_div[2]~36_combout ),
	.cout(\uart_top|tx|clk_div[2]~37 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[2]~36 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N5
dffeas \uart_top|tx|clk_div[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[2]~36_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[2] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[3]~38 (
// Equation(s):
// \uart_top|tx|clk_div[3]~38_combout  = (\uart_top|tx|clk_div [3] & (!\uart_top|tx|clk_div[2]~37 )) # (!\uart_top|tx|clk_div [3] & ((\uart_top|tx|clk_div[2]~37 ) # (GND)))
// \uart_top|tx|clk_div[3]~39  = CARRY((!\uart_top|tx|clk_div[2]~37 ) # (!\uart_top|tx|clk_div [3]))

	.dataa(\uart_top|tx|clk_div [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[2]~37 ),
	.combout(\uart_top|tx|clk_div[3]~38_combout ),
	.cout(\uart_top|tx|clk_div[3]~39 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[3]~38 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N7
dffeas \uart_top|tx|clk_div[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[3]~38_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[3] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[4]~40 (
// Equation(s):
// \uart_top|tx|clk_div[4]~40_combout  = (\uart_top|tx|clk_div [4] & (\uart_top|tx|clk_div[3]~39  $ (GND))) # (!\uart_top|tx|clk_div [4] & (!\uart_top|tx|clk_div[3]~39  & VCC))
// \uart_top|tx|clk_div[4]~41  = CARRY((\uart_top|tx|clk_div [4] & !\uart_top|tx|clk_div[3]~39 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[3]~39 ),
	.combout(\uart_top|tx|clk_div[4]~40_combout ),
	.cout(\uart_top|tx|clk_div[4]~41 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[4]~40 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N9
dffeas \uart_top|tx|clk_div[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[4]~40_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[4] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[5]~42 (
// Equation(s):
// \uart_top|tx|clk_div[5]~42_combout  = (\uart_top|tx|clk_div [5] & (!\uart_top|tx|clk_div[4]~41 )) # (!\uart_top|tx|clk_div [5] & ((\uart_top|tx|clk_div[4]~41 ) # (GND)))
// \uart_top|tx|clk_div[5]~43  = CARRY((!\uart_top|tx|clk_div[4]~41 ) # (!\uart_top|tx|clk_div [5]))

	.dataa(\uart_top|tx|clk_div [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[4]~41 ),
	.combout(\uart_top|tx|clk_div[5]~42_combout ),
	.cout(\uart_top|tx|clk_div[5]~43 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[5]~42 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N11
dffeas \uart_top|tx|clk_div[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[5]~42_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[5] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[6]~44 (
// Equation(s):
// \uart_top|tx|clk_div[6]~44_combout  = (\uart_top|tx|clk_div [6] & (\uart_top|tx|clk_div[5]~43  $ (GND))) # (!\uart_top|tx|clk_div [6] & (!\uart_top|tx|clk_div[5]~43  & VCC))
// \uart_top|tx|clk_div[6]~45  = CARRY((\uart_top|tx|clk_div [6] & !\uart_top|tx|clk_div[5]~43 ))

	.dataa(\uart_top|tx|clk_div [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[5]~43 ),
	.combout(\uart_top|tx|clk_div[6]~44_combout ),
	.cout(\uart_top|tx|clk_div[6]~45 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[6]~44 .lut_mask = 16'hA50A;
defparam \uart_top|tx|clk_div[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N13
dffeas \uart_top|tx|clk_div[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[6]~44_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[6] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[7]~46 (
// Equation(s):
// \uart_top|tx|clk_div[7]~46_combout  = (\uart_top|tx|clk_div [7] & (!\uart_top|tx|clk_div[6]~45 )) # (!\uart_top|tx|clk_div [7] & ((\uart_top|tx|clk_div[6]~45 ) # (GND)))
// \uart_top|tx|clk_div[7]~47  = CARRY((!\uart_top|tx|clk_div[6]~45 ) # (!\uart_top|tx|clk_div [7]))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[6]~45 ),
	.combout(\uart_top|tx|clk_div[7]~46_combout ),
	.cout(\uart_top|tx|clk_div[7]~47 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[7]~46 .lut_mask = 16'h3C3F;
defparam \uart_top|tx|clk_div[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N15
dffeas \uart_top|tx|clk_div[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[7]~46_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[7] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[8]~48 (
// Equation(s):
// \uart_top|tx|clk_div[8]~48_combout  = (\uart_top|tx|clk_div [8] & (\uart_top|tx|clk_div[7]~47  $ (GND))) # (!\uart_top|tx|clk_div [8] & (!\uart_top|tx|clk_div[7]~47  & VCC))
// \uart_top|tx|clk_div[8]~49  = CARRY((\uart_top|tx|clk_div [8] & !\uart_top|tx|clk_div[7]~47 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[7]~47 ),
	.combout(\uart_top|tx|clk_div[8]~48_combout ),
	.cout(\uart_top|tx|clk_div[8]~49 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[8]~48 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N17
dffeas \uart_top|tx|clk_div[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[8]~48_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[8] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N18
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[9]~50 (
// Equation(s):
// \uart_top|tx|clk_div[9]~50_combout  = (\uart_top|tx|clk_div [9] & (!\uart_top|tx|clk_div[8]~49 )) # (!\uart_top|tx|clk_div [9] & ((\uart_top|tx|clk_div[8]~49 ) # (GND)))
// \uart_top|tx|clk_div[9]~51  = CARRY((!\uart_top|tx|clk_div[8]~49 ) # (!\uart_top|tx|clk_div [9]))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[8]~49 ),
	.combout(\uart_top|tx|clk_div[9]~50_combout ),
	.cout(\uart_top|tx|clk_div[9]~51 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[9]~50 .lut_mask = 16'h3C3F;
defparam \uart_top|tx|clk_div[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N19
dffeas \uart_top|tx|clk_div[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[9]~50_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[9] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[10]~52 (
// Equation(s):
// \uart_top|tx|clk_div[10]~52_combout  = (\uart_top|tx|clk_div [10] & (\uart_top|tx|clk_div[9]~51  $ (GND))) # (!\uart_top|tx|clk_div [10] & (!\uart_top|tx|clk_div[9]~51  & VCC))
// \uart_top|tx|clk_div[10]~53  = CARRY((\uart_top|tx|clk_div [10] & !\uart_top|tx|clk_div[9]~51 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[9]~51 ),
	.combout(\uart_top|tx|clk_div[10]~52_combout ),
	.cout(\uart_top|tx|clk_div[10]~53 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[10]~52 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N21
dffeas \uart_top|tx|clk_div[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[10]~52_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[10] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[11]~54 (
// Equation(s):
// \uart_top|tx|clk_div[11]~54_combout  = (\uart_top|tx|clk_div [11] & (!\uart_top|tx|clk_div[10]~53 )) # (!\uart_top|tx|clk_div [11] & ((\uart_top|tx|clk_div[10]~53 ) # (GND)))
// \uart_top|tx|clk_div[11]~55  = CARRY((!\uart_top|tx|clk_div[10]~53 ) # (!\uart_top|tx|clk_div [11]))

	.dataa(\uart_top|tx|clk_div [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[10]~53 ),
	.combout(\uart_top|tx|clk_div[11]~54_combout ),
	.cout(\uart_top|tx|clk_div[11]~55 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[11]~54 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N23
dffeas \uart_top|tx|clk_div[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[11]~54_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[11] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[12]~56 (
// Equation(s):
// \uart_top|tx|clk_div[12]~56_combout  = (\uart_top|tx|clk_div [12] & (\uart_top|tx|clk_div[11]~55  $ (GND))) # (!\uart_top|tx|clk_div [12] & (!\uart_top|tx|clk_div[11]~55  & VCC))
// \uart_top|tx|clk_div[12]~57  = CARRY((\uart_top|tx|clk_div [12] & !\uart_top|tx|clk_div[11]~55 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[11]~55 ),
	.combout(\uart_top|tx|clk_div[12]~56_combout ),
	.cout(\uart_top|tx|clk_div[12]~57 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[12]~56 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N25
dffeas \uart_top|tx|clk_div[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[12]~56_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[12] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N28
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~11 (
// Equation(s):
// \uart_top|tx|Equal0~11_combout  = (\uart_top|tx|clk_div [2] & \uart_top|tx|clk_div [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top|tx|clk_div [2]),
	.datad(\uart_top|tx|clk_div [4]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~11 .lut_mask = 16'hF000;
defparam \uart_top|tx|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~12 (
// Equation(s):
// \uart_top|tx|Equal0~12_combout  = (\uart_top|tx|clk_div [12] & (\uart_top|tx|clk_div [10] & (\uart_top|tx|clk_div [6] & \uart_top|tx|Equal0~11_combout )))

	.dataa(\uart_top|tx|clk_div [12]),
	.datab(\uart_top|tx|clk_div [10]),
	.datac(\uart_top|tx|clk_div [6]),
	.datad(\uart_top|tx|Equal0~11_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~12 .lut_mask = 16'h8000;
defparam \uart_top|tx|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
fiftyfivenm_lcell_comb \memories|current_state.STATE0~feeder (
// Equation(s):
// \memories|current_state.STATE0~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memories|current_state.STATE0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memories|current_state.STATE0~feeder .lut_mask = 16'hFFFF;
defparam \memories|current_state.STATE0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y22_N9
dffeas \memories|current_state.STATE0 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|current_state.STATE0~feeder_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|current_state.STATE0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|current_state.STATE0 .is_wysiwyg = "true";
defparam \memories|current_state.STATE0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[13]~58 (
// Equation(s):
// \uart_top|tx|clk_div[13]~58_combout  = (\uart_top|tx|clk_div [13] & (!\uart_top|tx|clk_div[12]~57 )) # (!\uart_top|tx|clk_div [13] & ((\uart_top|tx|clk_div[12]~57 ) # (GND)))
// \uart_top|tx|clk_div[13]~59  = CARRY((!\uart_top|tx|clk_div[12]~57 ) # (!\uart_top|tx|clk_div [13]))

	.dataa(\uart_top|tx|clk_div [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[12]~57 ),
	.combout(\uart_top|tx|clk_div[13]~58_combout ),
	.cout(\uart_top|tx|clk_div[13]~59 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[13]~58 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N27
dffeas \uart_top|tx|clk_div[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[13]~58_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[13] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[14]~60 (
// Equation(s):
// \uart_top|tx|clk_div[14]~60_combout  = (\uart_top|tx|clk_div [14] & (\uart_top|tx|clk_div[13]~59  $ (GND))) # (!\uart_top|tx|clk_div [14] & (!\uart_top|tx|clk_div[13]~59  & VCC))
// \uart_top|tx|clk_div[14]~61  = CARRY((\uart_top|tx|clk_div [14] & !\uart_top|tx|clk_div[13]~59 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[13]~59 ),
	.combout(\uart_top|tx|clk_div[14]~60_combout ),
	.cout(\uart_top|tx|clk_div[14]~61 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[14]~60 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N29
dffeas \uart_top|tx|clk_div[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[14]~60_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[14] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[15]~62 (
// Equation(s):
// \uart_top|tx|clk_div[15]~62_combout  = (\uart_top|tx|clk_div [15] & (!\uart_top|tx|clk_div[14]~61 )) # (!\uart_top|tx|clk_div [15] & ((\uart_top|tx|clk_div[14]~61 ) # (GND)))
// \uart_top|tx|clk_div[15]~63  = CARRY((!\uart_top|tx|clk_div[14]~61 ) # (!\uart_top|tx|clk_div [15]))

	.dataa(\uart_top|tx|clk_div [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[14]~61 ),
	.combout(\uart_top|tx|clk_div[15]~62_combout ),
	.cout(\uart_top|tx|clk_div[15]~63 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[15]~62 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y22_N31
dffeas \uart_top|tx|clk_div[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[15]~62_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[15] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N0
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[16]~64 (
// Equation(s):
// \uart_top|tx|clk_div[16]~64_combout  = (\uart_top|tx|clk_div [16] & (\uart_top|tx|clk_div[15]~63  $ (GND))) # (!\uart_top|tx|clk_div [16] & (!\uart_top|tx|clk_div[15]~63  & VCC))
// \uart_top|tx|clk_div[16]~65  = CARRY((\uart_top|tx|clk_div [16] & !\uart_top|tx|clk_div[15]~63 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[15]~63 ),
	.combout(\uart_top|tx|clk_div[16]~64_combout ),
	.cout(\uart_top|tx|clk_div[16]~65 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[16]~64 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N1
dffeas \uart_top|tx|clk_div[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[16]~64_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [16]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[16] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[17]~66 (
// Equation(s):
// \uart_top|tx|clk_div[17]~66_combout  = (\uart_top|tx|clk_div [17] & (!\uart_top|tx|clk_div[16]~65 )) # (!\uart_top|tx|clk_div [17] & ((\uart_top|tx|clk_div[16]~65 ) # (GND)))
// \uart_top|tx|clk_div[17]~67  = CARRY((!\uart_top|tx|clk_div[16]~65 ) # (!\uart_top|tx|clk_div [17]))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[16]~65 ),
	.combout(\uart_top|tx|clk_div[17]~66_combout ),
	.cout(\uart_top|tx|clk_div[17]~67 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[17]~66 .lut_mask = 16'h3C3F;
defparam \uart_top|tx|clk_div[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N3
dffeas \uart_top|tx|clk_div[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[17]~66_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [17]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[17] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N4
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[18]~68 (
// Equation(s):
// \uart_top|tx|clk_div[18]~68_combout  = (\uart_top|tx|clk_div [18] & (\uart_top|tx|clk_div[17]~67  $ (GND))) # (!\uart_top|tx|clk_div [18] & (!\uart_top|tx|clk_div[17]~67  & VCC))
// \uart_top|tx|clk_div[18]~69  = CARRY((\uart_top|tx|clk_div [18] & !\uart_top|tx|clk_div[17]~67 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[17]~67 ),
	.combout(\uart_top|tx|clk_div[18]~68_combout ),
	.cout(\uart_top|tx|clk_div[18]~69 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[18]~68 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \uart_top|tx|clk_div[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[18]~68_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [18]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[18] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[19]~70 (
// Equation(s):
// \uart_top|tx|clk_div[19]~70_combout  = (\uart_top|tx|clk_div [19] & (!\uart_top|tx|clk_div[18]~69 )) # (!\uart_top|tx|clk_div [19] & ((\uart_top|tx|clk_div[18]~69 ) # (GND)))
// \uart_top|tx|clk_div[19]~71  = CARRY((!\uart_top|tx|clk_div[18]~69 ) # (!\uart_top|tx|clk_div [19]))

	.dataa(\uart_top|tx|clk_div [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[18]~69 ),
	.combout(\uart_top|tx|clk_div[19]~70_combout ),
	.cout(\uart_top|tx|clk_div[19]~71 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[19]~70 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N7
dffeas \uart_top|tx|clk_div[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[19]~70_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [19]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[19] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[20]~72 (
// Equation(s):
// \uart_top|tx|clk_div[20]~72_combout  = (\uart_top|tx|clk_div [20] & (\uart_top|tx|clk_div[19]~71  $ (GND))) # (!\uart_top|tx|clk_div [20] & (!\uart_top|tx|clk_div[19]~71  & VCC))
// \uart_top|tx|clk_div[20]~73  = CARRY((\uart_top|tx|clk_div [20] & !\uart_top|tx|clk_div[19]~71 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[19]~71 ),
	.combout(\uart_top|tx|clk_div[20]~72_combout ),
	.cout(\uart_top|tx|clk_div[20]~73 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[20]~72 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N9
dffeas \uart_top|tx|clk_div[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[20]~72_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [20]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[20] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[21]~74 (
// Equation(s):
// \uart_top|tx|clk_div[21]~74_combout  = (\uart_top|tx|clk_div [21] & (!\uart_top|tx|clk_div[20]~73 )) # (!\uart_top|tx|clk_div [21] & ((\uart_top|tx|clk_div[20]~73 ) # (GND)))
// \uart_top|tx|clk_div[21]~75  = CARRY((!\uart_top|tx|clk_div[20]~73 ) # (!\uart_top|tx|clk_div [21]))

	.dataa(\uart_top|tx|clk_div [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[20]~73 ),
	.combout(\uart_top|tx|clk_div[21]~74_combout ),
	.cout(\uart_top|tx|clk_div[21]~75 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[21]~74 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \uart_top|tx|clk_div[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[21]~74_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [21]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[21] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N12
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[22]~76 (
// Equation(s):
// \uart_top|tx|clk_div[22]~76_combout  = (\uart_top|tx|clk_div [22] & (\uart_top|tx|clk_div[21]~75  $ (GND))) # (!\uart_top|tx|clk_div [22] & (!\uart_top|tx|clk_div[21]~75  & VCC))
// \uart_top|tx|clk_div[22]~77  = CARRY((\uart_top|tx|clk_div [22] & !\uart_top|tx|clk_div[21]~75 ))

	.dataa(\uart_top|tx|clk_div [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[21]~75 ),
	.combout(\uart_top|tx|clk_div[22]~76_combout ),
	.cout(\uart_top|tx|clk_div[22]~77 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[22]~76 .lut_mask = 16'hA50A;
defparam \uart_top|tx|clk_div[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N13
dffeas \uart_top|tx|clk_div[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[22]~76_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [22]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[22] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[23]~78 (
// Equation(s):
// \uart_top|tx|clk_div[23]~78_combout  = (\uart_top|tx|clk_div [23] & (!\uart_top|tx|clk_div[22]~77 )) # (!\uart_top|tx|clk_div [23] & ((\uart_top|tx|clk_div[22]~77 ) # (GND)))
// \uart_top|tx|clk_div[23]~79  = CARRY((!\uart_top|tx|clk_div[22]~77 ) # (!\uart_top|tx|clk_div [23]))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[22]~77 ),
	.combout(\uart_top|tx|clk_div[23]~78_combout ),
	.cout(\uart_top|tx|clk_div[23]~79 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[23]~78 .lut_mask = 16'h3C3F;
defparam \uart_top|tx|clk_div[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N15
dffeas \uart_top|tx|clk_div[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[23]~78_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [23]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[23] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[24]~80 (
// Equation(s):
// \uart_top|tx|clk_div[24]~80_combout  = (\uart_top|tx|clk_div [24] & (\uart_top|tx|clk_div[23]~79  $ (GND))) # (!\uart_top|tx|clk_div [24] & (!\uart_top|tx|clk_div[23]~79  & VCC))
// \uart_top|tx|clk_div[24]~81  = CARRY((\uart_top|tx|clk_div [24] & !\uart_top|tx|clk_div[23]~79 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[23]~79 ),
	.combout(\uart_top|tx|clk_div[24]~80_combout ),
	.cout(\uart_top|tx|clk_div[24]~81 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[24]~80 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \uart_top|tx|clk_div[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[24]~80_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [24]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[24] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[25]~82 (
// Equation(s):
// \uart_top|tx|clk_div[25]~82_combout  = (\uart_top|tx|clk_div [25] & (!\uart_top|tx|clk_div[24]~81 )) # (!\uart_top|tx|clk_div [25] & ((\uart_top|tx|clk_div[24]~81 ) # (GND)))
// \uart_top|tx|clk_div[25]~83  = CARRY((!\uart_top|tx|clk_div[24]~81 ) # (!\uart_top|tx|clk_div [25]))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[24]~81 ),
	.combout(\uart_top|tx|clk_div[25]~82_combout ),
	.cout(\uart_top|tx|clk_div[25]~83 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[25]~82 .lut_mask = 16'h3C3F;
defparam \uart_top|tx|clk_div[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N19
dffeas \uart_top|tx|clk_div[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[25]~82_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [25]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[25] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[26]~84 (
// Equation(s):
// \uart_top|tx|clk_div[26]~84_combout  = (\uart_top|tx|clk_div [26] & (\uart_top|tx|clk_div[25]~83  $ (GND))) # (!\uart_top|tx|clk_div [26] & (!\uart_top|tx|clk_div[25]~83  & VCC))
// \uart_top|tx|clk_div[26]~85  = CARRY((\uart_top|tx|clk_div [26] & !\uart_top|tx|clk_div[25]~83 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[25]~83 ),
	.combout(\uart_top|tx|clk_div[26]~84_combout ),
	.cout(\uart_top|tx|clk_div[26]~85 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[26]~84 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N21
dffeas \uart_top|tx|clk_div[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[26]~84_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [26]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[26] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[27]~86 (
// Equation(s):
// \uart_top|tx|clk_div[27]~86_combout  = (\uart_top|tx|clk_div [27] & (!\uart_top|tx|clk_div[26]~85 )) # (!\uart_top|tx|clk_div [27] & ((\uart_top|tx|clk_div[26]~85 ) # (GND)))
// \uart_top|tx|clk_div[27]~87  = CARRY((!\uart_top|tx|clk_div[26]~85 ) # (!\uart_top|tx|clk_div [27]))

	.dataa(\uart_top|tx|clk_div [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[26]~85 ),
	.combout(\uart_top|tx|clk_div[27]~86_combout ),
	.cout(\uart_top|tx|clk_div[27]~87 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[27]~86 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N23
dffeas \uart_top|tx|clk_div[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[27]~86_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [27]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[27] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[28]~88 (
// Equation(s):
// \uart_top|tx|clk_div[28]~88_combout  = (\uart_top|tx|clk_div [28] & (\uart_top|tx|clk_div[27]~87  $ (GND))) # (!\uart_top|tx|clk_div [28] & (!\uart_top|tx|clk_div[27]~87  & VCC))
// \uart_top|tx|clk_div[28]~89  = CARRY((\uart_top|tx|clk_div [28] & !\uart_top|tx|clk_div[27]~87 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[27]~87 ),
	.combout(\uart_top|tx|clk_div[28]~88_combout ),
	.cout(\uart_top|tx|clk_div[28]~89 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[28]~88 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N25
dffeas \uart_top|tx|clk_div[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[28]~88_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [28]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[28] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[29]~90 (
// Equation(s):
// \uart_top|tx|clk_div[29]~90_combout  = (\uart_top|tx|clk_div [29] & (!\uart_top|tx|clk_div[28]~89 )) # (!\uart_top|tx|clk_div [29] & ((\uart_top|tx|clk_div[28]~89 ) # (GND)))
// \uart_top|tx|clk_div[29]~91  = CARRY((!\uart_top|tx|clk_div[28]~89 ) # (!\uart_top|tx|clk_div [29]))

	.dataa(\uart_top|tx|clk_div [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[28]~89 ),
	.combout(\uart_top|tx|clk_div[29]~90_combout ),
	.cout(\uart_top|tx|clk_div[29]~91 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[29]~90 .lut_mask = 16'h5A5F;
defparam \uart_top|tx|clk_div[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N27
dffeas \uart_top|tx|clk_div[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[29]~90_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [29]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[29] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[30]~92 (
// Equation(s):
// \uart_top|tx|clk_div[30]~92_combout  = (\uart_top|tx|clk_div [30] & (\uart_top|tx|clk_div[29]~91  $ (GND))) # (!\uart_top|tx|clk_div [30] & (!\uart_top|tx|clk_div[29]~91  & VCC))
// \uart_top|tx|clk_div[30]~93  = CARRY((\uart_top|tx|clk_div [30] & !\uart_top|tx|clk_div[29]~91 ))

	.dataa(gnd),
	.datab(\uart_top|tx|clk_div [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|tx|clk_div[29]~91 ),
	.combout(\uart_top|tx|clk_div[30]~92_combout ),
	.cout(\uart_top|tx|clk_div[30]~93 ));
// synopsys translate_off
defparam \uart_top|tx|clk_div[30]~92 .lut_mask = 16'hC30C;
defparam \uart_top|tx|clk_div[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \uart_top|tx|clk_div[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[30]~92_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [30]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[30] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N6
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~8 (
// Equation(s):
// \uart_top|tx|Equal0~8_combout  = (\memories|current_state.STATE0~q  & (!\uart_top|tx|clk_div [28] & (!\uart_top|tx|clk_div [30] & !\uart_top|tx|clk_div [29]))) # (!\memories|current_state.STATE0~q  & (\uart_top|tx|clk_div [28] & (\uart_top|tx|clk_div [30] 
// & \uart_top|tx|clk_div [29])))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\uart_top|tx|clk_div [28]),
	.datac(\uart_top|tx|clk_div [30]),
	.datad(\uart_top|tx|clk_div [29]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~8 .lut_mask = 16'h4002;
defparam \uart_top|tx|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~5 (
// Equation(s):
// \uart_top|tx|Equal0~5_combout  = (\memories|current_state.STATE0~q  & (!\uart_top|tx|clk_div [20] & (!\uart_top|tx|clk_div [19] & !\uart_top|tx|clk_div [21]))) # (!\memories|current_state.STATE0~q  & (\uart_top|tx|clk_div [20] & (\uart_top|tx|clk_div [19] 
// & \uart_top|tx|clk_div [21])))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\uart_top|tx|clk_div [20]),
	.datac(\uart_top|tx|clk_div [19]),
	.datad(\uart_top|tx|clk_div [21]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~5 .lut_mask = 16'h4002;
defparam \uart_top|tx|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~6 (
// Equation(s):
// \uart_top|tx|Equal0~6_combout  = (\memories|current_state.STATE0~q  & (!\uart_top|tx|clk_div [22] & (!\uart_top|tx|clk_div [24] & !\uart_top|tx|clk_div [23]))) # (!\memories|current_state.STATE0~q  & (\uart_top|tx|clk_div [22] & (\uart_top|tx|clk_div [24] 
// & \uart_top|tx|clk_div [23])))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\uart_top|tx|clk_div [22]),
	.datac(\uart_top|tx|clk_div [24]),
	.datad(\uart_top|tx|clk_div [23]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~6 .lut_mask = 16'h4002;
defparam \uart_top|tx|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~7 (
// Equation(s):
// \uart_top|tx|Equal0~7_combout  = (\memories|current_state.STATE0~q  & (!\uart_top|tx|clk_div [25] & (!\uart_top|tx|clk_div [27] & !\uart_top|tx|clk_div [26]))) # (!\memories|current_state.STATE0~q  & (\uart_top|tx|clk_div [25] & (\uart_top|tx|clk_div [27] 
// & \uart_top|tx|clk_div [26])))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\uart_top|tx|clk_div [25]),
	.datac(\uart_top|tx|clk_div [27]),
	.datad(\uart_top|tx|clk_div [26]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~7 .lut_mask = 16'h4002;
defparam \uart_top|tx|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~9 (
// Equation(s):
// \uart_top|tx|Equal0~9_combout  = (\uart_top|tx|Equal0~8_combout  & (\uart_top|tx|Equal0~5_combout  & (\uart_top|tx|Equal0~6_combout  & \uart_top|tx|Equal0~7_combout )))

	.dataa(\uart_top|tx|Equal0~8_combout ),
	.datab(\uart_top|tx|Equal0~5_combout ),
	.datac(\uart_top|tx|Equal0~6_combout ),
	.datad(\uart_top|tx|Equal0~7_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~9 .lut_mask = 16'h8000;
defparam \uart_top|tx|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
fiftyfivenm_lcell_comb \uart_top|tx|clk_div[31]~94 (
// Equation(s):
// \uart_top|tx|clk_div[31]~94_combout  = \uart_top|tx|clk_div [31] $ (\uart_top|tx|clk_div[30]~93 )

	.dataa(\uart_top|tx|clk_div [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_top|tx|clk_div[30]~93 ),
	.combout(\uart_top|tx|clk_div[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|clk_div[31]~94 .lut_mask = 16'h5A5A;
defparam \uart_top|tx|clk_div[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y21_N31
dffeas \uart_top|tx|clk_div[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|clk_div[31]~94_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\uart_top|tx|Equal0~13_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|clk_div [31]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|clk_div[31] .is_wysiwyg = "true";
defparam \uart_top|tx|clk_div[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~10 (
// Equation(s):
// \uart_top|tx|Equal0~10_combout  = (\uart_top|tx|clk_div [1] & (\uart_top|tx|clk_div [0] & (\memories|current_state.STATE0~q  $ (\uart_top|tx|clk_div [31]))))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\uart_top|tx|clk_div [1]),
	.datac(\uart_top|tx|clk_div [0]),
	.datad(\uart_top|tx|clk_div [31]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~10 .lut_mask = 16'h4080;
defparam \uart_top|tx|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~2 (
// Equation(s):
// \uart_top|tx|Equal0~2_combout  = (\memories|current_state.STATE0~q  & (!\uart_top|tx|clk_div [15] & (!\uart_top|tx|clk_div [13] & !\uart_top|tx|clk_div [14]))) # (!\memories|current_state.STATE0~q  & (\uart_top|tx|clk_div [15] & (\uart_top|tx|clk_div [13] 
// & \uart_top|tx|clk_div [14])))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\uart_top|tx|clk_div [15]),
	.datac(\uart_top|tx|clk_div [13]),
	.datad(\uart_top|tx|clk_div [14]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~2 .lut_mask = 16'h4002;
defparam \uart_top|tx|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~1 (
// Equation(s):
// \uart_top|tx|Equal0~1_combout  = (\memories|current_state.STATE0~q  & (!\uart_top|tx|clk_div [8] & (!\uart_top|tx|clk_div [11] & !\uart_top|tx|clk_div [9]))) # (!\memories|current_state.STATE0~q  & (\uart_top|tx|clk_div [8] & (\uart_top|tx|clk_div [11] & 
// \uart_top|tx|clk_div [9])))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\uart_top|tx|clk_div [8]),
	.datac(\uart_top|tx|clk_div [11]),
	.datad(\uart_top|tx|clk_div [9]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~1 .lut_mask = 16'h4002;
defparam \uart_top|tx|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~0 (
// Equation(s):
// \uart_top|tx|Equal0~0_combout  = (\uart_top|tx|clk_div [7] & (\uart_top|tx|clk_div [5] & (\uart_top|tx|clk_div [3] & !\memories|current_state.STATE0~q ))) # (!\uart_top|tx|clk_div [7] & (!\uart_top|tx|clk_div [5] & (!\uart_top|tx|clk_div [3] & 
// \memories|current_state.STATE0~q )))

	.dataa(\uart_top|tx|clk_div [7]),
	.datab(\uart_top|tx|clk_div [5]),
	.datac(\uart_top|tx|clk_div [3]),
	.datad(\memories|current_state.STATE0~q ),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~0 .lut_mask = 16'h0180;
defparam \uart_top|tx|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~3 (
// Equation(s):
// \uart_top|tx|Equal0~3_combout  = (\memories|current_state.STATE0~q  & (!\uart_top|tx|clk_div [17] & (!\uart_top|tx|clk_div [16] & !\uart_top|tx|clk_div [18]))) # (!\memories|current_state.STATE0~q  & (\uart_top|tx|clk_div [17] & (\uart_top|tx|clk_div [16] 
// & \uart_top|tx|clk_div [18])))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\uart_top|tx|clk_div [17]),
	.datac(\uart_top|tx|clk_div [16]),
	.datad(\uart_top|tx|clk_div [18]),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~3 .lut_mask = 16'h4002;
defparam \uart_top|tx|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~4 (
// Equation(s):
// \uart_top|tx|Equal0~4_combout  = (\uart_top|tx|Equal0~2_combout  & (\uart_top|tx|Equal0~1_combout  & (\uart_top|tx|Equal0~0_combout  & \uart_top|tx|Equal0~3_combout )))

	.dataa(\uart_top|tx|Equal0~2_combout ),
	.datab(\uart_top|tx|Equal0~1_combout ),
	.datac(\uart_top|tx|Equal0~0_combout ),
	.datad(\uart_top|tx|Equal0~3_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~4 .lut_mask = 16'h8000;
defparam \uart_top|tx|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
fiftyfivenm_lcell_comb \uart_top|tx|Equal0~13 (
// Equation(s):
// \uart_top|tx|Equal0~13_combout  = (\uart_top|tx|Equal0~12_combout  & (\uart_top|tx|Equal0~9_combout  & (\uart_top|tx|Equal0~10_combout  & \uart_top|tx|Equal0~4_combout )))

	.dataa(\uart_top|tx|Equal0~12_combout ),
	.datab(\uart_top|tx|Equal0~9_combout ),
	.datac(\uart_top|tx|Equal0~10_combout ),
	.datad(\uart_top|tx|Equal0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Equal0~13 .lut_mask = 16'h8000;
defparam \uart_top|tx|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
fiftyfivenm_lcell_comb \uart_top|tx|baud_tick~feeder (
// Equation(s):
// \uart_top|tx|baud_tick~feeder_combout  = \uart_top|tx|Equal0~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top|tx|Equal0~13_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|baud_tick~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|baud_tick~feeder .lut_mask = 16'hFF00;
defparam \uart_top|tx|baud_tick~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y22_N9
dffeas \uart_top|tx|baud_tick (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|baud_tick~feeder_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|baud_tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|baud_tick .is_wysiwyg = "true";
defparam \uart_top|tx|baud_tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N0
fiftyfivenm_lcell_comb \uart_top|tx|bit_index[3]~2 (
// Equation(s):
// \uart_top|tx|bit_index[3]~2_combout  = (\uart_top|tx|busy~q  & ((\uart_top|tx|baud_tick~q ))) # (!\uart_top|tx|busy~q  & (\control_top|uart_tst|tx_start~q ))

	.dataa(gnd),
	.datab(\uart_top|tx|busy~q ),
	.datac(\control_top|uart_tst|tx_start~q ),
	.datad(\uart_top|tx|baud_tick~q ),
	.cin(gnd),
	.combout(\uart_top|tx|bit_index[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|bit_index[3]~2 .lut_mask = 16'hFC30;
defparam \uart_top|tx|bit_index[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \uart_top|tx|bit_index[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|bit_index[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|bit_index[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|bit_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|bit_index[0] .is_wysiwyg = "true";
defparam \uart_top|tx|bit_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
fiftyfivenm_lcell_comb \uart_top|tx|bit_index~4 (
// Equation(s):
// \uart_top|tx|bit_index~4_combout  = (\uart_top|tx|busy~q  & ((\uart_top|tx|bit_index [1] $ (\uart_top|tx|bit_index [0])))) # (!\uart_top|tx|busy~q  & (!\control_top|uart_tst|tx_start~q  & (\uart_top|tx|bit_index [1] $ (\uart_top|tx|bit_index [0]))))

	.dataa(\uart_top|tx|busy~q ),
	.datab(\control_top|uart_tst|tx_start~q ),
	.datac(\uart_top|tx|bit_index [1]),
	.datad(\uart_top|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart_top|tx|bit_index~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|bit_index~4 .lut_mask = 16'h0BB0;
defparam \uart_top|tx|bit_index~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N25
dffeas \uart_top|tx|bit_index[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|bit_index~4_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|bit_index[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|bit_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|bit_index[1] .is_wysiwyg = "true";
defparam \uart_top|tx|bit_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N2
fiftyfivenm_lcell_comb \uart_top|tx|always2~0 (
// Equation(s):
// \uart_top|tx|always2~0_combout  = (\control_top|uart_tst|tx_start~q  & !\uart_top|tx|busy~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_top|uart_tst|tx_start~q ),
	.datad(\uart_top|tx|busy~q ),
	.cin(gnd),
	.combout(\uart_top|tx|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|always2~0 .lut_mask = 16'h00F0;
defparam \uart_top|tx|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
fiftyfivenm_lcell_comb \uart_top|tx|bit_index~5 (
// Equation(s):
// \uart_top|tx|bit_index~5_combout  = (!\uart_top|tx|always2~0_combout  & (\uart_top|tx|bit_index [2] $ (((\uart_top|tx|bit_index [1] & \uart_top|tx|bit_index [0])))))

	.dataa(\uart_top|tx|bit_index [1]),
	.datab(\uart_top|tx|bit_index [0]),
	.datac(\uart_top|tx|bit_index [2]),
	.datad(\uart_top|tx|always2~0_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|bit_index~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|bit_index~5 .lut_mask = 16'h0078;
defparam \uart_top|tx|bit_index~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N31
dffeas \uart_top|tx|bit_index[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|bit_index~5_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|bit_index[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|bit_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|bit_index[2] .is_wysiwyg = "true";
defparam \uart_top|tx|bit_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
fiftyfivenm_lcell_comb \uart_top|tx|Add2~0 (
// Equation(s):
// \uart_top|tx|Add2~0_combout  = \uart_top|tx|bit_index [3] $ (((\uart_top|tx|bit_index [2] & (\uart_top|tx|bit_index [1] & \uart_top|tx|bit_index [0]))))

	.dataa(\uart_top|tx|bit_index [2]),
	.datab(\uart_top|tx|bit_index [1]),
	.datac(\uart_top|tx|bit_index [3]),
	.datad(\uart_top|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart_top|tx|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Add2~0 .lut_mask = 16'h78F0;
defparam \uart_top|tx|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N22
fiftyfivenm_lcell_comb \uart_top|tx|bit_index~6 (
// Equation(s):
// \uart_top|tx|bit_index~6_combout  = (\uart_top|tx|Add2~0_combout  & ((\uart_top|tx|busy~q ) # (!\control_top|uart_tst|tx_start~q )))

	.dataa(gnd),
	.datab(\uart_top|tx|busy~q ),
	.datac(\control_top|uart_tst|tx_start~q ),
	.datad(\uart_top|tx|Add2~0_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|bit_index~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|bit_index~6 .lut_mask = 16'hCF00;
defparam \uart_top|tx|bit_index~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N23
dffeas \uart_top|tx|bit_index[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|bit_index~6_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|bit_index[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|bit_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|bit_index[3] .is_wysiwyg = "true";
defparam \uart_top|tx|bit_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
fiftyfivenm_lcell_comb \uart_top|tx|busy~2 (
// Equation(s):
// \uart_top|tx|busy~2_combout  = (\uart_top|tx|bit_index [2]) # ((\uart_top|tx|bit_index [1]) # ((!\uart_top|tx|baud_tick~q ) # (!\uart_top|tx|bit_index [3])))

	.dataa(\uart_top|tx|bit_index [2]),
	.datab(\uart_top|tx|bit_index [1]),
	.datac(\uart_top|tx|bit_index [3]),
	.datad(\uart_top|tx|baud_tick~q ),
	.cin(gnd),
	.combout(\uart_top|tx|busy~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|busy~2 .lut_mask = 16'hEFFF;
defparam \uart_top|tx|busy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
fiftyfivenm_lcell_comb \uart_top|tx|busy~3 (
// Equation(s):
// \uart_top|tx|busy~3_combout  = (\uart_top|tx|busy~q  & ((\uart_top|tx|busy~2_combout ) # ((!\uart_top|tx|bit_index [0])))) # (!\uart_top|tx|busy~q  & (((\control_top|uart_tst|tx_start~q ))))

	.dataa(\uart_top|tx|busy~2_combout ),
	.datab(\control_top|uart_tst|tx_start~q ),
	.datac(\uart_top|tx|busy~q ),
	.datad(\uart_top|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart_top|tx|busy~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|busy~3 .lut_mask = 16'hACFC;
defparam \uart_top|tx|busy~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N21
dffeas \uart_top|tx|busy (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|busy~3_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|busy .is_wysiwyg = "true";
defparam \uart_top|tx|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
fiftyfivenm_lcell_comb \uart_top|rx|Decoder0~6 (
// Equation(s):
// \uart_top|rx|Decoder0~6_combout  = (!\uart_top|rx|bit_index [1] & (\uart_top|rx|bit_index [2] & (\uart_top|rx|bit_index [0] & \uart_top|rx|Decoder0~4_combout )))

	.dataa(\uart_top|rx|bit_index [1]),
	.datab(\uart_top|rx|bit_index [2]),
	.datac(\uart_top|rx|bit_index [0]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Decoder0~6 .lut_mask = 16'h4000;
defparam \uart_top|rx|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
fiftyfivenm_lcell_comb \uart_top|rx|rx_shift~2 (
// Equation(s):
// \uart_top|rx|rx_shift~2_combout  = (\uart_top|rx|Decoder0~6_combout  & (\uart_top|rx|rx_sync~q )) # (!\uart_top|rx|Decoder0~6_combout  & ((\uart_top|rx|rx_shift [5])))

	.dataa(\uart_top|rx|rx_sync~q ),
	.datab(gnd),
	.datac(\uart_top|rx|rx_shift [5]),
	.datad(\uart_top|rx|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_shift~2 .lut_mask = 16'hAAF0;
defparam \uart_top|rx|rx_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N29
dffeas \uart_top|rx|rx_shift[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_shift~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_shift[5] .is_wysiwyg = "true";
defparam \uart_top|rx|rx_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
fiftyfivenm_lcell_comb \uart_top|rx|data_out~4 (
// Equation(s):
// \uart_top|rx|data_out~4_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|rx_shift [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(\uart_top|rx|rx_shift [5]),
	.cin(gnd),
	.combout(\uart_top|rx|data_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out~4 .lut_mask = 16'h0F00;
defparam \uart_top|rx|data_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N4
fiftyfivenm_lcell_comb \uart_top|rx|data_out[0]~1 (
// Equation(s):
// \uart_top|rx|data_out[0]~1_combout  = (\uart_top|rx|receiving~q  & \uart_top|rx|bit_index [3])

	.dataa(\uart_top|rx|receiving~q ),
	.datab(gnd),
	.datac(\uart_top|rx|bit_index [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|rx|data_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out[0]~1 .lut_mask = 16'hA0A0;
defparam \uart_top|rx|data_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
fiftyfivenm_lcell_comb \uart_top|rx|data_out[0]~2 (
// Equation(s):
// \uart_top|rx|data_out[0]~2_combout  = (\sig_control|rst_reg~q ) # ((\uart_top|rx|data_out[0]~1_combout  & (!\uart_top|rx|Equal0~4_combout  & !\uart_top|rx|Equal0~9_combout )))

	.dataa(\sig_control|rst_reg~q ),
	.datab(\uart_top|rx|data_out[0]~1_combout ),
	.datac(\uart_top|rx|Equal0~4_combout ),
	.datad(\uart_top|rx|Equal0~9_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|data_out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out[0]~2 .lut_mask = 16'hAAAE;
defparam \uart_top|rx|data_out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N1
dffeas \uart_top|rx|data_out[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_out[5] .is_wysiwyg = "true";
defparam \uart_top|rx|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
fiftyfivenm_lcell_comb \uart_top|rx|Decoder0~5 (
// Equation(s):
// \uart_top|rx|Decoder0~5_combout  = (\uart_top|rx|bit_index [2] & (!\uart_top|rx|bit_index [0] & \uart_top|rx|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(\uart_top|rx|bit_index [2]),
	.datac(\uart_top|rx|bit_index [0]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Decoder0~5 .lut_mask = 16'h0C00;
defparam \uart_top|rx|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
fiftyfivenm_lcell_comb \uart_top|rx|rx_shift~3 (
// Equation(s):
// \uart_top|rx|rx_shift~3_combout  = (\uart_top|rx|bit_index [1] & (((\uart_top|rx|rx_shift [4])))) # (!\uart_top|rx|bit_index [1] & ((\uart_top|rx|Decoder0~5_combout  & (\uart_top|rx|rx_sync~q )) # (!\uart_top|rx|Decoder0~5_combout  & 
// ((\uart_top|rx|rx_shift [4])))))

	.dataa(\uart_top|rx|rx_sync~q ),
	.datab(\uart_top|rx|bit_index [1]),
	.datac(\uart_top|rx|rx_shift [4]),
	.datad(\uart_top|rx|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_shift~3 .lut_mask = 16'hE2F0;
defparam \uart_top|rx|rx_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N11
dffeas \uart_top|rx|rx_shift[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_shift~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_shift[4] .is_wysiwyg = "true";
defparam \uart_top|rx|rx_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
fiftyfivenm_lcell_comb \uart_top|rx|data_out~5 (
// Equation(s):
// \uart_top|rx|data_out~5_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|rx_shift [4])

	.dataa(\sig_control|rst_reg~q ),
	.datab(gnd),
	.datac(\uart_top|rx|rx_shift [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|rx|data_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out~5 .lut_mask = 16'h5050;
defparam \uart_top|rx|data_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N11
dffeas \uart_top|rx|data_out[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_out[4] .is_wysiwyg = "true";
defparam \uart_top|rx|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
fiftyfivenm_lcell_comb \uart_top|rx|Decoder0~10 (
// Equation(s):
// \uart_top|rx|Decoder0~10_combout  = (\uart_top|rx|bit_index [1] & (!\uart_top|rx|bit_index [2] & (\uart_top|rx|bit_index [0] & \uart_top|rx|Decoder0~4_combout )))

	.dataa(\uart_top|rx|bit_index [1]),
	.datab(\uart_top|rx|bit_index [2]),
	.datac(\uart_top|rx|bit_index [0]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Decoder0~10 .lut_mask = 16'h2000;
defparam \uart_top|rx|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
fiftyfivenm_lcell_comb \uart_top|rx|rx_shift~4 (
// Equation(s):
// \uart_top|rx|rx_shift~4_combout  = (\uart_top|rx|Decoder0~10_combout  & (\uart_top|rx|rx_sync~q )) # (!\uart_top|rx|Decoder0~10_combout  & ((\uart_top|rx|rx_shift [3])))

	.dataa(\uart_top|rx|rx_sync~q ),
	.datab(gnd),
	.datac(\uart_top|rx|rx_shift [3]),
	.datad(\uart_top|rx|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_shift~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_shift~4 .lut_mask = 16'hAAF0;
defparam \uart_top|rx|rx_shift~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N5
dffeas \uart_top|rx|rx_shift[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_shift~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_shift[3] .is_wysiwyg = "true";
defparam \uart_top|rx|rx_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
fiftyfivenm_lcell_comb \uart_top|rx|data_out~6 (
// Equation(s):
// \uart_top|rx|data_out~6_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|rx_shift [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(\uart_top|rx|rx_shift [3]),
	.cin(gnd),
	.combout(\uart_top|rx|data_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out~6 .lut_mask = 16'h0F00;
defparam \uart_top|rx|data_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \uart_top|rx|data_out[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_out[3] .is_wysiwyg = "true";
defparam \uart_top|rx|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
fiftyfivenm_lcell_comb \uart_top|rx|Decoder0~7 (
// Equation(s):
// \uart_top|rx|Decoder0~7_combout  = (!\uart_top|rx|bit_index [2] & (!\uart_top|rx|bit_index [0] & \uart_top|rx|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(\uart_top|rx|bit_index [2]),
	.datac(\uart_top|rx|bit_index [0]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Decoder0~7 .lut_mask = 16'h0300;
defparam \uart_top|rx|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
fiftyfivenm_lcell_comb \uart_top|rx|rx_shift~5 (
// Equation(s):
// \uart_top|rx|rx_shift~5_combout  = (\uart_top|rx|bit_index [1] & ((\uart_top|rx|Decoder0~7_combout  & ((\uart_top|rx|rx_sync~q ))) # (!\uart_top|rx|Decoder0~7_combout  & (\uart_top|rx|rx_shift [2])))) # (!\uart_top|rx|bit_index [1] & 
// (((\uart_top|rx|rx_shift [2]))))

	.dataa(\uart_top|rx|bit_index [1]),
	.datab(\uart_top|rx|Decoder0~7_combout ),
	.datac(\uart_top|rx|rx_shift [2]),
	.datad(\uart_top|rx|rx_sync~q ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_shift~5 .lut_mask = 16'hF870;
defparam \uart_top|rx|rx_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \uart_top|rx|rx_shift[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_shift~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_shift[2] .is_wysiwyg = "true";
defparam \uart_top|rx|rx_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
fiftyfivenm_lcell_comb \uart_top|rx|data_out~7 (
// Equation(s):
// \uart_top|rx|data_out~7_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|rx_shift [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(\uart_top|rx|rx_shift [2]),
	.cin(gnd),
	.combout(\uart_top|rx|data_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out~7 .lut_mask = 16'h0F00;
defparam \uart_top|rx|data_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N19
dffeas \uart_top|rx|data_out[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_out[2] .is_wysiwyg = "true";
defparam \uart_top|rx|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
fiftyfivenm_lcell_comb \uart_top|rx|Decoder0~8 (
// Equation(s):
// \uart_top|rx|Decoder0~8_combout  = (!\uart_top|rx|bit_index [1] & (!\uart_top|rx|bit_index [2] & (\uart_top|rx|bit_index [0] & \uart_top|rx|Decoder0~4_combout )))

	.dataa(\uart_top|rx|bit_index [1]),
	.datab(\uart_top|rx|bit_index [2]),
	.datac(\uart_top|rx|bit_index [0]),
	.datad(\uart_top|rx|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|Decoder0~8 .lut_mask = 16'h1000;
defparam \uart_top|rx|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
fiftyfivenm_lcell_comb \uart_top|rx|rx_shift~6 (
// Equation(s):
// \uart_top|rx|rx_shift~6_combout  = (\uart_top|rx|Decoder0~8_combout  & (\uart_top|rx|rx_sync~q )) # (!\uart_top|rx|Decoder0~8_combout  & ((\uart_top|rx|rx_shift [1])))

	.dataa(\uart_top|rx|rx_sync~q ),
	.datab(gnd),
	.datac(\uart_top|rx|rx_shift [1]),
	.datad(\uart_top|rx|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_shift~6 .lut_mask = 16'hAAF0;
defparam \uart_top|rx|rx_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \uart_top|rx|rx_shift[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_shift~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_shift[1] .is_wysiwyg = "true";
defparam \uart_top|rx|rx_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
fiftyfivenm_lcell_comb \uart_top|rx|data_out~8 (
// Equation(s):
// \uart_top|rx|data_out~8_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|rx_shift [1])

	.dataa(\sig_control|rst_reg~q ),
	.datab(gnd),
	.datac(\uart_top|rx|rx_shift [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|rx|data_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out~8 .lut_mask = 16'h5050;
defparam \uart_top|rx|data_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N17
dffeas \uart_top|rx|data_out[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_out[1] .is_wysiwyg = "true";
defparam \uart_top|rx|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
fiftyfivenm_lcell_comb \uart_top|rx|rx_shift~7 (
// Equation(s):
// \uart_top|rx|rx_shift~7_combout  = (\uart_top|rx|bit_index [1] & (((\uart_top|rx|rx_shift [0])))) # (!\uart_top|rx|bit_index [1] & ((\uart_top|rx|Decoder0~7_combout  & ((\uart_top|rx|rx_sync~q ))) # (!\uart_top|rx|Decoder0~7_combout  & 
// (\uart_top|rx|rx_shift [0]))))

	.dataa(\uart_top|rx|bit_index [1]),
	.datab(\uart_top|rx|Decoder0~7_combout ),
	.datac(\uart_top|rx|rx_shift [0]),
	.datad(\uart_top|rx|rx_sync~q ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_shift~7 .lut_mask = 16'hF4B0;
defparam \uart_top|rx|rx_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \uart_top|rx|rx_shift[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_shift~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_shift[0] .is_wysiwyg = "true";
defparam \uart_top|rx|rx_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
fiftyfivenm_lcell_comb \uart_top|rx|data_out~9 (
// Equation(s):
// \uart_top|rx|data_out~9_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|rx_shift [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(\uart_top|rx|rx_shift [0]),
	.cin(gnd),
	.combout(\uart_top|rx|data_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out~9 .lut_mask = 16'h0F00;
defparam \uart_top|rx|data_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N27
dffeas \uart_top|rx|data_out[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_out[0] .is_wysiwyg = "true";
defparam \uart_top|rx|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[0]~8 (
// Equation(s):
// \control_top|uart_tst|tx_data[0]~8_combout  = \uart_top|rx|data_out [0] $ (VCC)
// \control_top|uart_tst|tx_data[0]~9  = CARRY(\uart_top|rx|data_out [0])

	.dataa(gnd),
	.datab(\uart_top|rx|data_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\control_top|uart_tst|tx_data[0]~8_combout ),
	.cout(\control_top|uart_tst|tx_data[0]~9 ));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[0]~8 .lut_mask = 16'h33CC;
defparam \control_top|uart_tst|tx_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[1]~10 (
// Equation(s):
// \control_top|uart_tst|tx_data[1]~10_combout  = (\uart_top|rx|data_out [1] & (!\control_top|uart_tst|tx_data[0]~9 )) # (!\uart_top|rx|data_out [1] & ((\control_top|uart_tst|tx_data[0]~9 ) # (GND)))
// \control_top|uart_tst|tx_data[1]~11  = CARRY((!\control_top|uart_tst|tx_data[0]~9 ) # (!\uart_top|rx|data_out [1]))

	.dataa(\uart_top|rx|data_out [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|tx_data[0]~9 ),
	.combout(\control_top|uart_tst|tx_data[1]~10_combout ),
	.cout(\control_top|uart_tst|tx_data[1]~11 ));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[1]~10 .lut_mask = 16'h5A5F;
defparam \control_top|uart_tst|tx_data[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[2]~12 (
// Equation(s):
// \control_top|uart_tst|tx_data[2]~12_combout  = (\uart_top|rx|data_out [2] & (\control_top|uart_tst|tx_data[1]~11  $ (GND))) # (!\uart_top|rx|data_out [2] & (!\control_top|uart_tst|tx_data[1]~11  & VCC))
// \control_top|uart_tst|tx_data[2]~13  = CARRY((\uart_top|rx|data_out [2] & !\control_top|uart_tst|tx_data[1]~11 ))

	.dataa(gnd),
	.datab(\uart_top|rx|data_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|tx_data[1]~11 ),
	.combout(\control_top|uart_tst|tx_data[2]~12_combout ),
	.cout(\control_top|uart_tst|tx_data[2]~13 ));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[2]~12 .lut_mask = 16'hC30C;
defparam \control_top|uart_tst|tx_data[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[3]~14 (
// Equation(s):
// \control_top|uart_tst|tx_data[3]~14_combout  = (\uart_top|rx|data_out [3] & (!\control_top|uart_tst|tx_data[2]~13 )) # (!\uart_top|rx|data_out [3] & ((\control_top|uart_tst|tx_data[2]~13 ) # (GND)))
// \control_top|uart_tst|tx_data[3]~15  = CARRY((!\control_top|uart_tst|tx_data[2]~13 ) # (!\uart_top|rx|data_out [3]))

	.dataa(\uart_top|rx|data_out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|tx_data[2]~13 ),
	.combout(\control_top|uart_tst|tx_data[3]~14_combout ),
	.cout(\control_top|uart_tst|tx_data[3]~15 ));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[3]~14 .lut_mask = 16'h5A5F;
defparam \control_top|uart_tst|tx_data[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[4]~16 (
// Equation(s):
// \control_top|uart_tst|tx_data[4]~16_combout  = (\uart_top|rx|data_out [4] & (\control_top|uart_tst|tx_data[3]~15  $ (GND))) # (!\uart_top|rx|data_out [4] & (!\control_top|uart_tst|tx_data[3]~15  & VCC))
// \control_top|uart_tst|tx_data[4]~17  = CARRY((\uart_top|rx|data_out [4] & !\control_top|uart_tst|tx_data[3]~15 ))

	.dataa(\uart_top|rx|data_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|tx_data[3]~15 ),
	.combout(\control_top|uart_tst|tx_data[4]~16_combout ),
	.cout(\control_top|uart_tst|tx_data[4]~17 ));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[4]~16 .lut_mask = 16'hA50A;
defparam \control_top|uart_tst|tx_data[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[5]~18 (
// Equation(s):
// \control_top|uart_tst|tx_data[5]~18_combout  = (\uart_top|rx|data_out [5] & (!\control_top|uart_tst|tx_data[4]~17 )) # (!\uart_top|rx|data_out [5] & ((\control_top|uart_tst|tx_data[4]~17 ) # (GND)))
// \control_top|uart_tst|tx_data[5]~19  = CARRY((!\control_top|uart_tst|tx_data[4]~17 ) # (!\uart_top|rx|data_out [5]))

	.dataa(gnd),
	.datab(\uart_top|rx|data_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|tx_data[4]~17 ),
	.combout(\control_top|uart_tst|tx_data[5]~18_combout ),
	.cout(\control_top|uart_tst|tx_data[5]~19 ));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[5]~18 .lut_mask = 16'h3C3F;
defparam \control_top|uart_tst|tx_data[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[0]~2 (
// Equation(s):
// \control_top|uart_tst|data_to_tx[0]~2_combout  = !\control_top|uart_tst|data_to_tx [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_top|uart_tst|data_to_tx [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[0]~2 .lut_mask = 16'h0F0F;
defparam \control_top|uart_tst|data_to_tx[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[7]~1 (
// Equation(s):
// \control_top|uart_tst|data_to_tx[7]~1_combout  = (\control_top|uart_tst|tx_start~0_combout  & (!\control_top|uart_tst|state.STATE10~q  & (!\control_top|uart_tst|state.STATE2~q  & \control_top|uart_tst|data_to_tx[7]~0_combout )))

	.dataa(\control_top|uart_tst|tx_start~0_combout ),
	.datab(\control_top|uart_tst|state.STATE10~q ),
	.datac(\control_top|uart_tst|state.STATE2~q ),
	.datad(\control_top|uart_tst|data_to_tx[7]~0_combout ),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[7]~1 .lut_mask = 16'h0200;
defparam \control_top|uart_tst|data_to_tx[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \control_top|uart_tst|data_to_tx[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|data_to_tx[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|data_to_tx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[0] .is_wysiwyg = "true";
defparam \control_top|uart_tst|data_to_tx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
fiftyfivenm_lcell_comb \control_top|uart_tst|Add1~0 (
// Equation(s):
// \control_top|uart_tst|Add1~0_combout  = (\control_top|uart_tst|data_to_tx [0] & (\control_top|uart_tst|data_to_tx [1] $ (VCC))) # (!\control_top|uart_tst|data_to_tx [0] & (\control_top|uart_tst|data_to_tx [1] & VCC))
// \control_top|uart_tst|Add1~1  = CARRY((\control_top|uart_tst|data_to_tx [0] & \control_top|uart_tst|data_to_tx [1]))

	.dataa(\control_top|uart_tst|data_to_tx [0]),
	.datab(\control_top|uart_tst|data_to_tx [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\control_top|uart_tst|Add1~0_combout ),
	.cout(\control_top|uart_tst|Add1~1 ));
// synopsys translate_off
defparam \control_top|uart_tst|Add1~0 .lut_mask = 16'h6688;
defparam \control_top|uart_tst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N15
dffeas \control_top|uart_tst|data_to_tx[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|data_to_tx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[1] .is_wysiwyg = "true";
defparam \control_top|uart_tst|data_to_tx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
fiftyfivenm_lcell_comb \control_top|uart_tst|Add1~2 (
// Equation(s):
// \control_top|uart_tst|Add1~2_combout  = (\control_top|uart_tst|data_to_tx [2] & ((\control_top|uart_tst|Add1~1 ) # (GND))) # (!\control_top|uart_tst|data_to_tx [2] & (!\control_top|uart_tst|Add1~1 ))
// \control_top|uart_tst|Add1~3  = CARRY((\control_top|uart_tst|data_to_tx [2]) # (!\control_top|uart_tst|Add1~1 ))

	.dataa(\control_top|uart_tst|data_to_tx [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|Add1~1 ),
	.combout(\control_top|uart_tst|Add1~2_combout ),
	.cout(\control_top|uart_tst|Add1~3 ));
// synopsys translate_off
defparam \control_top|uart_tst|Add1~2 .lut_mask = 16'hA5AF;
defparam \control_top|uart_tst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[2]~3 (
// Equation(s):
// \control_top|uart_tst|data_to_tx[2]~3_combout  = !\control_top|uart_tst|Add1~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|Add1~2_combout ),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[2]~3 .lut_mask = 16'h00FF;
defparam \control_top|uart_tst|data_to_tx[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N13
dffeas \control_top|uart_tst|data_to_tx[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|data_to_tx[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|data_to_tx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[2] .is_wysiwyg = "true";
defparam \control_top|uart_tst|data_to_tx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
fiftyfivenm_lcell_comb \control_top|uart_tst|Add1~4 (
// Equation(s):
// \control_top|uart_tst|Add1~4_combout  = (\control_top|uart_tst|data_to_tx [3] & (\control_top|uart_tst|Add1~3  $ (GND))) # (!\control_top|uart_tst|data_to_tx [3] & (!\control_top|uart_tst|Add1~3  & VCC))
// \control_top|uart_tst|Add1~5  = CARRY((\control_top|uart_tst|data_to_tx [3] & !\control_top|uart_tst|Add1~3 ))

	.dataa(gnd),
	.datab(\control_top|uart_tst|data_to_tx [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|Add1~3 ),
	.combout(\control_top|uart_tst|Add1~4_combout ),
	.cout(\control_top|uart_tst|Add1~5 ));
// synopsys translate_off
defparam \control_top|uart_tst|Add1~4 .lut_mask = 16'hC30C;
defparam \control_top|uart_tst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N19
dffeas \control_top|uart_tst|data_to_tx[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|data_to_tx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[3] .is_wysiwyg = "true";
defparam \control_top|uart_tst|data_to_tx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
fiftyfivenm_lcell_comb \control_top|uart_tst|Add1~6 (
// Equation(s):
// \control_top|uart_tst|Add1~6_combout  = (\control_top|uart_tst|data_to_tx [4] & ((\control_top|uart_tst|Add1~5 ) # (GND))) # (!\control_top|uart_tst|data_to_tx [4] & (!\control_top|uart_tst|Add1~5 ))
// \control_top|uart_tst|Add1~7  = CARRY((\control_top|uart_tst|data_to_tx [4]) # (!\control_top|uart_tst|Add1~5 ))

	.dataa(gnd),
	.datab(\control_top|uart_tst|data_to_tx [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|Add1~5 ),
	.combout(\control_top|uart_tst|Add1~6_combout ),
	.cout(\control_top|uart_tst|Add1~7 ));
// synopsys translate_off
defparam \control_top|uart_tst|Add1~6 .lut_mask = 16'hC3CF;
defparam \control_top|uart_tst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[4]~4 (
// Equation(s):
// \control_top|uart_tst|data_to_tx[4]~4_combout  = !\control_top|uart_tst|Add1~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|Add1~6_combout ),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[4]~4 .lut_mask = 16'h00FF;
defparam \control_top|uart_tst|data_to_tx[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \control_top|uart_tst|data_to_tx[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|data_to_tx[4]~4_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|data_to_tx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[4] .is_wysiwyg = "true";
defparam \control_top|uart_tst|data_to_tx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
fiftyfivenm_lcell_comb \control_top|uart_tst|Add1~8 (
// Equation(s):
// \control_top|uart_tst|Add1~8_combout  = (\control_top|uart_tst|data_to_tx [5] & (\control_top|uart_tst|Add1~7  $ (GND))) # (!\control_top|uart_tst|data_to_tx [5] & (!\control_top|uart_tst|Add1~7  & VCC))
// \control_top|uart_tst|Add1~9  = CARRY((\control_top|uart_tst|data_to_tx [5] & !\control_top|uart_tst|Add1~7 ))

	.dataa(\control_top|uart_tst|data_to_tx [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|Add1~7 ),
	.combout(\control_top|uart_tst|Add1~8_combout ),
	.cout(\control_top|uart_tst|Add1~9 ));
// synopsys translate_off
defparam \control_top|uart_tst|Add1~8 .lut_mask = 16'hA50A;
defparam \control_top|uart_tst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N23
dffeas \control_top|uart_tst|data_to_tx[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|data_to_tx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[5] .is_wysiwyg = "true";
defparam \control_top|uart_tst|data_to_tx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[5]~24 (
// Equation(s):
// \control_top|uart_tst|tx_data[5]~24_combout  = ((!\control_top|uart_tst|state.STATE10~q  & (!\control_top|uart_tst|state.STATE2~q  & \control_top|uart_tst|tx_start~0_combout ))) # (!\control_top|uart_tst|data_to_tx[7]~0_combout )

	.dataa(\control_top|uart_tst|state.STATE10~q ),
	.datab(\control_top|uart_tst|data_to_tx[7]~0_combout ),
	.datac(\control_top|uart_tst|state.STATE2~q ),
	.datad(\control_top|uart_tst|tx_start~0_combout ),
	.cin(gnd),
	.combout(\control_top|uart_tst|tx_data[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[5]~24 .lut_mask = 16'h3733;
defparam \control_top|uart_tst|tx_data[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N19
dffeas \control_top|uart_tst|tx_data[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_data[5]~18_combout ),
	.asdata(\control_top|uart_tst|data_to_tx [5]),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\control_top|uart_tst|state.STATE0~q ),
	.sload(!\control_top|uart_tst|state.STATE1~q ),
	.ena(\control_top|uart_tst|tx_data[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[5] .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[6]~4 (
// Equation(s):
// \uart_top|tx|shift_reg[6]~4_combout  = !\control_top|uart_tst|tx_data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_top|uart_tst|tx_data [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[6]~4 .lut_mask = 16'h0F0F;
defparam \uart_top|tx|shift_reg[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \uart_top|tx|shift_reg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[6] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
fiftyfivenm_lcell_comb \uart_top|rx|rx_shift~1 (
// Equation(s):
// \uart_top|rx|rx_shift~1_combout  = (\uart_top|rx|bit_index [1] & ((\uart_top|rx|Decoder0~5_combout  & (\uart_top|rx|rx_sync~q )) # (!\uart_top|rx|Decoder0~5_combout  & ((\uart_top|rx|rx_shift [6]))))) # (!\uart_top|rx|bit_index [1] & 
// (((\uart_top|rx|rx_shift [6]))))

	.dataa(\uart_top|rx|rx_sync~q ),
	.datab(\uart_top|rx|bit_index [1]),
	.datac(\uart_top|rx|rx_shift [6]),
	.datad(\uart_top|rx|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_shift~1 .lut_mask = 16'hB8F0;
defparam \uart_top|rx|rx_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \uart_top|rx|rx_shift[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_shift~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_shift[6] .is_wysiwyg = "true";
defparam \uart_top|rx|rx_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
fiftyfivenm_lcell_comb \uart_top|rx|data_out~3 (
// Equation(s):
// \uart_top|rx|data_out~3_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|rx_shift [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sig_control|rst_reg~q ),
	.datad(\uart_top|rx|rx_shift [6]),
	.cin(gnd),
	.combout(\uart_top|rx|data_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out~3 .lut_mask = 16'h0F00;
defparam \uart_top|rx|data_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N23
dffeas \uart_top|rx|data_out[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_out[6] .is_wysiwyg = "true";
defparam \uart_top|rx|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[6]~20 (
// Equation(s):
// \control_top|uart_tst|tx_data[6]~20_combout  = (\uart_top|rx|data_out [6] & (\control_top|uart_tst|tx_data[5]~19  $ (GND))) # (!\uart_top|rx|data_out [6] & (!\control_top|uart_tst|tx_data[5]~19  & VCC))
// \control_top|uart_tst|tx_data[6]~21  = CARRY((\uart_top|rx|data_out [6] & !\control_top|uart_tst|tx_data[5]~19 ))

	.dataa(gnd),
	.datab(\uart_top|rx|data_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|tx_data[5]~19 ),
	.combout(\control_top|uart_tst|tx_data[6]~20_combout ),
	.cout(\control_top|uart_tst|tx_data[6]~21 ));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[6]~20 .lut_mask = 16'hC30C;
defparam \control_top|uart_tst|tx_data[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
fiftyfivenm_lcell_comb \control_top|uart_tst|Add1~10 (
// Equation(s):
// \control_top|uart_tst|Add1~10_combout  = (\control_top|uart_tst|data_to_tx [6] & ((\control_top|uart_tst|Add1~9 ) # (GND))) # (!\control_top|uart_tst|data_to_tx [6] & (!\control_top|uart_tst|Add1~9 ))
// \control_top|uart_tst|Add1~11  = CARRY((\control_top|uart_tst|data_to_tx [6]) # (!\control_top|uart_tst|Add1~9 ))

	.dataa(\control_top|uart_tst|data_to_tx [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\control_top|uart_tst|Add1~9 ),
	.combout(\control_top|uart_tst|Add1~10_combout ),
	.cout(\control_top|uart_tst|Add1~11 ));
// synopsys translate_off
defparam \control_top|uart_tst|Add1~10 .lut_mask = 16'hA5AF;
defparam \control_top|uart_tst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[6]~5 (
// Equation(s):
// \control_top|uart_tst|data_to_tx[6]~5_combout  = !\control_top|uart_tst|Add1~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|Add1~10_combout ),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[6]~5 .lut_mask = 16'h00FF;
defparam \control_top|uart_tst|data_to_tx[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \control_top|uart_tst|data_to_tx[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|data_to_tx[6]~5_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|data_to_tx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[6] .is_wysiwyg = "true";
defparam \control_top|uart_tst|data_to_tx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[6]~_wirecell (
// Equation(s):
// \control_top|uart_tst|data_to_tx[6]~_wirecell_combout  = !\control_top|uart_tst|data_to_tx [6]

	.dataa(\control_top|uart_tst|data_to_tx [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[6]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[6]~_wirecell .lut_mask = 16'h5555;
defparam \control_top|uart_tst|data_to_tx[6]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N21
dffeas \control_top|uart_tst|tx_data[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_data[6]~20_combout ),
	.asdata(\control_top|uart_tst|data_to_tx[6]~_wirecell_combout ),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\control_top|uart_tst|state.STATE0~q ),
	.sload(!\control_top|uart_tst|state.STATE1~q ),
	.ena(\control_top|uart_tst|tx_data[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[6] .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[7]~7 (
// Equation(s):
// \uart_top|tx|shift_reg[7]~7_combout  = !\control_top|uart_tst|tx_data [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_top|uart_tst|tx_data [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[7]~7 .lut_mask = 16'h0F0F;
defparam \uart_top|tx|shift_reg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N5
dffeas \uart_top|tx|shift_reg[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[7] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[4]~_wirecell (
// Equation(s):
// \control_top|uart_tst|data_to_tx[4]~_wirecell_combout  = !\control_top|uart_tst|data_to_tx [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|data_to_tx [4]),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[4]~_wirecell .lut_mask = 16'h00FF;
defparam \control_top|uart_tst|data_to_tx[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N17
dffeas \control_top|uart_tst|tx_data[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_data[4]~16_combout ),
	.asdata(\control_top|uart_tst|data_to_tx[4]~_wirecell_combout ),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\control_top|uart_tst|state.STATE0~q ),
	.sload(!\control_top|uart_tst|state.STATE1~q ),
	.ena(\control_top|uart_tst|tx_data[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[4] .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[5]~5 (
// Equation(s):
// \uart_top|tx|shift_reg[5]~5_combout  = !\control_top|uart_tst|tx_data [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_top|uart_tst|tx_data [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[5]~5 .lut_mask = 16'h0F0F;
defparam \uart_top|tx|shift_reg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N23
dffeas \uart_top|tx|shift_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[5] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N15
dffeas \control_top|uart_tst|tx_data[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_data[3]~14_combout ),
	.asdata(\control_top|uart_tst|data_to_tx [3]),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\control_top|uart_tst|state.STATE0~q ),
	.sload(!\control_top|uart_tst|state.STATE1~q ),
	.ena(\control_top|uart_tst|tx_data[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[3] .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[4]~6 (
// Equation(s):
// \uart_top|tx|shift_reg[4]~6_combout  = !\control_top|uart_tst|tx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_top|uart_tst|tx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[4]~6 .lut_mask = 16'h0F0F;
defparam \uart_top|tx|shift_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \uart_top|tx|shift_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[4] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
fiftyfivenm_lcell_comb \uart_top|tx|Mux0~2 (
// Equation(s):
// \uart_top|tx|Mux0~2_combout  = (\uart_top|tx|bit_index [1] & (((\uart_top|tx|bit_index [0])))) # (!\uart_top|tx|bit_index [1] & ((\uart_top|tx|bit_index [0] & (!\uart_top|tx|shift_reg [5])) # (!\uart_top|tx|bit_index [0] & ((!\uart_top|tx|shift_reg 
// [4])))))

	.dataa(\uart_top|tx|shift_reg [5]),
	.datab(\uart_top|tx|bit_index [1]),
	.datac(\uart_top|tx|bit_index [0]),
	.datad(\uart_top|tx|shift_reg [4]),
	.cin(gnd),
	.combout(\uart_top|tx|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Mux0~2 .lut_mask = 16'hD0D3;
defparam \uart_top|tx|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
fiftyfivenm_lcell_comb \uart_top|tx|Mux0~3 (
// Equation(s):
// \uart_top|tx|Mux0~3_combout  = (\uart_top|tx|bit_index [1] & ((\uart_top|tx|Mux0~2_combout  & ((!\uart_top|tx|shift_reg [7]))) # (!\uart_top|tx|Mux0~2_combout  & (!\uart_top|tx|shift_reg [6])))) # (!\uart_top|tx|bit_index [1] & 
// (((\uart_top|tx|Mux0~2_combout ))))

	.dataa(\uart_top|tx|shift_reg [6]),
	.datab(\uart_top|tx|bit_index [1]),
	.datac(\uart_top|tx|shift_reg [7]),
	.datad(\uart_top|tx|Mux0~2_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Mux0~3 .lut_mask = 16'h3F44;
defparam \uart_top|tx|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
fiftyfivenm_lcell_comb \uart_top|rx|rx_shift~0 (
// Equation(s):
// \uart_top|rx|rx_shift~0_combout  = (\uart_top|rx|Decoder0~9_combout  & (\uart_top|rx|rx_sync~q )) # (!\uart_top|rx|Decoder0~9_combout  & ((\uart_top|rx|rx_shift [7])))

	.dataa(\uart_top|rx|rx_sync~q ),
	.datab(gnd),
	.datac(\uart_top|rx|rx_shift [7]),
	.datad(\uart_top|rx|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\uart_top|rx|rx_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|rx_shift~0 .lut_mask = 16'hAAF0;
defparam \uart_top|rx|rx_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \uart_top|rx|rx_shift[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|rx_shift~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sig_control|rst_reg~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|rx_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|rx_shift[7] .is_wysiwyg = "true";
defparam \uart_top|rx|rx_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
fiftyfivenm_lcell_comb \uart_top|rx|data_out~0 (
// Equation(s):
// \uart_top|rx|data_out~0_combout  = (!\sig_control|rst_reg~q  & \uart_top|rx|rx_shift [7])

	.dataa(\sig_control|rst_reg~q ),
	.datab(gnd),
	.datac(\uart_top|rx|rx_shift [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|rx|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|rx|data_out~0 .lut_mask = 16'h5050;
defparam \uart_top|rx|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y19_N25
dffeas \uart_top|rx|data_out[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|rx|data_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|rx|data_out[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|rx|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|rx|data_out[7] .is_wysiwyg = "true";
defparam \uart_top|rx|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
fiftyfivenm_lcell_comb \control_top|uart_tst|tx_data[7]~22 (
// Equation(s):
// \control_top|uart_tst|tx_data[7]~22_combout  = \control_top|uart_tst|tx_data[6]~21  $ (\uart_top|rx|data_out [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top|rx|data_out [7]),
	.cin(\control_top|uart_tst|tx_data[6]~21 ),
	.combout(\control_top|uart_tst|tx_data[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[7]~22 .lut_mask = 16'h0FF0;
defparam \control_top|uart_tst|tx_data[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
fiftyfivenm_lcell_comb \control_top|uart_tst|Add1~12 (
// Equation(s):
// \control_top|uart_tst|Add1~12_combout  = \control_top|uart_tst|Add1~11  $ (!\control_top|uart_tst|data_to_tx [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|data_to_tx [7]),
	.cin(\control_top|uart_tst|Add1~11 ),
	.combout(\control_top|uart_tst|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|Add1~12 .lut_mask = 16'hF00F;
defparam \control_top|uart_tst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X18_Y20_N27
dffeas \control_top|uart_tst|data_to_tx[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|Add1~12_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\control_top|uart_tst|data_to_tx[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|data_to_tx [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[7] .is_wysiwyg = "true";
defparam \control_top|uart_tst|data_to_tx[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N23
dffeas \control_top|uart_tst|tx_data[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_data[7]~22_combout ),
	.asdata(\control_top|uart_tst|data_to_tx [7]),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\control_top|uart_tst|state.STATE0~q ),
	.sload(!\control_top|uart_tst|state.STATE1~q ),
	.ena(\control_top|uart_tst|tx_data[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[7] .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[8]~0 (
// Equation(s):
// \uart_top|tx|shift_reg[8]~0_combout  = !\control_top|uart_tst|tx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|tx_data [7]),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[8]~0 .lut_mask = 16'h00FF;
defparam \uart_top|tx|shift_reg[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N15
dffeas \uart_top|tx|shift_reg[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[8] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
fiftyfivenm_lcell_comb \uart_top|tx|tx~0 (
// Equation(s):
// \uart_top|tx|tx~0_combout  = (!\uart_top|tx|bit_index [1] & (\uart_top|tx|bit_index [3] & ((\uart_top|tx|bit_index [0]) # (!\uart_top|tx|shift_reg [8]))))

	.dataa(\uart_top|tx|shift_reg [8]),
	.datab(\uart_top|tx|bit_index [1]),
	.datac(\uart_top|tx|bit_index [3]),
	.datad(\uart_top|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart_top|tx|tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|tx~0 .lut_mask = 16'h3010;
defparam \uart_top|tx|tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
fiftyfivenm_lcell_comb \control_top|uart_tst|data_to_tx[2]~_wirecell (
// Equation(s):
// \control_top|uart_tst|data_to_tx[2]~_wirecell_combout  = !\control_top|uart_tst|data_to_tx [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|data_to_tx [2]),
	.cin(gnd),
	.combout(\control_top|uart_tst|data_to_tx[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \control_top|uart_tst|data_to_tx[2]~_wirecell .lut_mask = 16'h00FF;
defparam \control_top|uart_tst|data_to_tx[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y20_N13
dffeas \control_top|uart_tst|tx_data[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_data[2]~12_combout ),
	.asdata(\control_top|uart_tst|data_to_tx[2]~_wirecell_combout ),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\control_top|uart_tst|state.STATE0~q ),
	.sload(!\control_top|uart_tst|state.STATE1~q ),
	.ena(\control_top|uart_tst|tx_data[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[2] .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N26
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[3]~3 (
// Equation(s):
// \uart_top|tx|shift_reg[3]~3_combout  = !\control_top|uart_tst|tx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|tx_data [2]),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[3]~3 .lut_mask = 16'h00FF;
defparam \uart_top|tx|shift_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N27
dffeas \uart_top|tx|shift_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[3] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N11
dffeas \control_top|uart_tst|tx_data[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_data[1]~10_combout ),
	.asdata(\control_top|uart_tst|data_to_tx [1]),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\control_top|uart_tst|state.STATE0~q ),
	.sload(!\control_top|uart_tst|state.STATE1~q ),
	.ena(\control_top|uart_tst|tx_data[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[1] .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[2]~1 (
// Equation(s):
// \uart_top|tx|shift_reg[2]~1_combout  = !\control_top|uart_tst|tx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\control_top|uart_tst|tx_data [1]),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[2]~1 .lut_mask = 16'h00FF;
defparam \uart_top|tx|shift_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N25
dffeas \uart_top|tx|shift_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[2] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N0
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[0]~feeder (
// Equation(s):
// \uart_top|tx|shift_reg[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \uart_top|tx|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N1
dffeas \uart_top|tx|shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[0] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y20_N9
dffeas \control_top|uart_tst|tx_data[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\control_top|uart_tst|tx_data[0]~8_combout ),
	.asdata(\control_top|uart_tst|data_to_tx [0]),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(\control_top|uart_tst|state.STATE0~q ),
	.sload(!\control_top|uart_tst|state.STATE1~q ),
	.ena(\control_top|uart_tst|tx_data[5]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\control_top|uart_tst|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \control_top|uart_tst|tx_data[0] .is_wysiwyg = "true";
defparam \control_top|uart_tst|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
fiftyfivenm_lcell_comb \uart_top|tx|shift_reg[1]~2 (
// Equation(s):
// \uart_top|tx|shift_reg[1]~2_combout  = !\control_top|uart_tst|tx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_top|uart_tst|tx_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|tx|shift_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|shift_reg[1]~2 .lut_mask = 16'h0F0F;
defparam \uart_top|tx|shift_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y20_N31
dffeas \uart_top|tx|shift_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|shift_reg[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|tx|always2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|shift_reg[1] .is_wysiwyg = "true";
defparam \uart_top|tx|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
fiftyfivenm_lcell_comb \uart_top|tx|Mux0~0 (
// Equation(s):
// \uart_top|tx|Mux0~0_combout  = (\uart_top|tx|bit_index [1] & (((\uart_top|tx|bit_index [0])))) # (!\uart_top|tx|bit_index [1] & ((\uart_top|tx|bit_index [0] & ((!\uart_top|tx|shift_reg [1]))) # (!\uart_top|tx|bit_index [0] & (!\uart_top|tx|shift_reg 
// [0]))))

	.dataa(\uart_top|tx|shift_reg [0]),
	.datab(\uart_top|tx|shift_reg [1]),
	.datac(\uart_top|tx|bit_index [1]),
	.datad(\uart_top|tx|bit_index [0]),
	.cin(gnd),
	.combout(\uart_top|tx|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Mux0~0 .lut_mask = 16'hF305;
defparam \uart_top|tx|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
fiftyfivenm_lcell_comb \uart_top|tx|Mux0~1 (
// Equation(s):
// \uart_top|tx|Mux0~1_combout  = (\uart_top|tx|bit_index [1] & ((\uart_top|tx|Mux0~0_combout  & (!\uart_top|tx|shift_reg [3])) # (!\uart_top|tx|Mux0~0_combout  & ((!\uart_top|tx|shift_reg [2]))))) # (!\uart_top|tx|bit_index [1] & 
// (((\uart_top|tx|Mux0~0_combout ))))

	.dataa(\uart_top|tx|shift_reg [3]),
	.datab(\uart_top|tx|shift_reg [2]),
	.datac(\uart_top|tx|bit_index [1]),
	.datad(\uart_top|tx|Mux0~0_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|Mux0~1 .lut_mask = 16'h5F30;
defparam \uart_top|tx|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
fiftyfivenm_lcell_comb \uart_top|tx|tx~1 (
// Equation(s):
// \uart_top|tx|tx~1_combout  = (\uart_top|tx|tx~0_combout ) # ((!\uart_top|tx|bit_index [3] & \uart_top|tx|Mux0~1_combout ))

	.dataa(\uart_top|tx|bit_index [3]),
	.datab(gnd),
	.datac(\uart_top|tx|tx~0_combout ),
	.datad(\uart_top|tx|Mux0~1_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|tx~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|tx~1 .lut_mask = 16'hF5F0;
defparam \uart_top|tx|tx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N6
fiftyfivenm_lcell_comb \uart_top|tx|tx~2 (
// Equation(s):
// \uart_top|tx|tx~2_combout  = (\uart_top|tx|bit_index [2] & (!\uart_top|tx|bit_index [3] & (\uart_top|tx|Mux0~3_combout ))) # (!\uart_top|tx|bit_index [2] & (((\uart_top|tx|tx~1_combout ))))

	.dataa(\uart_top|tx|bit_index [3]),
	.datab(\uart_top|tx|Mux0~3_combout ),
	.datac(\uart_top|tx|bit_index [2]),
	.datad(\uart_top|tx|tx~1_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|tx~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|tx~2 .lut_mask = 16'h4F40;
defparam \uart_top|tx|tx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
fiftyfivenm_lcell_comb \uart_top|tx|tx~3 (
// Equation(s):
// \uart_top|tx|tx~3_combout  = (\uart_top|tx|busy~q  & ((\uart_top|tx|baud_tick~q  & ((!\uart_top|tx|tx~2_combout ))) # (!\uart_top|tx|baud_tick~q  & (\uart_top|tx|tx~q )))) # (!\uart_top|tx|busy~q  & (((\uart_top|tx|tx~q ))))

	.dataa(\uart_top|tx|busy~q ),
	.datab(\uart_top|tx|baud_tick~q ),
	.datac(\uart_top|tx|tx~q ),
	.datad(\uart_top|tx|tx~2_combout ),
	.cin(gnd),
	.combout(\uart_top|tx|tx~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|tx|tx~3 .lut_mask = 16'h70F8;
defparam \uart_top|tx|tx~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y20_N13
dffeas \uart_top|tx|tx (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\uart_top|tx|tx~3_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|tx|tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|tx|tx .is_wysiwyg = "true";
defparam \uart_top|tx|tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
fiftyfivenm_lcell_comb \memories|current_state.STATE1~0 (
// Equation(s):
// \memories|current_state.STATE1~0_combout  = !\memories|current_state.STATE0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memories|current_state.STATE0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memories|current_state.STATE1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|current_state.STATE1~0 .lut_mask = 16'h0F0F;
defparam \memories|current_state.STATE1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N29
dffeas \memories|current_state.STATE1 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|current_state.STATE1~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|current_state.STATE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|current_state.STATE1 .is_wysiwyg = "true";
defparam \memories|current_state.STATE1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N4
fiftyfivenm_lcell_comb \memories|addr[0]~10 (
// Equation(s):
// \memories|addr[0]~10_combout  = \memories|addr [0] $ (VCC)
// \memories|addr[0]~11  = CARRY(\memories|addr [0])

	.dataa(gnd),
	.datab(\memories|addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memories|addr[0]~10_combout ),
	.cout(\memories|addr[0]~11 ));
// synopsys translate_off
defparam \memories|addr[0]~10 .lut_mask = 16'h33CC;
defparam \memories|addr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
fiftyfivenm_lcell_comb \memories|Selector0~0 (
// Equation(s):
// \memories|Selector0~0_combout  = (\memories|current_state.STATE2~q  & !\memories|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\memories|current_state.STATE2~q ),
	.datad(\memories|Equal0~2_combout ),
	.cin(gnd),
	.combout(\memories|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector0~0 .lut_mask = 16'h00F0;
defparam \memories|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y21_N5
dffeas \memories|addr[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[0] .is_wysiwyg = "true";
defparam \memories|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N6
fiftyfivenm_lcell_comb \memories|addr[1]~12 (
// Equation(s):
// \memories|addr[1]~12_combout  = (\memories|addr [1] & (!\memories|addr[0]~11 )) # (!\memories|addr [1] & ((\memories|addr[0]~11 ) # (GND)))
// \memories|addr[1]~13  = CARRY((!\memories|addr[0]~11 ) # (!\memories|addr [1]))

	.dataa(\memories|addr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[0]~11 ),
	.combout(\memories|addr[1]~12_combout ),
	.cout(\memories|addr[1]~13 ));
// synopsys translate_off
defparam \memories|addr[1]~12 .lut_mask = 16'h5A5F;
defparam \memories|addr[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N7
dffeas \memories|addr[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[1] .is_wysiwyg = "true";
defparam \memories|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N8
fiftyfivenm_lcell_comb \memories|addr[2]~14 (
// Equation(s):
// \memories|addr[2]~14_combout  = (\memories|addr [2] & (\memories|addr[1]~13  $ (GND))) # (!\memories|addr [2] & (!\memories|addr[1]~13  & VCC))
// \memories|addr[2]~15  = CARRY((\memories|addr [2] & !\memories|addr[1]~13 ))

	.dataa(gnd),
	.datab(\memories|addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[1]~13 ),
	.combout(\memories|addr[2]~14_combout ),
	.cout(\memories|addr[2]~15 ));
// synopsys translate_off
defparam \memories|addr[2]~14 .lut_mask = 16'hC30C;
defparam \memories|addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N9
dffeas \memories|addr[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[2] .is_wysiwyg = "true";
defparam \memories|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N10
fiftyfivenm_lcell_comb \memories|addr[3]~16 (
// Equation(s):
// \memories|addr[3]~16_combout  = (\memories|addr [3] & (!\memories|addr[2]~15 )) # (!\memories|addr [3] & ((\memories|addr[2]~15 ) # (GND)))
// \memories|addr[3]~17  = CARRY((!\memories|addr[2]~15 ) # (!\memories|addr [3]))

	.dataa(\memories|addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[2]~15 ),
	.combout(\memories|addr[3]~16_combout ),
	.cout(\memories|addr[3]~17 ));
// synopsys translate_off
defparam \memories|addr[3]~16 .lut_mask = 16'h5A5F;
defparam \memories|addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N11
dffeas \memories|addr[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[3] .is_wysiwyg = "true";
defparam \memories|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N12
fiftyfivenm_lcell_comb \memories|addr[4]~18 (
// Equation(s):
// \memories|addr[4]~18_combout  = (\memories|addr [4] & (\memories|addr[3]~17  $ (GND))) # (!\memories|addr [4] & (!\memories|addr[3]~17  & VCC))
// \memories|addr[4]~19  = CARRY((\memories|addr [4] & !\memories|addr[3]~17 ))

	.dataa(\memories|addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[3]~17 ),
	.combout(\memories|addr[4]~18_combout ),
	.cout(\memories|addr[4]~19 ));
// synopsys translate_off
defparam \memories|addr[4]~18 .lut_mask = 16'hA50A;
defparam \memories|addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N13
dffeas \memories|addr[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[4] .is_wysiwyg = "true";
defparam \memories|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
fiftyfivenm_lcell_comb \memories|addr[5]~20 (
// Equation(s):
// \memories|addr[5]~20_combout  = (\memories|addr [5] & (!\memories|addr[4]~19 )) # (!\memories|addr [5] & ((\memories|addr[4]~19 ) # (GND)))
// \memories|addr[5]~21  = CARRY((!\memories|addr[4]~19 ) # (!\memories|addr [5]))

	.dataa(gnd),
	.datab(\memories|addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[4]~19 ),
	.combout(\memories|addr[5]~20_combout ),
	.cout(\memories|addr[5]~21 ));
// synopsys translate_off
defparam \memories|addr[5]~20 .lut_mask = 16'h3C3F;
defparam \memories|addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N15
dffeas \memories|addr[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[5] .is_wysiwyg = "true";
defparam \memories|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N16
fiftyfivenm_lcell_comb \memories|addr[6]~22 (
// Equation(s):
// \memories|addr[6]~22_combout  = (\memories|addr [6] & (\memories|addr[5]~21  $ (GND))) # (!\memories|addr [6] & (!\memories|addr[5]~21  & VCC))
// \memories|addr[6]~23  = CARRY((\memories|addr [6] & !\memories|addr[5]~21 ))

	.dataa(gnd),
	.datab(\memories|addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[5]~21 ),
	.combout(\memories|addr[6]~22_combout ),
	.cout(\memories|addr[6]~23 ));
// synopsys translate_off
defparam \memories|addr[6]~22 .lut_mask = 16'hC30C;
defparam \memories|addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N17
dffeas \memories|addr[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[6] .is_wysiwyg = "true";
defparam \memories|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
fiftyfivenm_lcell_comb \memories|addr[7]~24 (
// Equation(s):
// \memories|addr[7]~24_combout  = (\memories|addr [7] & (!\memories|addr[6]~23 )) # (!\memories|addr [7] & ((\memories|addr[6]~23 ) # (GND)))
// \memories|addr[7]~25  = CARRY((!\memories|addr[6]~23 ) # (!\memories|addr [7]))

	.dataa(gnd),
	.datab(\memories|addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[6]~23 ),
	.combout(\memories|addr[7]~24_combout ),
	.cout(\memories|addr[7]~25 ));
// synopsys translate_off
defparam \memories|addr[7]~24 .lut_mask = 16'h3C3F;
defparam \memories|addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N19
dffeas \memories|addr[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[7] .is_wysiwyg = "true";
defparam \memories|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N26
fiftyfivenm_lcell_comb \memories|Equal0~1 (
// Equation(s):
// \memories|Equal0~1_combout  = (!\memories|addr [4] & (!\memories|addr [6] & (!\memories|addr [5] & !\memories|addr [7])))

	.dataa(\memories|addr [4]),
	.datab(\memories|addr [6]),
	.datac(\memories|addr [5]),
	.datad(\memories|addr [7]),
	.cin(gnd),
	.combout(\memories|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Equal0~1 .lut_mask = 16'h0001;
defparam \memories|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N20
fiftyfivenm_lcell_comb \memories|addr[8]~26 (
// Equation(s):
// \memories|addr[8]~26_combout  = (\memories|addr [8] & (\memories|addr[7]~25  $ (GND))) # (!\memories|addr [8] & (!\memories|addr[7]~25  & VCC))
// \memories|addr[8]~27  = CARRY((\memories|addr [8] & !\memories|addr[7]~25 ))

	.dataa(gnd),
	.datab(\memories|addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|addr[7]~25 ),
	.combout(\memories|addr[8]~26_combout ),
	.cout(\memories|addr[8]~27 ));
// synopsys translate_off
defparam \memories|addr[8]~26 .lut_mask = 16'hC30C;
defparam \memories|addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N21
dffeas \memories|addr[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[8] .is_wysiwyg = "true";
defparam \memories|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N22
fiftyfivenm_lcell_comb \memories|addr[9]~28 (
// Equation(s):
// \memories|addr[9]~28_combout  = \memories|addr [9] $ (\memories|addr[8]~27 )

	.dataa(\memories|addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\memories|addr[8]~27 ),
	.combout(\memories|addr[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \memories|addr[9]~28 .lut_mask = 16'h5A5A;
defparam \memories|addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y21_N23
dffeas \memories|addr[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|addr[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|addr[9] .is_wysiwyg = "true";
defparam \memories|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N28
fiftyfivenm_lcell_comb \memories|Equal0~0 (
// Equation(s):
// \memories|Equal0~0_combout  = (!\memories|addr [3] & (\memories|addr [2] & (!\memories|addr [0] & \memories|addr [1])))

	.dataa(\memories|addr [3]),
	.datab(\memories|addr [2]),
	.datac(\memories|addr [0]),
	.datad(\memories|addr [1]),
	.cin(gnd),
	.combout(\memories|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Equal0~0 .lut_mask = 16'h0400;
defparam \memories|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N24
fiftyfivenm_lcell_comb \memories|Equal0~2 (
// Equation(s):
// \memories|Equal0~2_combout  = (\memories|Equal0~1_combout  & (!\memories|addr [8] & (!\memories|addr [9] & \memories|Equal0~0_combout )))

	.dataa(\memories|Equal0~1_combout ),
	.datab(\memories|addr [8]),
	.datac(\memories|addr [9]),
	.datad(\memories|Equal0~0_combout ),
	.cin(gnd),
	.combout(\memories|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Equal0~2 .lut_mask = 16'h0200;
defparam \memories|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
fiftyfivenm_lcell_comb \memories|Selector0~1 (
// Equation(s):
// \memories|Selector0~1_combout  = (\memories|current_state.STATE1~q ) # ((!\memories|Equal0~2_combout  & \memories|current_state.STATE2~q ))

	.dataa(\memories|Equal0~2_combout ),
	.datab(gnd),
	.datac(\memories|current_state.STATE2~q ),
	.datad(\memories|current_state.STATE1~q ),
	.cin(gnd),
	.combout(\memories|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector0~1 .lut_mask = 16'hFF50;
defparam \memories|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \memories|current_state.STATE2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|current_state.STATE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|current_state.STATE2 .is_wysiwyg = "true";
defparam \memories|current_state.STATE2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
fiftyfivenm_lcell_comb \memories|current_state.STATE3~0 (
// Equation(s):
// \memories|current_state.STATE3~0_combout  = (\memories|current_state.STATE3~q ) # ((\memories|current_state.STATE2~q  & \memories|Equal0~2_combout ))

	.dataa(\memories|current_state.STATE2~q ),
	.datab(gnd),
	.datac(\memories|current_state.STATE3~q ),
	.datad(\memories|Equal0~2_combout ),
	.cin(gnd),
	.combout(\memories|current_state.STATE3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|current_state.STATE3~0 .lut_mask = 16'hFAF0;
defparam \memories|current_state.STATE3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N21
dffeas \memories|current_state.STATE3 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|current_state.STATE3~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|current_state.STATE3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|current_state.STATE3 .is_wysiwyg = "true";
defparam \memories|current_state.STATE3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
fiftyfivenm_lcell_comb \memories|Selector3~0 (
// Equation(s):
// \memories|Selector3~0_combout  = (\memories|current_state.STATE1~q ) # ((\memories|current_state.STATE0~q  & (\memories|we2~q  & !\memories|current_state.STATE3~q )))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\memories|current_state.STATE1~q ),
	.datac(\memories|we2~q ),
	.datad(\memories|current_state.STATE3~q ),
	.cin(gnd),
	.combout(\memories|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector3~0 .lut_mask = 16'hCCEC;
defparam \memories|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \memories|we2 (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sig_control|rst_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|we2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|we2 .is_wysiwyg = "true";
defparam \memories|we2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
fiftyfivenm_lcell_comb \memories|Add1~0 (
// Equation(s):
// \memories|Add1~0_combout  = \memories|din [0] $ (VCC)
// \memories|Add1~1  = CARRY(\memories|din [0])

	.dataa(gnd),
	.datab(\memories|din [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\memories|Add1~0_combout ),
	.cout(\memories|Add1~1 ));
// synopsys translate_off
defparam \memories|Add1~0 .lut_mask = 16'h33CC;
defparam \memories|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \memories|din[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[0] .is_wysiwyg = "true";
defparam \memories|din[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
fiftyfivenm_lcell_comb \memories|Add1~2 (
// Equation(s):
// \memories|Add1~2_combout  = (\memories|din [1] & (!\memories|Add1~1 )) # (!\memories|din [1] & ((\memories|Add1~1 ) # (GND)))
// \memories|Add1~3  = CARRY((!\memories|Add1~1 ) # (!\memories|din [1]))

	.dataa(gnd),
	.datab(\memories|din [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~1 ),
	.combout(\memories|Add1~2_combout ),
	.cout(\memories|Add1~3 ));
// synopsys translate_off
defparam \memories|Add1~2 .lut_mask = 16'h3C3F;
defparam \memories|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N3
dffeas \memories|din[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~2_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[1] .is_wysiwyg = "true";
defparam \memories|din[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
fiftyfivenm_lcell_comb \memories|Add1~4 (
// Equation(s):
// \memories|Add1~4_combout  = (\memories|din [2] & (\memories|Add1~3  $ (GND))) # (!\memories|din [2] & (!\memories|Add1~3  & VCC))
// \memories|Add1~5  = CARRY((\memories|din [2] & !\memories|Add1~3 ))

	.dataa(gnd),
	.datab(\memories|din [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~3 ),
	.combout(\memories|Add1~4_combout ),
	.cout(\memories|Add1~5 ));
// synopsys translate_off
defparam \memories|Add1~4 .lut_mask = 16'hC30C;
defparam \memories|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N5
dffeas \memories|din[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[2] .is_wysiwyg = "true";
defparam \memories|din[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
fiftyfivenm_lcell_comb \memories|Add1~6 (
// Equation(s):
// \memories|Add1~6_combout  = (\memories|din [3] & (!\memories|Add1~5 )) # (!\memories|din [3] & ((\memories|Add1~5 ) # (GND)))
// \memories|Add1~7  = CARRY((!\memories|Add1~5 ) # (!\memories|din [3]))

	.dataa(\memories|din [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~5 ),
	.combout(\memories|Add1~6_combout ),
	.cout(\memories|Add1~7 ));
// synopsys translate_off
defparam \memories|Add1~6 .lut_mask = 16'h5A5F;
defparam \memories|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N7
dffeas \memories|din[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[3] .is_wysiwyg = "true";
defparam \memories|din[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
fiftyfivenm_lcell_comb \memories|Add1~8 (
// Equation(s):
// \memories|Add1~8_combout  = (\memories|din [4] & (\memories|Add1~7  $ (GND))) # (!\memories|din [4] & (!\memories|Add1~7  & VCC))
// \memories|Add1~9  = CARRY((\memories|din [4] & !\memories|Add1~7 ))

	.dataa(gnd),
	.datab(\memories|din [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~7 ),
	.combout(\memories|Add1~8_combout ),
	.cout(\memories|Add1~9 ));
// synopsys translate_off
defparam \memories|Add1~8 .lut_mask = 16'hC30C;
defparam \memories|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N9
dffeas \memories|din[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~8_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[4] .is_wysiwyg = "true";
defparam \memories|din[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
fiftyfivenm_lcell_comb \memories|Add1~10 (
// Equation(s):
// \memories|Add1~10_combout  = (\memories|din [5] & (!\memories|Add1~9 )) # (!\memories|din [5] & ((\memories|Add1~9 ) # (GND)))
// \memories|Add1~11  = CARRY((!\memories|Add1~9 ) # (!\memories|din [5]))

	.dataa(\memories|din [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~9 ),
	.combout(\memories|Add1~10_combout ),
	.cout(\memories|Add1~11 ));
// synopsys translate_off
defparam \memories|Add1~10 .lut_mask = 16'h5A5F;
defparam \memories|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N11
dffeas \memories|din[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~10_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[5] .is_wysiwyg = "true";
defparam \memories|din[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
fiftyfivenm_lcell_comb \memories|Add1~12 (
// Equation(s):
// \memories|Add1~12_combout  = (\memories|din [6] & (\memories|Add1~11  $ (GND))) # (!\memories|din [6] & (!\memories|Add1~11  & VCC))
// \memories|Add1~13  = CARRY((\memories|din [6] & !\memories|Add1~11 ))

	.dataa(\memories|din [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~11 ),
	.combout(\memories|Add1~12_combout ),
	.cout(\memories|Add1~13 ));
// synopsys translate_off
defparam \memories|Add1~12 .lut_mask = 16'hA50A;
defparam \memories|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \memories|din[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~12_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[6] .is_wysiwyg = "true";
defparam \memories|din[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
fiftyfivenm_lcell_comb \memories|Add1~14 (
// Equation(s):
// \memories|Add1~14_combout  = (\memories|din [7] & (!\memories|Add1~13 )) # (!\memories|din [7] & ((\memories|Add1~13 ) # (GND)))
// \memories|Add1~15  = CARRY((!\memories|Add1~13 ) # (!\memories|din [7]))

	.dataa(gnd),
	.datab(\memories|din [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~13 ),
	.combout(\memories|Add1~14_combout ),
	.cout(\memories|Add1~15 ));
// synopsys translate_off
defparam \memories|Add1~14 .lut_mask = 16'h3C3F;
defparam \memories|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N15
dffeas \memories|din[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~14_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[7] .is_wysiwyg = "true";
defparam \memories|din[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
fiftyfivenm_lcell_comb \memories|Add1~16 (
// Equation(s):
// \memories|Add1~16_combout  = (\memories|din [8] & (\memories|Add1~15  $ (GND))) # (!\memories|din [8] & (!\memories|Add1~15  & VCC))
// \memories|Add1~17  = CARRY((\memories|din [8] & !\memories|Add1~15 ))

	.dataa(gnd),
	.datab(\memories|din [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~15 ),
	.combout(\memories|Add1~16_combout ),
	.cout(\memories|Add1~17 ));
// synopsys translate_off
defparam \memories|Add1~16 .lut_mask = 16'hC30C;
defparam \memories|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \memories|din[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~16_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[8] .is_wysiwyg = "true";
defparam \memories|din[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
fiftyfivenm_lcell_comb \memories|Add1~18 (
// Equation(s):
// \memories|Add1~18_combout  = (\memories|din [9] & (!\memories|Add1~17 )) # (!\memories|din [9] & ((\memories|Add1~17 ) # (GND)))
// \memories|Add1~19  = CARRY((!\memories|Add1~17 ) # (!\memories|din [9]))

	.dataa(gnd),
	.datab(\memories|din [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~17 ),
	.combout(\memories|Add1~18_combout ),
	.cout(\memories|Add1~19 ));
// synopsys translate_off
defparam \memories|Add1~18 .lut_mask = 16'h3C3F;
defparam \memories|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \memories|din[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~18_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[9] .is_wysiwyg = "true";
defparam \memories|din[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
fiftyfivenm_lcell_comb \memories|Add1~20 (
// Equation(s):
// \memories|Add1~20_combout  = (\memories|din [10] & (\memories|Add1~19  $ (GND))) # (!\memories|din [10] & (!\memories|Add1~19  & VCC))
// \memories|Add1~21  = CARRY((\memories|din [10] & !\memories|Add1~19 ))

	.dataa(gnd),
	.datab(\memories|din [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~19 ),
	.combout(\memories|Add1~20_combout ),
	.cout(\memories|Add1~21 ));
// synopsys translate_off
defparam \memories|Add1~20 .lut_mask = 16'hC30C;
defparam \memories|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \memories|din[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~20_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[10] .is_wysiwyg = "true";
defparam \memories|din[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
fiftyfivenm_lcell_comb \memories|Add1~22 (
// Equation(s):
// \memories|Add1~22_combout  = (\memories|din [11] & (!\memories|Add1~21 )) # (!\memories|din [11] & ((\memories|Add1~21 ) # (GND)))
// \memories|Add1~23  = CARRY((!\memories|Add1~21 ) # (!\memories|din [11]))

	.dataa(\memories|din [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~21 ),
	.combout(\memories|Add1~22_combout ),
	.cout(\memories|Add1~23 ));
// synopsys translate_off
defparam \memories|Add1~22 .lut_mask = 16'h5A5F;
defparam \memories|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \memories|din[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~22_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[11] .is_wysiwyg = "true";
defparam \memories|din[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
fiftyfivenm_lcell_comb \memories|Add1~24 (
// Equation(s):
// \memories|Add1~24_combout  = (\memories|din [12] & (\memories|Add1~23  $ (GND))) # (!\memories|din [12] & (!\memories|Add1~23  & VCC))
// \memories|Add1~25  = CARRY((\memories|din [12] & !\memories|Add1~23 ))

	.dataa(gnd),
	.datab(\memories|din [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~23 ),
	.combout(\memories|Add1~24_combout ),
	.cout(\memories|Add1~25 ));
// synopsys translate_off
defparam \memories|Add1~24 .lut_mask = 16'hC30C;
defparam \memories|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \memories|din[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~24_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[12] .is_wysiwyg = "true";
defparam \memories|din[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
fiftyfivenm_lcell_comb \memories|Add1~26 (
// Equation(s):
// \memories|Add1~26_combout  = (\memories|din [13] & (!\memories|Add1~25 )) # (!\memories|din [13] & ((\memories|Add1~25 ) # (GND)))
// \memories|Add1~27  = CARRY((!\memories|Add1~25 ) # (!\memories|din [13]))

	.dataa(\memories|din [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~25 ),
	.combout(\memories|Add1~26_combout ),
	.cout(\memories|Add1~27 ));
// synopsys translate_off
defparam \memories|Add1~26 .lut_mask = 16'h5A5F;
defparam \memories|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \memories|din[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~26_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[13] .is_wysiwyg = "true";
defparam \memories|din[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
fiftyfivenm_lcell_comb \memories|Add1~28 (
// Equation(s):
// \memories|Add1~28_combout  = (\memories|din [14] & (\memories|Add1~27  $ (GND))) # (!\memories|din [14] & (!\memories|Add1~27  & VCC))
// \memories|Add1~29  = CARRY((\memories|din [14] & !\memories|Add1~27 ))

	.dataa(gnd),
	.datab(\memories|din [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~27 ),
	.combout(\memories|Add1~28_combout ),
	.cout(\memories|Add1~29 ));
// synopsys translate_off
defparam \memories|Add1~28 .lut_mask = 16'hC30C;
defparam \memories|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \memories|din[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~28_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[14] .is_wysiwyg = "true";
defparam \memories|din[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
fiftyfivenm_lcell_comb \memories|Add1~30 (
// Equation(s):
// \memories|Add1~30_combout  = (\memories|din [15] & (!\memories|Add1~29 )) # (!\memories|din [15] & ((\memories|Add1~29 ) # (GND)))
// \memories|Add1~31  = CARRY((!\memories|Add1~29 ) # (!\memories|din [15]))

	.dataa(\memories|din [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~29 ),
	.combout(\memories|Add1~30_combout ),
	.cout(\memories|Add1~31 ));
// synopsys translate_off
defparam \memories|Add1~30 .lut_mask = 16'h5A5F;
defparam \memories|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \memories|din[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~30_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[15] .is_wysiwyg = "true";
defparam \memories|din[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
fiftyfivenm_lcell_comb \memories|Add1~32 (
// Equation(s):
// \memories|Add1~32_combout  = (\memories|din [16] & (\memories|Add1~31  $ (GND))) # (!\memories|din [16] & (!\memories|Add1~31  & VCC))
// \memories|Add1~33  = CARRY((\memories|din [16] & !\memories|Add1~31 ))

	.dataa(gnd),
	.datab(\memories|din [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~31 ),
	.combout(\memories|Add1~32_combout ),
	.cout(\memories|Add1~33 ));
// synopsys translate_off
defparam \memories|Add1~32 .lut_mask = 16'hC30C;
defparam \memories|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N1
dffeas \memories|din[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~32_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[16] .is_wysiwyg = "true";
defparam \memories|din[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
fiftyfivenm_lcell_comb \memories|Add1~34 (
// Equation(s):
// \memories|Add1~34_combout  = (\memories|din [17] & (!\memories|Add1~33 )) # (!\memories|din [17] & ((\memories|Add1~33 ) # (GND)))
// \memories|Add1~35  = CARRY((!\memories|Add1~33 ) # (!\memories|din [17]))

	.dataa(gnd),
	.datab(\memories|din [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~33 ),
	.combout(\memories|Add1~34_combout ),
	.cout(\memories|Add1~35 ));
// synopsys translate_off
defparam \memories|Add1~34 .lut_mask = 16'h3C3F;
defparam \memories|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N3
dffeas \memories|din[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~34_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[17] .is_wysiwyg = "true";
defparam \memories|din[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
fiftyfivenm_lcell_comb \memories|Add1~36 (
// Equation(s):
// \memories|Add1~36_combout  = (\memories|din [18] & (\memories|Add1~35  $ (GND))) # (!\memories|din [18] & (!\memories|Add1~35  & VCC))
// \memories|Add1~37  = CARRY((\memories|din [18] & !\memories|Add1~35 ))

	.dataa(gnd),
	.datab(\memories|din [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~35 ),
	.combout(\memories|Add1~36_combout ),
	.cout(\memories|Add1~37 ));
// synopsys translate_off
defparam \memories|Add1~36 .lut_mask = 16'hC30C;
defparam \memories|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \memories|din[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~36_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[18] .is_wysiwyg = "true";
defparam \memories|din[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
fiftyfivenm_lcell_comb \memories|Add1~38 (
// Equation(s):
// \memories|Add1~38_combout  = (\memories|din [19] & (!\memories|Add1~37 )) # (!\memories|din [19] & ((\memories|Add1~37 ) # (GND)))
// \memories|Add1~39  = CARRY((!\memories|Add1~37 ) # (!\memories|din [19]))

	.dataa(\memories|din [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~37 ),
	.combout(\memories|Add1~38_combout ),
	.cout(\memories|Add1~39 ));
// synopsys translate_off
defparam \memories|Add1~38 .lut_mask = 16'h5A5F;
defparam \memories|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N7
dffeas \memories|din[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~38_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[19] .is_wysiwyg = "true";
defparam \memories|din[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
fiftyfivenm_lcell_comb \memories|Add1~40 (
// Equation(s):
// \memories|Add1~40_combout  = (\memories|din [20] & (\memories|Add1~39  $ (GND))) # (!\memories|din [20] & (!\memories|Add1~39  & VCC))
// \memories|Add1~41  = CARRY((\memories|din [20] & !\memories|Add1~39 ))

	.dataa(gnd),
	.datab(\memories|din [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~39 ),
	.combout(\memories|Add1~40_combout ),
	.cout(\memories|Add1~41 ));
// synopsys translate_off
defparam \memories|Add1~40 .lut_mask = 16'hC30C;
defparam \memories|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N9
dffeas \memories|din[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~40_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[20] .is_wysiwyg = "true";
defparam \memories|din[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
fiftyfivenm_lcell_comb \memories|Add1~42 (
// Equation(s):
// \memories|Add1~42_combout  = (\memories|din [21] & (!\memories|Add1~41 )) # (!\memories|din [21] & ((\memories|Add1~41 ) # (GND)))
// \memories|Add1~43  = CARRY((!\memories|Add1~41 ) # (!\memories|din [21]))

	.dataa(\memories|din [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~41 ),
	.combout(\memories|Add1~42_combout ),
	.cout(\memories|Add1~43 ));
// synopsys translate_off
defparam \memories|Add1~42 .lut_mask = 16'h5A5F;
defparam \memories|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \memories|din[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~42_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[21] .is_wysiwyg = "true";
defparam \memories|din[21] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y20_N0
fiftyfivenm_ram_block \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [21],\memories|din [20],\memories|din [19],\memories|din [18],\memories|din [17],\memories|din [16],\memories|din [15],\memories|din [14],\memories|din [13]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u3|ram_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N10
fiftyfivenm_lcell_comb \memories|WideXor3~2 (
// Equation(s):
// \memories|WideXor3~2_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a14  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a16  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a17  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a15 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\memories|WideXor3~2_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~2 .lut_mask = 16'h6996;
defparam \memories|WideXor3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N4
fiftyfivenm_lcell_comb \memories|WideXor3~3 (
// Equation(s):
// \memories|WideXor3~3_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a19  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a18  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a20  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\memories|WideXor3~3_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~3 .lut_mask = 16'h6996;
defparam \memories|WideXor3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
fiftyfivenm_lcell_comb \memories|Add1~44 (
// Equation(s):
// \memories|Add1~44_combout  = (\memories|din [22] & (\memories|Add1~43  $ (GND))) # (!\memories|din [22] & (!\memories|Add1~43  & VCC))
// \memories|Add1~45  = CARRY((\memories|din [22] & !\memories|Add1~43 ))

	.dataa(\memories|din [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~43 ),
	.combout(\memories|Add1~44_combout ),
	.cout(\memories|Add1~45 ));
// synopsys translate_off
defparam \memories|Add1~44 .lut_mask = 16'hA50A;
defparam \memories|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N13
dffeas \memories|din[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~44_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[22] .is_wysiwyg = "true";
defparam \memories|din[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
fiftyfivenm_lcell_comb \memories|Add1~46 (
// Equation(s):
// \memories|Add1~46_combout  = (\memories|din [23] & (!\memories|Add1~45 )) # (!\memories|din [23] & ((\memories|Add1~45 ) # (GND)))
// \memories|Add1~47  = CARRY((!\memories|Add1~45 ) # (!\memories|din [23]))

	.dataa(gnd),
	.datab(\memories|din [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~45 ),
	.combout(\memories|Add1~46_combout ),
	.cout(\memories|Add1~47 ));
// synopsys translate_off
defparam \memories|Add1~46 .lut_mask = 16'h3C3F;
defparam \memories|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N15
dffeas \memories|din[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~46_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[23] .is_wysiwyg = "true";
defparam \memories|din[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
fiftyfivenm_lcell_comb \memories|Add1~48 (
// Equation(s):
// \memories|Add1~48_combout  = (\memories|din [24] & (\memories|Add1~47  $ (GND))) # (!\memories|din [24] & (!\memories|Add1~47  & VCC))
// \memories|Add1~49  = CARRY((\memories|din [24] & !\memories|Add1~47 ))

	.dataa(gnd),
	.datab(\memories|din [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~47 ),
	.combout(\memories|Add1~48_combout ),
	.cout(\memories|Add1~49 ));
// synopsys translate_off
defparam \memories|Add1~48 .lut_mask = 16'hC30C;
defparam \memories|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N17
dffeas \memories|din[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~48_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[24] .is_wysiwyg = "true";
defparam \memories|din[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
fiftyfivenm_lcell_comb \memories|Add1~50 (
// Equation(s):
// \memories|Add1~50_combout  = (\memories|din [25] & (!\memories|Add1~49 )) # (!\memories|din [25] & ((\memories|Add1~49 ) # (GND)))
// \memories|Add1~51  = CARRY((!\memories|Add1~49 ) # (!\memories|din [25]))

	.dataa(gnd),
	.datab(\memories|din [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~49 ),
	.combout(\memories|Add1~50_combout ),
	.cout(\memories|Add1~51 ));
// synopsys translate_off
defparam \memories|Add1~50 .lut_mask = 16'h3C3F;
defparam \memories|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N19
dffeas \memories|din[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~50_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[25] .is_wysiwyg = "true";
defparam \memories|din[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
fiftyfivenm_lcell_comb \memories|Add1~52 (
// Equation(s):
// \memories|Add1~52_combout  = (\memories|din [26] & (\memories|Add1~51  $ (GND))) # (!\memories|din [26] & (!\memories|Add1~51  & VCC))
// \memories|Add1~53  = CARRY((\memories|din [26] & !\memories|Add1~51 ))

	.dataa(gnd),
	.datab(\memories|din [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~51 ),
	.combout(\memories|Add1~52_combout ),
	.cout(\memories|Add1~53 ));
// synopsys translate_off
defparam \memories|Add1~52 .lut_mask = 16'hC30C;
defparam \memories|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N21
dffeas \memories|din[26] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~52_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[26] .is_wysiwyg = "true";
defparam \memories|din[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N22
fiftyfivenm_lcell_comb \memories|Add1~54 (
// Equation(s):
// \memories|Add1~54_combout  = (\memories|din [27] & (!\memories|Add1~53 )) # (!\memories|din [27] & ((\memories|Add1~53 ) # (GND)))
// \memories|Add1~55  = CARRY((!\memories|Add1~53 ) # (!\memories|din [27]))

	.dataa(\memories|din [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~53 ),
	.combout(\memories|Add1~54_combout ),
	.cout(\memories|Add1~55 ));
// synopsys translate_off
defparam \memories|Add1~54 .lut_mask = 16'h5A5F;
defparam \memories|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N23
dffeas \memories|din[27] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~54_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[27] .is_wysiwyg = "true";
defparam \memories|din[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
fiftyfivenm_lcell_comb \memories|Add1~56 (
// Equation(s):
// \memories|Add1~56_combout  = (\memories|din [28] & (\memories|Add1~55  $ (GND))) # (!\memories|din [28] & (!\memories|Add1~55  & VCC))
// \memories|Add1~57  = CARRY((\memories|din [28] & !\memories|Add1~55 ))

	.dataa(gnd),
	.datab(\memories|din [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~55 ),
	.combout(\memories|Add1~56_combout ),
	.cout(\memories|Add1~57 ));
// synopsys translate_off
defparam \memories|Add1~56 .lut_mask = 16'hC30C;
defparam \memories|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N25
dffeas \memories|din[28] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~56_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[28] .is_wysiwyg = "true";
defparam \memories|din[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
fiftyfivenm_lcell_comb \memories|Add1~58 (
// Equation(s):
// \memories|Add1~58_combout  = (\memories|din [29] & (!\memories|Add1~57 )) # (!\memories|din [29] & ((\memories|Add1~57 ) # (GND)))
// \memories|Add1~59  = CARRY((!\memories|Add1~57 ) # (!\memories|din [29]))

	.dataa(\memories|din [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~57 ),
	.combout(\memories|Add1~58_combout ),
	.cout(\memories|Add1~59 ));
// synopsys translate_off
defparam \memories|Add1~58 .lut_mask = 16'h5A5F;
defparam \memories|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N27
dffeas \memories|din[29] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~58_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[29] .is_wysiwyg = "true";
defparam \memories|din[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
fiftyfivenm_lcell_comb \memories|Add1~60 (
// Equation(s):
// \memories|Add1~60_combout  = (\memories|din [30] & (\memories|Add1~59  $ (GND))) # (!\memories|din [30] & (!\memories|Add1~59  & VCC))
// \memories|Add1~61  = CARRY((\memories|din [30] & !\memories|Add1~59 ))

	.dataa(gnd),
	.datab(\memories|din [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\memories|Add1~59 ),
	.combout(\memories|Add1~60_combout ),
	.cout(\memories|Add1~61 ));
// synopsys translate_off
defparam \memories|Add1~60 .lut_mask = 16'hC30C;
defparam \memories|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N29
dffeas \memories|din[30] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~60_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[30] .is_wysiwyg = "true";
defparam \memories|din[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
fiftyfivenm_lcell_comb \memories|Add1~62 (
// Equation(s):
// \memories|Add1~62_combout  = \memories|din [31] $ (\memories|Add1~61 )

	.dataa(\memories|din [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\memories|Add1~61 ),
	.combout(\memories|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Add1~62 .lut_mask = 16'h5A5A;
defparam \memories|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N31
dffeas \memories|din[31] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Add1~62_combout ),
	.asdata(vcc),
	.clrn(!\sig_control|rst_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memories|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|din [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memories|din[31] .is_wysiwyg = "true";
defparam \memories|din[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y19_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [12],\memories|din [11],\memories|din [10],\memories|din [9],\memories|din [8],\memories|din [31],\memories|din [30],\memories|din [29],\memories|din [28]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 8;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 8;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N22
fiftyfivenm_lcell_comb \memories|WideXor3~1 (
// Equation(s):
// \memories|WideXor3~1_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a10  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a11  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a13~portbdataout  $ 
// (\memories|u3|ram_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\memories|WideXor3~1_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~1 .lut_mask = 16'h6996;
defparam \memories|WideXor3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
fiftyfivenm_lcell_comb \memories|Selector7~0 (
// Equation(s):
// \memories|Selector7~0_combout  = (\memories|current_state.STATE3~q ) # ((\memories|current_state.STATE0~q  & \memories|mem_wrd_end~q ))

	.dataa(\memories|current_state.STATE0~q ),
	.datab(\memories|current_state.STATE3~q ),
	.datac(\memories|mem_wrd_end~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memories|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector7~0 .lut_mask = 16'hECEC;
defparam \memories|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N27
dffeas \memories|mem_wrd_end (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sig_control|rst_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|mem_wrd_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|mem_wrd_end .is_wysiwyg = "true";
defparam \memories|mem_wrd_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
fiftyfivenm_lcell_comb \memories|Selector6~0 (
// Equation(s):
// \memories|Selector6~0_combout  = (\memories|current_state.STATE1~q ) # ((\memories|mem_wrd_start~q  & \memories|current_state.STATE2~q ))

	.dataa(gnd),
	.datab(\memories|current_state.STATE1~q ),
	.datac(\memories|mem_wrd_start~q ),
	.datad(\memories|current_state.STATE2~q ),
	.cin(gnd),
	.combout(\memories|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|Selector6~0 .lut_mask = 16'hFCCC;
defparam \memories|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y20_N17
dffeas \memories|mem_wrd_start (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\memories|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\sig_control|rst_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memories|mem_wrd_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memories|mem_wrd_start .is_wysiwyg = "true";
defparam \memories|mem_wrd_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N28
fiftyfivenm_lcell_comb \memories|WideXor3~0 (
// Equation(s):
// \memories|WideXor3~0_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a8  $ (\memories|mem_wrd_end~q  $ (\memories|mem_wrd_start~q  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\memories|mem_wrd_end~q ),
	.datac(\memories|mem_wrd_start~q ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\memories|WideXor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~0 .lut_mask = 16'h6996;
defparam \memories|WideXor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N18
fiftyfivenm_lcell_comb \memories|WideXor3~4 (
// Equation(s):
// \memories|WideXor3~4_combout  = \memories|WideXor3~2_combout  $ (\memories|WideXor3~3_combout  $ (\memories|WideXor3~1_combout  $ (\memories|WideXor3~0_combout )))

	.dataa(\memories|WideXor3~2_combout ),
	.datab(\memories|WideXor3~3_combout ),
	.datac(\memories|WideXor3~1_combout ),
	.datad(\memories|WideXor3~0_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~4_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~4 .lut_mask = 16'h6996;
defparam \memories|WideXor3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y21_N0
fiftyfivenm_ram_block \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [30],\memories|din [29],\memories|din [28],\memories|din [27],\memories|din [26],\memories|din [25],\memories|din [24],\memories|din [23],\memories|din [22]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u3|ram_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y23_N0
fiftyfivenm_ram_block \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memories|din [31]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u3|ram_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "memories:memories|ram_test:u3|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 10;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 9;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 1023;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 1024;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memories|u3|ram_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N8
fiftyfivenm_lcell_comb \memories|WideXor3~6 (
// Equation(s):
// \memories|WideXor3~6_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a28  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a29  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a27  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\memories|WideXor3~6_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~6 .lut_mask = 16'h6996;
defparam \memories|WideXor3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y21_N20
fiftyfivenm_lcell_comb \memories|WideXor3~5 (
// Equation(s):
// \memories|WideXor3~5_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a25  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a23  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a24  $ 
// (\memories|u3|ram_rtl_0|auto_generated|ram_block1a22~portbdataout )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\memories|WideXor3~5_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~5 .lut_mask = 16'h6996;
defparam \memories|WideXor3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N26
fiftyfivenm_lcell_comb \memories|WideXor3~7 (
// Equation(s):
// \memories|WideXor3~7_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a30  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a31~portbdataout  $ (\memories|WideXor3~6_combout  $ (\memories|WideXor3~5_combout )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datac(\memories|WideXor3~6_combout ),
	.datad(\memories|WideXor3~5_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~7_combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3~7 .lut_mask = 16'h6996;
defparam \memories|WideXor3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [7],\memories|din [6],\memories|din [5],\memories|din [4],\memories|din [3],\memories|din [2],\memories|din [1],\memories|din [0],\memories|din [0]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
fiftyfivenm_lcell_comb \xor_tot2~1 (
// Equation(s):
// \xor_tot2~1_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a6  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a7  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a4  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\xor_tot2~1_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~1 .lut_mask = 16'h6996;
defparam \xor_tot2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [18],\memories|din [17],\memories|din [16],\memories|din [15],\memories|din [14],\memories|din [13],\memories|din [12],\memories|din [11],\memories|din [10]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [27],\memories|din [26],\memories|din [25],\memories|din [24],\memories|din [23],\memories|din [22],\memories|din [21],\memories|din [20],\memories|din [19]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
fiftyfivenm_lcell_comb \xor_tot2~17 (
// Equation(s):
// \xor_tot2~17_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a17  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a19~portbdataout  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a18  $ 
// (\memories|u2|ram_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\xor_tot2~17_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~17 .lut_mask = 16'h6996;
defparam \xor_tot2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
fiftyfivenm_lcell_comb \xor_tot2~19 (
// Equation(s):
// \xor_tot2~19_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a26  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a27  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a24  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\xor_tot2~19_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~19 .lut_mask = 16'h6996;
defparam \xor_tot2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y19_N16
fiftyfivenm_lcell_comb \xor_tot2~20 (
// Equation(s):
// \xor_tot2~20_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a30  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a28~portbdataout  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a29  $ 
// (\memories|u2|ram_rtl_0|auto_generated|ram_block1a31 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\xor_tot2~20_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~20 .lut_mask = 16'h6996;
defparam \xor_tot2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
fiftyfivenm_lcell_comb \xor_tot2~18 (
// Equation(s):
// \xor_tot2~18_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a22  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a21  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a23  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\xor_tot2~18_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~18 .lut_mask = 16'h6996;
defparam \xor_tot2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
fiftyfivenm_lcell_comb \xor_tot2~21 (
// Equation(s):
// \xor_tot2~21_combout  = \xor_tot2~17_combout  $ (\xor_tot2~19_combout  $ (\xor_tot2~20_combout  $ (\xor_tot2~18_combout )))

	.dataa(\xor_tot2~17_combout ),
	.datab(\xor_tot2~19_combout ),
	.datac(\xor_tot2~20_combout ),
	.datad(\xor_tot2~18_combout ),
	.cin(gnd),
	.combout(\xor_tot2~21_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~21 .lut_mask = 16'h6996;
defparam \xor_tot2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\memories|mem_wrd_start~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|mem_wrd_start~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [17],\memories|din [16],\memories|din [15],\memories|din [14],\memories|din [13],\memories|din [12],\memories|din [11],\memories|din [10],\memories|din [9]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u1|ram_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
fiftyfivenm_lcell_comb \xor_tot2~5 (
// Equation(s):
// \xor_tot2~5_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a14  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a13  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a15  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\xor_tot2~5_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~5 .lut_mask = 16'h6996;
defparam \xor_tot2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\memories|mem_wrd_start~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|mem_wrd_start~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [8],\memories|din [7],\memories|din [6],\memories|din [5],\memories|din [4],\memories|din [3],\memories|din [2],\memories|din [1],\memories|din [0]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u1|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
fiftyfivenm_lcell_comb \xor_tot2~2 (
// Equation(s):
// \xor_tot2~2_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a3  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a1  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a2  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\xor_tot2~2_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~2 .lut_mask = 16'h6996;
defparam \xor_tot2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
fiftyfivenm_lcell_comb \xor_tot2~4 (
// Equation(s):
// \xor_tot2~4_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a11  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a9~portbdataout  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a10  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a8 
// )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\xor_tot2~4_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~4 .lut_mask = 16'h6996;
defparam \xor_tot2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
fiftyfivenm_lcell_comb \xor_tot2~3 (
// Equation(s):
// \xor_tot2~3_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a5  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a6  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a7  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\xor_tot2~3_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~3 .lut_mask = 16'h6996;
defparam \xor_tot2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
fiftyfivenm_lcell_comb \xor_tot2~6 (
// Equation(s):
// \xor_tot2~6_combout  = \xor_tot2~5_combout  $ (\xor_tot2~2_combout  $ (\xor_tot2~4_combout  $ (\xor_tot2~3_combout )))

	.dataa(\xor_tot2~5_combout ),
	.datab(\xor_tot2~2_combout ),
	.datac(\xor_tot2~4_combout ),
	.datad(\xor_tot2~3_combout ),
	.cin(gnd),
	.combout(\xor_tot2~6_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~6 .lut_mask = 16'h6996;
defparam \xor_tot2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\memories|we2~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|we2~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [9],\memories|din [8],\memories|din [7],\memories|din [6],\memories|din [5],\memories|din [4],\memories|din [3],\memories|din [2],\memories|din [1]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u2|ram_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "memories:memories|ram_test:u2|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 9;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memories|u2|ram_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
fiftyfivenm_lcell_comb \xor_tot2~12 (
// Equation(s):
// \xor_tot2~12_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a3  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a1~portbdataout  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a2  $ 
// (\memories|u2|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\xor_tot2~12_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~12 .lut_mask = 16'h6996;
defparam \xor_tot2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
fiftyfivenm_lcell_comb \xor_tot2~14 (
// Equation(s):
// \xor_tot2~14_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a11  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a10~portbdataout  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a9  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a8 
// )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\xor_tot2~14_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~14 .lut_mask = 16'h6996;
defparam \xor_tot2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
fiftyfivenm_lcell_comb \xor_tot2~15 (
// Equation(s):
// \xor_tot2~15_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a15  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a14  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a12  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\xor_tot2~15_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~15 .lut_mask = 16'h6996;
defparam \xor_tot2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
fiftyfivenm_lcell_comb \xor_tot2~13 (
// Equation(s):
// \xor_tot2~13_combout  = \memories|u2|ram_rtl_0|auto_generated|ram_block1a4  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a5  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a6  $ (\memories|u2|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\memories|u2|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\memories|u2|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\memories|u2|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\memories|u2|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\xor_tot2~13_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~13 .lut_mask = 16'h6996;
defparam \xor_tot2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
fiftyfivenm_lcell_comb \xor_tot2~16 (
// Equation(s):
// \xor_tot2~16_combout  = \xor_tot2~12_combout  $ (\xor_tot2~14_combout  $ (\xor_tot2~15_combout  $ (\xor_tot2~13_combout )))

	.dataa(\xor_tot2~12_combout ),
	.datab(\xor_tot2~14_combout ),
	.datac(\xor_tot2~15_combout ),
	.datad(\xor_tot2~13_combout ),
	.cin(gnd),
	.combout(\xor_tot2~16_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~16 .lut_mask = 16'h6996;
defparam \xor_tot2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y18_N0
fiftyfivenm_ram_block \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\memories|mem_wrd_start~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|mem_wrd_start~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\memories|din [26],\memories|din [25],\memories|din [24],\memories|din [23],\memories|din [22],\memories|din [21],\memories|din [20],\memories|din [19],\memories|din [18]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u1|ram_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X5_Y22_N0
fiftyfivenm_ram_block \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\memories|mem_wrd_start~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.clk1(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.ena0(\memories|mem_wrd_start~q ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\memories|din [31],\memories|din [30],\memories|din [29],\memories|din [28],\memories|din [27]}),
	.portaaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\memories|addr [9],\memories|addr [8],\memories|addr [7],\memories|addr [6],\memories|addr [5],\memories|addr [4],\memories|addr [3],\memories|addr [2],\memories|addr [1],\memories|addr [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memories|u1|ram_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "memories:memories|ram_test:u1|altsyncram:ram_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 10;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 9;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 1023;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 1024;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memories|u1|ram_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N12
fiftyfivenm_lcell_comb \xor_tot2~9 (
// Equation(s):
// \xor_tot2~9_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a25  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a24  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a26  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a27~portbdataout 
// )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\xor_tot2~9_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~9 .lut_mask = 16'h6996;
defparam \xor_tot2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N18
fiftyfivenm_lcell_comb \xor_tot2~8 (
// Equation(s):
// \xor_tot2~8_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a23  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a22  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a20  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a21 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\xor_tot2~8_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~8 .lut_mask = 16'h6996;
defparam \xor_tot2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y22_N4
fiftyfivenm_lcell_comb \xor_tot2~10 (
// Equation(s):
// \xor_tot2~10_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a31  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a30  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a28  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\xor_tot2~10_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~10 .lut_mask = 16'h6996;
defparam \xor_tot2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N28
fiftyfivenm_lcell_comb \xor_tot2~7 (
// Equation(s):
// \xor_tot2~7_combout  = \memories|u1|ram_rtl_0|auto_generated|ram_block1a17  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a19  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a18~portbdataout  $ (\memories|u1|ram_rtl_0|auto_generated|ram_block1a16 
// )))

	.dataa(\memories|u1|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\memories|u1|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\memories|u1|ram_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(\memories|u1|ram_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\xor_tot2~7_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~7 .lut_mask = 16'h6996;
defparam \xor_tot2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y18_N26
fiftyfivenm_lcell_comb \xor_tot2~11 (
// Equation(s):
// \xor_tot2~11_combout  = \xor_tot2~9_combout  $ (\xor_tot2~8_combout  $ (\xor_tot2~10_combout  $ (\xor_tot2~7_combout )))

	.dataa(\xor_tot2~9_combout ),
	.datab(\xor_tot2~8_combout ),
	.datac(\xor_tot2~10_combout ),
	.datad(\xor_tot2~7_combout ),
	.cin(gnd),
	.combout(\xor_tot2~11_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~11 .lut_mask = 16'h6996;
defparam \xor_tot2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
fiftyfivenm_lcell_comb \xor_tot2~22 (
// Equation(s):
// \xor_tot2~22_combout  = \xor_tot2~21_combout  $ (\xor_tot2~6_combout  $ (\xor_tot2~16_combout  $ (\xor_tot2~11_combout )))

	.dataa(\xor_tot2~21_combout ),
	.datab(\xor_tot2~6_combout ),
	.datac(\xor_tot2~16_combout ),
	.datad(\xor_tot2~11_combout ),
	.cin(gnd),
	.combout(\xor_tot2~22_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~22 .lut_mask = 16'h6996;
defparam \xor_tot2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
fiftyfivenm_lcell_comb \xor_tot2~0 (
// Equation(s):
// \xor_tot2~0_combout  = \memories|u3|ram_rtl_0|auto_generated|ram_block1a3  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a1  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a2  $ (\memories|u3|ram_rtl_0|auto_generated|ram_block1a0 )))

	.dataa(\memories|u3|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\memories|u3|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\memories|u3|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\memories|u3|ram_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\xor_tot2~0_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~0 .lut_mask = 16'h6996;
defparam \xor_tot2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
fiftyfivenm_lcell_comb \xor_tot2~23 (
// Equation(s):
// \xor_tot2~23_combout  = \xor_tot2~1_combout  $ (\xor_tot2~22_combout  $ (\xor_tot2~0_combout ))

	.dataa(gnd),
	.datab(\xor_tot2~1_combout ),
	.datac(\xor_tot2~22_combout ),
	.datad(\xor_tot2~0_combout ),
	.cin(gnd),
	.combout(\xor_tot2~23_combout ),
	.cout());
// synopsys translate_off
defparam \xor_tot2~23 .lut_mask = 16'hC33C;
defparam \xor_tot2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y20_N12
fiftyfivenm_lcell_comb \memories|WideXor3 (
// Equation(s):
// \memories|WideXor3~combout  = \memories|WideXor3~4_combout  $ (\memories|WideXor3~7_combout  $ (\xor_tot2~23_combout ))

	.dataa(gnd),
	.datab(\memories|WideXor3~4_combout ),
	.datac(\memories|WideXor3~7_combout ),
	.datad(\xor_tot2~23_combout ),
	.cin(gnd),
	.combout(\memories|WideXor3~combout ),
	.cout());
// synopsys translate_off
defparam \memories|WideXor3 .lut_mask = 16'hC33C;
defparam \memories|WideXor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \iRx_serial~input (
	.i(iRx_serial),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\iRx_serial~input_o ));
// synopsys translate_off
defparam \iRx_serial~input .bus_hold = "false";
defparam \iRx_serial~input .listen_to_nsleep_signal = "false";
defparam \iRx_serial~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(\~GND~combout ),
	.se(\~GND~combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~GND~combout ),
	.usr_pwd(vcc),
	.tsen(\~GND~combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign oTx_Serial = \oTx_Serial~output_o ;

assign clk_1hz = \clk_1hz~output_o ;

assign xor_tot = \xor_tot~output_o ;

assign xor_tot2 = \xor_tot2~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
