#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Apr 26 14:14:53 2025
# Process ID         : 17904
# Current directory  : C:/Users/91629/Desktop/mmu/project/project_5/project_5.runs/impl_1
# Command line       : vivado.exe -log sv32_test_new.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sv32_test_new.tcl -notrace
# Log file           : C:/Users/91629/Desktop/mmu/project/project_5/project_5.runs/impl_1/sv32_test_new.vdi
# Journal file       : C:/Users/91629/Desktop/mmu/project/project_5/project_5.runs/impl_1\vivado.jou
# Running On         : wangzhangzhuo
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 7 7840H w/Radeon 780M Graphics
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16334 MB
# Swap memory        : 10057 MB
# Total Virtual      : 26392 MB
# Available Virtual  : 9513 MB
#-----------------------------------------------------------
source sv32_test_new.tcl -notrace
Command: link_design -top sv32_test_new -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/91629/Desktop/mmu/project/project_5/project_5.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 640.020 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 757.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[0] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[0]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[0]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[10] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[10]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[10]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[11] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[11]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[11]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[12] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[12]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[12]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[13] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[13]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[13]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[14] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[14]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[14]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[15] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[15]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[15]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[16] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[16]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[16]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[17] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[17]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[17]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[18] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[18]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[18]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[19] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[19]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[19]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[1] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[1]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[1]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[20] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[20]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[20]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[21] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[21]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[21]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[22] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[22]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[22]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[23] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[23]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[23]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[24] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[24]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[24]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[25] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[25]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[25]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[26] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[26]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[26]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[27] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[27]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[27]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[28] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[28]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[28]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[29] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[29]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[29]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[2] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[2]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[2]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[30] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[30]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[30]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[31] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[31]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[31]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[3] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[3]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[3]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[4] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[4]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[4]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[5] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[5]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[5]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[6] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[6]__0/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[6]/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[7] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[7]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[7]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[8] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[8]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[8]__0/Q.
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net u_sv32/u_sv32_table_walk/Q[9] has multiple drivers: u_sv32/u_sv32_table_walk/tlb_miss_count_reg[9]/Q, and u_sv32/u_sv32_table_walk/tlb_miss_count_reg[9]__0/Q.
INFO: [Project 1-461] DRC finished with 32 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.551 . Memory (MB): peak = 798.195 ; gain = 40.438
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 33 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Apr 26 14:15:00 2025...
