
RAD_Embedded_Task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f598  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  0800f748  0800f748  0001f748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa10  0800fa10  0002010c  2**0
                  CONTENTS
  4 .ARM          00000008  0800fa10  0800fa10  0001fa10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa18  0800fa18  0002010c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa18  0800fa18  0001fa18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fa1c  0800fa1c  0001fa1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  0800fa20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002010c  2**0
                  CONTENTS
 10 .bss          0000718c  2000010c  2000010c  0002010c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20007298  20007298  0002010c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002010c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002a34c  00000000  00000000  0002013c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000055fd  00000000  00000000  0004a488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002238  00000000  00000000  0004fa88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002028  00000000  00000000  00051cc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a8f5  00000000  00000000  00053ce8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002a24a  00000000  00000000  0007e5dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f293c  00000000  00000000  000a8827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0019b163  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009694  00000000  00000000  0019b1b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000010c 	.word	0x2000010c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f730 	.word	0x0800f730

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000110 	.word	0x20000110
 80001ec:	0800f730 	.word	0x0800f730

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b974 	b.w	80005a0 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	468e      	mov	lr, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14d      	bne.n	800037a <__udivmoddi4+0xaa>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4694      	mov	ip, r2
 80002e2:	d969      	bls.n	80003b8 <__udivmoddi4+0xe8>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b152      	cbz	r2, 8000300 <__udivmoddi4+0x30>
 80002ea:	fa01 f302 	lsl.w	r3, r1, r2
 80002ee:	f1c2 0120 	rsb	r1, r2, #32
 80002f2:	fa20 f101 	lsr.w	r1, r0, r1
 80002f6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002fa:	ea41 0e03 	orr.w	lr, r1, r3
 80002fe:	4094      	lsls	r4, r2
 8000300:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000304:	0c21      	lsrs	r1, r4, #16
 8000306:	fbbe f6f8 	udiv	r6, lr, r8
 800030a:	fa1f f78c 	uxth.w	r7, ip
 800030e:	fb08 e316 	mls	r3, r8, r6, lr
 8000312:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000316:	fb06 f107 	mul.w	r1, r6, r7
 800031a:	4299      	cmp	r1, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x64>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f106 30ff 	add.w	r0, r6, #4294967295
 8000326:	f080 811f 	bcs.w	8000568 <__udivmoddi4+0x298>
 800032a:	4299      	cmp	r1, r3
 800032c:	f240 811c 	bls.w	8000568 <__udivmoddi4+0x298>
 8000330:	3e02      	subs	r6, #2
 8000332:	4463      	add	r3, ip
 8000334:	1a5b      	subs	r3, r3, r1
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb3 f0f8 	udiv	r0, r3, r8
 800033c:	fb08 3310 	mls	r3, r8, r0, r3
 8000340:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000344:	fb00 f707 	mul.w	r7, r0, r7
 8000348:	42a7      	cmp	r7, r4
 800034a:	d90a      	bls.n	8000362 <__udivmoddi4+0x92>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 33ff 	add.w	r3, r0, #4294967295
 8000354:	f080 810a 	bcs.w	800056c <__udivmoddi4+0x29c>
 8000358:	42a7      	cmp	r7, r4
 800035a:	f240 8107 	bls.w	800056c <__udivmoddi4+0x29c>
 800035e:	4464      	add	r4, ip
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000366:	1be4      	subs	r4, r4, r7
 8000368:	2600      	movs	r6, #0
 800036a:	b11d      	cbz	r5, 8000374 <__udivmoddi4+0xa4>
 800036c:	40d4      	lsrs	r4, r2
 800036e:	2300      	movs	r3, #0
 8000370:	e9c5 4300 	strd	r4, r3, [r5]
 8000374:	4631      	mov	r1, r6
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d909      	bls.n	8000392 <__udivmoddi4+0xc2>
 800037e:	2d00      	cmp	r5, #0
 8000380:	f000 80ef 	beq.w	8000562 <__udivmoddi4+0x292>
 8000384:	2600      	movs	r6, #0
 8000386:	e9c5 0100 	strd	r0, r1, [r5]
 800038a:	4630      	mov	r0, r6
 800038c:	4631      	mov	r1, r6
 800038e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000392:	fab3 f683 	clz	r6, r3
 8000396:	2e00      	cmp	r6, #0
 8000398:	d14a      	bne.n	8000430 <__udivmoddi4+0x160>
 800039a:	428b      	cmp	r3, r1
 800039c:	d302      	bcc.n	80003a4 <__udivmoddi4+0xd4>
 800039e:	4282      	cmp	r2, r0
 80003a0:	f200 80f9 	bhi.w	8000596 <__udivmoddi4+0x2c6>
 80003a4:	1a84      	subs	r4, r0, r2
 80003a6:	eb61 0303 	sbc.w	r3, r1, r3
 80003aa:	2001      	movs	r0, #1
 80003ac:	469e      	mov	lr, r3
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	d0e0      	beq.n	8000374 <__udivmoddi4+0xa4>
 80003b2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003b6:	e7dd      	b.n	8000374 <__udivmoddi4+0xa4>
 80003b8:	b902      	cbnz	r2, 80003bc <__udivmoddi4+0xec>
 80003ba:	deff      	udf	#255	; 0xff
 80003bc:	fab2 f282 	clz	r2, r2
 80003c0:	2a00      	cmp	r2, #0
 80003c2:	f040 8092 	bne.w	80004ea <__udivmoddi4+0x21a>
 80003c6:	eba1 010c 	sub.w	r1, r1, ip
 80003ca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ce:	fa1f fe8c 	uxth.w	lr, ip
 80003d2:	2601      	movs	r6, #1
 80003d4:	0c20      	lsrs	r0, r4, #16
 80003d6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003da:	fb07 1113 	mls	r1, r7, r3, r1
 80003de:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003e2:	fb0e f003 	mul.w	r0, lr, r3
 80003e6:	4288      	cmp	r0, r1
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x12c>
 80003ea:	eb1c 0101 	adds.w	r1, ip, r1
 80003ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x12a>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f200 80cb 	bhi.w	8000590 <__udivmoddi4+0x2c0>
 80003fa:	4643      	mov	r3, r8
 80003fc:	1a09      	subs	r1, r1, r0
 80003fe:	b2a4      	uxth	r4, r4
 8000400:	fbb1 f0f7 	udiv	r0, r1, r7
 8000404:	fb07 1110 	mls	r1, r7, r0, r1
 8000408:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800040c:	fb0e fe00 	mul.w	lr, lr, r0
 8000410:	45a6      	cmp	lr, r4
 8000412:	d908      	bls.n	8000426 <__udivmoddi4+0x156>
 8000414:	eb1c 0404 	adds.w	r4, ip, r4
 8000418:	f100 31ff 	add.w	r1, r0, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x154>
 800041e:	45a6      	cmp	lr, r4
 8000420:	f200 80bb 	bhi.w	800059a <__udivmoddi4+0x2ca>
 8000424:	4608      	mov	r0, r1
 8000426:	eba4 040e 	sub.w	r4, r4, lr
 800042a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800042e:	e79c      	b.n	800036a <__udivmoddi4+0x9a>
 8000430:	f1c6 0720 	rsb	r7, r6, #32
 8000434:	40b3      	lsls	r3, r6
 8000436:	fa22 fc07 	lsr.w	ip, r2, r7
 800043a:	ea4c 0c03 	orr.w	ip, ip, r3
 800043e:	fa20 f407 	lsr.w	r4, r0, r7
 8000442:	fa01 f306 	lsl.w	r3, r1, r6
 8000446:	431c      	orrs	r4, r3
 8000448:	40f9      	lsrs	r1, r7
 800044a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800044e:	fa00 f306 	lsl.w	r3, r0, r6
 8000452:	fbb1 f8f9 	udiv	r8, r1, r9
 8000456:	0c20      	lsrs	r0, r4, #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fb09 1118 	mls	r1, r9, r8, r1
 8000460:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000464:	fb08 f00e 	mul.w	r0, r8, lr
 8000468:	4288      	cmp	r0, r1
 800046a:	fa02 f206 	lsl.w	r2, r2, r6
 800046e:	d90b      	bls.n	8000488 <__udivmoddi4+0x1b8>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f108 3aff 	add.w	sl, r8, #4294967295
 8000478:	f080 8088 	bcs.w	800058c <__udivmoddi4+0x2bc>
 800047c:	4288      	cmp	r0, r1
 800047e:	f240 8085 	bls.w	800058c <__udivmoddi4+0x2bc>
 8000482:	f1a8 0802 	sub.w	r8, r8, #2
 8000486:	4461      	add	r1, ip
 8000488:	1a09      	subs	r1, r1, r0
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000490:	fb09 1110 	mls	r1, r9, r0, r1
 8000494:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000498:	fb00 fe0e 	mul.w	lr, r0, lr
 800049c:	458e      	cmp	lr, r1
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x1e2>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004a8:	d26c      	bcs.n	8000584 <__udivmoddi4+0x2b4>
 80004aa:	458e      	cmp	lr, r1
 80004ac:	d96a      	bls.n	8000584 <__udivmoddi4+0x2b4>
 80004ae:	3802      	subs	r0, #2
 80004b0:	4461      	add	r1, ip
 80004b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ba:	eba1 010e 	sub.w	r1, r1, lr
 80004be:	42a1      	cmp	r1, r4
 80004c0:	46c8      	mov	r8, r9
 80004c2:	46a6      	mov	lr, r4
 80004c4:	d356      	bcc.n	8000574 <__udivmoddi4+0x2a4>
 80004c6:	d053      	beq.n	8000570 <__udivmoddi4+0x2a0>
 80004c8:	b15d      	cbz	r5, 80004e2 <__udivmoddi4+0x212>
 80004ca:	ebb3 0208 	subs.w	r2, r3, r8
 80004ce:	eb61 010e 	sbc.w	r1, r1, lr
 80004d2:	fa01 f707 	lsl.w	r7, r1, r7
 80004d6:	fa22 f306 	lsr.w	r3, r2, r6
 80004da:	40f1      	lsrs	r1, r6
 80004dc:	431f      	orrs	r7, r3
 80004de:	e9c5 7100 	strd	r7, r1, [r5]
 80004e2:	2600      	movs	r6, #0
 80004e4:	4631      	mov	r1, r6
 80004e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	40d8      	lsrs	r0, r3
 80004f0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f4:	fa21 f303 	lsr.w	r3, r1, r3
 80004f8:	4091      	lsls	r1, r2
 80004fa:	4301      	orrs	r1, r0
 80004fc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000500:	fa1f fe8c 	uxth.w	lr, ip
 8000504:	fbb3 f0f7 	udiv	r0, r3, r7
 8000508:	fb07 3610 	mls	r6, r7, r0, r3
 800050c:	0c0b      	lsrs	r3, r1, #16
 800050e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000512:	fb00 f60e 	mul.w	r6, r0, lr
 8000516:	429e      	cmp	r6, r3
 8000518:	fa04 f402 	lsl.w	r4, r4, r2
 800051c:	d908      	bls.n	8000530 <__udivmoddi4+0x260>
 800051e:	eb1c 0303 	adds.w	r3, ip, r3
 8000522:	f100 38ff 	add.w	r8, r0, #4294967295
 8000526:	d22f      	bcs.n	8000588 <__udivmoddi4+0x2b8>
 8000528:	429e      	cmp	r6, r3
 800052a:	d92d      	bls.n	8000588 <__udivmoddi4+0x2b8>
 800052c:	3802      	subs	r0, #2
 800052e:	4463      	add	r3, ip
 8000530:	1b9b      	subs	r3, r3, r6
 8000532:	b289      	uxth	r1, r1
 8000534:	fbb3 f6f7 	udiv	r6, r3, r7
 8000538:	fb07 3316 	mls	r3, r7, r6, r3
 800053c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000540:	fb06 f30e 	mul.w	r3, r6, lr
 8000544:	428b      	cmp	r3, r1
 8000546:	d908      	bls.n	800055a <__udivmoddi4+0x28a>
 8000548:	eb1c 0101 	adds.w	r1, ip, r1
 800054c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000550:	d216      	bcs.n	8000580 <__udivmoddi4+0x2b0>
 8000552:	428b      	cmp	r3, r1
 8000554:	d914      	bls.n	8000580 <__udivmoddi4+0x2b0>
 8000556:	3e02      	subs	r6, #2
 8000558:	4461      	add	r1, ip
 800055a:	1ac9      	subs	r1, r1, r3
 800055c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000560:	e738      	b.n	80003d4 <__udivmoddi4+0x104>
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e705      	b.n	8000374 <__udivmoddi4+0xa4>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e3      	b.n	8000334 <__udivmoddi4+0x64>
 800056c:	4618      	mov	r0, r3
 800056e:	e6f8      	b.n	8000362 <__udivmoddi4+0x92>
 8000570:	454b      	cmp	r3, r9
 8000572:	d2a9      	bcs.n	80004c8 <__udivmoddi4+0x1f8>
 8000574:	ebb9 0802 	subs.w	r8, r9, r2
 8000578:	eb64 0e0c 	sbc.w	lr, r4, ip
 800057c:	3801      	subs	r0, #1
 800057e:	e7a3      	b.n	80004c8 <__udivmoddi4+0x1f8>
 8000580:	4646      	mov	r6, r8
 8000582:	e7ea      	b.n	800055a <__udivmoddi4+0x28a>
 8000584:	4620      	mov	r0, r4
 8000586:	e794      	b.n	80004b2 <__udivmoddi4+0x1e2>
 8000588:	4640      	mov	r0, r8
 800058a:	e7d1      	b.n	8000530 <__udivmoddi4+0x260>
 800058c:	46d0      	mov	r8, sl
 800058e:	e77b      	b.n	8000488 <__udivmoddi4+0x1b8>
 8000590:	3b02      	subs	r3, #2
 8000592:	4461      	add	r1, ip
 8000594:	e732      	b.n	80003fc <__udivmoddi4+0x12c>
 8000596:	4630      	mov	r0, r6
 8000598:	e709      	b.n	80003ae <__udivmoddi4+0xde>
 800059a:	4464      	add	r4, ip
 800059c:	3802      	subs	r0, #2
 800059e:	e742      	b.n	8000426 <__udivmoddi4+0x156>

080005a0 <__aeabi_idiv0>:
 80005a0:	4770      	bx	lr
 80005a2:	bf00      	nop

080005a4 <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 80005a8:	4806      	ldr	r0, [pc, #24]	; (80005c4 <DS18B20_StartAll+0x20>)
 80005aa:	f001 fe9c 	bl	80022e6 <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 80005ae:	21cc      	movs	r1, #204	; 0xcc
 80005b0:	4804      	ldr	r0, [pc, #16]	; (80005c4 <DS18B20_StartAll+0x20>)
 80005b2:	f001 ff15 	bl	80023e0 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 80005b6:	2144      	movs	r1, #68	; 0x44
 80005b8:	4802      	ldr	r0, [pc, #8]	; (80005c4 <DS18B20_StartAll+0x20>)
 80005ba:	f001 ff11 	bl	80023e0 <OneWire_WriteByte>
}
 80005be:	bf00      	nop
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	20000168 	.word	0x20000168

080005c8 <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 80005c8:	b590      	push	{r4, r7, lr}
 80005ca:	b087      	sub	sp, #28
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4603      	mov	r3, r0
 80005d0:	6039      	str	r1, [r7, #0]
 80005d2:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 80005d4:	4b4d      	ldr	r3, [pc, #308]	; (800070c <DS18B20_Read+0x144>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	79fa      	ldrb	r2, [r7, #7]
 80005da:	429a      	cmp	r2, r3
 80005dc:	d301      	bcc.n	80005e2 <DS18B20_Read+0x1a>
		return 0;
 80005de:	2300      	movs	r3, #0
 80005e0:	e090      	b.n	8000704 <DS18B20_Read+0x13c>

	uint16_t temperature;
	uint8_t resolution;
	float result;
	uint8_t i = 0;
 80005e2:	2300      	movs	r3, #0
 80005e4:	74fb      	strb	r3, [r7, #19]
	uint8_t crc;

#endif


	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 80005e6:	79fb      	ldrb	r3, [r7, #7]
 80005e8:	011b      	lsls	r3, r3, #4
 80005ea:	4a49      	ldr	r2, [pc, #292]	; (8000710 <DS18B20_Read+0x148>)
 80005ec:	4413      	add	r3, r2
 80005ee:	4618      	mov	r0, r3
 80005f0:	f000 f93c 	bl	800086c <DS18B20_Is>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d101      	bne.n	80005fe <DS18B20_Read+0x36>
		return 0;
 80005fa:	2300      	movs	r3, #0
 80005fc:	e082      	b.n	8000704 <DS18B20_Read+0x13c>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 80005fe:	4845      	ldr	r0, [pc, #276]	; (8000714 <DS18B20_Read+0x14c>)
 8000600:	f001 fec4 	bl	800238c <OneWire_ReadBit>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d101      	bne.n	800060e <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 800060a:	2300      	movs	r3, #0
 800060c:	e07a      	b.n	8000704 <DS18B20_Read+0x13c>

	OneWire_Reset(&OneWire); // Reset the bus
 800060e:	4841      	ldr	r0, [pc, #260]	; (8000714 <DS18B20_Read+0x14c>)
 8000610:	f001 fe69 	bl	80022e6 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	011b      	lsls	r3, r3, #4
 8000618:	4a3d      	ldr	r2, [pc, #244]	; (8000710 <DS18B20_Read+0x148>)
 800061a:	4413      	add	r3, r2
 800061c:	4619      	mov	r1, r3
 800061e:	483d      	ldr	r0, [pc, #244]	; (8000714 <DS18B20_Read+0x14c>)
 8000620:	f002 f813 	bl	800264a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8000624:	21be      	movs	r1, #190	; 0xbe
 8000626:	483b      	ldr	r0, [pc, #236]	; (8000714 <DS18B20_Read+0x14c>)
 8000628:	f001 feda 	bl	80023e0 <OneWire_WriteByte>

	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 800062c:	2300      	movs	r3, #0
 800062e:	74fb      	strb	r3, [r7, #19]
 8000630:	e00d      	b.n	800064e <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 8000632:	7cfc      	ldrb	r4, [r7, #19]
 8000634:	4837      	ldr	r0, [pc, #220]	; (8000714 <DS18B20_Read+0x14c>)
 8000636:	f001 fef1 	bl	800241c <OneWire_ReadByte>
 800063a:	4603      	mov	r3, r0
 800063c:	461a      	mov	r2, r3
 800063e:	f104 0318 	add.w	r3, r4, #24
 8000642:	443b      	add	r3, r7
 8000644:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8000648:	7cfb      	ldrb	r3, [r7, #19]
 800064a:	3301      	adds	r3, #1
 800064c:	74fb      	strb	r3, [r7, #19]
 800064e:	7cfb      	ldrb	r3, [r7, #19]
 8000650:	2b04      	cmp	r3, #4
 8000652:	d9ee      	bls.n	8000632 <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 8000654:	7a3b      	ldrb	r3, [r7, #8]
 8000656:	b21a      	sxth	r2, r3
 8000658:	7a7b      	ldrb	r3, [r7, #9]
 800065a:	021b      	lsls	r3, r3, #8
 800065c:	b21b      	sxth	r3, r3
 800065e:	4313      	orrs	r3, r2
 8000660:	b21b      	sxth	r3, r3
 8000662:	823b      	strh	r3, [r7, #16]

	OneWire_Reset(&OneWire); // Reset the bus
 8000664:	482b      	ldr	r0, [pc, #172]	; (8000714 <DS18B20_Read+0x14c>)
 8000666:	f001 fe3e 	bl	80022e6 <OneWire_Reset>

	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 800066a:	7b3b      	ldrb	r3, [r7, #12]
 800066c:	115b      	asrs	r3, r3, #5
 800066e:	b2db      	uxtb	r3, r3
 8000670:	f003 0303 	and.w	r3, r3, #3
 8000674:	b2db      	uxtb	r3, r3
 8000676:	3309      	adds	r3, #9
 8000678:	73fb      	strb	r3, [r7, #15]

	switch (resolution) // Chceck the correct value dur to resolution
 800067a:	7bfb      	ldrb	r3, [r7, #15]
 800067c:	3b09      	subs	r3, #9
 800067e:	2b03      	cmp	r3, #3
 8000680:	d83a      	bhi.n	80006f8 <DS18B20_Read+0x130>
 8000682:	a201      	add	r2, pc, #4	; (adr r2, 8000688 <DS18B20_Read+0xc0>)
 8000684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000688:	08000699 	.word	0x08000699
 800068c:	080006b1 	.word	0x080006b1
 8000690:	080006c9 	.word	0x080006c9
 8000694:	080006e1 	.word	0x080006e1
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 8000698:	8a3b      	ldrh	r3, [r7, #16]
 800069a:	ee07 3a90 	vmov	s15, r3
 800069e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006a2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80006a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006aa:	edc7 7a05 	vstr	s15, [r7, #20]
		break;
 80006ae:	e025      	b.n	80006fc <DS18B20_Read+0x134>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 80006b0:	8a3b      	ldrh	r3, [r7, #16]
 80006b2:	ee07 3a90 	vmov	s15, r3
 80006b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006ba:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 80006be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006c2:	edc7 7a05 	vstr	s15, [r7, #20]
		 break;
 80006c6:	e019      	b.n	80006fc <DS18B20_Read+0x134>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 80006c8:	8a3b      	ldrh	r3, [r7, #16]
 80006ca:	ee07 3a90 	vmov	s15, r3
 80006ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006d2:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 80006d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006da:	edc7 7a05 	vstr	s15, [r7, #20]
		break;
 80006de:	e00d      	b.n	80006fc <DS18B20_Read+0x134>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 80006e0:	8a3b      	ldrh	r3, [r7, #16]
 80006e2:	ee07 3a90 	vmov	s15, r3
 80006e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006ea:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8000718 <DS18B20_Read+0x150>
 80006ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006f2:	edc7 7a05 	vstr	s15, [r7, #20]
		 break;
 80006f6:	e001      	b.n	80006fc <DS18B20_Read+0x134>
		default:
			result = 0xFF;
 80006f8:	4b08      	ldr	r3, [pc, #32]	; (800071c <DS18B20_Read+0x154>)
 80006fa:	617b      	str	r3, [r7, #20]
	}

	*destination = result;
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	697a      	ldr	r2, [r7, #20]
 8000700:	601a      	str	r2, [r3, #0]

	return 1; //temperature valid
 8000702:	2301      	movs	r3, #1
}
 8000704:	4618      	mov	r0, r3
 8000706:	371c      	adds	r7, #28
 8000708:	46bd      	mov	sp, r7
 800070a:	bd90      	pop	{r4, r7, pc}
 800070c:	2000017c 	.word	0x2000017c
 8000710:	20000128 	.word	0x20000128
 8000714:	20000168 	.word	0x20000168
 8000718:	3d800000 	.word	0x3d800000
 800071c:	437f0000 	.word	0x437f0000

08000720 <DS18B20_SetResolution>:

	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b084      	sub	sp, #16
 8000724:	af00      	add	r7, sp, #0
 8000726:	4603      	mov	r3, r0
 8000728:	460a      	mov	r2, r1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	4613      	mov	r3, r2
 800072e:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 8000730:	4b4b      	ldr	r3, [pc, #300]	; (8000860 <DS18B20_SetResolution+0x140>)
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	79fa      	ldrb	r2, [r7, #7]
 8000736:	429a      	cmp	r2, r3
 8000738:	d301      	bcc.n	800073e <DS18B20_SetResolution+0x1e>
		return 0;
 800073a:	2300      	movs	r3, #0
 800073c:	e08c      	b.n	8000858 <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 800073e:	79fb      	ldrb	r3, [r7, #7]
 8000740:	011b      	lsls	r3, r3, #4
 8000742:	4a48      	ldr	r2, [pc, #288]	; (8000864 <DS18B20_SetResolution+0x144>)
 8000744:	4413      	add	r3, r2
 8000746:	4618      	mov	r0, r3
 8000748:	f000 f890 	bl	800086c <DS18B20_Is>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d101      	bne.n	8000756 <DS18B20_SetResolution+0x36>
		return 0;
 8000752:	2300      	movs	r3, #0
 8000754:	e080      	b.n	8000858 <DS18B20_SetResolution+0x138>

	OneWire_Reset(&OneWire); // Reset the bus
 8000756:	4844      	ldr	r0, [pc, #272]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000758:	f001 fdc5 	bl	80022e6 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	011b      	lsls	r3, r3, #4
 8000760:	4a40      	ldr	r2, [pc, #256]	; (8000864 <DS18B20_SetResolution+0x144>)
 8000762:	4413      	add	r3, r2
 8000764:	4619      	mov	r1, r3
 8000766:	4840      	ldr	r0, [pc, #256]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000768:	f001 ff6f 	bl	800264a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 800076c:	21be      	movs	r1, #190	; 0xbe
 800076e:	483e      	ldr	r0, [pc, #248]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000770:	f001 fe36 	bl	80023e0 <OneWire_WriteByte>

	OneWire_ReadByte(&OneWire);
 8000774:	483c      	ldr	r0, [pc, #240]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000776:	f001 fe51 	bl	800241c <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 800077a:	483b      	ldr	r0, [pc, #236]	; (8000868 <DS18B20_SetResolution+0x148>)
 800077c:	f001 fe4e 	bl	800241c <OneWire_ReadByte>

	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 8000780:	4839      	ldr	r0, [pc, #228]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000782:	f001 fe4b 	bl	800241c <OneWire_ReadByte>
 8000786:	4603      	mov	r3, r0
 8000788:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 800078a:	4837      	ldr	r0, [pc, #220]	; (8000868 <DS18B20_SetResolution+0x148>)
 800078c:	f001 fe46 	bl	800241c <OneWire_ReadByte>
 8000790:	4603      	mov	r3, r0
 8000792:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 8000794:	4834      	ldr	r0, [pc, #208]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000796:	f001 fe41 	bl	800241c <OneWire_ReadByte>
 800079a:	4603      	mov	r3, r0
 800079c:	73fb      	strb	r3, [r7, #15]

	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 800079e:	79bb      	ldrb	r3, [r7, #6]
 80007a0:	2b09      	cmp	r3, #9
 80007a2:	d108      	bne.n	80007b6 <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 80007a4:	7bfb      	ldrb	r3, [r7, #15]
 80007a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80007aa:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
 80007ae:	f023 0320 	bic.w	r3, r3, #32
 80007b2:	73fb      	strb	r3, [r7, #15]
 80007b4:	e022      	b.n	80007fc <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 80007b6:	79bb      	ldrb	r3, [r7, #6]
 80007b8:	2b0a      	cmp	r3, #10
 80007ba:	d108      	bne.n	80007ce <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 80007bc:	7bfb      	ldrb	r3, [r7, #15]
 80007be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80007c2:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 80007c4:	7bfb      	ldrb	r3, [r7, #15]
 80007c6:	f043 0320 	orr.w	r3, r3, #32
 80007ca:	73fb      	strb	r3, [r7, #15]
 80007cc:	e016      	b.n	80007fc <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 80007ce:	79bb      	ldrb	r3, [r7, #6]
 80007d0:	2b0b      	cmp	r3, #11
 80007d2:	d108      	bne.n	80007e6 <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 80007d4:	7bfb      	ldrb	r3, [r7, #15]
 80007d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007da:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 80007dc:	7bfb      	ldrb	r3, [r7, #15]
 80007de:	f023 0320 	bic.w	r3, r3, #32
 80007e2:	73fb      	strb	r3, [r7, #15]
 80007e4:	e00a      	b.n	80007fc <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 80007e6:	79bb      	ldrb	r3, [r7, #6]
 80007e8:	2b0c      	cmp	r3, #12
 80007ea:	d107      	bne.n	80007fc <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
 80007ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007f2:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 80007f4:	7bfb      	ldrb	r3, [r7, #15]
 80007f6:	f043 0320 	orr.w	r3, r3, #32
 80007fa:	73fb      	strb	r3, [r7, #15]
	}

	OneWire_Reset(&OneWire); // Reset the bus
 80007fc:	481a      	ldr	r0, [pc, #104]	; (8000868 <DS18B20_SetResolution+0x148>)
 80007fe:	f001 fd72 	bl	80022e6 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8000802:	79fb      	ldrb	r3, [r7, #7]
 8000804:	011b      	lsls	r3, r3, #4
 8000806:	4a17      	ldr	r2, [pc, #92]	; (8000864 <DS18B20_SetResolution+0x144>)
 8000808:	4413      	add	r3, r2
 800080a:	4619      	mov	r1, r3
 800080c:	4816      	ldr	r0, [pc, #88]	; (8000868 <DS18B20_SetResolution+0x148>)
 800080e:	f001 ff1c 	bl	800264a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 8000812:	214e      	movs	r1, #78	; 0x4e
 8000814:	4814      	ldr	r0, [pc, #80]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000816:	f001 fde3 	bl	80023e0 <OneWire_WriteByte>

	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 800081a:	7bbb      	ldrb	r3, [r7, #14]
 800081c:	4619      	mov	r1, r3
 800081e:	4812      	ldr	r0, [pc, #72]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000820:	f001 fdde 	bl	80023e0 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 8000824:	7b7b      	ldrb	r3, [r7, #13]
 8000826:	4619      	mov	r1, r3
 8000828:	480f      	ldr	r0, [pc, #60]	; (8000868 <DS18B20_SetResolution+0x148>)
 800082a:	f001 fdd9 	bl	80023e0 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	4619      	mov	r1, r3
 8000832:	480d      	ldr	r0, [pc, #52]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000834:	f001 fdd4 	bl	80023e0 <OneWire_WriteByte>

	OneWire_Reset(&OneWire); // Reset the bus
 8000838:	480b      	ldr	r0, [pc, #44]	; (8000868 <DS18B20_SetResolution+0x148>)
 800083a:	f001 fd54 	bl	80022e6 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 800083e:	79fb      	ldrb	r3, [r7, #7]
 8000840:	011b      	lsls	r3, r3, #4
 8000842:	4a08      	ldr	r2, [pc, #32]	; (8000864 <DS18B20_SetResolution+0x144>)
 8000844:	4413      	add	r3, r2
 8000846:	4619      	mov	r1, r3
 8000848:	4807      	ldr	r0, [pc, #28]	; (8000868 <DS18B20_SetResolution+0x148>)
 800084a:	f001 fefe 	bl	800264a <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 800084e:	2148      	movs	r1, #72	; 0x48
 8000850:	4805      	ldr	r0, [pc, #20]	; (8000868 <DS18B20_SetResolution+0x148>)
 8000852:	f001 fdc5 	bl	80023e0 <OneWire_WriteByte>

	return 1;
 8000856:	2301      	movs	r3, #1
}
 8000858:	4618      	mov	r0, r3
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	2000017c 	.word	0x2000017c
 8000864:	20000128 	.word	0x20000128
 8000868:	20000168 	.word	0x20000168

0800086c <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	2b28      	cmp	r3, #40	; 0x28
 800087a:	d101      	bne.n	8000880 <DS18B20_Is+0x14>
		return 1;
 800087c:	2301      	movs	r3, #1
 800087e:	e000      	b.n	8000882 <DS18B20_Is+0x16>
	return 0;
 8000880:	2300      	movs	r3, #0
}
 8000882:	4618      	mov	r0, r3
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
	...

08000890 <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 8000894:	4802      	ldr	r0, [pc, #8]	; (80008a0 <DS18B20_AllDone+0x10>)
 8000896:	f001 fd79 	bl	800238c <OneWire_ReadBit>
 800089a:	4603      	mov	r3, r0
}
 800089c:	4618      	mov	r0, r3
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000168 	.word	0x20000168

080008a4 <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 80008a4:	b590      	push	{r4, r7, lr}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 80008aa:	f7ff fff1 	bl	8000890 <DS18B20_AllDone>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d02e      	beq.n	8000912 <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 80008b4:	2300      	movs	r3, #0
 80008b6:	71fb      	strb	r3, [r7, #7]
 80008b8:	e026      	b.n	8000908 <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	4a17      	ldr	r2, [pc, #92]	; (800091c <DS18B20_ReadAll+0x78>)
 80008be:	011b      	lsls	r3, r3, #4
 80008c0:	4413      	add	r3, r2
 80008c2:	330c      	adds	r3, #12
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 80008c8:	79fb      	ldrb	r3, [r7, #7]
 80008ca:	011b      	lsls	r3, r3, #4
 80008cc:	4a13      	ldr	r2, [pc, #76]	; (800091c <DS18B20_ReadAll+0x78>)
 80008ce:	4413      	add	r3, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ffcb 	bl	800086c <DS18B20_Is>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d012      	beq.n	8000902 <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	011b      	lsls	r3, r3, #4
 80008e0:	3308      	adds	r3, #8
 80008e2:	4a0e      	ldr	r2, [pc, #56]	; (800091c <DS18B20_ReadAll+0x78>)
 80008e4:	441a      	add	r2, r3
 80008e6:	79fc      	ldrb	r4, [r7, #7]
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	4611      	mov	r1, r2
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff fe6b 	bl	80005c8 <DS18B20_Read>
 80008f2:	4603      	mov	r3, r0
 80008f4:	4619      	mov	r1, r3
 80008f6:	4a09      	ldr	r2, [pc, #36]	; (800091c <DS18B20_ReadAll+0x78>)
 80008f8:	0123      	lsls	r3, r4, #4
 80008fa:	4413      	add	r3, r2
 80008fc:	330c      	adds	r3, #12
 80008fe:	460a      	mov	r2, r1
 8000900:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	3301      	adds	r3, #1
 8000906:	71fb      	strb	r3, [r7, #7]
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <DS18B20_ReadAll+0x7c>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	79fa      	ldrb	r2, [r7, #7]
 800090e:	429a      	cmp	r2, r3
 8000910:	d3d3      	bcc.n	80008ba <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	bd90      	pop	{r4, r7, pc}
 800091a:	bf00      	nop
 800091c:	20000128 	.word	0x20000128
 8000920:	2000017c 	.word	0x2000017c

08000924 <DS18B20_GetROM>:

void DS18B20_GetROM(uint8_t number, uint8_t* ROM)
{
 8000924:	b480      	push	{r7}
 8000926:	b085      	sub	sp, #20
 8000928:	af00      	add	r7, sp, #0
 800092a:	4603      	mov	r3, r0
 800092c:	6039      	str	r1, [r7, #0]
 800092e:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount)
 8000930:	4b11      	ldr	r3, [pc, #68]	; (8000978 <DS18B20_GetROM+0x54>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	79fa      	ldrb	r2, [r7, #7]
 8000936:	429a      	cmp	r2, r3
 8000938:	d302      	bcc.n	8000940 <DS18B20_GetROM+0x1c>
		number = TempSensorCount;
 800093a:	4b0f      	ldr	r3, [pc, #60]	; (8000978 <DS18B20_GetROM+0x54>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	71fb      	strb	r3, [r7, #7]

	uint8_t i;

	for(i = 0; i < 8; i++)
 8000940:	2300      	movs	r3, #0
 8000942:	73fb      	strb	r3, [r7, #15]
 8000944:	e00d      	b.n	8000962 <DS18B20_GetROM+0x3e>
		ROM[i] = ds18b20[number].Address[i];
 8000946:	79f9      	ldrb	r1, [r7, #7]
 8000948:	7bfa      	ldrb	r2, [r7, #15]
 800094a:	7bfb      	ldrb	r3, [r7, #15]
 800094c:	6838      	ldr	r0, [r7, #0]
 800094e:	4403      	add	r3, r0
 8000950:	480a      	ldr	r0, [pc, #40]	; (800097c <DS18B20_GetROM+0x58>)
 8000952:	0109      	lsls	r1, r1, #4
 8000954:	4401      	add	r1, r0
 8000956:	440a      	add	r2, r1
 8000958:	7812      	ldrb	r2, [r2, #0]
 800095a:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	3301      	adds	r3, #1
 8000960:	73fb      	strb	r3, [r7, #15]
 8000962:	7bfb      	ldrb	r3, [r7, #15]
 8000964:	2b07      	cmp	r3, #7
 8000966:	d9ee      	bls.n	8000946 <DS18B20_GetROM+0x22>
}
 8000968:	bf00      	nop
 800096a:	bf00      	nop
 800096c:	3714      	adds	r7, #20
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	2000017c 	.word	0x2000017c
 800097c:	20000128 	.word	0x20000128

08000980 <DS18B20_Quantity>:
	for(i = 0; i < 8; i++)
		ds18b20[number].Address[i] = ROM[i]; // Write ROM into sensor's structure
}

uint8_t DS18B20_Quantity(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
	return TempSensorCount;
 8000984:	4b03      	ldr	r3, [pc, #12]	; (8000994 <DS18B20_Quantity+0x14>)
 8000986:	781b      	ldrb	r3, [r3, #0]
}
 8000988:	4618      	mov	r0, r3
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	2000017c 	.word	0x2000017c

08000998 <DS18B20_GetTemperature>:

uint8_t DS18B20_GetTemperature(uint8_t number, float* destination)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	6039      	str	r1, [r7, #0]
 80009a2:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	4a0c      	ldr	r2, [pc, #48]	; (80009d8 <DS18B20_GetTemperature+0x40>)
 80009a8:	011b      	lsls	r3, r3, #4
 80009aa:	4413      	add	r3, r2
 80009ac:	330c      	adds	r3, #12
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d101      	bne.n	80009b8 <DS18B20_GetTemperature+0x20>
		return 0;
 80009b4:	2300      	movs	r3, #0
 80009b6:	e008      	b.n	80009ca <DS18B20_GetTemperature+0x32>

	*destination = ds18b20[number].Temperature;
 80009b8:	79fb      	ldrb	r3, [r7, #7]
 80009ba:	4a07      	ldr	r2, [pc, #28]	; (80009d8 <DS18B20_GetTemperature+0x40>)
 80009bc:	011b      	lsls	r3, r3, #4
 80009be:	4413      	add	r3, r2
 80009c0:	3308      	adds	r3, #8
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	601a      	str	r2, [r3, #0]
	return 1;
 80009c8:	2301      	movs	r3, #1

}
 80009ca:	4618      	mov	r0, r3
 80009cc:	370c      	adds	r7, #12
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	20000128 	.word	0x20000128

080009dc <DS18B20_Init>:

void DS18B20_Init(DS18B20_Resolution_t resolution)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 80009e6:	2300      	movs	r3, #0
 80009e8:	73fb      	strb	r3, [r7, #15]
 80009ea:	2300      	movs	r3, #0
 80009ec:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, Temp_SensorD5_GPIO_Port, Temp_SensorD5_Pin); // Init OneWire bus
 80009ee:	2220      	movs	r2, #32
 80009f0:	491f      	ldr	r1, [pc, #124]	; (8000a70 <DS18B20_Init+0x94>)
 80009f2:	4820      	ldr	r0, [pc, #128]	; (8000a74 <DS18B20_Init+0x98>)
 80009f4:	f001 fe66 	bl	80026c4 <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 80009f8:	481e      	ldr	r0, [pc, #120]	; (8000a74 <DS18B20_Init+0x98>)
 80009fa:	f001 fe09 	bl	8002610 <OneWire_First>
 80009fe:	4603      	mov	r3, r0
 8000a00:	73fb      	strb	r3, [r7, #15]
	while(next)
 8000a02:	e018      	b.n	8000a36 <DS18B20_Init+0x5a>
	{
		TempSensorCount++;
 8000a04:	4b1c      	ldr	r3, [pc, #112]	; (8000a78 <DS18B20_Init+0x9c>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	3301      	adds	r3, #1
 8000a0a:	b2da      	uxtb	r2, r3
 8000a0c:	4b1a      	ldr	r3, [pc, #104]	; (8000a78 <DS18B20_Init+0x9c>)
 8000a0e:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 8000a10:	7bbb      	ldrb	r3, [r7, #14]
 8000a12:	1c5a      	adds	r2, r3, #1
 8000a14:	73ba      	strb	r2, [r7, #14]
 8000a16:	011b      	lsls	r3, r3, #4
 8000a18:	4a18      	ldr	r2, [pc, #96]	; (8000a7c <DS18B20_Init+0xa0>)
 8000a1a:	4413      	add	r3, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4815      	ldr	r0, [pc, #84]	; (8000a74 <DS18B20_Init+0x98>)
 8000a20:	f001 fe32 	bl	8002688 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 8000a24:	4813      	ldr	r0, [pc, #76]	; (8000a74 <DS18B20_Init+0x98>)
 8000a26:	f001 fe03 	bl	8002630 <OneWire_Next>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 8000a2e:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <DS18B20_Init+0x9c>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2b03      	cmp	r3, #3
 8000a34:	d803      	bhi.n	8000a3e <DS18B20_Init+0x62>
	while(next)
 8000a36:	7bfb      	ldrb	r3, [r7, #15]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d1e3      	bne.n	8000a04 <DS18B20_Init+0x28>
 8000a3c:	e000      	b.n	8000a40 <DS18B20_Init+0x64>
			break;
 8000a3e:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 8000a40:	2300      	movs	r3, #0
 8000a42:	737b      	strb	r3, [r7, #13]
 8000a44:	e00a      	b.n	8000a5c <DS18B20_Init+0x80>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 8000a46:	79fa      	ldrb	r2, [r7, #7]
 8000a48:	7b7b      	ldrb	r3, [r7, #13]
 8000a4a:	4611      	mov	r1, r2
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff fe67 	bl	8000720 <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 8000a52:	f7ff fda7 	bl	80005a4 <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 8000a56:	7b7b      	ldrb	r3, [r7, #13]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	737b      	strb	r3, [r7, #13]
 8000a5c:	7b7a      	ldrb	r2, [r7, #13]
 8000a5e:	7bbb      	ldrb	r3, [r7, #14]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	d3f0      	bcc.n	8000a46 <DS18B20_Init+0x6a>
	}
}
 8000a64:	bf00      	nop
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40020c00 	.word	0x40020c00
 8000a74:	20000168 	.word	0x20000168
 8000a78:	2000017c 	.word	0x2000017c
 8000a7c:	20000128 	.word	0x20000128

08000a80 <SELECT>:
#define SD_CS_GPIO_Port GPIOA
#define SD_CS_Pin GPIO_PIN_4

/* SPI Chip Select */
static void SELECT(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000a84:	2200      	movs	r2, #0
 8000a86:	2110      	movs	r1, #16
 8000a88:	4802      	ldr	r0, [pc, #8]	; (8000a94 <SELECT+0x14>)
 8000a8a:	f003 fe89 	bl	80047a0 <HAL_GPIO_WritePin>
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40020000 	.word	0x40020000

08000a98 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	2110      	movs	r1, #16
 8000aa0:	4802      	ldr	r0, [pc, #8]	; (8000aac <DESELECT+0x14>)
 8000aa2:	f003 fe7d 	bl	80047a0 <HAL_GPIO_WritePin>
}
 8000aa6:	bf00      	nop
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40020000 	.word	0x40020000

08000ab0 <SPI_TxByte>:

/* SPI 데이터 전송 */
static void SPI_TxByte(BYTE data)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8000aba:	bf00      	nop
 8000abc:	4808      	ldr	r0, [pc, #32]	; (8000ae0 <SPI_TxByte+0x30>)
 8000abe:	f005 ff1e 	bl	80068fe <HAL_SPI_GetState>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	d1f9      	bne.n	8000abc <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi1, &data, 1,1000);
 8000ac8:	1df9      	adds	r1, r7, #7
 8000aca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ace:	2201      	movs	r2, #1
 8000ad0:	4803      	ldr	r0, [pc, #12]	; (8000ae0 <SPI_TxByte+0x30>)
 8000ad2:	f005 fc36 	bl	8006342 <HAL_SPI_Transmit>
//  HAL_SPI_Transmit_DMA(&hspi1, &data, 1);
}
 8000ad6:	bf00      	nop
 8000ad8:	3708      	adds	r7, #8
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	20000770 	.word	0x20000770

08000ae4 <SPI_RxByte>:

/* SPI 데이터 송수신 리턴형 함수 */
static uint8_t SPI_RxByte(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000aea:	23ff      	movs	r3, #255	; 0xff
 8000aec:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000aee:	2300      	movs	r3, #0
 8000af0:	71bb      	strb	r3, [r7, #6]

  while ((HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY));
 8000af2:	bf00      	nop
 8000af4:	4809      	ldr	r0, [pc, #36]	; (8000b1c <SPI_RxByte+0x38>)
 8000af6:	f005 ff02 	bl	80068fe <HAL_SPI_GetState>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d1f9      	bne.n	8000af4 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi1, &dummy, &data, 1,1000);
 8000b00:	1dba      	adds	r2, r7, #6
 8000b02:	1df9      	adds	r1, r7, #7
 8000b04:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b08:	9300      	str	r3, [sp, #0]
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	4803      	ldr	r0, [pc, #12]	; (8000b1c <SPI_RxByte+0x38>)
 8000b0e:	f005 fd54 	bl	80065ba <HAL_SPI_TransmitReceive>
//  HAL_SPI_TransmitReceive_DMA(&hspi1, &dummy, &data, 1);
  return data;
 8000b12:	79bb      	ldrb	r3, [r7, #6]
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	3708      	adds	r7, #8
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	20000770 	.word	0x20000770

08000b20 <SPI_RxBytePtr>:

/* SPI 데이터 송수신 포인터형 함수 */
static void SPI_RxBytePtr(uint8_t *buff)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000b28:	f7ff ffdc 	bl	8000ae4 <SPI_RxByte>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	461a      	mov	r2, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	701a      	strb	r2, [r3, #0]
}
 8000b34:	bf00      	nop
 8000b36:	3708      	adds	r7, #8
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}

08000b3c <SD_ReadyWait>:

/* SD카드 Ready 대기 */
static uint8_t SD_ReadyWait(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b082      	sub	sp, #8
 8000b40:	af00      	add	r7, sp, #0
  uint8_t res;

  /* 500ms 카운터 준비 */
  Timer2 = 50;
 8000b42:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <SD_ReadyWait+0x34>)
 8000b44:	2232      	movs	r2, #50	; 0x32
 8000b46:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8000b48:	f7ff ffcc 	bl	8000ae4 <SPI_RxByte>

  do
  {
    /* 0xFF 값이 수신될 때 까지 SPI 통신 */
    res = SPI_RxByte();
 8000b4c:	f7ff ffca 	bl	8000ae4 <SPI_RxByte>
 8000b50:	4603      	mov	r3, r0
 8000b52:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000b54:	79fb      	ldrb	r3, [r7, #7]
 8000b56:	2bff      	cmp	r3, #255	; 0xff
 8000b58:	d004      	beq.n	8000b64 <SD_ReadyWait+0x28>
 8000b5a:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <SD_ReadyWait+0x34>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	b2db      	uxtb	r3, r3
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d1f3      	bne.n	8000b4c <SD_ReadyWait+0x10>

  return res;
 8000b64:	79fb      	ldrb	r3, [r7, #7]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20003491 	.word	0x20003491

08000b74 <SD_PowerOn>:

/* 전원 켜기 */
static void SD_PowerOn(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b086      	sub	sp, #24
 8000b78:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000b7a:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000b7e:	617b      	str	r3, [r7, #20]

  /* Deselect 상태에서 SPI 메시지를 전송하여 대기상태로 만든다. */
  DESELECT();
 8000b80:	f7ff ff8a 	bl	8000a98 <DESELECT>

  for(int i = 0; i < 10; i++)
 8000b84:	2300      	movs	r3, #0
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	e005      	b.n	8000b96 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000b8a:	20ff      	movs	r0, #255	; 0xff
 8000b8c:	f7ff ff90 	bl	8000ab0 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000b90:	693b      	ldr	r3, [r7, #16]
 8000b92:	3301      	adds	r3, #1
 8000b94:	613b      	str	r3, [r7, #16]
 8000b96:	693b      	ldr	r3, [r7, #16]
 8000b98:	2b09      	cmp	r3, #9
 8000b9a:	ddf6      	ble.n	8000b8a <SD_PowerOn+0x16>
  }

  /* SPI Chips Select */
  SELECT();
 8000b9c:	f7ff ff70 	bl	8000a80 <SELECT>

  /* 초기 GO_IDLE_STATE 상태 전환 */
  cmd_arg[0] = (CMD0 | 0x40);
 8000ba0:	2340      	movs	r3, #64	; 0x40
 8000ba2:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000bb4:	2395      	movs	r3, #149	; 0x95
 8000bb6:	727b      	strb	r3, [r7, #9]

  /* 명령 전송 */
  for (int i = 0; i < 6; i++)
 8000bb8:	2300      	movs	r3, #0
 8000bba:	60fb      	str	r3, [r7, #12]
 8000bbc:	e009      	b.n	8000bd2 <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000bbe:	1d3a      	adds	r2, r7, #4
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f7ff ff72 	bl	8000ab0 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	60fb      	str	r3, [r7, #12]
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	2b05      	cmp	r3, #5
 8000bd6:	ddf2      	ble.n	8000bbe <SD_PowerOn+0x4a>
  }

  /* 응답 대기 */
  while ((SPI_RxByte() != 0x01) && Count)
 8000bd8:	e002      	b.n	8000be0 <SD_PowerOn+0x6c>
  {
    Count--;
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	3b01      	subs	r3, #1
 8000bde:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8000be0:	f7ff ff80 	bl	8000ae4 <SPI_RxByte>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d002      	beq.n	8000bf0 <SD_PowerOn+0x7c>
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d1f4      	bne.n	8000bda <SD_PowerOn+0x66>
  }

  DESELECT();
 8000bf0:	f7ff ff52 	bl	8000a98 <DESELECT>
  SPI_TxByte(0XFF);
 8000bf4:	20ff      	movs	r0, #255	; 0xff
 8000bf6:	f7ff ff5b 	bl	8000ab0 <SPI_TxByte>

  PowerFlag = 1;
 8000bfa:	4b03      	ldr	r3, [pc, #12]	; (8000c08 <SD_PowerOn+0x94>)
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	701a      	strb	r2, [r3, #0]
}
 8000c00:	bf00      	nop
 8000c02:	3718      	adds	r7, #24
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	2000017e 	.word	0x2000017e

08000c0c <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8000c10:	4b03      	ldr	r3, [pc, #12]	; (8000c20 <SD_PowerOff+0x14>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	701a      	strb	r2, [r3, #0]
}
 8000c16:	bf00      	nop
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	2000017e 	.word	0x2000017e

08000c24 <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <SD_CheckPower+0x14>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	2000017e 	.word	0x2000017e

08000c3c <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
 8000c44:	6039      	str	r1, [r7, #0]
  uint8_t token;

  /* 100ms 타이머 */
  Timer1 = 10;
 8000c46:	4b17      	ldr	r3, [pc, #92]	; (8000ca4 <SD_RxDataBlock+0x68>)
 8000c48:	220a      	movs	r2, #10
 8000c4a:	701a      	strb	r2, [r3, #0]

  /* 응답 대기 */
  do
  {
    token = SPI_RxByte();
 8000c4c:	f7ff ff4a 	bl	8000ae4 <SPI_RxByte>
 8000c50:	4603      	mov	r3, r0
 8000c52:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8000c54:	7bfb      	ldrb	r3, [r7, #15]
 8000c56:	2bff      	cmp	r3, #255	; 0xff
 8000c58:	d104      	bne.n	8000c64 <SD_RxDataBlock+0x28>
 8000c5a:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <SD_RxDataBlock+0x68>)
 8000c5c:	781b      	ldrb	r3, [r3, #0]
 8000c5e:	b2db      	uxtb	r3, r3
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d1f3      	bne.n	8000c4c <SD_RxDataBlock+0x10>

  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 8000c64:	7bfb      	ldrb	r3, [r7, #15]
 8000c66:	2bfe      	cmp	r3, #254	; 0xfe
 8000c68:	d001      	beq.n	8000c6e <SD_RxDataBlock+0x32>
    return FALSE;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	e016      	b.n	8000c9c <SD_RxDataBlock+0x60>

  /* 버퍼에 데이터 수신 */
  do
  {
    SPI_RxBytePtr(buff++);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	1c5a      	adds	r2, r3, #1
 8000c72:	607a      	str	r2, [r7, #4]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff ff53 	bl	8000b20 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	1c5a      	adds	r2, r3, #1
 8000c7e:	607a      	str	r2, [r7, #4]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff ff4d 	bl	8000b20 <SPI_RxBytePtr>
  } while(btr -= 2);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	3b02      	subs	r3, #2
 8000c8a:	603b      	str	r3, [r7, #0]
 8000c8c:	683b      	ldr	r3, [r7, #0]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d1ed      	bne.n	8000c6e <SD_RxDataBlock+0x32>

  SPI_RxByte(); /* CRC 무시 */
 8000c92:	f7ff ff27 	bl	8000ae4 <SPI_RxByte>
  SPI_RxByte();
 8000c96:	f7ff ff25 	bl	8000ae4 <SPI_RxByte>

  return TRUE;
 8000c9a:	2301      	movs	r3, #1
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3710      	adds	r7, #16
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20003490 	.word	0x20003490

08000ca8 <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	737b      	strb	r3, [r7, #13]

  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 8000cb8:	f7ff ff40 	bl	8000b3c <SD_ReadyWait>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2bff      	cmp	r3, #255	; 0xff
 8000cc0:	d001      	beq.n	8000cc6 <SD_TxDataBlock+0x1e>
    return FALSE;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e040      	b.n	8000d48 <SD_TxDataBlock+0xa0>

  /* 토큰 전송 */
  SPI_TxByte(token);
 8000cc6:	78fb      	ldrb	r3, [r7, #3]
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f7ff fef1 	bl	8000ab0 <SPI_TxByte>

  /* 데이터 토큰인 경우 */
  if (token != 0xFD)
 8000cce:	78fb      	ldrb	r3, [r7, #3]
 8000cd0:	2bfd      	cmp	r3, #253	; 0xfd
 8000cd2:	d031      	beq.n	8000d38 <SD_TxDataBlock+0x90>
  {
    wc = 0;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	73bb      	strb	r3, [r7, #14]

    /* 512 바이트 데이터 전송 */
    do
    {
      SPI_TxByte(*buff++);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	1c5a      	adds	r2, r3, #1
 8000cdc:	607a      	str	r2, [r7, #4]
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff fee5 	bl	8000ab0 <SPI_TxByte>
      SPI_TxByte(*buff++);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	1c5a      	adds	r2, r3, #1
 8000cea:	607a      	str	r2, [r7, #4]
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fede 	bl	8000ab0 <SPI_TxByte>
    } while (--wc);
 8000cf4:	7bbb      	ldrb	r3, [r7, #14]
 8000cf6:	3b01      	subs	r3, #1
 8000cf8:	73bb      	strb	r3, [r7, #14]
 8000cfa:	7bbb      	ldrb	r3, [r7, #14]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d1eb      	bne.n	8000cd8 <SD_TxDataBlock+0x30>

    SPI_RxByte();       /* CRC 무시 */
 8000d00:	f7ff fef0 	bl	8000ae4 <SPI_RxByte>
    SPI_RxByte();
 8000d04:	f7ff feee 	bl	8000ae4 <SPI_RxByte>

    /* 데이트 응답 수신 */
    while (i <= 64)
 8000d08:	e00b      	b.n	8000d22 <SD_TxDataBlock+0x7a>
    {
      resp = SPI_RxByte();
 8000d0a:	f7ff feeb 	bl	8000ae4 <SPI_RxByte>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	73fb      	strb	r3, [r7, #15]

      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05)
 8000d12:	7bfb      	ldrb	r3, [r7, #15]
 8000d14:	f003 031f 	and.w	r3, r3, #31
 8000d18:	2b05      	cmp	r3, #5
 8000d1a:	d006      	beq.n	8000d2a <SD_TxDataBlock+0x82>
        break;

      i++;
 8000d1c:	7b7b      	ldrb	r3, [r7, #13]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	737b      	strb	r3, [r7, #13]
    while (i <= 64)
 8000d22:	7b7b      	ldrb	r3, [r7, #13]
 8000d24:	2b40      	cmp	r3, #64	; 0x40
 8000d26:	d9f0      	bls.n	8000d0a <SD_TxDataBlock+0x62>
 8000d28:	e000      	b.n	8000d2c <SD_TxDataBlock+0x84>
        break;
 8000d2a:	bf00      	nop
    }

    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 8000d2c:	bf00      	nop
 8000d2e:	f7ff fed9 	bl	8000ae4 <SPI_RxByte>
 8000d32:	4603      	mov	r3, r0
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d0fa      	beq.n	8000d2e <SD_TxDataBlock+0x86>
  }

  if ((resp & 0x1F) == 0x05)
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	f003 031f 	and.w	r3, r3, #31
 8000d3e:	2b05      	cmp	r3, #5
 8000d40:	d101      	bne.n	8000d46 <SD_TxDataBlock+0x9e>
    return TRUE;
 8000d42:	2301      	movs	r3, #1
 8000d44:	e000      	b.n	8000d48 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8000d46:	2300      	movs	r3, #0
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3710      	adds	r7, #16
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	4603      	mov	r3, r0
 8000d58:	6039      	str	r1, [r7, #0]
 8000d5a:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;

  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 8000d5c:	f7ff feee 	bl	8000b3c <SD_ReadyWait>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2bff      	cmp	r3, #255	; 0xff
 8000d64:	d001      	beq.n	8000d6a <SD_SendCmd+0x1a>
    return 0xFF;
 8000d66:	23ff      	movs	r3, #255	; 0xff
 8000d68:	e040      	b.n	8000dec <SD_SendCmd+0x9c>

  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 8000d6a:	79fb      	ldrb	r3, [r7, #7]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff fe9f 	bl	8000ab0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	0e1b      	lsrs	r3, r3, #24
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff fe99 	bl	8000ab0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	0c1b      	lsrs	r3, r3, #16
 8000d82:	b2db      	uxtb	r3, r3
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff fe93 	bl	8000ab0 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	0a1b      	lsrs	r3, r3, #8
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	4618      	mov	r0, r3
 8000d92:	f7ff fe8d 	bl	8000ab0 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff fe88 	bl	8000ab0 <SPI_TxByte>

  /* 명령별 CRC 준비 */
  crc = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8000da4:	79fb      	ldrb	r3, [r7, #7]
 8000da6:	2b40      	cmp	r3, #64	; 0x40
 8000da8:	d101      	bne.n	8000dae <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 8000daa:	2395      	movs	r3, #149	; 0x95
 8000dac:	73fb      	strb	r3, [r7, #15]

  if (cmd == CMD8)
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	2b48      	cmp	r3, #72	; 0x48
 8000db2:	d101      	bne.n	8000db8 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8000db4:	2387      	movs	r3, #135	; 0x87
 8000db6:	73fb      	strb	r3, [r7, #15]

  /* CRC 전송 */
  SPI_TxByte(crc);
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f7ff fe78 	bl	8000ab0 <SPI_TxByte>

  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	2b4c      	cmp	r3, #76	; 0x4c
 8000dc4:	d101      	bne.n	8000dca <SD_SendCmd+0x7a>
    SPI_RxByte();
 8000dc6:	f7ff fe8d 	bl	8000ae4 <SPI_RxByte>

  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10;
 8000dca:	230a      	movs	r3, #10
 8000dcc:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 8000dce:	f7ff fe89 	bl	8000ae4 <SPI_RxByte>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 8000dd6:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	da05      	bge.n	8000dea <SD_SendCmd+0x9a>
 8000dde:	7bbb      	ldrb	r3, [r7, #14]
 8000de0:	3b01      	subs	r3, #1
 8000de2:	73bb      	strb	r3, [r7, #14]
 8000de4:	7bbb      	ldrb	r3, [r7, #14]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d1f1      	bne.n	8000dce <SD_SendCmd+0x7e>

  return res;
 8000dea:	7b7b      	ldrb	r3, [r7, #13]
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3710      	adds	r7, #16
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}

08000df4 <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv)
{
 8000df4:	b590      	push	{r4, r7, lr}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];

  /* 한종류의 드라이브만 지원 */
  if(drv)
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <SD_disk_initialize+0x14>
    return STA_NOINIT;
 8000e04:	2301      	movs	r3, #1
 8000e06:	e0d5      	b.n	8000fb4 <SD_disk_initialize+0x1c0>

  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 8000e08:	4b6c      	ldr	r3, [pc, #432]	; (8000fbc <SD_disk_initialize+0x1c8>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d003      	beq.n	8000e1e <SD_disk_initialize+0x2a>
    return Stat;
 8000e16:	4b69      	ldr	r3, [pc, #420]	; (8000fbc <SD_disk_initialize+0x1c8>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	e0ca      	b.n	8000fb4 <SD_disk_initialize+0x1c0>

  /* SD카드 Power On */
  SD_PowerOn();
 8000e1e:	f7ff fea9 	bl	8000b74 <SD_PowerOn>

  /* SPI 통신을 위해 Chip Select */
  SELECT();
 8000e22:	f7ff fe2d 	bl	8000a80 <SELECT>

  /* SD카드 타입변수 초기화 */
  type = 0;
 8000e26:	2300      	movs	r3, #0
 8000e28:	73bb      	strb	r3, [r7, #14]

  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	2040      	movs	r0, #64	; 0x40
 8000e2e:	f7ff ff8f 	bl	8000d50 <SD_SendCmd>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	f040 80a5 	bne.w	8000f84 <SD_disk_initialize+0x190>
  {
    /* 타이머 1초 설정 */
    Timer1 = 100;
 8000e3a:	4b61      	ldr	r3, [pc, #388]	; (8000fc0 <SD_disk_initialize+0x1cc>)
 8000e3c:	2264      	movs	r2, #100	; 0x64
 8000e3e:	701a      	strb	r2, [r3, #0]

    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000e40:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8000e44:	2048      	movs	r0, #72	; 0x48
 8000e46:	f7ff ff83 	bl	8000d50 <SD_SendCmd>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d158      	bne.n	8000f02 <SD_disk_initialize+0x10e>
    {
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8000e50:	2300      	movs	r3, #0
 8000e52:	73fb      	strb	r3, [r7, #15]
 8000e54:	e00c      	b.n	8000e70 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8000e56:	7bfc      	ldrb	r4, [r7, #15]
 8000e58:	f7ff fe44 	bl	8000ae4 <SPI_RxByte>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	461a      	mov	r2, r3
 8000e60:	f104 0310 	add.w	r3, r4, #16
 8000e64:	443b      	add	r3, r7
 8000e66:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8000e6a:	7bfb      	ldrb	r3, [r7, #15]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	73fb      	strb	r3, [r7, #15]
 8000e70:	7bfb      	ldrb	r3, [r7, #15]
 8000e72:	2b03      	cmp	r3, #3
 8000e74:	d9ef      	bls.n	8000e56 <SD_disk_initialize+0x62>
      }

      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8000e76:	7abb      	ldrb	r3, [r7, #10]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	f040 8083 	bne.w	8000f84 <SD_disk_initialize+0x190>
 8000e7e:	7afb      	ldrb	r3, [r7, #11]
 8000e80:	2baa      	cmp	r3, #170	; 0xaa
 8000e82:	d17f      	bne.n	8000f84 <SD_disk_initialize+0x190>
      {
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8000e84:	2100      	movs	r1, #0
 8000e86:	2077      	movs	r0, #119	; 0x77
 8000e88:	f7ff ff62 	bl	8000d50 <SD_SendCmd>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d807      	bhi.n	8000ea2 <SD_disk_initialize+0xae>
 8000e92:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8000e96:	2069      	movs	r0, #105	; 0x69
 8000e98:	f7ff ff5a 	bl	8000d50 <SD_SendCmd>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d005      	beq.n	8000eae <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 8000ea2:	4b47      	ldr	r3, [pc, #284]	; (8000fc0 <SD_disk_initialize+0x1cc>)
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d1eb      	bne.n	8000e84 <SD_disk_initialize+0x90>
 8000eac:	e000      	b.n	8000eb0 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8000eae:	bf00      	nop

        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000eb0:	4b43      	ldr	r3, [pc, #268]	; (8000fc0 <SD_disk_initialize+0x1cc>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d064      	beq.n	8000f84 <SD_disk_initialize+0x190>
 8000eba:	2100      	movs	r1, #0
 8000ebc:	207a      	movs	r0, #122	; 0x7a
 8000ebe:	f7ff ff47 	bl	8000d50 <SD_SendCmd>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d15d      	bne.n	8000f84 <SD_disk_initialize+0x190>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 8000ec8:	2300      	movs	r3, #0
 8000eca:	73fb      	strb	r3, [r7, #15]
 8000ecc:	e00c      	b.n	8000ee8 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 8000ece:	7bfc      	ldrb	r4, [r7, #15]
 8000ed0:	f7ff fe08 	bl	8000ae4 <SPI_RxByte>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	f104 0310 	add.w	r3, r4, #16
 8000edc:	443b      	add	r3, r7
 8000ede:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 8000ee2:	7bfb      	ldrb	r3, [r7, #15]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	73fb      	strb	r3, [r7, #15]
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
 8000eea:	2b03      	cmp	r3, #3
 8000eec:	d9ef      	bls.n	8000ece <SD_disk_initialize+0xda>
          }

          type = (ocr[0] & 0x40) ? 6 : 2;
 8000eee:	7a3b      	ldrb	r3, [r7, #8]
 8000ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <SD_disk_initialize+0x108>
 8000ef8:	2306      	movs	r3, #6
 8000efa:	e000      	b.n	8000efe <SD_disk_initialize+0x10a>
 8000efc:	2302      	movs	r3, #2
 8000efe:	73bb      	strb	r3, [r7, #14]
 8000f00:	e040      	b.n	8000f84 <SD_disk_initialize+0x190>
      }
    }
    else
    {
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 8000f02:	2100      	movs	r1, #0
 8000f04:	2077      	movs	r0, #119	; 0x77
 8000f06:	f7ff ff23 	bl	8000d50 <SD_SendCmd>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d808      	bhi.n	8000f22 <SD_disk_initialize+0x12e>
 8000f10:	2100      	movs	r1, #0
 8000f12:	2069      	movs	r0, #105	; 0x69
 8000f14:	f7ff ff1c 	bl	8000d50 <SD_SendCmd>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d801      	bhi.n	8000f22 <SD_disk_initialize+0x12e>
 8000f1e:	2302      	movs	r3, #2
 8000f20:	e000      	b.n	8000f24 <SD_disk_initialize+0x130>
 8000f22:	2301      	movs	r3, #1
 8000f24:	73bb      	strb	r3, [r7, #14]

      do {
        if (type == 2)
 8000f26:	7bbb      	ldrb	r3, [r7, #14]
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d10e      	bne.n	8000f4a <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	2077      	movs	r0, #119	; 0x77
 8000f30:	f7ff ff0e 	bl	8000d50 <SD_SendCmd>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d80e      	bhi.n	8000f58 <SD_disk_initialize+0x164>
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	2069      	movs	r0, #105	; 0x69
 8000f3e:	f7ff ff07 	bl	8000d50 <SD_SendCmd>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d107      	bne.n	8000f58 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8000f48:	e00d      	b.n	8000f66 <SD_disk_initialize+0x172>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2041      	movs	r0, #65	; 0x41
 8000f4e:	f7ff feff 	bl	8000d50 <SD_SendCmd>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d005      	beq.n	8000f64 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8000f58:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <SD_disk_initialize+0x1cc>)
 8000f5a:	781b      	ldrb	r3, [r3, #0]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d1e1      	bne.n	8000f26 <SD_disk_initialize+0x132>
 8000f62:	e000      	b.n	8000f66 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8000f64:	bf00      	nop

      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0)
 8000f66:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <SD_disk_initialize+0x1cc>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d007      	beq.n	8000f80 <SD_disk_initialize+0x18c>
 8000f70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f74:	2050      	movs	r0, #80	; 0x50
 8000f76:	f7ff feeb 	bl	8000d50 <SD_SendCmd>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	73bb      	strb	r3, [r7, #14]
      }
    }
  }

  CardType = type;
 8000f84:	4a0f      	ldr	r2, [pc, #60]	; (8000fc4 <SD_disk_initialize+0x1d0>)
 8000f86:	7bbb      	ldrb	r3, [r7, #14]
 8000f88:	7013      	strb	r3, [r2, #0]

  DESELECT();
 8000f8a:	f7ff fd85 	bl	8000a98 <DESELECT>

  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 8000f8e:	f7ff fda9 	bl	8000ae4 <SPI_RxByte>

  if (type)
 8000f92:	7bbb      	ldrb	r3, [r7, #14]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d008      	beq.n	8000faa <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT;
 8000f98:	4b08      	ldr	r3, [pc, #32]	; (8000fbc <SD_disk_initialize+0x1c8>)
 8000f9a:	781b      	ldrb	r3, [r3, #0]
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	f023 0301 	bic.w	r3, r3, #1
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b05      	ldr	r3, [pc, #20]	; (8000fbc <SD_disk_initialize+0x1c8>)
 8000fa6:	701a      	strb	r2, [r3, #0]
 8000fa8:	e001      	b.n	8000fae <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 8000faa:	f7ff fe2f 	bl	8000c0c <SD_PowerOff>
  }

  return Stat;
 8000fae:	4b03      	ldr	r3, [pc, #12]	; (8000fbc <SD_disk_initialize+0x1c8>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	b2db      	uxtb	r3, r3
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd90      	pop	{r4, r7, pc}
 8000fbc:	20000000 	.word	0x20000000
 8000fc0:	20003490 	.word	0x20003490
 8000fc4:	2000017d 	.word	0x2000017d

08000fc8 <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  if (drv)
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <SD_disk_status+0x14>
    return STA_NOINIT;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e002      	b.n	8000fe2 <SD_disk_status+0x1a>

  return Stat;
 8000fdc:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <SD_disk_status+0x28>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	20000000 	.word	0x20000000

08000ff4 <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60b9      	str	r1, [r7, #8]
 8000ffc:	607a      	str	r2, [r7, #4]
 8000ffe:	603b      	str	r3, [r7, #0]
 8001000:	4603      	mov	r3, r0
 8001002:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d102      	bne.n	8001010 <SD_disk_read+0x1c>
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d101      	bne.n	8001014 <SD_disk_read+0x20>
    return RES_PARERR;
 8001010:	2304      	movs	r3, #4
 8001012:	e051      	b.n	80010b8 <SD_disk_read+0xc4>

  if (Stat & STA_NOINIT)
 8001014:	4b2a      	ldr	r3, [pc, #168]	; (80010c0 <SD_disk_read+0xcc>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	f003 0301 	and.w	r3, r3, #1
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SD_disk_read+0x32>
    return RES_NOTRDY;
 8001022:	2303      	movs	r3, #3
 8001024:	e048      	b.n	80010b8 <SD_disk_read+0xc4>

  if (!(CardType & 4))
 8001026:	4b27      	ldr	r3, [pc, #156]	; (80010c4 <SD_disk_read+0xd0>)
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	f003 0304 	and.w	r3, r3, #4
 800102e:	2b00      	cmp	r3, #0
 8001030:	d102      	bne.n	8001038 <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	025b      	lsls	r3, r3, #9
 8001036:	607b      	str	r3, [r7, #4]

  SELECT();
 8001038:	f7ff fd22 	bl	8000a80 <SELECT>

  if (count == 1)
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	2b01      	cmp	r3, #1
 8001040:	d111      	bne.n	8001066 <SD_disk_read+0x72>
  {
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	2051      	movs	r0, #81	; 0x51
 8001046:	f7ff fe83 	bl	8000d50 <SD_SendCmd>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d129      	bne.n	80010a4 <SD_disk_read+0xb0>
 8001050:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001054:	68b8      	ldr	r0, [r7, #8]
 8001056:	f7ff fdf1 	bl	8000c3c <SD_RxDataBlock>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d021      	beq.n	80010a4 <SD_disk_read+0xb0>
      count = 0;
 8001060:	2300      	movs	r3, #0
 8001062:	603b      	str	r3, [r7, #0]
 8001064:	e01e      	b.n	80010a4 <SD_disk_read+0xb0>
  }
  else
  {
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0)
 8001066:	6879      	ldr	r1, [r7, #4]
 8001068:	2052      	movs	r0, #82	; 0x52
 800106a:	f7ff fe71 	bl	8000d50 <SD_SendCmd>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d117      	bne.n	80010a4 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001074:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001078:	68b8      	ldr	r0, [r7, #8]
 800107a:	f7ff fddf 	bl	8000c3c <SD_RxDataBlock>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d00a      	beq.n	800109a <SD_disk_read+0xa6>
          break;

        buff += 512;
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800108a:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	3b01      	subs	r3, #1
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1ed      	bne.n	8001074 <SD_disk_read+0x80>
 8001098:	e000      	b.n	800109c <SD_disk_read+0xa8>
          break;
 800109a:	bf00      	nop

      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0);
 800109c:	2100      	movs	r1, #0
 800109e:	204c      	movs	r0, #76	; 0x4c
 80010a0:	f7ff fe56 	bl	8000d50 <SD_SendCmd>
    }
  }

  DESELECT();
 80010a4:	f7ff fcf8 	bl	8000a98 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 80010a8:	f7ff fd1c 	bl	8000ae4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	bf14      	ite	ne
 80010b2:	2301      	movne	r3, #1
 80010b4:	2300      	moveq	r3, #0
 80010b6:	b2db      	uxtb	r3, r3
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	20000000 	.word	0x20000000
 80010c4:	2000017d 	.word	0x2000017d

080010c8 <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	607a      	str	r2, [r7, #4]
 80010d2:	603b      	str	r3, [r7, #0]
 80010d4:	4603      	mov	r3, r0
 80010d6:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80010d8:	7bfb      	ldrb	r3, [r7, #15]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d102      	bne.n	80010e4 <SD_disk_write+0x1c>
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d101      	bne.n	80010e8 <SD_disk_write+0x20>
    return RES_PARERR;
 80010e4:	2304      	movs	r3, #4
 80010e6:	e06b      	b.n	80011c0 <SD_disk_write+0xf8>

  if (Stat & STA_NOINIT)
 80010e8:	4b37      	ldr	r3, [pc, #220]	; (80011c8 <SD_disk_write+0x100>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d001      	beq.n	80010fa <SD_disk_write+0x32>
    return RES_NOTRDY;
 80010f6:	2303      	movs	r3, #3
 80010f8:	e062      	b.n	80011c0 <SD_disk_write+0xf8>

  if (Stat & STA_PROTECT)
 80010fa:	4b33      	ldr	r3, [pc, #204]	; (80011c8 <SD_disk_write+0x100>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	f003 0304 	and.w	r3, r3, #4
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <SD_disk_write+0x44>
    return RES_WRPRT;
 8001108:	2302      	movs	r3, #2
 800110a:	e059      	b.n	80011c0 <SD_disk_write+0xf8>

  if (!(CardType & 4))
 800110c:	4b2f      	ldr	r3, [pc, #188]	; (80011cc <SD_disk_write+0x104>)
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	f003 0304 	and.w	r3, r3, #4
 8001114:	2b00      	cmp	r3, #0
 8001116:	d102      	bne.n	800111e <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	025b      	lsls	r3, r3, #9
 800111c:	607b      	str	r3, [r7, #4]

  SELECT();
 800111e:	f7ff fcaf 	bl	8000a80 <SELECT>

  if (count == 1)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d110      	bne.n	800114a <SD_disk_write+0x82>
  {
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001128:	6879      	ldr	r1, [r7, #4]
 800112a:	2058      	movs	r0, #88	; 0x58
 800112c:	f7ff fe10 	bl	8000d50 <SD_SendCmd>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d13a      	bne.n	80011ac <SD_disk_write+0xe4>
 8001136:	21fe      	movs	r1, #254	; 0xfe
 8001138:	68b8      	ldr	r0, [r7, #8]
 800113a:	f7ff fdb5 	bl	8000ca8 <SD_TxDataBlock>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d033      	beq.n	80011ac <SD_disk_write+0xe4>
      count = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	e030      	b.n	80011ac <SD_disk_write+0xe4>
  }
  else
  {
    /* 다중 블록 쓰기 */
    if (CardType & 2)
 800114a:	4b20      	ldr	r3, [pc, #128]	; (80011cc <SD_disk_write+0x104>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	f003 0302 	and.w	r3, r3, #2
 8001152:	2b00      	cmp	r3, #0
 8001154:	d007      	beq.n	8001166 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001156:	2100      	movs	r1, #0
 8001158:	2077      	movs	r0, #119	; 0x77
 800115a:	f7ff fdf9 	bl	8000d50 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800115e:	6839      	ldr	r1, [r7, #0]
 8001160:	2057      	movs	r0, #87	; 0x57
 8001162:	f7ff fdf5 	bl	8000d50 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8001166:	6879      	ldr	r1, [r7, #4]
 8001168:	2059      	movs	r0, #89	; 0x59
 800116a:	f7ff fdf1 	bl	8000d50 <SD_SendCmd>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d11b      	bne.n	80011ac <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8001174:	21fc      	movs	r1, #252	; 0xfc
 8001176:	68b8      	ldr	r0, [r7, #8]
 8001178:	f7ff fd96 	bl	8000ca8 <SD_TxDataBlock>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d00a      	beq.n	8001198 <SD_disk_write+0xd0>
          break;

        buff += 512;
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001188:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	3b01      	subs	r3, #1
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1ee      	bne.n	8001174 <SD_disk_write+0xac>
 8001196:	e000      	b.n	800119a <SD_disk_write+0xd2>
          break;
 8001198:	bf00      	nop

      if(!SD_TxDataBlock(0, 0xFD))
 800119a:	21fd      	movs	r1, #253	; 0xfd
 800119c:	2000      	movs	r0, #0
 800119e:	f7ff fd83 	bl	8000ca8 <SD_TxDataBlock>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d101      	bne.n	80011ac <SD_disk_write+0xe4>
      {
        count = 1;
 80011a8:	2301      	movs	r3, #1
 80011aa:	603b      	str	r3, [r7, #0]
      }
    }
  }

  DESELECT();
 80011ac:	f7ff fc74 	bl	8000a98 <DESELECT>
  SPI_RxByte();
 80011b0:	f7ff fc98 	bl	8000ae4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	bf14      	ite	ne
 80011ba:	2301      	movne	r3, #1
 80011bc:	2300      	moveq	r3, #0
 80011be:	b2db      	uxtb	r3, r3
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	20000000 	.word	0x20000000
 80011cc:	2000017d 	.word	0x2000017d

080011d0 <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 80011d0:	b590      	push	{r4, r7, lr}
 80011d2:	b08b      	sub	sp, #44	; 0x2c
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	603a      	str	r2, [r7, #0]
 80011da:	71fb      	strb	r3, [r7, #7]
 80011dc:	460b      	mov	r3, r1
 80011de:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	623b      	str	r3, [r7, #32]
  WORD csize;

  if (drv)
 80011e4:	79fb      	ldrb	r3, [r7, #7]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d001      	beq.n	80011ee <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 80011ea:	2304      	movs	r3, #4
 80011ec:	e11b      	b.n	8001426 <SD_disk_ioctl+0x256>

  res = RES_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (ctrl == CTRL_POWER)
 80011f4:	79bb      	ldrb	r3, [r7, #6]
 80011f6:	2b05      	cmp	r3, #5
 80011f8:	d129      	bne.n	800124e <SD_disk_ioctl+0x7e>
  {
    switch (*ptr)
 80011fa:	6a3b      	ldr	r3, [r7, #32]
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d017      	beq.n	8001232 <SD_disk_ioctl+0x62>
 8001202:	2b02      	cmp	r3, #2
 8001204:	dc1f      	bgt.n	8001246 <SD_disk_ioctl+0x76>
 8001206:	2b00      	cmp	r3, #0
 8001208:	d002      	beq.n	8001210 <SD_disk_ioctl+0x40>
 800120a:	2b01      	cmp	r3, #1
 800120c:	d00b      	beq.n	8001226 <SD_disk_ioctl+0x56>
 800120e:	e01a      	b.n	8001246 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 8001210:	f7ff fd08 	bl	8000c24 <SD_CheckPower>
 8001214:	4603      	mov	r3, r0
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 800121a:	f7ff fcf7 	bl	8000c0c <SD_PowerOff>
      res = RES_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001224:	e0fd      	b.n	8001422 <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 8001226:	f7ff fca5 	bl	8000b74 <SD_PowerOn>
      res = RES_OK;
 800122a:	2300      	movs	r3, #0
 800122c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001230:	e0f7      	b.n	8001422 <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8001232:	6a3b      	ldr	r3, [r7, #32]
 8001234:	1c5c      	adds	r4, r3, #1
 8001236:	f7ff fcf5 	bl	8000c24 <SD_CheckPower>
 800123a:	4603      	mov	r3, r0
 800123c:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 800123e:	2300      	movs	r3, #0
 8001240:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001244:	e0ed      	b.n	8001422 <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 8001246:	2304      	movs	r3, #4
 8001248:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800124c:	e0e9      	b.n	8001422 <SD_disk_ioctl+0x252>
    }
  }
  else
  {
    if (Stat & STA_NOINIT)
 800124e:	4b78      	ldr	r3, [pc, #480]	; (8001430 <SD_disk_ioctl+0x260>)
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b2db      	uxtb	r3, r3
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 800125c:	2303      	movs	r3, #3
 800125e:	e0e2      	b.n	8001426 <SD_disk_ioctl+0x256>

    SELECT();
 8001260:	f7ff fc0e 	bl	8000a80 <SELECT>

    switch (ctrl)
 8001264:	79bb      	ldrb	r3, [r7, #6]
 8001266:	2b0d      	cmp	r3, #13
 8001268:	f200 80cc 	bhi.w	8001404 <SD_disk_ioctl+0x234>
 800126c:	a201      	add	r2, pc, #4	; (adr r2, 8001274 <SD_disk_ioctl+0xa4>)
 800126e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001272:	bf00      	nop
 8001274:	0800136f 	.word	0x0800136f
 8001278:	080012ad 	.word	0x080012ad
 800127c:	0800135f 	.word	0x0800135f
 8001280:	08001405 	.word	0x08001405
 8001284:	08001405 	.word	0x08001405
 8001288:	08001405 	.word	0x08001405
 800128c:	08001405 	.word	0x08001405
 8001290:	08001405 	.word	0x08001405
 8001294:	08001405 	.word	0x08001405
 8001298:	08001405 	.word	0x08001405
 800129c:	08001405 	.word	0x08001405
 80012a0:	08001381 	.word	0x08001381
 80012a4:	080013a5 	.word	0x080013a5
 80012a8:	080013c9 	.word	0x080013c9
    {
    case GET_SECTOR_COUNT:
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 80012ac:	2100      	movs	r1, #0
 80012ae:	2049      	movs	r0, #73	; 0x49
 80012b0:	f7ff fd4e 	bl	8000d50 <SD_SendCmd>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	f040 80a8 	bne.w	800140c <SD_disk_ioctl+0x23c>
 80012bc:	f107 030c 	add.w	r3, r7, #12
 80012c0:	2110      	movs	r1, #16
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fcba 	bl	8000c3c <SD_RxDataBlock>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f000 809e 	beq.w	800140c <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1)
 80012d0:	7b3b      	ldrb	r3, [r7, #12]
 80012d2:	099b      	lsrs	r3, r3, #6
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d10e      	bne.n	80012f8 <SD_disk_ioctl+0x128>
        {
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80012da:	7d7b      	ldrb	r3, [r7, #21]
 80012dc:	b29a      	uxth	r2, r3
 80012de:	7d3b      	ldrb	r3, [r7, #20]
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	021b      	lsls	r3, r3, #8
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	4413      	add	r3, r2
 80012e8:	b29b      	uxth	r3, r3
 80012ea:	3301      	adds	r3, #1
 80012ec:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80012ee:	8bfb      	ldrh	r3, [r7, #30]
 80012f0:	029a      	lsls	r2, r3, #10
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	e02e      	b.n	8001356 <SD_disk_ioctl+0x186>
        }
        else
        {
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80012f8:	7c7b      	ldrb	r3, [r7, #17]
 80012fa:	f003 030f 	and.w	r3, r3, #15
 80012fe:	b2da      	uxtb	r2, r3
 8001300:	7dbb      	ldrb	r3, [r7, #22]
 8001302:	09db      	lsrs	r3, r3, #7
 8001304:	b2db      	uxtb	r3, r3
 8001306:	4413      	add	r3, r2
 8001308:	b2da      	uxtb	r2, r3
 800130a:	7d7b      	ldrb	r3, [r7, #21]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	b2db      	uxtb	r3, r3
 8001310:	f003 0306 	and.w	r3, r3, #6
 8001314:	b2db      	uxtb	r3, r3
 8001316:	4413      	add	r3, r2
 8001318:	b2db      	uxtb	r3, r3
 800131a:	3302      	adds	r3, #2
 800131c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001320:	7d3b      	ldrb	r3, [r7, #20]
 8001322:	099b      	lsrs	r3, r3, #6
 8001324:	b2db      	uxtb	r3, r3
 8001326:	b29a      	uxth	r2, r3
 8001328:	7cfb      	ldrb	r3, [r7, #19]
 800132a:	b29b      	uxth	r3, r3
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	b29b      	uxth	r3, r3
 8001330:	4413      	add	r3, r2
 8001332:	b29a      	uxth	r2, r3
 8001334:	7cbb      	ldrb	r3, [r7, #18]
 8001336:	029b      	lsls	r3, r3, #10
 8001338:	b29b      	uxth	r3, r3
 800133a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800133e:	b29b      	uxth	r3, r3
 8001340:	4413      	add	r3, r2
 8001342:	b29b      	uxth	r3, r3
 8001344:	3301      	adds	r3, #1
 8001346:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001348:	8bfa      	ldrh	r2, [r7, #30]
 800134a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800134e:	3b09      	subs	r3, #9
 8001350:	409a      	lsls	r2, r3
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	601a      	str	r2, [r3, #0]
        }

        res = RES_OK;
 8001356:	2300      	movs	r3, #0
 8001358:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 800135c:	e056      	b.n	800140c <SD_disk_ioctl+0x23c>

    case GET_SECTOR_SIZE:
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001364:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800136c:	e055      	b.n	800141a <SD_disk_ioctl+0x24a>

    case CTRL_SYNC:
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 800136e:	f7ff fbe5 	bl	8000b3c <SD_ReadyWait>
 8001372:	4603      	mov	r3, r0
 8001374:	2bff      	cmp	r3, #255	; 0xff
 8001376:	d14b      	bne.n	8001410 <SD_disk_ioctl+0x240>
        res = RES_OK;
 8001378:	2300      	movs	r3, #0
 800137a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800137e:	e047      	b.n	8001410 <SD_disk_ioctl+0x240>

    case MMC_GET_CSD:
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001380:	2100      	movs	r1, #0
 8001382:	2049      	movs	r0, #73	; 0x49
 8001384:	f7ff fce4 	bl	8000d50 <SD_SendCmd>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d142      	bne.n	8001414 <SD_disk_ioctl+0x244>
 800138e:	2110      	movs	r1, #16
 8001390:	6a38      	ldr	r0, [r7, #32]
 8001392:	f7ff fc53 	bl	8000c3c <SD_RxDataBlock>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d03b      	beq.n	8001414 <SD_disk_ioctl+0x244>
        res = RES_OK;
 800139c:	2300      	movs	r3, #0
 800139e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80013a2:	e037      	b.n	8001414 <SD_disk_ioctl+0x244>

    case MMC_GET_CID:
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80013a4:	2100      	movs	r1, #0
 80013a6:	204a      	movs	r0, #74	; 0x4a
 80013a8:	f7ff fcd2 	bl	8000d50 <SD_SendCmd>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d132      	bne.n	8001418 <SD_disk_ioctl+0x248>
 80013b2:	2110      	movs	r1, #16
 80013b4:	6a38      	ldr	r0, [r7, #32]
 80013b6:	f7ff fc41 	bl	8000c3c <SD_RxDataBlock>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d02b      	beq.n	8001418 <SD_disk_ioctl+0x248>
        res = RES_OK;
 80013c0:	2300      	movs	r3, #0
 80013c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80013c6:	e027      	b.n	8001418 <SD_disk_ioctl+0x248>

    case MMC_GET_OCR:
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0)
 80013c8:	2100      	movs	r1, #0
 80013ca:	207a      	movs	r0, #122	; 0x7a
 80013cc:	f7ff fcc0 	bl	8000d50 <SD_SendCmd>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d116      	bne.n	8001404 <SD_disk_ioctl+0x234>
      {
        for (n = 0; n < 4; n++)
 80013d6:	2300      	movs	r3, #0
 80013d8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80013dc:	e00b      	b.n	80013f6 <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 80013de:	6a3c      	ldr	r4, [r7, #32]
 80013e0:	1c63      	adds	r3, r4, #1
 80013e2:	623b      	str	r3, [r7, #32]
 80013e4:	f7ff fb7e 	bl	8000ae4 <SPI_RxByte>
 80013e8:	4603      	mov	r3, r0
 80013ea:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 80013ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013f0:	3301      	adds	r3, #1
 80013f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80013f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80013fa:	2b03      	cmp	r3, #3
 80013fc:	d9ef      	bls.n	80013de <SD_disk_ioctl+0x20e>
        }

        res = RES_OK;
 80013fe:	2300      	movs	r3, #0
 8001400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }

    default:
      res = RES_PARERR;
 8001404:	2304      	movs	r3, #4
 8001406:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800140a:	e006      	b.n	800141a <SD_disk_ioctl+0x24a>
      break;
 800140c:	bf00      	nop
 800140e:	e004      	b.n	800141a <SD_disk_ioctl+0x24a>
      break;
 8001410:	bf00      	nop
 8001412:	e002      	b.n	800141a <SD_disk_ioctl+0x24a>
      break;
 8001414:	bf00      	nop
 8001416:	e000      	b.n	800141a <SD_disk_ioctl+0x24a>
      break;
 8001418:	bf00      	nop
    }

    DESELECT();
 800141a:	f7ff fb3d 	bl	8000a98 <DESELECT>
    SPI_RxByte();
 800141e:	f7ff fb61 	bl	8000ae4 <SPI_RxByte>
  }

  return res;
 8001422:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001426:	4618      	mov	r0, r3
 8001428:	372c      	adds	r7, #44	; 0x2c
 800142a:	46bd      	mov	sp, r7
 800142c:	bd90      	pop	{r4, r7, pc}
 800142e:	bf00      	nop
 8001430:	20000000 	.word	0x20000000

08001434 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4a07      	ldr	r2, [pc, #28]	; (8001460 <vApplicationGetIdleTaskMemory+0x2c>)
 8001444:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	4a06      	ldr	r2, [pc, #24]	; (8001464 <vApplicationGetIdleTaskMemory+0x30>)
 800144a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2280      	movs	r2, #128	; 0x80
 8001450:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001452:	bf00      	nop
 8001454:	3714      	adds	r7, #20
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000180 	.word	0x20000180
 8001464:	20000234 	.word	0x20000234

08001468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001468:	b5b0      	push	{r4, r5, r7, lr}
 800146a:	b0a8      	sub	sp, #160	; 0xa0
 800146c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800146e:	f001 ff99 	bl	80033a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001472:	f000 f8a1 	bl	80015b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001476:	f000 fb77 	bl	8001b68 <MX_GPIO_Init>
  MX_DMA_Init();
 800147a:	f000 fb17 	bl	8001aac <MX_DMA_Init>
  MX_ETH_Init();
 800147e:	f000 f90b 	bl	8001698 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001482:	f000 fabb 	bl	80019fc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001486:	f000 fae3 	bl	8001a50 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM1_Init();
 800148a:	f000 f9c9 	bl	8001820 <MX_TIM1_Init>
  MX_I2C2_Init();
 800148e:	f000 f951 	bl	8001734 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001492:	f000 f98f 	bl	80017b4 <MX_SPI1_Init>
  MX_FATFS_Init();
 8001496:	f008 f8df 	bl	8009658 <MX_FATFS_Init>
  MX_TIM3_Init();
 800149a:	f000 fa61 	bl	8001960 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 800149e:	4839      	ldr	r0, [pc, #228]	; (8001584 <main+0x11c>)
 80014a0:	f005 fb56 	bl	8006b50 <HAL_TIM_Base_Start>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 16, uint16_t);
 80014a4:	4b38      	ldr	r3, [pc, #224]	; (8001588 <main+0x120>)
 80014a6:	f107 0490 	add.w	r4, r7, #144	; 0x90
 80014aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80014b0:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f00b f941 	bl	800c73e <osMessageCreate>
 80014bc:	4603      	mov	r3, r0
 80014be:	4a33      	ldr	r2, [pc, #204]	; (800158c <main+0x124>)
 80014c0:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of RTC_Task */
  osThreadDef(RTC_Task, Start_RTC, osPriorityAboveNormal, 0, 256);
 80014c2:	4b33      	ldr	r3, [pc, #204]	; (8001590 <main+0x128>)
 80014c4:	f107 0474 	add.w	r4, r7, #116	; 0x74
 80014c8:	461d      	mov	r5, r3
 80014ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014d2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  RTC_TaskHandle = osThreadCreate(osThread(RTC_Task), NULL);
 80014d6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014da:	2100      	movs	r1, #0
 80014dc:	4618      	mov	r0, r3
 80014de:	f00b f805 	bl	800c4ec <osThreadCreate>
 80014e2:	4603      	mov	r3, r0
 80014e4:	4a2b      	ldr	r2, [pc, #172]	; (8001594 <main+0x12c>)
 80014e6:	6013      	str	r3, [r2, #0]

  /* definition and creation of UART_LEDTask */
  osThreadDef(UART_LEDTask, Start_UART_LED, osPriorityNormal, 0, 256);
 80014e8:	4b2b      	ldr	r3, [pc, #172]	; (8001598 <main+0x130>)
 80014ea:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80014ee:	461d      	mov	r5, r3
 80014f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014f4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014f8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  UART_LEDTaskHandle = osThreadCreate(osThread(UART_LEDTask), NULL);
 80014fc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001500:	2100      	movs	r1, #0
 8001502:	4618      	mov	r0, r3
 8001504:	f00a fff2 	bl	800c4ec <osThreadCreate>
 8001508:	4603      	mov	r3, r0
 800150a:	4a24      	ldr	r2, [pc, #144]	; (800159c <main+0x134>)
 800150c:	6013      	str	r3, [r2, #0]

  /* definition and creation of DataLogging_Tas */
  osThreadDef(DataLogging_Tas, Start_DataLogging, osPriorityNormal, 0, 256);
 800150e:	4b24      	ldr	r3, [pc, #144]	; (80015a0 <main+0x138>)
 8001510:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001514:	461d      	mov	r5, r3
 8001516:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001518:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800151a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800151e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DataLogging_TasHandle = osThreadCreate(osThread(DataLogging_Tas), NULL);
 8001522:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001526:	2100      	movs	r1, #0
 8001528:	4618      	mov	r0, r3
 800152a:	f00a ffdf 	bl	800c4ec <osThreadCreate>
 800152e:	4603      	mov	r3, r0
 8001530:	4a1c      	ldr	r2, [pc, #112]	; (80015a4 <main+0x13c>)
 8001532:	6013      	str	r3, [r2, #0]

  /* definition and creation of FanControl_Task */
  osThreadDef(FanControl_Task, Start_FanControl, osPriorityBelowNormal, 0, 128);
 8001534:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <main+0x140>)
 8001536:	f107 0420 	add.w	r4, r7, #32
 800153a:	461d      	mov	r5, r3
 800153c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800153e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001540:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001544:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  FanControl_TaskHandle = osThreadCreate(osThread(FanControl_Task), NULL);
 8001548:	f107 0320 	add.w	r3, r7, #32
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f00a ffcc 	bl	800c4ec <osThreadCreate>
 8001554:	4603      	mov	r3, r0
 8001556:	4a15      	ldr	r2, [pc, #84]	; (80015ac <main+0x144>)
 8001558:	6013      	str	r3, [r2, #0]

  /* definition and creation of TempReading_Tas */
  osThreadDef(TempReading_Tas, Start_Temp, osPriorityHigh, 0, 128);
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <main+0x148>)
 800155c:	1d3c      	adds	r4, r7, #4
 800155e:	461d      	mov	r5, r3
 8001560:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001562:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001564:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001568:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TempReading_TasHandle = osThreadCreate(osThread(TempReading_Tas), NULL);
 800156c:	1d3b      	adds	r3, r7, #4
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f00a ffbb 	bl	800c4ec <osThreadCreate>
 8001576:	4603      	mov	r3, r0
 8001578:	4a0e      	ldr	r2, [pc, #56]	; (80015b4 <main+0x14c>)
 800157a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800157c:	f00a ffaf 	bl	800c4de <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001580:	e7fe      	b.n	8001580 <main+0x118>
 8001582:	bf00      	nop
 8001584:	20000888 	.word	0x20000888
 8001588:	0800f794 	.word	0x0800f794
 800158c:	20000f9c 	.word	0x20000f9c
 8001590:	0800f7a4 	.word	0x0800f7a4
 8001594:	20000f88 	.word	0x20000f88
 8001598:	0800f7c0 	.word	0x0800f7c0
 800159c:	20000f8c 	.word	0x20000f8c
 80015a0:	0800f7dc 	.word	0x0800f7dc
 80015a4:	20000f90 	.word	0x20000f90
 80015a8:	0800f7f8 	.word	0x0800f7f8
 80015ac:	20000f94 	.word	0x20000f94
 80015b0:	0800f814 	.word	0x0800f814
 80015b4:	20000f98 	.word	0x20000f98

080015b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b094      	sub	sp, #80	; 0x50
 80015bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015be:	f107 0320 	add.w	r3, r7, #32
 80015c2:	2230      	movs	r2, #48	; 0x30
 80015c4:	2100      	movs	r1, #0
 80015c6:	4618      	mov	r0, r3
 80015c8:	f00d fbe2 	bl	800ed90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015cc:	f107 030c 	add.w	r3, r7, #12
 80015d0:	2200      	movs	r2, #0
 80015d2:	601a      	str	r2, [r3, #0]
 80015d4:	605a      	str	r2, [r3, #4]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	60da      	str	r2, [r3, #12]
 80015da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015dc:	2300      	movs	r3, #0
 80015de:	60bb      	str	r3, [r7, #8]
 80015e0:	4b2b      	ldr	r3, [pc, #172]	; (8001690 <SystemClock_Config+0xd8>)
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	4a2a      	ldr	r2, [pc, #168]	; (8001690 <SystemClock_Config+0xd8>)
 80015e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015ea:	6413      	str	r3, [r2, #64]	; 0x40
 80015ec:	4b28      	ldr	r3, [pc, #160]	; (8001690 <SystemClock_Config+0xd8>)
 80015ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015f4:	60bb      	str	r3, [r7, #8]
 80015f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015f8:	2300      	movs	r3, #0
 80015fa:	607b      	str	r3, [r7, #4]
 80015fc:	4b25      	ldr	r3, [pc, #148]	; (8001694 <SystemClock_Config+0xdc>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a24      	ldr	r2, [pc, #144]	; (8001694 <SystemClock_Config+0xdc>)
 8001602:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001606:	6013      	str	r3, [r2, #0]
 8001608:	4b22      	ldr	r3, [pc, #136]	; (8001694 <SystemClock_Config+0xdc>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001610:	607b      	str	r3, [r7, #4]
 8001612:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001614:	2301      	movs	r3, #1
 8001616:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001618:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800161c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800161e:	2302      	movs	r3, #2
 8001620:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001622:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001626:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001628:	2304      	movs	r3, #4
 800162a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800162c:	23a8      	movs	r3, #168	; 0xa8
 800162e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001630:	2302      	movs	r3, #2
 8001632:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001634:	2307      	movs	r3, #7
 8001636:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001638:	f107 0320 	add.w	r3, r7, #32
 800163c:	4618      	mov	r0, r3
 800163e:	f004 f8c5 	bl	80057cc <HAL_RCC_OscConfig>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001648:	f000 fddd 	bl	8002206 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800164c:	230f      	movs	r3, #15
 800164e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001650:	2302      	movs	r3, #2
 8001652:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001658:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800165c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800165e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001662:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001664:	f107 030c 	add.w	r3, r7, #12
 8001668:	2105      	movs	r1, #5
 800166a:	4618      	mov	r0, r3
 800166c:	f004 fb26 	bl	8005cbc <HAL_RCC_ClockConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001676:	f000 fdc6 	bl	8002206 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_2);
 800167a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800167e:	2100      	movs	r1, #0
 8001680:	2001      	movs	r0, #1
 8001682:	f004 fc01 	bl	8005e88 <HAL_RCC_MCOConfig>
}
 8001686:	bf00      	nop
 8001688:	3750      	adds	r7, #80	; 0x50
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40023800 	.word	0x40023800
 8001694:	40007000 	.word	0x40007000

08001698 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800169c:	4b1f      	ldr	r3, [pc, #124]	; (800171c <MX_ETH_Init+0x84>)
 800169e:	4a20      	ldr	r2, [pc, #128]	; (8001720 <MX_ETH_Init+0x88>)
 80016a0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80016a2:	4b20      	ldr	r3, [pc, #128]	; (8001724 <MX_ETH_Init+0x8c>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80016a8:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <MX_ETH_Init+0x8c>)
 80016aa:	2280      	movs	r2, #128	; 0x80
 80016ac:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80016ae:	4b1d      	ldr	r3, [pc, #116]	; (8001724 <MX_ETH_Init+0x8c>)
 80016b0:	22e1      	movs	r2, #225	; 0xe1
 80016b2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80016b4:	4b1b      	ldr	r3, [pc, #108]	; (8001724 <MX_ETH_Init+0x8c>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80016ba:	4b1a      	ldr	r3, [pc, #104]	; (8001724 <MX_ETH_Init+0x8c>)
 80016bc:	2200      	movs	r2, #0
 80016be:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80016c0:	4b18      	ldr	r3, [pc, #96]	; (8001724 <MX_ETH_Init+0x8c>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80016c6:	4b15      	ldr	r3, [pc, #84]	; (800171c <MX_ETH_Init+0x84>)
 80016c8:	4a16      	ldr	r2, [pc, #88]	; (8001724 <MX_ETH_Init+0x8c>)
 80016ca:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80016cc:	4b13      	ldr	r3, [pc, #76]	; (800171c <MX_ETH_Init+0x84>)
 80016ce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80016d2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80016d4:	4b11      	ldr	r3, [pc, #68]	; (800171c <MX_ETH_Init+0x84>)
 80016d6:	4a14      	ldr	r2, [pc, #80]	; (8001728 <MX_ETH_Init+0x90>)
 80016d8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80016da:	4b10      	ldr	r3, [pc, #64]	; (800171c <MX_ETH_Init+0x84>)
 80016dc:	4a13      	ldr	r2, [pc, #76]	; (800172c <MX_ETH_Init+0x94>)
 80016de:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80016e0:	4b0e      	ldr	r3, [pc, #56]	; (800171c <MX_ETH_Init+0x84>)
 80016e2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80016e6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80016e8:	480c      	ldr	r0, [pc, #48]	; (800171c <MX_ETH_Init+0x84>)
 80016ea:	f002 fb6d 	bl	8003dc8 <HAL_ETH_Init>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80016f4:	f000 fd87 	bl	8002206 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80016f8:	2238      	movs	r2, #56	; 0x38
 80016fa:	2100      	movs	r1, #0
 80016fc:	480c      	ldr	r0, [pc, #48]	; (8001730 <MX_ETH_Init+0x98>)
 80016fe:	f00d fb47 	bl	800ed90 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001702:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <MX_ETH_Init+0x98>)
 8001704:	2221      	movs	r2, #33	; 0x21
 8001706:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001708:	4b09      	ldr	r3, [pc, #36]	; (8001730 <MX_ETH_Init+0x98>)
 800170a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800170e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001710:	4b07      	ldr	r3, [pc, #28]	; (8001730 <MX_ETH_Init+0x98>)
 8001712:	2200      	movs	r2, #0
 8001714:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200005ac 	.word	0x200005ac
 8001720:	40028000 	.word	0x40028000
 8001724:	20003440 	.word	0x20003440
 8001728:	2000050c 	.word	0x2000050c
 800172c:	2000046c 	.word	0x2000046c
 8001730:	20000434 	.word	0x20000434

08001734 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001738:	4b1b      	ldr	r3, [pc, #108]	; (80017a8 <MX_I2C2_Init+0x74>)
 800173a:	4a1c      	ldr	r2, [pc, #112]	; (80017ac <MX_I2C2_Init+0x78>)
 800173c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800173e:	4b1a      	ldr	r3, [pc, #104]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001740:	4a1b      	ldr	r2, [pc, #108]	; (80017b0 <MX_I2C2_Init+0x7c>)
 8001742:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001744:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800174a:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <MX_I2C2_Init+0x74>)
 800174c:	2200      	movs	r2, #0
 800174e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001750:	4b15      	ldr	r3, [pc, #84]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001752:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001756:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001758:	4b13      	ldr	r3, [pc, #76]	; (80017a8 <MX_I2C2_Init+0x74>)
 800175a:	2200      	movs	r2, #0
 800175c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800175e:	4b12      	ldr	r3, [pc, #72]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001764:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001766:	2200      	movs	r2, #0
 8001768:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800176a:	4b0f      	ldr	r3, [pc, #60]	; (80017a8 <MX_I2C2_Init+0x74>)
 800176c:	2200      	movs	r2, #0
 800176e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001770:	480d      	ldr	r0, [pc, #52]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001772:	f003 f849 	bl	8004808 <HAL_I2C_Init>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800177c:	f000 fd43 	bl	8002206 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001780:	2100      	movs	r1, #0
 8001782:	4809      	ldr	r0, [pc, #36]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001784:	f003 fe8a 	bl	800549c <HAL_I2CEx_ConfigAnalogFilter>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800178e:	f000 fd3a 	bl	8002206 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001792:	2100      	movs	r1, #0
 8001794:	4804      	ldr	r0, [pc, #16]	; (80017a8 <MX_I2C2_Init+0x74>)
 8001796:	f003 febd 	bl	8005514 <HAL_I2CEx_ConfigDigitalFilter>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80017a0:	f000 fd31 	bl	8002206 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	2000065c 	.word	0x2000065c
 80017ac:	40005800 	.word	0x40005800
 80017b0:	000186a0 	.word	0x000186a0

080017b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80017b8:	4b17      	ldr	r3, [pc, #92]	; (8001818 <MX_SPI1_Init+0x64>)
 80017ba:	4a18      	ldr	r2, [pc, #96]	; (800181c <MX_SPI1_Init+0x68>)
 80017bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80017be:	4b16      	ldr	r3, [pc, #88]	; (8001818 <MX_SPI1_Init+0x64>)
 80017c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80017c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80017c6:	4b14      	ldr	r3, [pc, #80]	; (8001818 <MX_SPI1_Init+0x64>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80017cc:	4b12      	ldr	r3, [pc, #72]	; (8001818 <MX_SPI1_Init+0x64>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80017d2:	4b11      	ldr	r3, [pc, #68]	; (8001818 <MX_SPI1_Init+0x64>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80017d8:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <MX_SPI1_Init+0x64>)
 80017da:	2200      	movs	r2, #0
 80017dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <MX_SPI1_Init+0x64>)
 80017e0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80017e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80017e6:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <MX_SPI1_Init+0x64>)
 80017e8:	2220      	movs	r2, #32
 80017ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017ec:	4b0a      	ldr	r3, [pc, #40]	; (8001818 <MX_SPI1_Init+0x64>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80017f2:	4b09      	ldr	r3, [pc, #36]	; (8001818 <MX_SPI1_Init+0x64>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017f8:	4b07      	ldr	r3, [pc, #28]	; (8001818 <MX_SPI1_Init+0x64>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017fe:	4b06      	ldr	r3, [pc, #24]	; (8001818 <MX_SPI1_Init+0x64>)
 8001800:	220a      	movs	r2, #10
 8001802:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001804:	4804      	ldr	r0, [pc, #16]	; (8001818 <MX_SPI1_Init+0x64>)
 8001806:	f004 fd13 	bl	8006230 <HAL_SPI_Init>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001810:	f000 fcf9 	bl	8002206 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001814:	bf00      	nop
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20000770 	.word	0x20000770
 800181c:	40013000 	.word	0x40013000

08001820 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b096      	sub	sp, #88	; 0x58
 8001824:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001826:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001834:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001838:	2200      	movs	r2, #0
 800183a:	601a      	str	r2, [r3, #0]
 800183c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800183e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001842:	2200      	movs	r2, #0
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	605a      	str	r2, [r3, #4]
 8001848:	609a      	str	r2, [r3, #8]
 800184a:	60da      	str	r2, [r3, #12]
 800184c:	611a      	str	r2, [r3, #16]
 800184e:	615a      	str	r2, [r3, #20]
 8001850:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	2220      	movs	r2, #32
 8001856:	2100      	movs	r1, #0
 8001858:	4618      	mov	r0, r3
 800185a:	f00d fa99 	bl	800ed90 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800185e:	4b3e      	ldr	r3, [pc, #248]	; (8001958 <MX_TIM1_Init+0x138>)
 8001860:	4a3e      	ldr	r2, [pc, #248]	; (800195c <MX_TIM1_Init+0x13c>)
 8001862:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8001864:	4b3c      	ldr	r3, [pc, #240]	; (8001958 <MX_TIM1_Init+0x138>)
 8001866:	22a7      	movs	r2, #167	; 0xa7
 8001868:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800186a:	4b3b      	ldr	r3, [pc, #236]	; (8001958 <MX_TIM1_Init+0x138>)
 800186c:	2200      	movs	r2, #0
 800186e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8001870:	4b39      	ldr	r3, [pc, #228]	; (8001958 <MX_TIM1_Init+0x138>)
 8001872:	2263      	movs	r2, #99	; 0x63
 8001874:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001876:	4b38      	ldr	r3, [pc, #224]	; (8001958 <MX_TIM1_Init+0x138>)
 8001878:	2200      	movs	r2, #0
 800187a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800187c:	4b36      	ldr	r3, [pc, #216]	; (8001958 <MX_TIM1_Init+0x138>)
 800187e:	2200      	movs	r2, #0
 8001880:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001882:	4b35      	ldr	r3, [pc, #212]	; (8001958 <MX_TIM1_Init+0x138>)
 8001884:	2200      	movs	r2, #0
 8001886:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001888:	4833      	ldr	r0, [pc, #204]	; (8001958 <MX_TIM1_Init+0x138>)
 800188a:	f005 f911 	bl	8006ab0 <HAL_TIM_Base_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001894:	f000 fcb7 	bl	8002206 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800189c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800189e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018a2:	4619      	mov	r1, r3
 80018a4:	482c      	ldr	r0, [pc, #176]	; (8001958 <MX_TIM1_Init+0x138>)
 80018a6:	f005 fd17 	bl	80072d8 <HAL_TIM_ConfigClockSource>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d001      	beq.n	80018b4 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80018b0:	f000 fca9 	bl	8002206 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80018b4:	4828      	ldr	r0, [pc, #160]	; (8001958 <MX_TIM1_Init+0x138>)
 80018b6:	f005 fa23 	bl	8006d00 <HAL_TIM_PWM_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80018c0:	f000 fca1 	bl	8002206 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018c4:	2300      	movs	r3, #0
 80018c6:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018c8:	2300      	movs	r3, #0
 80018ca:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018cc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018d0:	4619      	mov	r1, r3
 80018d2:	4821      	ldr	r0, [pc, #132]	; (8001958 <MX_TIM1_Init+0x138>)
 80018d4:	f006 f900 	bl	8007ad8 <HAL_TIMEx_MasterConfigSynchronization>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80018de:	f000 fc92 	bl	8002206 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018e2:	2360      	movs	r3, #96	; 0x60
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018ea:	2300      	movs	r3, #0
 80018ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018ee:	2300      	movs	r3, #0
 80018f0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018f2:	2300      	movs	r3, #0
 80018f4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018f6:	2300      	movs	r3, #0
 80018f8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018fa:	2300      	movs	r3, #0
 80018fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001902:	2200      	movs	r2, #0
 8001904:	4619      	mov	r1, r3
 8001906:	4814      	ldr	r0, [pc, #80]	; (8001958 <MX_TIM1_Init+0x138>)
 8001908:	f005 fc24 	bl	8007154 <HAL_TIM_PWM_ConfigChannel>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001912:	f000 fc78 	bl	8002206 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800191a:	2300      	movs	r3, #0
 800191c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001922:	2300      	movs	r3, #0
 8001924:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800192a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800192e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001930:	2300      	movs	r3, #0
 8001932:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	4619      	mov	r1, r3
 8001938:	4807      	ldr	r0, [pc, #28]	; (8001958 <MX_TIM1_Init+0x138>)
 800193a:	f006 f949 	bl	8007bd0 <HAL_TIMEx_ConfigBreakDeadTime>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001944:	f000 fc5f 	bl	8002206 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001948:	4803      	ldr	r0, [pc, #12]	; (8001958 <MX_TIM1_Init+0x138>)
 800194a:	f001 f9bd 	bl	8002cc8 <HAL_TIM_MspPostInit>

}
 800194e:	bf00      	nop
 8001950:	3758      	adds	r7, #88	; 0x58
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	20000888 	.word	0x20000888
 800195c:	40010000 	.word	0x40010000

08001960 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001966:	f107 0308 	add.w	r3, r7, #8
 800196a:	2200      	movs	r2, #0
 800196c:	601a      	str	r2, [r3, #0]
 800196e:	605a      	str	r2, [r3, #4]
 8001970:	609a      	str	r2, [r3, #8]
 8001972:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001974:	463b      	mov	r3, r7
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800197c:	4b1d      	ldr	r3, [pc, #116]	; (80019f4 <MX_TIM3_Init+0x94>)
 800197e:	4a1e      	ldr	r2, [pc, #120]	; (80019f8 <MX_TIM3_Init+0x98>)
 8001980:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001982:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <MX_TIM3_Init+0x94>)
 8001984:	2253      	movs	r2, #83	; 0x53
 8001986:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001988:	4b1a      	ldr	r3, [pc, #104]	; (80019f4 <MX_TIM3_Init+0x94>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800198e:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <MX_TIM3_Init+0x94>)
 8001990:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001994:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001996:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <MX_TIM3_Init+0x94>)
 8001998:	2200      	movs	r2, #0
 800199a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800199c:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <MX_TIM3_Init+0x94>)
 800199e:	2200      	movs	r2, #0
 80019a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80019a2:	4814      	ldr	r0, [pc, #80]	; (80019f4 <MX_TIM3_Init+0x94>)
 80019a4:	f005 f884 	bl	8006ab0 <HAL_TIM_Base_Init>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80019ae:	f000 fc2a 	bl	8002206 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80019b8:	f107 0308 	add.w	r3, r7, #8
 80019bc:	4619      	mov	r1, r3
 80019be:	480d      	ldr	r0, [pc, #52]	; (80019f4 <MX_TIM3_Init+0x94>)
 80019c0:	f005 fc8a 	bl	80072d8 <HAL_TIM_ConfigClockSource>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80019ca:	f000 fc1c 	bl	8002206 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ce:	2300      	movs	r3, #0
 80019d0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80019d6:	463b      	mov	r3, r7
 80019d8:	4619      	mov	r1, r3
 80019da:	4806      	ldr	r0, [pc, #24]	; (80019f4 <MX_TIM3_Init+0x94>)
 80019dc:	f006 f87c 	bl	8007ad8 <HAL_TIMEx_MasterConfigSynchronization>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80019e6:	f000 fc0e 	bl	8002206 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019ea:	bf00      	nop
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	200008d0 	.word	0x200008d0
 80019f8:	40000400 	.word	0x40000400

080019fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a00:	4b11      	ldr	r3, [pc, #68]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a02:	4a12      	ldr	r2, [pc, #72]	; (8001a4c <MX_USART3_UART_Init+0x50>)
 8001a04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0e:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a14:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a22:	220c      	movs	r2, #12
 8001a24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a32:	4805      	ldr	r0, [pc, #20]	; (8001a48 <MX_USART3_UART_Init+0x4c>)
 8001a34:	f006 f932 	bl	8007c9c <HAL_UART_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a3e:	f000 fbe2 	bl	8002206 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000978 	.word	0x20000978
 8001a4c:	40004800 	.word	0x40004800

08001a50 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001a54:	4b14      	ldr	r3, [pc, #80]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a56:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001a5a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001a5c:	4b12      	ldr	r3, [pc, #72]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a5e:	2204      	movs	r2, #4
 8001a60:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001a62:	4b11      	ldr	r3, [pc, #68]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a64:	2202      	movs	r2, #2
 8001a66:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001a68:	4b0f      	ldr	r3, [pc, #60]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a70:	2202      	movs	r2, #2
 8001a72:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001a74:	4b0c      	ldr	r3, [pc, #48]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001a80:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001a86:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001a94:	f003 fd7d 	bl	8005592 <HAL_PCD_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001a9e:	f000 fbb2 	bl	8002206 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	20000a7c 	.word	0x20000a7c

08001aac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	607b      	str	r3, [r7, #4]
 8001ab6:	4b2b      	ldr	r3, [pc, #172]	; (8001b64 <MX_DMA_Init+0xb8>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	4a2a      	ldr	r2, [pc, #168]	; (8001b64 <MX_DMA_Init+0xb8>)
 8001abc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac2:	4b28      	ldr	r3, [pc, #160]	; (8001b64 <MX_DMA_Init+0xb8>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	603b      	str	r3, [r7, #0]
 8001ad2:	4b24      	ldr	r3, [pc, #144]	; (8001b64 <MX_DMA_Init+0xb8>)
 8001ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad6:	4a23      	ldr	r2, [pc, #140]	; (8001b64 <MX_DMA_Init+0xb8>)
 8001ad8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001adc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ade:	4b21      	ldr	r3, [pc, #132]	; (8001b64 <MX_DMA_Init+0xb8>)
 8001ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ae6:	603b      	str	r3, [r7, #0]
 8001ae8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001aea:	2200      	movs	r2, #0
 8001aec:	2105      	movs	r1, #5
 8001aee:	200c      	movs	r0, #12
 8001af0:	f001 fd32 	bl	8003558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001af4:	200c      	movs	r0, #12
 8001af6:	f001 fd4b 	bl	8003590 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001afa:	2200      	movs	r2, #0
 8001afc:	2105      	movs	r1, #5
 8001afe:	200e      	movs	r0, #14
 8001b00:	f001 fd2a 	bl	8003558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001b04:	200e      	movs	r0, #14
 8001b06:	f001 fd43 	bl	8003590 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	2105      	movs	r1, #5
 8001b0e:	200f      	movs	r0, #15
 8001b10:	f001 fd22 	bl	8003558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001b14:	200f      	movs	r0, #15
 8001b16:	f001 fd3b 	bl	8003590 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	2105      	movs	r1, #5
 8001b1e:	202f      	movs	r0, #47	; 0x2f
 8001b20:	f001 fd1a 	bl	8003558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001b24:	202f      	movs	r0, #47	; 0x2f
 8001b26:	f001 fd33 	bl	8003590 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2105      	movs	r1, #5
 8001b2e:	2039      	movs	r0, #57	; 0x39
 8001b30:	f001 fd12 	bl	8003558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001b34:	2039      	movs	r0, #57	; 0x39
 8001b36:	f001 fd2b 	bl	8003590 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2105      	movs	r1, #5
 8001b3e:	203a      	movs	r0, #58	; 0x3a
 8001b40:	f001 fd0a 	bl	8003558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001b44:	203a      	movs	r0, #58	; 0x3a
 8001b46:	f001 fd23 	bl	8003590 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	2105      	movs	r1, #5
 8001b4e:	2044      	movs	r0, #68	; 0x44
 8001b50:	f001 fd02 	bl	8003558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8001b54:	2044      	movs	r0, #68	; 0x44
 8001b56:	f001 fd1b 	bl	8003590 <HAL_NVIC_EnableIRQ>

}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800

08001b68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b08e      	sub	sp, #56	; 0x38
 8001b6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]
 8001b78:	609a      	str	r2, [r3, #8]
 8001b7a:	60da      	str	r2, [r3, #12]
 8001b7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	623b      	str	r3, [r7, #32]
 8001b82:	4b6e      	ldr	r3, [pc, #440]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b86:	4a6d      	ldr	r2, [pc, #436]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001b88:	f043 0304 	orr.w	r3, r3, #4
 8001b8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b8e:	4b6b      	ldr	r3, [pc, #428]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	f003 0304 	and.w	r3, r3, #4
 8001b96:	623b      	str	r3, [r7, #32]
 8001b98:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	61fb      	str	r3, [r7, #28]
 8001b9e:	4b67      	ldr	r3, [pc, #412]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	4a66      	ldr	r2, [pc, #408]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001ba4:	f043 0320 	orr.w	r3, r3, #32
 8001ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8001baa:	4b64      	ldr	r3, [pc, #400]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	f003 0320 	and.w	r3, r3, #32
 8001bb2:	61fb      	str	r3, [r7, #28]
 8001bb4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61bb      	str	r3, [r7, #24]
 8001bba:	4b60      	ldr	r3, [pc, #384]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a5f      	ldr	r2, [pc, #380]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001bc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b5d      	ldr	r3, [pc, #372]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bce:	61bb      	str	r3, [r7, #24]
 8001bd0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	617b      	str	r3, [r7, #20]
 8001bd6:	4b59      	ldr	r3, [pc, #356]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	4a58      	ldr	r2, [pc, #352]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001bdc:	f043 0301 	orr.w	r3, r3, #1
 8001be0:	6313      	str	r3, [r2, #48]	; 0x30
 8001be2:	4b56      	ldr	r3, [pc, #344]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be6:	f003 0301 	and.w	r3, r3, #1
 8001bea:	617b      	str	r3, [r7, #20]
 8001bec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	613b      	str	r3, [r7, #16]
 8001bf2:	4b52      	ldr	r3, [pc, #328]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	4a51      	ldr	r2, [pc, #324]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001bf8:	f043 0302 	orr.w	r3, r3, #2
 8001bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfe:	4b4f      	ldr	r3, [pc, #316]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	613b      	str	r3, [r7, #16]
 8001c08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60fb      	str	r3, [r7, #12]
 8001c0e:	4b4b      	ldr	r3, [pc, #300]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c12:	4a4a      	ldr	r2, [pc, #296]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c14:	f043 0310 	orr.w	r3, r3, #16
 8001c18:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1a:	4b48      	ldr	r3, [pc, #288]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	f003 0310 	and.w	r3, r3, #16
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c26:	2300      	movs	r3, #0
 8001c28:	60bb      	str	r3, [r7, #8]
 8001c2a:	4b44      	ldr	r3, [pc, #272]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c2e:	4a43      	ldr	r2, [pc, #268]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c30:	f043 0308 	orr.w	r3, r3, #8
 8001c34:	6313      	str	r3, [r2, #48]	; 0x30
 8001c36:	4b41      	ldr	r3, [pc, #260]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	60bb      	str	r3, [r7, #8]
 8001c40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
 8001c46:	4b3d      	ldr	r3, [pc, #244]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4a:	4a3c      	ldr	r2, [pc, #240]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c50:	6313      	str	r3, [r2, #48]	; 0x30
 8001c52:	4b3a      	ldr	r3, [pc, #232]	; (8001d3c <MX_GPIO_Init+0x1d4>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c5a:	607b      	str	r3, [r7, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f244 0181 	movw	r1, #16513	; 0x4081
 8001c64:	4836      	ldr	r0, [pc, #216]	; (8001d40 <MX_GPIO_Init+0x1d8>)
 8001c66:	f002 fd9b 	bl	80047a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	2140      	movs	r1, #64	; 0x40
 8001c6e:	4835      	ldr	r0, [pc, #212]	; (8001d44 <MX_GPIO_Init+0x1dc>)
 8001c70:	f002 fd96 	bl	80047a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001c74:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c7a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c88:	4619      	mov	r1, r3
 8001c8a:	482f      	ldr	r0, [pc, #188]	; (8001d48 <MX_GPIO_Init+0x1e0>)
 8001c8c:	f002 fbc4 	bl	8004418 <HAL_GPIO_Init>

  /*Configure GPIO pin : Temp_Sensor_Pin */
  GPIO_InitStruct.Pin = Temp_Sensor_Pin;
 8001c90:	2308      	movs	r3, #8
 8001c92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c94:	2300      	movs	r3, #0
 8001c96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Temp_Sensor_GPIO_Port, &GPIO_InitStruct);
 8001c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	482a      	ldr	r0, [pc, #168]	; (8001d4c <MX_GPIO_Init+0x1e4>)
 8001ca4:	f002 fbb8 	bl	8004418 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001ca8:	f244 0381 	movw	r3, #16513	; 0x4081
 8001cac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	481f      	ldr	r0, [pc, #124]	; (8001d40 <MX_GPIO_Init+0x1d8>)
 8001cc2:	f002 fba9 	bl	8004418 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001cc6:	2340      	movs	r3, #64	; 0x40
 8001cc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4819      	ldr	r0, [pc, #100]	; (8001d44 <MX_GPIO_Init+0x1dc>)
 8001cde:	f002 fb9b 	bl	8004418 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001ce2:	2380      	movs	r3, #128	; 0x80
 8001ce4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001cee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4813      	ldr	r0, [pc, #76]	; (8001d44 <MX_GPIO_Init+0x1dc>)
 8001cf6:	f002 fb8f 	bl	8004418 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d00:	2302      	movs	r3, #2
 8001d02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d04:	2300      	movs	r3, #0
 8001d06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d14:	4619      	mov	r1, r3
 8001d16:	480c      	ldr	r0, [pc, #48]	; (8001d48 <MX_GPIO_Init+0x1e0>)
 8001d18:	f002 fb7e 	bl	8004418 <HAL_GPIO_Init>

  /*Configure GPIO pin : Temp_SensorD5_Pin */
  GPIO_InitStruct.Pin = Temp_SensorD5_Pin;
 8001d1c:	2320      	movs	r3, #32
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d20:	2300      	movs	r3, #0
 8001d22:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Temp_SensorD5_GPIO_Port, &GPIO_InitStruct);
 8001d28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	4808      	ldr	r0, [pc, #32]	; (8001d50 <MX_GPIO_Init+0x1e8>)
 8001d30:	f002 fb72 	bl	8004418 <HAL_GPIO_Init>

}
 8001d34:	bf00      	nop
 8001d36:	3738      	adds	r7, #56	; 0x38
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40020400 	.word	0x40020400
 8001d44:	40021800 	.word	0x40021800
 8001d48:	40020800 	.word	0x40020800
 8001d4c:	40020000 	.word	0x40020000
 8001d50:	40020c00 	.word	0x40020c00

08001d54 <bcdToDec>:
   return (uint8_t)( (val/10*16) + (val%10) );
 }

 // Convert binary coded decimal to normal decimal numbers
 int bcdToDec(uint8_t val)
 {
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
   return (int)( (val/16*10) + (val%16) );
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	091b      	lsrs	r3, r3, #4
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	461a      	mov	r2, r3
 8001d66:	4613      	mov	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4413      	add	r3, r2
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	461a      	mov	r2, r3
 8001d70:	79fb      	ldrb	r3, [r7, #7]
 8001d72:	f003 030f 	and.w	r3, r3, #15
 8001d76:	4413      	add	r3, r2
 }
 8001d78:	4618      	mov	r0, r3
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <Get_Time>:
 	HAL_I2C_Mem_Write(&hi2c2, DS1307_ADDR, 0x00, 1, set_time, 7, 1000);
// 	HAL_I2C_Mem_Write_DMA(&hi2c2, DS1307_ADDR, 0x00, 1, set_time, 7);
 }

 void Get_Time (void)
 {
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af02      	add	r7, sp, #8
 	uint8_t get_time[7];
// 	HAL_I2C_Mem_Read(&hi2c2, DS1307_ADDR, 0x00, 1, get_time, 7, 1000);
 	HAL_I2C_Mem_Read_DMA(&hi2c2, DS1307_ADDR, 0x00, 1, get_time, 7);
 8001d8a:	23d0      	movs	r3, #208	; 0xd0
 8001d8c:	b299      	uxth	r1, r3
 8001d8e:	2307      	movs	r3, #7
 8001d90:	9301      	str	r3, [sp, #4]
 8001d92:	463b      	mov	r3, r7
 8001d94:	9300      	str	r3, [sp, #0]
 8001d96:	2301      	movs	r3, #1
 8001d98:	2200      	movs	r2, #0
 8001d9a:	481f      	ldr	r0, [pc, #124]	; (8001e18 <Get_Time+0x94>)
 8001d9c:	f002 fe78 	bl	8004a90 <HAL_I2C_Mem_Read_DMA>
 	time.seconds = bcdToDec(get_time[0]);
 8001da0:	783b      	ldrb	r3, [r7, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff ffd6 	bl	8001d54 <bcdToDec>
 8001da8:	4603      	mov	r3, r0
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	4b1b      	ldr	r3, [pc, #108]	; (8001e1c <Get_Time+0x98>)
 8001dae:	701a      	strb	r2, [r3, #0]
 	time.minutes = bcdToDec(get_time[1]);
 8001db0:	787b      	ldrb	r3, [r7, #1]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff ffce 	bl	8001d54 <bcdToDec>
 8001db8:	4603      	mov	r3, r0
 8001dba:	b2da      	uxtb	r2, r3
 8001dbc:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <Get_Time+0x98>)
 8001dbe:	705a      	strb	r2, [r3, #1]
 	time.hour = bcdToDec(get_time[2]);
 8001dc0:	78bb      	ldrb	r3, [r7, #2]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7ff ffc6 	bl	8001d54 <bcdToDec>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	b2da      	uxtb	r2, r3
 8001dcc:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <Get_Time+0x98>)
 8001dce:	709a      	strb	r2, [r3, #2]
 	time.dayofweek = bcdToDec(get_time[3]);
 8001dd0:	78fb      	ldrb	r3, [r7, #3]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f7ff ffbe 	bl	8001d54 <bcdToDec>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	4b0f      	ldr	r3, [pc, #60]	; (8001e1c <Get_Time+0x98>)
 8001dde:	70da      	strb	r2, [r3, #3]
 	time.dayofmonth = bcdToDec(get_time[4]);
 8001de0:	793b      	ldrb	r3, [r7, #4]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff ffb6 	bl	8001d54 <bcdToDec>
 8001de8:	4603      	mov	r3, r0
 8001dea:	b2da      	uxtb	r2, r3
 8001dec:	4b0b      	ldr	r3, [pc, #44]	; (8001e1c <Get_Time+0x98>)
 8001dee:	711a      	strb	r2, [r3, #4]
 	time.month = bcdToDec(get_time[5]);
 8001df0:	797b      	ldrb	r3, [r7, #5]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff ffae 	bl	8001d54 <bcdToDec>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b2da      	uxtb	r2, r3
 8001dfc:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <Get_Time+0x98>)
 8001dfe:	715a      	strb	r2, [r3, #5]
 	time.year = bcdToDec(get_time[6]);
 8001e00:	79bb      	ldrb	r3, [r7, #6]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff ffa6 	bl	8001d54 <bcdToDec>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	b2da      	uxtb	r2, r3
 8001e0c:	4b03      	ldr	r3, [pc, #12]	; (8001e1c <Get_Time+0x98>)
 8001e0e:	719a      	strb	r2, [r3, #6]
 }
 8001e10:	bf00      	nop
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	2000065c 	.word	0x2000065c
 8001e1c:	20000fa4 	.word	0x20000fa4

08001e20 <Start_RTC>:

char time_buffer[10];
/* USER CODE END Header_Start_RTC */
void Start_RTC(void const * argument)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af02      	add	r7, sp, #8
 8001e26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
//	Set_Time(00, 03, 14, 4, 15, 2, 24);
  /* Infinite loop */
  for(;;)
  {
	  Get_Time();
 8001e28:	f7ff ffac 	bl	8001d84 <Get_Time>
	  sprintf(time_buffer, "%02d:%02d:%02d",time.hour,time.minutes,time.seconds);
 8001e2c:	4b0d      	ldr	r3, [pc, #52]	; (8001e64 <Start_RTC+0x44>)
 8001e2e:	789b      	ldrb	r3, [r3, #2]
 8001e30:	461a      	mov	r2, r3
 8001e32:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <Start_RTC+0x44>)
 8001e34:	785b      	ldrb	r3, [r3, #1]
 8001e36:	4619      	mov	r1, r3
 8001e38:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <Start_RTC+0x44>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	4909      	ldr	r1, [pc, #36]	; (8001e68 <Start_RTC+0x48>)
 8001e42:	480a      	ldr	r0, [pc, #40]	; (8001e6c <Start_RTC+0x4c>)
 8001e44:	f00d f906 	bl	800f054 <siprintf>
//	  sprintf ((char*)uart_buffer,"LED Status %d\r",led_status);
	  send_uart_dma(time_buffer, strlen((char*)time_buffer));
 8001e48:	4808      	ldr	r0, [pc, #32]	; (8001e6c <Start_RTC+0x4c>)
 8001e4a:	f7fe f9d1 	bl	80001f0 <strlen>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	4619      	mov	r1, r3
 8001e52:	4806      	ldr	r0, [pc, #24]	; (8001e6c <Start_RTC+0x4c>)
 8001e54:	f000 f80c 	bl	8001e70 <send_uart_dma>
	  osDelay(1000);
 8001e58:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e5c:	f00a fb92 	bl	800c584 <osDelay>
  {
 8001e60:	e7e2      	b.n	8001e28 <Start_RTC+0x8>
 8001e62:	bf00      	nop
 8001e64:	20000fa4 	.word	0x20000fa4
 8001e68:	0800f830 	.word	0x0800f830
 8001e6c:	20000fac 	.word	0x20000fac

08001e70 <send_uart_dma>:
/**
* @brief Function implementing the UART_LEDTask thread.
* @param argument: Not used
* @retval None
*/
void send_uart_dma(uint8_t* ptr, uint16_t len){
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
 8001e78:	460b      	mov	r3, r1
 8001e7a:	807b      	strh	r3, [r7, #2]
	while(!UART_SendFlag);
 8001e7c:	bf00      	nop
 8001e7e:	4b08      	ldr	r3, [pc, #32]	; (8001ea0 <send_uart_dma+0x30>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d0fb      	beq.n	8001e7e <send_uart_dma+0xe>

	UART_SendFlag=0;
 8001e86:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <send_uart_dma+0x30>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart3, (uint8_t*)ptr, len);
 8001e8c:	887b      	ldrh	r3, [r7, #2]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	6879      	ldr	r1, [r7, #4]
 8001e92:	4804      	ldr	r0, [pc, #16]	; (8001ea4 <send_uart_dma+0x34>)
 8001e94:	f005 ff50 	bl	8007d38 <HAL_UART_Transmit_DMA>

}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	20000001 	.word	0x20000001
 8001ea4:	20000978 	.word	0x20000978

08001ea8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

	if((uart_bfr!=0x0D)&&(uart_bfr!=0x0A)){
 8001eb0:	4b0d      	ldr	r3, [pc, #52]	; (8001ee8 <HAL_UART_RxCpltCallback+0x40>)
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	2b0d      	cmp	r3, #13
 8001eb6:	d007      	beq.n	8001ec8 <HAL_UART_RxCpltCallback+0x20>
 8001eb8:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <HAL_UART_RxCpltCallback+0x40>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	2b0a      	cmp	r3, #10
 8001ebe:	d003      	beq.n	8001ec8 <HAL_UART_RxCpltCallback+0x20>
		cmd=uart_bfr;
 8001ec0:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <HAL_UART_RxCpltCallback+0x40>)
 8001ec2:	781a      	ldrb	r2, [r3, #0]
 8001ec4:	4b09      	ldr	r3, [pc, #36]	; (8001eec <HAL_UART_RxCpltCallback+0x44>)
 8001ec6:	701a      	strb	r2, [r3, #0]
	}
	if(uart_bfr==0x0D){
 8001ec8:	4b07      	ldr	r3, [pc, #28]	; (8001ee8 <HAL_UART_RxCpltCallback+0x40>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b0d      	cmp	r3, #13
 8001ece:	d102      	bne.n	8001ed6 <HAL_UART_RxCpltCallback+0x2e>
		cmdstate=1;
 8001ed0:	4b07      	ldr	r3, [pc, #28]	; (8001ef0 <HAL_UART_RxCpltCallback+0x48>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	701a      	strb	r2, [r3, #0]
	}

	HAL_UART_Receive_DMA(&huart3,&uart_bfr, 1);
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	4903      	ldr	r1, [pc, #12]	; (8001ee8 <HAL_UART_RxCpltCallback+0x40>)
 8001eda:	4806      	ldr	r0, [pc, #24]	; (8001ef4 <HAL_UART_RxCpltCallback+0x4c>)
 8001edc:	f005 ffaa 	bl	8007e34 <HAL_UART_Receive_DMA>

}
 8001ee0:	bf00      	nop
 8001ee2:	3708      	adds	r7, #8
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20000fa0 	.word	0x20000fa0
 8001eec:	20000fa1 	.word	0x20000fa1
 8001ef0:	20000fa2 	.word	0x20000fa2
 8001ef4:	20000978 	.word	0x20000978

08001ef8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
	UART_SendFlag=1;
 8001f00:	4b04      	ldr	r3, [pc, #16]	; (8001f14 <HAL_UART_TxCpltCallback+0x1c>)
 8001f02:	2201      	movs	r2, #1
 8001f04:	701a      	strb	r2, [r3, #0]
}
 8001f06:	bf00      	nop
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	20000001 	.word	0x20000001

08001f18 <Start_UART_LED>:
/* USER CODE END Header_Start_UART_LED */
void Start_UART_LED(void const * argument)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_UART_LED */

	send_uart_dma(menu_cmd, strlen((char*)menu_cmd));
 8001f20:	481e      	ldr	r0, [pc, #120]	; (8001f9c <Start_UART_LED+0x84>)
 8001f22:	f7fe f965 	bl	80001f0 <strlen>
 8001f26:	4603      	mov	r3, r0
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	481b      	ldr	r0, [pc, #108]	; (8001f9c <Start_UART_LED+0x84>)
 8001f2e:	f7ff ff9f 	bl	8001e70 <send_uart_dma>
	HAL_UART_Receive_DMA(&huart3,&uart_bfr, 1);
 8001f32:	2201      	movs	r2, #1
 8001f34:	491a      	ldr	r1, [pc, #104]	; (8001fa0 <Start_UART_LED+0x88>)
 8001f36:	481b      	ldr	r0, [pc, #108]	; (8001fa4 <Start_UART_LED+0x8c>)
 8001f38:	f005 ff7c 	bl	8007e34 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  for(;;)
  {
	  if(cmdstate){
 8001f3c:	4b1a      	ldr	r3, [pc, #104]	; (8001fa8 <Start_UART_LED+0x90>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d026      	beq.n	8001f92 <Start_UART_LED+0x7a>
	      	cmdstate=0;
 8001f44:	4b18      	ldr	r3, [pc, #96]	; (8001fa8 <Start_UART_LED+0x90>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	701a      	strb	r2, [r3, #0]

	      	//process command
	      	switch (cmd){
 8001f4a:	4b18      	ldr	r3, [pc, #96]	; (8001fac <Start_UART_LED+0x94>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	2b33      	cmp	r3, #51	; 0x33
 8001f50:	d010      	beq.n	8001f74 <Start_UART_LED+0x5c>
 8001f52:	2b33      	cmp	r3, #51	; 0x33
 8001f54:	dc14      	bgt.n	8001f80 <Start_UART_LED+0x68>
 8001f56:	2b31      	cmp	r3, #49	; 0x31
 8001f58:	d002      	beq.n	8001f60 <Start_UART_LED+0x48>
 8001f5a:	2b32      	cmp	r3, #50	; 0x32
 8001f5c:	d005      	beq.n	8001f6a <Start_UART_LED+0x52>
 8001f5e:	e00f      	b.n	8001f80 <Start_UART_LED+0x68>
	      	case '1':
	      		HAL_GPIO_TogglePin (GPIOB, LD1_Pin);
 8001f60:	2101      	movs	r1, #1
 8001f62:	4813      	ldr	r0, [pc, #76]	; (8001fb0 <Start_UART_LED+0x98>)
 8001f64:	f002 fc35 	bl	80047d2 <HAL_GPIO_TogglePin>
	      		break;
 8001f68:	e00a      	b.n	8001f80 <Start_UART_LED+0x68>
	      	case '2':
	      		HAL_GPIO_TogglePin (GPIOB, LD2_Pin);
 8001f6a:	2180      	movs	r1, #128	; 0x80
 8001f6c:	4810      	ldr	r0, [pc, #64]	; (8001fb0 <Start_UART_LED+0x98>)
 8001f6e:	f002 fc30 	bl	80047d2 <HAL_GPIO_TogglePin>
	      		break;
 8001f72:	e005      	b.n	8001f80 <Start_UART_LED+0x68>
	      	case '3':
	      		HAL_GPIO_TogglePin (GPIOB, LD3_Pin);
 8001f74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f78:	480d      	ldr	r0, [pc, #52]	; (8001fb0 <Start_UART_LED+0x98>)
 8001f7a:	f002 fc2a 	bl	80047d2 <HAL_GPIO_TogglePin>
	      		break;
 8001f7e:	bf00      	nop
	      	}

	      	send_uart_dma(menu_cmd, strlen((char*)menu_cmd));
 8001f80:	4806      	ldr	r0, [pc, #24]	; (8001f9c <Start_UART_LED+0x84>)
 8001f82:	f7fe f935 	bl	80001f0 <strlen>
 8001f86:	4603      	mov	r3, r0
 8001f88:	b29b      	uxth	r3, r3
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4803      	ldr	r0, [pc, #12]	; (8001f9c <Start_UART_LED+0x84>)
 8001f8e:	f7ff ff6f 	bl	8001e70 <send_uart_dma>

	      	}

    osDelay(1);
 8001f92:	2001      	movs	r0, #1
 8001f94:	f00a faf6 	bl	800c584 <osDelay>
	  if(cmdstate){
 8001f98:	e7d0      	b.n	8001f3c <Start_UART_LED+0x24>
 8001f9a:	bf00      	nop
 8001f9c:	20000004 	.word	0x20000004
 8001fa0:	20000fa0 	.word	0x20000fa0
 8001fa4:	20000978 	.word	0x20000978
 8001fa8:	20000fa2 	.word	0x20000fa2
 8001fac:	20000fa1 	.word	0x20000fa1
 8001fb0:	40020400 	.word	0x40020400

08001fb4 <bufsize>:
void send_uart (char *string){
	uint8_t len = strlen(string);
	HAL_UART_Transmit(&huart3,(uint8_t *)string,len,2000);
}

int bufsize(char *buf){
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
	int i=0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60fb      	str	r3, [r7, #12]
	while(*buf++ !='\0') i++;
 8001fc0:	e002      	b.n	8001fc8 <bufsize+0x14>
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	1c5a      	adds	r2, r3, #1
 8001fcc:	607a      	str	r2, [r7, #4]
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1f6      	bne.n	8001fc2 <bufsize+0xe>
	return i;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3714      	adds	r7, #20
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
	...

08001fe4 <bufclear>:

void bufclear(void){
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
	for(int i=0;i<1024;i++){
 8001fea:	2300      	movs	r3, #0
 8001fec:	607b      	str	r3, [r7, #4]
 8001fee:	e007      	b.n	8002000 <bufclear+0x1c>
		SD_buffer[i]= '\0';
 8001ff0:	4a09      	ldr	r2, [pc, #36]	; (8002018 <bufclear+0x34>)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<1024;i++){
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	607b      	str	r3, [r7, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002006:	dbf3      	blt.n	8001ff0 <bufclear+0xc>
	}
}
 8002008:	bf00      	nop
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	20003024 	.word	0x20003024

0800201c <Start_DataLogging>:
/* USER CODE END Header_Start_DataLogging */
void Start_DataLogging(void const * argument)
{
 800201c:	b5b0      	push	{r4, r5, r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_DataLogging */
	fresult = f_mount(&fs,"",0);
 8002024:	2200      	movs	r2, #0
 8002026:	4937      	ldr	r1, [pc, #220]	; (8002104 <Start_DataLogging+0xe8>)
 8002028:	4837      	ldr	r0, [pc, #220]	; (8002108 <Start_DataLogging+0xec>)
 800202a:	f009 f9cb 	bl	800b3c4 <f_mount>
 800202e:	4603      	mov	r3, r0
 8002030:	461a      	mov	r2, r3
 8002032:	4b36      	ldr	r3, [pc, #216]	; (800210c <Start_DataLogging+0xf0>)
 8002034:	701a      	strb	r2, [r3, #0]
//	if(fresult != FR_OK) send_uart("error in mounting SD CARD...\n");
//	else send_uart("SD Card mounted successfully...\n");
	fresult = f_open(&fil,"file1.txt",FA_OPEN_ALWAYS|FA_READ|FA_WRITE);
 8002036:	2213      	movs	r2, #19
 8002038:	4935      	ldr	r1, [pc, #212]	; (8002110 <Start_DataLogging+0xf4>)
 800203a:	4836      	ldr	r0, [pc, #216]	; (8002114 <Start_DataLogging+0xf8>)
 800203c:	f009 fa26 	bl	800b48c <f_open>
 8002040:	4603      	mov	r3, r0
 8002042:	461a      	mov	r2, r3
 8002044:	4b31      	ldr	r3, [pc, #196]	; (800210c <Start_DataLogging+0xf0>)
 8002046:	701a      	strb	r2, [r3, #0]
	strcpy(SD_buffer,"This data is from file\n\n");
 8002048:	4a33      	ldr	r2, [pc, #204]	; (8002118 <Start_DataLogging+0xfc>)
 800204a:	4b34      	ldr	r3, [pc, #208]	; (800211c <Start_DataLogging+0x100>)
 800204c:	4614      	mov	r4, r2
 800204e:	461d      	mov	r5, r3
 8002050:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002052:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002054:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002058:	c403      	stmia	r4!, {r0, r1}
 800205a:	7022      	strb	r2, [r4, #0]
	fresult = f_write(&fil,SD_buffer,bufsize(SD_buffer),&bw);
 800205c:	482e      	ldr	r0, [pc, #184]	; (8002118 <Start_DataLogging+0xfc>)
 800205e:	f7ff ffa9 	bl	8001fb4 <bufsize>
 8002062:	4603      	mov	r3, r0
 8002064:	461a      	mov	r2, r3
 8002066:	4b2e      	ldr	r3, [pc, #184]	; (8002120 <Start_DataLogging+0x104>)
 8002068:	492b      	ldr	r1, [pc, #172]	; (8002118 <Start_DataLogging+0xfc>)
 800206a:	482a      	ldr	r0, [pc, #168]	; (8002114 <Start_DataLogging+0xf8>)
 800206c:	f009 fbe1 	bl	800b832 <f_write>
 8002070:	4603      	mov	r3, r0
 8002072:	461a      	mov	r2, r3
 8002074:	4b25      	ldr	r3, [pc, #148]	; (800210c <Start_DataLogging+0xf0>)
 8002076:	701a      	strb	r2, [r3, #0]
	fresult = f_close(&fil);
 8002078:	4826      	ldr	r0, [pc, #152]	; (8002114 <Start_DataLogging+0xf8>)
 800207a:	f009 fe26 	bl	800bcca <f_close>
 800207e:	4603      	mov	r3, r0
 8002080:	461a      	mov	r2, r3
 8002082:	4b22      	ldr	r3, [pc, #136]	; (800210c <Start_DataLogging+0xf0>)
 8002084:	701a      	strb	r2, [r3, #0]
	bufclear();
 8002086:	f7ff ffad 	bl	8001fe4 <bufclear>
	unsigned long ptr = 0;
 800208a:	2300      	movs	r3, #0
 800208c:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {
	fresult = f_open(&fil,"file2.txt",FA_OPEN_ALWAYS|FA_WRITE);
 800208e:	2212      	movs	r2, #18
 8002090:	4924      	ldr	r1, [pc, #144]	; (8002124 <Start_DataLogging+0x108>)
 8002092:	4820      	ldr	r0, [pc, #128]	; (8002114 <Start_DataLogging+0xf8>)
 8002094:	f009 f9fa 	bl	800b48c <f_open>
 8002098:	4603      	mov	r3, r0
 800209a:	461a      	mov	r2, r3
 800209c:	4b1b      	ldr	r3, [pc, #108]	; (800210c <Start_DataLogging+0xf0>)
 800209e:	701a      	strb	r2, [r3, #0]
	fresult = f_lseek(&fil, ptr);
 80020a0:	68f9      	ldr	r1, [r7, #12]
 80020a2:	481c      	ldr	r0, [pc, #112]	; (8002114 <Start_DataLogging+0xf8>)
 80020a4:	f009 fe40 	bl	800bd28 <f_lseek>
 80020a8:	4603      	mov	r3, r0
 80020aa:	461a      	mov	r2, r3
 80020ac:	4b17      	ldr	r3, [pc, #92]	; (800210c <Start_DataLogging+0xf0>)
 80020ae:	701a      	strb	r2, [r3, #0]
	fresult = f_puts(time_buffer,&fil);
 80020b0:	4918      	ldr	r1, [pc, #96]	; (8002114 <Start_DataLogging+0xf8>)
 80020b2:	481d      	ldr	r0, [pc, #116]	; (8002128 <Start_DataLogging+0x10c>)
 80020b4:	f00a f91d 	bl	800c2f2 <f_puts>
 80020b8:	4603      	mov	r3, r0
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	4b13      	ldr	r3, [pc, #76]	; (800210c <Start_DataLogging+0xf0>)
 80020be:	701a      	strb	r2, [r3, #0]
	ptr+=bufsize(time_buffer);
 80020c0:	4819      	ldr	r0, [pc, #100]	; (8002128 <Start_DataLogging+0x10c>)
 80020c2:	f7ff ff77 	bl	8001fb4 <bufsize>
 80020c6:	4603      	mov	r3, r0
 80020c8:	461a      	mov	r2, r3
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	4413      	add	r3, r2
 80020ce:	60fb      	str	r3, [r7, #12]
	fresult = f_puts(",\n",&fil);
 80020d0:	4910      	ldr	r1, [pc, #64]	; (8002114 <Start_DataLogging+0xf8>)
 80020d2:	4816      	ldr	r0, [pc, #88]	; (800212c <Start_DataLogging+0x110>)
 80020d4:	f00a f90d 	bl	800c2f2 <f_puts>
 80020d8:	4603      	mov	r3, r0
 80020da:	b2da      	uxtb	r2, r3
 80020dc:	4b0b      	ldr	r3, [pc, #44]	; (800210c <Start_DataLogging+0xf0>)
 80020de:	701a      	strb	r2, [r3, #0]
	ptr+=2;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	3302      	adds	r3, #2
 80020e4:	60fb      	str	r3, [r7, #12]
//	fresult = f_write(&fil,time_buffer,bufsize(time_buffer),&bw);
	fresult = f_close(&fil);
 80020e6:	480b      	ldr	r0, [pc, #44]	; (8002114 <Start_DataLogging+0xf8>)
 80020e8:	f009 fdef 	bl	800bcca <f_close>
 80020ec:	4603      	mov	r3, r0
 80020ee:	461a      	mov	r2, r3
 80020f0:	4b06      	ldr	r3, [pc, #24]	; (800210c <Start_DataLogging+0xf0>)
 80020f2:	701a      	strb	r2, [r3, #0]
	bufclear();
 80020f4:	f7ff ff76 	bl	8001fe4 <bufclear>
//	fresult = f_puts(time_buffer,&fil);
//	fresult = f_puts(",",&fil);
//	//fresult = f_puts(fan_speed,&fil);
//	fresult = f_puts("\n\n",&fil);
////	fresult = f_close(&fil);
    osDelay(1000);
 80020f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80020fc:	f00a fa42 	bl	800c584 <osDelay>
	fresult = f_open(&fil,"file2.txt",FA_OPEN_ALWAYS|FA_WRITE);
 8002100:	e7c5      	b.n	800208e <Start_DataLogging+0x72>
 8002102:	bf00      	nop
 8002104:	0800f840 	.word	0x0800f840
 8002108:	20000fb8 	.word	0x20000fb8
 800210c:	20003020 	.word	0x20003020
 8002110:	0800f844 	.word	0x0800f844
 8002114:	20001ff0 	.word	0x20001ff0
 8002118:	20003024 	.word	0x20003024
 800211c:	0800f850 	.word	0x0800f850
 8002120:	20003424 	.word	0x20003424
 8002124:	0800f86c 	.word	0x0800f86c
 8002128:	20000fac 	.word	0x20000fac
 800212c:	0800f878 	.word	0x0800f878

08002130 <Start_FanControl>:
*/

char fan_speed[20];
/* USER CODE END Header_Start_FanControl */
void Start_FanControl(void const * argument)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_FanControl */
	uint8_t sp = 45;
 8002138:	232d      	movs	r3, #45	; 0x2d
 800213a:	73bb      	strb	r3, [r7, #14]
	TIM1->CCR1 = 50;
 800213c:	4b0f      	ldr	r3, [pc, #60]	; (800217c <Start_FanControl+0x4c>)
 800213e:	2232      	movs	r2, #50	; 0x32
 8002140:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 8002142:	2100      	movs	r1, #0
 8002144:	480e      	ldr	r0, [pc, #56]	; (8002180 <Start_FanControl+0x50>)
 8002146:	f004 fe35 	bl	8006db4 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
	for(uint8_t i =0;i<100;i++){
 800214a:	2300      	movs	r3, #0
 800214c:	73fb      	strb	r3, [r7, #15]
 800214e:	e00e      	b.n	800216e <Start_FanControl+0x3e>
		TIM1->CCR1 = i;
 8002150:	4a0a      	ldr	r2, [pc, #40]	; (800217c <Start_FanControl+0x4c>)
 8002152:	7bfb      	ldrb	r3, [r7, #15]
 8002154:	6353      	str	r3, [r2, #52]	; 0x34
		sprintf(fan_speed,"Fan Speed : %02d",sp);
 8002156:	7bbb      	ldrb	r3, [r7, #14]
 8002158:	461a      	mov	r2, r3
 800215a:	490a      	ldr	r1, [pc, #40]	; (8002184 <Start_FanControl+0x54>)
 800215c:	480a      	ldr	r0, [pc, #40]	; (8002188 <Start_FanControl+0x58>)
 800215e:	f00c ff79 	bl	800f054 <siprintf>
		osDelay(10);
 8002162:	200a      	movs	r0, #10
 8002164:	f00a fa0e 	bl	800c584 <osDelay>
	for(uint8_t i =0;i<100;i++){
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	3301      	adds	r3, #1
 800216c:	73fb      	strb	r3, [r7, #15]
 800216e:	7bfb      	ldrb	r3, [r7, #15]
 8002170:	2b63      	cmp	r3, #99	; 0x63
 8002172:	d9ed      	bls.n	8002150 <Start_FanControl+0x20>
	}
    osDelay(1);
 8002174:	2001      	movs	r0, #1
 8002176:	f00a fa05 	bl	800c584 <osDelay>
	for(uint8_t i =0;i<100;i++){
 800217a:	e7e6      	b.n	800214a <Start_FanControl+0x1a>
 800217c:	40010000 	.word	0x40010000
 8002180:	20000888 	.word	0x20000888
 8002184:	0800f87c 	.word	0x0800f87c
 8002188:	20003428 	.word	0x20003428

0800218c <Start_Temp>:
*/
float temperature;
char string[64];
/* USER CODE END Header_Start_Temp */
void Start_Temp(void const * argument)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Start_Temp */
  /* Infinite loop */
	DS18B20_Init(DS18B20_Resolution_12bits);
 8002194:	200c      	movs	r0, #12
 8002196:	f7fe fc21 	bl	80009dc <DS18B20_Init>


  for(;;)
  {
	  DS18B20_ReadAll();
 800219a:	f7fe fb83 	bl	80008a4 <DS18B20_ReadAll>
	  DS18B20_StartAll();
 800219e:	f7fe fa01 	bl	80005a4 <DS18B20_StartAll>
	uint8_t ROM_tmp[8];
	uint8_t i;
	  for(i = 0; i < DS18B20_Quantity(); i++)
 80021a2:	2300      	movs	r3, #0
 80021a4:	75fb      	strb	r3, [r7, #23]
 80021a6:	e011      	b.n	80021cc <Start_Temp+0x40>
	  		{
	  			if(DS18B20_GetTemperature(i, &temperature))
 80021a8:	7dfb      	ldrb	r3, [r7, #23]
 80021aa:	490e      	ldr	r1, [pc, #56]	; (80021e4 <Start_Temp+0x58>)
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7fe fbf3 	bl	8000998 <DS18B20_GetTemperature>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d006      	beq.n	80021c6 <Start_Temp+0x3a>
	  			{
	  				DS18B20_GetROM(i, ROM_tmp);
 80021b8:	f107 020c 	add.w	r2, r7, #12
 80021bc:	7dfb      	ldrb	r3, [r7, #23]
 80021be:	4611      	mov	r1, r2
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7fe fbaf 	bl	8000924 <DS18B20_GetROM>
	  for(i = 0; i < DS18B20_Quantity(); i++)
 80021c6:	7dfb      	ldrb	r3, [r7, #23]
 80021c8:	3301      	adds	r3, #1
 80021ca:	75fb      	strb	r3, [r7, #23]
 80021cc:	f7fe fbd8 	bl	8000980 <DS18B20_Quantity>
 80021d0:	4603      	mov	r3, r0
 80021d2:	461a      	mov	r2, r3
 80021d4:	7dfb      	ldrb	r3, [r7, #23]
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d3e6      	bcc.n	80021a8 <Start_Temp+0x1c>
	  			}
	  		}

    osDelay(100);
 80021da:	2064      	movs	r0, #100	; 0x64
 80021dc:	f00a f9d2 	bl	800c584 <osDelay>
  {
 80021e0:	e7db      	b.n	800219a <Start_Temp+0xe>
 80021e2:	bf00      	nop
 80021e4:	2000343c 	.word	0x2000343c

080021e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021f8:	d101      	bne.n	80021fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80021fa:	f000 ffed 	bl	80031d8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002206:	b480      	push	{r7}
 8002208:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800220a:	b672      	cpsid	i
}
 800220c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800220e:	e7fe      	b.n	800220e <Error_Handler+0x8>

08002210 <OneWire_Delay>:

//
//	Delay function for constant 1-Wire timings
//
void OneWire_Delay(uint16_t us)
{
 8002210:	b480      	push	{r7}
 8002212:	b083      	sub	sp, #12
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 800221a:	4b09      	ldr	r3, [pc, #36]	; (8002240 <OneWire_Delay+0x30>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2200      	movs	r2, #0
 8002220:	625a      	str	r2, [r3, #36]	; 0x24
	while(_DS18B20_TIMER.Instance->CNT <= us);
 8002222:	bf00      	nop
 8002224:	4b06      	ldr	r3, [pc, #24]	; (8002240 <OneWire_Delay+0x30>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800222a:	88fb      	ldrh	r3, [r7, #6]
 800222c:	429a      	cmp	r2, r3
 800222e:	d9f9      	bls.n	8002224 <OneWire_Delay+0x14>
}
 8002230:	bf00      	nop
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop
 8002240:	200008d0 	.word	0x200008d0

08002244 <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b088      	sub	sp, #32
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 800224c:	2300      	movs	r3, #0
 800224e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8002250:	2300      	movs	r3, #0
 8002252:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8002254:	2301      	movs	r3, #1
 8002256:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	889b      	ldrh	r3, [r3, #4]
 800225c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f107 020c 	add.w	r2, r7, #12
 8002266:	4611      	mov	r1, r2
 8002268:	4618      	mov	r0, r3
 800226a:	f002 f8d5 	bl	8004418 <HAL_GPIO_Init>
}
 800226e:	bf00      	nop
 8002270:	3720      	adds	r7, #32
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b088      	sub	sp, #32
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 800227e:	2311      	movs	r3, #17
 8002280:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8002282:	2300      	movs	r3, #0
 8002284:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8002286:	2301      	movs	r3, #1
 8002288:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	889b      	ldrh	r3, [r3, #4]
 800228e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f107 020c 	add.w	r2, r7, #12
 8002298:	4611      	mov	r1, r2
 800229a:	4618      	mov	r0, r3
 800229c:	f002 f8bc 	bl	8004418 <HAL_GPIO_Init>
}
 80022a0:	bf00      	nop
 80022a2:	3720      	adds	r7, #32
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	889b      	ldrh	r3, [r3, #4]
 80022b4:	041a      	lsls	r2, r3, #16
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	619a      	str	r2, [r3, #24]
}
 80022bc:	bf00      	nop
 80022be:	370c      	adds	r7, #12
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	889a      	ldrh	r2, [r3, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	619a      	str	r2, [r3, #24]
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b084      	sub	sp, #16
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
	uint8_t i;

	OneWire_OutputLow(onewire);  // Write bus output low
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7ff ffda 	bl	80022a8 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ffbe 	bl	8002276 <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 80022fa:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80022fe:	f7ff ff87 	bl	8002210 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff ff9e 	bl	8002244 <OneWire_BusInputDirection>
	OneWire_Delay(70);
 8002308:	2046      	movs	r0, #70	; 0x46
 800230a:	f7ff ff81 	bl	8002210 <OneWire_Delay>

	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	889b      	ldrh	r3, [r3, #4]
 8002316:	4619      	mov	r1, r3
 8002318:	4610      	mov	r0, r2
 800231a:	f002 fa29 	bl	8004770 <HAL_GPIO_ReadPin>
 800231e:	4603      	mov	r3, r0
 8002320:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 8002322:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8002326:	f7ff ff73 	bl	8002210 <OneWire_Delay>

	return i;
 800232a:	7bfb      	ldrb	r3, [r7, #15]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3710      	adds	r7, #16
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	460b      	mov	r3, r1
 800233e:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 8002340:	78fb      	ldrb	r3, [r7, #3]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00f      	beq.n	8002366 <OneWire_WriteBit+0x32>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f7ff ffae 	bl	80022a8 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f7ff ff92 	bl	8002276 <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 8002352:	2006      	movs	r0, #6
 8002354:	f7ff ff5c 	bl	8002210 <OneWire_Delay>

		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff ff73 	bl	8002244 <OneWire_BusInputDirection>
		OneWire_Delay(64);
 800235e:	2040      	movs	r0, #64	; 0x40
 8002360:	f7ff ff56 	bl	8002210 <OneWire_Delay>
		OneWire_Delay(60);

		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
		OneWire_Delay(10);
	}
}
 8002364:	e00e      	b.n	8002384 <OneWire_WriteBit+0x50>
		OneWire_OutputLow(onewire); // Set the bus low
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f7ff ff9e 	bl	80022a8 <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f7ff ff82 	bl	8002276 <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 8002372:	203c      	movs	r0, #60	; 0x3c
 8002374:	f7ff ff4c 	bl	8002210 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	f7ff ff63 	bl	8002244 <OneWire_BusInputDirection>
		OneWire_Delay(10);
 800237e:	200a      	movs	r0, #10
 8002380:	f7ff ff46 	bl	8002210 <OneWire_Delay>
}
 8002384:	bf00      	nop
 8002386:	3708      	adds	r7, #8
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 8002394:	2300      	movs	r3, #0
 8002396:	73fb      	strb	r3, [r7, #15]

	OneWire_OutputLow(onewire); // Set low to initiate reading
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f7ff ff85 	bl	80022a8 <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff ff69 	bl	8002276 <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 80023a4:	2002      	movs	r0, #2
 80023a6:	f7ff ff33 	bl	8002210 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7ff ff4a 	bl	8002244 <OneWire_BusInputDirection>
	OneWire_Delay(10);
 80023b0:	200a      	movs	r0, #10
 80023b2:	f7ff ff2d 	bl	8002210 <OneWire_Delay>

	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	889b      	ldrh	r3, [r3, #4]
 80023be:	4619      	mov	r1, r3
 80023c0:	4610      	mov	r0, r2
 80023c2:	f002 f9d5 	bl	8004770 <HAL_GPIO_ReadPin>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d001      	beq.n	80023d0 <OneWire_ReadBit+0x44>
		bit = 1;
 80023cc:	2301      	movs	r3, #1
 80023ce:	73fb      	strb	r3, [r7, #15]

	OneWire_Delay(50); // Wait for end of read cycle
 80023d0:	2032      	movs	r0, #50	; 0x32
 80023d2:	f7ff ff1d 	bl	8002210 <OneWire_Delay>

	return bit;
 80023d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3710      	adds	r7, #16
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}

080023e0 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	460b      	mov	r3, r1
 80023ea:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 80023ec:	2308      	movs	r3, #8
 80023ee:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 80023f0:	78fb      	ldrb	r3, [r7, #3]
 80023f2:	f003 0301 	and.w	r3, r3, #1
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	4619      	mov	r1, r3
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f7ff ff9a 	bl	8002334 <OneWire_WriteBit>
		byte >>= 1;
 8002400:	78fb      	ldrb	r3, [r7, #3]
 8002402:	085b      	lsrs	r3, r3, #1
 8002404:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 8002406:	7bfb      	ldrb	r3, [r7, #15]
 8002408:	3b01      	subs	r3, #1
 800240a:	73fb      	strb	r3, [r7, #15]
 800240c:	7bfb      	ldrb	r3, [r7, #15]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d1ee      	bne.n	80023f0 <OneWire_WriteByte+0x10>
}
 8002412:	bf00      	nop
 8002414:	bf00      	nop
 8002416:	3710      	adds	r7, #16
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8002424:	2308      	movs	r3, #8
 8002426:	73fb      	strb	r3, [r7, #15]
 8002428:	2300      	movs	r3, #0
 800242a:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 800242c:	7bbb      	ldrb	r3, [r7, #14]
 800242e:	085b      	lsrs	r3, r3, #1
 8002430:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7ff ffaa 	bl	800238c <OneWire_ReadBit>
 8002438:	4603      	mov	r3, r0
 800243a:	01db      	lsls	r3, r3, #7
 800243c:	b25a      	sxtb	r2, r3
 800243e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002442:	4313      	orrs	r3, r2
 8002444:	b25b      	sxtb	r3, r3
 8002446:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 8002448:	7bfb      	ldrb	r3, [r7, #15]
 800244a:	3b01      	subs	r3, #1
 800244c:	73fb      	strb	r3, [r7, #15]
 800244e:	7bfb      	ldrb	r3, [r7, #15]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1eb      	bne.n	800242c <OneWire_ReadByte+0x10>

	return byte;
 8002454:	7bbb      	ldrb	r3, [r7, #14]
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}

0800245e <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 800245e:	b480      	push	{r7}
 8002460:	b083      	sub	sp, #12
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	71da      	strb	r2, [r3, #7]
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 8002490:	2301      	movs	r3, #1
 8002492:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8002494:	2300      	movs	r3, #0
 8002496:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8002498:	2300      	movs	r3, #0
 800249a:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 800249c:	2301      	movs	r3, #1
 800249e:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 80024a0:	2300      	movs	r3, #0
 80024a2:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	7a1b      	ldrb	r3, [r3, #8]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f040 809a 	bne.w	80025e2 <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7ff ff19 	bl	80022e6 <OneWire_Reset>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d00a      	beq.n	80024d0 <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	71da      	strb	r2, [r3, #7]
			return 0;
 80024cc:	2300      	movs	r3, #0
 80024ce:	e09b      	b.n	8002608 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 80024d0:	78fb      	ldrb	r3, [r7, #3]
 80024d2:	4619      	mov	r1, r3
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f7ff ff83 	bl	80023e0 <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7ff ff56 	bl	800238c <OneWire_ReadBit>
 80024e0:	4603      	mov	r3, r0
 80024e2:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 80024e4:	6878      	ldr	r0, [r7, #4]
 80024e6:	f7ff ff51 	bl	800238c <OneWire_ReadBit>
 80024ea:	4603      	mov	r3, r0
 80024ec:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 80024ee:	7a7b      	ldrb	r3, [r7, #9]
 80024f0:	2b01      	cmp	r3, #1
 80024f2:	d102      	bne.n	80024fa <OneWire_Search+0x76>
 80024f4:	7a3b      	ldrb	r3, [r7, #8]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d064      	beq.n	80025c4 <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 80024fa:	7a7a      	ldrb	r2, [r7, #9]
 80024fc:	7a3b      	ldrb	r3, [r7, #8]
 80024fe:	429a      	cmp	r2, r3
 8002500:	d002      	beq.n	8002508 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8002502:	7a7b      	ldrb	r3, [r7, #9]
 8002504:	72bb      	strb	r3, [r7, #10]
 8002506:	e026      	b.n	8002556 <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	799b      	ldrb	r3, [r3, #6]
 800250c:	7bfa      	ldrb	r2, [r7, #15]
 800250e:	429a      	cmp	r2, r3
 8002510:	d20d      	bcs.n	800252e <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8002512:	7b7b      	ldrb	r3, [r7, #13]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	4413      	add	r3, r2
 8002518:	7a5a      	ldrb	r2, [r3, #9]
 800251a:	7afb      	ldrb	r3, [r7, #11]
 800251c:	4013      	ands	r3, r2
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b00      	cmp	r3, #0
 8002522:	bf14      	ite	ne
 8002524:	2301      	movne	r3, #1
 8002526:	2300      	moveq	r3, #0
 8002528:	b2db      	uxtb	r3, r3
 800252a:	72bb      	strb	r3, [r7, #10]
 800252c:	e008      	b.n	8002540 <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	799b      	ldrb	r3, [r3, #6]
 8002532:	7bfa      	ldrb	r2, [r7, #15]
 8002534:	429a      	cmp	r2, r3
 8002536:	bf0c      	ite	eq
 8002538:	2301      	moveq	r3, #1
 800253a:	2300      	movne	r3, #0
 800253c:	b2db      	uxtb	r3, r3
 800253e:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 8002540:	7abb      	ldrb	r3, [r7, #10]
 8002542:	2b00      	cmp	r3, #0
 8002544:	d107      	bne.n	8002556 <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 8002546:	7bfb      	ldrb	r3, [r7, #15]
 8002548:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 800254a:	7bbb      	ldrb	r3, [r7, #14]
 800254c:	2b08      	cmp	r3, #8
 800254e:	d802      	bhi.n	8002556 <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	7bba      	ldrb	r2, [r7, #14]
 8002554:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 8002556:	7abb      	ldrb	r3, [r7, #10]
 8002558:	2b01      	cmp	r3, #1
 800255a:	d10c      	bne.n	8002576 <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 800255c:	7b7b      	ldrb	r3, [r7, #13]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	4413      	add	r3, r2
 8002562:	7a59      	ldrb	r1, [r3, #9]
 8002564:	7b7b      	ldrb	r3, [r7, #13]
 8002566:	7afa      	ldrb	r2, [r7, #11]
 8002568:	430a      	orrs	r2, r1
 800256a:	b2d1      	uxtb	r1, r2
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	4413      	add	r3, r2
 8002570:	460a      	mov	r2, r1
 8002572:	725a      	strb	r2, [r3, #9]
 8002574:	e010      	b.n	8002598 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 8002576:	7b7b      	ldrb	r3, [r7, #13]
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	4413      	add	r3, r2
 800257c:	7a5b      	ldrb	r3, [r3, #9]
 800257e:	b25a      	sxtb	r2, r3
 8002580:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002584:	43db      	mvns	r3, r3
 8002586:	b25b      	sxtb	r3, r3
 8002588:	4013      	ands	r3, r2
 800258a:	b25a      	sxtb	r2, r3
 800258c:	7b7b      	ldrb	r3, [r7, #13]
 800258e:	b2d1      	uxtb	r1, r2
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	4413      	add	r3, r2
 8002594:	460a      	mov	r2, r1
 8002596:	725a      	strb	r2, [r3, #9]
				}

				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 8002598:	7abb      	ldrb	r3, [r7, #10]
 800259a:	4619      	mov	r1, r3
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f7ff fec9 	bl	8002334 <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 80025a2:	7bfb      	ldrb	r3, [r7, #15]
 80025a4:	3301      	adds	r3, #1
 80025a6:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 80025a8:	7afb      	ldrb	r3, [r7, #11]
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 80025ae:	7afb      	ldrb	r3, [r7, #11]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d104      	bne.n	80025be <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 80025b4:	7b7b      	ldrb	r3, [r7, #13]
 80025b6:	3301      	adds	r3, #1
 80025b8:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 80025ba:	2301      	movs	r3, #1
 80025bc:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 80025be:	7b7b      	ldrb	r3, [r7, #13]
 80025c0:	2b07      	cmp	r3, #7
 80025c2:	d98a      	bls.n	80024da <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 80025c4:	7bfb      	ldrb	r3, [r7, #15]
 80025c6:	2b40      	cmp	r3, #64	; 0x40
 80025c8:	d90b      	bls.n	80025e2 <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	7bba      	ldrb	r2, [r7, #14]
 80025ce:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	799b      	ldrb	r3, [r3, #6]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d102      	bne.n	80025de <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 80025de:	2301      	movs	r3, #1
 80025e0:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 80025e2:	7b3b      	ldrb	r3, [r7, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <OneWire_Search+0x16c>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	7a5b      	ldrb	r3, [r3, #9]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10a      	bne.n	8002606 <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2200      	movs	r2, #0
 8002600:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8002606:	7b3b      	ldrb	r3, [r7, #12]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3710      	adds	r7, #16
 800260c:	46bd      	mov	sp, r7
 800260e:	bd80      	pop	{r7, pc}

08002610 <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f7ff ff20 	bl	800245e <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 800261e:	21f0      	movs	r1, #240	; 0xf0
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7ff ff2f 	bl	8002484 <OneWire_Search>
 8002626:	4603      	mov	r3, r0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3708      	adds	r7, #8
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8002638:	21f0      	movs	r1, #240	; 0xf0
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7ff ff22 	bl	8002484 <OneWire_Search>
 8002640:	4603      	mov	r3, r0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 800264a:	b580      	push	{r7, lr}
 800264c:	b084      	sub	sp, #16
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
 8002652:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 8002654:	2155      	movs	r1, #85	; 0x55
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f7ff fec2 	bl	80023e0 <OneWire_WriteByte>

	for (i = 0; i < 8; i++)
 800265c:	2300      	movs	r3, #0
 800265e:	73fb      	strb	r3, [r7, #15]
 8002660:	e00a      	b.n	8002678 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 8002662:	7bfb      	ldrb	r3, [r7, #15]
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	4413      	add	r3, r2
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	4619      	mov	r1, r3
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f7ff feb7 	bl	80023e0 <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 8002672:	7bfb      	ldrb	r3, [r7, #15]
 8002674:	3301      	adds	r3, #1
 8002676:	73fb      	strb	r3, [r7, #15]
 8002678:	7bfb      	ldrb	r3, [r7, #15]
 800267a:	2b07      	cmp	r3, #7
 800267c:	d9f1      	bls.n	8002662 <OneWire_SelectWithPointer+0x18>
	}
}
 800267e:	bf00      	nop
 8002680:	bf00      	nop
 8002682:	3710      	adds	r7, #16
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
 8002690:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8002692:	2300      	movs	r3, #0
 8002694:	73fb      	strb	r3, [r7, #15]
 8002696:	e00a      	b.n	80026ae <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 8002698:	7bfa      	ldrb	r2, [r7, #15]
 800269a:	7bfb      	ldrb	r3, [r7, #15]
 800269c:	6839      	ldr	r1, [r7, #0]
 800269e:	440b      	add	r3, r1
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	440a      	add	r2, r1
 80026a4:	7a52      	ldrb	r2, [r2, #9]
 80026a6:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 80026a8:	7bfb      	ldrb	r3, [r7, #15]
 80026aa:	3301      	adds	r3, #1
 80026ac:	73fb      	strb	r3, [r7, #15]
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	2b07      	cmp	r3, #7
 80026b2:	d9f1      	bls.n	8002698 <OneWire_GetFullROM+0x10>
	}
}
 80026b4:	bf00      	nop
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
	...

080026c4 <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	60b9      	str	r1, [r7, #8]
 80026ce:	4613      	mov	r3, r2
 80026d0:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER); // Start the delay timer
 80026d2:	4811      	ldr	r0, [pc, #68]	; (8002718 <OneWire_Init+0x54>)
 80026d4:	f004 fa3c 	bl	8006b50 <HAL_TIM_Base_Start>

	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	68ba      	ldr	r2, [r7, #8]
 80026dc:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	88fa      	ldrh	r2, [r7, #6]
 80026e2:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f7ff fdc6 	bl	8002276 <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f7ff fdec 	bl	80022c8 <OneWire_OutputHigh>
	HAL_Delay(100);
 80026f0:	2064      	movs	r0, #100	; 0x64
 80026f2:	f000 fdf7 	bl	80032e4 <HAL_Delay>
	OneWire_OutputLow(onewire);
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f7ff fdd6 	bl	80022a8 <OneWire_OutputLow>
	HAL_Delay(100);
 80026fc:	2064      	movs	r0, #100	; 0x64
 80026fe:	f000 fdf1 	bl	80032e4 <HAL_Delay>
	OneWire_OutputHigh(onewire);
 8002702:	68f8      	ldr	r0, [r7, #12]
 8002704:	f7ff fde0 	bl	80022c8 <OneWire_OutputHigh>
	HAL_Delay(200);
 8002708:	20c8      	movs	r0, #200	; 0xc8
 800270a:	f000 fdeb 	bl	80032e4 <HAL_Delay>
}
 800270e:	bf00      	nop
 8002710:	3710      	adds	r7, #16
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}
 8002716:	bf00      	nop
 8002718:	200008d0 	.word	0x200008d0

0800271c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002722:	2300      	movs	r3, #0
 8002724:	607b      	str	r3, [r7, #4]
 8002726:	4b12      	ldr	r3, [pc, #72]	; (8002770 <HAL_MspInit+0x54>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	4a11      	ldr	r2, [pc, #68]	; (8002770 <HAL_MspInit+0x54>)
 800272c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002730:	6453      	str	r3, [r2, #68]	; 0x44
 8002732:	4b0f      	ldr	r3, [pc, #60]	; (8002770 <HAL_MspInit+0x54>)
 8002734:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002736:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800273a:	607b      	str	r3, [r7, #4]
 800273c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800273e:	2300      	movs	r3, #0
 8002740:	603b      	str	r3, [r7, #0]
 8002742:	4b0b      	ldr	r3, [pc, #44]	; (8002770 <HAL_MspInit+0x54>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002746:	4a0a      	ldr	r2, [pc, #40]	; (8002770 <HAL_MspInit+0x54>)
 8002748:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800274c:	6413      	str	r3, [r2, #64]	; 0x40
 800274e:	4b08      	ldr	r3, [pc, #32]	; (8002770 <HAL_MspInit+0x54>)
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002752:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002756:	603b      	str	r3, [r7, #0]
 8002758:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800275a:	2200      	movs	r2, #0
 800275c:	210f      	movs	r1, #15
 800275e:	f06f 0001 	mvn.w	r0, #1
 8002762:	f000 fef9 	bl	8003558 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002766:	bf00      	nop
 8002768:	3708      	adds	r7, #8
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40023800 	.word	0x40023800

08002774 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08e      	sub	sp, #56	; 0x38
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
 800278a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a55      	ldr	r2, [pc, #340]	; (80028e8 <HAL_ETH_MspInit+0x174>)
 8002792:	4293      	cmp	r3, r2
 8002794:	f040 80a4 	bne.w	80028e0 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002798:	2300      	movs	r3, #0
 800279a:	623b      	str	r3, [r7, #32]
 800279c:	4b53      	ldr	r3, [pc, #332]	; (80028ec <HAL_ETH_MspInit+0x178>)
 800279e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027a0:	4a52      	ldr	r2, [pc, #328]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027a6:	6313      	str	r3, [r2, #48]	; 0x30
 80027a8:	4b50      	ldr	r3, [pc, #320]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b0:	623b      	str	r3, [r7, #32]
 80027b2:	6a3b      	ldr	r3, [r7, #32]
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
 80027b8:	4b4c      	ldr	r3, [pc, #304]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027bc:	4a4b      	ldr	r2, [pc, #300]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027be:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027c2:	6313      	str	r3, [r2, #48]	; 0x30
 80027c4:	4b49      	ldr	r3, [pc, #292]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80027cc:	61fb      	str	r3, [r7, #28]
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	2300      	movs	r3, #0
 80027d2:	61bb      	str	r3, [r7, #24]
 80027d4:	4b45      	ldr	r3, [pc, #276]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d8:	4a44      	ldr	r2, [pc, #272]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80027de:	6313      	str	r3, [r2, #48]	; 0x30
 80027e0:	4b42      	ldr	r3, [pc, #264]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80027e8:	61bb      	str	r3, [r7, #24]
 80027ea:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	4b3e      	ldr	r3, [pc, #248]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f4:	4a3d      	ldr	r2, [pc, #244]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027f6:	f043 0304 	orr.w	r3, r3, #4
 80027fa:	6313      	str	r3, [r2, #48]	; 0x30
 80027fc:	4b3b      	ldr	r3, [pc, #236]	; (80028ec <HAL_ETH_MspInit+0x178>)
 80027fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002800:	f003 0304 	and.w	r3, r3, #4
 8002804:	617b      	str	r3, [r7, #20]
 8002806:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002808:	2300      	movs	r3, #0
 800280a:	613b      	str	r3, [r7, #16]
 800280c:	4b37      	ldr	r3, [pc, #220]	; (80028ec <HAL_ETH_MspInit+0x178>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002810:	4a36      	ldr	r2, [pc, #216]	; (80028ec <HAL_ETH_MspInit+0x178>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6313      	str	r3, [r2, #48]	; 0x30
 8002818:	4b34      	ldr	r3, [pc, #208]	; (80028ec <HAL_ETH_MspInit+0x178>)
 800281a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281c:	f003 0301 	and.w	r3, r3, #1
 8002820:	613b      	str	r3, [r7, #16]
 8002822:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002824:	2300      	movs	r3, #0
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	4b30      	ldr	r3, [pc, #192]	; (80028ec <HAL_ETH_MspInit+0x178>)
 800282a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282c:	4a2f      	ldr	r2, [pc, #188]	; (80028ec <HAL_ETH_MspInit+0x178>)
 800282e:	f043 0302 	orr.w	r3, r3, #2
 8002832:	6313      	str	r3, [r2, #48]	; 0x30
 8002834:	4b2d      	ldr	r3, [pc, #180]	; (80028ec <HAL_ETH_MspInit+0x178>)
 8002836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	60fb      	str	r3, [r7, #12]
 800283e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002840:	2300      	movs	r3, #0
 8002842:	60bb      	str	r3, [r7, #8]
 8002844:	4b29      	ldr	r3, [pc, #164]	; (80028ec <HAL_ETH_MspInit+0x178>)
 8002846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002848:	4a28      	ldr	r2, [pc, #160]	; (80028ec <HAL_ETH_MspInit+0x178>)
 800284a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800284e:	6313      	str	r3, [r2, #48]	; 0x30
 8002850:	4b26      	ldr	r3, [pc, #152]	; (80028ec <HAL_ETH_MspInit+0x178>)
 8002852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800285c:	2332      	movs	r3, #50	; 0x32
 800285e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002860:	2302      	movs	r3, #2
 8002862:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002864:	2300      	movs	r3, #0
 8002866:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002868:	2303      	movs	r3, #3
 800286a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800286c:	230b      	movs	r3, #11
 800286e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002870:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002874:	4619      	mov	r1, r3
 8002876:	481e      	ldr	r0, [pc, #120]	; (80028f0 <HAL_ETH_MspInit+0x17c>)
 8002878:	f001 fdce 	bl	8004418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800287c:	2386      	movs	r3, #134	; 0x86
 800287e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002880:	2302      	movs	r3, #2
 8002882:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002884:	2300      	movs	r3, #0
 8002886:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002888:	2303      	movs	r3, #3
 800288a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800288c:	230b      	movs	r3, #11
 800288e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002890:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002894:	4619      	mov	r1, r3
 8002896:	4817      	ldr	r0, [pc, #92]	; (80028f4 <HAL_ETH_MspInit+0x180>)
 8002898:	f001 fdbe 	bl	8004418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800289c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028a2:	2302      	movs	r3, #2
 80028a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a6:	2300      	movs	r3, #0
 80028a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028aa:	2303      	movs	r3, #3
 80028ac:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028ae:	230b      	movs	r3, #11
 80028b0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80028b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028b6:	4619      	mov	r1, r3
 80028b8:	480f      	ldr	r0, [pc, #60]	; (80028f8 <HAL_ETH_MspInit+0x184>)
 80028ba:	f001 fdad 	bl	8004418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80028be:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	2302      	movs	r3, #2
 80028c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028cc:	2303      	movs	r3, #3
 80028ce:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028d0:	230b      	movs	r3, #11
 80028d2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028d8:	4619      	mov	r1, r3
 80028da:	4808      	ldr	r0, [pc, #32]	; (80028fc <HAL_ETH_MspInit+0x188>)
 80028dc:	f001 fd9c 	bl	8004418 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80028e0:	bf00      	nop
 80028e2:	3738      	adds	r7, #56	; 0x38
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40028000 	.word	0x40028000
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40020800 	.word	0x40020800
 80028f4:	40020000 	.word	0x40020000
 80028f8:	40020400 	.word	0x40020400
 80028fc:	40021800 	.word	0x40021800

08002900 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b08a      	sub	sp, #40	; 0x28
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002908:	f107 0314 	add.w	r3, r7, #20
 800290c:	2200      	movs	r2, #0
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	605a      	str	r2, [r3, #4]
 8002912:	609a      	str	r2, [r3, #8]
 8002914:	60da      	str	r2, [r3, #12]
 8002916:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a47      	ldr	r2, [pc, #284]	; (8002a3c <HAL_I2C_MspInit+0x13c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	f040 8088 	bne.w	8002a34 <HAL_I2C_MspInit+0x134>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002924:	2300      	movs	r3, #0
 8002926:	613b      	str	r3, [r7, #16]
 8002928:	4b45      	ldr	r3, [pc, #276]	; (8002a40 <HAL_I2C_MspInit+0x140>)
 800292a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292c:	4a44      	ldr	r2, [pc, #272]	; (8002a40 <HAL_I2C_MspInit+0x140>)
 800292e:	f043 0320 	orr.w	r3, r3, #32
 8002932:	6313      	str	r3, [r2, #48]	; 0x30
 8002934:	4b42      	ldr	r3, [pc, #264]	; (8002a40 <HAL_I2C_MspInit+0x140>)
 8002936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	613b      	str	r3, [r7, #16]
 800293e:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002940:	2303      	movs	r3, #3
 8002942:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002944:	2312      	movs	r3, #18
 8002946:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800294c:	2303      	movs	r3, #3
 800294e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002950:	2304      	movs	r3, #4
 8002952:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002954:	f107 0314 	add.w	r3, r7, #20
 8002958:	4619      	mov	r1, r3
 800295a:	483a      	ldr	r0, [pc, #232]	; (8002a44 <HAL_I2C_MspInit+0x144>)
 800295c:	f001 fd5c 	bl	8004418 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002960:	2300      	movs	r3, #0
 8002962:	60fb      	str	r3, [r7, #12]
 8002964:	4b36      	ldr	r3, [pc, #216]	; (8002a40 <HAL_I2C_MspInit+0x140>)
 8002966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002968:	4a35      	ldr	r2, [pc, #212]	; (8002a40 <HAL_I2C_MspInit+0x140>)
 800296a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800296e:	6413      	str	r3, [r2, #64]	; 0x40
 8002970:	4b33      	ldr	r3, [pc, #204]	; (8002a40 <HAL_I2C_MspInit+0x140>)
 8002972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002974:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002978:	60fb      	str	r3, [r7, #12]
 800297a:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Stream3;
 800297c:	4b32      	ldr	r3, [pc, #200]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 800297e:	4a33      	ldr	r2, [pc, #204]	; (8002a4c <HAL_I2C_MspInit+0x14c>)
 8002980:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8002982:	4b31      	ldr	r3, [pc, #196]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 8002984:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8002988:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800298a:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 800298c:	2200      	movs	r2, #0
 800298e:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002990:	4b2d      	ldr	r3, [pc, #180]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 8002992:	2200      	movs	r2, #0
 8002994:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002996:	4b2c      	ldr	r3, [pc, #176]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 8002998:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800299c:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800299e:	4b2a      	ldr	r3, [pc, #168]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029a4:	4b28      	ldr	r3, [pc, #160]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80029aa:	4b27      	ldr	r3, [pc, #156]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029b0:	4b25      	ldr	r3, [pc, #148]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029b6:	4b24      	ldr	r3, [pc, #144]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80029bc:	4822      	ldr	r0, [pc, #136]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 80029be:	f000 fdf5 	bl	80035ac <HAL_DMA_Init>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 80029c8:	f7ff fc1d 	bl	8002206 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a1e      	ldr	r2, [pc, #120]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 80029d0:	639a      	str	r2, [r3, #56]	; 0x38
 80029d2:	4a1d      	ldr	r2, [pc, #116]	; (8002a48 <HAL_I2C_MspInit+0x148>)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 80029d8:	4b1d      	ldr	r3, [pc, #116]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 80029da:	4a1e      	ldr	r2, [pc, #120]	; (8002a54 <HAL_I2C_MspInit+0x154>)
 80029dc:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 80029de:	4b1c      	ldr	r3, [pc, #112]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 80029e0:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80029e4:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80029e6:	4b1a      	ldr	r3, [pc, #104]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 80029e8:	2240      	movs	r2, #64	; 0x40
 80029ea:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029ec:	4b18      	ldr	r3, [pc, #96]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80029f2:	4b17      	ldr	r3, [pc, #92]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 80029f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029f8:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029fa:	4b15      	ldr	r3, [pc, #84]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a00:	4b13      	ldr	r3, [pc, #76]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8002a06:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a0c:	4b10      	ldr	r3, [pc, #64]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a12:	4b0f      	ldr	r3, [pc, #60]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8002a18:	480d      	ldr	r0, [pc, #52]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 8002a1a:	f000 fdc7 	bl	80035ac <HAL_DMA_Init>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d001      	beq.n	8002a28 <HAL_I2C_MspInit+0x128>
    {
      Error_Handler();
 8002a24:	f7ff fbef 	bl	8002206 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a09      	ldr	r2, [pc, #36]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 8002a2c:	635a      	str	r2, [r3, #52]	; 0x34
 8002a2e:	4a08      	ldr	r2, [pc, #32]	; (8002a50 <HAL_I2C_MspInit+0x150>)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002a34:	bf00      	nop
 8002a36:	3728      	adds	r7, #40	; 0x28
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40005800 	.word	0x40005800
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40021400 	.word	0x40021400
 8002a48:	200006b0 	.word	0x200006b0
 8002a4c:	40026058 	.word	0x40026058
 8002a50:	20000710 	.word	0x20000710
 8002a54:	400260b8 	.word	0x400260b8

08002a58 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b08a      	sub	sp, #40	; 0x28
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a60:	f107 0314 	add.w	r3, r7, #20
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
 8002a6e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a57      	ldr	r2, [pc, #348]	; (8002bd4 <HAL_SPI_MspInit+0x17c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	f040 80a8 	bne.w	8002bcc <HAL_SPI_MspInit+0x174>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	613b      	str	r3, [r7, #16]
 8002a80:	4b55      	ldr	r3, [pc, #340]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a84:	4a54      	ldr	r2, [pc, #336]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002a86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a8a:	6453      	str	r3, [r2, #68]	; 0x44
 8002a8c:	4b52      	ldr	r3, [pc, #328]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a94:	613b      	str	r3, [r7, #16]
 8002a96:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a98:	2300      	movs	r3, #0
 8002a9a:	60fb      	str	r3, [r7, #12]
 8002a9c:	4b4e      	ldr	r3, [pc, #312]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa0:	4a4d      	ldr	r2, [pc, #308]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002aa2:	f043 0301 	orr.w	r3, r3, #1
 8002aa6:	6313      	str	r3, [r2, #48]	; 0x30
 8002aa8:	4b4b      	ldr	r3, [pc, #300]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	60fb      	str	r3, [r7, #12]
 8002ab2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	4b47      	ldr	r3, [pc, #284]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abc:	4a46      	ldr	r2, [pc, #280]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002abe:	f043 0302 	orr.w	r3, r3, #2
 8002ac2:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac4:	4b44      	ldr	r3, [pc, #272]	; (8002bd8 <HAL_SPI_MspInit+0x180>)
 8002ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac8:	f003 0302 	and.w	r3, r3, #2
 8002acc:	60bb      	str	r3, [r7, #8]
 8002ace:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8002ad0:	2370      	movs	r3, #112	; 0x70
 8002ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002adc:	2303      	movs	r3, #3
 8002ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002ae0:	2305      	movs	r3, #5
 8002ae2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ae4:	f107 0314 	add.w	r3, r7, #20
 8002ae8:	4619      	mov	r1, r3
 8002aea:	483c      	ldr	r0, [pc, #240]	; (8002bdc <HAL_SPI_MspInit+0x184>)
 8002aec:	f001 fc94 	bl	8004418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002af0:	2320      	movs	r3, #32
 8002af2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af4:	2302      	movs	r3, #2
 8002af6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002afc:	2303      	movs	r3, #3
 8002afe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b00:	2305      	movs	r3, #5
 8002b02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b04:	f107 0314 	add.w	r3, r7, #20
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4835      	ldr	r0, [pc, #212]	; (8002be0 <HAL_SPI_MspInit+0x188>)
 8002b0c:	f001 fc84 	bl	8004418 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8002b10:	4b34      	ldr	r3, [pc, #208]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b12:	4a35      	ldr	r2, [pc, #212]	; (8002be8 <HAL_SPI_MspInit+0x190>)
 8002b14:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002b16:	4b33      	ldr	r3, [pc, #204]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b18:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002b1c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b1e:	4b31      	ldr	r3, [pc, #196]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b24:	4b2f      	ldr	r3, [pc, #188]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b2a:	4b2e      	ldr	r3, [pc, #184]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b30:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b32:	4b2c      	ldr	r3, [pc, #176]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b34:	2200      	movs	r2, #0
 8002b36:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b38:	4b2a      	ldr	r3, [pc, #168]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8002b3e:	4b29      	ldr	r3, [pc, #164]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b40:	2200      	movs	r2, #0
 8002b42:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002b44:	4b27      	ldr	r3, [pc, #156]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002b4a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b4c:	4b25      	ldr	r3, [pc, #148]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002b52:	4824      	ldr	r0, [pc, #144]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b54:	f000 fd2a 	bl	80035ac <HAL_DMA_Init>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <HAL_SPI_MspInit+0x10a>
    {
      Error_Handler();
 8002b5e:	f7ff fb52 	bl	8002206 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	4a1f      	ldr	r2, [pc, #124]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b66:	64da      	str	r2, [r3, #76]	; 0x4c
 8002b68:	4a1e      	ldr	r2, [pc, #120]	; (8002be4 <HAL_SPI_MspInit+0x18c>)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 8002b6e:	4b1f      	ldr	r3, [pc, #124]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002b70:	4a1f      	ldr	r2, [pc, #124]	; (8002bf0 <HAL_SPI_MspInit+0x198>)
 8002b72:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002b74:	4b1d      	ldr	r3, [pc, #116]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002b76:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002b7a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b7c:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002b7e:	2240      	movs	r2, #64	; 0x40
 8002b80:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b82:	4b1a      	ldr	r3, [pc, #104]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b88:	4b18      	ldr	r3, [pc, #96]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002b8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002b8e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b90:	4b16      	ldr	r3, [pc, #88]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b96:	4b15      	ldr	r3, [pc, #84]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002b9c:	4b13      	ldr	r3, [pc, #76]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002ba2:	4b12      	ldr	r3, [pc, #72]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002ba4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002ba8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002baa:	4b10      	ldr	r3, [pc, #64]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002bb0:	480e      	ldr	r0, [pc, #56]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002bb2:	f000 fcfb 	bl	80035ac <HAL_DMA_Init>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <HAL_SPI_MspInit+0x168>
    {
      Error_Handler();
 8002bbc:	f7ff fb23 	bl	8002206 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a0a      	ldr	r2, [pc, #40]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002bc4:	649a      	str	r2, [r3, #72]	; 0x48
 8002bc6:	4a09      	ldr	r2, [pc, #36]	; (8002bec <HAL_SPI_MspInit+0x194>)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002bcc:	bf00      	nop
 8002bce:	3728      	adds	r7, #40	; 0x28
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40013000 	.word	0x40013000
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40020000 	.word	0x40020000
 8002be0:	40020400 	.word	0x40020400
 8002be4:	200007c8 	.word	0x200007c8
 8002be8:	40026440 	.word	0x40026440
 8002bec:	20000828 	.word	0x20000828
 8002bf0:	40026488 	.word	0x40026488

08002bf4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a2c      	ldr	r2, [pc, #176]	; (8002cb4 <HAL_TIM_Base_MspInit+0xc0>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d13e      	bne.n	8002c84 <HAL_TIM_Base_MspInit+0x90>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002c06:	2300      	movs	r3, #0
 8002c08:	60fb      	str	r3, [r7, #12]
 8002c0a:	4b2b      	ldr	r3, [pc, #172]	; (8002cb8 <HAL_TIM_Base_MspInit+0xc4>)
 8002c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0e:	4a2a      	ldr	r2, [pc, #168]	; (8002cb8 <HAL_TIM_Base_MspInit+0xc4>)
 8002c10:	f043 0301 	orr.w	r3, r3, #1
 8002c14:	6453      	str	r3, [r2, #68]	; 0x44
 8002c16:	4b28      	ldr	r3, [pc, #160]	; (8002cb8 <HAL_TIM_Base_MspInit+0xc4>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1a:	f003 0301 	and.w	r3, r3, #1
 8002c1e:	60fb      	str	r3, [r7, #12]
 8002c20:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 8002c22:	4b26      	ldr	r3, [pc, #152]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c24:	4a26      	ldr	r2, [pc, #152]	; (8002cc0 <HAL_TIM_Base_MspInit+0xcc>)
 8002c26:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8002c28:	4b24      	ldr	r3, [pc, #144]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c2a:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8002c2e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c30:	4b22      	ldr	r3, [pc, #136]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c32:	2240      	movs	r2, #64	; 0x40
 8002c34:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c36:	4b21      	ldr	r3, [pc, #132]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002c3c:	4b1f      	ldr	r3, [pc, #124]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c42:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c44:	4b1d      	ldr	r3, [pc, #116]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c4a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c4c:	4b1b      	ldr	r3, [pc, #108]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c52:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8002c54:	4b19      	ldr	r3, [pc, #100]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002c5a:	4b18      	ldr	r3, [pc, #96]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c60:	4b16      	ldr	r3, [pc, #88]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8002c66:	4815      	ldr	r0, [pc, #84]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c68:	f000 fca0 	bl	80035ac <HAL_DMA_Init>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_TIM_Base_MspInit+0x82>
    {
      Error_Handler();
 8002c72:	f7ff fac8 	bl	8002206 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	4a10      	ldr	r2, [pc, #64]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c7a:	625a      	str	r2, [r3, #36]	; 0x24
 8002c7c:	4a0f      	ldr	r2, [pc, #60]	; (8002cbc <HAL_TIM_Base_MspInit+0xc8>)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002c82:	e012      	b.n	8002caa <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a0e      	ldr	r2, [pc, #56]	; (8002cc4 <HAL_TIM_Base_MspInit+0xd0>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d10d      	bne.n	8002caa <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60bb      	str	r3, [r7, #8]
 8002c92:	4b09      	ldr	r3, [pc, #36]	; (8002cb8 <HAL_TIM_Base_MspInit+0xc4>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	4a08      	ldr	r2, [pc, #32]	; (8002cb8 <HAL_TIM_Base_MspInit+0xc4>)
 8002c98:	f043 0302 	orr.w	r3, r3, #2
 8002c9c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c9e:	4b06      	ldr	r3, [pc, #24]	; (8002cb8 <HAL_TIM_Base_MspInit+0xc4>)
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f003 0302 	and.w	r3, r3, #2
 8002ca6:	60bb      	str	r3, [r7, #8]
 8002ca8:	68bb      	ldr	r3, [r7, #8]
}
 8002caa:	bf00      	nop
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	40010000 	.word	0x40010000
 8002cb8:	40023800 	.word	0x40023800
 8002cbc:	20000918 	.word	0x20000918
 8002cc0:	40026428 	.word	0x40026428
 8002cc4:	40000400 	.word	0x40000400

08002cc8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b088      	sub	sp, #32
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd0:	f107 030c 	add.w	r3, r7, #12
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]
 8002cda:	609a      	str	r2, [r3, #8]
 8002cdc:	60da      	str	r2, [r3, #12]
 8002cde:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a12      	ldr	r2, [pc, #72]	; (8002d30 <HAL_TIM_MspPostInit+0x68>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d11e      	bne.n	8002d28 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	60bb      	str	r3, [r7, #8]
 8002cee:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <HAL_TIM_MspPostInit+0x6c>)
 8002cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf2:	4a10      	ldr	r2, [pc, #64]	; (8002d34 <HAL_TIM_MspPostInit+0x6c>)
 8002cf4:	f043 0310 	orr.w	r3, r3, #16
 8002cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002cfa:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <HAL_TIM_MspPostInit+0x6c>)
 8002cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfe:	f003 0310 	and.w	r3, r3, #16
 8002d02:	60bb      	str	r3, [r7, #8]
 8002d04:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002d0a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d14:	2300      	movs	r3, #0
 8002d16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002d1c:	f107 030c 	add.w	r3, r7, #12
 8002d20:	4619      	mov	r1, r3
 8002d22:	4805      	ldr	r0, [pc, #20]	; (8002d38 <HAL_TIM_MspPostInit+0x70>)
 8002d24:	f001 fb78 	bl	8004418 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002d28:	bf00      	nop
 8002d2a:	3720      	adds	r7, #32
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40010000 	.word	0x40010000
 8002d34:	40023800 	.word	0x40023800
 8002d38:	40021000 	.word	0x40021000

08002d3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08a      	sub	sp, #40	; 0x28
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d44:	f107 0314 	add.w	r3, r7, #20
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	605a      	str	r2, [r3, #4]
 8002d4e:	609a      	str	r2, [r3, #8]
 8002d50:	60da      	str	r2, [r3, #12]
 8002d52:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a4d      	ldr	r2, [pc, #308]	; (8002e90 <HAL_UART_MspInit+0x154>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	f040 8093 	bne.w	8002e86 <HAL_UART_MspInit+0x14a>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d60:	2300      	movs	r3, #0
 8002d62:	613b      	str	r3, [r7, #16]
 8002d64:	4b4b      	ldr	r3, [pc, #300]	; (8002e94 <HAL_UART_MspInit+0x158>)
 8002d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d68:	4a4a      	ldr	r2, [pc, #296]	; (8002e94 <HAL_UART_MspInit+0x158>)
 8002d6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d6e:	6413      	str	r3, [r2, #64]	; 0x40
 8002d70:	4b48      	ldr	r3, [pc, #288]	; (8002e94 <HAL_UART_MspInit+0x158>)
 8002d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	4b44      	ldr	r3, [pc, #272]	; (8002e94 <HAL_UART_MspInit+0x158>)
 8002d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d84:	4a43      	ldr	r2, [pc, #268]	; (8002e94 <HAL_UART_MspInit+0x158>)
 8002d86:	f043 0308 	orr.w	r3, r3, #8
 8002d8a:	6313      	str	r3, [r2, #48]	; 0x30
 8002d8c:	4b41      	ldr	r3, [pc, #260]	; (8002e94 <HAL_UART_MspInit+0x158>)
 8002d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002d98:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002d9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d9e:	2302      	movs	r3, #2
 8002da0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002da6:	2303      	movs	r3, #3
 8002da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002daa:	2307      	movs	r3, #7
 8002dac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dae:	f107 0314 	add.w	r3, r7, #20
 8002db2:	4619      	mov	r1, r3
 8002db4:	4838      	ldr	r0, [pc, #224]	; (8002e98 <HAL_UART_MspInit+0x15c>)
 8002db6:	f001 fb2f 	bl	8004418 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002dba:	4b38      	ldr	r3, [pc, #224]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002dbc:	4a38      	ldr	r2, [pc, #224]	; (8002ea0 <HAL_UART_MspInit+0x164>)
 8002dbe:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002dc0:	4b36      	ldr	r3, [pc, #216]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002dc2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002dc6:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dc8:	4b34      	ldr	r3, [pc, #208]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002dce:	4b33      	ldr	r3, [pc, #204]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dd4:	4b31      	ldr	r3, [pc, #196]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002dd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002dda:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ddc:	4b2f      	ldr	r3, [pc, #188]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002de2:	4b2e      	ldr	r3, [pc, #184]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002de8:	4b2c      	ldr	r3, [pc, #176]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002dee:	4b2b      	ldr	r3, [pc, #172]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002df0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002df4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002df6:	4b29      	ldr	r3, [pc, #164]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002dfc:	4827      	ldr	r0, [pc, #156]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002dfe:	f000 fbd5 	bl	80035ac <HAL_DMA_Init>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002e08:	f7ff f9fd 	bl	8002206 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a23      	ldr	r2, [pc, #140]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002e10:	639a      	str	r2, [r3, #56]	; 0x38
 8002e12:	4a22      	ldr	r2, [pc, #136]	; (8002e9c <HAL_UART_MspInit+0x160>)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8002e18:	4b22      	ldr	r3, [pc, #136]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e1a:	4a23      	ldr	r2, [pc, #140]	; (8002ea8 <HAL_UART_MspInit+0x16c>)
 8002e1c:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_7;
 8002e1e:	4b21      	ldr	r3, [pc, #132]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e20:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8002e24:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e26:	4b1f      	ldr	r3, [pc, #124]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e28:	2240      	movs	r2, #64	; 0x40
 8002e2a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e2c:	4b1d      	ldr	r3, [pc, #116]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e32:	4b1c      	ldr	r3, [pc, #112]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e38:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e3a:	4b1a      	ldr	r3, [pc, #104]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e40:	4b18      	ldr	r3, [pc, #96]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002e46:	4b17      	ldr	r3, [pc, #92]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002e4c:	4b15      	ldr	r3, [pc, #84]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e4e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e52:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e54:	4b13      	ldr	r3, [pc, #76]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002e5a:	4812      	ldr	r0, [pc, #72]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e5c:	f000 fba6 	bl	80035ac <HAL_DMA_Init>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002e66:	f7ff f9ce 	bl	8002206 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	4a0d      	ldr	r2, [pc, #52]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e6e:	635a      	str	r2, [r3, #52]	; 0x34
 8002e70:	4a0c      	ldr	r2, [pc, #48]	; (8002ea4 <HAL_UART_MspInit+0x168>)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002e76:	2200      	movs	r2, #0
 8002e78:	2105      	movs	r1, #5
 8002e7a:	2027      	movs	r0, #39	; 0x27
 8002e7c:	f000 fb6c 	bl	8003558 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002e80:	2027      	movs	r0, #39	; 0x27
 8002e82:	f000 fb85 	bl	8003590 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002e86:	bf00      	nop
 8002e88:	3728      	adds	r7, #40	; 0x28
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	40004800 	.word	0x40004800
 8002e94:	40023800 	.word	0x40023800
 8002e98:	40020c00 	.word	0x40020c00
 8002e9c:	200009bc 	.word	0x200009bc
 8002ea0:	40026028 	.word	0x40026028
 8002ea4:	20000a1c 	.word	0x20000a1c
 8002ea8:	40026070 	.word	0x40026070

08002eac <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b08a      	sub	sp, #40	; 0x28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eb4:	f107 0314 	add.w	r3, r7, #20
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	605a      	str	r2, [r3, #4]
 8002ebe:	609a      	str	r2, [r3, #8]
 8002ec0:	60da      	str	r2, [r3, #12]
 8002ec2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ecc:	d13f      	bne.n	8002f4e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ece:	2300      	movs	r3, #0
 8002ed0:	613b      	str	r3, [r7, #16]
 8002ed2:	4b21      	ldr	r3, [pc, #132]	; (8002f58 <HAL_PCD_MspInit+0xac>)
 8002ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed6:	4a20      	ldr	r2, [pc, #128]	; (8002f58 <HAL_PCD_MspInit+0xac>)
 8002ed8:	f043 0301 	orr.w	r3, r3, #1
 8002edc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ede:	4b1e      	ldr	r3, [pc, #120]	; (8002f58 <HAL_PCD_MspInit+0xac>)
 8002ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee2:	f003 0301 	and.w	r3, r3, #1
 8002ee6:	613b      	str	r3, [r7, #16]
 8002ee8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002eea:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002eee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002efc:	230a      	movs	r3, #10
 8002efe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f00:	f107 0314 	add.w	r3, r7, #20
 8002f04:	4619      	mov	r1, r3
 8002f06:	4815      	ldr	r0, [pc, #84]	; (8002f5c <HAL_PCD_MspInit+0xb0>)
 8002f08:	f001 fa86 	bl	8004418 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002f0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f12:	2300      	movs	r3, #0
 8002f14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f16:	2300      	movs	r3, #0
 8002f18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002f1a:	f107 0314 	add.w	r3, r7, #20
 8002f1e:	4619      	mov	r1, r3
 8002f20:	480e      	ldr	r0, [pc, #56]	; (8002f5c <HAL_PCD_MspInit+0xb0>)
 8002f22:	f001 fa79 	bl	8004418 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002f26:	4b0c      	ldr	r3, [pc, #48]	; (8002f58 <HAL_PCD_MspInit+0xac>)
 8002f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f2a:	4a0b      	ldr	r2, [pc, #44]	; (8002f58 <HAL_PCD_MspInit+0xac>)
 8002f2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f30:	6353      	str	r3, [r2, #52]	; 0x34
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <HAL_PCD_MspInit+0xac>)
 8002f38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f3a:	4a07      	ldr	r2, [pc, #28]	; (8002f58 <HAL_PCD_MspInit+0xac>)
 8002f3c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f40:	6453      	str	r3, [r2, #68]	; 0x44
 8002f42:	4b05      	ldr	r3, [pc, #20]	; (8002f58 <HAL_PCD_MspInit+0xac>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f46:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002f4e:	bf00      	nop
 8002f50:	3728      	adds	r7, #40	; 0x28
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	40020000 	.word	0x40020000

08002f60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b08e      	sub	sp, #56	; 0x38
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
 8002f74:	4b34      	ldr	r3, [pc, #208]	; (8003048 <HAL_InitTick+0xe8>)
 8002f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f78:	4a33      	ldr	r2, [pc, #204]	; (8003048 <HAL_InitTick+0xe8>)
 8002f7a:	f043 0301 	orr.w	r3, r3, #1
 8002f7e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f80:	4b31      	ldr	r3, [pc, #196]	; (8003048 <HAL_InitTick+0xe8>)
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	60fb      	str	r3, [r7, #12]
 8002f8a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f8c:	f107 0210 	add.w	r2, r7, #16
 8002f90:	f107 0314 	add.w	r3, r7, #20
 8002f94:	4611      	mov	r1, r2
 8002f96:	4618      	mov	r0, r3
 8002f98:	f003 f918 	bl	80061cc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002fa0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d103      	bne.n	8002fae <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002fa6:	f003 f8e9 	bl	800617c <HAL_RCC_GetPCLK1Freq>
 8002faa:	6378      	str	r0, [r7, #52]	; 0x34
 8002fac:	e004      	b.n	8002fb8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002fae:	f003 f8e5 	bl	800617c <HAL_RCC_GetPCLK1Freq>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	005b      	lsls	r3, r3, #1
 8002fb6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fba:	4a24      	ldr	r2, [pc, #144]	; (800304c <HAL_InitTick+0xec>)
 8002fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc0:	0c9b      	lsrs	r3, r3, #18
 8002fc2:	3b01      	subs	r3, #1
 8002fc4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002fc6:	4b22      	ldr	r3, [pc, #136]	; (8003050 <HAL_InitTick+0xf0>)
 8002fc8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002fcc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002fce:	4b20      	ldr	r3, [pc, #128]	; (8003050 <HAL_InitTick+0xf0>)
 8002fd0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002fd4:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002fd6:	4a1e      	ldr	r2, [pc, #120]	; (8003050 <HAL_InitTick+0xf0>)
 8002fd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fda:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8002fdc:	4b1c      	ldr	r3, [pc, #112]	; (8003050 <HAL_InitTick+0xf0>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fe2:	4b1b      	ldr	r3, [pc, #108]	; (8003050 <HAL_InitTick+0xf0>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fe8:	4b19      	ldr	r3, [pc, #100]	; (8003050 <HAL_InitTick+0xf0>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8002fee:	4818      	ldr	r0, [pc, #96]	; (8003050 <HAL_InitTick+0xf0>)
 8002ff0:	f003 fd5e 	bl	8006ab0 <HAL_TIM_Base_Init>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002ffa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d11b      	bne.n	800303a <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8003002:	4813      	ldr	r0, [pc, #76]	; (8003050 <HAL_InitTick+0xf0>)
 8003004:	f003 fe0c 	bl	8006c20 <HAL_TIM_Base_Start_IT>
 8003008:	4603      	mov	r3, r0
 800300a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800300e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003012:	2b00      	cmp	r3, #0
 8003014:	d111      	bne.n	800303a <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003016:	201c      	movs	r0, #28
 8003018:	f000 faba 	bl	8003590 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2b0f      	cmp	r3, #15
 8003020:	d808      	bhi.n	8003034 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8003022:	2200      	movs	r2, #0
 8003024:	6879      	ldr	r1, [r7, #4]
 8003026:	201c      	movs	r0, #28
 8003028:	f000 fa96 	bl	8003558 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800302c:	4a09      	ldr	r2, [pc, #36]	; (8003054 <HAL_InitTick+0xf4>)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	e002      	b.n	800303a <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800303a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800303e:	4618      	mov	r0, r3
 8003040:	3738      	adds	r7, #56	; 0x38
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}
 8003046:	bf00      	nop
 8003048:	40023800 	.word	0x40023800
 800304c:	431bde83 	.word	0x431bde83
 8003050:	20003448 	.word	0x20003448
 8003054:	2000008c 	.word	0x2000008c

08003058 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800305c:	e7fe      	b.n	800305c <NMI_Handler+0x4>

0800305e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800305e:	b480      	push	{r7}
 8003060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003062:	e7fe      	b.n	8003062 <HardFault_Handler+0x4>

08003064 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003068:	e7fe      	b.n	8003068 <MemManage_Handler+0x4>

0800306a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800306a:	b480      	push	{r7}
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800306e:	e7fe      	b.n	800306e <BusFault_Handler+0x4>

08003070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003074:	e7fe      	b.n	8003074 <UsageFault_Handler+0x4>

08003076 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003076:	b480      	push	{r7}
 8003078:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003088:	4802      	ldr	r0, [pc, #8]	; (8003094 <DMA1_Stream1_IRQHandler+0x10>)
 800308a:	f000 fc27 	bl	80038dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	200009bc 	.word	0x200009bc

08003098 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 800309c:	4802      	ldr	r0, [pc, #8]	; (80030a8 <DMA1_Stream3_IRQHandler+0x10>)
 800309e:	f000 fc1d 	bl	80038dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200006b0 	.word	0x200006b0

080030ac <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80030b0:	4802      	ldr	r0, [pc, #8]	; (80030bc <DMA1_Stream4_IRQHandler+0x10>)
 80030b2:	f000 fc13 	bl	80038dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000a1c 	.word	0x20000a1c

080030c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80030c4:	4802      	ldr	r0, [pc, #8]	; (80030d0 <TIM2_IRQHandler+0x10>)
 80030c6:	f003 ff3d 	bl	8006f44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20003448 	.word	0x20003448

080030d4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80030d8:	4802      	ldr	r0, [pc, #8]	; (80030e4 <USART3_IRQHandler+0x10>)
 80030da:	f004 fedb 	bl	8007e94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20000978 	.word	0x20000978

080030e8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 80030ec:	4802      	ldr	r0, [pc, #8]	; (80030f8 <DMA1_Stream7_IRQHandler+0x10>)
 80030ee:	f000 fbf5 	bl	80038dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	20000710 	.word	0x20000710

080030fc <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8003100:	4802      	ldr	r0, [pc, #8]	; (800310c <DMA2_Stream1_IRQHandler+0x10>)
 8003102:	f000 fbeb 	bl	80038dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20000918 	.word	0x20000918

08003110 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003114:	4802      	ldr	r0, [pc, #8]	; (8003120 <DMA2_Stream2_IRQHandler+0x10>)
 8003116:	f000 fbe1 	bl	80038dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	200007c8 	.word	0x200007c8

08003124 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003128:	4802      	ldr	r0, [pc, #8]	; (8003134 <DMA2_Stream5_IRQHandler+0x10>)
 800312a:	f000 fbd7 	bl	80038dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	20000828 	.word	0x20000828

08003138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003140:	4a14      	ldr	r2, [pc, #80]	; (8003194 <_sbrk+0x5c>)
 8003142:	4b15      	ldr	r3, [pc, #84]	; (8003198 <_sbrk+0x60>)
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800314c:	4b13      	ldr	r3, [pc, #76]	; (800319c <_sbrk+0x64>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d102      	bne.n	800315a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003154:	4b11      	ldr	r3, [pc, #68]	; (800319c <_sbrk+0x64>)
 8003156:	4a12      	ldr	r2, [pc, #72]	; (80031a0 <_sbrk+0x68>)
 8003158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800315a:	4b10      	ldr	r3, [pc, #64]	; (800319c <_sbrk+0x64>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4413      	add	r3, r2
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	429a      	cmp	r2, r3
 8003166:	d207      	bcs.n	8003178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003168:	f00b fdd8 	bl	800ed1c <__errno>
 800316c:	4603      	mov	r3, r0
 800316e:	220c      	movs	r2, #12
 8003170:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003172:	f04f 33ff 	mov.w	r3, #4294967295
 8003176:	e009      	b.n	800318c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003178:	4b08      	ldr	r3, [pc, #32]	; (800319c <_sbrk+0x64>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800317e:	4b07      	ldr	r3, [pc, #28]	; (800319c <_sbrk+0x64>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4413      	add	r3, r2
 8003186:	4a05      	ldr	r2, [pc, #20]	; (800319c <_sbrk+0x64>)
 8003188:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800318a:	68fb      	ldr	r3, [r7, #12]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3718      	adds	r7, #24
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20030000 	.word	0x20030000
 8003198:	00000400 	.word	0x00000400
 800319c:	20003494 	.word	0x20003494
 80031a0:	20007298 	.word	0x20007298

080031a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031a8:	4b06      	ldr	r3, [pc, #24]	; (80031c4 <SystemInit+0x20>)
 80031aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ae:	4a05      	ldr	r2, [pc, #20]	; (80031c4 <SystemInit+0x20>)
 80031b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000ed00 	.word	0xe000ed00

080031c8 <TM_DELAY_1msHandler>:
	/* Return pointer */
	return Timer;
}

/* 1ms function called when systick makes interrupt */
__weak void TM_DELAY_1msHandler(void) {
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
	/* NOTE: This function Should not be modified, when the callback is needed,
           the TM_DELAY_1msHandler could be implemented in the user file
	*/
}
 80031cc:	bf00      	nop
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr
	...

080031d8 <HAL_IncTick>:
/***************************************************/
/*       Custom HAL function implementations       */
/***************************************************/

/* Called from Systick handler */
void HAL_IncTick(void) {
 80031d8:	b580      	push	{r7, lr}
 80031da:	b082      	sub	sp, #8
 80031dc:	af00      	add	r7, sp, #0
	uint8_t i;
	
	/* Increase system time */
	TM_Time++;
 80031de:	4b3e      	ldr	r3, [pc, #248]	; (80032d8 <HAL_IncTick+0x100>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	3301      	adds	r3, #1
 80031e4:	4a3c      	ldr	r2, [pc, #240]	; (80032d8 <HAL_IncTick+0x100>)
 80031e6:	6013      	str	r3, [r2, #0]
	
	/* Decrease other system time */
	if (TM_Time2) {
 80031e8:	4b3c      	ldr	r3, [pc, #240]	; (80032dc <HAL_IncTick+0x104>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d004      	beq.n	80031fa <HAL_IncTick+0x22>
		TM_Time2--;
 80031f0:	4b3a      	ldr	r3, [pc, #232]	; (80032dc <HAL_IncTick+0x104>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	3b01      	subs	r3, #1
 80031f6:	4a39      	ldr	r2, [pc, #228]	; (80032dc <HAL_IncTick+0x104>)
 80031f8:	6013      	str	r3, [r2, #0]
	}
	
	/* Check for timers */
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 80031fa:	2300      	movs	r3, #0
 80031fc:	71fb      	strb	r3, [r7, #7]
 80031fe:	e05f      	b.n	80032c0 <HAL_IncTick+0xe8>
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8003200:	79fb      	ldrb	r3, [r7, #7]
 8003202:	4a37      	ldr	r2, [pc, #220]	; (80032e0 <HAL_IncTick+0x108>)
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	685b      	ldr	r3, [r3, #4]
		if (
 800320a:	2b00      	cmp	r3, #0
 800320c:	d055      	beq.n	80032ba <HAL_IncTick+0xe2>
			CustomTimers.Timers[i]->Flags.F.CNTEN /*!< Timer is enabled */
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	4a33      	ldr	r2, [pc, #204]	; (80032e0 <HAL_IncTick+0x108>)
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	685b      	ldr	r3, [r3, #4]
			CustomTimers.Timers[i] &&             /*!< Pointer exists */
 8003218:	781b      	ldrb	r3, [r3, #0]
 800321a:	f003 0302 	and.w	r3, r3, #2
 800321e:	b2db      	uxtb	r3, r3
 8003220:	2b00      	cmp	r3, #0
 8003222:	d04a      	beq.n	80032ba <HAL_IncTick+0xe2>
		) {
			/* Decrease counter if needed */
			if (CustomTimers.Timers[i]->CNT) {
 8003224:	79fb      	ldrb	r3, [r7, #7]
 8003226:	4a2e      	ldr	r2, [pc, #184]	; (80032e0 <HAL_IncTick+0x108>)
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	4413      	add	r3, r2
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d007      	beq.n	8003244 <HAL_IncTick+0x6c>
				CustomTimers.Timers[i]->CNT--;
 8003234:	79fb      	ldrb	r3, [r7, #7]
 8003236:	4a2a      	ldr	r2, [pc, #168]	; (80032e0 <HAL_IncTick+0x108>)
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	4413      	add	r3, r2
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	689a      	ldr	r2, [r3, #8]
 8003240:	3a01      	subs	r2, #1
 8003242:	609a      	str	r2, [r3, #8]
			}

			/* Check if count is zero */
			if (CustomTimers.Timers[i]->CNT == 0) {
 8003244:	79fb      	ldrb	r3, [r7, #7]
 8003246:	4a26      	ldr	r2, [pc, #152]	; (80032e0 <HAL_IncTick+0x108>)
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	4413      	add	r3, r2
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d132      	bne.n	80032ba <HAL_IncTick+0xe2>
				/* Call user callback function */
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i], CustomTimers.Timers[i]->UserParameters);
 8003254:	79fb      	ldrb	r3, [r7, #7]
 8003256:	4a22      	ldr	r2, [pc, #136]	; (80032e0 <HAL_IncTick+0x108>)
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	491f      	ldr	r1, [pc, #124]	; (80032e0 <HAL_IncTick+0x108>)
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	440b      	add	r3, r1
 8003268:	6858      	ldr	r0, [r3, #4]
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	491c      	ldr	r1, [pc, #112]	; (80032e0 <HAL_IncTick+0x108>)
 800326e:	009b      	lsls	r3, r3, #2
 8003270:	440b      	add	r3, r1
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	4619      	mov	r1, r3
 8003278:	4790      	blx	r2

				/* Set new counter value */
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 800327a:	79fb      	ldrb	r3, [r7, #7]
 800327c:	4a18      	ldr	r2, [pc, #96]	; (80032e0 <HAL_IncTick+0x108>)
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	4413      	add	r3, r2
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	4916      	ldr	r1, [pc, #88]	; (80032e0 <HAL_IncTick+0x108>)
 8003288:	009b      	lsls	r3, r3, #2
 800328a:	440b      	add	r3, r1
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	6852      	ldr	r2, [r2, #4]
 8003290:	609a      	str	r2, [r3, #8]

				/* Disable timer if auto reload feature is not used */
				if (!CustomTimers.Timers[i]->Flags.F.AREN) {
 8003292:	79fb      	ldrb	r3, [r7, #7]
 8003294:	4a12      	ldr	r2, [pc, #72]	; (80032e0 <HAL_IncTick+0x108>)
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	4413      	add	r3, r2
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d108      	bne.n	80032ba <HAL_IncTick+0xe2>
					/* Disable counter */
					CustomTimers.Timers[i]->Flags.F.CNTEN = 0;
 80032a8:	79fb      	ldrb	r3, [r7, #7]
 80032aa:	4a0d      	ldr	r2, [pc, #52]	; (80032e0 <HAL_IncTick+0x108>)
 80032ac:	009b      	lsls	r3, r3, #2
 80032ae:	4413      	add	r3, r2
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	7813      	ldrb	r3, [r2, #0]
 80032b4:	f36f 0341 	bfc	r3, #1, #1
 80032b8:	7013      	strb	r3, [r2, #0]
	for (i = 0; i < CustomTimers.Count; i++) {
 80032ba:	79fb      	ldrb	r3, [r7, #7]
 80032bc:	3301      	adds	r3, #1
 80032be:	71fb      	strb	r3, [r7, #7]
 80032c0:	4b07      	ldr	r3, [pc, #28]	; (80032e0 <HAL_IncTick+0x108>)
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	79fa      	ldrb	r2, [r7, #7]
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d39a      	bcc.n	8003200 <HAL_IncTick+0x28>
			}
		}
	}
	
	/* Call 1ms interrupt handler function */
	TM_DELAY_1msHandler();
 80032ca:	f7ff ff7d 	bl	80031c8 <TM_DELAY_1msHandler>
}
 80032ce:	bf00      	nop
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	2000349c 	.word	0x2000349c
 80032dc:	20003498 	.word	0x20003498
 80032e0:	200034a0 	.word	0x200034a0

080032e4 <HAL_Delay>:

void HAL_Delay(uint32_t Delay) {
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032ec:	f3ef 8305 	mrs	r3, IPSR
 80032f0:	60bb      	str	r3, [r7, #8]
  return(result);
 80032f2:	68bb      	ldr	r3, [r7, #8]
	/* Delay for amount of milliseconds */
	/* Check if we are called from ISR */
	if (__get_IPSR() == 0) {
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d115      	bne.n	8003324 <HAL_Delay+0x40>
		/* Called from thread mode */
		uint32_t tickstart = HAL_GetTick();
 80032f8:	f000 f81e 	bl	8003338 <HAL_GetTick>
 80032fc:	60f8      	str	r0, [r7, #12]
		
		/* Count interrupts */
		while ((HAL_GetTick() - tickstart) < Delay) {
 80032fe:	bf00      	nop
 8003300:	f000 f81a 	bl	8003338 <HAL_GetTick>
 8003304:	4602      	mov	r2, r0
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	429a      	cmp	r2, r3
 800330e:	d8f7      	bhi.n	8003300 <HAL_Delay+0x1c>
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
				Delay--;
			}
		}
	}
}
 8003310:	e00b      	b.n	800332a <HAL_Delay+0x46>
			if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
 8003312:	4b08      	ldr	r3, [pc, #32]	; (8003334 <HAL_Delay+0x50>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d002      	beq.n	8003324 <HAL_Delay+0x40>
				Delay--;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	3b01      	subs	r3, #1
 8003322:	607b      	str	r3, [r7, #4]
		while (Delay) {
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d1f3      	bne.n	8003312 <HAL_Delay+0x2e>
}
 800332a:	bf00      	nop
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	e000e010 	.word	0xe000e010

08003338 <HAL_GetTick>:

uint32_t HAL_GetTick(void) {
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
	/* Return current time in milliseconds */
	return TM_Time;
 800333c:	4b03      	ldr	r3, [pc, #12]	; (800334c <HAL_GetTick+0x14>)
 800333e:	681b      	ldr	r3, [r3, #0]
}
 8003340:	4618      	mov	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	2000349c 	.word	0x2000349c

08003350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003350:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003388 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003354:	480d      	ldr	r0, [pc, #52]	; (800338c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003356:	490e      	ldr	r1, [pc, #56]	; (8003390 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003358:	4a0e      	ldr	r2, [pc, #56]	; (8003394 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800335a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800335c:	e002      	b.n	8003364 <LoopCopyDataInit>

0800335e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800335e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003362:	3304      	adds	r3, #4

08003364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003368:	d3f9      	bcc.n	800335e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800336a:	4a0b      	ldr	r2, [pc, #44]	; (8003398 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800336c:	4c0b      	ldr	r4, [pc, #44]	; (800339c <LoopFillZerobss+0x26>)
  movs r3, #0
 800336e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003370:	e001      	b.n	8003376 <LoopFillZerobss>

08003372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003374:	3204      	adds	r2, #4

08003376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003378:	d3fb      	bcc.n	8003372 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800337a:	f7ff ff13 	bl	80031a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800337e:	f00b fcd3 	bl	800ed28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003382:	f7fe f871 	bl	8001468 <main>
  bx  lr    
 8003386:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003388:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800338c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003390:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 8003394:	0800fa20 	.word	0x0800fa20
  ldr r2, =_sbss
 8003398:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 800339c:	20007298 	.word	0x20007298

080033a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033a0:	e7fe      	b.n	80033a0 <ADC_IRQHandler>
	...

080033a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80033a8:	4b0e      	ldr	r3, [pc, #56]	; (80033e4 <HAL_Init+0x40>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a0d      	ldr	r2, [pc, #52]	; (80033e4 <HAL_Init+0x40>)
 80033ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80033b4:	4b0b      	ldr	r3, [pc, #44]	; (80033e4 <HAL_Init+0x40>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a0a      	ldr	r2, [pc, #40]	; (80033e4 <HAL_Init+0x40>)
 80033ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80033be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033c0:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <HAL_Init+0x40>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a07      	ldr	r2, [pc, #28]	; (80033e4 <HAL_Init+0x40>)
 80033c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033cc:	2003      	movs	r0, #3
 80033ce:	f000 f8b8 	bl	8003542 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033d2:	200f      	movs	r0, #15
 80033d4:	f7ff fdc4 	bl	8002f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033d8:	f7ff f9a0 	bl	800271c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033dc:	2300      	movs	r3, #0
}
 80033de:	4618      	mov	r0, r3
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40023c00 	.word	0x40023c00

080033e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b085      	sub	sp, #20
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f003 0307 	and.w	r3, r3, #7
 80033f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033f8:	4b0c      	ldr	r3, [pc, #48]	; (800342c <__NVIC_SetPriorityGrouping+0x44>)
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003404:	4013      	ands	r3, r2
 8003406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003410:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003414:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800341a:	4a04      	ldr	r2, [pc, #16]	; (800342c <__NVIC_SetPriorityGrouping+0x44>)
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	60d3      	str	r3, [r2, #12]
}
 8003420:	bf00      	nop
 8003422:	3714      	adds	r7, #20
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr
 800342c:	e000ed00 	.word	0xe000ed00

08003430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003434:	4b04      	ldr	r3, [pc, #16]	; (8003448 <__NVIC_GetPriorityGrouping+0x18>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	0a1b      	lsrs	r3, r3, #8
 800343a:	f003 0307 	and.w	r3, r3, #7
}
 800343e:	4618      	mov	r0, r3
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	e000ed00 	.word	0xe000ed00

0800344c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345a:	2b00      	cmp	r3, #0
 800345c:	db0b      	blt.n	8003476 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800345e:	79fb      	ldrb	r3, [r7, #7]
 8003460:	f003 021f 	and.w	r2, r3, #31
 8003464:	4907      	ldr	r1, [pc, #28]	; (8003484 <__NVIC_EnableIRQ+0x38>)
 8003466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	2001      	movs	r0, #1
 800346e:	fa00 f202 	lsl.w	r2, r0, r2
 8003472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
 8003482:	bf00      	nop
 8003484:	e000e100 	.word	0xe000e100

08003488 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	4603      	mov	r3, r0
 8003490:	6039      	str	r1, [r7, #0]
 8003492:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003498:	2b00      	cmp	r3, #0
 800349a:	db0a      	blt.n	80034b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	490c      	ldr	r1, [pc, #48]	; (80034d4 <__NVIC_SetPriority+0x4c>)
 80034a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a6:	0112      	lsls	r2, r2, #4
 80034a8:	b2d2      	uxtb	r2, r2
 80034aa:	440b      	add	r3, r1
 80034ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034b0:	e00a      	b.n	80034c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	b2da      	uxtb	r2, r3
 80034b6:	4908      	ldr	r1, [pc, #32]	; (80034d8 <__NVIC_SetPriority+0x50>)
 80034b8:	79fb      	ldrb	r3, [r7, #7]
 80034ba:	f003 030f 	and.w	r3, r3, #15
 80034be:	3b04      	subs	r3, #4
 80034c0:	0112      	lsls	r2, r2, #4
 80034c2:	b2d2      	uxtb	r2, r2
 80034c4:	440b      	add	r3, r1
 80034c6:	761a      	strb	r2, [r3, #24]
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	e000e100 	.word	0xe000e100
 80034d8:	e000ed00 	.word	0xe000ed00

080034dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034dc:	b480      	push	{r7}
 80034de:	b089      	sub	sp, #36	; 0x24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	f1c3 0307 	rsb	r3, r3, #7
 80034f6:	2b04      	cmp	r3, #4
 80034f8:	bf28      	it	cs
 80034fa:	2304      	movcs	r3, #4
 80034fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034fe:	69fb      	ldr	r3, [r7, #28]
 8003500:	3304      	adds	r3, #4
 8003502:	2b06      	cmp	r3, #6
 8003504:	d902      	bls.n	800350c <NVIC_EncodePriority+0x30>
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	3b03      	subs	r3, #3
 800350a:	e000      	b.n	800350e <NVIC_EncodePriority+0x32>
 800350c:	2300      	movs	r3, #0
 800350e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003510:	f04f 32ff 	mov.w	r2, #4294967295
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	fa02 f303 	lsl.w	r3, r2, r3
 800351a:	43da      	mvns	r2, r3
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	401a      	ands	r2, r3
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003524:	f04f 31ff 	mov.w	r1, #4294967295
 8003528:	697b      	ldr	r3, [r7, #20]
 800352a:	fa01 f303 	lsl.w	r3, r1, r3
 800352e:	43d9      	mvns	r1, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003534:	4313      	orrs	r3, r2
         );
}
 8003536:	4618      	mov	r0, r3
 8003538:	3724      	adds	r7, #36	; 0x24
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr

08003542 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b082      	sub	sp, #8
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800354a:	6878      	ldr	r0, [r7, #4]
 800354c:	f7ff ff4c 	bl	80033e8 <__NVIC_SetPriorityGrouping>
}
 8003550:	bf00      	nop
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
 8003564:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003566:	2300      	movs	r3, #0
 8003568:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800356a:	f7ff ff61 	bl	8003430 <__NVIC_GetPriorityGrouping>
 800356e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	68b9      	ldr	r1, [r7, #8]
 8003574:	6978      	ldr	r0, [r7, #20]
 8003576:	f7ff ffb1 	bl	80034dc <NVIC_EncodePriority>
 800357a:	4602      	mov	r2, r0
 800357c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003580:	4611      	mov	r1, r2
 8003582:	4618      	mov	r0, r3
 8003584:	f7ff ff80 	bl	8003488 <__NVIC_SetPriority>
}
 8003588:	bf00      	nop
 800358a:	3718      	adds	r7, #24
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	4603      	mov	r3, r0
 8003598:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800359a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7ff ff54 	bl	800344c <__NVIC_EnableIRQ>
}
 80035a4:	bf00      	nop
 80035a6:	3708      	adds	r7, #8
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}

080035ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035b4:	2300      	movs	r3, #0
 80035b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80035b8:	f7ff febe 	bl	8003338 <HAL_GetTick>
 80035bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e099      	b.n	80036fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2202      	movs	r2, #2
 80035cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	681a      	ldr	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f022 0201 	bic.w	r2, r2, #1
 80035e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035e8:	e00f      	b.n	800360a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035ea:	f7ff fea5 	bl	8003338 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b05      	cmp	r3, #5
 80035f6:	d908      	bls.n	800360a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2220      	movs	r2, #32
 80035fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2203      	movs	r2, #3
 8003602:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e078      	b.n	80036fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d1e8      	bne.n	80035ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	4b38      	ldr	r3, [pc, #224]	; (8003704 <HAL_DMA_Init+0x158>)
 8003624:	4013      	ands	r3, r2
 8003626:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003636:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003642:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	699b      	ldr	r3, [r3, #24]
 8003648:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800364e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a1b      	ldr	r3, [r3, #32]
 8003654:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4313      	orrs	r3, r2
 800365a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	2b04      	cmp	r3, #4
 8003662:	d107      	bne.n	8003674 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800366c:	4313      	orrs	r3, r2
 800366e:	697a      	ldr	r2, [r7, #20]
 8003670:	4313      	orrs	r3, r2
 8003672:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	697a      	ldr	r2, [r7, #20]
 800367a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	f023 0307 	bic.w	r3, r3, #7
 800368a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	4313      	orrs	r3, r2
 8003694:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369a:	2b04      	cmp	r3, #4
 800369c:	d117      	bne.n	80036ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d00e      	beq.n	80036ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80036b0:	6878      	ldr	r0, [r7, #4]
 80036b2:	f000 fb0d 	bl	8003cd0 <DMA_CheckFifoParam>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d008      	beq.n	80036ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2240      	movs	r2, #64	; 0x40
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2201      	movs	r2, #1
 80036c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80036ca:	2301      	movs	r3, #1
 80036cc:	e016      	b.n	80036fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	697a      	ldr	r2, [r7, #20]
 80036d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 fac4 	bl	8003c64 <DMA_CalcBaseAndBitshift>
 80036dc:	4603      	mov	r3, r0
 80036de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e4:	223f      	movs	r2, #63	; 0x3f
 80036e6:	409a      	lsls	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}
 8003704:	f010803f 	.word	0xf010803f

08003708 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b086      	sub	sp, #24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
 8003714:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003716:	2300      	movs	r3, #0
 8003718:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800371e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003726:	2b01      	cmp	r3, #1
 8003728:	d101      	bne.n	800372e <HAL_DMA_Start_IT+0x26>
 800372a:	2302      	movs	r3, #2
 800372c:	e040      	b.n	80037b0 <HAL_DMA_Start_IT+0xa8>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	2201      	movs	r2, #1
 8003732:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b01      	cmp	r3, #1
 8003740:	d12f      	bne.n	80037a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2202      	movs	r2, #2
 8003746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2200      	movs	r2, #0
 800374e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	68b9      	ldr	r1, [r7, #8]
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f000 fa56 	bl	8003c08 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003760:	223f      	movs	r2, #63	; 0x3f
 8003762:	409a      	lsls	r2, r3
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681a      	ldr	r2, [r3, #0]
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f042 0216 	orr.w	r2, r2, #22
 8003776:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377c:	2b00      	cmp	r3, #0
 800377e:	d007      	beq.n	8003790 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f042 0208 	orr.w	r2, r2, #8
 800378e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	e005      	b.n	80037ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80037aa:	2302      	movs	r3, #2
 80037ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80037ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	b084      	sub	sp, #16
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80037c6:	f7ff fdb7 	bl	8003338 <HAL_GetTick>
 80037ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d008      	beq.n	80037ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2280      	movs	r2, #128	; 0x80
 80037dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e052      	b.n	8003890 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f022 0216 	bic.w	r2, r2, #22
 80037f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	695a      	ldr	r2, [r3, #20]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003808:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	2b00      	cmp	r3, #0
 8003810:	d103      	bne.n	800381a <HAL_DMA_Abort+0x62>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003816:	2b00      	cmp	r3, #0
 8003818:	d007      	beq.n	800382a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 0208 	bic.w	r2, r2, #8
 8003828:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0201 	bic.w	r2, r2, #1
 8003838:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800383a:	e013      	b.n	8003864 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800383c:	f7ff fd7c 	bl	8003338 <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b05      	cmp	r3, #5
 8003848:	d90c      	bls.n	8003864 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2220      	movs	r2, #32
 800384e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2203      	movs	r2, #3
 8003854:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003860:	2303      	movs	r3, #3
 8003862:	e015      	b.n	8003890 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b00      	cmp	r3, #0
 8003870:	d1e4      	bne.n	800383c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003876:	223f      	movs	r2, #63	; 0x3f
 8003878:	409a      	lsls	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d004      	beq.n	80038b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2280      	movs	r2, #128	; 0x80
 80038b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e00c      	b.n	80038d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2205      	movs	r2, #5
 80038ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0201 	bic.w	r2, r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	370c      	adds	r7, #12
 80038d4:	46bd      	mov	sp, r7
 80038d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038da:	4770      	bx	lr

080038dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038e8:	4b8e      	ldr	r3, [pc, #568]	; (8003b24 <HAL_DMA_IRQHandler+0x248>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a8e      	ldr	r2, [pc, #568]	; (8003b28 <HAL_DMA_IRQHandler+0x24c>)
 80038ee:	fba2 2303 	umull	r2, r3, r2, r3
 80038f2:	0a9b      	lsrs	r3, r3, #10
 80038f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003906:	2208      	movs	r2, #8
 8003908:	409a      	lsls	r2, r3
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	4013      	ands	r3, r2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d01a      	beq.n	8003948 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 0304 	and.w	r3, r3, #4
 800391c:	2b00      	cmp	r3, #0
 800391e:	d013      	beq.n	8003948 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0204 	bic.w	r2, r2, #4
 800392e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003934:	2208      	movs	r2, #8
 8003936:	409a      	lsls	r2, r3
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003940:	f043 0201 	orr.w	r2, r3, #1
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800394c:	2201      	movs	r2, #1
 800394e:	409a      	lsls	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4013      	ands	r3, r2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d012      	beq.n	800397e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00b      	beq.n	800397e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800396a:	2201      	movs	r2, #1
 800396c:	409a      	lsls	r2, r3
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003976:	f043 0202 	orr.w	r2, r3, #2
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003982:	2204      	movs	r2, #4
 8003984:	409a      	lsls	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	4013      	ands	r3, r2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d012      	beq.n	80039b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0302 	and.w	r3, r3, #2
 8003998:	2b00      	cmp	r3, #0
 800399a:	d00b      	beq.n	80039b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a0:	2204      	movs	r2, #4
 80039a2:	409a      	lsls	r2, r3
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ac:	f043 0204 	orr.w	r2, r3, #4
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b8:	2210      	movs	r2, #16
 80039ba:	409a      	lsls	r2, r3
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	4013      	ands	r3, r2
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d043      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0308 	and.w	r3, r3, #8
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d03c      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039d6:	2210      	movs	r2, #16
 80039d8:	409a      	lsls	r2, r3
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d018      	beq.n	8003a1e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d108      	bne.n	8003a0c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d024      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a06:	6878      	ldr	r0, [r7, #4]
 8003a08:	4798      	blx	r3
 8003a0a:	e01f      	b.n	8003a4c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d01b      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	4798      	blx	r3
 8003a1c:	e016      	b.n	8003a4c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d107      	bne.n	8003a3c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f022 0208 	bic.w	r2, r2, #8
 8003a3a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d003      	beq.n	8003a4c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a50:	2220      	movs	r2, #32
 8003a52:	409a      	lsls	r2, r3
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	4013      	ands	r3, r2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 808f 	beq.w	8003b7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0310 	and.w	r3, r3, #16
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	f000 8087 	beq.w	8003b7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a72:	2220      	movs	r2, #32
 8003a74:	409a      	lsls	r2, r3
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	2b05      	cmp	r3, #5
 8003a84:	d136      	bne.n	8003af4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 0216 	bic.w	r2, r2, #22
 8003a94:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	695a      	ldr	r2, [r3, #20]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003aa4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d103      	bne.n	8003ab6 <HAL_DMA_IRQHandler+0x1da>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d007      	beq.n	8003ac6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f022 0208 	bic.w	r2, r2, #8
 8003ac4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aca:	223f      	movs	r2, #63	; 0x3f
 8003acc:	409a      	lsls	r2, r3
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d07e      	beq.n	8003be8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	4798      	blx	r3
        }
        return;
 8003af2:	e079      	b.n	8003be8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d01d      	beq.n	8003b3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d10d      	bne.n	8003b2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d031      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	4798      	blx	r3
 8003b20:	e02c      	b.n	8003b7c <HAL_DMA_IRQHandler+0x2a0>
 8003b22:	bf00      	nop
 8003b24:	20000088 	.word	0x20000088
 8003b28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d023      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	4798      	blx	r3
 8003b3c:	e01e      	b.n	8003b7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10f      	bne.n	8003b6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f022 0210 	bic.w	r2, r2, #16
 8003b5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d003      	beq.n	8003b7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d032      	beq.n	8003bea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d022      	beq.n	8003bd6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2205      	movs	r2, #5
 8003b94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 0201 	bic.w	r2, r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	3301      	adds	r3, #1
 8003bac:	60bb      	str	r3, [r7, #8]
 8003bae:	697a      	ldr	r2, [r7, #20]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d307      	bcc.n	8003bc4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d1f2      	bne.n	8003ba8 <HAL_DMA_IRQHandler+0x2cc>
 8003bc2:	e000      	b.n	8003bc6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003bc4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d005      	beq.n	8003bea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	4798      	blx	r3
 8003be6:	e000      	b.n	8003bea <HAL_DMA_IRQHandler+0x30e>
        return;
 8003be8:	bf00      	nop
    }
  }
}
 8003bea:	3718      	adds	r7, #24
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	370c      	adds	r7, #12
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr

08003c08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	60f8      	str	r0, [r7, #12]
 8003c10:	60b9      	str	r1, [r7, #8]
 8003c12:	607a      	str	r2, [r7, #4]
 8003c14:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c24:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	683a      	ldr	r2, [r7, #0]
 8003c2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	2b40      	cmp	r3, #64	; 0x40
 8003c34:	d108      	bne.n	8003c48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	687a      	ldr	r2, [r7, #4]
 8003c3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	68ba      	ldr	r2, [r7, #8]
 8003c44:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c46:	e007      	b.n	8003c58 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	60da      	str	r2, [r3, #12]
}
 8003c58:	bf00      	nop
 8003c5a:	3714      	adds	r7, #20
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b085      	sub	sp, #20
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	b2db      	uxtb	r3, r3
 8003c72:	3b10      	subs	r3, #16
 8003c74:	4a14      	ldr	r2, [pc, #80]	; (8003cc8 <DMA_CalcBaseAndBitshift+0x64>)
 8003c76:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7a:	091b      	lsrs	r3, r3, #4
 8003c7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c7e:	4a13      	ldr	r2, [pc, #76]	; (8003ccc <DMA_CalcBaseAndBitshift+0x68>)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	4413      	add	r3, r2
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	461a      	mov	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2b03      	cmp	r3, #3
 8003c90:	d909      	bls.n	8003ca6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c9a:	f023 0303 	bic.w	r3, r3, #3
 8003c9e:	1d1a      	adds	r2, r3, #4
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	659a      	str	r2, [r3, #88]	; 0x58
 8003ca4:	e007      	b.n	8003cb6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cae:	f023 0303 	bic.w	r3, r3, #3
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
 8003cc6:	bf00      	nop
 8003cc8:	aaaaaaab 	.word	0xaaaaaaab
 8003ccc:	0800f8f4 	.word	0x0800f8f4

08003cd0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b085      	sub	sp, #20
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d11f      	bne.n	8003d2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d856      	bhi.n	8003d9e <DMA_CheckFifoParam+0xce>
 8003cf0:	a201      	add	r2, pc, #4	; (adr r2, 8003cf8 <DMA_CheckFifoParam+0x28>)
 8003cf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf6:	bf00      	nop
 8003cf8:	08003d09 	.word	0x08003d09
 8003cfc:	08003d1b 	.word	0x08003d1b
 8003d00:	08003d09 	.word	0x08003d09
 8003d04:	08003d9f 	.word	0x08003d9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d046      	beq.n	8003da2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d18:	e043      	b.n	8003da2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d22:	d140      	bne.n	8003da6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d28:	e03d      	b.n	8003da6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	699b      	ldr	r3, [r3, #24]
 8003d2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d32:	d121      	bne.n	8003d78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d837      	bhi.n	8003daa <DMA_CheckFifoParam+0xda>
 8003d3a:	a201      	add	r2, pc, #4	; (adr r2, 8003d40 <DMA_CheckFifoParam+0x70>)
 8003d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d40:	08003d51 	.word	0x08003d51
 8003d44:	08003d57 	.word	0x08003d57
 8003d48:	08003d51 	.word	0x08003d51
 8003d4c:	08003d69 	.word	0x08003d69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	73fb      	strb	r3, [r7, #15]
      break;
 8003d54:	e030      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d025      	beq.n	8003dae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003d62:	2301      	movs	r3, #1
 8003d64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d66:	e022      	b.n	8003dae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d70:	d11f      	bne.n	8003db2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d76:	e01c      	b.n	8003db2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	2b02      	cmp	r3, #2
 8003d7c:	d903      	bls.n	8003d86 <DMA_CheckFifoParam+0xb6>
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	2b03      	cmp	r3, #3
 8003d82:	d003      	beq.n	8003d8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d84:	e018      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	73fb      	strb	r3, [r7, #15]
      break;
 8003d8a:	e015      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d00e      	beq.n	8003db6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d9c:	e00b      	b.n	8003db6 <DMA_CheckFifoParam+0xe6>
      break;
 8003d9e:	bf00      	nop
 8003da0:	e00a      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
      break;
 8003da2:	bf00      	nop
 8003da4:	e008      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
      break;
 8003da6:	bf00      	nop
 8003da8:	e006      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
      break;
 8003daa:	bf00      	nop
 8003dac:	e004      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
      break;
 8003dae:	bf00      	nop
 8003db0:	e002      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
      break;   
 8003db2:	bf00      	nop
 8003db4:	e000      	b.n	8003db8 <DMA_CheckFifoParam+0xe8>
      break;
 8003db6:	bf00      	nop
    }
  } 
  
  return status; 
 8003db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3714      	adds	r7, #20
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop

08003dc8 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e06c      	b.n	8003eb4 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d106      	bne.n	8003df2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2223      	movs	r2, #35	; 0x23
 8003de8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f7fe fcc1 	bl	8002774 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003df2:	2300      	movs	r3, #0
 8003df4:	60bb      	str	r3, [r7, #8]
 8003df6:	4b31      	ldr	r3, [pc, #196]	; (8003ebc <HAL_ETH_Init+0xf4>)
 8003df8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfa:	4a30      	ldr	r2, [pc, #192]	; (8003ebc <HAL_ETH_Init+0xf4>)
 8003dfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e00:	6453      	str	r3, [r2, #68]	; 0x44
 8003e02:	4b2e      	ldr	r3, [pc, #184]	; (8003ebc <HAL_ETH_Init+0xf4>)
 8003e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e0a:	60bb      	str	r3, [r7, #8]
 8003e0c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003e0e:	4b2c      	ldr	r3, [pc, #176]	; (8003ec0 <HAL_ETH_Init+0xf8>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	4a2b      	ldr	r2, [pc, #172]	; (8003ec0 <HAL_ETH_Init+0xf8>)
 8003e14:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003e18:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003e1a:	4b29      	ldr	r3, [pc, #164]	; (8003ec0 <HAL_ETH_Init+0xf8>)
 8003e1c:	685a      	ldr	r2, [r3, #4]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	4927      	ldr	r1, [pc, #156]	; (8003ec0 <HAL_ETH_Init+0xf8>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003e28:	4b25      	ldr	r3, [pc, #148]	; (8003ec0 <HAL_ETH_Init+0xf8>)
 8003e2a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	687a      	ldr	r2, [r7, #4]
 8003e38:	6812      	ldr	r2, [r2, #0]
 8003e3a:	f043 0301 	orr.w	r3, r3, #1
 8003e3e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003e42:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003e44:	f7ff fa78 	bl	8003338 <HAL_GetTick>
 8003e48:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003e4a:	e011      	b.n	8003e70 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003e4c:	f7ff fa74 	bl	8003338 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003e5a:	d909      	bls.n	8003e70 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2204      	movs	r2, #4
 8003e60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	22e0      	movs	r2, #224	; 0xe0
 8003e68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e021      	b.n	8003eb4 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1e4      	bne.n	8003e4c <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f958 	bl	8004138 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f000 f9ff 	bl	800428c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f000 fa55 	bl	800433e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	461a      	mov	r2, r3
 8003e9a:	2100      	movs	r1, #0
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f000 f9bd 	bl	800421c <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2210      	movs	r2, #16
 8003eae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}
 8003ebc:	40023800 	.word	0x40023800
 8003ec0:	40013800 	.word	0x40013800

08003ec4 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	4b51      	ldr	r3, [pc, #324]	; (8004020 <ETH_SetMACConfig+0x15c>)
 8003eda:	4013      	ands	r3, r2
 8003edc:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	7c1b      	ldrb	r3, [r3, #16]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d102      	bne.n	8003eec <ETH_SetMACConfig+0x28>
 8003ee6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003eea:	e000      	b.n	8003eee <ETH_SetMACConfig+0x2a>
 8003eec:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	7c5b      	ldrb	r3, [r3, #17]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d102      	bne.n	8003efc <ETH_SetMACConfig+0x38>
 8003ef6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003efa:	e000      	b.n	8003efe <ETH_SetMACConfig+0x3a>
 8003efc:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003efe:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003f04:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	7fdb      	ldrb	r3, [r3, #31]
 8003f0a:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003f0c:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003f12:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003f14:	683a      	ldr	r2, [r7, #0]
 8003f16:	7f92      	ldrb	r2, [r2, #30]
 8003f18:	2a00      	cmp	r2, #0
 8003f1a:	d102      	bne.n	8003f22 <ETH_SetMACConfig+0x5e>
 8003f1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003f20:	e000      	b.n	8003f24 <ETH_SetMACConfig+0x60>
 8003f22:	2200      	movs	r2, #0
                        macconf->Speed |
 8003f24:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	7f1b      	ldrb	r3, [r3, #28]
 8003f2a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003f2c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003f32:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	791b      	ldrb	r3, [r3, #4]
 8003f38:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8003f3a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8003f42:	2a00      	cmp	r2, #0
 8003f44:	d102      	bne.n	8003f4c <ETH_SetMACConfig+0x88>
 8003f46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f4a:	e000      	b.n	8003f4e <ETH_SetMACConfig+0x8a>
 8003f4c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003f4e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	7bdb      	ldrb	r3, [r3, #15]
 8003f54:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8003f56:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8003f5c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f64:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003f66:	4313      	orrs	r3, r2
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003f7e:	2001      	movs	r0, #1
 8003f80:	f7ff f9b0 	bl	80032e4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	f64f 7341 	movw	r3, #65345	; 0xff41
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fa2:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003fa4:	683a      	ldr	r2, [r7, #0]
 8003fa6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8003faa:	2a00      	cmp	r2, #0
 8003fac:	d101      	bne.n	8003fb2 <ETH_SetMACConfig+0xee>
 8003fae:	2280      	movs	r2, #128	; 0x80
 8003fb0:	e000      	b.n	8003fb4 <ETH_SetMACConfig+0xf0>
 8003fb2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003fb4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003fba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003fbc:	683a      	ldr	r2, [r7, #0]
 8003fbe:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8003fc2:	2a01      	cmp	r2, #1
 8003fc4:	d101      	bne.n	8003fca <ETH_SetMACConfig+0x106>
 8003fc6:	2208      	movs	r2, #8
 8003fc8:	e000      	b.n	8003fcc <ETH_SetMACConfig+0x108>
 8003fca:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003fcc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003fce:	683a      	ldr	r2, [r7, #0]
 8003fd0:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8003fd4:	2a01      	cmp	r2, #1
 8003fd6:	d101      	bne.n	8003fdc <ETH_SetMACConfig+0x118>
 8003fd8:	2204      	movs	r2, #4
 8003fda:	e000      	b.n	8003fde <ETH_SetMACConfig+0x11a>
 8003fdc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003fde:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003fe0:	683a      	ldr	r2, [r7, #0]
 8003fe2:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8003fe6:	2a01      	cmp	r2, #1
 8003fe8:	d101      	bne.n	8003fee <ETH_SetMACConfig+0x12a>
 8003fea:	2202      	movs	r2, #2
 8003fec:	e000      	b.n	8003ff0 <ETH_SetMACConfig+0x12c>
 8003fee:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004008:	2001      	movs	r0, #1
 800400a:	f7ff f96b 	bl	80032e4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	619a      	str	r2, [r3, #24]
}
 8004016:	bf00      	nop
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	ff20810f 	.word	0xff20810f

08004024 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800403a:	68fa      	ldr	r2, [r7, #12]
 800403c:	4b3d      	ldr	r3, [pc, #244]	; (8004134 <ETH_SetDMAConfig+0x110>)
 800403e:	4013      	ands	r3, r2
 8004040:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	7b1b      	ldrb	r3, [r3, #12]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d102      	bne.n	8004050 <ETH_SetDMAConfig+0x2c>
 800404a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800404e:	e000      	b.n	8004052 <ETH_SetDMAConfig+0x2e>
 8004050:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	7b5b      	ldrb	r3, [r3, #13]
 8004056:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004058:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800405a:	683a      	ldr	r2, [r7, #0]
 800405c:	7f52      	ldrb	r2, [r2, #29]
 800405e:	2a00      	cmp	r2, #0
 8004060:	d102      	bne.n	8004068 <ETH_SetDMAConfig+0x44>
 8004062:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004066:	e000      	b.n	800406a <ETH_SetDMAConfig+0x46>
 8004068:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800406a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	7b9b      	ldrb	r3, [r3, #14]
 8004070:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004072:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004078:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	7f1b      	ldrb	r3, [r3, #28]
 800407e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8004080:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	7f9b      	ldrb	r3, [r3, #30]
 8004086:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004088:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800408e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004096:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004098:	4313      	orrs	r3, r2
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	4313      	orrs	r3, r2
 800409e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040a8:	461a      	mov	r2, r3
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80040ba:	2001      	movs	r0, #1
 80040bc:	f7ff f912 	bl	80032e4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80040c8:	461a      	mov	r2, r3
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	791b      	ldrb	r3, [r3, #4]
 80040d2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80040d8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80040de:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80040e4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80040ec:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80040ee:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040f4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80040f6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80040fc:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	6812      	ldr	r2, [r2, #0]
 8004102:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004106:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800410a:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004118:	2001      	movs	r0, #1
 800411a:	f7ff f8e3 	bl	80032e4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004126:	461a      	mov	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6013      	str	r3, [r2, #0]
}
 800412c:	bf00      	nop
 800412e:	3710      	adds	r7, #16
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	f8de3f23 	.word	0xf8de3f23

08004138 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b0a6      	sub	sp, #152	; 0x98
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8004140:	2301      	movs	r3, #1
 8004142:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8004146:	2301      	movs	r3, #1
 8004148:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800414c:	2300      	movs	r3, #0
 800414e:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8004150:	2300      	movs	r3, #0
 8004152:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004156:	2301      	movs	r3, #1
 8004158:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800415c:	2300      	movs	r3, #0
 800415e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8004162:	2301      	movs	r3, #1
 8004164:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004168:	2300      	movs	r3, #0
 800416a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800416e:	2300      	movs	r3, #0
 8004170:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004174:	2300      	movs	r3, #0
 8004176:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004178:	2300      	movs	r3, #0
 800417a:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800417e:	2300      	movs	r3, #0
 8004180:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8004182:	2300      	movs	r3, #0
 8004184:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8004188:	2300      	movs	r3, #0
 800418a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800418e:	2300      	movs	r3, #0
 8004190:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004194:	2300      	movs	r3, #0
 8004196:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800419a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800419e:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80041a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80041a4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80041a6:	2300      	movs	r3, #0
 80041a8:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80041ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80041b0:	4619      	mov	r1, r3
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7ff fe86 	bl	8003ec4 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80041b8:	2301      	movs	r3, #1
 80041ba:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80041bc:	2301      	movs	r3, #1
 80041be:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80041c0:	2301      	movs	r3, #1
 80041c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80041c6:	2301      	movs	r3, #1
 80041c8:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80041ca:	2300      	movs	r3, #0
 80041cc:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80041ce:	2300      	movs	r3, #0
 80041d0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80041d4:	2300      	movs	r3, #0
 80041d6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80041da:	2300      	movs	r3, #0
 80041dc:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80041de:	2301      	movs	r3, #1
 80041e0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80041e4:	2301      	movs	r3, #1
 80041e6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80041e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80041ec:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80041ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80041f2:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80041f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80041f8:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80041fa:	2301      	movs	r3, #1
 80041fc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004200:	2300      	movs	r3, #0
 8004202:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004204:	2300      	movs	r3, #0
 8004206:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004208:	f107 0308 	add.w	r3, r7, #8
 800420c:	4619      	mov	r1, r3
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f7ff ff08 	bl	8004024 <ETH_SetDMAConfig>
}
 8004214:	bf00      	nop
 8004216:	3798      	adds	r7, #152	; 0x98
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}

0800421c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800421c:	b480      	push	{r7}
 800421e:	b087      	sub	sp, #28
 8004220:	af00      	add	r7, sp, #0
 8004222:	60f8      	str	r0, [r7, #12]
 8004224:	60b9      	str	r1, [r7, #8]
 8004226:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3305      	adds	r3, #5
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	021b      	lsls	r3, r3, #8
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	3204      	adds	r2, #4
 8004234:	7812      	ldrb	r2, [r2, #0]
 8004236:	4313      	orrs	r3, r2
 8004238:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800423a:	68ba      	ldr	r2, [r7, #8]
 800423c:	4b11      	ldr	r3, [pc, #68]	; (8004284 <ETH_MACAddressConfig+0x68>)
 800423e:	4413      	add	r3, r2
 8004240:	461a      	mov	r2, r3
 8004242:	697b      	ldr	r3, [r7, #20]
 8004244:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	3303      	adds	r3, #3
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	061a      	lsls	r2, r3, #24
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	3302      	adds	r3, #2
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	041b      	lsls	r3, r3, #16
 8004256:	431a      	orrs	r2, r3
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	3301      	adds	r3, #1
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	021b      	lsls	r3, r3, #8
 8004260:	4313      	orrs	r3, r2
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	7812      	ldrb	r2, [r2, #0]
 8004266:	4313      	orrs	r3, r2
 8004268:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	4b06      	ldr	r3, [pc, #24]	; (8004288 <ETH_MACAddressConfig+0x6c>)
 800426e:	4413      	add	r3, r2
 8004270:	461a      	mov	r2, r3
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	6013      	str	r3, [r2, #0]
}
 8004276:	bf00      	nop
 8004278:	371c      	adds	r7, #28
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	40028040 	.word	0x40028040
 8004288:	40028044 	.word	0x40028044

0800428c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004294:	2300      	movs	r3, #0
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	e03e      	b.n	8004318 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	68d9      	ldr	r1, [r3, #12]
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4613      	mov	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4413      	add	r3, r2
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	440b      	add	r3, r1
 80042aa:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2200      	movs	r2, #0
 80042b0:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	2200      	movs	r2, #0
 80042b6:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	2200      	movs	r2, #0
 80042bc:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	2200      	movs	r2, #0
 80042c2:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80042c4:	68b9      	ldr	r1, [r7, #8]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	3206      	adds	r2, #6
 80042cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2b02      	cmp	r3, #2
 80042e0:	d80c      	bhi.n	80042fc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	68d9      	ldr	r1, [r3, #12]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	4613      	mov	r3, r2
 80042ec:	009b      	lsls	r3, r3, #2
 80042ee:	4413      	add	r3, r2
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	440b      	add	r3, r1
 80042f4:	461a      	mov	r2, r3
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	60da      	str	r2, [r3, #12]
 80042fa:	e004      	b.n	8004306 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	461a      	mov	r2, r3
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	3301      	adds	r3, #1
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2b03      	cmp	r3, #3
 800431c:	d9bd      	bls.n	800429a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	68da      	ldr	r2, [r3, #12]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004330:	611a      	str	r2, [r3, #16]
}
 8004332:	bf00      	nop
 8004334:	3714      	adds	r7, #20
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr

0800433e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800433e:	b480      	push	{r7}
 8004340:	b085      	sub	sp, #20
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004346:	2300      	movs	r3, #0
 8004348:	60fb      	str	r3, [r7, #12]
 800434a:	e046      	b.n	80043da <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6919      	ldr	r1, [r3, #16]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	4613      	mov	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	4413      	add	r3, r2
 8004358:	00db      	lsls	r3, r3, #3
 800435a:	440b      	add	r3, r1
 800435c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	2200      	movs	r2, #0
 8004362:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	2200      	movs	r2, #0
 8004368:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	2200      	movs	r2, #0
 800436e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	2200      	movs	r2, #0
 8004374:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	2200      	movs	r2, #0
 800437a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	2200      	movs	r2, #0
 8004380:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004388:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8004390:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004392:	68bb      	ldr	r3, [r7, #8]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800439e:	68b9      	ldr	r1, [r7, #8]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68fa      	ldr	r2, [r7, #12]
 80043a4:	3212      	adds	r2, #18
 80043a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d80c      	bhi.n	80043ca <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6919      	ldr	r1, [r3, #16]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	1c5a      	adds	r2, r3, #1
 80043b8:	4613      	mov	r3, r2
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	4413      	add	r3, r2
 80043be:	00db      	lsls	r3, r3, #3
 80043c0:	440b      	add	r3, r1
 80043c2:	461a      	mov	r2, r3
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	60da      	str	r2, [r3, #12]
 80043c8:	e004      	b.n	80043d4 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	461a      	mov	r2, r3
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	3301      	adds	r3, #1
 80043d8:	60fb      	str	r3, [r7, #12]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d9b5      	bls.n	800434c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	691a      	ldr	r2, [r3, #16]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800440a:	60da      	str	r2, [r3, #12]
}
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004416:	4770      	bx	lr

08004418 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004418:	b480      	push	{r7}
 800441a:	b089      	sub	sp, #36	; 0x24
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
 8004420:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004426:	2300      	movs	r3, #0
 8004428:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800442a:	2300      	movs	r3, #0
 800442c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800442e:	2300      	movs	r3, #0
 8004430:	61fb      	str	r3, [r7, #28]
 8004432:	e177      	b.n	8004724 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004434:	2201      	movs	r2, #1
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	4013      	ands	r3, r2
 8004446:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004448:	693a      	ldr	r2, [r7, #16]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	429a      	cmp	r2, r3
 800444e:	f040 8166 	bne.w	800471e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	2b01      	cmp	r3, #1
 800445c:	d005      	beq.n	800446a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004466:	2b02      	cmp	r3, #2
 8004468:	d130      	bne.n	80044cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	005b      	lsls	r3, r3, #1
 8004474:	2203      	movs	r2, #3
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
 800447a:	43db      	mvns	r3, r3
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	4013      	ands	r3, r2
 8004480:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	68da      	ldr	r2, [r3, #12]
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	005b      	lsls	r3, r3, #1
 800448a:	fa02 f303 	lsl.w	r3, r2, r3
 800448e:	69ba      	ldr	r2, [r7, #24]
 8004490:	4313      	orrs	r3, r2
 8004492:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	69ba      	ldr	r2, [r7, #24]
 8004498:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044a0:	2201      	movs	r2, #1
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	43db      	mvns	r3, r3
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	4013      	ands	r3, r2
 80044ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	091b      	lsrs	r3, r3, #4
 80044b6:	f003 0201 	and.w	r2, r3, #1
 80044ba:	69fb      	ldr	r3, [r7, #28]
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	4313      	orrs	r3, r2
 80044c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	69ba      	ldr	r2, [r7, #24]
 80044ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f003 0303 	and.w	r3, r3, #3
 80044d4:	2b03      	cmp	r3, #3
 80044d6:	d017      	beq.n	8004508 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044de:	69fb      	ldr	r3, [r7, #28]
 80044e0:	005b      	lsls	r3, r3, #1
 80044e2:	2203      	movs	r2, #3
 80044e4:	fa02 f303 	lsl.w	r3, r2, r3
 80044e8:	43db      	mvns	r3, r3
 80044ea:	69ba      	ldr	r2, [r7, #24]
 80044ec:	4013      	ands	r3, r2
 80044ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	689a      	ldr	r2, [r3, #8]
 80044f4:	69fb      	ldr	r3, [r7, #28]
 80044f6:	005b      	lsls	r3, r3, #1
 80044f8:	fa02 f303 	lsl.w	r3, r2, r3
 80044fc:	69ba      	ldr	r2, [r7, #24]
 80044fe:	4313      	orrs	r3, r2
 8004500:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69ba      	ldr	r2, [r7, #24]
 8004506:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	f003 0303 	and.w	r3, r3, #3
 8004510:	2b02      	cmp	r3, #2
 8004512:	d123      	bne.n	800455c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	08da      	lsrs	r2, r3, #3
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3208      	adds	r2, #8
 800451c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004520:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004522:	69fb      	ldr	r3, [r7, #28]
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	220f      	movs	r2, #15
 800452c:	fa02 f303 	lsl.w	r3, r2, r3
 8004530:	43db      	mvns	r3, r3
 8004532:	69ba      	ldr	r2, [r7, #24]
 8004534:	4013      	ands	r3, r2
 8004536:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	691a      	ldr	r2, [r3, #16]
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	4313      	orrs	r3, r2
 800454c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800454e:	69fb      	ldr	r3, [r7, #28]
 8004550:	08da      	lsrs	r2, r3, #3
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3208      	adds	r2, #8
 8004556:	69b9      	ldr	r1, [r7, #24]
 8004558:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	2203      	movs	r2, #3
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	43db      	mvns	r3, r3
 800456e:	69ba      	ldr	r2, [r7, #24]
 8004570:	4013      	ands	r3, r2
 8004572:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f003 0203 	and.w	r2, r3, #3
 800457c:	69fb      	ldr	r3, [r7, #28]
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	69ba      	ldr	r2, [r7, #24]
 8004586:	4313      	orrs	r3, r2
 8004588:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004598:	2b00      	cmp	r3, #0
 800459a:	f000 80c0 	beq.w	800471e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	60fb      	str	r3, [r7, #12]
 80045a2:	4b66      	ldr	r3, [pc, #408]	; (800473c <HAL_GPIO_Init+0x324>)
 80045a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a6:	4a65      	ldr	r2, [pc, #404]	; (800473c <HAL_GPIO_Init+0x324>)
 80045a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045ac:	6453      	str	r3, [r2, #68]	; 0x44
 80045ae:	4b63      	ldr	r3, [pc, #396]	; (800473c <HAL_GPIO_Init+0x324>)
 80045b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045b6:	60fb      	str	r3, [r7, #12]
 80045b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045ba:	4a61      	ldr	r2, [pc, #388]	; (8004740 <HAL_GPIO_Init+0x328>)
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	089b      	lsrs	r3, r3, #2
 80045c0:	3302      	adds	r3, #2
 80045c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045c8:	69fb      	ldr	r3, [r7, #28]
 80045ca:	f003 0303 	and.w	r3, r3, #3
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	220f      	movs	r2, #15
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	43db      	mvns	r3, r3
 80045d8:	69ba      	ldr	r2, [r7, #24]
 80045da:	4013      	ands	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	4a58      	ldr	r2, [pc, #352]	; (8004744 <HAL_GPIO_Init+0x32c>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d037      	beq.n	8004656 <HAL_GPIO_Init+0x23e>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	4a57      	ldr	r2, [pc, #348]	; (8004748 <HAL_GPIO_Init+0x330>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d031      	beq.n	8004652 <HAL_GPIO_Init+0x23a>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a56      	ldr	r2, [pc, #344]	; (800474c <HAL_GPIO_Init+0x334>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d02b      	beq.n	800464e <HAL_GPIO_Init+0x236>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	4a55      	ldr	r2, [pc, #340]	; (8004750 <HAL_GPIO_Init+0x338>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d025      	beq.n	800464a <HAL_GPIO_Init+0x232>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a54      	ldr	r2, [pc, #336]	; (8004754 <HAL_GPIO_Init+0x33c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d01f      	beq.n	8004646 <HAL_GPIO_Init+0x22e>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a53      	ldr	r2, [pc, #332]	; (8004758 <HAL_GPIO_Init+0x340>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d019      	beq.n	8004642 <HAL_GPIO_Init+0x22a>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a52      	ldr	r2, [pc, #328]	; (800475c <HAL_GPIO_Init+0x344>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d013      	beq.n	800463e <HAL_GPIO_Init+0x226>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a51      	ldr	r2, [pc, #324]	; (8004760 <HAL_GPIO_Init+0x348>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d00d      	beq.n	800463a <HAL_GPIO_Init+0x222>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a50      	ldr	r2, [pc, #320]	; (8004764 <HAL_GPIO_Init+0x34c>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d007      	beq.n	8004636 <HAL_GPIO_Init+0x21e>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a4f      	ldr	r2, [pc, #316]	; (8004768 <HAL_GPIO_Init+0x350>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d101      	bne.n	8004632 <HAL_GPIO_Init+0x21a>
 800462e:	2309      	movs	r3, #9
 8004630:	e012      	b.n	8004658 <HAL_GPIO_Init+0x240>
 8004632:	230a      	movs	r3, #10
 8004634:	e010      	b.n	8004658 <HAL_GPIO_Init+0x240>
 8004636:	2308      	movs	r3, #8
 8004638:	e00e      	b.n	8004658 <HAL_GPIO_Init+0x240>
 800463a:	2307      	movs	r3, #7
 800463c:	e00c      	b.n	8004658 <HAL_GPIO_Init+0x240>
 800463e:	2306      	movs	r3, #6
 8004640:	e00a      	b.n	8004658 <HAL_GPIO_Init+0x240>
 8004642:	2305      	movs	r3, #5
 8004644:	e008      	b.n	8004658 <HAL_GPIO_Init+0x240>
 8004646:	2304      	movs	r3, #4
 8004648:	e006      	b.n	8004658 <HAL_GPIO_Init+0x240>
 800464a:	2303      	movs	r3, #3
 800464c:	e004      	b.n	8004658 <HAL_GPIO_Init+0x240>
 800464e:	2302      	movs	r3, #2
 8004650:	e002      	b.n	8004658 <HAL_GPIO_Init+0x240>
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <HAL_GPIO_Init+0x240>
 8004656:	2300      	movs	r3, #0
 8004658:	69fa      	ldr	r2, [r7, #28]
 800465a:	f002 0203 	and.w	r2, r2, #3
 800465e:	0092      	lsls	r2, r2, #2
 8004660:	4093      	lsls	r3, r2
 8004662:	69ba      	ldr	r2, [r7, #24]
 8004664:	4313      	orrs	r3, r2
 8004666:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004668:	4935      	ldr	r1, [pc, #212]	; (8004740 <HAL_GPIO_Init+0x328>)
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	089b      	lsrs	r3, r3, #2
 800466e:	3302      	adds	r3, #2
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004676:	4b3d      	ldr	r3, [pc, #244]	; (800476c <HAL_GPIO_Init+0x354>)
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	43db      	mvns	r3, r3
 8004680:	69ba      	ldr	r2, [r7, #24]
 8004682:	4013      	ands	r3, r2
 8004684:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	4313      	orrs	r3, r2
 8004698:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800469a:	4a34      	ldr	r2, [pc, #208]	; (800476c <HAL_GPIO_Init+0x354>)
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046a0:	4b32      	ldr	r3, [pc, #200]	; (800476c <HAL_GPIO_Init+0x354>)
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	43db      	mvns	r3, r3
 80046aa:	69ba      	ldr	r2, [r7, #24]
 80046ac:	4013      	ands	r3, r2
 80046ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d003      	beq.n	80046c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046c4:	4a29      	ldr	r2, [pc, #164]	; (800476c <HAL_GPIO_Init+0x354>)
 80046c6:	69bb      	ldr	r3, [r7, #24]
 80046c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046ca:	4b28      	ldr	r3, [pc, #160]	; (800476c <HAL_GPIO_Init+0x354>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	43db      	mvns	r3, r3
 80046d4:	69ba      	ldr	r2, [r7, #24]
 80046d6:	4013      	ands	r3, r2
 80046d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d003      	beq.n	80046ee <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80046e6:	69ba      	ldr	r2, [r7, #24]
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	4313      	orrs	r3, r2
 80046ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046ee:	4a1f      	ldr	r2, [pc, #124]	; (800476c <HAL_GPIO_Init+0x354>)
 80046f0:	69bb      	ldr	r3, [r7, #24]
 80046f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046f4:	4b1d      	ldr	r3, [pc, #116]	; (800476c <HAL_GPIO_Init+0x354>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	43db      	mvns	r3, r3
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	4013      	ands	r3, r2
 8004702:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800470c:	2b00      	cmp	r3, #0
 800470e:	d003      	beq.n	8004718 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	4313      	orrs	r3, r2
 8004716:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004718:	4a14      	ldr	r2, [pc, #80]	; (800476c <HAL_GPIO_Init+0x354>)
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800471e:	69fb      	ldr	r3, [r7, #28]
 8004720:	3301      	adds	r3, #1
 8004722:	61fb      	str	r3, [r7, #28]
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	2b0f      	cmp	r3, #15
 8004728:	f67f ae84 	bls.w	8004434 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800472c:	bf00      	nop
 800472e:	bf00      	nop
 8004730:	3724      	adds	r7, #36	; 0x24
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40023800 	.word	0x40023800
 8004740:	40013800 	.word	0x40013800
 8004744:	40020000 	.word	0x40020000
 8004748:	40020400 	.word	0x40020400
 800474c:	40020800 	.word	0x40020800
 8004750:	40020c00 	.word	0x40020c00
 8004754:	40021000 	.word	0x40021000
 8004758:	40021400 	.word	0x40021400
 800475c:	40021800 	.word	0x40021800
 8004760:	40021c00 	.word	0x40021c00
 8004764:	40022000 	.word	0x40022000
 8004768:	40022400 	.word	0x40022400
 800476c:	40013c00 	.word	0x40013c00

08004770 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	460b      	mov	r3, r1
 800477a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	691a      	ldr	r2, [r3, #16]
 8004780:	887b      	ldrh	r3, [r7, #2]
 8004782:	4013      	ands	r3, r2
 8004784:	2b00      	cmp	r3, #0
 8004786:	d002      	beq.n	800478e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004788:	2301      	movs	r3, #1
 800478a:	73fb      	strb	r3, [r7, #15]
 800478c:	e001      	b.n	8004792 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800478e:	2300      	movs	r3, #0
 8004790:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004792:	7bfb      	ldrb	r3, [r7, #15]
}
 8004794:	4618      	mov	r0, r3
 8004796:	3714      	adds	r7, #20
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	460b      	mov	r3, r1
 80047aa:	807b      	strh	r3, [r7, #2]
 80047ac:	4613      	mov	r3, r2
 80047ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047b0:	787b      	ldrb	r3, [r7, #1]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047b6:	887a      	ldrh	r2, [r7, #2]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80047bc:	e003      	b.n	80047c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80047be:	887b      	ldrh	r3, [r7, #2]
 80047c0:	041a      	lsls	r2, r3, #16
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	619a      	str	r2, [r3, #24]
}
 80047c6:	bf00      	nop
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b085      	sub	sp, #20
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
 80047da:	460b      	mov	r3, r1
 80047dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	695b      	ldr	r3, [r3, #20]
 80047e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80047e4:	887a      	ldrh	r2, [r7, #2]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	4013      	ands	r3, r2
 80047ea:	041a      	lsls	r2, r3, #16
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	43d9      	mvns	r1, r3
 80047f0:	887b      	ldrh	r3, [r7, #2]
 80047f2:	400b      	ands	r3, r1
 80047f4:	431a      	orrs	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	619a      	str	r2, [r3, #24]
}
 80047fa:	bf00      	nop
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
	...

08004808 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b084      	sub	sp, #16
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e12b      	b.n	8004a72 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d106      	bne.n	8004834 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f7fe f866 	bl	8002900 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2224      	movs	r2, #36	; 0x24
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 0201 	bic.w	r2, r2, #1
 800484a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800485a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800486a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800486c:	f001 fc86 	bl	800617c <HAL_RCC_GetPCLK1Freq>
 8004870:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	4a81      	ldr	r2, [pc, #516]	; (8004a7c <HAL_I2C_Init+0x274>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d807      	bhi.n	800488c <HAL_I2C_Init+0x84>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	4a80      	ldr	r2, [pc, #512]	; (8004a80 <HAL_I2C_Init+0x278>)
 8004880:	4293      	cmp	r3, r2
 8004882:	bf94      	ite	ls
 8004884:	2301      	movls	r3, #1
 8004886:	2300      	movhi	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	e006      	b.n	800489a <HAL_I2C_Init+0x92>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	4a7d      	ldr	r2, [pc, #500]	; (8004a84 <HAL_I2C_Init+0x27c>)
 8004890:	4293      	cmp	r3, r2
 8004892:	bf94      	ite	ls
 8004894:	2301      	movls	r3, #1
 8004896:	2300      	movhi	r3, #0
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e0e7      	b.n	8004a72 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	4a78      	ldr	r2, [pc, #480]	; (8004a88 <HAL_I2C_Init+0x280>)
 80048a6:	fba2 2303 	umull	r2, r3, r2, r3
 80048aa:	0c9b      	lsrs	r3, r3, #18
 80048ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68ba      	ldr	r2, [r7, #8]
 80048be:	430a      	orrs	r2, r1
 80048c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	6a1b      	ldr	r3, [r3, #32]
 80048c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	4a6a      	ldr	r2, [pc, #424]	; (8004a7c <HAL_I2C_Init+0x274>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d802      	bhi.n	80048dc <HAL_I2C_Init+0xd4>
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	3301      	adds	r3, #1
 80048da:	e009      	b.n	80048f0 <HAL_I2C_Init+0xe8>
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80048e2:	fb02 f303 	mul.w	r3, r2, r3
 80048e6:	4a69      	ldr	r2, [pc, #420]	; (8004a8c <HAL_I2C_Init+0x284>)
 80048e8:	fba2 2303 	umull	r2, r3, r2, r3
 80048ec:	099b      	lsrs	r3, r3, #6
 80048ee:	3301      	adds	r3, #1
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6812      	ldr	r2, [r2, #0]
 80048f4:	430b      	orrs	r3, r1
 80048f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004902:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	495c      	ldr	r1, [pc, #368]	; (8004a7c <HAL_I2C_Init+0x274>)
 800490c:	428b      	cmp	r3, r1
 800490e:	d819      	bhi.n	8004944 <HAL_I2C_Init+0x13c>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	1e59      	subs	r1, r3, #1
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	fbb1 f3f3 	udiv	r3, r1, r3
 800491e:	1c59      	adds	r1, r3, #1
 8004920:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004924:	400b      	ands	r3, r1
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00a      	beq.n	8004940 <HAL_I2C_Init+0x138>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	1e59      	subs	r1, r3, #1
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	005b      	lsls	r3, r3, #1
 8004934:	fbb1 f3f3 	udiv	r3, r1, r3
 8004938:	3301      	adds	r3, #1
 800493a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800493e:	e051      	b.n	80049e4 <HAL_I2C_Init+0x1dc>
 8004940:	2304      	movs	r3, #4
 8004942:	e04f      	b.n	80049e4 <HAL_I2C_Init+0x1dc>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d111      	bne.n	8004970 <HAL_I2C_Init+0x168>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	1e58      	subs	r0, r3, #1
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6859      	ldr	r1, [r3, #4]
 8004954:	460b      	mov	r3, r1
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	440b      	add	r3, r1
 800495a:	fbb0 f3f3 	udiv	r3, r0, r3
 800495e:	3301      	adds	r3, #1
 8004960:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004964:	2b00      	cmp	r3, #0
 8004966:	bf0c      	ite	eq
 8004968:	2301      	moveq	r3, #1
 800496a:	2300      	movne	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	e012      	b.n	8004996 <HAL_I2C_Init+0x18e>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	1e58      	subs	r0, r3, #1
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6859      	ldr	r1, [r3, #4]
 8004978:	460b      	mov	r3, r1
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	440b      	add	r3, r1
 800497e:	0099      	lsls	r1, r3, #2
 8004980:	440b      	add	r3, r1
 8004982:	fbb0 f3f3 	udiv	r3, r0, r3
 8004986:	3301      	adds	r3, #1
 8004988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800498c:	2b00      	cmp	r3, #0
 800498e:	bf0c      	ite	eq
 8004990:	2301      	moveq	r3, #1
 8004992:	2300      	movne	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_I2C_Init+0x196>
 800499a:	2301      	movs	r3, #1
 800499c:	e022      	b.n	80049e4 <HAL_I2C_Init+0x1dc>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10e      	bne.n	80049c4 <HAL_I2C_Init+0x1bc>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	1e58      	subs	r0, r3, #1
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6859      	ldr	r1, [r3, #4]
 80049ae:	460b      	mov	r3, r1
 80049b0:	005b      	lsls	r3, r3, #1
 80049b2:	440b      	add	r3, r1
 80049b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80049b8:	3301      	adds	r3, #1
 80049ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049c2:	e00f      	b.n	80049e4 <HAL_I2C_Init+0x1dc>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	1e58      	subs	r0, r3, #1
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6859      	ldr	r1, [r3, #4]
 80049cc:	460b      	mov	r3, r1
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	440b      	add	r3, r1
 80049d2:	0099      	lsls	r1, r3, #2
 80049d4:	440b      	add	r3, r1
 80049d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80049da:	3301      	adds	r3, #1
 80049dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80049e4:	6879      	ldr	r1, [r7, #4]
 80049e6:	6809      	ldr	r1, [r1, #0]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	69da      	ldr	r2, [r3, #28]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6a1b      	ldr	r3, [r3, #32]
 80049fe:	431a      	orrs	r2, r3
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	430a      	orrs	r2, r1
 8004a06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004a12:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004a16:	687a      	ldr	r2, [r7, #4]
 8004a18:	6911      	ldr	r1, [r2, #16]
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	68d2      	ldr	r2, [r2, #12]
 8004a1e:	4311      	orrs	r1, r2
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6812      	ldr	r2, [r2, #0]
 8004a24:	430b      	orrs	r3, r1
 8004a26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	695a      	ldr	r2, [r3, #20]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	431a      	orrs	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	430a      	orrs	r2, r1
 8004a42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681a      	ldr	r2, [r3, #0]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f042 0201 	orr.w	r2, r2, #1
 8004a52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2200      	movs	r2, #0
 8004a58:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2200      	movs	r2, #0
 8004a66:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3710      	adds	r7, #16
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	000186a0 	.word	0x000186a0
 8004a80:	001e847f 	.word	0x001e847f
 8004a84:	003d08ff 	.word	0x003d08ff
 8004a88:	431bde83 	.word	0x431bde83
 8004a8c:	10624dd3 	.word	0x10624dd3

08004a90 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b08c      	sub	sp, #48	; 0x30
 8004a94:	af02      	add	r7, sp, #8
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	4608      	mov	r0, r1
 8004a9a:	4611      	mov	r1, r2
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	817b      	strh	r3, [r7, #10]
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	813b      	strh	r3, [r7, #8]
 8004aa6:	4613      	mov	r3, r2
 8004aa8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004aaa:	f7fe fc45 	bl	8003338 <HAL_GetTick>
 8004aae:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b20      	cmp	r3, #32
 8004abe:	f040 8176 	bne.w	8004dae <HAL_I2C_Mem_Read_DMA+0x31e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004ac2:	4b95      	ldr	r3, [pc, #596]	; (8004d18 <HAL_I2C_Mem_Read_DMA+0x288>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	08db      	lsrs	r3, r3, #3
 8004ac8:	4a94      	ldr	r2, [pc, #592]	; (8004d1c <HAL_I2C_Mem_Read_DMA+0x28c>)
 8004aca:	fba2 2303 	umull	r2, r3, r2, r3
 8004ace:	0a1a      	lsrs	r2, r3, #8
 8004ad0:	4613      	mov	r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	4413      	add	r3, r2
 8004ad6:	009a      	lsls	r2, r3, #2
 8004ad8:	4413      	add	r3, r2
 8004ada:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	3b01      	subs	r3, #1
 8004ae0:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8004ae2:	69fb      	ldr	r3, [r7, #28]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d116      	bne.n	8004b16 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2220      	movs	r2, #32
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b02:	f043 0220 	orr.w	r2, r3, #32
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e14c      	b.n	8004db0 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d0db      	beq.n	8004adc <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b2a:	2b01      	cmp	r3, #1
 8004b2c:	d101      	bne.n	8004b32 <HAL_I2C_Mem_Read_DMA+0xa2>
 8004b2e:	2302      	movs	r3, #2
 8004b30:	e13e      	b.n	8004db0 <HAL_I2C_Mem_Read_DMA+0x320>
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2201      	movs	r2, #1
 8004b36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0301 	and.w	r3, r3, #1
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d007      	beq.n	8004b58 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f042 0201 	orr.w	r2, r2, #1
 8004b56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2222      	movs	r2, #34	; 0x22
 8004b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2240      	movs	r2, #64	; 0x40
 8004b74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b82:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004b88:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b8e:	b29a      	uxth	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	4a62      	ldr	r2, [pc, #392]	; (8004d20 <HAL_I2C_Mem_Read_DMA+0x290>)
 8004b98:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8004b9a:	897a      	ldrh	r2, [r7, #10]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8004ba0:	893a      	ldrh	r2, [r7, #8]
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004ba6:	88fa      	ldrh	r2, [r7, #6]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	651a      	str	r2, [r3, #80]	; 0x50

    if (hi2c->XferSize > 0U)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	f000 80cc 	beq.w	8004d54 <HAL_I2C_Mem_Read_DMA+0x2c4>
    {
      if (hi2c->hdmarx != NULL)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d02d      	beq.n	8004c20 <HAL_I2C_Mem_Read_DMA+0x190>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc8:	4a56      	ldr	r2, [pc, #344]	; (8004d24 <HAL_I2C_Mem_Read_DMA+0x294>)
 8004bca:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd0:	4a55      	ldr	r2, [pc, #340]	; (8004d28 <HAL_I2C_Mem_Read_DMA+0x298>)
 8004bd2:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bd8:	2200      	movs	r2, #0
 8004bda:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be0:	2200      	movs	r2, #0
 8004be2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004be8:	2200      	movs	r2, #0
 8004bea:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3310      	adds	r3, #16
 8004bfe:	4619      	mov	r1, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c04:	461a      	mov	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c0a:	f7fe fd7d 	bl	8003708 <HAL_DMA_Start_IT>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004c14:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f040 8087 	bne.w	8004d2c <HAL_I2C_Mem_Read_DMA+0x29c>
 8004c1e:	e013      	b.n	8004c48 <HAL_I2C_Mem_Read_DMA+0x1b8>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2220      	movs	r2, #32
 8004c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c34:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	e0b3      	b.n	8004db0 <HAL_I2C_Mem_Read_DMA+0x320>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004c48:	88f8      	ldrh	r0, [r7, #6]
 8004c4a:	893a      	ldrh	r2, [r7, #8]
 8004c4c:	8979      	ldrh	r1, [r7, #10]
 8004c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c50:	9301      	str	r3, [sp, #4]
 8004c52:	2323      	movs	r3, #35	; 0x23
 8004c54:	9300      	str	r3, [sp, #0]
 8004c56:	4603      	mov	r3, r0
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 f8df 	bl	8004e1c <I2C_RequestMemoryRead>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d023      	beq.n	8004cac <HAL_I2C_Mem_Read_DMA+0x21c>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7fe fe15 	bl	8003898 <HAL_DMA_Abort_IT>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c78:	2200      	movs	r2, #0
 8004c7a:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c8a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount = 0U;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f022 0201 	bic.w	r2, r2, #1
 8004ca6:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e081      	b.n	8004db0 <HAL_I2C_Mem_Read_DMA+0x320>
        }

        if (hi2c->XferSize == 1U)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d108      	bne.n	8004cc6 <HAL_I2C_Mem_Read_DMA+0x236>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cc2:	601a      	str	r2, [r3, #0]
 8004cc4:	e007      	b.n	8004cd6 <HAL_I2C_Mem_Read_DMA+0x246>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004cd4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	61bb      	str	r3, [r7, #24]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	61bb      	str	r3, [r7, #24]
 8004cea:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	685a      	ldr	r2, [r3, #4]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d02:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d12:	605a      	str	r2, [r3, #4]
 8004d14:	e049      	b.n	8004daa <HAL_I2C_Mem_Read_DMA+0x31a>
 8004d16:	bf00      	nop
 8004d18:	20000088 	.word	0x20000088
 8004d1c:	14f8b589 	.word	0x14f8b589
 8004d20:	ffff0000 	.word	0xffff0000
 8004d24:	08004fed 	.word	0x08004fed
 8004d28:	08005197 	.word	0x08005197
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	2220      	movs	r2, #32
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d40:	f043 0210 	orr.w	r2, r3, #16
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d50:	2301      	movs	r3, #1
 8004d52:	e02d      	b.n	8004db0 <HAL_I2C_Mem_Read_DMA+0x320>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004d54:	88f8      	ldrh	r0, [r7, #6]
 8004d56:	893a      	ldrh	r2, [r7, #8]
 8004d58:	8979      	ldrh	r1, [r7, #10]
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5c:	9301      	str	r3, [sp, #4]
 8004d5e:	2323      	movs	r3, #35	; 0x23
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	4603      	mov	r3, r0
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 f859 	bl	8004e1c <I2C_RequestMemoryRead>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d001      	beq.n	8004d74 <HAL_I2C_Mem_Read_DMA+0x2e4>
      {
        return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e01d      	b.n	8004db0 <HAL_I2C_Mem_Read_DMA+0x320>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d74:	2300      	movs	r3, #0
 8004d76:	617b      	str	r3, [r7, #20]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	617b      	str	r3, [r7, #20]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d98:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2220      	movs	r2, #32
 8004d9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 8004daa:	2300      	movs	r3, #0
 8004dac:	e000      	b.n	8004db0 <HAL_I2C_Mem_Read_DMA+0x320>
  }
  else
  {
    return HAL_BUSY;
 8004dae:	2302      	movs	r3, #2
  }
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3728      	adds	r7, #40	; 0x28
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}

08004db8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004de8:	bf00      	nop
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b088      	sub	sp, #32
 8004e20:	af02      	add	r7, sp, #8
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	4608      	mov	r0, r1
 8004e26:	4611      	mov	r1, r2
 8004e28:	461a      	mov	r2, r3
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	817b      	strh	r3, [r7, #10]
 8004e2e:	460b      	mov	r3, r1
 8004e30:	813b      	strh	r3, [r7, #8]
 8004e32:	4613      	mov	r3, r2
 8004e34:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e44:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e54:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e58:	9300      	str	r3, [sp, #0]
 8004e5a:	6a3b      	ldr	r3, [r7, #32]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e62:	68f8      	ldr	r0, [r7, #12]
 8004e64:	f000 f9d4 	bl	8005210 <I2C_WaitOnFlagUntilTimeout>
 8004e68:	4603      	mov	r3, r0
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00d      	beq.n	8004e8a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e7c:	d103      	bne.n	8004e86 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e84:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e86:	2303      	movs	r3, #3
 8004e88:	e0aa      	b.n	8004fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e8a:	897b      	ldrh	r3, [r7, #10]
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	461a      	mov	r2, r3
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9c:	6a3a      	ldr	r2, [r7, #32]
 8004e9e:	4952      	ldr	r1, [pc, #328]	; (8004fe8 <I2C_RequestMemoryRead+0x1cc>)
 8004ea0:	68f8      	ldr	r0, [r7, #12]
 8004ea2:	f000 fa0c 	bl	80052be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d001      	beq.n	8004eb0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e097      	b.n	8004fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	617b      	str	r3, [r7, #20]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	695b      	ldr	r3, [r3, #20]
 8004eba:	617b      	str	r3, [r7, #20]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	699b      	ldr	r3, [r3, #24]
 8004ec2:	617b      	str	r3, [r7, #20]
 8004ec4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ec8:	6a39      	ldr	r1, [r7, #32]
 8004eca:	68f8      	ldr	r0, [r7, #12]
 8004ecc:	f000 fa76 	bl	80053bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00d      	beq.n	8004ef2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eda:	2b04      	cmp	r3, #4
 8004edc:	d107      	bne.n	8004eee <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	e076      	b.n	8004fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004ef2:	88fb      	ldrh	r3, [r7, #6]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d105      	bne.n	8004f04 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004ef8:	893b      	ldrh	r3, [r7, #8]
 8004efa:	b2da      	uxtb	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	611a      	str	r2, [r3, #16]
 8004f02:	e021      	b.n	8004f48 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f04:	893b      	ldrh	r3, [r7, #8]
 8004f06:	0a1b      	lsrs	r3, r3, #8
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	b2da      	uxtb	r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f14:	6a39      	ldr	r1, [r7, #32]
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 fa50 	bl	80053bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00d      	beq.n	8004f3e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f26:	2b04      	cmp	r3, #4
 8004f28:	d107      	bne.n	8004f3a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f38:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e050      	b.n	8004fe0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f3e:	893b      	ldrh	r3, [r7, #8]
 8004f40:	b2da      	uxtb	r2, r3
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f4a:	6a39      	ldr	r1, [r7, #32]
 8004f4c:	68f8      	ldr	r0, [r7, #12]
 8004f4e:	f000 fa35 	bl	80053bc <I2C_WaitOnTXEFlagUntilTimeout>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00d      	beq.n	8004f74 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5c:	2b04      	cmp	r3, #4
 8004f5e:	d107      	bne.n	8004f70 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f6e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e035      	b.n	8004fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f82:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f86:	9300      	str	r3, [sp, #0]
 8004f88:	6a3b      	ldr	r3, [r7, #32]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f000 f93d 	bl	8005210 <I2C_WaitOnFlagUntilTimeout>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d00d      	beq.n	8004fb8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004faa:	d103      	bne.n	8004fb4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fb2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004fb4:	2303      	movs	r3, #3
 8004fb6:	e013      	b.n	8004fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004fb8:	897b      	ldrh	r3, [r7, #10]
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	f043 0301 	orr.w	r3, r3, #1
 8004fc0:	b2da      	uxtb	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fca:	6a3a      	ldr	r2, [r7, #32]
 8004fcc:	4906      	ldr	r1, [pc, #24]	; (8004fe8 <I2C_RequestMemoryRead+0x1cc>)
 8004fce:	68f8      	ldr	r0, [r7, #12]
 8004fd0:	f000 f975 	bl	80052be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d001      	beq.n	8004fde <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e000      	b.n	8004fe0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3718      	adds	r7, #24
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	00010002 	.word	0x00010002

08004fec <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b086      	sub	sp, #24
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005000:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005008:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800500e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	685a      	ldr	r2, [r3, #4]
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800501e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005024:	2b00      	cmp	r3, #0
 8005026:	d003      	beq.n	8005030 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800502c:	2200      	movs	r2, #0
 800502e:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503c:	2200      	movs	r2, #0
 800503e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005040:	7cfb      	ldrb	r3, [r7, #19]
 8005042:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8005046:	2b21      	cmp	r3, #33	; 0x21
 8005048:	d007      	beq.n	800505a <I2C_DMAXferCplt+0x6e>
 800504a:	7cfb      	ldrb	r3, [r7, #19]
 800504c:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8005050:	2b22      	cmp	r3, #34	; 0x22
 8005052:	d131      	bne.n	80050b8 <I2C_DMAXferCplt+0xcc>
 8005054:	7cbb      	ldrb	r3, [r7, #18]
 8005056:	2b20      	cmp	r3, #32
 8005058:	d12e      	bne.n	80050b8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	685a      	ldr	r2, [r3, #4]
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005068:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	2200      	movs	r2, #0
 800506e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005070:	7cfb      	ldrb	r3, [r7, #19]
 8005072:	2b29      	cmp	r3, #41	; 0x29
 8005074:	d10a      	bne.n	800508c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2221      	movs	r2, #33	; 0x21
 800507a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	2228      	movs	r2, #40	; 0x28
 8005080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005084:	6978      	ldr	r0, [r7, #20]
 8005086:	f7ff fea1 	bl	8004dcc <HAL_I2C_SlaveTxCpltCallback>
 800508a:	e00c      	b.n	80050a6 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800508c:	7cfb      	ldrb	r3, [r7, #19]
 800508e:	2b2a      	cmp	r3, #42	; 0x2a
 8005090:	d109      	bne.n	80050a6 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2222      	movs	r2, #34	; 0x22
 8005096:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	2228      	movs	r2, #40	; 0x28
 800509c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80050a0:	6978      	ldr	r0, [r7, #20]
 80050a2:	f7ff fe9d 	bl	8004de0 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	685a      	ldr	r2, [r3, #4]
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80050b4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80050b6:	e06a      	b.n	800518e <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d064      	beq.n	800518e <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d107      	bne.n	80050de <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050dc:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	685a      	ldr	r2, [r3, #4]
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80050ec:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80050f4:	d009      	beq.n	800510a <I2C_DMAXferCplt+0x11e>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d006      	beq.n	800510a <I2C_DMAXferCplt+0x11e>
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005102:	d002      	beq.n	800510a <I2C_DMAXferCplt+0x11e>
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2b20      	cmp	r3, #32
 8005108:	d107      	bne.n	800511a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005118:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005128:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	685a      	ldr	r2, [r3, #4]
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005138:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	2200      	movs	r2, #0
 800513e:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005144:	2b00      	cmp	r3, #0
 8005146:	d003      	beq.n	8005150 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005148:	6978      	ldr	r0, [r7, #20]
 800514a:	f7ff fe5d 	bl	8004e08 <HAL_I2C_ErrorCallback>
}
 800514e:	e01e      	b.n	800518e <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800515e:	b2db      	uxtb	r3, r3
 8005160:	2b40      	cmp	r3, #64	; 0x40
 8005162:	d10a      	bne.n	800517a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	2200      	movs	r2, #0
 8005170:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005172:	6978      	ldr	r0, [r7, #20]
 8005174:	f7ff fe3e 	bl	8004df4 <HAL_I2C_MemRxCpltCallback>
}
 8005178:	e009      	b.n	800518e <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	2212      	movs	r2, #18
 8005186:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005188:	6978      	ldr	r0, [r7, #20]
 800518a:	f7ff fe15 	bl	8004db8 <HAL_I2C_MasterRxCpltCallback>
}
 800518e:	bf00      	nop
 8005190:	3718      	adds	r7, #24
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}

08005196 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005196:	b580      	push	{r7, lr}
 8005198:	b084      	sub	sp, #16
 800519a:	af00      	add	r7, sp, #0
 800519c:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a2:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d003      	beq.n	80051b4 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051b0:	2200      	movs	r2, #0
 80051b2:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d003      	beq.n	80051c4 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c0:	2200      	movs	r2, #0
 80051c2:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f7fe fd13 	bl	8003bf0 <HAL_DMA_GetError>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d01b      	beq.n	8005208 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051de:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2220      	movs	r2, #32
 80051ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fa:	f043 0210 	orr.w	r2, r3, #16
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f7ff fe00 	bl	8004e08 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005208:	bf00      	nop
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b084      	sub	sp, #16
 8005214:	af00      	add	r7, sp, #0
 8005216:	60f8      	str	r0, [r7, #12]
 8005218:	60b9      	str	r1, [r7, #8]
 800521a:	603b      	str	r3, [r7, #0]
 800521c:	4613      	mov	r3, r2
 800521e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005220:	e025      	b.n	800526e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005228:	d021      	beq.n	800526e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800522a:	f7fe f885 	bl	8003338 <HAL_GetTick>
 800522e:	4602      	mov	r2, r0
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	683a      	ldr	r2, [r7, #0]
 8005236:	429a      	cmp	r2, r3
 8005238:	d302      	bcc.n	8005240 <I2C_WaitOnFlagUntilTimeout+0x30>
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d116      	bne.n	800526e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2200      	movs	r2, #0
 8005244:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2220      	movs	r2, #32
 800524a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	f043 0220 	orr.w	r2, r3, #32
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e023      	b.n	80052b6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	0c1b      	lsrs	r3, r3, #16
 8005272:	b2db      	uxtb	r3, r3
 8005274:	2b01      	cmp	r3, #1
 8005276:	d10d      	bne.n	8005294 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	695b      	ldr	r3, [r3, #20]
 800527e:	43da      	mvns	r2, r3
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	4013      	ands	r3, r2
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b00      	cmp	r3, #0
 8005288:	bf0c      	ite	eq
 800528a:	2301      	moveq	r3, #1
 800528c:	2300      	movne	r3, #0
 800528e:	b2db      	uxtb	r3, r3
 8005290:	461a      	mov	r2, r3
 8005292:	e00c      	b.n	80052ae <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	43da      	mvns	r2, r3
 800529c:	68bb      	ldr	r3, [r7, #8]
 800529e:	4013      	ands	r3, r2
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	bf0c      	ite	eq
 80052a6:	2301      	moveq	r3, #1
 80052a8:	2300      	movne	r3, #0
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	461a      	mov	r2, r3
 80052ae:	79fb      	ldrb	r3, [r7, #7]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d0b6      	beq.n	8005222 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3710      	adds	r7, #16
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}

080052be <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80052be:	b580      	push	{r7, lr}
 80052c0:	b084      	sub	sp, #16
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	60f8      	str	r0, [r7, #12]
 80052c6:	60b9      	str	r1, [r7, #8]
 80052c8:	607a      	str	r2, [r7, #4]
 80052ca:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80052cc:	e051      	b.n	8005372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	695b      	ldr	r3, [r3, #20]
 80052d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052dc:	d123      	bne.n	8005326 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052ec:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80052f6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2200      	movs	r2, #0
 80052fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2220      	movs	r2, #32
 8005302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005312:	f043 0204 	orr.w	r2, r3, #4
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e046      	b.n	80053b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532c:	d021      	beq.n	8005372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800532e:	f7fe f803 	bl	8003338 <HAL_GetTick>
 8005332:	4602      	mov	r2, r0
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	1ad3      	subs	r3, r2, r3
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	429a      	cmp	r2, r3
 800533c:	d302      	bcc.n	8005344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d116      	bne.n	8005372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2200      	movs	r2, #0
 8005348:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2220      	movs	r2, #32
 800534e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535e:	f043 0220 	orr.w	r2, r3, #32
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	e020      	b.n	80053b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	0c1b      	lsrs	r3, r3, #16
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b01      	cmp	r3, #1
 800537a:	d10c      	bne.n	8005396 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	43da      	mvns	r2, r3
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	4013      	ands	r3, r2
 8005388:	b29b      	uxth	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	bf14      	ite	ne
 800538e:	2301      	movne	r3, #1
 8005390:	2300      	moveq	r3, #0
 8005392:	b2db      	uxtb	r3, r3
 8005394:	e00b      	b.n	80053ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	43da      	mvns	r2, r3
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	4013      	ands	r3, r2
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	bf14      	ite	ne
 80053a8:	2301      	movne	r3, #1
 80053aa:	2300      	moveq	r3, #0
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d18d      	bne.n	80052ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3710      	adds	r7, #16
 80053b8:	46bd      	mov	sp, r7
 80053ba:	bd80      	pop	{r7, pc}

080053bc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80053c8:	e02d      	b.n	8005426 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80053ca:	68f8      	ldr	r0, [r7, #12]
 80053cc:	f000 f837 	bl	800543e <I2C_IsAcknowledgeFailed>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e02d      	b.n	8005436 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053e0:	d021      	beq.n	8005426 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053e2:	f7fd ffa9 	bl	8003338 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	68ba      	ldr	r2, [r7, #8]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d302      	bcc.n	80053f8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d116      	bne.n	8005426 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2200      	movs	r2, #0
 80053fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2220      	movs	r2, #32
 8005402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2200      	movs	r2, #0
 800540a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	f043 0220 	orr.w	r2, r3, #32
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e007      	b.n	8005436 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	695b      	ldr	r3, [r3, #20]
 800542c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005430:	2b80      	cmp	r3, #128	; 0x80
 8005432:	d1ca      	bne.n	80053ca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005434:	2300      	movs	r3, #0
}
 8005436:	4618      	mov	r0, r3
 8005438:	3710      	adds	r7, #16
 800543a:	46bd      	mov	sp, r7
 800543c:	bd80      	pop	{r7, pc}

0800543e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800543e:	b480      	push	{r7}
 8005440:	b083      	sub	sp, #12
 8005442:	af00      	add	r7, sp, #0
 8005444:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	695b      	ldr	r3, [r3, #20]
 800544c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005450:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005454:	d11b      	bne.n	800548e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800545e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2220      	movs	r2, #32
 800546a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2200      	movs	r2, #0
 8005472:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	f043 0204 	orr.w	r2, r3, #4
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e000      	b.n	8005490 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800548e:	2300      	movs	r3, #0
}
 8005490:	4618      	mov	r0, r3
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	d129      	bne.n	8005506 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2224      	movs	r2, #36	; 0x24
 80054b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	681a      	ldr	r2, [r3, #0]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0201 	bic.w	r2, r2, #1
 80054c8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f022 0210 	bic.w	r2, r2, #16
 80054d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	683a      	ldr	r2, [r7, #0]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f042 0201 	orr.w	r2, r2, #1
 80054f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2220      	movs	r2, #32
 80054fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005502:	2300      	movs	r3, #0
 8005504:	e000      	b.n	8005508 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005506:	2302      	movs	r3, #2
  }
}
 8005508:	4618      	mov	r0, r3
 800550a:	370c      	adds	r7, #12
 800550c:	46bd      	mov	sp, r7
 800550e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005512:	4770      	bx	lr

08005514 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005514:	b480      	push	{r7}
 8005516:	b085      	sub	sp, #20
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800551e:	2300      	movs	r3, #0
 8005520:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b20      	cmp	r3, #32
 800552c:	d12a      	bne.n	8005584 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2224      	movs	r2, #36	; 0x24
 8005532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 0201 	bic.w	r2, r2, #1
 8005544:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554c:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800554e:	89fb      	ldrh	r3, [r7, #14]
 8005550:	f023 030f 	bic.w	r3, r3, #15
 8005554:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	b29a      	uxth	r2, r3
 800555a:	89fb      	ldrh	r3, [r7, #14]
 800555c:	4313      	orrs	r3, r2
 800555e:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	89fa      	ldrh	r2, [r7, #14]
 8005566:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f042 0201 	orr.w	r2, r2, #1
 8005576:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2220      	movs	r2, #32
 800557c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005580:	2300      	movs	r3, #0
 8005582:	e000      	b.n	8005586 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005584:	2302      	movs	r3, #2
  }
}
 8005586:	4618      	mov	r0, r3
 8005588:	3714      	adds	r7, #20
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr

08005592 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005592:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005594:	b08f      	sub	sp, #60	; 0x3c
 8005596:	af0a      	add	r7, sp, #40	; 0x28
 8005598:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d101      	bne.n	80055a4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e10f      	b.n	80057c4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d106      	bne.n	80055c4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f7fd fc74 	bl	8002eac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2203      	movs	r2, #3
 80055c8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d102      	bne.n	80055de <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2200      	movs	r2, #0
 80055dc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4618      	mov	r0, r3
 80055e4:	f003 fd97 	bl	8009116 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	603b      	str	r3, [r7, #0]
 80055ee:	687e      	ldr	r6, [r7, #4]
 80055f0:	466d      	mov	r5, sp
 80055f2:	f106 0410 	add.w	r4, r6, #16
 80055f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055fe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005602:	e885 0003 	stmia.w	r5, {r0, r1}
 8005606:	1d33      	adds	r3, r6, #4
 8005608:	cb0e      	ldmia	r3, {r1, r2, r3}
 800560a:	6838      	ldr	r0, [r7, #0]
 800560c:	f003 fd22 	bl	8009054 <USB_CoreInit>
 8005610:	4603      	mov	r3, r0
 8005612:	2b00      	cmp	r3, #0
 8005614:	d005      	beq.n	8005622 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2202      	movs	r2, #2
 800561a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e0d0      	b.n	80057c4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2100      	movs	r1, #0
 8005628:	4618      	mov	r0, r3
 800562a:	f003 fd85 	bl	8009138 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800562e:	2300      	movs	r3, #0
 8005630:	73fb      	strb	r3, [r7, #15]
 8005632:	e04a      	b.n	80056ca <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005634:	7bfa      	ldrb	r2, [r7, #15]
 8005636:	6879      	ldr	r1, [r7, #4]
 8005638:	4613      	mov	r3, r2
 800563a:	00db      	lsls	r3, r3, #3
 800563c:	4413      	add	r3, r2
 800563e:	009b      	lsls	r3, r3, #2
 8005640:	440b      	add	r3, r1
 8005642:	333d      	adds	r3, #61	; 0x3d
 8005644:	2201      	movs	r2, #1
 8005646:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005648:	7bfa      	ldrb	r2, [r7, #15]
 800564a:	6879      	ldr	r1, [r7, #4]
 800564c:	4613      	mov	r3, r2
 800564e:	00db      	lsls	r3, r3, #3
 8005650:	4413      	add	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	440b      	add	r3, r1
 8005656:	333c      	adds	r3, #60	; 0x3c
 8005658:	7bfa      	ldrb	r2, [r7, #15]
 800565a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800565c:	7bfa      	ldrb	r2, [r7, #15]
 800565e:	7bfb      	ldrb	r3, [r7, #15]
 8005660:	b298      	uxth	r0, r3
 8005662:	6879      	ldr	r1, [r7, #4]
 8005664:	4613      	mov	r3, r2
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	4413      	add	r3, r2
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	440b      	add	r3, r1
 800566e:	3344      	adds	r3, #68	; 0x44
 8005670:	4602      	mov	r2, r0
 8005672:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005674:	7bfa      	ldrb	r2, [r7, #15]
 8005676:	6879      	ldr	r1, [r7, #4]
 8005678:	4613      	mov	r3, r2
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	4413      	add	r3, r2
 800567e:	009b      	lsls	r3, r3, #2
 8005680:	440b      	add	r3, r1
 8005682:	3340      	adds	r3, #64	; 0x40
 8005684:	2200      	movs	r2, #0
 8005686:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005688:	7bfa      	ldrb	r2, [r7, #15]
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	4613      	mov	r3, r2
 800568e:	00db      	lsls	r3, r3, #3
 8005690:	4413      	add	r3, r2
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	3348      	adds	r3, #72	; 0x48
 8005698:	2200      	movs	r2, #0
 800569a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800569c:	7bfa      	ldrb	r2, [r7, #15]
 800569e:	6879      	ldr	r1, [r7, #4]
 80056a0:	4613      	mov	r3, r2
 80056a2:	00db      	lsls	r3, r3, #3
 80056a4:	4413      	add	r3, r2
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	440b      	add	r3, r1
 80056aa:	334c      	adds	r3, #76	; 0x4c
 80056ac:	2200      	movs	r2, #0
 80056ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80056b0:	7bfa      	ldrb	r2, [r7, #15]
 80056b2:	6879      	ldr	r1, [r7, #4]
 80056b4:	4613      	mov	r3, r2
 80056b6:	00db      	lsls	r3, r3, #3
 80056b8:	4413      	add	r3, r2
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	440b      	add	r3, r1
 80056be:	3354      	adds	r3, #84	; 0x54
 80056c0:	2200      	movs	r2, #0
 80056c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056c4:	7bfb      	ldrb	r3, [r7, #15]
 80056c6:	3301      	adds	r3, #1
 80056c8:	73fb      	strb	r3, [r7, #15]
 80056ca:	7bfa      	ldrb	r2, [r7, #15]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d3af      	bcc.n	8005634 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80056d4:	2300      	movs	r3, #0
 80056d6:	73fb      	strb	r3, [r7, #15]
 80056d8:	e044      	b.n	8005764 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80056da:	7bfa      	ldrb	r2, [r7, #15]
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	4613      	mov	r3, r2
 80056e0:	00db      	lsls	r3, r3, #3
 80056e2:	4413      	add	r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	440b      	add	r3, r1
 80056e8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80056ec:	2200      	movs	r2, #0
 80056ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80056f0:	7bfa      	ldrb	r2, [r7, #15]
 80056f2:	6879      	ldr	r1, [r7, #4]
 80056f4:	4613      	mov	r3, r2
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	4413      	add	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005702:	7bfa      	ldrb	r2, [r7, #15]
 8005704:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005706:	7bfa      	ldrb	r2, [r7, #15]
 8005708:	6879      	ldr	r1, [r7, #4]
 800570a:	4613      	mov	r3, r2
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	4413      	add	r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	440b      	add	r3, r1
 8005714:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005718:	2200      	movs	r2, #0
 800571a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800571c:	7bfa      	ldrb	r2, [r7, #15]
 800571e:	6879      	ldr	r1, [r7, #4]
 8005720:	4613      	mov	r3, r2
 8005722:	00db      	lsls	r3, r3, #3
 8005724:	4413      	add	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	440b      	add	r3, r1
 800572a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800572e:	2200      	movs	r2, #0
 8005730:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005732:	7bfa      	ldrb	r2, [r7, #15]
 8005734:	6879      	ldr	r1, [r7, #4]
 8005736:	4613      	mov	r3, r2
 8005738:	00db      	lsls	r3, r3, #3
 800573a:	4413      	add	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	440b      	add	r3, r1
 8005740:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005744:	2200      	movs	r2, #0
 8005746:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005748:	7bfa      	ldrb	r2, [r7, #15]
 800574a:	6879      	ldr	r1, [r7, #4]
 800574c:	4613      	mov	r3, r2
 800574e:	00db      	lsls	r3, r3, #3
 8005750:	4413      	add	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	440b      	add	r3, r1
 8005756:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800575a:	2200      	movs	r2, #0
 800575c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800575e:	7bfb      	ldrb	r3, [r7, #15]
 8005760:	3301      	adds	r3, #1
 8005762:	73fb      	strb	r3, [r7, #15]
 8005764:	7bfa      	ldrb	r2, [r7, #15]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	429a      	cmp	r2, r3
 800576c:	d3b5      	bcc.n	80056da <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	603b      	str	r3, [r7, #0]
 8005774:	687e      	ldr	r6, [r7, #4]
 8005776:	466d      	mov	r5, sp
 8005778:	f106 0410 	add.w	r4, r6, #16
 800577c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800577e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005780:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005782:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005784:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005788:	e885 0003 	stmia.w	r5, {r0, r1}
 800578c:	1d33      	adds	r3, r6, #4
 800578e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005790:	6838      	ldr	r0, [r7, #0]
 8005792:	f003 fd1d 	bl	80091d0 <USB_DevInit>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d005      	beq.n	80057a8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2202      	movs	r2, #2
 80057a0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e00d      	b.n	80057c4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2201      	movs	r2, #1
 80057b4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4618      	mov	r0, r3
 80057be:	f003 fee8 	bl	8009592 <USB_DevDisconnect>

  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3714      	adds	r7, #20
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bdf0      	pop	{r4, r5, r6, r7, pc}

080057cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b086      	sub	sp, #24
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d101      	bne.n	80057de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	e267      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f003 0301 	and.w	r3, r3, #1
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d075      	beq.n	80058d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80057ea:	4b88      	ldr	r3, [pc, #544]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f003 030c 	and.w	r3, r3, #12
 80057f2:	2b04      	cmp	r3, #4
 80057f4:	d00c      	beq.n	8005810 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057f6:	4b85      	ldr	r3, [pc, #532]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80057fe:	2b08      	cmp	r3, #8
 8005800:	d112      	bne.n	8005828 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005802:	4b82      	ldr	r3, [pc, #520]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800580a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800580e:	d10b      	bne.n	8005828 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005810:	4b7e      	ldr	r3, [pc, #504]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005818:	2b00      	cmp	r3, #0
 800581a:	d05b      	beq.n	80058d4 <HAL_RCC_OscConfig+0x108>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d157      	bne.n	80058d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005824:	2301      	movs	r3, #1
 8005826:	e242      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005830:	d106      	bne.n	8005840 <HAL_RCC_OscConfig+0x74>
 8005832:	4b76      	ldr	r3, [pc, #472]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a75      	ldr	r2, [pc, #468]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005838:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800583c:	6013      	str	r3, [r2, #0]
 800583e:	e01d      	b.n	800587c <HAL_RCC_OscConfig+0xb0>
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	685b      	ldr	r3, [r3, #4]
 8005844:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005848:	d10c      	bne.n	8005864 <HAL_RCC_OscConfig+0x98>
 800584a:	4b70      	ldr	r3, [pc, #448]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a6f      	ldr	r2, [pc, #444]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005850:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005854:	6013      	str	r3, [r2, #0]
 8005856:	4b6d      	ldr	r3, [pc, #436]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a6c      	ldr	r2, [pc, #432]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 800585c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005860:	6013      	str	r3, [r2, #0]
 8005862:	e00b      	b.n	800587c <HAL_RCC_OscConfig+0xb0>
 8005864:	4b69      	ldr	r3, [pc, #420]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a68      	ldr	r2, [pc, #416]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 800586a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800586e:	6013      	str	r3, [r2, #0]
 8005870:	4b66      	ldr	r3, [pc, #408]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a65      	ldr	r2, [pc, #404]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005876:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800587a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d013      	beq.n	80058ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005884:	f7fd fd58 	bl	8003338 <HAL_GetTick>
 8005888:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800588a:	e008      	b.n	800589e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800588c:	f7fd fd54 	bl	8003338 <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	693b      	ldr	r3, [r7, #16]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	2b64      	cmp	r3, #100	; 0x64
 8005898:	d901      	bls.n	800589e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800589a:	2303      	movs	r3, #3
 800589c:	e207      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800589e:	4b5b      	ldr	r3, [pc, #364]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d0f0      	beq.n	800588c <HAL_RCC_OscConfig+0xc0>
 80058aa:	e014      	b.n	80058d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058ac:	f7fd fd44 	bl	8003338 <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058b4:	f7fd fd40 	bl	8003338 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b64      	cmp	r3, #100	; 0x64
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e1f3      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058c6:	4b51      	ldr	r3, [pc, #324]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1f0      	bne.n	80058b4 <HAL_RCC_OscConfig+0xe8>
 80058d2:	e000      	b.n	80058d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d063      	beq.n	80059aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058e2:	4b4a      	ldr	r3, [pc, #296]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 030c 	and.w	r3, r3, #12
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00b      	beq.n	8005906 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058ee:	4b47      	ldr	r3, [pc, #284]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80058f0:	689b      	ldr	r3, [r3, #8]
 80058f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058f6:	2b08      	cmp	r3, #8
 80058f8:	d11c      	bne.n	8005934 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058fa:	4b44      	ldr	r3, [pc, #272]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d116      	bne.n	8005934 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005906:	4b41      	ldr	r3, [pc, #260]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d005      	beq.n	800591e <HAL_RCC_OscConfig+0x152>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	2b01      	cmp	r3, #1
 8005918:	d001      	beq.n	800591e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e1c7      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800591e:	4b3b      	ldr	r3, [pc, #236]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	00db      	lsls	r3, r3, #3
 800592c:	4937      	ldr	r1, [pc, #220]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 800592e:	4313      	orrs	r3, r2
 8005930:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005932:	e03a      	b.n	80059aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d020      	beq.n	800597e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800593c:	4b34      	ldr	r3, [pc, #208]	; (8005a10 <HAL_RCC_OscConfig+0x244>)
 800593e:	2201      	movs	r2, #1
 8005940:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005942:	f7fd fcf9 	bl	8003338 <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005948:	e008      	b.n	800595c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800594a:	f7fd fcf5 	bl	8003338 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	2b02      	cmp	r3, #2
 8005956:	d901      	bls.n	800595c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e1a8      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800595c:	4b2b      	ldr	r3, [pc, #172]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d0f0      	beq.n	800594a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005968:	4b28      	ldr	r3, [pc, #160]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	00db      	lsls	r3, r3, #3
 8005976:	4925      	ldr	r1, [pc, #148]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 8005978:	4313      	orrs	r3, r2
 800597a:	600b      	str	r3, [r1, #0]
 800597c:	e015      	b.n	80059aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800597e:	4b24      	ldr	r3, [pc, #144]	; (8005a10 <HAL_RCC_OscConfig+0x244>)
 8005980:	2200      	movs	r2, #0
 8005982:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005984:	f7fd fcd8 	bl	8003338 <HAL_GetTick>
 8005988:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800598a:	e008      	b.n	800599e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800598c:	f7fd fcd4 	bl	8003338 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	2b02      	cmp	r3, #2
 8005998:	d901      	bls.n	800599e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e187      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800599e:	4b1b      	ldr	r3, [pc, #108]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0302 	and.w	r3, r3, #2
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d1f0      	bne.n	800598c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0308 	and.w	r3, r3, #8
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d036      	beq.n	8005a24 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	695b      	ldr	r3, [r3, #20]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d016      	beq.n	80059ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059be:	4b15      	ldr	r3, [pc, #84]	; (8005a14 <HAL_RCC_OscConfig+0x248>)
 80059c0:	2201      	movs	r2, #1
 80059c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c4:	f7fd fcb8 	bl	8003338 <HAL_GetTick>
 80059c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059cc:	f7fd fcb4 	bl	8003338 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e167      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059de:	4b0b      	ldr	r3, [pc, #44]	; (8005a0c <HAL_RCC_OscConfig+0x240>)
 80059e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0f0      	beq.n	80059cc <HAL_RCC_OscConfig+0x200>
 80059ea:	e01b      	b.n	8005a24 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059ec:	4b09      	ldr	r3, [pc, #36]	; (8005a14 <HAL_RCC_OscConfig+0x248>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059f2:	f7fd fca1 	bl	8003338 <HAL_GetTick>
 80059f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059f8:	e00e      	b.n	8005a18 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059fa:	f7fd fc9d 	bl	8003338 <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	d907      	bls.n	8005a18 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e150      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
 8005a0c:	40023800 	.word	0x40023800
 8005a10:	42470000 	.word	0x42470000
 8005a14:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a18:	4b88      	ldr	r3, [pc, #544]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005a1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a1c:	f003 0302 	and.w	r3, r3, #2
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1ea      	bne.n	80059fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f003 0304 	and.w	r3, r3, #4
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 8097 	beq.w	8005b60 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a32:	2300      	movs	r3, #0
 8005a34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a36:	4b81      	ldr	r3, [pc, #516]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10f      	bne.n	8005a62 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a42:	2300      	movs	r3, #0
 8005a44:	60bb      	str	r3, [r7, #8]
 8005a46:	4b7d      	ldr	r3, [pc, #500]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	4a7c      	ldr	r2, [pc, #496]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a50:	6413      	str	r3, [r2, #64]	; 0x40
 8005a52:	4b7a      	ldr	r3, [pc, #488]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a5a:	60bb      	str	r3, [r7, #8]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a62:	4b77      	ldr	r3, [pc, #476]	; (8005c40 <HAL_RCC_OscConfig+0x474>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d118      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a6e:	4b74      	ldr	r3, [pc, #464]	; (8005c40 <HAL_RCC_OscConfig+0x474>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a73      	ldr	r2, [pc, #460]	; (8005c40 <HAL_RCC_OscConfig+0x474>)
 8005a74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a7a:	f7fd fc5d 	bl	8003338 <HAL_GetTick>
 8005a7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a80:	e008      	b.n	8005a94 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a82:	f7fd fc59 	bl	8003338 <HAL_GetTick>
 8005a86:	4602      	mov	r2, r0
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d901      	bls.n	8005a94 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e10c      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a94:	4b6a      	ldr	r3, [pc, #424]	; (8005c40 <HAL_RCC_OscConfig+0x474>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d0f0      	beq.n	8005a82 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	689b      	ldr	r3, [r3, #8]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d106      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x2ea>
 8005aa8:	4b64      	ldr	r3, [pc, #400]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aac:	4a63      	ldr	r2, [pc, #396]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005aae:	f043 0301 	orr.w	r3, r3, #1
 8005ab2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ab4:	e01c      	b.n	8005af0 <HAL_RCC_OscConfig+0x324>
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	2b05      	cmp	r3, #5
 8005abc:	d10c      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x30c>
 8005abe:	4b5f      	ldr	r3, [pc, #380]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac2:	4a5e      	ldr	r2, [pc, #376]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005ac4:	f043 0304 	orr.w	r3, r3, #4
 8005ac8:	6713      	str	r3, [r2, #112]	; 0x70
 8005aca:	4b5c      	ldr	r3, [pc, #368]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005acc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ace:	4a5b      	ldr	r2, [pc, #364]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005ad0:	f043 0301 	orr.w	r3, r3, #1
 8005ad4:	6713      	str	r3, [r2, #112]	; 0x70
 8005ad6:	e00b      	b.n	8005af0 <HAL_RCC_OscConfig+0x324>
 8005ad8:	4b58      	ldr	r3, [pc, #352]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005ada:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005adc:	4a57      	ldr	r2, [pc, #348]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005ade:	f023 0301 	bic.w	r3, r3, #1
 8005ae2:	6713      	str	r3, [r2, #112]	; 0x70
 8005ae4:	4b55      	ldr	r3, [pc, #340]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005ae6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ae8:	4a54      	ldr	r2, [pc, #336]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005aea:	f023 0304 	bic.w	r3, r3, #4
 8005aee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d015      	beq.n	8005b24 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005af8:	f7fd fc1e 	bl	8003338 <HAL_GetTick>
 8005afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005afe:	e00a      	b.n	8005b16 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b00:	f7fd fc1a 	bl	8003338 <HAL_GetTick>
 8005b04:	4602      	mov	r2, r0
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	1ad3      	subs	r3, r2, r3
 8005b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e0cb      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b16:	4b49      	ldr	r3, [pc, #292]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005b18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b1a:	f003 0302 	and.w	r3, r3, #2
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d0ee      	beq.n	8005b00 <HAL_RCC_OscConfig+0x334>
 8005b22:	e014      	b.n	8005b4e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b24:	f7fd fc08 	bl	8003338 <HAL_GetTick>
 8005b28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b2a:	e00a      	b.n	8005b42 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b2c:	f7fd fc04 	bl	8003338 <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e0b5      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b42:	4b3e      	ldr	r3, [pc, #248]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b46:	f003 0302 	and.w	r3, r3, #2
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1ee      	bne.n	8005b2c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b4e:	7dfb      	ldrb	r3, [r7, #23]
 8005b50:	2b01      	cmp	r3, #1
 8005b52:	d105      	bne.n	8005b60 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b54:	4b39      	ldr	r3, [pc, #228]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b58:	4a38      	ldr	r2, [pc, #224]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005b5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b5e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 80a1 	beq.w	8005cac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b6a:	4b34      	ldr	r3, [pc, #208]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	f003 030c 	and.w	r3, r3, #12
 8005b72:	2b08      	cmp	r3, #8
 8005b74:	d05c      	beq.n	8005c30 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	699b      	ldr	r3, [r3, #24]
 8005b7a:	2b02      	cmp	r3, #2
 8005b7c:	d141      	bne.n	8005c02 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b7e:	4b31      	ldr	r3, [pc, #196]	; (8005c44 <HAL_RCC_OscConfig+0x478>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b84:	f7fd fbd8 	bl	8003338 <HAL_GetTick>
 8005b88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b8a:	e008      	b.n	8005b9e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b8c:	f7fd fbd4 	bl	8003338 <HAL_GetTick>
 8005b90:	4602      	mov	r2, r0
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	1ad3      	subs	r3, r2, r3
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d901      	bls.n	8005b9e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005b9a:	2303      	movs	r3, #3
 8005b9c:	e087      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b9e:	4b27      	ldr	r3, [pc, #156]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1f0      	bne.n	8005b8c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	69da      	ldr	r2, [r3, #28]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a1b      	ldr	r3, [r3, #32]
 8005bb2:	431a      	orrs	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb8:	019b      	lsls	r3, r3, #6
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bc0:	085b      	lsrs	r3, r3, #1
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	041b      	lsls	r3, r3, #16
 8005bc6:	431a      	orrs	r2, r3
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bcc:	061b      	lsls	r3, r3, #24
 8005bce:	491b      	ldr	r1, [pc, #108]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bd4:	4b1b      	ldr	r3, [pc, #108]	; (8005c44 <HAL_RCC_OscConfig+0x478>)
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bda:	f7fd fbad 	bl	8003338 <HAL_GetTick>
 8005bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005be0:	e008      	b.n	8005bf4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005be2:	f7fd fba9 	bl	8003338 <HAL_GetTick>
 8005be6:	4602      	mov	r2, r0
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d901      	bls.n	8005bf4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e05c      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bf4:	4b11      	ldr	r3, [pc, #68]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d0f0      	beq.n	8005be2 <HAL_RCC_OscConfig+0x416>
 8005c00:	e054      	b.n	8005cac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c02:	4b10      	ldr	r3, [pc, #64]	; (8005c44 <HAL_RCC_OscConfig+0x478>)
 8005c04:	2200      	movs	r2, #0
 8005c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c08:	f7fd fb96 	bl	8003338 <HAL_GetTick>
 8005c0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c0e:	e008      	b.n	8005c22 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c10:	f7fd fb92 	bl	8003338 <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	2b02      	cmp	r3, #2
 8005c1c:	d901      	bls.n	8005c22 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e045      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c22:	4b06      	ldr	r3, [pc, #24]	; (8005c3c <HAL_RCC_OscConfig+0x470>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d1f0      	bne.n	8005c10 <HAL_RCC_OscConfig+0x444>
 8005c2e:	e03d      	b.n	8005cac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	699b      	ldr	r3, [r3, #24]
 8005c34:	2b01      	cmp	r3, #1
 8005c36:	d107      	bne.n	8005c48 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e038      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
 8005c3c:	40023800 	.word	0x40023800
 8005c40:	40007000 	.word	0x40007000
 8005c44:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c48:	4b1b      	ldr	r3, [pc, #108]	; (8005cb8 <HAL_RCC_OscConfig+0x4ec>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	2b01      	cmp	r3, #1
 8005c54:	d028      	beq.n	8005ca8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d121      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d11a      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c72:	68fa      	ldr	r2, [r7, #12]
 8005c74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005c78:	4013      	ands	r3, r2
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005c7e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d111      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c8e:	085b      	lsrs	r3, r3, #1
 8005c90:	3b01      	subs	r3, #1
 8005c92:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d107      	bne.n	8005ca8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ca2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d001      	beq.n	8005cac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e000      	b.n	8005cae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3718      	adds	r7, #24
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	40023800 	.word	0x40023800

08005cbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
 8005cc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e0cc      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cd0:	4b68      	ldr	r3, [pc, #416]	; (8005e74 <HAL_RCC_ClockConfig+0x1b8>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 030f 	and.w	r3, r3, #15
 8005cd8:	683a      	ldr	r2, [r7, #0]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	d90c      	bls.n	8005cf8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cde:	4b65      	ldr	r3, [pc, #404]	; (8005e74 <HAL_RCC_ClockConfig+0x1b8>)
 8005ce0:	683a      	ldr	r2, [r7, #0]
 8005ce2:	b2d2      	uxtb	r2, r2
 8005ce4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ce6:	4b63      	ldr	r3, [pc, #396]	; (8005e74 <HAL_RCC_ClockConfig+0x1b8>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f003 030f 	and.w	r3, r3, #15
 8005cee:	683a      	ldr	r2, [r7, #0]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d001      	beq.n	8005cf8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e0b8      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0302 	and.w	r3, r3, #2
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d020      	beq.n	8005d46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0304 	and.w	r3, r3, #4
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d005      	beq.n	8005d1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d10:	4b59      	ldr	r3, [pc, #356]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	4a58      	ldr	r2, [pc, #352]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0308 	and.w	r3, r3, #8
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d005      	beq.n	8005d34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d28:	4b53      	ldr	r3, [pc, #332]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	4a52      	ldr	r2, [pc, #328]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d34:	4b50      	ldr	r3, [pc, #320]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d36:	689b      	ldr	r3, [r3, #8]
 8005d38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	494d      	ldr	r1, [pc, #308]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d42:	4313      	orrs	r3, r2
 8005d44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d044      	beq.n	8005ddc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d107      	bne.n	8005d6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d5a:	4b47      	ldr	r3, [pc, #284]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d119      	bne.n	8005d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	e07f      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	2b02      	cmp	r3, #2
 8005d70:	d003      	beq.n	8005d7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d76:	2b03      	cmp	r3, #3
 8005d78:	d107      	bne.n	8005d8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d7a:	4b3f      	ldr	r3, [pc, #252]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d109      	bne.n	8005d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e06f      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d8a:	4b3b      	ldr	r3, [pc, #236]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d101      	bne.n	8005d9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e067      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d9a:	4b37      	ldr	r3, [pc, #220]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	f023 0203 	bic.w	r2, r3, #3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	4934      	ldr	r1, [pc, #208]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005da8:	4313      	orrs	r3, r2
 8005daa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005dac:	f7fd fac4 	bl	8003338 <HAL_GetTick>
 8005db0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005db2:	e00a      	b.n	8005dca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005db4:	f7fd fac0 	bl	8003338 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	1ad3      	subs	r3, r2, r3
 8005dbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d901      	bls.n	8005dca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e04f      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dca:	4b2b      	ldr	r3, [pc, #172]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005dcc:	689b      	ldr	r3, [r3, #8]
 8005dce:	f003 020c 	and.w	r2, r3, #12
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d1eb      	bne.n	8005db4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ddc:	4b25      	ldr	r3, [pc, #148]	; (8005e74 <HAL_RCC_ClockConfig+0x1b8>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f003 030f 	and.w	r3, r3, #15
 8005de4:	683a      	ldr	r2, [r7, #0]
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d20c      	bcs.n	8005e04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dea:	4b22      	ldr	r3, [pc, #136]	; (8005e74 <HAL_RCC_ClockConfig+0x1b8>)
 8005dec:	683a      	ldr	r2, [r7, #0]
 8005dee:	b2d2      	uxtb	r2, r2
 8005df0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005df2:	4b20      	ldr	r3, [pc, #128]	; (8005e74 <HAL_RCC_ClockConfig+0x1b8>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 030f 	and.w	r3, r3, #15
 8005dfa:	683a      	ldr	r2, [r7, #0]
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d001      	beq.n	8005e04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005e00:	2301      	movs	r3, #1
 8005e02:	e032      	b.n	8005e6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0304 	and.w	r3, r3, #4
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d008      	beq.n	8005e22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e10:	4b19      	ldr	r3, [pc, #100]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
 8005e1c:	4916      	ldr	r1, [pc, #88]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0308 	and.w	r3, r3, #8
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d009      	beq.n	8005e42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e2e:	4b12      	ldr	r3, [pc, #72]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	00db      	lsls	r3, r3, #3
 8005e3c:	490e      	ldr	r1, [pc, #56]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e42:	f000 f889 	bl	8005f58 <HAL_RCC_GetSysClockFreq>
 8005e46:	4602      	mov	r2, r0
 8005e48:	4b0b      	ldr	r3, [pc, #44]	; (8005e78 <HAL_RCC_ClockConfig+0x1bc>)
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	091b      	lsrs	r3, r3, #4
 8005e4e:	f003 030f 	and.w	r3, r3, #15
 8005e52:	490a      	ldr	r1, [pc, #40]	; (8005e7c <HAL_RCC_ClockConfig+0x1c0>)
 8005e54:	5ccb      	ldrb	r3, [r1, r3]
 8005e56:	fa22 f303 	lsr.w	r3, r2, r3
 8005e5a:	4a09      	ldr	r2, [pc, #36]	; (8005e80 <HAL_RCC_ClockConfig+0x1c4>)
 8005e5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e5e:	4b09      	ldr	r3, [pc, #36]	; (8005e84 <HAL_RCC_ClockConfig+0x1c8>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4618      	mov	r0, r3
 8005e64:	f7fd f87c 	bl	8002f60 <HAL_InitTick>

  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3710      	adds	r7, #16
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	bf00      	nop
 8005e74:	40023c00 	.word	0x40023c00
 8005e78:	40023800 	.word	0x40023800
 8005e7c:	0800f8dc 	.word	0x0800f8dc
 8005e80:	20000088 	.word	0x20000088
 8005e84:	2000008c 	.word	0x2000008c

08005e88 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b08c      	sub	sp, #48	; 0x30
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d129      	bne.n	8005eee <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	61bb      	str	r3, [r7, #24]
 8005e9e:	4b2b      	ldr	r3, [pc, #172]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ea2:	4a2a      	ldr	r2, [pc, #168]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005ea4:	f043 0301 	orr.w	r3, r3, #1
 8005ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8005eaa:	4b28      	ldr	r3, [pc, #160]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eae:	f003 0301 	and.w	r3, r3, #1
 8005eb2:	61bb      	str	r3, [r7, #24]
 8005eb4:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8005eb6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005ecc:	f107 031c 	add.w	r3, r7, #28
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	481f      	ldr	r0, [pc, #124]	; (8005f50 <HAL_RCC_MCOConfig+0xc8>)
 8005ed4:	f7fe faa0 	bl	8004418 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005ed8:	4b1c      	ldr	r3, [pc, #112]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8005ee0:	68b9      	ldr	r1, [r7, #8]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	430b      	orrs	r3, r1
 8005ee6:	4919      	ldr	r1, [pc, #100]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005ee8:	4313      	orrs	r3, r2
 8005eea:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8005eec:	e029      	b.n	8005f42 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8005eee:	2300      	movs	r3, #0
 8005ef0:	617b      	str	r3, [r7, #20]
 8005ef2:	4b16      	ldr	r3, [pc, #88]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef6:	4a15      	ldr	r2, [pc, #84]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005ef8:	f043 0304 	orr.w	r3, r3, #4
 8005efc:	6313      	str	r3, [r2, #48]	; 0x30
 8005efe:	4b13      	ldr	r3, [pc, #76]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f02:	f003 0304 	and.w	r3, r3, #4
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8005f0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f10:	2302      	movs	r3, #2
 8005f12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f14:	2303      	movs	r3, #3
 8005f16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005f20:	f107 031c 	add.w	r3, r7, #28
 8005f24:	4619      	mov	r1, r3
 8005f26:	480b      	ldr	r0, [pc, #44]	; (8005f54 <HAL_RCC_MCOConfig+0xcc>)
 8005f28:	f7fe fa76 	bl	8004418 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8005f2c:	4b07      	ldr	r3, [pc, #28]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	00d9      	lsls	r1, r3, #3
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	430b      	orrs	r3, r1
 8005f3c:	4903      	ldr	r1, [pc, #12]	; (8005f4c <HAL_RCC_MCOConfig+0xc4>)
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	608b      	str	r3, [r1, #8]
}
 8005f42:	bf00      	nop
 8005f44:	3730      	adds	r7, #48	; 0x30
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	40023800 	.word	0x40023800
 8005f50:	40020000 	.word	0x40020000
 8005f54:	40020800 	.word	0x40020800

08005f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f5c:	b094      	sub	sp, #80	; 0x50
 8005f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	647b      	str	r3, [r7, #68]	; 0x44
 8005f64:	2300      	movs	r3, #0
 8005f66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f68:	2300      	movs	r3, #0
 8005f6a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005f70:	4b79      	ldr	r3, [pc, #484]	; (8006158 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f72:	689b      	ldr	r3, [r3, #8]
 8005f74:	f003 030c 	and.w	r3, r3, #12
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d00d      	beq.n	8005f98 <HAL_RCC_GetSysClockFreq+0x40>
 8005f7c:	2b08      	cmp	r3, #8
 8005f7e:	f200 80e1 	bhi.w	8006144 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d002      	beq.n	8005f8c <HAL_RCC_GetSysClockFreq+0x34>
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	d003      	beq.n	8005f92 <HAL_RCC_GetSysClockFreq+0x3a>
 8005f8a:	e0db      	b.n	8006144 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f8c:	4b73      	ldr	r3, [pc, #460]	; (800615c <HAL_RCC_GetSysClockFreq+0x204>)
 8005f8e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005f90:	e0db      	b.n	800614a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f92:	4b73      	ldr	r3, [pc, #460]	; (8006160 <HAL_RCC_GetSysClockFreq+0x208>)
 8005f94:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f96:	e0d8      	b.n	800614a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f98:	4b6f      	ldr	r3, [pc, #444]	; (8006158 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fa0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005fa2:	4b6d      	ldr	r3, [pc, #436]	; (8006158 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d063      	beq.n	8006076 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005fae:	4b6a      	ldr	r3, [pc, #424]	; (8006158 <HAL_RCC_GetSysClockFreq+0x200>)
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	099b      	lsrs	r3, r3, #6
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fb8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fc0:	633b      	str	r3, [r7, #48]	; 0x30
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	637b      	str	r3, [r7, #52]	; 0x34
 8005fc6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005fca:	4622      	mov	r2, r4
 8005fcc:	462b      	mov	r3, r5
 8005fce:	f04f 0000 	mov.w	r0, #0
 8005fd2:	f04f 0100 	mov.w	r1, #0
 8005fd6:	0159      	lsls	r1, r3, #5
 8005fd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005fdc:	0150      	lsls	r0, r2, #5
 8005fde:	4602      	mov	r2, r0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	4621      	mov	r1, r4
 8005fe4:	1a51      	subs	r1, r2, r1
 8005fe6:	6139      	str	r1, [r7, #16]
 8005fe8:	4629      	mov	r1, r5
 8005fea:	eb63 0301 	sbc.w	r3, r3, r1
 8005fee:	617b      	str	r3, [r7, #20]
 8005ff0:	f04f 0200 	mov.w	r2, #0
 8005ff4:	f04f 0300 	mov.w	r3, #0
 8005ff8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ffc:	4659      	mov	r1, fp
 8005ffe:	018b      	lsls	r3, r1, #6
 8006000:	4651      	mov	r1, sl
 8006002:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006006:	4651      	mov	r1, sl
 8006008:	018a      	lsls	r2, r1, #6
 800600a:	4651      	mov	r1, sl
 800600c:	ebb2 0801 	subs.w	r8, r2, r1
 8006010:	4659      	mov	r1, fp
 8006012:	eb63 0901 	sbc.w	r9, r3, r1
 8006016:	f04f 0200 	mov.w	r2, #0
 800601a:	f04f 0300 	mov.w	r3, #0
 800601e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006022:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006026:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800602a:	4690      	mov	r8, r2
 800602c:	4699      	mov	r9, r3
 800602e:	4623      	mov	r3, r4
 8006030:	eb18 0303 	adds.w	r3, r8, r3
 8006034:	60bb      	str	r3, [r7, #8]
 8006036:	462b      	mov	r3, r5
 8006038:	eb49 0303 	adc.w	r3, r9, r3
 800603c:	60fb      	str	r3, [r7, #12]
 800603e:	f04f 0200 	mov.w	r2, #0
 8006042:	f04f 0300 	mov.w	r3, #0
 8006046:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800604a:	4629      	mov	r1, r5
 800604c:	024b      	lsls	r3, r1, #9
 800604e:	4621      	mov	r1, r4
 8006050:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006054:	4621      	mov	r1, r4
 8006056:	024a      	lsls	r2, r1, #9
 8006058:	4610      	mov	r0, r2
 800605a:	4619      	mov	r1, r3
 800605c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800605e:	2200      	movs	r2, #0
 8006060:	62bb      	str	r3, [r7, #40]	; 0x28
 8006062:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006064:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006068:	f7fa f91a 	bl	80002a0 <__aeabi_uldivmod>
 800606c:	4602      	mov	r2, r0
 800606e:	460b      	mov	r3, r1
 8006070:	4613      	mov	r3, r2
 8006072:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006074:	e058      	b.n	8006128 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006076:	4b38      	ldr	r3, [pc, #224]	; (8006158 <HAL_RCC_GetSysClockFreq+0x200>)
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	099b      	lsrs	r3, r3, #6
 800607c:	2200      	movs	r2, #0
 800607e:	4618      	mov	r0, r3
 8006080:	4611      	mov	r1, r2
 8006082:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006086:	623b      	str	r3, [r7, #32]
 8006088:	2300      	movs	r3, #0
 800608a:	627b      	str	r3, [r7, #36]	; 0x24
 800608c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006090:	4642      	mov	r2, r8
 8006092:	464b      	mov	r3, r9
 8006094:	f04f 0000 	mov.w	r0, #0
 8006098:	f04f 0100 	mov.w	r1, #0
 800609c:	0159      	lsls	r1, r3, #5
 800609e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060a2:	0150      	lsls	r0, r2, #5
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4641      	mov	r1, r8
 80060aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80060ae:	4649      	mov	r1, r9
 80060b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80060b4:	f04f 0200 	mov.w	r2, #0
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80060c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80060c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80060c8:	ebb2 040a 	subs.w	r4, r2, sl
 80060cc:	eb63 050b 	sbc.w	r5, r3, fp
 80060d0:	f04f 0200 	mov.w	r2, #0
 80060d4:	f04f 0300 	mov.w	r3, #0
 80060d8:	00eb      	lsls	r3, r5, #3
 80060da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060de:	00e2      	lsls	r2, r4, #3
 80060e0:	4614      	mov	r4, r2
 80060e2:	461d      	mov	r5, r3
 80060e4:	4643      	mov	r3, r8
 80060e6:	18e3      	adds	r3, r4, r3
 80060e8:	603b      	str	r3, [r7, #0]
 80060ea:	464b      	mov	r3, r9
 80060ec:	eb45 0303 	adc.w	r3, r5, r3
 80060f0:	607b      	str	r3, [r7, #4]
 80060f2:	f04f 0200 	mov.w	r2, #0
 80060f6:	f04f 0300 	mov.w	r3, #0
 80060fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80060fe:	4629      	mov	r1, r5
 8006100:	028b      	lsls	r3, r1, #10
 8006102:	4621      	mov	r1, r4
 8006104:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006108:	4621      	mov	r1, r4
 800610a:	028a      	lsls	r2, r1, #10
 800610c:	4610      	mov	r0, r2
 800610e:	4619      	mov	r1, r3
 8006110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006112:	2200      	movs	r2, #0
 8006114:	61bb      	str	r3, [r7, #24]
 8006116:	61fa      	str	r2, [r7, #28]
 8006118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800611c:	f7fa f8c0 	bl	80002a0 <__aeabi_uldivmod>
 8006120:	4602      	mov	r2, r0
 8006122:	460b      	mov	r3, r1
 8006124:	4613      	mov	r3, r2
 8006126:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006128:	4b0b      	ldr	r3, [pc, #44]	; (8006158 <HAL_RCC_GetSysClockFreq+0x200>)
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	0c1b      	lsrs	r3, r3, #16
 800612e:	f003 0303 	and.w	r3, r3, #3
 8006132:	3301      	adds	r3, #1
 8006134:	005b      	lsls	r3, r3, #1
 8006136:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006138:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800613a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800613c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006140:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006142:	e002      	b.n	800614a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006144:	4b05      	ldr	r3, [pc, #20]	; (800615c <HAL_RCC_GetSysClockFreq+0x204>)
 8006146:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006148:	bf00      	nop
    }
  }
  return sysclockfreq;
 800614a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800614c:	4618      	mov	r0, r3
 800614e:	3750      	adds	r7, #80	; 0x50
 8006150:	46bd      	mov	sp, r7
 8006152:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006156:	bf00      	nop
 8006158:	40023800 	.word	0x40023800
 800615c:	00f42400 	.word	0x00f42400
 8006160:	007a1200 	.word	0x007a1200

08006164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006164:	b480      	push	{r7}
 8006166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006168:	4b03      	ldr	r3, [pc, #12]	; (8006178 <HAL_RCC_GetHCLKFreq+0x14>)
 800616a:	681b      	ldr	r3, [r3, #0]
}
 800616c:	4618      	mov	r0, r3
 800616e:	46bd      	mov	sp, r7
 8006170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006174:	4770      	bx	lr
 8006176:	bf00      	nop
 8006178:	20000088 	.word	0x20000088

0800617c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006180:	f7ff fff0 	bl	8006164 <HAL_RCC_GetHCLKFreq>
 8006184:	4602      	mov	r2, r0
 8006186:	4b05      	ldr	r3, [pc, #20]	; (800619c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006188:	689b      	ldr	r3, [r3, #8]
 800618a:	0a9b      	lsrs	r3, r3, #10
 800618c:	f003 0307 	and.w	r3, r3, #7
 8006190:	4903      	ldr	r1, [pc, #12]	; (80061a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006192:	5ccb      	ldrb	r3, [r1, r3]
 8006194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006198:	4618      	mov	r0, r3
 800619a:	bd80      	pop	{r7, pc}
 800619c:	40023800 	.word	0x40023800
 80061a0:	0800f8ec 	.word	0x0800f8ec

080061a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80061a8:	f7ff ffdc 	bl	8006164 <HAL_RCC_GetHCLKFreq>
 80061ac:	4602      	mov	r2, r0
 80061ae:	4b05      	ldr	r3, [pc, #20]	; (80061c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80061b0:	689b      	ldr	r3, [r3, #8]
 80061b2:	0b5b      	lsrs	r3, r3, #13
 80061b4:	f003 0307 	and.w	r3, r3, #7
 80061b8:	4903      	ldr	r1, [pc, #12]	; (80061c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061ba:	5ccb      	ldrb	r3, [r1, r3]
 80061bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	40023800 	.word	0x40023800
 80061c8:	0800f8ec 	.word	0x0800f8ec

080061cc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80061cc:	b480      	push	{r7}
 80061ce:	b083      	sub	sp, #12
 80061d0:	af00      	add	r7, sp, #0
 80061d2:	6078      	str	r0, [r7, #4]
 80061d4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	220f      	movs	r2, #15
 80061da:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80061dc:	4b12      	ldr	r3, [pc, #72]	; (8006228 <HAL_RCC_GetClockConfig+0x5c>)
 80061de:	689b      	ldr	r3, [r3, #8]
 80061e0:	f003 0203 	and.w	r2, r3, #3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80061e8:	4b0f      	ldr	r3, [pc, #60]	; (8006228 <HAL_RCC_GetClockConfig+0x5c>)
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80061f4:	4b0c      	ldr	r3, [pc, #48]	; (8006228 <HAL_RCC_GetClockConfig+0x5c>)
 80061f6:	689b      	ldr	r3, [r3, #8]
 80061f8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006200:	4b09      	ldr	r3, [pc, #36]	; (8006228 <HAL_RCC_GetClockConfig+0x5c>)
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	08db      	lsrs	r3, r3, #3
 8006206:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800620e:	4b07      	ldr	r3, [pc, #28]	; (800622c <HAL_RCC_GetClockConfig+0x60>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 020f 	and.w	r2, r3, #15
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	601a      	str	r2, [r3, #0]
}
 800621a:	bf00      	nop
 800621c:	370c      	adds	r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr
 8006226:	bf00      	nop
 8006228:	40023800 	.word	0x40023800
 800622c:	40023c00 	.word	0x40023c00

08006230 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b082      	sub	sp, #8
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d101      	bne.n	8006242 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e07b      	b.n	800633a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006246:	2b00      	cmp	r3, #0
 8006248:	d108      	bne.n	800625c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006252:	d009      	beq.n	8006268 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2200      	movs	r2, #0
 8006258:	61da      	str	r2, [r3, #28]
 800625a:	e005      	b.n	8006268 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2200      	movs	r2, #0
 800626c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006274:	b2db      	uxtb	r3, r3
 8006276:	2b00      	cmp	r3, #0
 8006278:	d106      	bne.n	8006288 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f7fc fbe8 	bl	8002a58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800629e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	685b      	ldr	r3, [r3, #4]
 80062a4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80062b0:	431a      	orrs	r2, r3
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80062ba:	431a      	orrs	r2, r3
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	691b      	ldr	r3, [r3, #16]
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	431a      	orrs	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	695b      	ldr	r3, [r3, #20]
 80062ca:	f003 0301 	and.w	r3, r3, #1
 80062ce:	431a      	orrs	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062d8:	431a      	orrs	r2, r3
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	69db      	ldr	r3, [r3, #28]
 80062de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80062e2:	431a      	orrs	r2, r3
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6a1b      	ldr	r3, [r3, #32]
 80062e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ec:	ea42 0103 	orr.w	r1, r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062f4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	430a      	orrs	r2, r1
 80062fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	699b      	ldr	r3, [r3, #24]
 8006304:	0c1b      	lsrs	r3, r3, #16
 8006306:	f003 0104 	and.w	r1, r3, #4
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630e:	f003 0210 	and.w	r2, r3, #16
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	69da      	ldr	r2, [r3, #28]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006328:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2200      	movs	r2, #0
 800632e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006338:	2300      	movs	r3, #0
}
 800633a:	4618      	mov	r0, r3
 800633c:	3708      	adds	r7, #8
 800633e:	46bd      	mov	sp, r7
 8006340:	bd80      	pop	{r7, pc}

08006342 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006342:	b580      	push	{r7, lr}
 8006344:	b088      	sub	sp, #32
 8006346:	af00      	add	r7, sp, #0
 8006348:	60f8      	str	r0, [r7, #12]
 800634a:	60b9      	str	r1, [r7, #8]
 800634c:	603b      	str	r3, [r7, #0]
 800634e:	4613      	mov	r3, r2
 8006350:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006352:	2300      	movs	r3, #0
 8006354:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800635c:	2b01      	cmp	r3, #1
 800635e:	d101      	bne.n	8006364 <HAL_SPI_Transmit+0x22>
 8006360:	2302      	movs	r3, #2
 8006362:	e126      	b.n	80065b2 <HAL_SPI_Transmit+0x270>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800636c:	f7fc ffe4 	bl	8003338 <HAL_GetTick>
 8006370:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006372:	88fb      	ldrh	r3, [r7, #6]
 8006374:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b01      	cmp	r3, #1
 8006380:	d002      	beq.n	8006388 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006382:	2302      	movs	r3, #2
 8006384:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006386:	e10b      	b.n	80065a0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d002      	beq.n	8006394 <HAL_SPI_Transmit+0x52>
 800638e:	88fb      	ldrh	r3, [r7, #6]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d102      	bne.n	800639a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006398:	e102      	b.n	80065a0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2203      	movs	r2, #3
 800639e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	2200      	movs	r2, #0
 80063a6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	68ba      	ldr	r2, [r7, #8]
 80063ac:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	88fa      	ldrh	r2, [r7, #6]
 80063b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	88fa      	ldrh	r2, [r7, #6]
 80063b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2200      	movs	r2, #0
 80063c4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2200      	movs	r2, #0
 80063d0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80063e0:	d10f      	bne.n	8006402 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681a      	ldr	r2, [r3, #0]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80063f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	681a      	ldr	r2, [r3, #0]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006400:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800640c:	2b40      	cmp	r3, #64	; 0x40
 800640e:	d007      	beq.n	8006420 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800641e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006428:	d14b      	bne.n	80064c2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d002      	beq.n	8006438 <HAL_SPI_Transmit+0xf6>
 8006432:	8afb      	ldrh	r3, [r7, #22]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d13e      	bne.n	80064b6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800643c:	881a      	ldrh	r2, [r3, #0]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006448:	1c9a      	adds	r2, r3, #2
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006452:	b29b      	uxth	r3, r3
 8006454:	3b01      	subs	r3, #1
 8006456:	b29a      	uxth	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800645c:	e02b      	b.n	80064b6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f003 0302 	and.w	r3, r3, #2
 8006468:	2b02      	cmp	r3, #2
 800646a:	d112      	bne.n	8006492 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006470:	881a      	ldrh	r2, [r3, #0]
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800647c:	1c9a      	adds	r2, r3, #2
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006486:	b29b      	uxth	r3, r3
 8006488:	3b01      	subs	r3, #1
 800648a:	b29a      	uxth	r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	86da      	strh	r2, [r3, #54]	; 0x36
 8006490:	e011      	b.n	80064b6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006492:	f7fc ff51 	bl	8003338 <HAL_GetTick>
 8006496:	4602      	mov	r2, r0
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	429a      	cmp	r2, r3
 80064a0:	d803      	bhi.n	80064aa <HAL_SPI_Transmit+0x168>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064a8:	d102      	bne.n	80064b0 <HAL_SPI_Transmit+0x16e>
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d102      	bne.n	80064b6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80064b0:	2303      	movs	r3, #3
 80064b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80064b4:	e074      	b.n	80065a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d1ce      	bne.n	800645e <HAL_SPI_Transmit+0x11c>
 80064c0:	e04c      	b.n	800655c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d002      	beq.n	80064d0 <HAL_SPI_Transmit+0x18e>
 80064ca:	8afb      	ldrh	r3, [r7, #22]
 80064cc:	2b01      	cmp	r3, #1
 80064ce:	d140      	bne.n	8006552 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	330c      	adds	r3, #12
 80064da:	7812      	ldrb	r2, [r2, #0]
 80064dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e2:	1c5a      	adds	r2, r3, #1
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80064ec:	b29b      	uxth	r3, r3
 80064ee:	3b01      	subs	r3, #1
 80064f0:	b29a      	uxth	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80064f6:	e02c      	b.n	8006552 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	689b      	ldr	r3, [r3, #8]
 80064fe:	f003 0302 	and.w	r3, r3, #2
 8006502:	2b02      	cmp	r3, #2
 8006504:	d113      	bne.n	800652e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	330c      	adds	r3, #12
 8006510:	7812      	ldrb	r2, [r2, #0]
 8006512:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006518:	1c5a      	adds	r2, r3, #1
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006522:	b29b      	uxth	r3, r3
 8006524:	3b01      	subs	r3, #1
 8006526:	b29a      	uxth	r2, r3
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	86da      	strh	r2, [r3, #54]	; 0x36
 800652c:	e011      	b.n	8006552 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800652e:	f7fc ff03 	bl	8003338 <HAL_GetTick>
 8006532:	4602      	mov	r2, r0
 8006534:	69bb      	ldr	r3, [r7, #24]
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	683a      	ldr	r2, [r7, #0]
 800653a:	429a      	cmp	r2, r3
 800653c:	d803      	bhi.n	8006546 <HAL_SPI_Transmit+0x204>
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006544:	d102      	bne.n	800654c <HAL_SPI_Transmit+0x20a>
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d102      	bne.n	8006552 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800654c:	2303      	movs	r3, #3
 800654e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006550:	e026      	b.n	80065a0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006556:	b29b      	uxth	r3, r3
 8006558:	2b00      	cmp	r3, #0
 800655a:	d1cd      	bne.n	80064f8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800655c:	69ba      	ldr	r2, [r7, #24]
 800655e:	6839      	ldr	r1, [r7, #0]
 8006560:	68f8      	ldr	r0, [r7, #12]
 8006562:	f000 fa63 	bl	8006a2c <SPI_EndRxTxTransaction>
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d002      	beq.n	8006572 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2220      	movs	r2, #32
 8006570:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d10a      	bne.n	8006590 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800657a:	2300      	movs	r3, #0
 800657c:	613b      	str	r3, [r7, #16]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	613b      	str	r3, [r7, #16]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	689b      	ldr	r3, [r3, #8]
 800658c:	613b      	str	r3, [r7, #16]
 800658e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006594:	2b00      	cmp	r3, #0
 8006596:	d002      	beq.n	800659e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	77fb      	strb	r3, [r7, #31]
 800659c:	e000      	b.n	80065a0 <HAL_SPI_Transmit+0x25e>
  }

error:
 800659e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2200      	movs	r2, #0
 80065ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80065b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3720      	adds	r7, #32
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b08c      	sub	sp, #48	; 0x30
 80065be:	af00      	add	r7, sp, #0
 80065c0:	60f8      	str	r0, [r7, #12]
 80065c2:	60b9      	str	r1, [r7, #8]
 80065c4:	607a      	str	r2, [r7, #4]
 80065c6:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065c8:	2301      	movs	r3, #1
 80065ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d101      	bne.n	80065e0 <HAL_SPI_TransmitReceive+0x26>
 80065dc:	2302      	movs	r3, #2
 80065de:	e18a      	b.n	80068f6 <HAL_SPI_TransmitReceive+0x33c>
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065e8:	f7fc fea6 	bl	8003338 <HAL_GetTick>
 80065ec:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80065fe:	887b      	ldrh	r3, [r7, #2]
 8006600:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006602:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006606:	2b01      	cmp	r3, #1
 8006608:	d00f      	beq.n	800662a <HAL_SPI_TransmitReceive+0x70>
 800660a:	69fb      	ldr	r3, [r7, #28]
 800660c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006610:	d107      	bne.n	8006622 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d103      	bne.n	8006622 <HAL_SPI_TransmitReceive+0x68>
 800661a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800661e:	2b04      	cmp	r3, #4
 8006620:	d003      	beq.n	800662a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006622:	2302      	movs	r3, #2
 8006624:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006628:	e15b      	b.n	80068e2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d005      	beq.n	800663c <HAL_SPI_TransmitReceive+0x82>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d002      	beq.n	800663c <HAL_SPI_TransmitReceive+0x82>
 8006636:	887b      	ldrh	r3, [r7, #2]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d103      	bne.n	8006644 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006642:	e14e      	b.n	80068e2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800664a:	b2db      	uxtb	r3, r3
 800664c:	2b04      	cmp	r3, #4
 800664e:	d003      	beq.n	8006658 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	2205      	movs	r2, #5
 8006654:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2200      	movs	r2, #0
 800665c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	887a      	ldrh	r2, [r7, #2]
 8006668:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	887a      	ldrh	r2, [r7, #2]
 800666e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	68ba      	ldr	r2, [r7, #8]
 8006674:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	887a      	ldrh	r2, [r7, #2]
 800667a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	887a      	ldrh	r2, [r7, #2]
 8006680:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006698:	2b40      	cmp	r3, #64	; 0x40
 800669a:	d007      	beq.n	80066ac <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	681a      	ldr	r2, [r3, #0]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066b4:	d178      	bne.n	80067a8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d002      	beq.n	80066c4 <HAL_SPI_TransmitReceive+0x10a>
 80066be:	8b7b      	ldrh	r3, [r7, #26]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d166      	bne.n	8006792 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066c8:	881a      	ldrh	r2, [r3, #0]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d4:	1c9a      	adds	r2, r3, #2
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066de:	b29b      	uxth	r3, r3
 80066e0:	3b01      	subs	r3, #1
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066e8:	e053      	b.n	8006792 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f003 0302 	and.w	r3, r3, #2
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d11b      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x176>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d016      	beq.n	8006730 <HAL_SPI_TransmitReceive+0x176>
 8006702:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006704:	2b01      	cmp	r3, #1
 8006706:	d113      	bne.n	8006730 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800670c:	881a      	ldrh	r2, [r3, #0]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006718:	1c9a      	adds	r2, r3, #2
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006722:	b29b      	uxth	r3, r3
 8006724:	3b01      	subs	r3, #1
 8006726:	b29a      	uxth	r2, r3
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800672c:	2300      	movs	r3, #0
 800672e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b01      	cmp	r3, #1
 800673c:	d119      	bne.n	8006772 <HAL_SPI_TransmitReceive+0x1b8>
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006742:	b29b      	uxth	r3, r3
 8006744:	2b00      	cmp	r3, #0
 8006746:	d014      	beq.n	8006772 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	68da      	ldr	r2, [r3, #12]
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006752:	b292      	uxth	r2, r2
 8006754:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800675a:	1c9a      	adds	r2, r3, #2
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006764:	b29b      	uxth	r3, r3
 8006766:	3b01      	subs	r3, #1
 8006768:	b29a      	uxth	r2, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800676e:	2301      	movs	r3, #1
 8006770:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006772:	f7fc fde1 	bl	8003338 <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800677e:	429a      	cmp	r2, r3
 8006780:	d807      	bhi.n	8006792 <HAL_SPI_TransmitReceive+0x1d8>
 8006782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006784:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006788:	d003      	beq.n	8006792 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006790:	e0a7      	b.n	80068e2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006796:	b29b      	uxth	r3, r3
 8006798:	2b00      	cmp	r3, #0
 800679a:	d1a6      	bne.n	80066ea <HAL_SPI_TransmitReceive+0x130>
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1a1      	bne.n	80066ea <HAL_SPI_TransmitReceive+0x130>
 80067a6:	e07c      	b.n	80068a2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d002      	beq.n	80067b6 <HAL_SPI_TransmitReceive+0x1fc>
 80067b0:	8b7b      	ldrh	r3, [r7, #26]
 80067b2:	2b01      	cmp	r3, #1
 80067b4:	d16b      	bne.n	800688e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	330c      	adds	r3, #12
 80067c0:	7812      	ldrb	r2, [r2, #0]
 80067c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067c8:	1c5a      	adds	r2, r3, #1
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067d2:	b29b      	uxth	r3, r3
 80067d4:	3b01      	subs	r3, #1
 80067d6:	b29a      	uxth	r2, r3
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067dc:	e057      	b.n	800688e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	f003 0302 	and.w	r3, r3, #2
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d11c      	bne.n	8006826 <HAL_SPI_TransmitReceive+0x26c>
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067f0:	b29b      	uxth	r3, r3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d017      	beq.n	8006826 <HAL_SPI_TransmitReceive+0x26c>
 80067f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d114      	bne.n	8006826 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	330c      	adds	r3, #12
 8006806:	7812      	ldrb	r2, [r2, #0]
 8006808:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800680e:	1c5a      	adds	r2, r3, #1
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006818:	b29b      	uxth	r3, r3
 800681a:	3b01      	subs	r3, #1
 800681c:	b29a      	uxth	r2, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006822:	2300      	movs	r3, #0
 8006824:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	f003 0301 	and.w	r3, r3, #1
 8006830:	2b01      	cmp	r3, #1
 8006832:	d119      	bne.n	8006868 <HAL_SPI_TransmitReceive+0x2ae>
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006838:	b29b      	uxth	r3, r3
 800683a:	2b00      	cmp	r3, #0
 800683c:	d014      	beq.n	8006868 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68da      	ldr	r2, [r3, #12]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006848:	b2d2      	uxtb	r2, r2
 800684a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006850:	1c5a      	adds	r2, r3, #1
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800685a:	b29b      	uxth	r3, r3
 800685c:	3b01      	subs	r3, #1
 800685e:	b29a      	uxth	r2, r3
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006864:	2301      	movs	r3, #1
 8006866:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006868:	f7fc fd66 	bl	8003338 <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006874:	429a      	cmp	r2, r3
 8006876:	d803      	bhi.n	8006880 <HAL_SPI_TransmitReceive+0x2c6>
 8006878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800687a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800687e:	d102      	bne.n	8006886 <HAL_SPI_TransmitReceive+0x2cc>
 8006880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006882:	2b00      	cmp	r3, #0
 8006884:	d103      	bne.n	800688e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006886:	2303      	movs	r3, #3
 8006888:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800688c:	e029      	b.n	80068e2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006892:	b29b      	uxth	r3, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	d1a2      	bne.n	80067de <HAL_SPI_TransmitReceive+0x224>
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800689c:	b29b      	uxth	r3, r3
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d19d      	bne.n	80067de <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 f8c0 	bl	8006a2c <SPI_EndRxTxTransaction>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d006      	beq.n	80068c0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	2220      	movs	r2, #32
 80068bc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068be:	e010      	b.n	80068e2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d10b      	bne.n	80068e0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068c8:	2300      	movs	r3, #0
 80068ca:	617b      	str	r3, [r7, #20]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68db      	ldr	r3, [r3, #12]
 80068d2:	617b      	str	r3, [r7, #20]
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	617b      	str	r3, [r7, #20]
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	e000      	b.n	80068e2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80068e0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80068f2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3730      	adds	r7, #48	; 0x30
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}

080068fe <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80068fe:	b480      	push	{r7}
 8006900:	b083      	sub	sp, #12
 8006902:	af00      	add	r7, sp, #0
 8006904:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800690c:	b2db      	uxtb	r3, r3
}
 800690e:	4618      	mov	r0, r3
 8006910:	370c      	adds	r7, #12
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr
	...

0800691c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b088      	sub	sp, #32
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	603b      	str	r3, [r7, #0]
 8006928:	4613      	mov	r3, r2
 800692a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800692c:	f7fc fd04 	bl	8003338 <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006934:	1a9b      	subs	r3, r3, r2
 8006936:	683a      	ldr	r2, [r7, #0]
 8006938:	4413      	add	r3, r2
 800693a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800693c:	f7fc fcfc 	bl	8003338 <HAL_GetTick>
 8006940:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006942:	4b39      	ldr	r3, [pc, #228]	; (8006a28 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	015b      	lsls	r3, r3, #5
 8006948:	0d1b      	lsrs	r3, r3, #20
 800694a:	69fa      	ldr	r2, [r7, #28]
 800694c:	fb02 f303 	mul.w	r3, r2, r3
 8006950:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006952:	e054      	b.n	80069fe <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006954:	683b      	ldr	r3, [r7, #0]
 8006956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800695a:	d050      	beq.n	80069fe <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800695c:	f7fc fcec 	bl	8003338 <HAL_GetTick>
 8006960:	4602      	mov	r2, r0
 8006962:	69bb      	ldr	r3, [r7, #24]
 8006964:	1ad3      	subs	r3, r2, r3
 8006966:	69fa      	ldr	r2, [r7, #28]
 8006968:	429a      	cmp	r2, r3
 800696a:	d902      	bls.n	8006972 <SPI_WaitFlagStateUntilTimeout+0x56>
 800696c:	69fb      	ldr	r3, [r7, #28]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d13d      	bne.n	80069ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	685a      	ldr	r2, [r3, #4]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006980:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800698a:	d111      	bne.n	80069b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	689b      	ldr	r3, [r3, #8]
 8006990:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006994:	d004      	beq.n	80069a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800699e:	d107      	bne.n	80069b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069b8:	d10f      	bne.n	80069da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80069c8:	601a      	str	r2, [r3, #0]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	681a      	ldr	r2, [r3, #0]
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80069d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2201      	movs	r2, #1
 80069de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e017      	b.n	8006a1e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d101      	bne.n	80069f8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80069f4:	2300      	movs	r3, #0
 80069f6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	3b01      	subs	r3, #1
 80069fc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	689a      	ldr	r2, [r3, #8]
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	4013      	ands	r3, r2
 8006a08:	68ba      	ldr	r2, [r7, #8]
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	bf0c      	ite	eq
 8006a0e:	2301      	moveq	r3, #1
 8006a10:	2300      	movne	r3, #0
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	461a      	mov	r2, r3
 8006a16:	79fb      	ldrb	r3, [r7, #7]
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d19b      	bne.n	8006954 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3720      	adds	r7, #32
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20000088 	.word	0x20000088

08006a2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b088      	sub	sp, #32
 8006a30:	af02      	add	r7, sp, #8
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006a38:	4b1b      	ldr	r3, [pc, #108]	; (8006aa8 <SPI_EndRxTxTransaction+0x7c>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a1b      	ldr	r2, [pc, #108]	; (8006aac <SPI_EndRxTxTransaction+0x80>)
 8006a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a42:	0d5b      	lsrs	r3, r3, #21
 8006a44:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006a48:	fb02 f303 	mul.w	r3, r2, r3
 8006a4c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a56:	d112      	bne.n	8006a7e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	9300      	str	r3, [sp, #0]
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	2180      	movs	r1, #128	; 0x80
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f7ff ff5a 	bl	800691c <SPI_WaitFlagStateUntilTimeout>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d016      	beq.n	8006a9c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a72:	f043 0220 	orr.w	r2, r3, #32
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e00f      	b.n	8006a9e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d00a      	beq.n	8006a9a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	3b01      	subs	r3, #1
 8006a88:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a94:	2b80      	cmp	r3, #128	; 0x80
 8006a96:	d0f2      	beq.n	8006a7e <SPI_EndRxTxTransaction+0x52>
 8006a98:	e000      	b.n	8006a9c <SPI_EndRxTxTransaction+0x70>
        break;
 8006a9a:	bf00      	nop
  }

  return HAL_OK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3718      	adds	r7, #24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	20000088 	.word	0x20000088
 8006aac:	165e9f81 	.word	0x165e9f81

08006ab0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d101      	bne.n	8006ac2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e041      	b.n	8006b46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d106      	bne.n	8006adc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f7fc f88c 	bl	8002bf4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	3304      	adds	r3, #4
 8006aec:	4619      	mov	r1, r3
 8006aee:	4610      	mov	r0, r2
 8006af0:	f000 fce2 	bl	80074b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2201      	movs	r2, #1
 8006b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2201      	movs	r2, #1
 8006b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	2201      	movs	r2, #1
 8006b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2201      	movs	r2, #1
 8006b28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2201      	movs	r2, #1
 8006b30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2201      	movs	r2, #1
 8006b38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b44:	2300      	movs	r3, #0
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3708      	adds	r7, #8
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}
	...

08006b50 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	2b01      	cmp	r3, #1
 8006b62:	d001      	beq.n	8006b68 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006b64:	2301      	movs	r3, #1
 8006b66:	e046      	b.n	8006bf6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2202      	movs	r2, #2
 8006b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a23      	ldr	r2, [pc, #140]	; (8006c04 <HAL_TIM_Base_Start+0xb4>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d022      	beq.n	8006bc0 <HAL_TIM_Base_Start+0x70>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b82:	d01d      	beq.n	8006bc0 <HAL_TIM_Base_Start+0x70>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a1f      	ldr	r2, [pc, #124]	; (8006c08 <HAL_TIM_Base_Start+0xb8>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d018      	beq.n	8006bc0 <HAL_TIM_Base_Start+0x70>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a1e      	ldr	r2, [pc, #120]	; (8006c0c <HAL_TIM_Base_Start+0xbc>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d013      	beq.n	8006bc0 <HAL_TIM_Base_Start+0x70>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a1c      	ldr	r2, [pc, #112]	; (8006c10 <HAL_TIM_Base_Start+0xc0>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d00e      	beq.n	8006bc0 <HAL_TIM_Base_Start+0x70>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a1b      	ldr	r2, [pc, #108]	; (8006c14 <HAL_TIM_Base_Start+0xc4>)
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d009      	beq.n	8006bc0 <HAL_TIM_Base_Start+0x70>
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a19      	ldr	r2, [pc, #100]	; (8006c18 <HAL_TIM_Base_Start+0xc8>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d004      	beq.n	8006bc0 <HAL_TIM_Base_Start+0x70>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a18      	ldr	r2, [pc, #96]	; (8006c1c <HAL_TIM_Base_Start+0xcc>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d111      	bne.n	8006be4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	689b      	ldr	r3, [r3, #8]
 8006bc6:	f003 0307 	and.w	r3, r3, #7
 8006bca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2b06      	cmp	r3, #6
 8006bd0:	d010      	beq.n	8006bf4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f042 0201 	orr.w	r2, r2, #1
 8006be0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006be2:	e007      	b.n	8006bf4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f042 0201 	orr.w	r2, r2, #1
 8006bf2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3714      	adds	r7, #20
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c00:	4770      	bx	lr
 8006c02:	bf00      	nop
 8006c04:	40010000 	.word	0x40010000
 8006c08:	40000400 	.word	0x40000400
 8006c0c:	40000800 	.word	0x40000800
 8006c10:	40000c00 	.word	0x40000c00
 8006c14:	40010400 	.word	0x40010400
 8006c18:	40014000 	.word	0x40014000
 8006c1c:	40001800 	.word	0x40001800

08006c20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b085      	sub	sp, #20
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d001      	beq.n	8006c38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e04e      	b.n	8006cd6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	68da      	ldr	r2, [r3, #12]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f042 0201 	orr.w	r2, r2, #1
 8006c4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a23      	ldr	r2, [pc, #140]	; (8006ce4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d022      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x80>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c62:	d01d      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x80>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	4a1f      	ldr	r2, [pc, #124]	; (8006ce8 <HAL_TIM_Base_Start_IT+0xc8>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d018      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x80>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a1e      	ldr	r2, [pc, #120]	; (8006cec <HAL_TIM_Base_Start_IT+0xcc>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d013      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x80>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	4a1c      	ldr	r2, [pc, #112]	; (8006cf0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d00e      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x80>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	4a1b      	ldr	r2, [pc, #108]	; (8006cf4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006c88:	4293      	cmp	r3, r2
 8006c8a:	d009      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x80>
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	4a19      	ldr	r2, [pc, #100]	; (8006cf8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d004      	beq.n	8006ca0 <HAL_TIM_Base_Start_IT+0x80>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a18      	ldr	r2, [pc, #96]	; (8006cfc <HAL_TIM_Base_Start_IT+0xdc>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d111      	bne.n	8006cc4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	f003 0307 	and.w	r3, r3, #7
 8006caa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2b06      	cmp	r3, #6
 8006cb0:	d010      	beq.n	8006cd4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f042 0201 	orr.w	r2, r2, #1
 8006cc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cc2:	e007      	b.n	8006cd4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681a      	ldr	r2, [r3, #0]
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f042 0201 	orr.w	r2, r2, #1
 8006cd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3714      	adds	r7, #20
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	40010000 	.word	0x40010000
 8006ce8:	40000400 	.word	0x40000400
 8006cec:	40000800 	.word	0x40000800
 8006cf0:	40000c00 	.word	0x40000c00
 8006cf4:	40010400 	.word	0x40010400
 8006cf8:	40014000 	.word	0x40014000
 8006cfc:	40001800 	.word	0x40001800

08006d00 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d101      	bne.n	8006d12 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e041      	b.n	8006d96 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d106      	bne.n	8006d2c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 f839 	bl	8006d9e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2202      	movs	r2, #2
 8006d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	3304      	adds	r3, #4
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	4610      	mov	r0, r2
 8006d40:	f000 fbba 	bl	80074b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2201      	movs	r2, #1
 8006d48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2201      	movs	r2, #1
 8006d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	2201      	movs	r2, #1
 8006d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d94:	2300      	movs	r3, #0
}
 8006d96:	4618      	mov	r0, r3
 8006d98:	3708      	adds	r7, #8
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bd80      	pop	{r7, pc}

08006d9e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b083      	sub	sp, #12
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006da6:	bf00      	nop
 8006da8:	370c      	adds	r7, #12
 8006daa:	46bd      	mov	sp, r7
 8006dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db0:	4770      	bx	lr
	...

08006db4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b084      	sub	sp, #16
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
 8006dbc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d109      	bne.n	8006dd8 <HAL_TIM_PWM_Start+0x24>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	bf14      	ite	ne
 8006dd0:	2301      	movne	r3, #1
 8006dd2:	2300      	moveq	r3, #0
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	e022      	b.n	8006e1e <HAL_TIM_PWM_Start+0x6a>
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	2b04      	cmp	r3, #4
 8006ddc:	d109      	bne.n	8006df2 <HAL_TIM_PWM_Start+0x3e>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006de4:	b2db      	uxtb	r3, r3
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	bf14      	ite	ne
 8006dea:	2301      	movne	r3, #1
 8006dec:	2300      	moveq	r3, #0
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	e015      	b.n	8006e1e <HAL_TIM_PWM_Start+0x6a>
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	2b08      	cmp	r3, #8
 8006df6:	d109      	bne.n	8006e0c <HAL_TIM_PWM_Start+0x58>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	bf14      	ite	ne
 8006e04:	2301      	movne	r3, #1
 8006e06:	2300      	moveq	r3, #0
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	e008      	b.n	8006e1e <HAL_TIM_PWM_Start+0x6a>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	bf14      	ite	ne
 8006e18:	2301      	movne	r3, #1
 8006e1a:	2300      	moveq	r3, #0
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d001      	beq.n	8006e26 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e07c      	b.n	8006f20 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d104      	bne.n	8006e36 <HAL_TIM_PWM_Start+0x82>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2202      	movs	r2, #2
 8006e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e34:	e013      	b.n	8006e5e <HAL_TIM_PWM_Start+0xaa>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b04      	cmp	r3, #4
 8006e3a:	d104      	bne.n	8006e46 <HAL_TIM_PWM_Start+0x92>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e44:	e00b      	b.n	8006e5e <HAL_TIM_PWM_Start+0xaa>
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	2b08      	cmp	r3, #8
 8006e4a:	d104      	bne.n	8006e56 <HAL_TIM_PWM_Start+0xa2>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2202      	movs	r2, #2
 8006e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e54:	e003      	b.n	8006e5e <HAL_TIM_PWM_Start+0xaa>
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	2202      	movs	r2, #2
 8006e5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2201      	movs	r2, #1
 8006e64:	6839      	ldr	r1, [r7, #0]
 8006e66:	4618      	mov	r0, r3
 8006e68:	f000 fe10 	bl	8007a8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a2d      	ldr	r2, [pc, #180]	; (8006f28 <HAL_TIM_PWM_Start+0x174>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d004      	beq.n	8006e80 <HAL_TIM_PWM_Start+0xcc>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a2c      	ldr	r2, [pc, #176]	; (8006f2c <HAL_TIM_PWM_Start+0x178>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d101      	bne.n	8006e84 <HAL_TIM_PWM_Start+0xd0>
 8006e80:	2301      	movs	r3, #1
 8006e82:	e000      	b.n	8006e86 <HAL_TIM_PWM_Start+0xd2>
 8006e84:	2300      	movs	r3, #0
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d007      	beq.n	8006e9a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006e98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	4a22      	ldr	r2, [pc, #136]	; (8006f28 <HAL_TIM_PWM_Start+0x174>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d022      	beq.n	8006eea <HAL_TIM_PWM_Start+0x136>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006eac:	d01d      	beq.n	8006eea <HAL_TIM_PWM_Start+0x136>
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	4a1f      	ldr	r2, [pc, #124]	; (8006f30 <HAL_TIM_PWM_Start+0x17c>)
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d018      	beq.n	8006eea <HAL_TIM_PWM_Start+0x136>
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a1d      	ldr	r2, [pc, #116]	; (8006f34 <HAL_TIM_PWM_Start+0x180>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d013      	beq.n	8006eea <HAL_TIM_PWM_Start+0x136>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	4a1c      	ldr	r2, [pc, #112]	; (8006f38 <HAL_TIM_PWM_Start+0x184>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d00e      	beq.n	8006eea <HAL_TIM_PWM_Start+0x136>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a16      	ldr	r2, [pc, #88]	; (8006f2c <HAL_TIM_PWM_Start+0x178>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d009      	beq.n	8006eea <HAL_TIM_PWM_Start+0x136>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4a18      	ldr	r2, [pc, #96]	; (8006f3c <HAL_TIM_PWM_Start+0x188>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d004      	beq.n	8006eea <HAL_TIM_PWM_Start+0x136>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4a16      	ldr	r2, [pc, #88]	; (8006f40 <HAL_TIM_PWM_Start+0x18c>)
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d111      	bne.n	8006f0e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	f003 0307 	and.w	r3, r3, #7
 8006ef4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2b06      	cmp	r3, #6
 8006efa:	d010      	beq.n	8006f1e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f042 0201 	orr.w	r2, r2, #1
 8006f0a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f0c:	e007      	b.n	8006f1e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f042 0201 	orr.w	r2, r2, #1
 8006f1c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f1e:	2300      	movs	r3, #0
}
 8006f20:	4618      	mov	r0, r3
 8006f22:	3710      	adds	r7, #16
 8006f24:	46bd      	mov	sp, r7
 8006f26:	bd80      	pop	{r7, pc}
 8006f28:	40010000 	.word	0x40010000
 8006f2c:	40010400 	.word	0x40010400
 8006f30:	40000400 	.word	0x40000400
 8006f34:	40000800 	.word	0x40000800
 8006f38:	40000c00 	.word	0x40000c00
 8006f3c:	40014000 	.word	0x40014000
 8006f40:	40001800 	.word	0x40001800

08006f44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b082      	sub	sp, #8
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	f003 0302 	and.w	r3, r3, #2
 8006f56:	2b02      	cmp	r3, #2
 8006f58:	d122      	bne.n	8006fa0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	f003 0302 	and.w	r3, r3, #2
 8006f64:	2b02      	cmp	r3, #2
 8006f66:	d11b      	bne.n	8006fa0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f06f 0202 	mvn.w	r2, #2
 8006f70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2201      	movs	r2, #1
 8006f76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	699b      	ldr	r3, [r3, #24]
 8006f7e:	f003 0303 	and.w	r3, r3, #3
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d003      	beq.n	8006f8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 fa77 	bl	800747a <HAL_TIM_IC_CaptureCallback>
 8006f8c:	e005      	b.n	8006f9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f8e:	6878      	ldr	r0, [r7, #4]
 8006f90:	f000 fa69 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 fa7a 	bl	800748e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	f003 0304 	and.w	r3, r3, #4
 8006faa:	2b04      	cmp	r3, #4
 8006fac:	d122      	bne.n	8006ff4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	f003 0304 	and.w	r3, r3, #4
 8006fb8:	2b04      	cmp	r3, #4
 8006fba:	d11b      	bne.n	8006ff4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f06f 0204 	mvn.w	r2, #4
 8006fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2202      	movs	r2, #2
 8006fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d003      	beq.n	8006fe2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 fa4d 	bl	800747a <HAL_TIM_IC_CaptureCallback>
 8006fe0:	e005      	b.n	8006fee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 fa3f 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fe8:	6878      	ldr	r0, [r7, #4]
 8006fea:	f000 fa50 	bl	800748e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	691b      	ldr	r3, [r3, #16]
 8006ffa:	f003 0308 	and.w	r3, r3, #8
 8006ffe:	2b08      	cmp	r3, #8
 8007000:	d122      	bne.n	8007048 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	f003 0308 	and.w	r3, r3, #8
 800700c:	2b08      	cmp	r3, #8
 800700e:	d11b      	bne.n	8007048 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f06f 0208 	mvn.w	r2, #8
 8007018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2204      	movs	r2, #4
 800701e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	f003 0303 	and.w	r3, r3, #3
 800702a:	2b00      	cmp	r3, #0
 800702c:	d003      	beq.n	8007036 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 fa23 	bl	800747a <HAL_TIM_IC_CaptureCallback>
 8007034:	e005      	b.n	8007042 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 fa15 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 fa26 	bl	800748e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2200      	movs	r2, #0
 8007046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	691b      	ldr	r3, [r3, #16]
 800704e:	f003 0310 	and.w	r3, r3, #16
 8007052:	2b10      	cmp	r3, #16
 8007054:	d122      	bne.n	800709c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	68db      	ldr	r3, [r3, #12]
 800705c:	f003 0310 	and.w	r3, r3, #16
 8007060:	2b10      	cmp	r3, #16
 8007062:	d11b      	bne.n	800709c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f06f 0210 	mvn.w	r2, #16
 800706c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2208      	movs	r2, #8
 8007072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	69db      	ldr	r3, [r3, #28]
 800707a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800707e:	2b00      	cmp	r3, #0
 8007080:	d003      	beq.n	800708a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f000 f9f9 	bl	800747a <HAL_TIM_IC_CaptureCallback>
 8007088:	e005      	b.n	8007096 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f9eb 	bl	8007466 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 f9fc 	bl	800748e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	f003 0301 	and.w	r3, r3, #1
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d10e      	bne.n	80070c8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68db      	ldr	r3, [r3, #12]
 80070b0:	f003 0301 	and.w	r3, r3, #1
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d107      	bne.n	80070c8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f06f 0201 	mvn.w	r2, #1
 80070c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80070c2:	6878      	ldr	r0, [r7, #4]
 80070c4:	f7fb f890 	bl	80021e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070d2:	2b80      	cmp	r3, #128	; 0x80
 80070d4:	d10e      	bne.n	80070f4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070e0:	2b80      	cmp	r3, #128	; 0x80
 80070e2:	d107      	bne.n	80070f4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80070ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 fdca 	bl	8007c88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070fe:	2b40      	cmp	r3, #64	; 0x40
 8007100:	d10e      	bne.n	8007120 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800710c:	2b40      	cmp	r3, #64	; 0x40
 800710e:	d107      	bne.n	8007120 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f9c1 	bl	80074a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	691b      	ldr	r3, [r3, #16]
 8007126:	f003 0320 	and.w	r3, r3, #32
 800712a:	2b20      	cmp	r3, #32
 800712c:	d10e      	bne.n	800714c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	68db      	ldr	r3, [r3, #12]
 8007134:	f003 0320 	and.w	r3, r3, #32
 8007138:	2b20      	cmp	r3, #32
 800713a:	d107      	bne.n	800714c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f06f 0220 	mvn.w	r2, #32
 8007144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f000 fd94 	bl	8007c74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800714c:	bf00      	nop
 800714e:	3708      	adds	r7, #8
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b086      	sub	sp, #24
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007160:	2300      	movs	r3, #0
 8007162:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800716a:	2b01      	cmp	r3, #1
 800716c:	d101      	bne.n	8007172 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800716e:	2302      	movs	r3, #2
 8007170:	e0ae      	b.n	80072d0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	2201      	movs	r2, #1
 8007176:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2b0c      	cmp	r3, #12
 800717e:	f200 809f 	bhi.w	80072c0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007182:	a201      	add	r2, pc, #4	; (adr r2, 8007188 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007188:	080071bd 	.word	0x080071bd
 800718c:	080072c1 	.word	0x080072c1
 8007190:	080072c1 	.word	0x080072c1
 8007194:	080072c1 	.word	0x080072c1
 8007198:	080071fd 	.word	0x080071fd
 800719c:	080072c1 	.word	0x080072c1
 80071a0:	080072c1 	.word	0x080072c1
 80071a4:	080072c1 	.word	0x080072c1
 80071a8:	0800723f 	.word	0x0800723f
 80071ac:	080072c1 	.word	0x080072c1
 80071b0:	080072c1 	.word	0x080072c1
 80071b4:	080072c1 	.word	0x080072c1
 80071b8:	0800727f 	.word	0x0800727f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68b9      	ldr	r1, [r7, #8]
 80071c2:	4618      	mov	r0, r3
 80071c4:	f000 fa18 	bl	80075f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	699a      	ldr	r2, [r3, #24]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f042 0208 	orr.w	r2, r2, #8
 80071d6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	699a      	ldr	r2, [r3, #24]
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f022 0204 	bic.w	r2, r2, #4
 80071e6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	6999      	ldr	r1, [r3, #24]
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	691a      	ldr	r2, [r3, #16]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	430a      	orrs	r2, r1
 80071f8:	619a      	str	r2, [r3, #24]
      break;
 80071fa:	e064      	b.n	80072c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68b9      	ldr	r1, [r7, #8]
 8007202:	4618      	mov	r0, r3
 8007204:	f000 fa68 	bl	80076d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	699a      	ldr	r2, [r3, #24]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007216:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	699a      	ldr	r2, [r3, #24]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007226:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6999      	ldr	r1, [r3, #24]
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	021a      	lsls	r2, r3, #8
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	430a      	orrs	r2, r1
 800723a:	619a      	str	r2, [r3, #24]
      break;
 800723c:	e043      	b.n	80072c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68b9      	ldr	r1, [r7, #8]
 8007244:	4618      	mov	r0, r3
 8007246:	f000 fabd 	bl	80077c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	69da      	ldr	r2, [r3, #28]
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f042 0208 	orr.w	r2, r2, #8
 8007258:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	69da      	ldr	r2, [r3, #28]
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 0204 	bic.w	r2, r2, #4
 8007268:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	69d9      	ldr	r1, [r3, #28]
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	691a      	ldr	r2, [r3, #16]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	430a      	orrs	r2, r1
 800727a:	61da      	str	r2, [r3, #28]
      break;
 800727c:	e023      	b.n	80072c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	68b9      	ldr	r1, [r7, #8]
 8007284:	4618      	mov	r0, r3
 8007286:	f000 fb11 	bl	80078ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	69da      	ldr	r2, [r3, #28]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007298:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	69da      	ldr	r2, [r3, #28]
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072a8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	69d9      	ldr	r1, [r3, #28]
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	691b      	ldr	r3, [r3, #16]
 80072b4:	021a      	lsls	r2, r3, #8
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	430a      	orrs	r2, r1
 80072bc:	61da      	str	r2, [r3, #28]
      break;
 80072be:	e002      	b.n	80072c6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	75fb      	strb	r3, [r7, #23]
      break;
 80072c4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80072ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	3718      	adds	r7, #24
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}

080072d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80072e2:	2300      	movs	r3, #0
 80072e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d101      	bne.n	80072f4 <HAL_TIM_ConfigClockSource+0x1c>
 80072f0:	2302      	movs	r3, #2
 80072f2:	e0b4      	b.n	800745e <HAL_TIM_ConfigClockSource+0x186>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2202      	movs	r2, #2
 8007300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007312:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800731a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800732c:	d03e      	beq.n	80073ac <HAL_TIM_ConfigClockSource+0xd4>
 800732e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007332:	f200 8087 	bhi.w	8007444 <HAL_TIM_ConfigClockSource+0x16c>
 8007336:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800733a:	f000 8086 	beq.w	800744a <HAL_TIM_ConfigClockSource+0x172>
 800733e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007342:	d87f      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x16c>
 8007344:	2b70      	cmp	r3, #112	; 0x70
 8007346:	d01a      	beq.n	800737e <HAL_TIM_ConfigClockSource+0xa6>
 8007348:	2b70      	cmp	r3, #112	; 0x70
 800734a:	d87b      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x16c>
 800734c:	2b60      	cmp	r3, #96	; 0x60
 800734e:	d050      	beq.n	80073f2 <HAL_TIM_ConfigClockSource+0x11a>
 8007350:	2b60      	cmp	r3, #96	; 0x60
 8007352:	d877      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x16c>
 8007354:	2b50      	cmp	r3, #80	; 0x50
 8007356:	d03c      	beq.n	80073d2 <HAL_TIM_ConfigClockSource+0xfa>
 8007358:	2b50      	cmp	r3, #80	; 0x50
 800735a:	d873      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x16c>
 800735c:	2b40      	cmp	r3, #64	; 0x40
 800735e:	d058      	beq.n	8007412 <HAL_TIM_ConfigClockSource+0x13a>
 8007360:	2b40      	cmp	r3, #64	; 0x40
 8007362:	d86f      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x16c>
 8007364:	2b30      	cmp	r3, #48	; 0x30
 8007366:	d064      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x15a>
 8007368:	2b30      	cmp	r3, #48	; 0x30
 800736a:	d86b      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x16c>
 800736c:	2b20      	cmp	r3, #32
 800736e:	d060      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x15a>
 8007370:	2b20      	cmp	r3, #32
 8007372:	d867      	bhi.n	8007444 <HAL_TIM_ConfigClockSource+0x16c>
 8007374:	2b00      	cmp	r3, #0
 8007376:	d05c      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x15a>
 8007378:	2b10      	cmp	r3, #16
 800737a:	d05a      	beq.n	8007432 <HAL_TIM_ConfigClockSource+0x15a>
 800737c:	e062      	b.n	8007444 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6818      	ldr	r0, [r3, #0]
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	6899      	ldr	r1, [r3, #8]
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	685a      	ldr	r2, [r3, #4]
 800738a:	683b      	ldr	r3, [r7, #0]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	f000 fb5d 	bl	8007a4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80073a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	68ba      	ldr	r2, [r7, #8]
 80073a8:	609a      	str	r2, [r3, #8]
      break;
 80073aa:	e04f      	b.n	800744c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6818      	ldr	r0, [r3, #0]
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	6899      	ldr	r1, [r3, #8]
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	685a      	ldr	r2, [r3, #4]
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	68db      	ldr	r3, [r3, #12]
 80073bc:	f000 fb46 	bl	8007a4c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689a      	ldr	r2, [r3, #8]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80073ce:	609a      	str	r2, [r3, #8]
      break;
 80073d0:	e03c      	b.n	800744c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6818      	ldr	r0, [r3, #0]
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	6859      	ldr	r1, [r3, #4]
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	461a      	mov	r2, r3
 80073e0:	f000 faba 	bl	8007958 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	2150      	movs	r1, #80	; 0x50
 80073ea:	4618      	mov	r0, r3
 80073ec:	f000 fb13 	bl	8007a16 <TIM_ITRx_SetConfig>
      break;
 80073f0:	e02c      	b.n	800744c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6818      	ldr	r0, [r3, #0]
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	6859      	ldr	r1, [r3, #4]
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	68db      	ldr	r3, [r3, #12]
 80073fe:	461a      	mov	r2, r3
 8007400:	f000 fad9 	bl	80079b6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2160      	movs	r1, #96	; 0x60
 800740a:	4618      	mov	r0, r3
 800740c:	f000 fb03 	bl	8007a16 <TIM_ITRx_SetConfig>
      break;
 8007410:	e01c      	b.n	800744c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6818      	ldr	r0, [r3, #0]
 8007416:	683b      	ldr	r3, [r7, #0]
 8007418:	6859      	ldr	r1, [r3, #4]
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	461a      	mov	r2, r3
 8007420:	f000 fa9a 	bl	8007958 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2140      	movs	r1, #64	; 0x40
 800742a:	4618      	mov	r0, r3
 800742c:	f000 faf3 	bl	8007a16 <TIM_ITRx_SetConfig>
      break;
 8007430:	e00c      	b.n	800744c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681a      	ldr	r2, [r3, #0]
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	4619      	mov	r1, r3
 800743c:	4610      	mov	r0, r2
 800743e:	f000 faea 	bl	8007a16 <TIM_ITRx_SetConfig>
      break;
 8007442:	e003      	b.n	800744c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	73fb      	strb	r3, [r7, #15]
      break;
 8007448:	e000      	b.n	800744c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800744a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2200      	movs	r2, #0
 8007458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800745c:	7bfb      	ldrb	r3, [r7, #15]
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}

08007466 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007466:	b480      	push	{r7}
 8007468:	b083      	sub	sp, #12
 800746a:	af00      	add	r7, sp, #0
 800746c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800746e:	bf00      	nop
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007478:	4770      	bx	lr

0800747a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800747a:	b480      	push	{r7}
 800747c:	b083      	sub	sp, #12
 800747e:	af00      	add	r7, sp, #0
 8007480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007482:	bf00      	nop
 8007484:	370c      	adds	r7, #12
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800748e:	b480      	push	{r7}
 8007490:	b083      	sub	sp, #12
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007496:	bf00      	nop
 8007498:	370c      	adds	r7, #12
 800749a:	46bd      	mov	sp, r7
 800749c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a0:	4770      	bx	lr

080074a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80074a2:	b480      	push	{r7}
 80074a4:	b083      	sub	sp, #12
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80074aa:	bf00      	nop
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b4:	4770      	bx	lr
	...

080074b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	4a40      	ldr	r2, [pc, #256]	; (80075cc <TIM_Base_SetConfig+0x114>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d013      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074d6:	d00f      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	4a3d      	ldr	r2, [pc, #244]	; (80075d0 <TIM_Base_SetConfig+0x118>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d00b      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4a3c      	ldr	r2, [pc, #240]	; (80075d4 <TIM_Base_SetConfig+0x11c>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d007      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	4a3b      	ldr	r2, [pc, #236]	; (80075d8 <TIM_Base_SetConfig+0x120>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d003      	beq.n	80074f8 <TIM_Base_SetConfig+0x40>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a3a      	ldr	r2, [pc, #232]	; (80075dc <TIM_Base_SetConfig+0x124>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d108      	bne.n	800750a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	68fa      	ldr	r2, [r7, #12]
 8007506:	4313      	orrs	r3, r2
 8007508:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a2f      	ldr	r2, [pc, #188]	; (80075cc <TIM_Base_SetConfig+0x114>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d02b      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007518:	d027      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a2c      	ldr	r2, [pc, #176]	; (80075d0 <TIM_Base_SetConfig+0x118>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d023      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a2b      	ldr	r2, [pc, #172]	; (80075d4 <TIM_Base_SetConfig+0x11c>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d01f      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a2a      	ldr	r2, [pc, #168]	; (80075d8 <TIM_Base_SetConfig+0x120>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d01b      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a29      	ldr	r2, [pc, #164]	; (80075dc <TIM_Base_SetConfig+0x124>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d017      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	4a28      	ldr	r2, [pc, #160]	; (80075e0 <TIM_Base_SetConfig+0x128>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d013      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	4a27      	ldr	r2, [pc, #156]	; (80075e4 <TIM_Base_SetConfig+0x12c>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d00f      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	4a26      	ldr	r2, [pc, #152]	; (80075e8 <TIM_Base_SetConfig+0x130>)
 800754e:	4293      	cmp	r3, r2
 8007550:	d00b      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	4a25      	ldr	r2, [pc, #148]	; (80075ec <TIM_Base_SetConfig+0x134>)
 8007556:	4293      	cmp	r3, r2
 8007558:	d007      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	4a24      	ldr	r2, [pc, #144]	; (80075f0 <TIM_Base_SetConfig+0x138>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d003      	beq.n	800756a <TIM_Base_SetConfig+0xb2>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	4a23      	ldr	r2, [pc, #140]	; (80075f4 <TIM_Base_SetConfig+0x13c>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d108      	bne.n	800757c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007570:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	68db      	ldr	r3, [r3, #12]
 8007576:	68fa      	ldr	r2, [r7, #12]
 8007578:	4313      	orrs	r3, r2
 800757a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	695b      	ldr	r3, [r3, #20]
 8007586:	4313      	orrs	r3, r2
 8007588:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	68fa      	ldr	r2, [r7, #12]
 800758e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007590:	683b      	ldr	r3, [r7, #0]
 8007592:	689a      	ldr	r2, [r3, #8]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	4a0a      	ldr	r2, [pc, #40]	; (80075cc <TIM_Base_SetConfig+0x114>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d003      	beq.n	80075b0 <TIM_Base_SetConfig+0xf8>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	4a0c      	ldr	r2, [pc, #48]	; (80075dc <TIM_Base_SetConfig+0x124>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d103      	bne.n	80075b8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	691a      	ldr	r2, [r3, #16]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	2201      	movs	r2, #1
 80075bc:	615a      	str	r2, [r3, #20]
}
 80075be:	bf00      	nop
 80075c0:	3714      	adds	r7, #20
 80075c2:	46bd      	mov	sp, r7
 80075c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c8:	4770      	bx	lr
 80075ca:	bf00      	nop
 80075cc:	40010000 	.word	0x40010000
 80075d0:	40000400 	.word	0x40000400
 80075d4:	40000800 	.word	0x40000800
 80075d8:	40000c00 	.word	0x40000c00
 80075dc:	40010400 	.word	0x40010400
 80075e0:	40014000 	.word	0x40014000
 80075e4:	40014400 	.word	0x40014400
 80075e8:	40014800 	.word	0x40014800
 80075ec:	40001800 	.word	0x40001800
 80075f0:	40001c00 	.word	0x40001c00
 80075f4:	40002000 	.word	0x40002000

080075f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b087      	sub	sp, #28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
 8007600:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6a1b      	ldr	r3, [r3, #32]
 8007606:	f023 0201 	bic.w	r2, r3, #1
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6a1b      	ldr	r3, [r3, #32]
 8007612:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	699b      	ldr	r3, [r3, #24]
 800761e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007626:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f023 0303 	bic.w	r3, r3, #3
 800762e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	68fa      	ldr	r2, [r7, #12]
 8007636:	4313      	orrs	r3, r2
 8007638:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	f023 0302 	bic.w	r3, r3, #2
 8007640:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	697a      	ldr	r2, [r7, #20]
 8007648:	4313      	orrs	r3, r2
 800764a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a20      	ldr	r2, [pc, #128]	; (80076d0 <TIM_OC1_SetConfig+0xd8>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d003      	beq.n	800765c <TIM_OC1_SetConfig+0x64>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a1f      	ldr	r2, [pc, #124]	; (80076d4 <TIM_OC1_SetConfig+0xdc>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d10c      	bne.n	8007676 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	f023 0308 	bic.w	r3, r3, #8
 8007662:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	697a      	ldr	r2, [r7, #20]
 800766a:	4313      	orrs	r3, r2
 800766c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	f023 0304 	bic.w	r3, r3, #4
 8007674:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	4a15      	ldr	r2, [pc, #84]	; (80076d0 <TIM_OC1_SetConfig+0xd8>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d003      	beq.n	8007686 <TIM_OC1_SetConfig+0x8e>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a14      	ldr	r2, [pc, #80]	; (80076d4 <TIM_OC1_SetConfig+0xdc>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d111      	bne.n	80076aa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800768c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007694:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	695b      	ldr	r3, [r3, #20]
 800769a:	693a      	ldr	r2, [r7, #16]
 800769c:	4313      	orrs	r3, r2
 800769e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	699b      	ldr	r3, [r3, #24]
 80076a4:	693a      	ldr	r2, [r7, #16]
 80076a6:	4313      	orrs	r3, r2
 80076a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	693a      	ldr	r2, [r7, #16]
 80076ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	68fa      	ldr	r2, [r7, #12]
 80076b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80076b6:	683b      	ldr	r3, [r7, #0]
 80076b8:	685a      	ldr	r2, [r3, #4]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	697a      	ldr	r2, [r7, #20]
 80076c2:	621a      	str	r2, [r3, #32]
}
 80076c4:	bf00      	nop
 80076c6:	371c      	adds	r7, #28
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr
 80076d0:	40010000 	.word	0x40010000
 80076d4:	40010400 	.word	0x40010400

080076d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6a1b      	ldr	r3, [r3, #32]
 80076e6:	f023 0210 	bic.w	r2, r3, #16
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a1b      	ldr	r3, [r3, #32]
 80076f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	699b      	ldr	r3, [r3, #24]
 80076fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800770e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	021b      	lsls	r3, r3, #8
 8007716:	68fa      	ldr	r2, [r7, #12]
 8007718:	4313      	orrs	r3, r2
 800771a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	f023 0320 	bic.w	r3, r3, #32
 8007722:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	011b      	lsls	r3, r3, #4
 800772a:	697a      	ldr	r2, [r7, #20]
 800772c:	4313      	orrs	r3, r2
 800772e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	4a22      	ldr	r2, [pc, #136]	; (80077bc <TIM_OC2_SetConfig+0xe4>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d003      	beq.n	8007740 <TIM_OC2_SetConfig+0x68>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4a21      	ldr	r2, [pc, #132]	; (80077c0 <TIM_OC2_SetConfig+0xe8>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d10d      	bne.n	800775c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007746:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	68db      	ldr	r3, [r3, #12]
 800774c:	011b      	lsls	r3, r3, #4
 800774e:	697a      	ldr	r2, [r7, #20]
 8007750:	4313      	orrs	r3, r2
 8007752:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800775a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a17      	ldr	r2, [pc, #92]	; (80077bc <TIM_OC2_SetConfig+0xe4>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d003      	beq.n	800776c <TIM_OC2_SetConfig+0x94>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a16      	ldr	r2, [pc, #88]	; (80077c0 <TIM_OC2_SetConfig+0xe8>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d113      	bne.n	8007794 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007772:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800777a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800777c:	683b      	ldr	r3, [r7, #0]
 800777e:	695b      	ldr	r3, [r3, #20]
 8007780:	009b      	lsls	r3, r3, #2
 8007782:	693a      	ldr	r2, [r7, #16]
 8007784:	4313      	orrs	r3, r2
 8007786:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	699b      	ldr	r3, [r3, #24]
 800778c:	009b      	lsls	r3, r3, #2
 800778e:	693a      	ldr	r2, [r7, #16]
 8007790:	4313      	orrs	r3, r2
 8007792:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	693a      	ldr	r2, [r7, #16]
 8007798:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	68fa      	ldr	r2, [r7, #12]
 800779e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	685a      	ldr	r2, [r3, #4]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	697a      	ldr	r2, [r7, #20]
 80077ac:	621a      	str	r2, [r3, #32]
}
 80077ae:	bf00      	nop
 80077b0:	371c      	adds	r7, #28
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	40010000 	.word	0x40010000
 80077c0:	40010400 	.word	0x40010400

080077c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b087      	sub	sp, #28
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a1b      	ldr	r3, [r3, #32]
 80077d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	685b      	ldr	r3, [r3, #4]
 80077e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	69db      	ldr	r3, [r3, #28]
 80077ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	f023 0303 	bic.w	r3, r3, #3
 80077fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	68fa      	ldr	r2, [r7, #12]
 8007802:	4313      	orrs	r3, r2
 8007804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800780c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	689b      	ldr	r3, [r3, #8]
 8007812:	021b      	lsls	r3, r3, #8
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	4313      	orrs	r3, r2
 8007818:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a21      	ldr	r2, [pc, #132]	; (80078a4 <TIM_OC3_SetConfig+0xe0>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d003      	beq.n	800782a <TIM_OC3_SetConfig+0x66>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	4a20      	ldr	r2, [pc, #128]	; (80078a8 <TIM_OC3_SetConfig+0xe4>)
 8007826:	4293      	cmp	r3, r2
 8007828:	d10d      	bne.n	8007846 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007830:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	68db      	ldr	r3, [r3, #12]
 8007836:	021b      	lsls	r3, r3, #8
 8007838:	697a      	ldr	r2, [r7, #20]
 800783a:	4313      	orrs	r3, r2
 800783c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007844:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a16      	ldr	r2, [pc, #88]	; (80078a4 <TIM_OC3_SetConfig+0xe0>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d003      	beq.n	8007856 <TIM_OC3_SetConfig+0x92>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a15      	ldr	r2, [pc, #84]	; (80078a8 <TIM_OC3_SetConfig+0xe4>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d113      	bne.n	800787e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007856:	693b      	ldr	r3, [r7, #16]
 8007858:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800785c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007864:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	695b      	ldr	r3, [r3, #20]
 800786a:	011b      	lsls	r3, r3, #4
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	4313      	orrs	r3, r2
 8007870:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	699b      	ldr	r3, [r3, #24]
 8007876:	011b      	lsls	r3, r3, #4
 8007878:	693a      	ldr	r2, [r7, #16]
 800787a:	4313      	orrs	r3, r2
 800787c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	693a      	ldr	r2, [r7, #16]
 8007882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	685a      	ldr	r2, [r3, #4]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	697a      	ldr	r2, [r7, #20]
 8007896:	621a      	str	r2, [r3, #32]
}
 8007898:	bf00      	nop
 800789a:	371c      	adds	r7, #28
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr
 80078a4:	40010000 	.word	0x40010000
 80078a8:	40010400 	.word	0x40010400

080078ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b087      	sub	sp, #28
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a1b      	ldr	r3, [r3, #32]
 80078ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6a1b      	ldr	r3, [r3, #32]
 80078c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	685b      	ldr	r3, [r3, #4]
 80078cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	69db      	ldr	r3, [r3, #28]
 80078d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	021b      	lsls	r3, r3, #8
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	689b      	ldr	r3, [r3, #8]
 80078fc:	031b      	lsls	r3, r3, #12
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	4313      	orrs	r3, r2
 8007902:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a12      	ldr	r2, [pc, #72]	; (8007950 <TIM_OC4_SetConfig+0xa4>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d003      	beq.n	8007914 <TIM_OC4_SetConfig+0x68>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a11      	ldr	r2, [pc, #68]	; (8007954 <TIM_OC4_SetConfig+0xa8>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d109      	bne.n	8007928 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800791a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	695b      	ldr	r3, [r3, #20]
 8007920:	019b      	lsls	r3, r3, #6
 8007922:	697a      	ldr	r2, [r7, #20]
 8007924:	4313      	orrs	r3, r2
 8007926:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	697a      	ldr	r2, [r7, #20]
 800792c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	68fa      	ldr	r2, [r7, #12]
 8007932:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	685a      	ldr	r2, [r3, #4]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	693a      	ldr	r2, [r7, #16]
 8007940:	621a      	str	r2, [r3, #32]
}
 8007942:	bf00      	nop
 8007944:	371c      	adds	r7, #28
 8007946:	46bd      	mov	sp, r7
 8007948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794c:	4770      	bx	lr
 800794e:	bf00      	nop
 8007950:	40010000 	.word	0x40010000
 8007954:	40010400 	.word	0x40010400

08007958 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007958:	b480      	push	{r7}
 800795a:	b087      	sub	sp, #28
 800795c:	af00      	add	r7, sp, #0
 800795e:	60f8      	str	r0, [r7, #12]
 8007960:	60b9      	str	r1, [r7, #8]
 8007962:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6a1b      	ldr	r3, [r3, #32]
 8007968:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	f023 0201 	bic.w	r2, r3, #1
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	699b      	ldr	r3, [r3, #24]
 800797a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	011b      	lsls	r3, r3, #4
 8007988:	693a      	ldr	r2, [r7, #16]
 800798a:	4313      	orrs	r3, r2
 800798c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	f023 030a 	bic.w	r3, r3, #10
 8007994:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007996:	697a      	ldr	r2, [r7, #20]
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	4313      	orrs	r3, r2
 800799c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	693a      	ldr	r2, [r7, #16]
 80079a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	697a      	ldr	r2, [r7, #20]
 80079a8:	621a      	str	r2, [r3, #32]
}
 80079aa:	bf00      	nop
 80079ac:	371c      	adds	r7, #28
 80079ae:	46bd      	mov	sp, r7
 80079b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b4:	4770      	bx	lr

080079b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079b6:	b480      	push	{r7}
 80079b8:	b087      	sub	sp, #28
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	60f8      	str	r0, [r7, #12]
 80079be:	60b9      	str	r1, [r7, #8]
 80079c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	6a1b      	ldr	r3, [r3, #32]
 80079c6:	f023 0210 	bic.w	r2, r3, #16
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	699b      	ldr	r3, [r3, #24]
 80079d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6a1b      	ldr	r3, [r3, #32]
 80079d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80079e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	031b      	lsls	r3, r3, #12
 80079e6:	697a      	ldr	r2, [r7, #20]
 80079e8:	4313      	orrs	r3, r2
 80079ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80079ec:	693b      	ldr	r3, [r7, #16]
 80079ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80079f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	011b      	lsls	r3, r3, #4
 80079f8:	693a      	ldr	r2, [r7, #16]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	697a      	ldr	r2, [r7, #20]
 8007a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	693a      	ldr	r2, [r7, #16]
 8007a08:	621a      	str	r2, [r3, #32]
}
 8007a0a:	bf00      	nop
 8007a0c:	371c      	adds	r7, #28
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr

08007a16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b085      	sub	sp, #20
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
 8007a1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007a2e:	683a      	ldr	r2, [r7, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	f043 0307 	orr.w	r3, r3, #7
 8007a38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	68fa      	ldr	r2, [r7, #12]
 8007a3e:	609a      	str	r2, [r3, #8]
}
 8007a40:	bf00      	nop
 8007a42:	3714      	adds	r7, #20
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b087      	sub	sp, #28
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	607a      	str	r2, [r7, #4]
 8007a58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007a66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	021a      	lsls	r2, r3, #8
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	697a      	ldr	r2, [r7, #20]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	609a      	str	r2, [r3, #8]
}
 8007a80:	bf00      	nop
 8007a82:	371c      	adds	r7, #28
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr

08007a8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b087      	sub	sp, #28
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	60f8      	str	r0, [r7, #12]
 8007a94:	60b9      	str	r1, [r7, #8]
 8007a96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	f003 031f 	and.w	r3, r3, #31
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8007aa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6a1a      	ldr	r2, [r3, #32]
 8007aaa:	697b      	ldr	r3, [r7, #20]
 8007aac:	43db      	mvns	r3, r3
 8007aae:	401a      	ands	r2, r3
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	6a1a      	ldr	r2, [r3, #32]
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	f003 031f 	and.w	r3, r3, #31
 8007abe:	6879      	ldr	r1, [r7, #4]
 8007ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8007ac4:	431a      	orrs	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	621a      	str	r2, [r3, #32]
}
 8007aca:	bf00      	nop
 8007acc:	371c      	adds	r7, #28
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad4:	4770      	bx	lr
	...

08007ad8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ad8:	b480      	push	{r7}
 8007ada:	b085      	sub	sp, #20
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
 8007ae0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d101      	bne.n	8007af0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007aec:	2302      	movs	r3, #2
 8007aee:	e05a      	b.n	8007ba6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2202      	movs	r2, #2
 8007afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	685b      	ldr	r3, [r3, #4]
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68fa      	ldr	r2, [r7, #12]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a21      	ldr	r2, [pc, #132]	; (8007bb4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d022      	beq.n	8007b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b3c:	d01d      	beq.n	8007b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a1d      	ldr	r2, [pc, #116]	; (8007bb8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d018      	beq.n	8007b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a1b      	ldr	r2, [pc, #108]	; (8007bbc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d013      	beq.n	8007b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a1a      	ldr	r2, [pc, #104]	; (8007bc0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d00e      	beq.n	8007b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a18      	ldr	r2, [pc, #96]	; (8007bc4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d009      	beq.n	8007b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a17      	ldr	r2, [pc, #92]	; (8007bc8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d004      	beq.n	8007b7a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a15      	ldr	r2, [pc, #84]	; (8007bcc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d10c      	bne.n	8007b94 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	68ba      	ldr	r2, [r7, #8]
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	68ba      	ldr	r2, [r7, #8]
 8007b92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	3714      	adds	r7, #20
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	40010000 	.word	0x40010000
 8007bb8:	40000400 	.word	0x40000400
 8007bbc:	40000800 	.word	0x40000800
 8007bc0:	40000c00 	.word	0x40000c00
 8007bc4:	40010400 	.word	0x40010400
 8007bc8:	40014000 	.word	0x40014000
 8007bcc:	40001800 	.word	0x40001800

08007bd0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b085      	sub	sp, #20
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d101      	bne.n	8007bec <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007be8:	2302      	movs	r3, #2
 8007bea:	e03d      	b.n	8007c68 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	68db      	ldr	r3, [r3, #12]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	691b      	ldr	r3, [r3, #16]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	695b      	ldr	r3, [r3, #20]
 8007c44:	4313      	orrs	r3, r2
 8007c46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	69db      	ldr	r3, [r3, #28]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	68fa      	ldr	r2, [r7, #12]
 8007c5c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3714      	adds	r7, #20
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c7c:	bf00      	nop
 8007c7e:	370c      	adds	r7, #12
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b083      	sub	sp, #12
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c90:	bf00      	nop
 8007c92:	370c      	adds	r7, #12
 8007c94:	46bd      	mov	sp, r7
 8007c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9a:	4770      	bx	lr

08007c9c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b082      	sub	sp, #8
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d101      	bne.n	8007cae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007caa:	2301      	movs	r3, #1
 8007cac:	e03f      	b.n	8007d2e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d106      	bne.n	8007cc8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2200      	movs	r2, #0
 8007cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cc2:	6878      	ldr	r0, [r7, #4]
 8007cc4:	f7fb f83a 	bl	8002d3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2224      	movs	r2, #36	; 0x24
 8007ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	68da      	ldr	r2, [r3, #12]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007cde:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 ff43 	bl	8008b6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	691a      	ldr	r2, [r3, #16]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007cf4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	695a      	ldr	r2, [r3, #20]
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	68da      	ldr	r2, [r3, #12]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	2220      	movs	r2, #32
 8007d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2220      	movs	r2, #32
 8007d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3708      	adds	r7, #8
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
	...

08007d38 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b08c      	sub	sp, #48	; 0x30
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	4613      	mov	r3, r2
 8007d44:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	2b20      	cmp	r3, #32
 8007d50:	d165      	bne.n	8007e1e <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d002      	beq.n	8007d5e <HAL_UART_Transmit_DMA+0x26>
 8007d58:	88fb      	ldrh	r3, [r7, #6]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d101      	bne.n	8007d62 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	e05e      	b.n	8007e20 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d101      	bne.n	8007d70 <HAL_UART_Transmit_DMA+0x38>
 8007d6c:	2302      	movs	r3, #2
 8007d6e:	e057      	b.n	8007e20 <HAL_UART_Transmit_DMA+0xe8>
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007d78:	68ba      	ldr	r2, [r7, #8]
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	88fa      	ldrh	r2, [r7, #6]
 8007d82:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	88fa      	ldrh	r2, [r7, #6]
 8007d88:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2221      	movs	r2, #33	; 0x21
 8007d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d9c:	4a22      	ldr	r2, [pc, #136]	; (8007e28 <HAL_UART_Transmit_DMA+0xf0>)
 8007d9e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007da4:	4a21      	ldr	r2, [pc, #132]	; (8007e2c <HAL_UART_Transmit_DMA+0xf4>)
 8007da6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dac:	4a20      	ldr	r2, [pc, #128]	; (8007e30 <HAL_UART_Transmit_DMA+0xf8>)
 8007dae:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007db4:	2200      	movs	r2, #0
 8007db6:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007db8:	f107 0308 	add.w	r3, r7, #8
 8007dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007dc4:	6819      	ldr	r1, [r3, #0]
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	3304      	adds	r3, #4
 8007dcc:	461a      	mov	r2, r3
 8007dce:	88fb      	ldrh	r3, [r7, #6]
 8007dd0:	f7fb fc9a 	bl	8003708 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007ddc:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	3314      	adds	r3, #20
 8007dec:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dee:	69bb      	ldr	r3, [r7, #24]
 8007df0:	e853 3f00 	ldrex	r3, [r3]
 8007df4:	617b      	str	r3, [r7, #20]
   return(result);
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	3314      	adds	r3, #20
 8007e04:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007e06:	627a      	str	r2, [r7, #36]	; 0x24
 8007e08:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0a:	6a39      	ldr	r1, [r7, #32]
 8007e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e0e:	e841 2300 	strex	r3, r2, [r1]
 8007e12:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1e5      	bne.n	8007de6 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	e000      	b.n	8007e20 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8007e1e:	2302      	movs	r3, #2
  }
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3730      	adds	r7, #48	; 0x30
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	08008405 	.word	0x08008405
 8007e2c:	0800849f 	.word	0x0800849f
 8007e30:	08008617 	.word	0x08008617

08007e34 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	60f8      	str	r0, [r7, #12]
 8007e3c:	60b9      	str	r1, [r7, #8]
 8007e3e:	4613      	mov	r3, r2
 8007e40:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e48:	b2db      	uxtb	r3, r3
 8007e4a:	2b20      	cmp	r3, #32
 8007e4c:	d11d      	bne.n	8007e8a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d002      	beq.n	8007e5a <HAL_UART_Receive_DMA+0x26>
 8007e54:	88fb      	ldrh	r3, [r7, #6]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d101      	bne.n	8007e5e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e016      	b.n	8007e8c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d101      	bne.n	8007e6c <HAL_UART_Receive_DMA+0x38>
 8007e68:	2302      	movs	r3, #2
 8007e6a:	e00f      	b.n	8007e8c <HAL_UART_Receive_DMA+0x58>
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	2201      	movs	r2, #1
 8007e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2200      	movs	r2, #0
 8007e78:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007e7a:	88fb      	ldrh	r3, [r7, #6]
 8007e7c:	461a      	mov	r2, r3
 8007e7e:	68b9      	ldr	r1, [r7, #8]
 8007e80:	68f8      	ldr	r0, [r7, #12]
 8007e82:	f000 fc13 	bl	80086ac <UART_Start_Receive_DMA>
 8007e86:	4603      	mov	r3, r0
 8007e88:	e000      	b.n	8007e8c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007e8a:	2302      	movs	r3, #2
  }
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3710      	adds	r7, #16
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b0ba      	sub	sp, #232	; 0xe8
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	68db      	ldr	r3, [r3, #12]
 8007eac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007eca:	f003 030f 	and.w	r3, r3, #15
 8007ece:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007ed2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10f      	bne.n	8007efa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007eda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ede:	f003 0320 	and.w	r3, r3, #32
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d009      	beq.n	8007efa <HAL_UART_IRQHandler+0x66>
 8007ee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007eea:	f003 0320 	and.w	r3, r3, #32
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d003      	beq.n	8007efa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 fd7f 	bl	80089f6 <UART_Receive_IT>
      return;
 8007ef8:	e256      	b.n	80083a8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007efa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	f000 80de 	beq.w	80080c0 <HAL_UART_IRQHandler+0x22c>
 8007f04:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f08:	f003 0301 	and.w	r3, r3, #1
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d106      	bne.n	8007f1e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007f10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f14:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	f000 80d1 	beq.w	80080c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007f1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f22:	f003 0301 	and.w	r3, r3, #1
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00b      	beq.n	8007f42 <HAL_UART_IRQHandler+0xae>
 8007f2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d005      	beq.n	8007f42 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f3a:	f043 0201 	orr.w	r2, r3, #1
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f46:	f003 0304 	and.w	r3, r3, #4
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00b      	beq.n	8007f66 <HAL_UART_IRQHandler+0xd2>
 8007f4e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f52:	f003 0301 	and.w	r3, r3, #1
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d005      	beq.n	8007f66 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f5e:	f043 0202 	orr.w	r2, r3, #2
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007f66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f6a:	f003 0302 	and.w	r3, r3, #2
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d00b      	beq.n	8007f8a <HAL_UART_IRQHandler+0xf6>
 8007f72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007f76:	f003 0301 	and.w	r3, r3, #1
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d005      	beq.n	8007f8a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f82:	f043 0204 	orr.w	r2, r3, #4
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007f8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007f8e:	f003 0308 	and.w	r3, r3, #8
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d011      	beq.n	8007fba <HAL_UART_IRQHandler+0x126>
 8007f96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007f9a:	f003 0320 	and.w	r3, r3, #32
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d105      	bne.n	8007fae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007fa2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d005      	beq.n	8007fba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fb2:	f043 0208 	orr.w	r2, r3, #8
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	f000 81ed 	beq.w	800839e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007fc4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007fc8:	f003 0320 	and.w	r3, r3, #32
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d008      	beq.n	8007fe2 <HAL_UART_IRQHandler+0x14e>
 8007fd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007fd4:	f003 0320 	and.w	r3, r3, #32
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d002      	beq.n	8007fe2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fd0a 	bl	80089f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	695b      	ldr	r3, [r3, #20]
 8007fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fec:	2b40      	cmp	r3, #64	; 0x40
 8007fee:	bf0c      	ite	eq
 8007ff0:	2301      	moveq	r3, #1
 8007ff2:	2300      	movne	r3, #0
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ffe:	f003 0308 	and.w	r3, r3, #8
 8008002:	2b00      	cmp	r3, #0
 8008004:	d103      	bne.n	800800e <HAL_UART_IRQHandler+0x17a>
 8008006:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800800a:	2b00      	cmp	r3, #0
 800800c:	d04f      	beq.n	80080ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 fc12 	bl	8008838 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	695b      	ldr	r3, [r3, #20]
 800801a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800801e:	2b40      	cmp	r3, #64	; 0x40
 8008020:	d141      	bne.n	80080a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	3314      	adds	r3, #20
 8008028:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800802c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008030:	e853 3f00 	ldrex	r3, [r3]
 8008034:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008038:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800803c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008040:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	3314      	adds	r3, #20
 800804a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800804e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008052:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008056:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800805a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800805e:	e841 2300 	strex	r3, r2, [r1]
 8008062:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008066:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800806a:	2b00      	cmp	r3, #0
 800806c:	d1d9      	bne.n	8008022 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008072:	2b00      	cmp	r3, #0
 8008074:	d013      	beq.n	800809e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800807a:	4a7d      	ldr	r2, [pc, #500]	; (8008270 <HAL_UART_IRQHandler+0x3dc>)
 800807c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008082:	4618      	mov	r0, r3
 8008084:	f7fb fc08 	bl	8003898 <HAL_DMA_Abort_IT>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d016      	beq.n	80080bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008098:	4610      	mov	r0, r2
 800809a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800809c:	e00e      	b.n	80080bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f99a 	bl	80083d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080a4:	e00a      	b.n	80080bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 f996 	bl	80083d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080ac:	e006      	b.n	80080bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80080ae:	6878      	ldr	r0, [r7, #4]
 80080b0:	f000 f992 	bl	80083d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80080ba:	e170      	b.n	800839e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080bc:	bf00      	nop
    return;
 80080be:	e16e      	b.n	800839e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	f040 814a 	bne.w	800835e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80080ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080ce:	f003 0310 	and.w	r3, r3, #16
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	f000 8143 	beq.w	800835e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80080d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080dc:	f003 0310 	and.w	r3, r3, #16
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	f000 813c 	beq.w	800835e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80080e6:	2300      	movs	r3, #0
 80080e8:	60bb      	str	r3, [r7, #8]
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	60bb      	str	r3, [r7, #8]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	60bb      	str	r3, [r7, #8]
 80080fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	695b      	ldr	r3, [r3, #20]
 8008102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008106:	2b40      	cmp	r3, #64	; 0x40
 8008108:	f040 80b4 	bne.w	8008274 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	685b      	ldr	r3, [r3, #4]
 8008114:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008118:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 8140 	beq.w	80083a2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008126:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800812a:	429a      	cmp	r2, r3
 800812c:	f080 8139 	bcs.w	80083a2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008136:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800813c:	69db      	ldr	r3, [r3, #28]
 800813e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008142:	f000 8088 	beq.w	8008256 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	330c      	adds	r3, #12
 800814c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008150:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008154:	e853 3f00 	ldrex	r3, [r3]
 8008158:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800815c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008160:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008164:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	330c      	adds	r3, #12
 800816e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008172:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008176:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800817e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008182:	e841 2300 	strex	r3, r2, [r1]
 8008186:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800818a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1d9      	bne.n	8008146 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	3314      	adds	r3, #20
 8008198:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800819c:	e853 3f00 	ldrex	r3, [r3]
 80081a0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80081a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80081a4:	f023 0301 	bic.w	r3, r3, #1
 80081a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	3314      	adds	r3, #20
 80081b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80081b6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80081ba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80081be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80081c2:	e841 2300 	strex	r3, r2, [r1]
 80081c6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80081c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d1e1      	bne.n	8008192 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	3314      	adds	r3, #20
 80081d4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80081d8:	e853 3f00 	ldrex	r3, [r3]
 80081dc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80081de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80081e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	3314      	adds	r3, #20
 80081ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80081f2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80081f4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80081f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80081fa:	e841 2300 	strex	r3, r2, [r1]
 80081fe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008200:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008202:	2b00      	cmp	r3, #0
 8008204:	d1e3      	bne.n	80081ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2220      	movs	r2, #32
 800820a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	330c      	adds	r3, #12
 800821a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800821e:	e853 3f00 	ldrex	r3, [r3]
 8008222:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008224:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008226:	f023 0310 	bic.w	r3, r3, #16
 800822a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	330c      	adds	r3, #12
 8008234:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008238:	65ba      	str	r2, [r7, #88]	; 0x58
 800823a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800823e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008240:	e841 2300 	strex	r3, r2, [r1]
 8008244:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e3      	bne.n	8008214 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008250:	4618      	mov	r0, r3
 8008252:	f7fb fab1 	bl	80037b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800825e:	b29b      	uxth	r3, r3
 8008260:	1ad3      	subs	r3, r2, r3
 8008262:	b29b      	uxth	r3, r3
 8008264:	4619      	mov	r1, r3
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f000 f8c0 	bl	80083ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800826c:	e099      	b.n	80083a2 <HAL_UART_IRQHandler+0x50e>
 800826e:	bf00      	nop
 8008270:	080088ff 	.word	0x080088ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800827c:	b29b      	uxth	r3, r3
 800827e:	1ad3      	subs	r3, r2, r3
 8008280:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008288:	b29b      	uxth	r3, r3
 800828a:	2b00      	cmp	r3, #0
 800828c:	f000 808b 	beq.w	80083a6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008290:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008294:	2b00      	cmp	r3, #0
 8008296:	f000 8086 	beq.w	80083a6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	330c      	adds	r3, #12
 80082a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082a4:	e853 3f00 	ldrex	r3, [r3]
 80082a8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80082aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80082b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	330c      	adds	r3, #12
 80082ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80082be:	647a      	str	r2, [r7, #68]	; 0x44
 80082c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80082c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80082c6:	e841 2300 	strex	r3, r2, [r1]
 80082ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80082cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d1e3      	bne.n	800829a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3314      	adds	r3, #20
 80082d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082dc:	e853 3f00 	ldrex	r3, [r3]
 80082e0:	623b      	str	r3, [r7, #32]
   return(result);
 80082e2:	6a3b      	ldr	r3, [r7, #32]
 80082e4:	f023 0301 	bic.w	r3, r3, #1
 80082e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	3314      	adds	r3, #20
 80082f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80082f6:	633a      	str	r2, [r7, #48]	; 0x30
 80082f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80082fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082fe:	e841 2300 	strex	r3, r2, [r1]
 8008302:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008306:	2b00      	cmp	r3, #0
 8008308:	d1e3      	bne.n	80082d2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2220      	movs	r2, #32
 800830e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	330c      	adds	r3, #12
 800831e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	e853 3f00 	ldrex	r3, [r3]
 8008326:	60fb      	str	r3, [r7, #12]
   return(result);
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	f023 0310 	bic.w	r3, r3, #16
 800832e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	330c      	adds	r3, #12
 8008338:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800833c:	61fa      	str	r2, [r7, #28]
 800833e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008340:	69b9      	ldr	r1, [r7, #24]
 8008342:	69fa      	ldr	r2, [r7, #28]
 8008344:	e841 2300 	strex	r3, r2, [r1]
 8008348:	617b      	str	r3, [r7, #20]
   return(result);
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1e3      	bne.n	8008318 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008350:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008354:	4619      	mov	r1, r3
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f000 f848 	bl	80083ec <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800835c:	e023      	b.n	80083a6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800835e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008362:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008366:	2b00      	cmp	r3, #0
 8008368:	d009      	beq.n	800837e <HAL_UART_IRQHandler+0x4ea>
 800836a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800836e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008372:	2b00      	cmp	r3, #0
 8008374:	d003      	beq.n	800837e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 fad5 	bl	8008926 <UART_Transmit_IT>
    return;
 800837c:	e014      	b.n	80083a8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800837e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00e      	beq.n	80083a8 <HAL_UART_IRQHandler+0x514>
 800838a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800838e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008392:	2b00      	cmp	r3, #0
 8008394:	d008      	beq.n	80083a8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 fb15 	bl	80089c6 <UART_EndTransmit_IT>
    return;
 800839c:	e004      	b.n	80083a8 <HAL_UART_IRQHandler+0x514>
    return;
 800839e:	bf00      	nop
 80083a0:	e002      	b.n	80083a8 <HAL_UART_IRQHandler+0x514>
      return;
 80083a2:	bf00      	nop
 80083a4:	e000      	b.n	80083a8 <HAL_UART_IRQHandler+0x514>
      return;
 80083a6:	bf00      	nop
  }
}
 80083a8:	37e8      	adds	r7, #232	; 0xe8
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop

080083b0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80083b8:	bf00      	nop
 80083ba:	370c      	adds	r7, #12
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr

080083c4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80083cc:	bf00      	nop
 80083ce:	370c      	adds	r7, #12
 80083d0:	46bd      	mov	sp, r7
 80083d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d6:	4770      	bx	lr

080083d8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
 80083f4:	460b      	mov	r3, r1
 80083f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80083f8:	bf00      	nop
 80083fa:	370c      	adds	r7, #12
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr

08008404 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b090      	sub	sp, #64	; 0x40
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008410:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800841c:	2b00      	cmp	r3, #0
 800841e:	d137      	bne.n	8008490 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008420:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008422:	2200      	movs	r2, #0
 8008424:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008426:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	3314      	adds	r3, #20
 800842c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800842e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008430:	e853 3f00 	ldrex	r3, [r3]
 8008434:	623b      	str	r3, [r7, #32]
   return(result);
 8008436:	6a3b      	ldr	r3, [r7, #32]
 8008438:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800843c:	63bb      	str	r3, [r7, #56]	; 0x38
 800843e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	3314      	adds	r3, #20
 8008444:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008446:	633a      	str	r2, [r7, #48]	; 0x30
 8008448:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800844c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800844e:	e841 2300 	strex	r3, r2, [r1]
 8008452:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008456:	2b00      	cmp	r3, #0
 8008458:	d1e5      	bne.n	8008426 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800845a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	330c      	adds	r3, #12
 8008460:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	e853 3f00 	ldrex	r3, [r3]
 8008468:	60fb      	str	r3, [r7, #12]
   return(result);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008470:	637b      	str	r3, [r7, #52]	; 0x34
 8008472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	330c      	adds	r3, #12
 8008478:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800847a:	61fa      	str	r2, [r7, #28]
 800847c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847e:	69b9      	ldr	r1, [r7, #24]
 8008480:	69fa      	ldr	r2, [r7, #28]
 8008482:	e841 2300 	strex	r3, r2, [r1]
 8008486:	617b      	str	r3, [r7, #20]
   return(result);
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d1e5      	bne.n	800845a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800848e:	e002      	b.n	8008496 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008490:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008492:	f7f9 fd31 	bl	8001ef8 <HAL_UART_TxCpltCallback>
}
 8008496:	bf00      	nop
 8008498:	3740      	adds	r7, #64	; 0x40
 800849a:	46bd      	mov	sp, r7
 800849c:	bd80      	pop	{r7, pc}

0800849e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800849e:	b580      	push	{r7, lr}
 80084a0:	b084      	sub	sp, #16
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084aa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80084ac:	68f8      	ldr	r0, [r7, #12]
 80084ae:	f7ff ff7f 	bl	80083b0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084b2:	bf00      	nop
 80084b4:	3710      	adds	r7, #16
 80084b6:	46bd      	mov	sp, r7
 80084b8:	bd80      	pop	{r7, pc}

080084ba <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80084ba:	b580      	push	{r7, lr}
 80084bc:	b09c      	sub	sp, #112	; 0x70
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084c6:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d172      	bne.n	80085bc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80084d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084d8:	2200      	movs	r2, #0
 80084da:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	330c      	adds	r3, #12
 80084e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084e6:	e853 3f00 	ldrex	r3, [r3]
 80084ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80084ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084ee:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80084f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	330c      	adds	r3, #12
 80084fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80084fc:	65ba      	str	r2, [r7, #88]	; 0x58
 80084fe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008500:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008502:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008504:	e841 2300 	strex	r3, r2, [r1]
 8008508:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800850a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800850c:	2b00      	cmp	r3, #0
 800850e:	d1e5      	bne.n	80084dc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008510:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	3314      	adds	r3, #20
 8008516:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008518:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800851a:	e853 3f00 	ldrex	r3, [r3]
 800851e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008522:	f023 0301 	bic.w	r3, r3, #1
 8008526:	667b      	str	r3, [r7, #100]	; 0x64
 8008528:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3314      	adds	r3, #20
 800852e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008530:	647a      	str	r2, [r7, #68]	; 0x44
 8008532:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008534:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008536:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008538:	e841 2300 	strex	r3, r2, [r1]
 800853c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800853e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008540:	2b00      	cmp	r3, #0
 8008542:	d1e5      	bne.n	8008510 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008544:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	3314      	adds	r3, #20
 800854a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800854e:	e853 3f00 	ldrex	r3, [r3]
 8008552:	623b      	str	r3, [r7, #32]
   return(result);
 8008554:	6a3b      	ldr	r3, [r7, #32]
 8008556:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800855a:	663b      	str	r3, [r7, #96]	; 0x60
 800855c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	3314      	adds	r3, #20
 8008562:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008564:	633a      	str	r2, [r7, #48]	; 0x30
 8008566:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008568:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800856a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800856c:	e841 2300 	strex	r3, r2, [r1]
 8008570:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008572:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008574:	2b00      	cmp	r3, #0
 8008576:	d1e5      	bne.n	8008544 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008578:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800857a:	2220      	movs	r2, #32
 800857c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008580:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008582:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008584:	2b01      	cmp	r3, #1
 8008586:	d119      	bne.n	80085bc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008588:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	330c      	adds	r3, #12
 800858e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	e853 3f00 	ldrex	r3, [r3]
 8008596:	60fb      	str	r3, [r7, #12]
   return(result);
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	f023 0310 	bic.w	r3, r3, #16
 800859e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80085a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	330c      	adds	r3, #12
 80085a6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80085a8:	61fa      	str	r2, [r7, #28]
 80085aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ac:	69b9      	ldr	r1, [r7, #24]
 80085ae:	69fa      	ldr	r2, [r7, #28]
 80085b0:	e841 2300 	strex	r3, r2, [r1]
 80085b4:	617b      	str	r3, [r7, #20]
   return(result);
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d1e5      	bne.n	8008588 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c0:	2b01      	cmp	r3, #1
 80085c2:	d106      	bne.n	80085d2 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80085c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80085c8:	4619      	mov	r1, r3
 80085ca:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80085cc:	f7ff ff0e 	bl	80083ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80085d0:	e002      	b.n	80085d8 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80085d2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80085d4:	f7f9 fc68 	bl	8001ea8 <HAL_UART_RxCpltCallback>
}
 80085d8:	bf00      	nop
 80085da:	3770      	adds	r7, #112	; 0x70
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b084      	sub	sp, #16
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ec:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085f2:	2b01      	cmp	r3, #1
 80085f4:	d108      	bne.n	8008608 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80085fa:	085b      	lsrs	r3, r3, #1
 80085fc:	b29b      	uxth	r3, r3
 80085fe:	4619      	mov	r1, r3
 8008600:	68f8      	ldr	r0, [r7, #12]
 8008602:	f7ff fef3 	bl	80083ec <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008606:	e002      	b.n	800860e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008608:	68f8      	ldr	r0, [r7, #12]
 800860a:	f7ff fedb 	bl	80083c4 <HAL_UART_RxHalfCpltCallback>
}
 800860e:	bf00      	nop
 8008610:	3710      	adds	r7, #16
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b084      	sub	sp, #16
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800861e:	2300      	movs	r3, #0
 8008620:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008626:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	695b      	ldr	r3, [r3, #20]
 800862e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008632:	2b80      	cmp	r3, #128	; 0x80
 8008634:	bf0c      	ite	eq
 8008636:	2301      	moveq	r3, #1
 8008638:	2300      	movne	r3, #0
 800863a:	b2db      	uxtb	r3, r3
 800863c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b21      	cmp	r3, #33	; 0x21
 8008648:	d108      	bne.n	800865c <UART_DMAError+0x46>
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d005      	beq.n	800865c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	2200      	movs	r2, #0
 8008654:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008656:	68b8      	ldr	r0, [r7, #8]
 8008658:	f000 f8c6 	bl	80087e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	695b      	ldr	r3, [r3, #20]
 8008662:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008666:	2b40      	cmp	r3, #64	; 0x40
 8008668:	bf0c      	ite	eq
 800866a:	2301      	moveq	r3, #1
 800866c:	2300      	movne	r3, #0
 800866e:	b2db      	uxtb	r3, r3
 8008670:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008678:	b2db      	uxtb	r3, r3
 800867a:	2b22      	cmp	r3, #34	; 0x22
 800867c:	d108      	bne.n	8008690 <UART_DMAError+0x7a>
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d005      	beq.n	8008690 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	2200      	movs	r2, #0
 8008688:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800868a:	68b8      	ldr	r0, [r7, #8]
 800868c:	f000 f8d4 	bl	8008838 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008694:	f043 0210 	orr.w	r2, r3, #16
 8008698:	68bb      	ldr	r3, [r7, #8]
 800869a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800869c:	68b8      	ldr	r0, [r7, #8]
 800869e:	f7ff fe9b 	bl	80083d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086a2:	bf00      	nop
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}
	...

080086ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b098      	sub	sp, #96	; 0x60
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	60f8      	str	r0, [r7, #12]
 80086b4:	60b9      	str	r1, [r7, #8]
 80086b6:	4613      	mov	r3, r2
 80086b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80086ba:	68ba      	ldr	r2, [r7, #8]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	88fa      	ldrh	r2, [r7, #6]
 80086c4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	2200      	movs	r2, #0
 80086ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	2222      	movs	r2, #34	; 0x22
 80086d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d8:	4a40      	ldr	r2, [pc, #256]	; (80087dc <UART_Start_Receive_DMA+0x130>)
 80086da:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e0:	4a3f      	ldr	r2, [pc, #252]	; (80087e0 <UART_Start_Receive_DMA+0x134>)
 80086e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e8:	4a3e      	ldr	r2, [pc, #248]	; (80087e4 <UART_Start_Receive_DMA+0x138>)
 80086ea:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086f0:	2200      	movs	r2, #0
 80086f2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80086f4:	f107 0308 	add.w	r3, r7, #8
 80086f8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	3304      	adds	r3, #4
 8008704:	4619      	mov	r1, r3
 8008706:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008708:	681a      	ldr	r2, [r3, #0]
 800870a:	88fb      	ldrh	r3, [r7, #6]
 800870c:	f7fa fffc 	bl	8003708 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008710:	2300      	movs	r3, #0
 8008712:	613b      	str	r3, [r7, #16]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	613b      	str	r3, [r7, #16]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	613b      	str	r3, [r7, #16]
 8008724:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	2200      	movs	r2, #0
 800872a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	691b      	ldr	r3, [r3, #16]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d019      	beq.n	800876a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	330c      	adds	r3, #12
 800873c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008740:	e853 3f00 	ldrex	r3, [r3]
 8008744:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008746:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008748:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800874c:	65bb      	str	r3, [r7, #88]	; 0x58
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	330c      	adds	r3, #12
 8008754:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008756:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008758:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800875c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800875e:	e841 2300 	strex	r3, r2, [r1]
 8008762:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008764:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008766:	2b00      	cmp	r3, #0
 8008768:	d1e5      	bne.n	8008736 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	3314      	adds	r3, #20
 8008770:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008774:	e853 3f00 	ldrex	r3, [r3]
 8008778:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800877a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800877c:	f043 0301 	orr.w	r3, r3, #1
 8008780:	657b      	str	r3, [r7, #84]	; 0x54
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	3314      	adds	r3, #20
 8008788:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800878a:	63ba      	str	r2, [r7, #56]	; 0x38
 800878c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008790:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008792:	e841 2300 	strex	r3, r2, [r1]
 8008796:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1e5      	bne.n	800876a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	3314      	adds	r3, #20
 80087a4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a6:	69bb      	ldr	r3, [r7, #24]
 80087a8:	e853 3f00 	ldrex	r3, [r3]
 80087ac:	617b      	str	r3, [r7, #20]
   return(result);
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80087b4:	653b      	str	r3, [r7, #80]	; 0x50
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3314      	adds	r3, #20
 80087bc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80087be:	627a      	str	r2, [r7, #36]	; 0x24
 80087c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c2:	6a39      	ldr	r1, [r7, #32]
 80087c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087c6:	e841 2300 	strex	r3, r2, [r1]
 80087ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80087cc:	69fb      	ldr	r3, [r7, #28]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d1e5      	bne.n	800879e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80087d2:	2300      	movs	r3, #0
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3760      	adds	r7, #96	; 0x60
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	080084bb 	.word	0x080084bb
 80087e0:	080085e1 	.word	0x080085e1
 80087e4:	08008617 	.word	0x08008617

080087e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80087e8:	b480      	push	{r7}
 80087ea:	b089      	sub	sp, #36	; 0x24
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	330c      	adds	r3, #12
 80087f6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	e853 3f00 	ldrex	r3, [r3]
 80087fe:	60bb      	str	r3, [r7, #8]
   return(result);
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008806:	61fb      	str	r3, [r7, #28]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	330c      	adds	r3, #12
 800880e:	69fa      	ldr	r2, [r7, #28]
 8008810:	61ba      	str	r2, [r7, #24]
 8008812:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008814:	6979      	ldr	r1, [r7, #20]
 8008816:	69ba      	ldr	r2, [r7, #24]
 8008818:	e841 2300 	strex	r3, r2, [r1]
 800881c:	613b      	str	r3, [r7, #16]
   return(result);
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1e5      	bne.n	80087f0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2220      	movs	r2, #32
 8008828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800882c:	bf00      	nop
 800882e:	3724      	adds	r7, #36	; 0x24
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008838:	b480      	push	{r7}
 800883a:	b095      	sub	sp, #84	; 0x54
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	330c      	adds	r3, #12
 8008846:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800884a:	e853 3f00 	ldrex	r3, [r3]
 800884e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008852:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008856:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	330c      	adds	r3, #12
 800885e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008860:	643a      	str	r2, [r7, #64]	; 0x40
 8008862:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008864:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008866:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008868:	e841 2300 	strex	r3, r2, [r1]
 800886c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800886e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008870:	2b00      	cmp	r3, #0
 8008872:	d1e5      	bne.n	8008840 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	3314      	adds	r3, #20
 800887a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800887c:	6a3b      	ldr	r3, [r7, #32]
 800887e:	e853 3f00 	ldrex	r3, [r3]
 8008882:	61fb      	str	r3, [r7, #28]
   return(result);
 8008884:	69fb      	ldr	r3, [r7, #28]
 8008886:	f023 0301 	bic.w	r3, r3, #1
 800888a:	64bb      	str	r3, [r7, #72]	; 0x48
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	3314      	adds	r3, #20
 8008892:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008894:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008896:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008898:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800889a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800889c:	e841 2300 	strex	r3, r2, [r1]
 80088a0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d1e5      	bne.n	8008874 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ac:	2b01      	cmp	r3, #1
 80088ae:	d119      	bne.n	80088e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	330c      	adds	r3, #12
 80088b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	e853 3f00 	ldrex	r3, [r3]
 80088be:	60bb      	str	r3, [r7, #8]
   return(result);
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	f023 0310 	bic.w	r3, r3, #16
 80088c6:	647b      	str	r3, [r7, #68]	; 0x44
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	330c      	adds	r3, #12
 80088ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088d0:	61ba      	str	r2, [r7, #24]
 80088d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d4:	6979      	ldr	r1, [r7, #20]
 80088d6:	69ba      	ldr	r2, [r7, #24]
 80088d8:	e841 2300 	strex	r3, r2, [r1]
 80088dc:	613b      	str	r3, [r7, #16]
   return(result);
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d1e5      	bne.n	80088b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2220      	movs	r2, #32
 80088e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80088f2:	bf00      	nop
 80088f4:	3754      	adds	r7, #84	; 0x54
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr

080088fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80088fe:	b580      	push	{r7, lr}
 8008900:	b084      	sub	sp, #16
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800890a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	2200      	movs	r2, #0
 8008910:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2200      	movs	r2, #0
 8008916:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008918:	68f8      	ldr	r0, [r7, #12]
 800891a:	f7ff fd5d 	bl	80083d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800891e:	bf00      	nop
 8008920:	3710      	adds	r7, #16
 8008922:	46bd      	mov	sp, r7
 8008924:	bd80      	pop	{r7, pc}

08008926 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008926:	b480      	push	{r7}
 8008928:	b085      	sub	sp, #20
 800892a:	af00      	add	r7, sp, #0
 800892c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008934:	b2db      	uxtb	r3, r3
 8008936:	2b21      	cmp	r3, #33	; 0x21
 8008938:	d13e      	bne.n	80089b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008942:	d114      	bne.n	800896e <UART_Transmit_IT+0x48>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	691b      	ldr	r3, [r3, #16]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d110      	bne.n	800896e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6a1b      	ldr	r3, [r3, #32]
 8008950:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	881b      	ldrh	r3, [r3, #0]
 8008956:	461a      	mov	r2, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008960:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6a1b      	ldr	r3, [r3, #32]
 8008966:	1c9a      	adds	r2, r3, #2
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	621a      	str	r2, [r3, #32]
 800896c:	e008      	b.n	8008980 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6a1b      	ldr	r3, [r3, #32]
 8008972:	1c59      	adds	r1, r3, #1
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	6211      	str	r1, [r2, #32]
 8008978:	781a      	ldrb	r2, [r3, #0]
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008984:	b29b      	uxth	r3, r3
 8008986:	3b01      	subs	r3, #1
 8008988:	b29b      	uxth	r3, r3
 800898a:	687a      	ldr	r2, [r7, #4]
 800898c:	4619      	mov	r1, r3
 800898e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008990:	2b00      	cmp	r3, #0
 8008992:	d10f      	bne.n	80089b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	68da      	ldr	r2, [r3, #12]
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	68da      	ldr	r2, [r3, #12]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80089b4:	2300      	movs	r3, #0
 80089b6:	e000      	b.n	80089ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80089b8:	2302      	movs	r3, #2
  }
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr

080089c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80089c6:	b580      	push	{r7, lr}
 80089c8:	b082      	sub	sp, #8
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68da      	ldr	r2, [r3, #12]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	2220      	movs	r2, #32
 80089e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f7f9 fa86 	bl	8001ef8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3708      	adds	r7, #8
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80089f6:	b580      	push	{r7, lr}
 80089f8:	b08c      	sub	sp, #48	; 0x30
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	2b22      	cmp	r3, #34	; 0x22
 8008a08:	f040 80ab 	bne.w	8008b62 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a14:	d117      	bne.n	8008a46 <UART_Receive_IT+0x50>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d113      	bne.n	8008a46 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a26:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	b29b      	uxth	r3, r3
 8008a30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008a34:	b29a      	uxth	r2, r3
 8008a36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a38:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a3e:	1c9a      	adds	r2, r3, #2
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	629a      	str	r2, [r3, #40]	; 0x28
 8008a44:	e026      	b.n	8008a94 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a58:	d007      	beq.n	8008a6a <UART_Receive_IT+0x74>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	689b      	ldr	r3, [r3, #8]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d10a      	bne.n	8008a78 <UART_Receive_IT+0x82>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	691b      	ldr	r3, [r3, #16]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d106      	bne.n	8008a78 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	685b      	ldr	r3, [r3, #4]
 8008a70:	b2da      	uxtb	r2, r3
 8008a72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a74:	701a      	strb	r2, [r3, #0]
 8008a76:	e008      	b.n	8008a8a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	b2db      	uxtb	r3, r3
 8008a80:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a84:	b2da      	uxtb	r2, r3
 8008a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a88:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a8e:	1c5a      	adds	r2, r3, #1
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	b29b      	uxth	r3, r3
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	4619      	mov	r1, r3
 8008aa2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d15a      	bne.n	8008b5e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	68da      	ldr	r2, [r3, #12]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f022 0220 	bic.w	r2, r2, #32
 8008ab6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	68da      	ldr	r2, [r3, #12]
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ac6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	695a      	ldr	r2, [r3, #20]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	f022 0201 	bic.w	r2, r2, #1
 8008ad6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2220      	movs	r2, #32
 8008adc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d135      	bne.n	8008b54 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	330c      	adds	r3, #12
 8008af4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	e853 3f00 	ldrex	r3, [r3]
 8008afc:	613b      	str	r3, [r7, #16]
   return(result);
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	f023 0310 	bic.w	r3, r3, #16
 8008b04:	627b      	str	r3, [r7, #36]	; 0x24
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	330c      	adds	r3, #12
 8008b0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b0e:	623a      	str	r2, [r7, #32]
 8008b10:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b12:	69f9      	ldr	r1, [r7, #28]
 8008b14:	6a3a      	ldr	r2, [r7, #32]
 8008b16:	e841 2300 	strex	r3, r2, [r1]
 8008b1a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008b1c:	69bb      	ldr	r3, [r7, #24]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d1e5      	bne.n	8008aee <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f003 0310 	and.w	r3, r3, #16
 8008b2c:	2b10      	cmp	r3, #16
 8008b2e:	d10a      	bne.n	8008b46 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b30:	2300      	movs	r3, #0
 8008b32:	60fb      	str	r3, [r7, #12]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	60fb      	str	r3, [r7, #12]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	685b      	ldr	r3, [r3, #4]
 8008b42:	60fb      	str	r3, [r7, #12]
 8008b44:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b4a:	4619      	mov	r1, r3
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f7ff fc4d 	bl	80083ec <HAL_UARTEx_RxEventCallback>
 8008b52:	e002      	b.n	8008b5a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f7f9 f9a7 	bl	8001ea8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	e002      	b.n	8008b64 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	e000      	b.n	8008b64 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008b62:	2302      	movs	r3, #2
  }
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3730      	adds	r7, #48	; 0x30
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	bd80      	pop	{r7, pc}

08008b6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b70:	b0c0      	sub	sp, #256	; 0x100
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b88:	68d9      	ldr	r1, [r3, #12]
 8008b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	ea40 0301 	orr.w	r3, r0, r1
 8008b94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b9a:	689a      	ldr	r2, [r3, #8]
 8008b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ba0:	691b      	ldr	r3, [r3, #16]
 8008ba2:	431a      	orrs	r2, r3
 8008ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ba8:	695b      	ldr	r3, [r3, #20]
 8008baa:	431a      	orrs	r2, r3
 8008bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bb0:	69db      	ldr	r3, [r3, #28]
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008bc4:	f021 010c 	bic.w	r1, r1, #12
 8008bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008bd2:	430b      	orrs	r3, r1
 8008bd4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008bd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	695b      	ldr	r3, [r3, #20]
 8008bde:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008be6:	6999      	ldr	r1, [r3, #24]
 8008be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	ea40 0301 	orr.w	r3, r0, r1
 8008bf2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	4b8f      	ldr	r3, [pc, #572]	; (8008e38 <UART_SetConfig+0x2cc>)
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d005      	beq.n	8008c0c <UART_SetConfig+0xa0>
 8008c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c04:	681a      	ldr	r2, [r3, #0]
 8008c06:	4b8d      	ldr	r3, [pc, #564]	; (8008e3c <UART_SetConfig+0x2d0>)
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d104      	bne.n	8008c16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008c0c:	f7fd faca 	bl	80061a4 <HAL_RCC_GetPCLK2Freq>
 8008c10:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008c14:	e003      	b.n	8008c1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c16:	f7fd fab1 	bl	800617c <HAL_RCC_GetPCLK1Freq>
 8008c1a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c22:	69db      	ldr	r3, [r3, #28]
 8008c24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c28:	f040 810c 	bne.w	8008e44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008c2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c30:	2200      	movs	r2, #0
 8008c32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008c36:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008c3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008c3e:	4622      	mov	r2, r4
 8008c40:	462b      	mov	r3, r5
 8008c42:	1891      	adds	r1, r2, r2
 8008c44:	65b9      	str	r1, [r7, #88]	; 0x58
 8008c46:	415b      	adcs	r3, r3
 8008c48:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008c4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008c4e:	4621      	mov	r1, r4
 8008c50:	eb12 0801 	adds.w	r8, r2, r1
 8008c54:	4629      	mov	r1, r5
 8008c56:	eb43 0901 	adc.w	r9, r3, r1
 8008c5a:	f04f 0200 	mov.w	r2, #0
 8008c5e:	f04f 0300 	mov.w	r3, #0
 8008c62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008c66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008c6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008c6e:	4690      	mov	r8, r2
 8008c70:	4699      	mov	r9, r3
 8008c72:	4623      	mov	r3, r4
 8008c74:	eb18 0303 	adds.w	r3, r8, r3
 8008c78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008c7c:	462b      	mov	r3, r5
 8008c7e:	eb49 0303 	adc.w	r3, r9, r3
 8008c82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008c86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008c92:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008c96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008c9a:	460b      	mov	r3, r1
 8008c9c:	18db      	adds	r3, r3, r3
 8008c9e:	653b      	str	r3, [r7, #80]	; 0x50
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	eb42 0303 	adc.w	r3, r2, r3
 8008ca6:	657b      	str	r3, [r7, #84]	; 0x54
 8008ca8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008cac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008cb0:	f7f7 faf6 	bl	80002a0 <__aeabi_uldivmod>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	460b      	mov	r3, r1
 8008cb8:	4b61      	ldr	r3, [pc, #388]	; (8008e40 <UART_SetConfig+0x2d4>)
 8008cba:	fba3 2302 	umull	r2, r3, r3, r2
 8008cbe:	095b      	lsrs	r3, r3, #5
 8008cc0:	011c      	lsls	r4, r3, #4
 8008cc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ccc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008cd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008cd4:	4642      	mov	r2, r8
 8008cd6:	464b      	mov	r3, r9
 8008cd8:	1891      	adds	r1, r2, r2
 8008cda:	64b9      	str	r1, [r7, #72]	; 0x48
 8008cdc:	415b      	adcs	r3, r3
 8008cde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ce0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008ce4:	4641      	mov	r1, r8
 8008ce6:	eb12 0a01 	adds.w	sl, r2, r1
 8008cea:	4649      	mov	r1, r9
 8008cec:	eb43 0b01 	adc.w	fp, r3, r1
 8008cf0:	f04f 0200 	mov.w	r2, #0
 8008cf4:	f04f 0300 	mov.w	r3, #0
 8008cf8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008cfc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008d00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d04:	4692      	mov	sl, r2
 8008d06:	469b      	mov	fp, r3
 8008d08:	4643      	mov	r3, r8
 8008d0a:	eb1a 0303 	adds.w	r3, sl, r3
 8008d0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008d12:	464b      	mov	r3, r9
 8008d14:	eb4b 0303 	adc.w	r3, fp, r3
 8008d18:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d20:	685b      	ldr	r3, [r3, #4]
 8008d22:	2200      	movs	r2, #0
 8008d24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008d28:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008d2c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008d30:	460b      	mov	r3, r1
 8008d32:	18db      	adds	r3, r3, r3
 8008d34:	643b      	str	r3, [r7, #64]	; 0x40
 8008d36:	4613      	mov	r3, r2
 8008d38:	eb42 0303 	adc.w	r3, r2, r3
 8008d3c:	647b      	str	r3, [r7, #68]	; 0x44
 8008d3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008d42:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008d46:	f7f7 faab 	bl	80002a0 <__aeabi_uldivmod>
 8008d4a:	4602      	mov	r2, r0
 8008d4c:	460b      	mov	r3, r1
 8008d4e:	4611      	mov	r1, r2
 8008d50:	4b3b      	ldr	r3, [pc, #236]	; (8008e40 <UART_SetConfig+0x2d4>)
 8008d52:	fba3 2301 	umull	r2, r3, r3, r1
 8008d56:	095b      	lsrs	r3, r3, #5
 8008d58:	2264      	movs	r2, #100	; 0x64
 8008d5a:	fb02 f303 	mul.w	r3, r2, r3
 8008d5e:	1acb      	subs	r3, r1, r3
 8008d60:	00db      	lsls	r3, r3, #3
 8008d62:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008d66:	4b36      	ldr	r3, [pc, #216]	; (8008e40 <UART_SetConfig+0x2d4>)
 8008d68:	fba3 2302 	umull	r2, r3, r3, r2
 8008d6c:	095b      	lsrs	r3, r3, #5
 8008d6e:	005b      	lsls	r3, r3, #1
 8008d70:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008d74:	441c      	add	r4, r3
 8008d76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d80:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008d84:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008d88:	4642      	mov	r2, r8
 8008d8a:	464b      	mov	r3, r9
 8008d8c:	1891      	adds	r1, r2, r2
 8008d8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8008d90:	415b      	adcs	r3, r3
 8008d92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008d94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008d98:	4641      	mov	r1, r8
 8008d9a:	1851      	adds	r1, r2, r1
 8008d9c:	6339      	str	r1, [r7, #48]	; 0x30
 8008d9e:	4649      	mov	r1, r9
 8008da0:	414b      	adcs	r3, r1
 8008da2:	637b      	str	r3, [r7, #52]	; 0x34
 8008da4:	f04f 0200 	mov.w	r2, #0
 8008da8:	f04f 0300 	mov.w	r3, #0
 8008dac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008db0:	4659      	mov	r1, fp
 8008db2:	00cb      	lsls	r3, r1, #3
 8008db4:	4651      	mov	r1, sl
 8008db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008dba:	4651      	mov	r1, sl
 8008dbc:	00ca      	lsls	r2, r1, #3
 8008dbe:	4610      	mov	r0, r2
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	4642      	mov	r2, r8
 8008dc6:	189b      	adds	r3, r3, r2
 8008dc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008dcc:	464b      	mov	r3, r9
 8008dce:	460a      	mov	r2, r1
 8008dd0:	eb42 0303 	adc.w	r3, r2, r3
 8008dd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008de4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008de8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008dec:	460b      	mov	r3, r1
 8008dee:	18db      	adds	r3, r3, r3
 8008df0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008df2:	4613      	mov	r3, r2
 8008df4:	eb42 0303 	adc.w	r3, r2, r3
 8008df8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008dfe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008e02:	f7f7 fa4d 	bl	80002a0 <__aeabi_uldivmod>
 8008e06:	4602      	mov	r2, r0
 8008e08:	460b      	mov	r3, r1
 8008e0a:	4b0d      	ldr	r3, [pc, #52]	; (8008e40 <UART_SetConfig+0x2d4>)
 8008e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8008e10:	095b      	lsrs	r3, r3, #5
 8008e12:	2164      	movs	r1, #100	; 0x64
 8008e14:	fb01 f303 	mul.w	r3, r1, r3
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	00db      	lsls	r3, r3, #3
 8008e1c:	3332      	adds	r3, #50	; 0x32
 8008e1e:	4a08      	ldr	r2, [pc, #32]	; (8008e40 <UART_SetConfig+0x2d4>)
 8008e20:	fba2 2303 	umull	r2, r3, r2, r3
 8008e24:	095b      	lsrs	r3, r3, #5
 8008e26:	f003 0207 	and.w	r2, r3, #7
 8008e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	4422      	add	r2, r4
 8008e32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008e34:	e105      	b.n	8009042 <UART_SetConfig+0x4d6>
 8008e36:	bf00      	nop
 8008e38:	40011000 	.word	0x40011000
 8008e3c:	40011400 	.word	0x40011400
 8008e40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e48:	2200      	movs	r2, #0
 8008e4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008e4e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008e52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008e56:	4642      	mov	r2, r8
 8008e58:	464b      	mov	r3, r9
 8008e5a:	1891      	adds	r1, r2, r2
 8008e5c:	6239      	str	r1, [r7, #32]
 8008e5e:	415b      	adcs	r3, r3
 8008e60:	627b      	str	r3, [r7, #36]	; 0x24
 8008e62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008e66:	4641      	mov	r1, r8
 8008e68:	1854      	adds	r4, r2, r1
 8008e6a:	4649      	mov	r1, r9
 8008e6c:	eb43 0501 	adc.w	r5, r3, r1
 8008e70:	f04f 0200 	mov.w	r2, #0
 8008e74:	f04f 0300 	mov.w	r3, #0
 8008e78:	00eb      	lsls	r3, r5, #3
 8008e7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e7e:	00e2      	lsls	r2, r4, #3
 8008e80:	4614      	mov	r4, r2
 8008e82:	461d      	mov	r5, r3
 8008e84:	4643      	mov	r3, r8
 8008e86:	18e3      	adds	r3, r4, r3
 8008e88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008e8c:	464b      	mov	r3, r9
 8008e8e:	eb45 0303 	adc.w	r3, r5, r3
 8008e92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008e96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008ea2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008ea6:	f04f 0200 	mov.w	r2, #0
 8008eaa:	f04f 0300 	mov.w	r3, #0
 8008eae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008eb2:	4629      	mov	r1, r5
 8008eb4:	008b      	lsls	r3, r1, #2
 8008eb6:	4621      	mov	r1, r4
 8008eb8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	008a      	lsls	r2, r1, #2
 8008ec0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008ec4:	f7f7 f9ec 	bl	80002a0 <__aeabi_uldivmod>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	460b      	mov	r3, r1
 8008ecc:	4b60      	ldr	r3, [pc, #384]	; (8009050 <UART_SetConfig+0x4e4>)
 8008ece:	fba3 2302 	umull	r2, r3, r3, r2
 8008ed2:	095b      	lsrs	r3, r3, #5
 8008ed4:	011c      	lsls	r4, r3, #4
 8008ed6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008eda:	2200      	movs	r2, #0
 8008edc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008ee0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008ee4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008ee8:	4642      	mov	r2, r8
 8008eea:	464b      	mov	r3, r9
 8008eec:	1891      	adds	r1, r2, r2
 8008eee:	61b9      	str	r1, [r7, #24]
 8008ef0:	415b      	adcs	r3, r3
 8008ef2:	61fb      	str	r3, [r7, #28]
 8008ef4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008ef8:	4641      	mov	r1, r8
 8008efa:	1851      	adds	r1, r2, r1
 8008efc:	6139      	str	r1, [r7, #16]
 8008efe:	4649      	mov	r1, r9
 8008f00:	414b      	adcs	r3, r1
 8008f02:	617b      	str	r3, [r7, #20]
 8008f04:	f04f 0200 	mov.w	r2, #0
 8008f08:	f04f 0300 	mov.w	r3, #0
 8008f0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008f10:	4659      	mov	r1, fp
 8008f12:	00cb      	lsls	r3, r1, #3
 8008f14:	4651      	mov	r1, sl
 8008f16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f1a:	4651      	mov	r1, sl
 8008f1c:	00ca      	lsls	r2, r1, #3
 8008f1e:	4610      	mov	r0, r2
 8008f20:	4619      	mov	r1, r3
 8008f22:	4603      	mov	r3, r0
 8008f24:	4642      	mov	r2, r8
 8008f26:	189b      	adds	r3, r3, r2
 8008f28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008f2c:	464b      	mov	r3, r9
 8008f2e:	460a      	mov	r2, r1
 8008f30:	eb42 0303 	adc.w	r3, r2, r3
 8008f34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	67bb      	str	r3, [r7, #120]	; 0x78
 8008f42:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008f44:	f04f 0200 	mov.w	r2, #0
 8008f48:	f04f 0300 	mov.w	r3, #0
 8008f4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008f50:	4649      	mov	r1, r9
 8008f52:	008b      	lsls	r3, r1, #2
 8008f54:	4641      	mov	r1, r8
 8008f56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f5a:	4641      	mov	r1, r8
 8008f5c:	008a      	lsls	r2, r1, #2
 8008f5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008f62:	f7f7 f99d 	bl	80002a0 <__aeabi_uldivmod>
 8008f66:	4602      	mov	r2, r0
 8008f68:	460b      	mov	r3, r1
 8008f6a:	4b39      	ldr	r3, [pc, #228]	; (8009050 <UART_SetConfig+0x4e4>)
 8008f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8008f70:	095b      	lsrs	r3, r3, #5
 8008f72:	2164      	movs	r1, #100	; 0x64
 8008f74:	fb01 f303 	mul.w	r3, r1, r3
 8008f78:	1ad3      	subs	r3, r2, r3
 8008f7a:	011b      	lsls	r3, r3, #4
 8008f7c:	3332      	adds	r3, #50	; 0x32
 8008f7e:	4a34      	ldr	r2, [pc, #208]	; (8009050 <UART_SetConfig+0x4e4>)
 8008f80:	fba2 2303 	umull	r2, r3, r2, r3
 8008f84:	095b      	lsrs	r3, r3, #5
 8008f86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008f8a:	441c      	add	r4, r3
 8008f8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f90:	2200      	movs	r2, #0
 8008f92:	673b      	str	r3, [r7, #112]	; 0x70
 8008f94:	677a      	str	r2, [r7, #116]	; 0x74
 8008f96:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008f9a:	4642      	mov	r2, r8
 8008f9c:	464b      	mov	r3, r9
 8008f9e:	1891      	adds	r1, r2, r2
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	415b      	adcs	r3, r3
 8008fa4:	60fb      	str	r3, [r7, #12]
 8008fa6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008faa:	4641      	mov	r1, r8
 8008fac:	1851      	adds	r1, r2, r1
 8008fae:	6039      	str	r1, [r7, #0]
 8008fb0:	4649      	mov	r1, r9
 8008fb2:	414b      	adcs	r3, r1
 8008fb4:	607b      	str	r3, [r7, #4]
 8008fb6:	f04f 0200 	mov.w	r2, #0
 8008fba:	f04f 0300 	mov.w	r3, #0
 8008fbe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008fc2:	4659      	mov	r1, fp
 8008fc4:	00cb      	lsls	r3, r1, #3
 8008fc6:	4651      	mov	r1, sl
 8008fc8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fcc:	4651      	mov	r1, sl
 8008fce:	00ca      	lsls	r2, r1, #3
 8008fd0:	4610      	mov	r0, r2
 8008fd2:	4619      	mov	r1, r3
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	4642      	mov	r2, r8
 8008fd8:	189b      	adds	r3, r3, r2
 8008fda:	66bb      	str	r3, [r7, #104]	; 0x68
 8008fdc:	464b      	mov	r3, r9
 8008fde:	460a      	mov	r2, r1
 8008fe0:	eb42 0303 	adc.w	r3, r2, r3
 8008fe4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008fe6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	2200      	movs	r2, #0
 8008fee:	663b      	str	r3, [r7, #96]	; 0x60
 8008ff0:	667a      	str	r2, [r7, #100]	; 0x64
 8008ff2:	f04f 0200 	mov.w	r2, #0
 8008ff6:	f04f 0300 	mov.w	r3, #0
 8008ffa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008ffe:	4649      	mov	r1, r9
 8009000:	008b      	lsls	r3, r1, #2
 8009002:	4641      	mov	r1, r8
 8009004:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009008:	4641      	mov	r1, r8
 800900a:	008a      	lsls	r2, r1, #2
 800900c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009010:	f7f7 f946 	bl	80002a0 <__aeabi_uldivmod>
 8009014:	4602      	mov	r2, r0
 8009016:	460b      	mov	r3, r1
 8009018:	4b0d      	ldr	r3, [pc, #52]	; (8009050 <UART_SetConfig+0x4e4>)
 800901a:	fba3 1302 	umull	r1, r3, r3, r2
 800901e:	095b      	lsrs	r3, r3, #5
 8009020:	2164      	movs	r1, #100	; 0x64
 8009022:	fb01 f303 	mul.w	r3, r1, r3
 8009026:	1ad3      	subs	r3, r2, r3
 8009028:	011b      	lsls	r3, r3, #4
 800902a:	3332      	adds	r3, #50	; 0x32
 800902c:	4a08      	ldr	r2, [pc, #32]	; (8009050 <UART_SetConfig+0x4e4>)
 800902e:	fba2 2303 	umull	r2, r3, r2, r3
 8009032:	095b      	lsrs	r3, r3, #5
 8009034:	f003 020f 	and.w	r2, r3, #15
 8009038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4422      	add	r2, r4
 8009040:	609a      	str	r2, [r3, #8]
}
 8009042:	bf00      	nop
 8009044:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009048:	46bd      	mov	sp, r7
 800904a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800904e:	bf00      	nop
 8009050:	51eb851f 	.word	0x51eb851f

08009054 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009054:	b084      	sub	sp, #16
 8009056:	b580      	push	{r7, lr}
 8009058:	b084      	sub	sp, #16
 800905a:	af00      	add	r7, sp, #0
 800905c:	6078      	str	r0, [r7, #4]
 800905e:	f107 001c 	add.w	r0, r7, #28
 8009062:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009068:	2b01      	cmp	r3, #1
 800906a:	d122      	bne.n	80090b2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009070:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	68db      	ldr	r3, [r3, #12]
 800907c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009080:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	68db      	ldr	r3, [r3, #12]
 800908c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009094:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009096:	2b01      	cmp	r3, #1
 8009098:	d105      	bne.n	80090a6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090a6:	6878      	ldr	r0, [r7, #4]
 80090a8:	f000 faa2 	bl	80095f0 <USB_CoreReset>
 80090ac:	4603      	mov	r3, r0
 80090ae:	73fb      	strb	r3, [r7, #15]
 80090b0:	e01a      	b.n	80090e8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	68db      	ldr	r3, [r3, #12]
 80090b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 fa96 	bl	80095f0 <USB_CoreReset>
 80090c4:	4603      	mov	r3, r0
 80090c6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80090c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d106      	bne.n	80090dc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	639a      	str	r2, [r3, #56]	; 0x38
 80090da:	e005      	b.n	80090e8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80090e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ea:	2b01      	cmp	r3, #1
 80090ec:	d10b      	bne.n	8009106 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	689b      	ldr	r3, [r3, #8]
 80090f2:	f043 0206 	orr.w	r2, r3, #6
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	f043 0220 	orr.w	r2, r3, #32
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009106:	7bfb      	ldrb	r3, [r7, #15]
}
 8009108:	4618      	mov	r0, r3
 800910a:	3710      	adds	r7, #16
 800910c:	46bd      	mov	sp, r7
 800910e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009112:	b004      	add	sp, #16
 8009114:	4770      	bx	lr

08009116 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009116:	b480      	push	{r7}
 8009118:	b083      	sub	sp, #12
 800911a:	af00      	add	r7, sp, #0
 800911c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	689b      	ldr	r3, [r3, #8]
 8009122:	f023 0201 	bic.w	r2, r3, #1
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800912a:	2300      	movs	r3, #0
}
 800912c:	4618      	mov	r0, r3
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
 8009140:	460b      	mov	r3, r1
 8009142:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009144:	2300      	movs	r3, #0
 8009146:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	68db      	ldr	r3, [r3, #12]
 800914c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009154:	78fb      	ldrb	r3, [r7, #3]
 8009156:	2b01      	cmp	r3, #1
 8009158:	d115      	bne.n	8009186 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	68db      	ldr	r3, [r3, #12]
 800915e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009166:	2001      	movs	r0, #1
 8009168:	f7fa f8bc 	bl	80032e4 <HAL_Delay>
      ms++;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	3301      	adds	r3, #1
 8009170:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8009172:	6878      	ldr	r0, [r7, #4]
 8009174:	f000 fa2e 	bl	80095d4 <USB_GetMode>
 8009178:	4603      	mov	r3, r0
 800917a:	2b01      	cmp	r3, #1
 800917c:	d01e      	beq.n	80091bc <USB_SetCurrentMode+0x84>
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2b31      	cmp	r3, #49	; 0x31
 8009182:	d9f0      	bls.n	8009166 <USB_SetCurrentMode+0x2e>
 8009184:	e01a      	b.n	80091bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009186:	78fb      	ldrb	r3, [r7, #3]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d115      	bne.n	80091b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	68db      	ldr	r3, [r3, #12]
 8009190:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009198:	2001      	movs	r0, #1
 800919a:	f7fa f8a3 	bl	80032e4 <HAL_Delay>
      ms++;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	3301      	adds	r3, #1
 80091a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 fa15 	bl	80095d4 <USB_GetMode>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d005      	beq.n	80091bc <USB_SetCurrentMode+0x84>
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	2b31      	cmp	r3, #49	; 0x31
 80091b4:	d9f0      	bls.n	8009198 <USB_SetCurrentMode+0x60>
 80091b6:	e001      	b.n	80091bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	e005      	b.n	80091c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2b32      	cmp	r3, #50	; 0x32
 80091c0:	d101      	bne.n	80091c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80091c2:	2301      	movs	r3, #1
 80091c4:	e000      	b.n	80091c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80091c6:	2300      	movs	r3, #0
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3710      	adds	r7, #16
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80091d0:	b084      	sub	sp, #16
 80091d2:	b580      	push	{r7, lr}
 80091d4:	b086      	sub	sp, #24
 80091d6:	af00      	add	r7, sp, #0
 80091d8:	6078      	str	r0, [r7, #4]
 80091da:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80091de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80091e2:	2300      	movs	r3, #0
 80091e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80091ea:	2300      	movs	r3, #0
 80091ec:	613b      	str	r3, [r7, #16]
 80091ee:	e009      	b.n	8009204 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80091f0:	687a      	ldr	r2, [r7, #4]
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	3340      	adds	r3, #64	; 0x40
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	4413      	add	r3, r2
 80091fa:	2200      	movs	r2, #0
 80091fc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	3301      	adds	r3, #1
 8009202:	613b      	str	r3, [r7, #16]
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	2b0e      	cmp	r3, #14
 8009208:	d9f2      	bls.n	80091f0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800920a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800920c:	2b00      	cmp	r3, #0
 800920e:	d11c      	bne.n	800924a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	68fa      	ldr	r2, [r7, #12]
 800921a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800921e:	f043 0302 	orr.w	r3, r3, #2
 8009222:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009228:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009234:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009240:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	639a      	str	r2, [r3, #56]	; 0x38
 8009248:	e00b      	b.n	8009262 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800924e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800925a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009268:	461a      	mov	r2, r3
 800926a:	2300      	movs	r3, #0
 800926c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009274:	4619      	mov	r1, r3
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800927c:	461a      	mov	r2, r3
 800927e:	680b      	ldr	r3, [r1, #0]
 8009280:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009284:	2b01      	cmp	r3, #1
 8009286:	d10c      	bne.n	80092a2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800928a:	2b00      	cmp	r3, #0
 800928c:	d104      	bne.n	8009298 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800928e:	2100      	movs	r1, #0
 8009290:	6878      	ldr	r0, [r7, #4]
 8009292:	f000 f965 	bl	8009560 <USB_SetDevSpeed>
 8009296:	e008      	b.n	80092aa <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009298:	2101      	movs	r1, #1
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 f960 	bl	8009560 <USB_SetDevSpeed>
 80092a0:	e003      	b.n	80092aa <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80092a2:	2103      	movs	r1, #3
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f000 f95b 	bl	8009560 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80092aa:	2110      	movs	r1, #16
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f000 f8f3 	bl	8009498 <USB_FlushTxFifo>
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d001      	beq.n	80092bc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80092b8:	2301      	movs	r3, #1
 80092ba:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	f000 f91f 	bl	8009500 <USB_FlushRxFifo>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d001      	beq.n	80092cc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80092c8:	2301      	movs	r3, #1
 80092ca:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092d2:	461a      	mov	r2, r3
 80092d4:	2300      	movs	r3, #0
 80092d6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092de:	461a      	mov	r2, r3
 80092e0:	2300      	movs	r3, #0
 80092e2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092ea:	461a      	mov	r2, r3
 80092ec:	2300      	movs	r3, #0
 80092ee:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80092f0:	2300      	movs	r3, #0
 80092f2:	613b      	str	r3, [r7, #16]
 80092f4:	e043      	b.n	800937e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	015a      	lsls	r2, r3, #5
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	4413      	add	r3, r2
 80092fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009308:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800930c:	d118      	bne.n	8009340 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d10a      	bne.n	800932a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	015a      	lsls	r2, r3, #5
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	4413      	add	r3, r2
 800931c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009320:	461a      	mov	r2, r3
 8009322:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009326:	6013      	str	r3, [r2, #0]
 8009328:	e013      	b.n	8009352 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	015a      	lsls	r2, r3, #5
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	4413      	add	r3, r2
 8009332:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009336:	461a      	mov	r2, r3
 8009338:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800933c:	6013      	str	r3, [r2, #0]
 800933e:	e008      	b.n	8009352 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	015a      	lsls	r2, r3, #5
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	4413      	add	r3, r2
 8009348:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800934c:	461a      	mov	r2, r3
 800934e:	2300      	movs	r3, #0
 8009350:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	015a      	lsls	r2, r3, #5
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	4413      	add	r3, r2
 800935a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800935e:	461a      	mov	r2, r3
 8009360:	2300      	movs	r3, #0
 8009362:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009364:	693b      	ldr	r3, [r7, #16]
 8009366:	015a      	lsls	r2, r3, #5
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	4413      	add	r3, r2
 800936c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009370:	461a      	mov	r2, r3
 8009372:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009376:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	3301      	adds	r3, #1
 800937c:	613b      	str	r3, [r7, #16]
 800937e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009380:	693a      	ldr	r2, [r7, #16]
 8009382:	429a      	cmp	r2, r3
 8009384:	d3b7      	bcc.n	80092f6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009386:	2300      	movs	r3, #0
 8009388:	613b      	str	r3, [r7, #16]
 800938a:	e043      	b.n	8009414 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800938c:	693b      	ldr	r3, [r7, #16]
 800938e:	015a      	lsls	r2, r3, #5
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	4413      	add	r3, r2
 8009394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800939e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80093a2:	d118      	bne.n	80093d6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d10a      	bne.n	80093c0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	015a      	lsls	r2, r3, #5
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	4413      	add	r3, r2
 80093b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093b6:	461a      	mov	r2, r3
 80093b8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80093bc:	6013      	str	r3, [r2, #0]
 80093be:	e013      	b.n	80093e8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80093c0:	693b      	ldr	r3, [r7, #16]
 80093c2:	015a      	lsls	r2, r3, #5
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	4413      	add	r3, r2
 80093c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093cc:	461a      	mov	r2, r3
 80093ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80093d2:	6013      	str	r3, [r2, #0]
 80093d4:	e008      	b.n	80093e8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80093d6:	693b      	ldr	r3, [r7, #16]
 80093d8:	015a      	lsls	r2, r3, #5
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	4413      	add	r3, r2
 80093de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093e2:	461a      	mov	r2, r3
 80093e4:	2300      	movs	r3, #0
 80093e6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	015a      	lsls	r2, r3, #5
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	4413      	add	r3, r2
 80093f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093f4:	461a      	mov	r2, r3
 80093f6:	2300      	movs	r3, #0
 80093f8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	015a      	lsls	r2, r3, #5
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	4413      	add	r3, r2
 8009402:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009406:	461a      	mov	r2, r3
 8009408:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800940c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	3301      	adds	r3, #1
 8009412:	613b      	str	r3, [r7, #16]
 8009414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009416:	693a      	ldr	r2, [r7, #16]
 8009418:	429a      	cmp	r2, r3
 800941a:	d3b7      	bcc.n	800938c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009422:	691b      	ldr	r3, [r3, #16]
 8009424:	68fa      	ldr	r2, [r7, #12]
 8009426:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800942a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800942e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2200      	movs	r2, #0
 8009434:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800943c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800943e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009440:	2b00      	cmp	r3, #0
 8009442:	d105      	bne.n	8009450 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	699b      	ldr	r3, [r3, #24]
 8009448:	f043 0210 	orr.w	r2, r3, #16
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	699a      	ldr	r2, [r3, #24]
 8009454:	4b0f      	ldr	r3, [pc, #60]	; (8009494 <USB_DevInit+0x2c4>)
 8009456:	4313      	orrs	r3, r2
 8009458:	687a      	ldr	r2, [r7, #4]
 800945a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800945c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800945e:	2b00      	cmp	r3, #0
 8009460:	d005      	beq.n	800946e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	699b      	ldr	r3, [r3, #24]
 8009466:	f043 0208 	orr.w	r2, r3, #8
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800946e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009470:	2b01      	cmp	r3, #1
 8009472:	d107      	bne.n	8009484 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	699b      	ldr	r3, [r3, #24]
 8009478:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800947c:	f043 0304 	orr.w	r3, r3, #4
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009484:	7dfb      	ldrb	r3, [r7, #23]
}
 8009486:	4618      	mov	r0, r3
 8009488:	3718      	adds	r7, #24
 800948a:	46bd      	mov	sp, r7
 800948c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009490:	b004      	add	sp, #16
 8009492:	4770      	bx	lr
 8009494:	803c3800 	.word	0x803c3800

08009498 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009498:	b480      	push	{r7}
 800949a:	b085      	sub	sp, #20
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80094a2:	2300      	movs	r3, #0
 80094a4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	3301      	adds	r3, #1
 80094aa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	4a13      	ldr	r2, [pc, #76]	; (80094fc <USB_FlushTxFifo+0x64>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d901      	bls.n	80094b8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80094b4:	2303      	movs	r3, #3
 80094b6:	e01b      	b.n	80094f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	691b      	ldr	r3, [r3, #16]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	daf2      	bge.n	80094a6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80094c0:	2300      	movs	r3, #0
 80094c2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	019b      	lsls	r3, r3, #6
 80094c8:	f043 0220 	orr.w	r2, r3, #32
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	3301      	adds	r3, #1
 80094d4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	4a08      	ldr	r2, [pc, #32]	; (80094fc <USB_FlushTxFifo+0x64>)
 80094da:	4293      	cmp	r3, r2
 80094dc:	d901      	bls.n	80094e2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80094de:	2303      	movs	r3, #3
 80094e0:	e006      	b.n	80094f0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	691b      	ldr	r3, [r3, #16]
 80094e6:	f003 0320 	and.w	r3, r3, #32
 80094ea:	2b20      	cmp	r3, #32
 80094ec:	d0f0      	beq.n	80094d0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3714      	adds	r7, #20
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr
 80094fc:	00030d40 	.word	0x00030d40

08009500 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009500:	b480      	push	{r7}
 8009502:	b085      	sub	sp, #20
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009508:	2300      	movs	r3, #0
 800950a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	3301      	adds	r3, #1
 8009510:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	4a11      	ldr	r2, [pc, #68]	; (800955c <USB_FlushRxFifo+0x5c>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d901      	bls.n	800951e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800951a:	2303      	movs	r3, #3
 800951c:	e018      	b.n	8009550 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	2b00      	cmp	r3, #0
 8009524:	daf2      	bge.n	800950c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009526:	2300      	movs	r3, #0
 8009528:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2210      	movs	r2, #16
 800952e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	3301      	adds	r3, #1
 8009534:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	4a08      	ldr	r2, [pc, #32]	; (800955c <USB_FlushRxFifo+0x5c>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d901      	bls.n	8009542 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800953e:	2303      	movs	r3, #3
 8009540:	e006      	b.n	8009550 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	691b      	ldr	r3, [r3, #16]
 8009546:	f003 0310 	and.w	r3, r3, #16
 800954a:	2b10      	cmp	r3, #16
 800954c:	d0f0      	beq.n	8009530 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3714      	adds	r7, #20
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr
 800955c:	00030d40 	.word	0x00030d40

08009560 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009560:	b480      	push	{r7}
 8009562:	b085      	sub	sp, #20
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	460b      	mov	r3, r1
 800956a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009576:	681a      	ldr	r2, [r3, #0]
 8009578:	78fb      	ldrb	r3, [r7, #3]
 800957a:	68f9      	ldr	r1, [r7, #12]
 800957c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009580:	4313      	orrs	r3, r2
 8009582:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	3714      	adds	r7, #20
 800958a:	46bd      	mov	sp, r7
 800958c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009590:	4770      	bx	lr

08009592 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009592:	b480      	push	{r7}
 8009594:	b085      	sub	sp, #20
 8009596:	af00      	add	r7, sp, #0
 8009598:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	68fa      	ldr	r2, [r7, #12]
 80095a8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80095ac:	f023 0303 	bic.w	r3, r3, #3
 80095b0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	68fa      	ldr	r2, [r7, #12]
 80095bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80095c0:	f043 0302 	orr.w	r3, r3, #2
 80095c4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80095c6:	2300      	movs	r3, #0
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3714      	adds	r7, #20
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr

080095d4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	695b      	ldr	r3, [r3, #20]
 80095e0:	f003 0301 	and.w	r3, r3, #1
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	370c      	adds	r7, #12
 80095e8:	46bd      	mov	sp, r7
 80095ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ee:	4770      	bx	lr

080095f0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80095f0:	b480      	push	{r7}
 80095f2:	b085      	sub	sp, #20
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80095f8:	2300      	movs	r3, #0
 80095fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	3301      	adds	r3, #1
 8009600:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	4a13      	ldr	r2, [pc, #76]	; (8009654 <USB_CoreReset+0x64>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d901      	bls.n	800960e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800960a:	2303      	movs	r3, #3
 800960c:	e01b      	b.n	8009646 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	691b      	ldr	r3, [r3, #16]
 8009612:	2b00      	cmp	r3, #0
 8009614:	daf2      	bge.n	80095fc <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009616:	2300      	movs	r3, #0
 8009618:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	691b      	ldr	r3, [r3, #16]
 800961e:	f043 0201 	orr.w	r2, r3, #1
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	3301      	adds	r3, #1
 800962a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	4a09      	ldr	r2, [pc, #36]	; (8009654 <USB_CoreReset+0x64>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d901      	bls.n	8009638 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009634:	2303      	movs	r3, #3
 8009636:	e006      	b.n	8009646 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	691b      	ldr	r3, [r3, #16]
 800963c:	f003 0301 	and.w	r3, r3, #1
 8009640:	2b01      	cmp	r3, #1
 8009642:	d0f0      	beq.n	8009626 <USB_CoreReset+0x36>

  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3714      	adds	r7, #20
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr
 8009652:	bf00      	nop
 8009654:	00030d40 	.word	0x00030d40

08009658 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800965c:	4904      	ldr	r1, [pc, #16]	; (8009670 <MX_FATFS_Init+0x18>)
 800965e:	4805      	ldr	r0, [pc, #20]	; (8009674 <MX_FATFS_Init+0x1c>)
 8009660:	f002 feb8 	bl	800c3d4 <FATFS_LinkDriver>
 8009664:	4603      	mov	r3, r0
 8009666:	461a      	mov	r2, r3
 8009668:	4b03      	ldr	r3, [pc, #12]	; (8009678 <MX_FATFS_Init+0x20>)
 800966a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800966c:	bf00      	nop
 800966e:	bd80      	pop	{r7, pc}
 8009670:	200034bc 	.word	0x200034bc
 8009674:	20000090 	.word	0x20000090
 8009678:	200034b8 	.word	0x200034b8

0800967c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800967c:	b480      	push	{r7}
 800967e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009680:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009682:	4618      	mov	r0, r3
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr

0800968c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b082      	sub	sp, #8
 8009690:	af00      	add	r7, sp, #0
 8009692:	4603      	mov	r3, r0
 8009694:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8009696:	79fb      	ldrb	r3, [r7, #7]
 8009698:	4618      	mov	r0, r3
 800969a:	f7f7 fbab 	bl	8000df4 <SD_disk_initialize>
 800969e:	4603      	mov	r3, r0
 80096a0:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80096a2:	4618      	mov	r0, r3
 80096a4:	3708      	adds	r7, #8
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}

080096aa <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80096aa:	b580      	push	{r7, lr}
 80096ac:	b082      	sub	sp, #8
 80096ae:	af00      	add	r7, sp, #0
 80096b0:	4603      	mov	r3, r0
 80096b2:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 80096b4:	79fb      	ldrb	r3, [r7, #7]
 80096b6:	4618      	mov	r0, r3
 80096b8:	f7f7 fc86 	bl	8000fc8 <SD_disk_status>
 80096bc:	4603      	mov	r3, r0
 80096be:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3708      	adds	r7, #8
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b084      	sub	sp, #16
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	60b9      	str	r1, [r7, #8]
 80096d0:	607a      	str	r2, [r7, #4]
 80096d2:	603b      	str	r3, [r7, #0]
 80096d4:	4603      	mov	r3, r0
 80096d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv,buff,sector,count);
 80096d8:	7bf8      	ldrb	r0, [r7, #15]
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	687a      	ldr	r2, [r7, #4]
 80096de:	68b9      	ldr	r1, [r7, #8]
 80096e0:	f7f7 fc88 	bl	8000ff4 <SD_disk_read>
 80096e4:	4603      	mov	r3, r0
 80096e6:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3710      	adds	r7, #16
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bd80      	pop	{r7, pc}

080096f0 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b084      	sub	sp, #16
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	60b9      	str	r1, [r7, #8]
 80096f8:	607a      	str	r2, [r7, #4]
 80096fa:	603b      	str	r3, [r7, #0]
 80096fc:	4603      	mov	r3, r0
 80096fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv,buff,sector,count);
 8009700:	7bf8      	ldrb	r0, [r7, #15]
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	687a      	ldr	r2, [r7, #4]
 8009706:	68b9      	ldr	r1, [r7, #8]
 8009708:	f7f7 fcde 	bl	80010c8 <SD_disk_write>
 800970c:	4603      	mov	r3, r0
 800970e:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 8009710:	4618      	mov	r0, r3
 8009712:	3710      	adds	r7, #16
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
 800971e:	4603      	mov	r3, r0
 8009720:	603a      	str	r2, [r7, #0]
 8009722:	71fb      	strb	r3, [r7, #7]
 8009724:	460b      	mov	r3, r1
 8009726:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv,cmd,buff);
 8009728:	79fb      	ldrb	r3, [r7, #7]
 800972a:	79b9      	ldrb	r1, [r7, #6]
 800972c:	683a      	ldr	r2, [r7, #0]
 800972e:	4618      	mov	r0, r3
 8009730:	f7f7 fd4e 	bl	80011d0 <SD_disk_ioctl>
 8009734:	4603      	mov	r3, r0
 8009736:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8009738:	4618      	mov	r0, r3
 800973a:	3708      	adds	r7, #8
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	4603      	mov	r3, r0
 8009748:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800974a:	79fb      	ldrb	r3, [r7, #7]
 800974c:	4a08      	ldr	r2, [pc, #32]	; (8009770 <disk_status+0x30>)
 800974e:	009b      	lsls	r3, r3, #2
 8009750:	4413      	add	r3, r2
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	685b      	ldr	r3, [r3, #4]
 8009756:	79fa      	ldrb	r2, [r7, #7]
 8009758:	4905      	ldr	r1, [pc, #20]	; (8009770 <disk_status+0x30>)
 800975a:	440a      	add	r2, r1
 800975c:	7a12      	ldrb	r2, [r2, #8]
 800975e:	4610      	mov	r0, r2
 8009760:	4798      	blx	r3
 8009762:	4603      	mov	r3, r0
 8009764:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009766:	7bfb      	ldrb	r3, [r7, #15]
}
 8009768:	4618      	mov	r0, r3
 800976a:	3710      	adds	r7, #16
 800976c:	46bd      	mov	sp, r7
 800976e:	bd80      	pop	{r7, pc}
 8009770:	200034e8 	.word	0x200034e8

08009774 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009774:	b580      	push	{r7, lr}
 8009776:	b084      	sub	sp, #16
 8009778:	af00      	add	r7, sp, #0
 800977a:	4603      	mov	r3, r0
 800977c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800977e:	2300      	movs	r3, #0
 8009780:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009782:	79fb      	ldrb	r3, [r7, #7]
 8009784:	4a0d      	ldr	r2, [pc, #52]	; (80097bc <disk_initialize+0x48>)
 8009786:	5cd3      	ldrb	r3, [r2, r3]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d111      	bne.n	80097b0 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800978c:	79fb      	ldrb	r3, [r7, #7]
 800978e:	4a0b      	ldr	r2, [pc, #44]	; (80097bc <disk_initialize+0x48>)
 8009790:	2101      	movs	r1, #1
 8009792:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009794:	79fb      	ldrb	r3, [r7, #7]
 8009796:	4a09      	ldr	r2, [pc, #36]	; (80097bc <disk_initialize+0x48>)
 8009798:	009b      	lsls	r3, r3, #2
 800979a:	4413      	add	r3, r2
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	79fa      	ldrb	r2, [r7, #7]
 80097a2:	4906      	ldr	r1, [pc, #24]	; (80097bc <disk_initialize+0x48>)
 80097a4:	440a      	add	r2, r1
 80097a6:	7a12      	ldrb	r2, [r2, #8]
 80097a8:	4610      	mov	r0, r2
 80097aa:	4798      	blx	r3
 80097ac:	4603      	mov	r3, r0
 80097ae:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80097b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3710      	adds	r7, #16
 80097b6:	46bd      	mov	sp, r7
 80097b8:	bd80      	pop	{r7, pc}
 80097ba:	bf00      	nop
 80097bc:	200034e8 	.word	0x200034e8

080097c0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80097c0:	b590      	push	{r4, r7, lr}
 80097c2:	b087      	sub	sp, #28
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60b9      	str	r1, [r7, #8]
 80097c8:	607a      	str	r2, [r7, #4]
 80097ca:	603b      	str	r3, [r7, #0]
 80097cc:	4603      	mov	r3, r0
 80097ce:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80097d0:	7bfb      	ldrb	r3, [r7, #15]
 80097d2:	4a0a      	ldr	r2, [pc, #40]	; (80097fc <disk_read+0x3c>)
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	4413      	add	r3, r2
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	689c      	ldr	r4, [r3, #8]
 80097dc:	7bfb      	ldrb	r3, [r7, #15]
 80097de:	4a07      	ldr	r2, [pc, #28]	; (80097fc <disk_read+0x3c>)
 80097e0:	4413      	add	r3, r2
 80097e2:	7a18      	ldrb	r0, [r3, #8]
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	687a      	ldr	r2, [r7, #4]
 80097e8:	68b9      	ldr	r1, [r7, #8]
 80097ea:	47a0      	blx	r4
 80097ec:	4603      	mov	r3, r0
 80097ee:	75fb      	strb	r3, [r7, #23]
  return res;
 80097f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	371c      	adds	r7, #28
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd90      	pop	{r4, r7, pc}
 80097fa:	bf00      	nop
 80097fc:	200034e8 	.word	0x200034e8

08009800 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009800:	b590      	push	{r4, r7, lr}
 8009802:	b087      	sub	sp, #28
 8009804:	af00      	add	r7, sp, #0
 8009806:	60b9      	str	r1, [r7, #8]
 8009808:	607a      	str	r2, [r7, #4]
 800980a:	603b      	str	r3, [r7, #0]
 800980c:	4603      	mov	r3, r0
 800980e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009810:	7bfb      	ldrb	r3, [r7, #15]
 8009812:	4a0a      	ldr	r2, [pc, #40]	; (800983c <disk_write+0x3c>)
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	4413      	add	r3, r2
 8009818:	685b      	ldr	r3, [r3, #4]
 800981a:	68dc      	ldr	r4, [r3, #12]
 800981c:	7bfb      	ldrb	r3, [r7, #15]
 800981e:	4a07      	ldr	r2, [pc, #28]	; (800983c <disk_write+0x3c>)
 8009820:	4413      	add	r3, r2
 8009822:	7a18      	ldrb	r0, [r3, #8]
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	687a      	ldr	r2, [r7, #4]
 8009828:	68b9      	ldr	r1, [r7, #8]
 800982a:	47a0      	blx	r4
 800982c:	4603      	mov	r3, r0
 800982e:	75fb      	strb	r3, [r7, #23]
  return res;
 8009830:	7dfb      	ldrb	r3, [r7, #23]
}
 8009832:	4618      	mov	r0, r3
 8009834:	371c      	adds	r7, #28
 8009836:	46bd      	mov	sp, r7
 8009838:	bd90      	pop	{r4, r7, pc}
 800983a:	bf00      	nop
 800983c:	200034e8 	.word	0x200034e8

08009840 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	4603      	mov	r3, r0
 8009848:	603a      	str	r2, [r7, #0]
 800984a:	71fb      	strb	r3, [r7, #7]
 800984c:	460b      	mov	r3, r1
 800984e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009850:	79fb      	ldrb	r3, [r7, #7]
 8009852:	4a09      	ldr	r2, [pc, #36]	; (8009878 <disk_ioctl+0x38>)
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	4413      	add	r3, r2
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	79fa      	ldrb	r2, [r7, #7]
 800985e:	4906      	ldr	r1, [pc, #24]	; (8009878 <disk_ioctl+0x38>)
 8009860:	440a      	add	r2, r1
 8009862:	7a10      	ldrb	r0, [r2, #8]
 8009864:	79b9      	ldrb	r1, [r7, #6]
 8009866:	683a      	ldr	r2, [r7, #0]
 8009868:	4798      	blx	r3
 800986a:	4603      	mov	r3, r0
 800986c:	73fb      	strb	r3, [r7, #15]
  return res;
 800986e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009870:	4618      	mov	r0, r3
 8009872:	3710      	adds	r7, #16
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	200034e8 	.word	0x200034e8

0800987c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800987c:	b480      	push	{r7}
 800987e:	b085      	sub	sp, #20
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	3301      	adds	r3, #1
 8009888:	781b      	ldrb	r3, [r3, #0]
 800988a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800988c:	89fb      	ldrh	r3, [r7, #14]
 800988e:	021b      	lsls	r3, r3, #8
 8009890:	b21a      	sxth	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	b21b      	sxth	r3, r3
 8009898:	4313      	orrs	r3, r2
 800989a:	b21b      	sxth	r3, r3
 800989c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800989e:	89fb      	ldrh	r3, [r7, #14]
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3714      	adds	r7, #20
 80098a4:	46bd      	mov	sp, r7
 80098a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098aa:	4770      	bx	lr

080098ac <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80098ac:	b480      	push	{r7}
 80098ae:	b085      	sub	sp, #20
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	3303      	adds	r3, #3
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	021b      	lsls	r3, r3, #8
 80098c0:	687a      	ldr	r2, [r7, #4]
 80098c2:	3202      	adds	r2, #2
 80098c4:	7812      	ldrb	r2, [r2, #0]
 80098c6:	4313      	orrs	r3, r2
 80098c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	021b      	lsls	r3, r3, #8
 80098ce:	687a      	ldr	r2, [r7, #4]
 80098d0:	3201      	adds	r2, #1
 80098d2:	7812      	ldrb	r2, [r2, #0]
 80098d4:	4313      	orrs	r3, r2
 80098d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	021b      	lsls	r3, r3, #8
 80098dc:	687a      	ldr	r2, [r7, #4]
 80098de:	7812      	ldrb	r2, [r2, #0]
 80098e0:	4313      	orrs	r3, r2
 80098e2:	60fb      	str	r3, [r7, #12]
	return rv;
 80098e4:	68fb      	ldr	r3, [r7, #12]
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3714      	adds	r7, #20
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr

080098f2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80098f2:	b480      	push	{r7}
 80098f4:	b083      	sub	sp, #12
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	460b      	mov	r3, r1
 80098fc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	1c5a      	adds	r2, r3, #1
 8009902:	607a      	str	r2, [r7, #4]
 8009904:	887a      	ldrh	r2, [r7, #2]
 8009906:	b2d2      	uxtb	r2, r2
 8009908:	701a      	strb	r2, [r3, #0]
 800990a:	887b      	ldrh	r3, [r7, #2]
 800990c:	0a1b      	lsrs	r3, r3, #8
 800990e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	1c5a      	adds	r2, r3, #1
 8009914:	607a      	str	r2, [r7, #4]
 8009916:	887a      	ldrh	r2, [r7, #2]
 8009918:	b2d2      	uxtb	r2, r2
 800991a:	701a      	strb	r2, [r3, #0]
}
 800991c:	bf00      	nop
 800991e:	370c      	adds	r7, #12
 8009920:	46bd      	mov	sp, r7
 8009922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009926:	4770      	bx	lr

08009928 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009928:	b480      	push	{r7}
 800992a:	b083      	sub	sp, #12
 800992c:	af00      	add	r7, sp, #0
 800992e:	6078      	str	r0, [r7, #4]
 8009930:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	1c5a      	adds	r2, r3, #1
 8009936:	607a      	str	r2, [r7, #4]
 8009938:	683a      	ldr	r2, [r7, #0]
 800993a:	b2d2      	uxtb	r2, r2
 800993c:	701a      	strb	r2, [r3, #0]
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	0a1b      	lsrs	r3, r3, #8
 8009942:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	1c5a      	adds	r2, r3, #1
 8009948:	607a      	str	r2, [r7, #4]
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	b2d2      	uxtb	r2, r2
 800994e:	701a      	strb	r2, [r3, #0]
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	0a1b      	lsrs	r3, r3, #8
 8009954:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	1c5a      	adds	r2, r3, #1
 800995a:	607a      	str	r2, [r7, #4]
 800995c:	683a      	ldr	r2, [r7, #0]
 800995e:	b2d2      	uxtb	r2, r2
 8009960:	701a      	strb	r2, [r3, #0]
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	0a1b      	lsrs	r3, r3, #8
 8009966:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	1c5a      	adds	r2, r3, #1
 800996c:	607a      	str	r2, [r7, #4]
 800996e:	683a      	ldr	r2, [r7, #0]
 8009970:	b2d2      	uxtb	r2, r2
 8009972:	701a      	strb	r2, [r3, #0]
}
 8009974:	bf00      	nop
 8009976:	370c      	adds	r7, #12
 8009978:	46bd      	mov	sp, r7
 800997a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997e:	4770      	bx	lr

08009980 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009980:	b480      	push	{r7}
 8009982:	b087      	sub	sp, #28
 8009984:	af00      	add	r7, sp, #0
 8009986:	60f8      	str	r0, [r7, #12]
 8009988:	60b9      	str	r1, [r7, #8]
 800998a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d00d      	beq.n	80099b6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800999a:	693a      	ldr	r2, [r7, #16]
 800999c:	1c53      	adds	r3, r2, #1
 800999e:	613b      	str	r3, [r7, #16]
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	1c59      	adds	r1, r3, #1
 80099a4:	6179      	str	r1, [r7, #20]
 80099a6:	7812      	ldrb	r2, [r2, #0]
 80099a8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	3b01      	subs	r3, #1
 80099ae:	607b      	str	r3, [r7, #4]
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d1f1      	bne.n	800999a <mem_cpy+0x1a>
	}
}
 80099b6:	bf00      	nop
 80099b8:	371c      	adds	r7, #28
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr

080099c2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80099c2:	b480      	push	{r7}
 80099c4:	b087      	sub	sp, #28
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	60f8      	str	r0, [r7, #12]
 80099ca:	60b9      	str	r1, [r7, #8]
 80099cc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	1c5a      	adds	r2, r3, #1
 80099d6:	617a      	str	r2, [r7, #20]
 80099d8:	68ba      	ldr	r2, [r7, #8]
 80099da:	b2d2      	uxtb	r2, r2
 80099dc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	3b01      	subs	r3, #1
 80099e2:	607b      	str	r3, [r7, #4]
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d1f3      	bne.n	80099d2 <mem_set+0x10>
}
 80099ea:	bf00      	nop
 80099ec:	bf00      	nop
 80099ee:	371c      	adds	r7, #28
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr

080099f8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80099f8:	b480      	push	{r7}
 80099fa:	b089      	sub	sp, #36	; 0x24
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	60f8      	str	r0, [r7, #12]
 8009a00:	60b9      	str	r1, [r7, #8]
 8009a02:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	61fb      	str	r3, [r7, #28]
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009a10:	69fb      	ldr	r3, [r7, #28]
 8009a12:	1c5a      	adds	r2, r3, #1
 8009a14:	61fa      	str	r2, [r7, #28]
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	4619      	mov	r1, r3
 8009a1a:	69bb      	ldr	r3, [r7, #24]
 8009a1c:	1c5a      	adds	r2, r3, #1
 8009a1e:	61ba      	str	r2, [r7, #24]
 8009a20:	781b      	ldrb	r3, [r3, #0]
 8009a22:	1acb      	subs	r3, r1, r3
 8009a24:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	3b01      	subs	r3, #1
 8009a2a:	607b      	str	r3, [r7, #4]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d002      	beq.n	8009a38 <mem_cmp+0x40>
 8009a32:	697b      	ldr	r3, [r7, #20]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d0eb      	beq.n	8009a10 <mem_cmp+0x18>

	return r;
 8009a38:	697b      	ldr	r3, [r7, #20]
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	3724      	adds	r7, #36	; 0x24
 8009a3e:	46bd      	mov	sp, r7
 8009a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a44:	4770      	bx	lr

08009a46 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009a46:	b480      	push	{r7}
 8009a48:	b083      	sub	sp, #12
 8009a4a:	af00      	add	r7, sp, #0
 8009a4c:	6078      	str	r0, [r7, #4]
 8009a4e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009a50:	e002      	b.n	8009a58 <chk_chr+0x12>
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	3301      	adds	r3, #1
 8009a56:	607b      	str	r3, [r7, #4]
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d005      	beq.n	8009a6c <chk_chr+0x26>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	461a      	mov	r2, r3
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d1f2      	bne.n	8009a52 <chk_chr+0xc>
	return *str;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	781b      	ldrb	r3, [r3, #0]
}
 8009a70:	4618      	mov	r0, r3
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7a:	4770      	bx	lr

08009a7c <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b082      	sub	sp, #8
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d009      	beq.n	8009a9e <lock_fs+0x22>
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	691b      	ldr	r3, [r3, #16]
 8009a8e:	4618      	mov	r0, r3
 8009a90:	f002 fcdb 	bl	800c44a <ff_req_grant>
 8009a94:	4603      	mov	r3, r0
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d001      	beq.n	8009a9e <lock_fs+0x22>
 8009a9a:	2301      	movs	r3, #1
 8009a9c:	e000      	b.n	8009aa0 <lock_fs+0x24>
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3708      	adds	r7, #8
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}

08009aa8 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b082      	sub	sp, #8
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	460b      	mov	r3, r1
 8009ab2:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d00d      	beq.n	8009ad6 <unlock_fs+0x2e>
 8009aba:	78fb      	ldrb	r3, [r7, #3]
 8009abc:	2b0c      	cmp	r3, #12
 8009abe:	d00a      	beq.n	8009ad6 <unlock_fs+0x2e>
 8009ac0:	78fb      	ldrb	r3, [r7, #3]
 8009ac2:	2b0b      	cmp	r3, #11
 8009ac4:	d007      	beq.n	8009ad6 <unlock_fs+0x2e>
 8009ac6:	78fb      	ldrb	r3, [r7, #3]
 8009ac8:	2b0f      	cmp	r3, #15
 8009aca:	d004      	beq.n	8009ad6 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	691b      	ldr	r3, [r3, #16]
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	f002 fccf 	bl	800c474 <ff_rel_grant>
	}
}
 8009ad6:	bf00      	nop
 8009ad8:	3708      	adds	r7, #8
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
	...

08009ae0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b085      	sub	sp, #20
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009aea:	2300      	movs	r3, #0
 8009aec:	60bb      	str	r3, [r7, #8]
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	60fb      	str	r3, [r7, #12]
 8009af2:	e029      	b.n	8009b48 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8009af4:	4a27      	ldr	r2, [pc, #156]	; (8009b94 <chk_lock+0xb4>)
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	011b      	lsls	r3, r3, #4
 8009afa:	4413      	add	r3, r2
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d01d      	beq.n	8009b3e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009b02:	4a24      	ldr	r2, [pc, #144]	; (8009b94 <chk_lock+0xb4>)
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	011b      	lsls	r3, r3, #4
 8009b08:	4413      	add	r3, r2
 8009b0a:	681a      	ldr	r2, [r3, #0]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d116      	bne.n	8009b42 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8009b14:	4a1f      	ldr	r2, [pc, #124]	; (8009b94 <chk_lock+0xb4>)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	011b      	lsls	r3, r3, #4
 8009b1a:	4413      	add	r3, r2
 8009b1c:	3304      	adds	r3, #4
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8009b24:	429a      	cmp	r2, r3
 8009b26:	d10c      	bne.n	8009b42 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009b28:	4a1a      	ldr	r2, [pc, #104]	; (8009b94 <chk_lock+0xb4>)
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	011b      	lsls	r3, r3, #4
 8009b2e:	4413      	add	r3, r2
 8009b30:	3308      	adds	r3, #8
 8009b32:	681a      	ldr	r2, [r3, #0]
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d102      	bne.n	8009b42 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8009b3c:	e007      	b.n	8009b4e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8009b3e:	2301      	movs	r3, #1
 8009b40:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	3301      	adds	r3, #1
 8009b46:	60fb      	str	r3, [r7, #12]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d9d2      	bls.n	8009af4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2b02      	cmp	r3, #2
 8009b52:	d109      	bne.n	8009b68 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d102      	bne.n	8009b60 <chk_lock+0x80>
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	2b02      	cmp	r3, #2
 8009b5e:	d101      	bne.n	8009b64 <chk_lock+0x84>
 8009b60:	2300      	movs	r3, #0
 8009b62:	e010      	b.n	8009b86 <chk_lock+0xa6>
 8009b64:	2312      	movs	r3, #18
 8009b66:	e00e      	b.n	8009b86 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8009b68:	683b      	ldr	r3, [r7, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d108      	bne.n	8009b80 <chk_lock+0xa0>
 8009b6e:	4a09      	ldr	r2, [pc, #36]	; (8009b94 <chk_lock+0xb4>)
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	011b      	lsls	r3, r3, #4
 8009b74:	4413      	add	r3, r2
 8009b76:	330c      	adds	r3, #12
 8009b78:	881b      	ldrh	r3, [r3, #0]
 8009b7a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b7e:	d101      	bne.n	8009b84 <chk_lock+0xa4>
 8009b80:	2310      	movs	r3, #16
 8009b82:	e000      	b.n	8009b86 <chk_lock+0xa6>
 8009b84:	2300      	movs	r3, #0
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	3714      	adds	r7, #20
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b90:	4770      	bx	lr
 8009b92:	bf00      	nop
 8009b94:	200034c8 	.word	0x200034c8

08009b98 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8009b98:	b480      	push	{r7}
 8009b9a:	b083      	sub	sp, #12
 8009b9c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	607b      	str	r3, [r7, #4]
 8009ba2:	e002      	b.n	8009baa <enq_lock+0x12>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	3301      	adds	r3, #1
 8009ba8:	607b      	str	r3, [r7, #4]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	d806      	bhi.n	8009bbe <enq_lock+0x26>
 8009bb0:	4a09      	ldr	r2, [pc, #36]	; (8009bd8 <enq_lock+0x40>)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	011b      	lsls	r3, r3, #4
 8009bb6:	4413      	add	r3, r2
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d1f2      	bne.n	8009ba4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2b02      	cmp	r3, #2
 8009bc2:	bf14      	ite	ne
 8009bc4:	2301      	movne	r3, #1
 8009bc6:	2300      	moveq	r3, #0
 8009bc8:	b2db      	uxtb	r3, r3
}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	370c      	adds	r7, #12
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bd4:	4770      	bx	lr
 8009bd6:	bf00      	nop
 8009bd8:	200034c8 	.word	0x200034c8

08009bdc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b085      	sub	sp, #20
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009be6:	2300      	movs	r3, #0
 8009be8:	60fb      	str	r3, [r7, #12]
 8009bea:	e01f      	b.n	8009c2c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8009bec:	4a41      	ldr	r2, [pc, #260]	; (8009cf4 <inc_lock+0x118>)
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	011b      	lsls	r3, r3, #4
 8009bf2:	4413      	add	r3, r2
 8009bf4:	681a      	ldr	r2, [r3, #0]
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d113      	bne.n	8009c26 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8009bfe:	4a3d      	ldr	r2, [pc, #244]	; (8009cf4 <inc_lock+0x118>)
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	011b      	lsls	r3, r3, #4
 8009c04:	4413      	add	r3, r2
 8009c06:	3304      	adds	r3, #4
 8009c08:	681a      	ldr	r2, [r3, #0]
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d109      	bne.n	8009c26 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8009c12:	4a38      	ldr	r2, [pc, #224]	; (8009cf4 <inc_lock+0x118>)
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	011b      	lsls	r3, r3, #4
 8009c18:	4413      	add	r3, r2
 8009c1a:	3308      	adds	r3, #8
 8009c1c:	681a      	ldr	r2, [r3, #0]
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d006      	beq.n	8009c34 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	60fb      	str	r3, [r7, #12]
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	2b01      	cmp	r3, #1
 8009c30:	d9dc      	bls.n	8009bec <inc_lock+0x10>
 8009c32:	e000      	b.n	8009c36 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8009c34:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2b02      	cmp	r3, #2
 8009c3a:	d132      	bne.n	8009ca2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	60fb      	str	r3, [r7, #12]
 8009c40:	e002      	b.n	8009c48 <inc_lock+0x6c>
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	3301      	adds	r3, #1
 8009c46:	60fb      	str	r3, [r7, #12]
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d806      	bhi.n	8009c5c <inc_lock+0x80>
 8009c4e:	4a29      	ldr	r2, [pc, #164]	; (8009cf4 <inc_lock+0x118>)
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	011b      	lsls	r3, r3, #4
 8009c54:	4413      	add	r3, r2
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d1f2      	bne.n	8009c42 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2b02      	cmp	r3, #2
 8009c60:	d101      	bne.n	8009c66 <inc_lock+0x8a>
 8009c62:	2300      	movs	r3, #0
 8009c64:	e040      	b.n	8009ce8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681a      	ldr	r2, [r3, #0]
 8009c6a:	4922      	ldr	r1, [pc, #136]	; (8009cf4 <inc_lock+0x118>)
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	011b      	lsls	r3, r3, #4
 8009c70:	440b      	add	r3, r1
 8009c72:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	689a      	ldr	r2, [r3, #8]
 8009c78:	491e      	ldr	r1, [pc, #120]	; (8009cf4 <inc_lock+0x118>)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	011b      	lsls	r3, r3, #4
 8009c7e:	440b      	add	r3, r1
 8009c80:	3304      	adds	r3, #4
 8009c82:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	695a      	ldr	r2, [r3, #20]
 8009c88:	491a      	ldr	r1, [pc, #104]	; (8009cf4 <inc_lock+0x118>)
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	011b      	lsls	r3, r3, #4
 8009c8e:	440b      	add	r3, r1
 8009c90:	3308      	adds	r3, #8
 8009c92:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8009c94:	4a17      	ldr	r2, [pc, #92]	; (8009cf4 <inc_lock+0x118>)
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	011b      	lsls	r3, r3, #4
 8009c9a:	4413      	add	r3, r2
 8009c9c:	330c      	adds	r3, #12
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d009      	beq.n	8009cbc <inc_lock+0xe0>
 8009ca8:	4a12      	ldr	r2, [pc, #72]	; (8009cf4 <inc_lock+0x118>)
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	011b      	lsls	r3, r3, #4
 8009cae:	4413      	add	r3, r2
 8009cb0:	330c      	adds	r3, #12
 8009cb2:	881b      	ldrh	r3, [r3, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d001      	beq.n	8009cbc <inc_lock+0xe0>
 8009cb8:	2300      	movs	r3, #0
 8009cba:	e015      	b.n	8009ce8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d108      	bne.n	8009cd4 <inc_lock+0xf8>
 8009cc2:	4a0c      	ldr	r2, [pc, #48]	; (8009cf4 <inc_lock+0x118>)
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	011b      	lsls	r3, r3, #4
 8009cc8:	4413      	add	r3, r2
 8009cca:	330c      	adds	r3, #12
 8009ccc:	881b      	ldrh	r3, [r3, #0]
 8009cce:	3301      	adds	r3, #1
 8009cd0:	b29a      	uxth	r2, r3
 8009cd2:	e001      	b.n	8009cd8 <inc_lock+0xfc>
 8009cd4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009cd8:	4906      	ldr	r1, [pc, #24]	; (8009cf4 <inc_lock+0x118>)
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	011b      	lsls	r3, r3, #4
 8009cde:	440b      	add	r3, r1
 8009ce0:	330c      	adds	r3, #12
 8009ce2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	3301      	adds	r3, #1
}
 8009ce8:	4618      	mov	r0, r3
 8009cea:	3714      	adds	r7, #20
 8009cec:	46bd      	mov	sp, r7
 8009cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf2:	4770      	bx	lr
 8009cf4:	200034c8 	.word	0x200034c8

08009cf8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b085      	sub	sp, #20
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	3b01      	subs	r3, #1
 8009d04:	607b      	str	r3, [r7, #4]
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d825      	bhi.n	8009d58 <dec_lock+0x60>
		n = Files[i].ctr;
 8009d0c:	4a17      	ldr	r2, [pc, #92]	; (8009d6c <dec_lock+0x74>)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	011b      	lsls	r3, r3, #4
 8009d12:	4413      	add	r3, r2
 8009d14:	330c      	adds	r3, #12
 8009d16:	881b      	ldrh	r3, [r3, #0]
 8009d18:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8009d1a:	89fb      	ldrh	r3, [r7, #14]
 8009d1c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d20:	d101      	bne.n	8009d26 <dec_lock+0x2e>
 8009d22:	2300      	movs	r3, #0
 8009d24:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8009d26:	89fb      	ldrh	r3, [r7, #14]
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d002      	beq.n	8009d32 <dec_lock+0x3a>
 8009d2c:	89fb      	ldrh	r3, [r7, #14]
 8009d2e:	3b01      	subs	r3, #1
 8009d30:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8009d32:	4a0e      	ldr	r2, [pc, #56]	; (8009d6c <dec_lock+0x74>)
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	011b      	lsls	r3, r3, #4
 8009d38:	4413      	add	r3, r2
 8009d3a:	330c      	adds	r3, #12
 8009d3c:	89fa      	ldrh	r2, [r7, #14]
 8009d3e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009d40:	89fb      	ldrh	r3, [r7, #14]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d105      	bne.n	8009d52 <dec_lock+0x5a>
 8009d46:	4a09      	ldr	r2, [pc, #36]	; (8009d6c <dec_lock+0x74>)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	011b      	lsls	r3, r3, #4
 8009d4c:	4413      	add	r3, r2
 8009d4e:	2200      	movs	r2, #0
 8009d50:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009d52:	2300      	movs	r3, #0
 8009d54:	737b      	strb	r3, [r7, #13]
 8009d56:	e001      	b.n	8009d5c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8009d58:	2302      	movs	r3, #2
 8009d5a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009d5c:	7b7b      	ldrb	r3, [r7, #13]
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	3714      	adds	r7, #20
 8009d62:	46bd      	mov	sp, r7
 8009d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d68:	4770      	bx	lr
 8009d6a:	bf00      	nop
 8009d6c:	200034c8 	.word	0x200034c8

08009d70 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009d70:	b480      	push	{r7}
 8009d72:	b085      	sub	sp, #20
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8009d78:	2300      	movs	r3, #0
 8009d7a:	60fb      	str	r3, [r7, #12]
 8009d7c:	e010      	b.n	8009da0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009d7e:	4a0d      	ldr	r2, [pc, #52]	; (8009db4 <clear_lock+0x44>)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	011b      	lsls	r3, r3, #4
 8009d84:	4413      	add	r3, r2
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	687a      	ldr	r2, [r7, #4]
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d105      	bne.n	8009d9a <clear_lock+0x2a>
 8009d8e:	4a09      	ldr	r2, [pc, #36]	; (8009db4 <clear_lock+0x44>)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	011b      	lsls	r3, r3, #4
 8009d94:	4413      	add	r3, r2
 8009d96:	2200      	movs	r2, #0
 8009d98:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	3301      	adds	r3, #1
 8009d9e:	60fb      	str	r3, [r7, #12]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2b01      	cmp	r3, #1
 8009da4:	d9eb      	bls.n	8009d7e <clear_lock+0xe>
	}
}
 8009da6:	bf00      	nop
 8009da8:	bf00      	nop
 8009daa:	3714      	adds	r7, #20
 8009dac:	46bd      	mov	sp, r7
 8009dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db2:	4770      	bx	lr
 8009db4:	200034c8 	.word	0x200034c8

08009db8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b086      	sub	sp, #24
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	78db      	ldrb	r3, [r3, #3]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d034      	beq.n	8009e36 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dd0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	7858      	ldrb	r0, [r3, #1]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009ddc:	2301      	movs	r3, #1
 8009dde:	697a      	ldr	r2, [r7, #20]
 8009de0:	f7ff fd0e 	bl	8009800 <disk_write>
 8009de4:	4603      	mov	r3, r0
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d002      	beq.n	8009df0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8009dea:	2301      	movs	r3, #1
 8009dec:	73fb      	strb	r3, [r7, #15]
 8009dee:	e022      	b.n	8009e36 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2200      	movs	r2, #0
 8009df4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dfa:	697a      	ldr	r2, [r7, #20]
 8009dfc:	1ad2      	subs	r2, r2, r3
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	6a1b      	ldr	r3, [r3, #32]
 8009e02:	429a      	cmp	r2, r3
 8009e04:	d217      	bcs.n	8009e36 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	789b      	ldrb	r3, [r3, #2]
 8009e0a:	613b      	str	r3, [r7, #16]
 8009e0c:	e010      	b.n	8009e30 <sync_window+0x78>
					wsect += fs->fsize;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6a1b      	ldr	r3, [r3, #32]
 8009e12:	697a      	ldr	r2, [r7, #20]
 8009e14:	4413      	add	r3, r2
 8009e16:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	7858      	ldrb	r0, [r3, #1]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009e22:	2301      	movs	r3, #1
 8009e24:	697a      	ldr	r2, [r7, #20]
 8009e26:	f7ff fceb 	bl	8009800 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	3b01      	subs	r3, #1
 8009e2e:	613b      	str	r3, [r7, #16]
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	2b01      	cmp	r3, #1
 8009e34:	d8eb      	bhi.n	8009e0e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8009e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3718      	adds	r7, #24
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8009e4a:	2300      	movs	r3, #0
 8009e4c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e52:	683a      	ldr	r2, [r7, #0]
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d01b      	beq.n	8009e90 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f7ff ffad 	bl	8009db8 <sync_window>
 8009e5e:	4603      	mov	r3, r0
 8009e60:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009e62:	7bfb      	ldrb	r3, [r7, #15]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d113      	bne.n	8009e90 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	7858      	ldrb	r0, [r3, #1]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009e72:	2301      	movs	r3, #1
 8009e74:	683a      	ldr	r2, [r7, #0]
 8009e76:	f7ff fca3 	bl	80097c0 <disk_read>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d004      	beq.n	8009e8a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009e80:	f04f 33ff 	mov.w	r3, #4294967295
 8009e84:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8009e86:	2301      	movs	r3, #1
 8009e88:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	683a      	ldr	r2, [r7, #0]
 8009e8e:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8009e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3710      	adds	r7, #16
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
	...

08009e9c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f7ff ff87 	bl	8009db8 <sync_window>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009eae:	7bfb      	ldrb	r3, [r7, #15]
 8009eb0:	2b00      	cmp	r3, #0
 8009eb2:	d159      	bne.n	8009f68 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	781b      	ldrb	r3, [r3, #0]
 8009eb8:	2b03      	cmp	r3, #3
 8009eba:	d149      	bne.n	8009f50 <sync_fs+0xb4>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	791b      	ldrb	r3, [r3, #4]
 8009ec0:	2b01      	cmp	r3, #1
 8009ec2:	d145      	bne.n	8009f50 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	899b      	ldrh	r3, [r3, #12]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	2100      	movs	r1, #0
 8009ed2:	f7ff fd76 	bl	80099c2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	3338      	adds	r3, #56	; 0x38
 8009eda:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009ede:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7ff fd05 	bl	80098f2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	3338      	adds	r3, #56	; 0x38
 8009eec:	4921      	ldr	r1, [pc, #132]	; (8009f74 <sync_fs+0xd8>)
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f7ff fd1a 	bl	8009928 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	3338      	adds	r3, #56	; 0x38
 8009ef8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009efc:	491e      	ldr	r1, [pc, #120]	; (8009f78 <sync_fs+0xdc>)
 8009efe:	4618      	mov	r0, r3
 8009f00:	f7ff fd12 	bl	8009928 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	3338      	adds	r3, #56	; 0x38
 8009f08:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	699b      	ldr	r3, [r3, #24]
 8009f10:	4619      	mov	r1, r3
 8009f12:	4610      	mov	r0, r2
 8009f14:	f7ff fd08 	bl	8009928 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	3338      	adds	r3, #56	; 0x38
 8009f1c:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	695b      	ldr	r3, [r3, #20]
 8009f24:	4619      	mov	r1, r3
 8009f26:	4610      	mov	r0, r2
 8009f28:	f7ff fcfe 	bl	8009928 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f30:	1c5a      	adds	r2, r3, #1
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	7858      	ldrb	r0, [r3, #1]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009f44:	2301      	movs	r3, #1
 8009f46:	f7ff fc5b 	bl	8009800 <disk_write>
			fs->fsi_flag = 0;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	785b      	ldrb	r3, [r3, #1]
 8009f54:	2200      	movs	r2, #0
 8009f56:	2100      	movs	r1, #0
 8009f58:	4618      	mov	r0, r3
 8009f5a:	f7ff fc71 	bl	8009840 <disk_ioctl>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d001      	beq.n	8009f68 <sync_fs+0xcc>
 8009f64:	2301      	movs	r3, #1
 8009f66:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	41615252 	.word	0x41615252
 8009f78:	61417272 	.word	0x61417272

08009f7c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	3b02      	subs	r3, #2
 8009f8a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	69db      	ldr	r3, [r3, #28]
 8009f90:	3b02      	subs	r3, #2
 8009f92:	683a      	ldr	r2, [r7, #0]
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d301      	bcc.n	8009f9c <clust2sect+0x20>
 8009f98:	2300      	movs	r3, #0
 8009f9a:	e008      	b.n	8009fae <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	895b      	ldrh	r3, [r3, #10]
 8009fa0:	461a      	mov	r2, r3
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	fb03 f202 	mul.w	r2, r3, r2
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fac:	4413      	add	r3, r2
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	370c      	adds	r7, #12
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr

08009fba <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8009fba:	b580      	push	{r7, lr}
 8009fbc:	b086      	sub	sp, #24
 8009fbe:	af00      	add	r7, sp, #0
 8009fc0:	6078      	str	r0, [r7, #4]
 8009fc2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d904      	bls.n	8009fda <get_fat+0x20>
 8009fd0:	693b      	ldr	r3, [r7, #16]
 8009fd2:	69db      	ldr	r3, [r3, #28]
 8009fd4:	683a      	ldr	r2, [r7, #0]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d302      	bcc.n	8009fe0 <get_fat+0x26>
		val = 1;	/* Internal error */
 8009fda:	2301      	movs	r3, #1
 8009fdc:	617b      	str	r3, [r7, #20]
 8009fde:	e0bb      	b.n	800a158 <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8009fe4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	781b      	ldrb	r3, [r3, #0]
 8009fea:	2b03      	cmp	r3, #3
 8009fec:	f000 8083 	beq.w	800a0f6 <get_fat+0x13c>
 8009ff0:	2b03      	cmp	r3, #3
 8009ff2:	f300 80a7 	bgt.w	800a144 <get_fat+0x18a>
 8009ff6:	2b01      	cmp	r3, #1
 8009ff8:	d002      	beq.n	800a000 <get_fat+0x46>
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	d056      	beq.n	800a0ac <get_fat+0xf2>
 8009ffe:	e0a1      	b.n	800a144 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	60fb      	str	r3, [r7, #12]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	085b      	lsrs	r3, r3, #1
 800a008:	68fa      	ldr	r2, [r7, #12]
 800a00a:	4413      	add	r3, r2
 800a00c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	899b      	ldrh	r3, [r3, #12]
 800a016:	4619      	mov	r1, r3
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	fbb3 f3f1 	udiv	r3, r3, r1
 800a01e:	4413      	add	r3, r2
 800a020:	4619      	mov	r1, r3
 800a022:	6938      	ldr	r0, [r7, #16]
 800a024:	f7ff ff0c 	bl	8009e40 <move_window>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	f040 808d 	bne.w	800a14a <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	1c5a      	adds	r2, r3, #1
 800a034:	60fa      	str	r2, [r7, #12]
 800a036:	693a      	ldr	r2, [r7, #16]
 800a038:	8992      	ldrh	r2, [r2, #12]
 800a03a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a03e:	fb01 f202 	mul.w	r2, r1, r2
 800a042:	1a9b      	subs	r3, r3, r2
 800a044:	693a      	ldr	r2, [r7, #16]
 800a046:	4413      	add	r3, r2
 800a048:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a04c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	899b      	ldrh	r3, [r3, #12]
 800a056:	4619      	mov	r1, r3
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	fbb3 f3f1 	udiv	r3, r3, r1
 800a05e:	4413      	add	r3, r2
 800a060:	4619      	mov	r1, r3
 800a062:	6938      	ldr	r0, [r7, #16]
 800a064:	f7ff feec 	bl	8009e40 <move_window>
 800a068:	4603      	mov	r3, r0
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d16f      	bne.n	800a14e <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	899b      	ldrh	r3, [r3, #12]
 800a072:	461a      	mov	r2, r3
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	fbb3 f1f2 	udiv	r1, r3, r2
 800a07a:	fb01 f202 	mul.w	r2, r1, r2
 800a07e:	1a9b      	subs	r3, r3, r2
 800a080:	693a      	ldr	r2, [r7, #16]
 800a082:	4413      	add	r3, r2
 800a084:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a088:	021b      	lsls	r3, r3, #8
 800a08a:	461a      	mov	r2, r3
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	4313      	orrs	r3, r2
 800a090:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	f003 0301 	and.w	r3, r3, #1
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d002      	beq.n	800a0a2 <get_fat+0xe8>
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	091b      	lsrs	r3, r3, #4
 800a0a0:	e002      	b.n	800a0a8 <get_fat+0xee>
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a0a8:	617b      	str	r3, [r7, #20]
			break;
 800a0aa:	e055      	b.n	800a158 <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a0ac:	693b      	ldr	r3, [r7, #16]
 800a0ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	899b      	ldrh	r3, [r3, #12]
 800a0b4:	085b      	lsrs	r3, r3, #1
 800a0b6:	b29b      	uxth	r3, r3
 800a0b8:	4619      	mov	r1, r3
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	fbb3 f3f1 	udiv	r3, r3, r1
 800a0c0:	4413      	add	r3, r2
 800a0c2:	4619      	mov	r1, r3
 800a0c4:	6938      	ldr	r0, [r7, #16]
 800a0c6:	f7ff febb 	bl	8009e40 <move_window>
 800a0ca:	4603      	mov	r3, r0
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d140      	bne.n	800a152 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	005b      	lsls	r3, r3, #1
 800a0da:	693a      	ldr	r2, [r7, #16]
 800a0dc:	8992      	ldrh	r2, [r2, #12]
 800a0de:	fbb3 f0f2 	udiv	r0, r3, r2
 800a0e2:	fb00 f202 	mul.w	r2, r0, r2
 800a0e6:	1a9b      	subs	r3, r3, r2
 800a0e8:	440b      	add	r3, r1
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	f7ff fbc6 	bl	800987c <ld_word>
 800a0f0:	4603      	mov	r3, r0
 800a0f2:	617b      	str	r3, [r7, #20]
			break;
 800a0f4:	e030      	b.n	800a158 <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a0fa:	693b      	ldr	r3, [r7, #16]
 800a0fc:	899b      	ldrh	r3, [r3, #12]
 800a0fe:	089b      	lsrs	r3, r3, #2
 800a100:	b29b      	uxth	r3, r3
 800a102:	4619      	mov	r1, r3
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	fbb3 f3f1 	udiv	r3, r3, r1
 800a10a:	4413      	add	r3, r2
 800a10c:	4619      	mov	r1, r3
 800a10e:	6938      	ldr	r0, [r7, #16]
 800a110:	f7ff fe96 	bl	8009e40 <move_window>
 800a114:	4603      	mov	r3, r0
 800a116:	2b00      	cmp	r3, #0
 800a118:	d11d      	bne.n	800a156 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a11a:	693b      	ldr	r3, [r7, #16]
 800a11c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	009b      	lsls	r3, r3, #2
 800a124:	693a      	ldr	r2, [r7, #16]
 800a126:	8992      	ldrh	r2, [r2, #12]
 800a128:	fbb3 f0f2 	udiv	r0, r3, r2
 800a12c:	fb00 f202 	mul.w	r2, r0, r2
 800a130:	1a9b      	subs	r3, r3, r2
 800a132:	440b      	add	r3, r1
 800a134:	4618      	mov	r0, r3
 800a136:	f7ff fbb9 	bl	80098ac <ld_dword>
 800a13a:	4603      	mov	r3, r0
 800a13c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a140:	617b      	str	r3, [r7, #20]
			break;
 800a142:	e009      	b.n	800a158 <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a144:	2301      	movs	r3, #1
 800a146:	617b      	str	r3, [r7, #20]
 800a148:	e006      	b.n	800a158 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a14a:	bf00      	nop
 800a14c:	e004      	b.n	800a158 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a14e:	bf00      	nop
 800a150:	e002      	b.n	800a158 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a152:	bf00      	nop
 800a154:	e000      	b.n	800a158 <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a156:	bf00      	nop
		}
	}

	return val;
 800a158:	697b      	ldr	r3, [r7, #20]
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3718      	adds	r7, #24
 800a15e:	46bd      	mov	sp, r7
 800a160:	bd80      	pop	{r7, pc}

0800a162 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a162:	b590      	push	{r4, r7, lr}
 800a164:	b089      	sub	sp, #36	; 0x24
 800a166:	af00      	add	r7, sp, #0
 800a168:	60f8      	str	r0, [r7, #12]
 800a16a:	60b9      	str	r1, [r7, #8]
 800a16c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a16e:	2302      	movs	r3, #2
 800a170:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	2b01      	cmp	r3, #1
 800a176:	f240 8102 	bls.w	800a37e <put_fat+0x21c>
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	69db      	ldr	r3, [r3, #28]
 800a17e:	68ba      	ldr	r2, [r7, #8]
 800a180:	429a      	cmp	r2, r3
 800a182:	f080 80fc 	bcs.w	800a37e <put_fat+0x21c>
		switch (fs->fs_type) {
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	781b      	ldrb	r3, [r3, #0]
 800a18a:	2b03      	cmp	r3, #3
 800a18c:	f000 80b6 	beq.w	800a2fc <put_fat+0x19a>
 800a190:	2b03      	cmp	r3, #3
 800a192:	f300 80fd 	bgt.w	800a390 <put_fat+0x22e>
 800a196:	2b01      	cmp	r3, #1
 800a198:	d003      	beq.n	800a1a2 <put_fat+0x40>
 800a19a:	2b02      	cmp	r3, #2
 800a19c:	f000 8083 	beq.w	800a2a6 <put_fat+0x144>
 800a1a0:	e0f6      	b.n	800a390 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	61bb      	str	r3, [r7, #24]
 800a1a6:	69bb      	ldr	r3, [r7, #24]
 800a1a8:	085b      	lsrs	r3, r3, #1
 800a1aa:	69ba      	ldr	r2, [r7, #24]
 800a1ac:	4413      	add	r3, r2
 800a1ae:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	899b      	ldrh	r3, [r3, #12]
 800a1b8:	4619      	mov	r1, r3
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	fbb3 f3f1 	udiv	r3, r3, r1
 800a1c0:	4413      	add	r3, r2
 800a1c2:	4619      	mov	r1, r3
 800a1c4:	68f8      	ldr	r0, [r7, #12]
 800a1c6:	f7ff fe3b 	bl	8009e40 <move_window>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a1ce:	7ffb      	ldrb	r3, [r7, #31]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	f040 80d6 	bne.w	800a382 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a1dc:	69bb      	ldr	r3, [r7, #24]
 800a1de:	1c5a      	adds	r2, r3, #1
 800a1e0:	61ba      	str	r2, [r7, #24]
 800a1e2:	68fa      	ldr	r2, [r7, #12]
 800a1e4:	8992      	ldrh	r2, [r2, #12]
 800a1e6:	fbb3 f0f2 	udiv	r0, r3, r2
 800a1ea:	fb00 f202 	mul.w	r2, r0, r2
 800a1ee:	1a9b      	subs	r3, r3, r2
 800a1f0:	440b      	add	r3, r1
 800a1f2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	f003 0301 	and.w	r3, r3, #1
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d00d      	beq.n	800a21a <put_fat+0xb8>
 800a1fe:	697b      	ldr	r3, [r7, #20]
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	b25b      	sxtb	r3, r3
 800a204:	f003 030f 	and.w	r3, r3, #15
 800a208:	b25a      	sxtb	r2, r3
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	011b      	lsls	r3, r3, #4
 800a210:	b25b      	sxtb	r3, r3
 800a212:	4313      	orrs	r3, r2
 800a214:	b25b      	sxtb	r3, r3
 800a216:	b2db      	uxtb	r3, r3
 800a218:	e001      	b.n	800a21e <put_fat+0xbc>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	b2db      	uxtb	r3, r3
 800a21e:	697a      	ldr	r2, [r7, #20]
 800a220:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	2201      	movs	r2, #1
 800a226:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	899b      	ldrh	r3, [r3, #12]
 800a230:	4619      	mov	r1, r3
 800a232:	69bb      	ldr	r3, [r7, #24]
 800a234:	fbb3 f3f1 	udiv	r3, r3, r1
 800a238:	4413      	add	r3, r2
 800a23a:	4619      	mov	r1, r3
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f7ff fdff 	bl	8009e40 <move_window>
 800a242:	4603      	mov	r3, r0
 800a244:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a246:	7ffb      	ldrb	r3, [r7, #31]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	f040 809c 	bne.w	800a386 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	899b      	ldrh	r3, [r3, #12]
 800a258:	461a      	mov	r2, r3
 800a25a:	69bb      	ldr	r3, [r7, #24]
 800a25c:	fbb3 f0f2 	udiv	r0, r3, r2
 800a260:	fb00 f202 	mul.w	r2, r0, r2
 800a264:	1a9b      	subs	r3, r3, r2
 800a266:	440b      	add	r3, r1
 800a268:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	f003 0301 	and.w	r3, r3, #1
 800a270:	2b00      	cmp	r3, #0
 800a272:	d003      	beq.n	800a27c <put_fat+0x11a>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	091b      	lsrs	r3, r3, #4
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	e00e      	b.n	800a29a <put_fat+0x138>
 800a27c:	697b      	ldr	r3, [r7, #20]
 800a27e:	781b      	ldrb	r3, [r3, #0]
 800a280:	b25b      	sxtb	r3, r3
 800a282:	f023 030f 	bic.w	r3, r3, #15
 800a286:	b25a      	sxtb	r2, r3
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	0a1b      	lsrs	r3, r3, #8
 800a28c:	b25b      	sxtb	r3, r3
 800a28e:	f003 030f 	and.w	r3, r3, #15
 800a292:	b25b      	sxtb	r3, r3
 800a294:	4313      	orrs	r3, r2
 800a296:	b25b      	sxtb	r3, r3
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	697a      	ldr	r2, [r7, #20]
 800a29c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	70da      	strb	r2, [r3, #3]
			break;
 800a2a4:	e074      	b.n	800a390 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	899b      	ldrh	r3, [r3, #12]
 800a2ae:	085b      	lsrs	r3, r3, #1
 800a2b0:	b29b      	uxth	r3, r3
 800a2b2:	4619      	mov	r1, r3
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	fbb3 f3f1 	udiv	r3, r3, r1
 800a2ba:	4413      	add	r3, r2
 800a2bc:	4619      	mov	r1, r3
 800a2be:	68f8      	ldr	r0, [r7, #12]
 800a2c0:	f7ff fdbe 	bl	8009e40 <move_window>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a2c8:	7ffb      	ldrb	r3, [r7, #31]
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d15d      	bne.n	800a38a <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	005b      	lsls	r3, r3, #1
 800a2d8:	68fa      	ldr	r2, [r7, #12]
 800a2da:	8992      	ldrh	r2, [r2, #12]
 800a2dc:	fbb3 f0f2 	udiv	r0, r3, r2
 800a2e0:	fb00 f202 	mul.w	r2, r0, r2
 800a2e4:	1a9b      	subs	r3, r3, r2
 800a2e6:	440b      	add	r3, r1
 800a2e8:	687a      	ldr	r2, [r7, #4]
 800a2ea:	b292      	uxth	r2, r2
 800a2ec:	4611      	mov	r1, r2
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7ff faff 	bl	80098f2 <st_word>
			fs->wflag = 1;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	70da      	strb	r2, [r3, #3]
			break;
 800a2fa:	e049      	b.n	800a390 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	899b      	ldrh	r3, [r3, #12]
 800a304:	089b      	lsrs	r3, r3, #2
 800a306:	b29b      	uxth	r3, r3
 800a308:	4619      	mov	r1, r3
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a310:	4413      	add	r3, r2
 800a312:	4619      	mov	r1, r3
 800a314:	68f8      	ldr	r0, [r7, #12]
 800a316:	f7ff fd93 	bl	8009e40 <move_window>
 800a31a:	4603      	mov	r3, r0
 800a31c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a31e:	7ffb      	ldrb	r3, [r7, #31]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d134      	bne.n	800a38e <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a330:	68bb      	ldr	r3, [r7, #8]
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	68fa      	ldr	r2, [r7, #12]
 800a336:	8992      	ldrh	r2, [r2, #12]
 800a338:	fbb3 f0f2 	udiv	r0, r3, r2
 800a33c:	fb00 f202 	mul.w	r2, r0, r2
 800a340:	1a9b      	subs	r3, r3, r2
 800a342:	440b      	add	r3, r1
 800a344:	4618      	mov	r0, r3
 800a346:	f7ff fab1 	bl	80098ac <ld_dword>
 800a34a:	4603      	mov	r3, r0
 800a34c:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a350:	4323      	orrs	r3, r4
 800a352:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a35a:	68bb      	ldr	r3, [r7, #8]
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	68fa      	ldr	r2, [r7, #12]
 800a360:	8992      	ldrh	r2, [r2, #12]
 800a362:	fbb3 f0f2 	udiv	r0, r3, r2
 800a366:	fb00 f202 	mul.w	r2, r0, r2
 800a36a:	1a9b      	subs	r3, r3, r2
 800a36c:	440b      	add	r3, r1
 800a36e:	6879      	ldr	r1, [r7, #4]
 800a370:	4618      	mov	r0, r3
 800a372:	f7ff fad9 	bl	8009928 <st_dword>
			fs->wflag = 1;
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	2201      	movs	r2, #1
 800a37a:	70da      	strb	r2, [r3, #3]
			break;
 800a37c:	e008      	b.n	800a390 <put_fat+0x22e>
		}
	}
 800a37e:	bf00      	nop
 800a380:	e006      	b.n	800a390 <put_fat+0x22e>
			if (res != FR_OK) break;
 800a382:	bf00      	nop
 800a384:	e004      	b.n	800a390 <put_fat+0x22e>
			if (res != FR_OK) break;
 800a386:	bf00      	nop
 800a388:	e002      	b.n	800a390 <put_fat+0x22e>
			if (res != FR_OK) break;
 800a38a:	bf00      	nop
 800a38c:	e000      	b.n	800a390 <put_fat+0x22e>
			if (res != FR_OK) break;
 800a38e:	bf00      	nop
	return res;
 800a390:	7ffb      	ldrb	r3, [r7, #31]
}
 800a392:	4618      	mov	r0, r3
 800a394:	3724      	adds	r7, #36	; 0x24
 800a396:	46bd      	mov	sp, r7
 800a398:	bd90      	pop	{r4, r7, pc}

0800a39a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a39a:	b580      	push	{r7, lr}
 800a39c:	b088      	sub	sp, #32
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	60f8      	str	r0, [r7, #12]
 800a3a2:	60b9      	str	r1, [r7, #8]
 800a3a4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	2b01      	cmp	r3, #1
 800a3b4:	d904      	bls.n	800a3c0 <remove_chain+0x26>
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	69db      	ldr	r3, [r3, #28]
 800a3ba:	68ba      	ldr	r2, [r7, #8]
 800a3bc:	429a      	cmp	r2, r3
 800a3be:	d301      	bcc.n	800a3c4 <remove_chain+0x2a>
 800a3c0:	2302      	movs	r3, #2
 800a3c2:	e04b      	b.n	800a45c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d00c      	beq.n	800a3e4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a3ca:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ce:	6879      	ldr	r1, [r7, #4]
 800a3d0:	69b8      	ldr	r0, [r7, #24]
 800a3d2:	f7ff fec6 	bl	800a162 <put_fat>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a3da:	7ffb      	ldrb	r3, [r7, #31]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d001      	beq.n	800a3e4 <remove_chain+0x4a>
 800a3e0:	7ffb      	ldrb	r3, [r7, #31]
 800a3e2:	e03b      	b.n	800a45c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a3e4:	68b9      	ldr	r1, [r7, #8]
 800a3e6:	68f8      	ldr	r0, [r7, #12]
 800a3e8:	f7ff fde7 	bl	8009fba <get_fat>
 800a3ec:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a3ee:	697b      	ldr	r3, [r7, #20]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d031      	beq.n	800a458 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a3f4:	697b      	ldr	r3, [r7, #20]
 800a3f6:	2b01      	cmp	r3, #1
 800a3f8:	d101      	bne.n	800a3fe <remove_chain+0x64>
 800a3fa:	2302      	movs	r3, #2
 800a3fc:	e02e      	b.n	800a45c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a3fe:	697b      	ldr	r3, [r7, #20]
 800a400:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a404:	d101      	bne.n	800a40a <remove_chain+0x70>
 800a406:	2301      	movs	r3, #1
 800a408:	e028      	b.n	800a45c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a40a:	2200      	movs	r2, #0
 800a40c:	68b9      	ldr	r1, [r7, #8]
 800a40e:	69b8      	ldr	r0, [r7, #24]
 800a410:	f7ff fea7 	bl	800a162 <put_fat>
 800a414:	4603      	mov	r3, r0
 800a416:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a418:	7ffb      	ldrb	r3, [r7, #31]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d001      	beq.n	800a422 <remove_chain+0x88>
 800a41e:	7ffb      	ldrb	r3, [r7, #31]
 800a420:	e01c      	b.n	800a45c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	699a      	ldr	r2, [r3, #24]
 800a426:	69bb      	ldr	r3, [r7, #24]
 800a428:	69db      	ldr	r3, [r3, #28]
 800a42a:	3b02      	subs	r3, #2
 800a42c:	429a      	cmp	r2, r3
 800a42e:	d20b      	bcs.n	800a448 <remove_chain+0xae>
			fs->free_clst++;
 800a430:	69bb      	ldr	r3, [r7, #24]
 800a432:	699b      	ldr	r3, [r3, #24]
 800a434:	1c5a      	adds	r2, r3, #1
 800a436:	69bb      	ldr	r3, [r7, #24]
 800a438:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800a43a:	69bb      	ldr	r3, [r7, #24]
 800a43c:	791b      	ldrb	r3, [r3, #4]
 800a43e:	f043 0301 	orr.w	r3, r3, #1
 800a442:	b2da      	uxtb	r2, r3
 800a444:	69bb      	ldr	r3, [r7, #24]
 800a446:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a44c:	69bb      	ldr	r3, [r7, #24]
 800a44e:	69db      	ldr	r3, [r3, #28]
 800a450:	68ba      	ldr	r2, [r7, #8]
 800a452:	429a      	cmp	r2, r3
 800a454:	d3c6      	bcc.n	800a3e4 <remove_chain+0x4a>
 800a456:	e000      	b.n	800a45a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a458:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a45a:	2300      	movs	r3, #0
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3720      	adds	r7, #32
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}

0800a464 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a464:	b580      	push	{r7, lr}
 800a466:	b088      	sub	sp, #32
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d10d      	bne.n	800a496 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	695b      	ldr	r3, [r3, #20]
 800a47e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	2b00      	cmp	r3, #0
 800a484:	d004      	beq.n	800a490 <create_chain+0x2c>
 800a486:	693b      	ldr	r3, [r7, #16]
 800a488:	69db      	ldr	r3, [r3, #28]
 800a48a:	69ba      	ldr	r2, [r7, #24]
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d31b      	bcc.n	800a4c8 <create_chain+0x64>
 800a490:	2301      	movs	r3, #1
 800a492:	61bb      	str	r3, [r7, #24]
 800a494:	e018      	b.n	800a4c8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a496:	6839      	ldr	r1, [r7, #0]
 800a498:	6878      	ldr	r0, [r7, #4]
 800a49a:	f7ff fd8e 	bl	8009fba <get_fat>
 800a49e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	2b01      	cmp	r3, #1
 800a4a4:	d801      	bhi.n	800a4aa <create_chain+0x46>
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e070      	b.n	800a58c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4b0:	d101      	bne.n	800a4b6 <create_chain+0x52>
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	e06a      	b.n	800a58c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	69db      	ldr	r3, [r3, #28]
 800a4ba:	68fa      	ldr	r2, [r7, #12]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	d201      	bcs.n	800a4c4 <create_chain+0x60>
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	e063      	b.n	800a58c <create_chain+0x128>
		scl = clst;
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a4c8:	69bb      	ldr	r3, [r7, #24]
 800a4ca:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	69db      	ldr	r3, [r3, #28]
 800a4d6:	69fa      	ldr	r2, [r7, #28]
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d307      	bcc.n	800a4ec <create_chain+0x88>
				ncl = 2;
 800a4dc:	2302      	movs	r3, #2
 800a4de:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a4e0:	69fa      	ldr	r2, [r7, #28]
 800a4e2:	69bb      	ldr	r3, [r7, #24]
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d901      	bls.n	800a4ec <create_chain+0x88>
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	e04f      	b.n	800a58c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a4ec:	69f9      	ldr	r1, [r7, #28]
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f7ff fd63 	bl	8009fba <get_fat>
 800a4f4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d00e      	beq.n	800a51a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2b01      	cmp	r3, #1
 800a500:	d003      	beq.n	800a50a <create_chain+0xa6>
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a508:	d101      	bne.n	800a50e <create_chain+0xaa>
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	e03e      	b.n	800a58c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a50e:	69fa      	ldr	r2, [r7, #28]
 800a510:	69bb      	ldr	r3, [r7, #24]
 800a512:	429a      	cmp	r2, r3
 800a514:	d1da      	bne.n	800a4cc <create_chain+0x68>
 800a516:	2300      	movs	r3, #0
 800a518:	e038      	b.n	800a58c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a51a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a51c:	f04f 32ff 	mov.w	r2, #4294967295
 800a520:	69f9      	ldr	r1, [r7, #28]
 800a522:	6938      	ldr	r0, [r7, #16]
 800a524:	f7ff fe1d 	bl	800a162 <put_fat>
 800a528:	4603      	mov	r3, r0
 800a52a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a52c:	7dfb      	ldrb	r3, [r7, #23]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d109      	bne.n	800a546 <create_chain+0xe2>
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d006      	beq.n	800a546 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a538:	69fa      	ldr	r2, [r7, #28]
 800a53a:	6839      	ldr	r1, [r7, #0]
 800a53c:	6938      	ldr	r0, [r7, #16]
 800a53e:	f7ff fe10 	bl	800a162 <put_fat>
 800a542:	4603      	mov	r3, r0
 800a544:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a546:	7dfb      	ldrb	r3, [r7, #23]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d116      	bne.n	800a57a <create_chain+0x116>
		fs->last_clst = ncl;
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	69fa      	ldr	r2, [r7, #28]
 800a550:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	699a      	ldr	r2, [r3, #24]
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	69db      	ldr	r3, [r3, #28]
 800a55a:	3b02      	subs	r3, #2
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d804      	bhi.n	800a56a <create_chain+0x106>
 800a560:	693b      	ldr	r3, [r7, #16]
 800a562:	699b      	ldr	r3, [r3, #24]
 800a564:	1e5a      	subs	r2, r3, #1
 800a566:	693b      	ldr	r3, [r7, #16]
 800a568:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	791b      	ldrb	r3, [r3, #4]
 800a56e:	f043 0301 	orr.w	r3, r3, #1
 800a572:	b2da      	uxtb	r2, r3
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	711a      	strb	r2, [r3, #4]
 800a578:	e007      	b.n	800a58a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a57a:	7dfb      	ldrb	r3, [r7, #23]
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d102      	bne.n	800a586 <create_chain+0x122>
 800a580:	f04f 33ff 	mov.w	r3, #4294967295
 800a584:	e000      	b.n	800a588 <create_chain+0x124>
 800a586:	2301      	movs	r3, #1
 800a588:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800a58a:	69fb      	ldr	r3, [r7, #28]
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	3720      	adds	r7, #32
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}

0800a594 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800a594:	b480      	push	{r7}
 800a596:	b087      	sub	sp, #28
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5a8:	3304      	adds	r3, #4
 800a5aa:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	899b      	ldrh	r3, [r3, #12]
 800a5b0:	461a      	mov	r2, r3
 800a5b2:	683b      	ldr	r3, [r7, #0]
 800a5b4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	8952      	ldrh	r2, [r2, #10]
 800a5bc:	fbb3 f3f2 	udiv	r3, r3, r2
 800a5c0:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a5c2:	693b      	ldr	r3, [r7, #16]
 800a5c4:	1d1a      	adds	r2, r3, #4
 800a5c6:	613a      	str	r2, [r7, #16]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d101      	bne.n	800a5d6 <clmt_clust+0x42>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	e010      	b.n	800a5f8 <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800a5d6:	697a      	ldr	r2, [r7, #20]
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d307      	bcc.n	800a5ee <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800a5de:	697a      	ldr	r2, [r7, #20]
 800a5e0:	68bb      	ldr	r3, [r7, #8]
 800a5e2:	1ad3      	subs	r3, r2, r3
 800a5e4:	617b      	str	r3, [r7, #20]
 800a5e6:	693b      	ldr	r3, [r7, #16]
 800a5e8:	3304      	adds	r3, #4
 800a5ea:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800a5ec:	e7e9      	b.n	800a5c2 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800a5ee:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800a5f0:	693b      	ldr	r3, [r7, #16]
 800a5f2:	681a      	ldr	r2, [r3, #0]
 800a5f4:	697b      	ldr	r3, [r7, #20]
 800a5f6:	4413      	add	r3, r2
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	371c      	adds	r7, #28
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr

0800a604 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b086      	sub	sp, #24
 800a608:	af00      	add	r7, sp, #0
 800a60a:	6078      	str	r0, [r7, #4]
 800a60c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a61a:	d204      	bcs.n	800a626 <dir_sdi+0x22>
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	f003 031f 	and.w	r3, r3, #31
 800a622:	2b00      	cmp	r3, #0
 800a624:	d001      	beq.n	800a62a <dir_sdi+0x26>
		return FR_INT_ERR;
 800a626:	2302      	movs	r3, #2
 800a628:	e071      	b.n	800a70e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	683a      	ldr	r2, [r7, #0]
 800a62e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	689b      	ldr	r3, [r3, #8]
 800a634:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d106      	bne.n	800a64a <dir_sdi+0x46>
 800a63c:	693b      	ldr	r3, [r7, #16]
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	2b02      	cmp	r3, #2
 800a642:	d902      	bls.n	800a64a <dir_sdi+0x46>
		clst = fs->dirbase;
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a648:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d10c      	bne.n	800a66a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	095b      	lsrs	r3, r3, #5
 800a654:	693a      	ldr	r2, [r7, #16]
 800a656:	8912      	ldrh	r2, [r2, #8]
 800a658:	4293      	cmp	r3, r2
 800a65a:	d301      	bcc.n	800a660 <dir_sdi+0x5c>
 800a65c:	2302      	movs	r3, #2
 800a65e:	e056      	b.n	800a70e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800a660:	693b      	ldr	r3, [r7, #16]
 800a662:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	61da      	str	r2, [r3, #28]
 800a668:	e02d      	b.n	800a6c6 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	895b      	ldrh	r3, [r3, #10]
 800a66e:	461a      	mov	r2, r3
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	899b      	ldrh	r3, [r3, #12]
 800a674:	fb02 f303 	mul.w	r3, r2, r3
 800a678:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a67a:	e019      	b.n	800a6b0 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6979      	ldr	r1, [r7, #20]
 800a680:	4618      	mov	r0, r3
 800a682:	f7ff fc9a 	bl	8009fba <get_fat>
 800a686:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a688:	697b      	ldr	r3, [r7, #20]
 800a68a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a68e:	d101      	bne.n	800a694 <dir_sdi+0x90>
 800a690:	2301      	movs	r3, #1
 800a692:	e03c      	b.n	800a70e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	2b01      	cmp	r3, #1
 800a698:	d904      	bls.n	800a6a4 <dir_sdi+0xa0>
 800a69a:	693b      	ldr	r3, [r7, #16]
 800a69c:	69db      	ldr	r3, [r3, #28]
 800a69e:	697a      	ldr	r2, [r7, #20]
 800a6a0:	429a      	cmp	r2, r3
 800a6a2:	d301      	bcc.n	800a6a8 <dir_sdi+0xa4>
 800a6a4:	2302      	movs	r3, #2
 800a6a6:	e032      	b.n	800a70e <dir_sdi+0x10a>
			ofs -= csz;
 800a6a8:	683a      	ldr	r2, [r7, #0]
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	1ad3      	subs	r3, r2, r3
 800a6ae:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800a6b0:	683a      	ldr	r2, [r7, #0]
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d2e1      	bcs.n	800a67c <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800a6b8:	6979      	ldr	r1, [r7, #20]
 800a6ba:	6938      	ldr	r0, [r7, #16]
 800a6bc:	f7ff fc5e 	bl	8009f7c <clust2sect>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	697a      	ldr	r2, [r7, #20]
 800a6ca:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	69db      	ldr	r3, [r3, #28]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d101      	bne.n	800a6d8 <dir_sdi+0xd4>
 800a6d4:	2302      	movs	r3, #2
 800a6d6:	e01a      	b.n	800a70e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	69da      	ldr	r2, [r3, #28]
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	899b      	ldrh	r3, [r3, #12]
 800a6e0:	4619      	mov	r1, r3
 800a6e2:	683b      	ldr	r3, [r7, #0]
 800a6e4:	fbb3 f3f1 	udiv	r3, r3, r1
 800a6e8:	441a      	add	r2, r3
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800a6ee:	693b      	ldr	r3, [r7, #16]
 800a6f0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a6f4:	693b      	ldr	r3, [r7, #16]
 800a6f6:	899b      	ldrh	r3, [r3, #12]
 800a6f8:	461a      	mov	r2, r3
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	fbb3 f0f2 	udiv	r0, r3, r2
 800a700:	fb00 f202 	mul.w	r2, r0, r2
 800a704:	1a9b      	subs	r3, r3, r2
 800a706:	18ca      	adds	r2, r1, r3
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a70c:	2300      	movs	r3, #0
}
 800a70e:	4618      	mov	r0, r3
 800a710:	3718      	adds	r7, #24
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}

0800a716 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800a716:	b580      	push	{r7, lr}
 800a718:	b086      	sub	sp, #24
 800a71a:	af00      	add	r7, sp, #0
 800a71c:	6078      	str	r0, [r7, #4]
 800a71e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	695b      	ldr	r3, [r3, #20]
 800a72a:	3320      	adds	r3, #32
 800a72c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	69db      	ldr	r3, [r3, #28]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d003      	beq.n	800a73e <dir_next+0x28>
 800a736:	68bb      	ldr	r3, [r7, #8]
 800a738:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a73c:	d301      	bcc.n	800a742 <dir_next+0x2c>
 800a73e:	2304      	movs	r3, #4
 800a740:	e0bb      	b.n	800a8ba <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	899b      	ldrh	r3, [r3, #12]
 800a746:	461a      	mov	r2, r3
 800a748:	68bb      	ldr	r3, [r7, #8]
 800a74a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a74e:	fb01 f202 	mul.w	r2, r1, r2
 800a752:	1a9b      	subs	r3, r3, r2
 800a754:	2b00      	cmp	r3, #0
 800a756:	f040 809d 	bne.w	800a894 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	69db      	ldr	r3, [r3, #28]
 800a75e:	1c5a      	adds	r2, r3, #1
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	699b      	ldr	r3, [r3, #24]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d10b      	bne.n	800a784 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800a76c:	68bb      	ldr	r3, [r7, #8]
 800a76e:	095b      	lsrs	r3, r3, #5
 800a770:	68fa      	ldr	r2, [r7, #12]
 800a772:	8912      	ldrh	r2, [r2, #8]
 800a774:	4293      	cmp	r3, r2
 800a776:	f0c0 808d 	bcc.w	800a894 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2200      	movs	r2, #0
 800a77e:	61da      	str	r2, [r3, #28]
 800a780:	2304      	movs	r3, #4
 800a782:	e09a      	b.n	800a8ba <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	899b      	ldrh	r3, [r3, #12]
 800a788:	461a      	mov	r2, r3
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a790:	68fa      	ldr	r2, [r7, #12]
 800a792:	8952      	ldrh	r2, [r2, #10]
 800a794:	3a01      	subs	r2, #1
 800a796:	4013      	ands	r3, r2
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d17b      	bne.n	800a894 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800a79c:	687a      	ldr	r2, [r7, #4]
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	699b      	ldr	r3, [r3, #24]
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	4610      	mov	r0, r2
 800a7a6:	f7ff fc08 	bl	8009fba <get_fat>
 800a7aa:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800a7ac:	697b      	ldr	r3, [r7, #20]
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d801      	bhi.n	800a7b6 <dir_next+0xa0>
 800a7b2:	2302      	movs	r3, #2
 800a7b4:	e081      	b.n	800a8ba <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7bc:	d101      	bne.n	800a7c2 <dir_next+0xac>
 800a7be:	2301      	movs	r3, #1
 800a7c0:	e07b      	b.n	800a8ba <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	69db      	ldr	r3, [r3, #28]
 800a7c6:	697a      	ldr	r2, [r7, #20]
 800a7c8:	429a      	cmp	r2, r3
 800a7ca:	d359      	bcc.n	800a880 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d104      	bne.n	800a7dc <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	2200      	movs	r2, #0
 800a7d6:	61da      	str	r2, [r3, #28]
 800a7d8:	2304      	movs	r3, #4
 800a7da:	e06e      	b.n	800a8ba <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	699b      	ldr	r3, [r3, #24]
 800a7e2:	4619      	mov	r1, r3
 800a7e4:	4610      	mov	r0, r2
 800a7e6:	f7ff fe3d 	bl	800a464 <create_chain>
 800a7ea:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800a7ec:	697b      	ldr	r3, [r7, #20]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d101      	bne.n	800a7f6 <dir_next+0xe0>
 800a7f2:	2307      	movs	r3, #7
 800a7f4:	e061      	b.n	800a8ba <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	d101      	bne.n	800a800 <dir_next+0xea>
 800a7fc:	2302      	movs	r3, #2
 800a7fe:	e05c      	b.n	800a8ba <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800a800:	697b      	ldr	r3, [r7, #20]
 800a802:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a806:	d101      	bne.n	800a80c <dir_next+0xf6>
 800a808:	2301      	movs	r3, #1
 800a80a:	e056      	b.n	800a8ba <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	f7ff fad3 	bl	8009db8 <sync_window>
 800a812:	4603      	mov	r3, r0
 800a814:	2b00      	cmp	r3, #0
 800a816:	d001      	beq.n	800a81c <dir_next+0x106>
 800a818:	2301      	movs	r3, #1
 800a81a:	e04e      	b.n	800a8ba <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	899b      	ldrh	r3, [r3, #12]
 800a826:	461a      	mov	r2, r3
 800a828:	2100      	movs	r1, #0
 800a82a:	f7ff f8ca 	bl	80099c2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a82e:	2300      	movs	r3, #0
 800a830:	613b      	str	r3, [r7, #16]
 800a832:	6979      	ldr	r1, [r7, #20]
 800a834:	68f8      	ldr	r0, [r7, #12]
 800a836:	f7ff fba1 	bl	8009f7c <clust2sect>
 800a83a:	4602      	mov	r2, r0
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	635a      	str	r2, [r3, #52]	; 0x34
 800a840:	e012      	b.n	800a868 <dir_next+0x152>
						fs->wflag = 1;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	2201      	movs	r2, #1
 800a846:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800a848:	68f8      	ldr	r0, [r7, #12]
 800a84a:	f7ff fab5 	bl	8009db8 <sync_window>
 800a84e:	4603      	mov	r3, r0
 800a850:	2b00      	cmp	r3, #0
 800a852:	d001      	beq.n	800a858 <dir_next+0x142>
 800a854:	2301      	movs	r3, #1
 800a856:	e030      	b.n	800a8ba <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	3301      	adds	r3, #1
 800a85c:	613b      	str	r3, [r7, #16]
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a862:	1c5a      	adds	r2, r3, #1
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	635a      	str	r2, [r3, #52]	; 0x34
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	895b      	ldrh	r3, [r3, #10]
 800a86c:	461a      	mov	r2, r3
 800a86e:	693b      	ldr	r3, [r7, #16]
 800a870:	4293      	cmp	r3, r2
 800a872:	d3e6      	bcc.n	800a842 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	1ad2      	subs	r2, r2, r3
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	697a      	ldr	r2, [r7, #20]
 800a884:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800a886:	6979      	ldr	r1, [r7, #20]
 800a888:	68f8      	ldr	r0, [r7, #12]
 800a88a:	f7ff fb77 	bl	8009f7c <clust2sect>
 800a88e:	4602      	mov	r2, r0
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	68ba      	ldr	r2, [r7, #8]
 800a898:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	899b      	ldrh	r3, [r3, #12]
 800a8a4:	461a      	mov	r2, r3
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	fbb3 f0f2 	udiv	r0, r3, r2
 800a8ac:	fb00 f202 	mul.w	r2, r0, r2
 800a8b0:	1a9b      	subs	r3, r3, r2
 800a8b2:	18ca      	adds	r2, r1, r3
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800a8b8:	2300      	movs	r3, #0
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3718      	adds	r7, #24
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b086      	sub	sp, #24
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
 800a8ca:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800a8d2:	2100      	movs	r1, #0
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f7ff fe95 	bl	800a604 <dir_sdi>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a8de:	7dfb      	ldrb	r3, [r7, #23]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d12b      	bne.n	800a93c <dir_alloc+0x7a>
		n = 0;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	69db      	ldr	r3, [r3, #28]
 800a8ec:	4619      	mov	r1, r3
 800a8ee:	68f8      	ldr	r0, [r7, #12]
 800a8f0:	f7ff faa6 	bl	8009e40 <move_window>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a8f8:	7dfb      	ldrb	r3, [r7, #23]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d11d      	bne.n	800a93a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6a1b      	ldr	r3, [r3, #32]
 800a902:	781b      	ldrb	r3, [r3, #0]
 800a904:	2be5      	cmp	r3, #229	; 0xe5
 800a906:	d004      	beq.n	800a912 <dir_alloc+0x50>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	6a1b      	ldr	r3, [r3, #32]
 800a90c:	781b      	ldrb	r3, [r3, #0]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d107      	bne.n	800a922 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	3301      	adds	r3, #1
 800a916:	613b      	str	r3, [r7, #16]
 800a918:	693a      	ldr	r2, [r7, #16]
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d102      	bne.n	800a926 <dir_alloc+0x64>
 800a920:	e00c      	b.n	800a93c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800a922:	2300      	movs	r3, #0
 800a924:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800a926:	2101      	movs	r1, #1
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f7ff fef4 	bl	800a716 <dir_next>
 800a92e:	4603      	mov	r3, r0
 800a930:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800a932:	7dfb      	ldrb	r3, [r7, #23]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d0d7      	beq.n	800a8e8 <dir_alloc+0x26>
 800a938:	e000      	b.n	800a93c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800a93a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800a93c:	7dfb      	ldrb	r3, [r7, #23]
 800a93e:	2b04      	cmp	r3, #4
 800a940:	d101      	bne.n	800a946 <dir_alloc+0x84>
 800a942:	2307      	movs	r3, #7
 800a944:	75fb      	strb	r3, [r7, #23]
	return res;
 800a946:	7dfb      	ldrb	r3, [r7, #23]
}
 800a948:	4618      	mov	r0, r3
 800a94a:	3718      	adds	r7, #24
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b084      	sub	sp, #16
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	331a      	adds	r3, #26
 800a95e:	4618      	mov	r0, r3
 800a960:	f7fe ff8c 	bl	800987c <ld_word>
 800a964:	4603      	mov	r3, r0
 800a966:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	2b03      	cmp	r3, #3
 800a96e:	d109      	bne.n	800a984 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	3314      	adds	r3, #20
 800a974:	4618      	mov	r0, r3
 800a976:	f7fe ff81 	bl	800987c <ld_word>
 800a97a:	4603      	mov	r3, r0
 800a97c:	041b      	lsls	r3, r3, #16
 800a97e:	68fa      	ldr	r2, [r7, #12]
 800a980:	4313      	orrs	r3, r2
 800a982:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800a984:	68fb      	ldr	r3, [r7, #12]
}
 800a986:	4618      	mov	r0, r3
 800a988:	3710      	adds	r7, #16
 800a98a:	46bd      	mov	sp, r7
 800a98c:	bd80      	pop	{r7, pc}

0800a98e <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800a98e:	b580      	push	{r7, lr}
 800a990:	b084      	sub	sp, #16
 800a992:	af00      	add	r7, sp, #0
 800a994:	60f8      	str	r0, [r7, #12]
 800a996:	60b9      	str	r1, [r7, #8]
 800a998:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	331a      	adds	r3, #26
 800a99e:	687a      	ldr	r2, [r7, #4]
 800a9a0:	b292      	uxth	r2, r2
 800a9a2:	4611      	mov	r1, r2
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	f7fe ffa4 	bl	80098f2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	2b03      	cmp	r3, #3
 800a9b0:	d109      	bne.n	800a9c6 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	f103 0214 	add.w	r2, r3, #20
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	0c1b      	lsrs	r3, r3, #16
 800a9bc:	b29b      	uxth	r3, r3
 800a9be:	4619      	mov	r1, r3
 800a9c0:	4610      	mov	r0, r2
 800a9c2:	f7fe ff96 	bl	80098f2 <st_word>
	}
}
 800a9c6:	bf00      	nop
 800a9c8:	3710      	adds	r7, #16
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	bd80      	pop	{r7, pc}

0800a9ce <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800a9ce:	b580      	push	{r7, lr}
 800a9d0:	b086      	sub	sp, #24
 800a9d2:	af00      	add	r7, sp, #0
 800a9d4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a9dc:	2100      	movs	r1, #0
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f7ff fe10 	bl	800a604 <dir_sdi>
 800a9e4:	4603      	mov	r3, r0
 800a9e6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a9e8:	7dfb      	ldrb	r3, [r7, #23]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d001      	beq.n	800a9f2 <dir_find+0x24>
 800a9ee:	7dfb      	ldrb	r3, [r7, #23]
 800a9f0:	e03e      	b.n	800aa70 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	69db      	ldr	r3, [r3, #28]
 800a9f6:	4619      	mov	r1, r3
 800a9f8:	6938      	ldr	r0, [r7, #16]
 800a9fa:	f7ff fa21 	bl	8009e40 <move_window>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800aa02:	7dfb      	ldrb	r3, [r7, #23]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d12f      	bne.n	800aa68 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6a1b      	ldr	r3, [r3, #32]
 800aa0c:	781b      	ldrb	r3, [r3, #0]
 800aa0e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800aa10:	7bfb      	ldrb	r3, [r7, #15]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d102      	bne.n	800aa1c <dir_find+0x4e>
 800aa16:	2304      	movs	r3, #4
 800aa18:	75fb      	strb	r3, [r7, #23]
 800aa1a:	e028      	b.n	800aa6e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6a1b      	ldr	r3, [r3, #32]
 800aa20:	330b      	adds	r3, #11
 800aa22:	781b      	ldrb	r3, [r3, #0]
 800aa24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa28:	b2da      	uxtb	r2, r3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6a1b      	ldr	r3, [r3, #32]
 800aa32:	330b      	adds	r3, #11
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	f003 0308 	and.w	r3, r3, #8
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d10a      	bne.n	800aa54 <dir_find+0x86>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6a18      	ldr	r0, [r3, #32]
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	3324      	adds	r3, #36	; 0x24
 800aa46:	220b      	movs	r2, #11
 800aa48:	4619      	mov	r1, r3
 800aa4a:	f7fe ffd5 	bl	80099f8 <mem_cmp>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d00b      	beq.n	800aa6c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800aa54:	2100      	movs	r1, #0
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f7ff fe5d 	bl	800a716 <dir_next>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800aa60:	7dfb      	ldrb	r3, [r7, #23]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d0c5      	beq.n	800a9f2 <dir_find+0x24>
 800aa66:	e002      	b.n	800aa6e <dir_find+0xa0>
		if (res != FR_OK) break;
 800aa68:	bf00      	nop
 800aa6a:	e000      	b.n	800aa6e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800aa6c:	bf00      	nop

	return res;
 800aa6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa70:	4618      	mov	r0, r3
 800aa72:	3718      	adds	r7, #24
 800aa74:	46bd      	mov	sp, r7
 800aa76:	bd80      	pop	{r7, pc}

0800aa78 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b084      	sub	sp, #16
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800aa86:	2101      	movs	r1, #1
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f7ff ff1a 	bl	800a8c2 <dir_alloc>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800aa92:	7bfb      	ldrb	r3, [r7, #15]
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d11c      	bne.n	800aad2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	69db      	ldr	r3, [r3, #28]
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	68b8      	ldr	r0, [r7, #8]
 800aaa0:	f7ff f9ce 	bl	8009e40 <move_window>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800aaa8:	7bfb      	ldrb	r3, [r7, #15]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d111      	bne.n	800aad2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6a1b      	ldr	r3, [r3, #32]
 800aab2:	2220      	movs	r2, #32
 800aab4:	2100      	movs	r1, #0
 800aab6:	4618      	mov	r0, r3
 800aab8:	f7fe ff83 	bl	80099c2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6a18      	ldr	r0, [r3, #32]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	3324      	adds	r3, #36	; 0x24
 800aac4:	220b      	movs	r2, #11
 800aac6:	4619      	mov	r1, r3
 800aac8:	f7fe ff5a 	bl	8009980 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	2201      	movs	r2, #1
 800aad0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800aad2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b088      	sub	sp, #32
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	60fb      	str	r3, [r7, #12]
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	3324      	adds	r3, #36	; 0x24
 800aaf0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800aaf2:	220b      	movs	r2, #11
 800aaf4:	2120      	movs	r1, #32
 800aaf6:	68b8      	ldr	r0, [r7, #8]
 800aaf8:	f7fe ff63 	bl	80099c2 <mem_set>
	si = i = 0; ni = 8;
 800aafc:	2300      	movs	r3, #0
 800aafe:	613b      	str	r3, [r7, #16]
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	61fb      	str	r3, [r7, #28]
 800ab04:	2308      	movs	r3, #8
 800ab06:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	1c5a      	adds	r2, r3, #1
 800ab0c:	61fa      	str	r2, [r7, #28]
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	4413      	add	r3, r2
 800ab12:	781b      	ldrb	r3, [r3, #0]
 800ab14:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800ab16:	7efb      	ldrb	r3, [r7, #27]
 800ab18:	2b20      	cmp	r3, #32
 800ab1a:	d94e      	bls.n	800abba <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800ab1c:	7efb      	ldrb	r3, [r7, #27]
 800ab1e:	2b2f      	cmp	r3, #47	; 0x2f
 800ab20:	d006      	beq.n	800ab30 <create_name+0x54>
 800ab22:	7efb      	ldrb	r3, [r7, #27]
 800ab24:	2b5c      	cmp	r3, #92	; 0x5c
 800ab26:	d110      	bne.n	800ab4a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ab28:	e002      	b.n	800ab30 <create_name+0x54>
 800ab2a:	69fb      	ldr	r3, [r7, #28]
 800ab2c:	3301      	adds	r3, #1
 800ab2e:	61fb      	str	r3, [r7, #28]
 800ab30:	68fa      	ldr	r2, [r7, #12]
 800ab32:	69fb      	ldr	r3, [r7, #28]
 800ab34:	4413      	add	r3, r2
 800ab36:	781b      	ldrb	r3, [r3, #0]
 800ab38:	2b2f      	cmp	r3, #47	; 0x2f
 800ab3a:	d0f6      	beq.n	800ab2a <create_name+0x4e>
 800ab3c:	68fa      	ldr	r2, [r7, #12]
 800ab3e:	69fb      	ldr	r3, [r7, #28]
 800ab40:	4413      	add	r3, r2
 800ab42:	781b      	ldrb	r3, [r3, #0]
 800ab44:	2b5c      	cmp	r3, #92	; 0x5c
 800ab46:	d0f0      	beq.n	800ab2a <create_name+0x4e>
			break;
 800ab48:	e038      	b.n	800abbc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800ab4a:	7efb      	ldrb	r3, [r7, #27]
 800ab4c:	2b2e      	cmp	r3, #46	; 0x2e
 800ab4e:	d003      	beq.n	800ab58 <create_name+0x7c>
 800ab50:	693a      	ldr	r2, [r7, #16]
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d30c      	bcc.n	800ab72 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	2b0b      	cmp	r3, #11
 800ab5c:	d002      	beq.n	800ab64 <create_name+0x88>
 800ab5e:	7efb      	ldrb	r3, [r7, #27]
 800ab60:	2b2e      	cmp	r3, #46	; 0x2e
 800ab62:	d001      	beq.n	800ab68 <create_name+0x8c>
 800ab64:	2306      	movs	r3, #6
 800ab66:	e044      	b.n	800abf2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800ab68:	2308      	movs	r3, #8
 800ab6a:	613b      	str	r3, [r7, #16]
 800ab6c:	230b      	movs	r3, #11
 800ab6e:	617b      	str	r3, [r7, #20]
			continue;
 800ab70:	e022      	b.n	800abb8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800ab72:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	da04      	bge.n	800ab84 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800ab7a:	7efb      	ldrb	r3, [r7, #27]
 800ab7c:	3b80      	subs	r3, #128	; 0x80
 800ab7e:	4a1f      	ldr	r2, [pc, #124]	; (800abfc <create_name+0x120>)
 800ab80:	5cd3      	ldrb	r3, [r2, r3]
 800ab82:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800ab84:	7efb      	ldrb	r3, [r7, #27]
 800ab86:	4619      	mov	r1, r3
 800ab88:	481d      	ldr	r0, [pc, #116]	; (800ac00 <create_name+0x124>)
 800ab8a:	f7fe ff5c 	bl	8009a46 <chk_chr>
 800ab8e:	4603      	mov	r3, r0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d001      	beq.n	800ab98 <create_name+0xbc>
 800ab94:	2306      	movs	r3, #6
 800ab96:	e02c      	b.n	800abf2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800ab98:	7efb      	ldrb	r3, [r7, #27]
 800ab9a:	2b60      	cmp	r3, #96	; 0x60
 800ab9c:	d905      	bls.n	800abaa <create_name+0xce>
 800ab9e:	7efb      	ldrb	r3, [r7, #27]
 800aba0:	2b7a      	cmp	r3, #122	; 0x7a
 800aba2:	d802      	bhi.n	800abaa <create_name+0xce>
 800aba4:	7efb      	ldrb	r3, [r7, #27]
 800aba6:	3b20      	subs	r3, #32
 800aba8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	1c5a      	adds	r2, r3, #1
 800abae:	613a      	str	r2, [r7, #16]
 800abb0:	68ba      	ldr	r2, [r7, #8]
 800abb2:	4413      	add	r3, r2
 800abb4:	7efa      	ldrb	r2, [r7, #27]
 800abb6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800abb8:	e7a6      	b.n	800ab08 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800abba:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	69fb      	ldr	r3, [r7, #28]
 800abc0:	441a      	add	r2, r3
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d101      	bne.n	800abd0 <create_name+0xf4>
 800abcc:	2306      	movs	r3, #6
 800abce:	e010      	b.n	800abf2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	781b      	ldrb	r3, [r3, #0]
 800abd4:	2be5      	cmp	r3, #229	; 0xe5
 800abd6:	d102      	bne.n	800abde <create_name+0x102>
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	2205      	movs	r2, #5
 800abdc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800abde:	7efb      	ldrb	r3, [r7, #27]
 800abe0:	2b20      	cmp	r3, #32
 800abe2:	d801      	bhi.n	800abe8 <create_name+0x10c>
 800abe4:	2204      	movs	r2, #4
 800abe6:	e000      	b.n	800abea <create_name+0x10e>
 800abe8:	2200      	movs	r2, #0
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	330b      	adds	r3, #11
 800abee:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800abf0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800abf2:	4618      	mov	r0, r3
 800abf4:	3720      	adds	r7, #32
 800abf6:	46bd      	mov	sp, r7
 800abf8:	bd80      	pop	{r7, pc}
 800abfa:	bf00      	nop
 800abfc:	0800f8fc 	.word	0x0800f8fc
 800ac00:	0800f890 	.word	0x0800f890

0800ac04 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b086      	sub	sp, #24
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
 800ac0c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ac18:	e002      	b.n	800ac20 <follow_path+0x1c>
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	3301      	adds	r3, #1
 800ac1e:	603b      	str	r3, [r7, #0]
 800ac20:	683b      	ldr	r3, [r7, #0]
 800ac22:	781b      	ldrb	r3, [r3, #0]
 800ac24:	2b2f      	cmp	r3, #47	; 0x2f
 800ac26:	d0f8      	beq.n	800ac1a <follow_path+0x16>
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	781b      	ldrb	r3, [r3, #0]
 800ac2c:	2b5c      	cmp	r3, #92	; 0x5c
 800ac2e:	d0f4      	beq.n	800ac1a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ac30:	693b      	ldr	r3, [r7, #16]
 800ac32:	2200      	movs	r2, #0
 800ac34:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	2b1f      	cmp	r3, #31
 800ac3c:	d80a      	bhi.n	800ac54 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	2280      	movs	r2, #128	; 0x80
 800ac42:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800ac46:	2100      	movs	r1, #0
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f7ff fcdb 	bl	800a604 <dir_sdi>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	75fb      	strb	r3, [r7, #23]
 800ac52:	e048      	b.n	800ace6 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ac54:	463b      	mov	r3, r7
 800ac56:	4619      	mov	r1, r3
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f7ff ff3f 	bl	800aadc <create_name>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ac62:	7dfb      	ldrb	r3, [r7, #23]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d139      	bne.n	800acdc <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ac68:	6878      	ldr	r0, [r7, #4]
 800ac6a:	f7ff feb0 	bl	800a9ce <dir_find>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ac78:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ac7a:	7dfb      	ldrb	r3, [r7, #23]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d00a      	beq.n	800ac96 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ac80:	7dfb      	ldrb	r3, [r7, #23]
 800ac82:	2b04      	cmp	r3, #4
 800ac84:	d12c      	bne.n	800ace0 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ac86:	7afb      	ldrb	r3, [r7, #11]
 800ac88:	f003 0304 	and.w	r3, r3, #4
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d127      	bne.n	800ace0 <follow_path+0xdc>
 800ac90:	2305      	movs	r3, #5
 800ac92:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ac94:	e024      	b.n	800ace0 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ac96:	7afb      	ldrb	r3, [r7, #11]
 800ac98:	f003 0304 	and.w	r3, r3, #4
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d121      	bne.n	800ace4 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	799b      	ldrb	r3, [r3, #6]
 800aca4:	f003 0310 	and.w	r3, r3, #16
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d102      	bne.n	800acb2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800acac:	2305      	movs	r3, #5
 800acae:	75fb      	strb	r3, [r7, #23]
 800acb0:	e019      	b.n	800ace6 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	695b      	ldr	r3, [r3, #20]
 800acbc:	68fa      	ldr	r2, [r7, #12]
 800acbe:	8992      	ldrh	r2, [r2, #12]
 800acc0:	fbb3 f0f2 	udiv	r0, r3, r2
 800acc4:	fb00 f202 	mul.w	r2, r0, r2
 800acc8:	1a9b      	subs	r3, r3, r2
 800acca:	440b      	add	r3, r1
 800accc:	4619      	mov	r1, r3
 800acce:	68f8      	ldr	r0, [r7, #12]
 800acd0:	f7ff fe3e 	bl	800a950 <ld_clust>
 800acd4:	4602      	mov	r2, r0
 800acd6:	693b      	ldr	r3, [r7, #16]
 800acd8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800acda:	e7bb      	b.n	800ac54 <follow_path+0x50>
			if (res != FR_OK) break;
 800acdc:	bf00      	nop
 800acde:	e002      	b.n	800ace6 <follow_path+0xe2>
				break;
 800ace0:	bf00      	nop
 800ace2:	e000      	b.n	800ace6 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ace4:	bf00      	nop
			}
		}
	}

	return res;
 800ace6:	7dfb      	ldrb	r3, [r7, #23]
}
 800ace8:	4618      	mov	r0, r3
 800acea:	3718      	adds	r7, #24
 800acec:	46bd      	mov	sp, r7
 800acee:	bd80      	pop	{r7, pc}

0800acf0 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b087      	sub	sp, #28
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800acf8:	f04f 33ff 	mov.w	r3, #4294967295
 800acfc:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d031      	beq.n	800ad6a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	617b      	str	r3, [r7, #20]
 800ad0c:	e002      	b.n	800ad14 <get_ldnumber+0x24>
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	3301      	adds	r3, #1
 800ad12:	617b      	str	r3, [r7, #20]
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	2b20      	cmp	r3, #32
 800ad1a:	d903      	bls.n	800ad24 <get_ldnumber+0x34>
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	2b3a      	cmp	r3, #58	; 0x3a
 800ad22:	d1f4      	bne.n	800ad0e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800ad24:	697b      	ldr	r3, [r7, #20]
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	2b3a      	cmp	r3, #58	; 0x3a
 800ad2a:	d11c      	bne.n	800ad66 <get_ldnumber+0x76>
			tp = *path;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	1c5a      	adds	r2, r3, #1
 800ad36:	60fa      	str	r2, [r7, #12]
 800ad38:	781b      	ldrb	r3, [r3, #0]
 800ad3a:	3b30      	subs	r3, #48	; 0x30
 800ad3c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800ad3e:	68bb      	ldr	r3, [r7, #8]
 800ad40:	2b09      	cmp	r3, #9
 800ad42:	d80e      	bhi.n	800ad62 <get_ldnumber+0x72>
 800ad44:	68fa      	ldr	r2, [r7, #12]
 800ad46:	697b      	ldr	r3, [r7, #20]
 800ad48:	429a      	cmp	r2, r3
 800ad4a:	d10a      	bne.n	800ad62 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	2b00      	cmp	r3, #0
 800ad50:	d107      	bne.n	800ad62 <get_ldnumber+0x72>
					vol = (int)i;
 800ad52:	68bb      	ldr	r3, [r7, #8]
 800ad54:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800ad56:	697b      	ldr	r3, [r7, #20]
 800ad58:	3301      	adds	r3, #1
 800ad5a:	617b      	str	r3, [r7, #20]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	697a      	ldr	r2, [r7, #20]
 800ad60:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800ad62:	693b      	ldr	r3, [r7, #16]
 800ad64:	e002      	b.n	800ad6c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800ad66:	2300      	movs	r3, #0
 800ad68:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800ad6a:	693b      	ldr	r3, [r7, #16]
}
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	371c      	adds	r7, #28
 800ad70:	46bd      	mov	sp, r7
 800ad72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad76:	4770      	bx	lr

0800ad78 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b082      	sub	sp, #8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2200      	movs	r2, #0
 800ad86:	70da      	strb	r2, [r3, #3]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f04f 32ff 	mov.w	r2, #4294967295
 800ad8e:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800ad90:	6839      	ldr	r1, [r7, #0]
 800ad92:	6878      	ldr	r0, [r7, #4]
 800ad94:	f7ff f854 	bl	8009e40 <move_window>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d001      	beq.n	800ada2 <check_fs+0x2a>
 800ad9e:	2304      	movs	r3, #4
 800ada0:	e038      	b.n	800ae14 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	3338      	adds	r3, #56	; 0x38
 800ada6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800adaa:	4618      	mov	r0, r3
 800adac:	f7fe fd66 	bl	800987c <ld_word>
 800adb0:	4603      	mov	r3, r0
 800adb2:	461a      	mov	r2, r3
 800adb4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800adb8:	429a      	cmp	r2, r3
 800adba:	d001      	beq.n	800adc0 <check_fs+0x48>
 800adbc:	2303      	movs	r3, #3
 800adbe:	e029      	b.n	800ae14 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800adc6:	2be9      	cmp	r3, #233	; 0xe9
 800adc8:	d009      	beq.n	800adde <check_fs+0x66>
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800add0:	2beb      	cmp	r3, #235	; 0xeb
 800add2:	d11e      	bne.n	800ae12 <check_fs+0x9a>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800adda:	2b90      	cmp	r3, #144	; 0x90
 800addc:	d119      	bne.n	800ae12 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	3338      	adds	r3, #56	; 0x38
 800ade2:	3336      	adds	r3, #54	; 0x36
 800ade4:	4618      	mov	r0, r3
 800ade6:	f7fe fd61 	bl	80098ac <ld_dword>
 800adea:	4603      	mov	r3, r0
 800adec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800adf0:	4a0a      	ldr	r2, [pc, #40]	; (800ae1c <check_fs+0xa4>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d101      	bne.n	800adfa <check_fs+0x82>
 800adf6:	2300      	movs	r3, #0
 800adf8:	e00c      	b.n	800ae14 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	3338      	adds	r3, #56	; 0x38
 800adfe:	3352      	adds	r3, #82	; 0x52
 800ae00:	4618      	mov	r0, r3
 800ae02:	f7fe fd53 	bl	80098ac <ld_dword>
 800ae06:	4603      	mov	r3, r0
 800ae08:	4a05      	ldr	r2, [pc, #20]	; (800ae20 <check_fs+0xa8>)
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d101      	bne.n	800ae12 <check_fs+0x9a>
 800ae0e:	2300      	movs	r3, #0
 800ae10:	e000      	b.n	800ae14 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ae12:	2302      	movs	r3, #2
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	3708      	adds	r7, #8
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}
 800ae1c:	00544146 	.word	0x00544146
 800ae20:	33544146 	.word	0x33544146

0800ae24 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b096      	sub	sp, #88	; 0x58
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	60f8      	str	r0, [r7, #12]
 800ae2c:	60b9      	str	r1, [r7, #8]
 800ae2e:	4613      	mov	r3, r2
 800ae30:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	2200      	movs	r2, #0
 800ae36:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ae38:	68f8      	ldr	r0, [r7, #12]
 800ae3a:	f7ff ff59 	bl	800acf0 <get_ldnumber>
 800ae3e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ae40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	da01      	bge.n	800ae4a <find_volume+0x26>
 800ae46:	230b      	movs	r3, #11
 800ae48:	e26a      	b.n	800b320 <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ae4a:	4aa3      	ldr	r2, [pc, #652]	; (800b0d8 <find_volume+0x2b4>)
 800ae4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae52:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ae54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d101      	bne.n	800ae5e <find_volume+0x3a>
 800ae5a:	230c      	movs	r3, #12
 800ae5c:	e260      	b.n	800b320 <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 800ae5e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ae60:	f7fe fe0c 	bl	8009a7c <lock_fs>
 800ae64:	4603      	mov	r3, r0
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d101      	bne.n	800ae6e <find_volume+0x4a>
 800ae6a:	230f      	movs	r3, #15
 800ae6c:	e258      	b.n	800b320 <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae72:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ae74:	79fb      	ldrb	r3, [r7, #7]
 800ae76:	f023 0301 	bic.w	r3, r3, #1
 800ae7a:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ae7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae7e:	781b      	ldrb	r3, [r3, #0]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d01a      	beq.n	800aeba <find_volume+0x96>
		stat = disk_status(fs->drv);
 800ae84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ae86:	785b      	ldrb	r3, [r3, #1]
 800ae88:	4618      	mov	r0, r3
 800ae8a:	f7fe fc59 	bl	8009740 <disk_status>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ae94:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ae98:	f003 0301 	and.w	r3, r3, #1
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d10c      	bne.n	800aeba <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800aea0:	79fb      	ldrb	r3, [r7, #7]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d007      	beq.n	800aeb6 <find_volume+0x92>
 800aea6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aeaa:	f003 0304 	and.w	r3, r3, #4
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d001      	beq.n	800aeb6 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800aeb2:	230a      	movs	r3, #10
 800aeb4:	e234      	b.n	800b320 <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	e232      	b.n	800b320 <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800aeba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aebc:	2200      	movs	r2, #0
 800aebe:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800aec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aec2:	b2da      	uxtb	r2, r3
 800aec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aec6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800aec8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aeca:	785b      	ldrb	r3, [r3, #1]
 800aecc:	4618      	mov	r0, r3
 800aece:	f7fe fc51 	bl	8009774 <disk_initialize>
 800aed2:	4603      	mov	r3, r0
 800aed4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800aed8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aedc:	f003 0301 	and.w	r3, r3, #1
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d001      	beq.n	800aee8 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800aee4:	2303      	movs	r3, #3
 800aee6:	e21b      	b.n	800b320 <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800aee8:	79fb      	ldrb	r3, [r7, #7]
 800aeea:	2b00      	cmp	r3, #0
 800aeec:	d007      	beq.n	800aefe <find_volume+0xda>
 800aeee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800aef2:	f003 0304 	and.w	r3, r3, #4
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d001      	beq.n	800aefe <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800aefa:	230a      	movs	r3, #10
 800aefc:	e210      	b.n	800b320 <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800aefe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af00:	7858      	ldrb	r0, [r3, #1]
 800af02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af04:	330c      	adds	r3, #12
 800af06:	461a      	mov	r2, r3
 800af08:	2102      	movs	r1, #2
 800af0a:	f7fe fc99 	bl	8009840 <disk_ioctl>
 800af0e:	4603      	mov	r3, r0
 800af10:	2b00      	cmp	r3, #0
 800af12:	d001      	beq.n	800af18 <find_volume+0xf4>
 800af14:	2301      	movs	r3, #1
 800af16:	e203      	b.n	800b320 <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800af18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af1a:	899b      	ldrh	r3, [r3, #12]
 800af1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af20:	d80d      	bhi.n	800af3e <find_volume+0x11a>
 800af22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af24:	899b      	ldrh	r3, [r3, #12]
 800af26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af2a:	d308      	bcc.n	800af3e <find_volume+0x11a>
 800af2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af2e:	899b      	ldrh	r3, [r3, #12]
 800af30:	461a      	mov	r2, r3
 800af32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af34:	899b      	ldrh	r3, [r3, #12]
 800af36:	3b01      	subs	r3, #1
 800af38:	4013      	ands	r3, r2
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d001      	beq.n	800af42 <find_volume+0x11e>
 800af3e:	2301      	movs	r3, #1
 800af40:	e1ee      	b.n	800b320 <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800af42:	2300      	movs	r3, #0
 800af44:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800af46:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800af48:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800af4a:	f7ff ff15 	bl	800ad78 <check_fs>
 800af4e:	4603      	mov	r3, r0
 800af50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800af54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800af58:	2b02      	cmp	r3, #2
 800af5a:	d149      	bne.n	800aff0 <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800af5c:	2300      	movs	r3, #0
 800af5e:	643b      	str	r3, [r7, #64]	; 0x40
 800af60:	e01e      	b.n	800afa0 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800af62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af64:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800af68:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af6a:	011b      	lsls	r3, r3, #4
 800af6c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800af70:	4413      	add	r3, r2
 800af72:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800af74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af76:	3304      	adds	r3, #4
 800af78:	781b      	ldrb	r3, [r3, #0]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d006      	beq.n	800af8c <find_volume+0x168>
 800af7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af80:	3308      	adds	r3, #8
 800af82:	4618      	mov	r0, r3
 800af84:	f7fe fc92 	bl	80098ac <ld_dword>
 800af88:	4602      	mov	r2, r0
 800af8a:	e000      	b.n	800af8e <find_volume+0x16a>
 800af8c:	2200      	movs	r2, #0
 800af8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af90:	009b      	lsls	r3, r3, #2
 800af92:	3358      	adds	r3, #88	; 0x58
 800af94:	443b      	add	r3, r7
 800af96:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800af9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800af9c:	3301      	adds	r3, #1
 800af9e:	643b      	str	r3, [r7, #64]	; 0x40
 800afa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afa2:	2b03      	cmp	r3, #3
 800afa4:	d9dd      	bls.n	800af62 <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800afa6:	2300      	movs	r3, #0
 800afa8:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800afaa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afac:	2b00      	cmp	r3, #0
 800afae:	d002      	beq.n	800afb6 <find_volume+0x192>
 800afb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afb2:	3b01      	subs	r3, #1
 800afb4:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800afb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afb8:	009b      	lsls	r3, r3, #2
 800afba:	3358      	adds	r3, #88	; 0x58
 800afbc:	443b      	add	r3, r7
 800afbe:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800afc2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800afc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d005      	beq.n	800afd6 <find_volume+0x1b2>
 800afca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800afcc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800afce:	f7ff fed3 	bl	800ad78 <check_fs>
 800afd2:	4603      	mov	r3, r0
 800afd4:	e000      	b.n	800afd8 <find_volume+0x1b4>
 800afd6:	2303      	movs	r3, #3
 800afd8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800afdc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d905      	bls.n	800aff0 <find_volume+0x1cc>
 800afe4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afe6:	3301      	adds	r3, #1
 800afe8:	643b      	str	r3, [r7, #64]	; 0x40
 800afea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800afec:	2b03      	cmp	r3, #3
 800afee:	d9e2      	bls.n	800afb6 <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800aff0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800aff4:	2b04      	cmp	r3, #4
 800aff6:	d101      	bne.n	800affc <find_volume+0x1d8>
 800aff8:	2301      	movs	r3, #1
 800affa:	e191      	b.n	800b320 <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800affc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b000:	2b01      	cmp	r3, #1
 800b002:	d901      	bls.n	800b008 <find_volume+0x1e4>
 800b004:	230d      	movs	r3, #13
 800b006:	e18b      	b.n	800b320 <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b00a:	3338      	adds	r3, #56	; 0x38
 800b00c:	330b      	adds	r3, #11
 800b00e:	4618      	mov	r0, r3
 800b010:	f7fe fc34 	bl	800987c <ld_word>
 800b014:	4603      	mov	r3, r0
 800b016:	461a      	mov	r2, r3
 800b018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b01a:	899b      	ldrh	r3, [r3, #12]
 800b01c:	429a      	cmp	r2, r3
 800b01e:	d001      	beq.n	800b024 <find_volume+0x200>
 800b020:	230d      	movs	r3, #13
 800b022:	e17d      	b.n	800b320 <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b024:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b026:	3338      	adds	r3, #56	; 0x38
 800b028:	3316      	adds	r3, #22
 800b02a:	4618      	mov	r0, r3
 800b02c:	f7fe fc26 	bl	800987c <ld_word>
 800b030:	4603      	mov	r3, r0
 800b032:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b034:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b036:	2b00      	cmp	r3, #0
 800b038:	d106      	bne.n	800b048 <find_volume+0x224>
 800b03a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b03c:	3338      	adds	r3, #56	; 0x38
 800b03e:	3324      	adds	r3, #36	; 0x24
 800b040:	4618      	mov	r0, r3
 800b042:	f7fe fc33 	bl	80098ac <ld_dword>
 800b046:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b04a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b04c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b04e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b050:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800b054:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b056:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b05a:	789b      	ldrb	r3, [r3, #2]
 800b05c:	2b01      	cmp	r3, #1
 800b05e:	d005      	beq.n	800b06c <find_volume+0x248>
 800b060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b062:	789b      	ldrb	r3, [r3, #2]
 800b064:	2b02      	cmp	r3, #2
 800b066:	d001      	beq.n	800b06c <find_volume+0x248>
 800b068:	230d      	movs	r3, #13
 800b06a:	e159      	b.n	800b320 <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b06c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b06e:	789b      	ldrb	r3, [r3, #2]
 800b070:	461a      	mov	r2, r3
 800b072:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b074:	fb02 f303 	mul.w	r3, r2, r3
 800b078:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b07a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b07c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b080:	b29a      	uxth	r2, r3
 800b082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b084:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b086:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b088:	895b      	ldrh	r3, [r3, #10]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d008      	beq.n	800b0a0 <find_volume+0x27c>
 800b08e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b090:	895b      	ldrh	r3, [r3, #10]
 800b092:	461a      	mov	r2, r3
 800b094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b096:	895b      	ldrh	r3, [r3, #10]
 800b098:	3b01      	subs	r3, #1
 800b09a:	4013      	ands	r3, r2
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d001      	beq.n	800b0a4 <find_volume+0x280>
 800b0a0:	230d      	movs	r3, #13
 800b0a2:	e13d      	b.n	800b320 <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0a6:	3338      	adds	r3, #56	; 0x38
 800b0a8:	3311      	adds	r3, #17
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	f7fe fbe6 	bl	800987c <ld_word>
 800b0b0:	4603      	mov	r3, r0
 800b0b2:	461a      	mov	r2, r3
 800b0b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0b6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b0b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0ba:	891b      	ldrh	r3, [r3, #8]
 800b0bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b0be:	8992      	ldrh	r2, [r2, #12]
 800b0c0:	0952      	lsrs	r2, r2, #5
 800b0c2:	b292      	uxth	r2, r2
 800b0c4:	fbb3 f1f2 	udiv	r1, r3, r2
 800b0c8:	fb01 f202 	mul.w	r2, r1, r2
 800b0cc:	1a9b      	subs	r3, r3, r2
 800b0ce:	b29b      	uxth	r3, r3
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d003      	beq.n	800b0dc <find_volume+0x2b8>
 800b0d4:	230d      	movs	r3, #13
 800b0d6:	e123      	b.n	800b320 <find_volume+0x4fc>
 800b0d8:	200034c0 	.word	0x200034c0

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b0dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0de:	3338      	adds	r3, #56	; 0x38
 800b0e0:	3313      	adds	r3, #19
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7fe fbca 	bl	800987c <ld_word>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b0ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d106      	bne.n	800b100 <find_volume+0x2dc>
 800b0f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b0f4:	3338      	adds	r3, #56	; 0x38
 800b0f6:	3320      	adds	r3, #32
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	f7fe fbd7 	bl	80098ac <ld_dword>
 800b0fe:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b102:	3338      	adds	r3, #56	; 0x38
 800b104:	330e      	adds	r3, #14
 800b106:	4618      	mov	r0, r3
 800b108:	f7fe fbb8 	bl	800987c <ld_word>
 800b10c:	4603      	mov	r3, r0
 800b10e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b110:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b112:	2b00      	cmp	r3, #0
 800b114:	d101      	bne.n	800b11a <find_volume+0x2f6>
 800b116:	230d      	movs	r3, #13
 800b118:	e102      	b.n	800b320 <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b11a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b11c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b11e:	4413      	add	r3, r2
 800b120:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b122:	8911      	ldrh	r1, [r2, #8]
 800b124:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b126:	8992      	ldrh	r2, [r2, #12]
 800b128:	0952      	lsrs	r2, r2, #5
 800b12a:	b292      	uxth	r2, r2
 800b12c:	fbb1 f2f2 	udiv	r2, r1, r2
 800b130:	b292      	uxth	r2, r2
 800b132:	4413      	add	r3, r2
 800b134:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b136:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b13a:	429a      	cmp	r2, r3
 800b13c:	d201      	bcs.n	800b142 <find_volume+0x31e>
 800b13e:	230d      	movs	r3, #13
 800b140:	e0ee      	b.n	800b320 <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b142:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b146:	1ad3      	subs	r3, r2, r3
 800b148:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b14a:	8952      	ldrh	r2, [r2, #10]
 800b14c:	fbb3 f3f2 	udiv	r3, r3, r2
 800b150:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b154:	2b00      	cmp	r3, #0
 800b156:	d101      	bne.n	800b15c <find_volume+0x338>
 800b158:	230d      	movs	r3, #13
 800b15a:	e0e1      	b.n	800b320 <find_volume+0x4fc>
		fmt = FS_FAT32;
 800b15c:	2303      	movs	r3, #3
 800b15e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b164:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b168:	4293      	cmp	r3, r2
 800b16a:	d802      	bhi.n	800b172 <find_volume+0x34e>
 800b16c:	2302      	movs	r3, #2
 800b16e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b174:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b178:	4293      	cmp	r3, r2
 800b17a:	d802      	bhi.n	800b182 <find_volume+0x35e>
 800b17c:	2301      	movs	r3, #1
 800b17e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b184:	1c9a      	adds	r2, r3, #2
 800b186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b188:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800b18a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b18c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b18e:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b190:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b192:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b194:	441a      	add	r2, r3
 800b196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b198:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800b19a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b19e:	441a      	add	r2, r3
 800b1a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1a2:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800b1a4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b1a8:	2b03      	cmp	r3, #3
 800b1aa:	d11e      	bne.n	800b1ea <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b1ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1ae:	3338      	adds	r3, #56	; 0x38
 800b1b0:	332a      	adds	r3, #42	; 0x2a
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	f7fe fb62 	bl	800987c <ld_word>
 800b1b8:	4603      	mov	r3, r0
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d001      	beq.n	800b1c2 <find_volume+0x39e>
 800b1be:	230d      	movs	r3, #13
 800b1c0:	e0ae      	b.n	800b320 <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b1c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1c4:	891b      	ldrh	r3, [r3, #8]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d001      	beq.n	800b1ce <find_volume+0x3aa>
 800b1ca:	230d      	movs	r3, #13
 800b1cc:	e0a8      	b.n	800b320 <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b1ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1d0:	3338      	adds	r3, #56	; 0x38
 800b1d2:	332c      	adds	r3, #44	; 0x2c
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f7fe fb69 	bl	80098ac <ld_dword>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1de:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b1e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1e2:	69db      	ldr	r3, [r3, #28]
 800b1e4:	009b      	lsls	r3, r3, #2
 800b1e6:	647b      	str	r3, [r7, #68]	; 0x44
 800b1e8:	e01f      	b.n	800b22a <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b1ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1ec:	891b      	ldrh	r3, [r3, #8]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d101      	bne.n	800b1f6 <find_volume+0x3d2>
 800b1f2:	230d      	movs	r3, #13
 800b1f4:	e094      	b.n	800b320 <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b1f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b1fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1fc:	441a      	add	r2, r3
 800b1fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b200:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b202:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b206:	2b02      	cmp	r3, #2
 800b208:	d103      	bne.n	800b212 <find_volume+0x3ee>
 800b20a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b20c:	69db      	ldr	r3, [r3, #28]
 800b20e:	005b      	lsls	r3, r3, #1
 800b210:	e00a      	b.n	800b228 <find_volume+0x404>
 800b212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b214:	69da      	ldr	r2, [r3, #28]
 800b216:	4613      	mov	r3, r2
 800b218:	005b      	lsls	r3, r3, #1
 800b21a:	4413      	add	r3, r2
 800b21c:	085a      	lsrs	r2, r3, #1
 800b21e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b220:	69db      	ldr	r3, [r3, #28]
 800b222:	f003 0301 	and.w	r3, r3, #1
 800b226:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b228:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b22a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b22c:	6a1a      	ldr	r2, [r3, #32]
 800b22e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b230:	899b      	ldrh	r3, [r3, #12]
 800b232:	4619      	mov	r1, r3
 800b234:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b236:	440b      	add	r3, r1
 800b238:	3b01      	subs	r3, #1
 800b23a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b23c:	8989      	ldrh	r1, [r1, #12]
 800b23e:	fbb3 f3f1 	udiv	r3, r3, r1
 800b242:	429a      	cmp	r2, r3
 800b244:	d201      	bcs.n	800b24a <find_volume+0x426>
 800b246:	230d      	movs	r3, #13
 800b248:	e06a      	b.n	800b320 <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b24a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b24c:	f04f 32ff 	mov.w	r2, #4294967295
 800b250:	619a      	str	r2, [r3, #24]
 800b252:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b254:	699a      	ldr	r2, [r3, #24]
 800b256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b258:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800b25a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b25c:	2280      	movs	r2, #128	; 0x80
 800b25e:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b260:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b264:	2b03      	cmp	r3, #3
 800b266:	d149      	bne.n	800b2fc <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b26a:	3338      	adds	r3, #56	; 0x38
 800b26c:	3330      	adds	r3, #48	; 0x30
 800b26e:	4618      	mov	r0, r3
 800b270:	f7fe fb04 	bl	800987c <ld_word>
 800b274:	4603      	mov	r3, r0
 800b276:	2b01      	cmp	r3, #1
 800b278:	d140      	bne.n	800b2fc <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b27a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b27c:	3301      	adds	r3, #1
 800b27e:	4619      	mov	r1, r3
 800b280:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b282:	f7fe fddd 	bl	8009e40 <move_window>
 800b286:	4603      	mov	r3, r0
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d137      	bne.n	800b2fc <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 800b28c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b28e:	2200      	movs	r2, #0
 800b290:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b294:	3338      	adds	r3, #56	; 0x38
 800b296:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7fe faee 	bl	800987c <ld_word>
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	461a      	mov	r2, r3
 800b2a4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d127      	bne.n	800b2fc <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b2ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ae:	3338      	adds	r3, #56	; 0x38
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f7fe fafb 	bl	80098ac <ld_dword>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	4a1b      	ldr	r2, [pc, #108]	; (800b328 <find_volume+0x504>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d11e      	bne.n	800b2fc <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b2be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2c0:	3338      	adds	r3, #56	; 0x38
 800b2c2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7fe faf0 	bl	80098ac <ld_dword>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	4a17      	ldr	r2, [pc, #92]	; (800b32c <find_volume+0x508>)
 800b2d0:	4293      	cmp	r3, r2
 800b2d2:	d113      	bne.n	800b2fc <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b2d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2d6:	3338      	adds	r3, #56	; 0x38
 800b2d8:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800b2dc:	4618      	mov	r0, r3
 800b2de:	f7fe fae5 	bl	80098ac <ld_dword>
 800b2e2:	4602      	mov	r2, r0
 800b2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2e6:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2ea:	3338      	adds	r3, #56	; 0x38
 800b2ec:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800b2f0:	4618      	mov	r0, r3
 800b2f2:	f7fe fadb 	bl	80098ac <ld_dword>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2fa:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b2fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2fe:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b302:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b304:	4b0a      	ldr	r3, [pc, #40]	; (800b330 <find_volume+0x50c>)
 800b306:	881b      	ldrh	r3, [r3, #0]
 800b308:	3301      	adds	r3, #1
 800b30a:	b29a      	uxth	r2, r3
 800b30c:	4b08      	ldr	r3, [pc, #32]	; (800b330 <find_volume+0x50c>)
 800b30e:	801a      	strh	r2, [r3, #0]
 800b310:	4b07      	ldr	r3, [pc, #28]	; (800b330 <find_volume+0x50c>)
 800b312:	881a      	ldrh	r2, [r3, #0]
 800b314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b316:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800b318:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b31a:	f7fe fd29 	bl	8009d70 <clear_lock>
#endif
	return FR_OK;
 800b31e:	2300      	movs	r3, #0
}
 800b320:	4618      	mov	r0, r3
 800b322:	3758      	adds	r7, #88	; 0x58
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	41615252 	.word	0x41615252
 800b32c:	61417272 	.word	0x61417272
 800b330:	200034c4 	.word	0x200034c4

0800b334 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b084      	sub	sp, #16
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b33e:	2309      	movs	r3, #9
 800b340:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2b00      	cmp	r3, #0
 800b346:	d02e      	beq.n	800b3a6 <validate+0x72>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d02a      	beq.n	800b3a6 <validate+0x72>
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	d025      	beq.n	800b3a6 <validate+0x72>
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	889a      	ldrh	r2, [r3, #4]
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	88db      	ldrh	r3, [r3, #6]
 800b364:	429a      	cmp	r2, r3
 800b366:	d11e      	bne.n	800b3a6 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	4618      	mov	r0, r3
 800b36e:	f7fe fb85 	bl	8009a7c <lock_fs>
 800b372:	4603      	mov	r3, r0
 800b374:	2b00      	cmp	r3, #0
 800b376:	d014      	beq.n	800b3a2 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	785b      	ldrb	r3, [r3, #1]
 800b37e:	4618      	mov	r0, r3
 800b380:	f7fe f9de 	bl	8009740 <disk_status>
 800b384:	4603      	mov	r3, r0
 800b386:	f003 0301 	and.w	r3, r3, #1
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d102      	bne.n	800b394 <validate+0x60>
				res = FR_OK;
 800b38e:	2300      	movs	r3, #0
 800b390:	73fb      	strb	r3, [r7, #15]
 800b392:	e008      	b.n	800b3a6 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	2100      	movs	r1, #0
 800b39a:	4618      	mov	r0, r3
 800b39c:	f7fe fb84 	bl	8009aa8 <unlock_fs>
 800b3a0:	e001      	b.n	800b3a6 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800b3a2:	230f      	movs	r3, #15
 800b3a4:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b3a6:	7bfb      	ldrb	r3, [r7, #15]
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d102      	bne.n	800b3b2 <validate+0x7e>
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	e000      	b.n	800b3b4 <validate+0x80>
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	683a      	ldr	r2, [r7, #0]
 800b3b6:	6013      	str	r3, [r2, #0]
	return res;
 800b3b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	3710      	adds	r7, #16
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	bd80      	pop	{r7, pc}
	...

0800b3c4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b088      	sub	sp, #32
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b3d6:	f107 0310 	add.w	r3, r7, #16
 800b3da:	4618      	mov	r0, r3
 800b3dc:	f7ff fc88 	bl	800acf0 <get_ldnumber>
 800b3e0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b3e2:	69fb      	ldr	r3, [r7, #28]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	da01      	bge.n	800b3ec <f_mount+0x28>
 800b3e8:	230b      	movs	r3, #11
 800b3ea:	e048      	b.n	800b47e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b3ec:	4a26      	ldr	r2, [pc, #152]	; (800b488 <f_mount+0xc4>)
 800b3ee:	69fb      	ldr	r3, [r7, #28]
 800b3f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3f4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b3f6:	69bb      	ldr	r3, [r7, #24]
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d00f      	beq.n	800b41c <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800b3fc:	69b8      	ldr	r0, [r7, #24]
 800b3fe:	f7fe fcb7 	bl	8009d70 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800b402:	69bb      	ldr	r3, [r7, #24]
 800b404:	691b      	ldr	r3, [r3, #16]
 800b406:	4618      	mov	r0, r3
 800b408:	f001 f813 	bl	800c432 <ff_del_syncobj>
 800b40c:	4603      	mov	r3, r0
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d101      	bne.n	800b416 <f_mount+0x52>
 800b412:	2302      	movs	r3, #2
 800b414:	e033      	b.n	800b47e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	2200      	movs	r2, #0
 800b41a:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d00f      	beq.n	800b442 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	2200      	movs	r2, #0
 800b426:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800b428:	69fb      	ldr	r3, [r7, #28]
 800b42a:	b2da      	uxtb	r2, r3
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	3310      	adds	r3, #16
 800b430:	4619      	mov	r1, r3
 800b432:	4610      	mov	r0, r2
 800b434:	f000 ffdd 	bl	800c3f2 <ff_cre_syncobj>
 800b438:	4603      	mov	r3, r0
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d101      	bne.n	800b442 <f_mount+0x7e>
 800b43e:	2302      	movs	r3, #2
 800b440:	e01d      	b.n	800b47e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b442:	68fa      	ldr	r2, [r7, #12]
 800b444:	4910      	ldr	r1, [pc, #64]	; (800b488 <f_mount+0xc4>)
 800b446:	69fb      	ldr	r3, [r7, #28]
 800b448:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d002      	beq.n	800b458 <f_mount+0x94>
 800b452:	79fb      	ldrb	r3, [r7, #7]
 800b454:	2b01      	cmp	r3, #1
 800b456:	d001      	beq.n	800b45c <f_mount+0x98>
 800b458:	2300      	movs	r3, #0
 800b45a:	e010      	b.n	800b47e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b45c:	f107 010c 	add.w	r1, r7, #12
 800b460:	f107 0308 	add.w	r3, r7, #8
 800b464:	2200      	movs	r2, #0
 800b466:	4618      	mov	r0, r3
 800b468:	f7ff fcdc 	bl	800ae24 <find_volume>
 800b46c:	4603      	mov	r3, r0
 800b46e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	7dfa      	ldrb	r2, [r7, #23]
 800b474:	4611      	mov	r1, r2
 800b476:	4618      	mov	r0, r3
 800b478:	f7fe fb16 	bl	8009aa8 <unlock_fs>
 800b47c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b47e:	4618      	mov	r0, r3
 800b480:	3720      	adds	r7, #32
 800b482:	46bd      	mov	sp, r7
 800b484:	bd80      	pop	{r7, pc}
 800b486:	bf00      	nop
 800b488:	200034c0 	.word	0x200034c0

0800b48c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b098      	sub	sp, #96	; 0x60
 800b490:	af00      	add	r7, sp, #0
 800b492:	60f8      	str	r0, [r7, #12]
 800b494:	60b9      	str	r1, [r7, #8]
 800b496:	4613      	mov	r3, r2
 800b498:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d101      	bne.n	800b4a4 <f_open+0x18>
 800b4a0:	2309      	movs	r3, #9
 800b4a2:	e1c2      	b.n	800b82a <f_open+0x39e>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b4a4:	79fb      	ldrb	r3, [r7, #7]
 800b4a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b4aa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b4ac:	79fa      	ldrb	r2, [r7, #7]
 800b4ae:	f107 0110 	add.w	r1, r7, #16
 800b4b2:	f107 0308 	add.w	r3, r7, #8
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f7ff fcb4 	bl	800ae24 <find_volume>
 800b4bc:	4603      	mov	r3, r0
 800b4be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800b4c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	f040 819f 	bne.w	800b80a <f_open+0x37e>
		dj.obj.fs = fs;
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b4d0:	68ba      	ldr	r2, [r7, #8]
 800b4d2:	f107 0314 	add.w	r3, r7, #20
 800b4d6:	4611      	mov	r1, r2
 800b4d8:	4618      	mov	r0, r3
 800b4da:	f7ff fb93 	bl	800ac04 <follow_path>
 800b4de:	4603      	mov	r3, r0
 800b4e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b4e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d11a      	bne.n	800b522 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b4ec:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b4f0:	b25b      	sxtb	r3, r3
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	da03      	bge.n	800b4fe <f_open+0x72>
				res = FR_INVALID_NAME;
 800b4f6:	2306      	movs	r3, #6
 800b4f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b4fc:	e011      	b.n	800b522 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b4fe:	79fb      	ldrb	r3, [r7, #7]
 800b500:	f023 0301 	bic.w	r3, r3, #1
 800b504:	2b00      	cmp	r3, #0
 800b506:	bf14      	ite	ne
 800b508:	2301      	movne	r3, #1
 800b50a:	2300      	moveq	r3, #0
 800b50c:	b2db      	uxtb	r3, r3
 800b50e:	461a      	mov	r2, r3
 800b510:	f107 0314 	add.w	r3, r7, #20
 800b514:	4611      	mov	r1, r2
 800b516:	4618      	mov	r0, r3
 800b518:	f7fe fae2 	bl	8009ae0 <chk_lock>
 800b51c:	4603      	mov	r3, r0
 800b51e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b522:	79fb      	ldrb	r3, [r7, #7]
 800b524:	f003 031c 	and.w	r3, r3, #28
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d07f      	beq.n	800b62c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800b52c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b530:	2b00      	cmp	r3, #0
 800b532:	d017      	beq.n	800b564 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b534:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b538:	2b04      	cmp	r3, #4
 800b53a:	d10e      	bne.n	800b55a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b53c:	f7fe fb2c 	bl	8009b98 <enq_lock>
 800b540:	4603      	mov	r3, r0
 800b542:	2b00      	cmp	r3, #0
 800b544:	d006      	beq.n	800b554 <f_open+0xc8>
 800b546:	f107 0314 	add.w	r3, r7, #20
 800b54a:	4618      	mov	r0, r3
 800b54c:	f7ff fa94 	bl	800aa78 <dir_register>
 800b550:	4603      	mov	r3, r0
 800b552:	e000      	b.n	800b556 <f_open+0xca>
 800b554:	2312      	movs	r3, #18
 800b556:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b55a:	79fb      	ldrb	r3, [r7, #7]
 800b55c:	f043 0308 	orr.w	r3, r3, #8
 800b560:	71fb      	strb	r3, [r7, #7]
 800b562:	e010      	b.n	800b586 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b564:	7ebb      	ldrb	r3, [r7, #26]
 800b566:	f003 0311 	and.w	r3, r3, #17
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d003      	beq.n	800b576 <f_open+0xea>
					res = FR_DENIED;
 800b56e:	2307      	movs	r3, #7
 800b570:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b574:	e007      	b.n	800b586 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800b576:	79fb      	ldrb	r3, [r7, #7]
 800b578:	f003 0304 	and.w	r3, r3, #4
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d002      	beq.n	800b586 <f_open+0xfa>
 800b580:	2308      	movs	r3, #8
 800b582:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b586:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d168      	bne.n	800b660 <f_open+0x1d4>
 800b58e:	79fb      	ldrb	r3, [r7, #7]
 800b590:	f003 0308 	and.w	r3, r3, #8
 800b594:	2b00      	cmp	r3, #0
 800b596:	d063      	beq.n	800b660 <f_open+0x1d4>
				dw = GET_FATTIME();
 800b598:	f7fe f870 	bl	800967c <get_fattime>
 800b59c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800b59e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5a0:	330e      	adds	r3, #14
 800b5a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	f7fe f9bf 	bl	8009928 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800b5aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5ac:	3316      	adds	r3, #22
 800b5ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	f7fe f9b9 	bl	8009928 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b5b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5b8:	330b      	adds	r3, #11
 800b5ba:	2220      	movs	r2, #32
 800b5bc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b5c2:	4611      	mov	r1, r2
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	f7ff f9c3 	bl	800a950 <ld_clust>
 800b5ca:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	f7ff f9db 	bl	800a98e <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800b5d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5da:	331c      	adds	r3, #28
 800b5dc:	2100      	movs	r1, #0
 800b5de:	4618      	mov	r0, r3
 800b5e0:	f7fe f9a2 	bl	8009928 <st_dword>
					fs->wflag = 1;
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800b5ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5ec:	2b00      	cmp	r3, #0
 800b5ee:	d037      	beq.n	800b660 <f_open+0x1d4>
						dw = fs->winsect;
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5f4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800b5f6:	f107 0314 	add.w	r3, r7, #20
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b5fe:	4618      	mov	r0, r3
 800b600:	f7fe fecb 	bl	800a39a <remove_chain>
 800b604:	4603      	mov	r3, r0
 800b606:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800b60a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d126      	bne.n	800b660 <f_open+0x1d4>
							res = move_window(fs, dw);
 800b612:	693b      	ldr	r3, [r7, #16]
 800b614:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b616:	4618      	mov	r0, r3
 800b618:	f7fe fc12 	bl	8009e40 <move_window>
 800b61c:	4603      	mov	r3, r0
 800b61e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b622:	693b      	ldr	r3, [r7, #16]
 800b624:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b626:	3a01      	subs	r2, #1
 800b628:	615a      	str	r2, [r3, #20]
 800b62a:	e019      	b.n	800b660 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800b62c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b630:	2b00      	cmp	r3, #0
 800b632:	d115      	bne.n	800b660 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800b634:	7ebb      	ldrb	r3, [r7, #26]
 800b636:	f003 0310 	and.w	r3, r3, #16
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d003      	beq.n	800b646 <f_open+0x1ba>
					res = FR_NO_FILE;
 800b63e:	2304      	movs	r3, #4
 800b640:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b644:	e00c      	b.n	800b660 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800b646:	79fb      	ldrb	r3, [r7, #7]
 800b648:	f003 0302 	and.w	r3, r3, #2
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d007      	beq.n	800b660 <f_open+0x1d4>
 800b650:	7ebb      	ldrb	r3, [r7, #26]
 800b652:	f003 0301 	and.w	r3, r3, #1
 800b656:	2b00      	cmp	r3, #0
 800b658:	d002      	beq.n	800b660 <f_open+0x1d4>
						res = FR_DENIED;
 800b65a:	2307      	movs	r3, #7
 800b65c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800b660:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b664:	2b00      	cmp	r3, #0
 800b666:	d128      	bne.n	800b6ba <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b668:	79fb      	ldrb	r3, [r7, #7]
 800b66a:	f003 0308 	and.w	r3, r3, #8
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d003      	beq.n	800b67a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800b672:	79fb      	ldrb	r3, [r7, #7]
 800b674:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b678:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800b682:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b688:	79fb      	ldrb	r3, [r7, #7]
 800b68a:	f023 0301 	bic.w	r3, r3, #1
 800b68e:	2b00      	cmp	r3, #0
 800b690:	bf14      	ite	ne
 800b692:	2301      	movne	r3, #1
 800b694:	2300      	moveq	r3, #0
 800b696:	b2db      	uxtb	r3, r3
 800b698:	461a      	mov	r2, r3
 800b69a:	f107 0314 	add.w	r3, r7, #20
 800b69e:	4611      	mov	r1, r2
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	f7fe fa9b 	bl	8009bdc <inc_lock>
 800b6a6:	4602      	mov	r2, r0
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	691b      	ldr	r3, [r3, #16]
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d102      	bne.n	800b6ba <f_open+0x22e>
 800b6b4:	2302      	movs	r3, #2
 800b6b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b6ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	f040 80a3 	bne.w	800b80a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b6c8:	4611      	mov	r1, r2
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f7ff f940 	bl	800a950 <ld_clust>
 800b6d0:	4602      	mov	r2, r0
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800b6d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b6d8:	331c      	adds	r3, #28
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f7fe f8e6 	bl	80098ac <ld_dword>
 800b6e0:	4602      	mov	r2, r0
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800b6ec:	693a      	ldr	r2, [r7, #16]
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800b6f2:	693b      	ldr	r3, [r7, #16]
 800b6f4:	88da      	ldrh	r2, [r3, #6]
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	79fa      	ldrb	r2, [r7, #7]
 800b6fe:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	2200      	movs	r2, #0
 800b704:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	2200      	movs	r2, #0
 800b70a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	2200      	movs	r2, #0
 800b710:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	3330      	adds	r3, #48	; 0x30
 800b716:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b71a:	2100      	movs	r1, #0
 800b71c:	4618      	mov	r0, r3
 800b71e:	f7fe f950 	bl	80099c2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b722:	79fb      	ldrb	r3, [r7, #7]
 800b724:	f003 0320 	and.w	r3, r3, #32
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d06e      	beq.n	800b80a <f_open+0x37e>
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	68db      	ldr	r3, [r3, #12]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d06a      	beq.n	800b80a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	68da      	ldr	r2, [r3, #12]
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b73c:	693b      	ldr	r3, [r7, #16]
 800b73e:	895b      	ldrh	r3, [r3, #10]
 800b740:	461a      	mov	r2, r3
 800b742:	693b      	ldr	r3, [r7, #16]
 800b744:	899b      	ldrh	r3, [r3, #12]
 800b746:	fb02 f303 	mul.w	r3, r2, r3
 800b74a:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	689b      	ldr	r3, [r3, #8]
 800b750:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	68db      	ldr	r3, [r3, #12]
 800b756:	657b      	str	r3, [r7, #84]	; 0x54
 800b758:	e016      	b.n	800b788 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b75e:	4618      	mov	r0, r3
 800b760:	f7fe fc2b 	bl	8009fba <get_fat>
 800b764:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800b766:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d802      	bhi.n	800b772 <f_open+0x2e6>
 800b76c:	2302      	movs	r3, #2
 800b76e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b772:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b774:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b778:	d102      	bne.n	800b780 <f_open+0x2f4>
 800b77a:	2301      	movs	r3, #1
 800b77c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b780:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b782:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b784:	1ad3      	subs	r3, r2, r3
 800b786:	657b      	str	r3, [r7, #84]	; 0x54
 800b788:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d103      	bne.n	800b798 <f_open+0x30c>
 800b790:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b794:	429a      	cmp	r2, r3
 800b796:	d8e0      	bhi.n	800b75a <f_open+0x2ce>
				}
				fp->clust = clst;
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b79c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b79e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d131      	bne.n	800b80a <f_open+0x37e>
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	899b      	ldrh	r3, [r3, #12]
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b7ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800b7b2:	fb01 f202 	mul.w	r2, r1, r2
 800b7b6:	1a9b      	subs	r3, r3, r2
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d026      	beq.n	800b80a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	f7fe fbdb 	bl	8009f7c <clust2sect>
 800b7c6:	6478      	str	r0, [r7, #68]	; 0x44
 800b7c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d103      	bne.n	800b7d6 <f_open+0x34a>
						res = FR_INT_ERR;
 800b7ce:	2302      	movs	r3, #2
 800b7d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b7d4:	e019      	b.n	800b80a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	899b      	ldrh	r3, [r3, #12]
 800b7da:	461a      	mov	r2, r3
 800b7dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b7de:	fbb3 f2f2 	udiv	r2, r3, r2
 800b7e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b7e4:	441a      	add	r2, r3
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	7858      	ldrb	r0, [r3, #1]
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	6a1a      	ldr	r2, [r3, #32]
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	f7fd ffe1 	bl	80097c0 <disk_read>
 800b7fe:	4603      	mov	r3, r0
 800b800:	2b00      	cmp	r3, #0
 800b802:	d002      	beq.n	800b80a <f_open+0x37e>
 800b804:	2301      	movs	r3, #1
 800b806:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b80a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d002      	beq.n	800b818 <f_open+0x38c>
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	2200      	movs	r2, #0
 800b816:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800b81e:	4611      	mov	r1, r2
 800b820:	4618      	mov	r0, r3
 800b822:	f7fe f941 	bl	8009aa8 <unlock_fs>
 800b826:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800b82a:	4618      	mov	r0, r3
 800b82c:	3760      	adds	r7, #96	; 0x60
 800b82e:	46bd      	mov	sp, r7
 800b830:	bd80      	pop	{r7, pc}

0800b832 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800b832:	b580      	push	{r7, lr}
 800b834:	b08c      	sub	sp, #48	; 0x30
 800b836:	af00      	add	r7, sp, #0
 800b838:	60f8      	str	r0, [r7, #12]
 800b83a:	60b9      	str	r1, [r7, #8]
 800b83c:	607a      	str	r2, [r7, #4]
 800b83e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800b840:	68bb      	ldr	r3, [r7, #8]
 800b842:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	2200      	movs	r2, #0
 800b848:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	f107 0210 	add.w	r2, r7, #16
 800b850:	4611      	mov	r1, r2
 800b852:	4618      	mov	r0, r3
 800b854:	f7ff fd6e 	bl	800b334 <validate>
 800b858:	4603      	mov	r3, r0
 800b85a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b85e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b862:	2b00      	cmp	r3, #0
 800b864:	d107      	bne.n	800b876 <f_write+0x44>
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	7d5b      	ldrb	r3, [r3, #21]
 800b86a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800b86e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b872:	2b00      	cmp	r3, #0
 800b874:	d009      	beq.n	800b88a <f_write+0x58>
 800b876:	693b      	ldr	r3, [r7, #16]
 800b878:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800b87c:	4611      	mov	r1, r2
 800b87e:	4618      	mov	r0, r3
 800b880:	f7fe f912 	bl	8009aa8 <unlock_fs>
 800b884:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b888:	e192      	b.n	800bbb0 <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	7d1b      	ldrb	r3, [r3, #20]
 800b88e:	f003 0302 	and.w	r3, r3, #2
 800b892:	2b00      	cmp	r3, #0
 800b894:	d106      	bne.n	800b8a4 <f_write+0x72>
 800b896:	693b      	ldr	r3, [r7, #16]
 800b898:	2107      	movs	r1, #7
 800b89a:	4618      	mov	r0, r3
 800b89c:	f7fe f904 	bl	8009aa8 <unlock_fs>
 800b8a0:	2307      	movs	r3, #7
 800b8a2:	e185      	b.n	800bbb0 <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	699a      	ldr	r2, [r3, #24]
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	441a      	add	r2, r3
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	699b      	ldr	r3, [r3, #24]
 800b8b0:	429a      	cmp	r2, r3
 800b8b2:	f080 816a 	bcs.w	800bb8a <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	699b      	ldr	r3, [r3, #24]
 800b8ba:	43db      	mvns	r3, r3
 800b8bc:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800b8be:	e164      	b.n	800bb8a <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	699b      	ldr	r3, [r3, #24]
 800b8c4:	693a      	ldr	r2, [r7, #16]
 800b8c6:	8992      	ldrh	r2, [r2, #12]
 800b8c8:	fbb3 f1f2 	udiv	r1, r3, r2
 800b8cc:	fb01 f202 	mul.w	r2, r1, r2
 800b8d0:	1a9b      	subs	r3, r3, r2
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	f040 810f 	bne.w	800baf6 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	699b      	ldr	r3, [r3, #24]
 800b8dc:	693a      	ldr	r2, [r7, #16]
 800b8de:	8992      	ldrh	r2, [r2, #12]
 800b8e0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b8e4:	693a      	ldr	r2, [r7, #16]
 800b8e6:	8952      	ldrh	r2, [r2, #10]
 800b8e8:	3a01      	subs	r2, #1
 800b8ea:	4013      	ands	r3, r2
 800b8ec:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800b8ee:	69bb      	ldr	r3, [r7, #24]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d14d      	bne.n	800b990 <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	699b      	ldr	r3, [r3, #24]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d10c      	bne.n	800b916 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	689b      	ldr	r3, [r3, #8]
 800b900:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800b902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b904:	2b00      	cmp	r3, #0
 800b906:	d11a      	bne.n	800b93e <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2100      	movs	r1, #0
 800b90c:	4618      	mov	r0, r3
 800b90e:	f7fe fda9 	bl	800a464 <create_chain>
 800b912:	62b8      	str	r0, [r7, #40]	; 0x28
 800b914:	e013      	b.n	800b93e <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d007      	beq.n	800b92e <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	699b      	ldr	r3, [r3, #24]
 800b922:	4619      	mov	r1, r3
 800b924:	68f8      	ldr	r0, [r7, #12]
 800b926:	f7fe fe35 	bl	800a594 <clmt_clust>
 800b92a:	62b8      	str	r0, [r7, #40]	; 0x28
 800b92c:	e007      	b.n	800b93e <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800b92e:	68fa      	ldr	r2, [r7, #12]
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	69db      	ldr	r3, [r3, #28]
 800b934:	4619      	mov	r1, r3
 800b936:	4610      	mov	r0, r2
 800b938:	f7fe fd94 	bl	800a464 <create_chain>
 800b93c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800b93e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b940:	2b00      	cmp	r3, #0
 800b942:	f000 8127 	beq.w	800bb94 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800b946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b948:	2b01      	cmp	r3, #1
 800b94a:	d109      	bne.n	800b960 <f_write+0x12e>
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	2202      	movs	r2, #2
 800b950:	755a      	strb	r2, [r3, #21]
 800b952:	693b      	ldr	r3, [r7, #16]
 800b954:	2102      	movs	r1, #2
 800b956:	4618      	mov	r0, r3
 800b958:	f7fe f8a6 	bl	8009aa8 <unlock_fs>
 800b95c:	2302      	movs	r3, #2
 800b95e:	e127      	b.n	800bbb0 <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800b960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b962:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b966:	d109      	bne.n	800b97c <f_write+0x14a>
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	2201      	movs	r2, #1
 800b96c:	755a      	strb	r2, [r3, #21]
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	2101      	movs	r1, #1
 800b972:	4618      	mov	r0, r3
 800b974:	f7fe f898 	bl	8009aa8 <unlock_fs>
 800b978:	2301      	movs	r3, #1
 800b97a:	e119      	b.n	800bbb0 <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b980:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	689b      	ldr	r3, [r3, #8]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d102      	bne.n	800b990 <f_write+0x15e>
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b98e:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	7d1b      	ldrb	r3, [r3, #20]
 800b994:	b25b      	sxtb	r3, r3
 800b996:	2b00      	cmp	r3, #0
 800b998:	da1d      	bge.n	800b9d6 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800b99a:	693b      	ldr	r3, [r7, #16]
 800b99c:	7858      	ldrb	r0, [r3, #1]
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	6a1a      	ldr	r2, [r3, #32]
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	f7fd ff29 	bl	8009800 <disk_write>
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d009      	beq.n	800b9c8 <f_write+0x196>
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	2201      	movs	r2, #1
 800b9b8:	755a      	strb	r2, [r3, #21]
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	2101      	movs	r1, #1
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f7fe f872 	bl	8009aa8 <unlock_fs>
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	e0f3      	b.n	800bbb0 <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	7d1b      	ldrb	r3, [r3, #20]
 800b9cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9d0:	b2da      	uxtb	r2, r3
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800b9d6:	693a      	ldr	r2, [r7, #16]
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	69db      	ldr	r3, [r3, #28]
 800b9dc:	4619      	mov	r1, r3
 800b9de:	4610      	mov	r0, r2
 800b9e0:	f7fe facc 	bl	8009f7c <clust2sect>
 800b9e4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800b9e6:	697b      	ldr	r3, [r7, #20]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d109      	bne.n	800ba00 <f_write+0x1ce>
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	2202      	movs	r2, #2
 800b9f0:	755a      	strb	r2, [r3, #21]
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	2102      	movs	r1, #2
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	f7fe f856 	bl	8009aa8 <unlock_fs>
 800b9fc:	2302      	movs	r3, #2
 800b9fe:	e0d7      	b.n	800bbb0 <f_write+0x37e>
			sect += csect;
 800ba00:	697a      	ldr	r2, [r7, #20]
 800ba02:	69bb      	ldr	r3, [r7, #24]
 800ba04:	4413      	add	r3, r2
 800ba06:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	899b      	ldrh	r3, [r3, #12]
 800ba0c:	461a      	mov	r2, r3
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	fbb3 f3f2 	udiv	r3, r3, r2
 800ba14:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800ba16:	6a3b      	ldr	r3, [r7, #32]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d048      	beq.n	800baae <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ba1c:	69ba      	ldr	r2, [r7, #24]
 800ba1e:	6a3b      	ldr	r3, [r7, #32]
 800ba20:	4413      	add	r3, r2
 800ba22:	693a      	ldr	r2, [r7, #16]
 800ba24:	8952      	ldrh	r2, [r2, #10]
 800ba26:	4293      	cmp	r3, r2
 800ba28:	d905      	bls.n	800ba36 <f_write+0x204>
					cc = fs->csize - csect;
 800ba2a:	693b      	ldr	r3, [r7, #16]
 800ba2c:	895b      	ldrh	r3, [r3, #10]
 800ba2e:	461a      	mov	r2, r3
 800ba30:	69bb      	ldr	r3, [r7, #24]
 800ba32:	1ad3      	subs	r3, r2, r3
 800ba34:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ba36:	693b      	ldr	r3, [r7, #16]
 800ba38:	7858      	ldrb	r0, [r3, #1]
 800ba3a:	6a3b      	ldr	r3, [r7, #32]
 800ba3c:	697a      	ldr	r2, [r7, #20]
 800ba3e:	69f9      	ldr	r1, [r7, #28]
 800ba40:	f7fd fede 	bl	8009800 <disk_write>
 800ba44:	4603      	mov	r3, r0
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d009      	beq.n	800ba5e <f_write+0x22c>
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	2201      	movs	r2, #1
 800ba4e:	755a      	strb	r2, [r3, #21]
 800ba50:	693b      	ldr	r3, [r7, #16]
 800ba52:	2101      	movs	r1, #1
 800ba54:	4618      	mov	r0, r3
 800ba56:	f7fe f827 	bl	8009aa8 <unlock_fs>
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	e0a8      	b.n	800bbb0 <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	6a1a      	ldr	r2, [r3, #32]
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	1ad3      	subs	r3, r2, r3
 800ba66:	6a3a      	ldr	r2, [r7, #32]
 800ba68:	429a      	cmp	r2, r3
 800ba6a:	d918      	bls.n	800ba9e <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	6a1a      	ldr	r2, [r3, #32]
 800ba76:	697b      	ldr	r3, [r7, #20]
 800ba78:	1ad3      	subs	r3, r2, r3
 800ba7a:	693a      	ldr	r2, [r7, #16]
 800ba7c:	8992      	ldrh	r2, [r2, #12]
 800ba7e:	fb02 f303 	mul.w	r3, r2, r3
 800ba82:	69fa      	ldr	r2, [r7, #28]
 800ba84:	18d1      	adds	r1, r2, r3
 800ba86:	693b      	ldr	r3, [r7, #16]
 800ba88:	899b      	ldrh	r3, [r3, #12]
 800ba8a:	461a      	mov	r2, r3
 800ba8c:	f7fd ff78 	bl	8009980 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	7d1b      	ldrb	r3, [r3, #20]
 800ba94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ba98:	b2da      	uxtb	r2, r3
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ba9e:	693b      	ldr	r3, [r7, #16]
 800baa0:	899b      	ldrh	r3, [r3, #12]
 800baa2:	461a      	mov	r2, r3
 800baa4:	6a3b      	ldr	r3, [r7, #32]
 800baa6:	fb02 f303 	mul.w	r3, r2, r3
 800baaa:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800baac:	e050      	b.n	800bb50 <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	6a1b      	ldr	r3, [r3, #32]
 800bab2:	697a      	ldr	r2, [r7, #20]
 800bab4:	429a      	cmp	r2, r3
 800bab6:	d01b      	beq.n	800baf0 <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	699a      	ldr	r2, [r3, #24]
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800bac0:	429a      	cmp	r2, r3
 800bac2:	d215      	bcs.n	800baf0 <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800bac4:	693b      	ldr	r3, [r7, #16]
 800bac6:	7858      	ldrb	r0, [r3, #1]
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bace:	2301      	movs	r3, #1
 800bad0:	697a      	ldr	r2, [r7, #20]
 800bad2:	f7fd fe75 	bl	80097c0 <disk_read>
 800bad6:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d009      	beq.n	800baf0 <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2201      	movs	r2, #1
 800bae0:	755a      	strb	r2, [r3, #21]
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	2101      	movs	r1, #1
 800bae6:	4618      	mov	r0, r3
 800bae8:	f7fd ffde 	bl	8009aa8 <unlock_fs>
 800baec:	2301      	movs	r3, #1
 800baee:	e05f      	b.n	800bbb0 <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	697a      	ldr	r2, [r7, #20]
 800baf4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800baf6:	693b      	ldr	r3, [r7, #16]
 800baf8:	899b      	ldrh	r3, [r3, #12]
 800bafa:	4618      	mov	r0, r3
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	699b      	ldr	r3, [r3, #24]
 800bb00:	693a      	ldr	r2, [r7, #16]
 800bb02:	8992      	ldrh	r2, [r2, #12]
 800bb04:	fbb3 f1f2 	udiv	r1, r3, r2
 800bb08:	fb01 f202 	mul.w	r2, r1, r2
 800bb0c:	1a9b      	subs	r3, r3, r2
 800bb0e:	1ac3      	subs	r3, r0, r3
 800bb10:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800bb12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	429a      	cmp	r2, r3
 800bb18:	d901      	bls.n	800bb1e <f_write+0x2ec>
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bb24:	68fb      	ldr	r3, [r7, #12]
 800bb26:	699b      	ldr	r3, [r3, #24]
 800bb28:	693a      	ldr	r2, [r7, #16]
 800bb2a:	8992      	ldrh	r2, [r2, #12]
 800bb2c:	fbb3 f0f2 	udiv	r0, r3, r2
 800bb30:	fb00 f202 	mul.w	r2, r0, r2
 800bb34:	1a9b      	subs	r3, r3, r2
 800bb36:	440b      	add	r3, r1
 800bb38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb3a:	69f9      	ldr	r1, [r7, #28]
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f7fd ff1f 	bl	8009980 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	7d1b      	ldrb	r3, [r3, #20]
 800bb46:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bb4a:	b2da      	uxtb	r2, r3
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800bb50:	69fa      	ldr	r2, [r7, #28]
 800bb52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb54:	4413      	add	r3, r2
 800bb56:	61fb      	str	r3, [r7, #28]
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	699a      	ldr	r2, [r3, #24]
 800bb5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb5e:	441a      	add	r2, r3
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	619a      	str	r2, [r3, #24]
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	68da      	ldr	r2, [r3, #12]
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	699b      	ldr	r3, [r3, #24]
 800bb6c:	429a      	cmp	r2, r3
 800bb6e:	bf38      	it	cc
 800bb70:	461a      	movcc	r2, r3
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	60da      	str	r2, [r3, #12]
 800bb76:	683b      	ldr	r3, [r7, #0]
 800bb78:	681a      	ldr	r2, [r3, #0]
 800bb7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb7c:	441a      	add	r2, r3
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	601a      	str	r2, [r3, #0]
 800bb82:	687a      	ldr	r2, [r7, #4]
 800bb84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bb86:	1ad3      	subs	r3, r2, r3
 800bb88:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	f47f ae97 	bne.w	800b8c0 <f_write+0x8e>
 800bb92:	e000      	b.n	800bb96 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800bb94:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	7d1b      	ldrb	r3, [r3, #20]
 800bb9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bb9e:	b2da      	uxtb	r2, r3
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800bba4:	693b      	ldr	r3, [r7, #16]
 800bba6:	2100      	movs	r1, #0
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f7fd ff7d 	bl	8009aa8 <unlock_fs>
 800bbae:	2300      	movs	r3, #0
}
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	3730      	adds	r7, #48	; 0x30
 800bbb4:	46bd      	mov	sp, r7
 800bbb6:	bd80      	pop	{r7, pc}

0800bbb8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800bbb8:	b580      	push	{r7, lr}
 800bbba:	b086      	sub	sp, #24
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	f107 0208 	add.w	r2, r7, #8
 800bbc6:	4611      	mov	r1, r2
 800bbc8:	4618      	mov	r0, r3
 800bbca:	f7ff fbb3 	bl	800b334 <validate>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800bbd2:	7dfb      	ldrb	r3, [r7, #23]
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d16d      	bne.n	800bcb4 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	7d1b      	ldrb	r3, [r3, #20]
 800bbdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d067      	beq.n	800bcb4 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	7d1b      	ldrb	r3, [r3, #20]
 800bbe8:	b25b      	sxtb	r3, r3
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	da1a      	bge.n	800bc24 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	7858      	ldrb	r0, [r3, #1]
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	6a1a      	ldr	r2, [r3, #32]
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	f7fd fdff 	bl	8009800 <disk_write>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d006      	beq.n	800bc16 <f_sync+0x5e>
 800bc08:	68bb      	ldr	r3, [r7, #8]
 800bc0a:	2101      	movs	r1, #1
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	f7fd ff4b 	bl	8009aa8 <unlock_fs>
 800bc12:	2301      	movs	r3, #1
 800bc14:	e055      	b.n	800bcc2 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	7d1b      	ldrb	r3, [r3, #20]
 800bc1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bc1e:	b2da      	uxtb	r2, r3
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800bc24:	f7fd fd2a 	bl	800967c <get_fattime>
 800bc28:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800bc2a:	68ba      	ldr	r2, [r7, #8]
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc30:	4619      	mov	r1, r3
 800bc32:	4610      	mov	r0, r2
 800bc34:	f7fe f904 	bl	8009e40 <move_window>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800bc3c:	7dfb      	ldrb	r3, [r7, #23]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d138      	bne.n	800bcb4 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bc46:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	330b      	adds	r3, #11
 800bc4c:	781a      	ldrb	r2, [r3, #0]
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	330b      	adds	r3, #11
 800bc52:	f042 0220 	orr.w	r2, r2, #32
 800bc56:	b2d2      	uxtb	r2, r2
 800bc58:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6818      	ldr	r0, [r3, #0]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	689b      	ldr	r3, [r3, #8]
 800bc62:	461a      	mov	r2, r3
 800bc64:	68f9      	ldr	r1, [r7, #12]
 800bc66:	f7fe fe92 	bl	800a98e <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	f103 021c 	add.w	r2, r3, #28
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	68db      	ldr	r3, [r3, #12]
 800bc74:	4619      	mov	r1, r3
 800bc76:	4610      	mov	r0, r2
 800bc78:	f7fd fe56 	bl	8009928 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	3316      	adds	r3, #22
 800bc80:	6939      	ldr	r1, [r7, #16]
 800bc82:	4618      	mov	r0, r3
 800bc84:	f7fd fe50 	bl	8009928 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	3312      	adds	r3, #18
 800bc8c:	2100      	movs	r1, #0
 800bc8e:	4618      	mov	r0, r3
 800bc90:	f7fd fe2f 	bl	80098f2 <st_word>
					fs->wflag = 1;
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	2201      	movs	r2, #1
 800bc98:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800bc9a:	68bb      	ldr	r3, [r7, #8]
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	f7fe f8fd 	bl	8009e9c <sync_fs>
 800bca2:	4603      	mov	r3, r0
 800bca4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	7d1b      	ldrb	r3, [r3, #20]
 800bcaa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bcae:	b2da      	uxtb	r2, r3
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	7dfa      	ldrb	r2, [r7, #23]
 800bcb8:	4611      	mov	r1, r2
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f7fd fef4 	bl	8009aa8 <unlock_fs>
 800bcc0:	7dfb      	ldrb	r3, [r7, #23]
}
 800bcc2:	4618      	mov	r0, r3
 800bcc4:	3718      	adds	r7, #24
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}

0800bcca <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800bcca:	b580      	push	{r7, lr}
 800bccc:	b084      	sub	sp, #16
 800bcce:	af00      	add	r7, sp, #0
 800bcd0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f7ff ff70 	bl	800bbb8 <f_sync>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800bcdc:	7bfb      	ldrb	r3, [r7, #15]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d11d      	bne.n	800bd1e <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	f107 0208 	add.w	r2, r7, #8
 800bce8:	4611      	mov	r1, r2
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7ff fb22 	bl	800b334 <validate>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bcf4:	7bfb      	ldrb	r3, [r7, #15]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d111      	bne.n	800bd1e <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	691b      	ldr	r3, [r3, #16]
 800bcfe:	4618      	mov	r0, r3
 800bd00:	f7fd fffa 	bl	8009cf8 <dec_lock>
 800bd04:	4603      	mov	r3, r0
 800bd06:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800bd08:	7bfb      	ldrb	r3, [r7, #15]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d102      	bne.n	800bd14 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	2200      	movs	r2, #0
 800bd12:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	2100      	movs	r1, #0
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f7fd fec5 	bl	8009aa8 <unlock_fs>
#endif
		}
	}
	return res;
 800bd1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3710      	adds	r7, #16
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b090      	sub	sp, #64	; 0x40
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	f107 0208 	add.w	r2, r7, #8
 800bd38:	4611      	mov	r1, r2
 800bd3a:	4618      	mov	r0, r3
 800bd3c:	f7ff fafa 	bl	800b334 <validate>
 800bd40:	4603      	mov	r3, r0
 800bd42:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800bd46:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d103      	bne.n	800bd56 <f_lseek+0x2e>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	7d5b      	ldrb	r3, [r3, #21]
 800bd52:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800bd56:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d009      	beq.n	800bd72 <f_lseek+0x4a>
 800bd5e:	68bb      	ldr	r3, [r7, #8]
 800bd60:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800bd64:	4611      	mov	r1, r2
 800bd66:	4618      	mov	r0, r3
 800bd68:	f7fd fe9e 	bl	8009aa8 <unlock_fs>
 800bd6c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800bd70:	e244      	b.n	800c1fc <f_lseek+0x4d4>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	f000 80f2 	beq.w	800bf60 <f_lseek+0x238>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800bd7c:	683b      	ldr	r3, [r7, #0]
 800bd7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bd82:	d164      	bne.n	800be4e <f_lseek+0x126>
			tbl = fp->cltbl;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd88:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800bd8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd8c:	1d1a      	adds	r2, r3, #4
 800bd8e:	627a      	str	r2, [r7, #36]	; 0x24
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	617b      	str	r3, [r7, #20]
 800bd94:	2302      	movs	r3, #2
 800bd96:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	689b      	ldr	r3, [r3, #8]
 800bd9c:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800bd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d044      	beq.n	800be2e <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800bda4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bda6:	613b      	str	r3, [r7, #16]
 800bda8:	2300      	movs	r3, #0
 800bdaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bdac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdae:	3302      	adds	r3, #2
 800bdb0:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800bdb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdb4:	60fb      	str	r3, [r7, #12]
 800bdb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdb8:	3301      	adds	r3, #1
 800bdba:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f7fe f8fa 	bl	8009fba <get_fat>
 800bdc6:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800bdc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bdca:	2b01      	cmp	r3, #1
 800bdcc:	d809      	bhi.n	800bde2 <f_lseek+0xba>
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2202      	movs	r2, #2
 800bdd2:	755a      	strb	r2, [r3, #21]
 800bdd4:	68bb      	ldr	r3, [r7, #8]
 800bdd6:	2102      	movs	r1, #2
 800bdd8:	4618      	mov	r0, r3
 800bdda:	f7fd fe65 	bl	8009aa8 <unlock_fs>
 800bdde:	2302      	movs	r3, #2
 800bde0:	e20c      	b.n	800c1fc <f_lseek+0x4d4>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bde2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bde4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bde8:	d109      	bne.n	800bdfe <f_lseek+0xd6>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2201      	movs	r2, #1
 800bdee:	755a      	strb	r2, [r3, #21]
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	2101      	movs	r1, #1
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f7fd fe57 	bl	8009aa8 <unlock_fs>
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	e1fe      	b.n	800c1fc <f_lseek+0x4d4>
					} while (cl == pcl + 1);
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	3301      	adds	r3, #1
 800be02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be04:	429a      	cmp	r2, r3
 800be06:	d0d4      	beq.n	800bdb2 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800be08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	429a      	cmp	r2, r3
 800be0e:	d809      	bhi.n	800be24 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800be10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be12:	1d1a      	adds	r2, r3, #4
 800be14:	627a      	str	r2, [r7, #36]	; 0x24
 800be16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800be18:	601a      	str	r2, [r3, #0]
 800be1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be1c:	1d1a      	adds	r2, r3, #4
 800be1e:	627a      	str	r2, [r7, #36]	; 0x24
 800be20:	693a      	ldr	r2, [r7, #16]
 800be22:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800be24:	68bb      	ldr	r3, [r7, #8]
 800be26:	69db      	ldr	r3, [r3, #28]
 800be28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d3ba      	bcc.n	800bda4 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be34:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800be36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be38:	697b      	ldr	r3, [r7, #20]
 800be3a:	429a      	cmp	r2, r3
 800be3c:	d803      	bhi.n	800be46 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800be3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be40:	2200      	movs	r2, #0
 800be42:	601a      	str	r2, [r3, #0]
 800be44:	e1d1      	b.n	800c1ea <f_lseek+0x4c2>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800be46:	2311      	movs	r3, #17
 800be48:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800be4c:	e1cd      	b.n	800c1ea <f_lseek+0x4c2>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	68db      	ldr	r3, [r3, #12]
 800be52:	683a      	ldr	r2, [r7, #0]
 800be54:	429a      	cmp	r2, r3
 800be56:	d902      	bls.n	800be5e <f_lseek+0x136>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	68db      	ldr	r3, [r3, #12]
 800be5c:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	683a      	ldr	r2, [r7, #0]
 800be62:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800be64:	683b      	ldr	r3, [r7, #0]
 800be66:	2b00      	cmp	r3, #0
 800be68:	f000 81bf 	beq.w	800c1ea <f_lseek+0x4c2>
				fp->clust = clmt_clust(fp, ofs - 1);
 800be6c:	683b      	ldr	r3, [r7, #0]
 800be6e:	3b01      	subs	r3, #1
 800be70:	4619      	mov	r1, r3
 800be72:	6878      	ldr	r0, [r7, #4]
 800be74:	f7fe fb8e 	bl	800a594 <clmt_clust>
 800be78:	4602      	mov	r2, r0
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800be7e:	68ba      	ldr	r2, [r7, #8]
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	69db      	ldr	r3, [r3, #28]
 800be84:	4619      	mov	r1, r3
 800be86:	4610      	mov	r0, r2
 800be88:	f7fe f878 	bl	8009f7c <clust2sect>
 800be8c:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800be8e:	69bb      	ldr	r3, [r7, #24]
 800be90:	2b00      	cmp	r3, #0
 800be92:	d109      	bne.n	800bea8 <f_lseek+0x180>
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	2202      	movs	r2, #2
 800be98:	755a      	strb	r2, [r3, #21]
 800be9a:	68bb      	ldr	r3, [r7, #8]
 800be9c:	2102      	movs	r1, #2
 800be9e:	4618      	mov	r0, r3
 800bea0:	f7fd fe02 	bl	8009aa8 <unlock_fs>
 800bea4:	2302      	movs	r3, #2
 800bea6:	e1a9      	b.n	800c1fc <f_lseek+0x4d4>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	3b01      	subs	r3, #1
 800beac:	68ba      	ldr	r2, [r7, #8]
 800beae:	8992      	ldrh	r2, [r2, #12]
 800beb0:	fbb3 f3f2 	udiv	r3, r3, r2
 800beb4:	68ba      	ldr	r2, [r7, #8]
 800beb6:	8952      	ldrh	r2, [r2, #10]
 800beb8:	3a01      	subs	r2, #1
 800beba:	4013      	ands	r3, r2
 800bebc:	69ba      	ldr	r2, [r7, #24]
 800bebe:	4413      	add	r3, r2
 800bec0:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	699b      	ldr	r3, [r3, #24]
 800bec6:	68ba      	ldr	r2, [r7, #8]
 800bec8:	8992      	ldrh	r2, [r2, #12]
 800beca:	fbb3 f1f2 	udiv	r1, r3, r2
 800bece:	fb01 f202 	mul.w	r2, r1, r2
 800bed2:	1a9b      	subs	r3, r3, r2
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	f000 8188 	beq.w	800c1ea <f_lseek+0x4c2>
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	6a1b      	ldr	r3, [r3, #32]
 800bede:	69ba      	ldr	r2, [r7, #24]
 800bee0:	429a      	cmp	r2, r3
 800bee2:	f000 8182 	beq.w	800c1ea <f_lseek+0x4c2>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	7d1b      	ldrb	r3, [r3, #20]
 800beea:	b25b      	sxtb	r3, r3
 800beec:	2b00      	cmp	r3, #0
 800beee:	da1d      	bge.n	800bf2c <f_lseek+0x204>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	7858      	ldrb	r0, [r3, #1]
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6a1a      	ldr	r2, [r3, #32]
 800befe:	2301      	movs	r3, #1
 800bf00:	f7fd fc7e 	bl	8009800 <disk_write>
 800bf04:	4603      	mov	r3, r0
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d009      	beq.n	800bf1e <f_lseek+0x1f6>
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	755a      	strb	r2, [r3, #21]
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	2101      	movs	r1, #1
 800bf14:	4618      	mov	r0, r3
 800bf16:	f7fd fdc7 	bl	8009aa8 <unlock_fs>
 800bf1a:	2301      	movs	r3, #1
 800bf1c:	e16e      	b.n	800c1fc <f_lseek+0x4d4>
						fp->flag &= (BYTE)~FA_DIRTY;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	7d1b      	ldrb	r3, [r3, #20]
 800bf22:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf26:	b2da      	uxtb	r2, r3
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	7858      	ldrb	r0, [r3, #1]
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bf36:	2301      	movs	r3, #1
 800bf38:	69ba      	ldr	r2, [r7, #24]
 800bf3a:	f7fd fc41 	bl	80097c0 <disk_read>
 800bf3e:	4603      	mov	r3, r0
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d009      	beq.n	800bf58 <f_lseek+0x230>
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	2201      	movs	r2, #1
 800bf48:	755a      	strb	r2, [r3, #21]
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	2101      	movs	r1, #1
 800bf4e:	4618      	mov	r0, r3
 800bf50:	f7fd fdaa 	bl	8009aa8 <unlock_fs>
 800bf54:	2301      	movs	r3, #1
 800bf56:	e151      	b.n	800c1fc <f_lseek+0x4d4>
#endif
					fp->sect = dsc;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	69ba      	ldr	r2, [r7, #24]
 800bf5c:	621a      	str	r2, [r3, #32]
 800bf5e:	e144      	b.n	800c1ea <f_lseek+0x4c2>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	68db      	ldr	r3, [r3, #12]
 800bf64:	683a      	ldr	r2, [r7, #0]
 800bf66:	429a      	cmp	r2, r3
 800bf68:	d908      	bls.n	800bf7c <f_lseek+0x254>
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	7d1b      	ldrb	r3, [r3, #20]
 800bf6e:	f003 0302 	and.w	r3, r3, #2
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d102      	bne.n	800bf7c <f_lseek+0x254>
			ofs = fp->obj.objsize;
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	68db      	ldr	r3, [r3, #12]
 800bf7a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	699b      	ldr	r3, [r3, #24]
 800bf80:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800bf82:	2300      	movs	r3, #0
 800bf84:	637b      	str	r3, [r7, #52]	; 0x34
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bf8a:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800bf8c:	683b      	ldr	r3, [r7, #0]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	f000 80ce 	beq.w	800c130 <f_lseek+0x408>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800bf94:	68bb      	ldr	r3, [r7, #8]
 800bf96:	895b      	ldrh	r3, [r3, #10]
 800bf98:	461a      	mov	r2, r3
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	899b      	ldrh	r3, [r3, #12]
 800bf9e:	fb02 f303 	mul.w	r3, r2, r3
 800bfa2:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800bfa4:	6a3b      	ldr	r3, [r7, #32]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d01b      	beq.n	800bfe2 <f_lseek+0x2ba>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800bfaa:	683b      	ldr	r3, [r7, #0]
 800bfac:	1e5a      	subs	r2, r3, #1
 800bfae:	69fb      	ldr	r3, [r7, #28]
 800bfb0:	fbb2 f2f3 	udiv	r2, r2, r3
 800bfb4:	6a3b      	ldr	r3, [r7, #32]
 800bfb6:	1e59      	subs	r1, r3, #1
 800bfb8:	69fb      	ldr	r3, [r7, #28]
 800bfba:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	d30f      	bcc.n	800bfe2 <f_lseek+0x2ba>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800bfc2:	6a3b      	ldr	r3, [r7, #32]
 800bfc4:	1e5a      	subs	r2, r3, #1
 800bfc6:	69fb      	ldr	r3, [r7, #28]
 800bfc8:	425b      	negs	r3, r3
 800bfca:	401a      	ands	r2, r3
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	699b      	ldr	r3, [r3, #24]
 800bfd4:	683a      	ldr	r2, [r7, #0]
 800bfd6:	1ad3      	subs	r3, r2, r3
 800bfd8:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	69db      	ldr	r3, [r3, #28]
 800bfde:	63bb      	str	r3, [r7, #56]	; 0x38
 800bfe0:	e02c      	b.n	800c03c <f_lseek+0x314>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	689b      	ldr	r3, [r3, #8]
 800bfe6:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800bfe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d123      	bne.n	800c036 <f_lseek+0x30e>
					clst = create_chain(&fp->obj, 0);
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2100      	movs	r1, #0
 800bff2:	4618      	mov	r0, r3
 800bff4:	f7fe fa36 	bl	800a464 <create_chain>
 800bff8:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800bffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bffc:	2b01      	cmp	r3, #1
 800bffe:	d109      	bne.n	800c014 <f_lseek+0x2ec>
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2202      	movs	r2, #2
 800c004:	755a      	strb	r2, [r3, #21]
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	2102      	movs	r1, #2
 800c00a:	4618      	mov	r0, r3
 800c00c:	f7fd fd4c 	bl	8009aa8 <unlock_fs>
 800c010:	2302      	movs	r3, #2
 800c012:	e0f3      	b.n	800c1fc <f_lseek+0x4d4>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c01a:	d109      	bne.n	800c030 <f_lseek+0x308>
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2201      	movs	r2, #1
 800c020:	755a      	strb	r2, [r3, #21]
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	2101      	movs	r1, #1
 800c026:	4618      	mov	r0, r3
 800c028:	f7fd fd3e 	bl	8009aa8 <unlock_fs>
 800c02c:	2301      	movs	r3, #1
 800c02e:	e0e5      	b.n	800c1fc <f_lseek+0x4d4>
					fp->obj.sclust = clst;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c034:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c03a:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800c03c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d076      	beq.n	800c130 <f_lseek+0x408>
				while (ofs > bcs) {						/* Cluster following loop */
 800c042:	e044      	b.n	800c0ce <f_lseek+0x3a6>
					ofs -= bcs; fp->fptr += bcs;
 800c044:	683a      	ldr	r2, [r7, #0]
 800c046:	69fb      	ldr	r3, [r7, #28]
 800c048:	1ad3      	subs	r3, r2, r3
 800c04a:	603b      	str	r3, [r7, #0]
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	699a      	ldr	r2, [r3, #24]
 800c050:	69fb      	ldr	r3, [r7, #28]
 800c052:	441a      	add	r2, r3
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	7d1b      	ldrb	r3, [r3, #20]
 800c05c:	f003 0302 	and.w	r3, r3, #2
 800c060:	2b00      	cmp	r3, #0
 800c062:	d00b      	beq.n	800c07c <f_lseek+0x354>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c068:	4618      	mov	r0, r3
 800c06a:	f7fe f9fb 	bl	800a464 <create_chain>
 800c06e:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800c070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c072:	2b00      	cmp	r3, #0
 800c074:	d108      	bne.n	800c088 <f_lseek+0x360>
							ofs = 0; break;
 800c076:	2300      	movs	r3, #0
 800c078:	603b      	str	r3, [r7, #0]
 800c07a:	e02c      	b.n	800c0d6 <f_lseek+0x3ae>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c080:	4618      	mov	r0, r3
 800c082:	f7fd ff9a 	bl	8009fba <get_fat>
 800c086:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c08a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c08e:	d109      	bne.n	800c0a4 <f_lseek+0x37c>
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	2201      	movs	r2, #1
 800c094:	755a      	strb	r2, [r3, #21]
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	2101      	movs	r1, #1
 800c09a:	4618      	mov	r0, r3
 800c09c:	f7fd fd04 	bl	8009aa8 <unlock_fs>
 800c0a0:	2301      	movs	r3, #1
 800c0a2:	e0ab      	b.n	800c1fc <f_lseek+0x4d4>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800c0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0a6:	2b01      	cmp	r3, #1
 800c0a8:	d904      	bls.n	800c0b4 <f_lseek+0x38c>
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	69db      	ldr	r3, [r3, #28]
 800c0ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d309      	bcc.n	800c0c8 <f_lseek+0x3a0>
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2202      	movs	r2, #2
 800c0b8:	755a      	strb	r2, [r3, #21]
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	2102      	movs	r1, #2
 800c0be:	4618      	mov	r0, r3
 800c0c0:	f7fd fcf2 	bl	8009aa8 <unlock_fs>
 800c0c4:	2302      	movs	r3, #2
 800c0c6:	e099      	b.n	800c1fc <f_lseek+0x4d4>
					fp->clust = clst;
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c0cc:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800c0ce:	683a      	ldr	r2, [r7, #0]
 800c0d0:	69fb      	ldr	r3, [r7, #28]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d8b6      	bhi.n	800c044 <f_lseek+0x31c>
				}
				fp->fptr += ofs;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	699a      	ldr	r2, [r3, #24]
 800c0da:	683b      	ldr	r3, [r7, #0]
 800c0dc:	441a      	add	r2, r3
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	899b      	ldrh	r3, [r3, #12]
 800c0e6:	461a      	mov	r2, r3
 800c0e8:	683b      	ldr	r3, [r7, #0]
 800c0ea:	fbb3 f1f2 	udiv	r1, r3, r2
 800c0ee:	fb01 f202 	mul.w	r2, r1, r2
 800c0f2:	1a9b      	subs	r3, r3, r2
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d01b      	beq.n	800c130 <f_lseek+0x408>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800c0f8:	68bb      	ldr	r3, [r7, #8]
 800c0fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7fd ff3d 	bl	8009f7c <clust2sect>
 800c102:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800c104:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c106:	2b00      	cmp	r3, #0
 800c108:	d109      	bne.n	800c11e <f_lseek+0x3f6>
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	2202      	movs	r2, #2
 800c10e:	755a      	strb	r2, [r3, #21]
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	2102      	movs	r1, #2
 800c114:	4618      	mov	r0, r3
 800c116:	f7fd fcc7 	bl	8009aa8 <unlock_fs>
 800c11a:	2302      	movs	r3, #2
 800c11c:	e06e      	b.n	800c1fc <f_lseek+0x4d4>
					nsect += (DWORD)(ofs / SS(fs));
 800c11e:	68bb      	ldr	r3, [r7, #8]
 800c120:	899b      	ldrh	r3, [r3, #12]
 800c122:	461a      	mov	r2, r3
 800c124:	683b      	ldr	r3, [r7, #0]
 800c126:	fbb3 f3f2 	udiv	r3, r3, r2
 800c12a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c12c:	4413      	add	r3, r2
 800c12e:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	699a      	ldr	r2, [r3, #24]
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	68db      	ldr	r3, [r3, #12]
 800c138:	429a      	cmp	r2, r3
 800c13a:	d90a      	bls.n	800c152 <f_lseek+0x42a>
			fp->obj.objsize = fp->fptr;
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	699a      	ldr	r2, [r3, #24]
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	7d1b      	ldrb	r3, [r3, #20]
 800c148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c14c:	b2da      	uxtb	r2, r3
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	699b      	ldr	r3, [r3, #24]
 800c156:	68ba      	ldr	r2, [r7, #8]
 800c158:	8992      	ldrh	r2, [r2, #12]
 800c15a:	fbb3 f1f2 	udiv	r1, r3, r2
 800c15e:	fb01 f202 	mul.w	r2, r1, r2
 800c162:	1a9b      	subs	r3, r3, r2
 800c164:	2b00      	cmp	r3, #0
 800c166:	d040      	beq.n	800c1ea <f_lseek+0x4c2>
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	6a1b      	ldr	r3, [r3, #32]
 800c16c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c16e:	429a      	cmp	r2, r3
 800c170:	d03b      	beq.n	800c1ea <f_lseek+0x4c2>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	7d1b      	ldrb	r3, [r3, #20]
 800c176:	b25b      	sxtb	r3, r3
 800c178:	2b00      	cmp	r3, #0
 800c17a:	da1d      	bge.n	800c1b8 <f_lseek+0x490>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c17c:	68bb      	ldr	r3, [r7, #8]
 800c17e:	7858      	ldrb	r0, [r3, #1]
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	6a1a      	ldr	r2, [r3, #32]
 800c18a:	2301      	movs	r3, #1
 800c18c:	f7fd fb38 	bl	8009800 <disk_write>
 800c190:	4603      	mov	r3, r0
 800c192:	2b00      	cmp	r3, #0
 800c194:	d009      	beq.n	800c1aa <f_lseek+0x482>
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	2201      	movs	r2, #1
 800c19a:	755a      	strb	r2, [r3, #21]
 800c19c:	68bb      	ldr	r3, [r7, #8]
 800c19e:	2101      	movs	r1, #1
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f7fd fc81 	bl	8009aa8 <unlock_fs>
 800c1a6:	2301      	movs	r3, #1
 800c1a8:	e028      	b.n	800c1fc <f_lseek+0x4d4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	7d1b      	ldrb	r3, [r3, #20]
 800c1ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c1b2:	b2da      	uxtb	r2, r3
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800c1b8:	68bb      	ldr	r3, [r7, #8]
 800c1ba:	7858      	ldrb	r0, [r3, #1]
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c1c6:	f7fd fafb 	bl	80097c0 <disk_read>
 800c1ca:	4603      	mov	r3, r0
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d009      	beq.n	800c1e4 <f_lseek+0x4bc>
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2201      	movs	r2, #1
 800c1d4:	755a      	strb	r2, [r3, #21]
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	2101      	movs	r1, #1
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f7fd fc64 	bl	8009aa8 <unlock_fs>
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	e00b      	b.n	800c1fc <f_lseek+0x4d4>
#endif
			fp->sect = nsect;
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c1e8:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800c1ea:	68bb      	ldr	r3, [r7, #8]
 800c1ec:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800c1f0:	4611      	mov	r1, r2
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f7fd fc58 	bl	8009aa8 <unlock_fs>
 800c1f8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3740      	adds	r7, #64	; 0x40
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b084      	sub	sp, #16
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
 800c20c:	460b      	mov	r3, r1
 800c20e:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800c210:	78fb      	ldrb	r3, [r7, #3]
 800c212:	2b0a      	cmp	r3, #10
 800c214:	d103      	bne.n	800c21e <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800c216:	210d      	movs	r1, #13
 800c218:	6878      	ldr	r0, [r7, #4]
 800c21a:	f7ff fff3 	bl	800c204 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	685b      	ldr	r3, [r3, #4]
 800c222:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	2b00      	cmp	r3, #0
 800c228:	db25      	blt.n	800c276 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	1c5a      	adds	r2, r3, #1
 800c22e:	60fa      	str	r2, [r7, #12]
 800c230:	687a      	ldr	r2, [r7, #4]
 800c232:	4413      	add	r3, r2
 800c234:	78fa      	ldrb	r2, [r7, #3]
 800c236:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	2b3c      	cmp	r3, #60	; 0x3c
 800c23c:	dd12      	ble.n	800c264 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	6818      	ldr	r0, [r3, #0]
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f103 010c 	add.w	r1, r3, #12
 800c248:	68fa      	ldr	r2, [r7, #12]
 800c24a:	f107 0308 	add.w	r3, r7, #8
 800c24e:	f7ff faf0 	bl	800b832 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800c252:	68ba      	ldr	r2, [r7, #8]
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	429a      	cmp	r2, r3
 800c258:	d101      	bne.n	800c25e <putc_bfd+0x5a>
 800c25a:	2300      	movs	r3, #0
 800c25c:	e001      	b.n	800c262 <putc_bfd+0x5e>
 800c25e:	f04f 33ff 	mov.w	r3, #4294967295
 800c262:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	68fa      	ldr	r2, [r7, #12]
 800c268:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	689b      	ldr	r3, [r3, #8]
 800c26e:	1c5a      	adds	r2, r3, #1
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	609a      	str	r2, [r3, #8]
 800c274:	e000      	b.n	800c278 <putc_bfd+0x74>
	if (i < 0) return;
 800c276:	bf00      	nop
}
 800c278:	3710      	adds	r7, #16
 800c27a:	46bd      	mov	sp, r7
 800c27c:	bd80      	pop	{r7, pc}

0800c27e <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800c27e:	b580      	push	{r7, lr}
 800c280:	b084      	sub	sp, #16
 800c282:	af00      	add	r7, sp, #0
 800c284:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	685b      	ldr	r3, [r3, #4]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	db16      	blt.n	800c2bc <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	6818      	ldr	r0, [r3, #0]
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f103 010c 	add.w	r1, r3, #12
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	685b      	ldr	r3, [r3, #4]
 800c29c:	461a      	mov	r2, r3
 800c29e:	f107 030c 	add.w	r3, r7, #12
 800c2a2:	f7ff fac6 	bl	800b832 <f_write>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d107      	bne.n	800c2bc <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	685b      	ldr	r3, [r3, #4]
 800c2b0:	68fa      	ldr	r2, [r7, #12]
 800c2b2:	4293      	cmp	r3, r2
 800c2b4:	d102      	bne.n	800c2bc <putc_flush+0x3e>
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	689b      	ldr	r3, [r3, #8]
 800c2ba:	e001      	b.n	800c2c0 <putc_flush+0x42>
	return EOF;
 800c2bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3710      	adds	r7, #16
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800c2c8:	b480      	push	{r7}
 800c2ca:	b083      	sub	sp, #12
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
 800c2d0:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	683a      	ldr	r2, [r7, #0]
 800c2d6:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2200      	movs	r2, #0
 800c2dc:	605a      	str	r2, [r3, #4]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	685a      	ldr	r2, [r3, #4]
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	609a      	str	r2, [r3, #8]
}
 800c2e6:	bf00      	nop
 800c2e8:	370c      	adds	r7, #12
 800c2ea:	46bd      	mov	sp, r7
 800c2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2f0:	4770      	bx	lr

0800c2f2 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800c2f2:	b580      	push	{r7, lr}
 800c2f4:	b096      	sub	sp, #88	; 0x58
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	6078      	str	r0, [r7, #4]
 800c2fa:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800c2fc:	f107 030c 	add.w	r3, r7, #12
 800c300:	6839      	ldr	r1, [r7, #0]
 800c302:	4618      	mov	r0, r3
 800c304:	f7ff ffe0 	bl	800c2c8 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800c308:	e009      	b.n	800c31e <f_puts+0x2c>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	1c5a      	adds	r2, r3, #1
 800c30e:	607a      	str	r2, [r7, #4]
 800c310:	781a      	ldrb	r2, [r3, #0]
 800c312:	f107 030c 	add.w	r3, r7, #12
 800c316:	4611      	mov	r1, r2
 800c318:	4618      	mov	r0, r3
 800c31a:	f7ff ff73 	bl	800c204 <putc_bfd>
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	781b      	ldrb	r3, [r3, #0]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d1f1      	bne.n	800c30a <f_puts+0x18>
	return putc_flush(&pb);
 800c326:	f107 030c 	add.w	r3, r7, #12
 800c32a:	4618      	mov	r0, r3
 800c32c:	f7ff ffa7 	bl	800c27e <putc_flush>
 800c330:	4603      	mov	r3, r0
}
 800c332:	4618      	mov	r0, r3
 800c334:	3758      	adds	r7, #88	; 0x58
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}
	...

0800c33c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b087      	sub	sp, #28
 800c340:	af00      	add	r7, sp, #0
 800c342:	60f8      	str	r0, [r7, #12]
 800c344:	60b9      	str	r1, [r7, #8]
 800c346:	4613      	mov	r3, r2
 800c348:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800c34a:	2301      	movs	r3, #1
 800c34c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800c34e:	2300      	movs	r3, #0
 800c350:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800c352:	4b1f      	ldr	r3, [pc, #124]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c354:	7a5b      	ldrb	r3, [r3, #9]
 800c356:	b2db      	uxtb	r3, r3
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d131      	bne.n	800c3c0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800c35c:	4b1c      	ldr	r3, [pc, #112]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c35e:	7a5b      	ldrb	r3, [r3, #9]
 800c360:	b2db      	uxtb	r3, r3
 800c362:	461a      	mov	r2, r3
 800c364:	4b1a      	ldr	r3, [pc, #104]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c366:	2100      	movs	r1, #0
 800c368:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800c36a:	4b19      	ldr	r3, [pc, #100]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c36c:	7a5b      	ldrb	r3, [r3, #9]
 800c36e:	b2db      	uxtb	r3, r3
 800c370:	4a17      	ldr	r2, [pc, #92]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c372:	009b      	lsls	r3, r3, #2
 800c374:	4413      	add	r3, r2
 800c376:	68fa      	ldr	r2, [r7, #12]
 800c378:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800c37a:	4b15      	ldr	r3, [pc, #84]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c37c:	7a5b      	ldrb	r3, [r3, #9]
 800c37e:	b2db      	uxtb	r3, r3
 800c380:	461a      	mov	r2, r3
 800c382:	4b13      	ldr	r3, [pc, #76]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c384:	4413      	add	r3, r2
 800c386:	79fa      	ldrb	r2, [r7, #7]
 800c388:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800c38a:	4b11      	ldr	r3, [pc, #68]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c38c:	7a5b      	ldrb	r3, [r3, #9]
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	1c5a      	adds	r2, r3, #1
 800c392:	b2d1      	uxtb	r1, r2
 800c394:	4a0e      	ldr	r2, [pc, #56]	; (800c3d0 <FATFS_LinkDriverEx+0x94>)
 800c396:	7251      	strb	r1, [r2, #9]
 800c398:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800c39a:	7dbb      	ldrb	r3, [r7, #22]
 800c39c:	3330      	adds	r3, #48	; 0x30
 800c39e:	b2da      	uxtb	r2, r3
 800c3a0:	68bb      	ldr	r3, [r7, #8]
 800c3a2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c3a4:	68bb      	ldr	r3, [r7, #8]
 800c3a6:	3301      	adds	r3, #1
 800c3a8:	223a      	movs	r2, #58	; 0x3a
 800c3aa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c3ac:	68bb      	ldr	r3, [r7, #8]
 800c3ae:	3302      	adds	r3, #2
 800c3b0:	222f      	movs	r2, #47	; 0x2f
 800c3b2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c3b4:	68bb      	ldr	r3, [r7, #8]
 800c3b6:	3303      	adds	r3, #3
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c3bc:	2300      	movs	r3, #0
 800c3be:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c3c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	371c      	adds	r7, #28
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3cc:	4770      	bx	lr
 800c3ce:	bf00      	nop
 800c3d0:	200034e8 	.word	0x200034e8

0800c3d4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b082      	sub	sp, #8
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
 800c3dc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c3de:	2200      	movs	r2, #0
 800c3e0:	6839      	ldr	r1, [r7, #0]
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f7ff ffaa 	bl	800c33c <FATFS_LinkDriverEx>
 800c3e8:	4603      	mov	r3, r0
}
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	3708      	adds	r7, #8
 800c3ee:	46bd      	mov	sp, r7
 800c3f0:	bd80      	pop	{r7, pc}

0800c3f2 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800c3f2:	b580      	push	{r7, lr}
 800c3f4:	b086      	sub	sp, #24
 800c3f6:	af00      	add	r7, sp, #0
 800c3f8:	4603      	mov	r3, r0
 800c3fa:	6039      	str	r1, [r7, #0]
 800c3fc:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800c3fe:	2300      	movs	r3, #0
 800c400:	60fb      	str	r3, [r7, #12]
 800c402:	2300      	movs	r3, #0
 800c404:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800c406:	f107 030c 	add.w	r3, r7, #12
 800c40a:	2101      	movs	r1, #1
 800c40c:	4618      	mov	r0, r3
 800c40e:	f000 f8cd 	bl	800c5ac <osSemaphoreCreate>
 800c412:	4602      	mov	r2, r0
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	bf14      	ite	ne
 800c420:	2301      	movne	r3, #1
 800c422:	2300      	moveq	r3, #0
 800c424:	b2db      	uxtb	r3, r3
 800c426:	617b      	str	r3, [r7, #20]

    return ret;
 800c428:	697b      	ldr	r3, [r7, #20]
}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3718      	adds	r7, #24
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}

0800c432 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800c432:	b580      	push	{r7, lr}
 800c434:	b082      	sub	sp, #8
 800c436:	af00      	add	r7, sp, #0
 800c438:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	f000 f96c 	bl	800c718 <osSemaphoreDelete>
#endif
    return 1;
 800c440:	2301      	movs	r3, #1
}
 800c442:	4618      	mov	r0, r3
 800c444:	3708      	adds	r7, #8
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}

0800c44a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800c44a:	b580      	push	{r7, lr}
 800c44c:	b084      	sub	sp, #16
 800c44e:	af00      	add	r7, sp, #0
 800c450:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800c452:	2300      	movs	r3, #0
 800c454:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800c456:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f000 f8d8 	bl	800c610 <osSemaphoreWait>
 800c460:	4603      	mov	r3, r0
 800c462:	2b00      	cmp	r3, #0
 800c464:	d101      	bne.n	800c46a <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800c466:	2301      	movs	r3, #1
 800c468:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c46a:	68fb      	ldr	r3, [r7, #12]
}
 800c46c:	4618      	mov	r0, r3
 800c46e:	3710      	adds	r7, #16
 800c470:	46bd      	mov	sp, r7
 800c472:	bd80      	pop	{r7, pc}

0800c474 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b082      	sub	sp, #8
 800c478:	af00      	add	r7, sp, #0
 800c47a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f000 f915 	bl	800c6ac <osSemaphoreRelease>
#endif
}
 800c482:	bf00      	nop
 800c484:	3708      	adds	r7, #8
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}

0800c48a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c48a:	b480      	push	{r7}
 800c48c:	b085      	sub	sp, #20
 800c48e:	af00      	add	r7, sp, #0
 800c490:	4603      	mov	r3, r0
 800c492:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c494:	2300      	movs	r3, #0
 800c496:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c498:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c49c:	2b84      	cmp	r3, #132	; 0x84
 800c49e:	d005      	beq.n	800c4ac <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c4a0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	4413      	add	r3, r2
 800c4a8:	3303      	adds	r3, #3
 800c4aa:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c4ac:	68fb      	ldr	r3, [r7, #12]
}
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	3714      	adds	r7, #20
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b8:	4770      	bx	lr

0800c4ba <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800c4ba:	b480      	push	{r7}
 800c4bc:	b083      	sub	sp, #12
 800c4be:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c4c0:	f3ef 8305 	mrs	r3, IPSR
 800c4c4:	607b      	str	r3, [r7, #4]
  return(result);
 800c4c6:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	bf14      	ite	ne
 800c4cc:	2301      	movne	r3, #1
 800c4ce:	2300      	moveq	r3, #0
 800c4d0:	b2db      	uxtb	r3, r3
}
 800c4d2:	4618      	mov	r0, r3
 800c4d4:	370c      	adds	r7, #12
 800c4d6:	46bd      	mov	sp, r7
 800c4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4dc:	4770      	bx	lr

0800c4de <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c4de:	b580      	push	{r7, lr}
 800c4e0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c4e2:	f001 f9af 	bl	800d844 <vTaskStartScheduler>
  
  return osOK;
 800c4e6:	2300      	movs	r3, #0
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	bd80      	pop	{r7, pc}

0800c4ec <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c4ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4ee:	b089      	sub	sp, #36	; 0x24
 800c4f0:	af04      	add	r7, sp, #16
 800c4f2:	6078      	str	r0, [r7, #4]
 800c4f4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	695b      	ldr	r3, [r3, #20]
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d020      	beq.n	800c540 <osThreadCreate+0x54>
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	699b      	ldr	r3, [r3, #24]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d01c      	beq.n	800c540 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	685c      	ldr	r4, [r3, #4]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681d      	ldr	r5, [r3, #0]
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	691e      	ldr	r6, [r3, #16]
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c518:	4618      	mov	r0, r3
 800c51a:	f7ff ffb6 	bl	800c48a <makeFreeRtosPriority>
 800c51e:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	695b      	ldr	r3, [r3, #20]
 800c524:	687a      	ldr	r2, [r7, #4]
 800c526:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c528:	9202      	str	r2, [sp, #8]
 800c52a:	9301      	str	r3, [sp, #4]
 800c52c:	9100      	str	r1, [sp, #0]
 800c52e:	683b      	ldr	r3, [r7, #0]
 800c530:	4632      	mov	r2, r6
 800c532:	4629      	mov	r1, r5
 800c534:	4620      	mov	r0, r4
 800c536:	f000 ffa7 	bl	800d488 <xTaskCreateStatic>
 800c53a:	4603      	mov	r3, r0
 800c53c:	60fb      	str	r3, [r7, #12]
 800c53e:	e01c      	b.n	800c57a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	685c      	ldr	r4, [r3, #4]
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c54c:	b29e      	uxth	r6, r3
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c554:	4618      	mov	r0, r3
 800c556:	f7ff ff98 	bl	800c48a <makeFreeRtosPriority>
 800c55a:	4602      	mov	r2, r0
 800c55c:	f107 030c 	add.w	r3, r7, #12
 800c560:	9301      	str	r3, [sp, #4]
 800c562:	9200      	str	r2, [sp, #0]
 800c564:	683b      	ldr	r3, [r7, #0]
 800c566:	4632      	mov	r2, r6
 800c568:	4629      	mov	r1, r5
 800c56a:	4620      	mov	r0, r4
 800c56c:	f000 ffe9 	bl	800d542 <xTaskCreate>
 800c570:	4603      	mov	r3, r0
 800c572:	2b01      	cmp	r3, #1
 800c574:	d001      	beq.n	800c57a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800c576:	2300      	movs	r3, #0
 800c578:	e000      	b.n	800c57c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800c57a:	68fb      	ldr	r3, [r7, #12]
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3714      	adds	r7, #20
 800c580:	46bd      	mov	sp, r7
 800c582:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c584 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c584:	b580      	push	{r7, lr}
 800c586:	b084      	sub	sp, #16
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	2b00      	cmp	r3, #0
 800c594:	d001      	beq.n	800c59a <osDelay+0x16>
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	e000      	b.n	800c59c <osDelay+0x18>
 800c59a:	2301      	movs	r3, #1
 800c59c:	4618      	mov	r0, r3
 800c59e:	f001 f91d 	bl	800d7dc <vTaskDelay>
  
  return osOK;
 800c5a2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c5a4:	4618      	mov	r0, r3
 800c5a6:	3710      	adds	r7, #16
 800c5a8:	46bd      	mov	sp, r7
 800c5aa:	bd80      	pop	{r7, pc}

0800c5ac <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800c5ac:	b580      	push	{r7, lr}
 800c5ae:	b086      	sub	sp, #24
 800c5b0:	af02      	add	r7, sp, #8
 800c5b2:	6078      	str	r0, [r7, #4]
 800c5b4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	685b      	ldr	r3, [r3, #4]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d00f      	beq.n	800c5de <osSemaphoreCreate+0x32>
    if (count == 1) {
 800c5be:	683b      	ldr	r3, [r7, #0]
 800c5c0:	2b01      	cmp	r3, #1
 800c5c2:	d10a      	bne.n	800c5da <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	685b      	ldr	r3, [r3, #4]
 800c5c8:	2203      	movs	r2, #3
 800c5ca:	9200      	str	r2, [sp, #0]
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	2100      	movs	r1, #0
 800c5d0:	2001      	movs	r0, #1
 800c5d2:	f000 f9f9 	bl	800c9c8 <xQueueGenericCreateStatic>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	e016      	b.n	800c608 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800c5da:	2300      	movs	r3, #0
 800c5dc:	e014      	b.n	800c608 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800c5de:	683b      	ldr	r3, [r7, #0]
 800c5e0:	2b01      	cmp	r3, #1
 800c5e2:	d110      	bne.n	800c606 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800c5e4:	2203      	movs	r2, #3
 800c5e6:	2100      	movs	r1, #0
 800c5e8:	2001      	movs	r0, #1
 800c5ea:	f000 fa65 	bl	800cab8 <xQueueGenericCreate>
 800c5ee:	60f8      	str	r0, [r7, #12]
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d005      	beq.n	800c602 <osSemaphoreCreate+0x56>
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	2100      	movs	r1, #0
 800c5fc:	68f8      	ldr	r0, [r7, #12]
 800c5fe:	f000 fab5 	bl	800cb6c <xQueueGenericSend>
      return sema;
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	e000      	b.n	800c608 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800c606:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800c608:	4618      	mov	r0, r3
 800c60a:	3710      	adds	r7, #16
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}

0800c610 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800c610:	b580      	push	{r7, lr}
 800c612:	b084      	sub	sp, #16
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
 800c618:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800c61a:	2300      	movs	r3, #0
 800c61c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	2b00      	cmp	r3, #0
 800c622:	d101      	bne.n	800c628 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800c624:	2380      	movs	r3, #128	; 0x80
 800c626:	e03a      	b.n	800c69e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800c628:	2300      	movs	r3, #0
 800c62a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800c62c:	683b      	ldr	r3, [r7, #0]
 800c62e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c632:	d103      	bne.n	800c63c <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800c634:	f04f 33ff 	mov.w	r3, #4294967295
 800c638:	60fb      	str	r3, [r7, #12]
 800c63a:	e009      	b.n	800c650 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d006      	beq.n	800c650 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d101      	bne.n	800c650 <osSemaphoreWait+0x40>
      ticks = 1;
 800c64c:	2301      	movs	r3, #1
 800c64e:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800c650:	f7ff ff33 	bl	800c4ba <inHandlerMode>
 800c654:	4603      	mov	r3, r0
 800c656:	2b00      	cmp	r3, #0
 800c658:	d017      	beq.n	800c68a <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800c65a:	f107 0308 	add.w	r3, r7, #8
 800c65e:	461a      	mov	r2, r3
 800c660:	2100      	movs	r1, #0
 800c662:	6878      	ldr	r0, [r7, #4]
 800c664:	f000 fd1a 	bl	800d09c <xQueueReceiveFromISR>
 800c668:	4603      	mov	r3, r0
 800c66a:	2b01      	cmp	r3, #1
 800c66c:	d001      	beq.n	800c672 <osSemaphoreWait+0x62>
      return osErrorOS;
 800c66e:	23ff      	movs	r3, #255	; 0xff
 800c670:	e015      	b.n	800c69e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800c672:	68bb      	ldr	r3, [r7, #8]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d011      	beq.n	800c69c <osSemaphoreWait+0x8c>
 800c678:	4b0b      	ldr	r3, [pc, #44]	; (800c6a8 <osSemaphoreWait+0x98>)
 800c67a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c67e:	601a      	str	r2, [r3, #0]
 800c680:	f3bf 8f4f 	dsb	sy
 800c684:	f3bf 8f6f 	isb	sy
 800c688:	e008      	b.n	800c69c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800c68a:	68f9      	ldr	r1, [r7, #12]
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f000 fbf9 	bl	800ce84 <xQueueSemaphoreTake>
 800c692:	4603      	mov	r3, r0
 800c694:	2b01      	cmp	r3, #1
 800c696:	d001      	beq.n	800c69c <osSemaphoreWait+0x8c>
    return osErrorOS;
 800c698:	23ff      	movs	r3, #255	; 0xff
 800c69a:	e000      	b.n	800c69e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800c69c:	2300      	movs	r3, #0
}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3710      	adds	r7, #16
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	e000ed04 	.word	0xe000ed04

0800c6ac <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b084      	sub	sp, #16
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800c6b8:	2300      	movs	r3, #0
 800c6ba:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800c6bc:	f7ff fefd 	bl	800c4ba <inHandlerMode>
 800c6c0:	4603      	mov	r3, r0
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d016      	beq.n	800c6f4 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800c6c6:	f107 0308 	add.w	r3, r7, #8
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	6878      	ldr	r0, [r7, #4]
 800c6ce:	f000 fb4b 	bl	800cd68 <xQueueGiveFromISR>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d001      	beq.n	800c6dc <osSemaphoreRelease+0x30>
      return osErrorOS;
 800c6d8:	23ff      	movs	r3, #255	; 0xff
 800c6da:	e017      	b.n	800c70c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800c6dc:	68bb      	ldr	r3, [r7, #8]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d013      	beq.n	800c70a <osSemaphoreRelease+0x5e>
 800c6e2:	4b0c      	ldr	r3, [pc, #48]	; (800c714 <osSemaphoreRelease+0x68>)
 800c6e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6e8:	601a      	str	r2, [r3, #0]
 800c6ea:	f3bf 8f4f 	dsb	sy
 800c6ee:	f3bf 8f6f 	isb	sy
 800c6f2:	e00a      	b.n	800c70a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	2200      	movs	r2, #0
 800c6f8:	2100      	movs	r1, #0
 800c6fa:	6878      	ldr	r0, [r7, #4]
 800c6fc:	f000 fa36 	bl	800cb6c <xQueueGenericSend>
 800c700:	4603      	mov	r3, r0
 800c702:	2b01      	cmp	r3, #1
 800c704:	d001      	beq.n	800c70a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800c706:	23ff      	movs	r3, #255	; 0xff
 800c708:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800c70a:	68fb      	ldr	r3, [r7, #12]
}
 800c70c:	4618      	mov	r0, r3
 800c70e:	3710      	adds	r7, #16
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}
 800c714:	e000ed04 	.word	0xe000ed04

0800c718 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b082      	sub	sp, #8
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800c720:	f7ff fecb 	bl	800c4ba <inHandlerMode>
 800c724:	4603      	mov	r3, r0
 800c726:	2b00      	cmp	r3, #0
 800c728:	d001      	beq.n	800c72e <osSemaphoreDelete+0x16>
    return osErrorISR;
 800c72a:	2382      	movs	r3, #130	; 0x82
 800c72c:	e003      	b.n	800c736 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800c72e:	6878      	ldr	r0, [r7, #4]
 800c730:	f000 fd34 	bl	800d19c <vQueueDelete>

  return osOK; 
 800c734:	2300      	movs	r3, #0
}
 800c736:	4618      	mov	r0, r3
 800c738:	3708      	adds	r7, #8
 800c73a:	46bd      	mov	sp, r7
 800c73c:	bd80      	pop	{r7, pc}

0800c73e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800c73e:	b590      	push	{r4, r7, lr}
 800c740:	b085      	sub	sp, #20
 800c742:	af02      	add	r7, sp, #8
 800c744:	6078      	str	r0, [r7, #4]
 800c746:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	689b      	ldr	r3, [r3, #8]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d011      	beq.n	800c774 <osMessageCreate+0x36>
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	68db      	ldr	r3, [r3, #12]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d00d      	beq.n	800c774 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	6818      	ldr	r0, [r3, #0]
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	6859      	ldr	r1, [r3, #4]
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	689a      	ldr	r2, [r3, #8]
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	68db      	ldr	r3, [r3, #12]
 800c768:	2400      	movs	r4, #0
 800c76a:	9400      	str	r4, [sp, #0]
 800c76c:	f000 f92c 	bl	800c9c8 <xQueueGenericCreateStatic>
 800c770:	4603      	mov	r3, r0
 800c772:	e008      	b.n	800c786 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6818      	ldr	r0, [r3, #0]
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	685b      	ldr	r3, [r3, #4]
 800c77c:	2200      	movs	r2, #0
 800c77e:	4619      	mov	r1, r3
 800c780:	f000 f99a 	bl	800cab8 <xQueueGenericCreate>
 800c784:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800c786:	4618      	mov	r0, r3
 800c788:	370c      	adds	r7, #12
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd90      	pop	{r4, r7, pc}

0800c78e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c78e:	b480      	push	{r7}
 800c790:	b083      	sub	sp, #12
 800c792:	af00      	add	r7, sp, #0
 800c794:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	f103 0208 	add.w	r2, r3, #8
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f04f 32ff 	mov.w	r2, #4294967295
 800c7a6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	f103 0208 	add.w	r2, r3, #8
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f103 0208 	add.w	r2, r3, #8
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	2200      	movs	r2, #0
 800c7c0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c7c2:	bf00      	nop
 800c7c4:	370c      	adds	r7, #12
 800c7c6:	46bd      	mov	sp, r7
 800c7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7cc:	4770      	bx	lr

0800c7ce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c7ce:	b480      	push	{r7}
 800c7d0:	b083      	sub	sp, #12
 800c7d2:	af00      	add	r7, sp, #0
 800c7d4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	2200      	movs	r2, #0
 800c7da:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c7dc:	bf00      	nop
 800c7de:	370c      	adds	r7, #12
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e6:	4770      	bx	lr

0800c7e8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c7e8:	b480      	push	{r7}
 800c7ea:	b085      	sub	sp, #20
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
 800c7f0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	685b      	ldr	r3, [r3, #4]
 800c7f6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c7f8:	683b      	ldr	r3, [r7, #0]
 800c7fa:	68fa      	ldr	r2, [r7, #12]
 800c7fc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	689a      	ldr	r2, [r3, #8]
 800c802:	683b      	ldr	r3, [r7, #0]
 800c804:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	689b      	ldr	r3, [r3, #8]
 800c80a:	683a      	ldr	r2, [r7, #0]
 800c80c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	683a      	ldr	r2, [r7, #0]
 800c812:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	687a      	ldr	r2, [r7, #4]
 800c818:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	1c5a      	adds	r2, r3, #1
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	601a      	str	r2, [r3, #0]
}
 800c824:	bf00      	nop
 800c826:	3714      	adds	r7, #20
 800c828:	46bd      	mov	sp, r7
 800c82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82e:	4770      	bx	lr

0800c830 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c830:	b480      	push	{r7}
 800c832:	b085      	sub	sp, #20
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
 800c838:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c846:	d103      	bne.n	800c850 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	691b      	ldr	r3, [r3, #16]
 800c84c:	60fb      	str	r3, [r7, #12]
 800c84e:	e00c      	b.n	800c86a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	3308      	adds	r3, #8
 800c854:	60fb      	str	r3, [r7, #12]
 800c856:	e002      	b.n	800c85e <vListInsert+0x2e>
 800c858:	68fb      	ldr	r3, [r7, #12]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	60fb      	str	r3, [r7, #12]
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	685b      	ldr	r3, [r3, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	68ba      	ldr	r2, [r7, #8]
 800c866:	429a      	cmp	r2, r3
 800c868:	d2f6      	bcs.n	800c858 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	685a      	ldr	r2, [r3, #4]
 800c86e:	683b      	ldr	r3, [r7, #0]
 800c870:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c872:	683b      	ldr	r3, [r7, #0]
 800c874:	685b      	ldr	r3, [r3, #4]
 800c876:	683a      	ldr	r2, [r7, #0]
 800c878:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	68fa      	ldr	r2, [r7, #12]
 800c87e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c880:	68fb      	ldr	r3, [r7, #12]
 800c882:	683a      	ldr	r2, [r7, #0]
 800c884:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	687a      	ldr	r2, [r7, #4]
 800c88a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	1c5a      	adds	r2, r3, #1
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	601a      	str	r2, [r3, #0]
}
 800c896:	bf00      	nop
 800c898:	3714      	adds	r7, #20
 800c89a:	46bd      	mov	sp, r7
 800c89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a0:	4770      	bx	lr

0800c8a2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c8a2:	b480      	push	{r7}
 800c8a4:	b085      	sub	sp, #20
 800c8a6:	af00      	add	r7, sp, #0
 800c8a8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	691b      	ldr	r3, [r3, #16]
 800c8ae:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	685b      	ldr	r3, [r3, #4]
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	6892      	ldr	r2, [r2, #8]
 800c8b8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	689b      	ldr	r3, [r3, #8]
 800c8be:	687a      	ldr	r2, [r7, #4]
 800c8c0:	6852      	ldr	r2, [r2, #4]
 800c8c2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	685b      	ldr	r3, [r3, #4]
 800c8c8:	687a      	ldr	r2, [r7, #4]
 800c8ca:	429a      	cmp	r2, r3
 800c8cc:	d103      	bne.n	800c8d6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	689a      	ldr	r2, [r3, #8]
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	2200      	movs	r2, #0
 800c8da:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	1e5a      	subs	r2, r3, #1
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
}
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	3714      	adds	r7, #20
 800c8ee:	46bd      	mov	sp, r7
 800c8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f4:	4770      	bx	lr
	...

0800c8f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b084      	sub	sp, #16
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
 800c900:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d10a      	bne.n	800c922 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c910:	f383 8811 	msr	BASEPRI, r3
 800c914:	f3bf 8f6f 	isb	sy
 800c918:	f3bf 8f4f 	dsb	sy
 800c91c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c91e:	bf00      	nop
 800c920:	e7fe      	b.n	800c920 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c922:	f001 feef 	bl	800e704 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	681a      	ldr	r2, [r3, #0]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c92e:	68f9      	ldr	r1, [r7, #12]
 800c930:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c932:	fb01 f303 	mul.w	r3, r1, r3
 800c936:	441a      	add	r2, r3
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	2200      	movs	r2, #0
 800c940:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681a      	ldr	r2, [r3, #0]
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681a      	ldr	r2, [r3, #0]
 800c94e:	68fb      	ldr	r3, [r7, #12]
 800c950:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c952:	3b01      	subs	r3, #1
 800c954:	68f9      	ldr	r1, [r7, #12]
 800c956:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c958:	fb01 f303 	mul.w	r3, r1, r3
 800c95c:	441a      	add	r2, r3
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	22ff      	movs	r2, #255	; 0xff
 800c966:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	22ff      	movs	r2, #255	; 0xff
 800c96e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d114      	bne.n	800c9a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c978:	68fb      	ldr	r3, [r7, #12]
 800c97a:	691b      	ldr	r3, [r3, #16]
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d01a      	beq.n	800c9b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	3310      	adds	r3, #16
 800c984:	4618      	mov	r0, r3
 800c986:	f001 f9af 	bl	800dce8 <xTaskRemoveFromEventList>
 800c98a:	4603      	mov	r3, r0
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d012      	beq.n	800c9b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c990:	4b0c      	ldr	r3, [pc, #48]	; (800c9c4 <xQueueGenericReset+0xcc>)
 800c992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c996:	601a      	str	r2, [r3, #0]
 800c998:	f3bf 8f4f 	dsb	sy
 800c99c:	f3bf 8f6f 	isb	sy
 800c9a0:	e009      	b.n	800c9b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	3310      	adds	r3, #16
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f7ff fef1 	bl	800c78e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	3324      	adds	r3, #36	; 0x24
 800c9b0:	4618      	mov	r0, r3
 800c9b2:	f7ff feec 	bl	800c78e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c9b6:	f001 fed5 	bl	800e764 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c9ba:	2301      	movs	r3, #1
}
 800c9bc:	4618      	mov	r0, r3
 800c9be:	3710      	adds	r7, #16
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}
 800c9c4:	e000ed04 	.word	0xe000ed04

0800c9c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b08e      	sub	sp, #56	; 0x38
 800c9cc:	af02      	add	r7, sp, #8
 800c9ce:	60f8      	str	r0, [r7, #12]
 800c9d0:	60b9      	str	r1, [r7, #8]
 800c9d2:	607a      	str	r2, [r7, #4]
 800c9d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d10a      	bne.n	800c9f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800c9dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e0:	f383 8811 	msr	BASEPRI, r3
 800c9e4:	f3bf 8f6f 	isb	sy
 800c9e8:	f3bf 8f4f 	dsb	sy
 800c9ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c9ee:	bf00      	nop
 800c9f0:	e7fe      	b.n	800c9f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	2b00      	cmp	r3, #0
 800c9f6:	d10a      	bne.n	800ca0e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800c9f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9fc:	f383 8811 	msr	BASEPRI, r3
 800ca00:	f3bf 8f6f 	isb	sy
 800ca04:	f3bf 8f4f 	dsb	sy
 800ca08:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ca0a:	bf00      	nop
 800ca0c:	e7fe      	b.n	800ca0c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d002      	beq.n	800ca1a <xQueueGenericCreateStatic+0x52>
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d001      	beq.n	800ca1e <xQueueGenericCreateStatic+0x56>
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	e000      	b.n	800ca20 <xQueueGenericCreateStatic+0x58>
 800ca1e:	2300      	movs	r3, #0
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d10a      	bne.n	800ca3a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ca24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca28:	f383 8811 	msr	BASEPRI, r3
 800ca2c:	f3bf 8f6f 	isb	sy
 800ca30:	f3bf 8f4f 	dsb	sy
 800ca34:	623b      	str	r3, [r7, #32]
}
 800ca36:	bf00      	nop
 800ca38:	e7fe      	b.n	800ca38 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d102      	bne.n	800ca46 <xQueueGenericCreateStatic+0x7e>
 800ca40:	68bb      	ldr	r3, [r7, #8]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d101      	bne.n	800ca4a <xQueueGenericCreateStatic+0x82>
 800ca46:	2301      	movs	r3, #1
 800ca48:	e000      	b.n	800ca4c <xQueueGenericCreateStatic+0x84>
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	2b00      	cmp	r3, #0
 800ca4e:	d10a      	bne.n	800ca66 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ca50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca54:	f383 8811 	msr	BASEPRI, r3
 800ca58:	f3bf 8f6f 	isb	sy
 800ca5c:	f3bf 8f4f 	dsb	sy
 800ca60:	61fb      	str	r3, [r7, #28]
}
 800ca62:	bf00      	nop
 800ca64:	e7fe      	b.n	800ca64 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ca66:	2348      	movs	r3, #72	; 0x48
 800ca68:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ca6a:	697b      	ldr	r3, [r7, #20]
 800ca6c:	2b48      	cmp	r3, #72	; 0x48
 800ca6e:	d00a      	beq.n	800ca86 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ca70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca74:	f383 8811 	msr	BASEPRI, r3
 800ca78:	f3bf 8f6f 	isb	sy
 800ca7c:	f3bf 8f4f 	dsb	sy
 800ca80:	61bb      	str	r3, [r7, #24]
}
 800ca82:	bf00      	nop
 800ca84:	e7fe      	b.n	800ca84 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ca86:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ca88:	683b      	ldr	r3, [r7, #0]
 800ca8a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ca8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d00d      	beq.n	800caae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ca92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca94:	2201      	movs	r2, #1
 800ca96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ca9a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ca9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caa0:	9300      	str	r3, [sp, #0]
 800caa2:	4613      	mov	r3, r2
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	68b9      	ldr	r1, [r7, #8]
 800caa8:	68f8      	ldr	r0, [r7, #12]
 800caaa:	f000 f83f 	bl	800cb2c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800caae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3730      	adds	r7, #48	; 0x30
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}

0800cab8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b08a      	sub	sp, #40	; 0x28
 800cabc:	af02      	add	r7, sp, #8
 800cabe:	60f8      	str	r0, [r7, #12]
 800cac0:	60b9      	str	r1, [r7, #8]
 800cac2:	4613      	mov	r3, r2
 800cac4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d10a      	bne.n	800cae2 <xQueueGenericCreate+0x2a>
	__asm volatile
 800cacc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cad0:	f383 8811 	msr	BASEPRI, r3
 800cad4:	f3bf 8f6f 	isb	sy
 800cad8:	f3bf 8f4f 	dsb	sy
 800cadc:	613b      	str	r3, [r7, #16]
}
 800cade:	bf00      	nop
 800cae0:	e7fe      	b.n	800cae0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	68ba      	ldr	r2, [r7, #8]
 800cae6:	fb02 f303 	mul.w	r3, r2, r3
 800caea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800caec:	69fb      	ldr	r3, [r7, #28]
 800caee:	3348      	adds	r3, #72	; 0x48
 800caf0:	4618      	mov	r0, r3
 800caf2:	f001 ff29 	bl	800e948 <pvPortMalloc>
 800caf6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800caf8:	69bb      	ldr	r3, [r7, #24]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d011      	beq.n	800cb22 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cafe:	69bb      	ldr	r3, [r7, #24]
 800cb00:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cb02:	697b      	ldr	r3, [r7, #20]
 800cb04:	3348      	adds	r3, #72	; 0x48
 800cb06:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cb08:	69bb      	ldr	r3, [r7, #24]
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cb10:	79fa      	ldrb	r2, [r7, #7]
 800cb12:	69bb      	ldr	r3, [r7, #24]
 800cb14:	9300      	str	r3, [sp, #0]
 800cb16:	4613      	mov	r3, r2
 800cb18:	697a      	ldr	r2, [r7, #20]
 800cb1a:	68b9      	ldr	r1, [r7, #8]
 800cb1c:	68f8      	ldr	r0, [r7, #12]
 800cb1e:	f000 f805 	bl	800cb2c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cb22:	69bb      	ldr	r3, [r7, #24]
	}
 800cb24:	4618      	mov	r0, r3
 800cb26:	3720      	adds	r7, #32
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	bd80      	pop	{r7, pc}

0800cb2c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cb2c:	b580      	push	{r7, lr}
 800cb2e:	b084      	sub	sp, #16
 800cb30:	af00      	add	r7, sp, #0
 800cb32:	60f8      	str	r0, [r7, #12]
 800cb34:	60b9      	str	r1, [r7, #8]
 800cb36:	607a      	str	r2, [r7, #4]
 800cb38:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cb3a:	68bb      	ldr	r3, [r7, #8]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d103      	bne.n	800cb48 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cb40:	69bb      	ldr	r3, [r7, #24]
 800cb42:	69ba      	ldr	r2, [r7, #24]
 800cb44:	601a      	str	r2, [r3, #0]
 800cb46:	e002      	b.n	800cb4e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cb48:	69bb      	ldr	r3, [r7, #24]
 800cb4a:	687a      	ldr	r2, [r7, #4]
 800cb4c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cb4e:	69bb      	ldr	r3, [r7, #24]
 800cb50:	68fa      	ldr	r2, [r7, #12]
 800cb52:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cb54:	69bb      	ldr	r3, [r7, #24]
 800cb56:	68ba      	ldr	r2, [r7, #8]
 800cb58:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cb5a:	2101      	movs	r1, #1
 800cb5c:	69b8      	ldr	r0, [r7, #24]
 800cb5e:	f7ff fecb 	bl	800c8f8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cb62:	bf00      	nop
 800cb64:	3710      	adds	r7, #16
 800cb66:	46bd      	mov	sp, r7
 800cb68:	bd80      	pop	{r7, pc}
	...

0800cb6c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b08e      	sub	sp, #56	; 0x38
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	60f8      	str	r0, [r7, #12]
 800cb74:	60b9      	str	r1, [r7, #8]
 800cb76:	607a      	str	r2, [r7, #4]
 800cb78:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cb82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d10a      	bne.n	800cb9e <xQueueGenericSend+0x32>
	__asm volatile
 800cb88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb8c:	f383 8811 	msr	BASEPRI, r3
 800cb90:	f3bf 8f6f 	isb	sy
 800cb94:	f3bf 8f4f 	dsb	sy
 800cb98:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cb9a:	bf00      	nop
 800cb9c:	e7fe      	b.n	800cb9c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cb9e:	68bb      	ldr	r3, [r7, #8]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d103      	bne.n	800cbac <xQueueGenericSend+0x40>
 800cba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d101      	bne.n	800cbb0 <xQueueGenericSend+0x44>
 800cbac:	2301      	movs	r3, #1
 800cbae:	e000      	b.n	800cbb2 <xQueueGenericSend+0x46>
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d10a      	bne.n	800cbcc <xQueueGenericSend+0x60>
	__asm volatile
 800cbb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbba:	f383 8811 	msr	BASEPRI, r3
 800cbbe:	f3bf 8f6f 	isb	sy
 800cbc2:	f3bf 8f4f 	dsb	sy
 800cbc6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cbc8:	bf00      	nop
 800cbca:	e7fe      	b.n	800cbca <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	2b02      	cmp	r3, #2
 800cbd0:	d103      	bne.n	800cbda <xQueueGenericSend+0x6e>
 800cbd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cbd6:	2b01      	cmp	r3, #1
 800cbd8:	d101      	bne.n	800cbde <xQueueGenericSend+0x72>
 800cbda:	2301      	movs	r3, #1
 800cbdc:	e000      	b.n	800cbe0 <xQueueGenericSend+0x74>
 800cbde:	2300      	movs	r3, #0
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d10a      	bne.n	800cbfa <xQueueGenericSend+0x8e>
	__asm volatile
 800cbe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbe8:	f383 8811 	msr	BASEPRI, r3
 800cbec:	f3bf 8f6f 	isb	sy
 800cbf0:	f3bf 8f4f 	dsb	sy
 800cbf4:	623b      	str	r3, [r7, #32]
}
 800cbf6:	bf00      	nop
 800cbf8:	e7fe      	b.n	800cbf8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cbfa:	f001 fa35 	bl	800e068 <xTaskGetSchedulerState>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d102      	bne.n	800cc0a <xQueueGenericSend+0x9e>
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	d101      	bne.n	800cc0e <xQueueGenericSend+0xa2>
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	e000      	b.n	800cc10 <xQueueGenericSend+0xa4>
 800cc0e:	2300      	movs	r3, #0
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d10a      	bne.n	800cc2a <xQueueGenericSend+0xbe>
	__asm volatile
 800cc14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc18:	f383 8811 	msr	BASEPRI, r3
 800cc1c:	f3bf 8f6f 	isb	sy
 800cc20:	f3bf 8f4f 	dsb	sy
 800cc24:	61fb      	str	r3, [r7, #28]
}
 800cc26:	bf00      	nop
 800cc28:	e7fe      	b.n	800cc28 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cc2a:	f001 fd6b 	bl	800e704 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cc2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc36:	429a      	cmp	r2, r3
 800cc38:	d302      	bcc.n	800cc40 <xQueueGenericSend+0xd4>
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	2b02      	cmp	r3, #2
 800cc3e:	d129      	bne.n	800cc94 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cc40:	683a      	ldr	r2, [r7, #0]
 800cc42:	68b9      	ldr	r1, [r7, #8]
 800cc44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cc46:	f000 fae4 	bl	800d212 <prvCopyDataToQueue>
 800cc4a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d010      	beq.n	800cc76 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc56:	3324      	adds	r3, #36	; 0x24
 800cc58:	4618      	mov	r0, r3
 800cc5a:	f001 f845 	bl	800dce8 <xTaskRemoveFromEventList>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d013      	beq.n	800cc8c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cc64:	4b3f      	ldr	r3, [pc, #252]	; (800cd64 <xQueueGenericSend+0x1f8>)
 800cc66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc6a:	601a      	str	r2, [r3, #0]
 800cc6c:	f3bf 8f4f 	dsb	sy
 800cc70:	f3bf 8f6f 	isb	sy
 800cc74:	e00a      	b.n	800cc8c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cc76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d007      	beq.n	800cc8c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cc7c:	4b39      	ldr	r3, [pc, #228]	; (800cd64 <xQueueGenericSend+0x1f8>)
 800cc7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc82:	601a      	str	r2, [r3, #0]
 800cc84:	f3bf 8f4f 	dsb	sy
 800cc88:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cc8c:	f001 fd6a 	bl	800e764 <vPortExitCritical>
				return pdPASS;
 800cc90:	2301      	movs	r3, #1
 800cc92:	e063      	b.n	800cd5c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d103      	bne.n	800cca2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cc9a:	f001 fd63 	bl	800e764 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	e05c      	b.n	800cd5c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d106      	bne.n	800ccb6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cca8:	f107 0314 	add.w	r3, r7, #20
 800ccac:	4618      	mov	r0, r3
 800ccae:	f001 f87d 	bl	800ddac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ccb2:	2301      	movs	r3, #1
 800ccb4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ccb6:	f001 fd55 	bl	800e764 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ccba:	f000 fe2d 	bl	800d918 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ccbe:	f001 fd21 	bl	800e704 <vPortEnterCritical>
 800ccc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccc4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ccc8:	b25b      	sxtb	r3, r3
 800ccca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccce:	d103      	bne.n	800ccd8 <xQueueGenericSend+0x16c>
 800ccd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ccd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ccde:	b25b      	sxtb	r3, r3
 800cce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cce4:	d103      	bne.n	800ccee <xQueueGenericSend+0x182>
 800cce6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cce8:	2200      	movs	r2, #0
 800ccea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ccee:	f001 fd39 	bl	800e764 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ccf2:	1d3a      	adds	r2, r7, #4
 800ccf4:	f107 0314 	add.w	r3, r7, #20
 800ccf8:	4611      	mov	r1, r2
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f001 f86c 	bl	800ddd8 <xTaskCheckForTimeOut>
 800cd00:	4603      	mov	r3, r0
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	d124      	bne.n	800cd50 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cd06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd08:	f000 fb7b 	bl	800d402 <prvIsQueueFull>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d018      	beq.n	800cd44 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cd12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd14:	3310      	adds	r3, #16
 800cd16:	687a      	ldr	r2, [r7, #4]
 800cd18:	4611      	mov	r1, r2
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f000 ffc0 	bl	800dca0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cd20:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd22:	f000 fb06 	bl	800d332 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cd26:	f000 fe05 	bl	800d934 <xTaskResumeAll>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	f47f af7c 	bne.w	800cc2a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800cd32:	4b0c      	ldr	r3, [pc, #48]	; (800cd64 <xQueueGenericSend+0x1f8>)
 800cd34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd38:	601a      	str	r2, [r3, #0]
 800cd3a:	f3bf 8f4f 	dsb	sy
 800cd3e:	f3bf 8f6f 	isb	sy
 800cd42:	e772      	b.n	800cc2a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cd44:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd46:	f000 faf4 	bl	800d332 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cd4a:	f000 fdf3 	bl	800d934 <xTaskResumeAll>
 800cd4e:	e76c      	b.n	800cc2a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cd50:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd52:	f000 faee 	bl	800d332 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cd56:	f000 fded 	bl	800d934 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cd5a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	3738      	adds	r7, #56	; 0x38
 800cd60:	46bd      	mov	sp, r7
 800cd62:	bd80      	pop	{r7, pc}
 800cd64:	e000ed04 	.word	0xe000ed04

0800cd68 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b08e      	sub	sp, #56	; 0x38
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
 800cd70:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800cd76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d10a      	bne.n	800cd92 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800cd7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd80:	f383 8811 	msr	BASEPRI, r3
 800cd84:	f3bf 8f6f 	isb	sy
 800cd88:	f3bf 8f4f 	dsb	sy
 800cd8c:	623b      	str	r3, [r7, #32]
}
 800cd8e:	bf00      	nop
 800cd90:	e7fe      	b.n	800cd90 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800cd92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d00a      	beq.n	800cdb0 <xQueueGiveFromISR+0x48>
	__asm volatile
 800cd9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd9e:	f383 8811 	msr	BASEPRI, r3
 800cda2:	f3bf 8f6f 	isb	sy
 800cda6:	f3bf 8f4f 	dsb	sy
 800cdaa:	61fb      	str	r3, [r7, #28]
}
 800cdac:	bf00      	nop
 800cdae:	e7fe      	b.n	800cdae <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800cdb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d103      	bne.n	800cdc0 <xQueueGiveFromISR+0x58>
 800cdb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdba:	689b      	ldr	r3, [r3, #8]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d101      	bne.n	800cdc4 <xQueueGiveFromISR+0x5c>
 800cdc0:	2301      	movs	r3, #1
 800cdc2:	e000      	b.n	800cdc6 <xQueueGiveFromISR+0x5e>
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d10a      	bne.n	800cde0 <xQueueGiveFromISR+0x78>
	__asm volatile
 800cdca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdce:	f383 8811 	msr	BASEPRI, r3
 800cdd2:	f3bf 8f6f 	isb	sy
 800cdd6:	f3bf 8f4f 	dsb	sy
 800cdda:	61bb      	str	r3, [r7, #24]
}
 800cddc:	bf00      	nop
 800cdde:	e7fe      	b.n	800cdde <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cde0:	f001 fd72 	bl	800e8c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cde4:	f3ef 8211 	mrs	r2, BASEPRI
 800cde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdec:	f383 8811 	msr	BASEPRI, r3
 800cdf0:	f3bf 8f6f 	isb	sy
 800cdf4:	f3bf 8f4f 	dsb	sy
 800cdf8:	617a      	str	r2, [r7, #20]
 800cdfa:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cdfc:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cdfe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ce00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce04:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ce06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce0c:	429a      	cmp	r2, r3
 800ce0e:	d22b      	bcs.n	800ce68 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ce10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce12:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ce16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ce1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce1c:	1c5a      	adds	r2, r3, #1
 800ce1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce20:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ce22:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ce26:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce2a:	d112      	bne.n	800ce52 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ce2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d016      	beq.n	800ce62 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ce34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce36:	3324      	adds	r3, #36	; 0x24
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f000 ff55 	bl	800dce8 <xTaskRemoveFromEventList>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d00e      	beq.n	800ce62 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d00b      	beq.n	800ce62 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ce4a:	683b      	ldr	r3, [r7, #0]
 800ce4c:	2201      	movs	r2, #1
 800ce4e:	601a      	str	r2, [r3, #0]
 800ce50:	e007      	b.n	800ce62 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ce52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ce56:	3301      	adds	r3, #1
 800ce58:	b2db      	uxtb	r3, r3
 800ce5a:	b25a      	sxtb	r2, r3
 800ce5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ce62:	2301      	movs	r3, #1
 800ce64:	637b      	str	r3, [r7, #52]	; 0x34
 800ce66:	e001      	b.n	800ce6c <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	637b      	str	r3, [r7, #52]	; 0x34
 800ce6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce6e:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ce76:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ce78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	3738      	adds	r7, #56	; 0x38
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}
	...

0800ce84 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b08e      	sub	sp, #56	; 0x38
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
 800ce8c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ce8e:	2300      	movs	r3, #0
 800ce90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ce96:	2300      	movs	r3, #0
 800ce98:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ce9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d10a      	bne.n	800ceb6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800cea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cea4:	f383 8811 	msr	BASEPRI, r3
 800cea8:	f3bf 8f6f 	isb	sy
 800ceac:	f3bf 8f4f 	dsb	sy
 800ceb0:	623b      	str	r3, [r7, #32]
}
 800ceb2:	bf00      	nop
 800ceb4:	e7fe      	b.n	800ceb4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ceb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d00a      	beq.n	800ced4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800cebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cec2:	f383 8811 	msr	BASEPRI, r3
 800cec6:	f3bf 8f6f 	isb	sy
 800ceca:	f3bf 8f4f 	dsb	sy
 800cece:	61fb      	str	r3, [r7, #28]
}
 800ced0:	bf00      	nop
 800ced2:	e7fe      	b.n	800ced2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ced4:	f001 f8c8 	bl	800e068 <xTaskGetSchedulerState>
 800ced8:	4603      	mov	r3, r0
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d102      	bne.n	800cee4 <xQueueSemaphoreTake+0x60>
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d101      	bne.n	800cee8 <xQueueSemaphoreTake+0x64>
 800cee4:	2301      	movs	r3, #1
 800cee6:	e000      	b.n	800ceea <xQueueSemaphoreTake+0x66>
 800cee8:	2300      	movs	r3, #0
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d10a      	bne.n	800cf04 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ceee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cef2:	f383 8811 	msr	BASEPRI, r3
 800cef6:	f3bf 8f6f 	isb	sy
 800cefa:	f3bf 8f4f 	dsb	sy
 800cefe:	61bb      	str	r3, [r7, #24]
}
 800cf00:	bf00      	nop
 800cf02:	e7fe      	b.n	800cf02 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cf04:	f001 fbfe 	bl	800e704 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800cf08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf0c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800cf0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d024      	beq.n	800cf5e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800cf14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf16:	1e5a      	subs	r2, r3, #1
 800cf18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf1a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cf1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	2b00      	cmp	r3, #0
 800cf22:	d104      	bne.n	800cf2e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800cf24:	f001 fa48 	bl	800e3b8 <pvTaskIncrementMutexHeldCount>
 800cf28:	4602      	mov	r2, r0
 800cf2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf2c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf30:	691b      	ldr	r3, [r3, #16]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d00f      	beq.n	800cf56 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf38:	3310      	adds	r3, #16
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f000 fed4 	bl	800dce8 <xTaskRemoveFromEventList>
 800cf40:	4603      	mov	r3, r0
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d007      	beq.n	800cf56 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cf46:	4b54      	ldr	r3, [pc, #336]	; (800d098 <xQueueSemaphoreTake+0x214>)
 800cf48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf4c:	601a      	str	r2, [r3, #0]
 800cf4e:	f3bf 8f4f 	dsb	sy
 800cf52:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cf56:	f001 fc05 	bl	800e764 <vPortExitCritical>
				return pdPASS;
 800cf5a:	2301      	movs	r3, #1
 800cf5c:	e097      	b.n	800d08e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d111      	bne.n	800cf88 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800cf64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d00a      	beq.n	800cf80 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800cf6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf6e:	f383 8811 	msr	BASEPRI, r3
 800cf72:	f3bf 8f6f 	isb	sy
 800cf76:	f3bf 8f4f 	dsb	sy
 800cf7a:	617b      	str	r3, [r7, #20]
}
 800cf7c:	bf00      	nop
 800cf7e:	e7fe      	b.n	800cf7e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800cf80:	f001 fbf0 	bl	800e764 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cf84:	2300      	movs	r3, #0
 800cf86:	e082      	b.n	800d08e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cf88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d106      	bne.n	800cf9c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cf8e:	f107 030c 	add.w	r3, r7, #12
 800cf92:	4618      	mov	r0, r3
 800cf94:	f000 ff0a 	bl	800ddac <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cf98:	2301      	movs	r3, #1
 800cf9a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cf9c:	f001 fbe2 	bl	800e764 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cfa0:	f000 fcba 	bl	800d918 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cfa4:	f001 fbae 	bl	800e704 <vPortEnterCritical>
 800cfa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfaa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cfae:	b25b      	sxtb	r3, r3
 800cfb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfb4:	d103      	bne.n	800cfbe <xQueueSemaphoreTake+0x13a>
 800cfb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfb8:	2200      	movs	r2, #0
 800cfba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cfbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cfc4:	b25b      	sxtb	r3, r3
 800cfc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfca:	d103      	bne.n	800cfd4 <xQueueSemaphoreTake+0x150>
 800cfcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cfce:	2200      	movs	r2, #0
 800cfd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cfd4:	f001 fbc6 	bl	800e764 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cfd8:	463a      	mov	r2, r7
 800cfda:	f107 030c 	add.w	r3, r7, #12
 800cfde:	4611      	mov	r1, r2
 800cfe0:	4618      	mov	r0, r3
 800cfe2:	f000 fef9 	bl	800ddd8 <xTaskCheckForTimeOut>
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d132      	bne.n	800d052 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cfec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cfee:	f000 f9f2 	bl	800d3d6 <prvIsQueueEmpty>
 800cff2:	4603      	mov	r3, r0
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d026      	beq.n	800d046 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d109      	bne.n	800d014 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800d000:	f001 fb80 	bl	800e704 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d006:	689b      	ldr	r3, [r3, #8]
 800d008:	4618      	mov	r0, r3
 800d00a:	f001 f84b 	bl	800e0a4 <xTaskPriorityInherit>
 800d00e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800d010:	f001 fba8 	bl	800e764 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d016:	3324      	adds	r3, #36	; 0x24
 800d018:	683a      	ldr	r2, [r7, #0]
 800d01a:	4611      	mov	r1, r2
 800d01c:	4618      	mov	r0, r3
 800d01e:	f000 fe3f 	bl	800dca0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d022:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d024:	f000 f985 	bl	800d332 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d028:	f000 fc84 	bl	800d934 <xTaskResumeAll>
 800d02c:	4603      	mov	r3, r0
 800d02e:	2b00      	cmp	r3, #0
 800d030:	f47f af68 	bne.w	800cf04 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800d034:	4b18      	ldr	r3, [pc, #96]	; (800d098 <xQueueSemaphoreTake+0x214>)
 800d036:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d03a:	601a      	str	r2, [r3, #0]
 800d03c:	f3bf 8f4f 	dsb	sy
 800d040:	f3bf 8f6f 	isb	sy
 800d044:	e75e      	b.n	800cf04 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d046:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d048:	f000 f973 	bl	800d332 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d04c:	f000 fc72 	bl	800d934 <xTaskResumeAll>
 800d050:	e758      	b.n	800cf04 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d052:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d054:	f000 f96d 	bl	800d332 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d058:	f000 fc6c 	bl	800d934 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d05c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d05e:	f000 f9ba 	bl	800d3d6 <prvIsQueueEmpty>
 800d062:	4603      	mov	r3, r0
 800d064:	2b00      	cmp	r3, #0
 800d066:	f43f af4d 	beq.w	800cf04 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d06a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d00d      	beq.n	800d08c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800d070:	f001 fb48 	bl	800e704 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d074:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d076:	f000 f8b4 	bl	800d1e2 <prvGetDisinheritPriorityAfterTimeout>
 800d07a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d07c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d07e:	689b      	ldr	r3, [r3, #8]
 800d080:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d082:	4618      	mov	r0, r3
 800d084:	f001 f90a 	bl	800e29c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d088:	f001 fb6c 	bl	800e764 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d08c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d08e:	4618      	mov	r0, r3
 800d090:	3738      	adds	r7, #56	; 0x38
 800d092:	46bd      	mov	sp, r7
 800d094:	bd80      	pop	{r7, pc}
 800d096:	bf00      	nop
 800d098:	e000ed04 	.word	0xe000ed04

0800d09c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d09c:	b580      	push	{r7, lr}
 800d09e:	b08e      	sub	sp, #56	; 0x38
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	60f8      	str	r0, [r7, #12]
 800d0a4:	60b9      	str	r1, [r7, #8]
 800d0a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d0ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d10a      	bne.n	800d0c8 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800d0b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0b6:	f383 8811 	msr	BASEPRI, r3
 800d0ba:	f3bf 8f6f 	isb	sy
 800d0be:	f3bf 8f4f 	dsb	sy
 800d0c2:	623b      	str	r3, [r7, #32]
}
 800d0c4:	bf00      	nop
 800d0c6:	e7fe      	b.n	800d0c6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d0c8:	68bb      	ldr	r3, [r7, #8]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d103      	bne.n	800d0d6 <xQueueReceiveFromISR+0x3a>
 800d0ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d101      	bne.n	800d0da <xQueueReceiveFromISR+0x3e>
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	e000      	b.n	800d0dc <xQueueReceiveFromISR+0x40>
 800d0da:	2300      	movs	r3, #0
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d10a      	bne.n	800d0f6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800d0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0e4:	f383 8811 	msr	BASEPRI, r3
 800d0e8:	f3bf 8f6f 	isb	sy
 800d0ec:	f3bf 8f4f 	dsb	sy
 800d0f0:	61fb      	str	r3, [r7, #28]
}
 800d0f2:	bf00      	nop
 800d0f4:	e7fe      	b.n	800d0f4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d0f6:	f001 fbe7 	bl	800e8c8 <vPortValidateInterruptPriority>
	__asm volatile
 800d0fa:	f3ef 8211 	mrs	r2, BASEPRI
 800d0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d102:	f383 8811 	msr	BASEPRI, r3
 800d106:	f3bf 8f6f 	isb	sy
 800d10a:	f3bf 8f4f 	dsb	sy
 800d10e:	61ba      	str	r2, [r7, #24]
 800d110:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800d112:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d114:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d11a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d11c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d02f      	beq.n	800d182 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800d122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d124:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d128:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d12c:	68b9      	ldr	r1, [r7, #8]
 800d12e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d130:	f000 f8d9 	bl	800d2e6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d134:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d136:	1e5a      	subs	r2, r3, #1
 800d138:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d13a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800d13c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d140:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d144:	d112      	bne.n	800d16c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d146:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d148:	691b      	ldr	r3, [r3, #16]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d016      	beq.n	800d17c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d14e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d150:	3310      	adds	r3, #16
 800d152:	4618      	mov	r0, r3
 800d154:	f000 fdc8 	bl	800dce8 <xTaskRemoveFromEventList>
 800d158:	4603      	mov	r3, r0
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d00e      	beq.n	800d17c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d00b      	beq.n	800d17c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	2201      	movs	r2, #1
 800d168:	601a      	str	r2, [r3, #0]
 800d16a:	e007      	b.n	800d17c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800d16c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d170:	3301      	adds	r3, #1
 800d172:	b2db      	uxtb	r3, r3
 800d174:	b25a      	sxtb	r2, r3
 800d176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d178:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800d17c:	2301      	movs	r3, #1
 800d17e:	637b      	str	r3, [r7, #52]	; 0x34
 800d180:	e001      	b.n	800d186 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800d182:	2300      	movs	r3, #0
 800d184:	637b      	str	r3, [r7, #52]	; 0x34
 800d186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d188:	613b      	str	r3, [r7, #16]
	__asm volatile
 800d18a:	693b      	ldr	r3, [r7, #16]
 800d18c:	f383 8811 	msr	BASEPRI, r3
}
 800d190:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d194:	4618      	mov	r0, r3
 800d196:	3738      	adds	r7, #56	; 0x38
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}

0800d19c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b084      	sub	sp, #16
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d1a8:	68fb      	ldr	r3, [r7, #12]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d10a      	bne.n	800d1c4 <vQueueDelete+0x28>
	__asm volatile
 800d1ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b2:	f383 8811 	msr	BASEPRI, r3
 800d1b6:	f3bf 8f6f 	isb	sy
 800d1ba:	f3bf 8f4f 	dsb	sy
 800d1be:	60bb      	str	r3, [r7, #8]
}
 800d1c0:	bf00      	nop
 800d1c2:	e7fe      	b.n	800d1c2 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800d1c4:	68f8      	ldr	r0, [r7, #12]
 800d1c6:	f000 f935 	bl	800d434 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d102      	bne.n	800d1da <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800d1d4:	68f8      	ldr	r0, [r7, #12]
 800d1d6:	f001 fc83 	bl	800eae0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d1da:	bf00      	nop
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}

0800d1e2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d1e2:	b480      	push	{r7}
 800d1e4:	b085      	sub	sp, #20
 800d1e6:	af00      	add	r7, sp, #0
 800d1e8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d006      	beq.n	800d200 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d1f6:	681b      	ldr	r3, [r3, #0]
 800d1f8:	f1c3 0307 	rsb	r3, r3, #7
 800d1fc:	60fb      	str	r3, [r7, #12]
 800d1fe:	e001      	b.n	800d204 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d200:	2300      	movs	r3, #0
 800d202:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d204:	68fb      	ldr	r3, [r7, #12]
	}
 800d206:	4618      	mov	r0, r3
 800d208:	3714      	adds	r7, #20
 800d20a:	46bd      	mov	sp, r7
 800d20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d210:	4770      	bx	lr

0800d212 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d212:	b580      	push	{r7, lr}
 800d214:	b086      	sub	sp, #24
 800d216:	af00      	add	r7, sp, #0
 800d218:	60f8      	str	r0, [r7, #12]
 800d21a:	60b9      	str	r1, [r7, #8]
 800d21c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d21e:	2300      	movs	r3, #0
 800d220:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d226:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d10d      	bne.n	800d24c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d230:	68fb      	ldr	r3, [r7, #12]
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	2b00      	cmp	r3, #0
 800d236:	d14d      	bne.n	800d2d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	689b      	ldr	r3, [r3, #8]
 800d23c:	4618      	mov	r0, r3
 800d23e:	f000 ffa7 	bl	800e190 <xTaskPriorityDisinherit>
 800d242:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	2200      	movs	r2, #0
 800d248:	609a      	str	r2, [r3, #8]
 800d24a:	e043      	b.n	800d2d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d119      	bne.n	800d286 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	6858      	ldr	r0, [r3, #4]
 800d256:	68fb      	ldr	r3, [r7, #12]
 800d258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d25a:	461a      	mov	r2, r3
 800d25c:	68b9      	ldr	r1, [r7, #8]
 800d25e:	f001 fd89 	bl	800ed74 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	685a      	ldr	r2, [r3, #4]
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d26a:	441a      	add	r2, r3
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	685a      	ldr	r2, [r3, #4]
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	689b      	ldr	r3, [r3, #8]
 800d278:	429a      	cmp	r2, r3
 800d27a:	d32b      	bcc.n	800d2d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	681a      	ldr	r2, [r3, #0]
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	605a      	str	r2, [r3, #4]
 800d284:	e026      	b.n	800d2d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	68d8      	ldr	r0, [r3, #12]
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d28e:	461a      	mov	r2, r3
 800d290:	68b9      	ldr	r1, [r7, #8]
 800d292:	f001 fd6f 	bl	800ed74 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	68da      	ldr	r2, [r3, #12]
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d29e:	425b      	negs	r3, r3
 800d2a0:	441a      	add	r2, r3
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	68da      	ldr	r2, [r3, #12]
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	429a      	cmp	r2, r3
 800d2b0:	d207      	bcs.n	800d2c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	689a      	ldr	r2, [r3, #8]
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2ba:	425b      	negs	r3, r3
 800d2bc:	441a      	add	r2, r3
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2b02      	cmp	r3, #2
 800d2c6:	d105      	bne.n	800d2d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d002      	beq.n	800d2d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d2ce:	693b      	ldr	r3, [r7, #16]
 800d2d0:	3b01      	subs	r3, #1
 800d2d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d2d4:	693b      	ldr	r3, [r7, #16]
 800d2d6:	1c5a      	adds	r2, r3, #1
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d2dc:	697b      	ldr	r3, [r7, #20]
}
 800d2de:	4618      	mov	r0, r3
 800d2e0:	3718      	adds	r7, #24
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}

0800d2e6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d2e6:	b580      	push	{r7, lr}
 800d2e8:	b082      	sub	sp, #8
 800d2ea:	af00      	add	r7, sp, #0
 800d2ec:	6078      	str	r0, [r7, #4]
 800d2ee:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d018      	beq.n	800d32a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	68da      	ldr	r2, [r3, #12]
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d300:	441a      	add	r2, r3
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	68da      	ldr	r2, [r3, #12]
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	689b      	ldr	r3, [r3, #8]
 800d30e:	429a      	cmp	r2, r3
 800d310:	d303      	bcc.n	800d31a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	681a      	ldr	r2, [r3, #0]
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	68d9      	ldr	r1, [r3, #12]
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d322:	461a      	mov	r2, r3
 800d324:	6838      	ldr	r0, [r7, #0]
 800d326:	f001 fd25 	bl	800ed74 <memcpy>
	}
}
 800d32a:	bf00      	nop
 800d32c:	3708      	adds	r7, #8
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}

0800d332 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d332:	b580      	push	{r7, lr}
 800d334:	b084      	sub	sp, #16
 800d336:	af00      	add	r7, sp, #0
 800d338:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d33a:	f001 f9e3 	bl	800e704 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d344:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d346:	e011      	b.n	800d36c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d012      	beq.n	800d376 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	3324      	adds	r3, #36	; 0x24
 800d354:	4618      	mov	r0, r3
 800d356:	f000 fcc7 	bl	800dce8 <xTaskRemoveFromEventList>
 800d35a:	4603      	mov	r3, r0
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d001      	beq.n	800d364 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d360:	f000 fd9c 	bl	800de9c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d364:	7bfb      	ldrb	r3, [r7, #15]
 800d366:	3b01      	subs	r3, #1
 800d368:	b2db      	uxtb	r3, r3
 800d36a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d36c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d370:	2b00      	cmp	r3, #0
 800d372:	dce9      	bgt.n	800d348 <prvUnlockQueue+0x16>
 800d374:	e000      	b.n	800d378 <prvUnlockQueue+0x46>
					break;
 800d376:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	22ff      	movs	r2, #255	; 0xff
 800d37c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d380:	f001 f9f0 	bl	800e764 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d384:	f001 f9be 	bl	800e704 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d38e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d390:	e011      	b.n	800d3b6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	691b      	ldr	r3, [r3, #16]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d012      	beq.n	800d3c0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	3310      	adds	r3, #16
 800d39e:	4618      	mov	r0, r3
 800d3a0:	f000 fca2 	bl	800dce8 <xTaskRemoveFromEventList>
 800d3a4:	4603      	mov	r3, r0
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d001      	beq.n	800d3ae <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d3aa:	f000 fd77 	bl	800de9c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d3ae:	7bbb      	ldrb	r3, [r7, #14]
 800d3b0:	3b01      	subs	r3, #1
 800d3b2:	b2db      	uxtb	r3, r3
 800d3b4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d3b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	dce9      	bgt.n	800d392 <prvUnlockQueue+0x60>
 800d3be:	e000      	b.n	800d3c2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d3c0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	22ff      	movs	r2, #255	; 0xff
 800d3c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d3ca:	f001 f9cb 	bl	800e764 <vPortExitCritical>
}
 800d3ce:	bf00      	nop
 800d3d0:	3710      	adds	r7, #16
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd80      	pop	{r7, pc}

0800d3d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d3d6:	b580      	push	{r7, lr}
 800d3d8:	b084      	sub	sp, #16
 800d3da:	af00      	add	r7, sp, #0
 800d3dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d3de:	f001 f991 	bl	800e704 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d102      	bne.n	800d3f0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	60fb      	str	r3, [r7, #12]
 800d3ee:	e001      	b.n	800d3f4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d3f4:	f001 f9b6 	bl	800e764 <vPortExitCritical>

	return xReturn;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
}
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	3710      	adds	r7, #16
 800d3fe:	46bd      	mov	sp, r7
 800d400:	bd80      	pop	{r7, pc}

0800d402 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d402:	b580      	push	{r7, lr}
 800d404:	b084      	sub	sp, #16
 800d406:	af00      	add	r7, sp, #0
 800d408:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d40a:	f001 f97b 	bl	800e704 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d416:	429a      	cmp	r2, r3
 800d418:	d102      	bne.n	800d420 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d41a:	2301      	movs	r3, #1
 800d41c:	60fb      	str	r3, [r7, #12]
 800d41e:	e001      	b.n	800d424 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d420:	2300      	movs	r3, #0
 800d422:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d424:	f001 f99e 	bl	800e764 <vPortExitCritical>

	return xReturn;
 800d428:	68fb      	ldr	r3, [r7, #12]
}
 800d42a:	4618      	mov	r0, r3
 800d42c:	3710      	adds	r7, #16
 800d42e:	46bd      	mov	sp, r7
 800d430:	bd80      	pop	{r7, pc}
	...

0800d434 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800d434:	b480      	push	{r7}
 800d436:	b085      	sub	sp, #20
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d43c:	2300      	movs	r3, #0
 800d43e:	60fb      	str	r3, [r7, #12]
 800d440:	e016      	b.n	800d470 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800d442:	4a10      	ldr	r2, [pc, #64]	; (800d484 <vQueueUnregisterQueue+0x50>)
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	00db      	lsls	r3, r3, #3
 800d448:	4413      	add	r3, r2
 800d44a:	685b      	ldr	r3, [r3, #4]
 800d44c:	687a      	ldr	r2, [r7, #4]
 800d44e:	429a      	cmp	r2, r3
 800d450:	d10b      	bne.n	800d46a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800d452:	4a0c      	ldr	r2, [pc, #48]	; (800d484 <vQueueUnregisterQueue+0x50>)
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	2100      	movs	r1, #0
 800d458:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800d45c:	4a09      	ldr	r2, [pc, #36]	; (800d484 <vQueueUnregisterQueue+0x50>)
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	00db      	lsls	r3, r3, #3
 800d462:	4413      	add	r3, r2
 800d464:	2200      	movs	r2, #0
 800d466:	605a      	str	r2, [r3, #4]
				break;
 800d468:	e006      	b.n	800d478 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	3301      	adds	r3, #1
 800d46e:	60fb      	str	r3, [r7, #12]
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2b07      	cmp	r3, #7
 800d474:	d9e5      	bls.n	800d442 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800d476:	bf00      	nop
 800d478:	bf00      	nop
 800d47a:	3714      	adds	r7, #20
 800d47c:	46bd      	mov	sp, r7
 800d47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d482:	4770      	bx	lr
 800d484:	200034f4 	.word	0x200034f4

0800d488 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d488:	b580      	push	{r7, lr}
 800d48a:	b08e      	sub	sp, #56	; 0x38
 800d48c:	af04      	add	r7, sp, #16
 800d48e:	60f8      	str	r0, [r7, #12]
 800d490:	60b9      	str	r1, [r7, #8]
 800d492:	607a      	str	r2, [r7, #4]
 800d494:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d496:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d10a      	bne.n	800d4b2 <xTaskCreateStatic+0x2a>
	__asm volatile
 800d49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4a0:	f383 8811 	msr	BASEPRI, r3
 800d4a4:	f3bf 8f6f 	isb	sy
 800d4a8:	f3bf 8f4f 	dsb	sy
 800d4ac:	623b      	str	r3, [r7, #32]
}
 800d4ae:	bf00      	nop
 800d4b0:	e7fe      	b.n	800d4b0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d4b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d10a      	bne.n	800d4ce <xTaskCreateStatic+0x46>
	__asm volatile
 800d4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4bc:	f383 8811 	msr	BASEPRI, r3
 800d4c0:	f3bf 8f6f 	isb	sy
 800d4c4:	f3bf 8f4f 	dsb	sy
 800d4c8:	61fb      	str	r3, [r7, #28]
}
 800d4ca:	bf00      	nop
 800d4cc:	e7fe      	b.n	800d4cc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d4ce:	23b4      	movs	r3, #180	; 0xb4
 800d4d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d4d2:	693b      	ldr	r3, [r7, #16]
 800d4d4:	2bb4      	cmp	r3, #180	; 0xb4
 800d4d6:	d00a      	beq.n	800d4ee <xTaskCreateStatic+0x66>
	__asm volatile
 800d4d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4dc:	f383 8811 	msr	BASEPRI, r3
 800d4e0:	f3bf 8f6f 	isb	sy
 800d4e4:	f3bf 8f4f 	dsb	sy
 800d4e8:	61bb      	str	r3, [r7, #24]
}
 800d4ea:	bf00      	nop
 800d4ec:	e7fe      	b.n	800d4ec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d4ee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d4f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d01e      	beq.n	800d534 <xTaskCreateStatic+0xac>
 800d4f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d01b      	beq.n	800d534 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d4fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4fe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d502:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d504:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d508:	2202      	movs	r2, #2
 800d50a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d50e:	2300      	movs	r3, #0
 800d510:	9303      	str	r3, [sp, #12]
 800d512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d514:	9302      	str	r3, [sp, #8]
 800d516:	f107 0314 	add.w	r3, r7, #20
 800d51a:	9301      	str	r3, [sp, #4]
 800d51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d51e:	9300      	str	r3, [sp, #0]
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	687a      	ldr	r2, [r7, #4]
 800d524:	68b9      	ldr	r1, [r7, #8]
 800d526:	68f8      	ldr	r0, [r7, #12]
 800d528:	f000 f850 	bl	800d5cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d52c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d52e:	f000 f8eb 	bl	800d708 <prvAddNewTaskToReadyList>
 800d532:	e001      	b.n	800d538 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d534:	2300      	movs	r3, #0
 800d536:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d538:	697b      	ldr	r3, [r7, #20]
	}
 800d53a:	4618      	mov	r0, r3
 800d53c:	3728      	adds	r7, #40	; 0x28
 800d53e:	46bd      	mov	sp, r7
 800d540:	bd80      	pop	{r7, pc}

0800d542 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d542:	b580      	push	{r7, lr}
 800d544:	b08c      	sub	sp, #48	; 0x30
 800d546:	af04      	add	r7, sp, #16
 800d548:	60f8      	str	r0, [r7, #12]
 800d54a:	60b9      	str	r1, [r7, #8]
 800d54c:	603b      	str	r3, [r7, #0]
 800d54e:	4613      	mov	r3, r2
 800d550:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d552:	88fb      	ldrh	r3, [r7, #6]
 800d554:	009b      	lsls	r3, r3, #2
 800d556:	4618      	mov	r0, r3
 800d558:	f001 f9f6 	bl	800e948 <pvPortMalloc>
 800d55c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d55e:	697b      	ldr	r3, [r7, #20]
 800d560:	2b00      	cmp	r3, #0
 800d562:	d00e      	beq.n	800d582 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d564:	20b4      	movs	r0, #180	; 0xb4
 800d566:	f001 f9ef 	bl	800e948 <pvPortMalloc>
 800d56a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d56c:	69fb      	ldr	r3, [r7, #28]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d003      	beq.n	800d57a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d572:	69fb      	ldr	r3, [r7, #28]
 800d574:	697a      	ldr	r2, [r7, #20]
 800d576:	631a      	str	r2, [r3, #48]	; 0x30
 800d578:	e005      	b.n	800d586 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d57a:	6978      	ldr	r0, [r7, #20]
 800d57c:	f001 fab0 	bl	800eae0 <vPortFree>
 800d580:	e001      	b.n	800d586 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d582:	2300      	movs	r3, #0
 800d584:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d586:	69fb      	ldr	r3, [r7, #28]
 800d588:	2b00      	cmp	r3, #0
 800d58a:	d017      	beq.n	800d5bc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d58c:	69fb      	ldr	r3, [r7, #28]
 800d58e:	2200      	movs	r2, #0
 800d590:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d594:	88fa      	ldrh	r2, [r7, #6]
 800d596:	2300      	movs	r3, #0
 800d598:	9303      	str	r3, [sp, #12]
 800d59a:	69fb      	ldr	r3, [r7, #28]
 800d59c:	9302      	str	r3, [sp, #8]
 800d59e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5a0:	9301      	str	r3, [sp, #4]
 800d5a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5a4:	9300      	str	r3, [sp, #0]
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	68b9      	ldr	r1, [r7, #8]
 800d5aa:	68f8      	ldr	r0, [r7, #12]
 800d5ac:	f000 f80e 	bl	800d5cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d5b0:	69f8      	ldr	r0, [r7, #28]
 800d5b2:	f000 f8a9 	bl	800d708 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d5b6:	2301      	movs	r3, #1
 800d5b8:	61bb      	str	r3, [r7, #24]
 800d5ba:	e002      	b.n	800d5c2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d5bc:	f04f 33ff 	mov.w	r3, #4294967295
 800d5c0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d5c2:	69bb      	ldr	r3, [r7, #24]
	}
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	3720      	adds	r7, #32
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	bd80      	pop	{r7, pc}

0800d5cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d5cc:	b580      	push	{r7, lr}
 800d5ce:	b088      	sub	sp, #32
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	60f8      	str	r0, [r7, #12]
 800d5d4:	60b9      	str	r1, [r7, #8]
 800d5d6:	607a      	str	r2, [r7, #4]
 800d5d8:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d5e4:	3b01      	subs	r3, #1
 800d5e6:	009b      	lsls	r3, r3, #2
 800d5e8:	4413      	add	r3, r2
 800d5ea:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d5ec:	69bb      	ldr	r3, [r7, #24]
 800d5ee:	f023 0307 	bic.w	r3, r3, #7
 800d5f2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d5f4:	69bb      	ldr	r3, [r7, #24]
 800d5f6:	f003 0307 	and.w	r3, r3, #7
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d00a      	beq.n	800d614 <prvInitialiseNewTask+0x48>
	__asm volatile
 800d5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d602:	f383 8811 	msr	BASEPRI, r3
 800d606:	f3bf 8f6f 	isb	sy
 800d60a:	f3bf 8f4f 	dsb	sy
 800d60e:	617b      	str	r3, [r7, #20]
}
 800d610:	bf00      	nop
 800d612:	e7fe      	b.n	800d612 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d614:	68bb      	ldr	r3, [r7, #8]
 800d616:	2b00      	cmp	r3, #0
 800d618:	d01f      	beq.n	800d65a <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d61a:	2300      	movs	r3, #0
 800d61c:	61fb      	str	r3, [r7, #28]
 800d61e:	e012      	b.n	800d646 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d620:	68ba      	ldr	r2, [r7, #8]
 800d622:	69fb      	ldr	r3, [r7, #28]
 800d624:	4413      	add	r3, r2
 800d626:	7819      	ldrb	r1, [r3, #0]
 800d628:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d62a:	69fb      	ldr	r3, [r7, #28]
 800d62c:	4413      	add	r3, r2
 800d62e:	3334      	adds	r3, #52	; 0x34
 800d630:	460a      	mov	r2, r1
 800d632:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d634:	68ba      	ldr	r2, [r7, #8]
 800d636:	69fb      	ldr	r3, [r7, #28]
 800d638:	4413      	add	r3, r2
 800d63a:	781b      	ldrb	r3, [r3, #0]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d006      	beq.n	800d64e <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d640:	69fb      	ldr	r3, [r7, #28]
 800d642:	3301      	adds	r3, #1
 800d644:	61fb      	str	r3, [r7, #28]
 800d646:	69fb      	ldr	r3, [r7, #28]
 800d648:	2b0f      	cmp	r3, #15
 800d64a:	d9e9      	bls.n	800d620 <prvInitialiseNewTask+0x54>
 800d64c:	e000      	b.n	800d650 <prvInitialiseNewTask+0x84>
			{
				break;
 800d64e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d650:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d652:	2200      	movs	r2, #0
 800d654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d658:	e003      	b.n	800d662 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d65a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d65c:	2200      	movs	r2, #0
 800d65e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d662:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d664:	2b06      	cmp	r3, #6
 800d666:	d901      	bls.n	800d66c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d668:	2306      	movs	r3, #6
 800d66a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d66e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d670:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d674:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d676:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d67a:	2200      	movs	r2, #0
 800d67c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d680:	3304      	adds	r3, #4
 800d682:	4618      	mov	r0, r3
 800d684:	f7ff f8a3 	bl	800c7ce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d68a:	3318      	adds	r3, #24
 800d68c:	4618      	mov	r0, r3
 800d68e:	f7ff f89e 	bl	800c7ce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d694:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d696:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d69a:	f1c3 0207 	rsb	r2, r3, #7
 800d69e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d6a6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d6a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d6b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6ba:	334c      	adds	r3, #76	; 0x4c
 800d6bc:	2260      	movs	r2, #96	; 0x60
 800d6be:	2100      	movs	r1, #0
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f001 fb65 	bl	800ed90 <memset>
 800d6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c8:	4a0c      	ldr	r2, [pc, #48]	; (800d6fc <prvInitialiseNewTask+0x130>)
 800d6ca:	651a      	str	r2, [r3, #80]	; 0x50
 800d6cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6ce:	4a0c      	ldr	r2, [pc, #48]	; (800d700 <prvInitialiseNewTask+0x134>)
 800d6d0:	655a      	str	r2, [r3, #84]	; 0x54
 800d6d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6d4:	4a0b      	ldr	r2, [pc, #44]	; (800d704 <prvInitialiseNewTask+0x138>)
 800d6d6:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d6d8:	683a      	ldr	r2, [r7, #0]
 800d6da:	68f9      	ldr	r1, [r7, #12]
 800d6dc:	69b8      	ldr	r0, [r7, #24]
 800d6de:	f000 fee5 	bl	800e4ac <pxPortInitialiseStack>
 800d6e2:	4602      	mov	r2, r0
 800d6e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6e6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d6e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d002      	beq.n	800d6f4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d6ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d6f2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d6f4:	bf00      	nop
 800d6f6:	3720      	adds	r7, #32
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	bd80      	pop	{r7, pc}
 800d6fc:	0800f99c 	.word	0x0800f99c
 800d700:	0800f9bc 	.word	0x0800f9bc
 800d704:	0800f97c 	.word	0x0800f97c

0800d708 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b082      	sub	sp, #8
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d710:	f000 fff8 	bl	800e704 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d714:	4b2a      	ldr	r3, [pc, #168]	; (800d7c0 <prvAddNewTaskToReadyList+0xb8>)
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	3301      	adds	r3, #1
 800d71a:	4a29      	ldr	r2, [pc, #164]	; (800d7c0 <prvAddNewTaskToReadyList+0xb8>)
 800d71c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d71e:	4b29      	ldr	r3, [pc, #164]	; (800d7c4 <prvAddNewTaskToReadyList+0xbc>)
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	2b00      	cmp	r3, #0
 800d724:	d109      	bne.n	800d73a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d726:	4a27      	ldr	r2, [pc, #156]	; (800d7c4 <prvAddNewTaskToReadyList+0xbc>)
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d72c:	4b24      	ldr	r3, [pc, #144]	; (800d7c0 <prvAddNewTaskToReadyList+0xb8>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	2b01      	cmp	r3, #1
 800d732:	d110      	bne.n	800d756 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d734:	f000 fbd6 	bl	800dee4 <prvInitialiseTaskLists>
 800d738:	e00d      	b.n	800d756 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d73a:	4b23      	ldr	r3, [pc, #140]	; (800d7c8 <prvAddNewTaskToReadyList+0xc0>)
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d109      	bne.n	800d756 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d742:	4b20      	ldr	r3, [pc, #128]	; (800d7c4 <prvAddNewTaskToReadyList+0xbc>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d74c:	429a      	cmp	r2, r3
 800d74e:	d802      	bhi.n	800d756 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d750:	4a1c      	ldr	r2, [pc, #112]	; (800d7c4 <prvAddNewTaskToReadyList+0xbc>)
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d756:	4b1d      	ldr	r3, [pc, #116]	; (800d7cc <prvAddNewTaskToReadyList+0xc4>)
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	3301      	adds	r3, #1
 800d75c:	4a1b      	ldr	r2, [pc, #108]	; (800d7cc <prvAddNewTaskToReadyList+0xc4>)
 800d75e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d764:	2201      	movs	r2, #1
 800d766:	409a      	lsls	r2, r3
 800d768:	4b19      	ldr	r3, [pc, #100]	; (800d7d0 <prvAddNewTaskToReadyList+0xc8>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	4313      	orrs	r3, r2
 800d76e:	4a18      	ldr	r2, [pc, #96]	; (800d7d0 <prvAddNewTaskToReadyList+0xc8>)
 800d770:	6013      	str	r3, [r2, #0]
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d776:	4613      	mov	r3, r2
 800d778:	009b      	lsls	r3, r3, #2
 800d77a:	4413      	add	r3, r2
 800d77c:	009b      	lsls	r3, r3, #2
 800d77e:	4a15      	ldr	r2, [pc, #84]	; (800d7d4 <prvAddNewTaskToReadyList+0xcc>)
 800d780:	441a      	add	r2, r3
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	3304      	adds	r3, #4
 800d786:	4619      	mov	r1, r3
 800d788:	4610      	mov	r0, r2
 800d78a:	f7ff f82d 	bl	800c7e8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d78e:	f000 ffe9 	bl	800e764 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d792:	4b0d      	ldr	r3, [pc, #52]	; (800d7c8 <prvAddNewTaskToReadyList+0xc0>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	2b00      	cmp	r3, #0
 800d798:	d00e      	beq.n	800d7b8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d79a:	4b0a      	ldr	r3, [pc, #40]	; (800d7c4 <prvAddNewTaskToReadyList+0xbc>)
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7a4:	429a      	cmp	r2, r3
 800d7a6:	d207      	bcs.n	800d7b8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d7a8:	4b0b      	ldr	r3, [pc, #44]	; (800d7d8 <prvAddNewTaskToReadyList+0xd0>)
 800d7aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7ae:	601a      	str	r2, [r3, #0]
 800d7b0:	f3bf 8f4f 	dsb	sy
 800d7b4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d7b8:	bf00      	nop
 800d7ba:	3708      	adds	r7, #8
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}
 800d7c0:	20003634 	.word	0x20003634
 800d7c4:	20003534 	.word	0x20003534
 800d7c8:	20003640 	.word	0x20003640
 800d7cc:	20003650 	.word	0x20003650
 800d7d0:	2000363c 	.word	0x2000363c
 800d7d4:	20003538 	.word	0x20003538
 800d7d8:	e000ed04 	.word	0xe000ed04

0800d7dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b084      	sub	sp, #16
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	2b00      	cmp	r3, #0
 800d7ec:	d017      	beq.n	800d81e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d7ee:	4b13      	ldr	r3, [pc, #76]	; (800d83c <vTaskDelay+0x60>)
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	d00a      	beq.n	800d80c <vTaskDelay+0x30>
	__asm volatile
 800d7f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7fa:	f383 8811 	msr	BASEPRI, r3
 800d7fe:	f3bf 8f6f 	isb	sy
 800d802:	f3bf 8f4f 	dsb	sy
 800d806:	60bb      	str	r3, [r7, #8]
}
 800d808:	bf00      	nop
 800d80a:	e7fe      	b.n	800d80a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d80c:	f000 f884 	bl	800d918 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d810:	2100      	movs	r1, #0
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	f000 fde4 	bl	800e3e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d818:	f000 f88c 	bl	800d934 <xTaskResumeAll>
 800d81c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	2b00      	cmp	r3, #0
 800d822:	d107      	bne.n	800d834 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d824:	4b06      	ldr	r3, [pc, #24]	; (800d840 <vTaskDelay+0x64>)
 800d826:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d82a:	601a      	str	r2, [r3, #0]
 800d82c:	f3bf 8f4f 	dsb	sy
 800d830:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d834:	bf00      	nop
 800d836:	3710      	adds	r7, #16
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}
 800d83c:	2000365c 	.word	0x2000365c
 800d840:	e000ed04 	.word	0xe000ed04

0800d844 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d844:	b580      	push	{r7, lr}
 800d846:	b08a      	sub	sp, #40	; 0x28
 800d848:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d84a:	2300      	movs	r3, #0
 800d84c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d84e:	2300      	movs	r3, #0
 800d850:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d852:	463a      	mov	r2, r7
 800d854:	1d39      	adds	r1, r7, #4
 800d856:	f107 0308 	add.w	r3, r7, #8
 800d85a:	4618      	mov	r0, r3
 800d85c:	f7f3 fdea 	bl	8001434 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d860:	6839      	ldr	r1, [r7, #0]
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	68ba      	ldr	r2, [r7, #8]
 800d866:	9202      	str	r2, [sp, #8]
 800d868:	9301      	str	r3, [sp, #4]
 800d86a:	2300      	movs	r3, #0
 800d86c:	9300      	str	r3, [sp, #0]
 800d86e:	2300      	movs	r3, #0
 800d870:	460a      	mov	r2, r1
 800d872:	4921      	ldr	r1, [pc, #132]	; (800d8f8 <vTaskStartScheduler+0xb4>)
 800d874:	4821      	ldr	r0, [pc, #132]	; (800d8fc <vTaskStartScheduler+0xb8>)
 800d876:	f7ff fe07 	bl	800d488 <xTaskCreateStatic>
 800d87a:	4603      	mov	r3, r0
 800d87c:	4a20      	ldr	r2, [pc, #128]	; (800d900 <vTaskStartScheduler+0xbc>)
 800d87e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d880:	4b1f      	ldr	r3, [pc, #124]	; (800d900 <vTaskStartScheduler+0xbc>)
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d002      	beq.n	800d88e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d888:	2301      	movs	r3, #1
 800d88a:	617b      	str	r3, [r7, #20]
 800d88c:	e001      	b.n	800d892 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d88e:	2300      	movs	r3, #0
 800d890:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	2b01      	cmp	r3, #1
 800d896:	d11b      	bne.n	800d8d0 <vTaskStartScheduler+0x8c>
	__asm volatile
 800d898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d89c:	f383 8811 	msr	BASEPRI, r3
 800d8a0:	f3bf 8f6f 	isb	sy
 800d8a4:	f3bf 8f4f 	dsb	sy
 800d8a8:	613b      	str	r3, [r7, #16]
}
 800d8aa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d8ac:	4b15      	ldr	r3, [pc, #84]	; (800d904 <vTaskStartScheduler+0xc0>)
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	334c      	adds	r3, #76	; 0x4c
 800d8b2:	4a15      	ldr	r2, [pc, #84]	; (800d908 <vTaskStartScheduler+0xc4>)
 800d8b4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d8b6:	4b15      	ldr	r3, [pc, #84]	; (800d90c <vTaskStartScheduler+0xc8>)
 800d8b8:	f04f 32ff 	mov.w	r2, #4294967295
 800d8bc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d8be:	4b14      	ldr	r3, [pc, #80]	; (800d910 <vTaskStartScheduler+0xcc>)
 800d8c0:	2201      	movs	r2, #1
 800d8c2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d8c4:	4b13      	ldr	r3, [pc, #76]	; (800d914 <vTaskStartScheduler+0xd0>)
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d8ca:	f000 fe79 	bl	800e5c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d8ce:	e00e      	b.n	800d8ee <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d8d0:	697b      	ldr	r3, [r7, #20]
 800d8d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8d6:	d10a      	bne.n	800d8ee <vTaskStartScheduler+0xaa>
	__asm volatile
 800d8d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8dc:	f383 8811 	msr	BASEPRI, r3
 800d8e0:	f3bf 8f6f 	isb	sy
 800d8e4:	f3bf 8f4f 	dsb	sy
 800d8e8:	60fb      	str	r3, [r7, #12]
}
 800d8ea:	bf00      	nop
 800d8ec:	e7fe      	b.n	800d8ec <vTaskStartScheduler+0xa8>
}
 800d8ee:	bf00      	nop
 800d8f0:	3718      	adds	r7, #24
 800d8f2:	46bd      	mov	sp, r7
 800d8f4:	bd80      	pop	{r7, pc}
 800d8f6:	bf00      	nop
 800d8f8:	0800f8d4 	.word	0x0800f8d4
 800d8fc:	0800deb5 	.word	0x0800deb5
 800d900:	20003658 	.word	0x20003658
 800d904:	20003534 	.word	0x20003534
 800d908:	200000a8 	.word	0x200000a8
 800d90c:	20003654 	.word	0x20003654
 800d910:	20003640 	.word	0x20003640
 800d914:	20003638 	.word	0x20003638

0800d918 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d918:	b480      	push	{r7}
 800d91a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d91c:	4b04      	ldr	r3, [pc, #16]	; (800d930 <vTaskSuspendAll+0x18>)
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	3301      	adds	r3, #1
 800d922:	4a03      	ldr	r2, [pc, #12]	; (800d930 <vTaskSuspendAll+0x18>)
 800d924:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d926:	bf00      	nop
 800d928:	46bd      	mov	sp, r7
 800d92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92e:	4770      	bx	lr
 800d930:	2000365c 	.word	0x2000365c

0800d934 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b084      	sub	sp, #16
 800d938:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d93a:	2300      	movs	r3, #0
 800d93c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d93e:	2300      	movs	r3, #0
 800d940:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d942:	4b41      	ldr	r3, [pc, #260]	; (800da48 <xTaskResumeAll+0x114>)
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d10a      	bne.n	800d960 <xTaskResumeAll+0x2c>
	__asm volatile
 800d94a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d94e:	f383 8811 	msr	BASEPRI, r3
 800d952:	f3bf 8f6f 	isb	sy
 800d956:	f3bf 8f4f 	dsb	sy
 800d95a:	603b      	str	r3, [r7, #0]
}
 800d95c:	bf00      	nop
 800d95e:	e7fe      	b.n	800d95e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d960:	f000 fed0 	bl	800e704 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d964:	4b38      	ldr	r3, [pc, #224]	; (800da48 <xTaskResumeAll+0x114>)
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	3b01      	subs	r3, #1
 800d96a:	4a37      	ldr	r2, [pc, #220]	; (800da48 <xTaskResumeAll+0x114>)
 800d96c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d96e:	4b36      	ldr	r3, [pc, #216]	; (800da48 <xTaskResumeAll+0x114>)
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d161      	bne.n	800da3a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d976:	4b35      	ldr	r3, [pc, #212]	; (800da4c <xTaskResumeAll+0x118>)
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	d05d      	beq.n	800da3a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d97e:	e02e      	b.n	800d9de <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d980:	4b33      	ldr	r3, [pc, #204]	; (800da50 <xTaskResumeAll+0x11c>)
 800d982:	68db      	ldr	r3, [r3, #12]
 800d984:	68db      	ldr	r3, [r3, #12]
 800d986:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	3318      	adds	r3, #24
 800d98c:	4618      	mov	r0, r3
 800d98e:	f7fe ff88 	bl	800c8a2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	3304      	adds	r3, #4
 800d996:	4618      	mov	r0, r3
 800d998:	f7fe ff83 	bl	800c8a2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9a0:	2201      	movs	r2, #1
 800d9a2:	409a      	lsls	r2, r3
 800d9a4:	4b2b      	ldr	r3, [pc, #172]	; (800da54 <xTaskResumeAll+0x120>)
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	4313      	orrs	r3, r2
 800d9aa:	4a2a      	ldr	r2, [pc, #168]	; (800da54 <xTaskResumeAll+0x120>)
 800d9ac:	6013      	str	r3, [r2, #0]
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9b2:	4613      	mov	r3, r2
 800d9b4:	009b      	lsls	r3, r3, #2
 800d9b6:	4413      	add	r3, r2
 800d9b8:	009b      	lsls	r3, r3, #2
 800d9ba:	4a27      	ldr	r2, [pc, #156]	; (800da58 <xTaskResumeAll+0x124>)
 800d9bc:	441a      	add	r2, r3
 800d9be:	68fb      	ldr	r3, [r7, #12]
 800d9c0:	3304      	adds	r3, #4
 800d9c2:	4619      	mov	r1, r3
 800d9c4:	4610      	mov	r0, r2
 800d9c6:	f7fe ff0f 	bl	800c7e8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d9ce:	4b23      	ldr	r3, [pc, #140]	; (800da5c <xTaskResumeAll+0x128>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9d4:	429a      	cmp	r2, r3
 800d9d6:	d302      	bcc.n	800d9de <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800d9d8:	4b21      	ldr	r3, [pc, #132]	; (800da60 <xTaskResumeAll+0x12c>)
 800d9da:	2201      	movs	r2, #1
 800d9dc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d9de:	4b1c      	ldr	r3, [pc, #112]	; (800da50 <xTaskResumeAll+0x11c>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d1cc      	bne.n	800d980 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d9e6:	68fb      	ldr	r3, [r7, #12]
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d001      	beq.n	800d9f0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d9ec:	f000 fb1c 	bl	800e028 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d9f0:	4b1c      	ldr	r3, [pc, #112]	; (800da64 <xTaskResumeAll+0x130>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d010      	beq.n	800da1e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d9fc:	f000 f836 	bl	800da6c <xTaskIncrementTick>
 800da00:	4603      	mov	r3, r0
 800da02:	2b00      	cmp	r3, #0
 800da04:	d002      	beq.n	800da0c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800da06:	4b16      	ldr	r3, [pc, #88]	; (800da60 <xTaskResumeAll+0x12c>)
 800da08:	2201      	movs	r2, #1
 800da0a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	3b01      	subs	r3, #1
 800da10:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d1f1      	bne.n	800d9fc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800da18:	4b12      	ldr	r3, [pc, #72]	; (800da64 <xTaskResumeAll+0x130>)
 800da1a:	2200      	movs	r2, #0
 800da1c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800da1e:	4b10      	ldr	r3, [pc, #64]	; (800da60 <xTaskResumeAll+0x12c>)
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d009      	beq.n	800da3a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800da26:	2301      	movs	r3, #1
 800da28:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800da2a:	4b0f      	ldr	r3, [pc, #60]	; (800da68 <xTaskResumeAll+0x134>)
 800da2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da30:	601a      	str	r2, [r3, #0]
 800da32:	f3bf 8f4f 	dsb	sy
 800da36:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800da3a:	f000 fe93 	bl	800e764 <vPortExitCritical>

	return xAlreadyYielded;
 800da3e:	68bb      	ldr	r3, [r7, #8]
}
 800da40:	4618      	mov	r0, r3
 800da42:	3710      	adds	r7, #16
 800da44:	46bd      	mov	sp, r7
 800da46:	bd80      	pop	{r7, pc}
 800da48:	2000365c 	.word	0x2000365c
 800da4c:	20003634 	.word	0x20003634
 800da50:	200035f4 	.word	0x200035f4
 800da54:	2000363c 	.word	0x2000363c
 800da58:	20003538 	.word	0x20003538
 800da5c:	20003534 	.word	0x20003534
 800da60:	20003648 	.word	0x20003648
 800da64:	20003644 	.word	0x20003644
 800da68:	e000ed04 	.word	0xe000ed04

0800da6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b086      	sub	sp, #24
 800da70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800da72:	2300      	movs	r3, #0
 800da74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da76:	4b4e      	ldr	r3, [pc, #312]	; (800dbb0 <xTaskIncrementTick+0x144>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	f040 808e 	bne.w	800db9c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800da80:	4b4c      	ldr	r3, [pc, #304]	; (800dbb4 <xTaskIncrementTick+0x148>)
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	3301      	adds	r3, #1
 800da86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800da88:	4a4a      	ldr	r2, [pc, #296]	; (800dbb4 <xTaskIncrementTick+0x148>)
 800da8a:	693b      	ldr	r3, [r7, #16]
 800da8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800da8e:	693b      	ldr	r3, [r7, #16]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d120      	bne.n	800dad6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800da94:	4b48      	ldr	r3, [pc, #288]	; (800dbb8 <xTaskIncrementTick+0x14c>)
 800da96:	681b      	ldr	r3, [r3, #0]
 800da98:	681b      	ldr	r3, [r3, #0]
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d00a      	beq.n	800dab4 <xTaskIncrementTick+0x48>
	__asm volatile
 800da9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daa2:	f383 8811 	msr	BASEPRI, r3
 800daa6:	f3bf 8f6f 	isb	sy
 800daaa:	f3bf 8f4f 	dsb	sy
 800daae:	603b      	str	r3, [r7, #0]
}
 800dab0:	bf00      	nop
 800dab2:	e7fe      	b.n	800dab2 <xTaskIncrementTick+0x46>
 800dab4:	4b40      	ldr	r3, [pc, #256]	; (800dbb8 <xTaskIncrementTick+0x14c>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	60fb      	str	r3, [r7, #12]
 800daba:	4b40      	ldr	r3, [pc, #256]	; (800dbbc <xTaskIncrementTick+0x150>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	4a3e      	ldr	r2, [pc, #248]	; (800dbb8 <xTaskIncrementTick+0x14c>)
 800dac0:	6013      	str	r3, [r2, #0]
 800dac2:	4a3e      	ldr	r2, [pc, #248]	; (800dbbc <xTaskIncrementTick+0x150>)
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	6013      	str	r3, [r2, #0]
 800dac8:	4b3d      	ldr	r3, [pc, #244]	; (800dbc0 <xTaskIncrementTick+0x154>)
 800daca:	681b      	ldr	r3, [r3, #0]
 800dacc:	3301      	adds	r3, #1
 800dace:	4a3c      	ldr	r2, [pc, #240]	; (800dbc0 <xTaskIncrementTick+0x154>)
 800dad0:	6013      	str	r3, [r2, #0]
 800dad2:	f000 faa9 	bl	800e028 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800dad6:	4b3b      	ldr	r3, [pc, #236]	; (800dbc4 <xTaskIncrementTick+0x158>)
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	693a      	ldr	r2, [r7, #16]
 800dadc:	429a      	cmp	r2, r3
 800dade:	d348      	bcc.n	800db72 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dae0:	4b35      	ldr	r3, [pc, #212]	; (800dbb8 <xTaskIncrementTick+0x14c>)
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d104      	bne.n	800daf4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800daea:	4b36      	ldr	r3, [pc, #216]	; (800dbc4 <xTaskIncrementTick+0x158>)
 800daec:	f04f 32ff 	mov.w	r2, #4294967295
 800daf0:	601a      	str	r2, [r3, #0]
					break;
 800daf2:	e03e      	b.n	800db72 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800daf4:	4b30      	ldr	r3, [pc, #192]	; (800dbb8 <xTaskIncrementTick+0x14c>)
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	68db      	ldr	r3, [r3, #12]
 800dafa:	68db      	ldr	r3, [r3, #12]
 800dafc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800dafe:	68bb      	ldr	r3, [r7, #8]
 800db00:	685b      	ldr	r3, [r3, #4]
 800db02:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800db04:	693a      	ldr	r2, [r7, #16]
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	429a      	cmp	r2, r3
 800db0a:	d203      	bcs.n	800db14 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800db0c:	4a2d      	ldr	r2, [pc, #180]	; (800dbc4 <xTaskIncrementTick+0x158>)
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800db12:	e02e      	b.n	800db72 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db14:	68bb      	ldr	r3, [r7, #8]
 800db16:	3304      	adds	r3, #4
 800db18:	4618      	mov	r0, r3
 800db1a:	f7fe fec2 	bl	800c8a2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800db1e:	68bb      	ldr	r3, [r7, #8]
 800db20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db22:	2b00      	cmp	r3, #0
 800db24:	d004      	beq.n	800db30 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	3318      	adds	r3, #24
 800db2a:	4618      	mov	r0, r3
 800db2c:	f7fe feb9 	bl	800c8a2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db34:	2201      	movs	r2, #1
 800db36:	409a      	lsls	r2, r3
 800db38:	4b23      	ldr	r3, [pc, #140]	; (800dbc8 <xTaskIncrementTick+0x15c>)
 800db3a:	681b      	ldr	r3, [r3, #0]
 800db3c:	4313      	orrs	r3, r2
 800db3e:	4a22      	ldr	r2, [pc, #136]	; (800dbc8 <xTaskIncrementTick+0x15c>)
 800db40:	6013      	str	r3, [r2, #0]
 800db42:	68bb      	ldr	r3, [r7, #8]
 800db44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db46:	4613      	mov	r3, r2
 800db48:	009b      	lsls	r3, r3, #2
 800db4a:	4413      	add	r3, r2
 800db4c:	009b      	lsls	r3, r3, #2
 800db4e:	4a1f      	ldr	r2, [pc, #124]	; (800dbcc <xTaskIncrementTick+0x160>)
 800db50:	441a      	add	r2, r3
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	3304      	adds	r3, #4
 800db56:	4619      	mov	r1, r3
 800db58:	4610      	mov	r0, r2
 800db5a:	f7fe fe45 	bl	800c7e8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800db5e:	68bb      	ldr	r3, [r7, #8]
 800db60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db62:	4b1b      	ldr	r3, [pc, #108]	; (800dbd0 <xTaskIncrementTick+0x164>)
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db68:	429a      	cmp	r2, r3
 800db6a:	d3b9      	bcc.n	800dae0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800db6c:	2301      	movs	r3, #1
 800db6e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db70:	e7b6      	b.n	800dae0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800db72:	4b17      	ldr	r3, [pc, #92]	; (800dbd0 <xTaskIncrementTick+0x164>)
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db78:	4914      	ldr	r1, [pc, #80]	; (800dbcc <xTaskIncrementTick+0x160>)
 800db7a:	4613      	mov	r3, r2
 800db7c:	009b      	lsls	r3, r3, #2
 800db7e:	4413      	add	r3, r2
 800db80:	009b      	lsls	r3, r3, #2
 800db82:	440b      	add	r3, r1
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	2b01      	cmp	r3, #1
 800db88:	d901      	bls.n	800db8e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800db8a:	2301      	movs	r3, #1
 800db8c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800db8e:	4b11      	ldr	r3, [pc, #68]	; (800dbd4 <xTaskIncrementTick+0x168>)
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	2b00      	cmp	r3, #0
 800db94:	d007      	beq.n	800dba6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800db96:	2301      	movs	r3, #1
 800db98:	617b      	str	r3, [r7, #20]
 800db9a:	e004      	b.n	800dba6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800db9c:	4b0e      	ldr	r3, [pc, #56]	; (800dbd8 <xTaskIncrementTick+0x16c>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	3301      	adds	r3, #1
 800dba2:	4a0d      	ldr	r2, [pc, #52]	; (800dbd8 <xTaskIncrementTick+0x16c>)
 800dba4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dba6:	697b      	ldr	r3, [r7, #20]
}
 800dba8:	4618      	mov	r0, r3
 800dbaa:	3718      	adds	r7, #24
 800dbac:	46bd      	mov	sp, r7
 800dbae:	bd80      	pop	{r7, pc}
 800dbb0:	2000365c 	.word	0x2000365c
 800dbb4:	20003638 	.word	0x20003638
 800dbb8:	200035ec 	.word	0x200035ec
 800dbbc:	200035f0 	.word	0x200035f0
 800dbc0:	2000364c 	.word	0x2000364c
 800dbc4:	20003654 	.word	0x20003654
 800dbc8:	2000363c 	.word	0x2000363c
 800dbcc:	20003538 	.word	0x20003538
 800dbd0:	20003534 	.word	0x20003534
 800dbd4:	20003648 	.word	0x20003648
 800dbd8:	20003644 	.word	0x20003644

0800dbdc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dbdc:	b480      	push	{r7}
 800dbde:	b087      	sub	sp, #28
 800dbe0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dbe2:	4b29      	ldr	r3, [pc, #164]	; (800dc88 <vTaskSwitchContext+0xac>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d003      	beq.n	800dbf2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dbea:	4b28      	ldr	r3, [pc, #160]	; (800dc8c <vTaskSwitchContext+0xb0>)
 800dbec:	2201      	movs	r2, #1
 800dbee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dbf0:	e044      	b.n	800dc7c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800dbf2:	4b26      	ldr	r3, [pc, #152]	; (800dc8c <vTaskSwitchContext+0xb0>)
 800dbf4:	2200      	movs	r2, #0
 800dbf6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dbf8:	4b25      	ldr	r3, [pc, #148]	; (800dc90 <vTaskSwitchContext+0xb4>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	fab3 f383 	clz	r3, r3
 800dc04:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800dc06:	7afb      	ldrb	r3, [r7, #11]
 800dc08:	f1c3 031f 	rsb	r3, r3, #31
 800dc0c:	617b      	str	r3, [r7, #20]
 800dc0e:	4921      	ldr	r1, [pc, #132]	; (800dc94 <vTaskSwitchContext+0xb8>)
 800dc10:	697a      	ldr	r2, [r7, #20]
 800dc12:	4613      	mov	r3, r2
 800dc14:	009b      	lsls	r3, r3, #2
 800dc16:	4413      	add	r3, r2
 800dc18:	009b      	lsls	r3, r3, #2
 800dc1a:	440b      	add	r3, r1
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d10a      	bne.n	800dc38 <vTaskSwitchContext+0x5c>
	__asm volatile
 800dc22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc26:	f383 8811 	msr	BASEPRI, r3
 800dc2a:	f3bf 8f6f 	isb	sy
 800dc2e:	f3bf 8f4f 	dsb	sy
 800dc32:	607b      	str	r3, [r7, #4]
}
 800dc34:	bf00      	nop
 800dc36:	e7fe      	b.n	800dc36 <vTaskSwitchContext+0x5a>
 800dc38:	697a      	ldr	r2, [r7, #20]
 800dc3a:	4613      	mov	r3, r2
 800dc3c:	009b      	lsls	r3, r3, #2
 800dc3e:	4413      	add	r3, r2
 800dc40:	009b      	lsls	r3, r3, #2
 800dc42:	4a14      	ldr	r2, [pc, #80]	; (800dc94 <vTaskSwitchContext+0xb8>)
 800dc44:	4413      	add	r3, r2
 800dc46:	613b      	str	r3, [r7, #16]
 800dc48:	693b      	ldr	r3, [r7, #16]
 800dc4a:	685b      	ldr	r3, [r3, #4]
 800dc4c:	685a      	ldr	r2, [r3, #4]
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	605a      	str	r2, [r3, #4]
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	685a      	ldr	r2, [r3, #4]
 800dc56:	693b      	ldr	r3, [r7, #16]
 800dc58:	3308      	adds	r3, #8
 800dc5a:	429a      	cmp	r2, r3
 800dc5c:	d104      	bne.n	800dc68 <vTaskSwitchContext+0x8c>
 800dc5e:	693b      	ldr	r3, [r7, #16]
 800dc60:	685b      	ldr	r3, [r3, #4]
 800dc62:	685a      	ldr	r2, [r3, #4]
 800dc64:	693b      	ldr	r3, [r7, #16]
 800dc66:	605a      	str	r2, [r3, #4]
 800dc68:	693b      	ldr	r3, [r7, #16]
 800dc6a:	685b      	ldr	r3, [r3, #4]
 800dc6c:	68db      	ldr	r3, [r3, #12]
 800dc6e:	4a0a      	ldr	r2, [pc, #40]	; (800dc98 <vTaskSwitchContext+0xbc>)
 800dc70:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800dc72:	4b09      	ldr	r3, [pc, #36]	; (800dc98 <vTaskSwitchContext+0xbc>)
 800dc74:	681b      	ldr	r3, [r3, #0]
 800dc76:	334c      	adds	r3, #76	; 0x4c
 800dc78:	4a08      	ldr	r2, [pc, #32]	; (800dc9c <vTaskSwitchContext+0xc0>)
 800dc7a:	6013      	str	r3, [r2, #0]
}
 800dc7c:	bf00      	nop
 800dc7e:	371c      	adds	r7, #28
 800dc80:	46bd      	mov	sp, r7
 800dc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc86:	4770      	bx	lr
 800dc88:	2000365c 	.word	0x2000365c
 800dc8c:	20003648 	.word	0x20003648
 800dc90:	2000363c 	.word	0x2000363c
 800dc94:	20003538 	.word	0x20003538
 800dc98:	20003534 	.word	0x20003534
 800dc9c:	200000a8 	.word	0x200000a8

0800dca0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dca0:	b580      	push	{r7, lr}
 800dca2:	b084      	sub	sp, #16
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
 800dca8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d10a      	bne.n	800dcc6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800dcb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcb4:	f383 8811 	msr	BASEPRI, r3
 800dcb8:	f3bf 8f6f 	isb	sy
 800dcbc:	f3bf 8f4f 	dsb	sy
 800dcc0:	60fb      	str	r3, [r7, #12]
}
 800dcc2:	bf00      	nop
 800dcc4:	e7fe      	b.n	800dcc4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dcc6:	4b07      	ldr	r3, [pc, #28]	; (800dce4 <vTaskPlaceOnEventList+0x44>)
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	3318      	adds	r3, #24
 800dccc:	4619      	mov	r1, r3
 800dcce:	6878      	ldr	r0, [r7, #4]
 800dcd0:	f7fe fdae 	bl	800c830 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dcd4:	2101      	movs	r1, #1
 800dcd6:	6838      	ldr	r0, [r7, #0]
 800dcd8:	f000 fb82 	bl	800e3e0 <prvAddCurrentTaskToDelayedList>
}
 800dcdc:	bf00      	nop
 800dcde:	3710      	adds	r7, #16
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}
 800dce4:	20003534 	.word	0x20003534

0800dce8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800dce8:	b580      	push	{r7, lr}
 800dcea:	b086      	sub	sp, #24
 800dcec:	af00      	add	r7, sp, #0
 800dcee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	68db      	ldr	r3, [r3, #12]
 800dcf4:	68db      	ldr	r3, [r3, #12]
 800dcf6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d10a      	bne.n	800dd14 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800dcfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd02:	f383 8811 	msr	BASEPRI, r3
 800dd06:	f3bf 8f6f 	isb	sy
 800dd0a:	f3bf 8f4f 	dsb	sy
 800dd0e:	60fb      	str	r3, [r7, #12]
}
 800dd10:	bf00      	nop
 800dd12:	e7fe      	b.n	800dd12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800dd14:	693b      	ldr	r3, [r7, #16]
 800dd16:	3318      	adds	r3, #24
 800dd18:	4618      	mov	r0, r3
 800dd1a:	f7fe fdc2 	bl	800c8a2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dd1e:	4b1d      	ldr	r3, [pc, #116]	; (800dd94 <xTaskRemoveFromEventList+0xac>)
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d11c      	bne.n	800dd60 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800dd26:	693b      	ldr	r3, [r7, #16]
 800dd28:	3304      	adds	r3, #4
 800dd2a:	4618      	mov	r0, r3
 800dd2c:	f7fe fdb9 	bl	800c8a2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800dd30:	693b      	ldr	r3, [r7, #16]
 800dd32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd34:	2201      	movs	r2, #1
 800dd36:	409a      	lsls	r2, r3
 800dd38:	4b17      	ldr	r3, [pc, #92]	; (800dd98 <xTaskRemoveFromEventList+0xb0>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	4313      	orrs	r3, r2
 800dd3e:	4a16      	ldr	r2, [pc, #88]	; (800dd98 <xTaskRemoveFromEventList+0xb0>)
 800dd40:	6013      	str	r3, [r2, #0]
 800dd42:	693b      	ldr	r3, [r7, #16]
 800dd44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd46:	4613      	mov	r3, r2
 800dd48:	009b      	lsls	r3, r3, #2
 800dd4a:	4413      	add	r3, r2
 800dd4c:	009b      	lsls	r3, r3, #2
 800dd4e:	4a13      	ldr	r2, [pc, #76]	; (800dd9c <xTaskRemoveFromEventList+0xb4>)
 800dd50:	441a      	add	r2, r3
 800dd52:	693b      	ldr	r3, [r7, #16]
 800dd54:	3304      	adds	r3, #4
 800dd56:	4619      	mov	r1, r3
 800dd58:	4610      	mov	r0, r2
 800dd5a:	f7fe fd45 	bl	800c7e8 <vListInsertEnd>
 800dd5e:	e005      	b.n	800dd6c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800dd60:	693b      	ldr	r3, [r7, #16]
 800dd62:	3318      	adds	r3, #24
 800dd64:	4619      	mov	r1, r3
 800dd66:	480e      	ldr	r0, [pc, #56]	; (800dda0 <xTaskRemoveFromEventList+0xb8>)
 800dd68:	f7fe fd3e 	bl	800c7e8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800dd6c:	693b      	ldr	r3, [r7, #16]
 800dd6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd70:	4b0c      	ldr	r3, [pc, #48]	; (800dda4 <xTaskRemoveFromEventList+0xbc>)
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd76:	429a      	cmp	r2, r3
 800dd78:	d905      	bls.n	800dd86 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800dd7a:	2301      	movs	r3, #1
 800dd7c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800dd7e:	4b0a      	ldr	r3, [pc, #40]	; (800dda8 <xTaskRemoveFromEventList+0xc0>)
 800dd80:	2201      	movs	r2, #1
 800dd82:	601a      	str	r2, [r3, #0]
 800dd84:	e001      	b.n	800dd8a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800dd86:	2300      	movs	r3, #0
 800dd88:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800dd8a:	697b      	ldr	r3, [r7, #20]
}
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	3718      	adds	r7, #24
 800dd90:	46bd      	mov	sp, r7
 800dd92:	bd80      	pop	{r7, pc}
 800dd94:	2000365c 	.word	0x2000365c
 800dd98:	2000363c 	.word	0x2000363c
 800dd9c:	20003538 	.word	0x20003538
 800dda0:	200035f4 	.word	0x200035f4
 800dda4:	20003534 	.word	0x20003534
 800dda8:	20003648 	.word	0x20003648

0800ddac <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ddac:	b480      	push	{r7}
 800ddae:	b083      	sub	sp, #12
 800ddb0:	af00      	add	r7, sp, #0
 800ddb2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ddb4:	4b06      	ldr	r3, [pc, #24]	; (800ddd0 <vTaskInternalSetTimeOutState+0x24>)
 800ddb6:	681a      	ldr	r2, [r3, #0]
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ddbc:	4b05      	ldr	r3, [pc, #20]	; (800ddd4 <vTaskInternalSetTimeOutState+0x28>)
 800ddbe:	681a      	ldr	r2, [r3, #0]
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	605a      	str	r2, [r3, #4]
}
 800ddc4:	bf00      	nop
 800ddc6:	370c      	adds	r7, #12
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddce:	4770      	bx	lr
 800ddd0:	2000364c 	.word	0x2000364c
 800ddd4:	20003638 	.word	0x20003638

0800ddd8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b088      	sub	sp, #32
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
 800dde0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d10a      	bne.n	800ddfe <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800dde8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddec:	f383 8811 	msr	BASEPRI, r3
 800ddf0:	f3bf 8f6f 	isb	sy
 800ddf4:	f3bf 8f4f 	dsb	sy
 800ddf8:	613b      	str	r3, [r7, #16]
}
 800ddfa:	bf00      	nop
 800ddfc:	e7fe      	b.n	800ddfc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	2b00      	cmp	r3, #0
 800de02:	d10a      	bne.n	800de1a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800de04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de08:	f383 8811 	msr	BASEPRI, r3
 800de0c:	f3bf 8f6f 	isb	sy
 800de10:	f3bf 8f4f 	dsb	sy
 800de14:	60fb      	str	r3, [r7, #12]
}
 800de16:	bf00      	nop
 800de18:	e7fe      	b.n	800de18 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800de1a:	f000 fc73 	bl	800e704 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800de1e:	4b1d      	ldr	r3, [pc, #116]	; (800de94 <xTaskCheckForTimeOut+0xbc>)
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	685b      	ldr	r3, [r3, #4]
 800de28:	69ba      	ldr	r2, [r7, #24]
 800de2a:	1ad3      	subs	r3, r2, r3
 800de2c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800de2e:	683b      	ldr	r3, [r7, #0]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de36:	d102      	bne.n	800de3e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800de38:	2300      	movs	r3, #0
 800de3a:	61fb      	str	r3, [r7, #28]
 800de3c:	e023      	b.n	800de86 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	681a      	ldr	r2, [r3, #0]
 800de42:	4b15      	ldr	r3, [pc, #84]	; (800de98 <xTaskCheckForTimeOut+0xc0>)
 800de44:	681b      	ldr	r3, [r3, #0]
 800de46:	429a      	cmp	r2, r3
 800de48:	d007      	beq.n	800de5a <xTaskCheckForTimeOut+0x82>
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	685b      	ldr	r3, [r3, #4]
 800de4e:	69ba      	ldr	r2, [r7, #24]
 800de50:	429a      	cmp	r2, r3
 800de52:	d302      	bcc.n	800de5a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800de54:	2301      	movs	r3, #1
 800de56:	61fb      	str	r3, [r7, #28]
 800de58:	e015      	b.n	800de86 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	697a      	ldr	r2, [r7, #20]
 800de60:	429a      	cmp	r2, r3
 800de62:	d20b      	bcs.n	800de7c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	681a      	ldr	r2, [r3, #0]
 800de68:	697b      	ldr	r3, [r7, #20]
 800de6a:	1ad2      	subs	r2, r2, r3
 800de6c:	683b      	ldr	r3, [r7, #0]
 800de6e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800de70:	6878      	ldr	r0, [r7, #4]
 800de72:	f7ff ff9b 	bl	800ddac <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800de76:	2300      	movs	r3, #0
 800de78:	61fb      	str	r3, [r7, #28]
 800de7a:	e004      	b.n	800de86 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	2200      	movs	r2, #0
 800de80:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800de82:	2301      	movs	r3, #1
 800de84:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800de86:	f000 fc6d 	bl	800e764 <vPortExitCritical>

	return xReturn;
 800de8a:	69fb      	ldr	r3, [r7, #28]
}
 800de8c:	4618      	mov	r0, r3
 800de8e:	3720      	adds	r7, #32
 800de90:	46bd      	mov	sp, r7
 800de92:	bd80      	pop	{r7, pc}
 800de94:	20003638 	.word	0x20003638
 800de98:	2000364c 	.word	0x2000364c

0800de9c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800de9c:	b480      	push	{r7}
 800de9e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800dea0:	4b03      	ldr	r3, [pc, #12]	; (800deb0 <vTaskMissedYield+0x14>)
 800dea2:	2201      	movs	r2, #1
 800dea4:	601a      	str	r2, [r3, #0]
}
 800dea6:	bf00      	nop
 800dea8:	46bd      	mov	sp, r7
 800deaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deae:	4770      	bx	lr
 800deb0:	20003648 	.word	0x20003648

0800deb4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b082      	sub	sp, #8
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800debc:	f000 f852 	bl	800df64 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dec0:	4b06      	ldr	r3, [pc, #24]	; (800dedc <prvIdleTask+0x28>)
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	2b01      	cmp	r3, #1
 800dec6:	d9f9      	bls.n	800debc <prvIdleTask+0x8>
			{
				taskYIELD();
 800dec8:	4b05      	ldr	r3, [pc, #20]	; (800dee0 <prvIdleTask+0x2c>)
 800deca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dece:	601a      	str	r2, [r3, #0]
 800ded0:	f3bf 8f4f 	dsb	sy
 800ded4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ded8:	e7f0      	b.n	800debc <prvIdleTask+0x8>
 800deda:	bf00      	nop
 800dedc:	20003538 	.word	0x20003538
 800dee0:	e000ed04 	.word	0xe000ed04

0800dee4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b082      	sub	sp, #8
 800dee8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800deea:	2300      	movs	r3, #0
 800deec:	607b      	str	r3, [r7, #4]
 800deee:	e00c      	b.n	800df0a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800def0:	687a      	ldr	r2, [r7, #4]
 800def2:	4613      	mov	r3, r2
 800def4:	009b      	lsls	r3, r3, #2
 800def6:	4413      	add	r3, r2
 800def8:	009b      	lsls	r3, r3, #2
 800defa:	4a12      	ldr	r2, [pc, #72]	; (800df44 <prvInitialiseTaskLists+0x60>)
 800defc:	4413      	add	r3, r2
 800defe:	4618      	mov	r0, r3
 800df00:	f7fe fc45 	bl	800c78e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	3301      	adds	r3, #1
 800df08:	607b      	str	r3, [r7, #4]
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	2b06      	cmp	r3, #6
 800df0e:	d9ef      	bls.n	800def0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800df10:	480d      	ldr	r0, [pc, #52]	; (800df48 <prvInitialiseTaskLists+0x64>)
 800df12:	f7fe fc3c 	bl	800c78e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800df16:	480d      	ldr	r0, [pc, #52]	; (800df4c <prvInitialiseTaskLists+0x68>)
 800df18:	f7fe fc39 	bl	800c78e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800df1c:	480c      	ldr	r0, [pc, #48]	; (800df50 <prvInitialiseTaskLists+0x6c>)
 800df1e:	f7fe fc36 	bl	800c78e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800df22:	480c      	ldr	r0, [pc, #48]	; (800df54 <prvInitialiseTaskLists+0x70>)
 800df24:	f7fe fc33 	bl	800c78e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800df28:	480b      	ldr	r0, [pc, #44]	; (800df58 <prvInitialiseTaskLists+0x74>)
 800df2a:	f7fe fc30 	bl	800c78e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800df2e:	4b0b      	ldr	r3, [pc, #44]	; (800df5c <prvInitialiseTaskLists+0x78>)
 800df30:	4a05      	ldr	r2, [pc, #20]	; (800df48 <prvInitialiseTaskLists+0x64>)
 800df32:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800df34:	4b0a      	ldr	r3, [pc, #40]	; (800df60 <prvInitialiseTaskLists+0x7c>)
 800df36:	4a05      	ldr	r2, [pc, #20]	; (800df4c <prvInitialiseTaskLists+0x68>)
 800df38:	601a      	str	r2, [r3, #0]
}
 800df3a:	bf00      	nop
 800df3c:	3708      	adds	r7, #8
 800df3e:	46bd      	mov	sp, r7
 800df40:	bd80      	pop	{r7, pc}
 800df42:	bf00      	nop
 800df44:	20003538 	.word	0x20003538
 800df48:	200035c4 	.word	0x200035c4
 800df4c:	200035d8 	.word	0x200035d8
 800df50:	200035f4 	.word	0x200035f4
 800df54:	20003608 	.word	0x20003608
 800df58:	20003620 	.word	0x20003620
 800df5c:	200035ec 	.word	0x200035ec
 800df60:	200035f0 	.word	0x200035f0

0800df64 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b082      	sub	sp, #8
 800df68:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800df6a:	e019      	b.n	800dfa0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800df6c:	f000 fbca 	bl	800e704 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df70:	4b10      	ldr	r3, [pc, #64]	; (800dfb4 <prvCheckTasksWaitingTermination+0x50>)
 800df72:	68db      	ldr	r3, [r3, #12]
 800df74:	68db      	ldr	r3, [r3, #12]
 800df76:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	3304      	adds	r3, #4
 800df7c:	4618      	mov	r0, r3
 800df7e:	f7fe fc90 	bl	800c8a2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800df82:	4b0d      	ldr	r3, [pc, #52]	; (800dfb8 <prvCheckTasksWaitingTermination+0x54>)
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	3b01      	subs	r3, #1
 800df88:	4a0b      	ldr	r2, [pc, #44]	; (800dfb8 <prvCheckTasksWaitingTermination+0x54>)
 800df8a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800df8c:	4b0b      	ldr	r3, [pc, #44]	; (800dfbc <prvCheckTasksWaitingTermination+0x58>)
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	3b01      	subs	r3, #1
 800df92:	4a0a      	ldr	r2, [pc, #40]	; (800dfbc <prvCheckTasksWaitingTermination+0x58>)
 800df94:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800df96:	f000 fbe5 	bl	800e764 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800df9a:	6878      	ldr	r0, [r7, #4]
 800df9c:	f000 f810 	bl	800dfc0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800dfa0:	4b06      	ldr	r3, [pc, #24]	; (800dfbc <prvCheckTasksWaitingTermination+0x58>)
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d1e1      	bne.n	800df6c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800dfa8:	bf00      	nop
 800dfaa:	bf00      	nop
 800dfac:	3708      	adds	r7, #8
 800dfae:	46bd      	mov	sp, r7
 800dfb0:	bd80      	pop	{r7, pc}
 800dfb2:	bf00      	nop
 800dfb4:	20003608 	.word	0x20003608
 800dfb8:	20003634 	.word	0x20003634
 800dfbc:	2000361c 	.word	0x2000361c

0800dfc0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b084      	sub	sp, #16
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	334c      	adds	r3, #76	; 0x4c
 800dfcc:	4618      	mov	r0, r3
 800dfce:	f000 ffd5 	bl	800ef7c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d108      	bne.n	800dfee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	f000 fd7d 	bl	800eae0 <vPortFree>
				vPortFree( pxTCB );
 800dfe6:	6878      	ldr	r0, [r7, #4]
 800dfe8:	f000 fd7a 	bl	800eae0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800dfec:	e018      	b.n	800e020 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800dff4:	2b01      	cmp	r3, #1
 800dff6:	d103      	bne.n	800e000 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800dff8:	6878      	ldr	r0, [r7, #4]
 800dffa:	f000 fd71 	bl	800eae0 <vPortFree>
	}
 800dffe:	e00f      	b.n	800e020 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800e006:	2b02      	cmp	r3, #2
 800e008:	d00a      	beq.n	800e020 <prvDeleteTCB+0x60>
	__asm volatile
 800e00a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e00e:	f383 8811 	msr	BASEPRI, r3
 800e012:	f3bf 8f6f 	isb	sy
 800e016:	f3bf 8f4f 	dsb	sy
 800e01a:	60fb      	str	r3, [r7, #12]
}
 800e01c:	bf00      	nop
 800e01e:	e7fe      	b.n	800e01e <prvDeleteTCB+0x5e>
	}
 800e020:	bf00      	nop
 800e022:	3710      	adds	r7, #16
 800e024:	46bd      	mov	sp, r7
 800e026:	bd80      	pop	{r7, pc}

0800e028 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e028:	b480      	push	{r7}
 800e02a:	b083      	sub	sp, #12
 800e02c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e02e:	4b0c      	ldr	r3, [pc, #48]	; (800e060 <prvResetNextTaskUnblockTime+0x38>)
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d104      	bne.n	800e042 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e038:	4b0a      	ldr	r3, [pc, #40]	; (800e064 <prvResetNextTaskUnblockTime+0x3c>)
 800e03a:	f04f 32ff 	mov.w	r2, #4294967295
 800e03e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e040:	e008      	b.n	800e054 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e042:	4b07      	ldr	r3, [pc, #28]	; (800e060 <prvResetNextTaskUnblockTime+0x38>)
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	68db      	ldr	r3, [r3, #12]
 800e04a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	685b      	ldr	r3, [r3, #4]
 800e050:	4a04      	ldr	r2, [pc, #16]	; (800e064 <prvResetNextTaskUnblockTime+0x3c>)
 800e052:	6013      	str	r3, [r2, #0]
}
 800e054:	bf00      	nop
 800e056:	370c      	adds	r7, #12
 800e058:	46bd      	mov	sp, r7
 800e05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e05e:	4770      	bx	lr
 800e060:	200035ec 	.word	0x200035ec
 800e064:	20003654 	.word	0x20003654

0800e068 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e068:	b480      	push	{r7}
 800e06a:	b083      	sub	sp, #12
 800e06c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e06e:	4b0b      	ldr	r3, [pc, #44]	; (800e09c <xTaskGetSchedulerState+0x34>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	2b00      	cmp	r3, #0
 800e074:	d102      	bne.n	800e07c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e076:	2301      	movs	r3, #1
 800e078:	607b      	str	r3, [r7, #4]
 800e07a:	e008      	b.n	800e08e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e07c:	4b08      	ldr	r3, [pc, #32]	; (800e0a0 <xTaskGetSchedulerState+0x38>)
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	2b00      	cmp	r3, #0
 800e082:	d102      	bne.n	800e08a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e084:	2302      	movs	r3, #2
 800e086:	607b      	str	r3, [r7, #4]
 800e088:	e001      	b.n	800e08e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e08a:	2300      	movs	r3, #0
 800e08c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e08e:	687b      	ldr	r3, [r7, #4]
	}
 800e090:	4618      	mov	r0, r3
 800e092:	370c      	adds	r7, #12
 800e094:	46bd      	mov	sp, r7
 800e096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e09a:	4770      	bx	lr
 800e09c:	20003640 	.word	0x20003640
 800e0a0:	2000365c 	.word	0x2000365c

0800e0a4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e0a4:	b580      	push	{r7, lr}
 800e0a6:	b084      	sub	sp, #16
 800e0a8:	af00      	add	r7, sp, #0
 800e0aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d05e      	beq.n	800e178 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e0ba:	68bb      	ldr	r3, [r7, #8]
 800e0bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0be:	4b31      	ldr	r3, [pc, #196]	; (800e184 <xTaskPriorityInherit+0xe0>)
 800e0c0:	681b      	ldr	r3, [r3, #0]
 800e0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0c4:	429a      	cmp	r2, r3
 800e0c6:	d24e      	bcs.n	800e166 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e0c8:	68bb      	ldr	r3, [r7, #8]
 800e0ca:	699b      	ldr	r3, [r3, #24]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	db06      	blt.n	800e0de <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e0d0:	4b2c      	ldr	r3, [pc, #176]	; (800e184 <xTaskPriorityInherit+0xe0>)
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0d6:	f1c3 0207 	rsb	r2, r3, #7
 800e0da:	68bb      	ldr	r3, [r7, #8]
 800e0dc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e0de:	68bb      	ldr	r3, [r7, #8]
 800e0e0:	6959      	ldr	r1, [r3, #20]
 800e0e2:	68bb      	ldr	r3, [r7, #8]
 800e0e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0e6:	4613      	mov	r3, r2
 800e0e8:	009b      	lsls	r3, r3, #2
 800e0ea:	4413      	add	r3, r2
 800e0ec:	009b      	lsls	r3, r3, #2
 800e0ee:	4a26      	ldr	r2, [pc, #152]	; (800e188 <xTaskPriorityInherit+0xe4>)
 800e0f0:	4413      	add	r3, r2
 800e0f2:	4299      	cmp	r1, r3
 800e0f4:	d12f      	bne.n	800e156 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e0f6:	68bb      	ldr	r3, [r7, #8]
 800e0f8:	3304      	adds	r3, #4
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	f7fe fbd1 	bl	800c8a2 <uxListRemove>
 800e100:	4603      	mov	r3, r0
 800e102:	2b00      	cmp	r3, #0
 800e104:	d10a      	bne.n	800e11c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800e106:	68bb      	ldr	r3, [r7, #8]
 800e108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e10a:	2201      	movs	r2, #1
 800e10c:	fa02 f303 	lsl.w	r3, r2, r3
 800e110:	43da      	mvns	r2, r3
 800e112:	4b1e      	ldr	r3, [pc, #120]	; (800e18c <xTaskPriorityInherit+0xe8>)
 800e114:	681b      	ldr	r3, [r3, #0]
 800e116:	4013      	ands	r3, r2
 800e118:	4a1c      	ldr	r2, [pc, #112]	; (800e18c <xTaskPriorityInherit+0xe8>)
 800e11a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e11c:	4b19      	ldr	r3, [pc, #100]	; (800e184 <xTaskPriorityInherit+0xe0>)
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e122:	68bb      	ldr	r3, [r7, #8]
 800e124:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e126:	68bb      	ldr	r3, [r7, #8]
 800e128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e12a:	2201      	movs	r2, #1
 800e12c:	409a      	lsls	r2, r3
 800e12e:	4b17      	ldr	r3, [pc, #92]	; (800e18c <xTaskPriorityInherit+0xe8>)
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	4313      	orrs	r3, r2
 800e134:	4a15      	ldr	r2, [pc, #84]	; (800e18c <xTaskPriorityInherit+0xe8>)
 800e136:	6013      	str	r3, [r2, #0]
 800e138:	68bb      	ldr	r3, [r7, #8]
 800e13a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e13c:	4613      	mov	r3, r2
 800e13e:	009b      	lsls	r3, r3, #2
 800e140:	4413      	add	r3, r2
 800e142:	009b      	lsls	r3, r3, #2
 800e144:	4a10      	ldr	r2, [pc, #64]	; (800e188 <xTaskPriorityInherit+0xe4>)
 800e146:	441a      	add	r2, r3
 800e148:	68bb      	ldr	r3, [r7, #8]
 800e14a:	3304      	adds	r3, #4
 800e14c:	4619      	mov	r1, r3
 800e14e:	4610      	mov	r0, r2
 800e150:	f7fe fb4a 	bl	800c7e8 <vListInsertEnd>
 800e154:	e004      	b.n	800e160 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e156:	4b0b      	ldr	r3, [pc, #44]	; (800e184 <xTaskPriorityInherit+0xe0>)
 800e158:	681b      	ldr	r3, [r3, #0]
 800e15a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e15c:	68bb      	ldr	r3, [r7, #8]
 800e15e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e160:	2301      	movs	r3, #1
 800e162:	60fb      	str	r3, [r7, #12]
 800e164:	e008      	b.n	800e178 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e166:	68bb      	ldr	r3, [r7, #8]
 800e168:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e16a:	4b06      	ldr	r3, [pc, #24]	; (800e184 <xTaskPriorityInherit+0xe0>)
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e170:	429a      	cmp	r2, r3
 800e172:	d201      	bcs.n	800e178 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e174:	2301      	movs	r3, #1
 800e176:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e178:	68fb      	ldr	r3, [r7, #12]
	}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3710      	adds	r7, #16
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}
 800e182:	bf00      	nop
 800e184:	20003534 	.word	0x20003534
 800e188:	20003538 	.word	0x20003538
 800e18c:	2000363c 	.word	0x2000363c

0800e190 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e190:	b580      	push	{r7, lr}
 800e192:	b086      	sub	sp, #24
 800e194:	af00      	add	r7, sp, #0
 800e196:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e19c:	2300      	movs	r3, #0
 800e19e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d06e      	beq.n	800e284 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e1a6:	4b3a      	ldr	r3, [pc, #232]	; (800e290 <xTaskPriorityDisinherit+0x100>)
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	693a      	ldr	r2, [r7, #16]
 800e1ac:	429a      	cmp	r2, r3
 800e1ae:	d00a      	beq.n	800e1c6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1b4:	f383 8811 	msr	BASEPRI, r3
 800e1b8:	f3bf 8f6f 	isb	sy
 800e1bc:	f3bf 8f4f 	dsb	sy
 800e1c0:	60fb      	str	r3, [r7, #12]
}
 800e1c2:	bf00      	nop
 800e1c4:	e7fe      	b.n	800e1c4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e1c6:	693b      	ldr	r3, [r7, #16]
 800e1c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d10a      	bne.n	800e1e4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1d2:	f383 8811 	msr	BASEPRI, r3
 800e1d6:	f3bf 8f6f 	isb	sy
 800e1da:	f3bf 8f4f 	dsb	sy
 800e1de:	60bb      	str	r3, [r7, #8]
}
 800e1e0:	bf00      	nop
 800e1e2:	e7fe      	b.n	800e1e2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e1e4:	693b      	ldr	r3, [r7, #16]
 800e1e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e1e8:	1e5a      	subs	r2, r3, #1
 800e1ea:	693b      	ldr	r3, [r7, #16]
 800e1ec:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e1ee:	693b      	ldr	r3, [r7, #16]
 800e1f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1f2:	693b      	ldr	r3, [r7, #16]
 800e1f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e1f6:	429a      	cmp	r2, r3
 800e1f8:	d044      	beq.n	800e284 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e1fa:	693b      	ldr	r3, [r7, #16]
 800e1fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e1fe:	2b00      	cmp	r3, #0
 800e200:	d140      	bne.n	800e284 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e202:	693b      	ldr	r3, [r7, #16]
 800e204:	3304      	adds	r3, #4
 800e206:	4618      	mov	r0, r3
 800e208:	f7fe fb4b 	bl	800c8a2 <uxListRemove>
 800e20c:	4603      	mov	r3, r0
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d115      	bne.n	800e23e <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e216:	491f      	ldr	r1, [pc, #124]	; (800e294 <xTaskPriorityDisinherit+0x104>)
 800e218:	4613      	mov	r3, r2
 800e21a:	009b      	lsls	r3, r3, #2
 800e21c:	4413      	add	r3, r2
 800e21e:	009b      	lsls	r3, r3, #2
 800e220:	440b      	add	r3, r1
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d10a      	bne.n	800e23e <xTaskPriorityDisinherit+0xae>
 800e228:	693b      	ldr	r3, [r7, #16]
 800e22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e22c:	2201      	movs	r2, #1
 800e22e:	fa02 f303 	lsl.w	r3, r2, r3
 800e232:	43da      	mvns	r2, r3
 800e234:	4b18      	ldr	r3, [pc, #96]	; (800e298 <xTaskPriorityDisinherit+0x108>)
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	4013      	ands	r3, r2
 800e23a:	4a17      	ldr	r2, [pc, #92]	; (800e298 <xTaskPriorityDisinherit+0x108>)
 800e23c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e23e:	693b      	ldr	r3, [r7, #16]
 800e240:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e242:	693b      	ldr	r3, [r7, #16]
 800e244:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e246:	693b      	ldr	r3, [r7, #16]
 800e248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e24a:	f1c3 0207 	rsb	r2, r3, #7
 800e24e:	693b      	ldr	r3, [r7, #16]
 800e250:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e252:	693b      	ldr	r3, [r7, #16]
 800e254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e256:	2201      	movs	r2, #1
 800e258:	409a      	lsls	r2, r3
 800e25a:	4b0f      	ldr	r3, [pc, #60]	; (800e298 <xTaskPriorityDisinherit+0x108>)
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	4313      	orrs	r3, r2
 800e260:	4a0d      	ldr	r2, [pc, #52]	; (800e298 <xTaskPriorityDisinherit+0x108>)
 800e262:	6013      	str	r3, [r2, #0]
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e268:	4613      	mov	r3, r2
 800e26a:	009b      	lsls	r3, r3, #2
 800e26c:	4413      	add	r3, r2
 800e26e:	009b      	lsls	r3, r3, #2
 800e270:	4a08      	ldr	r2, [pc, #32]	; (800e294 <xTaskPriorityDisinherit+0x104>)
 800e272:	441a      	add	r2, r3
 800e274:	693b      	ldr	r3, [r7, #16]
 800e276:	3304      	adds	r3, #4
 800e278:	4619      	mov	r1, r3
 800e27a:	4610      	mov	r0, r2
 800e27c:	f7fe fab4 	bl	800c7e8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e280:	2301      	movs	r3, #1
 800e282:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e284:	697b      	ldr	r3, [r7, #20]
	}
 800e286:	4618      	mov	r0, r3
 800e288:	3718      	adds	r7, #24
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}
 800e28e:	bf00      	nop
 800e290:	20003534 	.word	0x20003534
 800e294:	20003538 	.word	0x20003538
 800e298:	2000363c 	.word	0x2000363c

0800e29c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b088      	sub	sp, #32
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]
 800e2a4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d077      	beq.n	800e3a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e2b4:	69bb      	ldr	r3, [r7, #24]
 800e2b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d10a      	bne.n	800e2d2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800e2bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2c0:	f383 8811 	msr	BASEPRI, r3
 800e2c4:	f3bf 8f6f 	isb	sy
 800e2c8:	f3bf 8f4f 	dsb	sy
 800e2cc:	60fb      	str	r3, [r7, #12]
}
 800e2ce:	bf00      	nop
 800e2d0:	e7fe      	b.n	800e2d0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e2d2:	69bb      	ldr	r3, [r7, #24]
 800e2d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2d6:	683a      	ldr	r2, [r7, #0]
 800e2d8:	429a      	cmp	r2, r3
 800e2da:	d902      	bls.n	800e2e2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	61fb      	str	r3, [r7, #28]
 800e2e0:	e002      	b.n	800e2e8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e2e2:	69bb      	ldr	r3, [r7, #24]
 800e2e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e2e6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e2e8:	69bb      	ldr	r3, [r7, #24]
 800e2ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2ec:	69fa      	ldr	r2, [r7, #28]
 800e2ee:	429a      	cmp	r2, r3
 800e2f0:	d058      	beq.n	800e3a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e2f2:	69bb      	ldr	r3, [r7, #24]
 800e2f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e2f6:	697a      	ldr	r2, [r7, #20]
 800e2f8:	429a      	cmp	r2, r3
 800e2fa:	d153      	bne.n	800e3a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e2fc:	4b2b      	ldr	r3, [pc, #172]	; (800e3ac <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	69ba      	ldr	r2, [r7, #24]
 800e302:	429a      	cmp	r2, r3
 800e304:	d10a      	bne.n	800e31c <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800e306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e30a:	f383 8811 	msr	BASEPRI, r3
 800e30e:	f3bf 8f6f 	isb	sy
 800e312:	f3bf 8f4f 	dsb	sy
 800e316:	60bb      	str	r3, [r7, #8]
}
 800e318:	bf00      	nop
 800e31a:	e7fe      	b.n	800e31a <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e31c:	69bb      	ldr	r3, [r7, #24]
 800e31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e320:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e322:	69bb      	ldr	r3, [r7, #24]
 800e324:	69fa      	ldr	r2, [r7, #28]
 800e326:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e328:	69bb      	ldr	r3, [r7, #24]
 800e32a:	699b      	ldr	r3, [r3, #24]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	db04      	blt.n	800e33a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e330:	69fb      	ldr	r3, [r7, #28]
 800e332:	f1c3 0207 	rsb	r2, r3, #7
 800e336:	69bb      	ldr	r3, [r7, #24]
 800e338:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e33a:	69bb      	ldr	r3, [r7, #24]
 800e33c:	6959      	ldr	r1, [r3, #20]
 800e33e:	693a      	ldr	r2, [r7, #16]
 800e340:	4613      	mov	r3, r2
 800e342:	009b      	lsls	r3, r3, #2
 800e344:	4413      	add	r3, r2
 800e346:	009b      	lsls	r3, r3, #2
 800e348:	4a19      	ldr	r2, [pc, #100]	; (800e3b0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800e34a:	4413      	add	r3, r2
 800e34c:	4299      	cmp	r1, r3
 800e34e:	d129      	bne.n	800e3a4 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e350:	69bb      	ldr	r3, [r7, #24]
 800e352:	3304      	adds	r3, #4
 800e354:	4618      	mov	r0, r3
 800e356:	f7fe faa4 	bl	800c8a2 <uxListRemove>
 800e35a:	4603      	mov	r3, r0
 800e35c:	2b00      	cmp	r3, #0
 800e35e:	d10a      	bne.n	800e376 <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800e360:	69bb      	ldr	r3, [r7, #24]
 800e362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e364:	2201      	movs	r2, #1
 800e366:	fa02 f303 	lsl.w	r3, r2, r3
 800e36a:	43da      	mvns	r2, r3
 800e36c:	4b11      	ldr	r3, [pc, #68]	; (800e3b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	4013      	ands	r3, r2
 800e372:	4a10      	ldr	r2, [pc, #64]	; (800e3b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800e374:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e376:	69bb      	ldr	r3, [r7, #24]
 800e378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e37a:	2201      	movs	r2, #1
 800e37c:	409a      	lsls	r2, r3
 800e37e:	4b0d      	ldr	r3, [pc, #52]	; (800e3b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	4313      	orrs	r3, r2
 800e384:	4a0b      	ldr	r2, [pc, #44]	; (800e3b4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800e386:	6013      	str	r3, [r2, #0]
 800e388:	69bb      	ldr	r3, [r7, #24]
 800e38a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e38c:	4613      	mov	r3, r2
 800e38e:	009b      	lsls	r3, r3, #2
 800e390:	4413      	add	r3, r2
 800e392:	009b      	lsls	r3, r3, #2
 800e394:	4a06      	ldr	r2, [pc, #24]	; (800e3b0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800e396:	441a      	add	r2, r3
 800e398:	69bb      	ldr	r3, [r7, #24]
 800e39a:	3304      	adds	r3, #4
 800e39c:	4619      	mov	r1, r3
 800e39e:	4610      	mov	r0, r2
 800e3a0:	f7fe fa22 	bl	800c7e8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e3a4:	bf00      	nop
 800e3a6:	3720      	adds	r7, #32
 800e3a8:	46bd      	mov	sp, r7
 800e3aa:	bd80      	pop	{r7, pc}
 800e3ac:	20003534 	.word	0x20003534
 800e3b0:	20003538 	.word	0x20003538
 800e3b4:	2000363c 	.word	0x2000363c

0800e3b8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e3b8:	b480      	push	{r7}
 800e3ba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e3bc:	4b07      	ldr	r3, [pc, #28]	; (800e3dc <pvTaskIncrementMutexHeldCount+0x24>)
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d004      	beq.n	800e3ce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e3c4:	4b05      	ldr	r3, [pc, #20]	; (800e3dc <pvTaskIncrementMutexHeldCount+0x24>)
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e3ca:	3201      	adds	r2, #1
 800e3cc:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800e3ce:	4b03      	ldr	r3, [pc, #12]	; (800e3dc <pvTaskIncrementMutexHeldCount+0x24>)
 800e3d0:	681b      	ldr	r3, [r3, #0]
	}
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3da:	4770      	bx	lr
 800e3dc:	20003534 	.word	0x20003534

0800e3e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e3e0:	b580      	push	{r7, lr}
 800e3e2:	b084      	sub	sp, #16
 800e3e4:	af00      	add	r7, sp, #0
 800e3e6:	6078      	str	r0, [r7, #4]
 800e3e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e3ea:	4b29      	ldr	r3, [pc, #164]	; (800e490 <prvAddCurrentTaskToDelayedList+0xb0>)
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e3f0:	4b28      	ldr	r3, [pc, #160]	; (800e494 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	3304      	adds	r3, #4
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f7fe fa53 	bl	800c8a2 <uxListRemove>
 800e3fc:	4603      	mov	r3, r0
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d10b      	bne.n	800e41a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800e402:	4b24      	ldr	r3, [pc, #144]	; (800e494 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e408:	2201      	movs	r2, #1
 800e40a:	fa02 f303 	lsl.w	r3, r2, r3
 800e40e:	43da      	mvns	r2, r3
 800e410:	4b21      	ldr	r3, [pc, #132]	; (800e498 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	4013      	ands	r3, r2
 800e416:	4a20      	ldr	r2, [pc, #128]	; (800e498 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e418:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e420:	d10a      	bne.n	800e438 <prvAddCurrentTaskToDelayedList+0x58>
 800e422:	683b      	ldr	r3, [r7, #0]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d007      	beq.n	800e438 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e428:	4b1a      	ldr	r3, [pc, #104]	; (800e494 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e42a:	681b      	ldr	r3, [r3, #0]
 800e42c:	3304      	adds	r3, #4
 800e42e:	4619      	mov	r1, r3
 800e430:	481a      	ldr	r0, [pc, #104]	; (800e49c <prvAddCurrentTaskToDelayedList+0xbc>)
 800e432:	f7fe f9d9 	bl	800c7e8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e436:	e026      	b.n	800e486 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e438:	68fa      	ldr	r2, [r7, #12]
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	4413      	add	r3, r2
 800e43e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e440:	4b14      	ldr	r3, [pc, #80]	; (800e494 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	68ba      	ldr	r2, [r7, #8]
 800e446:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e448:	68ba      	ldr	r2, [r7, #8]
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	429a      	cmp	r2, r3
 800e44e:	d209      	bcs.n	800e464 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e450:	4b13      	ldr	r3, [pc, #76]	; (800e4a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800e452:	681a      	ldr	r2, [r3, #0]
 800e454:	4b0f      	ldr	r3, [pc, #60]	; (800e494 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	3304      	adds	r3, #4
 800e45a:	4619      	mov	r1, r3
 800e45c:	4610      	mov	r0, r2
 800e45e:	f7fe f9e7 	bl	800c830 <vListInsert>
}
 800e462:	e010      	b.n	800e486 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e464:	4b0f      	ldr	r3, [pc, #60]	; (800e4a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800e466:	681a      	ldr	r2, [r3, #0]
 800e468:	4b0a      	ldr	r3, [pc, #40]	; (800e494 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	3304      	adds	r3, #4
 800e46e:	4619      	mov	r1, r3
 800e470:	4610      	mov	r0, r2
 800e472:	f7fe f9dd 	bl	800c830 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e476:	4b0c      	ldr	r3, [pc, #48]	; (800e4a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	68ba      	ldr	r2, [r7, #8]
 800e47c:	429a      	cmp	r2, r3
 800e47e:	d202      	bcs.n	800e486 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e480:	4a09      	ldr	r2, [pc, #36]	; (800e4a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e482:	68bb      	ldr	r3, [r7, #8]
 800e484:	6013      	str	r3, [r2, #0]
}
 800e486:	bf00      	nop
 800e488:	3710      	adds	r7, #16
 800e48a:	46bd      	mov	sp, r7
 800e48c:	bd80      	pop	{r7, pc}
 800e48e:	bf00      	nop
 800e490:	20003638 	.word	0x20003638
 800e494:	20003534 	.word	0x20003534
 800e498:	2000363c 	.word	0x2000363c
 800e49c:	20003620 	.word	0x20003620
 800e4a0:	200035f0 	.word	0x200035f0
 800e4a4:	200035ec 	.word	0x200035ec
 800e4a8:	20003654 	.word	0x20003654

0800e4ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	b085      	sub	sp, #20
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	60f8      	str	r0, [r7, #12]
 800e4b4:	60b9      	str	r1, [r7, #8]
 800e4b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	3b04      	subs	r3, #4
 800e4bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e4c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	3b04      	subs	r3, #4
 800e4ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e4cc:	68bb      	ldr	r3, [r7, #8]
 800e4ce:	f023 0201 	bic.w	r2, r3, #1
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	3b04      	subs	r3, #4
 800e4da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e4dc:	4a0c      	ldr	r2, [pc, #48]	; (800e510 <pxPortInitialiseStack+0x64>)
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	3b14      	subs	r3, #20
 800e4e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e4e8:	687a      	ldr	r2, [r7, #4]
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	3b04      	subs	r3, #4
 800e4f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	f06f 0202 	mvn.w	r2, #2
 800e4fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	3b20      	subs	r3, #32
 800e500:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e502:	68fb      	ldr	r3, [r7, #12]
}
 800e504:	4618      	mov	r0, r3
 800e506:	3714      	adds	r7, #20
 800e508:	46bd      	mov	sp, r7
 800e50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50e:	4770      	bx	lr
 800e510:	0800e515 	.word	0x0800e515

0800e514 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e514:	b480      	push	{r7}
 800e516:	b085      	sub	sp, #20
 800e518:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e51a:	2300      	movs	r3, #0
 800e51c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e51e:	4b12      	ldr	r3, [pc, #72]	; (800e568 <prvTaskExitError+0x54>)
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e526:	d00a      	beq.n	800e53e <prvTaskExitError+0x2a>
	__asm volatile
 800e528:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e52c:	f383 8811 	msr	BASEPRI, r3
 800e530:	f3bf 8f6f 	isb	sy
 800e534:	f3bf 8f4f 	dsb	sy
 800e538:	60fb      	str	r3, [r7, #12]
}
 800e53a:	bf00      	nop
 800e53c:	e7fe      	b.n	800e53c <prvTaskExitError+0x28>
	__asm volatile
 800e53e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e542:	f383 8811 	msr	BASEPRI, r3
 800e546:	f3bf 8f6f 	isb	sy
 800e54a:	f3bf 8f4f 	dsb	sy
 800e54e:	60bb      	str	r3, [r7, #8]
}
 800e550:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e552:	bf00      	nop
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d0fc      	beq.n	800e554 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e55a:	bf00      	nop
 800e55c:	bf00      	nop
 800e55e:	3714      	adds	r7, #20
 800e560:	46bd      	mov	sp, r7
 800e562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e566:	4770      	bx	lr
 800e568:	200000a4 	.word	0x200000a4
 800e56c:	00000000 	.word	0x00000000

0800e570 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e570:	4b07      	ldr	r3, [pc, #28]	; (800e590 <pxCurrentTCBConst2>)
 800e572:	6819      	ldr	r1, [r3, #0]
 800e574:	6808      	ldr	r0, [r1, #0]
 800e576:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e57a:	f380 8809 	msr	PSP, r0
 800e57e:	f3bf 8f6f 	isb	sy
 800e582:	f04f 0000 	mov.w	r0, #0
 800e586:	f380 8811 	msr	BASEPRI, r0
 800e58a:	4770      	bx	lr
 800e58c:	f3af 8000 	nop.w

0800e590 <pxCurrentTCBConst2>:
 800e590:	20003534 	.word	0x20003534
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e594:	bf00      	nop
 800e596:	bf00      	nop

0800e598 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e598:	4808      	ldr	r0, [pc, #32]	; (800e5bc <prvPortStartFirstTask+0x24>)
 800e59a:	6800      	ldr	r0, [r0, #0]
 800e59c:	6800      	ldr	r0, [r0, #0]
 800e59e:	f380 8808 	msr	MSP, r0
 800e5a2:	f04f 0000 	mov.w	r0, #0
 800e5a6:	f380 8814 	msr	CONTROL, r0
 800e5aa:	b662      	cpsie	i
 800e5ac:	b661      	cpsie	f
 800e5ae:	f3bf 8f4f 	dsb	sy
 800e5b2:	f3bf 8f6f 	isb	sy
 800e5b6:	df00      	svc	0
 800e5b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e5ba:	bf00      	nop
 800e5bc:	e000ed08 	.word	0xe000ed08

0800e5c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e5c0:	b580      	push	{r7, lr}
 800e5c2:	b086      	sub	sp, #24
 800e5c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e5c6:	4b46      	ldr	r3, [pc, #280]	; (800e6e0 <xPortStartScheduler+0x120>)
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	4a46      	ldr	r2, [pc, #280]	; (800e6e4 <xPortStartScheduler+0x124>)
 800e5cc:	4293      	cmp	r3, r2
 800e5ce:	d10a      	bne.n	800e5e6 <xPortStartScheduler+0x26>
	__asm volatile
 800e5d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5d4:	f383 8811 	msr	BASEPRI, r3
 800e5d8:	f3bf 8f6f 	isb	sy
 800e5dc:	f3bf 8f4f 	dsb	sy
 800e5e0:	613b      	str	r3, [r7, #16]
}
 800e5e2:	bf00      	nop
 800e5e4:	e7fe      	b.n	800e5e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800e5e6:	4b3e      	ldr	r3, [pc, #248]	; (800e6e0 <xPortStartScheduler+0x120>)
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	4a3f      	ldr	r2, [pc, #252]	; (800e6e8 <xPortStartScheduler+0x128>)
 800e5ec:	4293      	cmp	r3, r2
 800e5ee:	d10a      	bne.n	800e606 <xPortStartScheduler+0x46>
	__asm volatile
 800e5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5f4:	f383 8811 	msr	BASEPRI, r3
 800e5f8:	f3bf 8f6f 	isb	sy
 800e5fc:	f3bf 8f4f 	dsb	sy
 800e600:	60fb      	str	r3, [r7, #12]
}
 800e602:	bf00      	nop
 800e604:	e7fe      	b.n	800e604 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e606:	4b39      	ldr	r3, [pc, #228]	; (800e6ec <xPortStartScheduler+0x12c>)
 800e608:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e60a:	697b      	ldr	r3, [r7, #20]
 800e60c:	781b      	ldrb	r3, [r3, #0]
 800e60e:	b2db      	uxtb	r3, r3
 800e610:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e612:	697b      	ldr	r3, [r7, #20]
 800e614:	22ff      	movs	r2, #255	; 0xff
 800e616:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e618:	697b      	ldr	r3, [r7, #20]
 800e61a:	781b      	ldrb	r3, [r3, #0]
 800e61c:	b2db      	uxtb	r3, r3
 800e61e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e620:	78fb      	ldrb	r3, [r7, #3]
 800e622:	b2db      	uxtb	r3, r3
 800e624:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e628:	b2da      	uxtb	r2, r3
 800e62a:	4b31      	ldr	r3, [pc, #196]	; (800e6f0 <xPortStartScheduler+0x130>)
 800e62c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e62e:	4b31      	ldr	r3, [pc, #196]	; (800e6f4 <xPortStartScheduler+0x134>)
 800e630:	2207      	movs	r2, #7
 800e632:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e634:	e009      	b.n	800e64a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800e636:	4b2f      	ldr	r3, [pc, #188]	; (800e6f4 <xPortStartScheduler+0x134>)
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	3b01      	subs	r3, #1
 800e63c:	4a2d      	ldr	r2, [pc, #180]	; (800e6f4 <xPortStartScheduler+0x134>)
 800e63e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e640:	78fb      	ldrb	r3, [r7, #3]
 800e642:	b2db      	uxtb	r3, r3
 800e644:	005b      	lsls	r3, r3, #1
 800e646:	b2db      	uxtb	r3, r3
 800e648:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e64a:	78fb      	ldrb	r3, [r7, #3]
 800e64c:	b2db      	uxtb	r3, r3
 800e64e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e652:	2b80      	cmp	r3, #128	; 0x80
 800e654:	d0ef      	beq.n	800e636 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e656:	4b27      	ldr	r3, [pc, #156]	; (800e6f4 <xPortStartScheduler+0x134>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	f1c3 0307 	rsb	r3, r3, #7
 800e65e:	2b04      	cmp	r3, #4
 800e660:	d00a      	beq.n	800e678 <xPortStartScheduler+0xb8>
	__asm volatile
 800e662:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e666:	f383 8811 	msr	BASEPRI, r3
 800e66a:	f3bf 8f6f 	isb	sy
 800e66e:	f3bf 8f4f 	dsb	sy
 800e672:	60bb      	str	r3, [r7, #8]
}
 800e674:	bf00      	nop
 800e676:	e7fe      	b.n	800e676 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e678:	4b1e      	ldr	r3, [pc, #120]	; (800e6f4 <xPortStartScheduler+0x134>)
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	021b      	lsls	r3, r3, #8
 800e67e:	4a1d      	ldr	r2, [pc, #116]	; (800e6f4 <xPortStartScheduler+0x134>)
 800e680:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e682:	4b1c      	ldr	r3, [pc, #112]	; (800e6f4 <xPortStartScheduler+0x134>)
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e68a:	4a1a      	ldr	r2, [pc, #104]	; (800e6f4 <xPortStartScheduler+0x134>)
 800e68c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	b2da      	uxtb	r2, r3
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e696:	4b18      	ldr	r3, [pc, #96]	; (800e6f8 <xPortStartScheduler+0x138>)
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	4a17      	ldr	r2, [pc, #92]	; (800e6f8 <xPortStartScheduler+0x138>)
 800e69c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e6a0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e6a2:	4b15      	ldr	r3, [pc, #84]	; (800e6f8 <xPortStartScheduler+0x138>)
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	4a14      	ldr	r2, [pc, #80]	; (800e6f8 <xPortStartScheduler+0x138>)
 800e6a8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e6ac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e6ae:	f000 f8dd 	bl	800e86c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e6b2:	4b12      	ldr	r3, [pc, #72]	; (800e6fc <xPortStartScheduler+0x13c>)
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e6b8:	f000 f8fc 	bl	800e8b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e6bc:	4b10      	ldr	r3, [pc, #64]	; (800e700 <xPortStartScheduler+0x140>)
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	4a0f      	ldr	r2, [pc, #60]	; (800e700 <xPortStartScheduler+0x140>)
 800e6c2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e6c6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e6c8:	f7ff ff66 	bl	800e598 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e6cc:	f7ff fa86 	bl	800dbdc <vTaskSwitchContext>
	prvTaskExitError();
 800e6d0:	f7ff ff20 	bl	800e514 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e6d4:	2300      	movs	r3, #0
}
 800e6d6:	4618      	mov	r0, r3
 800e6d8:	3718      	adds	r7, #24
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	bd80      	pop	{r7, pc}
 800e6de:	bf00      	nop
 800e6e0:	e000ed00 	.word	0xe000ed00
 800e6e4:	410fc271 	.word	0x410fc271
 800e6e8:	410fc270 	.word	0x410fc270
 800e6ec:	e000e400 	.word	0xe000e400
 800e6f0:	20003660 	.word	0x20003660
 800e6f4:	20003664 	.word	0x20003664
 800e6f8:	e000ed20 	.word	0xe000ed20
 800e6fc:	200000a4 	.word	0x200000a4
 800e700:	e000ef34 	.word	0xe000ef34

0800e704 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e704:	b480      	push	{r7}
 800e706:	b083      	sub	sp, #12
 800e708:	af00      	add	r7, sp, #0
	__asm volatile
 800e70a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e70e:	f383 8811 	msr	BASEPRI, r3
 800e712:	f3bf 8f6f 	isb	sy
 800e716:	f3bf 8f4f 	dsb	sy
 800e71a:	607b      	str	r3, [r7, #4]
}
 800e71c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e71e:	4b0f      	ldr	r3, [pc, #60]	; (800e75c <vPortEnterCritical+0x58>)
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	3301      	adds	r3, #1
 800e724:	4a0d      	ldr	r2, [pc, #52]	; (800e75c <vPortEnterCritical+0x58>)
 800e726:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e728:	4b0c      	ldr	r3, [pc, #48]	; (800e75c <vPortEnterCritical+0x58>)
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	2b01      	cmp	r3, #1
 800e72e:	d10f      	bne.n	800e750 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e730:	4b0b      	ldr	r3, [pc, #44]	; (800e760 <vPortEnterCritical+0x5c>)
 800e732:	681b      	ldr	r3, [r3, #0]
 800e734:	b2db      	uxtb	r3, r3
 800e736:	2b00      	cmp	r3, #0
 800e738:	d00a      	beq.n	800e750 <vPortEnterCritical+0x4c>
	__asm volatile
 800e73a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e73e:	f383 8811 	msr	BASEPRI, r3
 800e742:	f3bf 8f6f 	isb	sy
 800e746:	f3bf 8f4f 	dsb	sy
 800e74a:	603b      	str	r3, [r7, #0]
}
 800e74c:	bf00      	nop
 800e74e:	e7fe      	b.n	800e74e <vPortEnterCritical+0x4a>
	}
}
 800e750:	bf00      	nop
 800e752:	370c      	adds	r7, #12
 800e754:	46bd      	mov	sp, r7
 800e756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e75a:	4770      	bx	lr
 800e75c:	200000a4 	.word	0x200000a4
 800e760:	e000ed04 	.word	0xe000ed04

0800e764 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e764:	b480      	push	{r7}
 800e766:	b083      	sub	sp, #12
 800e768:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e76a:	4b12      	ldr	r3, [pc, #72]	; (800e7b4 <vPortExitCritical+0x50>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d10a      	bne.n	800e788 <vPortExitCritical+0x24>
	__asm volatile
 800e772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e776:	f383 8811 	msr	BASEPRI, r3
 800e77a:	f3bf 8f6f 	isb	sy
 800e77e:	f3bf 8f4f 	dsb	sy
 800e782:	607b      	str	r3, [r7, #4]
}
 800e784:	bf00      	nop
 800e786:	e7fe      	b.n	800e786 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800e788:	4b0a      	ldr	r3, [pc, #40]	; (800e7b4 <vPortExitCritical+0x50>)
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	3b01      	subs	r3, #1
 800e78e:	4a09      	ldr	r2, [pc, #36]	; (800e7b4 <vPortExitCritical+0x50>)
 800e790:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e792:	4b08      	ldr	r3, [pc, #32]	; (800e7b4 <vPortExitCritical+0x50>)
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d105      	bne.n	800e7a6 <vPortExitCritical+0x42>
 800e79a:	2300      	movs	r3, #0
 800e79c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	f383 8811 	msr	BASEPRI, r3
}
 800e7a4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e7a6:	bf00      	nop
 800e7a8:	370c      	adds	r7, #12
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b0:	4770      	bx	lr
 800e7b2:	bf00      	nop
 800e7b4:	200000a4 	.word	0x200000a4
	...

0800e7c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e7c0:	f3ef 8009 	mrs	r0, PSP
 800e7c4:	f3bf 8f6f 	isb	sy
 800e7c8:	4b15      	ldr	r3, [pc, #84]	; (800e820 <pxCurrentTCBConst>)
 800e7ca:	681a      	ldr	r2, [r3, #0]
 800e7cc:	f01e 0f10 	tst.w	lr, #16
 800e7d0:	bf08      	it	eq
 800e7d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e7d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7da:	6010      	str	r0, [r2, #0]
 800e7dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e7e0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e7e4:	f380 8811 	msr	BASEPRI, r0
 800e7e8:	f3bf 8f4f 	dsb	sy
 800e7ec:	f3bf 8f6f 	isb	sy
 800e7f0:	f7ff f9f4 	bl	800dbdc <vTaskSwitchContext>
 800e7f4:	f04f 0000 	mov.w	r0, #0
 800e7f8:	f380 8811 	msr	BASEPRI, r0
 800e7fc:	bc09      	pop	{r0, r3}
 800e7fe:	6819      	ldr	r1, [r3, #0]
 800e800:	6808      	ldr	r0, [r1, #0]
 800e802:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e806:	f01e 0f10 	tst.w	lr, #16
 800e80a:	bf08      	it	eq
 800e80c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e810:	f380 8809 	msr	PSP, r0
 800e814:	f3bf 8f6f 	isb	sy
 800e818:	4770      	bx	lr
 800e81a:	bf00      	nop
 800e81c:	f3af 8000 	nop.w

0800e820 <pxCurrentTCBConst>:
 800e820:	20003534 	.word	0x20003534
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e824:	bf00      	nop
 800e826:	bf00      	nop

0800e828 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b082      	sub	sp, #8
 800e82c:	af00      	add	r7, sp, #0
	__asm volatile
 800e82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e832:	f383 8811 	msr	BASEPRI, r3
 800e836:	f3bf 8f6f 	isb	sy
 800e83a:	f3bf 8f4f 	dsb	sy
 800e83e:	607b      	str	r3, [r7, #4]
}
 800e840:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e842:	f7ff f913 	bl	800da6c <xTaskIncrementTick>
 800e846:	4603      	mov	r3, r0
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d003      	beq.n	800e854 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e84c:	4b06      	ldr	r3, [pc, #24]	; (800e868 <SysTick_Handler+0x40>)
 800e84e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e852:	601a      	str	r2, [r3, #0]
 800e854:	2300      	movs	r3, #0
 800e856:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	f383 8811 	msr	BASEPRI, r3
}
 800e85e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e860:	bf00      	nop
 800e862:	3708      	adds	r7, #8
 800e864:	46bd      	mov	sp, r7
 800e866:	bd80      	pop	{r7, pc}
 800e868:	e000ed04 	.word	0xe000ed04

0800e86c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e86c:	b480      	push	{r7}
 800e86e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e870:	4b0b      	ldr	r3, [pc, #44]	; (800e8a0 <vPortSetupTimerInterrupt+0x34>)
 800e872:	2200      	movs	r2, #0
 800e874:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e876:	4b0b      	ldr	r3, [pc, #44]	; (800e8a4 <vPortSetupTimerInterrupt+0x38>)
 800e878:	2200      	movs	r2, #0
 800e87a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e87c:	4b0a      	ldr	r3, [pc, #40]	; (800e8a8 <vPortSetupTimerInterrupt+0x3c>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	4a0a      	ldr	r2, [pc, #40]	; (800e8ac <vPortSetupTimerInterrupt+0x40>)
 800e882:	fba2 2303 	umull	r2, r3, r2, r3
 800e886:	099b      	lsrs	r3, r3, #6
 800e888:	4a09      	ldr	r2, [pc, #36]	; (800e8b0 <vPortSetupTimerInterrupt+0x44>)
 800e88a:	3b01      	subs	r3, #1
 800e88c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e88e:	4b04      	ldr	r3, [pc, #16]	; (800e8a0 <vPortSetupTimerInterrupt+0x34>)
 800e890:	2207      	movs	r2, #7
 800e892:	601a      	str	r2, [r3, #0]
}
 800e894:	bf00      	nop
 800e896:	46bd      	mov	sp, r7
 800e898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e89c:	4770      	bx	lr
 800e89e:	bf00      	nop
 800e8a0:	e000e010 	.word	0xe000e010
 800e8a4:	e000e018 	.word	0xe000e018
 800e8a8:	20000088 	.word	0x20000088
 800e8ac:	10624dd3 	.word	0x10624dd3
 800e8b0:	e000e014 	.word	0xe000e014

0800e8b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e8b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e8c4 <vPortEnableVFP+0x10>
 800e8b8:	6801      	ldr	r1, [r0, #0]
 800e8ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e8be:	6001      	str	r1, [r0, #0]
 800e8c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e8c2:	bf00      	nop
 800e8c4:	e000ed88 	.word	0xe000ed88

0800e8c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e8c8:	b480      	push	{r7}
 800e8ca:	b085      	sub	sp, #20
 800e8cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e8ce:	f3ef 8305 	mrs	r3, IPSR
 800e8d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	2b0f      	cmp	r3, #15
 800e8d8:	d914      	bls.n	800e904 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e8da:	4a17      	ldr	r2, [pc, #92]	; (800e938 <vPortValidateInterruptPriority+0x70>)
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	4413      	add	r3, r2
 800e8e0:	781b      	ldrb	r3, [r3, #0]
 800e8e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e8e4:	4b15      	ldr	r3, [pc, #84]	; (800e93c <vPortValidateInterruptPriority+0x74>)
 800e8e6:	781b      	ldrb	r3, [r3, #0]
 800e8e8:	7afa      	ldrb	r2, [r7, #11]
 800e8ea:	429a      	cmp	r2, r3
 800e8ec:	d20a      	bcs.n	800e904 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800e8ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8f2:	f383 8811 	msr	BASEPRI, r3
 800e8f6:	f3bf 8f6f 	isb	sy
 800e8fa:	f3bf 8f4f 	dsb	sy
 800e8fe:	607b      	str	r3, [r7, #4]
}
 800e900:	bf00      	nop
 800e902:	e7fe      	b.n	800e902 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e904:	4b0e      	ldr	r3, [pc, #56]	; (800e940 <vPortValidateInterruptPriority+0x78>)
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e90c:	4b0d      	ldr	r3, [pc, #52]	; (800e944 <vPortValidateInterruptPriority+0x7c>)
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	429a      	cmp	r2, r3
 800e912:	d90a      	bls.n	800e92a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800e914:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e918:	f383 8811 	msr	BASEPRI, r3
 800e91c:	f3bf 8f6f 	isb	sy
 800e920:	f3bf 8f4f 	dsb	sy
 800e924:	603b      	str	r3, [r7, #0]
}
 800e926:	bf00      	nop
 800e928:	e7fe      	b.n	800e928 <vPortValidateInterruptPriority+0x60>
	}
 800e92a:	bf00      	nop
 800e92c:	3714      	adds	r7, #20
 800e92e:	46bd      	mov	sp, r7
 800e930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e934:	4770      	bx	lr
 800e936:	bf00      	nop
 800e938:	e000e3f0 	.word	0xe000e3f0
 800e93c:	20003660 	.word	0x20003660
 800e940:	e000ed0c 	.word	0xe000ed0c
 800e944:	20003664 	.word	0x20003664

0800e948 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e948:	b580      	push	{r7, lr}
 800e94a:	b08a      	sub	sp, #40	; 0x28
 800e94c:	af00      	add	r7, sp, #0
 800e94e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e950:	2300      	movs	r3, #0
 800e952:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e954:	f7fe ffe0 	bl	800d918 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e958:	4b5b      	ldr	r3, [pc, #364]	; (800eac8 <pvPortMalloc+0x180>)
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d101      	bne.n	800e964 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e960:	f000 f920 	bl	800eba4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e964:	4b59      	ldr	r3, [pc, #356]	; (800eacc <pvPortMalloc+0x184>)
 800e966:	681a      	ldr	r2, [r3, #0]
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	4013      	ands	r3, r2
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	f040 8093 	bne.w	800ea98 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e972:	687b      	ldr	r3, [r7, #4]
 800e974:	2b00      	cmp	r3, #0
 800e976:	d01d      	beq.n	800e9b4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e978:	2208      	movs	r2, #8
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	4413      	add	r3, r2
 800e97e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	f003 0307 	and.w	r3, r3, #7
 800e986:	2b00      	cmp	r3, #0
 800e988:	d014      	beq.n	800e9b4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f023 0307 	bic.w	r3, r3, #7
 800e990:	3308      	adds	r3, #8
 800e992:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	f003 0307 	and.w	r3, r3, #7
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d00a      	beq.n	800e9b4 <pvPortMalloc+0x6c>
	__asm volatile
 800e99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e9a2:	f383 8811 	msr	BASEPRI, r3
 800e9a6:	f3bf 8f6f 	isb	sy
 800e9aa:	f3bf 8f4f 	dsb	sy
 800e9ae:	617b      	str	r3, [r7, #20]
}
 800e9b0:	bf00      	nop
 800e9b2:	e7fe      	b.n	800e9b2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d06e      	beq.n	800ea98 <pvPortMalloc+0x150>
 800e9ba:	4b45      	ldr	r3, [pc, #276]	; (800ead0 <pvPortMalloc+0x188>)
 800e9bc:	681b      	ldr	r3, [r3, #0]
 800e9be:	687a      	ldr	r2, [r7, #4]
 800e9c0:	429a      	cmp	r2, r3
 800e9c2:	d869      	bhi.n	800ea98 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e9c4:	4b43      	ldr	r3, [pc, #268]	; (800ead4 <pvPortMalloc+0x18c>)
 800e9c6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e9c8:	4b42      	ldr	r3, [pc, #264]	; (800ead4 <pvPortMalloc+0x18c>)
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e9ce:	e004      	b.n	800e9da <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e9d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e9d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9dc:	685b      	ldr	r3, [r3, #4]
 800e9de:	687a      	ldr	r2, [r7, #4]
 800e9e0:	429a      	cmp	r2, r3
 800e9e2:	d903      	bls.n	800e9ec <pvPortMalloc+0xa4>
 800e9e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d1f1      	bne.n	800e9d0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e9ec:	4b36      	ldr	r3, [pc, #216]	; (800eac8 <pvPortMalloc+0x180>)
 800e9ee:	681b      	ldr	r3, [r3, #0]
 800e9f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e9f2:	429a      	cmp	r2, r3
 800e9f4:	d050      	beq.n	800ea98 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e9f6:	6a3b      	ldr	r3, [r7, #32]
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	2208      	movs	r2, #8
 800e9fc:	4413      	add	r3, r2
 800e9fe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ea00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea02:	681a      	ldr	r2, [r3, #0]
 800ea04:	6a3b      	ldr	r3, [r7, #32]
 800ea06:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ea08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea0a:	685a      	ldr	r2, [r3, #4]
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	1ad2      	subs	r2, r2, r3
 800ea10:	2308      	movs	r3, #8
 800ea12:	005b      	lsls	r3, r3, #1
 800ea14:	429a      	cmp	r2, r3
 800ea16:	d91f      	bls.n	800ea58 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ea18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	4413      	add	r3, r2
 800ea1e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea20:	69bb      	ldr	r3, [r7, #24]
 800ea22:	f003 0307 	and.w	r3, r3, #7
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d00a      	beq.n	800ea40 <pvPortMalloc+0xf8>
	__asm volatile
 800ea2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea2e:	f383 8811 	msr	BASEPRI, r3
 800ea32:	f3bf 8f6f 	isb	sy
 800ea36:	f3bf 8f4f 	dsb	sy
 800ea3a:	613b      	str	r3, [r7, #16]
}
 800ea3c:	bf00      	nop
 800ea3e:	e7fe      	b.n	800ea3e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ea40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea42:	685a      	ldr	r2, [r3, #4]
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	1ad2      	subs	r2, r2, r3
 800ea48:	69bb      	ldr	r3, [r7, #24]
 800ea4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ea4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea4e:	687a      	ldr	r2, [r7, #4]
 800ea50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ea52:	69b8      	ldr	r0, [r7, #24]
 800ea54:	f000 f908 	bl	800ec68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ea58:	4b1d      	ldr	r3, [pc, #116]	; (800ead0 <pvPortMalloc+0x188>)
 800ea5a:	681a      	ldr	r2, [r3, #0]
 800ea5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea5e:	685b      	ldr	r3, [r3, #4]
 800ea60:	1ad3      	subs	r3, r2, r3
 800ea62:	4a1b      	ldr	r2, [pc, #108]	; (800ead0 <pvPortMalloc+0x188>)
 800ea64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ea66:	4b1a      	ldr	r3, [pc, #104]	; (800ead0 <pvPortMalloc+0x188>)
 800ea68:	681a      	ldr	r2, [r3, #0]
 800ea6a:	4b1b      	ldr	r3, [pc, #108]	; (800ead8 <pvPortMalloc+0x190>)
 800ea6c:	681b      	ldr	r3, [r3, #0]
 800ea6e:	429a      	cmp	r2, r3
 800ea70:	d203      	bcs.n	800ea7a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ea72:	4b17      	ldr	r3, [pc, #92]	; (800ead0 <pvPortMalloc+0x188>)
 800ea74:	681b      	ldr	r3, [r3, #0]
 800ea76:	4a18      	ldr	r2, [pc, #96]	; (800ead8 <pvPortMalloc+0x190>)
 800ea78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ea7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea7c:	685a      	ldr	r2, [r3, #4]
 800ea7e:	4b13      	ldr	r3, [pc, #76]	; (800eacc <pvPortMalloc+0x184>)
 800ea80:	681b      	ldr	r3, [r3, #0]
 800ea82:	431a      	orrs	r2, r3
 800ea84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ea88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ea8e:	4b13      	ldr	r3, [pc, #76]	; (800eadc <pvPortMalloc+0x194>)
 800ea90:	681b      	ldr	r3, [r3, #0]
 800ea92:	3301      	adds	r3, #1
 800ea94:	4a11      	ldr	r2, [pc, #68]	; (800eadc <pvPortMalloc+0x194>)
 800ea96:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ea98:	f7fe ff4c 	bl	800d934 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea9c:	69fb      	ldr	r3, [r7, #28]
 800ea9e:	f003 0307 	and.w	r3, r3, #7
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	d00a      	beq.n	800eabc <pvPortMalloc+0x174>
	__asm volatile
 800eaa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaaa:	f383 8811 	msr	BASEPRI, r3
 800eaae:	f3bf 8f6f 	isb	sy
 800eab2:	f3bf 8f4f 	dsb	sy
 800eab6:	60fb      	str	r3, [r7, #12]
}
 800eab8:	bf00      	nop
 800eaba:	e7fe      	b.n	800eaba <pvPortMalloc+0x172>
	return pvReturn;
 800eabc:	69fb      	ldr	r3, [r7, #28]
}
 800eabe:	4618      	mov	r0, r3
 800eac0:	3728      	adds	r7, #40	; 0x28
 800eac2:	46bd      	mov	sp, r7
 800eac4:	bd80      	pop	{r7, pc}
 800eac6:	bf00      	nop
 800eac8:	20007270 	.word	0x20007270
 800eacc:	20007284 	.word	0x20007284
 800ead0:	20007274 	.word	0x20007274
 800ead4:	20007268 	.word	0x20007268
 800ead8:	20007278 	.word	0x20007278
 800eadc:	2000727c 	.word	0x2000727c

0800eae0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800eae0:	b580      	push	{r7, lr}
 800eae2:	b086      	sub	sp, #24
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800eae8:	687b      	ldr	r3, [r7, #4]
 800eaea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d04d      	beq.n	800eb8e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800eaf2:	2308      	movs	r3, #8
 800eaf4:	425b      	negs	r3, r3
 800eaf6:	697a      	ldr	r2, [r7, #20]
 800eaf8:	4413      	add	r3, r2
 800eafa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800eafc:	697b      	ldr	r3, [r7, #20]
 800eafe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800eb00:	693b      	ldr	r3, [r7, #16]
 800eb02:	685a      	ldr	r2, [r3, #4]
 800eb04:	4b24      	ldr	r3, [pc, #144]	; (800eb98 <vPortFree+0xb8>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	4013      	ands	r3, r2
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d10a      	bne.n	800eb24 <vPortFree+0x44>
	__asm volatile
 800eb0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb12:	f383 8811 	msr	BASEPRI, r3
 800eb16:	f3bf 8f6f 	isb	sy
 800eb1a:	f3bf 8f4f 	dsb	sy
 800eb1e:	60fb      	str	r3, [r7, #12]
}
 800eb20:	bf00      	nop
 800eb22:	e7fe      	b.n	800eb22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800eb24:	693b      	ldr	r3, [r7, #16]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d00a      	beq.n	800eb42 <vPortFree+0x62>
	__asm volatile
 800eb2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb30:	f383 8811 	msr	BASEPRI, r3
 800eb34:	f3bf 8f6f 	isb	sy
 800eb38:	f3bf 8f4f 	dsb	sy
 800eb3c:	60bb      	str	r3, [r7, #8]
}
 800eb3e:	bf00      	nop
 800eb40:	e7fe      	b.n	800eb40 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800eb42:	693b      	ldr	r3, [r7, #16]
 800eb44:	685a      	ldr	r2, [r3, #4]
 800eb46:	4b14      	ldr	r3, [pc, #80]	; (800eb98 <vPortFree+0xb8>)
 800eb48:	681b      	ldr	r3, [r3, #0]
 800eb4a:	4013      	ands	r3, r2
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d01e      	beq.n	800eb8e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800eb50:	693b      	ldr	r3, [r7, #16]
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d11a      	bne.n	800eb8e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800eb58:	693b      	ldr	r3, [r7, #16]
 800eb5a:	685a      	ldr	r2, [r3, #4]
 800eb5c:	4b0e      	ldr	r3, [pc, #56]	; (800eb98 <vPortFree+0xb8>)
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	43db      	mvns	r3, r3
 800eb62:	401a      	ands	r2, r3
 800eb64:	693b      	ldr	r3, [r7, #16]
 800eb66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800eb68:	f7fe fed6 	bl	800d918 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800eb6c:	693b      	ldr	r3, [r7, #16]
 800eb6e:	685a      	ldr	r2, [r3, #4]
 800eb70:	4b0a      	ldr	r3, [pc, #40]	; (800eb9c <vPortFree+0xbc>)
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	4413      	add	r3, r2
 800eb76:	4a09      	ldr	r2, [pc, #36]	; (800eb9c <vPortFree+0xbc>)
 800eb78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800eb7a:	6938      	ldr	r0, [r7, #16]
 800eb7c:	f000 f874 	bl	800ec68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800eb80:	4b07      	ldr	r3, [pc, #28]	; (800eba0 <vPortFree+0xc0>)
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	3301      	adds	r3, #1
 800eb86:	4a06      	ldr	r2, [pc, #24]	; (800eba0 <vPortFree+0xc0>)
 800eb88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800eb8a:	f7fe fed3 	bl	800d934 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800eb8e:	bf00      	nop
 800eb90:	3718      	adds	r7, #24
 800eb92:	46bd      	mov	sp, r7
 800eb94:	bd80      	pop	{r7, pc}
 800eb96:	bf00      	nop
 800eb98:	20007284 	.word	0x20007284
 800eb9c:	20007274 	.word	0x20007274
 800eba0:	20007280 	.word	0x20007280

0800eba4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800eba4:	b480      	push	{r7}
 800eba6:	b085      	sub	sp, #20
 800eba8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ebaa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ebae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ebb0:	4b27      	ldr	r3, [pc, #156]	; (800ec50 <prvHeapInit+0xac>)
 800ebb2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	f003 0307 	and.w	r3, r3, #7
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d00c      	beq.n	800ebd8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	3307      	adds	r3, #7
 800ebc2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	f023 0307 	bic.w	r3, r3, #7
 800ebca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ebcc:	68ba      	ldr	r2, [r7, #8]
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	1ad3      	subs	r3, r2, r3
 800ebd2:	4a1f      	ldr	r2, [pc, #124]	; (800ec50 <prvHeapInit+0xac>)
 800ebd4:	4413      	add	r3, r2
 800ebd6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ebdc:	4a1d      	ldr	r2, [pc, #116]	; (800ec54 <prvHeapInit+0xb0>)
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ebe2:	4b1c      	ldr	r3, [pc, #112]	; (800ec54 <prvHeapInit+0xb0>)
 800ebe4:	2200      	movs	r2, #0
 800ebe6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	68ba      	ldr	r2, [r7, #8]
 800ebec:	4413      	add	r3, r2
 800ebee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ebf0:	2208      	movs	r2, #8
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	1a9b      	subs	r3, r3, r2
 800ebf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ebf8:	68fb      	ldr	r3, [r7, #12]
 800ebfa:	f023 0307 	bic.w	r3, r3, #7
 800ebfe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	4a15      	ldr	r2, [pc, #84]	; (800ec58 <prvHeapInit+0xb4>)
 800ec04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ec06:	4b14      	ldr	r3, [pc, #80]	; (800ec58 <prvHeapInit+0xb4>)
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	2200      	movs	r2, #0
 800ec0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ec0e:	4b12      	ldr	r3, [pc, #72]	; (800ec58 <prvHeapInit+0xb4>)
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	2200      	movs	r2, #0
 800ec14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ec1a:	683b      	ldr	r3, [r7, #0]
 800ec1c:	68fa      	ldr	r2, [r7, #12]
 800ec1e:	1ad2      	subs	r2, r2, r3
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ec24:	4b0c      	ldr	r3, [pc, #48]	; (800ec58 <prvHeapInit+0xb4>)
 800ec26:	681a      	ldr	r2, [r3, #0]
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ec2c:	683b      	ldr	r3, [r7, #0]
 800ec2e:	685b      	ldr	r3, [r3, #4]
 800ec30:	4a0a      	ldr	r2, [pc, #40]	; (800ec5c <prvHeapInit+0xb8>)
 800ec32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ec34:	683b      	ldr	r3, [r7, #0]
 800ec36:	685b      	ldr	r3, [r3, #4]
 800ec38:	4a09      	ldr	r2, [pc, #36]	; (800ec60 <prvHeapInit+0xbc>)
 800ec3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ec3c:	4b09      	ldr	r3, [pc, #36]	; (800ec64 <prvHeapInit+0xc0>)
 800ec3e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ec42:	601a      	str	r2, [r3, #0]
}
 800ec44:	bf00      	nop
 800ec46:	3714      	adds	r7, #20
 800ec48:	46bd      	mov	sp, r7
 800ec4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4e:	4770      	bx	lr
 800ec50:	20003668 	.word	0x20003668
 800ec54:	20007268 	.word	0x20007268
 800ec58:	20007270 	.word	0x20007270
 800ec5c:	20007278 	.word	0x20007278
 800ec60:	20007274 	.word	0x20007274
 800ec64:	20007284 	.word	0x20007284

0800ec68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ec68:	b480      	push	{r7}
 800ec6a:	b085      	sub	sp, #20
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ec70:	4b28      	ldr	r3, [pc, #160]	; (800ed14 <prvInsertBlockIntoFreeList+0xac>)
 800ec72:	60fb      	str	r3, [r7, #12]
 800ec74:	e002      	b.n	800ec7c <prvInsertBlockIntoFreeList+0x14>
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	60fb      	str	r3, [r7, #12]
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	687a      	ldr	r2, [r7, #4]
 800ec82:	429a      	cmp	r2, r3
 800ec84:	d8f7      	bhi.n	800ec76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	685b      	ldr	r3, [r3, #4]
 800ec8e:	68ba      	ldr	r2, [r7, #8]
 800ec90:	4413      	add	r3, r2
 800ec92:	687a      	ldr	r2, [r7, #4]
 800ec94:	429a      	cmp	r2, r3
 800ec96:	d108      	bne.n	800ecaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	685a      	ldr	r2, [r3, #4]
 800ec9c:	687b      	ldr	r3, [r7, #4]
 800ec9e:	685b      	ldr	r3, [r3, #4]
 800eca0:	441a      	add	r2, r3
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ecaa:	687b      	ldr	r3, [r7, #4]
 800ecac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	685b      	ldr	r3, [r3, #4]
 800ecb2:	68ba      	ldr	r2, [r7, #8]
 800ecb4:	441a      	add	r2, r3
 800ecb6:	68fb      	ldr	r3, [r7, #12]
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	429a      	cmp	r2, r3
 800ecbc:	d118      	bne.n	800ecf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	681a      	ldr	r2, [r3, #0]
 800ecc2:	4b15      	ldr	r3, [pc, #84]	; (800ed18 <prvInsertBlockIntoFreeList+0xb0>)
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	429a      	cmp	r2, r3
 800ecc8:	d00d      	beq.n	800ece6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	685a      	ldr	r2, [r3, #4]
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	685b      	ldr	r3, [r3, #4]
 800ecd4:	441a      	add	r2, r3
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	681a      	ldr	r2, [r3, #0]
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	601a      	str	r2, [r3, #0]
 800ece4:	e008      	b.n	800ecf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ece6:	4b0c      	ldr	r3, [pc, #48]	; (800ed18 <prvInsertBlockIntoFreeList+0xb0>)
 800ece8:	681a      	ldr	r2, [r3, #0]
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	601a      	str	r2, [r3, #0]
 800ecee:	e003      	b.n	800ecf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	681a      	ldr	r2, [r3, #0]
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ecf8:	68fa      	ldr	r2, [r7, #12]
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	429a      	cmp	r2, r3
 800ecfe:	d002      	beq.n	800ed06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	687a      	ldr	r2, [r7, #4]
 800ed04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ed06:	bf00      	nop
 800ed08:	3714      	adds	r7, #20
 800ed0a:	46bd      	mov	sp, r7
 800ed0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed10:	4770      	bx	lr
 800ed12:	bf00      	nop
 800ed14:	20007268 	.word	0x20007268
 800ed18:	20007270 	.word	0x20007270

0800ed1c <__errno>:
 800ed1c:	4b01      	ldr	r3, [pc, #4]	; (800ed24 <__errno+0x8>)
 800ed1e:	6818      	ldr	r0, [r3, #0]
 800ed20:	4770      	bx	lr
 800ed22:	bf00      	nop
 800ed24:	200000a8 	.word	0x200000a8

0800ed28 <__libc_init_array>:
 800ed28:	b570      	push	{r4, r5, r6, lr}
 800ed2a:	4d0d      	ldr	r5, [pc, #52]	; (800ed60 <__libc_init_array+0x38>)
 800ed2c:	4c0d      	ldr	r4, [pc, #52]	; (800ed64 <__libc_init_array+0x3c>)
 800ed2e:	1b64      	subs	r4, r4, r5
 800ed30:	10a4      	asrs	r4, r4, #2
 800ed32:	2600      	movs	r6, #0
 800ed34:	42a6      	cmp	r6, r4
 800ed36:	d109      	bne.n	800ed4c <__libc_init_array+0x24>
 800ed38:	4d0b      	ldr	r5, [pc, #44]	; (800ed68 <__libc_init_array+0x40>)
 800ed3a:	4c0c      	ldr	r4, [pc, #48]	; (800ed6c <__libc_init_array+0x44>)
 800ed3c:	f000 fcf8 	bl	800f730 <_init>
 800ed40:	1b64      	subs	r4, r4, r5
 800ed42:	10a4      	asrs	r4, r4, #2
 800ed44:	2600      	movs	r6, #0
 800ed46:	42a6      	cmp	r6, r4
 800ed48:	d105      	bne.n	800ed56 <__libc_init_array+0x2e>
 800ed4a:	bd70      	pop	{r4, r5, r6, pc}
 800ed4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed50:	4798      	blx	r3
 800ed52:	3601      	adds	r6, #1
 800ed54:	e7ee      	b.n	800ed34 <__libc_init_array+0xc>
 800ed56:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed5a:	4798      	blx	r3
 800ed5c:	3601      	adds	r6, #1
 800ed5e:	e7f2      	b.n	800ed46 <__libc_init_array+0x1e>
 800ed60:	0800fa18 	.word	0x0800fa18
 800ed64:	0800fa18 	.word	0x0800fa18
 800ed68:	0800fa18 	.word	0x0800fa18
 800ed6c:	0800fa1c 	.word	0x0800fa1c

0800ed70 <__retarget_lock_acquire_recursive>:
 800ed70:	4770      	bx	lr

0800ed72 <__retarget_lock_release_recursive>:
 800ed72:	4770      	bx	lr

0800ed74 <memcpy>:
 800ed74:	440a      	add	r2, r1
 800ed76:	4291      	cmp	r1, r2
 800ed78:	f100 33ff 	add.w	r3, r0, #4294967295
 800ed7c:	d100      	bne.n	800ed80 <memcpy+0xc>
 800ed7e:	4770      	bx	lr
 800ed80:	b510      	push	{r4, lr}
 800ed82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed86:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed8a:	4291      	cmp	r1, r2
 800ed8c:	d1f9      	bne.n	800ed82 <memcpy+0xe>
 800ed8e:	bd10      	pop	{r4, pc}

0800ed90 <memset>:
 800ed90:	4402      	add	r2, r0
 800ed92:	4603      	mov	r3, r0
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d100      	bne.n	800ed9a <memset+0xa>
 800ed98:	4770      	bx	lr
 800ed9a:	f803 1b01 	strb.w	r1, [r3], #1
 800ed9e:	e7f9      	b.n	800ed94 <memset+0x4>

0800eda0 <_free_r>:
 800eda0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800eda2:	2900      	cmp	r1, #0
 800eda4:	d044      	beq.n	800ee30 <_free_r+0x90>
 800eda6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800edaa:	9001      	str	r0, [sp, #4]
 800edac:	2b00      	cmp	r3, #0
 800edae:	f1a1 0404 	sub.w	r4, r1, #4
 800edb2:	bfb8      	it	lt
 800edb4:	18e4      	addlt	r4, r4, r3
 800edb6:	f000 f96d 	bl	800f094 <__malloc_lock>
 800edba:	4a1e      	ldr	r2, [pc, #120]	; (800ee34 <_free_r+0x94>)
 800edbc:	9801      	ldr	r0, [sp, #4]
 800edbe:	6813      	ldr	r3, [r2, #0]
 800edc0:	b933      	cbnz	r3, 800edd0 <_free_r+0x30>
 800edc2:	6063      	str	r3, [r4, #4]
 800edc4:	6014      	str	r4, [r2, #0]
 800edc6:	b003      	add	sp, #12
 800edc8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800edcc:	f000 b968 	b.w	800f0a0 <__malloc_unlock>
 800edd0:	42a3      	cmp	r3, r4
 800edd2:	d908      	bls.n	800ede6 <_free_r+0x46>
 800edd4:	6825      	ldr	r5, [r4, #0]
 800edd6:	1961      	adds	r1, r4, r5
 800edd8:	428b      	cmp	r3, r1
 800edda:	bf01      	itttt	eq
 800eddc:	6819      	ldreq	r1, [r3, #0]
 800edde:	685b      	ldreq	r3, [r3, #4]
 800ede0:	1949      	addeq	r1, r1, r5
 800ede2:	6021      	streq	r1, [r4, #0]
 800ede4:	e7ed      	b.n	800edc2 <_free_r+0x22>
 800ede6:	461a      	mov	r2, r3
 800ede8:	685b      	ldr	r3, [r3, #4]
 800edea:	b10b      	cbz	r3, 800edf0 <_free_r+0x50>
 800edec:	42a3      	cmp	r3, r4
 800edee:	d9fa      	bls.n	800ede6 <_free_r+0x46>
 800edf0:	6811      	ldr	r1, [r2, #0]
 800edf2:	1855      	adds	r5, r2, r1
 800edf4:	42a5      	cmp	r5, r4
 800edf6:	d10b      	bne.n	800ee10 <_free_r+0x70>
 800edf8:	6824      	ldr	r4, [r4, #0]
 800edfa:	4421      	add	r1, r4
 800edfc:	1854      	adds	r4, r2, r1
 800edfe:	42a3      	cmp	r3, r4
 800ee00:	6011      	str	r1, [r2, #0]
 800ee02:	d1e0      	bne.n	800edc6 <_free_r+0x26>
 800ee04:	681c      	ldr	r4, [r3, #0]
 800ee06:	685b      	ldr	r3, [r3, #4]
 800ee08:	6053      	str	r3, [r2, #4]
 800ee0a:	4421      	add	r1, r4
 800ee0c:	6011      	str	r1, [r2, #0]
 800ee0e:	e7da      	b.n	800edc6 <_free_r+0x26>
 800ee10:	d902      	bls.n	800ee18 <_free_r+0x78>
 800ee12:	230c      	movs	r3, #12
 800ee14:	6003      	str	r3, [r0, #0]
 800ee16:	e7d6      	b.n	800edc6 <_free_r+0x26>
 800ee18:	6825      	ldr	r5, [r4, #0]
 800ee1a:	1961      	adds	r1, r4, r5
 800ee1c:	428b      	cmp	r3, r1
 800ee1e:	bf04      	itt	eq
 800ee20:	6819      	ldreq	r1, [r3, #0]
 800ee22:	685b      	ldreq	r3, [r3, #4]
 800ee24:	6063      	str	r3, [r4, #4]
 800ee26:	bf04      	itt	eq
 800ee28:	1949      	addeq	r1, r1, r5
 800ee2a:	6021      	streq	r1, [r4, #0]
 800ee2c:	6054      	str	r4, [r2, #4]
 800ee2e:	e7ca      	b.n	800edc6 <_free_r+0x26>
 800ee30:	b003      	add	sp, #12
 800ee32:	bd30      	pop	{r4, r5, pc}
 800ee34:	2000728c 	.word	0x2000728c

0800ee38 <sbrk_aligned>:
 800ee38:	b570      	push	{r4, r5, r6, lr}
 800ee3a:	4e0e      	ldr	r6, [pc, #56]	; (800ee74 <sbrk_aligned+0x3c>)
 800ee3c:	460c      	mov	r4, r1
 800ee3e:	6831      	ldr	r1, [r6, #0]
 800ee40:	4605      	mov	r5, r0
 800ee42:	b911      	cbnz	r1, 800ee4a <sbrk_aligned+0x12>
 800ee44:	f000 f8f6 	bl	800f034 <_sbrk_r>
 800ee48:	6030      	str	r0, [r6, #0]
 800ee4a:	4621      	mov	r1, r4
 800ee4c:	4628      	mov	r0, r5
 800ee4e:	f000 f8f1 	bl	800f034 <_sbrk_r>
 800ee52:	1c43      	adds	r3, r0, #1
 800ee54:	d00a      	beq.n	800ee6c <sbrk_aligned+0x34>
 800ee56:	1cc4      	adds	r4, r0, #3
 800ee58:	f024 0403 	bic.w	r4, r4, #3
 800ee5c:	42a0      	cmp	r0, r4
 800ee5e:	d007      	beq.n	800ee70 <sbrk_aligned+0x38>
 800ee60:	1a21      	subs	r1, r4, r0
 800ee62:	4628      	mov	r0, r5
 800ee64:	f000 f8e6 	bl	800f034 <_sbrk_r>
 800ee68:	3001      	adds	r0, #1
 800ee6a:	d101      	bne.n	800ee70 <sbrk_aligned+0x38>
 800ee6c:	f04f 34ff 	mov.w	r4, #4294967295
 800ee70:	4620      	mov	r0, r4
 800ee72:	bd70      	pop	{r4, r5, r6, pc}
 800ee74:	20007290 	.word	0x20007290

0800ee78 <_malloc_r>:
 800ee78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee7c:	1ccd      	adds	r5, r1, #3
 800ee7e:	f025 0503 	bic.w	r5, r5, #3
 800ee82:	3508      	adds	r5, #8
 800ee84:	2d0c      	cmp	r5, #12
 800ee86:	bf38      	it	cc
 800ee88:	250c      	movcc	r5, #12
 800ee8a:	2d00      	cmp	r5, #0
 800ee8c:	4607      	mov	r7, r0
 800ee8e:	db01      	blt.n	800ee94 <_malloc_r+0x1c>
 800ee90:	42a9      	cmp	r1, r5
 800ee92:	d905      	bls.n	800eea0 <_malloc_r+0x28>
 800ee94:	230c      	movs	r3, #12
 800ee96:	603b      	str	r3, [r7, #0]
 800ee98:	2600      	movs	r6, #0
 800ee9a:	4630      	mov	r0, r6
 800ee9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eea0:	4e2e      	ldr	r6, [pc, #184]	; (800ef5c <_malloc_r+0xe4>)
 800eea2:	f000 f8f7 	bl	800f094 <__malloc_lock>
 800eea6:	6833      	ldr	r3, [r6, #0]
 800eea8:	461c      	mov	r4, r3
 800eeaa:	bb34      	cbnz	r4, 800eefa <_malloc_r+0x82>
 800eeac:	4629      	mov	r1, r5
 800eeae:	4638      	mov	r0, r7
 800eeb0:	f7ff ffc2 	bl	800ee38 <sbrk_aligned>
 800eeb4:	1c43      	adds	r3, r0, #1
 800eeb6:	4604      	mov	r4, r0
 800eeb8:	d14d      	bne.n	800ef56 <_malloc_r+0xde>
 800eeba:	6834      	ldr	r4, [r6, #0]
 800eebc:	4626      	mov	r6, r4
 800eebe:	2e00      	cmp	r6, #0
 800eec0:	d140      	bne.n	800ef44 <_malloc_r+0xcc>
 800eec2:	6823      	ldr	r3, [r4, #0]
 800eec4:	4631      	mov	r1, r6
 800eec6:	4638      	mov	r0, r7
 800eec8:	eb04 0803 	add.w	r8, r4, r3
 800eecc:	f000 f8b2 	bl	800f034 <_sbrk_r>
 800eed0:	4580      	cmp	r8, r0
 800eed2:	d13a      	bne.n	800ef4a <_malloc_r+0xd2>
 800eed4:	6821      	ldr	r1, [r4, #0]
 800eed6:	3503      	adds	r5, #3
 800eed8:	1a6d      	subs	r5, r5, r1
 800eeda:	f025 0503 	bic.w	r5, r5, #3
 800eede:	3508      	adds	r5, #8
 800eee0:	2d0c      	cmp	r5, #12
 800eee2:	bf38      	it	cc
 800eee4:	250c      	movcc	r5, #12
 800eee6:	4629      	mov	r1, r5
 800eee8:	4638      	mov	r0, r7
 800eeea:	f7ff ffa5 	bl	800ee38 <sbrk_aligned>
 800eeee:	3001      	adds	r0, #1
 800eef0:	d02b      	beq.n	800ef4a <_malloc_r+0xd2>
 800eef2:	6823      	ldr	r3, [r4, #0]
 800eef4:	442b      	add	r3, r5
 800eef6:	6023      	str	r3, [r4, #0]
 800eef8:	e00e      	b.n	800ef18 <_malloc_r+0xa0>
 800eefa:	6822      	ldr	r2, [r4, #0]
 800eefc:	1b52      	subs	r2, r2, r5
 800eefe:	d41e      	bmi.n	800ef3e <_malloc_r+0xc6>
 800ef00:	2a0b      	cmp	r2, #11
 800ef02:	d916      	bls.n	800ef32 <_malloc_r+0xba>
 800ef04:	1961      	adds	r1, r4, r5
 800ef06:	42a3      	cmp	r3, r4
 800ef08:	6025      	str	r5, [r4, #0]
 800ef0a:	bf18      	it	ne
 800ef0c:	6059      	strne	r1, [r3, #4]
 800ef0e:	6863      	ldr	r3, [r4, #4]
 800ef10:	bf08      	it	eq
 800ef12:	6031      	streq	r1, [r6, #0]
 800ef14:	5162      	str	r2, [r4, r5]
 800ef16:	604b      	str	r3, [r1, #4]
 800ef18:	4638      	mov	r0, r7
 800ef1a:	f104 060b 	add.w	r6, r4, #11
 800ef1e:	f000 f8bf 	bl	800f0a0 <__malloc_unlock>
 800ef22:	f026 0607 	bic.w	r6, r6, #7
 800ef26:	1d23      	adds	r3, r4, #4
 800ef28:	1af2      	subs	r2, r6, r3
 800ef2a:	d0b6      	beq.n	800ee9a <_malloc_r+0x22>
 800ef2c:	1b9b      	subs	r3, r3, r6
 800ef2e:	50a3      	str	r3, [r4, r2]
 800ef30:	e7b3      	b.n	800ee9a <_malloc_r+0x22>
 800ef32:	6862      	ldr	r2, [r4, #4]
 800ef34:	42a3      	cmp	r3, r4
 800ef36:	bf0c      	ite	eq
 800ef38:	6032      	streq	r2, [r6, #0]
 800ef3a:	605a      	strne	r2, [r3, #4]
 800ef3c:	e7ec      	b.n	800ef18 <_malloc_r+0xa0>
 800ef3e:	4623      	mov	r3, r4
 800ef40:	6864      	ldr	r4, [r4, #4]
 800ef42:	e7b2      	b.n	800eeaa <_malloc_r+0x32>
 800ef44:	4634      	mov	r4, r6
 800ef46:	6876      	ldr	r6, [r6, #4]
 800ef48:	e7b9      	b.n	800eebe <_malloc_r+0x46>
 800ef4a:	230c      	movs	r3, #12
 800ef4c:	603b      	str	r3, [r7, #0]
 800ef4e:	4638      	mov	r0, r7
 800ef50:	f000 f8a6 	bl	800f0a0 <__malloc_unlock>
 800ef54:	e7a1      	b.n	800ee9a <_malloc_r+0x22>
 800ef56:	6025      	str	r5, [r4, #0]
 800ef58:	e7de      	b.n	800ef18 <_malloc_r+0xa0>
 800ef5a:	bf00      	nop
 800ef5c:	2000728c 	.word	0x2000728c

0800ef60 <cleanup_glue>:
 800ef60:	b538      	push	{r3, r4, r5, lr}
 800ef62:	460c      	mov	r4, r1
 800ef64:	6809      	ldr	r1, [r1, #0]
 800ef66:	4605      	mov	r5, r0
 800ef68:	b109      	cbz	r1, 800ef6e <cleanup_glue+0xe>
 800ef6a:	f7ff fff9 	bl	800ef60 <cleanup_glue>
 800ef6e:	4621      	mov	r1, r4
 800ef70:	4628      	mov	r0, r5
 800ef72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef76:	f7ff bf13 	b.w	800eda0 <_free_r>
	...

0800ef7c <_reclaim_reent>:
 800ef7c:	4b2c      	ldr	r3, [pc, #176]	; (800f030 <_reclaim_reent+0xb4>)
 800ef7e:	681b      	ldr	r3, [r3, #0]
 800ef80:	4283      	cmp	r3, r0
 800ef82:	b570      	push	{r4, r5, r6, lr}
 800ef84:	4604      	mov	r4, r0
 800ef86:	d051      	beq.n	800f02c <_reclaim_reent+0xb0>
 800ef88:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ef8a:	b143      	cbz	r3, 800ef9e <_reclaim_reent+0x22>
 800ef8c:	68db      	ldr	r3, [r3, #12]
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	d14a      	bne.n	800f028 <_reclaim_reent+0xac>
 800ef92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ef94:	6819      	ldr	r1, [r3, #0]
 800ef96:	b111      	cbz	r1, 800ef9e <_reclaim_reent+0x22>
 800ef98:	4620      	mov	r0, r4
 800ef9a:	f7ff ff01 	bl	800eda0 <_free_r>
 800ef9e:	6961      	ldr	r1, [r4, #20]
 800efa0:	b111      	cbz	r1, 800efa8 <_reclaim_reent+0x2c>
 800efa2:	4620      	mov	r0, r4
 800efa4:	f7ff fefc 	bl	800eda0 <_free_r>
 800efa8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800efaa:	b111      	cbz	r1, 800efb2 <_reclaim_reent+0x36>
 800efac:	4620      	mov	r0, r4
 800efae:	f7ff fef7 	bl	800eda0 <_free_r>
 800efb2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800efb4:	b111      	cbz	r1, 800efbc <_reclaim_reent+0x40>
 800efb6:	4620      	mov	r0, r4
 800efb8:	f7ff fef2 	bl	800eda0 <_free_r>
 800efbc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800efbe:	b111      	cbz	r1, 800efc6 <_reclaim_reent+0x4a>
 800efc0:	4620      	mov	r0, r4
 800efc2:	f7ff feed 	bl	800eda0 <_free_r>
 800efc6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800efc8:	b111      	cbz	r1, 800efd0 <_reclaim_reent+0x54>
 800efca:	4620      	mov	r0, r4
 800efcc:	f7ff fee8 	bl	800eda0 <_free_r>
 800efd0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800efd2:	b111      	cbz	r1, 800efda <_reclaim_reent+0x5e>
 800efd4:	4620      	mov	r0, r4
 800efd6:	f7ff fee3 	bl	800eda0 <_free_r>
 800efda:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800efdc:	b111      	cbz	r1, 800efe4 <_reclaim_reent+0x68>
 800efde:	4620      	mov	r0, r4
 800efe0:	f7ff fede 	bl	800eda0 <_free_r>
 800efe4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800efe6:	b111      	cbz	r1, 800efee <_reclaim_reent+0x72>
 800efe8:	4620      	mov	r0, r4
 800efea:	f7ff fed9 	bl	800eda0 <_free_r>
 800efee:	69a3      	ldr	r3, [r4, #24]
 800eff0:	b1e3      	cbz	r3, 800f02c <_reclaim_reent+0xb0>
 800eff2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800eff4:	4620      	mov	r0, r4
 800eff6:	4798      	blx	r3
 800eff8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800effa:	b1b9      	cbz	r1, 800f02c <_reclaim_reent+0xb0>
 800effc:	4620      	mov	r0, r4
 800effe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f002:	f7ff bfad 	b.w	800ef60 <cleanup_glue>
 800f006:	5949      	ldr	r1, [r1, r5]
 800f008:	b941      	cbnz	r1, 800f01c <_reclaim_reent+0xa0>
 800f00a:	3504      	adds	r5, #4
 800f00c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f00e:	2d80      	cmp	r5, #128	; 0x80
 800f010:	68d9      	ldr	r1, [r3, #12]
 800f012:	d1f8      	bne.n	800f006 <_reclaim_reent+0x8a>
 800f014:	4620      	mov	r0, r4
 800f016:	f7ff fec3 	bl	800eda0 <_free_r>
 800f01a:	e7ba      	b.n	800ef92 <_reclaim_reent+0x16>
 800f01c:	680e      	ldr	r6, [r1, #0]
 800f01e:	4620      	mov	r0, r4
 800f020:	f7ff febe 	bl	800eda0 <_free_r>
 800f024:	4631      	mov	r1, r6
 800f026:	e7ef      	b.n	800f008 <_reclaim_reent+0x8c>
 800f028:	2500      	movs	r5, #0
 800f02a:	e7ef      	b.n	800f00c <_reclaim_reent+0x90>
 800f02c:	bd70      	pop	{r4, r5, r6, pc}
 800f02e:	bf00      	nop
 800f030:	200000a8 	.word	0x200000a8

0800f034 <_sbrk_r>:
 800f034:	b538      	push	{r3, r4, r5, lr}
 800f036:	4d06      	ldr	r5, [pc, #24]	; (800f050 <_sbrk_r+0x1c>)
 800f038:	2300      	movs	r3, #0
 800f03a:	4604      	mov	r4, r0
 800f03c:	4608      	mov	r0, r1
 800f03e:	602b      	str	r3, [r5, #0]
 800f040:	f7f4 f87a 	bl	8003138 <_sbrk>
 800f044:	1c43      	adds	r3, r0, #1
 800f046:	d102      	bne.n	800f04e <_sbrk_r+0x1a>
 800f048:	682b      	ldr	r3, [r5, #0]
 800f04a:	b103      	cbz	r3, 800f04e <_sbrk_r+0x1a>
 800f04c:	6023      	str	r3, [r4, #0]
 800f04e:	bd38      	pop	{r3, r4, r5, pc}
 800f050:	20007294 	.word	0x20007294

0800f054 <siprintf>:
 800f054:	b40e      	push	{r1, r2, r3}
 800f056:	b500      	push	{lr}
 800f058:	b09c      	sub	sp, #112	; 0x70
 800f05a:	ab1d      	add	r3, sp, #116	; 0x74
 800f05c:	9002      	str	r0, [sp, #8]
 800f05e:	9006      	str	r0, [sp, #24]
 800f060:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f064:	4809      	ldr	r0, [pc, #36]	; (800f08c <siprintf+0x38>)
 800f066:	9107      	str	r1, [sp, #28]
 800f068:	9104      	str	r1, [sp, #16]
 800f06a:	4909      	ldr	r1, [pc, #36]	; (800f090 <siprintf+0x3c>)
 800f06c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f070:	9105      	str	r1, [sp, #20]
 800f072:	6800      	ldr	r0, [r0, #0]
 800f074:	9301      	str	r3, [sp, #4]
 800f076:	a902      	add	r1, sp, #8
 800f078:	f000 f874 	bl	800f164 <_svfiprintf_r>
 800f07c:	9b02      	ldr	r3, [sp, #8]
 800f07e:	2200      	movs	r2, #0
 800f080:	701a      	strb	r2, [r3, #0]
 800f082:	b01c      	add	sp, #112	; 0x70
 800f084:	f85d eb04 	ldr.w	lr, [sp], #4
 800f088:	b003      	add	sp, #12
 800f08a:	4770      	bx	lr
 800f08c:	200000a8 	.word	0x200000a8
 800f090:	ffff0208 	.word	0xffff0208

0800f094 <__malloc_lock>:
 800f094:	4801      	ldr	r0, [pc, #4]	; (800f09c <__malloc_lock+0x8>)
 800f096:	f7ff be6b 	b.w	800ed70 <__retarget_lock_acquire_recursive>
 800f09a:	bf00      	nop
 800f09c:	20007288 	.word	0x20007288

0800f0a0 <__malloc_unlock>:
 800f0a0:	4801      	ldr	r0, [pc, #4]	; (800f0a8 <__malloc_unlock+0x8>)
 800f0a2:	f7ff be66 	b.w	800ed72 <__retarget_lock_release_recursive>
 800f0a6:	bf00      	nop
 800f0a8:	20007288 	.word	0x20007288

0800f0ac <__ssputs_r>:
 800f0ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0b0:	688e      	ldr	r6, [r1, #8]
 800f0b2:	429e      	cmp	r6, r3
 800f0b4:	4682      	mov	sl, r0
 800f0b6:	460c      	mov	r4, r1
 800f0b8:	4690      	mov	r8, r2
 800f0ba:	461f      	mov	r7, r3
 800f0bc:	d838      	bhi.n	800f130 <__ssputs_r+0x84>
 800f0be:	898a      	ldrh	r2, [r1, #12]
 800f0c0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f0c4:	d032      	beq.n	800f12c <__ssputs_r+0x80>
 800f0c6:	6825      	ldr	r5, [r4, #0]
 800f0c8:	6909      	ldr	r1, [r1, #16]
 800f0ca:	eba5 0901 	sub.w	r9, r5, r1
 800f0ce:	6965      	ldr	r5, [r4, #20]
 800f0d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f0d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f0d8:	3301      	adds	r3, #1
 800f0da:	444b      	add	r3, r9
 800f0dc:	106d      	asrs	r5, r5, #1
 800f0de:	429d      	cmp	r5, r3
 800f0e0:	bf38      	it	cc
 800f0e2:	461d      	movcc	r5, r3
 800f0e4:	0553      	lsls	r3, r2, #21
 800f0e6:	d531      	bpl.n	800f14c <__ssputs_r+0xa0>
 800f0e8:	4629      	mov	r1, r5
 800f0ea:	f7ff fec5 	bl	800ee78 <_malloc_r>
 800f0ee:	4606      	mov	r6, r0
 800f0f0:	b950      	cbnz	r0, 800f108 <__ssputs_r+0x5c>
 800f0f2:	230c      	movs	r3, #12
 800f0f4:	f8ca 3000 	str.w	r3, [sl]
 800f0f8:	89a3      	ldrh	r3, [r4, #12]
 800f0fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f0fe:	81a3      	strh	r3, [r4, #12]
 800f100:	f04f 30ff 	mov.w	r0, #4294967295
 800f104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f108:	6921      	ldr	r1, [r4, #16]
 800f10a:	464a      	mov	r2, r9
 800f10c:	f7ff fe32 	bl	800ed74 <memcpy>
 800f110:	89a3      	ldrh	r3, [r4, #12]
 800f112:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f116:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f11a:	81a3      	strh	r3, [r4, #12]
 800f11c:	6126      	str	r6, [r4, #16]
 800f11e:	6165      	str	r5, [r4, #20]
 800f120:	444e      	add	r6, r9
 800f122:	eba5 0509 	sub.w	r5, r5, r9
 800f126:	6026      	str	r6, [r4, #0]
 800f128:	60a5      	str	r5, [r4, #8]
 800f12a:	463e      	mov	r6, r7
 800f12c:	42be      	cmp	r6, r7
 800f12e:	d900      	bls.n	800f132 <__ssputs_r+0x86>
 800f130:	463e      	mov	r6, r7
 800f132:	6820      	ldr	r0, [r4, #0]
 800f134:	4632      	mov	r2, r6
 800f136:	4641      	mov	r1, r8
 800f138:	f000 faa8 	bl	800f68c <memmove>
 800f13c:	68a3      	ldr	r3, [r4, #8]
 800f13e:	1b9b      	subs	r3, r3, r6
 800f140:	60a3      	str	r3, [r4, #8]
 800f142:	6823      	ldr	r3, [r4, #0]
 800f144:	4433      	add	r3, r6
 800f146:	6023      	str	r3, [r4, #0]
 800f148:	2000      	movs	r0, #0
 800f14a:	e7db      	b.n	800f104 <__ssputs_r+0x58>
 800f14c:	462a      	mov	r2, r5
 800f14e:	f000 fab7 	bl	800f6c0 <_realloc_r>
 800f152:	4606      	mov	r6, r0
 800f154:	2800      	cmp	r0, #0
 800f156:	d1e1      	bne.n	800f11c <__ssputs_r+0x70>
 800f158:	6921      	ldr	r1, [r4, #16]
 800f15a:	4650      	mov	r0, sl
 800f15c:	f7ff fe20 	bl	800eda0 <_free_r>
 800f160:	e7c7      	b.n	800f0f2 <__ssputs_r+0x46>
	...

0800f164 <_svfiprintf_r>:
 800f164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f168:	4698      	mov	r8, r3
 800f16a:	898b      	ldrh	r3, [r1, #12]
 800f16c:	061b      	lsls	r3, r3, #24
 800f16e:	b09d      	sub	sp, #116	; 0x74
 800f170:	4607      	mov	r7, r0
 800f172:	460d      	mov	r5, r1
 800f174:	4614      	mov	r4, r2
 800f176:	d50e      	bpl.n	800f196 <_svfiprintf_r+0x32>
 800f178:	690b      	ldr	r3, [r1, #16]
 800f17a:	b963      	cbnz	r3, 800f196 <_svfiprintf_r+0x32>
 800f17c:	2140      	movs	r1, #64	; 0x40
 800f17e:	f7ff fe7b 	bl	800ee78 <_malloc_r>
 800f182:	6028      	str	r0, [r5, #0]
 800f184:	6128      	str	r0, [r5, #16]
 800f186:	b920      	cbnz	r0, 800f192 <_svfiprintf_r+0x2e>
 800f188:	230c      	movs	r3, #12
 800f18a:	603b      	str	r3, [r7, #0]
 800f18c:	f04f 30ff 	mov.w	r0, #4294967295
 800f190:	e0d1      	b.n	800f336 <_svfiprintf_r+0x1d2>
 800f192:	2340      	movs	r3, #64	; 0x40
 800f194:	616b      	str	r3, [r5, #20]
 800f196:	2300      	movs	r3, #0
 800f198:	9309      	str	r3, [sp, #36]	; 0x24
 800f19a:	2320      	movs	r3, #32
 800f19c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f1a0:	f8cd 800c 	str.w	r8, [sp, #12]
 800f1a4:	2330      	movs	r3, #48	; 0x30
 800f1a6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f350 <_svfiprintf_r+0x1ec>
 800f1aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f1ae:	f04f 0901 	mov.w	r9, #1
 800f1b2:	4623      	mov	r3, r4
 800f1b4:	469a      	mov	sl, r3
 800f1b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f1ba:	b10a      	cbz	r2, 800f1c0 <_svfiprintf_r+0x5c>
 800f1bc:	2a25      	cmp	r2, #37	; 0x25
 800f1be:	d1f9      	bne.n	800f1b4 <_svfiprintf_r+0x50>
 800f1c0:	ebba 0b04 	subs.w	fp, sl, r4
 800f1c4:	d00b      	beq.n	800f1de <_svfiprintf_r+0x7a>
 800f1c6:	465b      	mov	r3, fp
 800f1c8:	4622      	mov	r2, r4
 800f1ca:	4629      	mov	r1, r5
 800f1cc:	4638      	mov	r0, r7
 800f1ce:	f7ff ff6d 	bl	800f0ac <__ssputs_r>
 800f1d2:	3001      	adds	r0, #1
 800f1d4:	f000 80aa 	beq.w	800f32c <_svfiprintf_r+0x1c8>
 800f1d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f1da:	445a      	add	r2, fp
 800f1dc:	9209      	str	r2, [sp, #36]	; 0x24
 800f1de:	f89a 3000 	ldrb.w	r3, [sl]
 800f1e2:	2b00      	cmp	r3, #0
 800f1e4:	f000 80a2 	beq.w	800f32c <_svfiprintf_r+0x1c8>
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	f04f 32ff 	mov.w	r2, #4294967295
 800f1ee:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1f2:	f10a 0a01 	add.w	sl, sl, #1
 800f1f6:	9304      	str	r3, [sp, #16]
 800f1f8:	9307      	str	r3, [sp, #28]
 800f1fa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f1fe:	931a      	str	r3, [sp, #104]	; 0x68
 800f200:	4654      	mov	r4, sl
 800f202:	2205      	movs	r2, #5
 800f204:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f208:	4851      	ldr	r0, [pc, #324]	; (800f350 <_svfiprintf_r+0x1ec>)
 800f20a:	f7f0 fff9 	bl	8000200 <memchr>
 800f20e:	9a04      	ldr	r2, [sp, #16]
 800f210:	b9d8      	cbnz	r0, 800f24a <_svfiprintf_r+0xe6>
 800f212:	06d0      	lsls	r0, r2, #27
 800f214:	bf44      	itt	mi
 800f216:	2320      	movmi	r3, #32
 800f218:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f21c:	0711      	lsls	r1, r2, #28
 800f21e:	bf44      	itt	mi
 800f220:	232b      	movmi	r3, #43	; 0x2b
 800f222:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f226:	f89a 3000 	ldrb.w	r3, [sl]
 800f22a:	2b2a      	cmp	r3, #42	; 0x2a
 800f22c:	d015      	beq.n	800f25a <_svfiprintf_r+0xf6>
 800f22e:	9a07      	ldr	r2, [sp, #28]
 800f230:	4654      	mov	r4, sl
 800f232:	2000      	movs	r0, #0
 800f234:	f04f 0c0a 	mov.w	ip, #10
 800f238:	4621      	mov	r1, r4
 800f23a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f23e:	3b30      	subs	r3, #48	; 0x30
 800f240:	2b09      	cmp	r3, #9
 800f242:	d94e      	bls.n	800f2e2 <_svfiprintf_r+0x17e>
 800f244:	b1b0      	cbz	r0, 800f274 <_svfiprintf_r+0x110>
 800f246:	9207      	str	r2, [sp, #28]
 800f248:	e014      	b.n	800f274 <_svfiprintf_r+0x110>
 800f24a:	eba0 0308 	sub.w	r3, r0, r8
 800f24e:	fa09 f303 	lsl.w	r3, r9, r3
 800f252:	4313      	orrs	r3, r2
 800f254:	9304      	str	r3, [sp, #16]
 800f256:	46a2      	mov	sl, r4
 800f258:	e7d2      	b.n	800f200 <_svfiprintf_r+0x9c>
 800f25a:	9b03      	ldr	r3, [sp, #12]
 800f25c:	1d19      	adds	r1, r3, #4
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	9103      	str	r1, [sp, #12]
 800f262:	2b00      	cmp	r3, #0
 800f264:	bfbb      	ittet	lt
 800f266:	425b      	neglt	r3, r3
 800f268:	f042 0202 	orrlt.w	r2, r2, #2
 800f26c:	9307      	strge	r3, [sp, #28]
 800f26e:	9307      	strlt	r3, [sp, #28]
 800f270:	bfb8      	it	lt
 800f272:	9204      	strlt	r2, [sp, #16]
 800f274:	7823      	ldrb	r3, [r4, #0]
 800f276:	2b2e      	cmp	r3, #46	; 0x2e
 800f278:	d10c      	bne.n	800f294 <_svfiprintf_r+0x130>
 800f27a:	7863      	ldrb	r3, [r4, #1]
 800f27c:	2b2a      	cmp	r3, #42	; 0x2a
 800f27e:	d135      	bne.n	800f2ec <_svfiprintf_r+0x188>
 800f280:	9b03      	ldr	r3, [sp, #12]
 800f282:	1d1a      	adds	r2, r3, #4
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	9203      	str	r2, [sp, #12]
 800f288:	2b00      	cmp	r3, #0
 800f28a:	bfb8      	it	lt
 800f28c:	f04f 33ff 	movlt.w	r3, #4294967295
 800f290:	3402      	adds	r4, #2
 800f292:	9305      	str	r3, [sp, #20]
 800f294:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f360 <_svfiprintf_r+0x1fc>
 800f298:	7821      	ldrb	r1, [r4, #0]
 800f29a:	2203      	movs	r2, #3
 800f29c:	4650      	mov	r0, sl
 800f29e:	f7f0 ffaf 	bl	8000200 <memchr>
 800f2a2:	b140      	cbz	r0, 800f2b6 <_svfiprintf_r+0x152>
 800f2a4:	2340      	movs	r3, #64	; 0x40
 800f2a6:	eba0 000a 	sub.w	r0, r0, sl
 800f2aa:	fa03 f000 	lsl.w	r0, r3, r0
 800f2ae:	9b04      	ldr	r3, [sp, #16]
 800f2b0:	4303      	orrs	r3, r0
 800f2b2:	3401      	adds	r4, #1
 800f2b4:	9304      	str	r3, [sp, #16]
 800f2b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2ba:	4826      	ldr	r0, [pc, #152]	; (800f354 <_svfiprintf_r+0x1f0>)
 800f2bc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f2c0:	2206      	movs	r2, #6
 800f2c2:	f7f0 ff9d 	bl	8000200 <memchr>
 800f2c6:	2800      	cmp	r0, #0
 800f2c8:	d038      	beq.n	800f33c <_svfiprintf_r+0x1d8>
 800f2ca:	4b23      	ldr	r3, [pc, #140]	; (800f358 <_svfiprintf_r+0x1f4>)
 800f2cc:	bb1b      	cbnz	r3, 800f316 <_svfiprintf_r+0x1b2>
 800f2ce:	9b03      	ldr	r3, [sp, #12]
 800f2d0:	3307      	adds	r3, #7
 800f2d2:	f023 0307 	bic.w	r3, r3, #7
 800f2d6:	3308      	adds	r3, #8
 800f2d8:	9303      	str	r3, [sp, #12]
 800f2da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2dc:	4433      	add	r3, r6
 800f2de:	9309      	str	r3, [sp, #36]	; 0x24
 800f2e0:	e767      	b.n	800f1b2 <_svfiprintf_r+0x4e>
 800f2e2:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2e6:	460c      	mov	r4, r1
 800f2e8:	2001      	movs	r0, #1
 800f2ea:	e7a5      	b.n	800f238 <_svfiprintf_r+0xd4>
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	3401      	adds	r4, #1
 800f2f0:	9305      	str	r3, [sp, #20]
 800f2f2:	4619      	mov	r1, r3
 800f2f4:	f04f 0c0a 	mov.w	ip, #10
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2fe:	3a30      	subs	r2, #48	; 0x30
 800f300:	2a09      	cmp	r2, #9
 800f302:	d903      	bls.n	800f30c <_svfiprintf_r+0x1a8>
 800f304:	2b00      	cmp	r3, #0
 800f306:	d0c5      	beq.n	800f294 <_svfiprintf_r+0x130>
 800f308:	9105      	str	r1, [sp, #20]
 800f30a:	e7c3      	b.n	800f294 <_svfiprintf_r+0x130>
 800f30c:	fb0c 2101 	mla	r1, ip, r1, r2
 800f310:	4604      	mov	r4, r0
 800f312:	2301      	movs	r3, #1
 800f314:	e7f0      	b.n	800f2f8 <_svfiprintf_r+0x194>
 800f316:	ab03      	add	r3, sp, #12
 800f318:	9300      	str	r3, [sp, #0]
 800f31a:	462a      	mov	r2, r5
 800f31c:	4b0f      	ldr	r3, [pc, #60]	; (800f35c <_svfiprintf_r+0x1f8>)
 800f31e:	a904      	add	r1, sp, #16
 800f320:	4638      	mov	r0, r7
 800f322:	f3af 8000 	nop.w
 800f326:	1c42      	adds	r2, r0, #1
 800f328:	4606      	mov	r6, r0
 800f32a:	d1d6      	bne.n	800f2da <_svfiprintf_r+0x176>
 800f32c:	89ab      	ldrh	r3, [r5, #12]
 800f32e:	065b      	lsls	r3, r3, #25
 800f330:	f53f af2c 	bmi.w	800f18c <_svfiprintf_r+0x28>
 800f334:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f336:	b01d      	add	sp, #116	; 0x74
 800f338:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f33c:	ab03      	add	r3, sp, #12
 800f33e:	9300      	str	r3, [sp, #0]
 800f340:	462a      	mov	r2, r5
 800f342:	4b06      	ldr	r3, [pc, #24]	; (800f35c <_svfiprintf_r+0x1f8>)
 800f344:	a904      	add	r1, sp, #16
 800f346:	4638      	mov	r0, r7
 800f348:	f000 f87a 	bl	800f440 <_printf_i>
 800f34c:	e7eb      	b.n	800f326 <_svfiprintf_r+0x1c2>
 800f34e:	bf00      	nop
 800f350:	0800f9dc 	.word	0x0800f9dc
 800f354:	0800f9e6 	.word	0x0800f9e6
 800f358:	00000000 	.word	0x00000000
 800f35c:	0800f0ad 	.word	0x0800f0ad
 800f360:	0800f9e2 	.word	0x0800f9e2

0800f364 <_printf_common>:
 800f364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f368:	4616      	mov	r6, r2
 800f36a:	4699      	mov	r9, r3
 800f36c:	688a      	ldr	r2, [r1, #8]
 800f36e:	690b      	ldr	r3, [r1, #16]
 800f370:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f374:	4293      	cmp	r3, r2
 800f376:	bfb8      	it	lt
 800f378:	4613      	movlt	r3, r2
 800f37a:	6033      	str	r3, [r6, #0]
 800f37c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f380:	4607      	mov	r7, r0
 800f382:	460c      	mov	r4, r1
 800f384:	b10a      	cbz	r2, 800f38a <_printf_common+0x26>
 800f386:	3301      	adds	r3, #1
 800f388:	6033      	str	r3, [r6, #0]
 800f38a:	6823      	ldr	r3, [r4, #0]
 800f38c:	0699      	lsls	r1, r3, #26
 800f38e:	bf42      	ittt	mi
 800f390:	6833      	ldrmi	r3, [r6, #0]
 800f392:	3302      	addmi	r3, #2
 800f394:	6033      	strmi	r3, [r6, #0]
 800f396:	6825      	ldr	r5, [r4, #0]
 800f398:	f015 0506 	ands.w	r5, r5, #6
 800f39c:	d106      	bne.n	800f3ac <_printf_common+0x48>
 800f39e:	f104 0a19 	add.w	sl, r4, #25
 800f3a2:	68e3      	ldr	r3, [r4, #12]
 800f3a4:	6832      	ldr	r2, [r6, #0]
 800f3a6:	1a9b      	subs	r3, r3, r2
 800f3a8:	42ab      	cmp	r3, r5
 800f3aa:	dc26      	bgt.n	800f3fa <_printf_common+0x96>
 800f3ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f3b0:	1e13      	subs	r3, r2, #0
 800f3b2:	6822      	ldr	r2, [r4, #0]
 800f3b4:	bf18      	it	ne
 800f3b6:	2301      	movne	r3, #1
 800f3b8:	0692      	lsls	r2, r2, #26
 800f3ba:	d42b      	bmi.n	800f414 <_printf_common+0xb0>
 800f3bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f3c0:	4649      	mov	r1, r9
 800f3c2:	4638      	mov	r0, r7
 800f3c4:	47c0      	blx	r8
 800f3c6:	3001      	adds	r0, #1
 800f3c8:	d01e      	beq.n	800f408 <_printf_common+0xa4>
 800f3ca:	6823      	ldr	r3, [r4, #0]
 800f3cc:	68e5      	ldr	r5, [r4, #12]
 800f3ce:	6832      	ldr	r2, [r6, #0]
 800f3d0:	f003 0306 	and.w	r3, r3, #6
 800f3d4:	2b04      	cmp	r3, #4
 800f3d6:	bf08      	it	eq
 800f3d8:	1aad      	subeq	r5, r5, r2
 800f3da:	68a3      	ldr	r3, [r4, #8]
 800f3dc:	6922      	ldr	r2, [r4, #16]
 800f3de:	bf0c      	ite	eq
 800f3e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f3e4:	2500      	movne	r5, #0
 800f3e6:	4293      	cmp	r3, r2
 800f3e8:	bfc4      	itt	gt
 800f3ea:	1a9b      	subgt	r3, r3, r2
 800f3ec:	18ed      	addgt	r5, r5, r3
 800f3ee:	2600      	movs	r6, #0
 800f3f0:	341a      	adds	r4, #26
 800f3f2:	42b5      	cmp	r5, r6
 800f3f4:	d11a      	bne.n	800f42c <_printf_common+0xc8>
 800f3f6:	2000      	movs	r0, #0
 800f3f8:	e008      	b.n	800f40c <_printf_common+0xa8>
 800f3fa:	2301      	movs	r3, #1
 800f3fc:	4652      	mov	r2, sl
 800f3fe:	4649      	mov	r1, r9
 800f400:	4638      	mov	r0, r7
 800f402:	47c0      	blx	r8
 800f404:	3001      	adds	r0, #1
 800f406:	d103      	bne.n	800f410 <_printf_common+0xac>
 800f408:	f04f 30ff 	mov.w	r0, #4294967295
 800f40c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f410:	3501      	adds	r5, #1
 800f412:	e7c6      	b.n	800f3a2 <_printf_common+0x3e>
 800f414:	18e1      	adds	r1, r4, r3
 800f416:	1c5a      	adds	r2, r3, #1
 800f418:	2030      	movs	r0, #48	; 0x30
 800f41a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f41e:	4422      	add	r2, r4
 800f420:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f424:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f428:	3302      	adds	r3, #2
 800f42a:	e7c7      	b.n	800f3bc <_printf_common+0x58>
 800f42c:	2301      	movs	r3, #1
 800f42e:	4622      	mov	r2, r4
 800f430:	4649      	mov	r1, r9
 800f432:	4638      	mov	r0, r7
 800f434:	47c0      	blx	r8
 800f436:	3001      	adds	r0, #1
 800f438:	d0e6      	beq.n	800f408 <_printf_common+0xa4>
 800f43a:	3601      	adds	r6, #1
 800f43c:	e7d9      	b.n	800f3f2 <_printf_common+0x8e>
	...

0800f440 <_printf_i>:
 800f440:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f444:	7e0f      	ldrb	r7, [r1, #24]
 800f446:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f448:	2f78      	cmp	r7, #120	; 0x78
 800f44a:	4691      	mov	r9, r2
 800f44c:	4680      	mov	r8, r0
 800f44e:	460c      	mov	r4, r1
 800f450:	469a      	mov	sl, r3
 800f452:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f456:	d807      	bhi.n	800f468 <_printf_i+0x28>
 800f458:	2f62      	cmp	r7, #98	; 0x62
 800f45a:	d80a      	bhi.n	800f472 <_printf_i+0x32>
 800f45c:	2f00      	cmp	r7, #0
 800f45e:	f000 80d8 	beq.w	800f612 <_printf_i+0x1d2>
 800f462:	2f58      	cmp	r7, #88	; 0x58
 800f464:	f000 80a3 	beq.w	800f5ae <_printf_i+0x16e>
 800f468:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f46c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f470:	e03a      	b.n	800f4e8 <_printf_i+0xa8>
 800f472:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f476:	2b15      	cmp	r3, #21
 800f478:	d8f6      	bhi.n	800f468 <_printf_i+0x28>
 800f47a:	a101      	add	r1, pc, #4	; (adr r1, 800f480 <_printf_i+0x40>)
 800f47c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f480:	0800f4d9 	.word	0x0800f4d9
 800f484:	0800f4ed 	.word	0x0800f4ed
 800f488:	0800f469 	.word	0x0800f469
 800f48c:	0800f469 	.word	0x0800f469
 800f490:	0800f469 	.word	0x0800f469
 800f494:	0800f469 	.word	0x0800f469
 800f498:	0800f4ed 	.word	0x0800f4ed
 800f49c:	0800f469 	.word	0x0800f469
 800f4a0:	0800f469 	.word	0x0800f469
 800f4a4:	0800f469 	.word	0x0800f469
 800f4a8:	0800f469 	.word	0x0800f469
 800f4ac:	0800f5f9 	.word	0x0800f5f9
 800f4b0:	0800f51d 	.word	0x0800f51d
 800f4b4:	0800f5db 	.word	0x0800f5db
 800f4b8:	0800f469 	.word	0x0800f469
 800f4bc:	0800f469 	.word	0x0800f469
 800f4c0:	0800f61b 	.word	0x0800f61b
 800f4c4:	0800f469 	.word	0x0800f469
 800f4c8:	0800f51d 	.word	0x0800f51d
 800f4cc:	0800f469 	.word	0x0800f469
 800f4d0:	0800f469 	.word	0x0800f469
 800f4d4:	0800f5e3 	.word	0x0800f5e3
 800f4d8:	682b      	ldr	r3, [r5, #0]
 800f4da:	1d1a      	adds	r2, r3, #4
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	602a      	str	r2, [r5, #0]
 800f4e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f4e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f4e8:	2301      	movs	r3, #1
 800f4ea:	e0a3      	b.n	800f634 <_printf_i+0x1f4>
 800f4ec:	6820      	ldr	r0, [r4, #0]
 800f4ee:	6829      	ldr	r1, [r5, #0]
 800f4f0:	0606      	lsls	r6, r0, #24
 800f4f2:	f101 0304 	add.w	r3, r1, #4
 800f4f6:	d50a      	bpl.n	800f50e <_printf_i+0xce>
 800f4f8:	680e      	ldr	r6, [r1, #0]
 800f4fa:	602b      	str	r3, [r5, #0]
 800f4fc:	2e00      	cmp	r6, #0
 800f4fe:	da03      	bge.n	800f508 <_printf_i+0xc8>
 800f500:	232d      	movs	r3, #45	; 0x2d
 800f502:	4276      	negs	r6, r6
 800f504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f508:	485e      	ldr	r0, [pc, #376]	; (800f684 <_printf_i+0x244>)
 800f50a:	230a      	movs	r3, #10
 800f50c:	e019      	b.n	800f542 <_printf_i+0x102>
 800f50e:	680e      	ldr	r6, [r1, #0]
 800f510:	602b      	str	r3, [r5, #0]
 800f512:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f516:	bf18      	it	ne
 800f518:	b236      	sxthne	r6, r6
 800f51a:	e7ef      	b.n	800f4fc <_printf_i+0xbc>
 800f51c:	682b      	ldr	r3, [r5, #0]
 800f51e:	6820      	ldr	r0, [r4, #0]
 800f520:	1d19      	adds	r1, r3, #4
 800f522:	6029      	str	r1, [r5, #0]
 800f524:	0601      	lsls	r1, r0, #24
 800f526:	d501      	bpl.n	800f52c <_printf_i+0xec>
 800f528:	681e      	ldr	r6, [r3, #0]
 800f52a:	e002      	b.n	800f532 <_printf_i+0xf2>
 800f52c:	0646      	lsls	r6, r0, #25
 800f52e:	d5fb      	bpl.n	800f528 <_printf_i+0xe8>
 800f530:	881e      	ldrh	r6, [r3, #0]
 800f532:	4854      	ldr	r0, [pc, #336]	; (800f684 <_printf_i+0x244>)
 800f534:	2f6f      	cmp	r7, #111	; 0x6f
 800f536:	bf0c      	ite	eq
 800f538:	2308      	moveq	r3, #8
 800f53a:	230a      	movne	r3, #10
 800f53c:	2100      	movs	r1, #0
 800f53e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f542:	6865      	ldr	r5, [r4, #4]
 800f544:	60a5      	str	r5, [r4, #8]
 800f546:	2d00      	cmp	r5, #0
 800f548:	bfa2      	ittt	ge
 800f54a:	6821      	ldrge	r1, [r4, #0]
 800f54c:	f021 0104 	bicge.w	r1, r1, #4
 800f550:	6021      	strge	r1, [r4, #0]
 800f552:	b90e      	cbnz	r6, 800f558 <_printf_i+0x118>
 800f554:	2d00      	cmp	r5, #0
 800f556:	d04d      	beq.n	800f5f4 <_printf_i+0x1b4>
 800f558:	4615      	mov	r5, r2
 800f55a:	fbb6 f1f3 	udiv	r1, r6, r3
 800f55e:	fb03 6711 	mls	r7, r3, r1, r6
 800f562:	5dc7      	ldrb	r7, [r0, r7]
 800f564:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f568:	4637      	mov	r7, r6
 800f56a:	42bb      	cmp	r3, r7
 800f56c:	460e      	mov	r6, r1
 800f56e:	d9f4      	bls.n	800f55a <_printf_i+0x11a>
 800f570:	2b08      	cmp	r3, #8
 800f572:	d10b      	bne.n	800f58c <_printf_i+0x14c>
 800f574:	6823      	ldr	r3, [r4, #0]
 800f576:	07de      	lsls	r6, r3, #31
 800f578:	d508      	bpl.n	800f58c <_printf_i+0x14c>
 800f57a:	6923      	ldr	r3, [r4, #16]
 800f57c:	6861      	ldr	r1, [r4, #4]
 800f57e:	4299      	cmp	r1, r3
 800f580:	bfde      	ittt	le
 800f582:	2330      	movle	r3, #48	; 0x30
 800f584:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f588:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f58c:	1b52      	subs	r2, r2, r5
 800f58e:	6122      	str	r2, [r4, #16]
 800f590:	f8cd a000 	str.w	sl, [sp]
 800f594:	464b      	mov	r3, r9
 800f596:	aa03      	add	r2, sp, #12
 800f598:	4621      	mov	r1, r4
 800f59a:	4640      	mov	r0, r8
 800f59c:	f7ff fee2 	bl	800f364 <_printf_common>
 800f5a0:	3001      	adds	r0, #1
 800f5a2:	d14c      	bne.n	800f63e <_printf_i+0x1fe>
 800f5a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f5a8:	b004      	add	sp, #16
 800f5aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5ae:	4835      	ldr	r0, [pc, #212]	; (800f684 <_printf_i+0x244>)
 800f5b0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f5b4:	6829      	ldr	r1, [r5, #0]
 800f5b6:	6823      	ldr	r3, [r4, #0]
 800f5b8:	f851 6b04 	ldr.w	r6, [r1], #4
 800f5bc:	6029      	str	r1, [r5, #0]
 800f5be:	061d      	lsls	r5, r3, #24
 800f5c0:	d514      	bpl.n	800f5ec <_printf_i+0x1ac>
 800f5c2:	07df      	lsls	r7, r3, #31
 800f5c4:	bf44      	itt	mi
 800f5c6:	f043 0320 	orrmi.w	r3, r3, #32
 800f5ca:	6023      	strmi	r3, [r4, #0]
 800f5cc:	b91e      	cbnz	r6, 800f5d6 <_printf_i+0x196>
 800f5ce:	6823      	ldr	r3, [r4, #0]
 800f5d0:	f023 0320 	bic.w	r3, r3, #32
 800f5d4:	6023      	str	r3, [r4, #0]
 800f5d6:	2310      	movs	r3, #16
 800f5d8:	e7b0      	b.n	800f53c <_printf_i+0xfc>
 800f5da:	6823      	ldr	r3, [r4, #0]
 800f5dc:	f043 0320 	orr.w	r3, r3, #32
 800f5e0:	6023      	str	r3, [r4, #0]
 800f5e2:	2378      	movs	r3, #120	; 0x78
 800f5e4:	4828      	ldr	r0, [pc, #160]	; (800f688 <_printf_i+0x248>)
 800f5e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f5ea:	e7e3      	b.n	800f5b4 <_printf_i+0x174>
 800f5ec:	0659      	lsls	r1, r3, #25
 800f5ee:	bf48      	it	mi
 800f5f0:	b2b6      	uxthmi	r6, r6
 800f5f2:	e7e6      	b.n	800f5c2 <_printf_i+0x182>
 800f5f4:	4615      	mov	r5, r2
 800f5f6:	e7bb      	b.n	800f570 <_printf_i+0x130>
 800f5f8:	682b      	ldr	r3, [r5, #0]
 800f5fa:	6826      	ldr	r6, [r4, #0]
 800f5fc:	6961      	ldr	r1, [r4, #20]
 800f5fe:	1d18      	adds	r0, r3, #4
 800f600:	6028      	str	r0, [r5, #0]
 800f602:	0635      	lsls	r5, r6, #24
 800f604:	681b      	ldr	r3, [r3, #0]
 800f606:	d501      	bpl.n	800f60c <_printf_i+0x1cc>
 800f608:	6019      	str	r1, [r3, #0]
 800f60a:	e002      	b.n	800f612 <_printf_i+0x1d2>
 800f60c:	0670      	lsls	r0, r6, #25
 800f60e:	d5fb      	bpl.n	800f608 <_printf_i+0x1c8>
 800f610:	8019      	strh	r1, [r3, #0]
 800f612:	2300      	movs	r3, #0
 800f614:	6123      	str	r3, [r4, #16]
 800f616:	4615      	mov	r5, r2
 800f618:	e7ba      	b.n	800f590 <_printf_i+0x150>
 800f61a:	682b      	ldr	r3, [r5, #0]
 800f61c:	1d1a      	adds	r2, r3, #4
 800f61e:	602a      	str	r2, [r5, #0]
 800f620:	681d      	ldr	r5, [r3, #0]
 800f622:	6862      	ldr	r2, [r4, #4]
 800f624:	2100      	movs	r1, #0
 800f626:	4628      	mov	r0, r5
 800f628:	f7f0 fdea 	bl	8000200 <memchr>
 800f62c:	b108      	cbz	r0, 800f632 <_printf_i+0x1f2>
 800f62e:	1b40      	subs	r0, r0, r5
 800f630:	6060      	str	r0, [r4, #4]
 800f632:	6863      	ldr	r3, [r4, #4]
 800f634:	6123      	str	r3, [r4, #16]
 800f636:	2300      	movs	r3, #0
 800f638:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f63c:	e7a8      	b.n	800f590 <_printf_i+0x150>
 800f63e:	6923      	ldr	r3, [r4, #16]
 800f640:	462a      	mov	r2, r5
 800f642:	4649      	mov	r1, r9
 800f644:	4640      	mov	r0, r8
 800f646:	47d0      	blx	sl
 800f648:	3001      	adds	r0, #1
 800f64a:	d0ab      	beq.n	800f5a4 <_printf_i+0x164>
 800f64c:	6823      	ldr	r3, [r4, #0]
 800f64e:	079b      	lsls	r3, r3, #30
 800f650:	d413      	bmi.n	800f67a <_printf_i+0x23a>
 800f652:	68e0      	ldr	r0, [r4, #12]
 800f654:	9b03      	ldr	r3, [sp, #12]
 800f656:	4298      	cmp	r0, r3
 800f658:	bfb8      	it	lt
 800f65a:	4618      	movlt	r0, r3
 800f65c:	e7a4      	b.n	800f5a8 <_printf_i+0x168>
 800f65e:	2301      	movs	r3, #1
 800f660:	4632      	mov	r2, r6
 800f662:	4649      	mov	r1, r9
 800f664:	4640      	mov	r0, r8
 800f666:	47d0      	blx	sl
 800f668:	3001      	adds	r0, #1
 800f66a:	d09b      	beq.n	800f5a4 <_printf_i+0x164>
 800f66c:	3501      	adds	r5, #1
 800f66e:	68e3      	ldr	r3, [r4, #12]
 800f670:	9903      	ldr	r1, [sp, #12]
 800f672:	1a5b      	subs	r3, r3, r1
 800f674:	42ab      	cmp	r3, r5
 800f676:	dcf2      	bgt.n	800f65e <_printf_i+0x21e>
 800f678:	e7eb      	b.n	800f652 <_printf_i+0x212>
 800f67a:	2500      	movs	r5, #0
 800f67c:	f104 0619 	add.w	r6, r4, #25
 800f680:	e7f5      	b.n	800f66e <_printf_i+0x22e>
 800f682:	bf00      	nop
 800f684:	0800f9ed 	.word	0x0800f9ed
 800f688:	0800f9fe 	.word	0x0800f9fe

0800f68c <memmove>:
 800f68c:	4288      	cmp	r0, r1
 800f68e:	b510      	push	{r4, lr}
 800f690:	eb01 0402 	add.w	r4, r1, r2
 800f694:	d902      	bls.n	800f69c <memmove+0x10>
 800f696:	4284      	cmp	r4, r0
 800f698:	4623      	mov	r3, r4
 800f69a:	d807      	bhi.n	800f6ac <memmove+0x20>
 800f69c:	1e43      	subs	r3, r0, #1
 800f69e:	42a1      	cmp	r1, r4
 800f6a0:	d008      	beq.n	800f6b4 <memmove+0x28>
 800f6a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f6a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f6aa:	e7f8      	b.n	800f69e <memmove+0x12>
 800f6ac:	4402      	add	r2, r0
 800f6ae:	4601      	mov	r1, r0
 800f6b0:	428a      	cmp	r2, r1
 800f6b2:	d100      	bne.n	800f6b6 <memmove+0x2a>
 800f6b4:	bd10      	pop	{r4, pc}
 800f6b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f6ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f6be:	e7f7      	b.n	800f6b0 <memmove+0x24>

0800f6c0 <_realloc_r>:
 800f6c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6c4:	4680      	mov	r8, r0
 800f6c6:	4614      	mov	r4, r2
 800f6c8:	460e      	mov	r6, r1
 800f6ca:	b921      	cbnz	r1, 800f6d6 <_realloc_r+0x16>
 800f6cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6d0:	4611      	mov	r1, r2
 800f6d2:	f7ff bbd1 	b.w	800ee78 <_malloc_r>
 800f6d6:	b92a      	cbnz	r2, 800f6e4 <_realloc_r+0x24>
 800f6d8:	f7ff fb62 	bl	800eda0 <_free_r>
 800f6dc:	4625      	mov	r5, r4
 800f6de:	4628      	mov	r0, r5
 800f6e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f6e4:	f000 f81b 	bl	800f71e <_malloc_usable_size_r>
 800f6e8:	4284      	cmp	r4, r0
 800f6ea:	4607      	mov	r7, r0
 800f6ec:	d802      	bhi.n	800f6f4 <_realloc_r+0x34>
 800f6ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f6f2:	d812      	bhi.n	800f71a <_realloc_r+0x5a>
 800f6f4:	4621      	mov	r1, r4
 800f6f6:	4640      	mov	r0, r8
 800f6f8:	f7ff fbbe 	bl	800ee78 <_malloc_r>
 800f6fc:	4605      	mov	r5, r0
 800f6fe:	2800      	cmp	r0, #0
 800f700:	d0ed      	beq.n	800f6de <_realloc_r+0x1e>
 800f702:	42bc      	cmp	r4, r7
 800f704:	4622      	mov	r2, r4
 800f706:	4631      	mov	r1, r6
 800f708:	bf28      	it	cs
 800f70a:	463a      	movcs	r2, r7
 800f70c:	f7ff fb32 	bl	800ed74 <memcpy>
 800f710:	4631      	mov	r1, r6
 800f712:	4640      	mov	r0, r8
 800f714:	f7ff fb44 	bl	800eda0 <_free_r>
 800f718:	e7e1      	b.n	800f6de <_realloc_r+0x1e>
 800f71a:	4635      	mov	r5, r6
 800f71c:	e7df      	b.n	800f6de <_realloc_r+0x1e>

0800f71e <_malloc_usable_size_r>:
 800f71e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f722:	1f18      	subs	r0, r3, #4
 800f724:	2b00      	cmp	r3, #0
 800f726:	bfbc      	itt	lt
 800f728:	580b      	ldrlt	r3, [r1, r0]
 800f72a:	18c0      	addlt	r0, r0, r3
 800f72c:	4770      	bx	lr
	...

0800f730 <_init>:
 800f730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f732:	bf00      	nop
 800f734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f736:	bc08      	pop	{r3}
 800f738:	469e      	mov	lr, r3
 800f73a:	4770      	bx	lr

0800f73c <_fini>:
 800f73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f73e:	bf00      	nop
 800f740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f742:	bc08      	pop	{r3}
 800f744:	469e      	mov	lr, r3
 800f746:	4770      	bx	lr
