###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         4480   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         3872   # Number of read row buffer hits
num_read_cmds                  =         4480   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          611   # Number of ACT commands
num_pre_cmds                   =          611   # Number of PRE commands
num_ondemand_pres              =          569   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        50158   # Cyles of rank active rank.0
rank_active_cycles.1           =        45664   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       949842   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       954336   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4196   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           88   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           42   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           10   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          128   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           12   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            2   # Read request latency (cycles)
read_latency[40-59]            =           89   # Read request latency (cycles)
read_latency[60-79]            =           64   # Read request latency (cycles)
read_latency[80-99]            =           39   # Read request latency (cycles)
read_latency[100-119]          =           17   # Read request latency (cycles)
read_latency[120-139]          =           44   # Read request latency (cycles)
read_latency[140-159]          =           98   # Read request latency (cycles)
read_latency[160-179]          =          100   # Read request latency (cycles)
read_latency[180-199]          =           78   # Read request latency (cycles)
read_latency[200-]             =         3949   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.37183e+07   # Read energy
act_energy                     =  5.12067e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.55014e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.55748e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  1.13156e+07   # Active standby energy rank.0
act_stb_energy.1               =  1.03018e+07   # Active standby energy rank.1
average_read_latency           =      434.622   # Average read request latency (cycles)
average_interarrival           =      14.9989   # Average request interarrival latency (cycles)
total_energy                   =  4.72053e+08   # Total energy (pJ)
average_power                  =      472.053   # Average power (mW)
average_bandwidth              =     0.690892   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         3712   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         3244   # Number of read row buffer hits
num_read_cmds                  =         3712   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          469   # Number of ACT commands
num_pre_cmds                   =          469   # Number of PRE commands
num_ondemand_pres              =          444   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        39114   # Cyles of rank active rank.0
rank_active_cycles.1           =        26215   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       960886   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       973785   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3477   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           68   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           23   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            5   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          118   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            4   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           11   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =           47   # Read request latency (cycles)
read_latency[60-79]            =           44   # Read request latency (cycles)
read_latency[80-99]            =           32   # Read request latency (cycles)
read_latency[100-119]          =            6   # Read request latency (cycles)
read_latency[120-139]          =           14   # Read request latency (cycles)
read_latency[140-159]          =           82   # Read request latency (cycles)
read_latency[160-179]          =           64   # Read request latency (cycles)
read_latency[180-199]          =           50   # Read request latency (cycles)
read_latency[200-]             =         3373   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   2.7938e+07   # Read energy
act_energy                     =   3.9306e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.56817e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.58922e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  8.82412e+06   # Active standby energy rank.0
act_stb_energy.1               =   5.9141e+06   # Active standby energy rank.1
average_read_latency           =      433.779   # Average read request latency (cycles)
average_interarrival           =      19.3661   # Average request interarrival latency (cycles)
total_energy                   =   4.6318e+08   # Total energy (pJ)
average_power                  =       463.18   # Average power (mW)
average_bandwidth              =     0.572453   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         4480   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         3870   # Number of read row buffer hits
num_read_cmds                  =         4480   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          613   # Number of ACT commands
num_pre_cmds                   =          613   # Number of PRE commands
num_ondemand_pres              =          570   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        50155   # Cyles of rank active rank.0
rank_active_cycles.1           =        45660   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       949845   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       954340   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         4195   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           88   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           43   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           10   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          128   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           12   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            2   # Read request latency (cycles)
read_latency[40-59]            =           91   # Read request latency (cycles)
read_latency[60-79]            =           65   # Read request latency (cycles)
read_latency[80-99]            =           38   # Read request latency (cycles)
read_latency[100-119]          =           14   # Read request latency (cycles)
read_latency[120-139]          =           43   # Read request latency (cycles)
read_latency[140-159]          =          100   # Read request latency (cycles)
read_latency[160-179]          =          100   # Read request latency (cycles)
read_latency[180-199]          =           72   # Read request latency (cycles)
read_latency[200-]             =         3955   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.37183e+07   # Read energy
act_energy                     =  5.13743e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.55015e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.55748e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   1.1315e+07   # Active standby energy rank.0
act_stb_energy.1               =  1.03009e+07   # Active standby energy rank.1
average_read_latency           =      434.391   # Average read request latency (cycles)
average_interarrival           =      14.9991   # Average request interarrival latency (cycles)
total_energy                   =   4.7207e+08   # Total energy (pJ)
average_power                  =       472.07   # Average power (mW)
average_bandwidth              =     0.690892   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         3712   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         3248   # Number of read row buffer hits
num_read_cmds                  =         3712   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          465   # Number of ACT commands
num_pre_cmds                   =          465   # Number of PRE commands
num_ondemand_pres              =          439   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        39112   # Cyles of rank active rank.0
rank_active_cycles.1           =        26211   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       960888   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       973789   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         3479   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           65   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           23   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            4   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          119   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            5   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            4   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            2   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =           11   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            3   # Read request latency (cycles)
read_latency[40-59]            =           55   # Read request latency (cycles)
read_latency[60-79]            =           58   # Read request latency (cycles)
read_latency[80-99]            =           32   # Read request latency (cycles)
read_latency[100-119]          =           17   # Read request latency (cycles)
read_latency[120-139]          =           28   # Read request latency (cycles)
read_latency[140-159]          =           82   # Read request latency (cycles)
read_latency[160-179]          =           56   # Read request latency (cycles)
read_latency[180-199]          =           63   # Read request latency (cycles)
read_latency[200-]             =         3318   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   2.7938e+07   # Read energy
act_energy                     =  3.89707e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.56817e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.58922e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  8.82367e+06   # Active standby energy rank.0
act_stb_energy.1               =   5.9132e+06   # Active standby energy rank.1
average_read_latency           =      425.663   # Average read request latency (cycles)
average_interarrival           =      19.3664   # Average request interarrival latency (cycles)
total_energy                   =  4.63146e+08   # Total energy (pJ)
average_power                  =      463.146   # Average power (mW)
average_bandwidth              =     0.572453   # Average bandwidth
