* Z:\mnt\design.r\spice\examples\3724.asc
M§Q1 IN N007 N008 N008 Si4886DY
D1 N002 N005 MBRS140
C1 N005 N008 1µ
R1 IN N001 1Meg
R2 N010 N009 82.5K
C2 N009 0 680p
D2 0 N008 MBRS1100
L1 N008 N011 15µ Rpar=2K
R3 N011 OUT 15m
R4 N006 0 20K
R5 N006 OUT 174K
R6 N003 OUT 200K
C3 N004 N003 {.0015µ/10}
C4 OUT 0 100µ
V1 IN 0 36
D3 OUT N002 1N4148
XU1 IN MP_01 N001 N004 N006 N006 N010 OUT N011 0 MP_02 N002 MP_03 N008 N007 N005 0 LT3724
Rload OUT 0 50
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 1.5m startup
.lib LT3724.sub
.backanno
.end
