{"sha": "e93b5262fdec906660ce7b7763d0e76e705f0803", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTkzYjUyNjJmZGVjOTA2NjYwY2U3Yjc3NjNkMGU3NmU3MDVmMDgwMw==", "commit": {"author": {"name": "Andrew Stubbs", "email": "ams@codesourcery.com", "date": "2019-12-03T16:20:29Z"}, "committer": {"name": "Andrew Stubbs", "email": "ams@gcc.gnu.org", "date": "2019-12-03T16:20:29Z"}, "message": "Add missing amdgcn vcondu patterns\n\n2019-12-03  Andrew Stubbs  <ams@codesourcery.com>\n\n\tgcc/\n\t* config/gcn/gcn-valu.md: Change \"vcondu\" patterns to use VEC_1REG_MODE\n\tfor the data mode.\n\nFrom-SVN: r278940", "tree": {"sha": "bad1894f714327d8759bf9a002be31b132408c23", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bad1894f714327d8759bf9a002be31b132408c23"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e93b5262fdec906660ce7b7763d0e76e705f0803", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e93b5262fdec906660ce7b7763d0e76e705f0803", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e93b5262fdec906660ce7b7763d0e76e705f0803", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e93b5262fdec906660ce7b7763d0e76e705f0803/comments", "author": {"login": "ams-cs", "id": 2235130, "node_id": "MDQ6VXNlcjIyMzUxMzA=", "avatar_url": "https://avatars.githubusercontent.com/u/2235130?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ams-cs", "html_url": "https://github.com/ams-cs", "followers_url": "https://api.github.com/users/ams-cs/followers", "following_url": "https://api.github.com/users/ams-cs/following{/other_user}", "gists_url": "https://api.github.com/users/ams-cs/gists{/gist_id}", "starred_url": "https://api.github.com/users/ams-cs/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ams-cs/subscriptions", "organizations_url": "https://api.github.com/users/ams-cs/orgs", "repos_url": "https://api.github.com/users/ams-cs/repos", "events_url": "https://api.github.com/users/ams-cs/events{/privacy}", "received_events_url": "https://api.github.com/users/ams-cs/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "43aae289866f5ea55d187444520412554aa2e171", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/43aae289866f5ea55d187444520412554aa2e171", "html_url": "https://github.com/Rust-GCC/gccrs/commit/43aae289866f5ea55d187444520412554aa2e171"}], "stats": {"total": 25, "additions": 15, "deletions": 10}, "files": [{"sha": "2902cdc7344dbcdef3c8f75e29c8ec2d1df95ee6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e93b5262fdec906660ce7b7763d0e76e705f0803/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e93b5262fdec906660ce7b7763d0e76e705f0803/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e93b5262fdec906660ce7b7763d0e76e705f0803", "patch": "@@ -1,3 +1,8 @@\n+2019-12-03  Andrew Stubbs  <ams@codesourcery.com>\n+\n+\t* config/gcn/gcn-valu.md: Change \"vcondu\" patterns to use VEC_1REG_MODE\n+\tfor the data mode.\n+\n 2019-12-03  Richard Biener  <rguenther@suse.de>\n \n \tPR tree-optimization/92758"}, {"sha": "f3262e22a0220eabe23991a751bc46d5974d04c6", "filename": "gcc/config/gcn/gcn-valu.md", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e93b5262fdec906660ce7b7763d0e76e705f0803/gcc%2Fconfig%2Fgcn%2Fgcn-valu.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e93b5262fdec906660ce7b7763d0e76e705f0803/gcc%2Fconfig%2Fgcn%2Fgcn-valu.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fgcn%2Fgcn-valu.md?ref=e93b5262fdec906660ce7b7763d0e76e705f0803", "patch": "@@ -2596,10 +2596,10 @@\n     DONE;\n   })\n \n-(define_expand \"vcondu<VEC_1REG_INT_MODE:mode><VEC_1REG_INT_ALT:mode>\"\n-  [(match_operand:VEC_1REG_INT_MODE 0 \"register_operand\")\n-   (match_operand:VEC_1REG_INT_MODE 1 \"gcn_vop3_operand\")\n-   (match_operand:VEC_1REG_INT_MODE 2 \"gcn_alu_operand\")\n+(define_expand \"vcondu<VEC_1REG_MODE:mode><VEC_1REG_INT_ALT:mode>\"\n+  [(match_operand:VEC_1REG_MODE 0 \"register_operand\")\n+   (match_operand:VEC_1REG_MODE 1 \"gcn_vop3_operand\")\n+   (match_operand:VEC_1REG_MODE 2 \"gcn_alu_operand\")\n    (match_operator 3 \"comparison_operator\"\n      [(match_operand:VEC_1REG_INT_ALT 4 \"gcn_alu_operand\")\n       (match_operand:VEC_1REG_INT_ALT 5 \"gcn_vop3_operand\")])]\n@@ -2608,15 +2608,15 @@\n     rtx tmp = gen_reg_rtx (DImode);\n     emit_insn (gen_vec_cmp<VEC_1REG_INT_ALT:mode>di\n \t       (tmp, operands[3], operands[4], operands[5]));\n-    emit_insn (gen_vcond_mask_<VEC_1REG_INT_MODE:mode>di\n+    emit_insn (gen_vcond_mask_<VEC_1REG_MODE:mode>di\n \t       (operands[0], operands[1], operands[2], tmp));\n     DONE;\n   })\n \n-(define_expand \"vcondu<VEC_1REG_INT_MODE:mode><VEC_1REG_INT_ALT:mode>_exec\"\n-  [(match_operand:VEC_1REG_INT_MODE 0 \"register_operand\")\n-   (match_operand:VEC_1REG_INT_MODE 1 \"gcn_vop3_operand\")\n-   (match_operand:VEC_1REG_INT_MODE 2 \"gcn_alu_operand\")\n+(define_expand \"vcondu<VEC_1REG_MODE:mode><VEC_1REG_INT_ALT:mode>_exec\"\n+  [(match_operand:VEC_1REG_MODE 0 \"register_operand\")\n+   (match_operand:VEC_1REG_MODE 1 \"gcn_vop3_operand\")\n+   (match_operand:VEC_1REG_MODE 2 \"gcn_alu_operand\")\n    (match_operator 3 \"comparison_operator\"\n      [(match_operand:VEC_1REG_INT_ALT 4 \"gcn_alu_operand\")\n       (match_operand:VEC_1REG_INT_ALT 5 \"gcn_vop3_operand\")])\n@@ -2626,7 +2626,7 @@\n     rtx tmp = gen_reg_rtx (DImode);\n     emit_insn (gen_vec_cmp<VEC_1REG_INT_ALT:mode>di_exec\n \t       (tmp, operands[3], operands[4], operands[5], operands[6]));\n-    emit_insn (gen_vcond_mask_<VEC_1REG_INT_MODE:mode>di\n+    emit_insn (gen_vcond_mask_<VEC_1REG_MODE:mode>di\n \t       (operands[0], operands[1], operands[2], tmp));\n     DONE;\n   })"}]}