###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        18031   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        11340   # Number of read row buffer hits
num_read_cmds                  =        18031   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6695   # Number of ACT commands
num_pre_cmds                   =         6677   # Number of PRE commands
num_ondemand_pres              =         2331   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2860592   # Cyles of rank active rank.0
rank_active_cycles.1           =      2283507   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7139408   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7716493   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        16231   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          189   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           51   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           33   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           19   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            5   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1469   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5915   # Read request latency (cycles)
read_latency[40-59]            =         4346   # Read request latency (cycles)
read_latency[60-79]            =         2358   # Read request latency (cycles)
read_latency[80-99]            =          720   # Read request latency (cycles)
read_latency[100-119]          =          700   # Read request latency (cycles)
read_latency[120-139]          =          445   # Read request latency (cycles)
read_latency[140-159]          =          319   # Read request latency (cycles)
read_latency[160-179]          =          247   # Read request latency (cycles)
read_latency[180-199]          =          211   # Read request latency (cycles)
read_latency[200-]             =         2770   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   7.2701e+07   # Read energy
act_energy                     =  1.83175e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.42692e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.70392e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.78501e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.42491e+09   # Active standby energy rank.1
average_read_latency           =      129.722   # Average read request latency (cycles)
average_interarrival           =      554.558   # Average request interarrival latency (cycles)
total_energy                   =  1.11364e+10   # Total energy (pJ)
average_power                  =      1113.64   # Average power (mW)
average_bandwidth              =     0.153865   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19552   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        14137   # Number of read row buffer hits
num_read_cmds                  =        19552   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         5420   # Number of ACT commands
num_pre_cmds                   =         5399   # Number of PRE commands
num_ondemand_pres              =           58   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2479031   # Cyles of rank active rank.0
rank_active_cycles.1           =      2440421   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7520969   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7559579   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17752   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          199   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           38   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           30   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           18   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           10   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            3   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1477   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6851   # Read request latency (cycles)
read_latency[40-59]            =         5035   # Read request latency (cycles)
read_latency[60-79]            =         1522   # Read request latency (cycles)
read_latency[80-99]            =          615   # Read request latency (cycles)
read_latency[100-119]          =          412   # Read request latency (cycles)
read_latency[120-139]          =          288   # Read request latency (cycles)
read_latency[140-159]          =          257   # Read request latency (cycles)
read_latency[160-179]          =          198   # Read request latency (cycles)
read_latency[180-199]          =          187   # Read request latency (cycles)
read_latency[200-]             =         4187   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.88337e+07   # Read energy
act_energy                     =  1.48291e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.61007e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.6286e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.54692e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.52282e+09   # Active standby energy rank.1
average_read_latency           =      166.102   # Average read request latency (cycles)
average_interarrival           =      511.418   # Average request interarrival latency (cycles)
total_energy                   =  1.11067e+10   # Total energy (pJ)
average_power                  =      1110.67   # Average power (mW)
average_bandwidth              =     0.166844   # Average bandwidth
