Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 13:19:45 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #1                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                    20.686 |              1.532 |
| Logic Delay               | 0.097(12%)          | 5.604(28%)                                                                                                                                                                                                                                                | 0.096(7%)          |
| Net Delay                 | 0.716(88%)          | 15.082(72%)                                                                                                                                                                                                                                               | 1.436(93%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                     0.136 |             -0.339 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                    -8.059 |             10.621 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       357 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  3 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                          | sr_p.sr_2[243]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #2                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                         20.687 |              0.733 |
| Logic Delay               | 0.097(12%)          | 5.669(28%)                                                                                                                                                                                                                                                     | 0.096(14%)         |
| Net Delay                 | 0.716(88%)          | 15.018(72%)                                                                                                                                                                                                                                                    | 0.637(86%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                          0.141 |             -0.363 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                         -8.055 |             11.396 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            371 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT5 LUT3 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                               | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #3                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                         20.573 |              0.763 |
| Logic Delay               | 0.097(12%)          | 5.664(28%)                                                                                                                                                                                                                                                     | 0.097(13%)         |
| Net Delay                 | 0.716(88%)          | 14.909(72%)                                                                                                                                                                                                                                                    | 0.666(87%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                          0.039 |             -0.253 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                         -8.042 |             11.476 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            363 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                               | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #4                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                              20.574 |              0.691 |
| Logic Delay               | 0.097(12%)          | 5.593(28%)                                                                                                                                                                                                                                                          | 0.093(14%)         |
| Net Delay                 | 0.716(88%)          | 14.981(72%)                                                                                                                                                                                                                                                         | 0.598(86%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                               0.045 |             -0.256 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                              -8.037 |             11.545 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 361 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT2 LUT6 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                             Path #5                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                         12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                         20.563 |              0.796 |
| Logic Delay               | 0.097(12%)          | 5.445(27%)                                                                                                                                                                                                                                                     | 0.093(12%)         |
| Net Delay                 | 0.716(88%)          | 15.118(73%)                                                                                                                                                                                                                                                    | 0.703(88%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                          0.036 |             -0.275 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                         -8.035 |             11.421 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                        | 2% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                            358 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                             39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                            | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                               | sr_p.sr_2[249]/D   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #6                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                              20.650 |              0.415 |
| Logic Delay               | 0.097(12%)          | 5.697(28%)                                                                                                                                                                                                                                                          | 0.096(24%)         |
| Net Delay                 | 0.716(88%)          | 14.953(72%)                                                                                                                                                                                                                                                         | 0.319(76%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                               0.134 |             -0.363 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                              -8.025 |             11.714 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                             | 0% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 364 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #7                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                              20.553 |              0.754 |
| Logic Delay               | 0.097(12%)          | 6.013(30%)                                                                                                                                                                                                                                                          | 0.096(13%)         |
| Net Delay                 | 0.716(88%)          | 14.540(70%)                                                                                                                                                                                                                                                         | 0.658(87%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                               0.045 |             -0.242 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                              -8.016 |             11.496 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 3%                                                                                                                                                                                                                                                             | 1% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 361 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #8                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                    20.648 |              0.320 |
| Logic Delay               | 0.097(12%)          | 5.476(27%)                                                                                                                                                                                                                                                | 0.096(31%)         |
| Net Delay                 | 0.716(88%)          | 15.172(73%)                                                                                                                                                                                                                                               | 0.224(70%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                     0.147 |             -0.370 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                    -8.010 |             11.802 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       357 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT5 LUT5 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                          | sr_p.sr_2[247]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                          Path #9                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                    12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                    20.546 |              0.335 |
| Logic Delay               | 0.097(12%)          | 5.603(28%)                                                                                                                                                                                                                                                | 0.093(28%)         |
| Net Delay                 | 0.716(88%)          | 14.943(72%)                                                                                                                                                                                                                                               | 0.242(72%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                     0.045 |             -0.246 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                    -8.009 |             11.911 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                       357 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                        39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                       | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                          | sr_p.sr_2[252]/D   |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                               Path #10                                                                                                                              | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              12.500 |                                                                                                                                                                                                                                                              12.500 |             12.500 |
| Path Delay                |               0.813 |                                                                                                                                                                                                                                                              20.414 |              0.456 |
| Logic Delay               | 0.097(12%)          | 5.584(28%)                                                                                                                                                                                                                                                          | 0.096(22%)         |
| Net Delay                 | 0.716(88%)          | 14.830(72%)                                                                                                                                                                                                                                                         | 0.360(78%)         |
| Clock Skew                |              -0.121 |                                                                                                                                                                                                                                                              -0.084 |             -0.082 |
| Slack                     |              11.558 |                                                                                                                                                                                                                                                              -8.007 |             11.953 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 7% x 2%             | 8% x 4%                                                                                                                                                                                                                                                             | 1% x 0%            |
| Clock Region Distance     | (0, 1)              | (0, 0)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                 363 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT5 LUT5 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                  39 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[5]/C      | muon_cand_0.pt[1]/C                                                                                                                                                                                                                                                 | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_0.pt[1]/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[245]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 23 | 24 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 744 | 1 | 6 | 4 | 6 | 7 |  5 |  4 |  9 |  3 | 15 |  1 |  3 |  6 |  7 |  3 |  3 | 15 |  5 |  9 | 10 |  7 |  1 | 13 |  1 | 15 |  1 |  1 |  2 | 16 |  5 |  8 | 11 |  3 |  2 |  1 | 15 |  4 |  2 | 10 |  6 |  6 |  4 |
+-----------------+-------------+-----+---+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                          Module                         | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                 wrapper | 0.82 |           4.21 |            9102 | 0(0.0%) | 147(2.2%) | 222(3.3%) | 840(12.5%) | 1434(21.4%) | 4066(60.6%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D000_SHORTSR-freq80retfan16_rev_1 | 0.86 |           4.60 |            6623 | 0(0.0%) | 146(2.2%) | 222(3.4%) | 755(11.4%) | 1434(21.7%) | 4066(61.4%) |          0 |   0 |    0 |    0 |    0 |
+----------------+---------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                4 |       116% | (CLEM_X58Y387,CLEM_X66Y402)   | wrapper(100%) |            0% |        5.3756 | 99%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      |                3 |       114% | (CLEL_R_X62Y394,CLEM_X66Y401) | wrapper(100%) |            0% |       5.35938 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                3 |       101% | (CLEL_R_X62Y369,CLEM_X66Y376) | wrapper(100%) |            0% |       5.41295 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                3 |       107% | (CLEM_X60Y382,CLEM_X64Y389)   | wrapper(100%) |            0% |       5.50223 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.036% | (CLEM_X60Y372,CLEM_X63Y379)     | wrapper(100%) |            0% |         5.375 | 100%         | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     | Global |                4 |           0.212% | (CLEM_X59Y368,CLEM_X66Y407)     | wrapper(100%) |            0% |       5.29943 | 98%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.204% | (CLEM_X56Y391,CLEM_X63Y406)     | wrapper(100%) |            0% |       4.32599 | 78%          | 0%         |   1% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                3 |           0.113% | (CLEM_X58Y376,CLEM_X67Y391)     | wrapper(100%) |            0% |       5.35052 | 98%          | 0%         |   0% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.002% | (CLEM_X58Y377,CLEM_X60Y378)     | wrapper(100%) |            0% |       5.09375 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                2 |           0.021% | (CLEM_X64Y395,CLEM_X67Y403)     | wrapper(100%) |            0% |       5.17593 | 99%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Long   |                1 |           0.004% | (CLEM_X60Y364,CLEM_X61Y365)     | wrapper(100%) |            0% |         1.875 | 31%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.008% | (CLEM_X63Y383,CLEM_X65Y386)     | wrapper(100%) |            0% |       5.53906 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Short  |                4 |           0.157% | (CLEM_X58Y366,CLEM_X65Y389)     | wrapper(100%) |            0% |       5.09848 | 94%          | 0%         |   2% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.338% | (CLEL_R_X53Y365,CLEL_R_X68Y412) | wrapper(100%) |            0% |       3.51161 | 64%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.346% | (CLEM_X51Y366,CLEM_X66Y413)     | wrapper(100%) |            0% |       3.09975 | 57%          | 0%         |   2% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.277% | (CLEL_R_X53Y371,CLEL_R_X68Y402) | wrapper(100%) |            0% |       3.69759 | 68%          | 0%         |   0% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        87% | (CLEM_X65Y399,CLEM_X65Y399) | wrapper(100%) |            0% |         5.125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        88% | (CLEM_X65Y398,CLEM_X65Y398) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X65Y397,CLEM_X65Y397) | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        87% | (CLEM_X60Y395,CLEM_X60Y395) | wrapper(100%) |            0% |          5.75 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        91% | (CLEM_X63Y388,CLEM_X63Y388) | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X66Y401   | 389             | 516          | 54%                  | wrapper(100%) | Y                   |
| CLEM_X66Y403   | 389             | 514          | 52%                  | wrapper(100%) | Y                   |
| CLEM_X66Y402   | 389             | 515          | 52%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y402 | 386             | 515          | 52%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y401 | 386             | 516          | 51%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y403 | 386             | 514          | 51%                  | wrapper(100%) | Y                   |
| CLEM_X66Y399   | 389             | 518          | 51%                  | wrapper(100%) | Y                   |
| CLEM_X66Y400   | 389             | 517          | 51%                  | wrapper(100%) | Y                   |
| CLEM_X66Y404   | 389             | 513          | 50%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y400 | 386             | 517          | 50%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X60Y400   | 363             | 517          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X65Y403   | 384             | 514          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X66Y372   | 389             | 546          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y401 | 386             | 516          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y400 | 365             | 517          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X66Y373   | 389             | 545          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y399 | 365             | 518          | 34%                  | wrapper(100%) | Y                   |
| CLEL_R_X60Y401 | 365             | 516          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X60Y385   | 363             | 533          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X60Y386   | 363             | 532          | 33%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


