timestamp 1711908466
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use timer_core X_TIMER 1 0 -19416 0 1 -14810
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[3]" 6 18064 0 18184 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[4]" 7 13648 0 13768 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[5]" 8 9232 0 9352 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[6]" 9 4816 0 4936 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ua[7]" 10 400 0 520 200 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "ena" 1 31710 44952 31770 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "clk" 0 30974 44952 31034 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "rst_n" 2 30238 44952 30298 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[1]" 12 28766 44952 28826 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[2]" 13 28030 44952 28090 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[3]" 14 27294 44952 27354 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[4]" 15 26558 44952 26618 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[5]" 16 25822 44952 25882 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[6]" 17 25086 44952 25146 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "ui_in[7]" 18 24350 44952 24410 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[0]" 19 23614 44952 23674 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[1]" 20 22878 44952 22938 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[2]" 21 22142 44952 22202 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[3]" 22 21406 44952 21466 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[4]" 23 20670 44952 20730 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[5]" 24 19934 44952 19994 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[6]" 25 19198 44952 19258 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uio_in[7]" 26 18462 44952 18522 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[1]" 44 16990 44952 17050 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[2]" 45 16254 44952 16314 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[3]" 46 15518 44952 15578 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[4]" 47 14782 44952 14842 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[5]" 48 14046 44952 14106 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[6]" 49 13310 44952 13370 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uo_out[7]" 50 12574 44952 12634 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[0]" 35 11838 44952 11898 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[1]" 36 11102 44952 11162 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[2]" 37 10366 44952 10426 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[3]" 38 9630 44952 9690 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[4]" 39 8894 44952 8954 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[5]" 40 8158 44952 8218 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[6]" 41 7422 44952 7482 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_out[7]" 42 6686 44952 6746 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[0]" 27 5950 44952 6010 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[1]" 28 5214 44952 5274 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[2]" 29 4478 44952 4538 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[3]" 30 3742 44952 3802 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[4]" 31 3006 44952 3066 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[5]" 32 2270 44952 2330 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[6]" 33 1534 44952 1594 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "uio_oe[7]" 34 798 44952 858 45152 m4
port "VPWR" 61 200 1000 500 44152 m4
port "VGND" 62 9800 1000 10100 44152 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[2]" 5 22480 0 22600 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[1]" 4 26896 0 27016 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ua[0]" 3 31312 0 31432 200 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "ui_in[0]" 11 29502 44952 29562 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
port "uo_out[0]" 43 17726 44952 17786 45152 m4
node "ua[3]" 0 101.433 18064 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[4]" 0 101.433 13648 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[5]" 0 101.433 9232 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[6]" 0 101.433 4816 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ua[7]" 0 111.009 400 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24000 640 0 0 0 0
node "ena" 0 73.2969 31710 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "clk" 0 48.6998 30974 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "rst_n" 0 48.6104 30238 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[1]" 0 40.0511 28766 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[2]" 0 40.1553 28030 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[3]" 0 40.1553 27294 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[4]" 0 40.1553 26558 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[5]" 0 40.1553 25822 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[6]" 0 40.1553 25086 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "ui_in[7]" 0 40.1553 24350 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[0]" 0 40.1553 23614 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[1]" 0 40.1553 22878 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[2]" 0 40.1553 22142 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[3]" 0 40.1553 21406 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[4]" 0 40.1553 20670 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[5]" 0 40.1553 19934 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[6]" 0 40.1553 19198 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_in[7]" 0 40.1553 18462 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[1]" 0 39.3902 16990 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[2]" 0 39.3902 16254 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[3]" 0 39.3902 15518 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[4]" 0 39.3902 14782 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[5]" 0 39.3902 14046 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[6]" 0 39.3902 13310 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uo_out[7]" 0 39.3902 12574 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[0]" 0 39.3902 11838 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[1]" 0 39.3902 11102 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[2]" 0 39.3902 10366 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[3]" 0 39.3902 9630 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[4]" 0 39.3902 8894 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[5]" 0 39.3902 8158 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[6]" 0 39.3902 7422 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_out[7]" 0 39.3902 6686 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[0]" 0 39.3902 5950 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[1]" 0 39.3902 5214 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[2]" 0 39.3902 4478 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[3]" 0 39.3902 3742 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[4]" 0 39.3902 3006 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[5]" 0 39.3902 2270 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[6]" 0 39.3902 1534 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "uio_oe[7]" 0 73.2969 798 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12000 520 0 0 0 0
node "VPWR" 0 16165 200 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2810520 8348 12945600 86904 0 0 0 0
node "VGND" 0 23611.1 9800 1000 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10509744 18748 12945600 86904 0 0 0 0
node "ua[2]" 10 8199.28 22480 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 171936 2676 427888 4796 183876 2696 3077088 43042 0 0 0 0
node "m1_920_4154#" 0 37.7865 920 4154 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1976 180 0 0 0 0 0 0 0 0 0 0
node "ua[1]" 3 4815.12 26896 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 55432 2236 36984 988 34604 1008 2293456 63662 0 0 0 0
node "ua[0]" 3 7838.22 31312 0 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 38376 1580 36984 988 34604 1008 2676784 74310 0 0 0 0
node "ui_in[0]" 21 19246.8 29502 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18204 640 490294 18110 24064 700 4665849 126248 0 0 0 0
node "uo_out[0]" 5 7558.77 17726 44952 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18204 640 119206 4366 24064 700 3820149 103492 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "ui_in[6]" "ui_in[5]" 23.7975
cap "ui_in[0]" "uio_in[1]" 10.2732
cap "uo_out[0]" "VPWR" 5012.27
cap "uio_out[4]" "uio_out[5]" 23.7975
cap "uio_out[3]" "uio_out[2]" 23.7975
cap "ua[2]" "VGND" 24.406
cap "ua[5]" "VGND" 0.475988
cap "uio_out[6]" "uo_out[0]" 13.8575
cap "uio_out[4]" "uo_out[0]" 13.8575
cap "uio_oe[2]" "uo_out[0]" 13.8575
cap "uio_in[5]" "uio_in[6]" 23.7975
cap "uio_oe[7]" "uio_oe[6]" 23.7975
cap "uio_in[0]" "ui_in[0]" 10.2732
cap "uo_out[0]" "uio_oe[3]" 13.8575
cap "ua[2]" "ua[4]" 56.4
cap "ui_in[0]" "uio_in[4]" 10.2732
cap "ui_in[7]" "ui_in[0]" 10.2732
cap "ui_in[3]" "ui_in[4]" 23.7975
cap "ui_in[0]" "ui_in[4]" 10.2732
cap "ua[0]" "VGND" 8512.2
cap "ui_in[0]" "VGND" 69.6296
cap "ua[2]" "VPWR" 2.21234
cap "uio_in[0]" "uio_in[1]" 23.7975
cap "ua[1]" "VGND" 5777.8
cap "uio_oe[4]" "uio_oe[3]" 23.7975
cap "uo_out[0]" "ui_in[0]" 16854.3
cap "uio_out[3]" "uio_out[4]" 23.7975
cap "VPWR" "ua[7]" 10.2845
cap "uo_out[0]" "uio_oe[5]" 13.8575
cap "uo_out[0]" "uio_out[1]" 13.8575
cap "uio_oe[2]" "uio_oe[1]" 23.7975
cap "uio_oe[6]" "uio_oe[5]" 23.7975
cap "ui_in[0]" "ui_in[5]" 10.2732
cap "uio_in[2]" "uio_in[3]" 23.7975
cap "uio_out[1]" "uio_out[2]" 23.7975
cap "uo_out[0]" "uio_out[0]" 13.8575
cap "ua[2]" "ua[5]" 56.4
cap "uo_out[5]" "uo_out[6]" 23.7975
cap "uio_in[7]" "uo_out[0]" 23.7975
cap "uio_in[5]" "ui_in[0]" 10.2732
cap "uio_oe[4]" "uio_oe[5]" 23.7975
cap "ui_in[0]" "uio_in[6]" 10.2732
cap "uio_oe[2]" "uio_oe[3]" 23.7975
cap "m1_920_4154#" "VPWR" 16.4353
cap "ui_in[6]" "ui_in[0]" 10.2732
cap "uo_out[4]" "uo_out[5]" 23.7975
cap "uio_in[0]" "ui_in[7]" 23.7975
cap "uo_out[0]" "uo_out[6]" 13.8575
cap "ui_in[0]" "VPWR" 1796.07
cap "uio_oe[0]" "uio_out[7]" 23.7975
cap "ui_in[0]" "rst_n" 23.9797
cap "uo_out[7]" "uio_out[0]" 23.7975
cap "ui_in[0]" "uio_in[3]" 10.2732
cap "uo_out[0]" "uio_out[7]" 13.8575
cap "uo_out[4]" "uo_out[0]" 13.8575
cap "uio_in[2]" "ui_in[0]" 10.2732
cap "uio_in[7]" "uio_in[6]" 23.7975
cap "ua[2]" "ua[1]" 4935.75
cap "uo_out[0]" "uio_out[5]" 13.8575
cap "uo_out[0]" "uo_out[2]" 13.8575
cap "ua[2]" "ua[6]" 56.4
cap "uo_out[4]" "uo_out[3]" 23.7975
cap "uo_out[0]" "uo_out[5]" 13.8575
cap "uo_out[7]" "uo_out[6]" 23.7975
cap "uo_out[1]" "uo_out[2]" 23.7975
cap "uio_oe[0]" "uo_out[0]" 13.8575
cap "ui_in[4]" "ui_in[5]" 23.7975
cap "uio_in[2]" "uio_in[1]" 23.7975
cap "uo_out[2]" "uo_out[3]" 23.7975
cap "uo_out[0]" "uio_oe[6]" 13.8575
cap "uo_out[0]" "uio_out[2]" 13.8575
cap "m1_920_4154#" "ui_in[0]" 0.237421
cap "uo_out[1]" "uo_out[0]" 37.655
cap "clk" "rst_n" 23.7975
cap "uio_in[5]" "uio_in[4]" 23.7975
cap "ui_in[3]" "ui_in[0]" 10.2732
cap "ui_in[1]" "ui_in[0]" 34.2834
cap "ui_in[6]" "ui_in[7]" 23.7975
cap "uo_out[0]" "uo_out[3]" 13.8575
cap "ui_in[3]" "ui_in[2]" 23.7975
cap "ua[0]" "ua[1]" 10175.3
cap "ui_in[0]" "ui_in[2]" 10.2732
cap "ui_in[1]" "ui_in[2]" 23.7975
cap "clk" "ena" 23.7975
cap "uio_out[6]" "uio_out[7]" 23.7975
cap "uo_out[0]" "uio_oe[4]" 13.8575
cap "uio_in[3]" "uio_in[4]" 23.7975
cap "uio_oe[0]" "uio_oe[1]" 23.7975
cap "ua[3]" "ua[2]" 56.4
cap "uo_out[7]" "uo_out[0]" 13.8575
cap "uio_out[1]" "uio_out[0]" 23.7975
cap "uio_out[3]" "uo_out[0]" 13.8575
cap "uio_out[6]" "uio_out[5]" 23.7975
cap "uio_in[7]" "ui_in[0]" 10.2732
cap "uio_oe[1]" "uo_out[0]" 13.8575
cap "X_TIMER/V_DISCH_O" "X_TIMER/XMn_discharge/a_221_n1088#" 0.00874968
cap "ua[7]" "X_TIMER/X_SR_LATCH/vss" 1.59313
cap "X_TIMER/X_SR_LATCH/vss" "VPWR" 339.841
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_SR_LATCH/vss" 56.576
cap "X_TIMER/V_DISCH_O" "VPWR" -1.04057
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/V_DISCH_O" 482.932
cap "X_TIMER/out_inv3" "X_TIMER/V_DISCH_O" 10.8082
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_SR_LATCH/vss" 60.8697
cap "X_TIMER/V_DISCH_O" "X_TIMER/m2_20480_17188#" 2.30459
cap "X_TIMER/V_DISCH_O" "X_TIMER/out_inv3" 1.413
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_COMP_P_BOTTOM/out_left" 0.889818
cap "X_TIMER/VSS" "ua[6]" 1.55994
cap "X_TIMER/VSS" "ua[2]" 68.4743
cap "ua[2]" "X_TIMER/X_COMP_P_BOTTOM/latch_left" 4.08226
cap "ua[2]" "X_TIMER/X_COMP_P_BOTTOM/out_left" 2.79246
cap "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" "ua[2]" 3.86074
cap "X_TIMER/VSS" "ua[2]" 58.4606
cap "ua[2]" "X_TIMER/X_COMP_P_BOTTOM/latch_left" 7.37459
cap "ua[2]" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 4.73232
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "ua[2]" 4.05697
cap "X_TIMER/X_COMP_P_BOTTOM/out_left" "ua[2]" 1.6562
cap "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" "ua[2]" 3.00461
cap "X_TIMER/VSS" "ua[2]" 69.5297
cap "ua[2]" "X_TIMER/X_COMP_P_BOTTOM/latch_right" 6.91254
cap "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" "ua[2]" 0.359484
cap "X_TIMER/VSS" "ua[0]" -1.13687e-13
cap "X_TIMER/VSS" "ua[1]" 10.8142
cap "X_TIMER/VSS" "ua[2]" 15.0398
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/IN_R_N" 23.2933
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/OUT_Q" 1.9592
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/V_DISCH_O" 24.2068
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/IN_S" 7.28989
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_INV2[1]/vin" 0.00689222
cap "X_TIMER/X_SR_LATCH/nand_0/drain_mna" "X_TIMER/X_SR_LATCH/vdd" 1.22516
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/IN_R" 1.34974
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/X_SR_LATCH/vdd" 317.661
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/X_NOR_BOTTOM/IN_B" 2.08361
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/XMn_discharge/a_221_n1088#" 4.29369
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/nand_0/IN_A" 4.19566
cap "X_TIMER/X_SR_LATCH/X_NOR_TOP/OUT" "X_TIMER/X_SR_LATCH/vdd" 2.65591
cap "X_TIMER/X_SR_LATCH/OUT_Q" "X_TIMER/V_DISCH_O" 0.0117466
cap "X_TIMER/X_SR_LATCH/X_NOR_BOTTOM/IN_B" "X_TIMER/V_DISCH_O" 0.0166011
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/X_SR_LATCH/X_NOR_TOP/OUT" -0.000206345
cap "X_TIMER/X_SR_LATCH/vdd" "X_TIMER/X_SR_LATCH/OUT_Q" 0.000161361
cap "X_TIMER/X_SR_LATCH/X_NOR_TOP/OUT" "X_TIMER/V_DISCH_O" 0.0166011
cap "X_TIMER/X_SR_LATCH/OUT_Q" "X_TIMER/X_SR_LATCH/vss" -0.000144606
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/V_DISCH_O" 0.471751
cap "X_TIMER/X_SR_LATCH/X_NOR_BOTTOM/IN_B" "X_TIMER/X_SR_LATCH/vss" -0.000206345
cap "X_TIMER/V_DISCH_O" "X_TIMER/X_SR_LATCH/vss" 1.74357
cap "X_TIMER/m2_20480_17188#" "X_TIMER/V_DISCH_O" 0.659546
cap "X_TIMER/X_INV3[3]/vout" "X_TIMER/V_DISCH_O" 0.0971476
cap "ua[2]" "X_TIMER/X_COMP_P_BOTTOM/latch_left" 0.105675
cap "ua[2]" "X_TIMER/X_COMP_P_BOTTOM/latch_left" 0.105675
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "ua[2]" 0.105675
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 0.0178968
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/latch_right" 0.511542
cap "X_TIMER/X_COMP_P_BOTTOM/latch_left" "X_TIMER/VSS" 1.07223
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "ua[2]" 0.105675
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 3.12302
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/latch_right" 23.8924
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" 6.91022
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_n100_n588#" 1.07617
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/vinn" 1.95981
cap "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" "X_TIMER/VSS" 179.855
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/vdd" 7.90192
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "X_TIMER/VSS" 25.1122
cap "ua[2]" "X_TIMER/X_COMP_P_BOTTOM/XMn_out_right/a_100_n500#" 0.022968
cap "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" "X_TIMER/VSS" 0.259196
cap "ua[1]" "X_TIMER/VSS" 33.3625
cap "X_TIMER/X_COMP_P_BOTTOM/vinn" "X_TIMER/VSS" 2.16767
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "X_TIMER/VSS" 4.9987
cap "X_TIMER/VDD" "X_TIMER/X_INV2[1]/vin" 0.00568608
cap "X_TIMER/X_SR_LATCH/IN_R" "X_TIMER/VDD" 34.1435
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/IN_R_N" -349.037
cap "X_TIMER/X_SR_LATCH/X_NOR_BOTTOM/sky130_fd_pr__pfet_01v8_7P3MHC_2/a_n74_n164#" "X_TIMER/VDD" 1.06612
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/X_NOR_BOTTOM/IN_B" 9.1807
cap "X_TIMER/DO_OUT" "X_TIMER/X_SR_LATCH/IN_R_N" -0.210026
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/IN_S" 12.7383
cap "X_TIMER/X_SR_LATCH/OUT_Q" "X_TIMER/VDD" 4.8802
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/X_NOR_TOP/sky130_fd_pr__pfet_01v8_7P3MHC_2/a_n74_n164#" 1.5854
cap "X_TIMER/VDD" "X_TIMER/DO_OUT" 10.6429
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/nand_0/IN_A" 8.51474
cap "X_TIMER/X_SR_LATCH/vss" "X_TIMER/VDD" 99.794
cap "X_TIMER/X_SR_LATCH/X_NOR_TOP/OUT" "X_TIMER/VDD" 2.62603
cap "X_TIMER/X_INV3[3]/vin" "X_TIMER/VDD" 0.0982923
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/OUT_Q" 0.00131211
cap "X_TIMER/VDD" "X_TIMER/X_INV2[1]/vin" -1.13687e-13
cap "X_TIMER/X_COMP_P_BOTTOM/latch_left" "X_TIMER/X_COMP_P_BOTTOM/vss" 0.0382939
cap "X_TIMER/X_COMP_P_BOTTOM/vss" "X_TIMER/X_COMP_P_BOTTOM/tail" 0.0299878
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_tail/a_n100_n1097#" "X_TIMER/X_COMP_P_BOTTOM/vss" 0.293642
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "ua[1]" 2.02395
cap "X_TIMER/X_COMP_P_BOTTOM/vinp" "X_TIMER/VSS" 41.4916
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "ua[1]" 2.59476
cap "X_TIMER/X_COMP_P_BOTTOM/vinp" "ua[1]" 9.9082
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/vdd" 68.6096
cap "X_TIMER/X_COMP_P_BOTTOM/vinn" "X_TIMER/VSS" 5.52034
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/vdd" 34.6875
cap "X_TIMER/X_COMP_P_BOTTOM/vinn" "ua[1]" 5.90319
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "X_TIMER/VSS" 2.19625
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" 1.23118
cap "X_TIMER/X_COMP_P_BOTTOM/latch_right" "ua[1]" 15.934
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/XMn_cs_right1/a_100_n500#" 8.56053
cap "X_TIMER/X_COMP_P_BOTTOM/vout" "X_TIMER/VSS" 241.176
cap "ua[0]" "X_TIMER/X_COMP_P_BOTTOM/vdd" 3.7291e-16
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "X_TIMER/VSS" 1.49038
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "ua[1]" 3.38708
cap "X_TIMER/X_COMP_P_BOTTOM/tail" "ua[1]" 2.02395
cap "X_TIMER/DO_OUT" "ui_in[0]" -0.0273947
cap "X_TIMER/VDD" "X_TIMER/XMp_bias/a_n100_n1097#" 15.8958
cap "X_TIMER/DO_OUT" "X_TIMER/VDD" 127.444
cap "X_TIMER/v1p2" "X_TIMER/VDD" 46.0148
cap "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/IN_R" 28.8698
cap "ui_in[0]" "X_TIMER/VDD" -632.53
cap "X_TIMER/XR_bot/a_n271_n1246#" "X_TIMER/VDD" 9.09691
cap "X_TIMER/XR_bot/a_n141_n1116#" "X_TIMER/VDD" -4.57527
cap "X_TIMER/VDD" "X_TIMER/DO_OUT" 0.0982923
cap "X_TIMER/X_COMP_P_BOTTOM/XMp_out/a_n100_n897#" "X_TIMER/VSS" 2.08381
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "X_TIMER/VSS" 0.0266338
cap "X_TIMER/X_COMP_P_BOTTOM/vout" "X_TIMER/VSS" 0.099074
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/XMp_tail/a_n100_n1097#" 0.228968
cap "X_TIMER/X_COMP_P_TOP/vout" "X_TIMER/VSS" 0.0993199
cap "X_TIMER/X_COMP_P_TOP/XMp_out/a_n100_n897#" "X_TIMER/VSS" 2.08797
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/XMp_out/a_n100_n897#" 6.77398
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/vout" 3.57365
cap "X_TIMER/X_COMP_P_BOTTOM/vout" "X_TIMER/VSS" 80.8357
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/XMp_out/a_n100_n897#" 6.78765
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "ua[1]" 65.0141
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "X_TIMER/VSS" 184.32
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/vout" 3.57484
cap "X_TIMER/X_COMP_P_TOP/vout" "X_TIMER/VSS" 30.381
cap "X_TIMER/XMp_bias/a_n158_n1000#" "X_TIMER/VDD" 4.55323
cap "ui_in[0]" "X_TIMER/VDD" -526.493
cap "X_TIMER/XMp_bias/a_n100_n1097#" "X_TIMER/VDD" 12.9863
cap "X_TIMER/DO_OUT" "X_TIMER/VDD" 104.058
cap "X_TIMER/XR_bot/a_n271_n1246#" "X_TIMER/VDD" 9.15942
cap "X_TIMER/m2_19879_17938#" "X_TIMER/VDD" 32.2199
cap "X_TIMER/bias_1" "X_TIMER/VDD" 22.5017
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_BOTTOM/vdd" 0.0270947
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/tail" 0.0305087
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/XMp_tail/a_n100_n1097#" 0.526266
cap "X_TIMER/X_COMP_P_BOTTOM/vdd" "X_TIMER/VSS" 71.9309
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/latch_right" 9.59693
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vinn" 1.26137
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/tail" 2.02822
cap "ua[1]" "X_TIMER/X_COMP_P_BOTTOM/vdd" 50.3462
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/vinn" 3.28025
cap "X_TIMER/X_COMP_P_TOP/vinp" "X_TIMER/VSS" 41.1803
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/tail" 3.39321
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/vinp" 9.53233
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vout" 242.772
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/latch_left" 4.22542
cap "ua[0]" "X_TIMER/X_COMP_P_BOTTOM/vdd" 2.18117e-17
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/tail" 2.59978
cap "X_TIMER/VDD" "X_TIMER/bias_3" 21.5499
cap "X_TIMER/m2_19879_17938#" "X_TIMER/VDD" 38.4879
cap "X_TIMER/XR_bias_1/a_n271_n1246#" "X_TIMER/VDD" 6.82953
cap "X_TIMER/VDD" "X_TIMER/DI_RESET_N" -29.6248
cap "X_TIMER/VDD" "X_TIMER/DO_OUT" 60.6664
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/V_TRIG_B_I" 0.0417606
cap "X_TIMER/V_THRESH_I" "X_TIMER/V_TRIG_B_I" 0.219466
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/V_THRESH_I" 0.04724
cap "X_TIMER/V_THRESH_I" "X_TIMER/X_COMP_P_TOP/latch_left" 0.04724
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/V_TRIG_B_I" 0.0569261
cap "ua[0]" "X_TIMER/X_COMP_P_TOP/latch_right" 0.04724
cap "X_TIMER/X_COMP_P_TOP/latch_right" "X_TIMER/X_COMP_P_TOP/vss" 0.148881
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[1]" 0.0569261
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/X_COMP_P_TOP/vss" 1.11264
cap "X_TIMER/X_COMP_P_TOP/vdd" "X_TIMER/VSS" 19.4378
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/vout" 3.12358
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_n100_n588#" 0.312024
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/vinn" 4.57869
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/VSS" 1.49402
cap "X_TIMER/X_COMP_P_TOP/vinp" "X_TIMER/VSS" 0.426963
cap "X_TIMER/X_COMP_P_TOP/latch_right" "X_TIMER/VSS" 27.3569
cap "X_TIMER/X_COMP_P_TOP/tail" "X_TIMER/VSS" 1.49402
cap "X_TIMER/X_COMP_P_TOP/vdd" "ua[1]" 10.1363
cap "X_TIMER/X_COMP_P_TOP/latch_left" "ua[1]" 11.2755
cap "X_TIMER/X_COMP_P_TOP/vinp" "ua[1]" 0.374391
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[1]" 30.3327
cap "X_TIMER/X_COMP_P_TOP/tail" "ua[1]" 2.02822
cap "ua[0]" "X_TIMER/X_COMP_P_TOP/vdd" 2.18117e-17
cap "X_TIMER/VSS" "ua[1]" 17.4584
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vout" 242.868
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/vinn" 6.44442
cap "ua[0]" "X_TIMER/X_COMP_P_TOP/latch_right" 0.04724
cap "VPWR" "X_TIMER/XR_bias_2/a_n271_n1246#" 464.619
cap "X_TIMER/DO_OUT" "VPWR" 10.3582
cap "VPWR" "X_TIMER/m2_19879_17938#" 17.0895
cap "X_TIMER/DO_OUT" "X_TIMER/XR_bias_2/a_n271_n1246#" 21.9646
cap "VPWR" "X_TIMER/DI_RESET_N" -31.6131
cap "X_TIMER/m2_19879_17938#" "X_TIMER/XR_bias_2/a_n271_n1246#" 1.13687e-13
cap "X_TIMER/DI_RESET_N" "X_TIMER/XR_bias_2/a_n271_n1246#" 34.3381
cap "X_TIMER/DO_OUT" "X_TIMER/DI_RESET_N" -0.796131
cap "X_TIMER/m2_19879_17938#" "X_TIMER/DI_RESET_N" 45.6139
cap "X_TIMER/m2_19879_17938#" "X_TIMER/V_THRESH_I" 31.0246
cap "X_TIMER/X_COMP_P_TOP/latch_left" "X_TIMER/V_THRESH_I" 2.01386
cap "X_TIMER/V_THRESH_I" "X_TIMER/XR_bias_2/a_n271_n1246#" 172.865
cap "X_TIMER/X_COMP_P_TOP/out_left" "X_TIMER/V_THRESH_I" 1.9829
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/V_THRESH_I" -7.6796
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/m2_19879_17938#" 1.01362
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/XR_bias_2/a_n271_n1246#" 74.7288
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/V_TRIG_B_I" 724.222
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/X_COMP_P_TOP/latch_right" 2.7303
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/X_COMP_P_TOP/vdd" 2.8101
cap "X_TIMER/V_THRESH_I" "X_TIMER/m2_19879_17938#" 0.0936933
cap "X_TIMER/V_THRESH_I" "X_TIMER/X_COMP_P_TOP/latch_left" 0.268768
cap "X_TIMER/V_THRESH_I" "X_TIMER/X_COMP_P_TOP/out_left" 0.0563274
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/V_THRESH_I" 20.2094
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/m2_19879_17938#" 9.90382
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/X_COMP_P_TOP/latch_left" 25.5961
cap "X_TIMER/V_TRIG_B_I" "X_TIMER/X_COMP_P_TOP/out_left" 6.17729
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_100_n500#" 1.98487
cap "X_TIMER/X_COMP_P_TOP/latch_left" "ua[1]" 24.2713
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[0]" 0.0764515
cap "X_TIMER/X_COMP_P_TOP/vss" "ua[0]" 26.3715
cap "ua[1]" "X_TIMER/m2_19879_17938#" 10.0341
cap "X_TIMER/X_COMP_P_TOP/latch_left" "ua[0]" 0.0764515
cap "X_TIMER/X_COMP_P_TOP/vdd" "ua[1]" 3.10126
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/out_left" 3.70616
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/latch_right" 15.1084
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/vss" 365.199
cap "X_TIMER/X_COMP_P_TOP/vss" "ua[0]" 26.3768
cap "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_100_n500#" "ua[1]" 16.7648
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[1]" 27.6697
cap "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/X_COMP_P_TOP/latch_right" 0.364502
cap "X_TIMER/X_COMP_P_TOP/vdd" "ua[1]" 3.00305
cap "X_TIMER/X_COMP_P_TOP/vss" "ua[1]" 380.575
cap "ua[0]" "X_TIMER/X_COMP_P_TOP/latch_right" 0.0764515
cap "X_TIMER/X_COMP_P_TOP/latch_left" "ua[1]" 5.376
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/vdd" 0.229304
cap "X_TIMER/VSS" "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_100_n500#" 40.1471
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_100_n500#" 5.35914
cap "ua[1]" "X_TIMER/VSS" 84.3604
cap "X_TIMER/X_COMP_P_TOP/latch_right" "ua[1]" 3.55579
cap "ua[0]" "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_100_n500#" 0.0355017
cap "ua[0]" "X_TIMER/VSS" 6.38514
cap "ua[1]" "X_TIMER/X_COMP_P_TOP/XMn_out_right/a_n100_n588#" 0.771626
cap "X_TIMER/XMn_bias/a_n260_n698#" "X_TIMER/DO_OUT" 3.75143
cap "VPWR" "X_TIMER/DO_OUT" -0.374756
cap "X_TIMER/m2_19879_17938#" "X_TIMER/DI_RESET_N" 0.230602
cap "X_TIMER/DI_RESET_N" "X_TIMER/DO_OUT" 0.158898
cap "X_TIMER/XMn_bias/a_n260_n698#" "X_TIMER/DI_RESET_N" 3.55748
cap "X_TIMER/m2_19879_17938#" "X_TIMER/DO_OUT" 0.111771
merge "X_TIMER/a_20680_17271#" "VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "X_TIMER/V_DISCH_O" "ua[2]" -2965.46 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -31696 -1244 0 0 -922752 -12960 0 0 0 0
merge "X_TIMER/DI_RESET_N" "X_TIMER/X_SR_LATCH/IN_R_N" -3157 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -533926 -18846 0 0 -103600 -2800 0 0 0 0
merge "X_TIMER/X_SR_LATCH/IN_R_N" "ui_in[0]"
merge "X_TIMER/X_INV3[3]/vin" "uo_out[0]" -199.452 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1976 -180 -104 -108 0 0 -103600 -2800 0 0 0 0
merge "uo_out[0]" "X_TIMER/DO_OUT"
merge "X_TIMER/DO_OUT" "m1_920_4154#"
merge "X_TIMER/VDD" "X_TIMER/X_SR_LATCH/vdd" -4420.29 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1961168 -9358 -1260000 -8400 0 0 0 0
merge "X_TIMER/X_SR_LATCH/vdd" "VPWR"
merge "X_TIMER/X_COMP_P_TOP/vss" "X_TIMER/X_COMP_P_BOTTOM/vss" -5238.42 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3221030 -16922 -420000 -2800 0 0 0 0
merge "X_TIMER/X_COMP_P_BOTTOM/vss" "X_TIMER/VSS"
merge "X_TIMER/VSS" "VGND"
merge "X_TIMER/V_TRIG_B_I" "ua[1]" -1357.82 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2704 -208 0 0 0 0 -416880 -11580 0 0 0 0
merge "X_TIMER/V_THRESH_I" "ua[0]" -1065.39 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2704 -208 0 0 0 0 -450288 -12508 0 0 0 0
