# Part K Appendixes 
## Appendix K1 Architectural Constraints on UNPREDICTABLE Behaviors 
## Appendix K2 Recommendations for Reporting Memory Attributes on an Interconnect 
## Appendix K3 ETE Recommended Configurations 
## Appendix K4 ETE and TRBE Software Usage Examples 
## Appendix K5 Stages of Execution 
## Appendix K6 Recommended External Debug Interface 
## Appendix K7 Additional Information for Implementations of the Generic Timer 
## Appendix K8 Legacy Instruction Syntax for AArch32 Instruction Sets 
## Appendix K9 Address Translation Examples 
## Appendix K10 Example OS Save and Restore Sequences 
## Appendix K11 Recommended Upload and Download Processes for External Debug 
## Appendix K12 Software Usage Examples 
## Appendix K13 Barrier Litmus Tests 
## Appendix K14 Random Number Generation 
## Appendix K15 Legacy Feature Naming Convention 
## Appendix K16 Arm Pseudocode Definition 
## Appendix K17 Registers Index
