Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 14:43:10 2023
| Host         : DESKTOP-DCN8JGR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_control_sets_placed.rpt
| Design       : Game
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           18 |
| No           | No                    | Yes                    |              25 |           10 |
| No           | Yes                   | No                     |              38 |           12 |
| Yes          | No                    | No                     |              60 |           19 |
| Yes          | No                    | Yes                    |              22 |            7 |
| Yes          | Yes                   | No                     |              44 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------+---------------------+------------------+----------------+--------------+
|       Clock Signal      |      Enable Signal     |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------+---------------------+------------------+----------------+--------------+
|  clk                    |                        | CM/reset            |                1 |              1 |         1.00 |
|  pixel_clk              |                        |                     |                1 |              1 |         1.00 |
|  pixel_clk              |                        | VM/HS0              |                1 |              1 |         1.00 |
|  pixel_clk              |                        | VM/VS0              |                1 |              1 |         1.00 |
|  FM/is_started_reg_1[0] |                        | FM/AS[0]            |                1 |              2 |         2.00 |
|  CLK191Hz_BUFG          |                        |                     |                2 |              2 |         1.00 |
|  CLK191Hz_BUFG          |                        | CM/reset            |                1 |              2 |         2.00 |
|  pixel_clk              | VM/eqOp                | VM/vcounter         |                1 |              5 |         5.00 |
|  pixel_clk              | VM/eqOp                |                     |                2 |              6 |         3.00 |
|  clk                    | FM/FC/E[0]             | CM/reset            |                4 |             11 |         2.75 |
|  clk                    | FM/started             | CM/reset            |                3 |             11 |         3.67 |
|  clk_div_reg_n_0_[23]   |                        |                     |                3 |             11 |         3.67 |
|  clk_div_reg_n_0_[19]   |                        |                     |                3 |             11 |         3.67 |
|  pixel_clk              |                        | VM/eqOp             |                3 |             11 |         3.67 |
|  CLK191Hz_BUFG          | FM/E[0]                |                     |                4 |             11 |         2.75 |
|  CLK191Hz_BUFG          | FM/is_started_reg_0[0] |                     |                4 |             11 |         2.75 |
|  CLK191Hz_BUFG          |                        | CM/reset_reg_0      |                8 |             22 |         2.75 |
|  CLK_100MHz_IBUF_BUFG   |                        | FM/FC/counter_0[23] |                6 |             23 |         3.83 |
|  CLK_100MHz_IBUF_BUFG   |                        |                     |                9 |             32 |         3.56 |
|  CLK191Hz_BUFG          | CM/E[0]                |                     |                9 |             32 |         3.56 |
|  CLK191Hz_BUFG          | CM/between_pipe        | CM/reset            |               11 |             39 |         3.55 |
+-------------------------+------------------------+---------------------+------------------+----------------+--------------+


