$date
	Wed Nov 11 20:34:20 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jeff_74x151_tb $end
$var wire 1 ! Y $end
$var wire 1 " W $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var reg 1 & D0 $end
$var reg 1 ' D1 $end
$var reg 1 ( D2 $end
$var reg 1 ) D3 $end
$var reg 1 * D4 $end
$var reg 1 + D5 $end
$var reg 1 , D6 $end
$var reg 1 - D7 $end
$var reg 1 . EN $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 & d0 $end
$var wire 1 ' d1 $end
$var wire 1 ( d2 $end
$var wire 1 ) d3 $end
$var wire 1 * d4 $end
$var wire 1 + d5 $end
$var wire 1 , d6 $end
$var wire 1 - d7 $end
$var wire 1 . en $end
$var wire 1 " w $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
1"
0!
$end
#20
0"
1!
1&
#30
1"
0!
1#
#40
0"
1!
0&
1'
#50
1"
0!
0#
1$
#60
0"
1!
0'
1(
#70
1"
0!
1#
#80
0"
1!
0(
1)
#90
1"
0!
0#
0$
1%
#100
0"
1!
0)
1*
#110
1"
0!
1#
#120
0"
1!
0*
1+
#130
1"
0!
0#
1$
#140
0"
1!
0+
1,
#150
1"
0!
1#
#160
0"
1!
0,
1-
#170
0.
#180
