Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed May 22 14:01:57 2024
| Host         : DESKTOP-40PU04J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.795    -2993.126                   1026                 9192        0.022        0.000                      0                 9164        1.845        0.000                       0                  3258  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
adc_clk                                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                                       {0.000 4.000}        8.000           125.000         
rx_clk                                           {0.000 2.000}        4.000           250.000         
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0                    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0                    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                               -5.795    -2992.251                   1013                 4346        0.040        0.000                      0                 4318        3.500        0.000                       0                  1670  
clk_fpga_0                                             0.039        0.000                      0                 4186        0.022        0.000                      0                 4186        3.020        0.000                       0                  1580  
system_i/SignalGenerator/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk            -1.347     -142.408                    290                 2228        0.092        0.000                      0                 2228  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  3.597        0.000                      0                    8        0.529        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :         1013  Failing Endpoints,  Worst Slack       -5.795ns,  Total Violation    -2992.251ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.795ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.650ns  (logic 6.857ns (50.236%)  route 6.793ns (49.764%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.885 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.842    10.727    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_6
    SLICE_X13Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.580    11.307 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.641 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/O[1]
                         net (fo=2, routed)           0.745    12.386    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_6
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.689 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.689    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.239 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.239    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.353 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.353    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/O[1]
                         net (fo=2, routed)           0.819    14.506    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[68]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.205 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.205    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.439    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.658 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[0]
                         net (fo=2, routed)           0.970    16.628    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_7
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.295    16.923 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.078    18.001    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.124    18.125 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.355    18.480    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-7]
    SLICE_X19Y64         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.485    12.397    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y64         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_3/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X19Y64         FDRE (Setup_fdre_C_D)       -0.040    12.685    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_16_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -18.480    
  -------------------------------------------------------------------
                         slack                                 -5.795    

Slack (VIOLATED) :        -5.787ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/output1_sf_reg[-7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 6.857ns (50.277%)  route 6.781ns (49.723%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.885 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.842    10.727    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_6
    SLICE_X13Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.580    11.307 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.641 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/O[1]
                         net (fo=2, routed)           0.745    12.386    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_6
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.689 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.689    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.239 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.239    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.353 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.353    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/O[1]
                         net (fo=2, routed)           0.819    14.506    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[68]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.205 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.205    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.439    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.658 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[0]
                         net (fo=2, routed)           0.970    16.628    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_7
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.295    16.923 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          1.078    18.001    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X17Y64         LUT6 (Prop_lut6_I0_O)        0.124    18.125 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_16/O
                         net (fo=5, routed)           0.344    18.469    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-7]
    SLICE_X18Y63         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/output1_sf_reg[-7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.485    12.397    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X18Y63         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/output1_sf_reg[-7]/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X18Y63         FDRE (Setup_fdre_C_D)       -0.043    12.682    system_i/biquadFilter_CHA/biquadFilter_0/inst/output1_sf_reg[-7]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -18.469    
  -------------------------------------------------------------------
                         slack                                 -5.787    

Slack (VIOLATED) :        -5.732ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_15_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.590ns  (logic 6.857ns (50.456%)  route 6.733ns (49.544%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.885 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.842    10.727    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_6
    SLICE_X13Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.580    11.307 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.641 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/O[1]
                         net (fo=2, routed)           0.745    12.386    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_6
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.689 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.689    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.239 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.239    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.353 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.353    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/O[1]
                         net (fo=2, routed)           0.819    14.506    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[68]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.205 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.205    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.439    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.658 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[0]
                         net (fo=2, routed)           0.970    16.628    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_7
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.295    16.923 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          0.711    17.634    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I0_O)        0.124    17.758 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_15/O
                         net (fo=4, routed)           0.662    18.420    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-39]
    SLICE_X19Y60         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_15_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.488    12.400    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y60         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_15_psdsp_1/C
                         clock pessimism              0.363    12.763    
                         clock uncertainty           -0.035    12.728    
    SLICE_X19Y60         FDRE (Setup_fdre_C_D)       -0.040    12.688    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_15_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.688    
                         arrival time                         -18.420    
  -------------------------------------------------------------------
                         slack                                 -5.732    

Slack (VIOLATED) :        -5.727ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_4_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.582ns  (logic 7.159ns (52.710%)  route 6.423ns (47.290%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.796 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.796    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.913 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.913    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.030 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.030    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[0]
                         net (fo=2, routed)           0.841    11.089    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_7
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.384 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__10_i_4/O
                         net (fo=1, routed)           0.000    11.384    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__10_i_4_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.934 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__10_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.268 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[1]
                         net (fo=3, routed)           0.800    13.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_6
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.303    13.372 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__11_i_3/O
                         net (fo=1, routed)           0.000    13.372    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__11_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.922 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.922    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.144 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.638    14.782    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[79]
    SLICE_X12Y61         LUT2 (Prop_lut2_I0_O)        0.299    15.081 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    15.081    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.614 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.614    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.833 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.836    16.669    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.295    16.964 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          0.838    17.801    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    17.925 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_4/O
                         net (fo=4, routed)           0.487    18.412    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-28]
    SLICE_X14Y61         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_4_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.488    12.400    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y61         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_4_psdsp_1/C
                         clock pessimism              0.363    12.763    
                         clock uncertainty           -0.035    12.728    
    SLICE_X14Y61         FDRE (Setup_fdre_C_D)       -0.043    12.685    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__0_i_4_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -18.412    
  -------------------------------------------------------------------
                         slack                                 -5.727    

Slack (VIOLATED) :        -5.722ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_10_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.578ns  (logic 7.159ns (52.726%)  route 6.419ns (47.274%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.401ns = ( 12.401 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.796 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.796    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.913 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.913    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.030 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.030    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[0]
                         net (fo=2, routed)           0.841    11.089    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_7
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.384 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__10_i_4/O
                         net (fo=1, routed)           0.000    11.384    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__10_i_4_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.934 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__10_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.268 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[1]
                         net (fo=3, routed)           0.800    13.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_6
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.303    13.372 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__11_i_3/O
                         net (fo=1, routed)           0.000    13.372    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__11_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.922 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.922    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.144 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.638    14.782    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[79]
    SLICE_X12Y61         LUT2 (Prop_lut2_I0_O)        0.299    15.081 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    15.081    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.614 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.614    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.833 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.836    16.669    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.295    16.964 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          0.767    17.731    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I3_O)        0.124    17.855 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_10/O
                         net (fo=4, routed)           0.553    18.408    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-17]
    SLICE_X14Y60         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_10_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.489    12.401    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X14Y60         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_10_psdsp_3/C
                         clock pessimism              0.363    12.764    
                         clock uncertainty           -0.035    12.729    
    SLICE_X14Y60         FDRE (Setup_fdre_C_D)       -0.043    12.686    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_10_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                         -18.408    
  -------------------------------------------------------------------
                         slack                                 -5.722    

Slack (VIOLATED) :        -5.714ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.569ns  (logic 6.857ns (50.536%)  route 6.711ns (49.464%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.885 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.842    10.727    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_6
    SLICE_X13Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.580    11.307 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.641 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/O[1]
                         net (fo=2, routed)           0.745    12.386    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_6
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.689 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.689    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.239 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.239    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.353 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.353    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/O[1]
                         net (fo=2, routed)           0.819    14.506    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[68]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.205 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.205    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.439    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.658 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[0]
                         net (fo=2, routed)           0.970    16.628    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_7
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.295    16.923 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          0.991    17.913    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X17Y58         LUT6 (Prop_lut6_I0_O)        0.124    18.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13/O
                         net (fo=4, routed)           0.361    18.399    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-20]
    SLICE_X21Y58         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.488    12.400    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X21Y58         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13_psdsp_1/C
                         clock pessimism              0.363    12.763    
                         clock uncertainty           -0.035    12.728    
    SLICE_X21Y58         FDRE (Setup_fdre_C_D)       -0.043    12.685    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -18.399    
  -------------------------------------------------------------------
                         slack                                 -5.714    

Slack (VIOLATED) :        -5.707ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.563ns  (logic 6.857ns (50.555%)  route 6.706ns (49.445%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.885 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.842    10.727    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_6
    SLICE_X13Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.580    11.307 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.641 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/O[1]
                         net (fo=2, routed)           0.745    12.386    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_6
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.689 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.689    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.239 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.239    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.353 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.353    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/O[1]
                         net (fo=2, routed)           0.819    14.506    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[68]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.205 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.205    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.439    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.658 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[0]
                         net (fo=2, routed)           0.970    16.628    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_7
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.295    16.923 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          0.991    17.913    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X17Y58         LUT6 (Prop_lut6_I0_O)        0.124    18.037 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13/O
                         net (fo=4, routed)           0.356    18.394    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-20]
    SLICE_X17Y56         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.490    12.402    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X17Y56         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13_psdsp_3/C
                         clock pessimism              0.363    12.765    
                         clock uncertainty           -0.035    12.730    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)       -0.043    12.687    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_13_psdsp_3
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -18.394    
  -------------------------------------------------------------------
                         slack                                 -5.707    

Slack (VIOLATED) :        -5.706ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.554ns  (logic 6.857ns (50.589%)  route 6.697ns (49.411%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.885 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.842    10.727    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_6
    SLICE_X13Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.580    11.307 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.641 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/O[1]
                         net (fo=2, routed)           0.745    12.386    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_6
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.689 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.689    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.239 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.239    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.353 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.353    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/O[1]
                         net (fo=2, routed)           0.819    14.506    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[68]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.205 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.205    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.439    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.658 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[0]
                         net (fo=2, routed)           0.970    16.628    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_7
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.295    16.923 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          0.978    17.901    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I0_O)        0.124    18.025 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7/O
                         net (fo=5, routed)           0.360    18.384    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[2]
    SLICE_X19Y62         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.486    12.398    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y62         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_1/C
                         clock pessimism              0.363    12.761    
                         clock uncertainty           -0.035    12.726    
    SLICE_X19Y62         FDRE (Setup_fdre_C_D)       -0.047    12.679    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.679    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                 -5.706    

Slack (VIOLATED) :        -5.700ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.553ns  (logic 6.857ns (50.593%)  route 6.696ns (49.407%))
  Logic Levels:           21  (CARRY4=16 LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.399ns = ( 12.399 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.885 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/O[1]
                         net (fo=2, routed)           0.842    10.727    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_6
    SLICE_X13Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.580    11.307 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6/CO[3]
                         net (fo=1, routed)           0.000    11.307    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__6_n_0
    SLICE_X13Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.641 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7/O[1]
                         net (fo=2, routed)           0.745    12.386    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__7_n_6
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.303    12.689 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3/O
                         net (fo=1, routed)           0.000    12.689    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__7_i_3_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.239 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7/CO[3]
                         net (fo=1, routed)           0.000    13.239    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__7_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.353 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8/CO[3]
                         net (fo=1, routed)           0.000    13.353    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__8_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.687 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__9/O[1]
                         net (fo=2, routed)           0.819    14.506    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[68]
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.699    15.205 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9/CO[3]
                         net (fo=1, routed)           0.000    15.205    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__9_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10/CO[3]
                         net (fo=1, routed)           0.000    15.322    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__10_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11/CO[3]
                         net (fo=1, routed)           0.000    15.439    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__11_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.658 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/O[0]
                         net (fo=2, routed)           0.970    16.628    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_7
    SLICE_X15Y60         LUT6 (Prop_lut6_I2_O)        0.295    16.923 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18/O
                         net (fo=49, routed)          0.978    17.901    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_18_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I0_O)        0.124    18.025 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7/O
                         net (fo=5, routed)           0.359    18.383    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[2]
    SLICE_X19Y61         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.487    12.399    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X19Y61         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_2/C
                         clock pessimism              0.363    12.762    
                         clock uncertainty           -0.035    12.727    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.043    12.684    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_7_psdsp_2
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                 -5.700    

Slack (VIOLATED) :        -5.698ns  (required time - arrival time)
  Source:                 system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        13.531ns  (logic 7.159ns (52.909%)  route 6.372ns (47.091%))
  Logic Levels:           24  (CARRY4=17 LUT2=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 12.397 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.669     4.830    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X7Y57          FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.419     5.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_psdsp/Q
                         net (fo=3, routed)           0.552     5.802    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__1_n_86
    SLICE_X6Y57          LUT3 (Prop_lut3_I0_O)        0.296     6.098 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3/O
                         net (fo=1, routed)           0.707     6.805    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_i_3_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.325 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.325    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__4_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.442 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.442    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__5_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.765 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__1_carry__6/O[1]
                         net (fo=1, routed)           0.724     8.489    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg__2[-24]
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.306     8.795 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3/O
                         net (fo=1, routed)           0.000     8.795    system_i/biquadFilter_CHA/biquadFilter_0/inst/i__carry__10_i_3_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.328 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10/CO[3]
                         net (fo=1, routed)           0.000     9.328    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__10_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.445 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.000     9.445    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__11_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.562 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.562    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__12_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.679 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.679    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__13_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.796 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14/CO[3]
                         net (fo=1, routed)           0.000     9.796    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__14_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.913 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__15/CO[3]
                         net (fo=1, routed)           0.000     9.913    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__15_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.030 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__16/CO[3]
                         net (fo=1, routed)           0.000    10.030    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__16_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.249 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__17/O[0]
                         net (fo=2, routed)           0.841    11.089    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i__carry__17_n_7
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.295    11.384 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__10_i_4/O
                         net (fo=1, routed)           0.000    11.384    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___218_carry__10_i_4_n_0
    SLICE_X13Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.934 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__10/CO[3]
                         net (fo=1, routed)           0.000    11.934    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__10_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.268 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11/O[1]
                         net (fo=3, routed)           0.800    13.069    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___218_carry__11_n_6
    SLICE_X11Y60         LUT2 (Prop_lut2_I1_O)        0.303    13.372 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__11_i_3/O
                         net (fo=1, routed)           0.000    13.372    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___385_carry__11_i_3_n_0
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.922 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11/CO[3]
                         net (fo=1, routed)           0.000    13.922    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__11_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.144 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___385_carry__12/O[0]
                         net (fo=3, routed)           0.638    14.782    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize[79]
    SLICE_X12Y61         LUT2 (Prop_lut2_I0_O)        0.299    15.081 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__12_i_3/O
                         net (fo=1, routed)           0.000    15.081    system_i/biquadFilter_CHA/biquadFilter_0/inst/i___555_carry__12_i_3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.614 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12/CO[3]
                         net (fo=1, routed)           0.000    15.614    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__12_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.833 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13/O[0]
                         net (fo=2, routed)           0.836    16.669    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_inferred__1/i___555_carry__13_n_7
    SLICE_X14Y62         LUT6 (Prop_lut6_I3_O)        0.295    16.964 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19/O
                         net (fo=49, routed)          0.892    17.856    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg_i_19_n_0
    SLICE_X21Y64         LUT6 (Prop_lut6_I3_O)        0.124    17.980 r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_15/O
                         net (fo=5, routed)           0.381    18.361    system_i/biquadFilter_CHA/biquadFilter_0/inst/resize__0[-6]
    SLICE_X17Y64         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.485    12.397    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X17Y64         FDRE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp/C
                         clock pessimism              0.363    12.760    
                         clock uncertainty           -0.035    12.725    
    SLICE_X17Y64         FDRE (Setup_fdre_C_D)       -0.062    12.663    system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                 -5.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.485%)  route 0.235ns (62.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.562     1.617    system_i/biquadFilter_CHB/gain_0/inst/clk_i
    SLICE_X33Y50         FDRE                                         r  system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[13]/Q
                         net (fo=1, routed)           0.235     1.993    system_i/SignalGenerator/outputCalibration_b/inst/input_i[13]
    SLICE_X33Y49         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.832     1.978    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X33Y49         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]/C
                         clock pessimism             -0.090     1.888    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.066     1.954    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.264%)  route 0.254ns (60.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.564     1.619    system_i/biquadFilter_CHB/gain_0/inst/clk_i
    SLICE_X32Y49         FDSE                                         r  system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.164     1.783 r  system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[4]/Q
                         net (fo=1, routed)           0.254     2.037    system_i/SignalGenerator/outputCalibration_b/inst/input_i[4]
    SLICE_X32Y57         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.829     1.975    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X32Y57         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]/C
                         clock pessimism             -0.090     1.885    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.063     1.948    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-9]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.421%)  route 0.263ns (61.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.564     1.619    system_i/biquadFilter_CHB/gain_0/inst/clk_i
    SLICE_X32Y49         FDSE                                         r  system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDSE (Prop_fdse_C_Q)         0.164     1.783 r  system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[8]/Q
                         net (fo=1, routed)           0.263     2.046    system_i/SignalGenerator/outputCalibration_b/inst/input_i[8]
    SLICE_X32Y57         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.829     1.975    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    SLICE_X32Y57         FDRE                                         r  system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-5]/C
                         clock pessimism             -0.090     1.885    
    SLICE_X32Y57         FDRE (Hold_fdre_C_D)         0.063     1.948    system_i/SignalGenerator/outputCalibration_b/inst/input_i_sf_reg[-5]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.378%)  route 0.263ns (61.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.562     1.617    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    SLICE_X32Y52         FDSE                                         r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDSE (Prop_fdse_C_Q)         0.164     1.781 r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[10]/Q
                         net (fo=1, routed)           0.263     2.045    system_i/SignalGenerator/outputCalibration_A/inst/input_i[10]
    SLICE_X32Y42         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.830     1.976    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X32Y42         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.059     1.945    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-3]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHB/gain_0/inst/output_sf_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.774%)  route 0.282ns (60.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.564     1.619    system_i/biquadFilter_CHB/gain_0/inst/clk_i
    SLICE_X33Y49         FDRE                                         r  system_i/biquadFilter_CHB/gain_0/inst/output_sf_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.760 r  system_i/biquadFilter_CHB/gain_0/inst/output_sf_reg[16]/Q
                         net (fo=1, routed)           0.282     2.042    system_i/biquadFilter_CHB/gain_0/inst/p_0_out[0]
    SLICE_X33Y51         LUT6 (Prop_lut6_I0_O)        0.045     2.087 r  system_i/biquadFilter_CHB/gain_0/inst/output_o[0]_i_1/O
                         net (fo=1, routed)           0.000     2.087    system_i/biquadFilter_CHB/gain_0/inst/output_o[0]_i_1_n_0
    SLICE_X33Y51         FDSE                                         r  system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.831     1.977    system_i/biquadFilter_CHB/gain_0/inst/clk_i
    SLICE_X33Y51         FDSE                                         r  system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[0]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X33Y51         FDSE (Hold_fdse_C_D)         0.092     1.979    system_i/biquadFilter_CHB/gain_0/inst/output_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.258%)  route 0.310ns (68.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.562     1.617    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    SLICE_X33Y52         FDSE                                         r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDSE (Prop_fdse_C_Q)         0.141     1.758 r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[11]/Q
                         net (fo=1, routed)           0.310     2.068    system_i/SignalGenerator/outputCalibration_A/inst/input_i[11]
    SLICE_X32Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.831     1.977    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X32Y43         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.063     1.950    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.286%)  route 0.325ns (69.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.562     1.617    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    SLICE_X33Y52         FDSE                                         r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDSE (Prop_fdse_C_Q)         0.141     1.758 r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[7]/Q
                         net (fo=1, routed)           0.325     2.083    system_i/SignalGenerator/outputCalibration_A/inst/input_i[7]
    SLICE_X32Y42         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.830     1.976    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X32Y42         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-6]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.063     1.949    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-6]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.390%)  route 0.323ns (69.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.562     1.617    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    SLICE_X33Y52         FDSE                                         r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDSE (Prop_fdse_C_Q)         0.141     1.758 r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[9]/Q
                         net (fo=1, routed)           0.323     2.081    system_i/SignalGenerator/outputCalibration_A/inst/input_i[9]
    SLICE_X32Y42         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.830     1.976    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X32Y42         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.052     1.938    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-4]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.046%)  route 0.318ns (65.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.562     1.617    system_i/biquadFilter_CHA/gain_0/inst/clk_i
    SLICE_X32Y51         FDSE                                         r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDSE (Prop_fdse_C_Q)         0.164     1.781 r  system_i/biquadFilter_CHA/gain_0/inst/output_o_reg[8]/Q
                         net (fo=1, routed)           0.318     2.099    system_i/SignalGenerator/outputCalibration_A/inst/input_i[8]
    SLICE_X32Y42         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.830     1.976    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    SLICE_X32Y42         FDRE                                         r  system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.063     1.949    system_i/SignalGenerator/outputCalibration_A/inst/input_i_sf_reg[-5]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/biquadFilter_CHB/biquadFilter_0/inst/input0_sf_reg[-2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__7/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.820%)  route 0.196ns (58.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.553     1.608    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X33Y21         FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/input0_sf_reg[-2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/input0_sf_reg[-2]/Q
                         net (fo=2, routed)           0.196     1.945    system_i/biquadFilter_CHB/biquadFilter_0/inst/input0_sf_reg[-_n_0_2]
    DSP48_X1Y8           DSP48E1                                      r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__7/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.909     2.054    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    DSP48_X1Y8           DSP48E1                                      r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__7/CLK
                         clock pessimism             -0.343     1.712    
    DSP48_X1Y8           DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     1.794    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__7
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y21    system_i/biquadFilter_CHA/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y19    system_i/biquadFilter_CHB/gain_0/inst/output_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y23    system_i/biquadFilter_CHA/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y7     system_i/biquadFilter_CHB/biquadFilter_0/inst/x0_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y15    system_i/biquadFilter_CHA/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y7     system_i/biquadFilter_CHB/biquadFilter_0/inst/x1_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X0Y17    system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         8.000       4.313      DSP48_X1Y9     system_i/biquadFilter_CHB/biquadFilter_0/inst/x2_sf_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X0Y16    system_i/biquadFilter_CHA/biquadFilter_0/inst/arg__7/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y35   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X18Y35   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_NS_reg[3]/C
Low Pulse Width   Fast    FDPE/C       n/a            0.500         4.000       3.500      SLICE_X17Y35   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         4.000       3.500      SLICE_X17Y35   system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y43   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y44   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X13Y44   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y45   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y45   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X12Y45   system_i/biquadFilter_CHA/biquadFilter_0/inst/x2_sf_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X17Y24   system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_NS_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X14Y10   system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X15Y9    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[9]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X21Y65   system_i/biquadFilter_CHA/biquadFilter_0/inst/y2_sf_reg_i_15_psdsp_2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X33Y6    system_i/DataAcquisition/inputCalibration_B/inst/input_i_sf_reg[-7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_i_1_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_i_1_psdsp_1/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X8Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_i_1_psdsp_2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_i_2_psdsp/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X9Y15    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__1_carry__10_i_2_psdsp_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 1.450ns (19.388%)  route 6.029ns (80.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=32, routed)          6.029    10.552    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[1]
    SLICE_X33Y57         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y57         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)       -0.081    10.591    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.591    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 1.450ns (19.023%)  route 6.172ns (80.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          6.172    10.695    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X38Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.575    10.767    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X38Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.897    
                         clock uncertainty           -0.125    10.772    
    SLICE_X38Y44         FDRE (Setup_fdre_C_D)       -0.031    10.741    system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.741    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[3].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 1.450ns (19.280%)  route 6.071ns (80.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=32, routed)          6.071    10.594    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[3]
    SLICE_X34Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[3].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y44         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[3].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.045    10.652    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.652    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[21].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 1.450ns (19.147%)  route 6.123ns (80.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=32, routed)          6.123    10.646    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[21]
    SLICE_X36Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[21].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.575    10.767    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X36Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[21].FDRE_inst/C
                         clock pessimism              0.130    10.897    
                         clock uncertainty           -0.125    10.772    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)       -0.043    10.729    system_i/PS7/axi_cfg_register_0/inst/WORDS[21].BITS[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[22].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 1.450ns (19.401%)  route 6.024ns (80.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          6.024    10.547    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[22]
    SLICE_X35Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[22].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X35Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[22].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043    10.654    system_i/PS7/axi_cfg_register_0/inst/WORDS[22].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[1].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 1.450ns (19.608%)  route 5.945ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=32, routed)          5.945    10.468    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[1]
    SLICE_X33Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[1].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[1].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)       -0.103    10.594    system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[1].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                         -10.468    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[22].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 1.450ns (19.401%)  route 6.024ns (80.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=32, routed)          6.024    10.547    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[22]
    SLICE_X34Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[22].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X34Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[22].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    10.684    system_i/PS7/axi_cfg_register_0/inst/WORDS[20].BITS[22].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[6].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 1.450ns (19.604%)  route 5.947ns (80.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 10.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=32, routed)          5.947    10.469    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[6]
    SLICE_X35Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[6].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.500    10.692    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X35Y43         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[6].FDRE_inst/C
                         clock pessimism              0.130    10.822    
                         clock uncertainty           -0.125    10.697    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.058    10.639    system_i/PS7/axi_cfg_register_0/inst/WORDS[23].BITS[6].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[0].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.450ns (19.876%)  route 5.845ns (80.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=32, routed)          5.845    10.368    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[0]
    SLICE_X33Y57         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[0].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.489    10.681    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y57         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[0].FDRE_inst/C
                         clock pessimism              0.116    10.797    
                         clock uncertainty           -0.125    10.672    
    SLICE_X33Y57         FDRE (Setup_fdre_C_D)       -0.067    10.605    system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[0].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.605    
                         arrival time                         -10.368    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[21].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 1.450ns (19.638%)  route 5.934ns (80.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 10.767 - 8.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.765     3.073    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[21])
                                                      1.450     4.523 r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[21]
                         net (fo=32, routed)          5.934    10.457    system_i/PS7/axi_cfg_register_0/inst/s_axi_wdata[21]
    SLICE_X37Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[21].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.575    10.767    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X37Y46         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[21].FDRE_inst/C
                         clock pessimism              0.130    10.897    
                         clock uncertainty           -0.125    10.772    
    SLICE_X37Y46         FDRE (Setup_fdre_C_D)       -0.061    10.711    system_i/PS7/axi_cfg_register_0/inst/WORDS[19].BITS[21].FDRE_inst
  -------------------------------------------------------------------
                         required time                         10.711    
                         arrival time                         -10.457    
  -------------------------------------------------------------------
                         slack                                  0.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.654%)  route 0.179ns (58.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.179     1.230    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.854     1.224    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.013     1.208    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.244    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.450%)  route 0.196ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.196     1.249    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.120     1.172    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.087    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.197%)  route 0.122ns (48.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y43          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.128     1.054 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.122     1.176    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y43          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.089    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.562     0.903    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X7Y35          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/PS7/axi_cfg_register_0/inst/int_rdata_reg_reg[17]/Q
                         net (fo=1, routed)           0.114     1.158    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X8Y36          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.829     1.199    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y36          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.262     0.937    
    SLICE_X8Y36          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.054    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.115     1.181    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.075    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.183    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.069    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.586     0.927    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.117     1.185    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.852     1.222    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y48          SRL16E                                       r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.068    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.584     0.925    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.118     1.184    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.850     1.220    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.067    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y35   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y40   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[10].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X11Y38   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[11].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y40   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[12].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y39   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[13].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X10Y40   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[14].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X12Y40   system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[15].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X9Y35    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[16].FDRE_inst/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X8Y34    system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[17].FDRE_inst/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y36   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y36    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y37    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y41   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y38    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y39    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y39   system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/SignalGenerator/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/SignalGenerator/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/SignalGenerator/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/SignalGenerator/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/SignalGenerator/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/SignalGenerator/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :          290  Failing Endpoints,  Worst Slack       -1.347ns,  Total Violation     -142.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.553ns  (logic 6.057ns (57.395%)  route 4.496ns (42.605%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_P[3])
                                                      3.838    11.838 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/P[3]
                         net (fo=1, routed)           1.677    13.515    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_102
    SLICE_X33Y27         FDRE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.486    12.398    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    SLICE_X33Y27         FDRE                                         r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[3]/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X33Y27         FDRE (Setup_fdre_C_D)       -0.105    12.168    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg[3]
  -------------------------------------------------------------------
                         required time                         12.168    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[0])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[0]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_153
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[10])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[10]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_143
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[11])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[11]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_142
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[12])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[12]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_141
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[13])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[13]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_140
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[14])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[14]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_139
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[15])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[15]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_138
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[16])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[16]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_137
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    

Slack (VIOLATED) :        -1.066ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.252ns (68.905%)  route 2.821ns (31.095%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT1=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 12.495 - 8.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.654     2.962    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X32Y25         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     3.480 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[11].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.486     3.966    system_i/DataAcquisition/inputCalibration_A/inst/intercept_correction[0]
    SLICE_X32Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.090 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_i_1/O
                         net (fo=1, routed)           0.649     4.739    system_i/DataAcquisition/inputCalibration_A/inst/p_0_in[0]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.319 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry/CO[3]
                         net (fo=1, routed)           0.000     5.319    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.433 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.433    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.547 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.547    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.661 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.661    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__2_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.775 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.775    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__3_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.889 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.889    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__4_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.003 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.003    system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__5_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.316 r  system_i/DataAcquisition/inputCalibration_A/inst/arg_carry__6/O[3]
                         net (fo=18, routed)          1.684     8.000    system_i/DataAcquisition/inputCalibration_A/inst/arg__1[32]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[17]_PCOUT[17])
                                                      4.033    12.033 r  system_i/DataAcquisition/inputCalibration_A/inst/arg/PCOUT[17]
                         net (fo=1, routed)           0.002    12.035    system_i/DataAcquisition/inputCalibration_A/inst/arg_n_136
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.583    12.495    system_i/DataAcquisition/inputCalibration_A/inst/clk_i
    DSP48_X1Y13          DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg/CLK
                         clock pessimism              0.000    12.495    
                         clock uncertainty           -0.125    12.370    
    DSP48_X1Y13          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.970    system_i/DataAcquisition/inputCalibration_A/inst/output_sf_reg
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 -1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.141ns (15.370%)  route 0.776ns (84.630%))
  Logic Levels:           0  
  Clock Path Skew:        1.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.560     0.901    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X33Y57         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[17].BITS[0].FDRE_inst/Q
                         net (fo=4, routed)           0.776     1.818    system_i/SignalGenerator/outputCalibration_b/inst/intercept_correction[0]
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.911     2.056    system_i/SignalGenerator/outputCalibration_b/inst/clk_i
    DSP48_X1Y27          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.056    
                         clock uncertainty            0.125     2.181    
    DSP48_X1Y27          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                     -0.455     1.726    system_i/SignalGenerator/outputCalibration_b/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.256ns (28.225%)  route 0.651ns (71.775%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.372     1.405    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[13]
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.450    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[13]
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.520 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/O[0]
                         net (fo=2, routed)           0.279     1.799    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[13]
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.920     2.065    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.125     2.190    
    DSP48_X1Y3           DSP48E1 (Hold_dsp48e1_CLK_A[13])
                                                     -0.517     1.673    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.252ns (27.707%)  route 0.658ns (72.293%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/Q
                         net (fo=2, routed)           0.381     1.413    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[3]
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.458 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     1.458    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.524 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/O[2]
                         net (fo=2, routed)           0.277     1.801    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[3]
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.920     2.065    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.125     2.190    
    DSP48_X1Y3           DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                     -0.518     1.672    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.712ns (50.394%)  route 0.701ns (49.606%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/Q
                         net (fo=4, routed)           0.514     1.551    system_i/biquadFilter_CHB/biquadFilter_0/inst/gain_a1[19]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[2]_P[3])
                                                      0.571     2.122 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__3/P[3]
                         net (fo=1, routed)           0.187     2.309    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__3_n_102
    SLICE_X10Y4          FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.834     1.980    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y4          FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[3]__0/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.059     2.164    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[3]__0
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.712ns (50.394%)  route 0.701ns (49.606%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/Q
                         net (fo=4, routed)           0.514     1.551    system_i/biquadFilter_CHB/biquadFilter_0/inst/gain_a1[19]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[2]_P[7])
                                                      0.571     2.122 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__3/P[7]
                         net (fo=1, routed)           0.187     2.309    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__3_n_98
    SLICE_X10Y5          FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.834     1.980    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X10Y5          FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[7]__0/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.059     2.164    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[7]__0
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.256ns (27.196%)  route 0.685ns (72.804%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.550     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y24         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y24         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.401     1.432    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[9]
    SLICE_X31Y9          LUT1 (Prop_lut1_I0_O)        0.045     1.477 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.477    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[9]
    SLICE_X31Y9          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.547 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.285     1.832    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[9]
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.920     2.065    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.125     2.190    
    DSP48_X1Y3           DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.673    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.292ns (30.800%)  route 0.656ns (69.200%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X29Y26         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[13].FDRE_inst/Q
                         net (fo=2, routed)           0.372     1.405    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[13]
    SLICE_X31Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.450 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2_i_4/O
                         net (fo=1, routed)           0.000     1.450    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[13]
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.556 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry__2/O[1]
                         net (fo=2, routed)           0.284     1.840    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[14]
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.920     2.065    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.125     2.190    
    DSP48_X1Y3           DSP48E1 (Hold_dsp48e1_CLK_A[14])
                                                     -0.517     1.673    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.285ns (29.959%)  route 0.666ns (70.041%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.551     0.891    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X31Y23         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[13].BITS[3].FDRE_inst/Q
                         net (fo=2, routed)           0.381     1.413    system_i/DataAcquisition/inputCalibration_B/inst/intercept_correction[3]
    SLICE_X31Y7          LUT1 (Prop_lut1_I0_O)        0.045     1.458 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry_i_3/O
                         net (fo=1, routed)           0.000     1.458    system_i/DataAcquisition/inputCalibration_B/inst/p_0_in[3]
    SLICE_X31Y7          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.557 r  system_i/DataAcquisition/inputCalibration_B/inst/arg_carry/O[3]
                         net (fo=2, routed)           0.285     1.843    system_i/DataAcquisition/inputCalibration_B/inst/arg__1[4]
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.920     2.065    system_i/DataAcquisition/inputCalibration_B/inst/clk_i
    DSP48_X1Y3           DSP48E1                                      r  system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.065    
                         clock uncertainty            0.125     2.190    
    DSP48_X1Y3           DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                     -0.520     1.670    system_i/DataAcquisition/inputCalibration_B/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.712ns (49.477%)  route 0.727ns (50.523%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.556     0.896    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X9Y27          FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[6].BITS[19].FDRE_inst/Q
                         net (fo=4, routed)           0.514     1.551    system_i/biquadFilter_CHB/biquadFilter_0/inst/gain_a1[19]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[2]_P[11])
                                                      0.571     2.122 r  system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__3/P[11]
                         net (fo=1, routed)           0.213     2.336    system_i/biquadFilter_CHB/biquadFilter_0/inst/arg__3_n_94
    SLICE_X11Y6          FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.834     1.980    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X11Y6          FDRE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[11]__0/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.125     2.105    
    SLICE_X11Y6          FDRE (Hold_fdre_C_D)         0.057     2.162    system_i/biquadFilter_CHB/biquadFilter_0/inst/y1_sf_reg[11]__0
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.256ns (26.864%)  route 0.697ns (73.136%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.553     0.894    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X27Y28         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  system_i/PS7/axi_cfg_register_0/inst/WORDS[15].BITS[9].FDRE_inst/Q
                         net (fo=2, routed)           0.410     1.445    system_i/SignalGenerator/outputCalibration_A/inst/intercept_correction[9]
    SLICE_X31Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.490 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1_i_4/O
                         net (fo=1, routed)           0.000     1.490    system_i/SignalGenerator/outputCalibration_A/inst/p_0_in[9]
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.560 r  system_i/SignalGenerator/outputCalibration_A/inst/arg_carry__1/O[0]
                         net (fo=2, routed)           0.287     1.846    system_i/SignalGenerator/outputCalibration_A/inst/arg__1[9]
    DSP48_X1Y15          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.919     2.064    system_i/SignalGenerator/outputCalibration_A/inst/clk_i
    DSP48_X1Y15          DSP48E1                                      r  system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0/CLK
                         clock pessimism              0.000     2.064    
                         clock uncertainty            0.125     2.189    
    DSP48_X1Y15          DSP48E1 (Hold_dsp48e1_CLK_A[9])
                                                     -0.517     1.672    system_i/SignalGenerator/outputCalibration_A/inst/output_sf_reg__0
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.730ns (14.293%)  route 4.378ns (85.707%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.720     5.155    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.279 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=3, routed)           1.466     6.745    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y29          LUT1 (Prop_lut1_I0_O)        0.150     6.895 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=2, routed)           1.191     8.087    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X16Y28         FDPE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.488    12.400    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X16Y28         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X16Y28         FDPE (Recov_fdpe_C_PRE)     -0.592    11.683    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.639ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 0.730ns (14.293%)  route 4.378ns (85.707%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.720     5.155    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.279 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=3, routed)           1.466     6.745    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y29          LUT1 (Prop_lut1_I0_O)        0.150     6.895 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=2, routed)           1.191     8.087    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X16Y28         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.488    12.400    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X16Y28         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.400    
                         clock uncertainty           -0.125    12.275    
    SLICE_X16Y28         FDCE (Recov_fdce_C_CLR)     -0.550    11.725    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.725    
                         arrival time                          -8.087    
  -------------------------------------------------------------------
                         slack                                  3.639    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.793ns  (logic 0.696ns (14.522%)  route 4.097ns (85.478%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.505     3.940    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.192     5.256    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.116     5.372 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.399     7.772    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X15Y57         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.490    12.402    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X15Y57         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X15Y57         FDCE (Recov_fdce_C_CLR)     -0.609    11.668    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.668    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.696ns (15.119%)  route 3.907ns (84.881%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.505     3.940    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.192     5.256    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.116     5.372 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           2.210     7.582    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X13Y54         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.497    12.409    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X13Y54         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.125    12.284    
    SLICE_X13Y54         FDCE (Recov_fdce_C_CLR)     -0.609    11.675    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.675    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.580ns (12.224%)  route 4.165ns (87.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.720     5.155    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.279 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=3, routed)           2.445     7.724    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X13Y19         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.496    12.408    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X13Y19         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X13Y19         FDCE (Recov_fdce_C_CLR)     -0.405    11.878    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         11.878    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.578ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.580ns (13.440%)  route 3.735ns (86.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           1.720     5.155    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.124     5.279 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=3, routed)           2.015     7.294    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X13Y24         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.490    12.402    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X13Y24         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X13Y24         FDCE (Recov_fdce_C_CLR)     -0.405    11.872    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  4.578    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.696ns (19.638%)  route 2.848ns (80.362%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.505     3.940    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.192     5.256    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.116     5.372 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.151     6.523    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y35         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.495    12.407    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X17Y35         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X17Y35         FDCE (Recov_fdce_C_CLR)     -0.609    11.673    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.696ns (19.638%)  route 2.848ns (80.362%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 12.407 - 8.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        1.671     2.979    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.505     3.940    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.064 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           1.192     5.256    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.116     5.372 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.151     6.523    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y35         FDPE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        1.495    12.407    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X17Y35         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000    12.407    
                         clock uncertainty           -0.125    12.282    
    SLICE_X17Y35         FDPE (Recov_fdpe_C_PRE)     -0.563    11.719    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -6.523    
  -------------------------------------------------------------------
                         slack                                  5.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.234ns (14.923%)  route 1.334ns (85.077%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.587     1.841    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.048     1.889 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.579     2.468    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y35         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.826     1.972    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X17Y35         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X17Y35         FDCE (Remov_fdce_C_CLR)     -0.158     1.939    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.568ns  (logic 0.234ns (14.923%)  route 1.334ns (85.077%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.587     1.841    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.048     1.889 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           0.579     2.468    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X17Y35         FDPE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.826     1.972    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X17Y35         FDPE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.972    
                         clock uncertainty            0.125     2.097    
    SLICE_X17Y35         FDPE (Remov_fdpe_C_PRE)     -0.161     1.936    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.186ns (9.982%)  route 1.677ns (90.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.815     1.856    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=3, routed)           0.862     2.763    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X13Y24         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.818     1.964    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X13Y24         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.964    
                         clock uncertainty            0.125     2.089    
    SLICE_X13Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.997    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.763    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.934ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.186ns (9.128%)  route 1.852ns (90.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.815     1.856    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=3, routed)           1.037     2.937    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X13Y19         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.824     1.970    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X13Y19         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X13Y19         FDCE (Remov_fdce_C_CLR)     -0.092     2.003    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.234ns (11.715%)  route 1.763ns (88.285%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.587     1.841    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.048     1.889 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.008     2.897    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X13Y54         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.833     1.979    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X13Y54         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X13Y54         FDCE (Remov_fdce_C_CLR)     -0.158     1.946    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.234ns (11.328%)  route 1.832ns (88.672%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[0].FDRE_inst/Q
                         net (fo=2, routed)           0.168     1.209    system_i/biquadFilter_CHA/biquadFilter_0/inst/enable
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.254 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=1, routed)           0.587     1.841    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.048     1.889 f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=4, routed)           1.076     2.965    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X15Y57         FDCE                                         f  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.829     1.975    system_i/biquadFilter_CHA/biquadFilter_0/inst/clk_i
    SLICE_X15Y57         FDCE                                         r  system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X15Y57         FDCE (Remov_fdce_C_CLR)     -0.158     1.942    system_i/biquadFilter_CHA/biquadFilter_0/inst/FSM_onehot_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.230ns (10.099%)  route 2.048ns (89.901%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.815     1.856    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=3, routed)           0.651     2.552    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y29          LUT1 (Prop_lut1_I0_O)        0.044     2.596 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=2, routed)           0.581     3.177    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X16Y28         FDCE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.819     1.965    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X16Y28         FDCE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X16Y28         FDCE (Remov_fdce_C_CLR)     -0.141     1.949    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.232ns  (arrival time - required time)
  Source:                 system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 0.230ns (10.099%)  route 2.048ns (89.901%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        1.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1581, routed)        0.559     0.900    system_i/PS7/axi_cfg_register_0/inst/aclk
    SLICE_X15Y35         FDRE                                         r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/PS7/axi_cfg_register_0/inst/WORDS[0].BITS[1].FDRE_inst/Q
                         net (fo=2, routed)           0.815     1.856    system_i/biquadFilter_CHB/biquadFilter_0/inst/enable
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.901 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1/O
                         net (fo=3, routed)           0.651     2.552    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0
    SLICE_X4Y29          LUT1 (Prop_lut1_I0_O)        0.044     2.596 f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix/O
                         net (fo=2, routed)           0.581     3.177    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS[3]_i_1_n_0_hold_fix_1
    SLICE_X16Y28         FDPE                                         f  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=1698, routed)        0.819     1.965    system_i/biquadFilter_CHB/biquadFilter_0/inst/clk_i
    SLICE_X16Y28         FDPE                                         r  system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]/C
                         clock pessimism              0.000     1.965    
                         clock uncertainty            0.125     2.090    
    SLICE_X16Y28         FDPE (Remov_fdpe_C_PRE)     -0.145     1.945    system_i/biquadFilter_CHB/biquadFilter_0/inst/FSM_onehot_PS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  1.232    





