ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB334:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MX_GPIO_Init(void);
  55:Core/Src/main.c **** static void MX_ADC1_Init(void);
  56:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  57:Core/Src/main.c **** static void MX_TIM3_Init(void);
  58:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  63:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* USER CODE END 0 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /**
  68:Core/Src/main.c ****   * @brief  The application entry point.
  69:Core/Src/main.c ****   * @retval int
  70:Core/Src/main.c ****   */
  71:Core/Src/main.c **** int main(void)
  72:Core/Src/main.c **** {
  73:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* USER CODE END 1 */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  80:Core/Src/main.c ****   HAL_Init();
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE END Init */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Configure the system clock */
  87:Core/Src/main.c ****   SystemClock_Config();
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END SysInit */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Initialize all configured peripherals */
  94:Core/Src/main.c ****   MX_GPIO_Init();
  95:Core/Src/main.c ****   MX_ADC1_Init();
  96:Core/Src/main.c ****   MX_LPUART1_UART_Init();
  97:Core/Src/main.c ****   MX_TIM3_Init();
  98:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END 2 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Infinite loop */
 103:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 104:Core/Src/main.c ****   while (1)
 105:Core/Src/main.c ****   {
 106:Core/Src/main.c ****     /* USER CODE END WHILE */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief System Clock Configuration
 115:Core/Src/main.c ****   * @retval None
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** void SystemClock_Config(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 139:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****     Error_Handler();
 142:Core/Src/main.c ****   }
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 145:Core/Src/main.c ****   */
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 147:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 148:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 151:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 154:Core/Src/main.c ****   {
 155:Core/Src/main.c ****     Error_Handler();
 156:Core/Src/main.c ****   }
 157:Core/Src/main.c **** }
 158:Core/Src/main.c **** 
 159:Core/Src/main.c **** /**
 160:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 161:Core/Src/main.c ****   * @param None
 162:Core/Src/main.c ****   * @retval None
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c **** static void MX_ADC1_Init(void)
 165:Core/Src/main.c **** {
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 172:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /** Common config
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c ****   hadc1.Instance = ADC1;
 181:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 182:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 183:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 184:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 185:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 186:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 187:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 188:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 189:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 190:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 191:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 192:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 193:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 194:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 195:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 196:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /** Configure the ADC multi-mode
 202:Core/Src/main.c ****   */
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 5


 203:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 204:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 205:Core/Src/main.c ****   {
 206:Core/Src/main.c ****     Error_Handler();
 207:Core/Src/main.c ****   }
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /** Configure Regular Channel
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 212:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 213:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 214:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 215:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 216:Core/Src/main.c ****   sConfig.Offset = 0;
 217:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 218:Core/Src/main.c ****   {
 219:Core/Src/main.c ****     Error_Handler();
 220:Core/Src/main.c ****   }
 221:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 229:Core/Src/main.c ****   * @param None
 230:Core/Src/main.c ****   * @retval None
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 233:Core/Src/main.c **** {
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 240:Core/Src/main.c **** 
 241:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 242:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 243:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 244:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 245:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 246:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 247:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 248:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 249:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 250:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 251:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 252:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 6


 260:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 261:Core/Src/main.c ****   {
 262:Core/Src/main.c ****     Error_Handler();
 263:Core/Src/main.c ****   }
 264:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 265:Core/Src/main.c ****   {
 266:Core/Src/main.c ****     Error_Handler();
 267:Core/Src/main.c ****   }
 268:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c **** }
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** /**
 275:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 276:Core/Src/main.c ****   * @param None
 277:Core/Src/main.c ****   * @retval None
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c **** static void MX_TIM3_Init(void)
 280:Core/Src/main.c **** {
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 287:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 292:Core/Src/main.c ****   htim3.Instance = TIM3;
 293:Core/Src/main.c ****   htim3.Init.Prescaler = 170 - 1;
 294:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 295:Core/Src/main.c ****   htim3.Init.Period = 1000;
 296:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 297:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 298:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 303:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 304:Core/Src/main.c ****   {
 305:Core/Src/main.c ****     Error_Handler();
 306:Core/Src/main.c ****   }
 307:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 308:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 309:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 310:Core/Src/main.c ****   {
 311:Core/Src/main.c ****     Error_Handler();
 312:Core/Src/main.c ****   }
 313:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 316:Core/Src/main.c **** 
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 7


 317:Core/Src/main.c **** }
 318:Core/Src/main.c **** 
 319:Core/Src/main.c **** /**
 320:Core/Src/main.c ****   * @brief GPIO Initialization Function
 321:Core/Src/main.c ****   * @param None
 322:Core/Src/main.c ****   * @retval None
 323:Core/Src/main.c ****   */
 324:Core/Src/main.c **** static void MX_GPIO_Init(void)
 325:Core/Src/main.c **** {
  28              		.loc 1 325 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 4, -8
  35              		.cfi_offset 14, -4
  36 0002 8AB0     		sub	sp, sp, #40
  37              		.cfi_def_cfa_offset 48
 326:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  38              		.loc 1 326 3 view .LVU1
  39              		.loc 1 326 20 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0594     		str	r4, [sp, #20]
  42 0008 0694     		str	r4, [sp, #24]
  43 000a 0794     		str	r4, [sp, #28]
  44 000c 0894     		str	r4, [sp, #32]
  45 000e 0994     		str	r4, [sp, #36]
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 329:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 329 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 329 3 view .LVU4
  49              		.loc 1 329 3 view .LVU5
  50 0010 254B     		ldr	r3, .L3
  51 0012 DA6C     		ldr	r2, [r3, #76]
  52 0014 42F00402 		orr	r2, r2, #4
  53 0018 DA64     		str	r2, [r3, #76]
  54              		.loc 1 329 3 view .LVU6
  55 001a DA6C     		ldr	r2, [r3, #76]
  56 001c 02F00402 		and	r2, r2, #4
  57 0020 0192     		str	r2, [sp, #4]
  58              		.loc 1 329 3 view .LVU7
  59 0022 019A     		ldr	r2, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 329 3 view .LVU8
 330:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  62              		.loc 1 330 3 view .LVU9
  63              	.LBB5:
  64              		.loc 1 330 3 view .LVU10
  65              		.loc 1 330 3 view .LVU11
  66 0024 DA6C     		ldr	r2, [r3, #76]
  67 0026 42F02002 		orr	r2, r2, #32
  68 002a DA64     		str	r2, [r3, #76]
  69              		.loc 1 330 3 view .LVU12
  70 002c DA6C     		ldr	r2, [r3, #76]
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 8


  71 002e 02F02002 		and	r2, r2, #32
  72 0032 0292     		str	r2, [sp, #8]
  73              		.loc 1 330 3 view .LVU13
  74 0034 029A     		ldr	r2, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 330 3 view .LVU14
 331:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  77              		.loc 1 331 3 view .LVU15
  78              	.LBB6:
  79              		.loc 1 331 3 view .LVU16
  80              		.loc 1 331 3 view .LVU17
  81 0036 DA6C     		ldr	r2, [r3, #76]
  82 0038 42F00102 		orr	r2, r2, #1
  83 003c DA64     		str	r2, [r3, #76]
  84              		.loc 1 331 3 view .LVU18
  85 003e DA6C     		ldr	r2, [r3, #76]
  86 0040 02F00102 		and	r2, r2, #1
  87 0044 0392     		str	r2, [sp, #12]
  88              		.loc 1 331 3 view .LVU19
  89 0046 039A     		ldr	r2, [sp, #12]
  90              	.LBE6:
  91              		.loc 1 331 3 view .LVU20
 332:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  92              		.loc 1 332 3 view .LVU21
  93              	.LBB7:
  94              		.loc 1 332 3 view .LVU22
  95              		.loc 1 332 3 view .LVU23
  96 0048 DA6C     		ldr	r2, [r3, #76]
  97 004a 42F00202 		orr	r2, r2, #2
  98 004e DA64     		str	r2, [r3, #76]
  99              		.loc 1 332 3 view .LVU24
 100 0050 DB6C     		ldr	r3, [r3, #76]
 101 0052 03F00203 		and	r3, r3, #2
 102 0056 0493     		str	r3, [sp, #16]
 103              		.loc 1 332 3 view .LVU25
 104 0058 049B     		ldr	r3, [sp, #16]
 105              	.LBE7:
 106              		.loc 1 332 3 view .LVU26
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 335:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, UNVLTLD_Pin|OVLTLD_Pin, GPIO_PIN_RESET);
 107              		.loc 1 335 3 view .LVU27
 108 005a 2246     		mov	r2, r4
 109 005c 6021     		movs	r1, #96
 110 005e 4FF09040 		mov	r0, #1207959552
 111 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 112              	.LVL0:
 336:Core/Src/main.c **** 
 337:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 338:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 113              		.loc 1 338 3 view .LVU28
 114              		.loc 1 338 23 is_stmt 0 view .LVU29
 115 0066 4FF40053 		mov	r3, #8192
 116 006a 0593     		str	r3, [sp, #20]
 339:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 117              		.loc 1 339 3 is_stmt 1 view .LVU30
 118              		.loc 1 339 24 is_stmt 0 view .LVU31
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 9


 119 006c 4FF48813 		mov	r3, #1114112
 120 0070 0693     		str	r3, [sp, #24]
 340:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 121              		.loc 1 340 3 is_stmt 1 view .LVU32
 122              		.loc 1 340 24 is_stmt 0 view .LVU33
 123 0072 0794     		str	r4, [sp, #28]
 341:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 124              		.loc 1 341 3 is_stmt 1 view .LVU34
 125 0074 05A9     		add	r1, sp, #20
 126 0076 0D48     		ldr	r0, .L3+4
 127 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL1:
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /*Configure GPIO pins : UNVLTLD_Pin OVLTLD_Pin */
 344:Core/Src/main.c ****   GPIO_InitStruct.Pin = UNVLTLD_Pin|OVLTLD_Pin;
 129              		.loc 1 344 3 view .LVU35
 130              		.loc 1 344 23 is_stmt 0 view .LVU36
 131 007c 6023     		movs	r3, #96
 132 007e 0593     		str	r3, [sp, #20]
 345:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 133              		.loc 1 345 3 is_stmt 1 view .LVU37
 134              		.loc 1 345 24 is_stmt 0 view .LVU38
 135 0080 0123     		movs	r3, #1
 136 0082 0693     		str	r3, [sp, #24]
 346:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 137              		.loc 1 346 3 is_stmt 1 view .LVU39
 138              		.loc 1 346 24 is_stmt 0 view .LVU40
 139 0084 0794     		str	r4, [sp, #28]
 347:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 140              		.loc 1 347 3 is_stmt 1 view .LVU41
 141              		.loc 1 347 25 is_stmt 0 view .LVU42
 142 0086 0894     		str	r4, [sp, #32]
 348:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 143              		.loc 1 348 3 is_stmt 1 view .LVU43
 144 0088 05A9     		add	r1, sp, #20
 145 008a 4FF09040 		mov	r0, #1207959552
 146 008e FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL2:
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****   /* EXTI interrupt init*/
 351:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 148              		.loc 1 351 3 view .LVU44
 149 0092 2246     		mov	r2, r4
 150 0094 2146     		mov	r1, r4
 151 0096 2820     		movs	r0, #40
 152 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 153              	.LVL3:
 352:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 154              		.loc 1 352 3 view .LVU45
 155 009c 2820     		movs	r0, #40
 156 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 157              	.LVL4:
 353:Core/Src/main.c **** 
 354:Core/Src/main.c **** }
 158              		.loc 1 354 1 is_stmt 0 view .LVU46
 159 00a2 0AB0     		add	sp, sp, #40
 160              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 10


 161              		@ sp needed
 162 00a4 10BD     		pop	{r4, pc}
 163              	.L4:
 164 00a6 00BF     		.align	2
 165              	.L3:
 166 00a8 00100240 		.word	1073876992
 167 00ac 00080048 		.word	1207961600
 168              		.cfi_endproc
 169              	.LFE334:
 171              		.section	.text.Error_Handler,"ax",%progbits
 172              		.align	1
 173              		.global	Error_Handler
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	Error_Handler:
 179              	.LFB335:
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 357:Core/Src/main.c **** 
 358:Core/Src/main.c **** /* USER CODE END 4 */
 359:Core/Src/main.c **** 
 360:Core/Src/main.c **** /**
 361:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 362:Core/Src/main.c ****   * @retval None
 363:Core/Src/main.c ****   */
 364:Core/Src/main.c **** void Error_Handler(void)
 365:Core/Src/main.c **** {
 180              		.loc 1 365 1 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ Volatile: function does not return.
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 366:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 367:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 368:Core/Src/main.c ****   __disable_irq();
 186              		.loc 1 368 3 view .LVU48
 187              	.LBB8:
 188              	.LBI8:
 189              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 11


  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 12


  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 13


 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 14


 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 190              		.loc 2 207 27 view .LVU49
 191              	.LBB9:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 192              		.loc 2 209 3 view .LVU50
 193              		.syntax unified
 194              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 195 0000 72B6     		cpsid i
 196              	@ 0 "" 2
 197              		.thumb
 198              		.syntax unified
 199              	.L6:
 200              	.LBE9:
 201              	.LBE8:
 369:Core/Src/main.c ****   while (1)
 202              		.loc 1 369 3 discriminator 1 view .LVU51
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****   }
 203              		.loc 1 371 3 discriminator 1 view .LVU52
 369:Core/Src/main.c ****   while (1)
 204              		.loc 1 369 9 discriminator 1 view .LVU53
 205 0002 FEE7     		b	.L6
 206              		.cfi_endproc
 207              	.LFE335:
 209              		.section	.text.MX_ADC1_Init,"ax",%progbits
 210              		.align	1
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	MX_ADC1_Init:
 216              	.LFB331:
 165:Core/Src/main.c **** 
 217              		.loc 1 165 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 48
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 15


 222              		.cfi_def_cfa_offset 8
 223              		.cfi_offset 4, -8
 224              		.cfi_offset 14, -4
 225 0002 8CB0     		sub	sp, sp, #48
 226              		.cfi_def_cfa_offset 56
 171:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 227              		.loc 1 171 3 view .LVU55
 171:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 228              		.loc 1 171 24 is_stmt 0 view .LVU56
 229 0004 0024     		movs	r4, #0
 230 0006 0994     		str	r4, [sp, #36]
 231 0008 0A94     		str	r4, [sp, #40]
 232 000a 0B94     		str	r4, [sp, #44]
 172:Core/Src/main.c **** 
 233              		.loc 1 172 3 is_stmt 1 view .LVU57
 172:Core/Src/main.c **** 
 234              		.loc 1 172 26 is_stmt 0 view .LVU58
 235 000c 2022     		movs	r2, #32
 236 000e 2146     		mov	r1, r4
 237 0010 01A8     		add	r0, sp, #4
 238 0012 FFF7FEFF 		bl	memset
 239              	.LVL5:
 180:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 240              		.loc 1 180 3 is_stmt 1 view .LVU59
 180:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 241              		.loc 1 180 18 is_stmt 0 view .LVU60
 242 0016 1E48     		ldr	r0, .L15
 243 0018 4FF0A043 		mov	r3, #1342177280
 244 001c 0360     		str	r3, [r0]
 181:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 245              		.loc 1 181 3 is_stmt 1 view .LVU61
 181:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 246              		.loc 1 181 29 is_stmt 0 view .LVU62
 247 001e 4FF44033 		mov	r3, #196608
 248 0022 4360     		str	r3, [r0, #4]
 182:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 249              		.loc 1 182 3 is_stmt 1 view .LVU63
 182:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 250              		.loc 1 182 25 is_stmt 0 view .LVU64
 251 0024 8460     		str	r4, [r0, #8]
 183:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 252              		.loc 1 183 3 is_stmt 1 view .LVU65
 183:Core/Src/main.c ****   hadc1.Init.GainCompensation = 0;
 253              		.loc 1 183 24 is_stmt 0 view .LVU66
 254 0026 C460     		str	r4, [r0, #12]
 184:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 255              		.loc 1 184 3 is_stmt 1 view .LVU67
 184:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 256              		.loc 1 184 31 is_stmt 0 view .LVU68
 257 0028 0461     		str	r4, [r0, #16]
 185:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 258              		.loc 1 185 3 is_stmt 1 view .LVU69
 185:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 259              		.loc 1 185 27 is_stmt 0 view .LVU70
 260 002a 4461     		str	r4, [r0, #20]
 186:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 261              		.loc 1 186 3 is_stmt 1 view .LVU71
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 16


 186:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 262              		.loc 1 186 27 is_stmt 0 view .LVU72
 263 002c 0423     		movs	r3, #4
 264 002e 8361     		str	r3, [r0, #24]
 187:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 265              		.loc 1 187 3 is_stmt 1 view .LVU73
 187:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 266              		.loc 1 187 31 is_stmt 0 view .LVU74
 267 0030 0477     		strb	r4, [r0, #28]
 188:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 268              		.loc 1 188 3 is_stmt 1 view .LVU75
 188:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 269              		.loc 1 188 33 is_stmt 0 view .LVU76
 270 0032 4477     		strb	r4, [r0, #29]
 189:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 271              		.loc 1 189 3 is_stmt 1 view .LVU77
 189:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 272              		.loc 1 189 30 is_stmt 0 view .LVU78
 273 0034 0123     		movs	r3, #1
 274 0036 0362     		str	r3, [r0, #32]
 190:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 275              		.loc 1 190 3 is_stmt 1 view .LVU79
 190:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 276              		.loc 1 190 36 is_stmt 0 view .LVU80
 277 0038 80F82440 		strb	r4, [r0, #36]
 191:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 278              		.loc 1 191 3 is_stmt 1 view .LVU81
 191:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 279              		.loc 1 191 31 is_stmt 0 view .LVU82
 280 003c C462     		str	r4, [r0, #44]
 192:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 281              		.loc 1 192 3 is_stmt 1 view .LVU83
 192:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = DISABLE;
 282              		.loc 1 192 35 is_stmt 0 view .LVU84
 283 003e 0463     		str	r4, [r0, #48]
 193:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 284              		.loc 1 193 3 is_stmt 1 view .LVU85
 193:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 285              		.loc 1 193 36 is_stmt 0 view .LVU86
 286 0040 80F83840 		strb	r4, [r0, #56]
 194:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 287              		.loc 1 194 3 is_stmt 1 view .LVU87
 194:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 288              		.loc 1 194 22 is_stmt 0 view .LVU88
 289 0044 C463     		str	r4, [r0, #60]
 195:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 290              		.loc 1 195 3 is_stmt 1 view .LVU89
 195:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 291              		.loc 1 195 31 is_stmt 0 view .LVU90
 292 0046 80F84040 		strb	r4, [r0, #64]
 196:Core/Src/main.c ****   {
 293              		.loc 1 196 3 is_stmt 1 view .LVU91
 196:Core/Src/main.c ****   {
 294              		.loc 1 196 7 is_stmt 0 view .LVU92
 295 004a FFF7FEFF 		bl	HAL_ADC_Init
 296              	.LVL6:
 196:Core/Src/main.c ****   {
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 17


 297              		.loc 1 196 6 view .LVU93
 298 004e C8B9     		cbnz	r0, .L12
 203:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 299              		.loc 1 203 3 is_stmt 1 view .LVU94
 203:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 300              		.loc 1 203 18 is_stmt 0 view .LVU95
 301 0050 0023     		movs	r3, #0
 302 0052 0993     		str	r3, [sp, #36]
 204:Core/Src/main.c ****   {
 303              		.loc 1 204 3 is_stmt 1 view .LVU96
 204:Core/Src/main.c ****   {
 304              		.loc 1 204 7 is_stmt 0 view .LVU97
 305 0054 09A9     		add	r1, sp, #36
 306 0056 0E48     		ldr	r0, .L15
 307 0058 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 308              	.LVL7:
 204:Core/Src/main.c ****   {
 309              		.loc 1 204 6 view .LVU98
 310 005c A0B9     		cbnz	r0, .L13
 211:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 311              		.loc 1 211 3 is_stmt 1 view .LVU99
 211:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 312              		.loc 1 211 19 is_stmt 0 view .LVU100
 313 005e 0D4B     		ldr	r3, .L15+4
 314 0060 0193     		str	r3, [sp, #4]
 212:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 315              		.loc 1 212 3 is_stmt 1 view .LVU101
 212:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 316              		.loc 1 212 16 is_stmt 0 view .LVU102
 317 0062 0623     		movs	r3, #6
 318 0064 0293     		str	r3, [sp, #8]
 213:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 319              		.loc 1 213 3 is_stmt 1 view .LVU103
 213:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 320              		.loc 1 213 24 is_stmt 0 view .LVU104
 321 0066 0023     		movs	r3, #0
 322 0068 0393     		str	r3, [sp, #12]
 214:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 323              		.loc 1 214 3 is_stmt 1 view .LVU105
 214:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 324              		.loc 1 214 22 is_stmt 0 view .LVU106
 325 006a 7F22     		movs	r2, #127
 326 006c 0492     		str	r2, [sp, #16]
 215:Core/Src/main.c ****   sConfig.Offset = 0;
 327              		.loc 1 215 3 is_stmt 1 view .LVU107
 215:Core/Src/main.c ****   sConfig.Offset = 0;
 328              		.loc 1 215 24 is_stmt 0 view .LVU108
 329 006e 0422     		movs	r2, #4
 330 0070 0592     		str	r2, [sp, #20]
 216:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 331              		.loc 1 216 3 is_stmt 1 view .LVU109
 216:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 332              		.loc 1 216 18 is_stmt 0 view .LVU110
 333 0072 0693     		str	r3, [sp, #24]
 217:Core/Src/main.c ****   {
 334              		.loc 1 217 3 is_stmt 1 view .LVU111
 217:Core/Src/main.c ****   {
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 18


 335              		.loc 1 217 7 is_stmt 0 view .LVU112
 336 0074 0DEB0201 		add	r1, sp, r2
 337 0078 0548     		ldr	r0, .L15
 338 007a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 339              	.LVL8:
 217:Core/Src/main.c ****   {
 340              		.loc 1 217 6 view .LVU113
 341 007e 28B9     		cbnz	r0, .L14
 225:Core/Src/main.c **** 
 342              		.loc 1 225 1 view .LVU114
 343 0080 0CB0     		add	sp, sp, #48
 344              		.cfi_remember_state
 345              		.cfi_def_cfa_offset 8
 346              		@ sp needed
 347 0082 10BD     		pop	{r4, pc}
 348              	.L12:
 349              		.cfi_restore_state
 198:Core/Src/main.c ****   }
 350              		.loc 1 198 5 is_stmt 1 view .LVU115
 351 0084 FFF7FEFF 		bl	Error_Handler
 352              	.LVL9:
 353              	.L13:
 206:Core/Src/main.c ****   }
 354              		.loc 1 206 5 view .LVU116
 355 0088 FFF7FEFF 		bl	Error_Handler
 356              	.LVL10:
 357              	.L14:
 219:Core/Src/main.c ****   }
 358              		.loc 1 219 5 view .LVU117
 359 008c FFF7FEFF 		bl	Error_Handler
 360              	.LVL11:
 361              	.L16:
 362              		.align	2
 363              	.L15:
 364 0090 00000000 		.word	.LANCHOR0
 365 0094 02003004 		.word	70254594
 366              		.cfi_endproc
 367              	.LFE331:
 369              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 370              		.align	1
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 375              	MX_LPUART1_UART_Init:
 376              	.LFB332:
 233:Core/Src/main.c **** 
 377              		.loc 1 233 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 0
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381 0000 08B5     		push	{r3, lr}
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 3, -8
 384              		.cfi_offset 14, -4
 242:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 385              		.loc 1 242 3 view .LVU119
 242:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 19


 386              		.loc 1 242 21 is_stmt 0 view .LVU120
 387 0002 1548     		ldr	r0, .L27
 388 0004 154B     		ldr	r3, .L27+4
 389 0006 0360     		str	r3, [r0]
 243:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 390              		.loc 1 243 3 is_stmt 1 view .LVU121
 243:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 391              		.loc 1 243 26 is_stmt 0 view .LVU122
 392 0008 4FF4E133 		mov	r3, #115200
 393 000c 4360     		str	r3, [r0, #4]
 244:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 394              		.loc 1 244 3 is_stmt 1 view .LVU123
 244:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 395              		.loc 1 244 28 is_stmt 0 view .LVU124
 396 000e 0023     		movs	r3, #0
 397 0010 8360     		str	r3, [r0, #8]
 245:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 398              		.loc 1 245 3 is_stmt 1 view .LVU125
 245:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 399              		.loc 1 245 26 is_stmt 0 view .LVU126
 400 0012 C360     		str	r3, [r0, #12]
 246:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 401              		.loc 1 246 3 is_stmt 1 view .LVU127
 246:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 402              		.loc 1 246 24 is_stmt 0 view .LVU128
 403 0014 0361     		str	r3, [r0, #16]
 247:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 404              		.loc 1 247 3 is_stmt 1 view .LVU129
 247:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 405              		.loc 1 247 22 is_stmt 0 view .LVU130
 406 0016 0C22     		movs	r2, #12
 407 0018 4261     		str	r2, [r0, #20]
 248:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 408              		.loc 1 248 3 is_stmt 1 view .LVU131
 248:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 409              		.loc 1 248 27 is_stmt 0 view .LVU132
 410 001a 8361     		str	r3, [r0, #24]
 249:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 411              		.loc 1 249 3 is_stmt 1 view .LVU133
 249:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 412              		.loc 1 249 32 is_stmt 0 view .LVU134
 413 001c 0362     		str	r3, [r0, #32]
 250:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 414              		.loc 1 250 3 is_stmt 1 view .LVU135
 250:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 415              		.loc 1 250 32 is_stmt 0 view .LVU136
 416 001e 4362     		str	r3, [r0, #36]
 251:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 417              		.loc 1 251 3 is_stmt 1 view .LVU137
 251:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 418              		.loc 1 251 40 is_stmt 0 view .LVU138
 419 0020 8362     		str	r3, [r0, #40]
 252:Core/Src/main.c ****   {
 420              		.loc 1 252 3 is_stmt 1 view .LVU139
 252:Core/Src/main.c ****   {
 421              		.loc 1 252 7 is_stmt 0 view .LVU140
 422 0022 FFF7FEFF 		bl	HAL_UART_Init
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 20


 423              	.LVL12:
 252:Core/Src/main.c ****   {
 424              		.loc 1 252 6 view .LVU141
 425 0026 70B9     		cbnz	r0, .L23
 256:Core/Src/main.c ****   {
 426              		.loc 1 256 3 is_stmt 1 view .LVU142
 256:Core/Src/main.c ****   {
 427              		.loc 1 256 7 is_stmt 0 view .LVU143
 428 0028 0021     		movs	r1, #0
 429 002a 0B48     		ldr	r0, .L27
 430 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 431              	.LVL13:
 256:Core/Src/main.c ****   {
 432              		.loc 1 256 6 view .LVU144
 433 0030 58B9     		cbnz	r0, .L24
 260:Core/Src/main.c ****   {
 434              		.loc 1 260 3 is_stmt 1 view .LVU145
 260:Core/Src/main.c ****   {
 435              		.loc 1 260 7 is_stmt 0 view .LVU146
 436 0032 0021     		movs	r1, #0
 437 0034 0848     		ldr	r0, .L27
 438 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 439              	.LVL14:
 260:Core/Src/main.c ****   {
 440              		.loc 1 260 6 view .LVU147
 441 003a 40B9     		cbnz	r0, .L25
 264:Core/Src/main.c ****   {
 442              		.loc 1 264 3 is_stmt 1 view .LVU148
 264:Core/Src/main.c ****   {
 443              		.loc 1 264 7 is_stmt 0 view .LVU149
 444 003c 0648     		ldr	r0, .L27
 445 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 446              	.LVL15:
 264:Core/Src/main.c ****   {
 447              		.loc 1 264 6 view .LVU150
 448 0042 30B9     		cbnz	r0, .L26
 272:Core/Src/main.c **** 
 449              		.loc 1 272 1 view .LVU151
 450 0044 08BD     		pop	{r3, pc}
 451              	.L23:
 254:Core/Src/main.c ****   }
 452              		.loc 1 254 5 is_stmt 1 view .LVU152
 453 0046 FFF7FEFF 		bl	Error_Handler
 454              	.LVL16:
 455              	.L24:
 258:Core/Src/main.c ****   }
 456              		.loc 1 258 5 view .LVU153
 457 004a FFF7FEFF 		bl	Error_Handler
 458              	.LVL17:
 459              	.L25:
 262:Core/Src/main.c ****   }
 460              		.loc 1 262 5 view .LVU154
 461 004e FFF7FEFF 		bl	Error_Handler
 462              	.LVL18:
 463              	.L26:
 266:Core/Src/main.c ****   }
 464              		.loc 1 266 5 view .LVU155
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 21


 465 0052 FFF7FEFF 		bl	Error_Handler
 466              	.LVL19:
 467              	.L28:
 468 0056 00BF     		.align	2
 469              	.L27:
 470 0058 00000000 		.word	.LANCHOR1
 471 005c 00800040 		.word	1073774592
 472              		.cfi_endproc
 473              	.LFE332:
 475              		.section	.text.MX_TIM3_Init,"ax",%progbits
 476              		.align	1
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	MX_TIM3_Init:
 482              	.LFB333:
 280:Core/Src/main.c **** 
 483              		.loc 1 280 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 32
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487 0000 00B5     		push	{lr}
 488              		.cfi_def_cfa_offset 4
 489              		.cfi_offset 14, -4
 490 0002 89B0     		sub	sp, sp, #36
 491              		.cfi_def_cfa_offset 40
 286:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 492              		.loc 1 286 3 view .LVU157
 286:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 493              		.loc 1 286 26 is_stmt 0 view .LVU158
 494 0004 0023     		movs	r3, #0
 495 0006 0493     		str	r3, [sp, #16]
 496 0008 0593     		str	r3, [sp, #20]
 497 000a 0693     		str	r3, [sp, #24]
 498 000c 0793     		str	r3, [sp, #28]
 287:Core/Src/main.c **** 
 499              		.loc 1 287 3 is_stmt 1 view .LVU159
 287:Core/Src/main.c **** 
 500              		.loc 1 287 27 is_stmt 0 view .LVU160
 501 000e 0193     		str	r3, [sp, #4]
 502 0010 0293     		str	r3, [sp, #8]
 503 0012 0393     		str	r3, [sp, #12]
 292:Core/Src/main.c ****   htim3.Init.Prescaler = 170 - 1;
 504              		.loc 1 292 3 is_stmt 1 view .LVU161
 292:Core/Src/main.c ****   htim3.Init.Prescaler = 170 - 1;
 505              		.loc 1 292 18 is_stmt 0 view .LVU162
 506 0014 1348     		ldr	r0, .L37
 507 0016 144A     		ldr	r2, .L37+4
 508 0018 0260     		str	r2, [r0]
 293:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 509              		.loc 1 293 3 is_stmt 1 view .LVU163
 293:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 510              		.loc 1 293 24 is_stmt 0 view .LVU164
 511 001a A922     		movs	r2, #169
 512 001c 4260     		str	r2, [r0, #4]
 294:Core/Src/main.c ****   htim3.Init.Period = 1000;
 513              		.loc 1 294 3 is_stmt 1 view .LVU165
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 22


 294:Core/Src/main.c ****   htim3.Init.Period = 1000;
 514              		.loc 1 294 26 is_stmt 0 view .LVU166
 515 001e 8360     		str	r3, [r0, #8]
 295:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 516              		.loc 1 295 3 is_stmt 1 view .LVU167
 295:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 517              		.loc 1 295 21 is_stmt 0 view .LVU168
 518 0020 4FF47A72 		mov	r2, #1000
 519 0024 C260     		str	r2, [r0, #12]
 296:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 520              		.loc 1 296 3 is_stmt 1 view .LVU169
 296:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 521              		.loc 1 296 28 is_stmt 0 view .LVU170
 522 0026 0361     		str	r3, [r0, #16]
 297:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 523              		.loc 1 297 3 is_stmt 1 view .LVU171
 297:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 524              		.loc 1 297 32 is_stmt 0 view .LVU172
 525 0028 8361     		str	r3, [r0, #24]
 298:Core/Src/main.c ****   {
 526              		.loc 1 298 3 is_stmt 1 view .LVU173
 298:Core/Src/main.c ****   {
 527              		.loc 1 298 7 is_stmt 0 view .LVU174
 528 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 529              	.LVL20:
 298:Core/Src/main.c ****   {
 530              		.loc 1 298 6 view .LVU175
 531 002e 90B9     		cbnz	r0, .L34
 302:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 532              		.loc 1 302 3 is_stmt 1 view .LVU176
 302:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 533              		.loc 1 302 34 is_stmt 0 view .LVU177
 534 0030 4FF48053 		mov	r3, #4096
 535 0034 0493     		str	r3, [sp, #16]
 303:Core/Src/main.c ****   {
 536              		.loc 1 303 3 is_stmt 1 view .LVU178
 303:Core/Src/main.c ****   {
 537              		.loc 1 303 7 is_stmt 0 view .LVU179
 538 0036 04A9     		add	r1, sp, #16
 539 0038 0A48     		ldr	r0, .L37
 540 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 541              	.LVL21:
 303:Core/Src/main.c ****   {
 542              		.loc 1 303 6 view .LVU180
 543 003e 60B9     		cbnz	r0, .L35
 307:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 544              		.loc 1 307 3 is_stmt 1 view .LVU181
 307:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 545              		.loc 1 307 37 is_stmt 0 view .LVU182
 546 0040 0023     		movs	r3, #0
 547 0042 0193     		str	r3, [sp, #4]
 308:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 548              		.loc 1 308 3 is_stmt 1 view .LVU183
 308:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 549              		.loc 1 308 33 is_stmt 0 view .LVU184
 550 0044 0393     		str	r3, [sp, #12]
 309:Core/Src/main.c ****   {
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 23


 551              		.loc 1 309 3 is_stmt 1 view .LVU185
 309:Core/Src/main.c ****   {
 552              		.loc 1 309 7 is_stmt 0 view .LVU186
 553 0046 01A9     		add	r1, sp, #4
 554 0048 0648     		ldr	r0, .L37
 555 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 556              	.LVL22:
 309:Core/Src/main.c ****   {
 557              		.loc 1 309 6 view .LVU187
 558 004e 30B9     		cbnz	r0, .L36
 317:Core/Src/main.c **** 
 559              		.loc 1 317 1 view .LVU188
 560 0050 09B0     		add	sp, sp, #36
 561              		.cfi_remember_state
 562              		.cfi_def_cfa_offset 4
 563              		@ sp needed
 564 0052 5DF804FB 		ldr	pc, [sp], #4
 565              	.L34:
 566              		.cfi_restore_state
 300:Core/Src/main.c ****   }
 567              		.loc 1 300 5 is_stmt 1 view .LVU189
 568 0056 FFF7FEFF 		bl	Error_Handler
 569              	.LVL23:
 570              	.L35:
 305:Core/Src/main.c ****   }
 571              		.loc 1 305 5 view .LVU190
 572 005a FFF7FEFF 		bl	Error_Handler
 573              	.LVL24:
 574              	.L36:
 311:Core/Src/main.c ****   }
 575              		.loc 1 311 5 view .LVU191
 576 005e FFF7FEFF 		bl	Error_Handler
 577              	.LVL25:
 578              	.L38:
 579 0062 00BF     		.align	2
 580              	.L37:
 581 0064 00000000 		.word	.LANCHOR2
 582 0068 00040040 		.word	1073742848
 583              		.cfi_endproc
 584              	.LFE333:
 586              		.section	.text.SystemClock_Config,"ax",%progbits
 587              		.align	1
 588              		.global	SystemClock_Config
 589              		.syntax unified
 590              		.thumb
 591              		.thumb_func
 593              	SystemClock_Config:
 594              	.LFB330:
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 595              		.loc 1 118 1 view -0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 80
 598              		@ frame_needed = 0, uses_anonymous_args = 0
 599 0000 00B5     		push	{lr}
 600              		.cfi_def_cfa_offset 4
 601              		.cfi_offset 14, -4
 602 0002 95B0     		sub	sp, sp, #84
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 24


 603              		.cfi_def_cfa_offset 88
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 604              		.loc 1 119 3 view .LVU193
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 605              		.loc 1 119 22 is_stmt 0 view .LVU194
 606 0004 3822     		movs	r2, #56
 607 0006 0021     		movs	r1, #0
 608 0008 06A8     		add	r0, sp, #24
 609 000a FFF7FEFF 		bl	memset
 610              	.LVL26:
 120:Core/Src/main.c **** 
 611              		.loc 1 120 3 is_stmt 1 view .LVU195
 120:Core/Src/main.c **** 
 612              		.loc 1 120 22 is_stmt 0 view .LVU196
 613 000e 0020     		movs	r0, #0
 614 0010 0190     		str	r0, [sp, #4]
 615 0012 0290     		str	r0, [sp, #8]
 616 0014 0390     		str	r0, [sp, #12]
 617 0016 0490     		str	r0, [sp, #16]
 618 0018 0590     		str	r0, [sp, #20]
 124:Core/Src/main.c **** 
 619              		.loc 1 124 3 is_stmt 1 view .LVU197
 620 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 621              	.LVL27:
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 622              		.loc 1 129 3 view .LVU198
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 623              		.loc 1 129 36 is_stmt 0 view .LVU199
 624 001e 0223     		movs	r3, #2
 625 0020 0693     		str	r3, [sp, #24]
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 626              		.loc 1 130 3 is_stmt 1 view .LVU200
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 627              		.loc 1 130 30 is_stmt 0 view .LVU201
 628 0022 4FF48072 		mov	r2, #256
 629 0026 0992     		str	r2, [sp, #36]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 630              		.loc 1 131 3 is_stmt 1 view .LVU202
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 631              		.loc 1 131 41 is_stmt 0 view .LVU203
 632 0028 4022     		movs	r2, #64
 633 002a 0A92     		str	r2, [sp, #40]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 634              		.loc 1 132 3 is_stmt 1 view .LVU204
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 635              		.loc 1 132 34 is_stmt 0 view .LVU205
 636 002c 0D93     		str	r3, [sp, #52]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 637              		.loc 1 133 3 is_stmt 1 view .LVU206
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 638              		.loc 1 133 35 is_stmt 0 view .LVU207
 639 002e 0E93     		str	r3, [sp, #56]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 640              		.loc 1 134 3 is_stmt 1 view .LVU208
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 85;
 641              		.loc 1 134 30 is_stmt 0 view .LVU209
 642 0030 0422     		movs	r2, #4
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 25


 643 0032 0F92     		str	r2, [sp, #60]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 644              		.loc 1 135 3 is_stmt 1 view .LVU210
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 645              		.loc 1 135 30 is_stmt 0 view .LVU211
 646 0034 5522     		movs	r2, #85
 647 0036 1092     		str	r2, [sp, #64]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 648              		.loc 1 136 3 is_stmt 1 view .LVU212
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 649              		.loc 1 136 30 is_stmt 0 view .LVU213
 650 0038 1193     		str	r3, [sp, #68]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 651              		.loc 1 137 3 is_stmt 1 view .LVU214
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 652              		.loc 1 137 30 is_stmt 0 view .LVU215
 653 003a 1293     		str	r3, [sp, #72]
 138:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 654              		.loc 1 138 3 is_stmt 1 view .LVU216
 138:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 655              		.loc 1 138 30 is_stmt 0 view .LVU217
 656 003c 1393     		str	r3, [sp, #76]
 139:Core/Src/main.c ****   {
 657              		.loc 1 139 3 is_stmt 1 view .LVU218
 139:Core/Src/main.c ****   {
 658              		.loc 1 139 7 is_stmt 0 view .LVU219
 659 003e 06A8     		add	r0, sp, #24
 660 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 661              	.LVL28:
 139:Core/Src/main.c ****   {
 662              		.loc 1 139 6 view .LVU220
 663 0044 80B9     		cbnz	r0, .L43
 146:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 664              		.loc 1 146 3 is_stmt 1 view .LVU221
 146:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 665              		.loc 1 146 31 is_stmt 0 view .LVU222
 666 0046 0F23     		movs	r3, #15
 667 0048 0193     		str	r3, [sp, #4]
 148:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 668              		.loc 1 148 3 is_stmt 1 view .LVU223
 148:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 669              		.loc 1 148 34 is_stmt 0 view .LVU224
 670 004a 0323     		movs	r3, #3
 671 004c 0293     		str	r3, [sp, #8]
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 672              		.loc 1 149 3 is_stmt 1 view .LVU225
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 673              		.loc 1 149 35 is_stmt 0 view .LVU226
 674 004e 0023     		movs	r3, #0
 675 0050 0393     		str	r3, [sp, #12]
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 676              		.loc 1 150 3 is_stmt 1 view .LVU227
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 677              		.loc 1 150 36 is_stmt 0 view .LVU228
 678 0052 0493     		str	r3, [sp, #16]
 151:Core/Src/main.c **** 
 679              		.loc 1 151 3 is_stmt 1 view .LVU229
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 26


 151:Core/Src/main.c **** 
 680              		.loc 1 151 36 is_stmt 0 view .LVU230
 681 0054 0593     		str	r3, [sp, #20]
 153:Core/Src/main.c ****   {
 682              		.loc 1 153 3 is_stmt 1 view .LVU231
 153:Core/Src/main.c ****   {
 683              		.loc 1 153 7 is_stmt 0 view .LVU232
 684 0056 0421     		movs	r1, #4
 685 0058 0DEB0100 		add	r0, sp, r1
 686 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 687              	.LVL29:
 153:Core/Src/main.c ****   {
 688              		.loc 1 153 6 view .LVU233
 689 0060 20B9     		cbnz	r0, .L44
 157:Core/Src/main.c **** 
 690              		.loc 1 157 1 view .LVU234
 691 0062 15B0     		add	sp, sp, #84
 692              		.cfi_remember_state
 693              		.cfi_def_cfa_offset 4
 694              		@ sp needed
 695 0064 5DF804FB 		ldr	pc, [sp], #4
 696              	.L43:
 697              		.cfi_restore_state
 141:Core/Src/main.c ****   }
 698              		.loc 1 141 5 is_stmt 1 view .LVU235
 699 0068 FFF7FEFF 		bl	Error_Handler
 700              	.LVL30:
 701              	.L44:
 155:Core/Src/main.c ****   }
 702              		.loc 1 155 5 view .LVU236
 703 006c FFF7FEFF 		bl	Error_Handler
 704              	.LVL31:
 705              		.cfi_endproc
 706              	.LFE330:
 708              		.section	.text.main,"ax",%progbits
 709              		.align	1
 710              		.global	main
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 715              	main:
 716              	.LFB329:
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 717              		.loc 1 72 1 view -0
 718              		.cfi_startproc
 719              		@ Volatile: function does not return.
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722 0000 08B5     		push	{r3, lr}
 723              		.cfi_def_cfa_offset 8
 724              		.cfi_offset 3, -8
 725              		.cfi_offset 14, -4
  80:Core/Src/main.c **** 
 726              		.loc 1 80 3 view .LVU238
 727 0002 FFF7FEFF 		bl	HAL_Init
 728              	.LVL32:
  87:Core/Src/main.c **** 
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 27


 729              		.loc 1 87 3 view .LVU239
 730 0006 FFF7FEFF 		bl	SystemClock_Config
 731              	.LVL33:
  94:Core/Src/main.c ****   MX_ADC1_Init();
 732              		.loc 1 94 3 view .LVU240
 733 000a FFF7FEFF 		bl	MX_GPIO_Init
 734              	.LVL34:
  95:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 735              		.loc 1 95 3 view .LVU241
 736 000e FFF7FEFF 		bl	MX_ADC1_Init
 737              	.LVL35:
  96:Core/Src/main.c ****   MX_TIM3_Init();
 738              		.loc 1 96 3 view .LVU242
 739 0012 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 740              	.LVL36:
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 741              		.loc 1 97 3 view .LVU243
 742 0016 FFF7FEFF 		bl	MX_TIM3_Init
 743              	.LVL37:
 744              	.L46:
 104:Core/Src/main.c ****   {
 745              		.loc 1 104 3 discriminator 1 view .LVU244
 109:Core/Src/main.c ****   /* USER CODE END 3 */
 746              		.loc 1 109 3 discriminator 1 view .LVU245
 104:Core/Src/main.c ****   {
 747              		.loc 1 104 9 discriminator 1 view .LVU246
 748 001a FEE7     		b	.L46
 749              		.cfi_endproc
 750              	.LFE329:
 752              		.global	htim3
 753              		.global	hlpuart1
 754              		.global	hadc1
 755              		.section	.bss.hadc1,"aw",%nobits
 756              		.align	2
 757              		.set	.LANCHOR0,. + 0
 760              	hadc1:
 761 0000 00000000 		.space	108
 761      00000000 
 761      00000000 
 761      00000000 
 761      00000000 
 762              		.section	.bss.hlpuart1,"aw",%nobits
 763              		.align	2
 764              		.set	.LANCHOR1,. + 0
 767              	hlpuart1:
 768 0000 00000000 		.space	144
 768      00000000 
 768      00000000 
 768      00000000 
 768      00000000 
 769              		.section	.bss.htim3,"aw",%nobits
 770              		.align	2
 771              		.set	.LANCHOR2,. + 0
 774              	htim3:
 775 0000 00000000 		.space	76
 775      00000000 
 775      00000000 
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 28


 775      00000000 
 775      00000000 
 776              		.text
 777              	.Letext0:
 778              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 779              		.file 4 "/Users/dimitri/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 780              		.file 5 "/Users/dimitri/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@
 781              		.file 6 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 782              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 783              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_rcc.h"
 784              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 785              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 786              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc.h"
 787              		.file 12 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_adc_ex.h"
 788              		.file 13 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 789              		.file 14 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart.h"
 790              		.file 15 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_pwr_ex.h"
 791              		.file 16 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 792              		.file 17 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_uart_ex.h"
 793              		.file 18 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 794              		.file 19 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal.h"
 795              		.file 20 "<built-in>"
ARM GAS  /var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s 			page 29


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:166    .text.MX_GPIO_Init:00000000000000a8 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:172    .text.Error_Handler:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:178    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:210    .text.MX_ADC1_Init:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:215    .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:364    .text.MX_ADC1_Init:0000000000000090 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:370    .text.MX_LPUART1_UART_Init:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:375    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:470    .text.MX_LPUART1_UART_Init:0000000000000058 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:476    .text.MX_TIM3_Init:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:481    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:581    .text.MX_TIM3_Init:0000000000000064 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:587    .text.SystemClock_Config:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:593    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:709    .text.main:0000000000000000 $t
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:715    .text.main:0000000000000000 main
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:774    .bss.htim3:0000000000000000 htim3
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:767    .bss.hlpuart1:0000000000000000 hlpuart1
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:760    .bss.hadc1:0000000000000000 hadc1
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:756    .bss.hadc1:0000000000000000 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:763    .bss.hlpuart1:0000000000000000 $d
/var/folders/sm/m4gt7y79287_rzkqxz0w0s_c0000gn/T//cc9HkkhW.s:770    .bss.htim3:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
