{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484547278965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484547278981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 15 22:14:38 2017 " "Processing started: Sun Jan 15 22:14:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484547278981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484547278981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EPT_10M04_AF_S2_Top -c EPT_10M04_AF_S2_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484547278982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1484547280031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1484547280031 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EPT_10M04_AF_S2_Top.v(194) " "Verilog HDL information at EPT_10M04_AF_S2_Top.v(194): always construct contains both blocking and non-blocking assignments" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 194 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1484547302157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jolly/code_fpga/ept_10m04_af_blinky/src/ept_10m04_af_s2_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /jolly/code_fpga/ept_10m04_af_blinky/src/ept_10m04_af_s2_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPT_10M04_AF_S2_Top " "Found entity 1: EPT_10M04_AF_S2_Top" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484547302160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484547302160 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_reset EPT_10M04_AF_S2_Top.v(108) " "Verilog HDL Implicit Net warning at EPT_10M04_AF_S2_Top.v(108): created implicit net for \"led_reset\"" {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484547302161 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "trigger_in_byte EPT_10M04_AF_S2_Top.v(230) " "Verilog HDL error at EPT_10M04_AF_S2_Top.v(230): object \"trigger_in_byte\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 230 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1484547302161 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "control_register EPT_10M04_AF_S2_Top.v(234) " "Verilog HDL error at EPT_10M04_AF_S2_Top.v(234): object \"control_register\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 234 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1484547302161 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "random_number EPT_10M04_AF_S2_Top.v(309) " "Verilog HDL error at EPT_10M04_AF_S2_Top.v(309): object \"random_number\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 309 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1484547302162 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "control_register EPT_10M04_AF_S2_Top.v(310) " "Verilog HDL error at EPT_10M04_AF_S2_Top.v(310): object \"control_register\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 310 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1484547302162 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "control_register EPT_10M04_AF_S2_Top.v(325) " "Verilog HDL error at EPT_10M04_AF_S2_Top.v(325): object \"control_register\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../src/EPT_10M04_AF_S2_Top.v" "" { Text "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/src/EPT_10M04_AF_S2_Top.v" 325 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1484547302162 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/output_files/EPT_10M04_AF_S2_Top.map.smsg " "Generated suppressed messages file C:/Jolly/Code_FPGA/EPT_10M04_AF_Blinky/EPT_10M04_AF_S2_Top/output_files/EPT_10M04_AF_S2_Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484547302211 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484547302353 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 15 22:15:02 2017 " "Processing ended: Sun Jan 15 22:15:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484547302353 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484547302353 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484547302353 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484547302353 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484547303111 ""}
