# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# File: D:\xrg\EXP33\exp33.csv
# Generated on: Tue May 03 14:40:31 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
altera_reserved_tck,Input,,,,PIN_16,,,,,
altera_reserved_tdi,Input,,,,PIN_15,,,,,
altera_reserved_tdo,Output,,,,PIN_20,,,,,
altera_reserved_tms,Input,,,,PIN_18,,,,,
ax_v[15],Output,,,,PIN_1,,,,,
ax_v[14],Output,,,,PIN_10,,,,,
ax_v[13],Output,,,,PIN_42,,,,,
ax_v[12],Output,,,,PIN_53,,,,,
ax_v[11],Output,,,,PIN_126,,,,,
ax_v[10],Output,,,,PIN_132,,,,,
ax_v[9],Output,,,,PIN_52,,,,,
ax_v[8],Output,,,,PIN_58,,,,,
ax_v[7],Output,,,,PIN_31,,,,,
ax_v[6],Output,,,,PIN_60,,,,,
ax_v[5],Output,,,,PIN_55,,,,,
ax_v[4],Output,,,,PIN_38,,,,,
ax_v[3],Output,,,,PIN_124,,,,,
ax_v[2],Output,,,,PIN_2,,,,,
ax_v[1],Output,,,,PIN_30,,,,,
ax_v[0],Output,,,,PIN_28,,,,,
CLK,Input,PIN_91,6,B6_N0,PIN_91,,,,,
cx_v[15],Output,PIN_80,5,B5_N0,PIN_80,,,,,
cx_v[14],Output,PIN_85,5,B5_N0,PIN_85,,,,,
cx_v[13],Output,PIN_73,5,B5_N0,PIN_73,,,,,
cx_v[12],Output,PIN_76,5,B5_N0,PIN_76,,,,,
cx_v[11],Output,PIN_71,4,B4_N0,PIN_71,,,,,
cx_v[10],Output,PIN_72,4,B4_N0,PIN_72,,,,,
cx_v[9],Output,PIN_68,4,B4_N0,PIN_68,,,,,
cx_v[8],Output,PIN_69,4,B4_N0,PIN_69,,,,,
cx_v[7],Output,PIN_54,4,B4_N0,PIN_54,,,,,
cx_v[6],Output,PIN_59,4,B4_N0,PIN_59,,,,,
cx_v[5],Output,PIN_50,3,B3_N0,PIN_50,,,,,
cx_v[4],Output,PIN_51,3,B3_N0,PIN_51,,,,,
cx_v[3],Output,PIN_46,3,B3_N0,PIN_46,,,,,
cx_v[2],Output,PIN_49,3,B3_N0,PIN_49,,,,,
cx_v[1],Output,PIN_43,3,B3_N0,PIN_43,,,,,
cx_v[0],Output,PIN_44,3,B3_N0,PIN_44,,,,,
IMM_v[15],Output,,,,PIN_121,,,,,
IMM_v[14],Output,,,,PIN_86,,,,,
IMM_v[13],Output,,,,PIN_64,,,,,
IMM_v[12],Output,,,,PIN_67,,,,,
IMM_v[11],Output,,,,PIN_111,,,,,
IMM_v[10],Output,,,,PIN_112,,,,,
IMM_v[9],Output,,,,PIN_33,,,,,
IMM_v[8],Output,,,,PIN_106,,,,,
IMM_v[7],Output,,,,PIN_39,,,,,
IMM_v[6],Output,,,,PIN_34,,,,,
IMM_v[5],Output,,,,PIN_75,,,,,
IMM_v[4],Output,,,,PIN_133,,,,,
IMM_v[3],Output,,,,PIN_74,,,,,
IMM_v[2],Output,,,,PIN_129,,,,,
IMM_v[1],Output,,,,PIN_32,,,,,
IMM_v[0],Output,,,,PIN_7,,,,,
MAR_v[7],Output,,,,PIN_84,,,,,
MAR_v[6],Output,,,,PIN_66,,,,,
MAR_v[5],Output,,,,PIN_83,,,,,
MAR_v[4],Output,,,,PIN_127,,,,,
MAR_v[3],Output,,,,PIN_65,,,,,
MAR_v[2],Output,,,,PIN_119,,,,,
MAR_v[1],Output,,,,PIN_77,,,,,
MAR_v[0],Output,,,,PIN_110,,,,,
PC_v[15],Output,,,,PIN_87,,,,,
PC_v[14],Output,,,,PIN_11,,,,,
PC_v[13],Output,,,,PIN_115,,,,,
PC_v[12],Output,,,,PIN_99,,,,,
PC_v[11],Output,,,,PIN_103,,,,,
PC_v[10],Output,,,,PIN_104,,,,,
PC_v[9],Output,,,,PIN_98,,,,,
PC_v[8],Output,,,,PIN_3,,,,,
PC_v[7],Output,PIN_125,7,B7_N0,PIN_125,,,,,
PC_v[6],Output,PIN_128,8,B8_N0,PIN_128,,,,,
PC_v[5],Output,PIN_114,7,B7_N0,PIN_114,,,,,
PC_v[4],Output,PIN_120,7,B7_N0,PIN_120,,,,,
PC_v[3],Output,PIN_105,6,B6_N0,PIN_105,,,,,
PC_v[2],Output,PIN_113,7,B7_N0,PIN_113,,,,,
PC_v[1],Output,PIN_100,6,B6_N0,PIN_100,,,,,
PC_v[0],Output,PIN_101,6,B6_N0,PIN_101,,,,,
upc[7],Output,PIN_144,8,B8_N0,PIN_144,,,,,
upc[6],Output,PIN_143,8,B8_N0,PIN_143,,,,,
upc[5],Output,PIN_142,8,B8_N0,PIN_142,,,,,
upc[4],Output,PIN_141,8,B8_N0,PIN_141,,,,,
upc[3],Output,PIN_138,8,B8_N0,PIN_138,,,,,
upc[2],Output,PIN_137,8,B8_N0,PIN_137,,,,,
upc[1],Output,PIN_136,8,B8_N0,PIN_136,,,,,
upc[0],Output,PIN_135,8,B8_N0,PIN_135,,,,,
