#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 11 10:54:01 2023
# Process ID: 10992
# Current directory: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1
# Command line: vivado.exe -log Microblaze_xz_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Microblaze_xz_wrapper.tcl -notrace
# Log file: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1/Microblaze_xz_wrapper.vdi
# Journal file: C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Microblaze_xz_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.ip_user_files'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 369.852 ; gain = 59.082
Command: link_design -top Microblaze_xz_wrapper -part xc7vx690tffg1927-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.dcp' for cell 'U1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.dcp' for cell 'U2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.dcp' for cell 'U4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_AXI4_ADI_SPI_15_8BIT_0_0/Microblaze_xz_AXI4_ADI_SPI_15_8BIT_0_0.dcp' for cell 'U3/Driver_9649'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0/Microblaze_xz_AXI4_ADI_SPI_7_8BIT_0_0.dcp' for cell 'U3/Driver_9781'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0.dcp' for cell 'U3/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0.dcp' for cell 'U3/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_mdm_1_1/Microblaze_xz_mdm_1_1.dcp' for cell 'U3/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_microblaze_0_0/Microblaze_xz_microblaze_0_0.dcp' for cell 'U3/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0.dcp' for cell 'U3/rst_Clk_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_xbar_0/Microblaze_xz_xbar_0.dcp' for cell 'U3/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_dlmb_bram_if_cntlr_1/Microblaze_xz_dlmb_bram_if_cntlr_1.dcp' for cell 'U3/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_dlmb_v10_1/Microblaze_xz_dlmb_v10_1.dcp' for cell 'U3/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_ilmb_bram_if_cntlr_1/Microblaze_xz_ilmb_bram_if_cntlr_1.dcp' for cell 'U3/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_ilmb_v10_1/Microblaze_xz_ilmb_v10_1.dcp' for cell 'U3/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_lmb_bram_1/Microblaze_xz_lmb_bram_1.dcp' for cell 'U3/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 310 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx690tffg1927-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3215]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3216]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3217]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[0]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3218]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[10]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3315]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[10]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3316]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[10]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3317]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[10]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3318]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[11]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3325]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[11]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3326]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[11]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3327]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[11]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3328]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[12]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3335]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[12]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3336]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[12]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3337]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[12]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3338]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[13]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3345]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[13]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3346]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[13]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3347]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[13]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3348]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[14]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3355]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[14]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3356]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[14]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3357]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[14]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3358]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[15]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3365]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[15]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3366]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[15]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3367]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[15]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3368]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[1]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3225]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[1]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3226]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[1]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3227]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[1]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3228]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[2]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3235]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[2]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3236]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[2]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3237]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[2]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3238]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[3]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3245]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[3]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3246]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[3]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3247]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[3]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3248]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[4]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3255]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[4]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3256]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[4]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3257]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[4]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3258]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[5]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3265]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[5]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3266]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[5]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3267]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[5]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3268]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[6]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3275]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[6]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3276]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[6]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3277]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[6]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3278]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[7]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3285]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[7]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3286]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[7]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3287]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[7]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3288]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[8]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3295]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[8]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3296]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[8]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3297]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[8]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3298]
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'U4/user_rd_data[9]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3305]
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'U4/user_rd_data[9]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3306]
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'U4/user_rd_data[9]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3307]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U4/user_rd_data[9]' is not directly connected to top level port. Synthesis is ignored for c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf but preserved for implementation. [c:/Users/86183/Desktop/Microblaze_xzjddy/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0/ASYNC_EMIF_SLAVE_0.edf:3308]
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_microblaze_0_0/Microblaze_xz_microblaze_0_0.xdc] for cell 'U3/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_microblaze_0_0/Microblaze_xz_microblaze_0_0.xdc] for cell 'U3/microblaze_0/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0_board.xdc] for cell 'U3/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0_board.xdc] for cell 'U3/axi_gpio_0/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0.xdc] for cell 'U3/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_0_0/Microblaze_xz_axi_gpio_0_0.xdc] for cell 'U3/axi_gpio_0/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0_board.xdc] for cell 'U3/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0_board.xdc] for cell 'U3/axi_gpio_1/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0.xdc] for cell 'U3/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_axi_gpio_1_0/Microblaze_xz_axi_gpio_1_0.xdc] for cell 'U3/axi_gpio_1/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_mdm_1_1/Microblaze_xz_mdm_1_1.xdc] for cell 'U3/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_mdm_1_1/Microblaze_xz_mdm_1_1.xdc:50]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1758.984 ; gain = 793.086
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_mdm_1_1/Microblaze_xz_mdm_1_1.xdc] for cell 'U3/mdm_1/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0_board.xdc] for cell 'U3/rst_Clk_100M/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0_board.xdc] for cell 'U3/rst_Clk_100M/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0.xdc] for cell 'U3/rst_Clk_100M/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_rst_Clk_100M_0/Microblaze_xz_rst_Clk_100M_0.xdc] for cell 'U3/rst_Clk_100M/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_dlmb_v10_1/Microblaze_xz_dlmb_v10_1.xdc] for cell 'U3/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_dlmb_v10_1/Microblaze_xz_dlmb_v10_1.xdc] for cell 'U3/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_ilmb_v10_1/Microblaze_xz_ilmb_v10_1.xdc] for cell 'U3/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_ilmb_v10_1/Microblaze_xz_ilmb_v10_1.xdc] for cell 'U3/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'U1/inst'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0_board.xdc] for cell 'U1/inst'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'U1/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_0_1/clk_wiz_0.xdc] for cell 'U1/inst'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'U2/inst'
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'U2/inst'
Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xdc] for cell 'U2/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xdc:57]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.161290 which will be rounded to 0.161 to ensure it is an integer multiple of 1 picosecond [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xdc:57]
Finished Parsing XDC File [c:/Users/86183/Desktop/Microblaze_xzjddy/clk_wiz_1/clk_wiz_1.xdc] for cell 'U2/inst'
Parsing XDC File [C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/constrs_1/new/Top.xdc]
Finished Parsing XDC File [C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/constrs_1/new/Top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Microblaze_xz_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.srcs/sources_1/bd/Microblaze_xz/ip/Microblaze_xz_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 112 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

31 Infos, 65 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 1759.902 ; gain = 1390.051
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sdio_0 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sdio_1 expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.885 . Memory (MB): peak = 1759.902 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 201e0da3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1772.664 ; gain = 12.762

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c2a0a9ff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.611 . Memory (MB): peak = 1772.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a2878cd6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.854 . Memory (MB): peak = 1772.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 14 cells and removed 62 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e2667830

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 678 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e2667830

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.664 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 208b64e59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 208b64e59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.664 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1772.664 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 208b64e59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1772.664 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.511 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 11f341f30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1962.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11f341f30

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1962.352 ; gain = 189.688

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 171173cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.657 . Memory (MB): peak = 1962.352 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 171173cb6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1962.352 ; gain = 202.449
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1/Microblaze_xz_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Microblaze_xz_wrapper_drc_opted.rpt -pb Microblaze_xz_wrapper_drc_opted.pb -rpx Microblaze_xz_wrapper_drc_opted.rpx
Command: report_drc -file Microblaze_xz_wrapper_drc_opted.rpt -pb Microblaze_xz_wrapper_drc_opted.pb -rpx Microblaze_xz_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1/Microblaze_xz_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sdio_0 expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port sdio_1 expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1962.352 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15c917d55

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14cad3b91

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22d27aac2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22d27aac2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1962.352 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22d27aac2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 174cb56a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1962.352 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2a884d7f9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1962.352 ; gain = 0.000
Phase 2 Global Placement | Checksum: 292402133

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 292402133

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ea5fbf69

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 190593c2f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 161b67955

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2610ee761

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cf28b467

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cf28b467

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.352 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1cf28b467

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19e6c5a14

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19e6c5a14

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.530. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c6773e54

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1962.352 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c6773e54

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c6773e54

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c6773e54

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1962.352 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f5817369

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1962.352 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f5817369

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1962.352 ; gain = 0.000
Ending Placer Task | Checksum: 2a95dab8

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.474 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1/Microblaze_xz_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Microblaze_xz_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Microblaze_xz_wrapper_utilization_placed.rpt -pb Microblaze_xz_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.685 . Memory (MB): peak = 1962.352 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Microblaze_xz_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1962.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1f6c5d5c ConstDB: 0 ShapeSum: b297d5c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a4c2c81a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:07 . Memory (MB): peak = 2334.285 ; gain = 371.934
Post Restoration Checksum: NetGraph: 8069eb27 NumContArr: 2458dcf3 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a4c2c81a

Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 2334.285 ; gain = 371.934

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a4c2c81a

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2339.109 ; gain = 376.758

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a4c2c81a

Time (s): cpu = 00:01:35 ; elapsed = 00:01:08 . Memory (MB): peak = 2339.109 ; gain = 376.758
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1903954dd

Time (s): cpu = 00:01:38 ; elapsed = 00:01:11 . Memory (MB): peak = 2376.715 ; gain = 414.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.562  | TNS=0.000  | WHS=-0.376 | THS=-198.381|

Phase 2 Router Initialization | Checksum: 18ead6f5a

Time (s): cpu = 00:01:38 ; elapsed = 00:01:11 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1be4b7f01

Time (s): cpu = 00:01:41 ; elapsed = 00:01:12 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 382
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.724  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12114e192

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 2376.715 ; gain = 414.363
Phase 4 Rip-up And Reroute | Checksum: 12114e192

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12114e192

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12114e192

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 2376.715 ; gain = 414.363
Phase 5 Delay and Skew Optimization | Checksum: 12114e192

Time (s): cpu = 00:01:43 ; elapsed = 00:01:13 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f1b55b7f

Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 2376.715 ; gain = 414.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.876  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f1b55b7f

Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 2376.715 ; gain = 414.363
Phase 6 Post Hold Fix | Checksum: 1f1b55b7f

Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0883678 %
  Global Horizontal Routing Utilization  = 0.115996 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15ec8769a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15ec8769a

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ec869a8b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2376.715 ; gain = 414.363

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.876  | TNS=0.000  | WHS=0.071  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ec869a8b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2376.715 ; gain = 414.363
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2376.715 ; gain = 414.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:16 . Memory (MB): peak = 2376.715 ; gain = 414.363
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.646 . Memory (MB): peak = 2376.715 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1/Microblaze_xz_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Microblaze_xz_wrapper_drc_routed.rpt -pb Microblaze_xz_wrapper_drc_routed.pb -rpx Microblaze_xz_wrapper_drc_routed.rpx
Command: report_drc -file Microblaze_xz_wrapper_drc_routed.rpt -pb Microblaze_xz_wrapper_drc_routed.pb -rpx Microblaze_xz_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1/Microblaze_xz_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Microblaze_xz_wrapper_methodology_drc_routed.rpt -pb Microblaze_xz_wrapper_methodology_drc_routed.pb -rpx Microblaze_xz_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Microblaze_xz_wrapper_methodology_drc_routed.rpt -pb Microblaze_xz_wrapper_methodology_drc_routed.pb -rpx Microblaze_xz_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/86183/Desktop/Microblaze_xzjddy/Microblaze_xz_1.4/Microblaze_xz/Microblaze_xz.runs/impl_1/Microblaze_xz_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Microblaze_xz_wrapper_power_routed.rpt -pb Microblaze_xz_wrapper_power_summary_routed.pb -rpx Microblaze_xz_wrapper_power_routed.rpx
Command: report_power -file Microblaze_xz_wrapper_power_routed.rpt -pb Microblaze_xz_wrapper_power_summary_routed.pb -rpx Microblaze_xz_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
106 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2376.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file Microblaze_xz_wrapper_route_status.rpt -pb Microblaze_xz_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Microblaze_xz_wrapper_timing_summary_routed.rpt -pb Microblaze_xz_wrapper_timing_summary_routed.pb -rpx Microblaze_xz_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Microblaze_xz_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Microblaze_xz_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2376.715 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Microblaze_xz_wrapper_bus_skew_routed.rpt -pb Microblaze_xz_wrapper_bus_skew_routed.pb -rpx Microblaze_xz_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 11 10:57:45 2023...
