Cadence Genus(TM) Synthesis Solution.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 16.12-s027_1, built Wed Oct 05 2016
Options: -legacy_ui 
Date:    Sat Jun 15 15:55:29 2019
Host:    lab513-pc1 (x86_64 w/Linux 3.10.0-693.21.1.el7.x86_64) (4cores*4cpus*Intel(R) Core(TM) i5-4690 CPU @ 3.50GHz 6144KB) (7885488KB)
OS:      Scientific Linux release 7.4 (Nitrogen)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (7 seconds elapsed).

WARNING: This version of the tool is 983 days old.
legacy_genus:/> source setup.tcl
Sourcing './setup.tcl' (Sat Jun 15 15:56:40 +0200 2019)...
  Setting attribute of root '/': 'init_lib_search_path' = /home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Front_End/Liberty/NLDM /home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef
  Setting attribute of root '/': 'init_hdl_search_path' = /home/student/DYPLOM/dyrdol/magisterka/genus//RTL

  Message Summary for Library NangateOpenCellLibrary_typical.lib:
  ***************************************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'NangateOpenCellLibrary_typical.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
  Setting attribute of root '/': 'library' =  
NangateOpenCellLibrary_typical.lib  
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via9_0' has no resistance value.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND2_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND3_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AND4_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'ANTENNA_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI211_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI211_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI211_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI21_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI21_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI21_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI221_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI221_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI221_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI222_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI222_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI222_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI22_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI22_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'AOI22_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'BUF_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'BUF_X16' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'BUF_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'BUF_X32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'BUF_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'BUF_X8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKBUF_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKBUF_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKBUF_X3' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKGATETST_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKGATETST_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKGATETST_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKGATETST_X8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKGATE_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKGATE_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKGATE_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'CLKGATE_X8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFRS_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFRS_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFR_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFR_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFS_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFFS_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFF_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DFF_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DLH_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DLH_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DLL_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'DLL_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FA_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FILLCELL_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FILLCELL_X16' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FILLCELL_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FILLCELL_X32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FILLCELL_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'FILLCELL_X8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'HA_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INV_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INV_X16' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INV_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INV_X32' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INV_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'INV_X8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'LOGIC0_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'LOGIC1_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX2_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'MUX2_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND2_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND3_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND4_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND4_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NAND4_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR2_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR3_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR4_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR4_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'NOR4_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI211_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI211_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI211_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI21_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI21_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI21_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI221_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI221_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI221_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI222_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI222_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI222_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI22_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI22_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI22_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OAI33_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR2_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR3_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'OR4_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFRS_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFRS_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFR_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFR_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFS_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFFS_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFF_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'SDFF_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'TBUF_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'TBUF_X16' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'TBUF_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'TBUF_X4' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'TBUF_X8' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'TINV_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'TLAT_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XNOR2_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XNOR2_X2' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR2_X1' defined before, the previous macro will be overridden.
Warning : Macro already defined before, the previous macro will be overridden. [PHYS-107]
        : Macro 'XOR2_X2' defined before, the previous macro will be overridden.
Warning : MASTERSLICE layer found after ROUTING or CUT layer. [PHYS-120]
        : MASTERSLICE layer 'poly' is defined after ROUTING layer 'metal10'.
        : Masterslice layers are typically polysilicon layers. You must define layers in process order from bottom to top. Correct the layer order in the LEF file.
Warning : MASTERSLICE layer found after ROUTING or CUT layer. [PHYS-120]
        : MASTERSLICE layer 'active' is defined after ROUTING layer 'metal10'.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal1' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal2' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal3' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal4' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal5' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal6' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal7' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal8' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal9' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Warning : Routing layers are defined in previous LEF file already. [PHYS-109]
        : Routing layers are defined already, this layer 'metal10' in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via9_0' has no resistance value.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'FreePDK45_38x28_10R_NP_162NW_34O' read already, this site in file '/home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
  Setting attribute of root '/': 'lef_library' = /home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.lef /home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.macro.lef /home/student/DYPLOM/dyrdol/magisterka/genus//NangateOpenCellLibrary/Back_End/lef/NangateOpenCellLibrary.tech.lef
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> read_hdl elevator.v
legacy_genus:/> elaborate elevator
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'elevator' from file '/home/student/DYPLOM/dyrdol/magisterka/genus/RTL/elevator.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'elevator' with default parameters value.
Warning : Accessed non-constant signal during asynchronous set or reset operation. [CDFG2G-608]
        : Variable 'saved_state' in file '/home/student/DYPLOM/dyrdol/magisterka/genus/RTL/elevator.v' on line 106, column 6.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'elevator'.
Info: Checking for source rtl...
Info: Check completed for source rtl...
/designs/elevator
legacy_genus:/> set clock [define_clock -period ${myPeriod_ms} -name ${myClk} [clock_ports]]set clock [define_clock -period ${myPeriod_ms} -name ${myClk} [clock_ports]]
Warning : Replacing existing clock definition. [TIM-101]
        : The clock name is 'clock'
        : A new clock has been defined with the same name as an existing clock.
wrong # args: should be "set varName ?newValue?"
legacy_genus:/> check_design -unresolved
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'elevator'

No empty modules in design 'elevator'

  Done Checking the design.
legacy_genus:/> report timing -lint
============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Jun 15 2019  03:58:19 pm
  Module:                 elevator
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/elevator/instances_hier/buttons_inst/instances_seq/active_out_down_levels_reg[1]/pins_in/ena
/designs/elevator/instances_hier/buttons_inst/instances_seq/active_out_down_levels_reg[2]/pins_in/ena
/designs/elevator/instances_hier/buttons_inst/instances_seq/active_out_down_levels_reg[3]/pins_in/ena
  ... 11 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

/designs/elevator/ports_in/an_reset
/designs/elevator/ports_in/bell
/designs/elevator/ports_in/btn_down_out[1]
  ... 30 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

/designs/elevator/ports_out/bell_out
/designs/elevator/ports_out/direction
/designs/elevator/ports_out/door[0]
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/elevator/ports_in/an_reset
/designs/elevator/ports_in/bell
/designs/elevator/ports_in/btn_down_out[1]
  ... 30 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/elevator/ports_out/bell_out
/designs/elevator/ports_out/direction
/designs/elevator/ports_out/door[0]
  ... 7 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    14
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                          33
 Outputs without clocked external delays                         10
 Inputs without external driver/transition                       33
 Outputs without external load                                   10
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:        100

legacy_genus:/> synthesize -to_mapped
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         1.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         1.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         1.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'elevator' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 24 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If message is truncated set message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'elevator' using 'medium' effort.
Info    : Grouping carry-save logic. [RTLOPT-19]
        : Grouping carry-save logic in 'elevator' using 'medium' effort and no timing models.
Info    : Accepted carry-save configuration. [RTLOPT-20]
        : Accepted configuration 1 of 1 in module 'elevator'.
Info    : Done grouping carry-save logic. [RTLOPT-23]
        : Used configuration 1, resulting in 1 carry-save group in module 'elevator'.
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'elevator'.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'elevator' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'elevator' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'saved_state_reg[4]'. The constant is '0'.
        : The instance attribute 'optimize_constant_feedback_seq' controls this optimization. The value used to replace the flop can be set by the root attribute 'optimize_seq_x_to'. The assigned constant might conflict with the simulation and/or verification setup.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'saved_state_reg[4]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 sequential instances.
  Setting attribute of root '/': 'super_thread_servers' = localhost localhost localhost localhost   
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack:  -483 ps
Target path end-point (Pin: saved_state_reg[1]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 3644     -515  state_reg[0]/CK -->
                                             saved_state_reg[1]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default              -483     -516        1 

 
Global incremental target info
==============================
Cost Group 'default' target slack:  -516 ps
Target path end-point (Pin: saved_state_reg[1]/D (DFF_X1/D))

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                3189     -512 
                                    buttons_inst/active_in_levels_reg[4]/CK -->
                                      saved_state_reg[1]/D

    Cost Group            Target    Slack    Clock
--------------------------------------------------
       default              -516     -512        1 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'elevator'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'elevator' using 'medium' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  3189     -512    -27703         0        0
            Path: buttons_inst/active_in_levels_reg[4]/CK -->
                    saved_state_reg[1]/D
 const_prop                 3188     -512    -27685         0        0
            Path: buttons_inst/active_in_levels_reg[4]/CK -->
                    saved_state_reg[1]/D
 simp_cc_inputs             3184     -512    -27637         0        0
            Path: buttons_inst/active_in_levels_reg[4]/CK -->
                    saved_state_reg[1]/D
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 3184     -512    -27637         0        0
            Path: buttons_inst/active_in_levels_reg[4]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3233     -493    -27583         0        0
            Path: state_reg[1]/CK --> i_engine_reg[1]/D
 incr_delay                 3254     -488    -27584         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3335     -485    -27734         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3364     -484    -27852         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3366     -483    -27854         0        0
            Path: buttons_inst/active_in_levels_reg[4]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3391     -482    -27907         0        0
            Path: buttons_inst/active_in_levels_reg[5]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3422     -479    -27977         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK --> counter_reg[10]/D
 incr_delay                 3467     -478    -28309         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3499     -476    -28343         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3500     -476    -28322         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK --> counter_reg[4]/D
 incr_delay                 3508     -476    -28326         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3509     -475    -28303         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       537  (      111 /      114 )  0.31
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st       261  (        0 /        0 )  0.00
          plc_st       261  (        0 /        0 )  0.00
        plc_star       261  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st       261  (        0 /        0 )  0.00
            fopt       261  (        0 /        0 )  0.00
       crit_dnsz       364  (       11 /       12 )  0.19
             dup       266  (        1 /        1 )  0.02
            fopt       396  (       49 /       62 )  0.26
        setup_dn       257  (        0 /        0 )  0.00
         buf2inv       257  (        0 /        0 )  0.00
             exp        39  (       10 /       30 )  0.04
       gate_deco       115  (        2 /        2 )  0.43
       gcomp_tim       202  (        4 /        5 )  0.41
  inv_pair_2_buf       366  (        0 /        0 )  0.00

 init_drc                   3509     -475    -28303         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   3509     -475    -28303         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 incr_tns                   3503     -473    -27492         0        0
            Path: buttons_inst/active_in_levels_reg[1]/CK -->
                    saved_state_reg[1]/D
 incr_tns                   3503     -473    -27492         0        0
            Path: buttons_inst/active_in_levels_reg[1]/CK -->
                    saved_state_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       690  (       94 /      127 )  0.43
       plc_lo_st       596  (        0 /        0 )  0.00
            fopt       596  (        0 /        0 )  0.01
       crit_dnsz       485  (       73 /      130 )  0.30
             dup       523  (        1 /        1 )  0.03
        setup_dn       522  (        3 /        3 )  0.01
         buf2inv       519  (        0 /        0 )  0.00

 init_area                  3503     -473    -27492         0        0
            Path: buttons_inst/active_in_levels_reg[1]/CK -->
                    saved_state_reg[1]/D
 rem_buf                    3490     -473    -27418         0        0
            Path: buttons_inst/active_in_levels_reg[1]/CK -->
                    saved_state_reg[1]/D
 rem_inv                    3398     -473    -27061         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 merge_bi                   3365     -473    -27048         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 merge_bi                   3364     -473    -27045         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 io_phase                   3355     -473    -27005         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 gate_comp                  3345     -473    -27005         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 glob_area                  3345     -473    -27007         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 area_down                  3338     -473    -26998         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 rem_buf                    3334     -473    -26998         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 rem_inv                    3326     -473    -26999         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 merge_bi                   3321     -473    -26991         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        0 /        0 )  0.00
         rem_buf        17  (        7 /       12 )  0.02
         rem_inv       160  (       61 /       92 )  0.17
        merge_bi        78  (       27 /       57 )  0.10
      rem_inv_qb        11  (        0 /        0 )  0.01
        io_phase        23  (        6 /        6 )  0.02
       gate_comp       133  (        5 /       14 )  0.27
       gcomp_mog         0  (        0 /        0 )  0.05
       glob_area        24  (        2 /       24 )  0.12
       area_down        88  (       10 /       29 )  0.20
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        10  (        2 /        6 )  0.01
         rem_inv        79  (        6 /       18 )  0.08
        merge_bi        46  (        4 /       24 )  0.06
      rem_inv_qb        11  (        0 /        0 )  0.01

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 3321     -473    -26991         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3326     -472    -26991         0        0
            Path: state_reg[1]/CK --> saved_state_reg[1]/D
 incr_delay                 3362     -472    -27280         0        0
            Path: buttons_inst/active_in_levels_reg[4]/CK -->
                    saved_state_reg[1]/D
 incr_delay                 3372     -470    -27288         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       132  (        9 /       11 )  0.09
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        81  (        0 /        0 )  0.00
          plc_st        81  (        0 /        0 )  0.00
        plc_star        81  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        81  (        0 /        0 )  0.00
            fopt        81  (        0 /        0 )  0.00
       crit_dnsz        86  (        0 /        0 )  0.04
             dup        81  (        0 /        0 )  0.01
            fopt       114  (       10 /       13 )  0.06
        setup_dn        80  (        0 /        0 )  0.00
         buf2inv        80  (        0 /        0 )  0.00
             exp         6  (        2 /        5 )  0.01
       gate_deco        27  (        0 /        0 )  0.11
       gcomp_tim        78  (        2 /        3 )  0.15
  inv_pair_2_buf        94  (        0 /        0 )  0.00

 init_drc                   3372     -470    -27288         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  3372     -470    -27288         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 rem_buf                    3371     -470    -27151         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 rem_inv                    3343     -470    -26963         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 merge_bi                   3330     -470    -26939         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 io_phase                   3326     -470    -26928         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 gate_comp                  3321     -470    -26931         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D
 area_down                  3316     -470    -26929         0        0
            Path: buttons_inst/active_in_levels_reg[2]/CK -->
                    saved_state_reg[1]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         3  (        0 /        0 )  0.00
         rem_buf         6  (        1 /        4 )  0.01
         rem_inv        90  (       18 /       27 )  0.09
        merge_bi        55  (       11 /       40 )  0.08
      rem_inv_qb        11  (        0 /        0 )  0.01
        io_phase        21  (        2 /        2 )  0.02
       gate_comp       128  (        2 /       15 )  0.27
       gcomp_mog         0  (        0 /        0 )  0.05
       glob_area        24  (        0 /       24 )  0.12
       area_down        84  (        4 /       20 )  0.20
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'elevator'.
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> set runname RTL 
RTL
legacy_genus:/> set basename elevator
elevator
legacy_genus:/> report timing > ${basename}_${runname}_timing.rep
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'elevator'.
        : Use 'report timing -lint' for more information.
legacy_genus:/> report gates > ${basename}_${runname}_cell.rep
legacy_genus:/> report power > ${basename}_${runname}_power.repreport power > ${basename}_${runname}_power.rep
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'design|subdesign|instance|net|pin|clock' named '>' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.

Usage: report power [-verbose] [-flat] [-hier] [-full_instance_names] [-nworst <integer>] [-depth <integer>] [-sort <string>]
           [-detail] [-rtl_cross_reference] [-clock_tree] [-width <float>] [-height <float>] [-mode <mode>]
           [-power_mode <power_mode>] [-tcf_summary] [<design|subdesign|instance|net|pin|clock>+] [> file]

    [-verbose]:
        show more detail power information 
    [-flat]:
        descend recursively and print info about libcells 
    [-hier]:
        display info only about hierarchical instances 
    [-full_instance_names]:
        display the full hierarchical paths of instances 
    [-nworst <integer>]:
        print only top N cells when -flat is given 
    [-depth <integer>]:
        number of levels of recursion for flat and hier 
    [-sort <string>]:
        sort key. See docs for valid sort keys. 
    [-detail]:
        detailed RTL power cross-referencing 
    [-rtl_cross_reference]:
        RTL power cross-referencing 
    [-clock_tree]:
        report clock tree power 
    [-width <float>]:
        estimated chip width in micron for clock power estimation 
    [-height <float>]:
        estimated chip height in micron for clock power estimation 
    [-mode <mode>]:
        report power by mode 
    [-power_mode <power_mode>]:
        report power by power_mode 
    [-tcf_summary]:
        display info about nets TCF summary 
    [<design|subdesign|instance|net|pin|clock>+]:
        list of clock/pin/hnet/instance/module/design 
Failed on report power
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> 
legacy_genus:/> report power > ${basename}_${runname}_power.rep
legacy_genus:/> write_hdl -mapped > ${basename}_${runname}.v
legacy_genus:/> gui_show
Normal exit.