# TCL File Generated by Component Editor 18.1
# Tue May 04 22:42:25 IST 2021
# DO NOT MODIFY


# 
# util_axis_upscale_v2_0 "util_axis_upscale_v2_0" v2.0
#  2021.05.04.22:42:25
# Upscaler
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1
source ../scripts/adi_env.tcl
source ../scripts/adi_ip_intel.tcl


# 
# module util_axis_upscale_v2_0
# 
set_module_property DESCRIPTION "Upscaler"
set_module_property NAME util_axis_upscale_v2_0
set_module_property VERSION 2.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Analog Devices"
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME util_axis_upscale_v2_0
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset quartus_synth QUARTUS_SYNTH "" "Quartus Synthesis"
set_fileset_property QUARTUS_SYNTH TOP_LEVEL util_axis_upscale_2
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file util_axis_upscale_2.v VERILOG PATH util_axis_upscale_2.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter NUM_OF_CHANNELS INTEGER 4
set_parameter_property NUM_OF_CHANNELS DEFAULT_VALUE 4
set_parameter_property NUM_OF_CHANNELS DISPLAY_NAME NUM_OF_CHANNELS
set_parameter_property NUM_OF_CHANNELS TYPE INTEGER
set_parameter_property NUM_OF_CHANNELS UNITS None
set_parameter_property NUM_OF_CHANNELS HDL_PARAMETER true
add_parameter DATA_WIDTH INTEGER 24
set_parameter_property DATA_WIDTH DEFAULT_VALUE 24
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter UDATA_WIDTH INTEGER 32
set_parameter_property UDATA_WIDTH DEFAULT_VALUE 32
set_parameter_property UDATA_WIDTH DISPLAY_NAME UDATA_WIDTH
set_parameter_property UDATA_WIDTH TYPE INTEGER
set_parameter_property UDATA_WIDTH UNITS None
set_parameter_property UDATA_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clk
# 
add_interface clk clock end
set_interface_property clk clockRate 0
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clk clk Input 1


# 
# connection point resetn
# 
add_interface resetn reset end
set_interface_property resetn associatedClock clk
set_interface_property resetn synchronousEdges DEASSERT
set_interface_property resetn ENABLED true
set_interface_property resetn EXPORT_OF ""
set_interface_property resetn PORT_NAME_MAP ""
set_interface_property resetn CMSIS_SVD_VARIABLES ""
set_interface_property resetn SVD_ADDRESS_GROUP ""

add_interface_port resetn resetn reset_n Input 1


# 
# connection point dfmt_enable
# 
add_interface dfmt_enable conduit end
set_interface_property dfmt_enable associatedClock clk
set_interface_property dfmt_enable associatedReset ""
set_interface_property dfmt_enable ENABLED true
set_interface_property dfmt_enable EXPORT_OF ""
set_interface_property dfmt_enable PORT_NAME_MAP ""
set_interface_property dfmt_enable CMSIS_SVD_VARIABLES ""
set_interface_property dfmt_enable SVD_ADDRESS_GROUP ""

add_interface_port dfmt_enable dfmt_enable dfmt_enable Input 1


# 
# connection point dfmt_se
# 
add_interface dfmt_se conduit end
set_interface_property dfmt_se associatedClock clk
set_interface_property dfmt_se associatedReset ""
set_interface_property dfmt_se ENABLED true
set_interface_property dfmt_se EXPORT_OF ""
set_interface_property dfmt_se PORT_NAME_MAP ""
set_interface_property dfmt_se CMSIS_SVD_VARIABLES ""
set_interface_property dfmt_se SVD_ADDRESS_GROUP ""

add_interface_port dfmt_se dfmt_se dfmt_se Input 1


# 
# connection point dfmt_type
# 
add_interface dfmt_type conduit end
set_interface_property dfmt_type associatedClock clk
set_interface_property dfmt_type associatedReset ""
set_interface_property dfmt_type ENABLED true
set_interface_property dfmt_type EXPORT_OF ""
set_interface_property dfmt_type PORT_NAME_MAP ""
set_interface_property dfmt_type CMSIS_SVD_VARIABLES ""
set_interface_property dfmt_type SVD_ADDRESS_GROUP ""

add_interface_port dfmt_type dfmt_type dfmt_type Input 1


# 
# connection point m_axis
# 
add_interface m_axis axi4stream start
set_interface_property m_axis associatedClock clk
set_interface_property m_axis associatedReset resetn
set_interface_property m_axis ENABLED true
set_interface_property m_axis EXPORT_OF ""
set_interface_property m_axis PORT_NAME_MAP ""
set_interface_property m_axis CMSIS_SVD_VARIABLES ""
set_interface_property m_axis SVD_ADDRESS_GROUP ""

add_interface_port m_axis m_axis_data tdata Output "(NUM_OF_CHANNELS*UDATA_WIDTH)"
add_interface_port m_axis m_axis_ready tready Input 1
add_interface_port m_axis m_axis_valid tvalid Output 1


# 
# connection point s_axis
# 
add_interface s_axis conduit end
set_interface_property s_axis associatedClock clk
set_interface_property s_axis associatedReset resetn
set_interface_property s_axis ENABLED true
set_interface_property s_axis EXPORT_OF ""
set_interface_property s_axis PORT_NAME_MAP ""
set_interface_property s_axis CMSIS_SVD_VARIABLES ""
set_interface_property s_axis SVD_ADDRESS_GROUP ""

add_interface_port s_axis s_axis_valid valid Input 1
add_interface_port s_axis s_axis_ready ready Output 1
add_interface_port s_axis s_axis_data data Input "(NUM_OF_CHANNELS*DATA_WIDTH)"

