C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/c_gate_bit_v12_0_6
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap c_gate_bit_v12_0_6 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/c_gate_bit_v12_0_6
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom  -93 -work c_gate_bit_v12_0_6 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/c_gate_bit_v12_0_6/.cxl.vhdl.c_gate_bit_v12_0_6.c_gate_bit_v12_0_6.nt64.cmf
