0.6
2019.1
Sep  4 2019
09:57:52
C:/wrk/ETH_ToE_Github/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/AESL_axi_slave_HLS_MACC_PERIPH_BUS.v,1570855372,systemVerilog,,,,AESL_axi_slave_HLS_MACC_PERIPH_BUS,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/wrk/ETH_ToE_Github/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/hls_macc.autotb.v,1570855372,systemVerilog,,,,apatb_hls_macc_top,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/wrk/ETH_ToE_Github/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/hls_macc.v,1570855328,systemVerilog,,,,hls_macc,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/wrk/ETH_ToE_Github/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/hls_macc_HLS_MACC_PERIPH_BUS_s_axi.v,1570855328,systemVerilog,,,,hls_macc_HLS_MACC_PERIPH_BUS_s_axi,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/wrk/ETH_ToE_Github/ug871-design-files/Using_IP_with_Zynq/lab1/hls_macc/vhls_prj/solution1/sim/verilog/hls_macc_mul_32s_bkb.v,1570855329,systemVerilog,,,,hls_macc_mul_32s_bkb;hls_macc_mul_32s_bkb_MulnS_0,C:/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
