v 20000704
B 300 300 1800 7200 3
T 300 8200 5 10 0 0 0 0
device=CIA
T 300 8400 5 10 0 0 0 0
class=IC
T 300 8000 2 10 1 1 0 0
uref=U?
T 1865 7550 3 10 1 0 0 0
6526
P 300 6900 0 6900 1
{
T 32 6950 5 8 1 1 0 0
pin1=38
T 375 6850 3 8 1 0 0 0
A0
}
P 300 6600 0 6600 1
{
T 40 6650 5 8 1 1 0 0
pin2=37
T 375 6550 3 8 1 0 0 0
A1
}
P 300 6300 0 6300 1
{
T 24 6350 5 8 1 1 0 0
pin3=36
T 375 6250 3 8 1 0 0 0
A2
}
P 300 6000 0 6000 1
{
T 40 6050 5 8 1 1 0 0
pin4=35
T 375 5950 3 8 1 0 0 0
A3
}
P 300 5400 0 5400 1
{
T 40 5450 5 8 1 1 0 0
pin5=33
T 375 5350 3 8 1 0 0 0
D0
}
P 300 5100 0 5100 1
{
T 16 5150 5 8 1 1 0 0
pin6=32
T 375 5050 3 8 1 0 0 0
D1
}
P 300 4800 0 4800 1
{
T 56 4850 5 8 1 1 0 0
pin7=31
T 375 4750 3 8 1 0 0 0
D2
}
P 300 4500 0 4500 1
{
T 16 4550 5 8 1 1 0 0
pin8=30
T 375 4450 3 8 1 0 0 0
D3
}
P 300 4200 0 4200 1
{
T -8 4250 5 8 1 1 0 0
pin9=29
T 375 4150 3 8 1 0 0 0
D4
}
P 300 3900 0 3900 1
{
T 8 3950 5 8 1 1 0 0
pin10=28
T 375 3850 3 8 1 0 0 0
D5
}
P 300 3600 0 3600 1
{
T 16 3650 5 8 1 1 0 0
pin11=27
T 375 3550 3 8 1 0 0 0
D6
}
P 300 3300 0 3300 1
{
T 0 3350 5 8 1 1 0 0
pin12=26
T 375 3250 3 8 1 0 0 0
D7
}
P 300 2700 0 2700 1
{
T 16 2750 5 8 1 1 0 0
pin13=25
T 375 2650 3 8 1 0 0 0
phi2
}
P 300 2100 0 2100 1
{
T -8 2150 5 8 1 1 0 0
pin14=22
T 375 2050 3 8 1 0 0 0
R/W
}
V 250 2400 50 6
P 200 2400 0 2400 1
{
T 16 2450 5 8 1 1 0 0
pin15=23
T 375 2350 3 8 1 0 0 0
/CS
}
V 250 1800 50 6
P 200 1800 0 1800 1
{
T 16 1850 5 8 1 1 0 0
pin16=34
T 375 1750 3 8 1 0 0 0
/RESET
}
V 250 1500 50 6
P 200 1500 0 1500 1
{
T 32 1550 5 8 1 1 0 0
pin17=21
T 375 1450 3 8 1 0 0 0
/IRQ
}
V 250 1200 50 6
P 200 1200 0 1200 1
{
T -8 1250 5 8 1 1 0 0
pin18=24
T 375 1150 3 8 1 0 0 0
/FLAG
}
V 250 900 50 6
P 200 900 0 900 1
{
T 48 950 5 8 1 1 0 0
pin19=18
T 375 850 3 8 1 0 0 0
/PC
}
P 300 600 0 600 1
{
T 32 650 5 8 1 1 0 0
pin20=19
T 375 550 3 8 1 0 0 0
TOD
}
P 2100 6900 2400 6900 1
{
T 2200 6950 5 8 1 1 0 0
pin21=40
T 1734 6850 3 8 1 0 0 0
CNT
}
P 2100 6600 2400 6600 1
{
T 2200 6650 5 8 1 1 0 0
pin22=39
T 1850 6550 3 8 1 0 0 0
SP
}
P 2100 6000 2400 6000 1
{
T 2200 6050 5 8 1 1 0 0
pin23=2
T 1730 5950 3 8 1 0 0 0
PA0
}
P 2100 5700 2400 5700 1
{
T 2200 5750 5 8 1 1 0 0
pin24=3
T 1770 5650 3 8 1 0 0 0
PA1
}
P 2100 5400 2400 5400 1
{
T 2200 5450 5 8 1 1 0 0
pin25=4
T 1730 5350 3 8 1 0 0 0
PA2
}
P 2100 5100 2400 5100 1
{
T 2200 5150 5 8 1 1 0 0
pin26=5
T 1754 5050 3 8 1 0 0 0
PA3
}
P 2100 4800 2400 4800 1
{
T 2200 4850 5 8 1 1 0 0
pin27=6
T 1730 4750 3 8 1 0 0 0
PA4
}
P 2100 4500 2400 4500 1
{
T 2200 4550 5 8 1 1 0 0
pin28=7
T 1754 4450 3 8 1 0 0 0
PA5
}
P 2100 4200 2400 4200 1
{
T 2200 4250 5 8 1 1 0 0
pin29=8
T 1738 4150 3 8 1 0 0 0
PA6
}
P 2100 3900 2400 3900 1
{
T 2200 3950 5 8 1 1 0 0
pin30=9
T 1754 3850 3 8 1 0 0 0
PA7
}
P 2100 1200 2400 1200 1
{
T 2200 1250 5 8 1 1 0 0
pin31=10
T 1730 1150 3 8 1 0 0 0
PB0
}
P 2100 1500 2400 1500 1
{
T 2200 1550 5 8 1 1 0 0
pin32=11
T 1770 1450 3 8 1 0 0 0
PB1
}
P 2100 1800 2400 1800 1
{
T 2200 1850 5 8 1 1 0 0
pin33=12
T 1730 1750 3 8 1 0 0 0
PB2
}
P 2100 2100 2400 2100 1
{
T 2200 2150 5 8 1 1 0 0
pin34=13
T 1754 2050 3 8 1 0 0 0
PB3
}
P 2100 2400 2400 2400 1
{
T 2200 2450 5 8 1 1 0 0
pin35=14
T 1730 2350 3 8 1 0 0 0
PB4
}
P 2100 2700 2400 2700 1
{
T 2200 2750 5 8 1 1 0 0
pin36=15
T 1754 2650 3 8 1 0 0 0
PB5
}
P 2100 3000 2400 3000 1
{
T 2200 3050 5 8 1 1 0 0
pin37=16
T 1738 2950 3 8 1 0 0 0
PB6
}
P 2100 3300 2400 3300 1
{
T 2200 3350 5 8 1 1 0 0
pin38=17
T 1754 3250 3 8 1 0 0 0
PB7
}
P 1200 7500 1200 7800 1
{
T 1275 7575 5 8 1 1 0 0
pin39=20
T 1250 7118 3 8 1 0 90 0
VCC
}
P 1200 300 1200 0 1
{
T 1275 150 5 8 1 1 0 0
pin40=1
T 1250 375 3 8 1 0 90 0
GND
}
