# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../bcd_project.srcs/sources_1/new/b_bcd.vhd" \
"../../../../bcd_project.srcs/sim_1/new/bcd_sim.vhd" \

# Do not sort compile order
nosort
