#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 14 17:32:10 2018
# Process ID: 2565
# Current directory: /home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_1
# Command line: vivado -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: /home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_1/main.vds
# Journal file: /home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top main -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2573 
WARNING: [Synth 8-2611] redeclaration of ansi port value is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:43]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:50]
WARNING: [Synth 8-2611] redeclaration of ansi port outdata is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:117]
WARNING: [Synth 8-2611] redeclaration of ansi port seg7 is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:118]
WARNING: [Synth 8-2611] redeclaration of ansi port buttonUpFrq is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:120]
WARNING: [Synth 8-2611] redeclaration of ansi port buttonDownFrq is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:121]
WARNING: [Synth 8-2611] redeclaration of ansi port clk100M is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:126]
WARNING: [Synth 8-2611] redeclaration of ansi port data is not allowed [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:127]
WARNING: [Synth 8-1083] freq was previously declared without a range [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:137]
WARNING: [Synth 8-976] freq has already been declared [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:137]
WARNING: [Synth 8-2654] second declaration of freq ignored [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:137]
INFO: [Synth 8-994] freq is declared here [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:123]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1303.109 ; gain = 93.301 ; free physical = 4833 ; free virtual = 8115
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:105]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_dds_compiler_0_0' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_1/.Xil/Vivado-2565-fabrice-VirtualBox/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dds_compiler_0_0' (1#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_1/.Xil/Vivado-2565-fabrice-VirtualBox/realtime/design_1_dds_compiler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (3#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_data_tdata_0' does not match port width (32) of module 'design_1_wrapper' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:149]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:78]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:56]
WARNING: [Synth 8-6014] Unused sequential element count2_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:77]
INFO: [Synth 8-6155] done synthesizing module 'display' (4#1) [/home/fabrice/Documents/ethOverOfdm/fpga/afficheur2/afficheur2.srcs/sources_1/new/bcd.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'value' does not match port width (4) of module 'display' [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:215]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:191]
WARNING: [Synth 8-3848] Net outdata in module/entity main does not have driver. [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:110]
INFO: [Synth 8-6155] done synthesizing module 'main' (5#1) [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/new/main.v:105]
WARNING: [Synth 8-3331] design main has unconnected port outdata[31]
WARNING: [Synth 8-3331] design main has unconnected port outdata[30]
WARNING: [Synth 8-3331] design main has unconnected port outdata[29]
WARNING: [Synth 8-3331] design main has unconnected port outdata[28]
WARNING: [Synth 8-3331] design main has unconnected port outdata[27]
WARNING: [Synth 8-3331] design main has unconnected port outdata[26]
WARNING: [Synth 8-3331] design main has unconnected port outdata[25]
WARNING: [Synth 8-3331] design main has unconnected port outdata[24]
WARNING: [Synth 8-3331] design main has unconnected port outdata[23]
WARNING: [Synth 8-3331] design main has unconnected port outdata[22]
WARNING: [Synth 8-3331] design main has unconnected port outdata[21]
WARNING: [Synth 8-3331] design main has unconnected port outdata[20]
WARNING: [Synth 8-3331] design main has unconnected port outdata[19]
WARNING: [Synth 8-3331] design main has unconnected port outdata[18]
WARNING: [Synth 8-3331] design main has unconnected port outdata[17]
WARNING: [Synth 8-3331] design main has unconnected port outdata[16]
WARNING: [Synth 8-3331] design main has unconnected port outdata[15]
WARNING: [Synth 8-3331] design main has unconnected port outdata[14]
WARNING: [Synth 8-3331] design main has unconnected port outdata[13]
WARNING: [Synth 8-3331] design main has unconnected port outdata[12]
WARNING: [Synth 8-3331] design main has unconnected port outdata[11]
WARNING: [Synth 8-3331] design main has unconnected port outdata[10]
WARNING: [Synth 8-3331] design main has unconnected port outdata[9]
WARNING: [Synth 8-3331] design main has unconnected port outdata[8]
WARNING: [Synth 8-3331] design main has unconnected port outdata[7]
WARNING: [Synth 8-3331] design main has unconnected port outdata[6]
WARNING: [Synth 8-3331] design main has unconnected port outdata[5]
WARNING: [Synth 8-3331] design main has unconnected port outdata[4]
WARNING: [Synth 8-3331] design main has unconnected port outdata[3]
WARNING: [Synth 8-3331] design main has unconnected port outdata[2]
WARNING: [Synth 8-3331] design main has unconnected port outdata[1]
WARNING: [Synth 8-3331] design main has unconnected port outdata[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1331.359 ; gain = 121.551 ; free physical = 4846 ; free virtual = 8128
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1331.359 ; gain = 121.551 ; free physical = 4845 ; free virtual = 8127
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1331.359 ; gain = 121.551 ; free physical = 4845 ; free virtual = 8127
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'sin/design_1_i/dds_compiler_0'
Finished Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/sources_1/bd/design_1/ip/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0/design_1_dds_compiler_0_0_in_context.xdc] for cell 'sin/design_1_i/dds_compiler_0'
Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.srcs/constrs_1/new/mycontraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/Nexys-4-DDR-Master.xdc]
Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fabrice/Documents/ethOverOfdm/modulationFm/modulationFm.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.145 ; gain = 0.000 ; free physical = 4596 ; free virtual = 7878
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:58 . Memory (MB): peak = 1623.145 ; gain = 413.336 ; free physical = 4665 ; free virtual = 7947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:58 . Memory (MB): peak = 1623.145 ; gain = 413.336 ; free physical = 4665 ; free virtual = 7947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sin/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for sin/design_1_i/dds_compiler_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:58 . Memory (MB): peak = 1623.145 ; gain = 413.336 ; free physical = 4666 ; free virtual = 7949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:58 . Memory (MB): peak = 1623.145 ; gain = 413.336 ; free physical = 4656 ; free virtual = 7939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design main has unconnected port outdata[31]
WARNING: [Synth 8-3331] design main has unconnected port outdata[30]
WARNING: [Synth 8-3331] design main has unconnected port outdata[29]
WARNING: [Synth 8-3331] design main has unconnected port outdata[28]
WARNING: [Synth 8-3331] design main has unconnected port outdata[27]
WARNING: [Synth 8-3331] design main has unconnected port outdata[26]
WARNING: [Synth 8-3331] design main has unconnected port outdata[25]
WARNING: [Synth 8-3331] design main has unconnected port outdata[24]
WARNING: [Synth 8-3331] design main has unconnected port outdata[23]
WARNING: [Synth 8-3331] design main has unconnected port outdata[22]
WARNING: [Synth 8-3331] design main has unconnected port outdata[21]
WARNING: [Synth 8-3331] design main has unconnected port outdata[20]
WARNING: [Synth 8-3331] design main has unconnected port outdata[19]
WARNING: [Synth 8-3331] design main has unconnected port outdata[18]
WARNING: [Synth 8-3331] design main has unconnected port outdata[17]
WARNING: [Synth 8-3331] design main has unconnected port outdata[16]
WARNING: [Synth 8-3331] design main has unconnected port outdata[15]
WARNING: [Synth 8-3331] design main has unconnected port outdata[14]
WARNING: [Synth 8-3331] design main has unconnected port outdata[13]
WARNING: [Synth 8-3331] design main has unconnected port outdata[12]
WARNING: [Synth 8-3331] design main has unconnected port outdata[11]
WARNING: [Synth 8-3331] design main has unconnected port outdata[10]
WARNING: [Synth 8-3331] design main has unconnected port outdata[9]
WARNING: [Synth 8-3331] design main has unconnected port outdata[8]
WARNING: [Synth 8-3331] design main has unconnected port outdata[7]
WARNING: [Synth 8-3331] design main has unconnected port outdata[6]
WARNING: [Synth 8-3331] design main has unconnected port outdata[5]
WARNING: [Synth 8-3331] design main has unconnected port outdata[4]
WARNING: [Synth 8-3331] design main has unconnected port outdata[3]
WARNING: [Synth 8-3331] design main has unconnected port outdata[2]
WARNING: [Synth 8-3331] design main has unconnected port outdata[1]
WARNING: [Synth 8-3331] design main has unconnected port outdata[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (clkDataRate_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/clk2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/seg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mydisplay/seg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (clkDataRate_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/clk2_reg) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/seg_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (mydisplay/seg_reg[7]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:59 . Memory (MB): peak = 1623.145 ; gain = 413.336 ; free physical = 4646 ; free virtual = 7930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:01:19 . Memory (MB): peak = 1623.145 ; gain = 413.336 ; free physical = 4523 ; free virtual = 7807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:19 . Memory (MB): peak = 1623.145 ; gain = 413.336 ; free physical = 4523 ; free virtual = 7807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
