A0 : in std_logic;
B0 : in std_logic;
Cin : in std_logic;
Cout : out std_logic;
S0 : out std_logic;

a0-1,a0-2,a0-3 : signal std_logic;
b0-1,b0-2,b0-3 : signal std_logic;
c0-1,c0-2,c0-3 : signal std_logic;
x0-1,x0-2,x0-3 : signal std_logic;
p0 : signal std_logic;
q0 : signal std_logic;

begin arch
   XOR0-1:   XorGate2  (a0-2, b0-2, x0-1);
   XOR0-2:   XorGate2  (x0-2, c0-2, S0);
   AND0-1:   AndGate2  (c0-3, x0-3, p0);
   AND0-2:   AndGate2  (a0-3, b0-3, q0);
   OR0:      OrGate2   (p0, q0, Cout);
   a0-1:     InBranch  (A0);
   b0-1:     InBranch  (B0);
   c0-1:     InBranch  (Cin);
end arch;
