(pcb /home/wbd/work/iorodeo/products/panels_g4_hardware/two_panel_max6960/two_panel_max6960.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "Kicad's PCBNEW")
    (host_version "(2011-aug-04)-testing")
  )
  (resolution mil 10)
  (unit mil)
  (structure
    (layer Front
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Back
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  3259.8 -4519.7  2000 -4519.7  2000 -2000  3259.8 -2000
            3259.8 -4519.7)
    )
    (via "Via[0-1]_35:25_mil" "Via[0-1]_35:0_mil")
    (rule
      (width 8)
      (clearance 10.1)
      (clearance 10.1 (type default_smd))
      (clearance 2.5 (type smd_smd))
    )
  )
  (placement
    (component SM0603
      (place C1 2130 -4210 front 0 (PN 47uF))
      (place C2 2850 -3640 front 270 (PN 0.1uF))
      (place C3 3020 -3260 front 0 (PN 0.1uF))
      (place C4 2880 -2930 front 0 (PN 0.1uF))
      (place C5 2660 -2870 front 90 (PN 0.1uF))
    )
    (component PIN_ARRAY_2X1
      (place P3 3140 -3530 back 270 (PN CONN_2))
    )
    (component MQFP44
      (place U1 2629.9 -3259.8 front 0 (PN MAX6960))
    )
    (component HEADER_TOP
      (place P2 2629.9 -2320 front 0 (PN CONN_12))
    )
    (component HEADER_BOT
      (place P1 2629.9 -4319.7 front 0 (PN CONN_12))
    )
    (component pin_array_8x2
      (place M1 2629.9 -3889.8 front 0 (PN "LED-MATRIX-8X8"))
      (place M2 2629.9 -2629.9 front 0 (PN "LED-MATRIX-8X8"))
    )
  )
  (library
    (image SM0603
      (outline (path signal 5  -45 25  45 25))
      (outline (path signal 5  45 25  45 -25))
      (outline (path signal 5  45 -25  -45 -25))
      (outline (path signal 5  -45 -25  -45 25))
      (pin Rect[T]Pad_25x45_mil 1 -30 0)
      (pin Rect[T]Pad_25x45_mil 2 30 0)
    )
    (image PIN_ARRAY_2X1
      (outline (path signal 6  -100 -50  -100 50))
      (outline (path signal 6  -100 50  100 50))
      (outline (path signal 6  100 50  100 -50))
      (outline (path signal 6  100 -50  -100 -50))
      (pin Rect[A]Pad_60x60_mil 1 -50 0)
      (pin Round[A]Pad_60_mil 2 50 0)
    )
    (image MQFP44
      (outline (path signal 15  -125.9 140  -126.6 135.7  -128.6 131.7  -131.7 128.6  -135.7 126.6
            -140 125.9  -144.3 126.6  -148.3 128.6  -151.4 131.7  -153.4 135.7
            -154.1 140  -153.4 144.3  -151.4 148.3  -148.3 151.4  -144.3 153.4
            -140 154.1  -135.7 153.4  -131.7 151.4  -128.6 148.3  -126.6 144.3))
      (outline (path signal 15  -180 150  -180 -180))
      (outline (path signal 15  -180 -180  180 -180))
      (outline (path signal 15  180 -180  180 180))
      (outline (path signal 15  180 180  -150 180))
      (outline (path signal 15  -150 180  -180 150))
      (pin Rect[T]Pad_68.1x19.7_mil 1 -240.7 157.5)
      (pin Rect[T]Pad_68.1x19.7_mil 2 -240.7 126)
      (pin Rect[T]Pad_68.1x19.7_mil 3 -240.7 94.5)
      (pin Rect[T]Pad_68.1x19.7_mil 4 -240.7 63)
      (pin Rect[T]Pad_68.1x19.7_mil 5 -240.7 31.5)
      (pin Rect[T]Pad_68.1x19.7_mil 6 -240.7 0)
      (pin Rect[T]Pad_68.1x19.7_mil 7 -240.7 -31.5)
      (pin Rect[T]Pad_68.1x19.7_mil 8 -240.7 -63)
      (pin Rect[T]Pad_68.1x19.7_mil 9 -240.7 -94.5)
      (pin Rect[T]Pad_68.1x19.7_mil 10 -240.7 -126)
      (pin Rect[T]Pad_68.1x19.7_mil 11 -240.7 -157.5)
      (pin Rect[T]Pad_19.7x68.1_mil 12 -157.5 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 13 -126 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 14 -94.5 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 15 -63 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 16 -31.5 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 17 0 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 18 31.5 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 19 63 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 20 94.5 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 21 126 -240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 22 157.5 -240.7)
      (pin Rect[T]Pad_68.1x19.7_mil 23 240.7 -157.5)
      (pin Rect[T]Pad_68.1x19.7_mil 24 240.7 -126)
      (pin Rect[T]Pad_68.1x19.7_mil 25 240.7 -94.5)
      (pin Rect[T]Pad_68.1x19.7_mil 26 240.7 -63)
      (pin Rect[T]Pad_68.1x19.7_mil 27 240.7 -31.5)
      (pin Rect[T]Pad_68.1x19.7_mil 28 240.7 0)
      (pin Rect[T]Pad_68.1x19.7_mil 29 240.7 31.5)
      (pin Rect[T]Pad_68.1x19.7_mil 30 240.7 63)
      (pin Rect[T]Pad_68.1x19.7_mil 31 240.7 94.5)
      (pin Rect[T]Pad_68.1x19.7_mil 32 240.7 126)
      (pin Rect[T]Pad_68.1x19.7_mil 33 240.7 157.5)
      (pin Rect[T]Pad_19.7x68.1_mil 34 157.5 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 35 126 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 36 94.5 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 37 63 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 38 31.5 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 39 0 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 40 -31.5 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 41 -63 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 42 -94.5 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 43 -126 240.7)
      (pin Rect[T]Pad_19.7x68.1_mil 44 -157.5 240.7)
    )
    (image HEADER_TOP
      (outline (path signal 15  600 0  600 -50))
      (outline (path signal 15  600 -50  -600 -50))
      (outline (path signal 15  -600 -50  -600 10))
      (outline (path signal 15  -600 0  -600 320))
      (outline (path signal 15  -600 320  600 320))
      (outline (path signal 15  600 320  600 0))
      (pin Rect[A]Pad_60x60_mil 1 -550 0)
      (pin Round[A]Pad_60_mil 2 -450 0)
      (pin Round[A]Pad_60_mil 3 -350 0)
      (pin Round[A]Pad_60_mil 4 -250 0)
      (pin Round[A]Pad_60_mil 5 -150 0)
      (pin Round[A]Pad_60_mil 6 -50 0)
      (pin Round[A]Pad_60_mil 7 50 0)
      (pin Round[A]Pad_60_mil 8 150 0)
      (pin Round[A]Pad_60_mil 9 250 0)
      (pin Round[A]Pad_60_mil 10 350 0)
      (pin Round[A]Pad_60_mil 11 450 0)
      (pin Round[A]Pad_60_mil 12 550 0)
    )
    (image HEADER_BOT
      (outline (path signal 15  -600 0  -600 50))
      (outline (path signal 15  -600 50  600 50))
      (outline (path signal 15  600 50  600 0))
      (outline (path signal 15  -600 0  -600 -200))
      (outline (path signal 15  -600 -200  600 -200))
      (outline (path signal 15  600 -200  600 0))
      (pin Rect[A]Pad_60x60_mil 1 -550 0)
      (pin Round[A]Pad_60_mil 2 -450 0)
      (pin Round[A]Pad_60_mil 3 -350 0)
      (pin Round[A]Pad_60_mil 4 -250 0)
      (pin Round[A]Pad_60_mil 5 -150 0)
      (pin Round[A]Pad_60_mil 6 -50 0)
      (pin Round[A]Pad_60_mil 7 50 0)
      (pin Round[A]Pad_60_mil 8 150 0)
      (pin Round[A]Pad_60_mil 9 250 0)
      (pin Round[A]Pad_60_mil 10 350 0)
      (pin Round[A]Pad_60_mil 11 450 0)
      (pin Round[A]Pad_60_mil 12 550 0)
    )
    (image pin_array_8x2
      (outline (path signal 12  -390 -90  -390 90))
      (outline (path signal 12  -390 90  390 90))
      (outline (path signal 12  390 90  390 -90))
      (outline (path signal 12  390 -90  -390 -90))
      (pin Rect[A]Pad_60x60_mil 1 -350 -50)
      (pin Round[A]Pad_60_mil 2 -350 50)
      (pin Round[A]Pad_60_mil 3 -250 -50)
      (pin Round[A]Pad_60_mil 4 -250 50)
      (pin Round[A]Pad_60_mil 5 -150 -50)
      (pin Round[A]Pad_60_mil 6 -150 50)
      (pin Round[A]Pad_60_mil 7 -50 -50)
      (pin Round[A]Pad_60_mil 8 -50 50)
      (pin Round[A]Pad_60_mil 9 50 -50)
      (pin Round[A]Pad_60_mil 10 50 50)
      (pin Round[A]Pad_60_mil 11 150 -50)
      (pin Round[A]Pad_60_mil 12 150 50)
      (pin Round[A]Pad_60_mil 13 250 -50)
      (pin Round[A]Pad_60_mil 14 250 50)
      (pin Round[A]Pad_60_mil 15 350 -50)
      (pin Round[A]Pad_60_mil 16 350 50)
    )
    (padstack Round[A]Pad_60_mil
      (shape (circle Front 60))
      (shape (circle Back 60))
      (attach off)
    )
    (padstack Rect[T]Pad_25x45_mil
      (shape (rect Front -12.5 -22.5 12.5 22.5))
      (attach off)
    )
    (padstack Rect[A]Pad_60x60_mil
      (shape (rect Front -30 -30 30 30))
      (shape (rect Back -30 -30 30 30))
      (attach off)
    )
    (padstack Rect[T]Pad_68.1x19.7_mil
      (shape (rect Front -34.05 -9.85 34.05 9.85))
      (attach off)
    )
    (padstack Rect[T]Pad_19.7x68.1_mil
      (shape (rect Front -9.85 -34.05 9.85 34.05))
      (attach off)
    )
    (padstack "Via[0-1]_35:25_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
    (padstack "Via[0-1]_35:0_mil"
      (shape (circle Front 35))
      (shape (circle Back 35))
      (attach off)
    )
  )
  (network
    (net /ADDCLK
      (pins U1-41 P2-8 P1-8)
    )
    (net /ADDIN
      (pins P3-2 U1-40 P1-10)
    )
    (net /ADDOUT
      (pins U1-39 P2-10 P1-9)
    )
    (net /CLK
      (pins U1-17 P2-4 P1-4)
    )
    (net /COL1
      (pins U1-19 M1-13)
    )
    (net /COL10
      (pins U1-30 M2-3)
    )
    (net /COL11
      (pins U1-31 M2-4)
    )
    (net /COL12
      (pins U1-32 M2-10)
    )
    (net /COL13
      (pins U1-33 M2-6)
    )
    (net /COL14
      (pins U1-35 M2-11)
    )
    (net /COL15
      (pins U1-36 M2-15)
    )
    (net /COL16
      (pins U1-37 M2-16)
    )
    (net /COL2
      (pins U1-20 M1-3)
    )
    (net /COL3
      (pins U1-21 M1-4)
    )
    (net /COL4
      (pins U1-23 M1-10)
    )
    (net /COL5
      (pins U1-24 M1-6)
    )
    (net /COL6
      (pins U1-25 M1-11)
    )
    (net /COL7
      (pins U1-26 M1-15)
    )
    (net /COL8
      (pins U1-27 M1-16)
    )
    (net /COL9
      (pins U1-29 M2-13)
    )
    (net /CS
      (pins U1-14 P2-7 P1-7)
    )
    (net /MISO
      (pins U1-16 P2-6 P1-6)
    )
    (net /MOSI
      (pins U1-15 P2-5 P1-5)
    )
    (net /OSC
      (pins U1-13 P2-11 P1-11)
    )
    (net /ROW1
      (pins U1-2 M1-9 M2-9)
    )
    (net /ROW2
      (pins U1-3 M1-14 M2-14)
    )
    (net /ROW3
      (pins U1-4 M1-8 M2-8)
    )
    (net /ROW4
      (pins U1-5 M1-12 M2-12)
    )
    (net /ROW5
      (pins U1-7 M1-1 M2-1)
    )
    (net /ROW6
      (pins U1-8 M1-7 M2-7)
    )
    (net /ROW7
      (pins U1-9 M1-2 M2-2)
    )
    (net /ROW8
      (pins U1-10 M1-5 M2-5)
    )
    (net /RST
      (pins U1-18 P2-3 P1-3)
    )
    (net /V+
      (pins C1-1 C2-1 C3-1 C4-1 C5-1 P3-1 U1-22 U1-28 U1-34 U1-38 P2-1 P1-1)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 C4-2 C5-2 U1-1 U1-6 U1-11 U1-12 U1-42 U1-43 U1-44 P2-2
        P1-2)
    )
    (class kicad_default "" /ADDCLK /ADDIN /ADDOUT /CLK /COL1 /COL10 /COL11
      /COL12 /COL13 /COL14 /COL15 /COL16 /COL2 /COL3 /COL4 /COL5 /COL6 /COL7
      /COL8 /COL9 /CS /MISO /MOSI /OSC /ROW1 /ROW2 /ROW3 /ROW4 /ROW5 /ROW6
      /ROW7 /ROW8 /RST
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 8)
        (clearance 10.1)
      )
    )
    (class PWR /V+ GND
      (circuit
        (use_via Via[0-1]_35:25_mil)
      )
      (rule
        (width 19)
        (clearance 10.1)
      )
    )
  )
  (wiring
    (wire (path Back 30  2079.9 -4319.7  2079.9 -2320)(net /V+)(type protect))
    (wire (path Back 30  2179.9 -4319.7  2179.9 -4219.9)(net GND)(type protect))
    (wire (path Back 30  2179.9 -2390.1  2179.9 -2320)(net GND)(type protect))
    (wire (path Back 30  2120 -2450  2179.9 -2390.1)(net GND)(type protect))
    (wire (path Back 30  2120 -4129.9  2120 -2450)(net GND)(type protect))
    (wire (path Back 30  2180 -4189.9  2120 -4129.9)(net GND)(type protect))
    (wire (path Back 30  2180 -4220  2180 -4189.9)(net GND)(type protect))
    (wire (path Back 30  2179.9 -4219.9  2180 -4220)(net GND)(type protect))
  )
)
