{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634680534820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634680534821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 20 00:55:34 2021 " "Processing started: Wed Oct 20 00:55:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634680534821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680534821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off freq -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off freq -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680534821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634680535020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634680535020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_down_counter-rtl " "Found design unit 1: up_down_counter-rtl" {  } { { "../Source/src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680544258 ""} { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../Source/src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680544258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680544258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 univibrator-struct " "Found design unit 1: univibrator-struct" {  } { { "../Source/src/univibrator.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680544259 ""} { "Info" "ISGN_ENTITY_NAME" "1 univibrator " "Found entity 1: univibrator" {  } { { "../Source/src/univibrator.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680544259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680544259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "../Source/src/top.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680544260 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../Source/src/top.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680544260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680544260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-rtl " "Found design unit 1: clk_divider-rtl" {  } { { "../Source/src/clk_divider.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680544260 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "../Source/src/clk_divider.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/clk_divider.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634680544260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680544260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634680544320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "univibrator univibrator:uv0 " "Elaborating entity \"univibrator\" for hierarchy \"univibrator:uv0\"" {  } { { "../Source/src/top.vhd" "uv0" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634680544328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter up_down_counter:couter0 " "Elaborating entity \"up_down_counter\" for hierarchy \"up_down_counter:couter0\"" {  } { { "../Source/src/top.vhd" "couter0" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634680544330 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count up_down_counter.vhd(17) " "VHDL Process Statement warning at up_down_counter.vhd(17): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "../Source/src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634680544330 "|top|up_down_counter:couter0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] up_down_counter.vhd(17) " "Inferred latch for \"count\[0\]\" at up_down_counter.vhd(17)" {  } { { "../Source/src/up_down_counter.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/up_down_counter.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680544330 "|top|up_down_counter:couter0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:clk_divider " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:clk_divider\"" {  } { { "../Source/src/top.vhd" "clk_divider" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/top.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634680544331 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Source/src/univibrator.vhd" "" { Text "/home/skynet/Documents/work/koyankin/polyakova/freq/Source/src/univibrator.vhd" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1634680547031 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1634680547031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634680547211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634680548028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634680548028 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634680551623 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634680551623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "153 " "Implemented 153 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634680551623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634680551623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634680551634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 20 00:55:51 2021 " "Processing ended: Wed Oct 20 00:55:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634680551634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634680551634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634680551634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634680551634 ""}
