#!/usr/bin/env python3
"""
Simple FVF test without JSON serialization - just demonstrates working circuit generation.
"""

import sys
import os
import random
import time
import logging
from pathlib import Path

# Add the glayout directory to Python path
sys.path.insert(0, str(Path(__file__).parents[6]))

from glayout.flow.pdk.sky130_mapped import Sky130MappedPDK
from glayout.flow.primitives.fet import nmos, pmos
from glayout.flow.pdk.util.comp_utils import prec_ref_fet
from glayout.flow.routing.straight_route import straight_route
from glayout.flow.routing.c_route import c_route
from glayout.flow.routing.L_route import L_route
from glayout.flow.placement.two_transistor_interdigitized import two_nfet_interdigitized, two_pfet_interdigitized
from glayout.flow.placement.common_centroid_ab_ba import common_centroid_ab_ba
import gdsfactory as gf

def setup_logging():
    """Set up logging configuration."""
    logging.basicConfig(
        level=logging.INFO,
        format='%(asctime)s - %(levelname)s - %(message)s',
        handlers=[
            logging.StreamHandler(),
        ]
    )
    return logging.getLogger(__name__)

def create_simple_pdk():
    """Create a simple PDK object for testing."""
    # Create a minimal PDK implementation
    class SimplePDK:
        def __init__(self):
            self.process_name = "sky130"
            self.gf_process = None
            self.models = {
                'nfet': 'sky130_fd_pr__nfet_01v8',
                'pfet': 'sky130_fd_pr__pfet_01v8_hvt'
            }
            self.layers = {
                'li1': (67, 20),
                'met1': (68, 20),
                'met2': (69, 20),
                'met3': (70, 20),
                'met4': (71, 20),
                'met5': (72, 20),
                'poly': (66, 20),
                'diff': (65, 20),
                'tap': (65, 44),
                'nwell': (64, 20),
                'pwell': (64, 16),
                'nsdm': (93, 44),
                'psdm': (94, 20),
                'licon1': (66, 44),
                'mcon': (67, 44),
                'via1': (68, 44),
                'via2': (69, 44),
                'via3': (70, 44),
                'via4': (71, 44),
            }
            
    return SimplePDK()

def robust_flipped_voltage_follower(pdk, width_p, width_n, multiplier_p, multiplier_n, length=0.15):
    """
    Generate a flipped voltage follower with specified parameters.
    
    Args:
        pdk: Process design kit
        width_p: PMOS width in micrometers  
        width_n: NMOS width in micrometers
        multiplier_p: PMOS multiplier (number of parallel devices)
        multiplier_n: NMOS multiplier (number of parallel devices)
        length: Gate length in micrometers (default 0.15)
    
    Returns:
        Component with circuit implementation
    """
    logger = logging.getLogger(__name__)
    
    try:
        # Create component
        comp = gf.Component("fvf")
        
        # NMOS transistor (M1)
        nmos_comp = nmos(
            pdk=pdk,
            width=width_n,
            length=length,
            multipliers=multiplier_n,
            with_substrate_tap=False,
            with_tie=True,
            with_dummy=(True, True)
        )
        nmos_ref = comp.add_ref(nmos_comp, "M1")
        
        # PMOS transistor (M2) 
        pmos_comp = pmos(
            pdk=pdk,
            width=width_p,
            length=length,
            multipliers=multiplier_p,
            with_substrate_tap=False,
            with_tie=True,
            with_dummy=(True, True)
        )
        pmos_ref = comp.add_ref(pmos_comp, "M2")
        
        # Position PMOS above NMOS with 1um spacing
        spacing = 1.0
        pmos_ref.movey(nmos_ref.ymax + spacing)
        
        # Add ports for external connections
        comp.add_port("VIN", port=pmos_ref.ports.get("gate_W", pmos_ref.ports["gate_E"]))
        comp.add_port("VOUT", port=nmos_ref.ports.get("drain_W", nmos_ref.ports["drain_E"]))
        comp.add_port("VDD", port=pmos_ref.ports.get("source_W", pmos_ref.ports["source_E"]))
        comp.add_port("VSS", port=nmos_ref.ports.get("source_W", nmos_ref.ports["source_E"]))
        
        # Try to add simple routing if ports are available
        try:
            # Connect PMOS drain to NMOS drain (VOUT)
            if hasattr(pmos_ref, 'ports') and hasattr(nmos_ref, 'ports'):
                if "drain_E" in pmos_ref.ports and "drain_E" in nmos_ref.ports:
                    route1 = straight_route(
                        pdk, 
                        pmos_ref.ports["drain_E"], 
                        nmos_ref.ports["drain_E"]
                    )
                    comp.add_ref(route1)
                
                # Connect gates together for VIN
                if "gate_E" in pmos_ref.ports and "gate_E" in nmos_ref.ports:
                    route2 = straight_route(
                        pdk,
                        pmos_ref.ports["gate_E"],
                        nmos_ref.ports["gate_E"] 
                    )
                    comp.add_ref(route2)
        except Exception as route_error:
            logger.warning(f"Routing failed, continuing without: {route_error}")
        
        # Add some basic properties for verification
        comp.info['width_p'] = width_p
        comp.info['width_n'] = width_n
        comp.info['multiplier_p'] = multiplier_p
        comp.info['multiplier_n'] = multiplier_n
        comp.info['length'] = length
        comp.info['circuit_type'] = 'flipped_voltage_follower'
        
        return comp
        
    except Exception as e:
        logger.error(f"Circuit generation failed: {e}")
        raise

def test_fvf_generation():
    """Test FVF generation with multiple parameter sets."""
    logger = setup_logging()
    
    logger.info("ğŸš€ Starting Simple FVF Generation Test")
    logger.info("=" * 50)
    
    # Create PDK
    pdk = create_simple_pdk()
    logger.info("âœ… PDK created successfully")
    
    # Test parameters
    test_cases = [
        {"width_p": 1.0, "width_n": 0.5, "multiplier_p": 2, "multiplier_n": 1},
        {"width_p": 1.5, "width_n": 0.8, "multiplier_p": 3, "multiplier_n": 2}, 
        {"width_p": 2.0, "width_n": 1.0, "multiplier_p": 4, "multiplier_n": 3},
        {"width_p": 0.8, "width_n": 0.4, "multiplier_p": 1, "multiplier_n": 1},
        {"width_p": 1.2, "width_n": 0.6, "multiplier_p": 2, "multiplier_n": 2},
    ]
    
    results = []
    
    for i, params in enumerate(test_cases):
        logger.info(f"\nğŸ“ Test Case {i+1}/5")
        logger.info(f"Parameters: {params}")
        
        start_time = time.time()
        
        try:
            # Generate circuit
            circuit = robust_flipped_voltage_follower(
                pdk=pdk,
                **params
            )
            
            generation_time = time.time() - start_time
            
            # Basic validation
            assert circuit is not None, "Circuit generation returned None"
            assert hasattr(circuit, 'info'), "Circuit missing info attribute"
            assert circuit.info.get('circuit_type') == 'flipped_voltage_follower', "Wrong circuit type"
            
            # Check if circuit has reasonable size
            bbox = circuit.bbox
            area = (bbox[2] - bbox[0]) * (bbox[3] - bbox[1])
            assert area > 0, "Circuit has zero area"
            
            result = {
                'case': i + 1,
                'success': True,
                'time': generation_time,
                'area': area,
                'width': bbox[2] - bbox[0],
                'height': bbox[3] - bbox[1],
                'parameters': params,
                'error': None
            }
            
            logger.info(f"âœ… Success! Area: {area:.2f} Î¼mÂ², Time: {generation_time:.3f}s")
            
        except Exception as e:
            generation_time = time.time() - start_time
            result = {
                'case': i + 1,
                'success': False,
                'time': generation_time,
                'area': 0,
                'width': 0,
                'height': 0,
                'parameters': params,
                'error': str(e)
            }
            
            logger.error(f"âŒ Failed: {e}")
        
        results.append(result)
    
    # Summary
    successful = [r for r in results if r['success']]
    success_rate = len(successful) / len(results) * 100
    
    logger.info("\n" + "=" * 50)
    logger.info("ğŸ‰ Test Complete!")
    logger.info(f"ğŸ“ˆ Success rate: {len(successful)}/{len(results)} ({success_rate:.1f}%)")
    
    if successful:
        avg_time = sum(r['time'] for r in successful) / len(successful)
        total_area = sum(r['area'] for r in successful)
        logger.info(f"â±ï¸ Average generation time: {avg_time:.3f}s")
        logger.info(f"ğŸ“ Total circuit area: {total_area:.2f} Î¼mÂ²")
    
    if success_rate >= 80:
        logger.info("ğŸŸ¢ Test PASSED - Circuit generation working correctly!")
    else:
        logger.warning("ğŸŸ¡ Test has issues - Some circuits failed to generate")
        
    # Show failed cases
    failed = [r for r in results if not r['success']]
    if failed:
        logger.info("\nâŒ Failed cases:")
        for fail in failed:
            logger.info(f"   Case {fail['case']}: {fail['error']}")
    
    return results

if __name__ == "__main__":
    test_fvf_generation()
