

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Fri Nov  5 09:20:00 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        proj_conv
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.66 ns | 5.728 ns |   0.83 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        2|  2059814| 13.320 ns | 13.718 ms |    2|  2059814|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- VConvH_VConvW  |        0|  2059812|         3|          1|          1| 0 ~ 2059811 |    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|     22|        0|      789|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |       40|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      129|    -|
|Register             |        -|      -|      495|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       40|     22|      495|      918|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_0_U  |Loop_VConvH_proc_bkb  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_1_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_2_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_3_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_4_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_5_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_6_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_7_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_8_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_9_U  |Loop_VConvH_proc_cud  |        4|  0|   0|    0|  1920|   32|     1|        61440|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |       40|  0|   0|    0| 19200|  320|    10|       614400|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_355_p2                    |     *    |      4|  0|  20|          32|          32|
    |mul_ln165_1_fu_449_p2              |     *    |      2|  0|  20|           9|          32|
    |mul_ln165_2_fu_455_p2              |     *    |      2|  0|  20|           9|          32|
    |mul_ln165_3_fu_461_p2              |     *    |      2|  0|  20|          10|          32|
    |mul_ln165_4_fu_467_p2              |     *    |      2|  0|  20|          10|          32|
    |mul_ln165_5_fu_473_p2              |     *    |      2|  0|  20|          10|          32|
    |mul_ln165_6_fu_479_p2              |     *    |      2|  0|  20|           9|          32|
    |mul_ln165_7_fu_485_p2              |     *    |      2|  0|  20|           9|          32|
    |mul_ln165_8_fu_491_p2              |     *    |      2|  0|  20|           7|          32|
    |mul_ln165_fu_443_p2                |     *    |      2|  0|  20|           7|          32|
    |add_ln156_1_fu_389_p2              |     +    |      0|  0|  11|           1|          11|
    |add_ln156_fu_375_p2                |     +    |      0|  0|  64|          64|           1|
    |add_ln165_10_fu_575_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln165_1_fu_549_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_2_fu_555_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_3_fu_559_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_4_fu_565_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_5_fu_497_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_6_fu_571_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_7_fu_503_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_8_fu_509_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_9_fu_515_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln165_fu_543_p2                |     +    |      0|  0|  32|          32|          32|
    |row_fu_437_p2                      |     +    |      0|  0|  11|          11|           1|
    |vconv_V_din                        |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln156_fu_370_p2               |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln157_fu_365_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln169_1_fu_401_p2             |   icmp   |      0|  0|  13|          11|           4|
    |icmp_ln169_fu_395_p2               |   icmp   |      0|  0|  13|          11|           4|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |select_ln156_1_fu_407_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln156_2_fu_415_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln156_fu_381_p3             |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     22|  0| 789|         704|         855|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |col1_0_i_i_i_reg_325      |   9|          2|   11|         22|
    |hconv_V_blk_n             |   9|          2|    1|          2|
    |height_blk_n              |   9|          2|    1|          2|
    |height_out_blk_n          |   9|          2|    1|          2|
    |indvar_flatten_reg_314    |   9|          2|   64|        128|
    |row2_0_i_i_i_reg_336      |   9|          2|   11|         22|
    |vconv_V_blk_n             |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n      |   9|          2|    1|          2|
    |vconv_xlim_loc_out_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 129|         28|   96|        194|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln165_5_reg_700                   |  32|   0|   32|          0|
    |add_ln165_9_reg_705                   |  32|   0|   32|          0|
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |bound_reg_592                         |  64|   0|   64|          0|
    |col1_0_i_i_i_reg_325                  |  11|   0|   11|          0|
    |icmp_ln156_reg_597                    |   1|   0|    1|          0|
    |icmp_ln156_reg_597_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten_reg_314                |  64|   0|   64|          0|
    |linebuf_0_addr_reg_615                |  11|   0|   11|          0|
    |linebuf_1_addr_reg_620                |  11|   0|   11|          0|
    |linebuf_2_addr_reg_626                |  11|   0|   11|          0|
    |linebuf_3_addr_reg_632                |  11|   0|   11|          0|
    |linebuf_4_addr_reg_638                |  11|   0|   11|          0|
    |linebuf_5_addr_reg_644                |  11|   0|   11|          0|
    |linebuf_6_addr_reg_650                |  11|   0|   11|          0|
    |linebuf_7_addr_reg_656                |  11|   0|   11|          0|
    |linebuf_8_addr_reg_662                |  11|   0|   11|          0|
    |linebuf_9_addr_reg_668                |  11|   0|   11|          0|
    |mul_ln165_1_reg_690                   |  32|   0|   32|          0|
    |mul_ln165_2_reg_695                   |  32|   0|   32|          0|
    |mul_ln165_reg_685                     |  32|   0|   32|          0|
    |row2_0_i_i_i_reg_336                  |  11|   0|   11|          0|
    |select_ln156_1_reg_606                |   1|   0|    1|          0|
    |select_ln156_1_reg_606_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_1_reg_679                         |  32|   0|   32|          0|
    |vconv_xlim_loc_read_reg_587           |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 495|   0|  495|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|height_dout                |  in |   32|   ap_fifo  |       height       |    pointer   |
|height_empty_n             |  in |    1|   ap_fifo  |       height       |    pointer   |
|height_read                | out |    1|   ap_fifo  |       height       |    pointer   |
|vconv_xlim_loc_dout        |  in |   32|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_empty_n     |  in |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_read        | out |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|hconv_V_dout               |  in |   32|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_empty_n            |  in |    1|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_read               | out |    1|   ap_fifo  |       hconv_V      |    pointer   |
|vconv_V_din                | out |   32|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_full_n             |  in |    1|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_write              | out |    1|   ap_fifo  |       vconv_V      |    pointer   |
|height_out_din             | out |   32|   ap_fifo  |     height_out     |    pointer   |
|height_out_full_n          |  in |    1|   ap_fifo  |     height_out     |    pointer   |
|height_out_write           | out |    1|   ap_fifo  |     height_out     |    pointer   |
|vconv_xlim_loc_out_din     | out |   32|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_full_n  |  in |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_write   | out |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

