# Generated by Yosys 0.9 (git sha1 1979e0b)

.model microsd
.inputs CLK CMD DAT[0] DAT[1] DAT[2] DAT[3]
.outputs SD_CLK LED CMD DAT[0] DAT[1] DAT[2] DAT[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:388$41_Y[2] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32139
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$auto$wreduce.cc:455:run$24704[0]_new_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036 I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32260$new_n323_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32140 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32144 I3=$false O=$abc$32260$auto$wreduce.cc:455:run$24704[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=resp_delay[1] I1=resp_delay[3] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32148 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32160 O=$abc$32260$new_n323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32156 I1=CMD I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:388$41_Y[4] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32143
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:388$41_Y[5] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32147
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32152 I1=$abc$32260$new_n335_ I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I3=$abc$32260$new_n328_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32151
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32192 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32152 I3=$abc$32260$new_n329_ O=$abc$32260$new_n328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000011100000000
.gate SB_LUT4 I0=$abc$32260$new_n330_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 I2=$false I3=$false O=$abc$32260$new_n329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036 I2=sd_mem_state[0] I3=$false O=$abc$32260$new_n330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[3] I2=sd_mem_state[2] I3=$false O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_cmd[40] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_ I3=sd_cmd[41] O=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[45] I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[42] I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32260$new_n330_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 I2=$false I3=$false O=$abc$32260$new_n335_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[3] I2=sd_mem_state[2] I3=sd_mem_state[1] O=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32260$new_n341_ I1=$abc$32260$new_n348_ I2=$abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][1]_new_inv_ I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 O=$abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$32260$new_n343_ I1=$abc$32260$new_n342_ I2=sd_cmd_ptr[4] I3=$false O=$abc$32260$new_n341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 O=$abc$32260$new_n342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 O=$abc$32260$new_n343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$32260$new_n346_ I1=$abc$32260$new_n347_ I2=$abc$32260$new_n345_ I3=sd_cmd_ptr[4] O=$abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$false O=$abc$32260$new_n345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 O=$abc$32260$new_n346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 O=$abc$32260$new_n347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=sd_cmd_ptr[4] O=$abc$32260$new_n348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][3]_new_inv_ I1=$abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][3]_new_inv_ I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32260$new_n351_ I1=$abc$32260$new_n352_ I2=$abc$32260$new_n353_ I3=sd_cmd_ptr[4] O=$abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 O=$abc$32260$new_n351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 O=$abc$32260$new_n352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$false O=$abc$32260$new_n353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32260$new_n356_ I1=$abc$32260$new_n357_ I2=$abc$32260$new_n355_ I3=sd_cmd_ptr[4] O=$abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$false O=$abc$32260$new_n355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 O=$abc$32260$new_n356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 O=$abc$32260$new_n357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=sd_cmd_ptr[4] O=$abc$32260$new_n364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32260$new_n366_ I1=$abc$32260$new_n367_ I2=$abc$32260$new_n368_ I3=sd_cmd_ptr[4] O=$abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 O=$abc$32260$new_n366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 O=$abc$32260$new_n367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$false O=$abc$32260$new_n368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32260$new_n372_ I1=$abc$32260$new_n373_ I2=sd_cmd_ptr[4] I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 O=$abc$32260$new_n371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 O=$abc$32260$new_n372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 O=$abc$32260$new_n373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=sd_cmd_ptr[4] O=$abc$32260$new_n374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32260$new_n376_ I1=$abc$32260$new_n377_ I2=$abc$32260$new_n378_ I3=sd_cmd_ptr[4] O=$abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 O=$abc$32260$new_n376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 O=$abc$32260$new_n377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$false O=$abc$32260$new_n378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32196 I1=sd_clk I2=$false I3=$false O=$abc$32260$new_n379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I2=CMD I3=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$28485_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[3] I2=sd_mem_state[0] I3=sd_mem_state[1] O=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:388$41_Y[0] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32159
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$procmux$24591.B_AND_S[23]_new_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29410_new_inv_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32163
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:398$43_Y[7] I1=$abc$32260$new_n388_ I2=$abc$32260$new_n392_ I3=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29410_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$new_n391_ I1=$abc$32260$new_n390_ I2=$abc$32260$new_n389_ I3=$false O=$abc$32260$new_n388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=sd_clk I2=$false I3=$false O=$abc$32260$new_n389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd_resp_ptr_r2[3] I1=sd_cmd_resp_ptr_r2[4] I2=sd_cmd_resp_ptr_r2[5] I3=sd_cmd_resp_ptr_r2[6] O=$abc$32260$new_n390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32152 I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32164 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32168 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32192 O=$abc$32260$new_n391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32164 I1=$abc$32260$new_n389_ I2=$abc$32260$procmux$24444.B_AND_S[10]_new_ I3=$false O=$abc$32260$new_n392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 I1=sd_mem_state[0] I2=$false I3=$false O=$abc$32260$procmux$24444.B_AND_S[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32164 I1=$abc$32260$sub$microsd.v:398$43_Y[7] I2=$abc$32260$new_n395_ I3=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ O=$abc$32260$procmux$24591.B_AND_S[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036 I2=$false I3=$false O=$abc$32260$new_n395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$procmux$24591.B_AND_S[18]_new_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29390_new_inv_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32167
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:398$43_Y[2] I1=$abc$32260$new_n388_ I2=$abc$32260$new_n398_ I3=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29390_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32168 I1=$abc$32260$new_n389_ I2=$abc$32260$procmux$24444.B_AND_S[10]_new_ I3=$false O=$abc$32260$new_n398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32168 I1=$abc$32260$sub$microsd.v:398$43_Y[2] I2=$abc$32260$new_n395_ I3=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ O=$abc$32260$procmux$24591.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036 I1=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I3=$false O=$abc$32260$new_n403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=$abc$32260$new_n405_ I2=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I3=sd_clk O=$abc$32260$new_n404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32188 O=$abc$32260$new_n405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172 I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32176 I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036 I3=$false O=$abc$32260$new_n408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32176 I1=$abc$32260$new_n410_ I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I3=$abc$32260$new_n411_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32175
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=sd_clk I2=$abc$32260$procmux$24444.B_AND_S[10]_new_ I3=$abc$32260$new_n403_ O=$abc$32260$new_n410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32176 I3=$abc$32260$new_n329_ O=$abc$32260$new_n411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=sd_clk I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I3=$abc$32260$procmux$24444.B_AND_S[10]_new_ O=$abc$32260$new_n415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$32260$procmux$24591.B_AND_S[16]_new_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29382_new_inv_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32191
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:398$43_Y[0] I1=$abc$32260$new_n388_ I2=$abc$32260$new_n426_ I3=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29382_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32192 I1=$abc$32260$new_n389_ I2=$abc$32260$procmux$24444.B_AND_S[10]_new_ I3=$false O=$abc$32260$new_n426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32192 I1=$abc$32260$sub$microsd.v:398$43_Y[0] I2=$abc$32260$new_n395_ I3=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ O=$abc$32260$procmux$24591.B_AND_S[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32260$new_n434_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32196 I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I3=$abc$32260$procmux$24516.B_AND_S[6]_new_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32195
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:341$35_Y[0] I1=$abc$32260$new_n430_ I2=$abc$32260$new_n433_ I3=$false O=$abc$32260$procmux$24516.B_AND_S[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$eq$microsd.v:334$34_Y_new_ I1=sd_clk I2=$false I3=$false O=$abc$32260$new_n430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$new_n432_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I3=$false O=$abc$32260$eq$microsd.v:334$34_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd_ptr[4] I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32200 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32196 O=$abc$32260$new_n432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32196 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I3=$false O=$abc$32260$new_n433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036 I1=sd_clk I2=$abc$32260$auto$wreduce.cc:455:run$24704[0]_new_ I3=$false O=$abc$32260$new_n434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32260$new_n434_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32200 I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I3=$abc$32260$procmux$24516.B_AND_S[7]_new_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32199
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$new_n379_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32200 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I3=$false O=$abc$32260$procmux$24516.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$32260$new_n434_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I3=$abc$32260$procmux$24516.B_AND_S[8]_new_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:341$35_Y[2] I1=$abc$32260$new_n430_ I2=$abc$32260$new_n439_ I3=$false O=$abc$32260$procmux$24516.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I3=$false O=$abc$32260$new_n439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$new_n434_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I3=$abc$32260$procmux$24516.B_AND_S[9]_new_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32207
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:341$35_Y[3] I1=$abc$32260$new_n430_ I2=$abc$32260$new_n442_ I3=$false O=$abc$32260$procmux$24516.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I3=$false O=$abc$32260$new_n442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$new_n434_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I3=$abc$32260$procmux$24516.B_AND_S[11]_new_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32211
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:341$35_Y[5] I1=$abc$32260$new_n430_ I2=$abc$32260$new_n445_ I3=$false O=$abc$32260$procmux$24516.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I3=$false O=$abc$32260$new_n445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I1=$abc$32260$new_n447_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32215
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I1=$abc$32260$sub$microsd.v:200$13_Y[0] I2=$abc$32260$new_n448_ I3=$abc$32260$sub$microsd.v:258$29_Y[0] O=$abc$32260$new_n447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_ I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_ I2=$false I3=$false O=$abc$32260$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$new_n450_ I1=$abc$32260$new_n451_ I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I2=$false I3=$false O=$abc$32260$new_n450_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=data_ptr[6] I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32224 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32216 O=$abc$32260$new_n451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_ I1=crc_state[0] I2=crc_state[1] I3=$false O=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_state[2] I1=crc_state[3] I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_ I3=$false O=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=crc_state[3] I3=crc_state[2] O=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I1=$abc$32260$new_n457_ I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32219
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32216 I2=$abc$32260$new_n448_ I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 O=$abc$32260$new_n457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101000101
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:258$29_Y[2] I1=$abc$32260$new_n448_ I2=$abc$32260$new_n459_ I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32223
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32224 I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I3=$false O=$abc$32260$new_n459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:258$29_Y[3] I1=$abc$32260$new_n448_ I2=$abc$32260$new_n461_ I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32227
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I3=$false O=$abc$32260$new_n461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:258$29_Y[5] I1=$abc$32260$new_n448_ I2=$abc$32260$new_n463_ I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32231
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:200$13_Y[5] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I3=$false O=$abc$32260$new_n463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$24826[0]_new_inv_ I1=clkdiv[4] I2=clkdiv[5] I3=clkdiv[6] O=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clkdiv[3] I1=clkdiv[0] I2=clkdiv[1] I3=clkdiv[2] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$24826[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[1] I3=sd_mem_state[3] O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101101101
.gate SB_LUT4 I0=$abc$32260$new_n468_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_ I2=$false I3=$false O=$0\sd_cmd[47:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$new_n469_ I1=$abc$32260$new_n471_ I2=$abc$32260$new_n474_ I3=$abc$32260$new_n477_ O=$abc$32260$new_n468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[12] I1=sd_cmd[14] I2=sd_cmd[17] I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[3]_new_inv_ O=$abc$32260$new_n469_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[20] I1=sd_cmd[21] I2=sd_cmd[22] I3=sd_cmd[23] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[9] I1=sd_cmd[11] I2=$abc$32260$new_n472_ I3=$abc$32260$new_n473_ O=$abc$32260$new_n471_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_cmd[8] I1=sd_cmd[10] I2=sd_cmd[18] I3=sd_cmd[19] O=$abc$32260$new_n472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[13] I1=sd_cmd[15] I2=sd_cmd[16] I3=$false O=$abc$32260$new_n473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[6]_new_inv_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[4]_new_inv_ I2=$false I3=$false O=$abc$32260$new_n474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[33] I2=sd_cmd[34] I3=sd_cmd[35] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[25] I2=sd_cmd[26] I3=sd_cmd[27] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_ I2=$abc$32260$new_n479_ I3=$abc$32260$new_n480_ O=$abc$32260$new_n477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[47] I2=sd_cmd[45] I3=sd_cmd[46] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[31] I2=sd_cmd[36] I3=sd_cmd[37] O=$abc$32260$new_n479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[39] I2=sd_cmd[28] I3=sd_cmd[38] O=$abc$32260$new_n480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[41] I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32260$new_n508_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_ I2=$abc$32260$new_n505_ I3=$false O=$0\sd_cmd[47:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$0\sd_cmd[47:0][43] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_ I2=$0\sd_cmd[47:0][41] I3=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_ O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_ I2=$abc$32260$new_n468_ I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_ O=$0\sd_cmd[47:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32260$new_n469_ I1=$abc$32260$new_n471_ I2=$abc$32260$new_n474_ I3=$abc$32260$new_n486_ O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32260$new_n479_ I1=$abc$32260$new_n480_ I2=$false I3=$false O=$abc$32260$new_n486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[9]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[41] I2=sd_cmd[40] I3=sd_cmd[42] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[44] I2=sd_cmd[45] I3=sd_cmd[46] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32260$new_n491_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_ I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[1]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26917[16]_new_inv_ I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25062[2]_new_inv_ O=$abc$32260$new_n491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[41] I1=$abc$32260$new_n468_ I2=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_ I3=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_ O=$0\sd_cmd[47:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$32260$new_n469_ I1=$abc$32260$new_n471_ I2=$abc$32260$new_n474_ I3=$abc$32260$new_n494_ O=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32260$new_n479_ I1=$abc$32260$new_n495_ I2=$abc$32260$new_n496_ I3=$abc$32260$new_n497_ O=$abc$32260$new_n494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[47] I2=sd_cmd[40] I3=sd_cmd[46] O=$abc$32260$new_n495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[39] I2=sd_cmd[42] I3=sd_cmd[43] O=$abc$32260$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[45] I2=sd_cmd[28] I3=sd_cmd[38] O=$abc$32260$new_n497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32260$new_n469_ I1=$abc$32260$new_n474_ I2=$abc$32260$new_n499_ I3=$abc$32260$new_n500_ O=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_ I1=$abc$32260$new_n479_ I2=$abc$32260$new_n480_ I3=$false O=$abc$32260$new_n499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32260$new_n472_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26735[17]_new_inv_ I2=$abc$32260$new_n502_ I3=$abc$32260$new_n503_ O=$abc$32260$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[43] I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26735[17]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[41] I2=sd_cmd[9] I3=sd_cmd[11] O=$abc$32260$new_n502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_cmd[13] I1=sd_cmd[15] I2=sd_cmd[16] I3=$false O=$abc$32260$new_n503_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[0] O=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=crc_buffer[5] I1=$abc$32260$procmux$24444.B_AND_S[24]_new_ I2=sd_cmd[6] I3=$false O=$abc$32260$new_n505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I2=$false I3=$false O=$abc$32260$procmux$24444.B_AND_S[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[1] O=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=crc_buffer[5] I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I3=$false O=$abc$32260$new_n508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$new_n511_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_ I2=$abc$32260$new_n510_ I3=$false O=$0\sd_cmd[47:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$32260$procmux$24444.B_AND_S[24]_new_ I2=sd_cmd[1] I3=$false O=$abc$32260$new_n510_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I3=$false O=$abc$32260$new_n511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$new_n514_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_ I2=$abc$32260$new_n513_ I3=$false O=$0\sd_cmd[47:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[1] I1=$abc$32260$procmux$24444.B_AND_S[24]_new_ I2=sd_cmd[2] I3=$false O=$abc$32260$new_n513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=crc_buffer[1] I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I3=$false O=$abc$32260$new_n514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$new_n517_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_ I2=$abc$32260$new_n516_ I3=$false O=$0\sd_cmd[47:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$32260$procmux$24444.B_AND_S[24]_new_ I2=sd_cmd[3] I3=$false O=$abc$32260$new_n516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I3=$false O=$abc$32260$new_n517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$new_n520_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_ I2=$abc$32260$new_n519_ I3=$false O=$0\sd_cmd[47:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[3] I1=$abc$32260$procmux$24444.B_AND_S[24]_new_ I2=sd_cmd[4] I3=$false O=$abc$32260$new_n519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=crc_buffer[3] I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I3=$false O=$abc$32260$new_n520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$new_n523_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_ I2=$abc$32260$new_n522_ I3=$false O=$0\sd_cmd[47:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[4] I1=$abc$32260$procmux$24444.B_AND_S[24]_new_ I2=sd_cmd[5] I3=$false O=$abc$32260$new_n522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=crc_buffer[4] I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I3=$false O=$abc$32260$new_n523_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$new_n526_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30705_new_inv_ I2=$abc$32260$new_n525_ I3=$false O=$0\sd_cmd[47:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[6] I1=$abc$32260$procmux$24444.B_AND_S[24]_new_ I2=sd_cmd[7] I3=$false O=$abc$32260$new_n525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=crc_buffer[6] I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I3=$false O=$abc$32260$new_n526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465 I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_ I3=$false O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30458
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I2=$false I3=$false O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[27] I2=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_ I3=$false O=$0\sd_cmd[47:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_ I1=sd_cmd[40] I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$new_n468_ I1=sd_cmd[41] I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26587_new_inv_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26858[4]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[37] I2=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_ I3=$false O=$0\sd_cmd[47:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$0\sd_cmd[47:0][45] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[2]_new_ I2=$false I3=$false O=$0\sd_cmd[47:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26824_new_inv_ I1=$0\sd_cmd[47:0][44] I2=$false I3=$false O=$0\sd_cmd[47:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_cmd_resp[38] I1=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26733_new_inv_ I2=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$26915_new_inv_ I3=$false O=$0\sd_cmd[47:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=$0\sd_cmd[47:0][44] I2=$false I3=$false O=$0\sd_cmd[47:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$0\sd_cmd[47:0][41] I1=$abc$32260$new_n539_ I2=$false I3=$false O=$0\sd_cmd[47:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0\sd_cmd[47:0][43] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25146[0]_new_ I2=$false I3=$false O=$abc$32260$new_n539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I2=$false I3=$false O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32260$new_n410_ I1=sd_cmd_resp_ptr[4] I2=$abc$32260$new_n554_ I3=$false O=$0\sd_cmd_resp_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$32260$new_n404_ I1=$abc$32260$procmux$24444.B_AND_S[10]_new_ I2=$abc$32260$new_n408_ I3=$abc$32260$auto$wreduce.cc:455:run$24707[4] O=$abc$32260$new_n554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I3=$false O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30638
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25262_new_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I2=cmd_read I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_ O=$0\cmd_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$32260$new_n558_ I1=crc_buffer[1] I2=$abc$32260$new_n561_ I3=$false O=$0\crc_buffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$32260$procmux$24403.B_AND_S[10]_new_ I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_ I2=$false I3=$false O=$abc$32260$new_n558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_state[0] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_ I2=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_ I3=crc_state[1] O=$abc$32260$procmux$24403.B_AND_S[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_ I3=$false O=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sd_cmd[41] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_ I3=crc_buffer[0] O=$abc$32260$new_n561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_ I1=crc_state[0] I2=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_ I3=crc_state[1] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32260$new_n558_ I1=crc_buffer[2] I2=$abc$32260$new_n564_ I3=$false O=$0\crc_buffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd[42] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_ I3=crc_buffer[1] O=$abc$32260$new_n564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_ I2=$abc$32260$procmux$24535.B_AND_S[9]_new_ I3=$abc$32260$new_n566_ O=$0\crc_buffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$procmux$24403.B_AND_S[10]_new_ I3=crc_buffer[3] O=$abc$32260$new_n566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_buffer[3] I1=crc_buffer[7] I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_ I3=$false O=$abc$32260$procmux$24535.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$32260$new_n558_ I1=crc_buffer[4] I2=$abc$32260$new_n569_ I3=$false O=$0\crc_buffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd[44] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_ I3=crc_buffer[3] O=$abc$32260$new_n569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32260$new_n558_ I1=crc_buffer[5] I2=$abc$32260$new_n571_ I3=$false O=$0\crc_buffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd[45] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_ I3=crc_buffer[4] O=$abc$32260$new_n571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32260$new_n558_ I1=crc_buffer[6] I2=$abc$32260$new_n573_ I3=$false O=$0\crc_buffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd[46] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_ I3=crc_buffer[5] O=$abc$32260$new_n573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_ I1=crc_buffer[6] I2=$abc$32260$new_n575_ I3=$false O=$0\crc_buffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd[47] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$procmux$24403.B_AND_S[10]_new_ I3=crc_buffer[7] O=$abc$32260$new_n575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:341$35_Y[4] I1=$abc$32260$new_n430_ I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I3=$abc$32260$new_n577_ O=$0\sd_cmd_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$32260$new_n434_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I2=$abc$32260$new_n578_ I3=sd_cmd_ptr[4] O=$abc$32260$new_n577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I2=$false I3=$false O=$abc$32260$new_n578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$new_n335_ I1=sd_cmd_resp[24] I2=$abc$32260$new_n580_ I3=$false O=$0\sd_cmd_resp[47:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sd_cmd_resp[24] I1=CMD I2=$abc$32260$new_n581_ I3=$abc$32260$new_n329_ O=$abc$32260$new_n580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32260$new_n582_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_ I3=$false O=$abc$32260$new_n581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32188 I2=sd_cmd_resp_ptr[4] I3=$false O=$abc$32260$new_n582_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663 I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452 I2=$false I3=$false O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32260$new_n588_ I1=$abc$32260$new_n590_ I2=$abc$32260$new_n587_ I3=$false O=$0\sd_cmd_resp[47:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32260$new_n588_ I1=$abc$32260$new_n329_ I2=$abc$32260$new_n335_ I3=sd_cmd_resp[25] O=$abc$32260$new_n587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$32260$new_n582_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_ I3=$false O=$abc$32260$new_n588_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172 I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32176 I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$new_n329_ I1=CMD I2=$false I3=$false O=$abc$32260$new_n590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$procmux$24444.B_AND_S[8]_new_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_ I2=$abc$32260$new_n596_ I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_ O=$0\sd_mem_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111111111111
.gate SB_LUT4 I0=$abc$32260$new_n404_ I1=$abc$32260$new_n388_ I2=sd_clk I3=$abc$32260$procmux$24444.B_AND_S[10]_new_ O=$abc$32260$procmux$24444.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$32260$procmux$24480_Y[1]_new_inv_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$new_n469_ I1=$abc$32260$new_n471_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$27272[1]_new_inv_ I3=$false O=$abc$32260$procmux$24480_Y[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd[24] I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26847[8]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$26567[9]_new_inv_ I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$27272[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:168:logic_reduce$27286_new_inv_ I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 I2=$abc$32260$procmux$24444.B_AND_S[12]_new_ I3=$abc$32260$new_n604_ O=$abc$32260$new_n596_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$wreduce.cc:455:run$24704[0]_new_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036 I3=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ O=$abc$32260$procmux$24444.B_AND_S[12]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$32260$new_n600_ I1=$abc$32260$new_n602_ I2=$abc$32260$new_n603_ I3=$false O=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$24841[0]_new_inv_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32236 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32240 I3=$false O=$abc$32260$new_n600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=init_delay[0] I1=init_delay[1] I2=init_delay[2] I3=init_delay[3] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$24841[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[10] I1=init_delay[11] I2=init_delay[12] I3=init_delay[13] O=$abc$32260$new_n602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[5] I1=init_delay[7] I2=init_delay[8] I3=init_delay[9] O=$abc$32260$new_n603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32260$procmux$24444.B_AND_S[24]_new_ I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_ I3=$false O=$abc$32260$new_n604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[2] I2=sd_mem_state[0] I3=sd_mem_state[3] O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$32260$auto$simplemap.cc:168:logic_reduce$27286_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32260$eq$microsd.v:334$34_Y_new_ I1=sd_clk I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_ I1=$abc$32260$procmux$24480_Y[1]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[1]_new_ I3=$abc$32260$new_n610_ O=$0\sd_mem_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$32260$new_n388_ I1=$abc$32260$new_n404_ I2=$abc$32260$procmux$24444.B_AND_S[10]_new_ I3=sd_clk O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29737[2]_new_inv_ I2=$false I3=$false O=$abc$32260$new_n610_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$new_n335_ I1=sd_cmd_resp[26] I2=$abc$32260$new_n612_ I3=$false O=$0\sd_cmd_resp[47:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sd_cmd_resp[26] I1=CMD I2=$abc$32260$new_n613_ I3=$abc$32260$new_n329_ O=$abc$32260$new_n612_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32260$new_n582_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_ I3=$false O=$abc$32260$new_n613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32176 I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172 I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$32260$new_n434_ I2=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29756[1]_new_ O=$0\sd_mem_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29763[3]_new_ I1=$abc$32260$new_n617_ I2=$false I3=$false O=$0\sd_mem_state[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I2=$abc$32260$eq$microsd.v:334$34_Y_new_ I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29768[0]_new_ O=$abc$32260$new_n617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$32260$new_n335_ I1=sd_cmd_resp[27] I2=$abc$32260$procmux$861_Y_new_inv_ I3=$abc$32260$new_n329_ O=$0\sd_cmd_resp[47:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[27] I2=$abc$32260$new_n620_ I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25232[1]_new_inv_ O=$abc$32260$procmux$861_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$32260$new_n582_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_ I2=$false I3=$false O=$abc$32260$new_n620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172 I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32176 I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32260$new_n335_ I1=sd_cmd_resp[28] I2=$abc$32260$new_n623_ I3=$false O=$0\sd_cmd_resp[47:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sd_cmd_resp[28] I1=CMD I2=$abc$32260$new_n624_ I3=$abc$32260$new_n329_ O=$abc$32260$new_n623_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32260$new_n582_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_ I3=$false O=$abc$32260$new_n624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 I2=$false I3=$false O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32260$new_n335_ I1=sd_cmd_resp[29] I2=$abc$32260$new_n627_ I3=$false O=$0\sd_cmd_resp[47:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=sd_cmd_resp[29] I1=CMD I2=$abc$32260$new_n628_ I3=$abc$32260$new_n329_ O=$abc$32260$new_n627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32260$new_n582_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_ I3=$false O=$abc$32260$new_n628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32260$new_n329_ I1=$abc$32260$new_n630_ I2=$abc$32260$new_n631_ I3=sd_cmd_resp[30] O=$0\sd_cmd_resp[47:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101100110000
.gate SB_LUT4 I0=sd_cmd_resp[30] I1=$abc$32260$new_n335_ I2=$abc$32260$new_n590_ I3=$false O=$abc$32260$new_n630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32260$new_n582_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_ I3=$false O=$abc$32260$new_n631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32260$new_n335_ I1=sd_cmd_resp[31] I2=$abc$32260$procmux$637_Y_new_inv_ I3=$abc$32260$new_n329_ O=$0\sd_cmd_resp[47:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[31] I2=$abc$32260$new_n620_ I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[1]_new_inv_ O=$abc$32260$procmux$637_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$32260$new_n448_ I1=$abc$32260$sub$microsd.v:258$29_Y[4] I2=$abc$32260$procmux$24435.B_AND_S[18]_new_ I3=$false O=$0\data_ptr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I1=data_ptr[4] I2=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I3=$false O=$abc$32260$procmux$24435.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I1=$abc$32260$sub$microsd.v:200$13_Y[6] I2=$abc$32260$new_n448_ I3=$abc$32260$sub$microsd.v:258$29_Y[6] O=$0\data_ptr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32260$new_n330_ I1=$abc$32260$new_n590_ I2=$abc$32260$new_n638_ I3=$abc$32260$new_n641_ O=$0\sd_cmd_resp[47:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111000000
.gate SB_LUT4 I0=$abc$32260$new_n639_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_ I2=$false I3=$false O=$abc$32260$new_n638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$new_n640_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 I3=$false O=$abc$32260$new_n639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32188 I2=sd_cmd_resp_ptr[4] I3=$false O=$abc$32260$new_n640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 I1=sd_cmd_resp[32] I2=$false I3=$false O=$abc$32260$new_n641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$new_n330_ I1=$abc$32260$new_n590_ I2=$abc$32260$new_n643_ I3=$abc$32260$new_n644_ O=$0\sd_cmd_resp[47:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111000000
.gate SB_LUT4 I0=$abc$32260$new_n639_ I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_ I2=$false I3=$false O=$abc$32260$new_n643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 I1=sd_cmd_resp[33] I2=$false I3=$false O=$abc$32260$new_n644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29941[1]_new_ I1=$abc$32260$new_n646_ I2=$false I3=$false O=$0\crc_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_ I1=crc_buffer[7] I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_ I3=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ O=$abc$32260$new_n646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$32260$new_n335_ I1=sd_cmd_resp[34] I2=$abc$32260$procmux$490_Y_new_inv_ I3=$abc$32260$new_n329_ O=$0\sd_cmd_resp[47:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[34] I2=$abc$32260$new_n639_ I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_ O=$abc$32260$procmux$490_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_ I1=$abc$32260$new_n650_ I2=$false I3=$false O=$0\crc_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_buffer[7] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_ I2=crc_state[1] I3=crc_state[0] O=$abc$32260$new_n650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100111111
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_ I3=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_ O=$0\crc_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$32260$new_n335_ I1=sd_cmd_resp[35] I2=$abc$32260$procmux$445_Y_new_inv_ I3=$abc$32260$new_n329_ O=$0\sd_cmd_resp[47:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[35] I2=$abc$32260$new_n639_ I3=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25103[0]_new_inv_ O=$abc$32260$procmux$445_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$32260$new_n329_ I1=$abc$32260$new_n655_ I2=$abc$32260$new_n656_ I3=sd_cmd_resp[36] O=$0\sd_cmd_resp[47:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101100110000
.gate SB_LUT4 I0=sd_cmd_resp[36] I1=$abc$32260$new_n335_ I2=$abc$32260$new_n590_ I3=$false O=$abc$32260$new_n655_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25189[0]_new_inv_ I2=$abc$32260$new_n640_ I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 O=$abc$32260$new_n656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32260$new_n329_ I1=$abc$32260$new_n658_ I2=$abc$32260$new_n659_ I3=sd_cmd_resp[37] O=$0\sd_cmd_resp[47:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101100110000
.gate SB_LUT4 I0=sd_cmd_resp[37] I1=$abc$32260$new_n335_ I2=$abc$32260$new_n590_ I3=$false O=$abc$32260$new_n658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25165[0]_new_inv_ I2=$abc$32260$new_n640_ I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 O=$abc$32260$new_n659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_cmd[40] I1=$abc$32260$auto$simplemap.cc:168:logic_reduce$27116_new_inv_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$30021[0]_new_ I3=$abc$32260$procmux$24384.B_AND_S[2]_new_ O=$0\crc_buffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_ I1=$abc$32260$new_n684_ I2=$abc$32260$new_n662_ I3=$abc$32260$new_n707_ O=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$30021[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$32260$new_n674_ I1=$abc$32260$new_n663_ I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32224 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32216 O=$abc$32260$new_n662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32260$new_n669_ I1=$abc$32260$new_n671_ I2=$abc$32260$new_n664_ I3=$abc$32260$new_n667_ O=$abc$32260$new_n663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$32260$new_n666_ I1=$abc$32260$new_n665_ I2=data_ptr[4] I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 O=$abc$32260$new_n664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[10] I1=sd_cmd[2] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=$false O=$abc$32260$new_n665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[34] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=$false O=$abc$32260$new_n666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 I1=$abc$32260$new_n668_ I2=$false I3=$false O=$abc$32260$new_n667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=data_ptr[4] O=$abc$32260$new_n668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$abc$32260$new_n670_ O=$abc$32260$new_n669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I1=data_ptr[4] I2=$false I3=$false O=$abc$32260$new_n670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][0]_new_ I1=$abc$32260$new_n450_ I2=$abc$32260$new_n673_ I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 O=$abc$32260$new_n671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=data_ptr[4] O=$abc$32260$new_n673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$32260$new_n680_ I1=$abc$32260$new_n681_ I2=$abc$32260$new_n675_ I3=$abc$32260$new_n678_ O=$abc$32260$new_n674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][14]_new_ I1=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][6]_new_ I2=data_ptr[4] I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 O=$abc$32260$new_n675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][14]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 I1=$abc$32260$new_n679_ I2=$false I3=$false O=$abc$32260$new_n678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=data_ptr[4] O=$abc$32260$new_n679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$abc$32260$new_n670_ O=$abc$32260$new_n680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][4]_new_ I1=$abc$32260$new_n450_ I2=$abc$32260$new_n683_ I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 O=$abc$32260$new_n681_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=data_ptr[4] O=$abc$32260$new_n683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32260$new_n696_ I1=$abc$32260$new_n685_ I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32216 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32224 O=$abc$32260$new_n684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$32260$new_n691_ I1=$abc$32260$new_n694_ I2=$abc$32260$new_n686_ I3=$abc$32260$new_n687_ O=$abc$32260$new_n685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$abc$32260$new_n450_ O=$abc$32260$new_n686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][9]_new_inv_ I1=$abc$32260$new_n670_ I2=$abc$32260$new_n688_ I3=$abc$32260$new_n689_ O=$abc$32260$new_n687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I1=sd_cmd[25] I2=data_ptr[4] I3=$false O=$abc$32260$new_n688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_cmd[17] I1=data_ptr[4] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 O=$abc$32260$new_n689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][9]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][3]_new_ I1=$abc$32260$new_n450_ I2=$abc$32260$new_n693_ I3=$false O=$abc$32260$new_n691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=data_ptr[4] O=$abc$32260$new_n693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][11]_new_ I1=$abc$32260$new_n670_ I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 I3=$false O=$abc$32260$new_n694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32260$new_n702_ I1=$abc$32260$new_n703_ I2=$abc$32260$new_n697_ I3=$abc$32260$new_n699_ O=$abc$32260$new_n696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 I1=$abc$32260$new_n698_ I2=$false I3=$false O=$abc$32260$new_n697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=data_ptr[4] O=$abc$32260$new_n698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][7]_new_inv_ I1=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][15]_new_inv_ I2=data_ptr[4] I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 O=$abc$32260$new_n699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010111110011
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][15]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$abc$32260$new_n450_ O=$abc$32260$new_n702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][13]_new_ I1=$abc$32260$new_n670_ I2=$abc$32260$new_n704_ I3=$abc$32260$new_n706_ O=$abc$32260$new_n703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I1=sd_cmd[29] I2=data_ptr[4] I3=$false O=$abc$32260$new_n704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I3=$false O=$abc$32260$techmap$shiftx$microsd.v:257$28.$4\buffer[47:0][13]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[21] I1=data_ptr[4] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 O=$abc$32260$new_n706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$32260$auto$wreduce.cc:455:run$24697[2]_new_ I2=$abc$32260$procmux$24403.B_AND_S[10]_new_ I3=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26126_new_ O=$abc$32260$new_n707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101110110000
.gate SB_LUT4 I0=crc_buffer[0] I1=crc_buffer[7] I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26489_new_ I3=$false O=$abc$32260$procmux$24384.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$32260$new_n329_ I1=$abc$32260$new_n710_ I2=$abc$32260$new_n711_ I3=sd_cmd_resp[38] O=$0\sd_cmd_resp[47:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101100110000
.gate SB_LUT4 I0=sd_cmd_resp[38] I1=$abc$32260$new_n335_ I2=$abc$32260$new_n590_ I3=$false O=$abc$32260$new_n710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$25132[0]_new_inv_ I2=$abc$32260$new_n640_ I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 O=$abc$32260$new_n711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32160 I1=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$30333[1]_new_inv_ I2=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319 I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30358
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036 I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30303[2]_new_inv_ I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$0\sd_cmd[47:0][41] I1=$abc$32260$new_n539_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_ I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673 I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$32260$procmux$24444.B_AND_S[24]_new_ I1=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749 I2=$false I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:168:logic_reduce$27113[1]_new_inv_ I1=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$31533[0]_new_inv_ I2=$false I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749 I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=init_delay[0] I1=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 I2=$false I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$auto$wreduce.cc:455:run$24704[0]_new_ I1=resp_delay[1] I2=$false I3=$false O=$abc$32260$procmux$24651_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32260$auto$wreduce.cc:455:run$24704[0]_new_ I1=$abc$32260$sub$microsd.v:388$41_Y[3] I2=$false I3=$false O=$abc$32260$procmux$24651_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[24] I2=$false I3=$false O=$0\sd_cmd[47:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[25] I2=$false I3=$false O=$0\sd_cmd[47:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[26] I2=$false I3=$false O=$0\sd_cmd[47:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[28] I2=$false I3=$false O=$0\sd_cmd[47:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[29] I2=$false I3=$false O=$0\sd_cmd[47:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[30] I2=$false I3=$false O=$0\sd_cmd[47:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[31] I2=$false I3=$false O=$0\sd_cmd[47:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[32] I2=$false I3=$false O=$0\sd_cmd[47:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[33] I2=$false I3=$false O=$0\sd_cmd[47:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[34] I2=$false I3=$false O=$0\sd_cmd[47:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[35] I2=$false I3=$false O=$0\sd_cmd[47:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[36] I2=$false I3=$false O=$0\sd_cmd[47:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$29164[0]_new_ I1=sd_cmd_resp[38] I2=$false I3=$false O=$0\sd_cmd[47:0][39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\init_delay[13:0][4] I1=$false I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32235
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\init_delay[13:0][6] I1=$false I2=$false I3=$false O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32239
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32140 I1=$false I2=$false I3=$false O=resp_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32144 I1=$false I2=$false I3=$false O=resp_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32148 I1=$false I2=$false I3=$false O=resp_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32152 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32156 I1=$false I2=$false I3=$false O=cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32160 I1=$false I2=$false I3=$false O=resp_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32164 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32168 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32176 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32188 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32192 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32196 I1=$false I2=$false I3=$false O=sd_cmd_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32200 I1=$false I2=$false I3=$false O=sd_cmd_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 I1=$false I2=$false I3=$false O=sd_cmd_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I1=$false I2=$false I3=$false O=sd_cmd_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 I1=$false I2=$false I3=$false O=sd_cmd_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32216 I1=$false I2=$false I3=$false O=data_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220 I1=$false I2=$false I3=$false O=data_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32224 I1=$false I2=$false I3=$false O=data_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228 I1=$false I2=$false I3=$false O=data_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232 I1=$false I2=$false I3=$false O=data_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32236 I1=$false I2=$false I3=$false O=init_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32240 I1=$false I2=$false I3=$false O=init_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clkdiv[1] I1=$false I2=$false I3=$false O=$abc$32260$add$microsd.v:118$3_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init_delay[1] I1=$false I2=$false I3=$false O=$0\init_delay[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_read I1=$false I2=$false I3=$false O=$abc$32260$auto$rtlil.cc:1832:Not$24683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd_clk I1=$false I2=$false I3=$false O=$0\sd_clk[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\sd_cmd[47:0][41] I1=$abc$32260$new_n539_ I2=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$30646[1]_new_inv_ I3=$false O=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32260$auto$ice40_ffinit.cc:141:execute$32156 I1=sd_clk I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$26264_new_ I3=$false O=$abc$32260$new_n769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100011
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][3]_new_inv_ I1=$abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][1]_new_inv_ I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32196 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32200 O=$abc$32260$new_n770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$32260$new_n374_ I1=$abc$32260$new_n371_ I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 I3=$abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][0]_new_inv_ O=$abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:333$33.$10\buffer[47:0][0]_new_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32196 I2=$abc$32260$new_n777_ I3=$abc$32260$new_n770_ O=$abc$32260$shiftx$microsd.v:333$33.buffer[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011011100001100
.gate SB_LUT4 I0=$abc$32260$shiftx$microsd.v:333$33.buffer[0]_new_inv_ I1=$abc$32260$new_n769_ I2=$abc$32260$auto$simplemap.cc:127:simplemap_reduce$28485_new_ I3=sd_clk O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32155
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100001100
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212 O=$abc$32260$new_n774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[10] I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208 I3=$abc$32260$new_n774_ O=$abc$32260$new_n775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=sd_cmd_ptr[4] I1=$abc$32260$new_n775_ I2=$abc$32260$new_n364_ I3=$false O=$abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32260$techmap$shiftx$microsd.v:333$33.$11\buffer[47:0][2]_new_inv_ I1=$abc$32260$techmap$shiftx$microsd.v:333$33.$7\buffer[47:0][2]_new_inv_ I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32200 I3=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204 O=$abc$32260$new_n777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=sd_clk I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172 I3=$abc$32260$procmux$24444.B_AND_S[10]_new_ O=$abc$32260$new_n778_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$32260$new_n404_ I1=$abc$32260$new_n408_ I2=$abc$32260$new_n778_ I3=$abc$32260$auto$wreduce.cc:455:run$24707[0] O=$abc$32260$new_n779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001110101111
.gate SB_LUT4 I0=$abc$32260$new_n403_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I3=$abc$32260$new_n779_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32171
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32260$new_n408_ I1=$abc$32260$new_n404_ I2=$abc$32260$auto$wreduce.cc:455:run$24707[2] I3=$abc$32260$new_n415_ O=$abc$32260$new_n781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110001011111
.gate SB_LUT4 I0=$abc$32260$new_n403_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I3=$abc$32260$new_n781_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32179
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=sd_clk I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 I3=$abc$32260$procmux$24444.B_AND_S[10]_new_ O=$abc$32260$new_n783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$32260$new_n404_ I1=$abc$32260$new_n408_ I2=$abc$32260$new_n783_ I3=$abc$32260$auto$wreduce.cc:455:run$24707[3] O=$abc$32260$new_n784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001110101111
.gate SB_LUT4 I0=$abc$32260$new_n403_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I3=$abc$32260$new_n784_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32183
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32260$auto$simplemap.cc:256:simplemap_eqne$25060_new_inv_ I1=sd_clk I2=$abc$32260$auto$ice40_ffinit.cc:141:execute$32188 I3=$abc$32260$procmux$24444.B_AND_S[10]_new_ O=$abc$32260$new_n786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$32260$new_n404_ I1=$abc$32260$new_n408_ I2=$abc$32260$new_n786_ I3=$abc$32260$auto$wreduce.cc:455:run$24707[5] O=$abc$32260$new_n787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001110101111
.gate SB_LUT4 I0=$abc$32260$new_n403_ I1=$abc$32260$auto$ice40_ffinit.cc:141:execute$32188 I2=$abc$32260$auto$simplemap.cc:309:simplemap_lut$25348_new_ I3=$abc$32260$new_n787_ O=$abc$32260$auto$ice40_ffinit.cc:140:execute$32187
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32260$new_n395_ I1=$abc$32260$new_n388_ I2=sd_mem_state[0] I3=$false O=$abc$32260$new_n789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:398$43_Y[3] I1=sd_cmd_resp_ptr_r2[3] I2=$abc$32260$new_n789_ I3=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 O=$0\sd_cmd_resp_ptr_r2[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32260$new_n395_ I1=$abc$32260$new_n388_ I2=sd_mem_state[0] I3=$false O=$abc$32260$new_n791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:398$43_Y[4] I1=sd_cmd_resp_ptr_r2[4] I2=$abc$32260$new_n791_ I3=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 O=$0\sd_cmd_resp_ptr_r2[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32260$new_n395_ I1=$abc$32260$new_n388_ I2=sd_mem_state[0] I3=$false O=$abc$32260$new_n793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:398$43_Y[5] I1=sd_cmd_resp_ptr_r2[5] I2=$abc$32260$new_n793_ I3=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 O=$0\sd_cmd_resp_ptr_r2[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32260$new_n395_ I1=$abc$32260$new_n388_ I2=sd_mem_state[0] I3=$false O=$abc$32260$new_n795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32260$sub$microsd.v:398$43_Y[6] I1=sd_cmd_resp_ptr_r2[6] I2=$abc$32260$new_n795_ I3=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 O=$0\sd_cmd_resp_ptr_r2[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$false I1=$true I2=clkdiv[0] I3=$false O=$add$microsd.v:118$3_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clkdiv[0] CO=$auto$alumacc.cc:474:replace_alu$24728.C[2] I0=$false I1=clkdiv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[2] I3=$auto$alumacc.cc:474:replace_alu$24728.C[2] O=$add$microsd.v:118$3_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24728.C[2] CO=$auto$alumacc.cc:474:replace_alu$24728.C[3] I0=$false I1=clkdiv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[3] I3=$auto$alumacc.cc:474:replace_alu$24728.C[3] O=$add$microsd.v:118$3_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24728.C[3] CO=$auto$alumacc.cc:474:replace_alu$24728.C[4] I0=$false I1=clkdiv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[4] I3=$auto$alumacc.cc:474:replace_alu$24728.C[4] O=$add$microsd.v:118$3_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24728.C[4] CO=$auto$alumacc.cc:474:replace_alu$24728.C[5] I0=$false I1=clkdiv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[5] I3=$auto$alumacc.cc:474:replace_alu$24728.C[5] O=$add$microsd.v:118$3_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24728.C[5] CO=$auto$alumacc.cc:474:replace_alu$24728.C[6] I0=$false I1=clkdiv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[6] I3=$auto$alumacc.cc:474:replace_alu$24728.C[6] O=$add$microsd.v:118$3_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:118|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[0] I2=$false I3=$true O=$0\init_delay[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[10] O=$0\init_delay[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[10] CO=$auto$alumacc.cc:474:replace_alu$24731.C[11] I0=init_delay[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[11] O=$0\init_delay[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[11] CO=$auto$alumacc.cc:474:replace_alu$24731.C[12] I0=init_delay[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[12] O=$0\init_delay[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[12] CO=$auto$alumacc.cc:474:replace_alu$24731.C[13] I0=init_delay[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[13] O=$0\init_delay[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=init_delay[0] CO=$auto$alumacc.cc:474:replace_alu$24731.C[2] I0=init_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[2] O=$0\init_delay[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[2] CO=$auto$alumacc.cc:474:replace_alu$24731.C[3] I0=init_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[3] O=$0\init_delay[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[3] CO=$auto$alumacc.cc:474:replace_alu$24731.C[4] I0=init_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[4] O=$0\init_delay[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[4] CO=$auto$alumacc.cc:474:replace_alu$24731.C[5] I0=init_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[5] O=$0\init_delay[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[5] CO=$auto$alumacc.cc:474:replace_alu$24731.C[6] I0=init_delay[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[6] O=$0\init_delay[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[6] CO=$auto$alumacc.cc:474:replace_alu$24731.C[7] I0=init_delay[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[7] O=$0\init_delay[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[7] CO=$auto$alumacc.cc:474:replace_alu$24731.C[8] I0=init_delay[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[8] O=$0\init_delay[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[8] CO=$auto$alumacc.cc:474:replace_alu$24731.C[9] I0=init_delay[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24731.C[9] O=$0\init_delay[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24731.C[9] CO=$auto$alumacc.cc:474:replace_alu$24731.C[10] I0=init_delay[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:130|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$true I3=$true O=$abc$32260$sub$microsd.v:200$13_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:200|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[3] CO=$auto$alumacc.cc:474:replace_alu$24734.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:200|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24734.C[5] O=$abc$32260$sub$microsd.v:200$13_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:200|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24734.C[5] CO=$auto$alumacc.cc:474:replace_alu$24734.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:200|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24734.C[6] O=$abc$32260$sub$microsd.v:200$13_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:200|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$false I3=$true O=$abc$32260$sub$microsd.v:258$29_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24737.C[2] I0=data_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[2] O=$abc$32260$sub$microsd.v:258$29_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[2] CO=$auto$alumacc.cc:474:replace_alu$24737.C[3] I0=data_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[3] O=$abc$32260$sub$microsd.v:258$29_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[3] CO=$auto$alumacc.cc:474:replace_alu$24737.C[4] I0=data_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[4] O=$abc$32260$sub$microsd.v:258$29_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[4] CO=$auto$alumacc.cc:474:replace_alu$24737.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[5] O=$abc$32260$sub$microsd.v:258$29_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24737.C[5] CO=$auto$alumacc.cc:474:replace_alu$24737.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24737.C[6] O=$abc$32260$sub$microsd.v:258$29_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:258|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[0] I2=$false I3=$true O=$abc$32260$sub$microsd.v:341$35_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24740.C[2] I0=sd_cmd_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24740.C[2] O=$abc$32260$sub$microsd.v:341$35_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24740.C[2] CO=$auto$alumacc.cc:474:replace_alu$24740.C[3] I0=sd_cmd_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24740.C[3] O=$abc$32260$sub$microsd.v:341$35_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24740.C[3] CO=$auto$alumacc.cc:474:replace_alu$24740.C[4] I0=sd_cmd_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24740.C[4] O=$abc$32260$sub$microsd.v:341$35_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24740.C[4] CO=$auto$alumacc.cc:474:replace_alu$24740.C[5] I0=sd_cmd_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24740.C[5] O=$abc$32260$sub$microsd.v:341$35_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:341|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=resp_delay[0] I2=$false I3=$true O=$abc$32260$sub$microsd.v:388$41_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=resp_delay[0] CO=$auto$alumacc.cc:474:replace_alu$24743.C[2] I0=resp_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24743.C[2] O=$abc$32260$sub$microsd.v:388$41_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24743.C[2] CO=$auto$alumacc.cc:474:replace_alu$24743.C[3] I0=resp_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24743.C[3] O=$abc$32260$sub$microsd.v:388$41_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24743.C[3] CO=$auto$alumacc.cc:474:replace_alu$24743.C[4] I0=resp_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24743.C[4] O=$abc$32260$sub$microsd.v:388$41_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24743.C[4] CO=$auto$alumacc.cc:474:replace_alu$24743.C[5] I0=resp_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24743.C[5] O=$abc$32260$sub$microsd.v:388$41_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:388|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[0] I2=$false I3=$true O=$abc$32260$sub$microsd.v:398$43_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr_r2[0] CO=$auto$alumacc.cc:474:replace_alu$24746.C[2] I0=sd_cmd_resp_ptr_r2[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24746.C[2] O=$abc$32260$sub$microsd.v:398$43_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24746.C[2] CO=$auto$alumacc.cc:474:replace_alu$24746.C[3] I0=sd_cmd_resp_ptr_r2[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24746.C[3] O=$abc$32260$sub$microsd.v:398$43_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24746.C[3] CO=$auto$alumacc.cc:474:replace_alu$24746.C[4] I0=sd_cmd_resp_ptr_r2[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24746.C[4] O=$abc$32260$sub$microsd.v:398$43_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24746.C[4] CO=$auto$alumacc.cc:474:replace_alu$24746.C[5] I0=sd_cmd_resp_ptr_r2[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24746.C[5] O=$abc$32260$sub$microsd.v:398$43_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24746.C[5] CO=$auto$alumacc.cc:474:replace_alu$24746.C[6] I0=sd_cmd_resp_ptr_r2[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24746.C[6] O=$abc$32260$sub$microsd.v:398$43_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24746.C[6] CO=$auto$alumacc.cc:474:replace_alu$24746.C[7] I0=sd_cmd_resp_ptr_r2[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24746.C[7] O=$abc$32260$sub$microsd.v:398$43_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:398|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[0] I2=$false I3=$true O=$abc$32260$auto$wreduce.cc:455:run$24707[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24749.C[2] I0=sd_cmd_resp_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24749.C[2] O=$abc$32260$auto$wreduce.cc:455:run$24707[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24749.C[2] CO=$auto$alumacc.cc:474:replace_alu$24749.C[3] I0=sd_cmd_resp_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24749.C[3] O=$abc$32260$auto$wreduce.cc:455:run$24707[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24749.C[3] CO=$auto$alumacc.cc:474:replace_alu$24749.C[4] I0=sd_cmd_resp_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24749.C[4] O=$abc$32260$auto$wreduce.cc:455:run$24707[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24749.C[4] CO=$auto$alumacc.cc:474:replace_alu$24749.C[5] I0=sd_cmd_resp_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24749.C[5] O=$abc$32260$auto$wreduce.cc:455:run$24707[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:403|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate $_TBUF_ A=cmd E=$abc$32260$auto$rtlil.cc:1832:Not$24683 Y=CMD
.attr src "microsd.v:608"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32159 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32160
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32260$procmux$24651_Y[1] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30358 Q=resp_delay[1] R=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32139 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32140
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32260$procmux$24651_Y[3] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319 Q=resp_delay[3] R=$abc$32260$auto$simplemap.cc:250:simplemap_eqne$25036
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32143 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32144
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32147 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30319 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32148
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_clk[0:0] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30452 Q=sd_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32155 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30458 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32156
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32191 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32192
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32151 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32152
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32167 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32168
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][3] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=sd_cmd_resp_ptr_r2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][4] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=sd_cmd_resp_ptr_r2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][5] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=sd_cmd_resp_ptr_r2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][6] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=sd_cmd_resp_ptr_r2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32163 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32164
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][24] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][25] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][26] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][27] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][28] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][29] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][30] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][31] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][32] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][33] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][34] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][35] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][36] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][37] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][38] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30512 Q=sd_cmd_resp[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32171 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32172
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32175 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32176
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32179 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32180
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32183 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32184
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr[5:0][4] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=sd_cmd_resp_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32187 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30464 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32188
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_read[0:0] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30638 Q=cmd_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30659 Q=sd_cmd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][1] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663 Q=sd_cmd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][2] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663 Q=sd_cmd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][3] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663 Q=sd_cmd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][4] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663 Q=sd_cmd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][5] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663 Q=sd_cmd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][6] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663 Q=sd_cmd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][7] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$30663 Q=sd_cmd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][16] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][25] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][26] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][27] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][28] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][29] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][30] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][31] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][32] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][33] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][34] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][35] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][36] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][37] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][38] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][39] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[39]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][40] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][41] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][42] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][44] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][46] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$30720 Q=sd_cmd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32195 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32196
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32199 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32200
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32203 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32204
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32207 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32208
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_ptr[5:0][4] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465 Q=sd_cmd_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32211 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31465 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32212
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][0] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501 Q=sd_mem_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][1] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501 Q=sd_mem_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][2] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501 Q=sd_mem_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][3] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31501 Q=sd_mem_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32215 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32216
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32219 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32220
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32223 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32224
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32227 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32228
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][4] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540 Q=data_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32231 E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32232
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][6] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31540 Q=data_ptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][0] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673 Q=crc_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][1] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673 Q=crc_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][2] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673 Q=crc_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31673 Q=crc_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][0] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31749 Q=crc_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][1] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768 Q=crc_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][2] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768 Q=crc_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][3] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768 Q=crc_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][4] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768 Q=crc_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][5] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768 Q=crc_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][6] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768 Q=crc_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][7] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31768 Q=crc_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][0] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][1] E=$abc$32260$auto$dff2dffe.cc:175:make_patterns_logic$31907 Q=init_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][2] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][3] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32235 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32236
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][5] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$32260$auto$ice40_ffinit.cc:140:execute$32239 E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=$abc$32260$auto$ice40_ffinit.cc:141:execute$32240
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][7] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][8] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][9] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][10] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][11] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][12] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][13] E=$abc$32260$auto$dff2dffe.cc:158:make_patterns_logic$31886 Q=init_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:125|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:118$3_Y[0] Q=clkdiv[0] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:109|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$32260$add$microsd.v:118$3_Y[1] E=clkdiv[0] Q=clkdiv[1] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:109|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:118$3_Y[2] Q=clkdiv[2] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:109|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:118$3_Y[3] Q=clkdiv[3] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:109|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:118$3_Y[4] Q=clkdiv[4] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:109|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:118$3_Y[5] Q=clkdiv[5] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:109|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:118$3_Y[6] Q=clkdiv[6] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:109|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\one_hundredkhz[0:0] Q=one_hundredkhz
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:109|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.names $false $0\crc_state[3:0][3]
1 1
.names $true $0\sd_cmd[47:0][0]
1 1
.names $false $0\sd_cmd[47:0][8]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][9]
1 1
.names $false $0\sd_cmd[47:0][10]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][11]
1 1
.names $false $0\sd_cmd[47:0][12]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][13]
1 1
.names $false $0\sd_cmd[47:0][14]
1 1
.names $0\sd_cmd[47:0][16] $0\sd_cmd[47:0][15]
1 1
.names $false $0\sd_cmd[47:0][17]
1 1
.names $false $0\sd_cmd[47:0][18]
1 1
.names $false $0\sd_cmd[47:0][19]
1 1
.names $false $0\sd_cmd[47:0][20]
1 1
.names $false $0\sd_cmd[47:0][21]
1 1
.names $false $0\sd_cmd[47:0][22]
1 1
.names $false $0\sd_cmd[47:0][23]
1 1
.names $false $0\sd_cmd[47:0][24]
1 1
.names $false $0\sd_cmd[47:0][47]
1 1
.names $abc$32260$add$microsd.v:118$3_Y[1] $add$microsd.v:118$3_Y[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$24728.C[0]
1 1
.names clkdiv[0] $auto$alumacc.cc:474:replace_alu$24728.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24731.C[0]
1 1
.names init_delay[0] $auto$alumacc.cc:474:replace_alu$24731.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24734.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24734.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24734.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24734.C[3]
1 1
.names data_ptr[3] $auto$alumacc.cc:474:replace_alu$24734.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24737.C[0]
1 1
.names data_ptr[0] $auto$alumacc.cc:474:replace_alu$24737.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24740.C[0]
1 1
.names sd_cmd_ptr[0] $auto$alumacc.cc:474:replace_alu$24740.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24743.C[0]
1 1
.names resp_delay[0] $auto$alumacc.cc:474:replace_alu$24743.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24746.C[0]
1 1
.names sd_cmd_resp_ptr_r2[0] $auto$alumacc.cc:474:replace_alu$24746.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24749.C[0]
1 1
.names sd_cmd_resp_ptr[0] $auto$alumacc.cc:474:replace_alu$24749.C[1]
1 1
.names $true DAT[0]
1 1
.names $true DAT[1]
1 1
.names $true DAT[2]
1 1
.names $true DAT[3]
1 1
.names $false LED
1 1
.names sd_clk SD_CLK
1 1
.names $false crc_counter[0]
1 1
.names $false crc_counter[1]
1 1
.names $false crc_counter[2]
1 1
.names $false crc_counter[3]
1 1
.names $false crc_counter[4]
1 1
.names $false crc_counter[5]
1 1
.names $false crc_counter[6]
1 1
.names $false crc_counter[7]
1 1
.names $true dat[0]
1 1
.names $true dat[1]
1 1
.names $true dat[2]
1 1
.names $true dat[3]
1 1
.names $false dat_read
1 1
.names $false led
1 1
.names $false sd_cmd_resp[0]
1 1
.names $false sd_cmd_resp[1]
1 1
.names $false sd_cmd_resp[2]
1 1
.names $false sd_cmd_resp[3]
1 1
.names $false sd_cmd_resp[4]
1 1
.names $false sd_cmd_resp[5]
1 1
.names $false sd_cmd_resp[6]
1 1
.names $false sd_cmd_resp[7]
1 1
.names $false sd_cmd_resp[8]
1 1
.names $false sd_cmd_resp[9]
1 1
.names $false sd_cmd_resp[10]
1 1
.names $false sd_cmd_resp[11]
1 1
.names $false sd_cmd_resp[12]
1 1
.names $false sd_cmd_resp[13]
1 1
.names $false sd_cmd_resp[14]
1 1
.names $false sd_cmd_resp[15]
1 1
.names $false sd_cmd_resp[16]
1 1
.names $false sd_cmd_resp[17]
1 1
.names $false sd_cmd_resp[18]
1 1
.names $false sd_cmd_resp[19]
1 1
.names $false sd_cmd_resp[20]
1 1
.names $false sd_cmd_resp[21]
1 1
.names $false sd_cmd_resp[22]
1 1
.names $false sd_cmd_resp[23]
1 1
.names $false sd_cmd_resp[39]
1 1
.names $false sd_cmd_resp[40]
1 1
.names $false sd_cmd_resp[41]
1 1
.names $false sd_cmd_resp[42]
1 1
.names $false sd_cmd_resp[43]
1 1
.names $false sd_cmd_resp[44]
1 1
.names $false sd_cmd_resp[45]
1 1
.names $false sd_cmd_resp[46]
1 1
.names $false sd_cmd_resp[47]
1 1
.names $false sd_cmd_resp_r2[0]
1 1
.names $false sd_cmd_resp_r2[1]
1 1
.names $false sd_cmd_resp_r2[2]
1 1
.names $false sd_cmd_resp_r2[3]
1 1
.names $false sd_cmd_resp_r2[4]
1 1
.names $false sd_cmd_resp_r2[5]
1 1
.names $false sd_cmd_resp_r2[6]
1 1
.names $false sd_cmd_resp_r2[7]
1 1
.names $false sd_cmd_resp_r2[8]
1 1
.names $false sd_cmd_resp_r2[9]
1 1
.names $false sd_cmd_resp_r2[10]
1 1
.names $false sd_cmd_resp_r2[11]
1 1
.names $false sd_cmd_resp_r2[12]
1 1
.names $false sd_cmd_resp_r2[13]
1 1
.names $false sd_cmd_resp_r2[14]
1 1
.names $false sd_cmd_resp_r2[15]
1 1
.names $false sd_cmd_resp_r2[16]
1 1
.names $false sd_cmd_resp_r2[17]
1 1
.names $false sd_cmd_resp_r2[18]
1 1
.names $false sd_cmd_resp_r2[19]
1 1
.names $false sd_cmd_resp_r2[20]
1 1
.names $false sd_cmd_resp_r2[21]
1 1
.names $false sd_cmd_resp_r2[22]
1 1
.names $false sd_cmd_resp_r2[23]
1 1
.names $false sd_cmd_resp_r2[24]
1 1
.names $false sd_cmd_resp_r2[25]
1 1
.names $false sd_cmd_resp_r2[26]
1 1
.names $false sd_cmd_resp_r2[27]
1 1
.names $false sd_cmd_resp_r2[28]
1 1
.names $false sd_cmd_resp_r2[29]
1 1
.names $false sd_cmd_resp_r2[30]
1 1
.names $false sd_cmd_resp_r2[31]
1 1
.names $false sd_cmd_resp_r2[32]
1 1
.names $false sd_cmd_resp_r2[33]
1 1
.names $false sd_cmd_resp_r2[34]
1 1
.names $false sd_cmd_resp_r2[35]
1 1
.names $false sd_cmd_resp_r2[36]
1 1
.names $false sd_cmd_resp_r2[37]
1 1
.names $false sd_cmd_resp_r2[38]
1 1
.names $false sd_cmd_resp_r2[39]
1 1
.names $false sd_cmd_resp_r2[40]
1 1
.names $false sd_cmd_resp_r2[41]
1 1
.names $false sd_cmd_resp_r2[42]
1 1
.names $false sd_cmd_resp_r2[43]
1 1
.names $false sd_cmd_resp_r2[44]
1 1
.names $false sd_cmd_resp_r2[45]
1 1
.names $false sd_cmd_resp_r2[46]
1 1
.names $false sd_cmd_resp_r2[47]
1 1
.names $false sd_cmd_resp_r2[48]
1 1
.names $false sd_cmd_resp_r2[49]
1 1
.names $false sd_cmd_resp_r2[50]
1 1
.names $false sd_cmd_resp_r2[51]
1 1
.names $false sd_cmd_resp_r2[52]
1 1
.names $false sd_cmd_resp_r2[53]
1 1
.names $false sd_cmd_resp_r2[54]
1 1
.names $false sd_cmd_resp_r2[55]
1 1
.names $false sd_cmd_resp_r2[56]
1 1
.names $false sd_cmd_resp_r2[57]
1 1
.names $false sd_cmd_resp_r2[58]
1 1
.names $false sd_cmd_resp_r2[59]
1 1
.names $false sd_cmd_resp_r2[60]
1 1
.names $false sd_cmd_resp_r2[61]
1 1
.names $false sd_cmd_resp_r2[62]
1 1
.names $false sd_cmd_resp_r2[63]
1 1
.names $false sd_cmd_resp_r2[64]
1 1
.names $false sd_cmd_resp_r2[65]
1 1
.names $false sd_cmd_resp_r2[66]
1 1
.names $false sd_cmd_resp_r2[67]
1 1
.names $false sd_cmd_resp_r2[68]
1 1
.names $false sd_cmd_resp_r2[69]
1 1
.names $false sd_cmd_resp_r2[70]
1 1
.names $false sd_cmd_resp_r2[71]
1 1
.names $false sd_cmd_resp_r2[72]
1 1
.names $false sd_cmd_resp_r2[73]
1 1
.names $false sd_cmd_resp_r2[74]
1 1
.names $false sd_cmd_resp_r2[75]
1 1
.names $false sd_cmd_resp_r2[76]
1 1
.names $false sd_cmd_resp_r2[77]
1 1
.names $false sd_cmd_resp_r2[78]
1 1
.names $false sd_cmd_resp_r2[79]
1 1
.names $false sd_cmd_resp_r2[80]
1 1
.names $false sd_cmd_resp_r2[81]
1 1
.names $false sd_cmd_resp_r2[82]
1 1
.names $false sd_cmd_resp_r2[83]
1 1
.names $false sd_cmd_resp_r2[84]
1 1
.names $false sd_cmd_resp_r2[85]
1 1
.names $false sd_cmd_resp_r2[86]
1 1
.names $false sd_cmd_resp_r2[87]
1 1
.names $false sd_cmd_resp_r2[88]
1 1
.names $false sd_cmd_resp_r2[89]
1 1
.names $false sd_cmd_resp_r2[90]
1 1
.names $false sd_cmd_resp_r2[91]
1 1
.names $false sd_cmd_resp_r2[92]
1 1
.names $false sd_cmd_resp_r2[93]
1 1
.names $false sd_cmd_resp_r2[94]
1 1
.names $false sd_cmd_resp_r2[95]
1 1
.names $false sd_cmd_resp_r2[96]
1 1
.names $false sd_cmd_resp_r2[97]
1 1
.names $false sd_cmd_resp_r2[98]
1 1
.names $false sd_cmd_resp_r2[99]
1 1
.names $false sd_cmd_resp_r2[100]
1 1
.names $false sd_cmd_resp_r2[101]
1 1
.names $false sd_cmd_resp_r2[102]
1 1
.names $false sd_cmd_resp_r2[103]
1 1
.names $false sd_cmd_resp_r2[104]
1 1
.names $false sd_cmd_resp_r2[105]
1 1
.names $false sd_cmd_resp_r2[106]
1 1
.names $false sd_cmd_resp_r2[107]
1 1
.names $false sd_cmd_resp_r2[108]
1 1
.names $false sd_cmd_resp_r2[109]
1 1
.names $false sd_cmd_resp_r2[110]
1 1
.names $false sd_cmd_resp_r2[111]
1 1
.names $false sd_cmd_resp_r2[112]
1 1
.names $false sd_cmd_resp_r2[113]
1 1
.names $false sd_cmd_resp_r2[114]
1 1
.names $false sd_cmd_resp_r2[115]
1 1
.names $false sd_cmd_resp_r2[116]
1 1
.names $false sd_cmd_resp_r2[117]
1 1
.names $false sd_cmd_resp_r2[118]
1 1
.names $false sd_cmd_resp_r2[119]
1 1
.names $false sd_cmd_resp_r2[120]
1 1
.names $false sd_cmd_resp_r2[121]
1 1
.names $false sd_cmd_resp_r2[122]
1 1
.names $false sd_cmd_resp_r2[123]
1 1
.names $false sd_cmd_resp_r2[124]
1 1
.names $false sd_cmd_resp_r2[125]
1 1
.names $false sd_cmd_resp_r2[126]
1 1
.names $false sd_cmd_resp_r2[127]
1 1
.names $false sd_cmd_resp_r2[128]
1 1
.names $false sd_cmd_resp_r2[129]
1 1
.names $false sd_cmd_resp_r2[130]
1 1
.names $false sd_cmd_resp_r2[131]
1 1
.names $false sd_cmd_resp_r2[132]
1 1
.names $false sd_cmd_resp_r2[133]
1 1
.names $false sd_cmd_resp_r2[134]
1 1
.names $false sd_cmd_resp_r2[135]
1 1
.end
