Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/top_a10_pcie.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/top_a10_pcie --family="Arria 10" --part=10AX115S2F45I1SG
Info: top_a10_pcie.a10_pcie: device_family is Arria 10
Info: top_a10_pcie.a10_pcie: part_trait_device is 10AX115S2F45I1SG
Info: top_a10_pcie.a10_pcie: Gen3 (8.0 Gbps) x8 256-bit
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/top_a10_pcie.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/top_a10_pcie --family="Arria 10" --part=10AX115S2F45I1SG
Info: top_a10_pcie.a10_pcie: device_family is Arria 10
Info: top_a10_pcie.a10_pcie: part_trait_device is 10AX115S2F45I1SG
Info: top_a10_pcie.a10_pcie: Gen3 (8.0 Gbps) x8 256-bit
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning: a10_pcie.phy_g3x8: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info: a10_pcie.fpll_g3: For the selected device(Unknown), PLL speed grade is 2.
Info: a10_pcie.lcpll_g3xn: For the selected device(Unknown), PLL speed grade is 2.
Info: top_a10_pcie: "Transforming system: top_a10_pcie"
Info: top_a10_pcie: "Naming system components in system: top_a10_pcie"
Info: top_a10_pcie: "Processing generation queue"
Info: top_a10_pcie: "Generating: top_a10_pcie"
Info: top_a10_pcie: "Generating: top_a10_pcie_altera_pcie_a10_hip_2010_vyno3qa"
Info: phy_g3x8: "Generating: phy_g3x8"
Info: fpll_g3: "Generating: fpll_g3"
Info: lcpll_g3xn: "Generating: lcpll_g3xn"
Info: top_a10_pcie: "Generating: top_a10_pcie_altera_pcie_a10_hip_altera_xcvr_native_a10_2010_m2txcxq"
Info: top_a10_pcie: "Generating: top_a10_pcie_altera_pcie_a10_hip_altera_xcvr_fpll_a10_2010_o2ay2fi"
Info: top_a10_pcie: "Generating: top_a10_pcie_altera_pcie_a10_hip_altera_xcvr_atx_pll_a10_2010_4dk37fq"
Info: top_a10_pcie: "Generating: top_a10_pcie_altera_xcvr_native_a10_191_o3savxa"
Info: phy_g3x8: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: phy_g3x8: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
Info: phy_g3x8: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
Info: phy_g3x8: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: phy_g3x8: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
Info: phy_g3x8: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
Info: phy_g3x8: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
Info: phy_g3x8: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
Info: phy_g3x8: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
Info: phy_g3x8: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
Info: phy_g3x8: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
Info: phy_g3x8: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
Info: phy_g3x8: Building configuration data for reconfiguration profile 0
Info: phy_g3x8: Validating reconfiguration profile 0
Info: phy_g3x8: When "Transceiver configuration rules" is set to "Gen 3 PIPE", the "Data rate" for the Standard PCS should be set for the power-on configuration of Gen1 PIPE. Under the hood, the "Data rate" for the Gen 3 PCS is set as 8000Mbps which is not reflected in the GUI.
Info: phy_g3x8: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info: phy_g3x8: Current IP configuration matches reconfiguration profile 0
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning: phy_g3x8: The value of parameter hssi_rx_pld_pcs_interface_hd_chnl_hrdrstctl_en cannot be automatically resolved. Valid values are: enable disable.
Info: phy_g3x8: For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.
Info: phy_g3x8: Building configuration data for reconfiguration profile 1
Info: phy_g3x8: Validating reconfiguration profile 1
Info: phy_g3x8: Note - When dynamic reconfiguration is enabled, users are recommended to enable multiple reconfiguration profiles for Quartus to perform robust timing closure
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 0 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable UPI Pipeline Options (enable_upi_pipeline_options). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 setting (pcs_tx_delay1_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay1 mode (pcs_tx_delay1_data_sel). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Delay2 setting (pcs_tx_delay2_ctrl). Intel recommends that you refresh the profile.
Warning: phy_g3x8: Reconfiguration profile 1 is missing a value for parameter Enable rx_enh_clr_errblk_count port (10GBASE-R) (enable_port_rx_enh_clr_errblk_count_c10). Intel recommends that you refresh the profile.
Info: phy_g3x8: Current IP configuration matches reconfiguration profile 1
Info: phy_g3x8: For the selected device(Unknown), transceiver speed grade is 2 and core speed grade is 1.
Info: top_a10_pcie: "Generating: altera_xcvr_fpll_a10"
Info: fpll_g3: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: fpll_g3: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
Info: fpll_g3: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
Info: fpll_g3: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
Info: top_a10_pcie: "Generating: top_a10_pcie_altera_xcvr_atx_pll_a10_191_5xrbkaa"
Info: lcpll_g3xn: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: lcpll_g3xn: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
Info: lcpll_g3xn: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
Info: lcpll_g3xn: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
Info: lcpll_g3xn: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
Info: top_a10_pcie: Done "top_a10_pcie" with 8 modules, 104 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
