// Seed: 3473370431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout uwire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output uwire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_18 = 1;
  assign id_5 = -1;
  logic id_19 = id_18, id_20;
  wire id_21;
  ;
  wire id_22;
  always disable id_23;
  assign id_12 = -1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output wor id_2,
    output uwire id_3,
    input tri id_4,
    input supply0 id_5
);
  parameter id_7 = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
