 
****************************************
Report : qor
Design : jscS_Nulla
Version: P-2019.03-SP1-1
Date   : Thu Oct 21 19:21:56 2021
****************************************


  Timing Path Group 'CLK'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.66
  Critical Path Slack:           5.29
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        243
  Hierarchical Port Count:       2348
  Leaf Cell Count:               2654
  Buf/Inv Cell Count:             674
  Buf Cell Count:                   0
  Inv Cell Count:                 674
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2379
  Sequential Cell Count:          275
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     5530.700393
  Noncombinational Area:  2193.977451
  Buf/Inv Area:            948.924584
  Total Buffer Area:             0.00
  Total Inverter Area:         948.92
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              7724.677844
  Design Area:            7724.677844


  Design Rules
  -----------------------------------
  Total Number of Nets:          2855
  Nets With Violations:           991
  Max Trans Violations:             0
  Max Cap Violations:             991
  -----------------------------------


  Hostname: sahand

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:               19.87
  Overall Compile Wall Clock Time:     4.14

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
