<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SOURCE_S25.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AEQZ.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALU_Envi.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ALU_Envi.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="BUF5.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CNT16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CNT5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CSA32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="CSA32.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Comparator32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Comparator32.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Const_011.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Control_LS_stateMac.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Control_LS_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Control_LS_top.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DLXCntrlState.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DLXControlTop.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="DLXControlTop.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DLXDataPath.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="DLXDataPath.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DLXS2Consts.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DLX_IRenvi.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DLX_MMU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DLX_Top.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="DLX_Top.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="DLX_ioSimul.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DLX_ioSimul_DLX_ioSimul_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DLX_ioSimul_DLX_ioSimul_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DLX_ioSimul_DLX_ioSimul_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="GPR_Env.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="GPR_Env.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IDNUM32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ID_NUM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IO_LOGIC_U.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IO_SIMUL.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IR_Envi.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="InsParser.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LA_control.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="LA_control.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Load_Store_Machine.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Load_Store_Machine.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Load_Store_Machine_top.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Load_Store_Machine_top.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Logic_anaylzer.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Logic_anaylzer.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MA_StateMac.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MMU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX16bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX32bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX3BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX4_32bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Monitor.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Monitor.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Monitor_slave.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Monitor_slave.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="OR32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC_Env.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="PC_Env.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RAM32X32S.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG32CE.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG32RST.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="REG5CE.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ReadMachine.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ReadMachine.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReadMachine_ReadMachine_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ReadMachine_ReadMachine_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ReadMachine_ReadMachine_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReadMachine_ReadMachine_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ReadMachine_drc.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReadStateMac.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ReadStateMac.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ReadStateMac.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ReadStateMac.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ReadStateMac.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SHIFTEnvi.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SRAM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Slave_control.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Slave_control.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Top_Level.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_Level.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Top_Level.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_Level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Level.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_Level.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Top_Level.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_Level.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Top_Level.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Top_Level.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Top_Level.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_Level.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Top_Level.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_Level.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_Level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Top_Level.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Top_Level.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Top_Level.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Top_Level.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Top_Level.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Top_Level.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_Level.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Level_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Level_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_Level_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_Level_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_Level_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Top_Level_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Level_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Level_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Top_Level_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Top_Level_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Level_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Level_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Top_Level_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Top_Level_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Level_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="WriteMachine.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="WriteStateMac.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="XOR32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="broja.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="buf5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cnt16to32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="compout1to32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="master.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux5bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="step_counter.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_level.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_level.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_level.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1590482139" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1590482139">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593012440" xil_pn:in_ck="2039085889690598168" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1593012440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AEQZ.vhd"/>
      <outfile xil_pn:name="AND32.VHD"/>
      <outfile xil_pn:name="BROJA.VHD"/>
      <outfile xil_pn:name="CNT16.vhd"/>
      <outfile xil_pn:name="CNT5.VHD"/>
      <outfile xil_pn:name="Const_011.vhd"/>
      <outfile xil_pn:name="Control_LS_stateMac.vhd"/>
      <outfile xil_pn:name="DLXCntrlState.vhd"/>
      <outfile xil_pn:name="DLXControlTop_testb.vhd"/>
      <outfile xil_pn:name="DLXS2Consts.vhd"/>
      <outfile xil_pn:name="DLX_IRenvi.vhd"/>
      <outfile xil_pn:name="DLX_MMU.vhd"/>
      <outfile xil_pn:name="DLX_ioSimul_t.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/ClkGen_U.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/Common.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/HostIoToDut_U.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/IO_LOGIC_U.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/Interface_Ctrl_U.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/SdramCntl.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/SyncToClk.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/sdram_adapter_U.vhd"/>
      <outfile xil_pn:name="IDNUM32.vhd"/>
      <outfile xil_pn:name="ID_NUM.vhd"/>
      <outfile xil_pn:name="IO_SIMUL.VHD"/>
      <outfile xil_pn:name="IR_Envi.vhd"/>
      <outfile xil_pn:name="InsParser.vhd"/>
      <outfile xil_pn:name="LS_IOsimul_t.vhd"/>
      <outfile xil_pn:name="MA_StateMac.vhd"/>
      <outfile xil_pn:name="MMU.vhd"/>
      <outfile xil_pn:name="MUX16bit.vhd"/>
      <outfile xil_pn:name="MUX32bit.vhd"/>
      <outfile xil_pn:name="MUX3BIT.vhd"/>
      <outfile xil_pn:name="MUX4_32bit.vhd"/>
      <outfile xil_pn:name="MUX5BIT.VHD"/>
      <outfile xil_pn:name="Monitor_tb.vhd"/>
      <outfile xil_pn:name="OR32.VHD"/>
      <outfile xil_pn:name="RAM32X32S.vhd"/>
      <outfile xil_pn:name="REG32CE.vhd"/>
      <outfile xil_pn:name="REG32RST.vhd"/>
      <outfile xil_pn:name="REG5CE.vhd"/>
      <outfile xil_pn:name="ReadMachinetb.vhd"/>
      <outfile xil_pn:name="ReadStateMac.vhd"/>
      <outfile xil_pn:name="SHIFTEnvi.vhd"/>
      <outfile xil_pn:name="SIMUL_T.vhd"/>
      <outfile xil_pn:name="SRAM.VHD"/>
      <outfile xil_pn:name="WriteMachinetb.vhd"/>
      <outfile xil_pn:name="WriteStateMac.vhd"/>
      <outfile xil_pn:name="XOR32.vhd"/>
      <outfile xil_pn:name="cnt16to32.vhd"/>
      <outfile xil_pn:name="compout1to32.vhd"/>
      <outfile xil_pn:name="control_t.vhd"/>
      <outfile xil_pn:name="slave_tb.vhd"/>
      <outfile xil_pn:name="sram_data.vhd"/>
      <outfile xil_pn:name="step_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1593009532" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2537899988981256703" xil_pn:start_ts="1593009532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593009537" xil_pn:in_ck="-6862591425280888922" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6636607161042495235" xil_pn:start_ts="1593009532">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Envi.vhf"/>
      <outfile xil_pn:name="CSA32.vhf"/>
      <outfile xil_pn:name="Comparator32.vhf"/>
      <outfile xil_pn:name="DLXControlTop.vhf"/>
      <outfile xil_pn:name="DLXDataPath.vhf"/>
      <outfile xil_pn:name="DLX_Top.vhf"/>
      <outfile xil_pn:name="DLX_ioSimul.vhf"/>
      <outfile xil_pn:name="GPR_Env.vhf"/>
      <outfile xil_pn:name="ReadMachine.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1590482145" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4767030727381105547" xil_pn:start_ts="1590482145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593012441" xil_pn:in_ck="5811672661143481750" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1593012440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AEQZ.vhd"/>
      <outfile xil_pn:name="ALU_Envi.vhf"/>
      <outfile xil_pn:name="AND32.VHD"/>
      <outfile xil_pn:name="BROJA.VHD"/>
      <outfile xil_pn:name="CNT16.vhd"/>
      <outfile xil_pn:name="CNT5.VHD"/>
      <outfile xil_pn:name="CSA32.vhf"/>
      <outfile xil_pn:name="Comparator32.vhf"/>
      <outfile xil_pn:name="Const_011.vhd"/>
      <outfile xil_pn:name="Control_LS_stateMac.vhd"/>
      <outfile xil_pn:name="DLXCntrlState.vhd"/>
      <outfile xil_pn:name="DLXControlTop.vhf"/>
      <outfile xil_pn:name="DLXControlTop_testb.vhd"/>
      <outfile xil_pn:name="DLXDataPath.vhf"/>
      <outfile xil_pn:name="DLXS2Consts.vhd"/>
      <outfile xil_pn:name="DLX_IRenvi.vhd"/>
      <outfile xil_pn:name="DLX_MMU.vhd"/>
      <outfile xil_pn:name="DLX_Top.vhf"/>
      <outfile xil_pn:name="DLX_ioSimul.vhf"/>
      <outfile xil_pn:name="DLX_ioSimul_t.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/ClkGen_U.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/Common.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/HostIoToDut_U.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/IO_LOGIC_U.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/Interface_Ctrl_U.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/SdramCntl.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/SyncToClk.vhd"/>
      <outfile xil_pn:name="E:/Lab_base/IO_LOGIC_U/sdram_adapter_U.vhd"/>
      <outfile xil_pn:name="GPR_Env.vhf"/>
      <outfile xil_pn:name="IDNUM32.vhd"/>
      <outfile xil_pn:name="ID_NUM.vhd"/>
      <outfile xil_pn:name="IO_SIMUL.VHD"/>
      <outfile xil_pn:name="IR_Envi.vhd"/>
      <outfile xil_pn:name="InsParser.vhd"/>
      <outfile xil_pn:name="LS_IOsimul_t.vhd"/>
      <outfile xil_pn:name="MA_StateMac.vhd"/>
      <outfile xil_pn:name="MMU.vhd"/>
      <outfile xil_pn:name="MUX16bit.vhd"/>
      <outfile xil_pn:name="MUX32bit.vhd"/>
      <outfile xil_pn:name="MUX3BIT.vhd"/>
      <outfile xil_pn:name="MUX4_32bit.vhd"/>
      <outfile xil_pn:name="MUX5BIT.VHD"/>
      <outfile xil_pn:name="Monitor_tb.vhd"/>
      <outfile xil_pn:name="OR32.VHD"/>
      <outfile xil_pn:name="RAM32X32S.vhd"/>
      <outfile xil_pn:name="REG32CE.vhd"/>
      <outfile xil_pn:name="REG32RST.vhd"/>
      <outfile xil_pn:name="REG5CE.vhd"/>
      <outfile xil_pn:name="ReadMachine.vhf"/>
      <outfile xil_pn:name="ReadMachinetb.vhd"/>
      <outfile xil_pn:name="ReadStateMac.vhd"/>
      <outfile xil_pn:name="SHIFTEnvi.vhd"/>
      <outfile xil_pn:name="SIMUL_T.vhd"/>
      <outfile xil_pn:name="SRAM.VHD"/>
      <outfile xil_pn:name="WriteMachinetb.vhd"/>
      <outfile xil_pn:name="WriteStateMac.vhd"/>
      <outfile xil_pn:name="XOR32.vhd"/>
      <outfile xil_pn:name="cnt16to32.vhd"/>
      <outfile xil_pn:name="compout1to32.vhd"/>
      <outfile xil_pn:name="control_t.vhd"/>
      <outfile xil_pn:name="slave_tb.vhd"/>
      <outfile xil_pn:name="sram_data.vhd"/>
      <outfile xil_pn:name="step_counter.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1593012450" xil_pn:in_ck="5811672661143481750" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6870133611197556056" xil_pn:start_ts="1593012441">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DLX_ioSimul_DLX_ioSimul_sch_tb_beh.prj"/>
      <outfile xil_pn:name="DLX_ioSimul_DLX_ioSimul_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1593012451" xil_pn:in_ck="6659060168503951220" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7308314373812292101" xil_pn:start_ts="1593012450">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DLX_ioSimul_DLX_ioSimul_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1590481783" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1590481783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592932412" xil_pn:in_ck="-6862591425280888922" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6710070471656143442" xil_pn:start_ts="1592932403">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_Envi.vhf"/>
      <outfile xil_pn:name="BUF5.vhf"/>
      <outfile xil_pn:name="CSA32.vhf"/>
      <outfile xil_pn:name="Comparator32.vhf"/>
      <outfile xil_pn:name="Control_LS_top.vhf"/>
      <outfile xil_pn:name="DLXControlTop.vhf"/>
      <outfile xil_pn:name="DLXDataPath.vhf"/>
      <outfile xil_pn:name="DLX_Top.vhf"/>
      <outfile xil_pn:name="GPR_Env.vhf"/>
      <outfile xil_pn:name="LA_control.vhf"/>
      <outfile xil_pn:name="Load_Store_Machine.vhf"/>
      <outfile xil_pn:name="Load_Store_Machine_top.vhf"/>
      <outfile xil_pn:name="Logic_anaylzer.vhf"/>
      <outfile xil_pn:name="Monitor.vhf"/>
      <outfile xil_pn:name="Monitor_slave.vhf"/>
      <outfile xil_pn:name="PC_Env.vhf"/>
      <outfile xil_pn:name="ReadMachine.vhf"/>
      <outfile xil_pn:name="Slave_control.vhf"/>
      <outfile xil_pn:name="Top_Level.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1590481788" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4767030727381105547" xil_pn:start_ts="1590481788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590481788" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1590481788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590481788" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3737112150498810032" xil_pn:start_ts="1590481788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590481788" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1590481788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1590481788" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8375972195560616427" xil_pn:start_ts="1590481788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593016069" xil_pn:in_ck="-5313766168118598541" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-876214802646887555" xil_pn:start_ts="1593016052">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_Level.jhd"/>
      <outfile xil_pn:name="Top_Level.lso"/>
      <outfile xil_pn:name="Top_Level.ngc"/>
      <outfile xil_pn:name="Top_Level.ngr"/>
      <outfile xil_pn:name="Top_Level.prj"/>
      <outfile xil_pn:name="Top_Level.stx"/>
      <outfile xil_pn:name="Top_Level.syr"/>
      <outfile xil_pn:name="Top_Level.xst"/>
      <outfile xil_pn:name="Top_Level_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1592932430" xil_pn:in_ck="-584133922662232202" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119232000538853428" xil_pn:start_ts="1592932430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593016076" xil_pn:in_ck="-7220652934808074938" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7967311939539392202" xil_pn:start_ts="1593016069">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Level.bld"/>
      <outfile xil_pn:name="Top_Level.ngd"/>
      <outfile xil_pn:name="Top_Level_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1593016090" xil_pn:in_ck="-7220652934808074937" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="325589658960453222" xil_pn:start_ts="1593016076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Level.pcf"/>
      <outfile xil_pn:name="Top_Level_map.map"/>
      <outfile xil_pn:name="Top_Level_map.mrp"/>
      <outfile xil_pn:name="Top_Level_map.ncd"/>
      <outfile xil_pn:name="Top_Level_map.ngm"/>
      <outfile xil_pn:name="Top_Level_map.xrpt"/>
      <outfile xil_pn:name="Top_Level_summary.xml"/>
      <outfile xil_pn:name="Top_Level_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1593016110" xil_pn:in_ck="2223870123292631008" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1833634747333805430" xil_pn:start_ts="1593016090">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Level.ncd"/>
      <outfile xil_pn:name="Top_Level.pad"/>
      <outfile xil_pn:name="Top_Level.par"/>
      <outfile xil_pn:name="Top_Level.ptwx"/>
      <outfile xil_pn:name="Top_Level.unroutes"/>
      <outfile xil_pn:name="Top_Level.xpi"/>
      <outfile xil_pn:name="Top_Level_pad.csv"/>
      <outfile xil_pn:name="Top_Level_pad.txt"/>
      <outfile xil_pn:name="Top_Level_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1593016124" xil_pn:in_ck="-1685002225240717939" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1593016110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Level.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_level.bgn"/>
      <outfile xil_pn:name="top_level.bit"/>
      <outfile xil_pn:name="top_level.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1593016110" xil_pn:in_ck="-7220652934808075069" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1593016104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Top_Level.twr"/>
      <outfile xil_pn:name="Top_Level.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
