;;; generated by ../../BootSetup/BootSetup.rb (2016-05-04 22:03:04 +0200)

	.equiv ATtiny45, 45        	
	.equiv ATtiny85, 85        	
	.equiv ATmega328P, 328     	
	.equiv MCU, ATmega328P     	
	.equiv MCUclock, 16000000  	

	.equiv PINB, 0x03          	; Port B Input Pins Address
	.equiv PINB7, 7            	
	.equiv PINB6, 6            	
	.equiv PINB5, 5            	
	.equiv PINB4, 4            	
	.equiv PINB3, 3            	
	.equiv PINB2, 2            	
	.equiv PINB1, 1            	
	.equiv PINB0, 0            	

	.equiv DDRB, 0x04          	; Port B Data Direction Register
	.equiv DDB7, 7             	
	.equiv DDB6, 6             	
	.equiv DDB5, 5             	
	.equiv DDB4, 4             	
	.equiv DDB3, 3             	
	.equiv DDB2, 2             	
	.equiv DDB1, 1             	
	.equiv DDB0, 0             	

	.equiv PORTB, 0x05         	; Port B Data Register
	.equiv PORTB7, 7           	
	.equiv PORTB6, 6           	
	.equiv PORTB5, 5           	
	.equiv PORTB4, 4           	
	.equiv PORTB3, 3           	
	.equiv PORTB2, 2           	
	.equiv PORTB1, 1           	
	.equiv PORTB0, 0           	

	.equiv PINC, 0x06          	; Port C Input Pins Address
	.equiv PINC6, 6            	
	.equiv PINC5, 5            	
	.equiv PINC4, 4            	
	.equiv PINC3, 3            	
	.equiv PINC2, 2            	
	.equiv PINC1, 1            	
	.equiv PINC0, 0            	

	.equiv DDRC, 0x07          	; Port C Data Direction Register
	.equiv DDC6, 6             	
	.equiv DDC5, 5             	
	.equiv DDC4, 4             	
	.equiv DDC3, 3             	
	.equiv DDC2, 2             	
	.equiv DDC1, 1             	
	.equiv DDC0, 0             	

	.equiv PORTC, 0x08         	; Port C Data Register
	.equiv PORTC6, 6           	
	.equiv PORTC5, 5           	
	.equiv PORTC4, 4           	
	.equiv PORTC3, 3           	
	.equiv PORTC2, 2           	
	.equiv PORTC1, 1           	
	.equiv PORTC0, 0           	

	.equiv PIND, 0x09          	; Port D Input Pins Address
	.equiv PIND7, 7            	
	.equiv PIND6, 6            	
	.equiv PIND5, 5            	
	.equiv PIND4, 4            	
	.equiv PIND3, 3            	
	.equiv PIND2, 2            	
	.equiv PIND1, 1            	
	.equiv PIND0, 0            	

	.equiv DDRD, 0x0a          	; Port D Data Direction Register
	.equiv DDD7, 7             	
	.equiv DDD6, 6             	
	.equiv DDD5, 5             	
	.equiv DDD4, 4             	
	.equiv DDD3, 3             	
	.equiv DDD2, 2             	
	.equiv DDD1, 1             	
	.equiv DDD0, 0             	

	.equiv PORTD, 0x0b         	; Port D Data Register
	.equiv PORTD7, 7           	
	.equiv PORTD6, 6           	
	.equiv PORTD5, 5           	
	.equiv PORTD4, 4           	
	.equiv PORTD3, 3           	
	.equiv PORTD2, 2           	
	.equiv PORTD1, 1           	
	.equiv PORTD0, 0           	

	.equiv TIFR0, 0x15         	; Timer/Counter 0 Interrupt Flag Register
	.equiv OCF0B, 2            	; Timer/Counter 0 Output Compare B Match Flag
	.equiv OCF0A, 1            	; Timer/Counter 0 Output Compare A Match Flag
	.equiv TOV0, 0             	; Timer/Counter0 Overflow Flag

	.equiv EIMSK, 0x1d         	; External Interrupt Mask Register
	.equiv INT1, 1             	; External Interrupt Request 1 Enable
	.equiv INT0, 0             	; External Interrupt Request 0 Enable

	.equiv GPIOR0, 0x1e        	; General Purpose I/O Register 0

	.equiv TCCR0A, 0x24        	; Timer/Counter Control Register A
	.equiv COM0A1, 7           	; Compare Match Output A Mode
	.equiv COM0A0, 6           	
	.equiv COM0B1, 5           	; Compare Match Output B Mode
	.equiv COM0B0, 4           	
	.equiv WGM01, 1            	; Waveform Generation Mode
	.equiv WGM00, 0            	

	.equiv TCCR0B, 0x25        	; Timer/Counter Control Register B
	.equiv FOC0A, 7            	; Force Output Compare A
	.equiv FOC0B, 6            	; Force Output Compare B
	.equiv WGM02, 3            	; Waveform Generation Mode
	.equiv CS02, 2             	; Clock Select
	.equiv CS01, 1             	
	.equiv CS00, 0             	

	.equiv TCNT0, 0x26         	; Timer/Counter Register
	.equiv TCNT07, 7           	
	.equiv TCNT06, 6           	
	.equiv TCNT05, 5           	
	.equiv TCNT04, 4           	
	.equiv TCNT03, 3           	
	.equiv TCNT02, 2           	
	.equiv TCNT01, 1           	
	.equiv TCNT00, 0           	

	.equiv OCR0A, 0x27         	; Output Compare Register A
	.equiv OCR0A7, 7           	
	.equiv OCR0A6, 6           	
	.equiv OCR0A5, 5           	
	.equiv OCR0A4, 4           	
	.equiv OCR0A3, 3           	
	.equiv OCR0A2, 2           	
	.equiv OCR0A1, 1           	
	.equiv OCR0A0, 0           	

	.equiv OCR0B, 0x28         	; Output Compare Register B
	.equiv OCR0B7, 7           	
	.equiv OCR0B6, 6           	
	.equiv OCR0B5, 5           	
	.equiv OCR0B4, 4           	
	.equiv OCR0B3, 3           	
	.equiv OCR0B2, 2           	
	.equiv OCR0B1, 1           	
	.equiv OCR0B0, 0           	

	.equiv GPIOR1, 0x2a        	; General Purpose I/O Register 1

	.equiv GPIOR2, 0x2b        	; General Purpose I/O Register 2

	.equiv SPCR, 0x2c          	; SPI Control Register
	.equiv SPIE, 7             	; Interrupt Enable
	.equiv SPE, 6              	; Enable
	.equiv DORD, 5             	; Data Order
	.equiv MSTR, 4             	; Master/Slave Select
	.equiv CPOL, 3             	; Clock Polarity
	.equiv CPHA, 2             	; Clock Phase
	.equiv SPR1, 1             	; Clock Rate Select
	.equiv SPR0, 0             	

	.equiv SPSR, 0x2d          	; SPI Status Register
	.equiv SPIF, 7             	; Interrupt Flag
	.equiv WCOL, 6             	; Write COLlision Flag
	.equiv SPI2X, 0            	; Double Speed

	.equiv SPDR, 0x2e          	; SPI Data Register

	.equiv SMCR, 0x33          	; Sleep Mode Control Register
	.equiv SM2, 3              	; Sleep Mode Select
	.equiv SM1, 2              	
	.equiv SM0, 1              	
	.equiv SE, 0               	; Sleep Enable

	.equiv MCUCR, 0x35         	; MCU Control Register
	.equiv BODS, 6             	; BOD Sleep
	.equiv BODSE, 5            	; BOD Sleep Enable
	.equiv PUD, 4              	; Pull-up Disable
	.equiv IVSEL, 1            	; Interrupt Vector Select
	.equiv IVCE, 0             	; Interrupt Vector Change Enable

	.equiv SPL, 0x3d           	; Stack Pointer Low

	.equiv SPH, 0x3e           	; Stack Pointer High

	.equiv SREG, 0x3f          	; Status Register

	.equiv CLKPR, 0x61         	; Clock Prescale Register
	.equiv CLKPCE, 7           	; Clock Prescaler Change Enable
	.equiv CLKPS3, 3           	; Clock Prescaler Select
	.equiv CLKPS2, 2           	
	.equiv CLKPS1, 1           	
	.equiv CLKPS0, 0           	

	.equiv PRR, 0x64           	; Power Reduction Register
	.equiv PRTWI, 7            	; Power Reduction TWI
	.equiv PRTIM2, 6           	; Power Reduction Timer/Counter2
	.equiv PRTIM0, 5           	; Power Reduction Timer/Counter0
	.equiv PRTIM1, 3           	; Power Reduction Timer/Counter1
	.equiv PRSPI, 2            	; Power Reduction Serial Peripheral Interface
	.equiv PRUSART0, 1         	; Power Reduction USART0
	.equiv PRADC, 0            	; Power Reduction ADC

	.equiv EICRA, 0x69         	; External Interrupt Control Register A
	.equiv ISC11, 3            	; Interrupt Sense Control 1
	.equiv ISC10, 2            	
	.equiv ISC01, 1            	; Interrupt Sense Control 0
	.equiv ISC00, 0            	

	.equiv TIMSK0, 0x6e        	; Timer/Counter Interrupt Mask Register
	.equiv OCIE0B, 2           	; Timer/Counter Output Compare Match B Interrupt Enable
	.equiv OCIE0A, 1           	; Timer/Counter0 Output Compare Match A Interrupt Enable
	.equiv TOIE0, 0            	; Timer/Counter0 Overflow Interrupt Enable

	.equiv TWBR, 0xb8          	; TWI Bit Rate Register
	.equiv TWBR7, 7            	
	.equiv TWBR6, 6            	
	.equiv TWBR5, 5            	
	.equiv TWBR4, 4            	
	.equiv TWBR3, 3            	
	.equiv TWBR2, 2            	
	.equiv TWBR1, 1            	
	.equiv TWBR0, 0            	

	.equiv TWSR, 0xb9          	; TWI Status Register
	.equiv TWS7, 7             	; TWI Status
	.equiv TWS6, 6             	
	.equiv TWS5, 5             	
	.equiv TWS4, 4             	
	.equiv TWS3, 3             	
	.equiv TWPS1, 1            	; TWI Prescaler Bits
	.equiv TWPS0, 0            	

	.equiv TWAR, 0xba          	; TWI (Slave) Address Register
	.equiv TWA6, 7             	; TWI (Slave) Address Register
	.equiv TWA5, 6             	
	.equiv TWA4, 5             	
	.equiv TWA3, 4             	
	.equiv TWA2, 3             	
	.equiv TWA1, 2             	
	.equiv TWA0, 1             	
	.equiv TWGCE, 0            	

	.equiv TWDR, 0xbb          	; TWI Data Register

	.equiv TWCR, 0xbc          	; TWI Control Register
	.equiv TWINT, 7            	; TWI Interrupt Flag
	.equiv TWEA, 6             	; TWI Enable Acknowledge Bit
	.equiv TWSTA, 5            	; TWI START Condition Bit
	.equiv TWSTO, 4            	; TWI STOP Condition Bit
	.equiv TWWC, 3             	; TWI Write Collision Flag
	.equiv TWEN, 2             	; TWI Enable Bit
	.equiv TWIE, 0             	; TWI Interrupt Enable

	.equiv TWAMR, 0xbd         	; TWI (Slave) Address Mask Register
	.equiv TWAM6, 7            	; TWI Address Mask
	.equiv TWAM5, 6            	
	.equiv TWAM4, 5            	
	.equiv TWAM3, 4            	
	.equiv TWAM2, 3            	
	.equiv TWAM1, 2            	
	.equiv TWAM0, 1            	

	.equiv UCSR0A, 0xc0        	; USART Control and Status Register 0 A
	.equiv RXC0, 7             	; Receive Complete
	.equiv TXC0, 6             	; Transmit Complete
	.equiv UDRE0, 5            	; Data Register Empty
	.equiv FE0, 4              	; Frame Error
	.equiv DOR0, 3             	; Data OverRun
	.equiv UPE0, 2             	; Parity Error
	.equiv U2X0, 1             	; Double Transmission Speed
	.equiv MPCM0, 0            	; Multi-processor Communication Mode

	.equiv UCSR0B, 0xc1        	; USART Control and Status Register 0 B
	.equiv RXCIE0, 7           	; RX Complete Interrupt Enable
	.equiv TXCIE0, 6           	; TX Complete Interrupt Enable
	.equiv UDRIE0, 5           	; Register Empty Interrupt Enable
	.equiv RXEN0, 4            	; Receiver Enable
	.equiv TXEN0, 3            	; Transmitter Enable
	.equiv UCSZ02, 2           	; Character Size
	.equiv RXB80, 1            	; Receive Data Bit 8
	.equiv TXB80, 0            	; Transmit Data Bit 8

	.equiv UCSR0C, 0xc2        	; USART Control and Status Register 0 C
	.equiv UMSEL01, 7          	; Mode Select
	.equiv UMSEL00, 6          	
	.equiv UPM01, 5            	; Parity Mode
	.equiv UPM00, 4            	
	.equiv USBS0, 3            	; Stop Bit Select
	.equiv UCSZ01_UDORD0, 2    	; Character Size
	.equiv UCSZ00_UCPHA0, 1    	
	.equiv UCPOL0, 0           	; Clock Polarity

	.equiv UBRR0L, 0xc4        	; USART Baud Rate Register Low

	.equiv UBRR0H, 0xc5        	; USART Baud Rate Register High

	.equiv UDR0, 0xc6          	; USART I/O Data Register 0

	.equiv RAMSTART, 0x100     	; RAM Start

	.equiv RAMEND, 0x8ff       	; RAM End

	.equiv ROMEND, 0x3fff      	; ROM End

	.equiv ZH, 31              	; Z high
	.equiv ZL, 30              	; Z low
	.equiv YH, 29              	; Y high
	.equiv YL, 28              	; Y low
	.equiv XH, 27              	; X high
	.equiv XL, 26              	; X low
