Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec 17 00:32:29 2020
| Host         : R326-10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |              52 |           18 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |              24 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|   Clock Signal   |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------+-----------------------+------------------+----------------+--------------+
|  B/clk1/CLK      |                       | rst_IBUF              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | B/u1/trig0            | rst_IBUF              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG   | B/clk1/cnt[5]_i_2_n_0 |                       |                1 |              1 |         1.00 |
|  B/u2/next_state |                       |                       |                2 |              3 |         1.50 |
|  B/clk1/CLK      |                       |                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   |                       |                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG   | B/clk1/cnt[5]_i_2_n_0 | B/clk1/cnt[5]_i_1_n_0 |                1 |              4 |         4.00 |
|  B/clk1/CLK      | B/u2/CEA1             | rst_IBUF              |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG   |                       | rst_IBUF              |               18 |             52 |         2.89 |
+------------------+-----------------------+-----------------------+------------------+----------------+--------------+


