////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Sun Aug  4 01:21:06 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45-2csg324
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  serial_rx, serial_cts, serial_rts, clk100, user_btn0, serial_tx, ddram_clock_p, ddram_clock_n, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, 
ddram_a, ddram_ba, ddram_dq, ddram_dqs, ddram_dm
);
  input serial_rx;
  input serial_cts;
  input serial_rts;
  input clk100;
  input user_btn0;
  output serial_tx;
  output ddram_clock_p;
  output ddram_clock_n;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output [12 : 0] ddram_a;
  output [1 : 0] ddram_ba;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dm;
  wire serial_rx_IBUF_0;
  wire user_btn0_IBUF_2;
  wire regs0_3;
  wire crg_clk100a;
  wire xilinxasyncresetsynchronizerimpl0;
  wire regs1_6;
  wire crg_clk100b;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire uart_phy_rx_r_10;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire sdram_full_wr_clk;
  wire crg_clk4x_wr_strb;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys_clk;
  wire uart_phy_rx_busy_41;
  wire ddram_dm_0_OBUF_82;
  wire ddram_dm_1_OBUF_83;
  wire ddrphy_sdram_half_clk_n;
  wire ddrphy_phase_half_153;
  wire ddram_a_12_184;
  wire ddram_a_11_185;
  wire ddram_a_10_186;
  wire ddram_a_9_187;
  wire ddram_a_8_188;
  wire ddram_a_7_189;
  wire ddram_a_6_190;
  wire ddram_a_5_191;
  wire ddram_a_4_192;
  wire ddram_a_3_193;
  wire ddram_a_2_194;
  wire ddram_a_1_195;
  wire ddram_a_0_196;
  wire ddram_ba_1_197;
  wire ddram_ba_0_198;
  wire ddram_cke_OBUF_199;
  wire ddram_ras_n_OBUF_200;
  wire ddram_cas_n_OBUF_201;
  wire ddram_we_n_OBUF_202;
  wire ddrphy_postamble_203;
  wire ddrphy_phase_sel_205;
  wire ddrphy_record0_cke;
  wire ddrphy_record0_cas_n;
  wire ddrphy_record0_ras_n;
  wire ddrphy_record0_we_n;
  wire ddrphy_record1_cas_n;
  wire ddrphy_record1_ras_n;
  wire ddrphy_record1_we_n;
  wire ddram_clock_p_OBUF_213;
  wire crg_clk_sdram_half_shifted_INV_333_o;
  wire ddram_clock_n_OBUF_215;
  wire \lm32_cpu/instruction_unit/i_cyc_o_312 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_313 ;
  wire \lm32_cpu/load_store_unit/d_we_o_314 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire rom_bus_ack_478;
  wire sram_bus_ack_479;
  wire \interface_adr[13] ;
  wire \interface_adr[12] ;
  wire \interface_adr[11] ;
  wire \interface_adr[10] ;
  wire \interface_adr[9] ;
  wire \interface_adr[5] ;
  wire \interface_adr[4] ;
  wire \interface_adr[3] ;
  wire \interface_adr[2] ;
  wire \interface_adr[1] ;
  wire uart_phy_sink_ready_506;
  wire uart_phy_uart_clk_txen_539;
  wire uart_phy_source_valid_540;
  wire uart_phy_uart_clk_rxen_573;
  wire uart_tx_old_trigger_574;
  wire uart_rx_old_trigger_575;
  wire timer0_zero_old_trigger_608;
  wire ddrphy_phase_sys_609;
  wire ddrphy_bitslip_inc_610;
  wire ddrphy_drive_dq_n1_660;
  wire ddrphy_wrdata_en_d_661;
  wire sdram_cmd_payload_cas_665;
  wire sdram_cmd_payload_we_666;
  wire sdram_generator_done_667;
  wire sdram_bandwidth_cmd_valid_698;
  wire sdram_bandwidth_cmd_ready_699;
  wire sdram_bandwidth_cmd_is_read_700;
  wire sdram_bandwidth_cmd_is_write_701;
  wire new_master_wdata_ready_702;
  wire new_master_rdata_valid4;
  wire new_master_rdata_valid5_704;
  wire \interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_718;
  wire sdram_dfi_p0_cas_n_751;
  wire sdram_dfi_p0_ras_n_752;
  wire sdram_dfi_p0_we_n_753;
  wire sdram_dfi_p1_cas_n_754;
  wire sdram_dfi_p1_ras_n_755;
  wire sdram_dfi_p1_we_n_756;
  wire sdram_cmd_payload_ras_757;
  wire interface_we_766;
  wire refresher_state_FSM_FFd2_767;
  wire refresher_state_FSM_FFd1_768;
  wire bankmachine0_state_FSM_FFd1_769;
  wire bankmachine1_state_FSM_FFd1_770;
  wire bankmachine2_state_FSM_FFd1_771;
  wire bankmachine3_state_FSM_FFd1_772;
  wire sdram_choose_cmd_grant_FSM_FFd1_773;
  wire sdram_choose_cmd_grant_FSM_FFd2_774;
  wire sdram_choose_req_grant_FSM_FFd1_775;
  wire sdram_choose_req_grant_FSM_FFd2_776;
  wire cache_state_FSM_FFd1_777;
  wire bus_wishbone_ack_826;
  wire sdram_bankmachine0_cmd_buffer_valid_n_968;
  wire sdram_bankmachine0_cmd_buffer_source_payload_we_969;
  wire sdram_bankmachine1_cmd_buffer_valid_n_1008;
  wire sdram_bankmachine1_cmd_buffer_source_payload_we_1009;
  wire sdram_bankmachine2_cmd_buffer_valid_n_1048;
  wire sdram_bankmachine2_cmd_buffer_source_payload_we_1049;
  wire sdram_bankmachine3_cmd_buffer_valid_n_1088;
  wire sdram_bankmachine3_cmd_buffer_source_payload_we_1089;
  wire ctrl_storage_full_31_1255;
  wire ctrl_storage_full_30_1256;
  wire ctrl_storage_full_29_1257;
  wire ctrl_storage_full_27_1258;
  wire ctrl_storage_full_26_1259;
  wire ctrl_storage_full_24_1260;
  wire ctrl_storage_full_23_1261;
  wire ctrl_storage_full_22_1262;
  wire ctrl_storage_full_19_1263;
  wire ctrl_storage_full_17_1264;
  wire ctrl_storage_full_16_1265;
  wire ctrl_storage_full_15_1266;
  wire ctrl_storage_full_13_1267;
  wire ctrl_storage_full_11_1268;
  wire ctrl_storage_full_8_1269;
  wire ctrl_storage_full_7_1270;
  wire ctrl_storage_full_2_1271;
  wire ctrl_storage_full_1_1272;
  wire ctrl_storage_full_0_1273;
  wire sdram_phaseinjector0_address_storage_full_12_1284;
  wire sdram_phaseinjector0_address_storage_full_11_1285;
  wire sdram_phaseinjector0_address_storage_full_10_1286;
  wire sdram_phaseinjector0_address_storage_full_9_1287;
  wire sdram_phaseinjector0_address_storage_full_8_1288;
  wire sdram_phaseinjector1_address_storage_full_12_1297;
  wire sdram_phaseinjector1_address_storage_full_11_1298;
  wire sdram_phaseinjector1_address_storage_full_10_1299;
  wire sdram_phaseinjector1_address_storage_full_9_1300;
  wire sdram_phaseinjector1_address_storage_full_8_1301;
  wire timer0_en_storage_full_1304;
  wire timer0_eventmanager_storage_full_1305;
  wire uart_phy_storage_full_19_1308;
  wire uart_phy_storage_full_18_1309;
  wire uart_phy_storage_full_17_1310;
  wire uart_phy_storage_full_14_1311;
  wire uart_phy_storage_full_13_1312;
  wire uart_phy_storage_full_11_1313;
  wire ctrl_storage_full_28_1318;
  wire ctrl_storage_full_25_1319;
  wire ctrl_storage_full_21_1320;
  wire ctrl_storage_full_20_1321;
  wire ctrl_storage_full_18_1322;
  wire ctrl_storage_full_14_1323;
  wire ctrl_storage_full_12_1324;
  wire ctrl_storage_full_10_1325;
  wire ctrl_storage_full_9_1326;
  wire ctrl_storage_full_6_1327;
  wire ctrl_storage_full_5_1328;
  wire ctrl_storage_full_4_1329;
  wire ctrl_storage_full_3_1330;
  wire uart_phy_storage_full_23_1331;
  wire uart_phy_storage_full_22_1332;
  wire uart_phy_storage_full_21_1333;
  wire uart_phy_storage_full_20_1334;
  wire uart_phy_storage_full_16_1335;
  wire uart_phy_storage_full_15_1336;
  wire uart_phy_storage_full_12_1337;
  wire uart_phy_storage_full_10_1338;
  wire uart_phy_storage_full_9_1339;
  wire uart_phy_storage_full_8_1340;
  wire uart_phy_tx_busy_1345;
  wire serial_tx_OBUF_1346;
  wire uart_tx_pending_1347;
  wire uart_rx_pending_1348;
  wire uart_tx_fifo_readable_1349;
  wire uart_rx_fifo_readable_1350;
  wire timer0_zero_pending_1351;
  wire sdram_bankmachine0_row_opened_1352;
  wire sdram_bankmachine0_twtpcon_ready_1354;
  wire sdram_bankmachine1_row_opened_1355;
  wire sdram_bankmachine1_twtpcon_ready_1357;
  wire sdram_bankmachine2_row_opened_1358;
  wire sdram_bankmachine2_twtpcon_ready_1360;
  wire sdram_bankmachine3_row_opened_1361;
  wire sdram_bankmachine3_twtpcon_ready_1363;
  wire sdram_twtrcon_ready_1372;
  wire basesoc_grant_1373;
  wire sdram_bandwidth_counter_22_1394;
  wire sdram_bandwidth_counter_21_1395;
  wire sdram_bandwidth_counter_20_1396;
  wire sdram_bandwidth_counter_19_1397;
  wire sdram_bandwidth_counter_18_1398;
  wire sdram_bandwidth_counter_17_1399;
  wire sdram_bandwidth_counter_16_1400;
  wire sdram_bandwidth_counter_15_1401;
  wire sdram_bandwidth_counter_14_1402;
  wire sdram_bandwidth_counter_13_1403;
  wire sdram_bandwidth_counter_12_1404;
  wire sdram_bandwidth_counter_11_1405;
  wire sdram_bandwidth_counter_10_1406;
  wire sdram_bandwidth_counter_9_1407;
  wire sdram_bandwidth_counter_8_1408;
  wire sdram_bandwidth_counter_7_1409;
  wire sdram_bandwidth_counter_6_1410;
  wire sdram_bandwidth_counter_5_1411;
  wire sdram_bandwidth_counter_4_1412;
  wire sdram_bandwidth_counter_3_1413;
  wire sdram_bandwidth_counter_2_1414;
  wire sdram_bandwidth_counter_1_1415;
  wire sdram_bandwidth_counter_0_1416;
  wire sdram_bandwidth_period_1417;
  wire sdram_bandwidth_counter_23_1418;
  wire sdram_phaseinjector0_wrdata_storage_full_31_1427;
  wire sdram_phaseinjector0_wrdata_storage_full_30_1428;
  wire sdram_phaseinjector0_wrdata_storage_full_29_1429;
  wire sdram_phaseinjector0_wrdata_storage_full_28_1430;
  wire sdram_phaseinjector0_wrdata_storage_full_27_1431;
  wire sdram_phaseinjector0_wrdata_storage_full_26_1432;
  wire sdram_phaseinjector0_wrdata_storage_full_25_1433;
  wire sdram_phaseinjector0_wrdata_storage_full_24_1434;
  wire sdram_phaseinjector0_wrdata_storage_full_23_1435;
  wire sdram_phaseinjector0_wrdata_storage_full_22_1436;
  wire sdram_phaseinjector0_wrdata_storage_full_21_1437;
  wire sdram_phaseinjector0_wrdata_storage_full_20_1438;
  wire sdram_phaseinjector0_wrdata_storage_full_19_1439;
  wire sdram_phaseinjector0_wrdata_storage_full_18_1440;
  wire sdram_phaseinjector0_wrdata_storage_full_17_1441;
  wire sdram_phaseinjector0_wrdata_storage_full_16_1442;
  wire sdram_phaseinjector0_wrdata_storage_full_15_1443;
  wire sdram_phaseinjector0_wrdata_storage_full_14_1444;
  wire sdram_phaseinjector0_wrdata_storage_full_13_1445;
  wire sdram_phaseinjector0_wrdata_storage_full_12_1446;
  wire sdram_phaseinjector0_wrdata_storage_full_11_1447;
  wire sdram_phaseinjector0_wrdata_storage_full_10_1448;
  wire sdram_phaseinjector0_wrdata_storage_full_9_1449;
  wire sdram_phaseinjector0_wrdata_storage_full_8_1450;
  wire sdram_phaseinjector1_wrdata_storage_full_31_1467;
  wire sdram_phaseinjector1_wrdata_storage_full_30_1468;
  wire sdram_phaseinjector1_wrdata_storage_full_29_1469;
  wire sdram_phaseinjector1_wrdata_storage_full_28_1470;
  wire sdram_phaseinjector1_wrdata_storage_full_27_1471;
  wire sdram_phaseinjector1_wrdata_storage_full_26_1472;
  wire sdram_phaseinjector1_wrdata_storage_full_25_1473;
  wire sdram_phaseinjector1_wrdata_storage_full_24_1474;
  wire sdram_phaseinjector1_wrdata_storage_full_23_1475;
  wire sdram_phaseinjector1_wrdata_storage_full_22_1476;
  wire sdram_phaseinjector1_wrdata_storage_full_21_1477;
  wire sdram_phaseinjector1_wrdata_storage_full_20_1478;
  wire sdram_phaseinjector1_wrdata_storage_full_19_1479;
  wire sdram_phaseinjector1_wrdata_storage_full_18_1480;
  wire sdram_phaseinjector1_wrdata_storage_full_17_1481;
  wire sdram_phaseinjector1_wrdata_storage_full_16_1482;
  wire sdram_phaseinjector1_wrdata_storage_full_15_1483;
  wire sdram_phaseinjector1_wrdata_storage_full_14_1484;
  wire sdram_phaseinjector1_wrdata_storage_full_13_1485;
  wire sdram_phaseinjector1_wrdata_storage_full_12_1486;
  wire sdram_phaseinjector1_wrdata_storage_full_11_1487;
  wire sdram_phaseinjector1_wrdata_storage_full_10_1488;
  wire sdram_phaseinjector1_wrdata_storage_full_9_1489;
  wire sdram_phaseinjector1_wrdata_storage_full_8_1490;
  wire timer0_load_storage_full_31_1499;
  wire timer0_load_storage_full_30_1500;
  wire timer0_load_storage_full_29_1501;
  wire timer0_load_storage_full_28_1502;
  wire timer0_load_storage_full_27_1503;
  wire timer0_load_storage_full_26_1504;
  wire timer0_load_storage_full_25_1505;
  wire timer0_load_storage_full_24_1506;
  wire timer0_load_storage_full_23_1507;
  wire timer0_load_storage_full_22_1508;
  wire timer0_load_storage_full_21_1509;
  wire timer0_load_storage_full_20_1510;
  wire timer0_load_storage_full_19_1511;
  wire timer0_load_storage_full_18_1512;
  wire timer0_load_storage_full_17_1513;
  wire timer0_load_storage_full_16_1514;
  wire timer0_load_storage_full_15_1515;
  wire timer0_load_storage_full_14_1516;
  wire timer0_load_storage_full_13_1517;
  wire timer0_load_storage_full_12_1518;
  wire timer0_load_storage_full_11_1519;
  wire timer0_load_storage_full_10_1520;
  wire timer0_load_storage_full_9_1521;
  wire timer0_load_storage_full_8_1522;
  wire timer0_reload_storage_full_31_1531;
  wire timer0_reload_storage_full_30_1532;
  wire timer0_reload_storage_full_29_1533;
  wire timer0_reload_storage_full_28_1534;
  wire timer0_reload_storage_full_27_1535;
  wire timer0_reload_storage_full_26_1536;
  wire timer0_reload_storage_full_25_1537;
  wire timer0_reload_storage_full_24_1538;
  wire timer0_reload_storage_full_23_1539;
  wire timer0_reload_storage_full_22_1540;
  wire timer0_reload_storage_full_21_1541;
  wire timer0_reload_storage_full_20_1542;
  wire timer0_reload_storage_full_19_1543;
  wire timer0_reload_storage_full_18_1544;
  wire timer0_reload_storage_full_17_1545;
  wire timer0_reload_storage_full_16_1546;
  wire timer0_reload_storage_full_15_1547;
  wire timer0_reload_storage_full_14_1548;
  wire timer0_reload_storage_full_13_1549;
  wire timer0_reload_storage_full_12_1550;
  wire timer0_reload_storage_full_11_1551;
  wire timer0_reload_storage_full_10_1552;
  wire timer0_reload_storage_full_9_1553;
  wire timer0_reload_storage_full_8_1554;
  wire uart_phy_storage_full_31_1563;
  wire uart_phy_storage_full_30_1564;
  wire uart_phy_storage_full_29_1565;
  wire uart_phy_storage_full_28_1566;
  wire uart_phy_storage_full_27_1567;
  wire uart_phy_storage_full_26_1568;
  wire uart_phy_storage_full_25_1569;
  wire uart_phy_storage_full_24_1570;
  wire xilinxasyncresetsynchronizerimpl1;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<31> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<30> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<29> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<28> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<27> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<26> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<25> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<24> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<23> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<22> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<21> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<20> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<19> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<18> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<17> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<16> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<15> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<14> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<13> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<12> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<11> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<10> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<9> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<8> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<7> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<6> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<5> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<4> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<3> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<2> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<1> ;
  wire \PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<0> ;
  wire GND_1_o_BUS_0010_MUX_387_o;
  wire GND_1_o_GND_1_o_MUX_386_o;
  wire sys_rst_lm32_reset_OR_515_o;
  wire uart_rx_fifo_wrport_we;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<31> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<30> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<29> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<28> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<27> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<26> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<25> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<24> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<23> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<22> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<21> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<20> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<19> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<18> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<17> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<16> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<15> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<14> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<13> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<12> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<11> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<10> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<9> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<8> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<7> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<6> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<5> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<4> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<3> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<2> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<1> ;
  wire \timer0_value[31]_GND_1_o_sub_957_OUT<0> ;
  wire sdram_master_p0_cas_n;
  wire sdram_master_p0_ras_n;
  wire sdram_master_p0_we_n;
  wire sdram_master_p1_cas_n;
  wire sdram_master_p1_ras_n;
  wire sdram_master_p1_we_n;
  wire _n4815;
  wire _n4817;
  wire sdram_bankmachine1_cmd_valid;
  wire _n4819;
  wire sdram_bankmachine2_cmd_valid;
  wire _n4821;
  wire rhs_array_muxed0;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire tag_di_dirty;
  wire tag_port_we;
  wire litedramwishbone2native_state_FSM_FFd1_1835;
  wire litedramwishbone2native_state_FSM_FFd2_1836;
  wire litedramwishbone2native_state_FSM_FFd3_1837;
  wire sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire sdram_bankmachine0_row_hit;
  wire sdram_bankmachine1_row_hit;
  wire sdram_bankmachine2_row_hit;
  wire sdram_bankmachine3_row_hit;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<31> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<30> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<29> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<28> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<27> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<26> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<25> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<24> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<23> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<22> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<21> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<20> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<19> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<18> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<17> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<16> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<15> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<14> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<13> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<12> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<11> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<10> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<9> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<8> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<7> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<6> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<5> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<4> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<3> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<2> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<1> ;
  wire \timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<0> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<31> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<30> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<29> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<28> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<27> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<26> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<25> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<24> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<23> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<22> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<21> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<20> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<19> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<18> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<17> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<16> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<15> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<14> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<13> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<12> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<11> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<10> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<9> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<8> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<7> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<6> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<5> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<4> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<3> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<2> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<1> ;
  wire \GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<0> ;
  wire GND_1_o_BUS_0008_MUX_376_o;
  wire uart_rx_trigger;
  wire lm32_dbus_ack;
  wire sdram_choose_cmd_ce;
  wire ddrphy_dqs_t_d0;
  wire ddrphy_dqs_t_d1;
  wire rom_bus_cyc_rom_bus_ack_AND_477_o;
  wire \sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o ;
  wire \sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o ;
  wire \sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o ;
  wire \sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o ;
  wire \tag_do_tag[20]_GND_1_o_equal_409_o ;
  wire uart_tx_clear;
  wire timer0_zero_clear;
  wire uart_rx_clear;
  wire _n5307;
  wire _n5319;
  wire _n5325;
  wire _n5330;
  wire _n5336;
  wire _n5342;
  wire _n5349;
  wire _n5371;
  wire _n5376;
  wire _n5382;
  wire _n5425;
  wire _n5314;
  wire _n5354;
  wire _n5360;
  wire _n5386;
  wire _n5391;
  wire _n5396;
  wire _n5402;
  wire _n5431;
  wire _n5407;
  wire _n5413;
  wire _n5437;
  wire _n5297;
  wire _n5366;
  wire _n5444;
  wire _n5304;
  wire _n5420;
  wire sdram_inti_p0_rddata_valid;
  wire ddrphy_wrdata_en_2115;
  wire basesoc_csrbankarray_csrbank0_scratch3_re;
  wire basesoc_csrbankarray_csrbank0_scratch2_re;
  wire basesoc_csrbankarray_csrbank0_scratch1_re;
  wire basesoc_csrbankarray_csrbank0_scratch0_re_2119;
  wire basesoc_csrbankarray_csrbank1_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re;
  wire sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank2_load3_re;
  wire basesoc_csrbankarray_csrbank2_load2_re;
  wire basesoc_csrbankarray_csrbank2_load1_re;
  wire basesoc_csrbankarray_csrbank2_load0_re;
  wire basesoc_csrbankarray_csrbank2_reload3_re;
  wire basesoc_csrbankarray_csrbank2_reload2_re;
  wire basesoc_csrbankarray_csrbank2_reload1_re;
  wire basesoc_csrbankarray_csrbank2_reload0_re;
  wire basesoc_csrbankarray_csrbank2_en0_re;
  wire timer0_update_value_re;
  wire basesoc_csrbankarray_csrbank2_ev_enable0_re;
  wire basesoc_csrbankarray_csrbank3_ev_enable0_re;
  wire uart_tx_fifo_wrport_we;
  wire basesoc_csrbankarray_csrbank4_tuning_word3_re;
  wire basesoc_csrbankarray_csrbank4_tuning_word2_re;
  wire basesoc_csrbankarray_csrbank4_tuning_word1_re;
  wire basesoc_csrbankarray_csrbank4_tuning_word0_re;
  wire GND_1_o_GND_1_o_MUX_114_o;
  wire GND_1_o_GND_1_o_MUX_150_o;
  wire GND_1_o_GND_1_o_MUX_186_o;
  wire n0409;
  wire sdram_bankmachine1_twtpcon_valid;
  wire n0503;
  wire sdram_bankmachine0_cmd_ready;
  wire sdram_bankmachine1_cmd_ready;
  wire sdram_bankmachine2_cmd_ready;
  wire sdram_bankmachine3_cmd_ready;
  wire \port_cmd_payload_addr[22] ;
  wire \port_cmd_payload_addr[21] ;
  wire \port_cmd_payload_addr[20] ;
  wire \port_cmd_payload_addr[19] ;
  wire \port_cmd_payload_addr[18] ;
  wire \port_cmd_payload_addr[17] ;
  wire \port_cmd_payload_addr[16] ;
  wire \port_cmd_payload_addr[15] ;
  wire \port_cmd_payload_addr[14] ;
  wire \port_cmd_payload_addr[13] ;
  wire \port_cmd_payload_addr[12] ;
  wire \port_cmd_payload_addr[11] ;
  wire \port_cmd_payload_addr[10] ;
  wire \port_cmd_payload_addr[7] ;
  wire \port_cmd_payload_addr[6] ;
  wire \port_cmd_payload_addr[5] ;
  wire \port_cmd_payload_addr[4] ;
  wire \port_cmd_payload_addr[3] ;
  wire \port_cmd_payload_addr[2] ;
  wire \port_cmd_payload_addr[1] ;
  wire \port_cmd_payload_addr[0] ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<7> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<6> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<5> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<4> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<3> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<2> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<1> ;
  wire \uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<0> ;
  wire uart_tx_trigger;
  wire \sdram_generator_counter[2]_PWR_1_o_equal_973_o ;
  wire \sdram_generator_counter[2]_GND_1_o_equal_972_o ;
  wire sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire sdram_bankmachine2_cmd_buffer_pipe_ce_2271;
  wire sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire uart_irq;
  wire lm32_ibus_ack;
  wire array_muxed15_INV_233_o;
  wire array_muxed16_INV_234_o;
  wire array_muxed17_INV_235_o;
  wire array_muxed8_INV_230_o_2343;
  wire array_muxed9_INV_231_o_2344;
  wire array_muxed10_INV_232_o_2345;
  wire basesoc_csrbankarray_sel;
  wire _n5452;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<0> ;
  wire uart_tx_fifo_do_read_2416;
  wire timer0_zero_trigger_INV_207_o;
  wire ddrphy_drive_dq_n0_2418;
  wire sdram_bankmachine0_cmd_payload_is_read;
  wire sdram_bankmachine1_cmd_payload_is_read;
  wire sdram_bankmachine2_cmd_payload_is_read;
  wire sdram_read_available;
  wire sdram_write_available;
  wire \uart_phy_tx_reg[0]_PWR_1_o_MUX_367_o ;
  wire \sdram_generator_counter[2]_GND_1_o_mux_978_OUT<2> ;
  wire \sdram_generator_counter[2]_GND_1_o_mux_978_OUT<1> ;
  wire \sdram_generator_counter[2]_GND_1_o_mux_978_OUT<0> ;
  wire sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire _n4793;
  wire _n4802;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<0> ;
  wire basesoc_done;
  wire timer0_zero_trigger;
  wire roundrobin0_grant_roundrobin3_grant_OR_351_o;
  wire sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire uart_rx_fifo_do_read;
  wire port_cmd_ready;
  wire sdram_tccdcon_ready;
  wire _n4879_inv;
  wire _n4903_inv_2479;
  wire _n5243_inv;
  wire _n4850_inv;
  wire Result;
  wire n1168_inv_2483;
  wire Mcount_sdram_timer_count;
  wire Mcount_sdram_timer_count1;
  wire Mcount_sdram_timer_count2;
  wire Mcount_sdram_timer_count3;
  wire Mcount_sdram_timer_count4;
  wire Mcount_sdram_timer_count5;
  wire Mcount_sdram_timer_count6;
  wire Mcount_sdram_timer_count7;
  wire _n4841_inv;
  wire Mcount_counter;
  wire Mcount_counter1;
  wire _n4835_inv;
  wire \Result<0>1 ;
  wire \Result<1>1 ;
  wire \Result<2>1 ;
  wire \Result<3>1 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire _n4853_inv;
  wire Mcount_uart_phy_tx_bitcount;
  wire Mcount_uart_phy_tx_bitcount1;
  wire Mcount_uart_phy_tx_bitcount2;
  wire Mcount_uart_phy_tx_bitcount3;
  wire _n4858_inv;
  wire Mcount_uart_phy_rx_bitcount;
  wire Mcount_uart_phy_rx_bitcount1;
  wire Mcount_uart_phy_rx_bitcount2;
  wire Mcount_uart_phy_rx_bitcount3;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n4886_inv;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<4>2 ;
  wire \ddrphy_bitslip_cnt[3]_GND_1_o_equal_961_o_inv ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire _n4893_inv;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<4>3 ;
  wire _n4914_inv;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \Result<3>9 ;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire _n4928_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>10 ;
  wire _n4942_inv;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<3>11 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire _n4973_inv;
  wire \sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ;
  wire Mcount_sdram_bandwidth_nwrites;
  wire Mcount_sdram_bandwidth_nwrites1;
  wire Mcount_sdram_bandwidth_nwrites2;
  wire Mcount_sdram_bandwidth_nwrites3;
  wire Mcount_sdram_bandwidth_nwrites4;
  wire Mcount_sdram_bandwidth_nwrites5;
  wire Mcount_sdram_bandwidth_nwrites6;
  wire Mcount_sdram_bandwidth_nwrites7;
  wire Mcount_sdram_bandwidth_nwrites8;
  wire Mcount_sdram_bandwidth_nwrites9;
  wire Mcount_sdram_bandwidth_nwrites10;
  wire Mcount_sdram_bandwidth_nwrites11;
  wire Mcount_sdram_bandwidth_nwrites12;
  wire Mcount_sdram_bandwidth_nwrites13;
  wire Mcount_sdram_bandwidth_nwrites14;
  wire Mcount_sdram_bandwidth_nwrites15;
  wire Mcount_sdram_bandwidth_nwrites16;
  wire Mcount_sdram_bandwidth_nwrites17;
  wire Mcount_sdram_bandwidth_nwrites18;
  wire Mcount_sdram_bandwidth_nwrites19;
  wire Mcount_sdram_bandwidth_nwrites20;
  wire Mcount_sdram_bandwidth_nwrites21;
  wire Mcount_sdram_bandwidth_nwrites22;
  wire Mcount_sdram_bandwidth_nwrites23;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire _n4956_inv;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire \Result<3>12 ;
  wire _n4967_inv;
  wire Mcount_sdram_bandwidth_nreads;
  wire Mcount_sdram_bandwidth_nreads1;
  wire Mcount_sdram_bandwidth_nreads2;
  wire Mcount_sdram_bandwidth_nreads3;
  wire Mcount_sdram_bandwidth_nreads4;
  wire Mcount_sdram_bandwidth_nreads5;
  wire Mcount_sdram_bandwidth_nreads6;
  wire Mcount_sdram_bandwidth_nreads7;
  wire Mcount_sdram_bandwidth_nreads8;
  wire Mcount_sdram_bandwidth_nreads9;
  wire Mcount_sdram_bandwidth_nreads10;
  wire Mcount_sdram_bandwidth_nreads11;
  wire Mcount_sdram_bandwidth_nreads12;
  wire Mcount_sdram_bandwidth_nreads13;
  wire Mcount_sdram_bandwidth_nreads14;
  wire Mcount_sdram_bandwidth_nreads15;
  wire Mcount_sdram_bandwidth_nreads16;
  wire Mcount_sdram_bandwidth_nreads17;
  wire Mcount_sdram_bandwidth_nreads18;
  wire Mcount_sdram_bandwidth_nreads19;
  wire Mcount_sdram_bandwidth_nreads20;
  wire Mcount_sdram_bandwidth_nreads21;
  wire Mcount_sdram_bandwidth_nreads22;
  wire Mcount_sdram_bandwidth_nreads23;
  wire basesoc_wait_inv_2784;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In3 ;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire N2;
  wire N3;
  wire N4;
  wire N5;
  wire N6;
  wire N7;
  wire N8;
  wire N9;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire write_ctrl_2863;
  wire write_ctrl1_2864;
  wire write_ctrl2_2865;
  wire write_ctrl3_2866;
  wire write_ctrl4_2867;
  wire write_ctrl5_2868;
  wire write_ctrl6_2869;
  wire write_ctrl7_2870;
  wire write_ctrl8_2871;
  wire write_ctrl9_2872;
  wire write_ctrl10_2873;
  wire write_ctrl11_2874;
  wire write_ctrl12_2875;
  wire write_ctrl13_2876;
  wire write_ctrl14_2877;
  wire write_ctrl15_2878;
  wire write_ctrl16_2879;
  wire write_ctrl17_2880;
  wire write_ctrl18_2881;
  wire write_ctrl19_2882;
  wire write_ctrl20_2883;
  wire write_ctrl21_2884;
  wire write_ctrl22_2885;
  wire write_ctrl23_2886;
  wire write_ctrl24_2887;
  wire write_ctrl25_2888;
  wire write_ctrl26_2889;
  wire write_ctrl27_2890;
  wire write_ctrl28_2891;
  wire write_ctrl29_2892;
  wire write_ctrl30_2893;
  wire write_ctrl31_2894;
  wire write_ctrl32_2895;
  wire write_ctrl33_2896;
  wire write_ctrl34_2897;
  wire write_ctrl35_2898;
  wire write_ctrl36_2899;
  wire write_ctrl37_2900;
  wire write_ctrl38_2901;
  wire write_ctrl39_2902;
  wire write_ctrl40_2903;
  wire write_ctrl41_2904;
  wire write_ctrl42_2905;
  wire write_ctrl43_2906;
  wire write_ctrl44_2907;
  wire write_ctrl45_2908;
  wire write_ctrl46_2909;
  wire write_ctrl47_2910;
  wire write_ctrl48_2911;
  wire write_ctrl49_2912;
  wire write_ctrl50_2913;
  wire write_ctrl51_2914;
  wire write_ctrl52_2915;
  wire write_ctrl53_2916;
  wire write_ctrl54_2917;
  wire write_ctrl55_2918;
  wire write_ctrl56_2919;
  wire write_ctrl57_2920;
  wire write_ctrl58_2921;
  wire write_ctrl59_2922;
  wire write_ctrl60_2923;
  wire write_ctrl61_2924;
  wire write_ctrl62_2925;
  wire write_ctrl63_2926;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire N47;
  wire N48;
  wire N49;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N106;
  wire N107;
  wire N108;
  wire N109;
  wire N110;
  wire N111;
  wire N112;
  wire N113;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N170;
  wire N171;
  wire N172;
  wire N173;
  wire N174;
  wire N175;
  wire N176;
  wire N177;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N234;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N432;
  wire N433;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N561;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N625;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N786;
  wire N787;
  wire N788;
  wire N789;
  wire N790;
  wire N791;
  wire N792;
  wire N793;
  wire N794;
  wire N795;
  wire N796;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N850;
  wire N851;
  wire N852;
  wire N853;
  wire N854;
  wire N855;
  wire N856;
  wire N857;
  wire N858;
  wire N859;
  wire N860;
  wire N861;
  wire N862;
  wire N863;
  wire N864;
  wire N865;
  wire N866;
  wire N867;
  wire N868;
  wire N869;
  wire N870;
  wire N871;
  wire N872;
  wire N873;
  wire N874;
  wire N875;
  wire N876;
  wire N877;
  wire N878;
  wire N879;
  wire N880;
  wire N881;
  wire N914;
  wire N915;
  wire N916;
  wire N917;
  wire N918;
  wire N919;
  wire N920;
  wire N921;
  wire N922;
  wire N923;
  wire N924;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N978;
  wire N979;
  wire N980;
  wire N981;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire inst_LPM_FF_3_3439;
  wire inst_LPM_FF_2_3440;
  wire inst_LPM_FF_1_3441;
  wire inst_LPM_FF_0_3442;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In_3445 ;
  wire cache_state_FSM_FFd3_3446;
  wire cache_state_FSM_FFd2_3447;
  wire \litedramwishbone2native_state_FSM_FFd4-In_3448 ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3452;
  wire write_ctrl64_3453;
  wire write_ctrl65_3454;
  wire write_ctrl66_3455;
  wire write_ctrl67_3456;
  wire write_ctrl68_3457;
  wire write_ctrl69_3458;
  wire write_ctrl70_3459;
  wire write_ctrl71_3460;
  wire write_ctrl72_3461;
  wire write_ctrl73_3462;
  wire write_ctrl74_3463;
  wire write_ctrl75_3464;
  wire write_ctrl76_3465;
  wire write_ctrl77_3466;
  wire write_ctrl78_3467;
  wire write_ctrl79_3468;
  wire N1048;
  wire N1049;
  wire N1050;
  wire N1051;
  wire N1052;
  wire N1053;
  wire N1054;
  wire N1055;
  wire N1056;
  wire N1057;
  wire N1058;
  wire N1059;
  wire N1060;
  wire N1061;
  wire N1062;
  wire N1063;
  wire N1064;
  wire N1065;
  wire N1066;
  wire N1067;
  wire N1068;
  wire N1069;
  wire N1070;
  wire N1071;
  wire N1072;
  wire N1073;
  wire N1074;
  wire N1075;
  wire N1076;
  wire N1077;
  wire N1078;
  wire N1079;
  wire N1112;
  wire N1113;
  wire N1114;
  wire N1115;
  wire N1116;
  wire N1117;
  wire N1118;
  wire N1119;
  wire N1120;
  wire N1121;
  wire N1122;
  wire N1123;
  wire N1124;
  wire N1125;
  wire N1126;
  wire N1127;
  wire N1128;
  wire N1129;
  wire N1130;
  wire N1131;
  wire N1132;
  wire N1133;
  wire N1134;
  wire N1135;
  wire N1136;
  wire N1137;
  wire N1138;
  wire N1139;
  wire N1140;
  wire N1141;
  wire N1142;
  wire N1143;
  wire N1176;
  wire N1177;
  wire N1178;
  wire N1179;
  wire N1180;
  wire N1181;
  wire N1182;
  wire N1183;
  wire N1184;
  wire N1185;
  wire N1186;
  wire N1187;
  wire N1188;
  wire N1189;
  wire N1190;
  wire N1191;
  wire N1192;
  wire N1193;
  wire N1194;
  wire N1195;
  wire N1196;
  wire N1197;
  wire N1198;
  wire N1199;
  wire N1200;
  wire N1201;
  wire N1202;
  wire N1203;
  wire N1204;
  wire N1205;
  wire N1206;
  wire N1207;
  wire N1240;
  wire N1241;
  wire N1242;
  wire N1243;
  wire N1244;
  wire N1245;
  wire N1246;
  wire N1247;
  wire N1248;
  wire N1249;
  wire N1250;
  wire N1251;
  wire N1252;
  wire N1253;
  wire N1254;
  wire N1255;
  wire N1256;
  wire N1257;
  wire N1258;
  wire N1259;
  wire N1260;
  wire N1261;
  wire N1262;
  wire N1263;
  wire N1264;
  wire N1265;
  wire N1266;
  wire N1267;
  wire N1268;
  wire N1269;
  wire N1270;
  wire N1271;
  wire \bankmachine2_state_FSM_FFd1-In1 ;
  wire \bankmachine2_state_FSM_FFd3-In_3598 ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire bankmachine2_state_FSM_FFd3_3600;
  wire bankmachine2_state_FSM_FFd2_3601;
  wire \bankmachine0_state_FSM_FFd1-In1 ;
  wire \bankmachine0_state_FSM_FFd3-In_3603 ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire bankmachine0_state_FSM_FFd3_3605;
  wire bankmachine0_state_FSM_FFd2_3606;
  wire \bankmachine1_state_FSM_FFd1-In1 ;
  wire \bankmachine1_state_FSM_FFd3-In_3608 ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire bankmachine1_state_FSM_FFd3_3610;
  wire bankmachine1_state_FSM_FFd2_3611;
  wire \bankmachine3_state_FSM_FFd1-In1 ;
  wire \bankmachine3_state_FSM_FFd3-In_3613 ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire bankmachine3_state_FSM_FFd3_3615;
  wire bankmachine3_state_FSM_FFd2_3616;
  wire \multiplexer_state_FSM_FFd1-In1_3617 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_3620 ;
  wire multiplexer_state_FSM_FFd3_3621;
  wire multiplexer_state_FSM_FFd2_3622;
  wire multiplexer_state_FSM_FFd1_3623;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire sdram_max_time0_inv;
  wire sdram_choose_req_want_reads_inv;
  wire \Result<2>21 ;
  wire \Result<3>13 ;
  wire \Result<4>4 ;
  wire sdram_max_time1_inv;
  wire sdram_choose_req_want_writes_inv;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In41_3635 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In3 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In1 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In ;
  wire \sdram_choose_req_grant_FSM_FFd1-In ;
  wire sdram_cmd_valid_0;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_3641 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<1> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<1>_3643 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<2> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<2>_3645 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<3> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<3>_3647 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<4> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<4>_3649 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<5> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<5>_3651 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<6> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<6>_3653 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<7> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<7>_3655 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<8> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<8>_3657 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<9> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<9>_3659 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<10> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<10>_3661 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<11> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<11>_3663 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<12> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<12>_3665 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<13> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<13>_3667 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<14> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<14>_3669 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<15> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<15>_3671 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<16> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<16>_3673 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<17> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<17>_3675 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<18> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<18>_3677 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<19> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<19>_3679 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<20> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<20>_3681 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<21> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<21>_3683 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<22> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<22>_3685 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<23> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<23>_3687 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<24> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<24>_3689 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<25> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<25>_3691 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<26> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<26>_3693 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<27> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<27>_3695 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<28> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<28>_3697 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<29> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<29>_3699 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<30> ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<30>_3701 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<31> ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<0>_3742 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<0>_3743 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<1>_3744 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<1>_3745 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<2>_3746 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<2>_3747 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<3>_3748 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<3>_3749 ;
  wire \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<4>_3750 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<0>_3751 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<0>_3752 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<1>_3753 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<1>_3754 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<2>_3755 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<2>_3756 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<3>_3757 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<3>_3758 ;
  wire \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<4>_3759 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<0>_3760 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<0>_3761 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<1>_3762 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<1>_3763 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<2>_3764 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<2>_3765 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<3>_3766 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<3>_3767 ;
  wire \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<4>_3768 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<0>_3769 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<0>_3770 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<1>_3771 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<1>_3772 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<2>_3773 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<2>_3774 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<3>_3775 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<3>_3776 ;
  wire \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<4>_3777 ;
  wire inst_LPM_MUX1_4_f7_4031;
  wire inst_LPM_MUX1_6_4032;
  wire inst_LPM_MUX1_51_4033;
  wire inst_LPM_MUX1_3_f7_4034;
  wire inst_LPM_MUX1_5_4035;
  wire inst_LPM_MUX1_4_4036;
  wire inst_LPM_MUX_4_f7_4037;
  wire inst_LPM_MUX_6_4038;
  wire inst_LPM_MUX_51_4039;
  wire inst_LPM_MUX_3_f7_4040;
  wire inst_LPM_MUX_5_4041;
  wire inst_LPM_MUX_4_4042;
  wire inst_LPM_MUX4_4_f7_4043;
  wire inst_LPM_MUX4_6_4044;
  wire inst_LPM_MUX4_51_4045;
  wire inst_LPM_MUX4_3_f7_4046;
  wire inst_LPM_MUX4_5_4047;
  wire inst_LPM_MUX4_4_4048;
  wire inst_LPM_MUX2_4_f7_4049;
  wire inst_LPM_MUX2_6_4050;
  wire inst_LPM_MUX2_51_4051;
  wire inst_LPM_MUX2_3_f7_4052;
  wire inst_LPM_MUX2_5_4053;
  wire inst_LPM_MUX2_4_4054;
  wire inst_LPM_MUX3_4_f7_4055;
  wire inst_LPM_MUX3_6_4056;
  wire inst_LPM_MUX3_51_4057;
  wire inst_LPM_MUX3_3_f7_4058;
  wire inst_LPM_MUX3_5_4059;
  wire inst_LPM_MUX3_4_4060;
  wire inst_LPM_MUX5_4_f7_4061;
  wire inst_LPM_MUX5_6_4062;
  wire inst_LPM_MUX5_51_4063;
  wire inst_LPM_MUX5_3_f7_4064;
  wire inst_LPM_MUX5_5_4065;
  wire inst_LPM_MUX5_4_4066;
  wire inst_LPM_MUX6_4_f7_4067;
  wire inst_LPM_MUX6_6_4068;
  wire inst_LPM_MUX6_51_4069;
  wire inst_LPM_MUX6_3_f7_4070;
  wire inst_LPM_MUX6_5_4071;
  wire inst_LPM_MUX6_4_4072;
  wire inst_LPM_MUX9_4_f7_4073;
  wire inst_LPM_MUX9_6_4074;
  wire inst_LPM_MUX9_51_4075;
  wire inst_LPM_MUX9_3_f7_4076;
  wire inst_LPM_MUX9_5_4077;
  wire inst_LPM_MUX9_4_4078;
  wire inst_LPM_MUX7_4_f7_4079;
  wire inst_LPM_MUX7_6_4080;
  wire inst_LPM_MUX7_51_4081;
  wire inst_LPM_MUX7_3_f7_4082;
  wire inst_LPM_MUX7_5_4083;
  wire inst_LPM_MUX7_4_4084;
  wire inst_LPM_MUX8_4_f7_4085;
  wire inst_LPM_MUX8_6_4086;
  wire inst_LPM_MUX8_51_4087;
  wire inst_LPM_MUX8_3_f7_4088;
  wire inst_LPM_MUX8_5_4089;
  wire inst_LPM_MUX8_4_4090;
  wire inst_LPM_MUX12_4_f7_4091;
  wire inst_LPM_MUX12_6_4092;
  wire inst_LPM_MUX12_51_4093;
  wire inst_LPM_MUX12_3_f7_4094;
  wire inst_LPM_MUX12_5_4095;
  wire inst_LPM_MUX12_4_4096;
  wire inst_LPM_MUX10_4_f7_4097;
  wire inst_LPM_MUX10_6_4098;
  wire inst_LPM_MUX10_51_4099;
  wire inst_LPM_MUX10_3_f7_4100;
  wire inst_LPM_MUX10_5_4101;
  wire inst_LPM_MUX10_4_4102;
  wire inst_LPM_MUX11_4_f7_4103;
  wire inst_LPM_MUX11_6_4104;
  wire inst_LPM_MUX11_51_4105;
  wire inst_LPM_MUX11_3_f7_4106;
  wire inst_LPM_MUX11_5_4107;
  wire inst_LPM_MUX11_4_4108;
  wire inst_LPM_MUX15_4_f7_4109;
  wire inst_LPM_MUX15_6_4110;
  wire inst_LPM_MUX15_51_4111;
  wire inst_LPM_MUX15_3_f7_4112;
  wire inst_LPM_MUX15_5_4113;
  wire inst_LPM_MUX15_4_4114;
  wire inst_LPM_MUX13_4_f7_4115;
  wire inst_LPM_MUX13_6_4116;
  wire inst_LPM_MUX13_51_4117;
  wire inst_LPM_MUX13_3_f7_4118;
  wire inst_LPM_MUX13_5_4119;
  wire inst_LPM_MUX13_4_4120;
  wire inst_LPM_MUX14_4_f7_4121;
  wire inst_LPM_MUX14_6_4122;
  wire inst_LPM_MUX14_51_4123;
  wire inst_LPM_MUX14_3_f7_4124;
  wire inst_LPM_MUX14_5_4125;
  wire inst_LPM_MUX14_4_4126;
  wire inst_LPM_MUX18_4_f7_4127;
  wire inst_LPM_MUX18_6_4128;
  wire inst_LPM_MUX18_51_4129;
  wire inst_LPM_MUX18_3_f7_4130;
  wire inst_LPM_MUX18_5_4131;
  wire inst_LPM_MUX18_4_4132;
  wire inst_LPM_MUX16_4_f7_4133;
  wire inst_LPM_MUX16_6_4134;
  wire inst_LPM_MUX16_51_4135;
  wire inst_LPM_MUX16_3_f7_4136;
  wire inst_LPM_MUX16_5_4137;
  wire inst_LPM_MUX16_4_4138;
  wire inst_LPM_MUX17_4_f7_4139;
  wire inst_LPM_MUX17_6_4140;
  wire inst_LPM_MUX17_51_4141;
  wire inst_LPM_MUX17_3_f7_4142;
  wire inst_LPM_MUX17_5_4143;
  wire inst_LPM_MUX17_4_4144;
  wire inst_LPM_MUX21_4_f7_4145;
  wire inst_LPM_MUX21_6_4146;
  wire inst_LPM_MUX21_51_4147;
  wire inst_LPM_MUX21_3_f7_4148;
  wire inst_LPM_MUX21_5_4149;
  wire inst_LPM_MUX21_4_4150;
  wire inst_LPM_MUX19_4_f7_4151;
  wire inst_LPM_MUX19_6_4152;
  wire inst_LPM_MUX19_51_4153;
  wire inst_LPM_MUX19_3_f7_4154;
  wire inst_LPM_MUX19_5_4155;
  wire inst_LPM_MUX19_4_4156;
  wire inst_LPM_MUX20_4_f7_4157;
  wire inst_LPM_MUX20_6_4158;
  wire inst_LPM_MUX20_51_4159;
  wire inst_LPM_MUX20_3_f7_4160;
  wire inst_LPM_MUX20_5_4161;
  wire inst_LPM_MUX20_4_4162;
  wire inst_LPM_MUX24_4_f7_4163;
  wire inst_LPM_MUX24_6_4164;
  wire inst_LPM_MUX24_51_4165;
  wire inst_LPM_MUX24_3_f7_4166;
  wire inst_LPM_MUX24_5_4167;
  wire inst_LPM_MUX24_4_4168;
  wire inst_LPM_MUX22_4_f7_4169;
  wire inst_LPM_MUX22_6_4170;
  wire inst_LPM_MUX22_51_4171;
  wire inst_LPM_MUX22_3_f7_4172;
  wire inst_LPM_MUX22_5_4173;
  wire inst_LPM_MUX22_4_4174;
  wire inst_LPM_MUX23_4_f7_4175;
  wire inst_LPM_MUX23_6_4176;
  wire inst_LPM_MUX23_51_4177;
  wire inst_LPM_MUX23_3_f7_4178;
  wire inst_LPM_MUX23_5_4179;
  wire inst_LPM_MUX23_4_4180;
  wire inst_LPM_MUX27_4_f7_4181;
  wire inst_LPM_MUX27_6_4182;
  wire inst_LPM_MUX27_51_4183;
  wire inst_LPM_MUX27_3_f7_4184;
  wire inst_LPM_MUX27_5_4185;
  wire inst_LPM_MUX27_4_4186;
  wire inst_LPM_MUX25_4_f7_4187;
  wire inst_LPM_MUX25_6_4188;
  wire inst_LPM_MUX25_51_4189;
  wire inst_LPM_MUX25_3_f7_4190;
  wire inst_LPM_MUX25_5_4191;
  wire inst_LPM_MUX25_4_4192;
  wire inst_LPM_MUX26_4_f7_4193;
  wire inst_LPM_MUX26_6_4194;
  wire inst_LPM_MUX26_51_4195;
  wire inst_LPM_MUX26_3_f7_4196;
  wire inst_LPM_MUX26_5_4197;
  wire inst_LPM_MUX26_4_4198;
  wire inst_LPM_MUX28_4_f7_4199;
  wire inst_LPM_MUX28_6_4200;
  wire inst_LPM_MUX28_51_4201;
  wire inst_LPM_MUX28_3_f7_4202;
  wire inst_LPM_MUX28_5_4203;
  wire inst_LPM_MUX28_4_4204;
  wire inst_LPM_MUX29_4_f7_4205;
  wire inst_LPM_MUX29_6_4206;
  wire inst_LPM_MUX29_51_4207;
  wire inst_LPM_MUX29_3_f7_4208;
  wire inst_LPM_MUX29_5_4209;
  wire inst_LPM_MUX29_4_4210;
  wire inst_LPM_MUX30_4_f7_4211;
  wire inst_LPM_MUX30_6_4212;
  wire inst_LPM_MUX30_51_4213;
  wire inst_LPM_MUX30_3_f7_4214;
  wire inst_LPM_MUX30_5_4215;
  wire inst_LPM_MUX30_4_4216;
  wire inst_LPM_MUX31_4_f7_4217;
  wire inst_LPM_MUX31_6_4218;
  wire inst_LPM_MUX31_51_4219;
  wire inst_LPM_MUX31_3_f7_4220;
  wire inst_LPM_MUX31_5_4221;
  wire inst_LPM_MUX31_4_4222;
  wire \rhs_array_muxed8<1>_mmx_out12 ;
  wire sdram_bankmachine3_row_open_mmx_out12;
  wire sdram_bankmachine0_row_open_mmx_out12;
  wire \rhs_array_muxed2<1>_mmx_out12 ;
  wire \rhs_array_muxed8<1>_mmx_out11 ;
  wire sdram_bankmachine3_row_open_mmx_out11;
  wire sdram_bankmachine0_row_open_mmx_out11;
  wire \rhs_array_muxed2<1>_mmx_out11 ;
  wire \rhs_array_muxed8<1>_mmx_out10 ;
  wire \rhs_array_muxed2<1>_mmx_out10 ;
  wire \rhs_array_muxed8<1>_mmx_out9 ;
  wire \rhs_array_muxed2<1>_mmx_out9 ;
  wire \rhs_array_muxed8<1>_mmx_out8 ;
  wire \rhs_array_muxed8<1>_mmx_out7 ;
  wire \rhs_array_muxed2<1>_mmx_out8 ;
  wire sdram_bankmachine3_row_open_mmx_out7;
  wire sdram_bankmachine2_row_open_mmx_out7;
  wire sdram_bankmachine1_row_col_n_addr_sel_mmx_out7;
  wire sdram_bankmachine0_row_open_mmx_out7;
  wire \rhs_array_muxed8<1>_mmx_out5 ;
  wire sdram_bankmachine3_row_open_mmx_out5;
  wire sdram_bankmachine0_row_open_mmx_out6;
  wire \rhs_array_muxed2<1>_mmx_out6 ;
  wire \rhs_array_muxed8<1>_mmx_out4 ;
  wire sdram_bankmachine3_row_open_mmx_out4;
  wire sdram_bankmachine0_row_open_mmx_out5;
  wire \rhs_array_muxed2<1>_mmx_out5 ;
  wire \rhs_array_muxed8<1>_mmx_out3 ;
  wire sdram_bankmachine3_row_open_mmx_out3;
  wire sdram_bankmachine0_row_open_mmx_out4;
  wire \rhs_array_muxed2<1>_mmx_out4 ;
  wire \rhs_array_muxed8<1>_mmx_out2 ;
  wire sdram_bankmachine3_row_open_mmx_out2;
  wire sdram_bankmachine0_row_open_mmx_out2;
  wire \rhs_array_muxed2<1>_mmx_out3 ;
  wire \rhs_array_muxed2<1>_mmx_out2 ;
  wire \rhs_array_muxed8<1>_mmx_out1 ;
  wire sdram_bankmachine3_row_open_mmx_out1;
  wire sdram_bankmachine0_row_open_mmx_out1;
  wire \rhs_array_muxed2<1>_mmx_out1 ;
  wire \rhs_array_muxed8<1>_mmx_out ;
  wire sdram_bankmachine3_row_open_mmx_out;
  wire sdram_bankmachine0_row_open_mmx_out;
  wire \rhs_array_muxed2<1>_mmx_out ;
  wire sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_313_o1_4269;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<0>_4270 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<0>_4271 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<1>_4272 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<1>_4273 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<2>_4274 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<2>_4275 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<3>_4276 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<3>_4277 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<4>_4278 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<4>_4279 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<5>_4280 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<5>_4281 ;
  wire \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<6>_4282 ;
  wire Mmux_rhs_array_muxed611_4283;
  wire Mmux_data_port_dat_w1011;
  wire \Mcount_uart_phy_tx_bitcount_xor<3>11_4285 ;
  wire Mmux_array_muxed911;
  wire Mmux_array_muxed1011_4287;
  wire uart_tx_fifo_wrport_we1;
  wire mux11011_4289;
  wire Mmux_array_muxed12111;
  wire Mmux_array_muxed912_4291;
  wire Mmux_rhs_array_muxed612;
  wire Mmux_array_muxed1012_4293;
  wire Mmux_array_muxed811_4294;
  wire mux11012;
  wire \Mcount_uart_rx_fifo_level0_xor<4>12 ;
  wire \Mmux_data_port_we<0>11 ;
  wire ddrphy_drive_dq_n011;
  wire Mmux_array_muxed812_4299;
  wire Mmux_rhs_array_muxed613;
  wire Mmux_array_muxed10111;
  wire \rhs_array_muxed2<1>13 ;
  wire \rhs_array_muxed2<1>14 ;
  wire \rhs_array_muxed2<1>31 ;
  wire \rhs_array_muxed2<1>41 ;
  wire \rhs_array_muxed2<1>61 ;
  wire \rhs_array_muxed2<1>71 ;
  wire \rhs_array_muxed2<1>81 ;
  wire \rhs_array_muxed2<1>91 ;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In4_4310 ;
  wire Mmux_rhs_array_muxed011;
  wire \rhs_array_muxed2<1>15 ;
  wire \rhs_array_muxed2<1>16 ;
  wire \rhs_array_muxed2<1>32 ;
  wire \rhs_array_muxed2<1>42 ;
  wire \rhs_array_muxed2<1>62 ;
  wire \rhs_array_muxed2<1>72 ;
  wire \rhs_array_muxed2<1>82 ;
  wire \rhs_array_muxed2<1>92 ;
  wire Mmux_array_muxed9111;
  wire Mmux_rhs_array_muxed615;
  wire Mmux_rhs_array_muxed012_4322;
  wire Mmux_data_port_dat_w1012_4323;
  wire mux12011_4324;
  wire rom_bus_cyc_rom_bus_ack_AND_477_o2;
  wire timer0_zero_clear1_4326;
  wire sys_rst_lm32_reset_OR_515_o1_4327;
  wire Mmux_array_muxed8111;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ;
  wire port_cmd_ready7;
  wire roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69112 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1113_4334 ;
  wire inst_LPM_DECODE01_4335;
  wire Mmux_rhs_array_muxed013_4336;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32211 ;
  wire Mmux_rhs_array_muxed6161;
  wire inst_LPM_DECODE1111_4339;
  wire inst_LPM_DECODE102_4340;
  wire inst_LPM_DECODE112;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77211 ;
  wire \refresher_state_FSM_FFd2-In1_4343 ;
  wire \bankmachine1_state_FSM_FFd2-In2_4344 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3231 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11113 ;
  wire \Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ;
  wire Mmux_sdram_bankmachine0_cmd_ready11_4348;
  wire basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1122 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ;
  wire Mmux_array_muxed8112;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 ;
  wire Mmux_rhs_array_muxed014_4354;
  wire inst_LPM_DECODE02;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32212 ;
  wire \rhs_array_muxed8<1>102 ;
  wire inst_LPM_DECODE1112;
  wire inst_LPM_DECODE113;
  wire inst_LPM_DECODE103;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77212 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11114 ;
  wire Mmux_array_muxed121121;
  wire Mmux_sdram_bankmachine0_cmd_ready12;
  wire \Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT141 ;
  wire \rhs_array_muxed8<1>103_4366 ;
  wire \rhs_array_muxed2<1>111 ;
  wire sys_rst_lm32_reset_OR_515_o3;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1123 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5131 ;
  wire \rhs_array_muxed8<1>104 ;
  wire \rhs_array_muxed2<1>112 ;
  wire \Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ;
  wire \Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 ;
  wire \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 ;
  wire \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77112 ;
  wire port_cmd_ready321;
  wire roundrobin0_grant_roundrobin3_grant_OR_354_o12;
  wire port_cmd_ready8;
  wire ddrphy_rddata_en3;
  wire \basesoc_slave_sel<2><28>1 ;
  wire litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69118 ;
  wire basesoc_csrbankarray_csrbank2_ev_enable0_re2;
  wire roundrobin0_grant_roundrobin3_grant_OR_351_o2;
  wire \cache_state_FSM_FFd3-In21 ;
  wire GND_1_o_GND_1_o_MUX_386_o1_4389;
  wire Mmux_GND_1_o_GND_1_o_MUX_375_o11;
  wire Mmux_array_muxed81131;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT702_4392 ;
  wire \litedramwishbone2native_state_FSM_FFd1-In1_4393 ;
  wire \bankmachine1_state_FSM_FFd2-In4 ;
  wire sdram_bankmachine1_row_col_n_addr_sel102;
  wire Mmux_rhs_array_muxed61711;
  wire Mmux_tag_di_dirty11_4397;
  wire port_cmd_ready611_4398;
  wire \sdram_generator_start_sdram_generator_counter[2]_AND_492_o1 ;
  wire Mmux_GND_1_o_GND_1_o_MUX_114_o13;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1111211_4401 ;
  wire \basesoc_slave_sel<2><28>2 ;
  wire port_cmd_ready9_4403;
  wire Mmux_array_muxed10112;
  wire _n489321;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 ;
  wire array_muxed10_INV_232_o111;
  wire array_muxed15_INV_233_o21;
  wire array_muxed10_INV_232_o121;
  wire \sdram_choose_req_grant_FSM_FFd1-In43_4410 ;
  wire \lm32_cpu/Mmux_x_result272_4411 ;
  wire \lm32_cpu/Mmux_x_result113 ;
  wire \lm32_cpu/Mmux_x_result262 ;
  wire \lm32_cpu/adder_op_x_4569 ;
  wire \lm32_cpu/m_result_sel_compare_m_mmx_out ;
  wire \lm32_cpu/stall_a ;
  wire \lm32_cpu/branch_taken_m_4754 ;
  wire \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ;
  wire \lm32_cpu/csr_x[2]_PWR_10_o_equal_186_o ;
  wire \lm32_cpu/condition_met_x ;
  wire \lm32_cpu/raw_m_0 ;
  wire \lm32_cpu/GND_3_o_valid_m_MUX_1519_o ;
  wire \lm32_cpu/raw_x_1_4792 ;
  wire \lm32_cpu/raw_x_0_4793 ;
  wire \lm32_cpu/raw_w_1 ;
  wire \lm32_cpu/raw_w_0 ;
  wire \lm32_cpu/exception_x_stall_x_AND_1676_o ;
  wire \lm32_cpu/stall_x ;
  wire \lm32_cpu/branch_predict_taken_d ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ;
  wire \lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ;
  wire \lm32_cpu/modulus_q_d_4829 ;
  wire \lm32_cpu/adder_op_d_INV_332_o ;
  wire \lm32_cpu/store_q_m ;
  wire \lm32_cpu/load_q_m ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ;
  wire \lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ;
  wire \lm32_cpu/branch_m_exception_m_OR_482_o ;
  wire \lm32_cpu/branch_mispredict_taken_m ;
  wire \lm32_cpu/csr_write_enable_k_q_x ;
  wire \lm32_cpu/eret_k_q_x ;
  wire \lm32_cpu/load_q_x ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<0> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<1> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<2> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<3> ;
  wire \lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ;
  wire \lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ;
  wire \lm32_cpu/cmp_zero ;
  wire \lm32_cpu/adder_result_x[0] ;
  wire \lm32_cpu/adder_result_x[1] ;
  wire \lm32_cpu/adder_result_x[2] ;
  wire \lm32_cpu/adder_result_x[3] ;
  wire \lm32_cpu/adder_result_x[4] ;
  wire \lm32_cpu/adder_result_x[5] ;
  wire \lm32_cpu/adder_result_x[6] ;
  wire \lm32_cpu/adder_result_x[7] ;
  wire \lm32_cpu/adder_result_x[8] ;
  wire \lm32_cpu/adder_result_x[9] ;
  wire \lm32_cpu/adder_result_x[10] ;
  wire \lm32_cpu/adder_result_x[11] ;
  wire \lm32_cpu/adder_result_x[31] ;
  wire \lm32_cpu/write_enable_q_x ;
  wire \lm32_cpu/iflush_5046 ;
  wire \lm32_cpu/reg_write_enable_q_w ;
  wire \lm32_cpu/exception_q_w ;
  wire \lm32_cpu/exception_x ;
  wire \lm32_cpu/kill_x ;
  wire \lm32_cpu/kill_f ;
  wire \lm32_cpu/kill_d ;
  wire \lm32_cpu/stall_m ;
  wire \lm32_cpu/csr_write_enable_d ;
  wire \lm32_cpu/eret_d ;
  wire \lm32_cpu/scall_d ;
  wire \lm32_cpu/bi_unconditional ;
  wire \lm32_cpu/bi_conditional ;
  wire \lm32_cpu/branch_reg_d ;
  wire \lm32_cpu/adder_op_d ;
  wire \lm32_cpu/store_d ;
  wire \lm32_cpu/load_d ;
  wire \lm32_cpu/write_enable_d ;
  wire \lm32_cpu/read_enable_1_d ;
  wire \lm32_cpu/read_enable_0_d ;
  wire \lm32_cpu/x_bypass_enable_d ;
  wire \lm32_cpu/x_result_sel_add_d ;
  wire \lm32_cpu/x_result_sel_sext_d ;
  wire \lm32_cpu/x_result_sel_mc_arith_d ;
  wire \lm32_cpu/x_result_sel_csr_d ;
  wire \lm32_cpu/d_result_sel_0_d ;
  wire \lm32_cpu/write_enable_m_5195 ;
  wire \lm32_cpu/valid_f_5196 ;
  wire \lm32_cpu/dflush_m_5220 ;
  wire \lm32_cpu/condition_met_m_5221 ;
  wire \lm32_cpu/store_m_5227 ;
  wire \lm32_cpu/load_m_5228 ;
  wire \lm32_cpu/exception_m_5229 ;
  wire \lm32_cpu/branch_predict_taken_m_5230 ;
  wire \lm32_cpu/branch_predict_m_5231 ;
  wire \lm32_cpu/branch_m_5232 ;
  wire \lm32_cpu/m_bypass_enable_m_5233 ;
  wire \lm32_cpu/w_result_sel_mul_m ;
  wire \lm32_cpu/w_result_sel_load_m ;
  wire \lm32_cpu/m_result_sel_shift_m_5236 ;
  wire \lm32_cpu/m_result_sel_compare_m_5237 ;
  wire \lm32_cpu/csr_write_enable_x_5300 ;
  wire \lm32_cpu/eret_x_5301 ;
  wire \lm32_cpu/scall_x_5302 ;
  wire \lm32_cpu/branch_predict_taken_x_5306 ;
  wire \lm32_cpu/branch_predict_x ;
  wire \lm32_cpu/branch_x ;
  wire \lm32_cpu/direction_x_5309 ;
  wire \lm32_cpu/adder_op_x_n_5310 ;
  wire \lm32_cpu/store_x_5311 ;
  wire \lm32_cpu/load_x_5312 ;
  wire \lm32_cpu/write_enable_x_5321 ;
  wire \lm32_cpu/m_bypass_enable_x ;
  wire \lm32_cpu/x_bypass_enable_x_5323 ;
  wire \lm32_cpu/w_result_sel_mul_x ;
  wire \lm32_cpu/m_result_sel_shift_x ;
  wire \lm32_cpu/m_result_sel_compare_x ;
  wire \lm32_cpu/x_result_sel_add_x_5327 ;
  wire \lm32_cpu/x_result_sel_sext_x_5328 ;
  wire \lm32_cpu/x_result_sel_mc_arith_x_5329 ;
  wire \lm32_cpu/x_result_sel_csr_x_5330 ;
  wire \lm32_cpu/valid_m_5457 ;
  wire \lm32_cpu/valid_x_5458 ;
  wire \lm32_cpu/valid_d_5459 ;
  wire \lm32_cpu/exception_w_5460 ;
  wire \lm32_cpu/write_enable_w_5461 ;
  wire \lm32_cpu/w_result_sel_mul_w_5467 ;
  wire \lm32_cpu/w_result_sel_load_w_5468 ;
  wire \lm32_cpu/valid_w_5501 ;
  wire \lm32_cpu/mc_stall_request_x ;
  wire \lm32_cpu/mc_arithmetic/divide_by_zero_x_5535 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_5631 ;
  wire \lm32_cpu/load_store_unit/dcache/refilling_5632 ;
  wire \lm32_cpu/load_store_unit/dcache/restart_request_5633 ;
  wire \lm32_cpu/load_store_unit/dcache/refill_request_5634 ;
  wire \lm32_cpu/instruction_unit/icache/refilling_5635 ;
  wire \lm32_cpu/icache_refill_request ;
  wire \lm32_cpu/instruction_unit/icache/restart_request_5637 ;
  wire \lm32_cpu/interrupt_exception ;
  wire \lm32_cpu/interrupt_unit/_n0092_inv1 ;
  wire \lm32_cpu/interrupt_unit/_n0082_inv ;
  wire \lm32_cpu/interrupt_unit/eie_ie_MUX_1474_o ;
  wire \lm32_cpu/interrupt_unit/ie_5744 ;
  wire \lm32_cpu/interrupt_unit/eie_5745 ;
  wire \lm32_cpu/instruction_unit/mux1017 ;
  wire \lm32_cpu/instruction_unit/mux10111 ;
  wire \lm32_cpu/instruction_unit/mux1015_5780 ;
  wire \lm32_cpu/instruction_unit/mux1019 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_5782 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_5783 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_5784 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_5785 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_5786 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_5787 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_5788 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_5789 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_5790 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_5791 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_5792 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_5793 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_5794 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_5795 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_5796 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_5797 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_5798 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_5799 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_5800 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_5801 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_5802 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_5803 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_5804 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_5805 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_5806 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_5807 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_5808 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_5809 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_5810 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ;
  wire \lm32_cpu/instruction_unit/_n0204_inv ;
  wire \lm32_cpu/instruction_unit/_n0201_inv ;
  wire \lm32_cpu/instruction_unit/stall_m_inv ;
  wire \lm32_cpu/instruction_unit/stall_x_inv ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> ;
  wire \lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> ;
  wire \lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ;
  wire \lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ;
  wire \lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ;
  wire \lm32_cpu/instruction_unit/icache_read_enable_f ;
  wire \lm32_cpu/instruction_unit/icache_refill_ready_5998 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ;
  wire \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_6167 ;
  wire \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ;
  wire \lm32_cpu/instruction_unit/icache/_n0121 ;
  wire \lm32_cpu/instruction_unit/icache/way_match ;
  wire \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_355_o ;
  wire \lm32_cpu/instruction_unit/icache/miss ;
  wire \lm32_cpu/instruction_unit/icache/enable ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ;
  wire \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ;
  wire \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ;
  wire \lm32_cpu/load_store_unit/load_data_w<25>31 ;
  wire \lm32_cpu/load_store_unit/load_data_w<1>1_6264 ;
  wire \lm32_cpu/load_store_unit/load_data_w<17>2_6265 ;
  wire \lm32_cpu/load_store_unit/_n0299_inv ;
  wire \lm32_cpu/load_store_unit/_n0343_inv ;
  wire \lm32_cpu/load_store_unit/_n0361_inv ;
  wire \lm32_cpu/load_store_unit/_n0310_inv ;
  wire \lm32_cpu/load_store_unit/_n0269 ;
  wire \lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1118_o ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ;
  wire \lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ;
  wire \lm32_cpu/load_store_unit/dcache_select_x ;
  wire \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_566_o ;
  wire \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_551_o ;
  wire \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_569_o ;
  wire \lm32_cpu/load_store_unit/wb_select_m_6346 ;
  wire \lm32_cpu/load_store_unit/dcache_select_m_6347 ;
  wire \lm32_cpu/load_store_unit/sign_extend_m_6384 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_6385 ;
  wire \lm32_cpu/load_store_unit/sign_extend_w_6386 ;
  wire \lm32_cpu/load_store_unit/dcache_refill_ready_6421 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ;
  wire \lm32_cpu/load_store_unit/dcache/_n0149_inv ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_6606 ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ;
  wire \lm32_cpu/load_store_unit/dcache/way_match ;
  wire \lm32_cpu/load_store_unit/dcache/way_tmem_we ;
  wire \lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ;
  wire \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ;
  wire \lm32_cpu/shifter/Sh791 ;
  wire \lm32_cpu/shifter/Sh781 ;
  wire \lm32_cpu/shifter/Sh771 ;
  wire \lm32_cpu/shifter/Sh761 ;
  wire \lm32_cpu/shifter/Sh711 ;
  wire \lm32_cpu/shifter/Sh701 ;
  wire \lm32_cpu/shifter/Sh710 ;
  wire \lm32_cpu/shifter/Sh691 ;
  wire \lm32_cpu/shifter/Sh681 ;
  wire \lm32_cpu/shifter/Sh51 ;
  wire \lm32_cpu/shifter/Sh32 ;
  wire \lm32_cpu/shifter/Sh271_6702 ;
  wire \lm32_cpu/shifter/Sh251_6703 ;
  wire \lm32_cpu/shifter/Sh231 ;
  wire \lm32_cpu/shifter/Sh211 ;
  wire \lm32_cpu/shifter/Sh191 ;
  wire \lm32_cpu/shifter/Sh171 ;
  wire \lm32_cpu/shifter/Sh1510 ;
  wire \lm32_cpu/shifter/Sh1310 ;
  wire \lm32_cpu/shifter/Sh112 ;
  wire \lm32_cpu/shifter/Sh102 ;
  wire \lm32_cpu/shifter/Sh111 ;
  wire \lm32_cpu/shifter/Sh831 ;
  wire \lm32_cpu/shifter/Sh821 ;
  wire \lm32_cpu/shifter/Sh811 ;
  wire \lm32_cpu/shifter/Sh801 ;
  wire \lm32_cpu/shifter/Sh751 ;
  wire \lm32_cpu/shifter/Sh741 ;
  wire \lm32_cpu/shifter/Sh731 ;
  wire \lm32_cpu/shifter/Sh721 ;
  wire \lm32_cpu/shifter/Sh671 ;
  wire \lm32_cpu/shifter/Sh661 ;
  wire \lm32_cpu/shifter/Sh651 ;
  wire \lm32_cpu/shifter/Sh641 ;
  wire \lm32_cpu/shifter/Sh281_6725 ;
  wire \lm32_cpu/shifter/Sh261_6726 ;
  wire \lm32_cpu/shifter/Sh241_6727 ;
  wire \lm32_cpu/shifter/Sh221 ;
  wire \lm32_cpu/shifter/Sh201 ;
  wire \lm32_cpu/shifter/Sh181 ;
  wire \lm32_cpu/shifter/Sh161 ;
  wire \lm32_cpu/shifter/Sh1410 ;
  wire \lm32_cpu/shifter/Sh121 ;
  wire \lm32_cpu/shifter/Sh101 ;
  wire \lm32_cpu/shifter/Sh810 ;
  wire \lm32_cpu/shifter/Sh61 ;
  wire \lm32_cpu/shifter/Sh41 ;
  wire \lm32_cpu/shifter/Sh210 ;
  wire \lm32_cpu/shifter/Sh110 ;
  wire \lm32_cpu/shifter/Sh159 ;
  wire \lm32_cpu/shifter/Sh158 ;
  wire \lm32_cpu/shifter/Sh157 ;
  wire \lm32_cpu/shifter/Sh156 ;
  wire \lm32_cpu/shifter/Sh155 ;
  wire \lm32_cpu/shifter/Sh154 ;
  wire \lm32_cpu/shifter/Sh153 ;
  wire \lm32_cpu/shifter/Sh152 ;
  wire \lm32_cpu/shifter/Sh151 ;
  wire \lm32_cpu/shifter/Sh150 ;
  wire \lm32_cpu/shifter/Sh149 ;
  wire \lm32_cpu/shifter/Sh148 ;
  wire \lm32_cpu/shifter/Sh147 ;
  wire \lm32_cpu/shifter/Sh146 ;
  wire \lm32_cpu/shifter/Sh145 ;
  wire \lm32_cpu/shifter/Sh144 ;
  wire \lm32_cpu/shifter/Sh143_6756 ;
  wire \lm32_cpu/shifter/Sh142_6757 ;
  wire \lm32_cpu/shifter/Sh141_6758 ;
  wire \lm32_cpu/shifter/Sh140_6759 ;
  wire \lm32_cpu/shifter/Sh139_6760 ;
  wire \lm32_cpu/shifter/Sh138_6761 ;
  wire \lm32_cpu/shifter/Sh137_6762 ;
  wire \lm32_cpu/shifter/Sh136 ;
  wire \lm32_cpu/shifter/Sh135 ;
  wire \lm32_cpu/shifter/Sh134 ;
  wire \lm32_cpu/shifter/Sh133 ;
  wire \lm32_cpu/shifter/Sh132 ;
  wire \lm32_cpu/shifter/Sh131_6768 ;
  wire \lm32_cpu/shifter/Sh130_6769 ;
  wire \lm32_cpu/shifter/Sh129_6770 ;
  wire \lm32_cpu/shifter/Sh128 ;
  wire \lm32_cpu/shifter/Sh100 ;
  wire \lm32_cpu/shifter/Sh88 ;
  wire \lm32_cpu/shifter/Sh87 ;
  wire \lm32_cpu/shifter/Sh86 ;
  wire \lm32_cpu/shifter/Sh85 ;
  wire \lm32_cpu/shifter/Sh84 ;
  wire \lm32_cpu/shifter/Sh31 ;
  wire \lm32_cpu/shifter/Sh30_6779 ;
  wire \lm32_cpu/shifter/Sh29 ;
  wire \lm32_cpu/shifter/Sh28 ;
  wire \lm32_cpu/shifter/Sh27 ;
  wire \lm32_cpu/shifter/Sh26 ;
  wire \lm32_cpu/shifter/Sh25 ;
  wire \lm32_cpu/shifter/Sh24 ;
  wire \lm32_cpu/shifter/direction_m_6818 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 ;
  wire \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_16 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_15 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_14 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_13 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_12 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_11 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_10 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_9 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_8 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_7 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_6 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_5 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_4 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_3 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_2 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_1 ;
  wire \lm32_cpu/multiplier/Mmult_n0023_tmp_0 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_16_6934 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_15_6935 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_14_6936 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_13_6937 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_12_6938 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_11_6939 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_10_6940 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_9_6941 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_8_6942 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_7_6943 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_6_6944 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_5_6945 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_4_6946 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_3_6947 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_2_6948 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_1_6949 ;
  wire \lm32_cpu/multiplier/Mmult_n00234_0_6950 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles5 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles4 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles3 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles2 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles1 ;
  wire \lm32_cpu/mc_arithmetic/Mcount_cycles ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ;
  wire \lm32_cpu/mc_arithmetic/_n0155_inv ;
  wire \lm32_cpu/mc_arithmetic/_n0109 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ;
  wire \lm32_cpu/decoder/load1_7275 ;
  wire \lm32_cpu/decoder/Mmux_immediate103 ;
  wire \lm32_cpu/decoder/Mmux_immediate102_7277 ;
  wire \lm32_cpu/decoder/Mmux_write_idx21 ;
  wire \lm32_cpu/decoder/Mmux_immediate101 ;
  wire \timer0_zero_trigger_INV_207_o<31>1_7281 ;
  wire \timer0_zero_trigger_INV_207_o<31>2_7282 ;
  wire \timer0_zero_trigger_INV_207_o<31>3_7283 ;
  wire \timer0_zero_trigger_INV_207_o<31>4_7284 ;
  wire \timer0_zero_trigger_INV_207_o<31>5_7285 ;
  wire \basesoc_done<19>1_7287 ;
  wire \basesoc_done<19>2_7288 ;
  wire N0;
  wire N242;
  wire xilinxasyncresetsynchronizerimpl11_7291;
  wire xilinxasyncresetsynchronizerimpl12_7292;
  wire N434;
  wire N61;
  wire rom_bus_cyc_rom_bus_ack_AND_477_o21_7295;
  wire rom_bus_cyc_rom_bus_ack_AND_477_o22_7296;
  wire N81;
  wire N1010;
  wire N121;
  wire N141;
  wire N1610;
  wire N181;
  wire N201;
  wire _n4835_inv1_7304;
  wire _n4835_inv2_7305;
  wire _n4835_inv3_7306;
  wire _n4835_inv4_7307;
  wire _n4835_inv5_7308;
  wire _n4835_inv6_7309;
  wire N2210;
  wire N243;
  wire N261;
  wire N2810;
  wire N306;
  wire N321;
  wire N3410;
  wire N3610;
  wire N381;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In31_7319 ;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In32_7320 ;
  wire N401;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT21_7323 ;
  wire N4210;
  wire N441;
  wire N461;
  wire N4810;
  wire sdram_read_available1_7328;
  wire sdram_read_available2_7329;
  wire N50;
  wire N58;
  wire N60;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT21 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT22_7334 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT23_7335 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT24_7336 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT31_7338 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT32_7339 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT33_7340 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT34_7341 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT41_7343 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT42_7344 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT43_7345 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT44_7346 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT51_7348 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT52_7349 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT53_7350 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT54_7351 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT61_7353 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT62_7354 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT63_7355 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT64_7356 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT71_7358 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT72_7359 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT73_7360 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT74_7361 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT81_7363 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT82_7364 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT83_7365 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT84_7366 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT781 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT783 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT784_7369 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT786 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT787_7371 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT788_7372 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT789_7373 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7810_7374 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7811_7375 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7812_7376 ;
  wire \multiplexer_state_FSM_FFd2-In1_7377 ;
  wire \multiplexer_state_FSM_FFd2-In2_7378 ;
  wire \multiplexer_state_FSM_FFd2-In3_7379 ;
  wire \multiplexer_state_FSM_FFd2-In4_7380 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT524 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT525_7382 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT526_7383 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT527_7384 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT528_7385 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT529_7386 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5213 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5215 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5216_7389 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5217_7390 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5218_7391 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5219_7392 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5220_7393 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT703 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT705_7395 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT706 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT708_7397 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT709_7398 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7010_7399 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7011_7400 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7014_7401 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7016_7402 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7017_7403 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7018_7404 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7019_7405 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7020_7406 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7021_7407 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7022_7408 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7023_7409 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT321_7411 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT322_7412 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT323_7413 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT324_7414 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT325_7415 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT327 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT328_7417 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT329_7418 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3210_7419 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3211_7420 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3212_7421 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3213_7422 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3214_7423 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3215_7424 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT42 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT422 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT423_7427 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT424_7428 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT425_7429 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT426_7430 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT427_7431 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT428_7432 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT429_7433 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4210_7434 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4211_7435 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4212_7436 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4213_7437 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4214_7438 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4215_7439 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT112_7441 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT113_7442 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT114_7443 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT115_7444 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT116_7445 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT118 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1112_7448 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1115_7449 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1116_7450 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1117_7451 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT221 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT222_7453 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT223_7454 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT224_7455 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT225_7456 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT226_7457 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT228 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2211 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2212_7460 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2213_7461 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2214_7462 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2215_7463 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT616 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6110 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6112 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6113_7467 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6114_7468 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6115_7469 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6116_7470 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6117_7471 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6118_7472 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT11_7474 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT14 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT15_7476 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT16_7477 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In2_7478 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In3_7479 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In4_7480 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In5_7481 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In6_7482 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In7_7483 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT11_7486 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT12_7487 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT13_7488 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT21 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT22_7490 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT23_7491 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT31 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT32_7493 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT33_7494 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT41 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT42_7496 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT43_7497 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT51 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT52_7499 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT53_7500 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT61 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT62_7502 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT63_7503 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT71 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT72_7505 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT73_7506 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT81 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT82_7508 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT83_7509 ;
  wire N64;
  wire \sdram_choose_req_grant_FSM_FFd1-In11_7511 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In13_7512 ;
  wire \sdram_choose_req_grant_FSM_FFd1-In14_7513 ;
  wire _n4893_inv2_7514;
  wire _n4893_inv3_7515;
  wire \sdram_choose_req_grant_FSM_FFd2-In2_7516 ;
  wire \sdram_choose_req_grant_FSM_FFd2-In4_7517 ;
  wire N72;
  wire Mmux_basesoc_shared_dat_r10;
  wire Mmux_basesoc_shared_dat_r101_7520;
  wire Mmux_basesoc_shared_dat_r1;
  wire Mmux_basesoc_shared_dat_r11;
  wire Mmux_basesoc_shared_dat_r111_7523;
  wire Mmux_basesoc_shared_dat_r112_7524;
  wire Mmux_basesoc_shared_dat_r12;
  wire Mmux_basesoc_shared_dat_r121_7526;
  wire Mmux_basesoc_shared_dat_r13;
  wire Mmux_basesoc_shared_dat_r131_7528;
  wire Mmux_basesoc_shared_dat_r14;
  wire Mmux_basesoc_shared_dat_r141_7530;
  wire Mmux_basesoc_shared_dat_r15;
  wire Mmux_basesoc_shared_dat_r151_7532;
  wire Mmux_basesoc_shared_dat_r16;
  wire Mmux_basesoc_shared_dat_r161_7534;
  wire Mmux_basesoc_shared_dat_r17;
  wire Mmux_basesoc_shared_dat_r171_7536;
  wire Mmux_basesoc_shared_dat_r18;
  wire Mmux_basesoc_shared_dat_r181_7538;
  wire Mmux_basesoc_shared_dat_r19;
  wire Mmux_basesoc_shared_dat_r191_7540;
  wire Mmux_basesoc_shared_dat_r20;
  wire Mmux_basesoc_shared_dat_r201_7542;
  wire Mmux_basesoc_shared_dat_r21_7543;
  wire Mmux_basesoc_shared_dat_r211_7544;
  wire Mmux_basesoc_shared_dat_r2;
  wire Mmux_basesoc_shared_dat_r22;
  wire Mmux_basesoc_shared_dat_r221_7547;
  wire Mmux_basesoc_shared_dat_r222_7548;
  wire Mmux_basesoc_shared_dat_r23;
  wire Mmux_basesoc_shared_dat_r231_7550;
  wire Mmux_basesoc_shared_dat_r24;
  wire Mmux_basesoc_shared_dat_r241_7552;
  wire Mmux_basesoc_shared_dat_r25;
  wire Mmux_basesoc_shared_dat_r251_7554;
  wire Mmux_basesoc_shared_dat_r26;
  wire Mmux_basesoc_shared_dat_r261_7556;
  wire Mmux_basesoc_shared_dat_r27;
  wire Mmux_basesoc_shared_dat_r271_7558;
  wire Mmux_basesoc_shared_dat_r28;
  wire Mmux_basesoc_shared_dat_r281_7560;
  wire Mmux_basesoc_shared_dat_r29;
  wire Mmux_basesoc_shared_dat_r291_7562;
  wire Mmux_basesoc_shared_dat_r30;
  wire Mmux_basesoc_shared_dat_r301_7564;
  wire Mmux_basesoc_shared_dat_r31_7565;
  wire Mmux_basesoc_shared_dat_r311_7566;
  wire Mmux_basesoc_shared_dat_r32_7567;
  wire Mmux_basesoc_shared_dat_r321_7568;
  wire Mmux_basesoc_shared_dat_r3;
  wire Mmux_basesoc_shared_dat_r33_7570;
  wire Mmux_basesoc_shared_dat_r4;
  wire Mmux_basesoc_shared_dat_r41_7572;
  wire Mmux_basesoc_shared_dat_r5;
  wire Mmux_basesoc_shared_dat_r51_7574;
  wire Mmux_basesoc_shared_dat_r6;
  wire Mmux_basesoc_shared_dat_r61_7576;
  wire Mmux_basesoc_shared_dat_r7;
  wire Mmux_basesoc_shared_dat_r71_7578;
  wire Mmux_basesoc_shared_dat_r8;
  wire Mmux_basesoc_shared_dat_r81_7580;
  wire Mmux_basesoc_shared_dat_r9;
  wire Mmux_basesoc_shared_dat_r91_7582;
  wire \bankmachine3_state_FSM_FFd2-In1_7583 ;
  wire \bankmachine3_state_FSM_FFd2-In2_7584 ;
  wire N78;
  wire N80;
  wire \bankmachine0_state_FSM_FFd2-In1_7587 ;
  wire \bankmachine0_state_FSM_FFd2-In2_7588 ;
  wire N821;
  wire \bankmachine2_state_FSM_FFd2-In1_7590 ;
  wire \bankmachine2_state_FSM_FFd2-In2_7591 ;
  wire N8610;
  wire N882;
  wire \cache_state_FSM_FFd3-In1_7594 ;
  wire \cache_state_FSM_FFd3-In2_7595 ;
  wire N901;
  wire N9210;
  wire N946;
  wire N961;
  wire N9810;
  wire N10010;
  wire N1021;
  wire roundrobin0_grant_roundrobin3_grant_OR_351_o3_7603;
  wire sdram_write_available1_7604;
  wire N1041;
  wire N10610;
  wire port_cmd_ready1_7607;
  wire port_cmd_ready2_7608;
  wire port_cmd_ready3_7609;
  wire port_cmd_ready4_7610;
  wire Mmux_rhs_array_muxed61;
  wire Mmux_rhs_array_muxed616_7612;
  wire Mmux_rhs_array_muxed617_7613;
  wire Mmux_rhs_array_muxed619;
  wire Mmux_rhs_array_muxed015_7615;
  wire Mmux_rhs_array_muxed016;
  wire Mmux_rhs_array_muxed017;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In1_7618 ;
  wire \sdram_choose_cmd_grant_FSM_FFd1-In2_7619 ;
  wire \sdram_choose_cmd_grant_FSM_FFd2-In2_7620 ;
  wire N114;
  wire N116;
  wire N118;
  wire N120;
  wire N122;
  wire N124;
  wire N126;
  wire N128;
  wire N130;
  wire N132;
  wire \lm32_cpu/Mmux_x_result931 ;
  wire \lm32_cpu/Mmux_x_result932_7632 ;
  wire \lm32_cpu/Mmux_x_result933_7633 ;
  wire \lm32_cpu/Mmux_x_result96 ;
  wire \lm32_cpu/Mmux_x_result961_7635 ;
  wire \lm32_cpu/Mmux_x_result962_7636 ;
  wire \lm32_cpu/Mmux_x_result963_7637 ;
  wire \lm32_cpu/Mmux_x_result9 ;
  wire \lm32_cpu/Mmux_x_result91_7639 ;
  wire \lm32_cpu/Mmux_x_result92_7640 ;
  wire \lm32_cpu/Mmux_x_result94_7641 ;
  wire \lm32_cpu/Mmux_x_result6 ;
  wire \lm32_cpu/Mmux_x_result61_7643 ;
  wire \lm32_cpu/Mmux_x_result62_7644 ;
  wire \lm32_cpu/Mmux_x_result63 ;
  wire \lm32_cpu/Mmux_x_result18 ;
  wire \lm32_cpu/Mmux_x_result181_7647 ;
  wire \lm32_cpu/Mmux_x_result182_7648 ;
  wire \lm32_cpu/Mmux_x_result183_7649 ;
  wire \lm32_cpu/Mmux_x_result184_7650 ;
  wire \lm32_cpu/Mmux_x_result15 ;
  wire \lm32_cpu/Mmux_x_result151_7652 ;
  wire \lm32_cpu/Mmux_x_result152_7653 ;
  wire \lm32_cpu/Mmux_x_result153_7654 ;
  wire \lm32_cpu/Mmux_x_result154_7655 ;
  wire \lm32_cpu/Mmux_x_result12 ;
  wire \lm32_cpu/Mmux_x_result121_7657 ;
  wire \lm32_cpu/Mmux_x_result122_7658 ;
  wire \lm32_cpu/Mmux_x_result123_7659 ;
  wire \lm32_cpu/Mmux_x_result124_7660 ;
  wire \lm32_cpu/Mmux_bypass_data_19 ;
  wire \lm32_cpu/Mmux_bypass_data_191_7662 ;
  wire \lm32_cpu/raw_x_071 ;
  wire \lm32_cpu/Mmux_bypass_data_18 ;
  wire \lm32_cpu/Mmux_bypass_data_181_7665 ;
  wire \lm32_cpu/raw_x_061 ;
  wire \lm32_cpu/Mmux_bypass_data_17 ;
  wire \lm32_cpu/Mmux_bypass_data_171_7668 ;
  wire \lm32_cpu/raw_x_051 ;
  wire \lm32_cpu/Mmux_bypass_data_16 ;
  wire \lm32_cpu/Mmux_bypass_data_161_7671 ;
  wire \lm32_cpu/raw_x_041 ;
  wire \lm32_cpu/Mmux_bypass_data_15 ;
  wire \lm32_cpu/Mmux_bypass_data_151_7674 ;
  wire \lm32_cpu/raw_x_031 ;
  wire \lm32_cpu/Mmux_bypass_data_14 ;
  wire \lm32_cpu/Mmux_bypass_data_141_7677 ;
  wire \lm32_cpu/raw_x_021 ;
  wire \lm32_cpu/Mmux_bypass_data_132_7679 ;
  wire \lm32_cpu/Mmux_bypass_data_1321_7680 ;
  wire \lm32_cpu/raw_x_0271 ;
  wire \lm32_cpu/Mmux_bypass_data_131_7682 ;
  wire \lm32_cpu/Mmux_bypass_data_1311_7683 ;
  wire \lm32_cpu/raw_x_0261 ;
  wire \lm32_cpu/Mmux_bypass_data_13 ;
  wire \lm32_cpu/Mmux_bypass_data_133_7686 ;
  wire \lm32_cpu/raw_x_0291 ;
  wire \lm32_cpu/Mmux_bypass_data_130 ;
  wire \lm32_cpu/Mmux_bypass_data_1301_7689 ;
  wire \lm32_cpu/raw_x_0251 ;
  wire \lm32_cpu/Mmux_bypass_data_129 ;
  wire \lm32_cpu/Mmux_bypass_data_1291_7692 ;
  wire \lm32_cpu/raw_x_0241 ;
  wire \lm32_cpu/Mmux_bypass_data_128 ;
  wire \lm32_cpu/Mmux_bypass_data_1281_7695 ;
  wire \lm32_cpu/raw_x_0231 ;
  wire \lm32_cpu/Mmux_bypass_data_127 ;
  wire \lm32_cpu/Mmux_bypass_data_1271_7698 ;
  wire \lm32_cpu/raw_x_0121 ;
  wire \lm32_cpu/Mmux_bypass_data_125 ;
  wire \lm32_cpu/Mmux_bypass_data_1251_7701 ;
  wire \lm32_cpu/raw_x_0221 ;
  wire \lm32_cpu/Mmux_bypass_data_124_7703 ;
  wire \lm32_cpu/Mmux_bypass_data_1241_7704 ;
  wire \lm32_cpu/raw_x_0212 ;
  wire \lm32_cpu/Mmux_bypass_data_126 ;
  wire \lm32_cpu/Mmux_bypass_data_1261_7707 ;
  wire \lm32_cpu/raw_x_0111 ;
  wire \lm32_cpu/Mmux_bypass_data_122_7709 ;
  wire \lm32_cpu/Mmux_bypass_data_1221_7710 ;
  wire \lm32_cpu/raw_x_0201 ;
  wire \lm32_cpu/Mmux_bypass_data_121_7712 ;
  wire \lm32_cpu/Mmux_bypass_data_1211_7713 ;
  wire \lm32_cpu/raw_x_0191 ;
  wire \lm32_cpu/Mmux_bypass_data_120 ;
  wire \lm32_cpu/Mmux_bypass_data_1201_7716 ;
  wire \lm32_cpu/raw_x_0181 ;
  wire \lm32_cpu/Mmux_bypass_data_12 ;
  wire \lm32_cpu/Mmux_bypass_data_123 ;
  wire \lm32_cpu/raw_x_0281 ;
  wire \lm32_cpu/Mmux_bypass_data_119 ;
  wire \lm32_cpu/Mmux_bypass_data_1191_7722 ;
  wire \lm32_cpu/raw_x_0171 ;
  wire \lm32_cpu/Mmux_bypass_data_118 ;
  wire \lm32_cpu/Mmux_bypass_data_1181_7725 ;
  wire \lm32_cpu/raw_x_0161 ;
  wire \lm32_cpu/Mmux_bypass_data_117 ;
  wire \lm32_cpu/Mmux_bypass_data_1171_7728 ;
  wire \lm32_cpu/raw_x_0151 ;
  wire \lm32_cpu/Mmux_bypass_data_116 ;
  wire \lm32_cpu/Mmux_bypass_data_1161_7731 ;
  wire \lm32_cpu/raw_x_0141 ;
  wire \lm32_cpu/Mmux_bypass_data_115 ;
  wire \lm32_cpu/Mmux_bypass_data_1151_7734 ;
  wire \lm32_cpu/raw_x_0131 ;
  wire \lm32_cpu/Mmux_bypass_data_114 ;
  wire \lm32_cpu/Mmux_bypass_data_1141_7737 ;
  wire \lm32_cpu/raw_x_01112_7738 ;
  wire \lm32_cpu/Mmux_bypass_data_113 ;
  wire \lm32_cpu/Mmux_bypass_data_1131_7740 ;
  wire \lm32_cpu/raw_x_0101 ;
  wire \lm32_cpu/Mmux_bypass_data_1231_7742 ;
  wire \lm32_cpu/Mmux_bypass_data_1232_7743 ;
  wire \lm32_cpu/raw_x_0110 ;
  wire \lm32_cpu/Mmux_bypass_data_111_7745 ;
  wire \lm32_cpu/Mmux_bypass_data_1111_7746 ;
  wire \lm32_cpu/raw_x_091 ;
  wire \lm32_cpu/Mmux_d_result_0141_7748 ;
  wire \lm32_cpu/Mmux_bypass_data_112_7749 ;
  wire \lm32_cpu/Mmux_bypass_data_1121 ;
  wire \lm32_cpu/Mmux_bypass_data_110 ;
  wire \lm32_cpu/Mmux_bypass_data_1101_7752 ;
  wire \lm32_cpu/raw_x_081 ;
  wire N136;
  wire N138;
  wire \lm32_cpu/Mmux_x_result75 ;
  wire \lm32_cpu/Mmux_x_result751_7757 ;
  wire \lm32_cpu/Mmux_x_result752_7758 ;
  wire \lm32_cpu/Mmux_x_result72 ;
  wire \lm32_cpu/Mmux_x_result721_7760 ;
  wire \lm32_cpu/Mmux_x_result722_7761 ;
  wire \lm32_cpu/Mmux_x_result723_7762 ;
  wire \lm32_cpu/Mmux_x_result66 ;
  wire \lm32_cpu/Mmux_x_result661_7764 ;
  wire \lm32_cpu/Mmux_x_result662_7765 ;
  wire \lm32_cpu/Mmux_x_result663_7766 ;
  wire \lm32_cpu/Mmux_x_result631_7767 ;
  wire \lm32_cpu/Mmux_x_result632_7768 ;
  wire \lm32_cpu/Mmux_x_result633_7769 ;
  wire \lm32_cpu/Mmux_x_result634_7770 ;
  wire \lm32_cpu/Mmux_x_result57 ;
  wire \lm32_cpu/Mmux_x_result571_7772 ;
  wire \lm32_cpu/Mmux_x_result572_7773 ;
  wire \lm32_cpu/Mmux_x_result573_7774 ;
  wire \lm32_cpu/Mmux_x_result54 ;
  wire \lm32_cpu/Mmux_x_result541_7776 ;
  wire \lm32_cpu/Mmux_x_result542_7777 ;
  wire \lm32_cpu/Mmux_x_result543_7778 ;
  wire \lm32_cpu/Mmux_x_result51 ;
  wire \lm32_cpu/Mmux_x_result511_7780 ;
  wire \lm32_cpu/Mmux_x_result512_7781 ;
  wire \lm32_cpu/Mmux_x_result513_7782 ;
  wire \lm32_cpu/Mmux_x_result48 ;
  wire \lm32_cpu/Mmux_x_result481_7784 ;
  wire \lm32_cpu/Mmux_x_result482_7785 ;
  wire \lm32_cpu/Mmux_x_result483_7786 ;
  wire \lm32_cpu/Mmux_x_result45 ;
  wire \lm32_cpu/Mmux_x_result451_7788 ;
  wire \lm32_cpu/Mmux_x_result452_7789 ;
  wire \lm32_cpu/Mmux_x_result453_7790 ;
  wire \lm32_cpu/Mmux_x_result42 ;
  wire \lm32_cpu/Mmux_x_result421_7792 ;
  wire \lm32_cpu/Mmux_x_result422_7793 ;
  wire \lm32_cpu/Mmux_x_result423_7794 ;
  wire \lm32_cpu/Mmux_x_result39 ;
  wire \lm32_cpu/Mmux_x_result391_7796 ;
  wire \lm32_cpu/Mmux_x_result392_7797 ;
  wire \lm32_cpu/Mmux_x_result393_7798 ;
  wire \lm32_cpu/Mmux_x_result33_7799 ;
  wire \lm32_cpu/Mmux_x_result331_7800 ;
  wire \lm32_cpu/Mmux_x_result332_7801 ;
  wire \lm32_cpu/Mmux_x_result333_7802 ;
  wire \lm32_cpu/Mmux_x_result30 ;
  wire \lm32_cpu/Mmux_x_result301_7804 ;
  wire \lm32_cpu/Mmux_x_result302_7805 ;
  wire \lm32_cpu/Mmux_x_result303_7806 ;
  wire \lm32_cpu/Mmux_x_result24 ;
  wire \lm32_cpu/Mmux_x_result241_7808 ;
  wire \lm32_cpu/Mmux_x_result242_7809 ;
  wire \lm32_cpu/Mmux_x_result243_7810 ;
  wire \lm32_cpu/Mmux_x_result21 ;
  wire \lm32_cpu/Mmux_x_result211_7812 ;
  wire \lm32_cpu/Mmux_x_result212_7813 ;
  wire \lm32_cpu/Mmux_x_result213_7814 ;
  wire \lm32_cpu/raw_w_11_7815 ;
  wire \lm32_cpu/raw_w_12_7816 ;
  wire \lm32_cpu/raw_w_01_7817 ;
  wire \lm32_cpu/raw_w_02_7818 ;
  wire \lm32_cpu/raw_m_11_7819 ;
  wire \lm32_cpu/raw_m_12_7820 ;
  wire \lm32_cpu/raw_m_01_7821 ;
  wire \lm32_cpu/raw_m_02_7822 ;
  wire \lm32_cpu/Mmux_x_result60 ;
  wire \lm32_cpu/Mmux_x_result601_7824 ;
  wire \lm32_cpu/Mmux_x_result602_7825 ;
  wire \lm32_cpu/Mmux_x_result603_7826 ;
  wire \lm32_cpu/Mmux_x_result27 ;
  wire \lm32_cpu/Mmux_x_result271_7828 ;
  wire \lm32_cpu/Mmux_x_result273_7829 ;
  wire \lm32_cpu/Mmux_x_result274_7830 ;
  wire \lm32_cpu/stall_m1_7831 ;
  wire \lm32_cpu/stall_m2_7832 ;
  wire \lm32_cpu/stall_m3_7833 ;
  wire N140;
  wire N142;
  wire \lm32_cpu/Mmux_x_result812 ;
  wire \lm32_cpu/Mmux_x_result813_7837 ;
  wire \lm32_cpu/Mmux_x_result90 ;
  wire \lm32_cpu/Mmux_x_result901_7839 ;
  wire \lm32_cpu/Mmux_x_result902_7840 ;
  wire \lm32_cpu/Mmux_x_result903_7841 ;
  wire \lm32_cpu/Mmux_x_result87 ;
  wire \lm32_cpu/Mmux_x_result871_7843 ;
  wire \lm32_cpu/Mmux_x_result872_7844 ;
  wire \lm32_cpu/Mmux_x_result873_7845 ;
  wire \lm32_cpu/Mmux_x_result84 ;
  wire \lm32_cpu/Mmux_x_result841_7847 ;
  wire \lm32_cpu/Mmux_x_result842_7848 ;
  wire \lm32_cpu/Mmux_x_result843_7849 ;
  wire \lm32_cpu/Mmux_x_result78 ;
  wire \lm32_cpu/Mmux_x_result781_7851 ;
  wire \lm32_cpu/Mmux_x_result782_7852 ;
  wire \lm32_cpu/Mmux_x_result783_7853 ;
  wire \lm32_cpu/Mmux_x_result69 ;
  wire \lm32_cpu/Mmux_x_result691_7855 ;
  wire \lm32_cpu/Mmux_x_result692_7856 ;
  wire \lm32_cpu/Mmux_x_result693_7857 ;
  wire \lm32_cpu/Mmux_x_result36_7858 ;
  wire \lm32_cpu/Mmux_x_result361_7859 ;
  wire \lm32_cpu/Mmux_x_result362_7860 ;
  wire \lm32_cpu/Mmux_x_result364 ;
  wire \lm32_cpu/Mmux_x_result3 ;
  wire \lm32_cpu/Mmux_x_result31_7863 ;
  wire \lm32_cpu/Mmux_x_result32_7864 ;
  wire \lm32_cpu/Mmux_x_result34_7865 ;
  wire \lm32_cpu/Mmux_x_result35_7866 ;
  wire \lm32_cpu/stall_a1_7867 ;
  wire \lm32_cpu/stall_a2_7868 ;
  wire \lm32_cpu/stall_a3_7869 ;
  wire \lm32_cpu/stall_a4_7870 ;
  wire N144;
  wire \lm32_cpu/Mmux_w_result1 ;
  wire \lm32_cpu/Mmux_w_result11 ;
  wire \lm32_cpu/Mmux_w_result12 ;
  wire N1461;
  wire N1481;
  wire N1501;
  wire N1521;
  wire N1541;
  wire N1561;
  wire \lm32_cpu/Mmux_w_result8 ;
  wire \lm32_cpu/Mmux_w_result81_7882 ;
  wire \lm32_cpu/Mmux_w_result9 ;
  wire \lm32_cpu/Mmux_w_result91_7884 ;
  wire \lm32_cpu/Mmux_w_result10 ;
  wire \lm32_cpu/Mmux_w_result101_7886 ;
  wire \lm32_cpu/Mmux_w_result102_7887 ;
  wire \lm32_cpu/Mmux_w_result111_7888 ;
  wire \lm32_cpu/Mmux_w_result112_7889 ;
  wire \lm32_cpu/Mmux_w_result121_7890 ;
  wire \lm32_cpu/Mmux_w_result122_7891 ;
  wire \lm32_cpu/Mmux_w_result123_7892 ;
  wire \lm32_cpu/Mmux_w_result13 ;
  wire \lm32_cpu/Mmux_w_result131_7894 ;
  wire \lm32_cpu/Mmux_w_result14 ;
  wire \lm32_cpu/Mmux_w_result141_7896 ;
  wire \lm32_cpu/Mmux_w_result15 ;
  wire \lm32_cpu/Mmux_w_result151_7898 ;
  wire N1581;
  wire N1601;
  wire N1621;
  wire N1641;
  wire N1661;
  wire N1681;
  wire N1701;
  wire \lm32_cpu/Mmux_w_result23 ;
  wire \lm32_cpu/Mmux_w_result231_7907 ;
  wire \lm32_cpu/Mmux_w_result232_7908 ;
  wire N1721;
  wire N1741;
  wire \lm32_cpu/Mmux_w_result26 ;
  wire \lm32_cpu/Mmux_w_result261_7912 ;
  wire \lm32_cpu/Mmux_w_result262_7913 ;
  wire \lm32_cpu/Mmux_w_result27 ;
  wire \lm32_cpu/Mmux_w_result271_7915 ;
  wire \lm32_cpu/Mmux_w_result272_7916 ;
  wire \lm32_cpu/Mmux_w_result28 ;
  wire \lm32_cpu/Mmux_w_result281_7918 ;
  wire \lm32_cpu/Mmux_w_result282_7919 ;
  wire \lm32_cpu/Mmux_w_result29 ;
  wire \lm32_cpu/Mmux_w_result291_7921 ;
  wire \lm32_cpu/Mmux_w_result292_7922 ;
  wire \lm32_cpu/Mmux_w_result30 ;
  wire \lm32_cpu/Mmux_w_result301_7924 ;
  wire \lm32_cpu/Mmux_w_result302_7925 ;
  wire N1761;
  wire N178;
  wire \lm32_cpu/Mmux_bypass_data_11 ;
  wire N180;
  wire \lm32_cpu/instruction_unit/mux101 ;
  wire \lm32_cpu/instruction_unit/mux1011_7931 ;
  wire \lm32_cpu/instruction_unit/mux10110 ;
  wire \lm32_cpu/instruction_unit/mux101101_7933 ;
  wire \lm32_cpu/instruction_unit/mux10112 ;
  wire \lm32_cpu/instruction_unit/mux101121_7935 ;
  wire \lm32_cpu/instruction_unit/mux10114 ;
  wire \lm32_cpu/instruction_unit/mux101141_7937 ;
  wire \lm32_cpu/instruction_unit/mux10116 ;
  wire \lm32_cpu/instruction_unit/mux101161_7939 ;
  wire \lm32_cpu/instruction_unit/mux10118 ;
  wire \lm32_cpu/instruction_unit/mux101181_7941 ;
  wire \lm32_cpu/instruction_unit/mux1012 ;
  wire \lm32_cpu/instruction_unit/mux10121_7943 ;
  wire \lm32_cpu/instruction_unit/mux1014 ;
  wire \lm32_cpu/instruction_unit/mux10141_7945 ;
  wire \lm32_cpu/instruction_unit/mux1016 ;
  wire \lm32_cpu/instruction_unit/mux10161_7947 ;
  wire \lm32_cpu/instruction_unit/mux1018 ;
  wire \lm32_cpu/instruction_unit/mux10181_7949 ;
  wire \lm32_cpu/instruction_unit/mux311 ;
  wire \lm32_cpu/instruction_unit/mux3111_7951 ;
  wire \lm32_cpu/instruction_unit/mux331 ;
  wire \lm32_cpu/instruction_unit/mux3311_7953 ;
  wire \lm32_cpu/instruction_unit/mux351 ;
  wire \lm32_cpu/instruction_unit/mux3511_7955 ;
  wire \lm32_cpu/instruction_unit/mux371 ;
  wire \lm32_cpu/instruction_unit/mux3711_7957 ;
  wire \lm32_cpu/instruction_unit/mux391 ;
  wire \lm32_cpu/instruction_unit/mux3911_7959 ;
  wire \lm32_cpu/instruction_unit/mux411 ;
  wire \lm32_cpu/instruction_unit/mux4111_7961 ;
  wire \lm32_cpu/instruction_unit/mux431 ;
  wire \lm32_cpu/instruction_unit/mux4311_7963 ;
  wire \lm32_cpu/instruction_unit/mux451 ;
  wire \lm32_cpu/instruction_unit/mux4511_7965 ;
  wire \lm32_cpu/instruction_unit/mux471 ;
  wire \lm32_cpu/instruction_unit/mux4711_7967 ;
  wire \lm32_cpu/instruction_unit/mux491 ;
  wire \lm32_cpu/instruction_unit/mux4911_7969 ;
  wire \lm32_cpu/instruction_unit/mux511 ;
  wire \lm32_cpu/instruction_unit/mux5111_7971 ;
  wire \lm32_cpu/instruction_unit/mux531 ;
  wire \lm32_cpu/instruction_unit/mux5311_7973 ;
  wire \lm32_cpu/instruction_unit/mux551 ;
  wire \lm32_cpu/instruction_unit/mux5511_7975 ;
  wire \lm32_cpu/instruction_unit/mux571 ;
  wire \lm32_cpu/instruction_unit/mux5711_7977 ;
  wire \lm32_cpu/instruction_unit/mux591 ;
  wire \lm32_cpu/instruction_unit/mux5911_7979 ;
  wire \lm32_cpu/instruction_unit/mux91 ;
  wire \lm32_cpu/instruction_unit/mux911_7981 ;
  wire \lm32_cpu/instruction_unit/mux93 ;
  wire \lm32_cpu/instruction_unit/mux931_7983 ;
  wire \lm32_cpu/instruction_unit/mux95 ;
  wire \lm32_cpu/instruction_unit/mux951_7985 ;
  wire \lm32_cpu/instruction_unit/mux97 ;
  wire \lm32_cpu/instruction_unit/mux971_7987 ;
  wire \lm32_cpu/instruction_unit/mux99 ;
  wire \lm32_cpu/instruction_unit/mux991_7989 ;
  wire N182;
  wire N184;
  wire N186;
  wire N188;
  wire N190;
  wire N192;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_7996 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_7997 ;
  wire N194;
  wire \lm32_cpu/shifter/Sh1281_7999 ;
  wire \lm32_cpu/shifter/Sh1282_8000 ;
  wire N198;
  wire N200;
  wire N202;
  wire N204;
  wire N206;
  wire N208;
  wire N2101;
  wire N2121;
  wire N2141;
  wire N2161;
  wire \lm32_cpu/mc_arithmetic/Mmux__n01091 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010911_8012 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010912_8013 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010913_8014 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010914_8015 ;
  wire \lm32_cpu/mc_arithmetic/Mmux__n010915_8016 ;
  wire \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ;
  wire N2201;
  wire N2241;
  wire uart_phy_rx_busy_glue_set_8046;
  wire sdram_cmd_payload_ras_glue_set_8047;
  wire uart_phy_tx_busy_glue_set_8048;
  wire uart_tx_pending_glue_set_8049;
  wire uart_rx_pending_glue_set_8050;
  wire timer0_zero_pending_glue_set_8051;
  wire uart_rx_fifo_readable_glue_set_8052;
  wire sdram_bankmachine0_row_opened_glue_set_8053;
  wire sdram_bankmachine0_twtpcon_ready_glue_rst_8054;
  wire sdram_bankmachine2_row_opened_glue_set_8055;
  wire sdram_bankmachine1_row_opened_glue_set_8056;
  wire sdram_bankmachine1_twtpcon_ready_glue_rst_8057;
  wire sdram_bankmachine3_twtpcon_ready_glue_rst_8058;
  wire sdram_bankmachine2_twtpcon_ready_glue_rst_8059;
  wire sdram_bankmachine3_row_opened_glue_set_8060;
  wire sdram_twtrcon_ready_glue_rst_8061;
  wire basesoc_grant_glue_set_8062;
  wire uart_tx_fifo_readable_glue_set_8063;
  wire serial_tx_glue_rst_8064;
  wire sdram_bankmachine0_twtpcon_count_0_glue_set_8065;
  wire sdram_bankmachine0_twtpcon_count_1_glue_set_8066;
  wire sdram_bankmachine1_twtpcon_count_0_glue_set_8067;
  wire sdram_bankmachine1_twtpcon_count_1_glue_set_8068;
  wire sdram_bankmachine3_twtpcon_count_0_glue_set_8069;
  wire sdram_bankmachine3_twtpcon_count_1_glue_set_8070;
  wire sdram_bankmachine2_twtpcon_count_0_glue_set_8071;
  wire sdram_bankmachine2_twtpcon_count_1_glue_ce_8072;
  wire sdram_bankmachine2_twtpcon_count_1_glue_set_8073;
  wire sdram_twtrcon_count_0_glue_set_8074;
  wire sdram_twtrcon_count_1_glue_set_8075;
  wire sdram_time0_0_glue_set_8076;
  wire sdram_time0_1_glue_set_8077;
  wire sdram_time0_2_glue_set_8078;
  wire sdram_time0_3_glue_set_8079;
  wire sdram_time0_4_glue_set_8080;
  wire sdram_time1_0_glue_set_8081;
  wire sdram_time1_1_glue_set_8082;
  wire sdram_time1_2_glue_set_8083;
  wire sdram_time1_3_glue_set_8084;
  wire \lm32_cpu/write_enable_m_glue_set_8085 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_glue_set_8086 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_3_glue_set_8087 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_2_glue_set_8088 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_1_glue_set_8089 ;
  wire \lm32_cpu/load_store_unit/d_sel_o_0_glue_set_8090 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_ce_8091 ;
  wire \lm32_cpu/load_store_unit/d_cyc_o_glue_set_8092 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_ce_8093 ;
  wire \lm32_cpu/load_store_unit/stall_wb_load_glue_set_8094 ;
  wire \lm32_cpu/load_store_unit/d_we_o_glue_set_8095 ;
  wire \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_rt_8096 ;
  wire \Madd_n3531_cy<1>_rt_8097 ;
  wire \Madd_n3531_cy<2>_rt_8098 ;
  wire \Madd_n3531_cy<3>_rt_8099 ;
  wire \Madd_n3531_cy<4>_rt_8100 ;
  wire \Madd_n3531_cy<5>_rt_8101 ;
  wire \Madd_n3531_cy<6>_rt_8102 ;
  wire \Madd_n3531_cy<7>_rt_8103 ;
  wire \Madd_n3531_cy<8>_rt_8104 ;
  wire \Madd_n3531_cy<9>_rt_8105 ;
  wire \Madd_n3531_cy<10>_rt_8106 ;
  wire \Madd_n3531_cy<11>_rt_8107 ;
  wire \Madd_n3531_cy<12>_rt_8108 ;
  wire \Madd_n3531_cy<13>_rt_8109 ;
  wire \Madd_n3531_cy<14>_rt_8110 ;
  wire \Madd_n3531_cy<15>_rt_8111 ;
  wire \Madd_n3531_cy<16>_rt_8112 ;
  wire \Madd_n3531_cy<17>_rt_8113 ;
  wire \Madd_n3531_cy<18>_rt_8114 ;
  wire \Madd_n3531_cy<19>_rt_8115 ;
  wire \Madd_n3531_cy<20>_rt_8116 ;
  wire \Madd_n3531_cy<21>_rt_8117 ;
  wire \Madd_n3531_cy<22>_rt_8118 ;
  wire \Madd_n3531_cy<23>_rt_8119 ;
  wire \Mcount_crg_por_cy<0>_rt_8120 ;
  wire \Mcount_ctrl_bus_errors_cy<1>_rt_8121 ;
  wire \Mcount_ctrl_bus_errors_cy<2>_rt_8122 ;
  wire \Mcount_ctrl_bus_errors_cy<3>_rt_8123 ;
  wire \Mcount_ctrl_bus_errors_cy<4>_rt_8124 ;
  wire \Mcount_ctrl_bus_errors_cy<5>_rt_8125 ;
  wire \Mcount_ctrl_bus_errors_cy<6>_rt_8126 ;
  wire \Mcount_ctrl_bus_errors_cy<7>_rt_8127 ;
  wire \Mcount_ctrl_bus_errors_cy<8>_rt_8128 ;
  wire \Mcount_ctrl_bus_errors_cy<9>_rt_8129 ;
  wire \Mcount_ctrl_bus_errors_cy<10>_rt_8130 ;
  wire \Mcount_ctrl_bus_errors_cy<11>_rt_8131 ;
  wire \Mcount_ctrl_bus_errors_cy<12>_rt_8132 ;
  wire \Mcount_ctrl_bus_errors_cy<13>_rt_8133 ;
  wire \Mcount_ctrl_bus_errors_cy<14>_rt_8134 ;
  wire \Mcount_ctrl_bus_errors_cy<15>_rt_8135 ;
  wire \Mcount_ctrl_bus_errors_cy<16>_rt_8136 ;
  wire \Mcount_ctrl_bus_errors_cy<17>_rt_8137 ;
  wire \Mcount_ctrl_bus_errors_cy<18>_rt_8138 ;
  wire \Mcount_ctrl_bus_errors_cy<19>_rt_8139 ;
  wire \Mcount_ctrl_bus_errors_cy<20>_rt_8140 ;
  wire \Mcount_ctrl_bus_errors_cy<21>_rt_8141 ;
  wire \Mcount_ctrl_bus_errors_cy<22>_rt_8142 ;
  wire \Mcount_ctrl_bus_errors_cy<23>_rt_8143 ;
  wire \Mcount_ctrl_bus_errors_cy<24>_rt_8144 ;
  wire \Mcount_ctrl_bus_errors_cy<25>_rt_8145 ;
  wire \Mcount_ctrl_bus_errors_cy<26>_rt_8146 ;
  wire \Mcount_ctrl_bus_errors_cy<27>_rt_8147 ;
  wire \Mcount_ctrl_bus_errors_cy<28>_rt_8148 ;
  wire \Mcount_ctrl_bus_errors_cy<29>_rt_8149 ;
  wire \Mcount_ctrl_bus_errors_cy<30>_rt_8150 ;
  wire \lm32_cpu/Mcount_cc_cy<30>_rt_8151 ;
  wire \lm32_cpu/Mcount_cc_cy<29>_rt_8152 ;
  wire \lm32_cpu/Mcount_cc_cy<28>_rt_8153 ;
  wire \lm32_cpu/Mcount_cc_cy<27>_rt_8154 ;
  wire \lm32_cpu/Mcount_cc_cy<26>_rt_8155 ;
  wire \lm32_cpu/Mcount_cc_cy<25>_rt_8156 ;
  wire \lm32_cpu/Mcount_cc_cy<24>_rt_8157 ;
  wire \lm32_cpu/Mcount_cc_cy<23>_rt_8158 ;
  wire \lm32_cpu/Mcount_cc_cy<22>_rt_8159 ;
  wire \lm32_cpu/Mcount_cc_cy<21>_rt_8160 ;
  wire \lm32_cpu/Mcount_cc_cy<20>_rt_8161 ;
  wire \lm32_cpu/Mcount_cc_cy<19>_rt_8162 ;
  wire \lm32_cpu/Mcount_cc_cy<18>_rt_8163 ;
  wire \lm32_cpu/Mcount_cc_cy<17>_rt_8164 ;
  wire \lm32_cpu/Mcount_cc_cy<16>_rt_8165 ;
  wire \lm32_cpu/Mcount_cc_cy<15>_rt_8166 ;
  wire \lm32_cpu/Mcount_cc_cy<14>_rt_8167 ;
  wire \lm32_cpu/Mcount_cc_cy<13>_rt_8168 ;
  wire \lm32_cpu/Mcount_cc_cy<12>_rt_8169 ;
  wire \lm32_cpu/Mcount_cc_cy<11>_rt_8170 ;
  wire \lm32_cpu/Mcount_cc_cy<10>_rt_8171 ;
  wire \lm32_cpu/Mcount_cc_cy<9>_rt_8172 ;
  wire \lm32_cpu/Mcount_cc_cy<8>_rt_8173 ;
  wire \lm32_cpu/Mcount_cc_cy<7>_rt_8174 ;
  wire \lm32_cpu/Mcount_cc_cy<6>_rt_8175 ;
  wire \lm32_cpu/Mcount_cc_cy<5>_rt_8176 ;
  wire \lm32_cpu/Mcount_cc_cy<4>_rt_8177 ;
  wire \lm32_cpu/Mcount_cc_cy<3>_rt_8178 ;
  wire \lm32_cpu/Mcount_cc_cy<2>_rt_8179 ;
  wire \lm32_cpu/Mcount_cc_cy<1>_rt_8180 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_8181 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_8182 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_8183 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_8184 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_8185 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_8186 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_8187 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_8188 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_8189 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_8190 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_8191 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_8192 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_8193 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_8194 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_8195 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_8196 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_8197 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_8198 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_8199 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_8200 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_8201 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_8202 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_8203 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_8204 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_8205 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_8206 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_8207 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_8208 ;
  wire \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_8209 ;
  wire \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_8210 ;
  wire \Mcount_ctrl_bus_errors_xor<31>_rt_8211 ;
  wire \lm32_cpu/Mcount_cc_xor<31>_rt_8212 ;
  wire \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_8213 ;
  wire bus_wishbone_ack_rstpot_8214;
  wire timer0_en_storage_full_rstpot_8215;
  wire timer0_eventmanager_storage_full_rstpot_8216;
  wire \lm32_cpu/valid_m_rstpot_8217 ;
  wire \lm32_cpu/valid_d_rstpot_8218 ;
  wire \lm32_cpu/valid_x_rstpot_8219 ;
  wire \lm32_cpu/interrupt_unit/ie_rstpot_8220 ;
  wire \lm32_cpu/interrupt_unit/eie_rstpot_8221 ;
  wire \lm32_cpu/load_store_unit/wb_load_complete_rstpot_8222 ;
  wire \lm32_cpu/valid_f_rstpot_8223 ;
  wire sram_bus_ack_rstpot_8224;
  wire sdram_cmd_payload_we_rstpot_8225;
  wire interface_we_rstpot_8226;
  wire ddrphy_phase_sel_rstpot_8227;
  wire \lm32_cpu/dflush_m_rstpot1_8228 ;
  wire ddrphy_record0_ras_n_BRB0_8229;
  wire ddrphy_record0_ras_n_BRB1_8230;
  wire ddrphy_record0_cas_n_BRB0_8231;
  wire ddrphy_record0_we_n_BRB0_8232;
  wire ddrphy_record1_cas_n_BRB0_8233;
  wire ddrphy_record1_cas_n_BRB1_8234;
  wire ddrphy_record1_ras_n_BRB0_8235;
  wire ddrphy_record1_we_n_BRB0_8236;
  wire ddram_cas_n_BRB0_8237;
  wire ddram_cas_n_BRB1_8238;
  wire ddram_cas_n_BRB2_8239;
  wire ddram_ras_n_BRB1_8240;
  wire ddram_ras_n_BRB2_8241;
  wire ddram_we_n_BRB1_8242;
  wire ddram_we_n_BRB2_8243;
  wire ddrphy_record0_cke_BRB0_8244;
  wire ddrphy_record0_cke_BRB1_8245;
  wire \lm32_cpu/w_result_sel_mul_m_BRB0_8246 ;
  wire \lm32_cpu/w_result_sel_mul_m_BRB1_8247 ;
  wire \lm32_cpu/w_result_sel_load_m_BRB1_8248 ;
  wire \lm32_cpu/branch_predict_x_BRB0_8249 ;
  wire \lm32_cpu/branch_predict_x_BRB1_8250 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB0_8251 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB1_8252 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB2_8253 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB3_8254 ;
  wire \lm32_cpu/m_result_sel_shift_x_BRB4_8255 ;
  wire \lm32_cpu/m_result_sel_compare_x_BRB1_8256 ;
  wire \lm32_cpu/branch_x_BRB0_8257 ;
  wire \lm32_cpu/branch_x_BRB1_8258 ;
  wire \lm32_cpu/m_bypass_enable_x_BRB4_8259 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB0_8260 ;
  wire \lm32_cpu/w_result_sel_mul_x_BRB2_8261 ;
  wire N3451;
  wire N3471;
  wire ddrphy_rddata_sr_4_BRB4_8264;
  wire ddrphy_rddata_sr_4_BRB5_8265;
  wire ddrphy_rddata_sr_4_BRB2_8266;
  wire ddrphy_rddata_sr_1_BRB0_8267;
  wire ddrphy_rddata_sr_1_BRB1_8268;
  wire ddrphy_rddata_sr_1_BRB2_8269;
  wire ddrphy_rddata_sr_1_BRB3_8270;
  wire ddrphy_rddata_sr_3_BRB4_8271;
  wire ddrphy_rddata_sr_3_BRB5_8272;
  wire N388;
  wire N389;
  wire N390;
  wire N391;
  wire ddrphy_rddata_sr_3_BRB2_8277;
  wire N396;
  wire ddrphy_rddata_sr_2_BRB4_8279;
  wire ddrphy_rddata_sr_2_BRB5_8280;
  wire ddrphy_rddata_sr_2_BRB6_8281;
  wire ddrphy_rddata_sr_2_BRB7_8282;
  wire ddrphy_rddata_sr_2_BRB8_8283;
  wire new_master_rdata_valid2_BRB8_8284;
  wire new_master_rdata_valid4_BRB0_8285;
  wire new_master_rdata_valid4_BRB1_8286;
  wire new_master_rdata_valid4_BRB2_8287;
  wire new_master_rdata_valid4_BRB3_8288;
  wire new_master_rdata_valid4_BRB4_8289;
  wire new_master_rdata_valid4_BRB5_8290;
  wire ddrphy_rddata_sr_2_BRB2_8291;
  wire ddrphy_rddata_sr_2_BRB9_8292;
  wire ddrphy_rddata_sr_2_BRB10_8293;
  wire ddrphy_rddata_sr_2_BRB11_8294;
  wire ddrphy_rddata_sr_2_BRB12_8295;
  wire ddrphy_rddata_sr_2_BRB13_8296;
  wire ddrphy_rddata_sr_4_BRB14_8297;
  wire N4611;
  wire new_master_rdata_valid3_BRB6_8299;
  wire new_master_rdata_valid3_BRB7_8300;
  wire new_master_rdata_valid3_BRB8_8301;
  wire new_master_rdata_valid3_BRB9_8302;
  wire new_master_rdata_valid3_BRB10_8303;
  wire new_master_rdata_valid3_BRB4_8304;
  wire new_master_rdata_valid3_BRB11_8305;
  wire new_master_rdata_valid3_BRB12_8306;
  wire new_master_rdata_valid3_BRB13_8307;
  wire new_master_rdata_valid3_BRB14_8308;
  wire new_master_rdata_valid3_BRB15_8309;
  wire new_master_rdata_valid3_BRB2_8310;
  wire new_master_rdata_valid3_BRB16_8311;
  wire new_master_rdata_valid3_BRB17_8312;
  wire new_master_rdata_valid3_BRB18_8313;
  wire new_master_rdata_valid3_BRB19_8314;
  wire new_master_rdata_valid3_BRB20_8315;
  wire new_master_rdata_valid3_BRB3_8316;
  wire new_master_rdata_valid3_BRB21_8317;
  wire new_master_rdata_valid3_BRB22_8318;
  wire new_master_rdata_valid3_BRB23_8319;
  wire new_master_rdata_valid3_BRB24_8320;
  wire new_master_rdata_valid3_BRB25_8321;
  wire ddrphy_rddata_sr_3_BRB0_8322;
  wire ddrphy_rddata_sr_3_BRB14_8323;
  wire ddrphy_rddata_sr_3_BRB15_8324;
  wire ddrphy_rddata_sr_3_BRB16_8325;
  wire ddrphy_rddata_sr_3_BRB18_8326;
  wire ddrphy_rddata_sr_4_BRB17_8327;
  wire ddrphy_rddata_sr_4_BRB19_8328;
  wire N499;
  wire N501;
  wire N503;
  wire N505;
  wire N507;
  wire N509;
  wire N511;
  wire N513;
  wire N515;
  wire N517;
  wire N519;
  wire N521;
  wire N525;
  wire N527;
  wire N529;
  wire N5311;
  wire N5331;
  wire N5351;
  wire N5371;
  wire N5391;
  wire N5431;
  wire N5451;
  wire N5471;
  wire N5491;
  wire N5511;
  wire N5531;
  wire N5551;
  wire N5571;
  wire N5591;
  wire N5611;
  wire N563;
  wire N565;
  wire N567;
  wire N569;
  wire N571;
  wire N573;
  wire N575;
  wire N577;
  wire N579;
  wire N581;
  wire N583;
  wire N585;
  wire N587;
  wire \lm32_cpu/exception_m_1_8372 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_2_dpot_8373 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_3_dpot_8374 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_4_dpot_8375 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_5_dpot_8376 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_6_dpot_8377 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_7_dpot_8378 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_8_dpot_8379 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_9_dpot_8380 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_10_dpot_8381 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_11_dpot_8382 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_12_dpot_8383 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_13_dpot_8384 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_14_dpot_8385 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_15_dpot_8386 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_16_dpot_8387 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_17_dpot_8388 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_18_dpot_8389 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_19_dpot_8390 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_20_dpot_8391 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_21_dpot_8392 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_22_dpot_8393 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_23_dpot_8394 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_24_dpot_8395 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_25_dpot_8396 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_26_dpot_8397 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_27_dpot_8398 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_28_dpot_8399 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_29_dpot_8400 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_30_dpot_8401 ;
  wire \lm32_cpu/instruction_unit/icache/refill_address_31_dpot_8402 ;
  wire \lm32_cpu/instruction_unit/i_cyc_o_1_8403 ;
  wire \lm32_cpu/raw_x_01 ;
  wire \lm32_cpu/stall_m4_8405 ;
  wire \lm32_cpu/stall_a5_8406 ;
  wire sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot_8407;
  wire sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_8408;
  wire sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_8409;
  wire sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_8410;
  wire sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot_8411;
  wire sdram_bankmachine2_cmd_buffer_lookahead_consume_0_dpot_8412;
  wire sdram_bankmachine2_cmd_buffer_lookahead_consume_1_dpot_8413;
  wire sdram_bankmachine2_cmd_buffer_lookahead_consume_2_dpot_8414;
  wire interface_adr_0_1_8415;
  wire interface_adr_1_1_8416;
  wire interface_adr_2_1_8417;
  wire interface_adr_3_1_8418;
  wire \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_8419 ;
  wire \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_8420 ;
  wire bankmachine2_state_FSM_FFd2_1_8421;
  wire bankmachine2_state_FSM_FFd3_1_8422;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT70111 ;
  wire \lm32_cpu/branch_taken_m1 ;
  wire \lm32_cpu/raw_x_11 ;
  wire sdram_bankmachine1_cmd_buffer_pipe_ce1_8426;
  wire bankmachine0_state_FSM_FFd3_1_8427;
  wire bankmachine0_state_FSM_FFd2_1_8428;
  wire \lm32_cpu/iflush1 ;
  wire \lm32_cpu/stall_m41 ;
  wire sdram_bankmachine3_cmd_buffer_pipe_ce1_8431;
  wire sdram_bankmachine2_cmd_buffer_pipe_ce1;
  wire interface_adr_4_1_8433;
  wire interface_adr_5_1_8434;
  wire N589;
  wire N590;
  wire N591;
  wire N592;
  wire N593;
  wire N5941;
  wire N5951;
  wire N5961;
  wire N5971;
  wire N5981;
  wire N5991;
  wire N6001;
  wire N6011;
  wire N6021;
  wire N6031;
  wire N6041;
  wire N6051;
  wire N6061;
  wire N6071;
  wire N6081;
  wire N6091;
  wire N6101;
  wire N6111;
  wire N6121;
  wire N6131;
  wire N6141;
  wire N6151;
  wire N6161;
  wire N6171;
  wire N6181;
  wire N6191;
  wire N6201;
  wire N6211;
  wire N6221;
  wire N6231;
  wire N6241;
  wire N6251;
  wire N626;
  wire N627;
  wire N628;
  wire Mshreg_ddrphy_rddata_sr_1_BRB3_8475;
  wire Mshreg_ddrphy_r_dfi_wrdata_en_1_8476;
  wire Mshreg_ddrphy_rddata_sr_1_BRB1_8477;
  wire Mshreg_ddrphy_rddata_sr_2_BRB8_8478;
  wire Mshreg_ddrphy_rddata_sr_2_BRB6_8479;
  wire Mshreg_ddrphy_rddata_sr_2_BRB7_8480;
  wire Mshreg_new_master_rdata_valid4_BRB1_8481;
  wire Mshreg_new_master_rdata_valid2_BRB8_8482;
  wire Mshreg_new_master_rdata_valid4_BRB0_8483;
  wire new_master_rdata_valid4_BRB01_8484;
  wire Mshreg_ddrphy_rddata_sr_2_BRB9_8485;
  wire Mshreg_ddrphy_rddata_sr_2_BRB10_8486;
  wire Mshreg_ddrphy_rddata_sr_4_BRB14_8487;
  wire Mshreg_ddrphy_rddata_sr_2_BRB11_8488;
  wire ddrphy_rddata_sr_2_BRB111_8489;
  wire Mshreg_ddrphy_rddata_sr_2_BRB13_8490;
  wire Mshreg_new_master_rdata_valid3_BRB6_8491;
  wire Mshreg_new_master_rdata_valid3_BRB7_8492;
  wire Mshreg_new_master_rdata_valid3_BRB4_8493;
  wire Mshreg_new_master_rdata_valid3_BRB9_8494;
  wire Mshreg_new_master_rdata_valid3_BRB10_8495;
  wire Mshreg_new_master_rdata_valid3_BRB11_8496;
  wire Mshreg_new_master_rdata_valid3_BRB12_8497;
  wire Mshreg_new_master_rdata_valid3_BRB15_8498;
  wire Mshreg_new_master_rdata_valid3_BRB13_8499;
  wire Mshreg_new_master_rdata_valid3_BRB14_8500;
  wire Mshreg_new_master_rdata_valid3_BRB2_8501;
  wire Mshreg_new_master_rdata_valid3_BRB16_8502;
  wire Mshreg_new_master_rdata_valid3_BRB19_8503;
  wire Mshreg_new_master_rdata_valid3_BRB17_8504;
  wire Mshreg_new_master_rdata_valid3_BRB18_8505;
  wire Mshreg_new_master_rdata_valid3_BRB20_8506;
  wire Mshreg_new_master_rdata_valid3_BRB3_8507;
  wire Mshreg_new_master_rdata_valid3_BRB23_8508;
  wire Mshreg_new_master_rdata_valid3_BRB21_8509;
  wire Mshreg_new_master_rdata_valid3_BRB22_8510;
  wire Mshreg_new_master_rdata_valid3_BRB24_8511;
  wire Mshreg_new_master_rdata_valid3_BRB25_8512;
  wire Mshreg_ddrphy_rddata_sr_3_BRB16_8513;
  wire Mshreg_ddrphy_rddata_sr_3_BRB0_8514;
  wire Mshreg_ddrphy_rddata_sr_3_BRB15_8515;
  wire Mshreg_ddrphy_rddata_sr_4_BRB17_8516;
  wire Mshreg_ddrphy_rddata_sr_4_BRB19_8517;
  wire sys_rst_shift1_8518;
  wire sys_rst_shift2_8519;
  wire sys_rst_shift3_8520;
  wire sys_rst_shift4_8521;
  wire ddrphy_rddata_sr_2_BRB1111_8522;
  wire new_master_rdata_valid4_BRB011_8523;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_BUFPLL_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_19_ENB_UNCONNECTED;
  wire NLW_Mram_mem_19_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_19_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_19_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_110_ENB_UNCONNECTED;
  wire NLW_Mram_mem_110_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_110_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_110_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_111_ENB_UNCONNECTED;
  wire NLW_Mram_mem_111_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_111_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_111_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_112_ENB_UNCONNECTED;
  wire NLW_Mram_mem_112_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_112_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_112_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_113_ENB_UNCONNECTED;
  wire NLW_Mram_mem_113_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_113_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_113_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_114_ENB_UNCONNECTED;
  wire NLW_Mram_mem_114_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_114_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_114_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_115_ENB_UNCONNECTED;
  wire NLW_Mram_mem_115_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_115_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_115_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_116_ENB_UNCONNECTED;
  wire NLW_Mram_mem_116_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_116_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_116_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED;
  wire NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED;
  wire NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED;
  wire NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED;
  wire \NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid4_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid4_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_4_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB25_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_4_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_4_BRB19_Q15_UNCONNECTED;
  wire [10 : 0] crg_por;
  wire [7 : 0] uart_phy_rx_reg;
  wire [7 : 0] uart_phy_source_payload_data;
  wire [15 : 0] ddrphy_dq_o;
  wire [15 : 0] ddrphy_dq_t;
  wire [31 : 0] ddrphy_record0_rddata;
  wire [31 : 0] ddrphy_record1_rddata;
  wire [1 : 0] ddrphy_dqs_o;
  wire [1 : 0] ddrphy_dqs_t;
  wire [12 : 0] ddrphy_record0_address;
  wire [1 : 0] ddrphy_record0_bank;
  wire [12 : 0] ddrphy_record1_address;
  wire [1 : 0] ddrphy_record1_bank;
  wire [1 : 1] ddrphy_r_dfi_wrdata_en;
  wire [31 : 2] \lm32_cpu/instruction_unit/i_adr_o ;
  wire [31 : 0] \lm32_cpu/load_store_unit/d_dat_o ;
  wire [31 : 2] \lm32_cpu/load_store_unit/d_adr_o ;
  wire [3 : 0] \lm32_cpu/load_store_unit/d_sel_o ;
  wire [31 : 0] sram_bus_dat_r;
  wire [7 : 0] _n3675;
  wire [7 : 0] _n3676;
  wire [21 : 0] sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] _n3701;
  wire [2 : 0] memadr_2;
  wire [7 : 0] interface_dat_w;
  wire [7 : 0] bus_wishbone_dat_r;
  wire [31 : 0] uart_phy_phase_accumulator_tx;
  wire [31 : 0] uart_phy_phase_accumulator_rx;
  wire [31 : 0] timer0_value;
  wire [15 : 0] ddrphy_record2_wrdata;
  wire [0 : 0] ddrphy_record2_wrdata_mask;
  wire [31 : 0] ddrphy_record3_wrdata;
  wire [1 : 0] ddrphy_rddata_sr;
  wire [10 : 10] sdram_cmd_payload_a;
  wire [1 : 0] sdram_dfi_p0_bank;
  wire [12 : 0] sdram_dfi_p0_address;
  wire [1 : 0] sdram_dfi_p1_bank;
  wire [12 : 0] sdram_dfi_p1_address;
  wire [3 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [7 : 0] sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] ctrl_bus_errors;
  wire [1 : 0] counter;
  wire [7 : 0] uart_phy_tx_reg;
  wire [3 : 0] uart_phy_tx_bitcount;
  wire [3 : 0] uart_phy_rx_bitcount;
  wire [4 : 0] uart_tx_fifo_level0;
  wire [4 : 0] uart_rx_fifo_level0;
  wire [31 : 0] timer0_value_status;
  wire [31 : 0] sdram_phaseinjector0_status;
  wire [31 : 0] sdram_phaseinjector1_status;
  wire [12 : 0] sdram_bankmachine0_row;
  wire [3 : 0] sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [12 : 0] sdram_bankmachine1_row;
  wire [3 : 0] sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [12 : 0] sdram_bankmachine2_row;
  wire [3 : 0] sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [12 : 0] sdram_bankmachine3_row;
  wire [3 : 0] sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [23 : 0] sdram_bandwidth_nreads_r;
  wire [23 : 0] sdram_bandwidth_nwrites_r;
  wire [23 : 0] sdram_bandwidth_nreads;
  wire [23 : 0] sdram_bandwidth_nwrites;
  wire [23 : 0] sdram_bandwidth_nreads_status;
  wire [23 : 0] sdram_bandwidth_nwrites_status;
  wire [3 : 0] sdram_storage_full;
  wire [5 : 0] sdram_phaseinjector0_command_storage_full;
  wire [1 : 0] sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] sdram_phaseinjector1_command_storage_full;
  wire [1 : 0] sdram_phaseinjector1_baddress_storage_full;
  wire [1 : 0] uart_eventmanager_storage_full;
  wire [7 : 0] uart_phy_storage_full;
  wire [1 : 0] sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] sdram_bankmachine3_twtpcon_count;
  wire [4 : 0] sdram_time0;
  wire [3 : 0] sdram_time1;
  wire [1 : 0] sdram_twtrcon_count;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] timer0_load_storage_full;
  wire [7 : 0] timer0_reload_storage_full;
  wire [15 : 0] ddrphy_dq_i;
  wire [12 : 0] array_muxed0;
  wire [1 : 0] array_muxed1;
  wire [31 : 0] rhs_array_muxed33;
  wire [31 : 0] rom_bus_dat_r;
  wire [12 : 0] array_muxed7;
  wire [12 : 0] array_muxed14;
  wire [1 : 0] sdram_master_p0_bank;
  wire [12 : 0] sdram_master_p0_address;
  wire [1 : 0] sdram_master_p1_bank;
  wire [12 : 0] sdram_master_p1_address;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [29 : 0] rhs_array_muxed32;
  wire [1 : 0] array_muxed13;
  wire [1 : 0] array_muxed6;
  wire [31 : 0] sdram_inti_p0_rddata;
  wire [31 : 0] sdram_inti_p1_rddata;
  wire [31 : 0] n3482;
  wire [31 : 0] n3487;
  wire [63 : 0] data_port_dat_w;
  wire [7 : 0] data_port_we;
  wire [31 : 0] sdram_master_p0_wrdata;
  wire [0 : 0] sdram_master_p0_wrdata_mask;
  wire [31 : 0] sdram_master_p1_wrdata;
  wire [3 : 0] sram_we;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [3 : 0] basesoc_slave_sel;
  wire [23 : 0] n3531;
  wire [31 : 0] Result_11;
  wire [7 : 0] Mcount_sdram_timer_count_lut;
  wire [6 : 0] Mcount_sdram_timer_count_cy;
  wire [23 : 0] Mcount_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_sdram_bandwidth_nwrites_cy;
  wire [23 : 0] Mcount_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_sdram_bandwidth_nreads_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [2 : 0] sdram_generator_counter;
  wire [4 : 0] Mcompar_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_sdram_bankmachine3_row_hit_cy;
  wire [31 : 0] Madd_n3482_lut;
  wire [31 : 0] Madd_n3482_cy;
  wire [31 : 0] Madd_n3487_lut;
  wire [31 : 0] Madd_n3487_cy;
  wire [0 : 0] Madd_n3531_lut;
  wire [23 : 0] Madd_n3531_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [3 : 0] uart_rx_fifo_consume;
  wire [0 : 0] Mcount_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_ctrl_bus_errors_cy;
  wire [3 : 0] uart_tx_fifo_consume;
  wire [1 : 0] ddrphy_bitslip_cnt;
  wire [2 : 2] Mcount_ddrphy_bitslip_cnt_lut;
  wire [3 : 0] uart_tx_fifo_produce;
  wire [3 : 0] uart_rx_fifo_produce;
  wire [2 : 0] sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [29 : 0] \lm32_cpu/Madd_branch_target_d_lut ;
  wire [28 : 0] \lm32_cpu/Madd_branch_target_d_cy ;
  wire [30 : 0] \lm32_cpu/Mcount_cc_cy ;
  wire [0 : 0] \lm32_cpu/Mcount_cc_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy ;
  wire [31 : 0] \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut ;
  wire [10 : 0] \lm32_cpu/Mcompar_cmp_zero_lut ;
  wire [9 : 0] \lm32_cpu/Mcompar_cmp_zero_cy ;
  wire [31 : 0] \lm32_cpu/Result ;
  wire [31 : 0] \lm32_cpu/adder/addsub/tmp_addResult ;
  wire [32 : 0] \lm32_cpu/adder/addsub/tmp_subResult ;
  wire [31 : 0] \lm32_cpu/bypass_data_1 ;
  wire [31 : 0] \lm32_cpu/d_result_1 ;
  wire [31 : 2] \lm32_cpu/branch_target_d ;
  wire [31 : 0] \lm32_cpu/d_result_0 ;
  wire [31 : 0] \lm32_cpu/x_result ;
  wire [31 : 0] \lm32_cpu/w_result ;
  wire [31 : 0] \lm32_cpu/instruction_unit/instruction_d ;
  wire [4 : 0] \lm32_cpu/write_idx_d ;
  wire [1 : 0] \lm32_cpu/d_result_sel_1_d ;
  wire [31 : 0] \lm32_cpu/reg_data_1 ;
  wire [31 : 0] \lm32_cpu/reg_data_0 ;
  wire [31 : 9] \lm32_cpu/eba ;
  wire [4 : 0] \lm32_cpu/write_idx_m ;
  wire [31 : 2] \lm32_cpu/branch_target_m ;
  wire [31 : 0] \lm32_cpu/operand_m ;
  wire [2 : 0] \lm32_cpu/condition_x ;
  wire [2 : 0] \lm32_cpu/csr_x ;
  wire [4 : 0] \lm32_cpu/write_idx_x ;
  wire [31 : 2] \lm32_cpu/branch_target_x ;
  wire [31 : 0] \lm32_cpu/store_operand_x ;
  wire [31 : 0] \lm32_cpu/operand_1_x ;
  wire [31 : 0] \lm32_cpu/operand_0_x ;
  wire [4 : 0] \lm32_cpu/write_idx_w ;
  wire [31 : 0] \lm32_cpu/operand_w ;
  wire [31 : 0] \lm32_cpu/cc ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/result_x ;
  wire [31 : 0] \lm32_cpu/multiplier/result ;
  wire [31 : 1] \lm32_cpu/shifter_result_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_m ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_d ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_f ;
  wire [31 : 0] \lm32_cpu/interrupt_unit/im ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_a ;
  wire [31 : 2] \lm32_cpu/instruction_unit/restart_address ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_x ;
  wire [31 : 2] \lm32_cpu/instruction_unit/pc_w ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_data_f ;
  wire [31 : 2] \lm32_cpu/instruction_unit/icache/refill_address ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache_refill_data ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy ;
  wire [3 : 2] \lm32_cpu/instruction_unit/icache/refill_offset ;
  wire [7 : 1] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/Result ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/tmem_write_address ;
  wire [7 : 0] \lm32_cpu/instruction_unit/icache/flush_set ;
  wire [31 : 0] \lm32_cpu/instruction_unit/icache/way_data<0> ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0414 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0410 ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_x ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0408 ;
  wire [0 : 0] \lm32_cpu/load_store_unit/_n0404 ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/store_data_m ;
  wire [3 : 0] \lm32_cpu/load_store_unit/byte_enable_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/data_w ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_w ;
  wire [31 : 0] \lm32_cpu/load_store_unit/wb_data_m ;
  wire [1 : 0] \lm32_cpu/load_store_unit/size_m ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache_data_m ;
  wire [31 : 4] \lm32_cpu/load_store_unit/dcache/refill_address ;
  wire [31 : 8] \lm32_cpu/load_store_unit/store_data_x ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut ;
  wire [5 : 0] \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy ;
  wire [7 : 1] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut ;
  wire [6 : 0] \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy ;
  wire [3 : 2] \lm32_cpu/load_store_unit/dcache/refill_offset ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/Result ;
  wire [0 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_data ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/tmem_write_address ;
  wire [9 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_address ;
  wire [7 : 0] \lm32_cpu/load_store_unit/dcache/flush_set ;
  wire [31 : 0] \lm32_cpu/load_store_unit/dcache/dmem_write_data ;
  wire [31 : 0] \lm32_cpu/shifter/right_shift_result ;
  wire [30 : 30] \lm32_cpu/shifter/right_shift_operand ;
  wire [31 : 17] \lm32_cpu/multiplier/product ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_cy ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/Msub_t_lut ;
  wire [32 : 0] \lm32_cpu/mc_arithmetic/t ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0129 ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0160 ;
  wire [5 : 0] \lm32_cpu/mc_arithmetic/cycles ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/a ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/p ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/b ;
  wire [31 : 0] \lm32_cpu/mc_arithmetic/_n0107 ;
  wire [31 : 31] timer0_zero_trigger_INV_207_o_12;
  wire [19 : 19] basesoc_done_13;
  VCC   XST_VCC (
    .P(sdram_tccdcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_ddrphy_bitslip_cnt_lut[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  regs0 (
    .C(sys_clk),
    .D(serial_rx_IBUF_0),
    .Q(regs0_3)
  );
  FD #(
    .INIT ( 1'b0 ))
  regs1 (
    .C(sys_clk),
    .D(regs0_3),
    .Q(regs1_6)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_rx_r (
    .C(sys_clk),
    .D(regs1_6),
    .R(sys_rst),
    .Q(uart_phy_rx_r_10)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_0 (
    .C(sys_clk),
    .CE(_n4879_inv),
    .D(uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_1 (
    .C(sys_clk),
    .CE(_n4879_inv),
    .D(uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_2 (
    .C(sys_clk),
    .CE(_n4879_inv),
    .D(uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_3 (
    .C(sys_clk),
    .CE(_n4879_inv),
    .D(uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_4 (
    .C(sys_clk),
    .CE(_n4879_inv),
    .D(uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_5 (
    .C(sys_clk),
    .CE(_n4879_inv),
    .D(uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_6 (
    .C(sys_clk),
    .CE(_n4879_inv),
    .D(uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_reg_7 (
    .C(sys_clk),
    .CE(_n4879_inv),
    .D(regs1_6),
    .R(sys_rst),
    .Q(uart_phy_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rom_bus_ack (
    .C(sys_clk),
    .D(rom_bus_cyc_rom_bus_ack_AND_477_o),
    .R(sys_rst),
    .Q(rom_bus_ack_478)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_sink_ready (
    .C(sys_clk),
    .D(Mmux_GND_1_o_GND_1_o_MUX_375_o11),
    .R(sys_rst),
    .Q(uart_phy_sink_ready_506)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_old_trigger (
    .C(sys_clk),
    .D(uart_tx_trigger),
    .R(sys_rst),
    .Q(uart_tx_old_trigger_574)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_zero_old_trigger (
    .C(sys_clk),
    .D(timer0_zero_trigger),
    .R(sys_rst),
    .Q(timer0_zero_old_trigger_608)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_old_trigger (
    .C(sys_clk),
    .D(uart_rx_trigger),
    .R(sys_rst),
    .Q(uart_rx_old_trigger_575)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sys (
    .C(sys_clk),
    .D(ddrphy_phase_half_153),
    .R(sys_rst),
    .Q(ddrphy_phase_sys_609)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_bitslip_inc (
    .C(sys_clk),
    .D(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_961_o_inv ),
    .R(sys_rst),
    .Q(ddrphy_bitslip_inc_610)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_wrdata_en_d (
    .C(sys_clk),
    .D(ddrphy_wrdata_en_2115),
    .R(sys_rst),
    .Q(ddrphy_wrdata_en_d_661)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_drive_dq_n1 (
    .C(sys_clk),
    .D(ddrphy_drive_dq_n0_2418),
    .R(sys_rst),
    .Q(ddrphy_drive_dq_n1_660)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\sdram_generator_counter[2]_GND_1_o_equal_972_o ),
    .R(sys_rst),
    .Q(sdram_cmd_payload_cas_665)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_0 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr[1]),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_generator_done (
    .C(sys_clk),
    .D(\sdram_generator_counter[2]_PWR_1_o_equal_973_o ),
    .R(sys_rst),
    .Q(sdram_generator_done_667)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_351_o),
    .R(sys_rst),
    .Q(new_master_wdata_ready_702)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_718)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed9_INV_231_o_2344),
    .S(sys_rst),
    .Q(sdram_dfi_p0_ras_n_752)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed8_INV_230_o_2343),
    .S(sys_rst),
    .Q(sdram_dfi_p0_cas_n_751)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed10_INV_232_o_2345),
    .S(sys_rst),
    .Q(sdram_dfi_p0_we_n_753)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed15_INV_233_o),
    .S(sys_rst),
    .Q(sdram_dfi_p1_cas_n_754)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed16_INV_234_o),
    .S(sys_rst),
    .Q(sdram_dfi_p1_ras_n_755)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed17_INV_235_o),
    .S(sys_rst),
    .Q(sdram_dfi_p1_we_n_756)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_valid_n_968)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n4903_inv_2479),
    .D(\sdram_generator_counter[2]_GND_1_o_mux_978_OUT<0> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n4903_inv_2479),
    .D(\sdram_generator_counter[2]_GND_1_o_mux_978_OUT<1> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n4903_inv_2479),
    .D(\sdram_generator_counter[2]_GND_1_o_mux_978_OUT<2> ),
    .R(sys_rst),
    .Q(sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_valid_n_1008)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_valid_n_1048)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_valid_n_1088)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_period (
    .C(sys_clk),
    .D(n3531[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_period_1417)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_0 (
    .C(sys_clk),
    .D(n3531[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_0_1416)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_1 (
    .C(sys_clk),
    .D(n3531[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_1_1415)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(n3531[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_2_1414)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(n3531[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_3_1413)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(n3531[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_4_1412)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(n3531[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_5_1411)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(n3531[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_6_1410)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(n3531[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_7_1409)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(n3531[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_8_1408)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(n3531[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_9_1407)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(n3531[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_10_1406)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(n3531[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_11_1405)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(n3531[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_12_1404)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(n3531[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_13_1403)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(n3531[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_14_1402)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(n3531[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_15_1401)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(n3531[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_16_1400)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(n3531[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_17_1399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(n3531[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_18_1398)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(n3531[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_19_1397)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(n3531[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_20_1396)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(n3531[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_21_1395)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(n3531[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_22_1394)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n3531_cy[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_counter_23_1418)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_386_o),
    .D(uart_phy_rx_reg[0]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_386_o),
    .D(uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_386_o),
    .D(uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_386_o),
    .D(uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_386_o),
    .D(uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_386_o),
    .D(uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_386_o),
    .D(uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_386_o),
    .D(uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(uart_phy_source_payload_data[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_postamble (
    .C(sdram_half_clk),
    .D(ddrphy_r_dfi_wrdata_en[1]),
    .Q(ddrphy_postamble_203)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_0 (
    .C(sys_clk),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_1 (
    .C(sys_clk),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_2 (
    .C(sys_clk),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_3 (
    .C(sys_clk),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_4 (
    .C(sys_clk),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_5 (
    .C(sys_clk),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_6 (
    .C(sys_clk),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_dat_w_7 (
    .C(sys_clk),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(\interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(\interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(\interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(\interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_4 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(\interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_5 (
    .C(sys_clk),
    .D(rhs_array_muxed32[5]),
    .R(sys_rst),
    .Q(\interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_9 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .R(sys_rst),
    .Q(\interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_10 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .R(sys_rst),
    .Q(\interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_11 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .R(sys_rst),
    .Q(\interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_12 (
    .C(sys_clk),
    .D(rhs_array_muxed32[12]),
    .R(sys_rst),
    .Q(\interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_13 (
    .C(sys_clk),
    .D(rhs_array_muxed32[13]),
    .R(sys_rst),
    .Q(\interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_0 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<0> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<1> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<2> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<3> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<4> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<5> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<6> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<7> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<8> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<9> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<10> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<11> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<12> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<13> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<14> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<15> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<16> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<17> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<18> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<19> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<20> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<21> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<22> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<23> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<24> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<25> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<26> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<27> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<28> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<29> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<30> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<31> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_rx[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(sdram_bandwidth_counter_23_1418),
    .D(sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_r[23])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n3676[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n3676[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n3676[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n3676[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n3676[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n3676[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n3676[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(_n3676[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(sdram_bandwidth_update_re),
    .D(sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(ctrl_storage_full_29_1257)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(ctrl_storage_full_31_1255)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(ctrl_storage_full_30_1256)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(ctrl_storage_full_24_1260)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(ctrl_storage_full_27_1258)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(ctrl_storage_full_26_1259)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(ctrl_storage_full_19_1263)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(ctrl_storage_full_23_1261)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(ctrl_storage_full_22_1262)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(ctrl_storage_full_17_1264)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(ctrl_storage_full_16_1265)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(ctrl_storage_full_11_1268)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(ctrl_storage_full_15_1266)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(ctrl_storage_full_13_1267)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(ctrl_storage_full_8_1269)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re_2119),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(ctrl_storage_full_7_1270)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re_2119),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(ctrl_storage_full_0_1273)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re_2119),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(ctrl_storage_full_2_1271)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re_2119),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(ctrl_storage_full_1_1272)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_control0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_control0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_control0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_control0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_10_1286)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_12_1284)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_11_1285)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_baddress0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_baddress0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_9_1287)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full_8_1288)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_11_1298)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_12_1297)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_10_1299)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_9_1300)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full_8_1301)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_baddress0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_baddress0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_ev_enable0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(uart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_ev_enable0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(uart_eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_17_1310)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_19_1308)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_18_1309)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_14_1311)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_13_1312)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(uart_phy_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_11_1313)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(uart_phy_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(uart_phy_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(uart_phy_storage_full[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[5]),
    .S(sys_rst),
    .Q(ctrl_storage_full_21_1320)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(ctrl_storage_full_28_1318)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(interface_dat_w[1]),
    .S(sys_rst),
    .Q(ctrl_storage_full_25_1319)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(ctrl_storage_full_20_1321)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(ctrl_storage_full_18_1322)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(ctrl_storage_full_10_1325)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[6]),
    .S(sys_rst),
    .Q(ctrl_storage_full_14_1323)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(ctrl_storage_full_12_1324)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(interface_dat_w[1]),
    .S(sys_rst),
    .Q(ctrl_storage_full_9_1326)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re_2119),
    .D(interface_dat_w[6]),
    .S(sys_rst),
    .Q(ctrl_storage_full_6_1327)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re_2119),
    .D(interface_dat_w[3]),
    .S(sys_rst),
    .Q(ctrl_storage_full_3_1330)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re_2119),
    .D(interface_dat_w[5]),
    .S(sys_rst),
    .Q(ctrl_storage_full_5_1328)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re_2119),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(ctrl_storage_full_4_1329)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word2_re),
    .D(interface_dat_w[7]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_23_1331)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word2_re),
    .D(interface_dat_w[6]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_22_1332)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word2_re),
    .D(interface_dat_w[0]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_16_1335)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word2_re),
    .D(interface_dat_w[5]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_21_1333)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word2_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_20_1334)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word1_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_10_1338)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word1_re),
    .D(interface_dat_w[7]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_15_1336)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word1_re),
    .D(interface_dat_w[4]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_12_1337)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word0_re),
    .D(interface_dat_w[7]),
    .S(sys_rst),
    .Q(uart_phy_storage_full[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word1_re),
    .D(interface_dat_w[1]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_9_1339)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word1_re),
    .D(interface_dat_w[0]),
    .S(sys_rst),
    .Q(uart_phy_storage_full_8_1340)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word0_re),
    .D(interface_dat_w[2]),
    .S(sys_rst),
    .Q(uart_phy_storage_full[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word0_re),
    .D(interface_dat_w[1]),
    .S(sys_rst),
    .Q(uart_phy_storage_full[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  uart_phy_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word0_re),
    .D(interface_dat_w[0]),
    .S(sys_rst),
    .Q(uart_phy_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_8_1450)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_9_1449)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_10_1448)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_11_1447)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_12_1446)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_13_1445)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_14_1444)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_15_1443)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_24_1434)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_25_1433)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_26_1432)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_27_1431)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_28_1430)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_29_1429)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_30_1428)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_31_1427)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_16_1442)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_17_1441)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_18_1440)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_19_1439)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_20_1438)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_21_1437)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_22_1436)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full_23_1435)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_8_1490)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_9_1489)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_10_1488)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_11_1487)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_12_1486)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_13_1485)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_14_1484)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_15_1483)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_24_1474)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_25_1473)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_26_1472)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_27_1471)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_28_1470)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_29_1469)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_30_1468)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_31_1467)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_16_1482)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_17_1481)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_18_1480)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_19_1479)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_20_1478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_21_1477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_22_1476)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full_23_1475)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_24_1506)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_25_1505)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_26_1504)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_27_1503)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_28_1502)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_29_1501)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_30_1500)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_31_1499)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_16_1514)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_17_1513)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_18_1512)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_19_1511)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_20_1510)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_21_1509)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_22_1508)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_23_1507)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_8_1522)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_9_1521)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_10_1520)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_11_1519)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_12_1518)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_13_1517)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_14_1516)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_load1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_load_storage_full_15_1515)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload1_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_8_1554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload1_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_9_1553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload1_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_10_1552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload1_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_11_1551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload1_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_12_1550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload1_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_13_1549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload1_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_14_1548)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload1_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_15_1547)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_24_1538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_25_1537)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_26_1536)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_27_1535)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_28_1534)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_29_1533)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_30_1532)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_31_1531)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload2_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_16_1546)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload2_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_17_1545)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload2_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_18_1544)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload2_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_19_1543)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload2_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_20_1542)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload2_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_21_1541)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload2_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_22_1540)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload2_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full_23_1539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload0_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload0_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload0_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload0_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload0_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload0_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload0_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank2_reload0_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(timer0_reload_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word3_re),
    .D(interface_dat_w[0]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_24_1570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word3_re),
    .D(interface_dat_w[1]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_25_1569)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word3_re),
    .D(interface_dat_w[2]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_26_1568)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word3_re),
    .D(interface_dat_w[3]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_27_1567)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word3_re),
    .D(interface_dat_w[4]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_28_1566)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word3_re),
    .D(interface_dat_w[5]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_29_1565)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word3_re),
    .D(interface_dat_w[6]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_30_1564)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_tuning_word3_re),
    .D(interface_dat_w[7]),
    .R(sys_rst),
    .Q(uart_phy_storage_full_31_1563)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(_n3675[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(_n3675[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(_n3675[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(_n3675[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(_n3675[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(_n3675[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(_n3675[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(_n3675[7]),
    .Q(memdat_1[7])
  );
  FD   ddram_cke_494 (
    .C(sdram_half_clk),
    .D(ddrphy_record0_cke),
    .Q(ddram_cke_OBUF_199)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_0 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_1 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_2 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_3 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_4 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_5 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_6 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_7 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_8 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_9 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_10 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_11 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_12 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_13 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_14 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_15 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_16 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[16]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_17 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[17]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_18 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[18]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_19 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[19]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_20 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[20]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_21 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[21]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_22 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[22]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_23 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[23]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_24 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[24]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_25 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[25]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_26 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[26]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_27 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[27]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_28 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[28]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_29 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[29]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_30 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[30]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_31 (
    .C(sys_clk),
    .D(sdram_master_p1_wrdata[31]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_mask_0 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata_mask[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid5 (
    .C(sys_clk),
    .D(new_master_rdata_valid4),
    .R(sys_rst),
    .Q(new_master_rdata_valid5_704)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_0 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<0> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<1> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<2> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<3> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<4> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<5> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<6> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<7> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<8> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<9> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<10> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<11> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<12> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<13> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<14> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<15> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<16> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<17> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<18> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<19> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<20> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<21> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<22> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<23> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<24> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<25> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<26> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<27> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<28> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<29> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<30> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<31> ),
    .R(sys_rst),
    .Q(uart_phy_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0008_MUX_376_o),
    .R(sys_rst),
    .Q(uart_phy_uart_clk_txen_539)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0010_MUX_387_o),
    .R(sys_rst),
    .Q(uart_phy_uart_clk_rxen_573)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_0 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<0> ),
    .R(sys_rst),
    .Q(timer0_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_1 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<1> ),
    .R(sys_rst),
    .Q(timer0_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_2 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<2> ),
    .R(sys_rst),
    .Q(timer0_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_3 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<3> ),
    .R(sys_rst),
    .Q(timer0_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_4 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<4> ),
    .R(sys_rst),
    .Q(timer0_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_5 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<5> ),
    .R(sys_rst),
    .Q(timer0_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_6 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<6> ),
    .R(sys_rst),
    .Q(timer0_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_7 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<7> ),
    .R(sys_rst),
    .Q(timer0_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_8 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<8> ),
    .R(sys_rst),
    .Q(timer0_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_9 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<9> ),
    .R(sys_rst),
    .Q(timer0_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_10 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<10> ),
    .R(sys_rst),
    .Q(timer0_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_11 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<11> ),
    .R(sys_rst),
    .Q(timer0_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_12 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<12> ),
    .R(sys_rst),
    .Q(timer0_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_13 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<13> ),
    .R(sys_rst),
    .Q(timer0_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_14 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<14> ),
    .R(sys_rst),
    .Q(timer0_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_15 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<15> ),
    .R(sys_rst),
    .Q(timer0_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_16 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<16> ),
    .R(sys_rst),
    .Q(timer0_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_17 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<17> ),
    .R(sys_rst),
    .Q(timer0_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_18 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<18> ),
    .R(sys_rst),
    .Q(timer0_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_19 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<19> ),
    .R(sys_rst),
    .Q(timer0_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_20 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<20> ),
    .R(sys_rst),
    .Q(timer0_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_21 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<21> ),
    .R(sys_rst),
    .Q(timer0_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_22 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<22> ),
    .R(sys_rst),
    .Q(timer0_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_23 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<23> ),
    .R(sys_rst),
    .Q(timer0_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_24 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<24> ),
    .R(sys_rst),
    .Q(timer0_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_25 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<25> ),
    .R(sys_rst),
    .Q(timer0_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_26 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<26> ),
    .R(sys_rst),
    .Q(timer0_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_27 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<27> ),
    .R(sys_rst),
    .Q(timer0_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_28 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<28> ),
    .R(sys_rst),
    .Q(timer0_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_29 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<29> ),
    .R(sys_rst),
    .Q(timer0_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_30 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<30> ),
    .R(sys_rst),
    .Q(timer0_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_value_31 (
    .C(sys_clk),
    .D(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<31> ),
    .R(sys_rst),
    .Q(timer0_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_0 (
    .C(sys_clk),
    .CE(_n4850_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<0> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_1 (
    .C(sys_clk),
    .CE(_n4850_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<1> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_2 (
    .C(sys_clk),
    .CE(_n4850_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<2> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_3 (
    .C(sys_clk),
    .CE(_n4850_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<3> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_4 (
    .C(sys_clk),
    .CE(_n4850_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<4> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_5 (
    .C(sys_clk),
    .CE(_n4850_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<5> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_6 (
    .C(sys_clk),
    .CE(_n4850_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<6> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_reg_7 (
    .C(sys_clk),
    .CE(_n4850_inv),
    .D(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<7> ),
    .R(sys_rst),
    .Q(uart_phy_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_0 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[0]),
    .R(sys_rst),
    .Q(timer0_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_1 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[1]),
    .R(sys_rst),
    .Q(timer0_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_2 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[2]),
    .R(sys_rst),
    .Q(timer0_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_3 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[3]),
    .R(sys_rst),
    .Q(timer0_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_4 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[4]),
    .R(sys_rst),
    .Q(timer0_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_5 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[5]),
    .R(sys_rst),
    .Q(timer0_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_6 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[6]),
    .R(sys_rst),
    .Q(timer0_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_7 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[7]),
    .R(sys_rst),
    .Q(timer0_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_8 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[8]),
    .R(sys_rst),
    .Q(timer0_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_9 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[9]),
    .R(sys_rst),
    .Q(timer0_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_10 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[10]),
    .R(sys_rst),
    .Q(timer0_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_11 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[11]),
    .R(sys_rst),
    .Q(timer0_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_12 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[12]),
    .R(sys_rst),
    .Q(timer0_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_13 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[13]),
    .R(sys_rst),
    .Q(timer0_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_14 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[14]),
    .R(sys_rst),
    .Q(timer0_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_15 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[15]),
    .R(sys_rst),
    .Q(timer0_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_16 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[16]),
    .R(sys_rst),
    .Q(timer0_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_17 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[17]),
    .R(sys_rst),
    .Q(timer0_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_18 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[18]),
    .R(sys_rst),
    .Q(timer0_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_19 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[19]),
    .R(sys_rst),
    .Q(timer0_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_20 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[20]),
    .R(sys_rst),
    .Q(timer0_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_21 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[21]),
    .R(sys_rst),
    .Q(timer0_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_22 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[22]),
    .R(sys_rst),
    .Q(timer0_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_23 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[23]),
    .R(sys_rst),
    .Q(timer0_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_24 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[24]),
    .R(sys_rst),
    .Q(timer0_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_25 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[25]),
    .R(sys_rst),
    .Q(timer0_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_26 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[26]),
    .R(sys_rst),
    .Q(timer0_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_27 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[27]),
    .R(sys_rst),
    .Q(timer0_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_28 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[28]),
    .R(sys_rst),
    .Q(timer0_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_29 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[29]),
    .R(sys_rst),
    .Q(timer0_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_30 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[30]),
    .R(sys_rst),
    .Q(timer0_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  timer0_value_status_31 (
    .C(sys_clk),
    .CE(timer0_update_value_re),
    .D(timer0_value[31]),
    .R(sys_rst),
    .Q(timer0_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_we_969)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_source_payload_we_1009)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_we_1049)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_we_1089)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(_n4815),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(_n4817),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(_n4819),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(_n4821),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_386_o),
    .R(sys_rst),
    .Q(uart_phy_source_valid_540)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(sdram_inti_p0_rddata_valid),
    .D(sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(sdram_phaseinjector1_status[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(Mmux_rhs_array_muxed616_7612),
    .R(sys_rst),
    .Q(sdram_bandwidth_cmd_ready_699)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_0 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_1 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_2 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_3 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_4 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_5 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_6 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_7 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_8 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_9 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_10 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_11 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_12 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_13 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_14 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_15 (
    .C(sys_clk),
    .D(sdram_master_p0_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed6[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed6[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed13[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed13[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(sdram_bandwidth_cmd_valid_698)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(sdram_bandwidth_cmd_is_read_700)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(sdram_bandwidth_cmd_is_write_701)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed7[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed7[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed7[2]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed7[3]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed7[4]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed7[5]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed7[6]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed7[7]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed7[8]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed7[9]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed7[10]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed7[11]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed7[12]),
    .R(sys_rst),
    .Q(sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed14[0]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed14[1]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed14[2]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed14[3]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed14[4]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed14[5]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed14[6]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed14[7]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed14[8]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed14[9]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed14[10]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed14[11]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed14[12]),
    .R(sys_rst),
    .Q(sdram_dfi_p1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_bank[0]),
    .Q(ddrphy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_bank[1]),
    .Q(ddrphy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_bank[0]),
    .Q(ddrphy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_bank[1]),
    .Q(ddrphy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_0 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[0]),
    .Q(ddrphy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_1 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[1]),
    .Q(ddrphy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_2 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[2]),
    .Q(ddrphy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_3 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[3]),
    .Q(ddrphy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_4 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[4]),
    .Q(ddrphy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_5 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[5]),
    .Q(ddrphy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_6 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[6]),
    .Q(ddrphy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_7 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[7]),
    .Q(ddrphy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_8 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[8]),
    .Q(ddrphy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_9 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[9]),
    .Q(ddrphy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_10 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[10]),
    .Q(ddrphy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_11 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[11]),
    .Q(ddrphy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_12 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_address[12]),
    .Q(ddrphy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_0 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[0]),
    .Q(ddrphy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_1 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[1]),
    .Q(ddrphy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_2 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[2]),
    .Q(ddrphy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_3 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[3]),
    .Q(ddrphy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_4 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[4]),
    .Q(ddrphy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_5 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[5]),
    .Q(ddrphy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_6 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[6]),
    .Q(ddrphy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_7 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[7]),
    .Q(ddrphy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_8 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[8]),
    .Q(ddrphy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_9 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[9]),
    .Q(ddrphy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_10 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[10]),
    .Q(ddrphy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_11 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[11]),
    .Q(ddrphy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_12 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_address[12]),
    .Q(ddrphy_record1_address[12])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_198)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_197)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_196)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_195)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_194)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_193)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_192)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_191)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_190)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_189)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_188)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_187)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_186)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_185)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_184)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[7])
  );
  MUXCY   \Mcount_sdram_timer_count_cy<0>  (
    .CI(\refresher_state_FSM_FFd2-In1_4343 ),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count_lut[0]),
    .O(Mcount_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_sdram_timer_count_xor<0>  (
    .CI(\refresher_state_FSM_FFd2-In1_4343 ),
    .LI(Mcount_sdram_timer_count_lut[0]),
    .O(Mcount_sdram_timer_count)
  );
  MUXCY   \Mcount_sdram_timer_count_cy<1>  (
    .CI(Mcount_sdram_timer_count_cy[0]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count_lut[1]),
    .O(Mcount_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_sdram_timer_count_xor<1>  (
    .CI(Mcount_sdram_timer_count_cy[0]),
    .LI(Mcount_sdram_timer_count_lut[1]),
    .O(Mcount_sdram_timer_count1)
  );
  MUXCY   \Mcount_sdram_timer_count_cy<2>  (
    .CI(Mcount_sdram_timer_count_cy[1]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count_lut[2]),
    .O(Mcount_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_sdram_timer_count_xor<2>  (
    .CI(Mcount_sdram_timer_count_cy[1]),
    .LI(Mcount_sdram_timer_count_lut[2]),
    .O(Mcount_sdram_timer_count2)
  );
  MUXCY   \Mcount_sdram_timer_count_cy<3>  (
    .CI(Mcount_sdram_timer_count_cy[2]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count_lut[3]),
    .O(Mcount_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_sdram_timer_count_xor<3>  (
    .CI(Mcount_sdram_timer_count_cy[2]),
    .LI(Mcount_sdram_timer_count_lut[3]),
    .O(Mcount_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<4>  (
    .I0(\refresher_state_FSM_FFd2-In1_4343 ),
    .I1(sdram_timer_count[4]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_sdram_timer_count_cy<4>  (
    .CI(Mcount_sdram_timer_count_cy[3]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count_lut[4]),
    .O(Mcount_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_sdram_timer_count_xor<4>  (
    .CI(Mcount_sdram_timer_count_cy[3]),
    .LI(Mcount_sdram_timer_count_lut[4]),
    .O(Mcount_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<5>  (
    .I0(\refresher_state_FSM_FFd2-In1_4343 ),
    .I1(sdram_timer_count[5]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_sdram_timer_count_cy<5>  (
    .CI(Mcount_sdram_timer_count_cy[4]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count_lut[5]),
    .O(Mcount_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_sdram_timer_count_xor<5>  (
    .CI(Mcount_sdram_timer_count_cy[4]),
    .LI(Mcount_sdram_timer_count_lut[5]),
    .O(Mcount_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<6>  (
    .I0(\refresher_state_FSM_FFd2-In1_4343 ),
    .I1(sdram_timer_count[6]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_sdram_timer_count_cy<6>  (
    .CI(Mcount_sdram_timer_count_cy[5]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_sdram_timer_count_lut[6]),
    .O(Mcount_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_sdram_timer_count_xor<6>  (
    .CI(Mcount_sdram_timer_count_cy[5]),
    .LI(Mcount_sdram_timer_count_lut[6]),
    .O(Mcount_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_sdram_timer_count_lut<7>  (
    .I0(\refresher_state_FSM_FFd2-In1_4343 ),
    .I1(sdram_timer_count[7]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_sdram_timer_count_lut[7])
  );
  XORCY   \Mcount_sdram_timer_count_xor<7>  (
    .CI(Mcount_sdram_timer_count_cy[6]),
    .LI(Mcount_sdram_timer_count_lut[7]),
    .O(Mcount_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<0>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<1>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<2>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<3>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<4>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<5>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<6>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<7>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<8>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<9>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<10>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<11>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<12>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<13>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<14>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<15>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<16>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<17>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<18>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<19>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<20>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<21>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<22>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nwrites_lut<23>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nwrites[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_sdram_bandwidth_nwrites23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<0>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<0>  (
    .CI(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<0>  (
    .CI(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<1>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<2>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<3>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<4>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<5>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<6>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<7>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<8>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<9>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<10>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<11>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<12>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<13>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<14>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<15>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<16>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<17>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<18>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<19>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<20>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<21>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<22>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_sdram_bandwidth_nreads_lut<23>  (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_nreads[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[0])
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv_2784),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv_2784),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[1])
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[2])
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[6]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[9]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[9])
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[10])
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[11])
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[12])
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[13])
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[14]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[14])
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(Mcount_basesoc_count_lut[15])
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[16]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[16])
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[17]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[17])
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[18]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[18])
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_wait_inv_2784),
    .I1(basesoc_count[19]),
    .I2(sdram_tccdcon_ready),
    .O(Mcount_basesoc_count_lut[19])
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl (
    .I0(N2),
    .I1(sram_we[0]),
    .O(write_ctrl_2863)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl1 (
    .I0(N2),
    .I1(sram_we[1]),
    .O(write_ctrl1_2864)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl2 (
    .I0(N2),
    .I1(sram_we[2]),
    .O(write_ctrl2_2865)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl3 (
    .I0(N2),
    .I1(sram_we[3]),
    .O(write_ctrl3_2866)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl4 (
    .I0(N3),
    .I1(sram_we[0]),
    .O(write_ctrl4_2867)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl5 (
    .I0(N3),
    .I1(sram_we[1]),
    .O(write_ctrl5_2868)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl6 (
    .I0(N3),
    .I1(sram_we[2]),
    .O(write_ctrl6_2869)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl7 (
    .I0(N3),
    .I1(sram_we[3]),
    .O(write_ctrl7_2870)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl8 (
    .I0(N4),
    .I1(sram_we[0]),
    .O(write_ctrl8_2871)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl9 (
    .I0(N4),
    .I1(sram_we[1]),
    .O(write_ctrl9_2872)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl10 (
    .I0(N4),
    .I1(sram_we[2]),
    .O(write_ctrl10_2873)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl11 (
    .I0(N4),
    .I1(sram_we[3]),
    .O(write_ctrl11_2874)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl12 (
    .I0(N5),
    .I1(sram_we[0]),
    .O(write_ctrl12_2875)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl13 (
    .I0(N5),
    .I1(sram_we[1]),
    .O(write_ctrl13_2876)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl14 (
    .I0(N5),
    .I1(sram_we[2]),
    .O(write_ctrl14_2877)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl15 (
    .I0(N5),
    .I1(sram_we[3]),
    .O(write_ctrl15_2878)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl16 (
    .I0(N6),
    .I1(sram_we[0]),
    .O(write_ctrl16_2879)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl17 (
    .I0(N6),
    .I1(sram_we[1]),
    .O(write_ctrl17_2880)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl18 (
    .I0(N6),
    .I1(sram_we[2]),
    .O(write_ctrl18_2881)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl19 (
    .I0(N6),
    .I1(sram_we[3]),
    .O(write_ctrl19_2882)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl20 (
    .I0(N7),
    .I1(sram_we[0]),
    .O(write_ctrl20_2883)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl21 (
    .I0(N7),
    .I1(sram_we[1]),
    .O(write_ctrl21_2884)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl22 (
    .I0(N7),
    .I1(sram_we[2]),
    .O(write_ctrl22_2885)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl23 (
    .I0(N7),
    .I1(sram_we[3]),
    .O(write_ctrl23_2886)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl24 (
    .I0(N8),
    .I1(sram_we[0]),
    .O(write_ctrl24_2887)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl25 (
    .I0(N8),
    .I1(sram_we[1]),
    .O(write_ctrl25_2888)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl26 (
    .I0(N8),
    .I1(sram_we[2]),
    .O(write_ctrl26_2889)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl27 (
    .I0(N8),
    .I1(sram_we[3]),
    .O(write_ctrl27_2890)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl28 (
    .I0(N9),
    .I1(sram_we[0]),
    .O(write_ctrl28_2891)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl29 (
    .I0(N9),
    .I1(sram_we[1]),
    .O(write_ctrl29_2892)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl30 (
    .I0(N9),
    .I1(sram_we[2]),
    .O(write_ctrl30_2893)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl31 (
    .I0(N9),
    .I1(sram_we[3]),
    .O(write_ctrl31_2894)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl32 (
    .I0(N10),
    .I1(sram_we[0]),
    .O(write_ctrl32_2895)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl33 (
    .I0(N10),
    .I1(sram_we[1]),
    .O(write_ctrl33_2896)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl34 (
    .I0(N10),
    .I1(sram_we[2]),
    .O(write_ctrl34_2897)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl35 (
    .I0(N10),
    .I1(sram_we[3]),
    .O(write_ctrl35_2898)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl36 (
    .I0(N11),
    .I1(sram_we[0]),
    .O(write_ctrl36_2899)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl37 (
    .I0(N11),
    .I1(sram_we[1]),
    .O(write_ctrl37_2900)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl38 (
    .I0(N11),
    .I1(sram_we[2]),
    .O(write_ctrl38_2901)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl39 (
    .I0(N11),
    .I1(sram_we[3]),
    .O(write_ctrl39_2902)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl40 (
    .I0(N12),
    .I1(sram_we[0]),
    .O(write_ctrl40_2903)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl41 (
    .I0(N12),
    .I1(sram_we[1]),
    .O(write_ctrl41_2904)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl42 (
    .I0(N12),
    .I1(sram_we[2]),
    .O(write_ctrl42_2905)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl43 (
    .I0(N12),
    .I1(sram_we[3]),
    .O(write_ctrl43_2906)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl44 (
    .I0(N13),
    .I1(sram_we[0]),
    .O(write_ctrl44_2907)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl45 (
    .I0(N13),
    .I1(sram_we[1]),
    .O(write_ctrl45_2908)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl46 (
    .I0(N13),
    .I1(sram_we[2]),
    .O(write_ctrl46_2909)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl47 (
    .I0(N13),
    .I1(sram_we[3]),
    .O(write_ctrl47_2910)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl48 (
    .I0(N14),
    .I1(sram_we[0]),
    .O(write_ctrl48_2911)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl49 (
    .I0(N14),
    .I1(sram_we[1]),
    .O(write_ctrl49_2912)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl50 (
    .I0(N14),
    .I1(sram_we[2]),
    .O(write_ctrl50_2913)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl51 (
    .I0(N14),
    .I1(sram_we[3]),
    .O(write_ctrl51_2914)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl52 (
    .I0(N15),
    .I1(sram_we[0]),
    .O(write_ctrl52_2915)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl53 (
    .I0(N15),
    .I1(sram_we[1]),
    .O(write_ctrl53_2916)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl54 (
    .I0(N15),
    .I1(sram_we[2]),
    .O(write_ctrl54_2917)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl55 (
    .I0(N15),
    .I1(sram_we[3]),
    .O(write_ctrl55_2918)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl56 (
    .I0(N16),
    .I1(sram_we[0]),
    .O(write_ctrl56_2919)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl57 (
    .I0(N16),
    .I1(sram_we[1]),
    .O(write_ctrl57_2920)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl58 (
    .I0(N16),
    .I1(sram_we[2]),
    .O(write_ctrl58_2921)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl59 (
    .I0(N16),
    .I1(sram_we[3]),
    .O(write_ctrl59_2922)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl60 (
    .I0(N17),
    .I1(sram_we[0]),
    .O(write_ctrl60_2923)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl61 (
    .I0(N17),
    .I1(sram_we[1]),
    .O(write_ctrl61_2924)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl62 (
    .I0(N17),
    .I1(sram_we[2]),
    .O(write_ctrl62_2925)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  write_ctrl63 (
    .I0(N17),
    .I1(sram_we[3]),
    .O(write_ctrl63_2926)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[0]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n3675[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[1]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n3675[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[2]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n3675[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[3]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n3675[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[4]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n3675[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[5]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n3675[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[6]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n3675[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(uart_tx_fifo_produce[0]),
    .A1(uart_tx_fifo_produce[1]),
    .A2(uart_tx_fifo_produce[2]),
    .A3(uart_tx_fifo_produce[3]),
    .D(interface_dat_w[7]),
    .DPRA0(uart_tx_fifo_consume[0]),
    .DPRA1(uart_tx_fifo_consume[1]),
    .DPRA2(uart_tx_fifo_consume[2]),
    .DPRA3(uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n3675[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[2]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n3676[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[0]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n3676[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[1]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n3676[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[3]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n3676[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[4]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n3676[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[5]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n3676[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[6]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n3676[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(uart_rx_fifo_produce[0]),
    .A1(uart_rx_fifo_produce[1]),
    .A2(uart_rx_fifo_produce[2]),
    .A3(uart_rx_fifo_produce[3]),
    .D(uart_phy_source_payload_data[7]),
    .DPRA0(uart_rx_fifo_consume[0]),
    .DPRA1(uart_rx_fifo_consume[1]),
    .DPRA2(uart_rx_fifo_consume[2]),
    .DPRA3(uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n3676[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\litedramwishbone2native_state_FSM_FFd1-In1_4393 ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[7] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\litedramwishbone2native_state_FSM_FFd1-In1_4393 ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[7] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\litedramwishbone2native_state_FSM_FFd1-In1_4393 ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[7] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\litedramwishbone2native_state_FSM_FFd1-In1_4393 ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[0] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[1] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[2] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[3] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[4] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[5] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[6] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[7] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[10] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[11] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[12] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[13] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[14] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[15] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[16] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[17] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[18] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[19] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[20] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[21] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(\port_cmd_payload_addr[22] ),
    .DPRA0(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WCLK(sys_clk),
    .WE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(ddrphy_phase_half_153)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n1168_inv_2483),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count),
    .R(sys_rst),
    .Q(sdram_timer_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count3),
    .R(sys_rst),
    .Q(sdram_timer_count[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count1),
    .R(sys_rst),
    .Q(sdram_timer_count[1])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count2),
    .S(sys_rst),
    .Q(sdram_timer_count[2])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count6),
    .S(sys_rst),
    .Q(sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count4),
    .S(sys_rst),
    .Q(sdram_timer_count[4])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count5),
    .S(sys_rst),
    .Q(sdram_timer_count[5])
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_sdram_timer_count7),
    .S(sys_rst),
    .Q(sdram_timer_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  counter_0 (
    .C(sys_clk),
    .CE(_n4841_inv),
    .D(Mcount_counter),
    .R(sys_rst),
    .Q(counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  counter_1 (
    .C(sys_clk),
    .CE(_n4841_inv),
    .D(Mcount_counter1),
    .R(sys_rst),
    .Q(counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<0>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<1>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<2>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<3>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[11]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[12]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[13]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[14]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[15]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[16]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[17]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[18]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[19]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[20]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[21]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[22]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[23]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[24]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[25]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n4835_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n4853_inv),
    .D(Mcount_uart_phy_tx_bitcount),
    .R(sys_rst),
    .Q(uart_phy_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n4853_inv),
    .D(Mcount_uart_phy_tx_bitcount1),
    .R(sys_rst),
    .Q(uart_phy_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n4853_inv),
    .D(Mcount_uart_phy_tx_bitcount2),
    .R(sys_rst),
    .Q(uart_phy_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n4853_inv),
    .D(Mcount_uart_phy_tx_bitcount3),
    .R(sys_rst),
    .Q(uart_phy_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n4858_inv),
    .D(Mcount_uart_phy_rx_bitcount),
    .R(sys_rst),
    .Q(uart_phy_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n4858_inv),
    .D(Mcount_uart_phy_rx_bitcount1),
    .R(sys_rst),
    .Q(uart_phy_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n4858_inv),
    .D(Mcount_uart_phy_rx_bitcount2),
    .R(sys_rst),
    .Q(uart_phy_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_phy_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n4858_inv),
    .D(Mcount_uart_phy_rx_bitcount3),
    .R(sys_rst),
    .Q(uart_phy_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_do_read),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_do_read_2416),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(uart_tx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ddrphy_bitslip_cnt_0 (
    .C(sys_clk),
    .CE(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_961_o_inv ),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(ddrphy_bitslip_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ddrphy_bitslip_cnt_1 (
    .C(sys_clk),
    .CE(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_961_o_inv ),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(ddrphy_bitslip_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n4886_inv),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n4886_inv),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n4886_inv),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n4886_inv),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n4886_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(uart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(uart_rx_fifo_wrport_we),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n4893_inv),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n4893_inv),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n4893_inv),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n4893_inv),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n4893_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(uart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n4914_inv),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n4914_inv),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n4914_inv),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n4914_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n4928_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n4928_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n4928_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n4928_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n4942_inv),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n4942_inv),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n4942_inv),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n4942_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_consume_0_dpot_8412),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_consume_1_dpot_8413),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine2_cmd_buffer_pipe_ce_2271),
    .D(sdram_bankmachine2_cmd_buffer_lookahead_consume_2_dpot_8414),
    .R(sys_rst),
    .Q(sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_8408),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_8409),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_8410),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n4973_inv),
    .D(Mcount_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n4956_inv),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n4956_inv),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n4956_inv),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n4956_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n4967_inv),
    .D(Mcount_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd1_773)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(sdram_choose_cmd_grant_FSM_FFd2_774)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In_3445 ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_777)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_3446)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_3447)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_1836)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In_3448 ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3452)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_1837)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_1835)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_3598 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_3600)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_3601)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_3606)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In1 ),
    .R(sdram_cmd_valid_0),
    .Q(bankmachine2_state_FSM_FFd1_771)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_3603 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_3605)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_3611)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In1 ),
    .R(sdram_cmd_valid_0),
    .Q(bankmachine0_state_FSM_FFd1_769)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In_3608 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_3610)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_3616)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In1 ),
    .R(sdram_cmd_valid_0),
    .Q(bankmachine1_state_FSM_FFd1_770)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In_3613 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_3615)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_3622)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In1 ),
    .R(sdram_cmd_valid_0),
    .Q(bankmachine3_state_FSM_FFd1_772)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_3621)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_768)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_3620 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_3623)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_767)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd1_775)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(sdram_choose_req_grant_FSM_FFd2_776)
  );
  FD   inst_LPM_FF_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .Q(inst_LPM_FF_3_3439)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .Q(inst_LPM_FF_2_3440)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .Q(inst_LPM_FF_1_3441)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[12]),
    .Q(inst_LPM_FF_0_3442)
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_rt_8096 ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_3641 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_rt_8096 ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<0> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<1>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_3641 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<1> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<1>_3643 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<1>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_3641 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<1> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<1> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<2>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<1>_3643 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<2> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<2>_3645 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<2>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<1>_3643 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<2> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<2> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<3>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<2>_3645 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<3> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<3>_3647 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<3>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<2>_3645 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<3> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<3> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<4>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<3>_3647 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<4> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<4>_3649 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<4>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<3>_3647 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<4> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<4> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<5>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<4>_3649 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<5> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<5>_3651 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<5>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<4>_3649 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<5> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<5> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<6>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<5>_3651 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<6> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<6>_3653 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<6>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<5>_3651 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<6> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<6> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<7>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<6>_3653 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<7> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<7>_3655 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<7>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<6>_3653 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<7> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<7> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<8>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<7>_3655 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<8> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<8>_3657 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<8>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<7>_3655 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<8> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<8> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<9>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<8>_3657 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<9> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<9>_3659 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<9>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<8>_3657 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<9> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<9> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<10>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<9>_3659 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<10> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<10>_3661 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<10>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<9>_3659 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<10> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<10> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<11>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<10>_3661 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<11> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<11>_3663 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<11>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<10>_3661 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<11> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<11> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<12>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<11>_3663 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<12> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<12>_3665 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<12>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<11>_3663 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<12> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<12> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<13>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<12>_3665 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<13> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<13>_3667 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<13>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<12>_3665 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<13> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<13> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<14>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<13>_3667 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<14> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<14>_3669 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<14>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<13>_3667 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<14> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<14> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<15>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<14>_3669 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<15> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<15>_3671 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<15>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<14>_3669 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<15> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<15> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<16>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<15>_3671 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<16> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<16>_3673 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<16>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<15>_3671 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<16> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<16> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<17>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<16>_3673 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<17> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<17>_3675 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<17>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<16>_3673 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<17> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<17> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<18>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<17>_3675 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<18> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<18>_3677 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<18>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<17>_3675 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<18> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<18> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<19>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<18>_3677 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<19> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<19>_3679 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<19>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<18>_3677 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<19> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<19> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<20>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<19>_3679 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<20> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<20>_3681 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<20>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<19>_3679 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<20> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<20> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<21>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<20>_3681 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<21> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<21>_3683 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<21>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<20>_3681 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<21> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<21> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<22>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<21>_3683 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<22> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<22>_3685 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<22>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<21>_3683 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<22> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<22> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<23>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<22>_3685 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<23> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<23>_3687 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<23>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<22>_3685 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<23> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<23> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<24>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<23>_3687 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<24> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<24>_3689 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<24>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<23>_3687 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<24> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<24> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<25>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<24>_3689 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<25> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<25>_3691 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<25>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<24>_3689 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<25> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<25> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<26>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<25>_3691 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<26> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<26>_3693 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<26>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<25>_3691 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<26> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<26> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<27>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<26>_3693 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<27> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<27>_3695 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<27>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<26>_3693 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<27> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<27> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<28>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<27>_3695 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<28> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<28>_3697 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<28>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<27>_3695 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<28> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<28> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<29>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<28>_3697 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<29> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<29>_3699 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<29>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<28>_3697 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<29> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<29> )
  );
  MUXCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<30>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<29>_3699 ),
    .DI(sdram_tccdcon_ready),
    .S(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<30> ),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<30>_3701 )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<30>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<29>_3699 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<30> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<30> )
  );
  XORCY   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_xor<31>  (
    .CI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<30>_3701 ),
    .LI(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<31> ),
    .O(\timer0_value[31]_GND_1_o_sub_957_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(sdram_bankmachine0_row[2]),
    .I1(sdram_bankmachine0_row[1]),
    .I2(sdram_bankmachine0_row[0]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(sdram_bankmachine0_row[5]),
    .I1(sdram_bankmachine0_row[4]),
    .I2(sdram_bankmachine0_row[3]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(sdram_bankmachine0_row[8]),
    .I1(sdram_bankmachine0_row[7]),
    .I2(sdram_bankmachine0_row[6]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(sdram_bankmachine0_row[11]),
    .I1(sdram_bankmachine0_row[10]),
    .I2(sdram_bankmachine0_row[9]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(sdram_bankmachine0_row[12]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine0_row_hit_lut[4]),
    .O(sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(sdram_bankmachine1_row[2]),
    .I1(sdram_bankmachine1_row[1]),
    .I2(sdram_bankmachine1_row[0]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(sdram_bankmachine1_row[5]),
    .I1(sdram_bankmachine1_row[4]),
    .I2(sdram_bankmachine1_row[3]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(sdram_bankmachine1_row[8]),
    .I1(sdram_bankmachine1_row[7]),
    .I2(sdram_bankmachine1_row[6]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(sdram_bankmachine1_row[11]),
    .I1(sdram_bankmachine1_row[10]),
    .I2(sdram_bankmachine1_row[9]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(sdram_bankmachine1_row[12]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine1_row_hit_lut[4]),
    .O(sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(sdram_bankmachine2_row[2]),
    .I1(sdram_bankmachine2_row[1]),
    .I2(sdram_bankmachine2_row[0]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(sdram_bankmachine2_row[5]),
    .I1(sdram_bankmachine2_row[4]),
    .I2(sdram_bankmachine2_row[3]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(sdram_bankmachine2_row[8]),
    .I1(sdram_bankmachine2_row[7]),
    .I2(sdram_bankmachine2_row[6]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(sdram_bankmachine2_row[11]),
    .I1(sdram_bankmachine2_row[10]),
    .I2(sdram_bankmachine2_row[9]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(sdram_bankmachine2_row[12]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine2_row_hit_lut[4]),
    .O(sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(sdram_bankmachine3_row[2]),
    .I1(sdram_bankmachine3_row[1]),
    .I2(sdram_bankmachine3_row[0]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(sdram_bankmachine3_row[5]),
    .I1(sdram_bankmachine3_row[4]),
    .I2(sdram_bankmachine3_row[3]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(sdram_bankmachine3_row[8]),
    .I1(sdram_bankmachine3_row[7]),
    .I2(sdram_bankmachine3_row[6]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(sdram_bankmachine3_row[11]),
    .I1(sdram_bankmachine3_row[10]),
    .I2(sdram_bankmachine3_row[9]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(sdram_bankmachine3_row[12]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcompar_sdram_bankmachine3_row_hit_lut[4]),
    .O(sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<0>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<0>_3742 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<0>_3742 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<0>_3743 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<1>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<1>_3744 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<0>_3743 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<1>_3744 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<1>_3745 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<2>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<2>_3746 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<1>_3745 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<2>_3746 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<2>_3747 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<3>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I5(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<3>_3748 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<2>_3747 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<3>_3748 )
,
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<3>_3749 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<4>  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<4>_3750 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_cy<3>_3749 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o_lut<4>_3750 )
,
    .O(\sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<0>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<0>_3751 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<0>_3751 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<0>_3752 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<1>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<1>_3753 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<0>_3752 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<1>_3753 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<1>_3754 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<2>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<2>_3755 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<1>_3754 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<2>_3755 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<2>_3756 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<3>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I5(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<3>_3757 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<2>_3756 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<3>_3757 )
,
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<3>_3758 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<4>  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<4>_3759 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_cy<3>_3758 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o_lut<4>_3759 )
,
    .O(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<0>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<0>_3760 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<0>_3760 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<0>_3761 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<1>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<1>_3762 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<0>_3761 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<1>_3762 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<1>_3763 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<2>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<2>_3764 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<1>_3763 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<2>_3764 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<2>_3765 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<3>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<3>_3766 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<2>_3765 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<3>_3766 )
,
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<3>_3767 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<4>  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I1(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<4>_3768 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_cy<3>_3767 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o_lut<4>_3768 )
,
    .O(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<0>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<0>_3769 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<0>_3769 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<0>_3770 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<1>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<1>_3771 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<1>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<0>_3770 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<1>_3771 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<1>_3772 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<2>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<2>_3773 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<2>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<1>_3772 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<2>_3773 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<2>_3774 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<3>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<3>_3775 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<3>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<2>_3774 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<3>_3775 )
,
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<3>_3776 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<4>  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<4>_3777 )

  );
  MUXCY 
  \Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<4>  (
    .CI
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_cy<3>_3776 )
,
    .DI(sdram_tccdcon_ready),
    .S
(\Mcompar_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o_lut<4>_3777 )
,
    .O(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<0>  (
    .I0(uart_phy_phase_accumulator_tx[0]),
    .I1(uart_phy_storage_full[0]),
    .O(Madd_n3482_lut[0])
  );
  MUXCY   \Madd_n3482_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(uart_phy_phase_accumulator_tx[0]),
    .S(Madd_n3482_lut[0]),
    .O(Madd_n3482_cy[0])
  );
  XORCY   \Madd_n3482_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .LI(Madd_n3482_lut[0]),
    .O(n3482[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<1>  (
    .I0(uart_phy_phase_accumulator_tx[1]),
    .I1(uart_phy_storage_full[1]),
    .O(Madd_n3482_lut[1])
  );
  MUXCY   \Madd_n3482_cy<1>  (
    .CI(Madd_n3482_cy[0]),
    .DI(uart_phy_phase_accumulator_tx[1]),
    .S(Madd_n3482_lut[1]),
    .O(Madd_n3482_cy[1])
  );
  XORCY   \Madd_n3482_xor<1>  (
    .CI(Madd_n3482_cy[0]),
    .LI(Madd_n3482_lut[1]),
    .O(n3482[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<2>  (
    .I0(uart_phy_phase_accumulator_tx[2]),
    .I1(uart_phy_storage_full[2]),
    .O(Madd_n3482_lut[2])
  );
  MUXCY   \Madd_n3482_cy<2>  (
    .CI(Madd_n3482_cy[1]),
    .DI(uart_phy_phase_accumulator_tx[2]),
    .S(Madd_n3482_lut[2]),
    .O(Madd_n3482_cy[2])
  );
  XORCY   \Madd_n3482_xor<2>  (
    .CI(Madd_n3482_cy[1]),
    .LI(Madd_n3482_lut[2]),
    .O(n3482[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<3>  (
    .I0(uart_phy_phase_accumulator_tx[3]),
    .I1(uart_phy_storage_full[3]),
    .O(Madd_n3482_lut[3])
  );
  MUXCY   \Madd_n3482_cy<3>  (
    .CI(Madd_n3482_cy[2]),
    .DI(uart_phy_phase_accumulator_tx[3]),
    .S(Madd_n3482_lut[3]),
    .O(Madd_n3482_cy[3])
  );
  XORCY   \Madd_n3482_xor<3>  (
    .CI(Madd_n3482_cy[2]),
    .LI(Madd_n3482_lut[3]),
    .O(n3482[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<4>  (
    .I0(uart_phy_phase_accumulator_tx[4]),
    .I1(uart_phy_storage_full[4]),
    .O(Madd_n3482_lut[4])
  );
  MUXCY   \Madd_n3482_cy<4>  (
    .CI(Madd_n3482_cy[3]),
    .DI(uart_phy_phase_accumulator_tx[4]),
    .S(Madd_n3482_lut[4]),
    .O(Madd_n3482_cy[4])
  );
  XORCY   \Madd_n3482_xor<4>  (
    .CI(Madd_n3482_cy[3]),
    .LI(Madd_n3482_lut[4]),
    .O(n3482[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<5>  (
    .I0(uart_phy_phase_accumulator_tx[5]),
    .I1(uart_phy_storage_full[5]),
    .O(Madd_n3482_lut[5])
  );
  MUXCY   \Madd_n3482_cy<5>  (
    .CI(Madd_n3482_cy[4]),
    .DI(uart_phy_phase_accumulator_tx[5]),
    .S(Madd_n3482_lut[5]),
    .O(Madd_n3482_cy[5])
  );
  XORCY   \Madd_n3482_xor<5>  (
    .CI(Madd_n3482_cy[4]),
    .LI(Madd_n3482_lut[5]),
    .O(n3482[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<6>  (
    .I0(uart_phy_phase_accumulator_tx[6]),
    .I1(uart_phy_storage_full[6]),
    .O(Madd_n3482_lut[6])
  );
  MUXCY   \Madd_n3482_cy<6>  (
    .CI(Madd_n3482_cy[5]),
    .DI(uart_phy_phase_accumulator_tx[6]),
    .S(Madd_n3482_lut[6]),
    .O(Madd_n3482_cy[6])
  );
  XORCY   \Madd_n3482_xor<6>  (
    .CI(Madd_n3482_cy[5]),
    .LI(Madd_n3482_lut[6]),
    .O(n3482[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<7>  (
    .I0(uart_phy_phase_accumulator_tx[7]),
    .I1(uart_phy_storage_full[7]),
    .O(Madd_n3482_lut[7])
  );
  MUXCY   \Madd_n3482_cy<7>  (
    .CI(Madd_n3482_cy[6]),
    .DI(uart_phy_phase_accumulator_tx[7]),
    .S(Madd_n3482_lut[7]),
    .O(Madd_n3482_cy[7])
  );
  XORCY   \Madd_n3482_xor<7>  (
    .CI(Madd_n3482_cy[6]),
    .LI(Madd_n3482_lut[7]),
    .O(n3482[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<8>  (
    .I0(uart_phy_phase_accumulator_tx[8]),
    .I1(uart_phy_storage_full_8_1340),
    .O(Madd_n3482_lut[8])
  );
  MUXCY   \Madd_n3482_cy<8>  (
    .CI(Madd_n3482_cy[7]),
    .DI(uart_phy_phase_accumulator_tx[8]),
    .S(Madd_n3482_lut[8]),
    .O(Madd_n3482_cy[8])
  );
  XORCY   \Madd_n3482_xor<8>  (
    .CI(Madd_n3482_cy[7]),
    .LI(Madd_n3482_lut[8]),
    .O(n3482[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<9>  (
    .I0(uart_phy_phase_accumulator_tx[9]),
    .I1(uart_phy_storage_full_9_1339),
    .O(Madd_n3482_lut[9])
  );
  MUXCY   \Madd_n3482_cy<9>  (
    .CI(Madd_n3482_cy[8]),
    .DI(uart_phy_phase_accumulator_tx[9]),
    .S(Madd_n3482_lut[9]),
    .O(Madd_n3482_cy[9])
  );
  XORCY   \Madd_n3482_xor<9>  (
    .CI(Madd_n3482_cy[8]),
    .LI(Madd_n3482_lut[9]),
    .O(n3482[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<10>  (
    .I0(uart_phy_phase_accumulator_tx[10]),
    .I1(uart_phy_storage_full_10_1338),
    .O(Madd_n3482_lut[10])
  );
  MUXCY   \Madd_n3482_cy<10>  (
    .CI(Madd_n3482_cy[9]),
    .DI(uart_phy_phase_accumulator_tx[10]),
    .S(Madd_n3482_lut[10]),
    .O(Madd_n3482_cy[10])
  );
  XORCY   \Madd_n3482_xor<10>  (
    .CI(Madd_n3482_cy[9]),
    .LI(Madd_n3482_lut[10]),
    .O(n3482[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<11>  (
    .I0(uart_phy_phase_accumulator_tx[11]),
    .I1(uart_phy_storage_full_11_1313),
    .O(Madd_n3482_lut[11])
  );
  MUXCY   \Madd_n3482_cy<11>  (
    .CI(Madd_n3482_cy[10]),
    .DI(uart_phy_phase_accumulator_tx[11]),
    .S(Madd_n3482_lut[11]),
    .O(Madd_n3482_cy[11])
  );
  XORCY   \Madd_n3482_xor<11>  (
    .CI(Madd_n3482_cy[10]),
    .LI(Madd_n3482_lut[11]),
    .O(n3482[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<12>  (
    .I0(uart_phy_phase_accumulator_tx[12]),
    .I1(uart_phy_storage_full_12_1337),
    .O(Madd_n3482_lut[12])
  );
  MUXCY   \Madd_n3482_cy<12>  (
    .CI(Madd_n3482_cy[11]),
    .DI(uart_phy_phase_accumulator_tx[12]),
    .S(Madd_n3482_lut[12]),
    .O(Madd_n3482_cy[12])
  );
  XORCY   \Madd_n3482_xor<12>  (
    .CI(Madd_n3482_cy[11]),
    .LI(Madd_n3482_lut[12]),
    .O(n3482[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<13>  (
    .I0(uart_phy_phase_accumulator_tx[13]),
    .I1(uart_phy_storage_full_13_1312),
    .O(Madd_n3482_lut[13])
  );
  MUXCY   \Madd_n3482_cy<13>  (
    .CI(Madd_n3482_cy[12]),
    .DI(uart_phy_phase_accumulator_tx[13]),
    .S(Madd_n3482_lut[13]),
    .O(Madd_n3482_cy[13])
  );
  XORCY   \Madd_n3482_xor<13>  (
    .CI(Madd_n3482_cy[12]),
    .LI(Madd_n3482_lut[13]),
    .O(n3482[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<14>  (
    .I0(uart_phy_phase_accumulator_tx[14]),
    .I1(uart_phy_storage_full_14_1311),
    .O(Madd_n3482_lut[14])
  );
  MUXCY   \Madd_n3482_cy<14>  (
    .CI(Madd_n3482_cy[13]),
    .DI(uart_phy_phase_accumulator_tx[14]),
    .S(Madd_n3482_lut[14]),
    .O(Madd_n3482_cy[14])
  );
  XORCY   \Madd_n3482_xor<14>  (
    .CI(Madd_n3482_cy[13]),
    .LI(Madd_n3482_lut[14]),
    .O(n3482[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<15>  (
    .I0(uart_phy_phase_accumulator_tx[15]),
    .I1(uart_phy_storage_full_15_1336),
    .O(Madd_n3482_lut[15])
  );
  MUXCY   \Madd_n3482_cy<15>  (
    .CI(Madd_n3482_cy[14]),
    .DI(uart_phy_phase_accumulator_tx[15]),
    .S(Madd_n3482_lut[15]),
    .O(Madd_n3482_cy[15])
  );
  XORCY   \Madd_n3482_xor<15>  (
    .CI(Madd_n3482_cy[14]),
    .LI(Madd_n3482_lut[15]),
    .O(n3482[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<16>  (
    .I0(uart_phy_phase_accumulator_tx[16]),
    .I1(uart_phy_storage_full_16_1335),
    .O(Madd_n3482_lut[16])
  );
  MUXCY   \Madd_n3482_cy<16>  (
    .CI(Madd_n3482_cy[15]),
    .DI(uart_phy_phase_accumulator_tx[16]),
    .S(Madd_n3482_lut[16]),
    .O(Madd_n3482_cy[16])
  );
  XORCY   \Madd_n3482_xor<16>  (
    .CI(Madd_n3482_cy[15]),
    .LI(Madd_n3482_lut[16]),
    .O(n3482[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<17>  (
    .I0(uart_phy_phase_accumulator_tx[17]),
    .I1(uart_phy_storage_full_17_1310),
    .O(Madd_n3482_lut[17])
  );
  MUXCY   \Madd_n3482_cy<17>  (
    .CI(Madd_n3482_cy[16]),
    .DI(uart_phy_phase_accumulator_tx[17]),
    .S(Madd_n3482_lut[17]),
    .O(Madd_n3482_cy[17])
  );
  XORCY   \Madd_n3482_xor<17>  (
    .CI(Madd_n3482_cy[16]),
    .LI(Madd_n3482_lut[17]),
    .O(n3482[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<18>  (
    .I0(uart_phy_phase_accumulator_tx[18]),
    .I1(uart_phy_storage_full_18_1309),
    .O(Madd_n3482_lut[18])
  );
  MUXCY   \Madd_n3482_cy<18>  (
    .CI(Madd_n3482_cy[17]),
    .DI(uart_phy_phase_accumulator_tx[18]),
    .S(Madd_n3482_lut[18]),
    .O(Madd_n3482_cy[18])
  );
  XORCY   \Madd_n3482_xor<18>  (
    .CI(Madd_n3482_cy[17]),
    .LI(Madd_n3482_lut[18]),
    .O(n3482[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<19>  (
    .I0(uart_phy_phase_accumulator_tx[19]),
    .I1(uart_phy_storage_full_19_1308),
    .O(Madd_n3482_lut[19])
  );
  MUXCY   \Madd_n3482_cy<19>  (
    .CI(Madd_n3482_cy[18]),
    .DI(uart_phy_phase_accumulator_tx[19]),
    .S(Madd_n3482_lut[19]),
    .O(Madd_n3482_cy[19])
  );
  XORCY   \Madd_n3482_xor<19>  (
    .CI(Madd_n3482_cy[18]),
    .LI(Madd_n3482_lut[19]),
    .O(n3482[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<20>  (
    .I0(uart_phy_phase_accumulator_tx[20]),
    .I1(uart_phy_storage_full_20_1334),
    .O(Madd_n3482_lut[20])
  );
  MUXCY   \Madd_n3482_cy<20>  (
    .CI(Madd_n3482_cy[19]),
    .DI(uart_phy_phase_accumulator_tx[20]),
    .S(Madd_n3482_lut[20]),
    .O(Madd_n3482_cy[20])
  );
  XORCY   \Madd_n3482_xor<20>  (
    .CI(Madd_n3482_cy[19]),
    .LI(Madd_n3482_lut[20]),
    .O(n3482[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<21>  (
    .I0(uart_phy_phase_accumulator_tx[21]),
    .I1(uart_phy_storage_full_21_1333),
    .O(Madd_n3482_lut[21])
  );
  MUXCY   \Madd_n3482_cy<21>  (
    .CI(Madd_n3482_cy[20]),
    .DI(uart_phy_phase_accumulator_tx[21]),
    .S(Madd_n3482_lut[21]),
    .O(Madd_n3482_cy[21])
  );
  XORCY   \Madd_n3482_xor<21>  (
    .CI(Madd_n3482_cy[20]),
    .LI(Madd_n3482_lut[21]),
    .O(n3482[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<22>  (
    .I0(uart_phy_phase_accumulator_tx[22]),
    .I1(uart_phy_storage_full_22_1332),
    .O(Madd_n3482_lut[22])
  );
  MUXCY   \Madd_n3482_cy<22>  (
    .CI(Madd_n3482_cy[21]),
    .DI(uart_phy_phase_accumulator_tx[22]),
    .S(Madd_n3482_lut[22]),
    .O(Madd_n3482_cy[22])
  );
  XORCY   \Madd_n3482_xor<22>  (
    .CI(Madd_n3482_cy[21]),
    .LI(Madd_n3482_lut[22]),
    .O(n3482[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<23>  (
    .I0(uart_phy_phase_accumulator_tx[23]),
    .I1(uart_phy_storage_full_23_1331),
    .O(Madd_n3482_lut[23])
  );
  MUXCY   \Madd_n3482_cy<23>  (
    .CI(Madd_n3482_cy[22]),
    .DI(uart_phy_phase_accumulator_tx[23]),
    .S(Madd_n3482_lut[23]),
    .O(Madd_n3482_cy[23])
  );
  XORCY   \Madd_n3482_xor<23>  (
    .CI(Madd_n3482_cy[22]),
    .LI(Madd_n3482_lut[23]),
    .O(n3482[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<24>  (
    .I0(uart_phy_phase_accumulator_tx[24]),
    .I1(uart_phy_storage_full_24_1570),
    .O(Madd_n3482_lut[24])
  );
  MUXCY   \Madd_n3482_cy<24>  (
    .CI(Madd_n3482_cy[23]),
    .DI(uart_phy_phase_accumulator_tx[24]),
    .S(Madd_n3482_lut[24]),
    .O(Madd_n3482_cy[24])
  );
  XORCY   \Madd_n3482_xor<24>  (
    .CI(Madd_n3482_cy[23]),
    .LI(Madd_n3482_lut[24]),
    .O(n3482[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<25>  (
    .I0(uart_phy_phase_accumulator_tx[25]),
    .I1(uart_phy_storage_full_25_1569),
    .O(Madd_n3482_lut[25])
  );
  MUXCY   \Madd_n3482_cy<25>  (
    .CI(Madd_n3482_cy[24]),
    .DI(uart_phy_phase_accumulator_tx[25]),
    .S(Madd_n3482_lut[25]),
    .O(Madd_n3482_cy[25])
  );
  XORCY   \Madd_n3482_xor<25>  (
    .CI(Madd_n3482_cy[24]),
    .LI(Madd_n3482_lut[25]),
    .O(n3482[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<26>  (
    .I0(uart_phy_phase_accumulator_tx[26]),
    .I1(uart_phy_storage_full_26_1568),
    .O(Madd_n3482_lut[26])
  );
  MUXCY   \Madd_n3482_cy<26>  (
    .CI(Madd_n3482_cy[25]),
    .DI(uart_phy_phase_accumulator_tx[26]),
    .S(Madd_n3482_lut[26]),
    .O(Madd_n3482_cy[26])
  );
  XORCY   \Madd_n3482_xor<26>  (
    .CI(Madd_n3482_cy[25]),
    .LI(Madd_n3482_lut[26]),
    .O(n3482[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<27>  (
    .I0(uart_phy_phase_accumulator_tx[27]),
    .I1(uart_phy_storage_full_27_1567),
    .O(Madd_n3482_lut[27])
  );
  MUXCY   \Madd_n3482_cy<27>  (
    .CI(Madd_n3482_cy[26]),
    .DI(uart_phy_phase_accumulator_tx[27]),
    .S(Madd_n3482_lut[27]),
    .O(Madd_n3482_cy[27])
  );
  XORCY   \Madd_n3482_xor<27>  (
    .CI(Madd_n3482_cy[26]),
    .LI(Madd_n3482_lut[27]),
    .O(n3482[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<28>  (
    .I0(uart_phy_phase_accumulator_tx[28]),
    .I1(uart_phy_storage_full_28_1566),
    .O(Madd_n3482_lut[28])
  );
  MUXCY   \Madd_n3482_cy<28>  (
    .CI(Madd_n3482_cy[27]),
    .DI(uart_phy_phase_accumulator_tx[28]),
    .S(Madd_n3482_lut[28]),
    .O(Madd_n3482_cy[28])
  );
  XORCY   \Madd_n3482_xor<28>  (
    .CI(Madd_n3482_cy[27]),
    .LI(Madd_n3482_lut[28]),
    .O(n3482[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<29>  (
    .I0(uart_phy_phase_accumulator_tx[29]),
    .I1(uart_phy_storage_full_29_1565),
    .O(Madd_n3482_lut[29])
  );
  MUXCY   \Madd_n3482_cy<29>  (
    .CI(Madd_n3482_cy[28]),
    .DI(uart_phy_phase_accumulator_tx[29]),
    .S(Madd_n3482_lut[29]),
    .O(Madd_n3482_cy[29])
  );
  XORCY   \Madd_n3482_xor<29>  (
    .CI(Madd_n3482_cy[28]),
    .LI(Madd_n3482_lut[29]),
    .O(n3482[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<30>  (
    .I0(uart_phy_phase_accumulator_tx[30]),
    .I1(uart_phy_storage_full_30_1564),
    .O(Madd_n3482_lut[30])
  );
  MUXCY   \Madd_n3482_cy<30>  (
    .CI(Madd_n3482_cy[29]),
    .DI(uart_phy_phase_accumulator_tx[30]),
    .S(Madd_n3482_lut[30]),
    .O(Madd_n3482_cy[30])
  );
  XORCY   \Madd_n3482_xor<30>  (
    .CI(Madd_n3482_cy[29]),
    .LI(Madd_n3482_lut[30]),
    .O(n3482[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3482_lut<31>  (
    .I0(uart_phy_phase_accumulator_tx[31]),
    .I1(uart_phy_storage_full_31_1563),
    .O(Madd_n3482_lut[31])
  );
  MUXCY   \Madd_n3482_cy<31>  (
    .CI(Madd_n3482_cy[30]),
    .DI(uart_phy_phase_accumulator_tx[31]),
    .S(Madd_n3482_lut[31]),
    .O(Madd_n3482_cy[31])
  );
  XORCY   \Madd_n3482_xor<31>  (
    .CI(Madd_n3482_cy[30]),
    .LI(Madd_n3482_lut[31]),
    .O(n3482[31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<0>  (
    .I0(uart_phy_phase_accumulator_rx[0]),
    .I1(uart_phy_storage_full[0]),
    .O(Madd_n3487_lut[0])
  );
  MUXCY   \Madd_n3487_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(uart_phy_phase_accumulator_rx[0]),
    .S(Madd_n3487_lut[0]),
    .O(Madd_n3487_cy[0])
  );
  XORCY   \Madd_n3487_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .LI(Madd_n3487_lut[0]),
    .O(n3487[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<1>  (
    .I0(uart_phy_phase_accumulator_rx[1]),
    .I1(uart_phy_storage_full[1]),
    .O(Madd_n3487_lut[1])
  );
  MUXCY   \Madd_n3487_cy<1>  (
    .CI(Madd_n3487_cy[0]),
    .DI(uart_phy_phase_accumulator_rx[1]),
    .S(Madd_n3487_lut[1]),
    .O(Madd_n3487_cy[1])
  );
  XORCY   \Madd_n3487_xor<1>  (
    .CI(Madd_n3487_cy[0]),
    .LI(Madd_n3487_lut[1]),
    .O(n3487[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<2>  (
    .I0(uart_phy_phase_accumulator_rx[2]),
    .I1(uart_phy_storage_full[2]),
    .O(Madd_n3487_lut[2])
  );
  MUXCY   \Madd_n3487_cy<2>  (
    .CI(Madd_n3487_cy[1]),
    .DI(uart_phy_phase_accumulator_rx[2]),
    .S(Madd_n3487_lut[2]),
    .O(Madd_n3487_cy[2])
  );
  XORCY   \Madd_n3487_xor<2>  (
    .CI(Madd_n3487_cy[1]),
    .LI(Madd_n3487_lut[2]),
    .O(n3487[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<3>  (
    .I0(uart_phy_phase_accumulator_rx[3]),
    .I1(uart_phy_storage_full[3]),
    .O(Madd_n3487_lut[3])
  );
  MUXCY   \Madd_n3487_cy<3>  (
    .CI(Madd_n3487_cy[2]),
    .DI(uart_phy_phase_accumulator_rx[3]),
    .S(Madd_n3487_lut[3]),
    .O(Madd_n3487_cy[3])
  );
  XORCY   \Madd_n3487_xor<3>  (
    .CI(Madd_n3487_cy[2]),
    .LI(Madd_n3487_lut[3]),
    .O(n3487[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<4>  (
    .I0(uart_phy_phase_accumulator_rx[4]),
    .I1(uart_phy_storage_full[4]),
    .O(Madd_n3487_lut[4])
  );
  MUXCY   \Madd_n3487_cy<4>  (
    .CI(Madd_n3487_cy[3]),
    .DI(uart_phy_phase_accumulator_rx[4]),
    .S(Madd_n3487_lut[4]),
    .O(Madd_n3487_cy[4])
  );
  XORCY   \Madd_n3487_xor<4>  (
    .CI(Madd_n3487_cy[3]),
    .LI(Madd_n3487_lut[4]),
    .O(n3487[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<5>  (
    .I0(uart_phy_phase_accumulator_rx[5]),
    .I1(uart_phy_storage_full[5]),
    .O(Madd_n3487_lut[5])
  );
  MUXCY   \Madd_n3487_cy<5>  (
    .CI(Madd_n3487_cy[4]),
    .DI(uart_phy_phase_accumulator_rx[5]),
    .S(Madd_n3487_lut[5]),
    .O(Madd_n3487_cy[5])
  );
  XORCY   \Madd_n3487_xor<5>  (
    .CI(Madd_n3487_cy[4]),
    .LI(Madd_n3487_lut[5]),
    .O(n3487[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<6>  (
    .I0(uart_phy_phase_accumulator_rx[6]),
    .I1(uart_phy_storage_full[6]),
    .O(Madd_n3487_lut[6])
  );
  MUXCY   \Madd_n3487_cy<6>  (
    .CI(Madd_n3487_cy[5]),
    .DI(uart_phy_phase_accumulator_rx[6]),
    .S(Madd_n3487_lut[6]),
    .O(Madd_n3487_cy[6])
  );
  XORCY   \Madd_n3487_xor<6>  (
    .CI(Madd_n3487_cy[5]),
    .LI(Madd_n3487_lut[6]),
    .O(n3487[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<7>  (
    .I0(uart_phy_phase_accumulator_rx[7]),
    .I1(uart_phy_storage_full[7]),
    .O(Madd_n3487_lut[7])
  );
  MUXCY   \Madd_n3487_cy<7>  (
    .CI(Madd_n3487_cy[6]),
    .DI(uart_phy_phase_accumulator_rx[7]),
    .S(Madd_n3487_lut[7]),
    .O(Madd_n3487_cy[7])
  );
  XORCY   \Madd_n3487_xor<7>  (
    .CI(Madd_n3487_cy[6]),
    .LI(Madd_n3487_lut[7]),
    .O(n3487[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<8>  (
    .I0(uart_phy_phase_accumulator_rx[8]),
    .I1(uart_phy_storage_full_8_1340),
    .O(Madd_n3487_lut[8])
  );
  MUXCY   \Madd_n3487_cy<8>  (
    .CI(Madd_n3487_cy[7]),
    .DI(uart_phy_phase_accumulator_rx[8]),
    .S(Madd_n3487_lut[8]),
    .O(Madd_n3487_cy[8])
  );
  XORCY   \Madd_n3487_xor<8>  (
    .CI(Madd_n3487_cy[7]),
    .LI(Madd_n3487_lut[8]),
    .O(n3487[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<9>  (
    .I0(uart_phy_phase_accumulator_rx[9]),
    .I1(uart_phy_storage_full_9_1339),
    .O(Madd_n3487_lut[9])
  );
  MUXCY   \Madd_n3487_cy<9>  (
    .CI(Madd_n3487_cy[8]),
    .DI(uart_phy_phase_accumulator_rx[9]),
    .S(Madd_n3487_lut[9]),
    .O(Madd_n3487_cy[9])
  );
  XORCY   \Madd_n3487_xor<9>  (
    .CI(Madd_n3487_cy[8]),
    .LI(Madd_n3487_lut[9]),
    .O(n3487[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<10>  (
    .I0(uart_phy_phase_accumulator_rx[10]),
    .I1(uart_phy_storage_full_10_1338),
    .O(Madd_n3487_lut[10])
  );
  MUXCY   \Madd_n3487_cy<10>  (
    .CI(Madd_n3487_cy[9]),
    .DI(uart_phy_phase_accumulator_rx[10]),
    .S(Madd_n3487_lut[10]),
    .O(Madd_n3487_cy[10])
  );
  XORCY   \Madd_n3487_xor<10>  (
    .CI(Madd_n3487_cy[9]),
    .LI(Madd_n3487_lut[10]),
    .O(n3487[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<11>  (
    .I0(uart_phy_phase_accumulator_rx[11]),
    .I1(uart_phy_storage_full_11_1313),
    .O(Madd_n3487_lut[11])
  );
  MUXCY   \Madd_n3487_cy<11>  (
    .CI(Madd_n3487_cy[10]),
    .DI(uart_phy_phase_accumulator_rx[11]),
    .S(Madd_n3487_lut[11]),
    .O(Madd_n3487_cy[11])
  );
  XORCY   \Madd_n3487_xor<11>  (
    .CI(Madd_n3487_cy[10]),
    .LI(Madd_n3487_lut[11]),
    .O(n3487[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<12>  (
    .I0(uart_phy_phase_accumulator_rx[12]),
    .I1(uart_phy_storage_full_12_1337),
    .O(Madd_n3487_lut[12])
  );
  MUXCY   \Madd_n3487_cy<12>  (
    .CI(Madd_n3487_cy[11]),
    .DI(uart_phy_phase_accumulator_rx[12]),
    .S(Madd_n3487_lut[12]),
    .O(Madd_n3487_cy[12])
  );
  XORCY   \Madd_n3487_xor<12>  (
    .CI(Madd_n3487_cy[11]),
    .LI(Madd_n3487_lut[12]),
    .O(n3487[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<13>  (
    .I0(uart_phy_phase_accumulator_rx[13]),
    .I1(uart_phy_storage_full_13_1312),
    .O(Madd_n3487_lut[13])
  );
  MUXCY   \Madd_n3487_cy<13>  (
    .CI(Madd_n3487_cy[12]),
    .DI(uart_phy_phase_accumulator_rx[13]),
    .S(Madd_n3487_lut[13]),
    .O(Madd_n3487_cy[13])
  );
  XORCY   \Madd_n3487_xor<13>  (
    .CI(Madd_n3487_cy[12]),
    .LI(Madd_n3487_lut[13]),
    .O(n3487[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<14>  (
    .I0(uart_phy_phase_accumulator_rx[14]),
    .I1(uart_phy_storage_full_14_1311),
    .O(Madd_n3487_lut[14])
  );
  MUXCY   \Madd_n3487_cy<14>  (
    .CI(Madd_n3487_cy[13]),
    .DI(uart_phy_phase_accumulator_rx[14]),
    .S(Madd_n3487_lut[14]),
    .O(Madd_n3487_cy[14])
  );
  XORCY   \Madd_n3487_xor<14>  (
    .CI(Madd_n3487_cy[13]),
    .LI(Madd_n3487_lut[14]),
    .O(n3487[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<15>  (
    .I0(uart_phy_phase_accumulator_rx[15]),
    .I1(uart_phy_storage_full_15_1336),
    .O(Madd_n3487_lut[15])
  );
  MUXCY   \Madd_n3487_cy<15>  (
    .CI(Madd_n3487_cy[14]),
    .DI(uart_phy_phase_accumulator_rx[15]),
    .S(Madd_n3487_lut[15]),
    .O(Madd_n3487_cy[15])
  );
  XORCY   \Madd_n3487_xor<15>  (
    .CI(Madd_n3487_cy[14]),
    .LI(Madd_n3487_lut[15]),
    .O(n3487[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<16>  (
    .I0(uart_phy_phase_accumulator_rx[16]),
    .I1(uart_phy_storage_full_16_1335),
    .O(Madd_n3487_lut[16])
  );
  MUXCY   \Madd_n3487_cy<16>  (
    .CI(Madd_n3487_cy[15]),
    .DI(uart_phy_phase_accumulator_rx[16]),
    .S(Madd_n3487_lut[16]),
    .O(Madd_n3487_cy[16])
  );
  XORCY   \Madd_n3487_xor<16>  (
    .CI(Madd_n3487_cy[15]),
    .LI(Madd_n3487_lut[16]),
    .O(n3487[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<17>  (
    .I0(uart_phy_phase_accumulator_rx[17]),
    .I1(uart_phy_storage_full_17_1310),
    .O(Madd_n3487_lut[17])
  );
  MUXCY   \Madd_n3487_cy<17>  (
    .CI(Madd_n3487_cy[16]),
    .DI(uart_phy_phase_accumulator_rx[17]),
    .S(Madd_n3487_lut[17]),
    .O(Madd_n3487_cy[17])
  );
  XORCY   \Madd_n3487_xor<17>  (
    .CI(Madd_n3487_cy[16]),
    .LI(Madd_n3487_lut[17]),
    .O(n3487[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<18>  (
    .I0(uart_phy_phase_accumulator_rx[18]),
    .I1(uart_phy_storage_full_18_1309),
    .O(Madd_n3487_lut[18])
  );
  MUXCY   \Madd_n3487_cy<18>  (
    .CI(Madd_n3487_cy[17]),
    .DI(uart_phy_phase_accumulator_rx[18]),
    .S(Madd_n3487_lut[18]),
    .O(Madd_n3487_cy[18])
  );
  XORCY   \Madd_n3487_xor<18>  (
    .CI(Madd_n3487_cy[17]),
    .LI(Madd_n3487_lut[18]),
    .O(n3487[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<19>  (
    .I0(uart_phy_phase_accumulator_rx[19]),
    .I1(uart_phy_storage_full_19_1308),
    .O(Madd_n3487_lut[19])
  );
  MUXCY   \Madd_n3487_cy<19>  (
    .CI(Madd_n3487_cy[18]),
    .DI(uart_phy_phase_accumulator_rx[19]),
    .S(Madd_n3487_lut[19]),
    .O(Madd_n3487_cy[19])
  );
  XORCY   \Madd_n3487_xor<19>  (
    .CI(Madd_n3487_cy[18]),
    .LI(Madd_n3487_lut[19]),
    .O(n3487[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<20>  (
    .I0(uart_phy_phase_accumulator_rx[20]),
    .I1(uart_phy_storage_full_20_1334),
    .O(Madd_n3487_lut[20])
  );
  MUXCY   \Madd_n3487_cy<20>  (
    .CI(Madd_n3487_cy[19]),
    .DI(uart_phy_phase_accumulator_rx[20]),
    .S(Madd_n3487_lut[20]),
    .O(Madd_n3487_cy[20])
  );
  XORCY   \Madd_n3487_xor<20>  (
    .CI(Madd_n3487_cy[19]),
    .LI(Madd_n3487_lut[20]),
    .O(n3487[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<21>  (
    .I0(uart_phy_phase_accumulator_rx[21]),
    .I1(uart_phy_storage_full_21_1333),
    .O(Madd_n3487_lut[21])
  );
  MUXCY   \Madd_n3487_cy<21>  (
    .CI(Madd_n3487_cy[20]),
    .DI(uart_phy_phase_accumulator_rx[21]),
    .S(Madd_n3487_lut[21]),
    .O(Madd_n3487_cy[21])
  );
  XORCY   \Madd_n3487_xor<21>  (
    .CI(Madd_n3487_cy[20]),
    .LI(Madd_n3487_lut[21]),
    .O(n3487[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<22>  (
    .I0(uart_phy_phase_accumulator_rx[22]),
    .I1(uart_phy_storage_full_22_1332),
    .O(Madd_n3487_lut[22])
  );
  MUXCY   \Madd_n3487_cy<22>  (
    .CI(Madd_n3487_cy[21]),
    .DI(uart_phy_phase_accumulator_rx[22]),
    .S(Madd_n3487_lut[22]),
    .O(Madd_n3487_cy[22])
  );
  XORCY   \Madd_n3487_xor<22>  (
    .CI(Madd_n3487_cy[21]),
    .LI(Madd_n3487_lut[22]),
    .O(n3487[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<23>  (
    .I0(uart_phy_phase_accumulator_rx[23]),
    .I1(uart_phy_storage_full_23_1331),
    .O(Madd_n3487_lut[23])
  );
  MUXCY   \Madd_n3487_cy<23>  (
    .CI(Madd_n3487_cy[22]),
    .DI(uart_phy_phase_accumulator_rx[23]),
    .S(Madd_n3487_lut[23]),
    .O(Madd_n3487_cy[23])
  );
  XORCY   \Madd_n3487_xor<23>  (
    .CI(Madd_n3487_cy[22]),
    .LI(Madd_n3487_lut[23]),
    .O(n3487[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<24>  (
    .I0(uart_phy_phase_accumulator_rx[24]),
    .I1(uart_phy_storage_full_24_1570),
    .O(Madd_n3487_lut[24])
  );
  MUXCY   \Madd_n3487_cy<24>  (
    .CI(Madd_n3487_cy[23]),
    .DI(uart_phy_phase_accumulator_rx[24]),
    .S(Madd_n3487_lut[24]),
    .O(Madd_n3487_cy[24])
  );
  XORCY   \Madd_n3487_xor<24>  (
    .CI(Madd_n3487_cy[23]),
    .LI(Madd_n3487_lut[24]),
    .O(n3487[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<25>  (
    .I0(uart_phy_phase_accumulator_rx[25]),
    .I1(uart_phy_storage_full_25_1569),
    .O(Madd_n3487_lut[25])
  );
  MUXCY   \Madd_n3487_cy<25>  (
    .CI(Madd_n3487_cy[24]),
    .DI(uart_phy_phase_accumulator_rx[25]),
    .S(Madd_n3487_lut[25]),
    .O(Madd_n3487_cy[25])
  );
  XORCY   \Madd_n3487_xor<25>  (
    .CI(Madd_n3487_cy[24]),
    .LI(Madd_n3487_lut[25]),
    .O(n3487[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<26>  (
    .I0(uart_phy_phase_accumulator_rx[26]),
    .I1(uart_phy_storage_full_26_1568),
    .O(Madd_n3487_lut[26])
  );
  MUXCY   \Madd_n3487_cy<26>  (
    .CI(Madd_n3487_cy[25]),
    .DI(uart_phy_phase_accumulator_rx[26]),
    .S(Madd_n3487_lut[26]),
    .O(Madd_n3487_cy[26])
  );
  XORCY   \Madd_n3487_xor<26>  (
    .CI(Madd_n3487_cy[25]),
    .LI(Madd_n3487_lut[26]),
    .O(n3487[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<27>  (
    .I0(uart_phy_phase_accumulator_rx[27]),
    .I1(uart_phy_storage_full_27_1567),
    .O(Madd_n3487_lut[27])
  );
  MUXCY   \Madd_n3487_cy<27>  (
    .CI(Madd_n3487_cy[26]),
    .DI(uart_phy_phase_accumulator_rx[27]),
    .S(Madd_n3487_lut[27]),
    .O(Madd_n3487_cy[27])
  );
  XORCY   \Madd_n3487_xor<27>  (
    .CI(Madd_n3487_cy[26]),
    .LI(Madd_n3487_lut[27]),
    .O(n3487[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<28>  (
    .I0(uart_phy_phase_accumulator_rx[28]),
    .I1(uart_phy_storage_full_28_1566),
    .O(Madd_n3487_lut[28])
  );
  MUXCY   \Madd_n3487_cy<28>  (
    .CI(Madd_n3487_cy[27]),
    .DI(uart_phy_phase_accumulator_rx[28]),
    .S(Madd_n3487_lut[28]),
    .O(Madd_n3487_cy[28])
  );
  XORCY   \Madd_n3487_xor<28>  (
    .CI(Madd_n3487_cy[27]),
    .LI(Madd_n3487_lut[28]),
    .O(n3487[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<29>  (
    .I0(uart_phy_phase_accumulator_rx[29]),
    .I1(uart_phy_storage_full_29_1565),
    .O(Madd_n3487_lut[29])
  );
  MUXCY   \Madd_n3487_cy<29>  (
    .CI(Madd_n3487_cy[28]),
    .DI(uart_phy_phase_accumulator_rx[29]),
    .S(Madd_n3487_lut[29]),
    .O(Madd_n3487_cy[29])
  );
  XORCY   \Madd_n3487_xor<29>  (
    .CI(Madd_n3487_cy[28]),
    .LI(Madd_n3487_lut[29]),
    .O(n3487[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<30>  (
    .I0(uart_phy_phase_accumulator_rx[30]),
    .I1(uart_phy_storage_full_30_1564),
    .O(Madd_n3487_lut[30])
  );
  MUXCY   \Madd_n3487_cy<30>  (
    .CI(Madd_n3487_cy[29]),
    .DI(uart_phy_phase_accumulator_rx[30]),
    .S(Madd_n3487_lut[30]),
    .O(Madd_n3487_cy[30])
  );
  XORCY   \Madd_n3487_xor<30>  (
    .CI(Madd_n3487_cy[29]),
    .LI(Madd_n3487_lut[30]),
    .O(n3487[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3487_lut<31>  (
    .I0(uart_phy_phase_accumulator_rx[31]),
    .I1(uart_phy_storage_full_31_1563),
    .O(Madd_n3487_lut[31])
  );
  MUXCY   \Madd_n3487_cy<31>  (
    .CI(Madd_n3487_cy[30]),
    .DI(uart_phy_phase_accumulator_rx[31]),
    .S(Madd_n3487_lut[31]),
    .O(Madd_n3487_cy[31])
  );
  XORCY   \Madd_n3487_xor<31>  (
    .CI(Madd_n3487_cy[30]),
    .LI(Madd_n3487_lut[31]),
    .O(n3487[31])
  );
  MUXCY   \Madd_n3531_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(sdram_tccdcon_ready),
    .S(Madd_n3531_lut[0]),
    .O(Madd_n3531_cy[0])
  );
  XORCY   \Madd_n3531_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .LI(Madd_n3531_lut[0]),
    .O(n3531[0])
  );
  MUXCY   \Madd_n3531_cy<1>  (
    .CI(Madd_n3531_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<1>_rt_8097 ),
    .O(Madd_n3531_cy[1])
  );
  XORCY   \Madd_n3531_xor<1>  (
    .CI(Madd_n3531_cy[0]),
    .LI(\Madd_n3531_cy<1>_rt_8097 ),
    .O(n3531[1])
  );
  MUXCY   \Madd_n3531_cy<2>  (
    .CI(Madd_n3531_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<2>_rt_8098 ),
    .O(Madd_n3531_cy[2])
  );
  XORCY   \Madd_n3531_xor<2>  (
    .CI(Madd_n3531_cy[1]),
    .LI(\Madd_n3531_cy<2>_rt_8098 ),
    .O(n3531[2])
  );
  MUXCY   \Madd_n3531_cy<3>  (
    .CI(Madd_n3531_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<3>_rt_8099 ),
    .O(Madd_n3531_cy[3])
  );
  XORCY   \Madd_n3531_xor<3>  (
    .CI(Madd_n3531_cy[2]),
    .LI(\Madd_n3531_cy<3>_rt_8099 ),
    .O(n3531[3])
  );
  MUXCY   \Madd_n3531_cy<4>  (
    .CI(Madd_n3531_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<4>_rt_8100 ),
    .O(Madd_n3531_cy[4])
  );
  XORCY   \Madd_n3531_xor<4>  (
    .CI(Madd_n3531_cy[3]),
    .LI(\Madd_n3531_cy<4>_rt_8100 ),
    .O(n3531[4])
  );
  MUXCY   \Madd_n3531_cy<5>  (
    .CI(Madd_n3531_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<5>_rt_8101 ),
    .O(Madd_n3531_cy[5])
  );
  XORCY   \Madd_n3531_xor<5>  (
    .CI(Madd_n3531_cy[4]),
    .LI(\Madd_n3531_cy<5>_rt_8101 ),
    .O(n3531[5])
  );
  MUXCY   \Madd_n3531_cy<6>  (
    .CI(Madd_n3531_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<6>_rt_8102 ),
    .O(Madd_n3531_cy[6])
  );
  XORCY   \Madd_n3531_xor<6>  (
    .CI(Madd_n3531_cy[5]),
    .LI(\Madd_n3531_cy<6>_rt_8102 ),
    .O(n3531[6])
  );
  MUXCY   \Madd_n3531_cy<7>  (
    .CI(Madd_n3531_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<7>_rt_8103 ),
    .O(Madd_n3531_cy[7])
  );
  XORCY   \Madd_n3531_xor<7>  (
    .CI(Madd_n3531_cy[6]),
    .LI(\Madd_n3531_cy<7>_rt_8103 ),
    .O(n3531[7])
  );
  MUXCY   \Madd_n3531_cy<8>  (
    .CI(Madd_n3531_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<8>_rt_8104 ),
    .O(Madd_n3531_cy[8])
  );
  XORCY   \Madd_n3531_xor<8>  (
    .CI(Madd_n3531_cy[7]),
    .LI(\Madd_n3531_cy<8>_rt_8104 ),
    .O(n3531[8])
  );
  MUXCY   \Madd_n3531_cy<9>  (
    .CI(Madd_n3531_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<9>_rt_8105 ),
    .O(Madd_n3531_cy[9])
  );
  XORCY   \Madd_n3531_xor<9>  (
    .CI(Madd_n3531_cy[8]),
    .LI(\Madd_n3531_cy<9>_rt_8105 ),
    .O(n3531[9])
  );
  MUXCY   \Madd_n3531_cy<10>  (
    .CI(Madd_n3531_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<10>_rt_8106 ),
    .O(Madd_n3531_cy[10])
  );
  XORCY   \Madd_n3531_xor<10>  (
    .CI(Madd_n3531_cy[9]),
    .LI(\Madd_n3531_cy<10>_rt_8106 ),
    .O(n3531[10])
  );
  MUXCY   \Madd_n3531_cy<11>  (
    .CI(Madd_n3531_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<11>_rt_8107 ),
    .O(Madd_n3531_cy[11])
  );
  XORCY   \Madd_n3531_xor<11>  (
    .CI(Madd_n3531_cy[10]),
    .LI(\Madd_n3531_cy<11>_rt_8107 ),
    .O(n3531[11])
  );
  MUXCY   \Madd_n3531_cy<12>  (
    .CI(Madd_n3531_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<12>_rt_8108 ),
    .O(Madd_n3531_cy[12])
  );
  XORCY   \Madd_n3531_xor<12>  (
    .CI(Madd_n3531_cy[11]),
    .LI(\Madd_n3531_cy<12>_rt_8108 ),
    .O(n3531[12])
  );
  MUXCY   \Madd_n3531_cy<13>  (
    .CI(Madd_n3531_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<13>_rt_8109 ),
    .O(Madd_n3531_cy[13])
  );
  XORCY   \Madd_n3531_xor<13>  (
    .CI(Madd_n3531_cy[12]),
    .LI(\Madd_n3531_cy<13>_rt_8109 ),
    .O(n3531[13])
  );
  MUXCY   \Madd_n3531_cy<14>  (
    .CI(Madd_n3531_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<14>_rt_8110 ),
    .O(Madd_n3531_cy[14])
  );
  XORCY   \Madd_n3531_xor<14>  (
    .CI(Madd_n3531_cy[13]),
    .LI(\Madd_n3531_cy<14>_rt_8110 ),
    .O(n3531[14])
  );
  MUXCY   \Madd_n3531_cy<15>  (
    .CI(Madd_n3531_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<15>_rt_8111 ),
    .O(Madd_n3531_cy[15])
  );
  XORCY   \Madd_n3531_xor<15>  (
    .CI(Madd_n3531_cy[14]),
    .LI(\Madd_n3531_cy<15>_rt_8111 ),
    .O(n3531[15])
  );
  MUXCY   \Madd_n3531_cy<16>  (
    .CI(Madd_n3531_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<16>_rt_8112 ),
    .O(Madd_n3531_cy[16])
  );
  XORCY   \Madd_n3531_xor<16>  (
    .CI(Madd_n3531_cy[15]),
    .LI(\Madd_n3531_cy<16>_rt_8112 ),
    .O(n3531[16])
  );
  MUXCY   \Madd_n3531_cy<17>  (
    .CI(Madd_n3531_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<17>_rt_8113 ),
    .O(Madd_n3531_cy[17])
  );
  XORCY   \Madd_n3531_xor<17>  (
    .CI(Madd_n3531_cy[16]),
    .LI(\Madd_n3531_cy<17>_rt_8113 ),
    .O(n3531[17])
  );
  MUXCY   \Madd_n3531_cy<18>  (
    .CI(Madd_n3531_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<18>_rt_8114 ),
    .O(Madd_n3531_cy[18])
  );
  XORCY   \Madd_n3531_xor<18>  (
    .CI(Madd_n3531_cy[17]),
    .LI(\Madd_n3531_cy<18>_rt_8114 ),
    .O(n3531[18])
  );
  MUXCY   \Madd_n3531_cy<19>  (
    .CI(Madd_n3531_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<19>_rt_8115 ),
    .O(Madd_n3531_cy[19])
  );
  XORCY   \Madd_n3531_xor<19>  (
    .CI(Madd_n3531_cy[18]),
    .LI(\Madd_n3531_cy<19>_rt_8115 ),
    .O(n3531[19])
  );
  MUXCY   \Madd_n3531_cy<20>  (
    .CI(Madd_n3531_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<20>_rt_8116 ),
    .O(Madd_n3531_cy[20])
  );
  XORCY   \Madd_n3531_xor<20>  (
    .CI(Madd_n3531_cy[19]),
    .LI(\Madd_n3531_cy<20>_rt_8116 ),
    .O(n3531[20])
  );
  MUXCY   \Madd_n3531_cy<21>  (
    .CI(Madd_n3531_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<21>_rt_8117 ),
    .O(Madd_n3531_cy[21])
  );
  XORCY   \Madd_n3531_xor<21>  (
    .CI(Madd_n3531_cy[20]),
    .LI(\Madd_n3531_cy<21>_rt_8117 ),
    .O(n3531[21])
  );
  MUXCY   \Madd_n3531_cy<22>  (
    .CI(Madd_n3531_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<22>_rt_8118 ),
    .O(Madd_n3531_cy[22])
  );
  XORCY   \Madd_n3531_xor<22>  (
    .CI(Madd_n3531_cy[21]),
    .LI(\Madd_n3531_cy<22>_rt_8118 ),
    .O(n3531[22])
  );
  MUXCY   \Madd_n3531_cy<23>  (
    .CI(Madd_n3531_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Madd_n3531_cy<23>_rt_8119 ),
    .O(Madd_n3531_cy[23])
  );
  XORCY   \Madd_n3531_xor<23>  (
    .CI(Madd_n3531_cy[22]),
    .LI(\Madd_n3531_cy<23>_rt_8119 ),
    .O(n3531[23])
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_crg_por_cy<0>_rt_8120 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_8120 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(sdram_tccdcon_ready),
    .S(Mcount_ctrl_bus_errors_lut[0]),
    .O(Mcount_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .LI(Mcount_ctrl_bus_errors_lut[0]),
    .O(\Result<0>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_ctrl_bus_errors_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<1>_rt_8121 ),
    .O(Mcount_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_ctrl_bus_errors_cy<1>_rt_8121 ),
    .O(\Result<1>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_ctrl_bus_errors_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<2>_rt_8122 ),
    .O(Mcount_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_ctrl_bus_errors_cy<2>_rt_8122 ),
    .O(\Result<2>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_ctrl_bus_errors_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<3>_rt_8123 ),
    .O(Mcount_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_ctrl_bus_errors_cy<3>_rt_8123 ),
    .O(\Result<3>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_ctrl_bus_errors_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<4>_rt_8124 ),
    .O(Mcount_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_ctrl_bus_errors_cy<4>_rt_8124 ),
    .O(\Result<4>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_ctrl_bus_errors_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<5>_rt_8125 ),
    .O(Mcount_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_ctrl_bus_errors_cy<5>_rt_8125 ),
    .O(\Result<5>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_ctrl_bus_errors_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<6>_rt_8126 ),
    .O(Mcount_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_ctrl_bus_errors_cy<6>_rt_8126 ),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_ctrl_bus_errors_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<7>_rt_8127 ),
    .O(Mcount_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_ctrl_bus_errors_cy<7>_rt_8127 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_ctrl_bus_errors_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<8>_rt_8128 ),
    .O(Mcount_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_ctrl_bus_errors_cy<8>_rt_8128 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_ctrl_bus_errors_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<9>_rt_8129 ),
    .O(Mcount_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_ctrl_bus_errors_cy<9>_rt_8129 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_ctrl_bus_errors_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<10>_rt_8130 ),
    .O(Mcount_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_ctrl_bus_errors_cy<10>_rt_8130 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_ctrl_bus_errors_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<11>_rt_8131 ),
    .O(Mcount_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_ctrl_bus_errors_cy<11>_rt_8131 ),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_ctrl_bus_errors_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<12>_rt_8132 ),
    .O(Mcount_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_ctrl_bus_errors_cy<12>_rt_8132 ),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_ctrl_bus_errors_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<13>_rt_8133 ),
    .O(Mcount_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_ctrl_bus_errors_cy<13>_rt_8133 ),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_ctrl_bus_errors_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<14>_rt_8134 ),
    .O(Mcount_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_ctrl_bus_errors_cy<14>_rt_8134 ),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_ctrl_bus_errors_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<15>_rt_8135 ),
    .O(Mcount_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_ctrl_bus_errors_cy<15>_rt_8135 ),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_ctrl_bus_errors_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<16>_rt_8136 ),
    .O(Mcount_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_ctrl_bus_errors_cy<16>_rt_8136 ),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_ctrl_bus_errors_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<17>_rt_8137 ),
    .O(Mcount_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_ctrl_bus_errors_cy<17>_rt_8137 ),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_ctrl_bus_errors_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<18>_rt_8138 ),
    .O(Mcount_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_ctrl_bus_errors_cy<18>_rt_8138 ),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_ctrl_bus_errors_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<19>_rt_8139 ),
    .O(Mcount_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_ctrl_bus_errors_cy<19>_rt_8139 ),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_ctrl_bus_errors_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<20>_rt_8140 ),
    .O(Mcount_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_ctrl_bus_errors_cy<20>_rt_8140 ),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_ctrl_bus_errors_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<21>_rt_8141 ),
    .O(Mcount_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_ctrl_bus_errors_cy<21>_rt_8141 ),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_ctrl_bus_errors_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<22>_rt_8142 ),
    .O(Mcount_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_ctrl_bus_errors_cy<22>_rt_8142 ),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_ctrl_bus_errors_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<23>_rt_8143 ),
    .O(Mcount_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_ctrl_bus_errors_cy<23>_rt_8143 ),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_ctrl_bus_errors_cy[23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<24>_rt_8144 ),
    .O(Mcount_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_ctrl_bus_errors_cy<24>_rt_8144 ),
    .O(Result_11[24])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_ctrl_bus_errors_cy[24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<25>_rt_8145 ),
    .O(Mcount_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_ctrl_bus_errors_cy<25>_rt_8145 ),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_ctrl_bus_errors_cy[25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<26>_rt_8146 ),
    .O(Mcount_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_ctrl_bus_errors_cy<26>_rt_8146 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_ctrl_bus_errors_cy[26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<27>_rt_8147 ),
    .O(Mcount_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_ctrl_bus_errors_cy<27>_rt_8147 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_ctrl_bus_errors_cy[27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<28>_rt_8148 ),
    .O(Mcount_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_ctrl_bus_errors_cy<28>_rt_8148 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_ctrl_bus_errors_cy[28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<29>_rt_8149 ),
    .O(Mcount_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_ctrl_bus_errors_cy<29>_rt_8149 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_ctrl_bus_errors_cy[29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcount_ctrl_bus_errors_cy<30>_rt_8150 ),
    .O(Mcount_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_ctrl_bus_errors_cy<30>_rt_8150 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_ctrl_bus_errors_xor<31>_rt_8211 ),
    .O(Result_11[31])
  );
  MUXF8   inst_LPM_MUX1_2_f8 (
    .I0(inst_LPM_MUX1_4_f7_4031),
    .I1(inst_LPM_MUX1_3_f7_4034),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[1])
  );
  MUXF7   inst_LPM_MUX1_4_f7 (
    .I0(inst_LPM_MUX1_6_4032),
    .I1(inst_LPM_MUX1_51_4033),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX1_4_f7_4031)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX1_6_4032)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX1_51_4033)
  );
  MUXF7   inst_LPM_MUX1_3_f7 (
    .I0(inst_LPM_MUX1_5_4035),
    .I1(inst_LPM_MUX1_4_4036),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX1_3_f7_4034)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N659),
    .I3(N723),
    .I4(N595),
    .I5(N531),
    .O(inst_LPM_MUX1_5_4035)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N915),
    .I3(N979),
    .I4(N851),
    .I5(N787),
    .O(inst_LPM_MUX1_4_4036)
  );
  MUXF8   inst_LPM_MUX_2_f8 (
    .I0(inst_LPM_MUX_4_f7_4037),
    .I1(inst_LPM_MUX_3_f7_4040),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[0])
  );
  MUXF7   inst_LPM_MUX_4_f7 (
    .I0(inst_LPM_MUX_6_4038),
    .I1(inst_LPM_MUX_51_4039),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX_4_f7_4037)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX_6_4038)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX_51_4039)
  );
  MUXF7   inst_LPM_MUX_3_f7 (
    .I0(inst_LPM_MUX_5_4041),
    .I1(inst_LPM_MUX_4_4042),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX_3_f7_4040)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N658),
    .I3(N722),
    .I4(N594),
    .I5(N530),
    .O(inst_LPM_MUX_5_4041)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N914),
    .I3(N978),
    .I4(N850),
    .I5(N786),
    .O(inst_LPM_MUX_4_4042)
  );
  MUXF8   inst_LPM_MUX4_2_f8 (
    .I0(inst_LPM_MUX4_4_f7_4043),
    .I1(inst_LPM_MUX4_3_f7_4046),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[4])
  );
  MUXF7   inst_LPM_MUX4_4_f7 (
    .I0(inst_LPM_MUX4_6_4044),
    .I1(inst_LPM_MUX4_51_4045),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX4_4_f7_4043)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX4_6_4044)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX4_51_4045)
  );
  MUXF7   inst_LPM_MUX4_3_f7 (
    .I0(inst_LPM_MUX4_5_4047),
    .I1(inst_LPM_MUX4_4_4048),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX4_3_f7_4046)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N662),
    .I3(N726),
    .I4(N598),
    .I5(N534),
    .O(inst_LPM_MUX4_5_4047)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N918),
    .I3(N982),
    .I4(N854),
    .I5(N790),
    .O(inst_LPM_MUX4_4_4048)
  );
  MUXF8   inst_LPM_MUX2_2_f8 (
    .I0(inst_LPM_MUX2_4_f7_4049),
    .I1(inst_LPM_MUX2_3_f7_4052),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[2])
  );
  MUXF7   inst_LPM_MUX2_4_f7 (
    .I0(inst_LPM_MUX2_6_4050),
    .I1(inst_LPM_MUX2_51_4051),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX2_4_f7_4049)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX2_6_4050)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX2_51_4051)
  );
  MUXF7   inst_LPM_MUX2_3_f7 (
    .I0(inst_LPM_MUX2_5_4053),
    .I1(inst_LPM_MUX2_4_4054),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX2_3_f7_4052)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N660),
    .I3(N724),
    .I4(N596),
    .I5(N532),
    .O(inst_LPM_MUX2_5_4053)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N916),
    .I3(N980),
    .I4(N852),
    .I5(N788),
    .O(inst_LPM_MUX2_4_4054)
  );
  MUXF8   inst_LPM_MUX3_2_f8 (
    .I0(inst_LPM_MUX3_4_f7_4055),
    .I1(inst_LPM_MUX3_3_f7_4058),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[3])
  );
  MUXF7   inst_LPM_MUX3_4_f7 (
    .I0(inst_LPM_MUX3_6_4056),
    .I1(inst_LPM_MUX3_51_4057),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX3_4_f7_4055)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX3_6_4056)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX3_51_4057)
  );
  MUXF7   inst_LPM_MUX3_3_f7 (
    .I0(inst_LPM_MUX3_5_4059),
    .I1(inst_LPM_MUX3_4_4060),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX3_3_f7_4058)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N661),
    .I3(N725),
    .I4(N597),
    .I5(N533),
    .O(inst_LPM_MUX3_5_4059)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N917),
    .I3(N981),
    .I4(N853),
    .I5(N789),
    .O(inst_LPM_MUX3_4_4060)
  );
  MUXF8   inst_LPM_MUX5_2_f8 (
    .I0(inst_LPM_MUX5_4_f7_4061),
    .I1(inst_LPM_MUX5_3_f7_4064),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[5])
  );
  MUXF7   inst_LPM_MUX5_4_f7 (
    .I0(inst_LPM_MUX5_6_4062),
    .I1(inst_LPM_MUX5_51_4063),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX5_4_f7_4061)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX5_6_4062)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX5_51_4063)
  );
  MUXF7   inst_LPM_MUX5_3_f7 (
    .I0(inst_LPM_MUX5_5_4065),
    .I1(inst_LPM_MUX5_4_4066),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX5_3_f7_4064)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N663),
    .I3(N727),
    .I4(N599),
    .I5(N535),
    .O(inst_LPM_MUX5_5_4065)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N919),
    .I3(N983),
    .I4(N855),
    .I5(N791),
    .O(inst_LPM_MUX5_4_4066)
  );
  MUXF8   inst_LPM_MUX6_2_f8 (
    .I0(inst_LPM_MUX6_4_f7_4067),
    .I1(inst_LPM_MUX6_3_f7_4070),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[6])
  );
  MUXF7   inst_LPM_MUX6_4_f7 (
    .I0(inst_LPM_MUX6_6_4068),
    .I1(inst_LPM_MUX6_51_4069),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX6_4_f7_4067)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX6_6_4068)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX6_51_4069)
  );
  MUXF7   inst_LPM_MUX6_3_f7 (
    .I0(inst_LPM_MUX6_5_4071),
    .I1(inst_LPM_MUX6_4_4072),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX6_3_f7_4070)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N664),
    .I3(N728),
    .I4(N600),
    .I5(N536),
    .O(inst_LPM_MUX6_5_4071)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N920),
    .I3(N984),
    .I4(N856),
    .I5(N792),
    .O(inst_LPM_MUX6_4_4072)
  );
  MUXF8   inst_LPM_MUX9_2_f8 (
    .I0(inst_LPM_MUX9_4_f7_4073),
    .I1(inst_LPM_MUX9_3_f7_4076),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[9])
  );
  MUXF7   inst_LPM_MUX9_4_f7 (
    .I0(inst_LPM_MUX9_6_4074),
    .I1(inst_LPM_MUX9_51_4075),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX9_4_f7_4073)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX9_6_4074)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX9_51_4075)
  );
  MUXF7   inst_LPM_MUX9_3_f7 (
    .I0(inst_LPM_MUX9_5_4077),
    .I1(inst_LPM_MUX9_4_4078),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX9_3_f7_4076)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N667),
    .I3(N731),
    .I4(N603),
    .I5(N539),
    .O(inst_LPM_MUX9_5_4077)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N923),
    .I3(N987),
    .I4(N859),
    .I5(N795),
    .O(inst_LPM_MUX9_4_4078)
  );
  MUXF8   inst_LPM_MUX7_2_f8 (
    .I0(inst_LPM_MUX7_4_f7_4079),
    .I1(inst_LPM_MUX7_3_f7_4082),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[7])
  );
  MUXF7   inst_LPM_MUX7_4_f7 (
    .I0(inst_LPM_MUX7_6_4080),
    .I1(inst_LPM_MUX7_51_4081),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX7_4_f7_4079)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX7_6_4080)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX7_51_4081)
  );
  MUXF7   inst_LPM_MUX7_3_f7 (
    .I0(inst_LPM_MUX7_5_4083),
    .I1(inst_LPM_MUX7_4_4084),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX7_3_f7_4082)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N665),
    .I3(N729),
    .I4(N601),
    .I5(N537),
    .O(inst_LPM_MUX7_5_4083)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N921),
    .I3(N985),
    .I4(N857),
    .I5(N793),
    .O(inst_LPM_MUX7_4_4084)
  );
  MUXF8   inst_LPM_MUX8_2_f8 (
    .I0(inst_LPM_MUX8_4_f7_4085),
    .I1(inst_LPM_MUX8_3_f7_4088),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[8])
  );
  MUXF7   inst_LPM_MUX8_4_f7 (
    .I0(inst_LPM_MUX8_6_4086),
    .I1(inst_LPM_MUX8_51_4087),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX8_4_f7_4085)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX8_6_4086)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX8_51_4087)
  );
  MUXF7   inst_LPM_MUX8_3_f7 (
    .I0(inst_LPM_MUX8_5_4089),
    .I1(inst_LPM_MUX8_4_4090),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX8_3_f7_4088)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N666),
    .I3(N730),
    .I4(N602),
    .I5(N538),
    .O(inst_LPM_MUX8_5_4089)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N922),
    .I3(N986),
    .I4(N858),
    .I5(N794),
    .O(inst_LPM_MUX8_4_4090)
  );
  MUXF8   inst_LPM_MUX12_2_f8 (
    .I0(inst_LPM_MUX12_4_f7_4091),
    .I1(inst_LPM_MUX12_3_f7_4094),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[12])
  );
  MUXF7   inst_LPM_MUX12_4_f7 (
    .I0(inst_LPM_MUX12_6_4092),
    .I1(inst_LPM_MUX12_51_4093),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX12_4_f7_4091)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX12_6_4092)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX12_51_4093)
  );
  MUXF7   inst_LPM_MUX12_3_f7 (
    .I0(inst_LPM_MUX12_5_4095),
    .I1(inst_LPM_MUX12_4_4096),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX12_3_f7_4094)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N670),
    .I3(N734),
    .I4(N606),
    .I5(N542),
    .O(inst_LPM_MUX12_5_4095)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N926),
    .I3(N990),
    .I4(N862),
    .I5(N798),
    .O(inst_LPM_MUX12_4_4096)
  );
  MUXF8   inst_LPM_MUX10_2_f8 (
    .I0(inst_LPM_MUX10_4_f7_4097),
    .I1(inst_LPM_MUX10_3_f7_4100),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[10])
  );
  MUXF7   inst_LPM_MUX10_4_f7 (
    .I0(inst_LPM_MUX10_6_4098),
    .I1(inst_LPM_MUX10_51_4099),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX10_4_f7_4097)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX10_6_4098)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX10_51_4099)
  );
  MUXF7   inst_LPM_MUX10_3_f7 (
    .I0(inst_LPM_MUX10_5_4101),
    .I1(inst_LPM_MUX10_4_4102),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX10_3_f7_4100)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N668),
    .I3(N732),
    .I4(N604),
    .I5(N540),
    .O(inst_LPM_MUX10_5_4101)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N924),
    .I3(N988),
    .I4(N860),
    .I5(N796),
    .O(inst_LPM_MUX10_4_4102)
  );
  MUXF8   inst_LPM_MUX11_2_f8 (
    .I0(inst_LPM_MUX11_4_f7_4103),
    .I1(inst_LPM_MUX11_3_f7_4106),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[11])
  );
  MUXF7   inst_LPM_MUX11_4_f7 (
    .I0(inst_LPM_MUX11_6_4104),
    .I1(inst_LPM_MUX11_51_4105),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX11_4_f7_4103)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX11_6_4104)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX11_51_4105)
  );
  MUXF7   inst_LPM_MUX11_3_f7 (
    .I0(inst_LPM_MUX11_5_4107),
    .I1(inst_LPM_MUX11_4_4108),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX11_3_f7_4106)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N669),
    .I3(N733),
    .I4(N605),
    .I5(N541),
    .O(inst_LPM_MUX11_5_4107)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N925),
    .I3(N989),
    .I4(N861),
    .I5(N797),
    .O(inst_LPM_MUX11_4_4108)
  );
  MUXF8   inst_LPM_MUX15_2_f8 (
    .I0(inst_LPM_MUX15_4_f7_4109),
    .I1(inst_LPM_MUX15_3_f7_4112),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[15])
  );
  MUXF7   inst_LPM_MUX15_4_f7 (
    .I0(inst_LPM_MUX15_6_4110),
    .I1(inst_LPM_MUX15_51_4111),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX15_4_f7_4109)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX15_6_4110)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX15_51_4111)
  );
  MUXF7   inst_LPM_MUX15_3_f7 (
    .I0(inst_LPM_MUX15_5_4113),
    .I1(inst_LPM_MUX15_4_4114),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX15_3_f7_4112)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N673),
    .I3(N737),
    .I4(N609),
    .I5(N545),
    .O(inst_LPM_MUX15_5_4113)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N929),
    .I3(N993),
    .I4(N865),
    .I5(N801),
    .O(inst_LPM_MUX15_4_4114)
  );
  MUXF8   inst_LPM_MUX13_2_f8 (
    .I0(inst_LPM_MUX13_4_f7_4115),
    .I1(inst_LPM_MUX13_3_f7_4118),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[13])
  );
  MUXF7   inst_LPM_MUX13_4_f7 (
    .I0(inst_LPM_MUX13_6_4116),
    .I1(inst_LPM_MUX13_51_4117),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX13_4_f7_4115)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX13_6_4116)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX13_51_4117)
  );
  MUXF7   inst_LPM_MUX13_3_f7 (
    .I0(inst_LPM_MUX13_5_4119),
    .I1(inst_LPM_MUX13_4_4120),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX13_3_f7_4118)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N671),
    .I3(N735),
    .I4(N607),
    .I5(N543),
    .O(inst_LPM_MUX13_5_4119)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N927),
    .I3(N991),
    .I4(N863),
    .I5(N799),
    .O(inst_LPM_MUX13_4_4120)
  );
  MUXF8   inst_LPM_MUX14_2_f8 (
    .I0(inst_LPM_MUX14_4_f7_4121),
    .I1(inst_LPM_MUX14_3_f7_4124),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[14])
  );
  MUXF7   inst_LPM_MUX14_4_f7 (
    .I0(inst_LPM_MUX14_6_4122),
    .I1(inst_LPM_MUX14_51_4123),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX14_4_f7_4121)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX14_6_4122)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX14_51_4123)
  );
  MUXF7   inst_LPM_MUX14_3_f7 (
    .I0(inst_LPM_MUX14_5_4125),
    .I1(inst_LPM_MUX14_4_4126),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX14_3_f7_4124)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N672),
    .I3(N736),
    .I4(N608),
    .I5(N544),
    .O(inst_LPM_MUX14_5_4125)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N928),
    .I3(N992),
    .I4(N864),
    .I5(N800),
    .O(inst_LPM_MUX14_4_4126)
  );
  MUXF8   inst_LPM_MUX18_2_f8 (
    .I0(inst_LPM_MUX18_4_f7_4127),
    .I1(inst_LPM_MUX18_3_f7_4130),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[18])
  );
  MUXF7   inst_LPM_MUX18_4_f7 (
    .I0(inst_LPM_MUX18_6_4128),
    .I1(inst_LPM_MUX18_51_4129),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX18_4_f7_4127)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX18_6_4128)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX18_51_4129)
  );
  MUXF7   inst_LPM_MUX18_3_f7 (
    .I0(inst_LPM_MUX18_5_4131),
    .I1(inst_LPM_MUX18_4_4132),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX18_3_f7_4130)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N676),
    .I3(N740),
    .I4(N612),
    .I5(N548),
    .O(inst_LPM_MUX18_5_4131)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N932),
    .I3(N996),
    .I4(N868),
    .I5(N804),
    .O(inst_LPM_MUX18_4_4132)
  );
  MUXF8   inst_LPM_MUX16_2_f8 (
    .I0(inst_LPM_MUX16_4_f7_4133),
    .I1(inst_LPM_MUX16_3_f7_4136),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[16])
  );
  MUXF7   inst_LPM_MUX16_4_f7 (
    .I0(inst_LPM_MUX16_6_4134),
    .I1(inst_LPM_MUX16_51_4135),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX16_4_f7_4133)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX16_6_4134)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX16_51_4135)
  );
  MUXF7   inst_LPM_MUX16_3_f7 (
    .I0(inst_LPM_MUX16_5_4137),
    .I1(inst_LPM_MUX16_4_4138),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX16_3_f7_4136)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N674),
    .I3(N738),
    .I4(N610),
    .I5(N546),
    .O(inst_LPM_MUX16_5_4137)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N930),
    .I3(N994),
    .I4(N866),
    .I5(N802),
    .O(inst_LPM_MUX16_4_4138)
  );
  MUXF8   inst_LPM_MUX17_2_f8 (
    .I0(inst_LPM_MUX17_4_f7_4139),
    .I1(inst_LPM_MUX17_3_f7_4142),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[17])
  );
  MUXF7   inst_LPM_MUX17_4_f7 (
    .I0(inst_LPM_MUX17_6_4140),
    .I1(inst_LPM_MUX17_51_4141),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX17_4_f7_4139)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX17_6_4140)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX17_51_4141)
  );
  MUXF7   inst_LPM_MUX17_3_f7 (
    .I0(inst_LPM_MUX17_5_4143),
    .I1(inst_LPM_MUX17_4_4144),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX17_3_f7_4142)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N675),
    .I3(N739),
    .I4(N611),
    .I5(N547),
    .O(inst_LPM_MUX17_5_4143)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N931),
    .I3(N995),
    .I4(N867),
    .I5(N803),
    .O(inst_LPM_MUX17_4_4144)
  );
  MUXF8   inst_LPM_MUX21_2_f8 (
    .I0(inst_LPM_MUX21_4_f7_4145),
    .I1(inst_LPM_MUX21_3_f7_4148),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[21])
  );
  MUXF7   inst_LPM_MUX21_4_f7 (
    .I0(inst_LPM_MUX21_6_4146),
    .I1(inst_LPM_MUX21_51_4147),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX21_4_f7_4145)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX21_6_4146)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX21_51_4147)
  );
  MUXF7   inst_LPM_MUX21_3_f7 (
    .I0(inst_LPM_MUX21_5_4149),
    .I1(inst_LPM_MUX21_4_4150),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX21_3_f7_4148)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N679),
    .I3(N743),
    .I4(N615),
    .I5(N551),
    .O(inst_LPM_MUX21_5_4149)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N935),
    .I3(N999),
    .I4(N871),
    .I5(N807),
    .O(inst_LPM_MUX21_4_4150)
  );
  MUXF8   inst_LPM_MUX19_2_f8 (
    .I0(inst_LPM_MUX19_4_f7_4151),
    .I1(inst_LPM_MUX19_3_f7_4154),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[19])
  );
  MUXF7   inst_LPM_MUX19_4_f7 (
    .I0(inst_LPM_MUX19_6_4152),
    .I1(inst_LPM_MUX19_51_4153),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX19_4_f7_4151)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX19_6_4152)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX19_51_4153)
  );
  MUXF7   inst_LPM_MUX19_3_f7 (
    .I0(inst_LPM_MUX19_5_4155),
    .I1(inst_LPM_MUX19_4_4156),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX19_3_f7_4154)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N677),
    .I3(N741),
    .I4(N613),
    .I5(N549),
    .O(inst_LPM_MUX19_5_4155)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N933),
    .I3(N997),
    .I4(N869),
    .I5(N805),
    .O(inst_LPM_MUX19_4_4156)
  );
  MUXF8   inst_LPM_MUX20_2_f8 (
    .I0(inst_LPM_MUX20_4_f7_4157),
    .I1(inst_LPM_MUX20_3_f7_4160),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[20])
  );
  MUXF7   inst_LPM_MUX20_4_f7 (
    .I0(inst_LPM_MUX20_6_4158),
    .I1(inst_LPM_MUX20_51_4159),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX20_4_f7_4157)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX20_6_4158)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX20_51_4159)
  );
  MUXF7   inst_LPM_MUX20_3_f7 (
    .I0(inst_LPM_MUX20_5_4161),
    .I1(inst_LPM_MUX20_4_4162),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX20_3_f7_4160)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N678),
    .I3(N742),
    .I4(N614),
    .I5(N550),
    .O(inst_LPM_MUX20_5_4161)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N934),
    .I3(N998),
    .I4(N870),
    .I5(N806),
    .O(inst_LPM_MUX20_4_4162)
  );
  MUXF8   inst_LPM_MUX24_2_f8 (
    .I0(inst_LPM_MUX24_4_f7_4163),
    .I1(inst_LPM_MUX24_3_f7_4166),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[24])
  );
  MUXF7   inst_LPM_MUX24_4_f7 (
    .I0(inst_LPM_MUX24_6_4164),
    .I1(inst_LPM_MUX24_51_4165),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX24_4_f7_4163)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N170),
    .I3(N234),
    .I4(N106),
    .I5(N42),
    .O(inst_LPM_MUX24_6_4164)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N426),
    .I3(N490),
    .I4(N362),
    .I5(N298),
    .O(inst_LPM_MUX24_51_4165)
  );
  MUXF7   inst_LPM_MUX24_3_f7 (
    .I0(inst_LPM_MUX24_5_4167),
    .I1(inst_LPM_MUX24_4_4168),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX24_3_f7_4166)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N682),
    .I3(N746),
    .I4(N618),
    .I5(N554),
    .O(inst_LPM_MUX24_5_4167)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N938),
    .I3(N1002),
    .I4(N874),
    .I5(N810),
    .O(inst_LPM_MUX24_4_4168)
  );
  MUXF8   inst_LPM_MUX22_2_f8 (
    .I0(inst_LPM_MUX22_4_f7_4169),
    .I1(inst_LPM_MUX22_3_f7_4172),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[22])
  );
  MUXF7   inst_LPM_MUX22_4_f7 (
    .I0(inst_LPM_MUX22_6_4170),
    .I1(inst_LPM_MUX22_51_4171),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX22_4_f7_4169)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX22_6_4170)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX22_51_4171)
  );
  MUXF7   inst_LPM_MUX22_3_f7 (
    .I0(inst_LPM_MUX22_5_4173),
    .I1(inst_LPM_MUX22_4_4174),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX22_3_f7_4172)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N680),
    .I3(N744),
    .I4(N616),
    .I5(N552),
    .O(inst_LPM_MUX22_5_4173)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N936),
    .I3(N1000),
    .I4(N872),
    .I5(N808),
    .O(inst_LPM_MUX22_4_4174)
  );
  MUXF8   inst_LPM_MUX23_2_f8 (
    .I0(inst_LPM_MUX23_4_f7_4175),
    .I1(inst_LPM_MUX23_3_f7_4178),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[23])
  );
  MUXF7   inst_LPM_MUX23_4_f7 (
    .I0(inst_LPM_MUX23_6_4176),
    .I1(inst_LPM_MUX23_51_4177),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX23_4_f7_4175)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX23_6_4176)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX23_51_4177)
  );
  MUXF7   inst_LPM_MUX23_3_f7 (
    .I0(inst_LPM_MUX23_5_4179),
    .I1(inst_LPM_MUX23_4_4180),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX23_3_f7_4178)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N681),
    .I3(N745),
    .I4(N617),
    .I5(N553),
    .O(inst_LPM_MUX23_5_4179)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N937),
    .I3(N1001),
    .I4(N873),
    .I5(N809),
    .O(inst_LPM_MUX23_4_4180)
  );
  MUXF8   inst_LPM_MUX27_2_f8 (
    .I0(inst_LPM_MUX27_4_f7_4181),
    .I1(inst_LPM_MUX27_3_f7_4184),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[27])
  );
  MUXF7   inst_LPM_MUX27_4_f7 (
    .I0(inst_LPM_MUX27_6_4182),
    .I1(inst_LPM_MUX27_51_4183),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX27_4_f7_4181)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N173),
    .I3(N237),
    .I4(N109),
    .I5(N45),
    .O(inst_LPM_MUX27_6_4182)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N429),
    .I3(N493),
    .I4(N365),
    .I5(N301),
    .O(inst_LPM_MUX27_51_4183)
  );
  MUXF7   inst_LPM_MUX27_3_f7 (
    .I0(inst_LPM_MUX27_5_4185),
    .I1(inst_LPM_MUX27_4_4186),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX27_3_f7_4184)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N685),
    .I3(N749),
    .I4(N621),
    .I5(N557),
    .O(inst_LPM_MUX27_5_4185)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N941),
    .I3(N1005),
    .I4(N877),
    .I5(N813),
    .O(inst_LPM_MUX27_4_4186)
  );
  MUXF8   inst_LPM_MUX25_2_f8 (
    .I0(inst_LPM_MUX25_4_f7_4187),
    .I1(inst_LPM_MUX25_3_f7_4190),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[25])
  );
  MUXF7   inst_LPM_MUX25_4_f7 (
    .I0(inst_LPM_MUX25_6_4188),
    .I1(inst_LPM_MUX25_51_4189),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX25_4_f7_4187)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N171),
    .I3(N235),
    .I4(N107),
    .I5(N43),
    .O(inst_LPM_MUX25_6_4188)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N427),
    .I3(N491),
    .I4(N363),
    .I5(N299),
    .O(inst_LPM_MUX25_51_4189)
  );
  MUXF7   inst_LPM_MUX25_3_f7 (
    .I0(inst_LPM_MUX25_5_4191),
    .I1(inst_LPM_MUX25_4_4192),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX25_3_f7_4190)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N683),
    .I3(N747),
    .I4(N619),
    .I5(N555),
    .O(inst_LPM_MUX25_5_4191)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N939),
    .I3(N1003),
    .I4(N875),
    .I5(N811),
    .O(inst_LPM_MUX25_4_4192)
  );
  MUXF8   inst_LPM_MUX26_2_f8 (
    .I0(inst_LPM_MUX26_4_f7_4193),
    .I1(inst_LPM_MUX26_3_f7_4196),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[26])
  );
  MUXF7   inst_LPM_MUX26_4_f7 (
    .I0(inst_LPM_MUX26_6_4194),
    .I1(inst_LPM_MUX26_51_4195),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX26_4_f7_4193)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N172),
    .I3(N236),
    .I4(N108),
    .I5(N44),
    .O(inst_LPM_MUX26_6_4194)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N428),
    .I3(N492),
    .I4(N364),
    .I5(N300),
    .O(inst_LPM_MUX26_51_4195)
  );
  MUXF7   inst_LPM_MUX26_3_f7 (
    .I0(inst_LPM_MUX26_5_4197),
    .I1(inst_LPM_MUX26_4_4198),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX26_3_f7_4196)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N684),
    .I3(N748),
    .I4(N620),
    .I5(N556),
    .O(inst_LPM_MUX26_5_4197)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N940),
    .I3(N1004),
    .I4(N876),
    .I5(N812),
    .O(inst_LPM_MUX26_4_4198)
  );
  MUXF8   inst_LPM_MUX28_2_f8 (
    .I0(inst_LPM_MUX28_4_f7_4199),
    .I1(inst_LPM_MUX28_3_f7_4202),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[28])
  );
  MUXF7   inst_LPM_MUX28_4_f7 (
    .I0(inst_LPM_MUX28_6_4200),
    .I1(inst_LPM_MUX28_51_4201),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX28_4_f7_4199)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N174),
    .I3(N238),
    .I4(N110),
    .I5(N46),
    .O(inst_LPM_MUX28_6_4200)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N430),
    .I3(N494),
    .I4(N366),
    .I5(N302),
    .O(inst_LPM_MUX28_51_4201)
  );
  MUXF7   inst_LPM_MUX28_3_f7 (
    .I0(inst_LPM_MUX28_5_4203),
    .I1(inst_LPM_MUX28_4_4204),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX28_3_f7_4202)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N686),
    .I3(N750),
    .I4(N622),
    .I5(N558),
    .O(inst_LPM_MUX28_5_4203)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N942),
    .I3(N1006),
    .I4(N878),
    .I5(N814),
    .O(inst_LPM_MUX28_4_4204)
  );
  MUXF8   inst_LPM_MUX29_2_f8 (
    .I0(inst_LPM_MUX29_4_f7_4205),
    .I1(inst_LPM_MUX29_3_f7_4208),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[29])
  );
  MUXF7   inst_LPM_MUX29_4_f7 (
    .I0(inst_LPM_MUX29_6_4206),
    .I1(inst_LPM_MUX29_51_4207),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX29_4_f7_4205)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N175),
    .I3(N239),
    .I4(N111),
    .I5(N47),
    .O(inst_LPM_MUX29_6_4206)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N431),
    .I3(N495),
    .I4(N367),
    .I5(N303),
    .O(inst_LPM_MUX29_51_4207)
  );
  MUXF7   inst_LPM_MUX29_3_f7 (
    .I0(inst_LPM_MUX29_5_4209),
    .I1(inst_LPM_MUX29_4_4210),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX29_3_f7_4208)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N687),
    .I3(N751),
    .I4(N623),
    .I5(N559),
    .O(inst_LPM_MUX29_5_4209)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N943),
    .I3(N1007),
    .I4(N879),
    .I5(N815),
    .O(inst_LPM_MUX29_4_4210)
  );
  MUXF8   inst_LPM_MUX30_2_f8 (
    .I0(inst_LPM_MUX30_4_f7_4211),
    .I1(inst_LPM_MUX30_3_f7_4214),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[30])
  );
  MUXF7   inst_LPM_MUX30_4_f7 (
    .I0(inst_LPM_MUX30_6_4212),
    .I1(inst_LPM_MUX30_51_4213),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX30_4_f7_4211)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N176),
    .I3(N240),
    .I4(N112),
    .I5(N48),
    .O(inst_LPM_MUX30_6_4212)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N432),
    .I3(N496),
    .I4(N368),
    .I5(N304),
    .O(inst_LPM_MUX30_51_4213)
  );
  MUXF7   inst_LPM_MUX30_3_f7 (
    .I0(inst_LPM_MUX30_5_4215),
    .I1(inst_LPM_MUX30_4_4216),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX30_3_f7_4214)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N688),
    .I3(N752),
    .I4(N624),
    .I5(N560),
    .O(inst_LPM_MUX30_5_4215)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N944),
    .I3(N1008),
    .I4(N880),
    .I5(N816),
    .O(inst_LPM_MUX30_4_4216)
  );
  MUXF8   inst_LPM_MUX31_2_f8 (
    .I0(inst_LPM_MUX31_4_f7_4217),
    .I1(inst_LPM_MUX31_3_f7_4220),
    .S(inst_LPM_FF_0_3442),
    .O(sram_bus_dat_r[31])
  );
  MUXF7   inst_LPM_MUX31_4_f7 (
    .I0(inst_LPM_MUX31_6_4218),
    .I1(inst_LPM_MUX31_51_4219),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX31_4_f7_4217)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_6 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N177),
    .I3(N241),
    .I4(N113),
    .I5(N49),
    .O(inst_LPM_MUX31_6_4218)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_51 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N433),
    .I3(N497),
    .I4(N369),
    .I5(N305),
    .O(inst_LPM_MUX31_51_4219)
  );
  MUXF7   inst_LPM_MUX31_3_f7 (
    .I0(inst_LPM_MUX31_5_4221),
    .I1(inst_LPM_MUX31_4_4222),
    .S(inst_LPM_FF_1_3441),
    .O(inst_LPM_MUX31_3_f7_4220)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_5 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N689),
    .I3(N753),
    .I4(N625),
    .I5(N561),
    .O(inst_LPM_MUX31_5_4221)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_3440),
    .I1(inst_LPM_FF_3_3439),
    .I2(N945),
    .I3(N1009),
    .I4(N881),
    .I5(N817),
    .O(inst_LPM_MUX31_4_4222)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<0>  (
    .I0(_n3701[2]),
    .I1(_n3701[1]),
    .I2(_n3701[0]),
    .I3(rhs_array_muxed32[13]),
    .I4(rhs_array_muxed32[12]),
    .I5(rhs_array_muxed32[11]),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<0>_4270 )
  );
  MUXCY   \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<0>_4270 ),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<0>_4271 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<1>  (
    .I0(_n3701[3]),
    .I1(rhs_array_muxed32[14]),
    .I2(_n3701[4]),
    .I3(rhs_array_muxed32[15]),
    .I4(_n3701[5]),
    .I5(rhs_array_muxed32[16]),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<1>_4272 )
  );
  MUXCY   \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<1>  (
    .CI(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<0>_4271 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<1>_4272 ),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<1>_4273 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<2>  (
    .I0(_n3701[6]),
    .I1(rhs_array_muxed32[17]),
    .I2(_n3701[7]),
    .I3(rhs_array_muxed32[18]),
    .I4(_n3701[8]),
    .I5(rhs_array_muxed32[19]),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<2>_4274 )
  );
  MUXCY   \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<2>  (
    .CI(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<1>_4273 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<2>_4274 ),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<2>_4275 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<3>  (
    .I0(_n3701[9]),
    .I1(rhs_array_muxed32[20]),
    .I2(_n3701[10]),
    .I3(rhs_array_muxed32[21]),
    .I4(_n3701[11]),
    .I5(rhs_array_muxed32[22]),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<3>_4276 )
  );
  MUXCY   \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<3>  (
    .CI(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<2>_4275 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<3>_4276 ),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<3>_4277 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<4>  (
    .I0(_n3701[12]),
    .I1(rhs_array_muxed32[23]),
    .I2(_n3701[13]),
    .I3(rhs_array_muxed32[24]),
    .I4(_n3701[14]),
    .I5(rhs_array_muxed32[25]),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<4>_4278 )
  );
  MUXCY   \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<4>  (
    .CI(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<3>_4277 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<4>_4278 ),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<4>_4279 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<5>  (
    .I0(_n3701[15]),
    .I1(rhs_array_muxed32[26]),
    .I2(_n3701[16]),
    .I3(rhs_array_muxed32[27]),
    .I4(_n3701[17]),
    .I5(rhs_array_muxed32[28]),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<5>_4280 )
  );
  MUXCY   \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<5>  (
    .CI(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<4>_4279 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<5>_4280 ),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<5>_4281 )
  );
  MUXCY   \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<6>  (
    .CI(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_cy<5>_4281 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<6>_4282 ),
    .O(\tag_do_tag[20]_GND_1_o_equal_409_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 10 ),
    .CLKOUT0_DIVIDE ( 8 ),
    .CLKOUT1_DIVIDE ( 8 ),
    .CLKOUT2_DIVIDE ( 16 ),
    .CLKOUT3_DIVIDE ( 16 ),
    .CLKOUT4_DIVIDE ( 32 ),
    .CLKOUT5_DIVIDE ( 32 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 270.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 270.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(NLW_crg_pll_adv_CLKOUT1_UNCONNECTED),
    .DEN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(sdram_tccdcon_ready),
    .CLKIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DWE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(NLW_crg_pll_adv_CLKOUT4_UNCONNECTED),
    .REL(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DI({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  BUFPLL_2 (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_BUFPLL_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk4x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   BUFG_1 (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   BUFG_2 (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   BUFG_3 (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[16]),
    .D3(ddrphy_record3_wrdata[0]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[0]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[0]),
    .D4(sdram_master_p0_wrdata[16]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[17]),
    .D3(ddrphy_record3_wrdata[1]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[1]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[1]),
    .D4(sdram_master_p0_wrdata[17]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[18]),
    .D3(ddrphy_record3_wrdata[2]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[2]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[2]),
    .D4(sdram_master_p0_wrdata[18]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[19]),
    .D3(ddrphy_record3_wrdata[3]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[3]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[3]),
    .D4(sdram_master_p0_wrdata[19]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4_2308 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[20]),
    .D3(ddrphy_record3_wrdata[4]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[4]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[4]),
    .D4(sdram_master_p0_wrdata[20]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[21]),
    .D3(ddrphy_record3_wrdata[5]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[5]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[5]),
    .D4(sdram_master_p0_wrdata[21]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[22]),
    .D3(ddrphy_record3_wrdata[6]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[6]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[6]),
    .D4(sdram_master_p0_wrdata[22]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[23]),
    .D3(ddrphy_record3_wrdata[7]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[7]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[7]),
    .D4(sdram_master_p0_wrdata[23]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[24]),
    .D3(ddrphy_record3_wrdata[8]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[8]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[8]),
    .D4(sdram_master_p0_wrdata[24]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[25]),
    .D3(ddrphy_record3_wrdata[9]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[9]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[9]),
    .D4(sdram_master_p0_wrdata[25]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[26]),
    .D3(ddrphy_record3_wrdata[10]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[10]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[10]),
    .D4(sdram_master_p0_wrdata[26]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[27]),
    .D3(ddrphy_record3_wrdata[11]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[11]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[11]),
    .D4(sdram_master_p0_wrdata[27]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[28]),
    .D3(ddrphy_record3_wrdata[12]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[12]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[12]),
    .D4(sdram_master_p0_wrdata[28]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[29]),
    .D3(ddrphy_record3_wrdata[13]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[13]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[13]),
    .D4(sdram_master_p0_wrdata[29]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[30]),
    .D3(ddrphy_record3_wrdata[14]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[14]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[14]),
    .D4(sdram_master_p0_wrdata[30]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[31]),
    .D3(ddrphy_record3_wrdata[15]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[15]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(ddrphy_drive_dq_n0_2418),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_660),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata[15]),
    .D4(sdram_master_p0_wrdata[31]),
    .TCE(sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_660),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_660)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_82),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_83),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[0]),
    .Q2(ddrphy_record0_rddata[0]),
    .Q1(ddrphy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[0]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[1]),
    .Q2(ddrphy_record0_rddata[1]),
    .Q1(ddrphy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[1]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[2]),
    .Q2(ddrphy_record0_rddata[2]),
    .Q1(ddrphy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[2]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[3]),
    .Q2(ddrphy_record0_rddata[3]),
    .Q1(ddrphy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[3]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[4]),
    .Q2(ddrphy_record0_rddata[4]),
    .Q1(ddrphy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[4]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5_2327 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[5]),
    .Q2(ddrphy_record0_rddata[5]),
    .Q1(ddrphy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[5]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[6]),
    .Q2(ddrphy_record0_rddata[6]),
    .Q1(ddrphy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[6]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[7]),
    .Q2(ddrphy_record0_rddata[7]),
    .Q1(ddrphy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[7]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[8]),
    .Q2(ddrphy_record0_rddata[8]),
    .Q1(ddrphy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[8]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[9]),
    .Q2(ddrphy_record0_rddata[9]),
    .Q1(ddrphy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[9]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[10]),
    .Q2(ddrphy_record0_rddata[10]),
    .Q1(ddrphy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[10]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[11]),
    .Q2(ddrphy_record0_rddata[11]),
    .Q1(ddrphy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[11]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[12]),
    .Q2(ddrphy_record0_rddata[12]),
    .Q1(ddrphy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[12]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[13]),
    .Q2(ddrphy_record0_rddata[13]),
    .Q1(ddrphy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[13]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[14]),
    .Q2(ddrphy_record0_rddata[14]),
    .Q1(ddrphy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[14]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[15]),
    .Q2(ddrphy_record0_rddata[15]),
    .Q1(ddrphy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D(ddrphy_dq_i[15]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_610),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .Q(ddrphy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .Q(ddrphy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .Q(ddrphy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_5 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .Q(ddrphy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_6 (
    .D0(sdram_tccdcon_ready),
    .D1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_333_o),
    .CE(sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .Q(ddram_clock_p_OBUF_213)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .D1(sdram_tccdcon_ready),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_333_o),
    .CE(sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .Q(ddram_clock_n_OBUF_215)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(ddrphy_dq_o[0]),
    .T(ddrphy_dq_t[0]),
    .O(ddrphy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(ddrphy_dq_o[1]),
    .T(ddrphy_dq_t[1]),
    .O(ddrphy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(ddrphy_dq_o[2]),
    .T(ddrphy_dq_t[2]),
    .O(ddrphy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(ddrphy_dq_o[3]),
    .T(ddrphy_dq_t[3]),
    .O(ddrphy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(ddrphy_dq_o[4]),
    .T(ddrphy_dq_t[4]),
    .O(ddrphy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(ddrphy_dq_o[5]),
    .T(ddrphy_dq_t[5]),
    .O(ddrphy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(ddrphy_dq_o[6]),
    .T(ddrphy_dq_t[6]),
    .O(ddrphy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7_2351 (
    .I(ddrphy_dq_o[7]),
    .T(ddrphy_dq_t[7]),
    .O(ddrphy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(ddrphy_dq_o[8]),
    .T(ddrphy_dq_t[8]),
    .O(ddrphy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(ddrphy_dq_o[9]),
    .T(ddrphy_dq_t[9]),
    .O(ddrphy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(ddrphy_dq_o[10]),
    .T(ddrphy_dq_t[10]),
    .O(ddrphy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(ddrphy_dq_o[11]),
    .T(ddrphy_dq_t[11]),
    .O(ddrphy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(ddrphy_dq_o[12]),
    .T(ddrphy_dq_t[12]),
    .O(ddrphy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(ddrphy_dq_o[13]),
    .T(ddrphy_dq_t[13]),
    .O(ddrphy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(ddrphy_dq_o[14]),
    .T(ddrphy_dq_t[14]),
    .O(ddrphy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(ddrphy_dq_o[15]),
    .T(ddrphy_dq_t[15]),
    .O(ddrphy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_8 (
    .I(ddrphy_dqs_o[0]),
    .T(ddrphy_dqs_t[0]),
    .O(ddram_dqs[0])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_1 (
    .I(ddrphy_dqs_o[1]),
    .T(ddrphy_dqs_t[1]),
    .O(ddram_dqs[1])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<29>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [28]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [29]),
    .O(\lm32_cpu/branch_target_d [31])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/branch_target_d [30])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<28>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [27]),
    .DI(\lm32_cpu/instruction_unit/pc_d [30]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [28]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [28])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/branch_target_d [29])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<27>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [26]),
    .DI(\lm32_cpu/instruction_unit/pc_d [29]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [27]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [27])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/branch_target_d [28])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<26>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [25]),
    .DI(\lm32_cpu/instruction_unit/pc_d [28]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [26]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [26])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/branch_target_d [27])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<25>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [24]),
    .DI(\lm32_cpu/instruction_unit/pc_d [27]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [25]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [25])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/branch_target_d [26])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<24>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [23]),
    .DI(\lm32_cpu/instruction_unit/pc_d [26]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [24]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [24])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/branch_target_d [25])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<23>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [22]),
    .DI(\lm32_cpu/instruction_unit/pc_d [25]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [23]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [23])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/branch_target_d [24])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<22>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [21]),
    .DI(\lm32_cpu/instruction_unit/pc_d [24]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [22]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [22])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/branch_target_d [23])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<21>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [20]),
    .DI(\lm32_cpu/instruction_unit/pc_d [23]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [21]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [21])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/branch_target_d [22])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<20>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [19]),
    .DI(\lm32_cpu/instruction_unit/pc_d [22]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [20]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [20])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/branch_target_d [21])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<19>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [18]),
    .DI(\lm32_cpu/instruction_unit/pc_d [21]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [19]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [19])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/branch_target_d [20])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<18>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [17]),
    .DI(\lm32_cpu/instruction_unit/pc_d [20]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [18]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [18])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/branch_target_d [19])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<17>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [16]),
    .DI(\lm32_cpu/instruction_unit/pc_d [19]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [17]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [17])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/branch_target_d [18])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<16>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [15]),
    .DI(\lm32_cpu/instruction_unit/pc_d [18]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [16]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [16])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/branch_target_d [17])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<15>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [14]),
    .DI(\lm32_cpu/instruction_unit/pc_d [17]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [15]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<15>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [17]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [15])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/branch_target_d [16])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<14>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [13]),
    .DI(\lm32_cpu/instruction_unit/pc_d [16]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [14]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<14>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [16]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [14])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/branch_target_d [15])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<13>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [12]),
    .DI(\lm32_cpu/instruction_unit/pc_d [15]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [13]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<13>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [15]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [13])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/branch_target_d [14])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<12>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [11]),
    .DI(\lm32_cpu/instruction_unit/pc_d [14]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [12]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<12>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [14]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [12])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/branch_target_d [13])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<11>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [10]),
    .DI(\lm32_cpu/instruction_unit/pc_d [13]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [11]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<11>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [13]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [11])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/branch_target_d [12])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<10>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [9]),
    .DI(\lm32_cpu/instruction_unit/pc_d [12]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [10]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<10>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [12]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [10])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/branch_target_d [11])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<9>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [8]),
    .DI(\lm32_cpu/instruction_unit/pc_d [11]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [9]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<9>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [11]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [9])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/branch_target_d [10])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<8>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [7]),
    .DI(\lm32_cpu/instruction_unit/pc_d [10]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [8]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<8>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [10]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [8])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/branch_target_d [9])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<7>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [6]),
    .DI(\lm32_cpu/instruction_unit/pc_d [9]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [7]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<7>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [9]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [7])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/branch_target_d [8])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<6>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [5]),
    .DI(\lm32_cpu/instruction_unit/pc_d [8]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [6]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [8]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [6])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/branch_target_d [7])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<5>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [4]),
    .DI(\lm32_cpu/instruction_unit/pc_d [7]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [5]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [7]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [5])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/branch_target_d [6])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<4>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [3]),
    .DI(\lm32_cpu/instruction_unit/pc_d [6]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [4]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [6]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [4])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/branch_target_d [5])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<3>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [2]),
    .DI(\lm32_cpu/instruction_unit/pc_d [5]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [3]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [5]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [3])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/branch_target_d [4])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<2>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [1]),
    .DI(\lm32_cpu/instruction_unit/pc_d [4]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [2]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [4]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [2])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/branch_target_d [3])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<1>  (
    .CI(\lm32_cpu/Madd_branch_target_d_cy [0]),
    .DI(\lm32_cpu/instruction_unit/pc_d [3]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [1]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [3]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [1])
  );
  XORCY   \lm32_cpu/Madd_branch_target_d_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .LI(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/branch_target_d [2])
  );
  MUXCY   \lm32_cpu/Madd_branch_target_d_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(\lm32_cpu/instruction_unit/pc_d [2]),
    .S(\lm32_cpu/Madd_branch_target_d_lut [0]),
    .O(\lm32_cpu/Madd_branch_target_d_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/Madd_branch_target_d_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [2]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [0])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<31>  (
    .CI(\lm32_cpu/Mcount_cc_cy [30]),
    .LI(\lm32_cpu/Mcount_cc_xor<31>_rt_8212 ),
    .O(\lm32_cpu/Result [31])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .LI(\lm32_cpu/Mcount_cc_cy<30>_rt_8151 ),
    .O(\lm32_cpu/Result [30])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<30>  (
    .CI(\lm32_cpu/Mcount_cc_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<30>_rt_8151 ),
    .O(\lm32_cpu/Mcount_cc_cy [30])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .LI(\lm32_cpu/Mcount_cc_cy<29>_rt_8152 ),
    .O(\lm32_cpu/Result [29])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<29>  (
    .CI(\lm32_cpu/Mcount_cc_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<29>_rt_8152 ),
    .O(\lm32_cpu/Mcount_cc_cy [29])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .LI(\lm32_cpu/Mcount_cc_cy<28>_rt_8153 ),
    .O(\lm32_cpu/Result [28])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<28>  (
    .CI(\lm32_cpu/Mcount_cc_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<28>_rt_8153 ),
    .O(\lm32_cpu/Mcount_cc_cy [28])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .LI(\lm32_cpu/Mcount_cc_cy<27>_rt_8154 ),
    .O(\lm32_cpu/Result [27])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<27>  (
    .CI(\lm32_cpu/Mcount_cc_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<27>_rt_8154 ),
    .O(\lm32_cpu/Mcount_cc_cy [27])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .LI(\lm32_cpu/Mcount_cc_cy<26>_rt_8155 ),
    .O(\lm32_cpu/Result [26])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<26>  (
    .CI(\lm32_cpu/Mcount_cc_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<26>_rt_8155 ),
    .O(\lm32_cpu/Mcount_cc_cy [26])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .LI(\lm32_cpu/Mcount_cc_cy<25>_rt_8156 ),
    .O(\lm32_cpu/Result [25])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<25>  (
    .CI(\lm32_cpu/Mcount_cc_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<25>_rt_8156 ),
    .O(\lm32_cpu/Mcount_cc_cy [25])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .LI(\lm32_cpu/Mcount_cc_cy<24>_rt_8157 ),
    .O(\lm32_cpu/Result [24])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<24>  (
    .CI(\lm32_cpu/Mcount_cc_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<24>_rt_8157 ),
    .O(\lm32_cpu/Mcount_cc_cy [24])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .LI(\lm32_cpu/Mcount_cc_cy<23>_rt_8158 ),
    .O(\lm32_cpu/Result [23])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<23>  (
    .CI(\lm32_cpu/Mcount_cc_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<23>_rt_8158 ),
    .O(\lm32_cpu/Mcount_cc_cy [23])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .LI(\lm32_cpu/Mcount_cc_cy<22>_rt_8159 ),
    .O(\lm32_cpu/Result [22])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<22>  (
    .CI(\lm32_cpu/Mcount_cc_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<22>_rt_8159 ),
    .O(\lm32_cpu/Mcount_cc_cy [22])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .LI(\lm32_cpu/Mcount_cc_cy<21>_rt_8160 ),
    .O(\lm32_cpu/Result [21])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<21>  (
    .CI(\lm32_cpu/Mcount_cc_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<21>_rt_8160 ),
    .O(\lm32_cpu/Mcount_cc_cy [21])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .LI(\lm32_cpu/Mcount_cc_cy<20>_rt_8161 ),
    .O(\lm32_cpu/Result [20])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<20>  (
    .CI(\lm32_cpu/Mcount_cc_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<20>_rt_8161 ),
    .O(\lm32_cpu/Mcount_cc_cy [20])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .LI(\lm32_cpu/Mcount_cc_cy<19>_rt_8162 ),
    .O(\lm32_cpu/Result [19])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<19>  (
    .CI(\lm32_cpu/Mcount_cc_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<19>_rt_8162 ),
    .O(\lm32_cpu/Mcount_cc_cy [19])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .LI(\lm32_cpu/Mcount_cc_cy<18>_rt_8163 ),
    .O(\lm32_cpu/Result [18])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<18>  (
    .CI(\lm32_cpu/Mcount_cc_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<18>_rt_8163 ),
    .O(\lm32_cpu/Mcount_cc_cy [18])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .LI(\lm32_cpu/Mcount_cc_cy<17>_rt_8164 ),
    .O(\lm32_cpu/Result [17])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<17>  (
    .CI(\lm32_cpu/Mcount_cc_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<17>_rt_8164 ),
    .O(\lm32_cpu/Mcount_cc_cy [17])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .LI(\lm32_cpu/Mcount_cc_cy<16>_rt_8165 ),
    .O(\lm32_cpu/Result [16])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<16>  (
    .CI(\lm32_cpu/Mcount_cc_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<16>_rt_8165 ),
    .O(\lm32_cpu/Mcount_cc_cy [16])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .LI(\lm32_cpu/Mcount_cc_cy<15>_rt_8166 ),
    .O(\lm32_cpu/Result [15])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<15>  (
    .CI(\lm32_cpu/Mcount_cc_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<15>_rt_8166 ),
    .O(\lm32_cpu/Mcount_cc_cy [15])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .LI(\lm32_cpu/Mcount_cc_cy<14>_rt_8167 ),
    .O(\lm32_cpu/Result [14])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<14>  (
    .CI(\lm32_cpu/Mcount_cc_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<14>_rt_8167 ),
    .O(\lm32_cpu/Mcount_cc_cy [14])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .LI(\lm32_cpu/Mcount_cc_cy<13>_rt_8168 ),
    .O(\lm32_cpu/Result [13])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<13>  (
    .CI(\lm32_cpu/Mcount_cc_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<13>_rt_8168 ),
    .O(\lm32_cpu/Mcount_cc_cy [13])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .LI(\lm32_cpu/Mcount_cc_cy<12>_rt_8169 ),
    .O(\lm32_cpu/Result [12])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<12>  (
    .CI(\lm32_cpu/Mcount_cc_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<12>_rt_8169 ),
    .O(\lm32_cpu/Mcount_cc_cy [12])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .LI(\lm32_cpu/Mcount_cc_cy<11>_rt_8170 ),
    .O(\lm32_cpu/Result [11])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<11>  (
    .CI(\lm32_cpu/Mcount_cc_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<11>_rt_8170 ),
    .O(\lm32_cpu/Mcount_cc_cy [11])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .LI(\lm32_cpu/Mcount_cc_cy<10>_rt_8171 ),
    .O(\lm32_cpu/Result [10])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<10>  (
    .CI(\lm32_cpu/Mcount_cc_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<10>_rt_8171 ),
    .O(\lm32_cpu/Mcount_cc_cy [10])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .LI(\lm32_cpu/Mcount_cc_cy<9>_rt_8172 ),
    .O(\lm32_cpu/Result [9])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<9>  (
    .CI(\lm32_cpu/Mcount_cc_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<9>_rt_8172 ),
    .O(\lm32_cpu/Mcount_cc_cy [9])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .LI(\lm32_cpu/Mcount_cc_cy<8>_rt_8173 ),
    .O(\lm32_cpu/Result [8])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<8>  (
    .CI(\lm32_cpu/Mcount_cc_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<8>_rt_8173 ),
    .O(\lm32_cpu/Mcount_cc_cy [8])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .LI(\lm32_cpu/Mcount_cc_cy<7>_rt_8174 ),
    .O(\lm32_cpu/Result [7])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<7>  (
    .CI(\lm32_cpu/Mcount_cc_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<7>_rt_8174 ),
    .O(\lm32_cpu/Mcount_cc_cy [7])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .LI(\lm32_cpu/Mcount_cc_cy<6>_rt_8175 ),
    .O(\lm32_cpu/Result [6])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<6>  (
    .CI(\lm32_cpu/Mcount_cc_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<6>_rt_8175 ),
    .O(\lm32_cpu/Mcount_cc_cy [6])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .LI(\lm32_cpu/Mcount_cc_cy<5>_rt_8176 ),
    .O(\lm32_cpu/Result [5])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<5>  (
    .CI(\lm32_cpu/Mcount_cc_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<5>_rt_8176 ),
    .O(\lm32_cpu/Mcount_cc_cy [5])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .LI(\lm32_cpu/Mcount_cc_cy<4>_rt_8177 ),
    .O(\lm32_cpu/Result [4])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<4>  (
    .CI(\lm32_cpu/Mcount_cc_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<4>_rt_8177 ),
    .O(\lm32_cpu/Mcount_cc_cy [4])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .LI(\lm32_cpu/Mcount_cc_cy<3>_rt_8178 ),
    .O(\lm32_cpu/Result [3])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<3>  (
    .CI(\lm32_cpu/Mcount_cc_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<3>_rt_8178 ),
    .O(\lm32_cpu/Mcount_cc_cy [3])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .LI(\lm32_cpu/Mcount_cc_cy<2>_rt_8179 ),
    .O(\lm32_cpu/Result [2])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<2>  (
    .CI(\lm32_cpu/Mcount_cc_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<2>_rt_8179 ),
    .O(\lm32_cpu/Mcount_cc_cy [2])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .LI(\lm32_cpu/Mcount_cc_cy<1>_rt_8180 ),
    .O(\lm32_cpu/Result [1])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<1>  (
    .CI(\lm32_cpu/Mcount_cc_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcount_cc_cy<1>_rt_8180 ),
    .O(\lm32_cpu/Mcount_cc_cy [1])
  );
  XORCY   \lm32_cpu/Mcount_cc_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .LI(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Result [0])
  );
  MUXCY   \lm32_cpu/Mcount_cc_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/Mcount_cc_lut [0]),
    .O(\lm32_cpu/Mcount_cc_cy [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<32>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31]),
    .LI(sdram_tccdcon_ready),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [32])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_4569 ),
    .LI(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_subResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_4569 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Msub_tmp_subResult_Madd_lut [0])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [31])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<31>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30]),
    .DI(\lm32_cpu/operand_0_x [31]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<31>  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [31])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [30])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<30>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29]),
    .DI(\lm32_cpu/operand_0_x [30]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<30>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [30])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [29])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<29>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28]),
    .DI(\lm32_cpu/operand_0_x [29]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<29>  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [29])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [28])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<28>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27]),
    .DI(\lm32_cpu/operand_0_x [28]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<28>  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [28])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [27])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<27>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26]),
    .DI(\lm32_cpu/operand_0_x [27]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<27>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [27])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [26])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<26>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25]),
    .DI(\lm32_cpu/operand_0_x [26]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<26>  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [26])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [25])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<25>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24]),
    .DI(\lm32_cpu/operand_0_x [25]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<25>  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [25])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [24])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<24>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23]),
    .DI(\lm32_cpu/operand_0_x [24]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<24>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [24])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [23])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<23>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22]),
    .DI(\lm32_cpu/operand_0_x [23]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<23>  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [23])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [22])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<22>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21]),
    .DI(\lm32_cpu/operand_0_x [22]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<22>  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [22])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [21])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<21>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20]),
    .DI(\lm32_cpu/operand_0_x [21]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<21>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [21])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [20])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<20>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19]),
    .DI(\lm32_cpu/operand_0_x [20]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<20>  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [20])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [19])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<19>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18]),
    .DI(\lm32_cpu/operand_0_x [19]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<19>  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [19])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [18])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<18>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17]),
    .DI(\lm32_cpu/operand_0_x [18]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<18>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [18])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [17])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<17>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16]),
    .DI(\lm32_cpu/operand_0_x [17]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<17>  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [17])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [16])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<16>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15]),
    .DI(\lm32_cpu/operand_0_x [16]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<16>  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [16])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [15])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<15>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14]),
    .DI(\lm32_cpu/operand_0_x [15]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<15>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [15])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [14])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<14>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13]),
    .DI(\lm32_cpu/operand_0_x [14]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<14>  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [14])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [13])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<13>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12]),
    .DI(\lm32_cpu/operand_0_x [13]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<13>  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [13])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [12])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<12>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11]),
    .DI(\lm32_cpu/operand_0_x [12]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<12>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [12])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [11])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<11>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10]),
    .DI(\lm32_cpu/operand_0_x [11]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<11>  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [11])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [10])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<10>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9]),
    .DI(\lm32_cpu/operand_0_x [10]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [10])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [9])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<9>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8]),
    .DI(\lm32_cpu/operand_0_x [9]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [9])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [8])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<8>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7]),
    .DI(\lm32_cpu/operand_0_x [8]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [8])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [7])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<7>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6]),
    .DI(\lm32_cpu/operand_0_x [7]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/operand_1_x [7]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [7])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [6])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<6>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5]),
    .DI(\lm32_cpu/operand_0_x [6]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [6])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [5])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<5>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4]),
    .DI(\lm32_cpu/operand_0_x [5]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [5])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [4])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<4>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3]),
    .DI(\lm32_cpu/operand_0_x [4]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [4])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [3])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<3>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2]),
    .DI(\lm32_cpu/operand_0_x [3]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [3])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [2])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<2>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1]),
    .DI(\lm32_cpu/operand_0_x [2]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [2])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [1])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<1>  (
    .CI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0]),
    .DI(\lm32_cpu/operand_0_x [1]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [1])
  );
  XORCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_xor<0>  (
    .CI(\lm32_cpu/adder_op_x_4569 ),
    .LI(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/tmp_addResult [0])
  );
  MUXCY   \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy<0>  (
    .CI(\lm32_cpu/adder_op_x_4569 ),
    .DI(\lm32_cpu/operand_0_x [0]),
    .S(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .O(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_lut [0])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<10>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [10]),
    .O(\lm32_cpu/cmp_zero )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<10>  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [10])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<9>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [9]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<9>  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_1_x [28]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_1_x [29]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [9])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<8>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<8>  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_1_x [25]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_1_x [26]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [8])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<7>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [7]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<7>  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_1_x [22]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_1_x [23]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [7])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<6>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [6]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<6>  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_1_x [19]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_1_x [20]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [6])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<5>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<5>  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_1_x [16]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_1_x [17]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [5])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<4>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [4]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<4>  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_1_x [13]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_1_x [14]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [4])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<3>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [3]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<3>  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_1_x [10]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_1_x [11]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [3])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<2>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<2>  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/operand_1_x [6]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_1_x [7]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_1_x [8]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [2])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<1>  (
    .CI(\lm32_cpu/Mcompar_cmp_zero_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [1]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<1>  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_1_x [5]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [1])
  );
  MUXCY   \lm32_cpu/Mcompar_cmp_zero_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/Mcompar_cmp_zero_lut [0]),
    .O(\lm32_cpu/Mcompar_cmp_zero_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/Mcompar_cmp_zero_lut<0>  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .I3(\lm32_cpu/operand_1_x [1]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_1_x [2]),
    .O(\lm32_cpu/Mcompar_cmp_zero_lut [0])
  );
  FDR   \lm32_cpu/cc_31  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [31])
  );
  FDR   \lm32_cpu/cc_30  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [30])
  );
  FDR   \lm32_cpu/cc_29  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [29])
  );
  FDR   \lm32_cpu/cc_28  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [28])
  );
  FDR   \lm32_cpu/cc_27  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [27])
  );
  FDR   \lm32_cpu/cc_26  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [26])
  );
  FDR   \lm32_cpu/cc_25  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [25])
  );
  FDR   \lm32_cpu/cc_24  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [24])
  );
  FDR   \lm32_cpu/cc_23  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [23])
  );
  FDR   \lm32_cpu/cc_22  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [22])
  );
  FDR   \lm32_cpu/cc_21  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [21])
  );
  FDR   \lm32_cpu/cc_20  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [20])
  );
  FDR   \lm32_cpu/cc_19  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [19])
  );
  FDR   \lm32_cpu/cc_18  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [18])
  );
  FDR   \lm32_cpu/cc_17  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [17])
  );
  FDR   \lm32_cpu/cc_16  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [16])
  );
  FDR   \lm32_cpu/cc_15  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [15])
  );
  FDR   \lm32_cpu/cc_14  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [14])
  );
  FDR   \lm32_cpu/cc_13  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [13])
  );
  FDR   \lm32_cpu/cc_12  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [12])
  );
  FDR   \lm32_cpu/cc_11  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [11])
  );
  FDR   \lm32_cpu/cc_10  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [10])
  );
  FDR   \lm32_cpu/cc_9  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [9])
  );
  FDR   \lm32_cpu/cc_8  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [8])
  );
  FDR   \lm32_cpu/cc_7  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [7])
  );
  FDR   \lm32_cpu/cc_6  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [6])
  );
  FDR   \lm32_cpu/cc_5  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [5])
  );
  FDR   \lm32_cpu/cc_4  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [4])
  );
  FDR   \lm32_cpu/cc_3  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [3])
  );
  FDR   \lm32_cpu/cc_2  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [2])
  );
  FDR   \lm32_cpu/cc_1  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [1])
  );
  FDR   \lm32_cpu/cc_0  (
    .C(sys_clk),
    .D(\lm32_cpu/Result [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/cc [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers40  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers40_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers39  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers39_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers41  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers41_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers37  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers37_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers36  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers36_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers38  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers38_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers34  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers34_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers33  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers33_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers35  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers35_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers32  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers32_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers31  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers31_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers30  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers30_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers29  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers29_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers27  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers27_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers26  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers26_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers28  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers28_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers25  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers25_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers24  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers24_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers23  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers23_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers22  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers22_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers20  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers20_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers10  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers10_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers21  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers21_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers9  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers9_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers8  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers8_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers7  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers7_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers6  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers6_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers4  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers4_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers3  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers3_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers5  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers5_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers2  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers2_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [1])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers133  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers133_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_0 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers132  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [31]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers132_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [31])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers131  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [30]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers131_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [30])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers129  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [28]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers129_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [28])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers128  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [27]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers128_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [27])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers130  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [29]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers130_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [29])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers127  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [26]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers127_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [26])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers126  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [25]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers126_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [25])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers125  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [24]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers125_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [24])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers124  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [23]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers124_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [23])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers122  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [21]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers122_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [21])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers121  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [20]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers121_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [20])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers123  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [22]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers123_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [22])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers120  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [19]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers120_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [19])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers119  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [18]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers119_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [18])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers118  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [17]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers118_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [17])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers117  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [16]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers117_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [16])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers115  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [14]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers115_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [14])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers114  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [13]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers114_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [13])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers116  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [15]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers116_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [15])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers113  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [12]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers113_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [12])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers112  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [11]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers112_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [11])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers111  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [10]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers111_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [10])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers110  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [9]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers110_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [9])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers18  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [7]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers18_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [7])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers17  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [6]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers17_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [6])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers19  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [8]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers19_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [8])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers16  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [5]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers16_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [5])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers15  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [4]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers15_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [4])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers14  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [3]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers14_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [3])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers13  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [2]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers13_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [2])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers11  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [0]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers11_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [0])
  );
  RAM32X1D #(
    .INIT ( 32'h00000000 ))
  \lm32_cpu/Mram_registers12  (
    .A0(\lm32_cpu/write_idx_w [0]),
    .A1(\lm32_cpu/write_idx_w [1]),
    .A2(\lm32_cpu/write_idx_w [2]),
    .A3(\lm32_cpu/write_idx_w [3]),
    .A4(\lm32_cpu/write_idx_w [4]),
    .D(\lm32_cpu/w_result [1]),
    .DPRA0(\lm32_cpu/instruction_unit/instruction_d [16]),
    .DPRA1(\lm32_cpu/instruction_unit/instruction_d [17]),
    .DPRA2(\lm32_cpu/instruction_unit/instruction_d [18]),
    .DPRA3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .DPRA4(\lm32_cpu/instruction_unit/instruction_d [20]),
    .WCLK(sys_clk),
    .WE(\lm32_cpu/reg_write_enable_q_w ),
    .SPO(\NLW_lm32_cpu/Mram_registers12_SPO_UNCONNECTED ),
    .DPO(\lm32_cpu/reg_data_1 [1])
  );
  FDR   \lm32_cpu/write_enable_w  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_5195 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_enable_w_5461 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_bypass_enable_x ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/m_bypass_enable_m_5233 )
  );
  FDRE   \lm32_cpu/branch_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_x ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_m_5232 )
  );
  FDRE   \lm32_cpu/csr_write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/csr_write_enable_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/csr_write_enable_x_5300 )
  );
  FDRE   \lm32_cpu/eret_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/eret_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eret_x_5301 )
  );
  FDRE   \lm32_cpu/scall_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/scall_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/scall_x_5302 )
  );
  FDRE   \lm32_cpu/csr_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/csr_x [2])
  );
  FDRE   \lm32_cpu/csr_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/csr_x [1])
  );
  FDRE   \lm32_cpu/csr_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/csr_x [0])
  );
  FDRE   \lm32_cpu/write_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_enable_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_enable_x_5321 )
  );
  FDRE   \lm32_cpu/x_bypass_enable_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_bypass_enable_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/x_bypass_enable_x_5323 )
  );
  FDRE   \lm32_cpu/branch_target_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [31])
  );
  FDRE   \lm32_cpu/branch_target_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [30])
  );
  FDRE   \lm32_cpu/branch_target_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [29])
  );
  FDRE   \lm32_cpu/branch_target_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [28])
  );
  FDRE   \lm32_cpu/branch_target_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [27])
  );
  FDRE   \lm32_cpu/branch_target_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [26])
  );
  FDRE   \lm32_cpu/branch_target_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [25])
  );
  FDRE   \lm32_cpu/branch_target_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [24])
  );
  FDRE   \lm32_cpu/branch_target_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [23])
  );
  FDRE   \lm32_cpu/branch_target_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [22])
  );
  FDRE   \lm32_cpu/branch_target_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [21])
  );
  FDRE   \lm32_cpu/branch_target_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [20])
  );
  FDRE   \lm32_cpu/branch_target_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [19])
  );
  FDRE   \lm32_cpu/branch_target_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [18])
  );
  FDRE   \lm32_cpu/branch_target_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [17])
  );
  FDRE   \lm32_cpu/branch_target_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [16])
  );
  FDRE   \lm32_cpu/branch_target_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [15])
  );
  FDRE   \lm32_cpu/branch_target_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [14])
  );
  FDRE   \lm32_cpu/branch_target_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [13])
  );
  FDRE   \lm32_cpu/branch_target_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [12])
  );
  FDRE   \lm32_cpu/branch_target_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [11])
  );
  FDRE   \lm32_cpu/branch_target_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [10])
  );
  FDRE   \lm32_cpu/branch_target_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [9])
  );
  FDRE   \lm32_cpu/branch_target_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [8])
  );
  FDRE   \lm32_cpu/branch_target_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [7])
  );
  FDRE   \lm32_cpu/branch_target_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [6])
  );
  FDRE   \lm32_cpu/branch_target_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [5])
  );
  FDRE   \lm32_cpu/branch_target_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [4])
  );
  FDRE   \lm32_cpu/branch_target_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [3])
  );
  FDRE   \lm32_cpu/branch_target_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_m [2])
  );
  FDRE   \lm32_cpu/branch_target_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [31])
  );
  FDRE   \lm32_cpu/branch_target_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [30])
  );
  FDRE   \lm32_cpu/branch_target_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [29])
  );
  FDRE   \lm32_cpu/branch_target_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [28])
  );
  FDRE   \lm32_cpu/branch_target_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [27])
  );
  FDRE   \lm32_cpu/branch_target_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [26])
  );
  FDRE   \lm32_cpu/branch_target_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [25])
  );
  FDRE   \lm32_cpu/branch_target_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [24])
  );
  FDRE   \lm32_cpu/branch_target_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [23])
  );
  FDRE   \lm32_cpu/branch_target_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [22])
  );
  FDRE   \lm32_cpu/branch_target_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [21])
  );
  FDRE   \lm32_cpu/branch_target_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [20])
  );
  FDRE   \lm32_cpu/branch_target_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [19])
  );
  FDRE   \lm32_cpu/branch_target_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [18])
  );
  FDRE   \lm32_cpu/branch_target_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [17])
  );
  FDRE   \lm32_cpu/branch_target_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [16])
  );
  FDRE   \lm32_cpu/branch_target_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [15])
  );
  FDRE   \lm32_cpu/branch_target_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [14])
  );
  FDRE   \lm32_cpu/branch_target_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [13])
  );
  FDRE   \lm32_cpu/branch_target_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [12])
  );
  FDRE   \lm32_cpu/branch_target_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [11])
  );
  FDRE   \lm32_cpu/branch_target_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [10])
  );
  FDRE   \lm32_cpu/branch_target_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [9])
  );
  FDRE   \lm32_cpu/branch_target_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [8])
  );
  FDRE   \lm32_cpu/branch_target_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [7])
  );
  FDRE   \lm32_cpu/branch_target_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [6])
  );
  FDRE   \lm32_cpu/branch_target_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [5])
  );
  FDRE   \lm32_cpu/branch_target_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [4])
  );
  FDRE   \lm32_cpu/branch_target_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [3])
  );
  FDRE   \lm32_cpu/branch_target_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_target_x [2])
  );
  FDR   \lm32_cpu/operand_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [31])
  );
  FDR   \lm32_cpu/operand_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [30])
  );
  FDR   \lm32_cpu/operand_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [29])
  );
  FDR   \lm32_cpu/operand_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [28])
  );
  FDR   \lm32_cpu/operand_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [27])
  );
  FDR   \lm32_cpu/operand_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [26])
  );
  FDR   \lm32_cpu/operand_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [25])
  );
  FDR   \lm32_cpu/operand_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [24])
  );
  FDR   \lm32_cpu/operand_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [23])
  );
  FDR   \lm32_cpu/operand_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [22])
  );
  FDR   \lm32_cpu/operand_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [21])
  );
  FDR   \lm32_cpu/operand_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [20])
  );
  FDR   \lm32_cpu/operand_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [19])
  );
  FDR   \lm32_cpu/operand_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [18])
  );
  FDR   \lm32_cpu/operand_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [17])
  );
  FDR   \lm32_cpu/operand_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [16])
  );
  FDR   \lm32_cpu/operand_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [15])
  );
  FDR   \lm32_cpu/operand_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [14])
  );
  FDR   \lm32_cpu/operand_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [13])
  );
  FDR   \lm32_cpu/operand_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [12])
  );
  FDR   \lm32_cpu/operand_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [11])
  );
  FDR   \lm32_cpu/operand_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [10])
  );
  FDR   \lm32_cpu/operand_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [9])
  );
  FDR   \lm32_cpu/operand_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [8])
  );
  FDR   \lm32_cpu/operand_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [7])
  );
  FDR   \lm32_cpu/operand_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [6])
  );
  FDR   \lm32_cpu/operand_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [5])
  );
  FDR   \lm32_cpu/operand_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [4])
  );
  FDR   \lm32_cpu/operand_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [3])
  );
  FDR   \lm32_cpu/operand_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [2])
  );
  FDR   \lm32_cpu/operand_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [1])
  );
  FDR   \lm32_cpu/operand_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_w [0])
  );
  FDRE   \lm32_cpu/operand_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [31])
  );
  FDRE   \lm32_cpu/operand_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [30])
  );
  FDRE   \lm32_cpu/operand_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [29])
  );
  FDRE   \lm32_cpu/operand_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [28])
  );
  FDRE   \lm32_cpu/operand_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [27])
  );
  FDRE   \lm32_cpu/operand_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [26])
  );
  FDRE   \lm32_cpu/operand_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [25])
  );
  FDRE   \lm32_cpu/operand_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [24])
  );
  FDRE   \lm32_cpu/operand_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [23])
  );
  FDRE   \lm32_cpu/operand_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [22])
  );
  FDRE   \lm32_cpu/operand_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [21])
  );
  FDRE   \lm32_cpu/operand_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [20])
  );
  FDRE   \lm32_cpu/operand_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [19])
  );
  FDRE   \lm32_cpu/operand_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [18])
  );
  FDRE   \lm32_cpu/operand_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [17])
  );
  FDRE   \lm32_cpu/operand_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [16])
  );
  FDRE   \lm32_cpu/operand_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [15])
  );
  FDRE   \lm32_cpu/operand_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [14])
  );
  FDRE   \lm32_cpu/operand_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [13])
  );
  FDRE   \lm32_cpu/operand_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [12])
  );
  FDRE   \lm32_cpu/operand_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [11])
  );
  FDRE   \lm32_cpu/operand_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [10])
  );
  FDRE   \lm32_cpu/operand_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [9])
  );
  FDRE   \lm32_cpu/operand_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [8])
  );
  FDRE   \lm32_cpu/operand_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [7])
  );
  FDRE   \lm32_cpu/operand_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [6])
  );
  FDRE   \lm32_cpu/operand_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [5])
  );
  FDRE   \lm32_cpu/operand_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [4])
  );
  FDRE   \lm32_cpu/operand_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [3])
  );
  FDRE   \lm32_cpu/operand_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [2])
  );
  FDRE   \lm32_cpu/operand_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [1])
  );
  FDRE   \lm32_cpu/operand_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/x_result [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_m [0])
  );
  FDRE   \lm32_cpu/condition_met_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_met_x ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/condition_met_m_5221 )
  );
  FDRE   \lm32_cpu/eba_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [31])
  );
  FDRE   \lm32_cpu/eba_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [30])
  );
  FDRE   \lm32_cpu/eba_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [29])
  );
  FDRE   \lm32_cpu/eba_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [28])
  );
  FDRE   \lm32_cpu/eba_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [27])
  );
  FDRE   \lm32_cpu/eba_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [26])
  );
  FDRE   \lm32_cpu/eba_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [25])
  );
  FDRE   \lm32_cpu/eba_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [24])
  );
  FDRE   \lm32_cpu/eba_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [23])
  );
  FDRE   \lm32_cpu/eba_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [22])
  );
  FDRE   \lm32_cpu/eba_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [21])
  );
  FDRE   \lm32_cpu/eba_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [20])
  );
  FDRE   \lm32_cpu/eba_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [19])
  );
  FDRE   \lm32_cpu/eba_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [18])
  );
  FDRE   \lm32_cpu/eba_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [17])
  );
  FDRE   \lm32_cpu/eba_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [16])
  );
  FDRE   \lm32_cpu/eba_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [15])
  );
  FDRE   \lm32_cpu/eba_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [14])
  );
  FDRE   \lm32_cpu/eba_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [13])
  );
  FDRE   \lm32_cpu/eba_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [12])
  );
  FDRE   \lm32_cpu/eba_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [11])
  );
  FDRE   \lm32_cpu/eba_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [10])
  );
  FDRE   \lm32_cpu/eba_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/eba [9])
  );
  FDRE   \lm32_cpu/operand_1_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [31])
  );
  FDRE   \lm32_cpu/operand_1_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [30])
  );
  FDRE   \lm32_cpu/operand_1_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [29])
  );
  FDRE   \lm32_cpu/operand_1_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [28])
  );
  FDRE   \lm32_cpu/operand_1_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [27])
  );
  FDRE   \lm32_cpu/operand_1_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [26])
  );
  FDRE   \lm32_cpu/operand_1_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [25])
  );
  FDRE   \lm32_cpu/operand_1_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [24])
  );
  FDRE   \lm32_cpu/operand_1_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [23])
  );
  FDRE   \lm32_cpu/operand_1_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [22])
  );
  FDRE   \lm32_cpu/operand_1_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [21])
  );
  FDRE   \lm32_cpu/operand_1_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [20])
  );
  FDRE   \lm32_cpu/operand_1_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [19])
  );
  FDRE   \lm32_cpu/operand_1_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [18])
  );
  FDRE   \lm32_cpu/operand_1_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [17])
  );
  FDRE   \lm32_cpu/operand_1_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [16])
  );
  FDRE   \lm32_cpu/operand_1_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [15])
  );
  FDRE   \lm32_cpu/operand_1_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [14])
  );
  FDRE   \lm32_cpu/operand_1_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [13])
  );
  FDRE   \lm32_cpu/operand_1_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [12])
  );
  FDRE   \lm32_cpu/operand_1_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [11])
  );
  FDRE   \lm32_cpu/operand_1_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [10])
  );
  FDRE   \lm32_cpu/operand_1_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [9])
  );
  FDRE   \lm32_cpu/operand_1_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [8])
  );
  FDRE   \lm32_cpu/operand_1_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [7])
  );
  FDRE   \lm32_cpu/operand_1_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [6])
  );
  FDRE   \lm32_cpu/operand_1_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [5])
  );
  FDRE   \lm32_cpu/operand_1_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [4])
  );
  FDRE   \lm32_cpu/operand_1_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [3])
  );
  FDRE   \lm32_cpu/operand_1_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [2])
  );
  FDRE   \lm32_cpu/operand_1_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [1])
  );
  FDRE   \lm32_cpu/operand_1_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_1_x [0])
  );
  FDRE   \lm32_cpu/store_operand_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [31])
  );
  FDRE   \lm32_cpu/store_operand_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [30])
  );
  FDRE   \lm32_cpu/store_operand_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [29])
  );
  FDRE   \lm32_cpu/store_operand_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [28])
  );
  FDRE   \lm32_cpu/store_operand_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [27])
  );
  FDRE   \lm32_cpu/store_operand_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [26])
  );
  FDRE   \lm32_cpu/store_operand_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [25])
  );
  FDRE   \lm32_cpu/store_operand_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [24])
  );
  FDRE   \lm32_cpu/store_operand_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [23])
  );
  FDRE   \lm32_cpu/store_operand_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [22])
  );
  FDRE   \lm32_cpu/store_operand_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [21])
  );
  FDRE   \lm32_cpu/store_operand_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [20])
  );
  FDRE   \lm32_cpu/store_operand_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [19])
  );
  FDRE   \lm32_cpu/store_operand_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [18])
  );
  FDRE   \lm32_cpu/store_operand_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [17])
  );
  FDRE   \lm32_cpu/store_operand_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [16])
  );
  FDRE   \lm32_cpu/store_operand_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [15])
  );
  FDRE   \lm32_cpu/store_operand_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [14])
  );
  FDRE   \lm32_cpu/store_operand_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [13])
  );
  FDRE   \lm32_cpu/store_operand_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [12])
  );
  FDRE   \lm32_cpu/store_operand_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [11])
  );
  FDRE   \lm32_cpu/store_operand_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [10])
  );
  FDRE   \lm32_cpu/store_operand_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [9])
  );
  FDRE   \lm32_cpu/store_operand_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [8])
  );
  FDRE   \lm32_cpu/store_operand_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [7])
  );
  FDRE   \lm32_cpu/store_operand_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [6])
  );
  FDRE   \lm32_cpu/store_operand_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [5])
  );
  FDRE   \lm32_cpu/store_operand_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [4])
  );
  FDRE   \lm32_cpu/store_operand_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [3])
  );
  FDRE   \lm32_cpu/store_operand_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [2])
  );
  FDRE   \lm32_cpu/store_operand_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [1])
  );
  FDRE   \lm32_cpu/store_operand_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bypass_data_1 [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_operand_x [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_taken_x_5306 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_predict_taken_m_5230 )
  );
  FDR   \lm32_cpu/write_idx_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_w [4])
  );
  FDR   \lm32_cpu/write_idx_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_w [3])
  );
  FDR   \lm32_cpu/write_idx_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_w [2])
  );
  FDR   \lm32_cpu/write_idx_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_w [1])
  );
  FDR   \lm32_cpu/write_idx_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/write_idx_m [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_w [0])
  );
  FDR   \lm32_cpu/w_result_sel_mul_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_mul_m ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/w_result_sel_mul_w_5467 )
  );
  FDR   \lm32_cpu/w_result_sel_load_w  (
    .C(sys_clk),
    .D(\lm32_cpu/w_result_sel_load_m ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/w_result_sel_load_w_5468 )
  );
  FDRE   \lm32_cpu/write_idx_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_m [4])
  );
  FDRE   \lm32_cpu/write_idx_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_m [3])
  );
  FDRE   \lm32_cpu/write_idx_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_m [2])
  );
  FDRE   \lm32_cpu/write_idx_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_m [1])
  );
  FDRE   \lm32_cpu/write_idx_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_m [0])
  );
  FDRE   \lm32_cpu/branch_predict_taken_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/branch_predict_taken_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_predict_taken_x_5306 )
  );
  FDRE   \lm32_cpu/load_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_5312 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_m_5228 )
  );
  FDRE   \lm32_cpu/store_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_x_5311 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_m_5227 )
  );
  FDRE   \lm32_cpu/branch_predict_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/branch_predict_x ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_predict_m_5231 )
  );
  FDRE   \lm32_cpu/m_result_sel_shift_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_shift_x ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/m_result_sel_shift_m_5236 )
  );
  FDRE   \lm32_cpu/m_result_sel_compare_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/m_result_sel_compare_x ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/m_result_sel_compare_m_5237 )
  );
  FDRE   \lm32_cpu/operand_0_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [31])
  );
  FDRE   \lm32_cpu/operand_0_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [30])
  );
  FDRE   \lm32_cpu/operand_0_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [29])
  );
  FDRE   \lm32_cpu/operand_0_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [28])
  );
  FDRE   \lm32_cpu/operand_0_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [27])
  );
  FDRE   \lm32_cpu/operand_0_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [26])
  );
  FDRE   \lm32_cpu/operand_0_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [25])
  );
  FDRE   \lm32_cpu/operand_0_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [24])
  );
  FDRE   \lm32_cpu/operand_0_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [23])
  );
  FDRE   \lm32_cpu/operand_0_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [22])
  );
  FDRE   \lm32_cpu/operand_0_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [21])
  );
  FDRE   \lm32_cpu/operand_0_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [20])
  );
  FDRE   \lm32_cpu/operand_0_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [19])
  );
  FDRE   \lm32_cpu/operand_0_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [18])
  );
  FDRE   \lm32_cpu/operand_0_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [17])
  );
  FDRE   \lm32_cpu/operand_0_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [16])
  );
  FDRE   \lm32_cpu/operand_0_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [15])
  );
  FDRE   \lm32_cpu/operand_0_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [14])
  );
  FDRE   \lm32_cpu/operand_0_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [13])
  );
  FDRE   \lm32_cpu/operand_0_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [12])
  );
  FDRE   \lm32_cpu/operand_0_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [11])
  );
  FDRE   \lm32_cpu/operand_0_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [10])
  );
  FDRE   \lm32_cpu/operand_0_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [9])
  );
  FDRE   \lm32_cpu/operand_0_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [8])
  );
  FDRE   \lm32_cpu/operand_0_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [7])
  );
  FDRE   \lm32_cpu/operand_0_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [6])
  );
  FDRE   \lm32_cpu/operand_0_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [5])
  );
  FDRE   \lm32_cpu/operand_0_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [4])
  );
  FDRE   \lm32_cpu/operand_0_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [3])
  );
  FDRE   \lm32_cpu/operand_0_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [2])
  );
  FDRE   \lm32_cpu/operand_0_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [1])
  );
  FDRE   \lm32_cpu/operand_0_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/d_result_0 [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/operand_0_x [0])
  );
  FDR   \lm32_cpu/exception_w  (
    .C(sys_clk),
    .D(\lm32_cpu/exception_m_5229 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/exception_w_5460 )
  );
  FDR   \lm32_cpu/valid_w  (
    .C(sys_clk),
    .D(\lm32_cpu/GND_3_o_valid_m_MUX_1519_o ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/valid_w_5501 )
  );
  FDRE   \lm32_cpu/exception_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1676_o ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/exception_m_5229 )
  );
  FDRE   \lm32_cpu/condition_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/condition_x [2])
  );
  FDRE   \lm32_cpu/condition_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/condition_x [1])
  );
  FDRE   \lm32_cpu/condition_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/condition_x [0])
  );
  FDRE   \lm32_cpu/direction_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/direction_x_5309 )
  );
  FDRE   \lm32_cpu/adder_op_x_n  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d_INV_332_o ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/adder_op_x_n_5310 )
  );
  FDRE   \lm32_cpu/adder_op_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_op_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/adder_op_x_4569 )
  );
  FDRE   \lm32_cpu/store_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/store_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/store_x_5311 )
  );
  FDRE   \lm32_cpu/load_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/load_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_x_5312 )
  );
  FDRE   \lm32_cpu/write_idx_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_x [4])
  );
  FDRE   \lm32_cpu/write_idx_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_x [3])
  );
  FDRE   \lm32_cpu/write_idx_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_x [2])
  );
  FDRE   \lm32_cpu/write_idx_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_x [1])
  );
  FDRE   \lm32_cpu/write_idx_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/write_idx_d [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_idx_x [0])
  );
  FDRE   \lm32_cpu/x_result_sel_add_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_add_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/x_result_sel_add_x_5327 )
  );
  FDRE   \lm32_cpu/x_result_sel_mc_arith_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_mc_arith_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/x_result_sel_mc_arith_x_5329 )
  );
  FDRE   \lm32_cpu/x_result_sel_csr_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_csr_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/x_result_sel_csr_x_5330 )
  );
  FDRE   \lm32_cpu/x_result_sel_sext_x  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/x_result_sel_sext_d ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/x_result_sel_sext_x_5328 )
  );
  FDRE   \lm32_cpu/interrupt_unit/im_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [31])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [30])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [29])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [28])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [27])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [26])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [25])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [24])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [23])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [22])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [21])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [20])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [19])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [18])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [17])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [16])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [15])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [14])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [13])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [12])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [11])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [10])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [9])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [8])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [7])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [6])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [5])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [4])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [3])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [2])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [1])
  );
  FDRE   \lm32_cpu/interrupt_unit/im_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/interrupt_unit/_n0082_inv ),
    .D(\lm32_cpu/operand_1_x [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/im [0])
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_5782 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_8213 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_5783 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_8181 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_5783 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_8181 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_5782 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_5784 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_8182 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_5784 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_8182 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_5783 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_5785 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_8183 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_5785 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_8183 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_5784 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_5786 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_8184 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_5786 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_8184 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_5785 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_5787 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_8185 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_5787 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_8185 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_5786 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_5788 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_8186 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_5788 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_8186 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_5787 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_5789 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_8187 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_5789 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_8187 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_5788 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_5790 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_8188 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_5790 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_8188 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_5789 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_5791 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_8189 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_5791 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_8189 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_5790 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_5792 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_8190 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_5792 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_8190 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_5791 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_5793 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_8191 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_5793 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_8191 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_5792 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_5794 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_8192 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_5794 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_8192 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_5793 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_5795 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_8193 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_5795 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_8193 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_5794 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_5796 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_8194 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_5796 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_8194 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_5795 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_5797 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_8195 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_5797 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_8195 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_5796 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_5798 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_8196 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_5798 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_8196 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_5797 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_5799 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_8197 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_5799 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_8197 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_5798 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_5800 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_8198 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_5800 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_8198 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_5799 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_5801 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_8199 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_5801 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_8199 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_5800 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_5802 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_8200 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_5802 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_8200 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_5801 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_5803 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_8201 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_5803 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_8201 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_5802 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_5804 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_8202 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_5804 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_8202 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_5803 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_5805 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_8203 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_5805 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_8203 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_5804 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_5806 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_8204 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_5806 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_8204 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_5805 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_5807 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_8205 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_5807 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_8205 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_5806 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_5808 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_8206 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_5808 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_8206 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_5807 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_5809 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_8207 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_5809 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_8207 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_5808 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_5810 ),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_8208 ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_5810 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_8208 ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_5809 )
  );
  XORCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .LI(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> )
  );
  MUXCY   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> ),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<0>_5810 )
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [31]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [31])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [30]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [30])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [29]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [29])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [28]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [28])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [27]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [27])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [26]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [26])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [25]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [25])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [24]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [24])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [23]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [23])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [22]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [22])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [21]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [21])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [20]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [20])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [19]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [19])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [18]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [18])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [17]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [17])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [16]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [16])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [15]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [15])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [14]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [14])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [13]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [13])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [12]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [12])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [11])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [10])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [9])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [8])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [7])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [6])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [5])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [4])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [3])
  );
  FDSE   \lm32_cpu/instruction_unit/pc_f_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_f [2])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [31])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [30])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [29])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [28])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [27])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [26])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [25])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [24])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [23])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [22])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [21])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [20])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [19])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [18])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [17])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [16])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [15])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [14])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [13])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [12])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [11])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [10])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [9])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [8])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [7])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [6])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [5])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [4])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [3])
  );
  FDRE   \lm32_cpu/instruction_unit/i_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0204_inv ),
    .D(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_adr_o [2])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [31])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [30])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [29])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [28])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [27])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [26])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [25])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [24])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [23])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [22])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [21])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [20])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [19])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [18])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [17])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [16])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [15])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [14])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [13])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [12])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [11])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [10])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [9])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [8])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [7])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [6])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [5])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [4])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [3])
  );
  FDRE   \lm32_cpu/instruction_unit/restart_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/_n0201_inv ),
    .D(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/restart_address [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [1])
  );
  FDRE   \lm32_cpu/instruction_unit/instruction_d_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/icache_data_f [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/instruction_d [0])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [31])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [30])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [29])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [28])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [27])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [26])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [25])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [24])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [23])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [22])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [21])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [20])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [19])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [18])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [17])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [16])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [15])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [14])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [13])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [12])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [11])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [10])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [9])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [8])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [7])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [6])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [5])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [4])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [3])
  );
  FDR   \lm32_cpu/instruction_unit/pc_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/pc_m [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_w [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/instruction_unit/pc_x [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_m [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_ready_5998 )
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/pc_d [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_x [2])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [31])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [30])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [29])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [28])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [27])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [26])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [25])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [24])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [23])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [22])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [21])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [20])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [19])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [18])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [17])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [16])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [15])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [14])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [13])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [12])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [11])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [10])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [9])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [8])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [7])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [6])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [5])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [4])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [3])
  );
  FDRE   \lm32_cpu/instruction_unit/pc_d_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_f [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/pc_d [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [31])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [30])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [29])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [28])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [27])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [26])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [25])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [24])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [23])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [22])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [21])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [20])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [19])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [18])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [17])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [16])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [15])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [14])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [13])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [12])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [11])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [10])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [9])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [8])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [7])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [6])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [5])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [4])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [3])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [2])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [1])
  );
  FDRE   \lm32_cpu/instruction_unit/icache_refill_data_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache_refill_data [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<18> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<20> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<16> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<12> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<14> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<10> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<6> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<8> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> ),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/n0078[20:0]<4> ),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> ),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/instruction_unit/icache/n0078[20:0]<0> ),
    .I1(\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> ),
    .I2(\lm32_cpu/instruction_unit/pc_f [12]),
    .I3(\lm32_cpu/instruction_unit/icache/n0078[20:0]<2> ),
    .I4(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/icache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/instruction_unit/icache/Result [7])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Result [6])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Result [5])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Result [4])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Result [3])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Result [2])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Result [1])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_8209 ),
    .O(\lm32_cpu/instruction_unit/icache/Result [0])
  );
  MUXCY   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_8209 ),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [7]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [7])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [6]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [6])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [5]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [5])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [4]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [4])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [3]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [3])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [2]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [2])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [1]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [1])
  );
  FDSE   \lm32_cpu/instruction_unit/icache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/_n0121 ),
    .D(\lm32_cpu/instruction_unit/icache/Result [0]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/flush_set [0])
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/icache_refill_request ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/refilling_5635 )
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_6167 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [3])
  );
  FDR   \lm32_cpu/instruction_unit/icache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/refill_offset [2])
  );
  FDR   \lm32_cpu/instruction_unit/icache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/restart_request_5637 )
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_31_dpot_8402 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [31])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_30_dpot_8401 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [30])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_29_dpot_8400 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [29])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_28_dpot_8399 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [28])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_27_dpot_8398 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [27])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_26_dpot_8397 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [26])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_25_dpot_8396 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [25])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_24_dpot_8395 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [24])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_23_dpot_8394 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [23])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_22_dpot_8393 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [22])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_21_dpot_8392 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [21])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_20_dpot_8391 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [20])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_19_dpot_8390 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [19])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_18_dpot_8389 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [18])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_17_dpot_8388 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [17])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_16_dpot_8387 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [16])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_15_dpot_8386 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [15])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_14_dpot_8385 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [14])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_13_dpot_8384 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [13])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_12_dpot_8383 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [12])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_11_dpot_8382 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [11])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_10_dpot_8381 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [10])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_9_dpot_8380 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [9])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_8_dpot_8379 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [8])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_7_dpot_8378 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [7])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_6_dpot_8377 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [6])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_5_dpot_8376 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [5])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_4_dpot_8375 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [4])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_3_dpot_8374 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [3])
  );
  FDE   \lm32_cpu/instruction_unit/icache/refill_address_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .D(\lm32_cpu/instruction_unit/icache/refill_address_2_dpot_8373 ),
    .Q(\lm32_cpu/instruction_unit/icache/refill_address [2])
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [11]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [10]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [9]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [8]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [7]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [6]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [5]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [4]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [3]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> )
  );
  FDE   \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/icache/enable ),
    .D(\lm32_cpu/instruction_unit/pc_a [2]),
    .Q(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> )
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_adr_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0299_inv ),
    .D(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_adr_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_31  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [31])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_30  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [30])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_29  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [29])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_28  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [28])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_27  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [27])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_26  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [26])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_25  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [25])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_24  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [24])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_23  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [23])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_22  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [22])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_21  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [21])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_20  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [20])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_19  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [19])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_18  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [18])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_17  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [17])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_16  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [16])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_15  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [15])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_14  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [14])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_13  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [13])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_12  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [12])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_11  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [11])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_10  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [10])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_9  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [9])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_8  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [8])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_7  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [7])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_6  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [6])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_5  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [5])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_4  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [4])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [3])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [2])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/data_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/data_m [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/data_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [31])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [30])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [29])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [28])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [27])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [26])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [25])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [24])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [23])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [22])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [21])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [20])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [19])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [18])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [17])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [16])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [15])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [14])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [13])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [12])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [11])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [10])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [9])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [8])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [7])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [6])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [5])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [4])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [3])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [2])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [1])
  );
  FDRE   \lm32_cpu/load_store_unit/d_dat_o_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0269 ),
    .D(\lm32_cpu/load_store_unit/store_data_m [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_dat_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache_refill_ready  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1118_o ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache_refill_ready_6421 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/adder_result_x[31] ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_select_m_6346 )
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/store_data_x [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/store_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/store_operand_x [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/store_data_m [0])
  );
  FDR   \lm32_cpu/load_store_unit/sign_extend_w  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/sign_extend_m_6384 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_w_6386 )
  );
  FDR   \lm32_cpu/load_store_unit/size_w_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/size_w [1])
  );
  FDR   \lm32_cpu/load_store_unit/size_w_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/size_m [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/size_w [0])
  );
  FDRE   \lm32_cpu/load_store_unit/dcache_select_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/dcache_select_x ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache_select_m_6347 )
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/byte_enable_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_store_unit/byte_enable_x [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/byte_enable_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/sign_extend_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/sign_extend_m_6384 )
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [31])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [30])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [29])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [28])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [27])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [26])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [25])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [24])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [23])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [22])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [21])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [20])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [19])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [18])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [17])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [16])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [15])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [14])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [13])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [12])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [11])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [10])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [9])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [8])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [7])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [6])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [5])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [4])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [3])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [2])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/wb_data_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/_n0310_inv ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_data_m [0])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/size_m [1])
  );
  FDRE   \lm32_cpu/load_store_unit/size_m_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/condition_x [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/size_m [0])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[4] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[5] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[6] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[7] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[8] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[9] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[10] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[11] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[2] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/adder_result_x[3] ),
    .Q(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> )
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/way_match )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<6>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> ),
    .I1(\lm32_cpu/operand_m [29]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> ),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> ),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<5>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> ),
    .I1(\lm32_cpu/operand_m [26]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> ),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> ),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<4>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> ),
    .I1(\lm32_cpu/operand_m [23]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> ),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> ),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<3>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> ),
    .I1(\lm32_cpu/operand_m [20]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> ),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> ),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<2>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> ),
    .I1(\lm32_cpu/operand_m [17]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> ),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> ),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<1>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> ),
    .I1(\lm32_cpu/operand_m [14]),
    .I2(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> ),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> ),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_cy [0])
  );
  LUT5 #(
    .INIT ( 32'h82000082 ))
  \lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut<0>  (
    .I0(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> ),
    .I1(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> ),
    .I2(\lm32_cpu/operand_m [12]),
    .I3(\lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> ),
    .I4(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcompar_way_match_lut [0])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<7>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [7])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [6])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<6>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [6])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [5])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<5>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [5])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [4])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<4>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [4])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [3])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<3>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [3])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [2])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<2>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [2])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Result [1])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<1>  (
    .CI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0]),
    .DI(sdram_tccdcon_ready),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [1])
  );
  XORCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_8210 ),
    .O(\lm32_cpu/load_store_unit/dcache/Result [0])
  );
  MUXCY   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .S(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_8210 ),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy [0])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [7]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [7])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [6]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [6])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [5]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [5])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [4]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [4])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [3]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [3])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [2]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [2])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [1]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [1])
  );
  FDSE   \lm32_cpu/load_store_unit/dcache/flush_set_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o ),
    .D(\lm32_cpu/load_store_unit/dcache/Result [0]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/flush_set [0])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refilling  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refilling_5632 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [3])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_offset_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_offset [2])
  );
  FDR   \lm32_cpu/load_store_unit/dcache/refill_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_request_5634 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/restart_request  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_6606 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/restart_request_5633 )
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [31]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [31])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [30]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [30])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [29]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [29])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [28]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [28])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [27]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [27])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [26]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [26])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [25]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [25])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [24]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [24])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [23]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [23])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [22]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [22])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [21]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [21])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [20]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [20])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [19]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [19])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [18]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [18])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [17]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [17])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [16]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [16])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [15]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [15])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [14]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [14])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [13]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [13])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [12]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [12])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [11]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [11])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [10]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [10])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [9]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [9])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [8]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [8])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [7]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [7])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [6]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [6])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [5]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [5])
  );
  FDE   \lm32_cpu/load_store_unit/dcache/refill_address_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/load_store_unit/dcache/_n0149_inv ),
    .D(\lm32_cpu/operand_m [4]),
    .Q(\lm32_cpu/load_store_unit/dcache/refill_address [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh159 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [31])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh158 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [30])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh157 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [29])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh156 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [28])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh155 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [27])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh154 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [26])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh153 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [25])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh152 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [24])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh151 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [23])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh150 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [22])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh149 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [21])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh148 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [20])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh147 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [19])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh146 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [18])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh145 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [17])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh144 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [16])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh143_6756 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [15])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh142_6757 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [14])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh141_6758 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [13])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh140_6759 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [12])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh139_6760 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [11])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh138_6761 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [10])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh137_6762 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [9])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh136 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [8])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh135 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [7])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh134 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [6])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh133 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [5])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh132 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [4])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh131_6768 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [3])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh130_6769 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [2])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh129_6770 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [1])
  );
  FDRE   \lm32_cpu/shifter/right_shift_result_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/shifter/Sh128 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/right_shift_result [0])
  );
  FDRE   \lm32_cpu/shifter/direction_m  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/direction_x_5309 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/shifter/direction_m_6818 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_16 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_0_6950 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_15 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_1_6949 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_14 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_2_6948 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_13 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_3_6947 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_12 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_4_6946 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_11 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_5_6945 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_10 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_6_6944 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_9 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_7_6943 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_8 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_8_6942 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_7 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_9_6941 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_6 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_10_6940 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_5 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_11_6939 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_4 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_12_6938 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_3 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_13_6937 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_2 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_14_6936 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_1 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_15_6935 )
  );
  FDRE   \lm32_cpu/multiplier/Mmult_n00234_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/multiplier/Mmult_n0023_tmp_0 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/Mmult_n00234_16_6934 )
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 1 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00232  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK(sys_clk),
    .RSTB(sys_rst_lm32_reset_OR_515_o),
    .CEM(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEP(\lm32_cpu/instruction_unit/stall_m_inv ),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00232_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_lm32_reset_OR_515_o),
    .RSTP(sys_rst_lm32_reset_OR_515_o),
    .B({Mcount_ddrphy_bitslip_cnt_lut[2], \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], \lm32_cpu/d_result_0 [13], 
\lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], \lm32_cpu/d_result_0 [8], 
\lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], \lm32_cpu/d_result_0 [3], 
\lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_BCOUT<0>_UNCONNECTED }),
    .PCIN({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .C({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00232_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_P<15>_UNCONNECTED , \lm32_cpu/multiplier/product [31], \lm32_cpu/multiplier/product [30], 
\lm32_cpu/multiplier/product [29], \lm32_cpu/multiplier/product [28], \lm32_cpu/multiplier/product [27], \lm32_cpu/multiplier/product [26], 
\lm32_cpu/multiplier/product [25], \lm32_cpu/multiplier/product [24], \lm32_cpu/multiplier/product [23], \lm32_cpu/multiplier/product [22], 
\lm32_cpu/multiplier/product [21], \lm32_cpu/multiplier/product [20], \lm32_cpu/multiplier/product [19], \lm32_cpu/multiplier/product [18], 
\lm32_cpu/multiplier/product [17]}),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], sdram_tccdcon_ready, Mcount_ddrphy_bitslip_cnt_lut[2], sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_PCOUT<0>_UNCONNECTED }),
    .A({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], \lm32_cpu/d_result_1 [31], 
\lm32_cpu/d_result_1 [30], \lm32_cpu/d_result_1 [29], \lm32_cpu/d_result_1 [28], \lm32_cpu/d_result_1 [27], \lm32_cpu/d_result_1 [26], 
\lm32_cpu/d_result_1 [25], \lm32_cpu/d_result_1 [24], \lm32_cpu/d_result_1 [23], \lm32_cpu/d_result_1 [22], \lm32_cpu/d_result_1 [21], 
\lm32_cpu/d_result_1 [20], \lm32_cpu/d_result_1 [19], \lm32_cpu/d_result_1 [18], \lm32_cpu/d_result_1 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00232_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00232_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00232_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n00231  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK(sys_clk),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEM(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEP(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n00231_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_lm32_reset_OR_515_o),
    .RSTP(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .B({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .BCOUT({\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_PCIN<0>_UNCONNECTED }),
    .C({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 }),
    .P({\NLW_lm32_cpu/multiplier/Mmult_n00231_P<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_P<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_P<0>_UNCONNECTED }),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
sdram_tccdcon_ready, sdram_tccdcon_ready, Mcount_ddrphy_bitslip_cnt_lut[2], sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .PCOUT({\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_47 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_46 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_45 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_44 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_43 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_42 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_41 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_40 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_39 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_38 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_37 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_36 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_35 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_34 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_33 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_32 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_31 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_30 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_29 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_28 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_27 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_26 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_25 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_24 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_23 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_22 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_21 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_20 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_19 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_18 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_17 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_16 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_15 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_14 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_13 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_12 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_11 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_10 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_9 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_8 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_7 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_6 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_5 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_4 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_3 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_2 , 
\lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_1 , \lm32_cpu/multiplier/Mmult_n00231_PCOUT_to_Mmult_n00232_PCIN_0 }),
    .A({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], \lm32_cpu/d_result_0 [31], 
\lm32_cpu/d_result_0 [30], \lm32_cpu/d_result_0 [29], \lm32_cpu/d_result_0 [28], \lm32_cpu/d_result_0 [27], \lm32_cpu/d_result_0 [26], 
\lm32_cpu/d_result_0 [25], \lm32_cpu/d_result_0 [24], \lm32_cpu/d_result_0 [23], \lm32_cpu/d_result_0 [22], \lm32_cpu/d_result_0 [21], 
\lm32_cpu/d_result_0 [20], \lm32_cpu/d_result_0 [19], \lm32_cpu/d_result_0 [18], \lm32_cpu/d_result_0 [17]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n00231_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n00231_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n00231_M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 1 ),
    .B0REG ( 1 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 0 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \lm32_cpu/multiplier/Mmult_n0023  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CARRYOUTF(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLK(sys_clk),
    .RSTB(sys_rst_lm32_reset_OR_515_o),
    .CEM(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEB(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEP(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CEA(\lm32_cpu/instruction_unit/stall_x_inv ),
    .CARRYOUT(\NLW_lm32_cpu/multiplier/Mmult_n0023_CARRYOUT_UNCONNECTED ),
    .RSTA(sys_rst_lm32_reset_OR_515_o),
    .RSTP(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .B({Mcount_ddrphy_bitslip_cnt_lut[2], \lm32_cpu/d_result_1 [16], \lm32_cpu/d_result_1 [15], \lm32_cpu/d_result_1 [14], \lm32_cpu/d_result_1 [13], 
\lm32_cpu/d_result_1 [12], \lm32_cpu/d_result_1 [11], \lm32_cpu/d_result_1 [10], \lm32_cpu/d_result_1 [9], \lm32_cpu/d_result_1 [8], 
\lm32_cpu/d_result_1 [7], \lm32_cpu/d_result_1 [6], \lm32_cpu/d_result_1 [5], \lm32_cpu/d_result_1 [4], \lm32_cpu/d_result_1 [3], 
\lm32_cpu/d_result_1 [2], \lm32_cpu/d_result_1 [1], \lm32_cpu/d_result_1 [0]}),
    .BCOUT({\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_17 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_16 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_15 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_14 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_13 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_12 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_11 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_10 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_9 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_8 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_7 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_6 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_5 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_4 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_3 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_2 , 
\lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_1 , \lm32_cpu/multiplier/Mmult_n0023_BCOUT_to_Mmult_n00231_B_0 }),
    .PCIN({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCIN<0>_UNCONNECTED }),
    .C({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .P({\lm32_cpu/multiplier/Mmult_n0023_P47_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P46_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P45_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P44_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P43_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P42_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P41_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P40_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P39_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P38_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P37_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P36_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P35_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P34_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P33_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P32_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P31_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P30_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P29_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P28_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P27_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P26_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P25_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P24_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P23_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P22_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P21_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P20_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P19_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_P18_to_Mmult_n00231 , 
\lm32_cpu/multiplier/Mmult_n0023_P17_to_Mmult_n00231 , \lm32_cpu/multiplier/Mmult_n0023_tmp_16 , \lm32_cpu/multiplier/Mmult_n0023_tmp_15 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_14 , \lm32_cpu/multiplier/Mmult_n0023_tmp_13 , \lm32_cpu/multiplier/Mmult_n0023_tmp_12 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_11 , \lm32_cpu/multiplier/Mmult_n0023_tmp_10 , \lm32_cpu/multiplier/Mmult_n0023_tmp_9 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_8 , \lm32_cpu/multiplier/Mmult_n0023_tmp_7 , \lm32_cpu/multiplier/Mmult_n0023_tmp_6 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_5 , \lm32_cpu/multiplier/Mmult_n0023_tmp_4 , \lm32_cpu/multiplier/Mmult_n0023_tmp_3 , 
\lm32_cpu/multiplier/Mmult_n0023_tmp_2 , \lm32_cpu/multiplier/Mmult_n0023_tmp_1 , \lm32_cpu/multiplier/Mmult_n0023_tmp_0 }),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .PCOUT({\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<47>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<46>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<45>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<44>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<43>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<42>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<41>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<40>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<39>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<38>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<37>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<36>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_PCOUT<0>_UNCONNECTED }),
    .A({Mcount_ddrphy_bitslip_cnt_lut[2], \lm32_cpu/d_result_0 [16], \lm32_cpu/d_result_0 [15], \lm32_cpu/d_result_0 [14], \lm32_cpu/d_result_0 [13], 
\lm32_cpu/d_result_0 [12], \lm32_cpu/d_result_0 [11], \lm32_cpu/d_result_0 [10], \lm32_cpu/d_result_0 [9], \lm32_cpu/d_result_0 [8], 
\lm32_cpu/d_result_0 [7], \lm32_cpu/d_result_0 [6], \lm32_cpu/d_result_0 [5], \lm32_cpu/d_result_0 [4], \lm32_cpu/d_result_0 [3], 
\lm32_cpu/d_result_0 [2], \lm32_cpu/d_result_0 [1], \lm32_cpu/d_result_0 [0]}),
    .M({\NLW_lm32_cpu/multiplier/Mmult_n0023_M<35>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<34>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<33>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<32>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<31>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<30>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<29>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<28>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<27>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<26>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<25>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<24>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<23>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<22>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<21>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<20>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<19>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<18>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<17>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<16>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<15>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<14>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<13>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<12>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<11>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<10>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<9>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<8>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<7>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<6>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<5>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<4>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<3>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<2>_UNCONNECTED , 
\NLW_lm32_cpu/multiplier/Mmult_n0023_M<1>_UNCONNECTED , \NLW_lm32_cpu/multiplier/Mmult_n0023_M<0>_UNCONNECTED })
  );
  FDR   \lm32_cpu/multiplier/result_31  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [31])
  );
  FDR   \lm32_cpu/multiplier/result_30  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [30])
  );
  FDR   \lm32_cpu/multiplier/result_29  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [29])
  );
  FDR   \lm32_cpu/multiplier/result_28  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [28])
  );
  FDR   \lm32_cpu/multiplier/result_27  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [27])
  );
  FDR   \lm32_cpu/multiplier/result_26  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [26])
  );
  FDR   \lm32_cpu/multiplier/result_25  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [25])
  );
  FDR   \lm32_cpu/multiplier/result_24  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [24])
  );
  FDR   \lm32_cpu/multiplier/result_23  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [23])
  );
  FDR   \lm32_cpu/multiplier/result_22  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [22])
  );
  FDR   \lm32_cpu/multiplier/result_21  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [21])
  );
  FDR   \lm32_cpu/multiplier/result_20  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [20])
  );
  FDR   \lm32_cpu/multiplier/result_19  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [19])
  );
  FDR   \lm32_cpu/multiplier/result_18  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [18])
  );
  FDR   \lm32_cpu/multiplier/result_17  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/product [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [17])
  );
  FDR   \lm32_cpu/multiplier/result_16  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_0_6950 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [16])
  );
  FDR   \lm32_cpu/multiplier/result_15  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_1_6949 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [15])
  );
  FDR   \lm32_cpu/multiplier/result_14  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_2_6948 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [14])
  );
  FDR   \lm32_cpu/multiplier/result_13  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_3_6947 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [13])
  );
  FDR   \lm32_cpu/multiplier/result_12  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_4_6946 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [12])
  );
  FDR   \lm32_cpu/multiplier/result_11  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_5_6945 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [11])
  );
  FDR   \lm32_cpu/multiplier/result_10  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_6_6944 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [10])
  );
  FDR   \lm32_cpu/multiplier/result_9  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_7_6943 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [9])
  );
  FDR   \lm32_cpu/multiplier/result_8  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_8_6942 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [8])
  );
  FDR   \lm32_cpu/multiplier/result_7  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_9_6941 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [7])
  );
  FDR   \lm32_cpu/multiplier/result_6  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_10_6940 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [6])
  );
  FDR   \lm32_cpu/multiplier/result_5  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_11_6939 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [5])
  );
  FDR   \lm32_cpu/multiplier/result_4  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_12_6938 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [4])
  );
  FDR   \lm32_cpu/multiplier/result_3  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_13_6937 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [3])
  );
  FDR   \lm32_cpu/multiplier/result_2  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_14_6936 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [2])
  );
  FDR   \lm32_cpu/multiplier/result_1  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_15_6935 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [1])
  );
  FDR   \lm32_cpu/multiplier/result_0  (
    .C(sys_clk),
    .D(\lm32_cpu/multiplier/Mmult_n00234_16_6934 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/multiplier/result [0])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<32>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [31]),
    .LI(sdram_tccdcon_ready),
    .O(\lm32_cpu/mc_arithmetic/t [32])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/t [31])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<31>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [30]),
    .DI(\lm32_cpu/mc_arithmetic/p [30]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<31>  (
    .I0(\lm32_cpu/mc_arithmetic/p [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [31])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/t [30])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<30>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [29]),
    .DI(\lm32_cpu/mc_arithmetic/p [29]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<30>  (
    .I0(\lm32_cpu/mc_arithmetic/p [29]),
    .I1(\lm32_cpu/mc_arithmetic/b [30]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [30])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/t [29])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<29>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [28]),
    .DI(\lm32_cpu/mc_arithmetic/p [28]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<29>  (
    .I0(\lm32_cpu/mc_arithmetic/p [28]),
    .I1(\lm32_cpu/mc_arithmetic/b [29]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [29])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/t [28])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<28>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [27]),
    .DI(\lm32_cpu/mc_arithmetic/p [27]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<28>  (
    .I0(\lm32_cpu/mc_arithmetic/p [27]),
    .I1(\lm32_cpu/mc_arithmetic/b [28]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [28])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/t [27])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<27>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [26]),
    .DI(\lm32_cpu/mc_arithmetic/p [26]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<27>  (
    .I0(\lm32_cpu/mc_arithmetic/p [26]),
    .I1(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [27])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/t [26])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<26>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [25]),
    .DI(\lm32_cpu/mc_arithmetic/p [25]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<26>  (
    .I0(\lm32_cpu/mc_arithmetic/p [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [26])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/t [25])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<25>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [24]),
    .DI(\lm32_cpu/mc_arithmetic/p [24]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<25>  (
    .I0(\lm32_cpu/mc_arithmetic/p [24]),
    .I1(\lm32_cpu/mc_arithmetic/b [25]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [25])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/t [24])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<24>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [23]),
    .DI(\lm32_cpu/mc_arithmetic/p [23]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<24>  (
    .I0(\lm32_cpu/mc_arithmetic/p [23]),
    .I1(\lm32_cpu/mc_arithmetic/b [24]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [24])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/t [23])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<23>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [22]),
    .DI(\lm32_cpu/mc_arithmetic/p [22]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<23>  (
    .I0(\lm32_cpu/mc_arithmetic/p [22]),
    .I1(\lm32_cpu/mc_arithmetic/b [23]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [23])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/t [22])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<22>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [21]),
    .DI(\lm32_cpu/mc_arithmetic/p [21]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<22>  (
    .I0(\lm32_cpu/mc_arithmetic/p [21]),
    .I1(\lm32_cpu/mc_arithmetic/b [22]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [22])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/t [21])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<21>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [20]),
    .DI(\lm32_cpu/mc_arithmetic/p [20]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<21>  (
    .I0(\lm32_cpu/mc_arithmetic/p [20]),
    .I1(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [21])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/t [20])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<20>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [19]),
    .DI(\lm32_cpu/mc_arithmetic/p [19]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<20>  (
    .I0(\lm32_cpu/mc_arithmetic/p [19]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [20])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/t [19])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<19>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [18]),
    .DI(\lm32_cpu/mc_arithmetic/p [18]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<19>  (
    .I0(\lm32_cpu/mc_arithmetic/p [18]),
    .I1(\lm32_cpu/mc_arithmetic/b [19]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [19])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/t [18])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<18>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [17]),
    .DI(\lm32_cpu/mc_arithmetic/p [17]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<18>  (
    .I0(\lm32_cpu/mc_arithmetic/p [17]),
    .I1(\lm32_cpu/mc_arithmetic/b [18]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [18])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/t [17])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<17>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [16]),
    .DI(\lm32_cpu/mc_arithmetic/p [16]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<17>  (
    .I0(\lm32_cpu/mc_arithmetic/p [16]),
    .I1(\lm32_cpu/mc_arithmetic/b [17]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [17])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/t [16])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<16>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [15]),
    .DI(\lm32_cpu/mc_arithmetic/p [15]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<16>  (
    .I0(\lm32_cpu/mc_arithmetic/p [15]),
    .I1(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [16])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/t [15])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<15>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [14]),
    .DI(\lm32_cpu/mc_arithmetic/p [14]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<15>  (
    .I0(\lm32_cpu/mc_arithmetic/p [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [15])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/t [14])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<14>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [13]),
    .DI(\lm32_cpu/mc_arithmetic/p [13]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<14>  (
    .I0(\lm32_cpu/mc_arithmetic/p [13]),
    .I1(\lm32_cpu/mc_arithmetic/b [14]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [14])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/t [13])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<13>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [12]),
    .DI(\lm32_cpu/mc_arithmetic/p [12]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<13>  (
    .I0(\lm32_cpu/mc_arithmetic/p [12]),
    .I1(\lm32_cpu/mc_arithmetic/b [13]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [13])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/t [12])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<12>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [11]),
    .DI(\lm32_cpu/mc_arithmetic/p [11]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<12>  (
    .I0(\lm32_cpu/mc_arithmetic/p [11]),
    .I1(\lm32_cpu/mc_arithmetic/b [12]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [12])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/t [11])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<11>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [10]),
    .DI(\lm32_cpu/mc_arithmetic/p [10]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<11>  (
    .I0(\lm32_cpu/mc_arithmetic/p [10]),
    .I1(\lm32_cpu/mc_arithmetic/b [11]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [11])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/t [10])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<10>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [9]),
    .DI(\lm32_cpu/mc_arithmetic/p [9]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<10>  (
    .I0(\lm32_cpu/mc_arithmetic/p [9]),
    .I1(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [10])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/t [9])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<9>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [8]),
    .DI(\lm32_cpu/mc_arithmetic/p [8]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<9>  (
    .I0(\lm32_cpu/mc_arithmetic/p [8]),
    .I1(\lm32_cpu/mc_arithmetic/b [9]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [9])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/t [8])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<8>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [7]),
    .DI(\lm32_cpu/mc_arithmetic/p [7]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<8>  (
    .I0(\lm32_cpu/mc_arithmetic/p [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [8])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/t [7])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<7>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [6]),
    .DI(\lm32_cpu/mc_arithmetic/p [6]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<7>  (
    .I0(\lm32_cpu/mc_arithmetic/p [6]),
    .I1(\lm32_cpu/mc_arithmetic/b [7]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [7])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/t [6])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<6>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [5]),
    .DI(\lm32_cpu/mc_arithmetic/p [5]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<6>  (
    .I0(\lm32_cpu/mc_arithmetic/p [5]),
    .I1(\lm32_cpu/mc_arithmetic/b [6]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [6])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/t [5])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<5>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [4]),
    .DI(\lm32_cpu/mc_arithmetic/p [4]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<5>  (
    .I0(\lm32_cpu/mc_arithmetic/p [4]),
    .I1(\lm32_cpu/mc_arithmetic/b [5]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [5])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/t [4])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<4>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [3]),
    .DI(\lm32_cpu/mc_arithmetic/p [3]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<4>  (
    .I0(\lm32_cpu/mc_arithmetic/p [3]),
    .I1(\lm32_cpu/mc_arithmetic/b [4]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [4])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/t [3])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<3>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [2]),
    .DI(\lm32_cpu/mc_arithmetic/p [2]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<3>  (
    .I0(\lm32_cpu/mc_arithmetic/p [2]),
    .I1(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [3])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/t [2])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<2>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [1]),
    .DI(\lm32_cpu/mc_arithmetic/p [1]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<2>  (
    .I0(\lm32_cpu/mc_arithmetic/p [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [2]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [2])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/t [1])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<1>  (
    .CI(\lm32_cpu/mc_arithmetic/Msub_t_cy [0]),
    .DI(\lm32_cpu/mc_arithmetic/p [0]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<1>  (
    .I0(\lm32_cpu/mc_arithmetic/p [0]),
    .I1(\lm32_cpu/mc_arithmetic/b [1]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [1])
  );
  XORCY   \lm32_cpu/mc_arithmetic/Msub_t_xor<0>  (
    .CI(sdram_tccdcon_ready),
    .LI(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/t [0])
  );
  MUXCY   \lm32_cpu/mc_arithmetic/Msub_t_cy<0>  (
    .CI(sdram_tccdcon_ready),
    .DI(\lm32_cpu/mc_arithmetic/a [31]),
    .S(\lm32_cpu/mc_arithmetic/Msub_t_lut [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \lm32_cpu/mc_arithmetic/Msub_t_lut<0>  (
    .I0(\lm32_cpu/mc_arithmetic/a [31]),
    .I1(\lm32_cpu/mc_arithmetic/b [0]),
    .O(\lm32_cpu/mc_arithmetic/Msub_t_lut [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles5 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles4 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles3 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles2 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles1 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/cycles_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/Mcount_cycles ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/cycles [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd1  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 )
  );
  FDR   \lm32_cpu/mc_arithmetic/state_FSM_FFd2  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/result_x_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_stall_request_x ),
    .D(\lm32_cpu/mc_arithmetic/_n0160 [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/result_x [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/p_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0129 [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/p [0])
  );
  FDR   \lm32_cpu/mc_arithmetic/divide_by_zero_x  (
    .C(sys_clk),
    .D(\lm32_cpu/mc_arithmetic/_n0109 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/divide_by_zero_x_5535 )
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/a_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/_n0155_inv ),
    .D(\lm32_cpu/mc_arithmetic/_n0107 [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/a [0])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_31  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [31])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_30  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [30])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_29  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [29]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [29])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_28  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [28]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [28])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_27  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [27]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [27])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_26  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [26]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [26])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_25  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [25]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [25])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_24  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [24]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [24])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_23  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [23]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [23])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_22  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [22]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [22])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_21  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [21]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [21])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_20  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [20]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [20])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_19  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [19]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [19])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_18  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [18]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [18])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_17  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [17]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [17])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_16  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [16]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [16])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_15  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [15]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [15])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_14  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [14]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [14])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_13  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [13]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [13])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_12  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [12]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [12])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_11  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [11]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [11])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_10  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [10]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [10])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_9  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [9]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [9])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_8  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [8]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [8])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_7  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [7]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [7])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_6  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [6]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [6])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_5  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [5]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [5])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_4  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [4]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [4])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_3  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [3]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [3])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_2  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [2]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [2])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [1]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [1])
  );
  FDRE   \lm32_cpu/mc_arithmetic/b_0  (
    .C(sys_clk),
    .CE(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 ),
    .D(\lm32_cpu/d_result_1 [0]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/mc_arithmetic/b [0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface1_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  ddrphy_dqs_t_d01 (
    .I0(ddrphy_r_dfi_wrdata_en[1]),
    .I1(ddrphy_postamble_203),
    .O(ddrphy_dqs_t_d0)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \uart_tx_trigger<4>1  (
    .I0(uart_tx_fifo_level0[4]),
    .I1(uart_tx_fifo_level0[3]),
    .I2(uart_tx_fifo_level0[2]),
    .I3(uart_tx_fifo_level0[1]),
    .I4(uart_tx_fifo_level0[0]),
    .O(uart_tx_trigger)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \sdram_generator_counter[2]_PWR_1_o_equal_973_o<2>1  (
    .I0(sdram_generator_counter[1]),
    .I1(sdram_generator_counter[0]),
    .I2(sdram_generator_counter[2]),
    .O(\sdram_generator_counter[2]_PWR_1_o_equal_973_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \sdram_generator_counter[2]_GND_1_o_equal_972_o<2>1  (
    .I0(sdram_generator_counter[2]),
    .I1(sdram_generator_counter[1]),
    .I2(sdram_generator_counter[0]),
    .O(\sdram_generator_counter[2]_GND_1_o_equal_972_o )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  uart_irq1 (
    .I0(uart_tx_pending_1347),
    .I1(uart_eventmanager_storage_full[0]),
    .I2(uart_rx_pending_1348),
    .I3(uart_eventmanager_storage_full[1]),
    .O(uart_irq)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n5243_inv1 (
    .I0(sdram_bankmachine3_twtpcon_ready_1363),
    .I1(sdram_bankmachine3_twtpcon_count[1]),
    .I2(sdram_bankmachine3_twtpcon_count[0]),
    .O(_n5243_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_3446),
    .I1(cache_state_FSM_FFd2_3447),
    .I2(\tag_do_tag[20]_GND_1_o_equal_409_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[4]),
    .O(\port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[5]),
    .O(\port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[6]),
    .O(\port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[7]),
    .O(\port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[8]),
    .O(\port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[9]),
    .O(\port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[10]),
    .O(\port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[11]),
    .O(\port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[0]),
    .O(\port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[1]),
    .O(\port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[2]),
    .O(\port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[3]),
    .O(\port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(_n3701[12]),
    .O(\port_cmd_payload_addr[22] )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  sdram_choose_cmd_cmd_ready1 (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .O(Mmux_rhs_array_muxed616_7612)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1211 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_bank[1]),
    .I2(ddrphy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1112 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_bank[0]),
    .I2(ddrphy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0131 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[9]),
    .I2(ddrphy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0121 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[8]),
    .I2(ddrphy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0111 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[7]),
    .I2(ddrphy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0101 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[6]),
    .I2(ddrphy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed091 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[5]),
    .I2(ddrphy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed081 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[4]),
    .I2(ddrphy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed071 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[3]),
    .I2(ddrphy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed061 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[2]),
    .I2(ddrphy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed051 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[1]),
    .I2(ddrphy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed041 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[12]),
    .I2(ddrphy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed031 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[11]),
    .I2(ddrphy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed021 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[10]),
    .I2(ddrphy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed011 (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_record0_address[0]),
    .I2(ddrphy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed511 (
    .I0(ddram_cas_n_BRB0_8237),
    .I1(ddram_we_n_BRB1_8242),
    .I2(ddram_we_n_BRB2_8243),
    .O(ddram_we_n_OBUF_202)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed411 (
    .I0(ddram_cas_n_BRB0_8237),
    .I1(ddram_cas_n_BRB1_8238),
    .I2(ddram_cas_n_BRB2_8239),
    .O(ddram_cas_n_OBUF_201)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed311 (
    .I0(ddram_cas_n_BRB0_8237),
    .I1(ddram_ras_n_BRB1_8240),
    .I2(ddram_ras_n_BRB2_8241),
    .O(ddram_ras_n_OBUF_200)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_sdram_master_p0_we_n11 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_command_storage_full[1]),
    .I2(sdram_dfi_p0_we_n_753),
    .O(sdram_master_p0_we_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_sdram_master_p0_cas_n11 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_command_storage_full[2]),
    .I2(sdram_dfi_p0_cas_n_751),
    .O(sdram_master_p0_cas_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_sdram_master_p0_ras_n11 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_command_storage_full[3]),
    .I2(sdram_dfi_p0_ras_n_752),
    .O(sdram_master_p0_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_sdram_master_p1_we_n11 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_command_storage_full[1]),
    .I2(sdram_dfi_p1_we_n_756),
    .O(sdram_master_p1_we_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_sdram_master_p1_cas_n11 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_command_storage_full[2]),
    .I2(sdram_dfi_p1_cas_n_754),
    .O(sdram_master_p1_cas_n)
  );
  LUT3 #(
    .INIT ( 8'hB1 ))
  Mmux_sdram_master_p1_ras_n11 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_command_storage_full[3]),
    .I2(sdram_dfi_p1_ras_n_755),
    .O(sdram_master_p1_ras_n)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata_valid11 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_rddata_sr[0]),
    .O(sdram_inti_p0_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2811 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full[0]),
    .I2(sdram_dfi_p0_address[0]),
    .O(sdram_master_p0_address[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2611 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_baddress_storage_full[0]),
    .I2(sdram_dfi_p0_bank[0]),
    .O(sdram_master_p0_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2711 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_baddress_storage_full[1]),
    .I2(sdram_dfi_p0_bank[1]),
    .O(sdram_master_p0_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3111 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full_12_1284),
    .I2(sdram_dfi_p0_address[12]),
    .O(sdram_master_p0_address[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux2911 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full_10_1286),
    .I2(sdram_dfi_p0_address[10]),
    .O(sdram_master_p0_address[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3011 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full_11_1285),
    .I2(sdram_dfi_p0_address[11]),
    .O(sdram_master_p0_address[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3411 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full[3]),
    .I2(sdram_dfi_p0_address[3]),
    .O(sdram_master_p0_address[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3211 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full[1]),
    .I2(sdram_dfi_p0_address[1]),
    .O(sdram_master_p0_address[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3311 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full[2]),
    .I2(sdram_dfi_p0_address[2]),
    .O(sdram_master_p0_address[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3711 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full[6]),
    .I2(sdram_dfi_p0_address[6]),
    .O(sdram_master_p0_address[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3511 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full[4]),
    .I2(sdram_dfi_p0_address[4]),
    .O(sdram_master_p0_address[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3611 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full[5]),
    .I2(sdram_dfi_p0_address[5]),
    .O(sdram_master_p0_address[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4011 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full_9_1287),
    .I2(sdram_dfi_p0_address[9]),
    .O(sdram_master_p0_address[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3811 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full[7]),
    .I2(sdram_dfi_p0_address[7]),
    .O(sdram_master_p0_address[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux3911 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector0_address_storage_full_8_1288),
    .I2(sdram_dfi_p0_address[8]),
    .O(sdram_master_p0_address[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4311 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full[0]),
    .I2(sdram_dfi_p1_address[0]),
    .O(sdram_master_p1_address[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4111 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_baddress_storage_full[0]),
    .I2(sdram_dfi_p1_bank[0]),
    .O(sdram_master_p1_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4211 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_baddress_storage_full[1]),
    .I2(sdram_dfi_p1_bank[1]),
    .O(sdram_master_p1_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4611 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full_12_1297),
    .I2(sdram_dfi_p1_address[12]),
    .O(sdram_master_p1_address[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4411 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full_10_1299),
    .I2(sdram_dfi_p1_address[10]),
    .O(sdram_master_p1_address[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4511 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full_11_1298),
    .I2(sdram_dfi_p1_address[11]),
    .O(sdram_master_p1_address[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4911 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full[3]),
    .I2(sdram_dfi_p1_address[3]),
    .O(sdram_master_p1_address[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4711 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full[1]),
    .I2(sdram_dfi_p1_address[1]),
    .O(sdram_master_p1_address[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux4811 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full[2]),
    .I2(sdram_dfi_p1_address[2]),
    .O(sdram_master_p1_address[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5211 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full[6]),
    .I2(sdram_dfi_p1_address[6]),
    .O(sdram_master_p1_address[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5011 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full[4]),
    .I2(sdram_dfi_p1_address[4]),
    .O(sdram_master_p1_address[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5111 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full[5]),
    .I2(sdram_dfi_p1_address[5]),
    .O(sdram_master_p1_address[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5511 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full_9_1300),
    .I2(sdram_dfi_p1_address[9]),
    .O(sdram_master_p1_address[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5311 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full[7]),
    .I2(sdram_dfi_p1_address[7]),
    .O(sdram_master_p1_address[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux5411 (
    .I0(sdram_storage_full[0]),
    .I1(sdram_phaseinjector1_address_storage_full_8_1301),
    .I2(sdram_dfi_p1_address[8]),
    .O(sdram_master_p1_address[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_rx_fifo_consume_xor<1>11  (
    .I0(uart_rx_fifo_consume[1]),
    .I1(uart_rx_fifo_consume[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_tx_fifo_consume_xor<1>11  (
    .I0(uart_tx_fifo_consume[1]),
    .I1(uart_tx_fifo_consume[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_ddrphy_bitslip_cnt_xor<1>11  (
    .I0(ddrphy_bitslip_cnt[1]),
    .I1(ddrphy_bitslip_cnt[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_tx_fifo_produce_xor<1>11  (
    .I0(uart_tx_fifo_produce[1]),
    .I1(uart_tx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_uart_rx_fifo_produce_xor<1>11  (
    .I0(uart_rx_fifo_produce[1]),
    .I1(uart_rx_fifo_produce[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>10 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>12 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>16 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>18 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>19 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT321  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[9]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT311  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[8]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT301  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[7]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT291  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[6]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT281  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[5]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT271  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[4]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT261  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[3]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT251  (
    .I0(n3487[31]),
    .I1(uart_phy_rx_busy_41),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT241  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[30]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT231  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[2]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT221  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[29]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT211  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[28]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT201  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[27]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT191  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[26]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT181  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[25]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT171  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[24]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT161  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[23]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT151  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[22]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT141  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[21]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT131  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[20]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT121  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[1]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT111  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[19]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT101  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[18]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT91  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[17]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT81  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[16]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT71  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[15]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT61  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[14]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT51  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[13]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT41  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[12]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT31  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[11]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT21  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[10]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT11  (
    .I0(uart_phy_rx_busy_41),
    .I1(n3487[0]),
    .O(\PWR_1_o_uart_phy_phase_accumulator_rx[31]_mux_936_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0010_MUX_387_o11 (
    .I0(uart_phy_rx_busy_41),
    .I1(Madd_n3487_cy[31]),
    .O(GND_1_o_BUS_0010_MUX_387_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT321  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[9]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT311  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[8]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT301  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[7]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT291  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[6]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT281  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[5]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT271  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[4]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT261  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[3]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT251  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[31]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT241  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[30]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT231  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[2]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT221  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[29]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT211  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[28]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT201  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[27]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT191  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[26]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT181  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[25]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT171  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[24]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT161  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[23]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT151  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[22]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT141  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[21]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT131  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[20]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT121  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[1]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT111  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[19]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT101  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[18]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT91  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[17]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT81  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[16]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT71  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[15]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT61  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[14]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT51  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[13]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT41  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[12]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT31  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[11]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT21  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[10]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT11  (
    .I0(uart_phy_tx_busy_1345),
    .I1(n3482[0]),
    .O(\GND_1_o_uart_phy_phase_accumulator_tx[31]_mux_919_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0008_MUX_376_o11 (
    .I0(uart_phy_tx_busy_1345),
    .I1(Madd_n3482_cy[31]),
    .O(GND_1_o_BUS_0008_MUX_376_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33321 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .O(rhs_array_muxed33[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33311 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .O(rhs_array_muxed33[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33301 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .O(rhs_array_muxed33[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33291 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .O(rhs_array_muxed33[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33281 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .O(rhs_array_muxed33[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33271 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .O(rhs_array_muxed33[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33261 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .O(rhs_array_muxed33[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33251 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .O(rhs_array_muxed33[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33241 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .O(rhs_array_muxed33[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33231 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .O(rhs_array_muxed33[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33221 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .O(rhs_array_muxed33[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33211 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .O(rhs_array_muxed33[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33201 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .O(rhs_array_muxed33[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33191 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .O(rhs_array_muxed33[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33181 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .O(rhs_array_muxed33[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33171 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .O(rhs_array_muxed33[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33161 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .O(rhs_array_muxed33[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33151 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .O(rhs_array_muxed33[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33141 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .O(rhs_array_muxed33[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33131 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .O(rhs_array_muxed33[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33121 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .O(rhs_array_muxed33[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33111 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .O(rhs_array_muxed33[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33101 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .O(rhs_array_muxed33[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3391 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .O(rhs_array_muxed33[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3381 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .O(rhs_array_muxed33[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3371 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .O(rhs_array_muxed33[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3361 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .O(rhs_array_muxed33[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3351 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .O(rhs_array_muxed33[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3341 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .O(rhs_array_muxed33[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3331 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .O(rhs_array_muxed33[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3321 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .O(rhs_array_muxed33[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3311 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .O(rhs_array_muxed33[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32301 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(rhs_array_muxed32[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32291 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(rhs_array_muxed32[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32281 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(rhs_array_muxed32[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32271 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(rhs_array_muxed32[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32261 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(rhs_array_muxed32[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32251 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(rhs_array_muxed32[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32241 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(rhs_array_muxed32[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32231 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(rhs_array_muxed32[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32221 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(rhs_array_muxed32[29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32211 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(rhs_array_muxed32[28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32201 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(rhs_array_muxed32[27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32191 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(rhs_array_muxed32[26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32181 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(rhs_array_muxed32[25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32171 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(rhs_array_muxed32[24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32161 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(rhs_array_muxed32[23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32151 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(rhs_array_muxed32[22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32141 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(rhs_array_muxed32[21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32131 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(rhs_array_muxed32[20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32121 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(rhs_array_muxed32[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32111 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(rhs_array_muxed32[19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32101 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(rhs_array_muxed32[18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3291 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(rhs_array_muxed32[17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3281 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(rhs_array_muxed32[16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3271 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(rhs_array_muxed32[15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3261 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(rhs_array_muxed32[14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3251 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(rhs_array_muxed32[13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3241 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(rhs_array_muxed32[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3231 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(basesoc_grant_1373),
    .O(rhs_array_muxed32[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3221 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(rhs_array_muxed32[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed3211 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(rhs_array_muxed32[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata321 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[9]),
    .O(sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata311 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[8]),
    .O(sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata301 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[7]),
    .O(sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata291 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[6]),
    .O(sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata281 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[5]),
    .O(sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata271 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[4]),
    .O(sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata261 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[3]),
    .O(sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata251 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[31]),
    .O(sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata241 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[30]),
    .O(sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata231 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[2]),
    .O(sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata221 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[29]),
    .O(sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata211 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[28]),
    .O(sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata201 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[27]),
    .O(sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata191 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[26]),
    .O(sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata181 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[25]),
    .O(sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata171 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[24]),
    .O(sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata161 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[23]),
    .O(sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata151 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[22]),
    .O(sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata141 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[21]),
    .O(sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata131 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[20]),
    .O(sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata121 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[1]),
    .O(sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata111 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[19]),
    .O(sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata101 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[18]),
    .O(sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata91 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[17]),
    .O(sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata81 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[16]),
    .O(sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata71 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[15]),
    .O(sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata61 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[14]),
    .O(sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata51 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[13]),
    .O(sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata41 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[12]),
    .O(sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata31 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[11]),
    .O(sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata21 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[10]),
    .O(sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p0_rddata11 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[0]),
    .O(sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata321 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[9]),
    .O(sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata311 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[8]),
    .O(sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata301 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[7]),
    .O(sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata291 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[6]),
    .O(sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata281 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[5]),
    .O(sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata271 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[4]),
    .O(sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata261 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[3]),
    .O(sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata251 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[31]),
    .O(sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata241 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[30]),
    .O(sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata231 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[2]),
    .O(sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata221 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[29]),
    .O(sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata211 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[28]),
    .O(sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata201 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[27]),
    .O(sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata191 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[26]),
    .O(sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata181 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[25]),
    .O(sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata171 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[24]),
    .O(sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata161 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[23]),
    .O(sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata151 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[22]),
    .O(sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata141 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[21]),
    .O(sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata131 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[20]),
    .O(sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata121 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[1]),
    .O(sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata111 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[19]),
    .O(sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata101 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[18]),
    .O(sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata91 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[17]),
    .O(sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata81 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[16]),
    .O(sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata71 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[15]),
    .O(sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata61 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[14]),
    .O(sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata51 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[13]),
    .O(sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata41 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[12]),
    .O(sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata31 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[11]),
    .O(sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata21 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[10]),
    .O(sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_inti_p1_rddata11 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[0]),
    .O(sdram_inti_p1_rddata[0])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  out21 (
    .I0(bankmachine1_state_FSM_FFd1_770),
    .I1(bankmachine1_state_FSM_FFd3_3610),
    .I2(bankmachine1_state_FSM_FFd2_3611),
    .O(n0409)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  out31 (
    .I0(bankmachine2_state_FSM_FFd2_1_8421),
    .I1(bankmachine2_state_FSM_FFd3_1_8422),
    .I2(bankmachine2_state_FSM_FFd1_771),
    .O(n0503)
  );
  LUT3 #(
    .INIT ( 8'hAB ))
  \bankmachine2_state_FSM_FFd1-In11  (
    .I0(bankmachine2_state_FSM_FFd1_771),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .O(\bankmachine2_state_FSM_FFd1-In1 )
  );
  LUT3 #(
    .INIT ( 8'hAB ))
  \bankmachine0_state_FSM_FFd1-In11  (
    .I0(bankmachine0_state_FSM_FFd1_769),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .O(\bankmachine0_state_FSM_FFd1-In1 )
  );
  LUT3 #(
    .INIT ( 8'hAB ))
  \bankmachine1_state_FSM_FFd1-In11  (
    .I0(bankmachine1_state_FSM_FFd1_770),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .O(\bankmachine1_state_FSM_FFd1-In1 )
  );
  LUT3 #(
    .INIT ( 8'hAB ))
  \bankmachine3_state_FSM_FFd1-In11  (
    .I0(bankmachine3_state_FSM_FFd1_772),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .O(\bankmachine3_state_FSM_FFd1-In1 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mmux_sdram_generator_counter[2]_GND_1_o_mux_978_OUT21  (
    .I0(sdram_generator_counter[1]),
    .I1(sdram_generator_counter[0]),
    .O(\sdram_generator_counter[2]_GND_1_o_mux_978_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_uart_phy_rx_bitcount_xor<0>11  (
    .I0(uart_phy_rx_bitcount[0]),
    .I1(uart_phy_rx_busy_41),
    .O(Mcount_uart_phy_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n48151 (
    .I0(bankmachine0_state_FSM_FFd3_3605),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .O(_n4815)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n48171 (
    .I0(bankmachine1_state_FSM_FFd3_3610),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .O(_n4817)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n48191 (
    .I0(bankmachine2_state_FSM_FFd3_3600),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .O(_n4819)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n48211 (
    .I0(bankmachine3_state_FSM_FFd3_3615),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .O(_n4821)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  sdram_choose_req_want_reads_inv1 (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .O(sdram_choose_req_want_reads_inv)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  sdram_choose_req_want_writes_inv1 (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .O(sdram_choose_req_want_writes_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_counter_xor<1>11  (
    .I0(counter[1]),
    .I1(counter[0]),
    .O(Mcount_counter1)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \ddrphy_bitslip_cnt[3]_GND_1_o_equal_961_o_inv1  (
    .I0(ddrphy_bitslip_cnt[0]),
    .I1(ddrphy_bitslip_cnt[1]),
    .O(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_961_o_inv )
  );
  LUT3 #(
    .INIT ( 8'h1F ))
  sdram_choose_cmd_ce1 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(rhs_array_muxed0),
    .O(sdram_choose_cmd_ce)
  );
  LUT4 #(
    .INIT ( 16'hEAAA ))
  _n4973_inv1 (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_cmd_ready_699),
    .I2(sdram_bandwidth_cmd_is_write_701),
    .I3(sdram_bandwidth_cmd_valid_698),
    .O(_n4973_inv)
  );
  LUT4 #(
    .INIT ( 16'hEAAA ))
  _n4967_inv1 (
    .I0(sdram_bandwidth_counter_23_1418),
    .I1(sdram_bandwidth_cmd_ready_699),
    .I2(sdram_bandwidth_cmd_is_read_700),
    .I3(sdram_bandwidth_cmd_valid_698),
    .O(_n4967_inv)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  Mmux_rhs_array_muxed6111 (
    .I0(sdram_generator_done_667),
    .I1(refresher_state_FSM_FFd1_768),
    .O(Mmux_rhs_array_muxed611_4283)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \Mcount_uart_phy_tx_bitcount_xor<3>111  (
    .I0(uart_tx_fifo_readable_1349),
    .I1(uart_phy_sink_ready_506),
    .I2(uart_phy_tx_busy_1345),
    .O(\Mcount_uart_phy_tx_bitcount_xor<3>11_4285 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  _n4886_inv1 (
    .I0(uart_tx_fifo_do_read_2416),
    .I1(uart_tx_fifo_wrport_we),
    .O(_n4886_inv)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_rhs_array_muxed6121 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .O(Mmux_rhs_array_muxed612)
  );
  LUT3 #(
    .INIT ( 8'h1F ))
  \sdram_choose_cmd_grant_FSM_FFd2-In41  (
    .I0(sdram_bankmachine0_twtpcon_ready_1354),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In4_4310 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_rhs_array_muxed0111 (
    .I0(sdram_bankmachine2_twtpcon_ready_1360),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .O(Mmux_rhs_array_muxed011)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_array_muxed91111 (
    .I0(bankmachine0_state_FSM_FFd2_3606),
    .I1(sdram_bankmachine0_twtpcon_ready_1354),
    .O(Mmux_array_muxed9111)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_rhs_array_muxed0121 (
    .I0(sdram_bankmachine3_twtpcon_ready_1363),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .O(Mmux_rhs_array_muxed012_4322)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  Mmux_data_port_dat_w10121 (
    .I0(sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_777),
    .I2(new_master_rdata_valid5_704),
    .I3(litedramwishbone2native_state_FSM_FFd2_1836),
    .O(Mmux_data_port_dat_w1012_4323)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  mux120111 (
    .I0(sdram_storage_full[0]),
    .I1(new_master_wdata_ready_702),
    .I2(litedramwishbone2native_state_FSM_FFd1_1835),
    .O(mux12011_4324)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  sys_rst_lm32_reset_OR_515_o11 (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(\interface_adr[11] ),
    .I3(\interface_adr[9] ),
    .O(sys_rst_lm32_reset_OR_515_o1_4327)
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331),
    .I2(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  Mmux_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I1(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331),
    .O(sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT691121  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69112 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11131  (
    .I0(_n5376),
    .I1(_n5382),
    .I2(_n5371),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1113_4334 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  inst_LPM_DECODE011 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I2(basesoc_grant_1373),
    .O(inst_LPM_DECODE01_4335)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_rhs_array_muxed0131 (
    .I0(bankmachine3_state_FSM_FFd3_3615),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(sdram_choose_cmd_grant_FSM_FFd2_774),
    .O(Mmux_rhs_array_muxed013_4336)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT322111  (
    .I0(_n5391),
    .I1(_n5396),
    .I2(_n5386),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32211 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  inst_LPM_DECODE11111 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(inst_LPM_DECODE1111_4339)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  inst_LPM_DECODE1021 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I2(basesoc_grant_1373),
    .O(inst_LPM_DECODE102_4340)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  inst_LPM_DECODE1121 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(inst_LPM_DECODE112)
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT772111  (
    .I0(_n5336),
    .I1(_n5349),
    .I2(_n5342),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77211 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32311  (
    .I0(_n5444),
    .I1(_n5452),
    .I2(_n5437),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3231 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT111  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .O(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_sdram_bankmachine0_cmd_ready111 (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .I2(rhs_array_muxed6),
    .O(Mmux_sdram_bankmachine0_cmd_ready11_4348)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_GND_1_o_GND_1_o_MUX_114_o111 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_we_1009),
    .I1(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I2(Mmux_array_muxed81131),
    .O(GND_1_o_GND_1_o_MUX_150_o)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  Mmux_rhs_array_muxed0141 (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .O(Mmux_rhs_array_muxed014_4354)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  inst_LPM_DECODE021 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(inst_LPM_DECODE02)
  );
  LUT6 #(
    .INIT ( 64'h101010101010FF10 ))
  inst_LPM_DECODE01 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(inst_LPM_DECODE01_4335),
    .I3(inst_LPM_DECODE02),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(N2)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  inst_LPM_DECODE41 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(inst_LPM_DECODE01_4335),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I4(inst_LPM_DECODE02),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(N6)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  inst_LPM_DECODE81 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(inst_LPM_DECODE02),
    .I3(inst_LPM_DECODE01_4335),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(N10)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  inst_LPM_DECODE121 (
    .I0(inst_LPM_DECODE01_4335),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I5(inst_LPM_DECODE02),
    .O(N14)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT322121  (
    .I0(_n5396),
    .I1(_n5391),
    .I2(_n5386),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32212 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \rhs_array_muxed8<1>1021  (
    .I0(bankmachine3_state_FSM_FFd2_3616),
    .I1(sdram_choose_req_grant_FSM_FFd2_776),
    .I2(sdram_choose_req_grant_FSM_FFd1_775),
    .I3(bankmachine3_state_FSM_FFd3_3615),
    .O(\rhs_array_muxed8<1>102 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  inst_LPM_DECODE11121 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(inst_LPM_DECODE1112)
  );
  LUT6 #(
    .INIT ( 64'h101010101010FF10 ))
  inst_LPM_DECODE31 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(inst_LPM_DECODE1111_4339),
    .I3(inst_LPM_DECODE1112),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(N5)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  inst_LPM_DECODE71 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(inst_LPM_DECODE1111_4339),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I4(inst_LPM_DECODE1112),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(N9)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  inst_LPM_DECODE1111 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(inst_LPM_DECODE1112),
    .I3(inst_LPM_DECODE1111_4339),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(N13)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  inst_LPM_DECODE151 (
    .I0(inst_LPM_DECODE1111_4339),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I5(inst_LPM_DECODE1112),
    .O(N17)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  inst_LPM_DECODE1131 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(inst_LPM_DECODE113)
  );
  LUT6 #(
    .INIT ( 64'h101010101010FF10 ))
  inst_LPM_DECODE111 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(inst_LPM_DECODE112),
    .I3(inst_LPM_DECODE113),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(N3)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  inst_LPM_DECODE51 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(inst_LPM_DECODE112),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I4(inst_LPM_DECODE113),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(N7)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  inst_LPM_DECODE91 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(inst_LPM_DECODE113),
    .I3(inst_LPM_DECODE112),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(N11)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  inst_LPM_DECODE131 (
    .I0(inst_LPM_DECODE112),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I5(inst_LPM_DECODE113),
    .O(N15)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  inst_LPM_DECODE1031 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(inst_LPM_DECODE103)
  );
  LUT6 #(
    .INIT ( 64'h101010101010FF10 ))
  inst_LPM_DECODE21 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(inst_LPM_DECODE102_4340),
    .I3(inst_LPM_DECODE103),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(N4)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  inst_LPM_DECODE61 (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I2(inst_LPM_DECODE102_4340),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I4(inst_LPM_DECODE103),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(N8)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  inst_LPM_DECODE102 (
    .I0(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I2(inst_LPM_DECODE103),
    .I3(inst_LPM_DECODE102_4340),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(N12)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  inst_LPM_DECODE141 (
    .I0(inst_LPM_DECODE102_4340),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .I5(inst_LPM_DECODE103),
    .O(N16)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT772121  (
    .I0(_n5349),
    .I1(_n5342),
    .I2(_n5336),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77212 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  Mmux_sdram_bankmachine0_cmd_ready121 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(rhs_array_muxed0),
    .O(Mmux_sdram_bankmachine0_cmd_ready12)
  );
  LUT6 #(
    .INIT ( 64'h2F220F0022220000 ))
  Mmux_sdram_bankmachine2_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I2(sdram_choose_req_grant_FSM_FFd2_776),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(Mmux_sdram_bankmachine0_cmd_ready12),
    .I5(Mmux_sdram_bankmachine0_cmd_ready11_4348),
    .O(sdram_bankmachine2_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h44F400F044440000 ))
  Mmux_sdram_bankmachine1_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I2(sdram_choose_req_grant_FSM_FFd2_776),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(Mmux_sdram_bankmachine0_cmd_ready12),
    .I5(Mmux_sdram_bankmachine0_cmd_ready11_4348),
    .O(sdram_bankmachine1_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h111F000F11110000 ))
  Mmux_sdram_bankmachine0_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I2(sdram_choose_req_grant_FSM_FFd2_776),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(Mmux_sdram_bankmachine0_cmd_ready12),
    .I5(Mmux_sdram_bankmachine0_cmd_ready11_4348),
    .O(sdram_bankmachine0_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hF888F00088880000 ))
  Mmux_sdram_bankmachine3_cmd_ready11 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I2(sdram_choose_req_grant_FSM_FFd2_776),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(Mmux_sdram_bankmachine0_cmd_ready12),
    .I5(Mmux_sdram_bankmachine0_cmd_ready11_4348),
    .O(sdram_bankmachine3_cmd_ready)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \rhs_array_muxed8<1>1031  (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(sdram_choose_req_grant_FSM_FFd2_776),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(bankmachine1_state_FSM_FFd2_3611),
    .O(\rhs_array_muxed8<1>103_4366 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \rhs_array_muxed2<1>1111  (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(bankmachine1_state_FSM_FFd2_3611),
    .O(\rhs_array_muxed2<1>111 )
  );
  LUT4 #(
    .INIT ( 16'hFF10 ))
  sys_rst_lm32_reset_OR_515_o1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sys_rst_lm32_reset_OR_515_o3),
    .I3(sys_rst),
    .O(sys_rst_lm32_reset_OR_515_o)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sys_rst_lm32_reset_OR_515_o3),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sys_rst_lm32_reset_OR_515_o3),
    .O(basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(sys_rst_lm32_reset_OR_515_o3),
    .O(basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \rhs_array_muxed8<1>1041  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .O(\rhs_array_muxed8<1>104 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \rhs_array_muxed2<1>1121  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(bankmachine0_state_FSM_FFd3_3605),
    .I2(bankmachine0_state_FSM_FFd2_3606),
    .I3(sdram_choose_cmd_grant_FSM_FFd1_773),
    .O(\rhs_array_muxed2<1>112 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT171  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .O(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT691141  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT181  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .O(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 )
  );
  LUT4 #(
    .INIT ( 16'hF7FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT771121  (
    .I0(interface_adr_2_1_8417),
    .I1(interface_adr_3_1_8418),
    .I2(interface_adr_5_1_8434),
    .I3(interface_adr_4_1_8433),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77112 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  port_cmd_ready3211 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(port_cmd_ready321)
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  roundrobin0_grant_roundrobin3_grant_OR_354_o121 (
    .I0(sdram_bankmachine3_row_opened_1361),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_row_hit),
    .O(roundrobin0_grant_roundrobin3_grant_OR_354_o12)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  port_cmd_ready81 (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I5(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(port_cmd_ready8)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_slave_sel<2><28>11  (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(\basesoc_slave_sel<2><28>1 )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we1111 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT691181  (
    .I0(interface_adr_3_1_8418),
    .I1(interface_adr_2_1_8417),
    .I2(interface_adr_0_1_8415),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69118 )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank2_ev_enable0_re1 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[4] ),
    .I2(interface_we_766),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I4(basesoc_csrbankarray_csrbank2_ev_enable0_re2),
    .O(basesoc_csrbankarray_csrbank2_ev_enable0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  roundrobin0_grant_roundrobin3_grant_OR_351_o21 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331),
    .O(roundrobin0_grant_roundrobin3_grant_OR_351_o2)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  GND_1_o_GND_1_o_MUX_386_o11 (
    .I0(uart_phy_rx_bitcount[1]),
    .I1(uart_phy_uart_clk_rxen_573),
    .I2(uart_phy_rx_busy_41),
    .I3(uart_phy_rx_bitcount[2]),
    .O(GND_1_o_GND_1_o_MUX_386_o1_4389)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_386_o1 (
    .I0(regs1_6),
    .I1(uart_phy_rx_bitcount[0]),
    .I2(uart_phy_rx_bitcount[3]),
    .I3(GND_1_o_GND_1_o_MUX_386_o1_4389),
    .O(GND_1_o_GND_1_o_MUX_386_o)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \litedramwishbone2native_state_FSM_FFd1-In11  (
    .I0(cache_state_FSM_FFd3_3446),
    .I1(litedramwishbone2native_state_FSM_FFd3_1837),
    .I2(cache_state_FSM_FFd2_3447),
    .O(\litedramwishbone2native_state_FSM_FFd1-In1_4393 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \bankmachine1_state_FSM_FFd2-In41  (
    .I0(bankmachine1_state_FSM_FFd2_3611),
    .I1(bankmachine1_state_FSM_FFd3_3610),
    .I2(sdram_bankmachine1_twtpcon_ready_1357),
    .O(\bankmachine1_state_FSM_FFd2-In4 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I1(Mmux_array_muxed8112),
    .O(sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  Mmux_tag_di_dirty111 (
    .I0(cache_state_FSM_FFd2_3447),
    .I1(cache_state_FSM_FFd3_3446),
    .I2(\tag_do_tag[20]_GND_1_o_equal_409_o ),
    .O(Mmux_tag_di_dirty11_4397)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \sdram_generator_start_sdram_generator_counter[2]_AND_492_o11  (
    .I0(sdram_generator_counter[0]),
    .I1(sdram_generator_counter[1]),
    .I2(sdram_generator_counter[2]),
    .O(\sdram_generator_start_sdram_generator_counter[2]_AND_492_o1 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_GND_1_o_MUX_114_o11 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .O(GND_1_o_GND_1_o_MUX_114_o)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_slave_sel<2><28>21  (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .O(\basesoc_slave_sel<2><28>2 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \basesoc_slave_sel<3><28>1  (
    .I0(\basesoc_slave_sel<2><28>1 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .I3(\basesoc_slave_sel<2><28>2 ),
    .O(basesoc_slave_sel[3])
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n4879_inv1 (
    .I0(uart_phy_rx_busy_41),
    .I1(uart_phy_uart_clk_rxen_573),
    .I2(uart_phy_rx_bitcount[1]),
    .I3(uart_phy_rx_bitcount[0]),
    .I4(uart_phy_rx_bitcount[3]),
    .I5(uart_phy_rx_bitcount[2]),
    .O(_n4879_inv)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \sdram_master_p0_wrdata_mask<0>1  (
    .I0(sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_1835),
    .I2(new_master_wdata_ready_702),
    .O(sdram_master_p0_wrdata_mask[0])
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_1837),
    .I2(cache_state_FSM_FFd3_3446),
    .I3(cache_state_FSM_FFd2_3447),
    .I4(litedramwishbone2native_state_FSM_FFd2_1836),
    .I5(new_master_rdata_valid5_704),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h55551555 ))
  \_n4802<0>1  (
    .I0(sdram_storage_full[0]),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(ddrphy_drive_dq_n011),
    .O(_n4802)
  );
  LUT5 #(
    .INIT ( 32'h00FF00FE ))
  \_n4793<0>1  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(sdram_storage_full[0]),
    .I4(ddrphy_drive_dq_n011),
    .O(_n4793)
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \Mcount_uart_phy_rx_bitcount_xor<2>11  (
    .I0(uart_phy_rx_busy_41),
    .I1(uart_phy_rx_bitcount[2]),
    .I2(uart_phy_rx_bitcount[0]),
    .I3(uart_phy_rx_bitcount[1]),
    .O(Mcount_uart_phy_rx_bitcount2)
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_rx_fifo_consume_xor<3>11  (
    .I0(uart_rx_fifo_consume[3]),
    .I1(uart_rx_fifo_consume[0]),
    .I2(uart_rx_fifo_consume[1]),
    .I3(uart_rx_fifo_consume[2]),
    .O(\Result<3>3 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_tx_fifo_consume_xor<3>11  (
    .I0(uart_tx_fifo_consume[3]),
    .I1(uart_tx_fifo_consume[0]),
    .I2(uart_tx_fifo_consume[1]),
    .I3(uart_tx_fifo_consume[2]),
    .O(\Result<3>2 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_tx_fifo_produce_xor<3>11  (
    .I0(uart_tx_fifo_produce[3]),
    .I1(uart_tx_fifo_produce[0]),
    .I2(uart_tx_fifo_produce[1]),
    .I3(uart_tx_fifo_produce[2]),
    .O(\Result<3>4 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_uart_rx_fifo_produce_xor<3>11  (
    .I0(uart_rx_fifo_produce[3]),
    .I1(uart_rx_fifo_produce[0]),
    .I2(uart_rx_fifo_produce[1]),
    .I3(uart_rx_fifo_produce[2]),
    .O(\Result<3>7 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5811 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_11_1551),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<11> ),
    .I4(timer0_load_storage_full_11_1519),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5611 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full[0]),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<0> ),
    .I4(timer0_load_storage_full[0]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5711 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_10_1552),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<10> ),
    .I4(timer0_load_storage_full_10_1520),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5911 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_12_1550),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<12> ),
    .I4(timer0_load_storage_full_12_1518),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6011 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_13_1549),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<13> ),
    .I4(timer0_load_storage_full_13_1517),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6311 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_16_1546),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<16> ),
    .I4(timer0_load_storage_full_16_1514),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6111 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_14_1548),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<14> ),
    .I4(timer0_load_storage_full_14_1516),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6211 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_15_1547),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<15> ),
    .I4(timer0_load_storage_full_15_1515),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6611 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_19_1543),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<19> ),
    .I4(timer0_load_storage_full_19_1511),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6411 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_17_1545),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<17> ),
    .I4(timer0_load_storage_full_17_1513),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6511 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_18_1544),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<18> ),
    .I4(timer0_load_storage_full_18_1512),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_21_1541),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<21> ),
    .I4(timer0_load_storage_full_21_1509),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6711 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full[1]),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<1> ),
    .I4(timer0_load_storage_full[1]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_20_1542),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<20> ),
    .I4(timer0_load_storage_full_20_1510),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_24_1538),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<24> ),
    .I4(timer0_load_storage_full_24_1506),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_22_1540),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<22> ),
    .I4(timer0_load_storage_full_22_1508),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_23_1539),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<23> ),
    .I4(timer0_load_storage_full_23_1507),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_27_1535),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<27> ),
    .I4(timer0_load_storage_full_27_1503),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_25_1537),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<25> ),
    .I4(timer0_load_storage_full_25_1505),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_26_1536),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<26> ),
    .I4(timer0_load_storage_full_26_1504),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full[2]),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<2> ),
    .I4(timer0_load_storage_full[2]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_28_1534),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<28> ),
    .I4(timer0_load_storage_full_28_1502),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_29_1533),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<29> ),
    .I4(timer0_load_storage_full_29_1501),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full[3]),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<3> ),
    .I4(timer0_load_storage_full[3]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_30_1532),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<30> ),
    .I4(timer0_load_storage_full_30_1500),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_31_1531),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<31> ),
    .I4(timer0_load_storage_full_31_1499),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full[4]),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<4> ),
    .I4(timer0_load_storage_full[4]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full[5]),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<5> ),
    .I4(timer0_load_storage_full[5]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_8_1554),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<8> ),
    .I4(timer0_load_storage_full_8_1522),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full[6]),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<6> ),
    .I4(timer0_load_storage_full[6]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full[7]),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<7> ),
    .I4(timer0_load_storage_full[7]),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(timer0_en_storage_full_1304),
    .I1(timer0_reload_storage_full_9_1553),
    .I2(timer0_zero_trigger_INV_207_o),
    .I3(\timer0_value[31]_GND_1_o_sub_957_OUT<9> ),
    .I4(timer0_load_storage_full_9_1521),
    .O(\timer0_load_storage[31]_timer0_value[31]_mux_958_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \Mcount_uart_phy_rx_bitcount_xor<1>11  (
    .I0(uart_phy_rx_busy_41),
    .I1(uart_phy_rx_bitcount[0]),
    .I2(uart_phy_rx_bitcount[1]),
    .O(Mcount_uart_phy_rx_bitcount1)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  \Mmux_sdram_generator_counter[2]_GND_1_o_mux_978_OUT11  (
    .I0(sdram_generator_counter[0]),
    .I1(sdram_generator_counter[2]),
    .I2(sdram_generator_counter[1]),
    .O(\sdram_generator_counter[2]_GND_1_o_mux_978_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_rx_fifo_consume_xor<2>11  (
    .I0(uart_rx_fifo_consume[2]),
    .I1(uart_rx_fifo_consume[0]),
    .I2(uart_rx_fifo_consume[1]),
    .O(\Result<2>3 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_tx_fifo_consume_xor<2>11  (
    .I0(uart_tx_fifo_consume[2]),
    .I1(uart_tx_fifo_consume[0]),
    .I2(uart_tx_fifo_consume[1]),
    .O(\Result<2>2 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_tx_fifo_produce_xor<2>11  (
    .I0(uart_tx_fifo_produce[2]),
    .I1(uart_tx_fifo_produce[0]),
    .I2(uart_tx_fifo_produce[1]),
    .O(\Result<2>4 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_uart_rx_fifo_produce_xor<2>11  (
    .I0(uart_rx_fifo_produce[2]),
    .I1(uart_rx_fifo_produce[0]),
    .I2(uart_rx_fifo_produce[1]),
    .O(\Result<2>7 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>10 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>18 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Mcount_sdram_time1_xor<2>11  (
    .I0(sdram_time1[2]),
    .I1(sdram_time1[0]),
    .I2(sdram_time1[1]),
    .O(\Result<2>22 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  _n4893211 (
    .I0(uart_rx_fifo_level0[0]),
    .I1(uart_rx_fifo_level0[1]),
    .I2(uart_rx_fifo_level0[2]),
    .I3(uart_rx_fifo_level0[3]),
    .O(_n489321)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_uart_phy_rx_bitcount_xor<3>11  (
    .I0(uart_phy_rx_busy_41),
    .I1(uart_phy_rx_bitcount[3]),
    .I2(uart_phy_rx_bitcount[0]),
    .I3(uart_phy_rx_bitcount[1]),
    .I4(uart_phy_rx_bitcount[2]),
    .O(Mcount_uart_phy_rx_bitcount3)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_uart_phy_tx_bitcount_xor<3>11  (
    .I0(\Mcount_uart_phy_tx_bitcount_xor<3>11_4285 ),
    .I1(uart_phy_tx_bitcount[3]),
    .I2(uart_phy_tx_bitcount[0]),
    .I3(uart_phy_tx_bitcount[1]),
    .I4(uart_phy_tx_bitcount[2]),
    .O(Mcount_uart_phy_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux110111 (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(sdram_bankmachine1_row_col_n_addr_sel_mmx_out7),
    .I3(sdram_bankmachine3_row_open_mmx_out7),
    .I4(sdram_bankmachine2_row_open_mmx_out7),
    .I5(sdram_bankmachine0_row_open_mmx_out7),
    .O(mux11011_4289)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux110121 (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(sdram_bankmachine1_row_col_n_addr_sel_mmx_out7),
    .I3(sdram_bankmachine3_row_open_mmx_out7),
    .I4(sdram_bankmachine2_row_open_mmx_out7),
    .I5(sdram_bankmachine0_row_open_mmx_out7),
    .O(mux11012)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed2<1>10  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(\rhs_array_muxed2<1>13 ),
    .I3(sdram_bankmachine3_row_open_mmx_out),
    .I4(\rhs_array_muxed2<1>15 ),
    .I5(sdram_bankmachine0_row_open_mmx_out),
    .O(\rhs_array_muxed2<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed2<1>17  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(\rhs_array_muxed2<1>14 ),
    .I3(sdram_bankmachine3_row_open_mmx_out1),
    .I4(\rhs_array_muxed2<1>16 ),
    .I5(sdram_bankmachine0_row_open_mmx_out1),
    .O(\rhs_array_muxed2<1>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed2<1>33  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(\rhs_array_muxed2<1>31 ),
    .I3(sdram_bankmachine3_row_open_mmx_out11),
    .I4(\rhs_array_muxed2<1>32 ),
    .I5(sdram_bankmachine0_row_open_mmx_out11),
    .O(\rhs_array_muxed2<1>_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed2<1>43  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(\rhs_array_muxed2<1>41 ),
    .I3(sdram_bankmachine3_row_open_mmx_out12),
    .I4(\rhs_array_muxed2<1>42 ),
    .I5(sdram_bankmachine0_row_open_mmx_out12),
    .O(\rhs_array_muxed2<1>_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed2<1>63  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(\rhs_array_muxed2<1>61 ),
    .I3(sdram_bankmachine3_row_open_mmx_out2),
    .I4(\rhs_array_muxed2<1>62 ),
    .I5(sdram_bankmachine0_row_open_mmx_out2),
    .O(\rhs_array_muxed2<1>_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed2<1>73  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(\rhs_array_muxed2<1>71 ),
    .I3(sdram_bankmachine3_row_open_mmx_out3),
    .I4(\rhs_array_muxed2<1>72 ),
    .I5(sdram_bankmachine0_row_open_mmx_out4),
    .O(\rhs_array_muxed2<1>_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed2<1>83  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(\rhs_array_muxed2<1>81 ),
    .I3(sdram_bankmachine3_row_open_mmx_out4),
    .I4(\rhs_array_muxed2<1>82 ),
    .I5(sdram_bankmachine0_row_open_mmx_out5),
    .O(\rhs_array_muxed2<1>_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed2<1>93  (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(\rhs_array_muxed2<1>91 ),
    .I3(sdram_bankmachine3_row_open_mmx_out5),
    .I4(\rhs_array_muxed2<1>92 ),
    .I5(sdram_bankmachine0_row_open_mmx_out6),
    .O(\rhs_array_muxed2<1>_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed8<1>9  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\rhs_array_muxed2<1>13 ),
    .I3(sdram_bankmachine3_row_open_mmx_out),
    .I4(\rhs_array_muxed2<1>15 ),
    .I5(sdram_bankmachine0_row_open_mmx_out),
    .O(\rhs_array_muxed8<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed8<1>13  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\rhs_array_muxed2<1>14 ),
    .I3(sdram_bankmachine3_row_open_mmx_out1),
    .I4(\rhs_array_muxed2<1>16 ),
    .I5(sdram_bankmachine0_row_open_mmx_out1),
    .O(\rhs_array_muxed8<1>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed8<1>31  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\rhs_array_muxed2<1>31 ),
    .I3(sdram_bankmachine3_row_open_mmx_out11),
    .I4(\rhs_array_muxed2<1>32 ),
    .I5(sdram_bankmachine0_row_open_mmx_out11),
    .O(\rhs_array_muxed8<1>_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed8<1>41  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\rhs_array_muxed2<1>41 ),
    .I3(sdram_bankmachine3_row_open_mmx_out12),
    .I4(\rhs_array_muxed2<1>42 ),
    .I5(sdram_bankmachine0_row_open_mmx_out12),
    .O(\rhs_array_muxed8<1>_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed8<1>51  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\rhs_array_muxed2<1>61 ),
    .I3(sdram_bankmachine3_row_open_mmx_out2),
    .I4(\rhs_array_muxed2<1>62 ),
    .I5(sdram_bankmachine0_row_open_mmx_out2),
    .O(\rhs_array_muxed8<1>_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed8<1>61  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\rhs_array_muxed2<1>71 ),
    .I3(sdram_bankmachine3_row_open_mmx_out3),
    .I4(\rhs_array_muxed2<1>72 ),
    .I5(sdram_bankmachine0_row_open_mmx_out4),
    .O(\rhs_array_muxed8<1>_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed8<1>71  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\rhs_array_muxed2<1>81 ),
    .I3(sdram_bankmachine3_row_open_mmx_out4),
    .I4(\rhs_array_muxed2<1>82 ),
    .I5(sdram_bankmachine0_row_open_mmx_out5),
    .O(\rhs_array_muxed8<1>_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \rhs_array_muxed8<1>81  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\rhs_array_muxed2<1>91 ),
    .I3(sdram_bankmachine3_row_open_mmx_out5),
    .I4(\rhs_array_muxed2<1>92 ),
    .I5(sdram_bankmachine0_row_open_mmx_out6),
    .O(\rhs_array_muxed8<1>_mmx_out5 )
  );
  LUT5 #(
    .INIT ( 32'h557F7F7F ))
  Mmux_data_port_dat_w10111 (
    .I0(cache_state_FSM_FFd1_777),
    .I1(litedramwishbone2native_state_FSM_FFd1_1835),
    .I2(new_master_wdata_ready_702),
    .I3(litedramwishbone2native_state_FSM_FFd2_1836),
    .I4(new_master_rdata_valid5_704),
    .O(Mmux_data_port_dat_w1011)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(\multiplexer_state_FSM_FFd1-In1_3617 ),
    .I4(sdram_twtrcon_ready_1372),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  SF110211 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n4893_inv111 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .O(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT141 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  SF11031 (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1111211_4401 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  sdram_bankmachine0_row_open1011 (
    .I0(bankmachine0_state_FSM_FFd2_1_8428),
    .I1(bankmachine0_state_FSM_FFd3_1_8427),
    .I2(bankmachine0_state_FSM_FFd1_769),
    .O(Mmux_array_muxed121121)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1321 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I4(sdram_choose_req_grant_FSM_FFd1_775),
    .O(array_muxed13[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed621 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(sdram_choose_cmd_grant_FSM_FFd1_773),
    .O(array_muxed6[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1311 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I4(sdram_choose_req_grant_FSM_FFd2_776),
    .O(array_muxed13[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed611 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(sdram_choose_req_grant_FSM_FFd2_776),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_774),
    .O(array_muxed6[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131101 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out4 ),
    .I4(\rhs_array_muxed8<1>_mmx_out3 ),
    .O(array_muxed14[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10911 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out3 ),
    .I4(\rhs_array_muxed2<1>_mmx_out4 ),
    .O(array_muxed7[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux1311111 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out5 ),
    .I4(\rhs_array_muxed8<1>_mmx_out4 ),
    .O(array_muxed14[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux101111 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out4 ),
    .I4(\rhs_array_muxed2<1>_mmx_out5 ),
    .O(array_muxed7[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131121 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out6 ),
    .I4(\rhs_array_muxed8<1>_mmx_out5 ),
    .O(array_muxed14[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10121 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out5 ),
    .I4(\rhs_array_muxed2<1>_mmx_out6 ),
    .O(array_muxed7[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13122 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out2 ),
    .I4(\rhs_array_muxed8<1>_mmx_out7 ),
    .O(array_muxed14[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2621 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out7 ),
    .I4(\rhs_array_muxed2<1>_mmx_out2 ),
    .O(array_muxed7[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131211 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out8 ),
    .I4(\rhs_array_muxed8<1>_mmx_out8 ),
    .O(array_muxed14[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10111 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out8 ),
    .I4(\rhs_array_muxed2<1>_mmx_out8 ),
    .O(array_muxed7[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13131 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out9 ),
    .I4(\rhs_array_muxed8<1>_mmx_out9 ),
    .O(array_muxed14[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10211 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out9 ),
    .I4(\rhs_array_muxed2<1>_mmx_out9 ),
    .O(array_muxed7[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13141 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out10 ),
    .I4(\rhs_array_muxed8<1>_mmx_out10 ),
    .O(array_muxed14[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10311 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out10 ),
    .I4(\rhs_array_muxed2<1>_mmx_out10 ),
    .O(array_muxed7[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13151 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out11 ),
    .I4(\rhs_array_muxed8<1>_mmx_out11 ),
    .O(array_muxed14[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10411 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out11 ),
    .I4(\rhs_array_muxed2<1>_mmx_out11 ),
    .O(array_muxed7[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13161 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out12 ),
    .I4(\rhs_array_muxed8<1>_mmx_out12 ),
    .O(array_muxed14[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10511 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out12 ),
    .I4(\rhs_array_muxed2<1>_mmx_out12 ),
    .O(array_muxed7[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13171 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out ),
    .I4(\rhs_array_muxed8<1>_mmx_out ),
    .O(array_muxed14[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10611 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out ),
    .I4(\rhs_array_muxed2<1>_mmx_out ),
    .O(array_muxed7[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13181 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out1 ),
    .I4(\rhs_array_muxed8<1>_mmx_out1 ),
    .O(array_muxed14[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10711 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out1 ),
    .I4(\rhs_array_muxed2<1>_mmx_out1 ),
    .O(array_muxed7[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13191 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed2<1>_mmx_out3 ),
    .I4(\rhs_array_muxed8<1>_mmx_out2 ),
    .O(array_muxed14[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10811 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(\rhs_array_muxed8<1>_mmx_out2 ),
    .I4(\rhs_array_muxed2<1>_mmx_out3 ),
    .O(array_muxed7[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131111 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(mux11012),
    .I4(mux11011_4289),
    .O(array_muxed14[10])
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11011 (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(multiplexer_state_FSM_FFd2_3622),
    .I3(sdram_cmd_payload_a[10]),
    .I4(mux11011_4289),
    .I5(mux11012),
    .O(array_muxed7[10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>131  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(\rhs_array_muxed2<1>13 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>141  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(\rhs_array_muxed2<1>14 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>311  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(\rhs_array_muxed2<1>31 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>411  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(\rhs_array_muxed2<1>41 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>611  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(\rhs_array_muxed2<1>61 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>711  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(\rhs_array_muxed2<1>71 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>811  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(\rhs_array_muxed2<1>81 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>911  (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine1_state_FSM_FFd2_3611),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(\rhs_array_muxed2<1>91 )
  );
  LUT5 #(
    .INIT ( 32'hF8880888 ))
  sdram_bankmachine1_row_col_n_addr_sel101 (
    .I0(sdram_bankmachine1_row_col_n_addr_sel102),
    .I1(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I2(bankmachine1_state_FSM_FFd2_3611),
    .I3(bankmachine1_state_FSM_FFd3_3610),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(sdram_bankmachine1_row_col_n_addr_sel_mmx_out7)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>151  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(\rhs_array_muxed2<1>15 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>161  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(\rhs_array_muxed2<1>16 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>321  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(\rhs_array_muxed2<1>32 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>421  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(\rhs_array_muxed2<1>42 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>621  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(\rhs_array_muxed2<1>62 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>721  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(\rhs_array_muxed2<1>72 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>821  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(\rhs_array_muxed2<1>82 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \rhs_array_muxed2<1>921  (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(\rhs_array_muxed2<1>92 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine0_row_open2 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine0_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine0_row_open11 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine0_row_open_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine0_row_open31 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine0_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine0_row_open41 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine0_row_open_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine0_row_open51 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine0_row_open_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine0_row_open71 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine0_row_open_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine0_row_open81 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine0_row_open_mmx_out5)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine0_row_open91 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(sdram_bankmachine0_row_open_mmx_out6)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine3_row_open2 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(sdram_bankmachine3_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine3_row_open11 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(sdram_bankmachine3_row_open_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine3_row_open31 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(sdram_bankmachine3_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine3_row_open41 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(sdram_bankmachine3_row_open_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine3_row_open51 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(sdram_bankmachine3_row_open_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine3_row_open61 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(sdram_bankmachine3_row_open_mmx_out3)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine3_row_open71 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(sdram_bankmachine3_row_open_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  sdram_bankmachine3_row_open81 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(sdram_bankmachine3_row_open_mmx_out5)
  );
  LUT3 #(
    .INIT ( 8'h68 ))
  \Mmux_sdram_generator_counter[2]_GND_1_o_mux_978_OUT31  (
    .I0(sdram_generator_counter[0]),
    .I1(sdram_generator_counter[1]),
    .I2(sdram_generator_counter[2]),
    .O(\sdram_generator_counter[2]_GND_1_o_mux_978_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT11121  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  array_muxed15_INV_233_o211 (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(rhs_array_muxed6),
    .O(array_muxed15_INV_233_o21)
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Mcount_sdram_time0_xor<2>11  (
    .I0(sdram_time0[2]),
    .I1(sdram_time0[0]),
    .I2(sdram_time0[1]),
    .O(\Result<2>21 )
  );
  LUT4 #(
    .INIT ( 16'hBBB0 ))
  uart_rx_fifo_do_read1 (
    .I0(uart_rx_clear),
    .I1(uart_rx_fifo_readable_1350),
    .I2(_n489321),
    .I3(uart_rx_fifo_level0[4]),
    .O(uart_rx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3452),
    .I1(cache_state_FSM_FFd1_777),
    .I2(cache_state_FSM_FFd2_3447),
    .I3(cache_state_FSM_FFd3_3446),
    .I4(litedramwishbone2native_state_FSM_FFd3_1837),
    .I5(port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  basesoc_csrbankarray_csrbank2_ev_enable0_re21 (
    .I0(\interface_adr[10] ),
    .I1(\interface_adr[9] ),
    .I2(\interface_adr[13] ),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank2_ev_enable0_re2)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  uart_rx_clear111 (
    .I0(\interface_adr[11] ),
    .I1(\interface_adr[9] ),
    .I2(\interface_adr[13] ),
    .I3(\interface_adr[10] ),
    .I4(\interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349)
  );
  LUT6 #(
    .INIT ( 64'h5755555555555555 ))
  sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .I1(bankmachine3_state_FSM_FFd1_772),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(Mmux_rhs_array_muxed611_4283),
    .I4(roundrobin0_grant_roundrobin3_grant_OR_354_o12),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  litedramwishbone2native_state_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we111 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I1(port_cmd_ready8),
    .I2(port_cmd_ready611_4398),
    .I3(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEFF ))
  uart_tx_fifo_wrport_we11 (
    .I0(uart_tx_fifo_level0[3]),
    .I1(uart_tx_fifo_level0[1]),
    .I2(uart_tx_fifo_level0[2]),
    .I3(uart_tx_fifo_level0[4]),
    .I4(uart_tx_fifo_level0[0]),
    .O(uart_tx_fifo_wrport_we1)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  timer0_zero_clear1 (
    .I0(interface_dat_w[0]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I2(\interface_adr[3] ),
    .I3(timer0_zero_clear1_4326),
    .I4(interface_we_766),
    .O(timer0_zero_clear)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  timer0_update_value_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(timer0_zero_clear1_4326),
    .I5(interface_we_766),
    .O(timer0_update_value_re)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  basesoc_csrbankarray_csrbank2_en0_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[3] ),
    .I4(timer0_zero_clear1_4326),
    .I5(interface_we_766),
    .O(basesoc_csrbankarray_csrbank2_en0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\interface_adr[11] ),
    .I1(\interface_adr[12] ),
    .I2(\interface_adr[10] ),
    .I3(\interface_adr[13] ),
    .I4(\interface_adr[9] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7011  (
    .I0(\interface_adr[12] ),
    .I1(\interface_adr[11] ),
    .I2(\interface_adr[10] ),
    .I3(\interface_adr[13] ),
    .I4(\interface_adr[9] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \cache_state_FSM_FFd3-In211  (
    .I0(basesoc_slave_sel[3]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I3(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .O(\cache_state_FSM_FFd3-In21 )
  );
  LUT5 #(
    .INIT ( 32'h88F88888 ))
  Mmux_array_muxed101121 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I1(Mmux_array_muxed8111),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(bankmachine3_state_FSM_FFd2_3616),
    .I4(sdram_bankmachine3_twtpcon_ready_1363),
    .O(Mmux_array_muxed10112)
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12911 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1130),
    .I3(N1066),
    .I4(sdram_phaseinjector0_wrdata_storage_full_18_1440),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16111 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1258),
    .I3(N1194),
    .I4(sdram_phaseinjector1_wrdata_storage_full_18_1480),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12011 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1112),
    .I3(N1048),
    .I4(sdram_phaseinjector0_wrdata_storage_full[0]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13011 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1131),
    .I3(N1067),
    .I4(sdram_phaseinjector0_wrdata_storage_full_19_1439),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15211 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1240),
    .I3(N1176),
    .I4(sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16211 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1259),
    .I3(N1195),
    .I4(sdram_phaseinjector1_wrdata_storage_full_19_1479),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13111 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1113),
    .I3(N1049),
    .I4(sdram_phaseinjector0_wrdata_storage_full[1]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16311 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1241),
    .I3(N1177),
    .I4(sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13211 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1132),
    .I3(N1068),
    .I4(sdram_phaseinjector0_wrdata_storage_full_20_1438),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16411 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1260),
    .I3(N1196),
    .I4(sdram_phaseinjector1_wrdata_storage_full_20_1478),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13311 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1133),
    .I3(N1069),
    .I4(sdram_phaseinjector0_wrdata_storage_full_21_1437),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16511 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1261),
    .I3(N1197),
    .I4(sdram_phaseinjector1_wrdata_storage_full_21_1477),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13411 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1134),
    .I3(N1070),
    .I4(sdram_phaseinjector0_wrdata_storage_full_22_1436),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16611 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1262),
    .I3(N1198),
    .I4(sdram_phaseinjector1_wrdata_storage_full_22_1476),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13511 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1135),
    .I3(N1071),
    .I4(sdram_phaseinjector0_wrdata_storage_full_23_1435),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16711 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1263),
    .I3(N1199),
    .I4(sdram_phaseinjector1_wrdata_storage_full_23_1475),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13611 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1136),
    .I3(N1072),
    .I4(sdram_phaseinjector0_wrdata_storage_full_24_1434),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16811 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1264),
    .I3(N1200),
    .I4(sdram_phaseinjector1_wrdata_storage_full_24_1474),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13711 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1137),
    .I3(N1073),
    .I4(sdram_phaseinjector0_wrdata_storage_full_25_1433),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16911 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1265),
    .I3(N1201),
    .I4(sdram_phaseinjector1_wrdata_storage_full_25_1473),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13811 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1138),
    .I3(N1074),
    .I4(sdram_phaseinjector0_wrdata_storage_full_26_1432),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17011 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1266),
    .I3(N1202),
    .I4(sdram_phaseinjector1_wrdata_storage_full_26_1472),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13911 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1139),
    .I3(N1075),
    .I4(sdram_phaseinjector0_wrdata_storage_full_27_1431),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17111 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1267),
    .I3(N1203),
    .I4(sdram_phaseinjector1_wrdata_storage_full_27_1471),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12111 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1122),
    .I3(N1058),
    .I4(sdram_phaseinjector0_wrdata_storage_full_10_1448),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14011 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1140),
    .I3(N1076),
    .I4(sdram_phaseinjector0_wrdata_storage_full_28_1430),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17211 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1268),
    .I3(N1204),
    .I4(sdram_phaseinjector1_wrdata_storage_full_28_1470),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15311 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1250),
    .I3(N1186),
    .I4(sdram_phaseinjector1_wrdata_storage_full_10_1488),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14111 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1141),
    .I3(N1077),
    .I4(sdram_phaseinjector0_wrdata_storage_full_29_1429),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17311 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1269),
    .I3(N1205),
    .I4(sdram_phaseinjector1_wrdata_storage_full_29_1469),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14211 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1114),
    .I3(N1050),
    .I4(sdram_phaseinjector0_wrdata_storage_full[2]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17411 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1242),
    .I3(N1178),
    .I4(sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14311 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1142),
    .I3(N1078),
    .I4(sdram_phaseinjector0_wrdata_storage_full_30_1428),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17511 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1270),
    .I3(N1206),
    .I4(sdram_phaseinjector1_wrdata_storage_full_30_1468),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14411 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1143),
    .I3(N1079),
    .I4(sdram_phaseinjector0_wrdata_storage_full_31_1427),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17611 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1271),
    .I3(N1207),
    .I4(sdram_phaseinjector1_wrdata_storage_full_31_1467),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14511 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1115),
    .I3(N1051),
    .I4(sdram_phaseinjector0_wrdata_storage_full[3]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17711 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1243),
    .I3(N1179),
    .I4(sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14611 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1116),
    .I3(N1052),
    .I4(sdram_phaseinjector0_wrdata_storage_full[4]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17811 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1244),
    .I3(N1180),
    .I4(sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14711 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1117),
    .I3(N1053),
    .I4(sdram_phaseinjector0_wrdata_storage_full[5]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17911 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1245),
    .I3(N1181),
    .I4(sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14811 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1118),
    .I3(N1054),
    .I4(sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18011 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1246),
    .I3(N1182),
    .I4(sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14911 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1119),
    .I3(N1055),
    .I4(sdram_phaseinjector0_wrdata_storage_full[7]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18111 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1247),
    .I3(N1183),
    .I4(sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15011 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1120),
    .I3(N1056),
    .I4(sdram_phaseinjector0_wrdata_storage_full_8_1450),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18211 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1248),
    .I3(N1184),
    .I4(sdram_phaseinjector1_wrdata_storage_full_8_1490),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15111 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1121),
    .I3(N1057),
    .I4(sdram_phaseinjector0_wrdata_storage_full_9_1449),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18311 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1249),
    .I3(N1185),
    .I4(sdram_phaseinjector1_wrdata_storage_full_9_1489),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12211 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1123),
    .I3(N1059),
    .I4(sdram_phaseinjector0_wrdata_storage_full_11_1447),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15411 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1251),
    .I3(N1187),
    .I4(sdram_phaseinjector1_wrdata_storage_full_11_1487),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12311 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1124),
    .I3(N1060),
    .I4(sdram_phaseinjector0_wrdata_storage_full_12_1446),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15511 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1252),
    .I3(N1188),
    .I4(sdram_phaseinjector1_wrdata_storage_full_12_1486),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12411 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1125),
    .I3(N1061),
    .I4(sdram_phaseinjector0_wrdata_storage_full_13_1445),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15611 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1253),
    .I3(N1189),
    .I4(sdram_phaseinjector1_wrdata_storage_full_13_1485),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12511 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1126),
    .I3(N1062),
    .I4(sdram_phaseinjector0_wrdata_storage_full_14_1444),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15711 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1254),
    .I3(N1190),
    .I4(sdram_phaseinjector1_wrdata_storage_full_14_1484),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12611 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1127),
    .I3(N1063),
    .I4(sdram_phaseinjector0_wrdata_storage_full_15_1443),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15811 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1255),
    .I3(N1191),
    .I4(sdram_phaseinjector1_wrdata_storage_full_15_1483),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12711 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1128),
    .I3(N1064),
    .I4(sdram_phaseinjector0_wrdata_storage_full_16_1442),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15911 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1256),
    .I3(N1192),
    .I4(sdram_phaseinjector1_wrdata_storage_full_16_1482),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12811 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1129),
    .I3(N1065),
    .I4(sdram_phaseinjector0_wrdata_storage_full_17_1441),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p0_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16011 (
    .I0(mux12011_4324),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1257),
    .I3(N1193),
    .I4(sdram_phaseinjector1_wrdata_storage_full_17_1481),
    .I5(sdram_storage_full[0]),
    .O(sdram_master_p1_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_114_o121 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I1(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(Mmux_rhs_array_muxed611_4283),
    .I4(sdram_bankmachine2_row_opened_1358),
    .I5(sdram_bankmachine2_row_hit),
    .O(GND_1_o_GND_1_o_MUX_186_o)
  );
  LUT6 #(
    .INIT ( 64'h0000080000000000 ))
  sdram_bankmachine2_cmd_valid21 (
    .I0(sdram_bankmachine2_row_opened_1358),
    .I1(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(Mmux_rhs_array_muxed611_4283),
    .I4(n0503),
    .I5(sdram_bankmachine2_row_hit),
    .O(Mmux_array_muxed8112)
  );
  LUT6 #(
    .INIT ( 64'hF0CAF0C0F0C0F0C0 ))
  sdram_bankmachine1_cmd_valid1 (
    .I0(sdram_bankmachine1_row_opened_1355),
    .I1(sdram_bankmachine1_twtpcon_ready_1357),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(bankmachine1_state_FSM_FFd2_3611),
    .I4(\bankmachine1_state_FSM_FFd2-In2_4344 ),
    .I5(sdram_bankmachine1_row_hit),
    .O(sdram_bankmachine1_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hBF00BFBF ))
  array_muxed15_INV_233_o1 (
    .I0(sdram_choose_req_want_reads_inv),
    .I1(Mmux_array_muxed812_4299),
    .I2(rhs_array_muxed0),
    .I3(array_muxed15_INV_233_o21),
    .I4(Mmux_array_muxed811_4294),
    .O(array_muxed15_INV_233_o)
  );
  LUT5 #(
    .INIT ( 32'hBF00BFBF ))
  array_muxed16_INV_234_o1 (
    .I0(sdram_choose_req_want_reads_inv),
    .I1(Mmux_array_muxed912_4291),
    .I2(rhs_array_muxed0),
    .I3(array_muxed15_INV_233_o21),
    .I4(Mmux_array_muxed911),
    .O(array_muxed16_INV_234_o)
  );
  LUT5 #(
    .INIT ( 32'hBF00BFBF ))
  array_muxed17_INV_235_o1 (
    .I0(sdram_choose_req_want_reads_inv),
    .I1(Mmux_array_muxed1012_4293),
    .I2(rhs_array_muxed0),
    .I3(array_muxed15_INV_233_o21),
    .I4(Mmux_array_muxed1011_4287),
    .O(array_muxed17_INV_235_o)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \_n5319<5>1  (
    .I0(interface_adr_1_1_8416),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[2] ),
    .I5(\interface_adr[0] ),
    .O(_n5319)
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  _n53421 (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[0] ),
    .O(_n5342)
  );
  LUT6 #(
    .INIT ( 64'h0000004000000000 ))
  \_n5376<5>1  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[0] ),
    .O(_n5376)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_max_time1_inv1 (
    .I0(sdram_time1[2]),
    .I1(sdram_time1[0]),
    .I2(sdram_time1[1]),
    .I3(sdram_time1[3]),
    .O(sdram_max_time1_inv)
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_sdram_time1_xor<3>11  (
    .I0(sdram_time1[3]),
    .I1(sdram_time1[0]),
    .I2(sdram_time1[1]),
    .I3(sdram_time1[2]),
    .O(\Result<3>14 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAFDFFA8AAA8AA ))
  \refresher_state_FSM_FFd2-In2  (
    .I0(refresher_state_FSM_FFd2_767),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(refresher_state_FSM_FFd1_768),
    .I5(\refresher_state_FSM_FFd2-In1_4343 ),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF45FFFF ))
  array_muxed10_INV_232_o1111 (
    .I0(refresher_state_FSM_FFd2_767),
    .I1(sdram_generator_done_667),
    .I2(refresher_state_FSM_FFd1_768),
    .I3(multiplexer_state_FSM_FFd1_3623),
    .I4(multiplexer_state_FSM_FFd2_3622),
    .I5(multiplexer_state_FSM_FFd3_3621),
    .O(array_muxed10_INV_232_o111)
  );
  LUT6 #(
    .INIT ( 64'h222222222222F222 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(refresher_state_FSM_FFd1_768),
    .I1(sdram_generator_done_667),
    .I2(multiplexer_state_FSM_FFd2_3622),
    .I3(refresher_state_FSM_FFd2_767),
    .I4(multiplexer_state_FSM_FFd3_3621),
    .I5(multiplexer_state_FSM_FFd1_3623),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_data_port_we<0>111  (
    .I0(cache_state_FSM_FFd1_777),
    .I1(litedramwishbone2native_state_FSM_FFd1_1835),
    .I2(new_master_wdata_ready_702),
    .I3(litedramwishbone2native_state_FSM_FFd2_1836),
    .I4(new_master_rdata_valid5_704),
    .O(\Mmux_data_port_we<0>11 )
  );
  LUT6 #(
    .INIT ( 64'hFF00FF00FF00FE00 ))
  lm32_dbus_ack1 (
    .I0(sram_bus_ack_479),
    .I1(rom_bus_ack_478),
    .I2(bus_wishbone_ack_826),
    .I3(basesoc_grant_1373),
    .I4(basesoc_done),
    .I5(Mmux_tag_di_dirty11_4397),
    .O(lm32_dbus_ack)
  );
  LUT6 #(
    .INIT ( 64'h00FF00FF00FF00FE ))
  lm32_ibus_ack1 (
    .I0(sram_bus_ack_479),
    .I1(rom_bus_ack_478),
    .I2(bus_wishbone_ack_826),
    .I3(basesoc_grant_1373),
    .I4(basesoc_done),
    .I5(Mmux_tag_di_dirty11_4397),
    .O(lm32_ibus_ack)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  sys_rst_lm32_reset_OR_515_o31 (
    .I0(\interface_adr[10] ),
    .I1(interface_we_766),
    .I2(\interface_adr[2] ),
    .I3(sys_rst_lm32_reset_OR_515_o1_4327),
    .I4(\interface_adr[3] ),
    .O(sys_rst_lm32_reset_OR_515_o3)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  basesoc_csrbankarray_csrbank2_load2_re1 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[3] ),
    .I3(interface_we_766),
    .I4(\interface_adr[0] ),
    .I5(timer0_zero_clear1_4326),
    .O(basesoc_csrbankarray_csrbank2_load2_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank2_load0_re1 (
    .I0(timer0_zero_clear1_4326),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[3] ),
    .I3(interface_we_766),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank2_load0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  basesoc_csrbankarray_csrbank2_load3_re1 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(interface_we_766),
    .I3(\interface_adr[2] ),
    .I4(timer0_zero_clear1_4326),
    .I5(\interface_adr[3] ),
    .O(basesoc_csrbankarray_csrbank2_load3_re)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  basesoc_csrbankarray_csrbank2_load1_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[3] ),
    .I3(interface_we_766),
    .I4(\interface_adr[1] ),
    .I5(timer0_zero_clear1_4326),
    .O(basesoc_csrbankarray_csrbank2_load1_re)
  );
  LUT4 #(
    .INIT ( 16'hFF10 ))
  \Mmux_uart_phy_tx_reg[0]_PWR_1_o_MUX_367_o11  (
    .I0(uart_phy_tx_bitcount[1]),
    .I1(uart_phy_tx_bitcount[2]),
    .I2(uart_phy_tx_bitcount[3]),
    .I3(uart_phy_tx_reg[0]),
    .O(\uart_phy_tx_reg[0]_PWR_1_o_MUX_367_o )
  );
  LUT6 #(
    .INIT ( 64'h88808888FFFFFFFF ))
  _n4850_inv1 (
    .I0(uart_phy_uart_clk_txen_539),
    .I1(uart_phy_tx_busy_1345),
    .I2(uart_phy_tx_bitcount[2]),
    .I3(uart_phy_tx_bitcount[1]),
    .I4(uart_phy_tx_bitcount[3]),
    .I5(\Mcount_uart_phy_tx_bitcount_xor<3>11_4285 ),
    .O(_n4850_inv)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_375_o111 (
    .I0(uart_phy_uart_clk_txen_539),
    .I1(uart_phy_tx_bitcount[1]),
    .I2(uart_phy_tx_bitcount[2]),
    .I3(uart_phy_tx_bitcount[3]),
    .I4(uart_phy_tx_busy_1345),
    .I5(uart_phy_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_375_o11)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  basesoc_csrbankarray_csrbank2_reload3_re1 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[3] ),
    .I3(interface_we_766),
    .I4(\interface_adr[2] ),
    .I5(timer0_zero_clear1_4326),
    .O(basesoc_csrbankarray_csrbank2_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank2_reload1_re1 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[3] ),
    .I3(interface_we_766),
    .I4(\interface_adr[2] ),
    .I5(timer0_zero_clear1_4326),
    .O(basesoc_csrbankarray_csrbank2_reload1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  _n53661 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[4] ),
    .I5(\interface_adr[5] ),
    .O(_n5366)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n54441 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[3] ),
    .I5(\interface_adr[5] ),
    .O(_n5444)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  _n53961 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[4] ),
    .I5(\interface_adr[2] ),
    .O(_n5396)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  _n54311 (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[2] ),
    .I5(\interface_adr[5] ),
    .O(_n5431)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  _n54071 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[4] ),
    .O(_n5407)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  _n54371 (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[5] ),
    .O(_n5437)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  _n53541 (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[2] ),
    .O(_n5354)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \_n5386<5>1  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[4] ),
    .I5(\interface_adr[1] ),
    .O(_n5386)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  sdram_max_time0_inv1 (
    .I0(sdram_time0[4]),
    .I1(sdram_time0[0]),
    .I2(sdram_time0[1]),
    .I3(sdram_time0[2]),
    .I4(sdram_time0[3]),
    .O(sdram_max_time0_inv)
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_sdram_time0_xor<3>11  (
    .I0(sdram_time0[3]),
    .I1(sdram_time0[0]),
    .I2(sdram_time0[1]),
    .I3(sdram_time0[2]),
    .O(\Result<3>13 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank4_tuning_word3_re1 (
    .I0(\interface_adr[10] ),
    .I1(interface_we_766),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[1] ),
    .I4(sys_rst_lm32_reset_OR_515_o1_4327),
    .O(basesoc_csrbankarray_csrbank4_tuning_word3_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank4_tuning_word2_re1 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[10] ),
    .I3(interface_we_766),
    .I4(sys_rst_lm32_reset_OR_515_o1_4327),
    .O(basesoc_csrbankarray_csrbank4_tuning_word2_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank4_tuning_word1_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[10] ),
    .I3(interface_we_766),
    .I4(sys_rst_lm32_reset_OR_515_o1_4327),
    .O(basesoc_csrbankarray_csrbank4_tuning_word1_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank4_tuning_word0_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[10] ),
    .I3(interface_we_766),
    .I4(sys_rst_lm32_reset_OR_515_o1_4327),
    .O(basesoc_csrbankarray_csrbank4_tuning_word0_re)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n4956_inv1 (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(sdram_bankmachine3_cmd_buffer_pipe_ce1_8431),
    .O(_n4956_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  _n53601 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[5] ),
    .O(_n5360)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  _n54251 (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[2] ),
    .O(_n5425)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \_n5336<5>1  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[0] ),
    .O(_n5336)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \_n5371<5>1  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[4] ),
    .O(_n5371)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  _n53911 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[4] ),
    .O(_n5391)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  _n54131 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[5] ),
    .O(_n5413)
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT91  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [17]),
    .I4(\lm32_cpu/operand_m [17]),
    .I5(\lm32_cpu/instruction_unit/pc_m [17]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT81  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [16]),
    .I4(\lm32_cpu/operand_m [16]),
    .I5(\lm32_cpu/instruction_unit/pc_m [16]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT71  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [15]),
    .I4(\lm32_cpu/operand_m [15]),
    .I5(\lm32_cpu/instruction_unit/pc_m [15]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT61  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [14]),
    .I4(\lm32_cpu/operand_m [14]),
    .I5(\lm32_cpu/instruction_unit/pc_m [14]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT51  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [13]),
    .I4(\lm32_cpu/operand_m [13]),
    .I5(\lm32_cpu/instruction_unit/pc_m [13]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT41  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [12]),
    .I4(\lm32_cpu/operand_m [12]),
    .I5(\lm32_cpu/instruction_unit/pc_m [12]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT321  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [9]),
    .I4(\lm32_cpu/operand_m [9]),
    .I5(\lm32_cpu/instruction_unit/pc_m [9]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT311  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [8]),
    .I4(\lm32_cpu/operand_m [8]),
    .I5(\lm32_cpu/instruction_unit/pc_m [8]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT31  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [11]),
    .I4(\lm32_cpu/operand_m [11]),
    .I5(\lm32_cpu/instruction_unit/pc_m [11]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT301  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [7]),
    .I4(\lm32_cpu/operand_m [7]),
    .I5(\lm32_cpu/instruction_unit/pc_m [7]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT291  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [6]),
    .I4(\lm32_cpu/operand_m [6]),
    .I5(\lm32_cpu/instruction_unit/pc_m [6]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT281  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [5]),
    .I4(\lm32_cpu/operand_m [5]),
    .I5(\lm32_cpu/instruction_unit/pc_m [5]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT271  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [4]),
    .I4(\lm32_cpu/operand_m [4]),
    .I5(\lm32_cpu/instruction_unit/pc_m [4]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT251  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [31]),
    .I4(\lm32_cpu/operand_m [31]),
    .I5(\lm32_cpu/instruction_unit/pc_m [31]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT241  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [30]),
    .I4(\lm32_cpu/operand_m [30]),
    .I5(\lm32_cpu/instruction_unit/pc_m [30]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT261  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [3]),
    .I4(\lm32_cpu/operand_m [3]),
    .I5(\lm32_cpu/instruction_unit/pc_m [3]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT221  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [29]),
    .I4(\lm32_cpu/operand_m [29]),
    .I5(\lm32_cpu/instruction_unit/pc_m [29]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT211  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [28]),
    .I4(\lm32_cpu/operand_m [28]),
    .I5(\lm32_cpu/instruction_unit/pc_m [28]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT201  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [27]),
    .I4(\lm32_cpu/operand_m [27]),
    .I5(\lm32_cpu/instruction_unit/pc_m [27]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT21  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [10]),
    .I4(\lm32_cpu/operand_m [10]),
    .I5(\lm32_cpu/instruction_unit/pc_m [10]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT191  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [26]),
    .I4(\lm32_cpu/operand_m [26]),
    .I5(\lm32_cpu/instruction_unit/pc_m [26]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT181  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [25]),
    .I4(\lm32_cpu/operand_m [25]),
    .I5(\lm32_cpu/instruction_unit/pc_m [25]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT171  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [24]),
    .I4(\lm32_cpu/operand_m [24]),
    .I5(\lm32_cpu/instruction_unit/pc_m [24]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT161  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [23]),
    .I4(\lm32_cpu/operand_m [23]),
    .I5(\lm32_cpu/instruction_unit/pc_m [23]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT151  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [22]),
    .I4(\lm32_cpu/operand_m [22]),
    .I5(\lm32_cpu/instruction_unit/pc_m [22]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT141  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [21]),
    .I4(\lm32_cpu/operand_m [21]),
    .I5(\lm32_cpu/instruction_unit/pc_m [21]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT131  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [20]),
    .I4(\lm32_cpu/operand_m [20]),
    .I5(\lm32_cpu/instruction_unit/pc_m [20]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT231  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [2]),
    .I4(\lm32_cpu/operand_m [2]),
    .I5(\lm32_cpu/instruction_unit/pc_m [2]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT111  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [19]),
    .I4(\lm32_cpu/operand_m [19]),
    .I5(\lm32_cpu/instruction_unit/pc_m [19]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT121  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/operand_m [1]),
    .I4(\lm32_cpu/shifter_result_m [1]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT101  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/shifter_result_m [18]),
    .I4(\lm32_cpu/operand_m [18]),
    .I5(\lm32_cpu/instruction_unit/pc_m [18]),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \lm32_cpu/Mmux_x_result2621  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .O(\lm32_cpu/Mmux_x_result262 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \lm32_cpu/Mmux_x_result1131  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .O(\lm32_cpu/Mmux_x_result113 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \lm32_cpu/store_q_m1  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/valid_m_5457 ),
    .I2(\lm32_cpu/store_m_5227 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .O(\lm32_cpu/store_q_m )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \lm32_cpu/load_q_m1  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/valid_m_5457 ),
    .I2(\lm32_cpu/load_m_5228 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .O(\lm32_cpu/load_q_m )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT241  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_5535 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/branch_target_x [5]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF040404 ))
  \lm32_cpu/exception_x1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/interrupt_exception ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/valid_x_5458 ),
    .I4(\lm32_cpu/scall_x_5302 ),
    .I5(\lm32_cpu/mc_arithmetic/divide_by_zero_x_5535 ),
    .O(\lm32_cpu/exception_x )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT251  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/mc_arithmetic/divide_by_zero_x_5535 ),
    .I2(\lm32_cpu/branch_target_x [6]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h8808 ))
  \lm32_cpu/write_enable_q_x1  (
    .I0(\lm32_cpu/valid_x_5458 ),
    .I1(\lm32_cpu/write_enable_x_5321 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I3(\lm32_cpu/stall_m4_8405 ),
    .O(\lm32_cpu/write_enable_q_x )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT261  (
    .I0(\lm32_cpu/branch_target_x [7]),
    .I1(\lm32_cpu/exception_x ),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT110  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [2]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT24  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [12]),
    .I2(\lm32_cpu/eba [12]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [13]),
    .I2(\lm32_cpu/eba [13]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [14]),
    .I2(\lm32_cpu/eba [14]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [15]),
    .I2(\lm32_cpu/eba [15]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT61  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [16]),
    .I2(\lm32_cpu/eba [16]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT71  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [17]),
    .I2(\lm32_cpu/eba [17]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT81  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [18]),
    .I2(\lm32_cpu/eba [18]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT91  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [19]),
    .I2(\lm32_cpu/eba [19]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT101  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [20]),
    .I2(\lm32_cpu/eba [20]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT111  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [21]),
    .I2(\lm32_cpu/eba [21]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT121  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [3]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT131  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [22]),
    .I2(\lm32_cpu/eba [22]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT141  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [23]),
    .I2(\lm32_cpu/eba [23]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT151  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [24]),
    .I2(\lm32_cpu/eba [24]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT161  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [25]),
    .I2(\lm32_cpu/eba [25]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT171  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [26]),
    .I2(\lm32_cpu/eba [26]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT181  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [27]),
    .I2(\lm32_cpu/eba [27]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT191  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [28]),
    .I2(\lm32_cpu/eba [28]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT201  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [29]),
    .I2(\lm32_cpu/eba [29]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT211  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [30]),
    .I2(\lm32_cpu/eba [30]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT221  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [31]),
    .I2(\lm32_cpu/eba [31]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT231  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [4]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT271  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [8]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT281  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [9]),
    .I2(\lm32_cpu/eba [9]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT291  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [10]),
    .I2(\lm32_cpu/eba [10]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_branch_target_x[31]_eba[31]_mux_245_OUT301  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/branch_target_x [11]),
    .I2(\lm32_cpu/eba [11]),
    .O(\lm32_cpu/branch_target_x[31]_eba[31]_mux_245_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \lm32_cpu/Mmux_branch_predict_taken_d11  (
    .I0(\lm32_cpu/bi_unconditional ),
    .I1(\lm32_cpu/bi_conditional ),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .O(\lm32_cpu/branch_predict_taken_d )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result11  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [0]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [0]),
    .O(\lm32_cpu/adder_result_x[0] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result21  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [10]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [10]),
    .O(\lm32_cpu/adder_result_x[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result33  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [11]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [11]),
    .O(\lm32_cpu/adder_result_x[11] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result121  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .O(\lm32_cpu/adder_result_x[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result231  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [2]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [2]),
    .O(\lm32_cpu/adder_result_x[2] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result251  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/adder_result_x[31] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result261  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [3]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [3]),
    .O(\lm32_cpu/adder_result_x[3] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result271  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [4]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [4]),
    .O(\lm32_cpu/adder_result_x[4] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result281  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [5]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [5]),
    .O(\lm32_cpu/adder_result_x[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result291  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [6]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [6]),
    .O(\lm32_cpu/adder_result_x[6] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result301  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [7]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [7]),
    .O(\lm32_cpu/adder_result_x[7] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result311  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .O(\lm32_cpu/adder_result_x[8] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/adder/addsub/Mmux_Result321  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [9]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [9]),
    .O(\lm32_cpu/adder_result_x[9] )
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1110  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [0])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1210  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [10]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [10])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_133  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [11]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [11])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [12]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [12])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [13]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [13])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [14]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [14])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [0]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [16]),
    .O(\lm32_cpu/d_result_1 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [17]),
    .O(\lm32_cpu/d_result_1 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1101  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [18]),
    .O(\lm32_cpu/d_result_1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1111  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [19]),
    .O(\lm32_cpu/d_result_1 [19])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1121  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [1]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1131  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [20]),
    .O(\lm32_cpu/d_result_1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1141  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [21]),
    .O(\lm32_cpu/d_result_1 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1151  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [22]),
    .O(\lm32_cpu/d_result_1 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1161  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [23]),
    .O(\lm32_cpu/d_result_1 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1171  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [24]),
    .O(\lm32_cpu/d_result_1 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1181  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [25]),
    .O(\lm32_cpu/d_result_1 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1191  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [10]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [26]),
    .O(\lm32_cpu/d_result_1 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1201  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [27]),
    .O(\lm32_cpu/d_result_1 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1211  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [28]),
    .O(\lm32_cpu/d_result_1 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1221  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [29]),
    .O(\lm32_cpu/d_result_1 [29])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1231  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [2]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1241  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [30]),
    .O(\lm32_cpu/d_result_1 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFD5AA80AA80AA80 ))
  \lm32_cpu/Mmux_d_result_1251  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_immediate103 ),
    .I3(\lm32_cpu/decoder/Mmux_immediate102_7277 ),
    .I4(\lm32_cpu/d_result_sel_1_d [0]),
    .I5(\lm32_cpu/bypass_data_1 [31]),
    .O(\lm32_cpu/d_result_1 [31])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1261  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [3]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [3])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1271  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [4]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [4]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [4])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1281  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [5]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [5]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [5])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1291  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [6]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [6]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [6])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1301  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [7]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [7]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [7])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1311  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [8]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [8]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [8])
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  \lm32_cpu/Mmux_d_result_1321  (
    .I0(\lm32_cpu/d_result_sel_1_d [1]),
    .I1(\lm32_cpu/d_result_sel_1_d [0]),
    .I2(\lm32_cpu/bypass_data_1 [9]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [9]),
    .I4(\lm32_cpu/decoder/Mmux_immediate101 ),
    .O(\lm32_cpu/d_result_1 [9])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/Mmux_GND_3_o_valid_m_MUX_1519_o11  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I2(\lm32_cpu/valid_m_5457 ),
    .O(\lm32_cpu/GND_3_o_valid_m_MUX_1519_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT11  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [0]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT21  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [1]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT31  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [2]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT41  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [3]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_write_idx_x[4]_PWR_10_o_mux_243_OUT51  (
    .I0(\lm32_cpu/exception_x ),
    .I1(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/write_idx_x[4]_PWR_10_o_mux_243_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_load_x_GND_3_o_MUX_1550_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_8246 ),
    .I1(\lm32_cpu/w_result_sel_load_m_BRB1_8248 ),
    .O(\lm32_cpu/w_result_sel_load_m )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_w_result_sel_mul_x_GND_3_o_MUX_1551_o11  (
    .I0(\lm32_cpu/w_result_sel_mul_m_BRB0_8246 ),
    .I1(\lm32_cpu/w_result_sel_mul_m_BRB1_8247 ),
    .O(\lm32_cpu/w_result_sel_mul_m )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o1  (
    .I0(\lm32_cpu/stall_x ),
    .I1(\lm32_cpu/csr_write_enable_k_q_x ),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/csr_x [0]),
    .O(\lm32_cpu/csr_write_enable_k_q_x_stall_x_AND_1667_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/csr_x[2]_PWR_10_o_equal_186_o<2>1  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/csr_x[2]_PWR_10_o_equal_186_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/branch_predict_d1  (
    .I0(\lm32_cpu/branch_predict_x_BRB0_8249 ),
    .I1(\lm32_cpu/branch_predict_x_BRB1_8250 ),
    .O(\lm32_cpu/branch_predict_x )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \lm32_cpu/branch_mispredict_taken_m1  (
    .I0(\lm32_cpu/branch_predict_m_5231 ),
    .I1(\lm32_cpu/branch_predict_taken_m_5230 ),
    .I2(\lm32_cpu/condition_met_m_5221 ),
    .O(\lm32_cpu/branch_mispredict_taken_m )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/reg_write_enable_q_w1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/valid_w_5501 ),
    .I2(\lm32_cpu/write_enable_w_5461 ),
    .O(\lm32_cpu/reg_write_enable_q_w )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/exception_q_w1  (
    .I0(\lm32_cpu/exception_w_5460 ),
    .I1(\lm32_cpu/valid_w_5501 ),
    .O(\lm32_cpu/exception_q_w )
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  \lm32_cpu/kill_x1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I2(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/kill_x )
  );
  LUT5 #(
    .INIT ( 32'h00000105 ))
  \lm32_cpu/instruction_unit/mux101111  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_5637 ),
    .I1(\lm32_cpu/valid_d_5459 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux10111 )
  );
  LUT5 #(
    .INIT ( 32'hF0F0F2FA ))
  \lm32_cpu/instruction_unit/mux10151  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_5637 ),
    .I1(\lm32_cpu/valid_d_5459 ),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux1015_5780 )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT231  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(lm32_ibus_ack),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT261  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I2(lm32_ibus_ack),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux59111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/pc_w [11]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux57111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/pc_w [9]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux56111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/pc_w [8]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux58111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/pc_w [10]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux54111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/pc_w [6]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux53111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/pc_w [5]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux55111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/pc_w [7]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux51111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/pc_w [31]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux50111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/pc_w [30]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux52111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/pc_w [4]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux48111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/pc_w [28]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux47111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/pc_w [27]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux49111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/pc_w [29]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux45111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/pc_w [25]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux44111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/pc_w [24]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux46111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/pc_w [26]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux43111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/pc_w [23]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux42111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/pc_w [22]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux41111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I2(\lm32_cpu/instruction_unit/pc_w [3]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux40111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/pc_w [21]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux38111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/pc_w [19]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux37111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/pc_w [18]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux39111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/pc_w [20]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux35111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/pc_w [16]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux34111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/pc_w [15]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux36111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/pc_w [17]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/pc_w [13]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/pc_w [12]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux33111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/pc_w [14]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/mux30111  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I2(\lm32_cpu/instruction_unit/pc_w [2]),
    .O(\lm32_cpu/instruction_unit/restart_address[31]_pc_w[31]_mux_51_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT23  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT33  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT41  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT51  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [13]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT61  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [14]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT71  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [15]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT81  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [16]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT91  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [17]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT101  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [18]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT111  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [19]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT131  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [20]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT141  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [21]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT151  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [22]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT161  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [23]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT171  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT181  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT191  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [26]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT201  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [27]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT211  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [28]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT221  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [29]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT241  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT251  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT271  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT281  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT291  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT301  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT311  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/Mmux_i_adr_o[31]_i_adr_o[31]_mux_69_OUT321  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .O(\lm32_cpu/instruction_unit/i_adr_o[31]_i_adr_o[31]_mux_69_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(lm32_ibus_ack),
    .O(\lm32_cpu/instruction_unit/GND_4_o_i_ack_i_MUX_1034_o )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \lm32_cpu/instruction_unit/icache_read_enable_f1  (
    .I0(\lm32_cpu/valid_f_5196 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/kill_f ),
    .O(\lm32_cpu/instruction_unit/icache_read_enable_f )
  );
  LUT6 #(
    .INIT ( 64'h8AFF8AAA8AAA8AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o1  (
    .I0(\lm32_cpu/instruction_unit/icache/restart_request_5637 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I5(\lm32_cpu/instruction_unit/icache_refill_ready_5998 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_restart_request_Select_44_o )
  );
  LUT6 #(
    .INIT ( 64'h12AA12AA12AA9AAA ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0>1  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I2(\lm32_cpu/instruction_unit/icache_refill_ready_5998 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2211  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 )
  );
  LUT4 #(
    .INIT ( 16'h74FC ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ),
    .I3(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h00001300 ))
  \lm32_cpu/instruction_unit/icache/miss1  (
    .I0(\lm32_cpu/valid_d_5459 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/instruction_unit/icache/miss )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst110  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [0]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst210  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [10]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst33  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [11]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst41  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [12]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst51  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [13]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst61  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [14]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst71  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [15]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst81  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [16]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst91  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [17]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst101  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [18]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst111  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [19]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst121  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [1]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst131  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [20]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst141  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [21]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst151  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [22]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst161  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [23]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst171  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [24]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst181  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [25]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst191  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [26]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst201  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [27]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst211  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [28]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst221  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [29]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst231  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [2]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst241  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [30]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst251  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [31]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst261  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [3]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst271  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [4]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst281  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [5]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst291  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [6]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst301  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [7]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst311  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [8]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/instruction_unit/icache/Mmux_inst321  (
    .I0(\lm32_cpu/instruction_unit/icache/way_match ),
    .I1(\lm32_cpu/instruction_unit/icache/way_data<0> [9]),
    .O(\lm32_cpu/instruction_unit/icache_data_f [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/instruction_unit/icache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I2(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .O(\lm32_cpu/instruction_unit/icache/tmem_write_address [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/instruction_unit/icache/refill_request1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .O(\lm32_cpu/icache_refill_request )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_355_o1  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_5998 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .O(\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_355_o )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<9> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [11]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<8> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [10]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<7> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [9]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<6> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [8]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<5> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [7]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<4> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [6]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<3> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [5]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<2> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [4]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<1> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [3]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 )
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra<0> ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/instruction_unit/pc_a [2]),
    .O(\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4044 ))
  \lm32_cpu/load_store_unit/_n0361_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_569_o ),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/store_q_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .I5(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .O(\lm32_cpu/load_store_unit/_n0361_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000080 ))
  \lm32_cpu/load_store_unit/_n0408<0>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [23]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_6386 ),
    .I2(\lm32_cpu/operand_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/load_store_unit/size_w [1]),
    .O(\lm32_cpu/load_store_unit/_n0408 [0])
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \lm32_cpu/load_store_unit/_n0404<0>1  (
    .I0(\lm32_cpu/load_store_unit/sign_extend_w_6386 ),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(\lm32_cpu/load_store_unit/data_w [7]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/_n0404 [0])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/load_store_unit/_n0414<0>1  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_6386 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(\lm32_cpu/load_store_unit/_n0414 [0])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x81  (
    .I0(\lm32_cpu/store_operand_x [0]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [16]),
    .O(\lm32_cpu/load_store_unit/store_data_x [16])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x91  (
    .I0(\lm32_cpu/store_operand_x [1]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [17]),
    .O(\lm32_cpu/load_store_unit/store_data_x [17])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x101  (
    .I0(\lm32_cpu/store_operand_x [2]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [18]),
    .O(\lm32_cpu/load_store_unit/store_data_x [18])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x111  (
    .I0(\lm32_cpu/store_operand_x [3]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [19]),
    .O(\lm32_cpu/load_store_unit/store_data_x [19])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x131  (
    .I0(\lm32_cpu/store_operand_x [4]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [20]),
    .O(\lm32_cpu/load_store_unit/store_data_x [20])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x141  (
    .I0(\lm32_cpu/store_operand_x [5]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [21]),
    .O(\lm32_cpu/load_store_unit/store_data_x [21])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x151  (
    .I0(\lm32_cpu/store_operand_x [6]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [22]),
    .O(\lm32_cpu/load_store_unit/store_data_x [22])
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x161  (
    .I0(\lm32_cpu/store_operand_x [7]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/store_operand_x [23]),
    .O(\lm32_cpu/load_store_unit/store_data_x [23])
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_566_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refilling_5632 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_566_o )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32111  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [10]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321210  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [11]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32132  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [12]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [13]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [13]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [13]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [14]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [14]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [14]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [15]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [15]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [15]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [16]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [16]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [16]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [17]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [17]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [17]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux32191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [18]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [18]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [18]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321101  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [19]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [19]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [19]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321121  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [20]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [20]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [20]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321131  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [21]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [21]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [21]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321141  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [22]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [22]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [22]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321151  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [23]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [23]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [23]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321161  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [24]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [24]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321171  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [25]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [25]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321181  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [26]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [26]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [26]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321191  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [27]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [27]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [27]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321201  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [28]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [28]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [28]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321211  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [29]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [29]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [29]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321231  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [30]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [30]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321241  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [31]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [31]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321261  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [4]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321271  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [5]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321281  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [6]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321291  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [7]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321301  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [8]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/load_store_unit/mux321311  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/operand_m [9]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x171  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [8]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [24]),
    .I4(\lm32_cpu/store_operand_x [0]),
    .O(\lm32_cpu/load_store_unit/store_data_x [24])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x181  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [9]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [25]),
    .I4(\lm32_cpu/store_operand_x [1]),
    .O(\lm32_cpu/load_store_unit/store_data_x [25])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x191  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [10]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [26]),
    .I4(\lm32_cpu/store_operand_x [2]),
    .O(\lm32_cpu/load_store_unit/store_data_x [26])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x201  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [11]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [27]),
    .I4(\lm32_cpu/store_operand_x [3]),
    .O(\lm32_cpu/load_store_unit/store_data_x [27])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x211  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [12]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [28]),
    .I4(\lm32_cpu/store_operand_x [4]),
    .O(\lm32_cpu/load_store_unit/store_data_x [28])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x221  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [13]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [29]),
    .I4(\lm32_cpu/store_operand_x [5]),
    .O(\lm32_cpu/load_store_unit/store_data_x [29])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x241  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [14]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [30]),
    .I4(\lm32_cpu/store_operand_x [6]),
    .O(\lm32_cpu/load_store_unit/store_data_x [30])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x251  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [15]),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/store_operand_x [31]),
    .I4(\lm32_cpu/store_operand_x [7]),
    .O(\lm32_cpu/load_store_unit/store_data_x [31])
  );
  LUT6 #(
    .INIT ( 64'h28887DDD28882888 ))
  \lm32_cpu/load_store_unit/mux321221  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I2(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_566_o ),
    .I3(lm32_dbus_ack),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/load_store_unit/load_data_w<25>311  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/size_w [0]),
    .I2(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<25>31 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/_n0310_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(lm32_dbus_ack),
    .O(\lm32_cpu/load_store_unit/_n0310_inv )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux31111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/data_m [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/data_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/data_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/data_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/data_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/data_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/data_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/data_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/data_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/data_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux21111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/data_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/data_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/data_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/data_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/data_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/data_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/data_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1311  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/data_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1211  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/data_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/data_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux11111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/data_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1011  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/data_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux811  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/data_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux711  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/data_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux911  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/data_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux611  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/data_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux511  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/data_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux3111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/data_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux2111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/data_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux411  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/data_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1111  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/data_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/mux1101  (
    .I0(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/data_m [0])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/load_store_unit/Mmux_GND_9_o_GND_9_o_MUX_1118_o11  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(lm32_dbus_ack),
    .I2(\lm32_cpu/load_store_unit/dcache/refilling_5632 ),
    .O(\lm32_cpu/load_store_unit/GND_9_o_GND_9_o_MUX_1118_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x21  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [2]),
    .I2(\lm32_cpu/store_operand_x [10]),
    .O(\lm32_cpu/load_store_unit/store_data_x [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x33  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [3]),
    .I2(\lm32_cpu/store_operand_x [11]),
    .O(\lm32_cpu/load_store_unit/store_data_x [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x41  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [4]),
    .I2(\lm32_cpu/store_operand_x [12]),
    .O(\lm32_cpu/load_store_unit/store_data_x [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x51  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [5]),
    .I2(\lm32_cpu/store_operand_x [13]),
    .O(\lm32_cpu/load_store_unit/store_data_x [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x61  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [6]),
    .I2(\lm32_cpu/store_operand_x [14]),
    .O(\lm32_cpu/load_store_unit/store_data_x [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x71  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [7]),
    .I2(\lm32_cpu/store_operand_x [15]),
    .O(\lm32_cpu/load_store_unit/store_data_x [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x311  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [0]),
    .I2(\lm32_cpu/store_operand_x [8]),
    .O(\lm32_cpu/load_store_unit/store_data_x [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/Mmux_store_data_x321  (
    .I0(\lm32_cpu/condition_x [1]),
    .I1(\lm32_cpu/store_operand_x [1]),
    .I2(\lm32_cpu/store_operand_x [9]),
    .O(\lm32_cpu/load_store_unit/store_data_x [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I1(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_551_o ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache_refill_ready_6421 ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_request_Select_55_o )
  );
  LUT4 #(
    .INIT ( 16'h6A48 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I2(\lm32_cpu/load_store_unit/dcache_refill_ready_6421 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAA202020 ))
  \lm32_cpu/load_store_unit/dcache/tmem_write_data<0>1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I2(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_551_o ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_data [0])
  );
  LUT5 #(
    .INIT ( 32'h2AAA7FFF ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_refill_ready_6421 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h6AAA4888 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>2  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_refill_ready_6421 ),
    .I4(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>11  (
    .I0(\lm32_cpu/load_q_m ),
    .I1(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I2(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_refill_offset[3]_select_73_OUT<1>1 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_tmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/tmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address11  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [2]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address21  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [3]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address31  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [4]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [5]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [6]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [8]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [9]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [10]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_address101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/operand_m [11]),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_address [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_address [9])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/load_store_unit/dcache/way_tmem_we1  (
    .I0(\lm32_cpu/load_store_unit/dcache_refill_ready_6421 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .O(\lm32_cpu/load_store_unit/dcache/way_tmem_we )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh881  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh28 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh88 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh871  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .O(\lm32_cpu/shifter/Sh87 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh861  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .O(\lm32_cpu/shifter/Sh86 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh851  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .O(\lm32_cpu/shifter/Sh85 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh841  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/shifter/Sh24 ),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .O(\lm32_cpu/shifter/Sh84 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2811  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [2]),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/operand_0_x [29]),
    .O(\lm32_cpu/shifter/Sh281_6725 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2101  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [28]),
    .I3(\lm32_cpu/operand_0_x [26]),
    .I4(\lm32_cpu/operand_0_x [5]),
    .I5(\lm32_cpu/operand_0_x [3]),
    .O(\lm32_cpu/shifter/Sh210 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1101  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [30]),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/operand_0_x [3]),
    .I5(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1111  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [29]),
    .I3(\lm32_cpu/operand_0_x [27]),
    .I4(\lm32_cpu/operand_0_x [4]),
    .I5(\lm32_cpu/operand_0_x [2]),
    .O(\lm32_cpu/shifter/Sh111 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1591  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh159 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1581  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh30_6779 ),
    .O(\lm32_cpu/shifter/Sh158 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh411  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [26]),
    .I3(\lm32_cpu/operand_0_x [24]),
    .I4(\lm32_cpu/operand_0_x [7]),
    .I5(\lm32_cpu/operand_0_x [5]),
    .O(\lm32_cpu/shifter/Sh41 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh611  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [24]),
    .I3(\lm32_cpu/operand_0_x [22]),
    .I4(\lm32_cpu/operand_0_x [9]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/shifter/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh321  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [27]),
    .I3(\lm32_cpu/operand_0_x [25]),
    .I4(\lm32_cpu/operand_0_x [6]),
    .I5(\lm32_cpu/operand_0_x [4]),
    .O(\lm32_cpu/shifter/Sh32 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh511  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [25]),
    .I3(\lm32_cpu/operand_0_x [23]),
    .I4(\lm32_cpu/operand_0_x [8]),
    .I5(\lm32_cpu/operand_0_x [6]),
    .O(\lm32_cpu/shifter/Sh51 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1571  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh157 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \lm32_cpu/shifter/Sh1561  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh156 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1551  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh155 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1541  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh30_6779 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh154 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6911  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh102 ),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh161 ),
    .I5(\lm32_cpu/shifter/Sh810 ),
    .O(\lm32_cpu/shifter/Sh691 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \lm32_cpu/shifter/Sh1531  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh153 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6811  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh810 ),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh1510 ),
    .I5(\lm32_cpu/shifter/Sh710 ),
    .O(\lm32_cpu/shifter/Sh681 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1510 ),
    .I3(\lm32_cpu/shifter/Sh231 ),
    .I4(\lm32_cpu/shifter/Sh221 ),
    .I5(\lm32_cpu/shifter/Sh1410 ),
    .O(\lm32_cpu/shifter/Sh751 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6711  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh710 ),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh1410 ),
    .I5(\lm32_cpu/shifter/Sh61 ),
    .O(\lm32_cpu/shifter/Sh671 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1410 ),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh211 ),
    .I5(\lm32_cpu/shifter/Sh1310 ),
    .O(\lm32_cpu/shifter/Sh741 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6611  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh61 ),
    .I3(\lm32_cpu/shifter/Sh1410 ),
    .I4(\lm32_cpu/shifter/Sh1310 ),
    .I5(\lm32_cpu/shifter/Sh51 ),
    .O(\lm32_cpu/shifter/Sh661 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh1310 ),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh201 ),
    .I5(\lm32_cpu/shifter/Sh121 ),
    .O(\lm32_cpu/shifter/Sh731 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6511  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh51 ),
    .I3(\lm32_cpu/shifter/Sh1310 ),
    .I4(\lm32_cpu/shifter/Sh121 ),
    .I5(\lm32_cpu/shifter/Sh41 ),
    .O(\lm32_cpu/shifter/Sh651 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7211  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh121 ),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh191 ),
    .I5(\lm32_cpu/shifter/Sh112 ),
    .O(\lm32_cpu/shifter/Sh721 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh6411  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh41 ),
    .I3(\lm32_cpu/shifter/Sh121 ),
    .I4(\lm32_cpu/shifter/Sh112 ),
    .I5(\lm32_cpu/shifter/Sh32 ),
    .O(\lm32_cpu/shifter/Sh641 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7111  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh112 ),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh181 ),
    .I5(\lm32_cpu/shifter/Sh101 ),
    .O(\lm32_cpu/shifter/Sh711 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7011  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh101 ),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh171 ),
    .I5(\lm32_cpu/shifter/Sh102 ),
    .O(\lm32_cpu/shifter/Sh701 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1211  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [18]),
    .I3(\lm32_cpu/operand_0_x [16]),
    .I4(\lm32_cpu/operand_0_x [15]),
    .I5(\lm32_cpu/operand_0_x [13]),
    .O(\lm32_cpu/shifter/Sh121 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh14101  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [16]),
    .I3(\lm32_cpu/operand_0_x [14]),
    .I4(\lm32_cpu/operand_0_x [17]),
    .I5(\lm32_cpu/operand_0_x [15]),
    .O(\lm32_cpu/shifter/Sh1410 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1121  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [19]),
    .I3(\lm32_cpu/operand_0_x [17]),
    .I4(\lm32_cpu/operand_0_x [14]),
    .I5(\lm32_cpu/operand_0_x [12]),
    .O(\lm32_cpu/shifter/Sh112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh13101  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [17]),
    .I3(\lm32_cpu/operand_0_x [15]),
    .I4(\lm32_cpu/operand_0_x [16]),
    .I5(\lm32_cpu/operand_0_x [14]),
    .O(\lm32_cpu/shifter/Sh1310 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1011  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [20]),
    .I3(\lm32_cpu/operand_0_x [18]),
    .I4(\lm32_cpu/operand_0_x [13]),
    .I5(\lm32_cpu/operand_0_x [11]),
    .O(\lm32_cpu/shifter/Sh101 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1021  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [21]),
    .I3(\lm32_cpu/operand_0_x [19]),
    .I4(\lm32_cpu/operand_0_x [12]),
    .I5(\lm32_cpu/operand_0_x [10]),
    .O(\lm32_cpu/shifter/Sh102 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh8101  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [22]),
    .I3(\lm32_cpu/operand_0_x [20]),
    .I4(\lm32_cpu/operand_0_x [11]),
    .I5(\lm32_cpu/operand_0_x [9]),
    .O(\lm32_cpu/shifter/Sh810 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh7101  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [23]),
    .I3(\lm32_cpu/operand_0_x [21]),
    .I4(\lm32_cpu/operand_0_x [10]),
    .I5(\lm32_cpu/operand_0_x [8]),
    .O(\lm32_cpu/shifter/Sh710 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1471  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh831 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh791 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh147 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1461  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh821 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh781 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh146 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1451  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh811 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh771 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh145 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1441  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh801 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh761 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh144 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8311  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh231 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh221 ),
    .I4(\lm32_cpu/shifter/Sh31 ),
    .O(\lm32_cpu/shifter/Sh831 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8211  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh221 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh211 ),
    .I4(\lm32_cpu/shifter/Sh30_6779 ),
    .O(\lm32_cpu/shifter/Sh821 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8111  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh211 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh201 ),
    .I4(\lm32_cpu/shifter/Sh29 ),
    .O(\lm32_cpu/shifter/Sh811 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh8011  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh201 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh191 ),
    .I4(\lm32_cpu/shifter/Sh28 ),
    .O(\lm32_cpu/shifter/Sh801 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7911  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh191 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh181 ),
    .I4(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh791 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7811  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh181 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh171 ),
    .I4(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh781 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7711  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh171 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh161 ),
    .I4(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh771 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh7611  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh161 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh1510 ),
    .I4(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh761 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1611  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [14]),
    .I3(\lm32_cpu/operand_0_x [12]),
    .I4(\lm32_cpu/operand_0_x [19]),
    .I5(\lm32_cpu/operand_0_x [17]),
    .O(\lm32_cpu/shifter/Sh161 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh15101  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/operand_0_x [13]),
    .I4(\lm32_cpu/operand_0_x [18]),
    .I5(\lm32_cpu/operand_0_x [16]),
    .O(\lm32_cpu/shifter/Sh1510 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2611  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [4]),
    .I3(\lm32_cpu/operand_0_x [2]),
    .I4(\lm32_cpu/operand_0_x [29]),
    .I5(\lm32_cpu/operand_0_x [27]),
    .O(\lm32_cpu/shifter/Sh261_6726 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2511  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [5]),
    .I3(\lm32_cpu/operand_0_x [3]),
    .I4(\lm32_cpu/operand_0_x [28]),
    .I5(\lm32_cpu/operand_0_x [26]),
    .O(\lm32_cpu/shifter/Sh251_6703 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh2711  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/operand_0_x [3]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .I3(\lm32_cpu/operand_0_x [28]),
    .I4(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(\lm32_cpu/shifter/Sh271_6702 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2411  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [6]),
    .I3(\lm32_cpu/operand_0_x [4]),
    .I4(\lm32_cpu/operand_0_x [27]),
    .I5(\lm32_cpu/operand_0_x [25]),
    .O(\lm32_cpu/shifter/Sh241_6727 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2311  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [7]),
    .I3(\lm32_cpu/operand_0_x [5]),
    .I4(\lm32_cpu/operand_0_x [26]),
    .I5(\lm32_cpu/operand_0_x [24]),
    .O(\lm32_cpu/shifter/Sh231 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2211  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [8]),
    .I3(\lm32_cpu/operand_0_x [6]),
    .I4(\lm32_cpu/operand_0_x [25]),
    .I5(\lm32_cpu/operand_0_x [23]),
    .O(\lm32_cpu/shifter/Sh221 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2111  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [9]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .I4(\lm32_cpu/operand_0_x [24]),
    .I5(\lm32_cpu/operand_0_x [22]),
    .O(\lm32_cpu/shifter/Sh211 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh2011  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [10]),
    .I3(\lm32_cpu/operand_0_x [8]),
    .I4(\lm32_cpu/operand_0_x [23]),
    .I5(\lm32_cpu/operand_0_x [21]),
    .O(\lm32_cpu/shifter/Sh201 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1911  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [11]),
    .I3(\lm32_cpu/operand_0_x [9]),
    .I4(\lm32_cpu/operand_0_x [22]),
    .I5(\lm32_cpu/operand_0_x [20]),
    .O(\lm32_cpu/shifter/Sh191 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1811  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [12]),
    .I3(\lm32_cpu/operand_0_x [10]),
    .I4(\lm32_cpu/operand_0_x [21]),
    .I5(\lm32_cpu/operand_0_x [19]),
    .O(\lm32_cpu/shifter/Sh181 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1711  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [13]),
    .I3(\lm32_cpu/operand_0_x [11]),
    .I4(\lm32_cpu/operand_0_x [20]),
    .I5(\lm32_cpu/operand_0_x [18]),
    .O(\lm32_cpu/shifter/Sh171 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/shifter/Sh291  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh100 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh281_6725 ),
    .O(\lm32_cpu/shifter/Sh29 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1361  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh721 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh681 ),
    .I4(\lm32_cpu/shifter/Sh88 ),
    .O(\lm32_cpu/shifter/Sh136 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1351  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh711 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh671 ),
    .I4(\lm32_cpu/shifter/Sh87 ),
    .O(\lm32_cpu/shifter/Sh135 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1341  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh701 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh661 ),
    .I4(\lm32_cpu/shifter/Sh86 ),
    .O(\lm32_cpu/shifter/Sh134 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1331  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh691 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh651 ),
    .I4(\lm32_cpu/shifter/Sh85 ),
    .O(\lm32_cpu/shifter/Sh133 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh1321  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh681 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh641 ),
    .I4(\lm32_cpu/shifter/Sh84 ),
    .O(\lm32_cpu/shifter/Sh132 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh281  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh271_6702 ),
    .I2(\lm32_cpu/shifter/Sh281_6725 ),
    .O(\lm32_cpu/shifter/Sh28 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh271  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh261_6726 ),
    .I2(\lm32_cpu/shifter/Sh271_6702 ),
    .O(\lm32_cpu/shifter/Sh27 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh261  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh251_6703 ),
    .I2(\lm32_cpu/shifter/Sh261_6726 ),
    .O(\lm32_cpu/shifter/Sh26 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh251  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh241_6727 ),
    .I2(\lm32_cpu/shifter/Sh251_6703 ),
    .O(\lm32_cpu/shifter/Sh25 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh241  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/shifter/Sh231 ),
    .I2(\lm32_cpu/shifter/Sh241_6727 ),
    .O(\lm32_cpu/shifter/Sh24 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/shifter/Mmux_fill_value11  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/condition_x [2]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .O(\lm32_cpu/shifter/Sh100 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_right_shift_operand241  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_0_x [30]),
    .I2(\lm32_cpu/operand_0_x [1]),
    .O(\lm32_cpu/shifter/right_shift_operand [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m210  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [10]),
    .I2(\lm32_cpu/shifter/right_shift_result [21]),
    .O(\lm32_cpu/shifter_result_m [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m33  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [11]),
    .I2(\lm32_cpu/shifter/right_shift_result [20]),
    .O(\lm32_cpu/shifter_result_m [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m41  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [12]),
    .I2(\lm32_cpu/shifter/right_shift_result [19]),
    .O(\lm32_cpu/shifter_result_m [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m51  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [13]),
    .I2(\lm32_cpu/shifter/right_shift_result [18]),
    .O(\lm32_cpu/shifter_result_m [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m61  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [14]),
    .I2(\lm32_cpu/shifter/right_shift_result [17]),
    .O(\lm32_cpu/shifter_result_m [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m71  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [15]),
    .I2(\lm32_cpu/shifter/right_shift_result [16]),
    .O(\lm32_cpu/shifter_result_m [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m81  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [16]),
    .I2(\lm32_cpu/shifter/right_shift_result [15]),
    .O(\lm32_cpu/shifter_result_m [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m91  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [17]),
    .I2(\lm32_cpu/shifter/right_shift_result [14]),
    .O(\lm32_cpu/shifter_result_m [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m101  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [18]),
    .I2(\lm32_cpu/shifter/right_shift_result [13]),
    .O(\lm32_cpu/shifter_result_m [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m111  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [19]),
    .I2(\lm32_cpu/shifter/right_shift_result [12]),
    .O(\lm32_cpu/shifter_result_m [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m121  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [1]),
    .I2(\lm32_cpu/shifter/right_shift_result [30]),
    .O(\lm32_cpu/shifter_result_m [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m131  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [20]),
    .I2(\lm32_cpu/shifter/right_shift_result [11]),
    .O(\lm32_cpu/shifter_result_m [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m141  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [21]),
    .I2(\lm32_cpu/shifter/right_shift_result [10]),
    .O(\lm32_cpu/shifter_result_m [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m151  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [22]),
    .I2(\lm32_cpu/shifter/right_shift_result [9]),
    .O(\lm32_cpu/shifter_result_m [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m161  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [23]),
    .I2(\lm32_cpu/shifter/right_shift_result [8]),
    .O(\lm32_cpu/shifter_result_m [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m171  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [24]),
    .I2(\lm32_cpu/shifter/right_shift_result [7]),
    .O(\lm32_cpu/shifter_result_m [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m181  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [25]),
    .I2(\lm32_cpu/shifter/right_shift_result [6]),
    .O(\lm32_cpu/shifter_result_m [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m191  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [26]),
    .I2(\lm32_cpu/shifter/right_shift_result [5]),
    .O(\lm32_cpu/shifter_result_m [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m201  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [27]),
    .I2(\lm32_cpu/shifter/right_shift_result [4]),
    .O(\lm32_cpu/shifter_result_m [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m211  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [28]),
    .I2(\lm32_cpu/shifter/right_shift_result [3]),
    .O(\lm32_cpu/shifter_result_m [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m221  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [29]),
    .I2(\lm32_cpu/shifter/right_shift_result [2]),
    .O(\lm32_cpu/shifter_result_m [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m231  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [2]),
    .I2(\lm32_cpu/shifter/right_shift_result [29]),
    .O(\lm32_cpu/shifter_result_m [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m241  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [30]),
    .I2(\lm32_cpu/shifter/right_shift_result [1]),
    .O(\lm32_cpu/shifter_result_m [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m251  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [31]),
    .I2(\lm32_cpu/shifter/right_shift_result [0]),
    .O(\lm32_cpu/shifter_result_m [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m261  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [3]),
    .I2(\lm32_cpu/shifter/right_shift_result [28]),
    .O(\lm32_cpu/shifter_result_m [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m271  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [4]),
    .I2(\lm32_cpu/shifter/right_shift_result [27]),
    .O(\lm32_cpu/shifter_result_m [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m281  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [5]),
    .I2(\lm32_cpu/shifter/right_shift_result [26]),
    .O(\lm32_cpu/shifter_result_m [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m291  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [6]),
    .I2(\lm32_cpu/shifter/right_shift_result [25]),
    .O(\lm32_cpu/shifter_result_m [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m301  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [7]),
    .I2(\lm32_cpu/shifter/right_shift_result [24]),
    .O(\lm32_cpu/shifter_result_m [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m311  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [8]),
    .I2(\lm32_cpu/shifter/right_shift_result [23]),
    .O(\lm32_cpu/shifter_result_m [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Mmux_shifter_result_m321  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [9]),
    .I2(\lm32_cpu/shifter/right_shift_result [22]),
    .O(\lm32_cpu/shifter_result_m [9])
  );
  LUT6 #(
    .INIT ( 64'h8888888888888882 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<4>11  (
    .I0(\lm32_cpu/mc_stall_request_x ),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [3]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [5]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux31111  (
    .I0(\lm32_cpu/mc_arithmetic/a [8]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [9])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3011  (
    .I0(\lm32_cpu/mc_arithmetic/a [7]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [8])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2911  (
    .I0(\lm32_cpu/mc_arithmetic/a [6]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [7])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2811  (
    .I0(\lm32_cpu/mc_arithmetic/a [5]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [6])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2711  (
    .I0(\lm32_cpu/mc_arithmetic/a [4]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [5])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2611  (
    .I0(\lm32_cpu/mc_arithmetic/a [3]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [4])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2511  (
    .I0(\lm32_cpu/mc_arithmetic/a [2]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [3])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2411  (
    .I0(\lm32_cpu/mc_arithmetic/a [30]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [31])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2211  (
    .I0(\lm32_cpu/mc_arithmetic/a [1]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [2])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2311  (
    .I0(\lm32_cpu/mc_arithmetic/a [29]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [30])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux21111  (
    .I0(\lm32_cpu/mc_arithmetic/a [28]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [29])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2011  (
    .I0(\lm32_cpu/mc_arithmetic/a [27]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [28])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1911  (
    .I0(\lm32_cpu/mc_arithmetic/a [26]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [27])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1811  (
    .I0(\lm32_cpu/mc_arithmetic/a [25]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [26])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1711  (
    .I0(\lm32_cpu/mc_arithmetic/a [24]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [25])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1611  (
    .I0(\lm32_cpu/mc_arithmetic/a [23]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [24])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1411  (
    .I0(\lm32_cpu/mc_arithmetic/a [21]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1511  (
    .I0(\lm32_cpu/mc_arithmetic/a [22]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [23])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1311  (
    .I0(\lm32_cpu/mc_arithmetic/a [20]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1211  (
    .I0(\lm32_cpu/mc_arithmetic/a [19]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux11111  (
    .I0(\lm32_cpu/mc_arithmetic/a [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [1])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1011  (
    .I0(\lm32_cpu/mc_arithmetic/a [18]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux911  (
    .I0(\lm32_cpu/mc_arithmetic/a [17]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux811  (
    .I0(\lm32_cpu/mc_arithmetic/a [16]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux711  (
    .I0(\lm32_cpu/mc_arithmetic/a [15]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux5112  (
    .I0(\lm32_cpu/mc_arithmetic/a [13]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [14])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux6112  (
    .I0(\lm32_cpu/mc_arithmetic/a [14]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [15])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux4112  (
    .I0(\lm32_cpu/mc_arithmetic/a [12]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [13])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux3111  (
    .I0(\lm32_cpu/mc_arithmetic/a [11]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [12])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux2111  (
    .I0(\lm32_cpu/mc_arithmetic/a [10]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [11])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/mc_arithmetic/mux1111  (
    .I0(\lm32_cpu/mc_arithmetic/a [9]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/d_result_0 [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [10])
  );
  LUT4 #(
    .INIT ( 16'h5754 ))
  \lm32_cpu/mc_arithmetic/mux1101  (
    .I0(\lm32_cpu/mc_arithmetic/t [32]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I3(\lm32_cpu/d_result_0 [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0107 [0])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In21  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2_6966 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \lm32_cpu/mc_arithmetic/_n0155_inv1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/stall_a ),
    .O(\lm32_cpu/mc_arithmetic/_n0155_inv )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/mc_arithmetic/_n01561  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .O(\lm32_cpu/mc_stall_request_x )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [9]),
    .I2(\lm32_cpu/mc_arithmetic/a [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [8]),
    .I2(\lm32_cpu/mc_arithmetic/a [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux61111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [7]),
    .I2(\lm32_cpu/mc_arithmetic/a [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux6011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [6]),
    .I2(\lm32_cpu/mc_arithmetic/a [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [5]),
    .I2(\lm32_cpu/mc_arithmetic/a [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [4]),
    .I2(\lm32_cpu/mc_arithmetic/a [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [3]),
    .I2(\lm32_cpu/mc_arithmetic/a [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [31]),
    .I2(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [30]),
    .I2(\lm32_cpu/mc_arithmetic/a [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [2]),
    .I2(\lm32_cpu/mc_arithmetic/a [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [29]),
    .I2(\lm32_cpu/mc_arithmetic/a [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [28]),
    .I2(\lm32_cpu/mc_arithmetic/a [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux51111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [27]),
    .I2(\lm32_cpu/mc_arithmetic/a [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux5011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [26]),
    .I2(\lm32_cpu/mc_arithmetic/a [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [24]),
    .I2(\lm32_cpu/mc_arithmetic/a [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [23]),
    .I2(\lm32_cpu/mc_arithmetic/a [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [25]),
    .I2(\lm32_cpu/mc_arithmetic/a [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [22]),
    .I2(\lm32_cpu/mc_arithmetic/a [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [21]),
    .I2(\lm32_cpu/mc_arithmetic/a [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [20]),
    .I2(\lm32_cpu/mc_arithmetic/a [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [1]),
    .I2(\lm32_cpu/mc_arithmetic/a [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [19]),
    .I2(\lm32_cpu/mc_arithmetic/a [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux41111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [18]),
    .I2(\lm32_cpu/mc_arithmetic/a [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux4011  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [17]),
    .I2(\lm32_cpu/mc_arithmetic/a [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3911  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [16]),
    .I2(\lm32_cpu/mc_arithmetic/a [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3811  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [15]),
    .I2(\lm32_cpu/mc_arithmetic/a [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3711  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [14]),
    .I2(\lm32_cpu/mc_arithmetic/a [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3611  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [13]),
    .I2(\lm32_cpu/mc_arithmetic/a [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3511  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [12]),
    .I2(\lm32_cpu/mc_arithmetic/a [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3411  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [11]),
    .I2(\lm32_cpu/mc_arithmetic/a [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [10]),
    .I2(\lm32_cpu/mc_arithmetic/a [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/mc_arithmetic/mux3211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I1(\lm32_cpu/mc_arithmetic/p [0]),
    .I2(\lm32_cpu/mc_arithmetic/a [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0160 [0])
  );
  LUT6 #(
    .INIT ( 64'h0404040400040400 ))
  \lm32_cpu/decoder/bi_conditional1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/bi_conditional )
  );
  LUT6 #(
    .INIT ( 64'hFFBEFFFFFFFFFFFF ))
  \lm32_cpu/decoder/Mmux_immediate1011  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/decoder/Mmux_immediate101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DFFFFFFFFFF ))
  \lm32_cpu/decoder/read_enable_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_0_d )
  );
  LUT5 #(
    .INIT ( 32'h88880880 ))
  \lm32_cpu/decoder/cmp1  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/m_result_sel_compare_x_BRB1_8256 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB3_8254 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB2_8253 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB1_8252 ),
    .O(\lm32_cpu/m_result_sel_compare_x )
  );
  LUT6 #(
    .INIT ( 64'h0288020202020288 ))
  \lm32_cpu/decoder/branch1  (
    .I0(\lm32_cpu/branch_x_BRB0_8257 ),
    .I1(\lm32_cpu/branch_x_BRB1_8258 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB4_8255 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB1_8252 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB2_8253 ),
    .I5(\lm32_cpu/m_result_sel_shift_x_BRB3_8254 ),
    .O(\lm32_cpu/branch_x )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/branch_reg1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/branch_reg_d )
  );
  LUT6 #(
    .INIT ( 64'h1000000000001000 ))
  \lm32_cpu/decoder/Mmux_immediate1031  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [28]),
    .O(\lm32_cpu/decoder/Mmux_immediate103 )
  );
  LUT6 #(
    .INIT ( 64'h5555555510015555 ))
  \lm32_cpu/decoder/Mmux_d_result_sel_121  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \lm32_cpu/decoder/op_rcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/x_result_sel_csr_d )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \lm32_cpu/decoder/op_wcsr<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/csr_write_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000800000080000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_sext11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/x_result_sel_sext_d )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \lm32_cpu/decoder/scall1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [2]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/decoder/load1_7275 ),
    .O(\lm32_cpu/scall_d )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \lm32_cpu/decoder/op_bi<31>1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/bi_unconditional )
  );
  LUT6 #(
    .INIT ( 64'hF6BBFFB9947B0039 ))
  \lm32_cpu/decoder/m_bypass_enable1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB2_8253 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB3_8254 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB1_8252 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB0_8251 ),
    .I4(\lm32_cpu/m_bypass_enable_x_BRB4_8259 ),
    .I5(\lm32_cpu/direction_x_5309 ),
    .O(\lm32_cpu/m_bypass_enable_x )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DFFFF9FFEDB ))
  \lm32_cpu/decoder/read_enable_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/read_enable_1_d )
  );
  LUT6 #(
    .INIT ( 64'hFEFE78FEAE3CAFBF ))
  \lm32_cpu/decoder/Mmux_x_result_sel_add11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_result_sel_add_d )
  );
  LUT6 #(
    .INIT ( 64'h0935003104BA9098 ))
  \lm32_cpu/decoder/x_bypass_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/x_bypass_enable_d )
  );
  LUT6 #(
    .INIT ( 64'h0000000110014400 ))
  \lm32_cpu/decoder/load1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [30]),
    .O(\lm32_cpu/load_d )
  );
  LUT5 #(
    .INIT ( 32'h40000041 ))
  \lm32_cpu/decoder/shift1  (
    .I0(\lm32_cpu/m_result_sel_shift_x_BRB0_8251 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB1_8252 ),
    .I2(\lm32_cpu/m_result_sel_shift_x_BRB2_8253 ),
    .I3(\lm32_cpu/m_result_sel_shift_x_BRB3_8254 ),
    .I4(\lm32_cpu/m_result_sel_shift_x_BRB4_8255 ),
    .O(\lm32_cpu/m_result_sel_shift_x )
  );
  LUT6 #(
    .INIT ( 64'hAAAA2A2800AA2228 ))
  \lm32_cpu/decoder/adder_op1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d )
  );
  LUT6 #(
    .INIT ( 64'h8AAAAAAACFFEAAAA ))
  \lm32_cpu/decoder/Mmux_d_result_sel_111  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/d_result_sel_1_d [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/load311  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/decoder/load1_7275 )
  );
  LUT6 #(
    .INIT ( 64'hEFFDFFFBFFF54557 ))
  \lm32_cpu/decoder/write_enable1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/write_enable_d )
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [11]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/write_idx_d [0])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx31  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [13]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/write_idx_d [2])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx41  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [14]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/write_idx_d [3])
  );
  LUT4 #(
    .INIT ( 16'hDF8A ))
  \lm32_cpu/decoder/Mmux_write_idx51  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/write_idx_d [4])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \lm32_cpu/decoder/op_mul<30>1  (
    .I0(\lm32_cpu/w_result_sel_mul_x_BRB0_8260 ),
    .I1(\lm32_cpu/m_result_sel_shift_x_BRB4_8255 ),
    .I2(\lm32_cpu/w_result_sel_mul_x_BRB2_8261 ),
    .O(\lm32_cpu/w_result_sel_mul_x )
  );
  LUT4 #(
    .INIT ( 16'hD580 ))
  \lm32_cpu/decoder/Mmux_write_idx22  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [12]),
    .I2(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/write_idx_d [1])
  );
  LUT4 #(
    .INIT ( 16'hDFFF ))
  \lm32_cpu/decoder/Mmux_write_idx211  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/decoder/Mmux_write_idx21 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_207_o<31>1  (
    .I0(timer0_value[13]),
    .I1(timer0_value[12]),
    .I2(timer0_value[14]),
    .I3(timer0_value[15]),
    .I4(timer0_value[16]),
    .I5(timer0_value[17]),
    .O(timer0_zero_trigger_INV_207_o_12[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_207_o<31>2  (
    .I0(timer0_value[19]),
    .I1(timer0_value[18]),
    .I2(timer0_value[20]),
    .I3(timer0_value[21]),
    .I4(timer0_value[22]),
    .I5(timer0_value[23]),
    .O(\timer0_zero_trigger_INV_207_o<31>1_7281 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_207_o<31>3  (
    .I0(timer0_value[1]),
    .I1(timer0_value[0]),
    .I2(timer0_value[2]),
    .I3(timer0_value[3]),
    .I4(timer0_value[4]),
    .I5(timer0_value[5]),
    .O(\timer0_zero_trigger_INV_207_o<31>2_7282 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_207_o<31>4  (
    .I0(timer0_value[7]),
    .I1(timer0_value[6]),
    .I2(timer0_value[8]),
    .I3(timer0_value[9]),
    .I4(timer0_value[10]),
    .I5(timer0_value[11]),
    .O(\timer0_zero_trigger_INV_207_o<31>3_7283 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \timer0_zero_trigger_INV_207_o<31>5  (
    .I0(timer0_value[25]),
    .I1(timer0_value[24]),
    .I2(timer0_value[26]),
    .I3(timer0_value[27]),
    .I4(timer0_value[28]),
    .I5(timer0_value[29]),
    .O(\timer0_zero_trigger_INV_207_o<31>4_7284 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \timer0_zero_trigger_INV_207_o<31>6  (
    .I0(timer0_value[31]),
    .I1(timer0_value[30]),
    .O(\timer0_zero_trigger_INV_207_o<31>5_7285 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \timer0_zero_trigger_INV_207_o<31>7  (
    .I0(timer0_zero_trigger_INV_207_o_12[31]),
    .I1(\timer0_zero_trigger_INV_207_o<31>1_7281 ),
    .I2(\timer0_zero_trigger_INV_207_o<31>2_7282 ),
    .I3(\timer0_zero_trigger_INV_207_o<31>3_7283 ),
    .I4(\timer0_zero_trigger_INV_207_o<31>4_7284 ),
    .I5(\timer0_zero_trigger_INV_207_o<31>5_7285 ),
    .O(timer0_zero_trigger_INV_207_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_7287 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_7288 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \basesoc_done<19>4  (
    .I0(\basesoc_done<19>2_7288 ),
    .I1(basesoc_done_13[19]),
    .I2(basesoc_count[19]),
    .I3(basesoc_count[18]),
    .I4(\basesoc_done<19>1_7287 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1168_inv_SW0 (
    .I0(crg_por[2]),
    .I1(crg_por[1]),
    .I2(crg_por[10]),
    .I3(crg_por[0]),
    .I4(crg_por[4]),
    .I5(crg_por[9]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1168_inv (
    .I0(crg_por[6]),
    .I1(crg_por[5]),
    .I2(crg_por[8]),
    .I3(crg_por[7]),
    .I4(crg_por[3]),
    .I5(N0),
    .O(n1168_inv_2483)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \multiplexer_state_FSM_FFd1-In1_SW0  (
    .I0(sdram_bankmachine3_twtpcon_ready_1363),
    .I1(bankmachine3_state_FSM_FFd1_772),
    .I2(sdram_bankmachine1_twtpcon_ready_1357),
    .O(N242)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In1  (
    .I0(bankmachine2_state_FSM_FFd1_771),
    .I1(bankmachine0_state_FSM_FFd1_769),
    .I2(bankmachine1_state_FSM_FFd1_770),
    .I3(sdram_bankmachine0_twtpcon_ready_1354),
    .I4(sdram_bankmachine2_twtpcon_ready_1360),
    .I5(N242),
    .O(\multiplexer_state_FSM_FFd1-In1_3617 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[4]),
    .I1(crg_por[5]),
    .I2(crg_por[2]),
    .I3(crg_por[3]),
    .I4(crg_por[10]),
    .I5(crg_por[6]),
    .O(xilinxasyncresetsynchronizerimpl11_7291)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_pll_lckd),
    .I1(crg_por[9]),
    .I2(crg_por[7]),
    .I3(crg_por[8]),
    .I4(crg_por[0]),
    .I5(crg_por[1]),
    .O(xilinxasyncresetsynchronizerimpl12_7292)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_7291),
    .I1(xilinxasyncresetsynchronizerimpl12_7292),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_csrcon_dat_r<3>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .O(N434)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAEAAAAAA ))
  \basesoc_csrcon_dat_r<3>  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I1(memadr_2[2]),
    .I2(memadr_2[1]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_sel_r_718),
    .I5(N434),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  sdram_bankmachine3_row_open10_SW0 (
    .I0(bankmachine3_state_FSM_FFd1_772),
    .I1(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hF000F00800000008 ))
  sdram_bankmachine3_row_open10 (
    .I0(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o ),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(bankmachine3_state_FSM_FFd2_3616),
    .I4(N61),
    .I5(sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(sdram_bankmachine3_row_open_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  rom_bus_cyc_rom_bus_ack_AND_477_o21 (
    .I0(rhs_array_muxed32[15]),
    .I1(rhs_array_muxed32[14]),
    .I2(rhs_array_muxed32[16]),
    .I3(rhs_array_muxed32[17]),
    .I4(rhs_array_muxed32[18]),
    .I5(rhs_array_muxed32[19]),
    .O(rom_bus_cyc_rom_bus_ack_AND_477_o21_7295)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  rom_bus_cyc_rom_bus_ack_AND_477_o22 (
    .I0(rhs_array_muxed32[21]),
    .I1(rhs_array_muxed32[20]),
    .I2(rhs_array_muxed32[23]),
    .I3(rhs_array_muxed32[24]),
    .I4(rhs_array_muxed32[25]),
    .I5(rhs_array_muxed32[26]),
    .O(rom_bus_cyc_rom_bus_ack_AND_477_o22_7296)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  rom_bus_cyc_rom_bus_ack_AND_477_o23 (
    .I0(rhs_array_muxed32[28]),
    .I1(rom_bus_cyc_rom_bus_ack_AND_477_o21_7295),
    .I2(rhs_array_muxed32[27]),
    .I3(rom_bus_cyc_rom_bus_ack_AND_477_o22_7296),
    .I4(rhs_array_muxed32[13]),
    .O(rom_bus_cyc_rom_bus_ack_AND_477_o2)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \refresher_state_FSM_FFd2-In1_SW0  (
    .I0(sdram_timer_count[7]),
    .I1(sdram_timer_count[6]),
    .I2(sdram_timer_count[4]),
    .O(N81)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(sdram_timer_count[1]),
    .I1(sdram_timer_count[0]),
    .I2(sdram_timer_count[2]),
    .I3(sdram_timer_count[3]),
    .I4(sdram_timer_count[5]),
    .I5(N81),
    .O(\refresher_state_FSM_FFd2-In1_4343 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed11111 (
    .I0(ddrphy_rddata_sr_4_BRB14_8297),
    .I1(ddrphy_rddata_sr_4_BRB17_8327),
    .I2(ddrphy_rddata_sr_4_BRB19_8328),
    .O(N4611)
  );
  LUT6 #(
    .INIT ( 64'h7575FD752020A820 ))
  Mmux_array_muxed11112 (
    .I0(ddrphy_rddata_sr_3_BRB0_8322),
    .I1(ddrphy_rddata_sr_3_BRB14_8323),
    .I2(ddrphy_rddata_sr_3_BRB15_8324),
    .I3(ddrphy_rddata_sr_3_BRB16_8325),
    .I4(new_master_rdata_valid2_BRB8_8284),
    .I5(ddrphy_rddata_sr_3_BRB18_8326),
    .O(N396)
  );
  LUT6 #(
    .INIT ( 64'h20202020FF202020 ))
  Mmux_array_muxed11113 (
    .I0(ddrphy_rddata_sr_2_BRB2_8291),
    .I1(ddrphy_rddata_sr_2_BRB9_8292),
    .I2(ddrphy_rddata_sr_2_BRB10_8293),
    .I3(ddrphy_rddata_sr_2_BRB11_8294),
    .I4(ddrphy_rddata_sr_2_BRB12_8295),
    .I5(ddrphy_rddata_sr_2_BRB13_8296),
    .O(N3451)
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \rhs_array_muxed2<1>5_SW0  (
    .I0(Mmux_rhs_array_muxed013_4336),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I2(bankmachine3_state_FSM_FFd2_3616),
    .I3(Mmux_rhs_array_muxed014_4354),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I5(bankmachine2_state_FSM_FFd2_3601),
    .O(N1010)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \rhs_array_muxed2<1>5  (
    .I0(\rhs_array_muxed2<1>112 ),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I2(N1010),
    .I3(\rhs_array_muxed2<1>111 ),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .O(\rhs_array_muxed2<1>_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \rhs_array_muxed2<1>12_SW0  (
    .I0(Mmux_rhs_array_muxed013_4336),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I2(bankmachine3_state_FSM_FFd2_3616),
    .I3(Mmux_rhs_array_muxed014_4354),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I5(bankmachine2_state_FSM_FFd2_3601),
    .O(N121)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \rhs_array_muxed2<1>12  (
    .I0(\rhs_array_muxed2<1>112 ),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I2(N121),
    .I3(\rhs_array_muxed2<1>111 ),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(\rhs_array_muxed2<1>_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \rhs_array_muxed2<1>11_SW0  (
    .I0(Mmux_rhs_array_muxed013_4336),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(bankmachine3_state_FSM_FFd2_3616),
    .I3(Mmux_rhs_array_muxed014_4354),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I5(bankmachine2_state_FSM_FFd2_3601),
    .O(N141)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \rhs_array_muxed2<1>11  (
    .I0(\rhs_array_muxed2<1>112 ),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(N141),
    .I3(\rhs_array_muxed2<1>111 ),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O(\rhs_array_muxed2<1>_mmx_out8 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \rhs_array_muxed2<1>2_SW0  (
    .I0(Mmux_rhs_array_muxed013_4336),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I2(bankmachine3_state_FSM_FFd2_3616),
    .I3(Mmux_rhs_array_muxed014_4354),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I5(bankmachine2_state_FSM_FFd2_3601),
    .O(N1610)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  \rhs_array_muxed2<1>2  (
    .I0(\rhs_array_muxed2<1>112 ),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I2(N1610),
    .I3(\rhs_array_muxed2<1>111 ),
    .I4(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O(\rhs_array_muxed2<1>_mmx_out10 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \basesoc_slave_sel<2><28>_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [25]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [30]),
    .O(N181)
  );
  LUT6 #(
    .INIT ( 64'h222222222222F222 ))
  \basesoc_slave_sel<2><28>  (
    .I0(\basesoc_slave_sel<2><28>1 ),
    .I1(N181),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [25]),
    .I3(\basesoc_slave_sel<2><28>2 ),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [24]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [30]),
    .O(basesoc_slave_sel[2])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  sdram_bankmachine2_row_open10_SW0 (
    .I0(bankmachine2_state_FSM_FFd1_771),
    .I1(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .O(N201)
  );
  LUT6 #(
    .INIT ( 64'hF000F00800000008 ))
  sdram_bankmachine2_row_open10 (
    .I0(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o ),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I2(bankmachine2_state_FSM_FFd3_3600),
    .I3(bankmachine2_state_FSM_FFd2_3601),
    .I4(N201),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(sdram_bankmachine2_row_open_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n4835_inv1 (
    .I0(ctrl_bus_errors[15]),
    .I1(ctrl_bus_errors[16]),
    .I2(ctrl_bus_errors[14]),
    .I3(ctrl_bus_errors[13]),
    .I4(ctrl_bus_errors[12]),
    .I5(ctrl_bus_errors[11]),
    .O(_n4835_inv1_7304)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  _n4835_inv2 (
    .I0(ctrl_bus_errors[0]),
    .I1(_n4835_inv1_7304),
    .I2(ctrl_bus_errors[10]),
    .O(_n4835_inv2_7305)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n4835_inv3 (
    .I0(ctrl_bus_errors[26]),
    .I1(ctrl_bus_errors[27]),
    .I2(ctrl_bus_errors[25]),
    .I3(ctrl_bus_errors[24]),
    .I4(ctrl_bus_errors[23]),
    .I5(ctrl_bus_errors[22]),
    .O(_n4835_inv3_7306)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n4835_inv4 (
    .I0(ctrl_bus_errors[20]),
    .I1(ctrl_bus_errors[21]),
    .I2(ctrl_bus_errors[1]),
    .I3(ctrl_bus_errors[19]),
    .I4(ctrl_bus_errors[18]),
    .I5(ctrl_bus_errors[17]),
    .O(_n4835_inv4_7307)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n4835_inv5 (
    .I0(ctrl_bus_errors[8]),
    .I1(ctrl_bus_errors[9]),
    .I2(ctrl_bus_errors[7]),
    .I3(ctrl_bus_errors[6]),
    .I4(ctrl_bus_errors[5]),
    .I5(ctrl_bus_errors[4]),
    .O(_n4835_inv5_7308)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n4835_inv6 (
    .I0(ctrl_bus_errors[31]),
    .I1(ctrl_bus_errors[3]),
    .I2(ctrl_bus_errors[30]),
    .I3(ctrl_bus_errors[2]),
    .I4(ctrl_bus_errors[29]),
    .I5(ctrl_bus_errors[28]),
    .O(_n4835_inv6_7309)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n4835_inv7 (
    .I0(basesoc_done),
    .I1(_n4835_inv3_7306),
    .I2(_n4835_inv4_7307),
    .I3(_n4835_inv5_7308),
    .I4(_n4835_inv6_7309),
    .I5(_n4835_inv2_7305),
    .O(_n4835_inv)
  );
  LUT6 #(
    .INIT ( 64'h0002000000020002 ))
  litedramwishbone2native_state_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11 (
    .I0(port_cmd_ready7),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I2(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I3(N2210),
    .I4(port_cmd_ready321),
    .I5(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT8_SW0  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(uart_phy_storage_full_15_1336),
    .I3(uart_phy_storage_full[7]),
    .I4(uart_phy_storage_full_23_1331),
    .I5(uart_phy_storage_full_31_1563),
    .O(N243)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT7_SW0  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(uart_phy_storage_full_14_1311),
    .I3(uart_phy_storage_full[6]),
    .I4(uart_phy_storage_full_22_1332),
    .I5(uart_phy_storage_full_30_1564),
    .O(N261)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT6_SW0  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(uart_phy_storage_full_13_1312),
    .I3(uart_phy_storage_full[5]),
    .I4(uart_phy_storage_full_21_1333),
    .I5(uart_phy_storage_full_29_1565),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT5_SW0  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(uart_phy_storage_full_12_1337),
    .I3(uart_phy_storage_full[4]),
    .I4(uart_phy_storage_full_20_1334),
    .I5(uart_phy_storage_full_28_1566),
    .O(N306)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT4_SW0  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(uart_phy_storage_full_11_1313),
    .I3(uart_phy_storage_full[3]),
    .I4(uart_phy_storage_full_19_1308),
    .I5(uart_phy_storage_full_27_1567),
    .O(N321)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT3_SW0  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(uart_phy_storage_full_10_1338),
    .I3(uart_phy_storage_full[2]),
    .I4(uart_phy_storage_full_18_1309),
    .I5(uart_phy_storage_full_26_1568),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT2_SW0  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(uart_phy_storage_full_9_1339),
    .I3(uart_phy_storage_full[1]),
    .I4(uart_phy_storage_full_17_1310),
    .I5(uart_phy_storage_full_25_1569),
    .O(N3610)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT1_SW0  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(uart_phy_storage_full_8_1340),
    .I3(uart_phy_storage_full[0]),
    .I4(uart_phy_storage_full_16_1335),
    .I5(uart_phy_storage_full_24_1570),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF2FFFFFFFF ))
  \sdram_choose_cmd_grant_FSM_FFd2-In31  (
    .I0(refresher_state_FSM_FFd1_768),
    .I1(sdram_generator_done_667),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(bankmachine2_state_FSM_FFd1_771),
    .I4(bankmachine2_state_FSM_FFd2_3601),
    .I5(sdram_bankmachine2_row_opened_1358),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In31_7319 )
  );
  LUT6 #(
    .INIT ( 64'h455545554555EFFF ))
  \sdram_choose_cmd_grant_FSM_FFd2-In32  (
    .I0(bankmachine2_state_FSM_FFd3_3600),
    .I1(\sdram_choose_cmd_grant_FSM_FFd2-In31_7319 ),
    .I2(sdram_bankmachine2_row_hit),
    .I3(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I4(sdram_bankmachine2_twtpcon_ready_1360),
    .I5(bankmachine2_state_FSM_FFd2_3601),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In32_7320 )
  );
  LUT5 #(
    .INIT ( 32'h81800100 ))
  ddrphy_drive_dq_n0_SW0 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[3] ),
    .I3(sdram_phaseinjector0_command_storage_full[4]),
    .I4(sdram_phaseinjector1_command_storage_full[4]),
    .O(N401)
  );
  LUT4 #(
    .INIT ( 16'h45EF ))
  ddrphy_drive_dq_n0 (
    .I0(sdram_storage_full[0]),
    .I1(ddrphy_drive_dq_n011),
    .I2(N401),
    .I3(new_master_wdata_ready_702),
    .O(ddrphy_drive_dq_n0_2418)
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT21  (
    .I0(\interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\interface_adr[1] ),
    .I3(uart_rx_fifo_readable_1350),
    .I4(uart_tx_pending_1347),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h57DF5757028A0202 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT22  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(uart_tx_fifo_wrport_we1),
    .I3(\interface_adr[1] ),
    .I4(uart_eventmanager_storage_full[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT21_7323 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \litedramwishbone2native_state_FSM_FFd4-In_SW0  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3452),
    .I1(cache_state_FSM_FFd2_3447),
    .I2(cache_state_FSM_FFd3_3446),
    .O(N4210)
  );
  LUT6 #(
    .INIT ( 64'hFFFF8F888F888F88 ))
  \litedramwishbone2native_state_FSM_FFd4-In  (
    .I0(new_master_wdata_ready_702),
    .I1(litedramwishbone2native_state_FSM_FFd1_1835),
    .I2(cache_state_FSM_FFd1_777),
    .I3(N4210),
    .I4(litedramwishbone2native_state_FSM_FFd2_1836),
    .I5(new_master_rdata_valid5_704),
    .O(\litedramwishbone2native_state_FSM_FFd4-In_3448 )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \bankmachine1_state_FSM_FFd3-In_SW0  (
    .I0(sdram_bankmachine1_row_hit),
    .I1(sdram_bankmachine1_row_opened_1355),
    .O(N441)
  );
  LUT6 #(
    .INIT ( 64'h2F2C2C2CEFECECEC ))
  \bankmachine1_state_FSM_FFd3-In  (
    .I0(sdram_bankmachine1_twtpcon_ready_1357),
    .I1(bankmachine1_state_FSM_FFd3_3610),
    .I2(bankmachine1_state_FSM_FFd2_3611),
    .I3(\bankmachine1_state_FSM_FFd2-In2_4344 ),
    .I4(N441),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd3-In_3608 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .O(N461)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_718),
    .I1(memadr_2[2]),
    .I2(memadr_2[1]),
    .I3(memadr_2[0]),
    .I4(N461),
    .I5(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .O(N4810)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF20A8 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_718),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I5(N4810),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA888A888A888 ))
  sdram_read_available2 (
    .I0(sdram_bankmachine0_cmd_payload_is_read),
    .I1(sdram_read_available1_7328),
    .I2(Mmux_array_muxed121121),
    .I3(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .I4(sdram_bankmachine2_cmd_valid),
    .I5(sdram_bankmachine2_cmd_payload_is_read),
    .O(sdram_read_available2_7329)
  );
  LUT5 #(
    .INIT ( 32'hEAEAFFEA ))
  sdram_read_available3 (
    .I0(sdram_read_available2_7329),
    .I1(sdram_bankmachine1_cmd_payload_is_read),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(Mmux_array_muxed8111),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .O(sdram_read_available)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_csrcon_dat_r<1>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .O(N50)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>  (
    .I0(basesoc_csrbankarray_sel_r_718),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(N50),
    .I5(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'h44CC44CC44DC44CC ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .I2(sdram_write_available),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(\multiplexer_state_FSM_FFd1-In1_3617 ),
    .I5(N58),
    .O(\multiplexer_state_FSM_FFd1-In_3620 )
  );
  LUT6 #(
    .INIT ( 64'h0808A8085D5DFD5D ))
  Mmux_rhs_array_muxed91 (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_bankmachine1_cmd_payload_is_read),
    .I2(sdram_choose_req_grant_FSM_FFd1_775),
    .I3(Mmux_array_muxed8111),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I5(N60),
    .O(rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT24  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT22_7334 ),
    .I1(timer0_load_storage_full_25_1505),
    .I2(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I3(timer0_reload_storage_full[1]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT21 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT23_7335 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT32  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT3 ),
    .I1(timer0_load_storage_full_18_1512),
    .I2(timer0_reload_storage_full_10_1552),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 ),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT31_7338 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT34  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT32_7339 ),
    .I1(timer0_load_storage_full_26_1504),
    .I2(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I3(timer0_reload_storage_full[2]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT31_7338 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT33_7340 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT42  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT4 ),
    .I1(timer0_load_storage_full_19_1511),
    .I2(timer0_reload_storage_full_11_1551),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 ),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT41_7343 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT44  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT42_7344 ),
    .I1(timer0_load_storage_full_27_1503),
    .I2(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I3(timer0_reload_storage_full[3]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT41_7343 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT43_7345 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT52  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT5 ),
    .I1(timer0_load_storage_full_20_1510),
    .I2(timer0_reload_storage_full_12_1550),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 ),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT51_7348 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT54  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT52_7349 ),
    .I1(timer0_load_storage_full_28_1502),
    .I2(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I3(timer0_reload_storage_full[4]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT51_7348 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT53_7350 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT62  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT6 ),
    .I1(timer0_load_storage_full_21_1509),
    .I2(timer0_reload_storage_full_13_1549),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 ),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT61_7353 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT64  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT62_7354 ),
    .I1(timer0_load_storage_full_29_1501),
    .I2(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I3(timer0_reload_storage_full[5]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT61_7353 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT63_7355 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT72  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT7 ),
    .I1(timer0_load_storage_full_22_1508),
    .I2(timer0_reload_storage_full_14_1548),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 ),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT71_7358 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT74  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT72_7359 ),
    .I1(timer0_load_storage_full_30_1500),
    .I2(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I3(timer0_reload_storage_full[6]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT71_7358 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT73_7360 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT82  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT8 ),
    .I1(timer0_load_storage_full_23_1507),
    .I2(timer0_reload_storage_full_15_1547),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 ),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT81_7363 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT84  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT82_7364 ),
    .I1(timer0_load_storage_full_31_1499),
    .I2(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I3(timer0_reload_storage_full[7]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT81_7363 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT83_7365 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT782  (
    .I0(_n5382),
    .I1(_n5376),
    .I2(sdram_phaseinjector1_status[7]),
    .I3(_n5371),
    .I4(sdram_phaseinjector1_status[15]),
    .I5(sdram_phaseinjector1_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT781 )
  );
  LUT4 #(
    .INIT ( 16'hEF45 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT784  (
    .I0(_n5342),
    .I1(sdram_phaseinjector0_status[31]),
    .I2(_n5336),
    .I3(sdram_phaseinjector0_wrdata_storage_full[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT783 )
  );
  LUT4 #(
    .INIT ( 16'h5140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT785  (
    .I0(_n5354),
    .I1(_n5349),
    .I2(sdram_phaseinjector0_wrdata_storage_full_15_1443),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT783 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT784_7369 )
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT787  (
    .I0(sdram_bandwidth_nreads_status[15]),
    .I1(sdram_bandwidth_nreads_status[7]),
    .I2(sdram_bandwidth_nreads_status[23]),
    .I3(\interface_adr[1] ),
    .I4(\interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT786 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCAAAA0F00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT788  (
    .I0(sdram_bandwidth_nwrites_status[15]),
    .I1(sdram_bandwidth_nwrites_status[7]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77112 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT786 ),
    .I4(_n5304),
    .I5(_n5297),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT787_7371 )
  );
  LUT5 #(
    .INIT ( 32'hCCAFCCA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT789  (
    .I0(sdram_bandwidth_nwrites_status[23]),
    .I1(sdram_phaseinjector0_address_storage_full[7]),
    .I2(_n5307),
    .I3(_n5314),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT787_7371 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT788_7372 )
  );
  LUT6 #(
    .INIT ( 64'h0000ACAF0000ACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7810  (
    .I0(sdram_phaseinjector0_status[15]),
    .I1(sdram_phaseinjector0_status[7]),
    .I2(_n5325),
    .I3(_n5319),
    .I4(_n5330),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT788_7372 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT789_7373 )
  );
  LUT6 #(
    .INIT ( 64'hB0FFF0FF80FFF0FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7812  (
    .I0(sdram_phaseinjector1_address_storage_full[7]),
    .I1(_n5366),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT781 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32212 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7810_7374 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7811_7375 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7813  (
    .I0(_n5396),
    .I1(_n5391),
    .I2(sdram_phaseinjector1_status[31]),
    .I3(_n5386),
    .I4(sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_15_1483),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7812_7376 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(sdram_bankmachine0_twtpcon_ready_1354),
    .I1(sdram_bankmachine1_twtpcon_ready_1357),
    .I2(bankmachine2_state_FSM_FFd1_771),
    .I3(bankmachine3_state_FSM_FFd1_772),
    .I4(bankmachine0_state_FSM_FFd1_769),
    .I5(bankmachine1_state_FSM_FFd1_770),
    .O(\multiplexer_state_FSM_FFd2-In1_7377 )
  );
  LUT6 #(
    .INIT ( 64'h4000EAAA40004000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(sdram_bankmachine3_twtpcon_ready_1363),
    .I2(\multiplexer_state_FSM_FFd2-In1_7377 ),
    .I3(sdram_bankmachine2_twtpcon_ready_1360),
    .I4(sdram_twtrcon_ready_1372),
    .I5(multiplexer_state_FSM_FFd3_3621),
    .O(\multiplexer_state_FSM_FFd2-In2_7378 )
  );
  LUT6 #(
    .INIT ( 64'h2F2F2F2F20222222 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(refresher_state_FSM_FFd1_768),
    .I4(sdram_generator_done_667),
    .I5(\multiplexer_state_FSM_FFd2-In2_7378 ),
    .O(\multiplexer_state_FSM_FFd2-In3_7379 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \multiplexer_state_FSM_FFd2-In4  (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .O(\multiplexer_state_FSM_FFd2-In4_7380 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA0888 ))
  \multiplexer_state_FSM_FFd2-In5  (
    .I0(\multiplexer_state_FSM_FFd2-In4_7380 ),
    .I1(sdram_read_available),
    .I2(sdram_max_time1_inv),
    .I3(sdram_write_available),
    .I4(multiplexer_state_FSM_FFd1_3623),
    .I5(\multiplexer_state_FSM_FFd2-In3_7379 ),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT526  (
    .I0(_n5391),
    .I1(_n5386),
    .I2(sdram_phaseinjector1_status[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT525_7382 )
  );
  LUT4 #(
    .INIT ( 16'hEF45 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT527  (
    .I0(_n5376),
    .I1(sdram_phaseinjector1_status[4]),
    .I2(_n5371),
    .I3(sdram_phaseinjector1_status[12]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT526_7383 )
  );
  LUT4 #(
    .INIT ( 16'h5140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT528  (
    .I0(_n5386),
    .I1(_n5382),
    .I2(sdram_phaseinjector1_status[20]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT526_7383 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT527_7384 )
  );
  LUT3 #(
    .INIT ( 8'h8F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT529  (
    .I0(_n5366),
    .I1(sdram_phaseinjector1_address_storage_full[4]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT528_7385 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5210  (
    .I0(_n5342),
    .I1(sdram_phaseinjector0_wrdata_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT529_7386 )
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5214  (
    .I0(sdram_bandwidth_nreads_status[12]),
    .I1(sdram_bandwidth_nreads_status[4]),
    .I2(sdram_bandwidth_nreads_status[20]),
    .I3(interface_adr_1_1_8416),
    .I4(interface_adr_0_1_8415),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5213 )
  );
  LUT6 #(
    .INIT ( 64'h0000ACAF0000ACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5217  (
    .I0(sdram_phaseinjector0_status[28]),
    .I1(sdram_phaseinjector0_status[20]),
    .I2(_n5336),
    .I3(_n5330),
    .I4(_n5342),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5215 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5216_7389 )
  );
  LUT6 #(
    .INIT ( 64'hACAFACAFACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5218  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_20_1438),
    .I1(sdram_phaseinjector0_wrdata_storage_full_12_1446),
    .I2(_n5354),
    .I3(_n5349),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT529_7386 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5216_7389 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5217_7390 )
  );
  LUT6 #(
    .INIT ( 64'hFF000B00FF000800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5219  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_28_1430),
    .I1(_n5360),
    .I2(_n5366),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT527_7384 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT528_7385 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5217_7390 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5218_7391 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACC0FAAAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5221  (
    .I0(sdram_phaseinjector1_command_storage_full[4]),
    .I1(sdram_phaseinjector1_address_storage_full_12_1297),
    .I2(_n5413),
    .I3(_n5420),
    .I4(_n5425),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5219_7392 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5220_7393 )
  );
  LUT4 #(
    .INIT ( 16'hB0BB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT702  (
    .I0(sdram_phaseinjector1_wrdata_storage_full[6]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5131 ),
    .I2(sdram_phaseinjector1_wrdata_storage_full_22_1476),
    .I3(_n5402),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT703 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT704  (
    .I0(_n5391),
    .I1(_n5396),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT705_7395 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT705  (
    .I0(_n5382),
    .I1(_n5376),
    .I2(sdram_phaseinjector1_status[6]),
    .I3(_n5371),
    .I4(sdram_phaseinjector1_status[14]),
    .I5(sdram_phaseinjector1_status[22]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT706 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT708  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT709_7398 )
  );
  LUT6 #(
    .INIT ( 64'h0002777700000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT709  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[0] ),
    .I4(_n5297),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT709_7398 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7010_7399 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBFFFF00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7010  (
    .I0(sdram_bandwidth_nwrites_status[14]),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[1] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69118 ),
    .I5(_n5297),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7011_7400 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFACAFFFFFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7017  (
    .I0(sdram_phaseinjector0_status[6]),
    .I1(sdram_phaseinjector0_address_storage_full[6]),
    .I2(_n5319),
    .I3(_n5314),
    .I4(_n5325),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7016_7402 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7017_7403 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7018  (
    .I0(sdram_phaseinjector0_status[14]),
    .I1(_n5325),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7018_7404 )
  );
  LUT6 #(
    .INIT ( 64'hACAFACA0ACA0ACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7019  (
    .I0(sdram_phaseinjector0_status[30]),
    .I1(sdram_phaseinjector0_status[22]),
    .I2(_n5336),
    .I3(_n5330),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7018_7404 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7017_7403 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7019_7405 )
  );
  LUT6 #(
    .INIT ( 64'hFAFCFAFFFAFCFAF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7020  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_14_1444),
    .I1(sdram_phaseinjector0_wrdata_storage_full[6]),
    .I2(_n5354),
    .I3(_n5349),
    .I4(_n5342),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7019_7405 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7020_7406 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7022  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_22_1436),
    .I1(_n5354),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7021_7407 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAAC0AAC0AAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7023  (
    .I0(sdram_phaseinjector1_address_storage_full[6]),
    .I1(sdram_phaseinjector0_wrdata_storage_full_30_1428),
    .I2(_n5360),
    .I3(_n5366),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7021_7407 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7020_7406 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7022_7408 )
  );
  LUT6 #(
    .INIT ( 64'hFBF8FBF8F8F8FBF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7024  (
    .I0(sdram_phaseinjector1_status[30]),
    .I1(_n5386),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT705_7395 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT706 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7022_7408 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7023_7409 )
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT323  (
    .I0(_n5425),
    .I1(_n5420),
    .I2(sdram_phaseinjector1_address_storage_full_10_1299),
    .I3(sdram_phaseinjector1_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT322_7412 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT324  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5131 ),
    .I1(sdram_phaseinjector1_wrdata_storage_full[2]),
    .I2(_n5402),
    .I3(sdram_phaseinjector1_wrdata_storage_full_18_1480),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT323_7413 )
  );
  LUT6 #(
    .INIT ( 64'hFAFAEEAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT328  (
    .I0(sdram_phaseinjector0_status[2]),
    .I1(sdram_phaseinjector0_status[10]),
    .I2(sdram_phaseinjector0_status[18]),
    .I3(_n5325),
    .I4(_n5330),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT327 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT329  (
    .I0(sdram_bandwidth_nwrites_status[2]),
    .I1(_n5297),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT328_7417 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3211  (
    .I0(\interface_adr[0] ),
    .I1(sdram_bandwidth_nreads_status[18]),
    .I2(\interface_adr[1] ),
    .I3(sdram_bandwidth_nreads_status[2]),
    .I4(sdram_bandwidth_nreads_status[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3210_7419 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3214  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_26_1432),
    .I1(sdram_phaseinjector0_wrdata_storage_full_18_1440),
    .I2(_n5360),
    .I3(_n5354),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3212_7421 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3213_7422 )
  );
  LUT6 #(
    .INIT ( 64'hFB00F000F800F000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3215  (
    .I0(sdram_phaseinjector1_address_storage_full[2]),
    .I1(_n5366),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT325_7415 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32212 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3213_7422 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3214_7423 )
  );
  LUT6 #(
    .INIT ( 64'hBBBB8B8BBBBB8B88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3216  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_26_1472),
    .I1(_n5407),
    .I2(_n5402),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT324_7414 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT323_7413 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3214_7423 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3215_7424 )
  );
  LUT6 #(
    .INIT ( 64'hAAA0AA80AA80AA80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3217  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT322_7412 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT321_7411 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1122 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3215_7424 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT421  (
    .I0(_n5452),
    .I1(sdram_storage_full[3]),
    .I2(_n5444),
    .I3(sdram_phaseinjector0_command_storage_full[3]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3231 ),
    .I5(sdram_phaseinjector0_address_storage_full_11_1285),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT42 )
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT423  (
    .I0(_n5425),
    .I1(_n5420),
    .I2(sdram_phaseinjector1_address_storage_full_11_1298),
    .I3(sdram_phaseinjector1_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT422 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT424  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5131 ),
    .I1(sdram_phaseinjector1_wrdata_storage_full[3]),
    .I2(_n5402),
    .I3(sdram_phaseinjector1_wrdata_storage_full_19_1479),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT423_7427 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT426  (
    .I0(_n5382),
    .I1(sdram_phaseinjector1_status[19]),
    .I2(_n5376),
    .I3(sdram_phaseinjector1_status[11]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1113_4334 ),
    .I5(sdram_phaseinjector1_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT425_7429 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT427  (
    .I0(_n5349),
    .I1(sdram_phaseinjector0_wrdata_storage_full_11_1447),
    .I2(_n5342),
    .I3(sdram_phaseinjector0_wrdata_storage_full[3]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77211 ),
    .I5(sdram_phaseinjector0_status[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT426_7430 )
  );
  LUT6 #(
    .INIT ( 64'hFAFAEEAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT428  (
    .I0(sdram_phaseinjector0_status[3]),
    .I1(sdram_phaseinjector0_status[11]),
    .I2(sdram_phaseinjector0_status[19]),
    .I3(_n5325),
    .I4(_n5330),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT427_7431 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT429  (
    .I0(_n5297),
    .I1(sdram_bandwidth_nwrites_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT428_7432 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4211  (
    .I0(\interface_adr[0] ),
    .I1(sdram_bandwidth_nreads_status[19]),
    .I2(\interface_adr[1] ),
    .I3(sdram_bandwidth_nreads_status[3]),
    .I4(sdram_bandwidth_nreads_status[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4210_7434 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4213  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77212 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11114 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT429_7433 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4211_7435 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT427_7431 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT426_7430 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4212_7436 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4214  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_27_1431),
    .I1(sdram_phaseinjector0_wrdata_storage_full_19_1439),
    .I2(_n5360),
    .I3(_n5354),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4212_7436 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4213_7437 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0B000F0F08000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4215  (
    .I0(sdram_phaseinjector1_address_storage_full[3]),
    .I1(_n5366),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32212 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT425_7429 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4213_7437 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4214_7438 )
  );
  LUT6 #(
    .INIT ( 64'hBBBB8B8BBBBB8B88 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4216  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_27_1471),
    .I1(_n5407),
    .I2(_n5402),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT424_7428 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT423_7427 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4214_7438 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4215_7439 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA080AAAA8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4217  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT422 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT321_7411 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1122 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT42 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4215_7439 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT112  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1123 ),
    .I1(_n5413),
    .I2(sdram_phaseinjector1_baddress_storage_full[0]),
    .I3(sdram_phaseinjector0_baddress_storage_full[0]),
    .I4(_n5431),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111 )
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT113  (
    .I0(_n5425),
    .I1(_n5420),
    .I2(sdram_phaseinjector1_address_storage_full_8_1301),
    .I3(sdram_phaseinjector1_command_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT112_7441 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT114  (
    .I0(_n5396),
    .I1(sdram_phaseinjector1_wrdata_storage_full_8_1490),
    .I2(_n5391),
    .I3(sdram_phaseinjector1_wrdata_storage_full[0]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32211 ),
    .I5(sdram_phaseinjector1_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT113_7442 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT115  (
    .I0(_n5382),
    .I1(sdram_phaseinjector1_status[16]),
    .I2(_n5376),
    .I3(sdram_phaseinjector1_status[8]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1113_4334 ),
    .I5(sdram_phaseinjector1_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT114_7443 )
  );
  LUT6 #(
    .INIT ( 64'hFAEEFAAAF0CCF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT116  (
    .I0(sdram_phaseinjector0_status[24]),
    .I1(sdram_phaseinjector0_wrdata_storage_full[0]),
    .I2(sdram_phaseinjector0_wrdata_storage_full_8_1450),
    .I3(_n5349),
    .I4(_n5342),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77211 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT115_7444 )
  );
  LUT6 #(
    .INIT ( 64'hFAFAEEAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT117  (
    .I0(sdram_phaseinjector0_status[0]),
    .I1(sdram_phaseinjector0_status[8]),
    .I2(sdram_phaseinjector0_status[16]),
    .I3(_n5325),
    .I4(_n5330),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT116_7445 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT119  (
    .I0(\interface_adr[0] ),
    .I1(sdram_bandwidth_nreads_status[16]),
    .I2(\interface_adr[1] ),
    .I3(sdram_bandwidth_nreads_status[0]),
    .I4(sdram_bandwidth_nreads_status[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT118 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBBBB8B8B888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1113  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_16_1442),
    .I1(_n5354),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77212 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT116_7445 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT115_7444 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1112_7448 )
  );
  LUT6 #(
    .INIT ( 64'hAACF0000AAC00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114  (
    .I0(sdram_phaseinjector1_address_storage_full[0]),
    .I1(sdram_phaseinjector0_wrdata_storage_full_24_1434),
    .I2(_n5360),
    .I3(_n5366),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1112_7448 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1115_7449 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBB8B8BBBBB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1115  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_16_1482),
    .I1(_n5402),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32212 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT114_7443 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT113_7442 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1115_7449 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1116_7450 )
  );
  LUT6 #(
    .INIT ( 64'h0F0B0F000F080F00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1116  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_24_1474),
    .I1(_n5407),
    .I2(_n5431),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT112_7441 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1122 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1116_7450 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1117_7451 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT222  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1123 ),
    .I1(_n5413),
    .I2(sdram_phaseinjector1_baddress_storage_full[1]),
    .I3(sdram_phaseinjector0_baddress_storage_full[1]),
    .I4(_n5431),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT221 )
  );
  LUT4 #(
    .INIT ( 16'hEA40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT223  (
    .I0(_n5425),
    .I1(_n5420),
    .I2(sdram_phaseinjector1_address_storage_full_9_1300),
    .I3(sdram_phaseinjector1_command_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT222_7453 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT224  (
    .I0(_n5396),
    .I1(sdram_phaseinjector1_wrdata_storage_full_9_1489),
    .I2(_n5391),
    .I3(sdram_phaseinjector1_wrdata_storage_full[1]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32211 ),
    .I5(sdram_phaseinjector1_status[25]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT223_7454 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT225  (
    .I0(_n5382),
    .I1(sdram_phaseinjector1_status[17]),
    .I2(_n5376),
    .I3(sdram_phaseinjector1_status[9]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1113_4334 ),
    .I5(sdram_phaseinjector1_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT224_7455 )
  );
  LUT6 #(
    .INIT ( 64'hFAEEFAAAF0CCF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT226  (
    .I0(sdram_phaseinjector0_status[25]),
    .I1(sdram_phaseinjector0_wrdata_storage_full[1]),
    .I2(sdram_phaseinjector0_wrdata_storage_full_9_1449),
    .I3(_n5349),
    .I4(_n5342),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77211 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT225_7456 )
  );
  LUT6 #(
    .INIT ( 64'hFAFAEEAAF0F0CC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT227  (
    .I0(sdram_phaseinjector0_status[1]),
    .I1(sdram_phaseinjector0_status[9]),
    .I2(sdram_phaseinjector0_status[17]),
    .I3(_n5325),
    .I4(_n5330),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT226_7457 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT229  (
    .I0(\interface_adr[0] ),
    .I1(sdram_bandwidth_nreads_status[17]),
    .I2(\interface_adr[1] ),
    .I3(sdram_bandwidth_nreads_status[1]),
    .I4(sdram_bandwidth_nreads_status[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT228 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBBBB8B8B888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2213  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_17_1441),
    .I1(_n5354),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77212 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2211 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT226_7457 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT225_7456 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2212_7460 )
  );
  LUT6 #(
    .INIT ( 64'hAACF0000AAC00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2214  (
    .I0(sdram_phaseinjector1_address_storage_full[1]),
    .I1(sdram_phaseinjector0_wrdata_storage_full_25_1433),
    .I2(_n5360),
    .I3(_n5366),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2212_7460 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2213_7461 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBB8B8BBBBB888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2215  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_17_1481),
    .I1(_n5402),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32212 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT224_7455 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT223_7454 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2213_7461 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2214_7462 )
  );
  LUT6 #(
    .INIT ( 64'h0F0B0F000F080F00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2216  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_25_1473),
    .I1(_n5407),
    .I2(_n5431),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT222_7453 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1122 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2214_7462 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2215_7463 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT617  (
    .I0(sdram_phaseinjector0_wrdata_storage_full[5]),
    .I1(_n5342),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT616 )
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6111  (
    .I0(sdram_bandwidth_nreads_status[13]),
    .I1(sdram_bandwidth_nreads_status[5]),
    .I2(sdram_bandwidth_nreads_status[21]),
    .I3(interface_adr_1_1_8416),
    .I4(interface_adr_0_1_8415),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6110 )
  );
  LUT6 #(
    .INIT ( 64'h0000ACAF0000ACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6114  (
    .I0(sdram_phaseinjector0_status[29]),
    .I1(sdram_phaseinjector0_status[21]),
    .I2(_n5336),
    .I3(_n5330),
    .I4(_n5342),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6112 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6113_7467 )
  );
  LUT6 #(
    .INIT ( 64'hACAFACAFACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6115  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_21_1437),
    .I1(sdram_phaseinjector0_wrdata_storage_full_13_1445),
    .I2(_n5354),
    .I3(_n5349),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT616 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6113_7467 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6114_7468 )
  );
  LUT6 #(
    .INIT ( 64'h00AA00CF00AA00C0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6116  (
    .I0(sdram_phaseinjector1_address_storage_full[5]),
    .I1(sdram_phaseinjector0_wrdata_storage_full_29_1429),
    .I2(_n5360),
    .I3(_n5371),
    .I4(_n5366),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6114_7468 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6115_7469 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6118  (
    .I0(_n5396),
    .I1(_n5391),
    .I2(sdram_phaseinjector1_status[29]),
    .I3(_n5386),
    .I4(sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(sdram_phaseinjector1_wrdata_storage_full_13_1485),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6117_7471 )
  );
  LUT6 #(
    .INIT ( 64'hACAFACA0ACA0ACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6119  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_29_1469),
    .I1(sdram_phaseinjector1_wrdata_storage_full_21_1477),
    .I2(_n5407),
    .I3(_n5402),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6117_7471 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6116_7470 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6118_7472 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT17  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT15_7476 ),
    .I1(timer0_load_storage_full_16_1514),
    .I2(timer0_reload_storage_full_8_1554),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1112 ),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT18 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT16_7477 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF8F888F888F88 ))
  \sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(\sdram_choose_req_grant_FSM_FFd1-In1 ),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In2_7478 ),
    .I2(sdram_choose_req_grant_FSM_FFd2_776),
    .I3(\sdram_choose_req_grant_FSM_FFd2-In41_3635 ),
    .I4(Mmux_rhs_array_muxed612),
    .I5(rhs_array_muxed6),
    .O(\sdram_choose_req_grant_FSM_FFd1-In3_7479 )
  );
  LUT6 #(
    .INIT ( 64'hEDA5CC00A5A50000 ))
  \sdram_choose_req_grant_FSM_FFd1-In5  (
    .I0(sdram_choose_req_want_reads_inv),
    .I1(Mmux_rhs_array_muxed615),
    .I2(sdram_bankmachine1_cmd_payload_is_read),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In43_4410 ),
    .I5(\sdram_choose_req_grant_FSM_FFd1-In4_7480 ),
    .O(\sdram_choose_req_grant_FSM_FFd1-In5_7481 )
  );
  LUT6 #(
    .INIT ( 64'h3000000030A00000 ))
  \sdram_choose_req_grant_FSM_FFd1-In6  (
    .I0(Mmux_rhs_array_muxed612),
    .I1(sdram_choose_req_want_reads_inv),
    .I2(Mmux_rhs_array_muxed615),
    .I3(sdram_bankmachine2_cmd_payload_is_read),
    .I4(sdram_bankmachine2_cmd_valid),
    .I5(rhs_array_muxed6),
    .O(\sdram_choose_req_grant_FSM_FFd1-In6_7482 )
  );
  LUT5 #(
    .INIT ( 32'hBFBFBF00 ))
  \sdram_choose_req_grant_FSM_FFd1-In7  (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_bankmachine1_cmd_valid),
    .I2(sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_313_o1_4269),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In43_4410 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In6_7482 ),
    .O(\sdram_choose_req_grant_FSM_FFd1-In7_7483 )
  );
  LUT4 #(
    .INIT ( 16'hDDD8 ))
  \sdram_choose_req_grant_FSM_FFd1-In8  (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(\sdram_choose_req_grant_FSM_FFd1-In3_7479 ),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In5_7481 ),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In7_7483 ),
    .O(\sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hF888888888888888 ))
  sdram_bankmachine0_row_open10 (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I1(_n4815),
    .I2(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o ),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I4(Mmux_array_muxed121121),
    .I5(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .O(sdram_bankmachine0_row_open_mmx_out7)
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT41  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[2] ),
    .I2(uart_rx_pending_1348),
    .I3(memdat_3[1]),
    .I4(uart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT42  (
    .I0(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .I1(\interface_adr[1] ),
    .I2(uart_rx_fifo_readable_1350),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT12  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_8_1269),
    .I3(ctrl_bus_errors[8]),
    .I4(ctrl_bus_errors[24]),
    .I5(ctrl_storage_full_24_1260),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT11_7486 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT13  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_16_1265),
    .I3(ctrl_bus_errors[16]),
    .I4(ctrl_storage_full_0_1273),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT12_7487 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT14  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(ctrl_bus_errors[0]),
    .I3(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT13_7488 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT15  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT12_7487 ),
    .I3(\interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT13_7488 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT11_7486 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT22  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_9_1326),
    .I3(ctrl_bus_errors[9]),
    .I4(ctrl_bus_errors[25]),
    .I5(ctrl_storage_full_25_1319),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT21 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT23  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_17_1264),
    .I3(ctrl_bus_errors[17]),
    .I4(ctrl_storage_full_1_1272),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT22_7490 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT24  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(ctrl_bus_errors[1]),
    .I3(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT23_7491 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT25  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT22_7490 ),
    .I3(\interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT23_7491 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT21 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT32  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_10_1325),
    .I3(ctrl_bus_errors[10]),
    .I4(ctrl_bus_errors[26]),
    .I5(ctrl_storage_full_26_1259),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT31 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT33  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_18_1322),
    .I3(ctrl_bus_errors[18]),
    .I4(ctrl_storage_full_2_1271),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT32_7493 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT34  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(ctrl_bus_errors[2]),
    .I3(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT33_7494 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT35  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT32_7493 ),
    .I3(\interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT33_7494 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT31 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT42  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_11_1268),
    .I3(ctrl_bus_errors[11]),
    .I4(ctrl_bus_errors[27]),
    .I5(ctrl_storage_full_27_1258),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT41 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT43  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_19_1263),
    .I3(ctrl_bus_errors[19]),
    .I4(ctrl_storage_full_3_1330),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT42_7496 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT44  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(ctrl_bus_errors[3]),
    .I3(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT43_7497 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT45  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT42_7496 ),
    .I3(\interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT43_7497 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT41 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT52  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_12_1324),
    .I3(ctrl_bus_errors[12]),
    .I4(ctrl_bus_errors[28]),
    .I5(ctrl_storage_full_28_1318),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT51 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT53  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_20_1321),
    .I3(ctrl_bus_errors[20]),
    .I4(ctrl_storage_full_4_1329),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT52_7499 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT54  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(ctrl_bus_errors[4]),
    .I3(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT53_7500 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT55  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT52_7499 ),
    .I3(\interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT53_7500 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT51 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT62  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_13_1267),
    .I3(ctrl_bus_errors[13]),
    .I4(ctrl_bus_errors[29]),
    .I5(ctrl_storage_full_29_1257),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT61 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT63  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_21_1320),
    .I3(ctrl_bus_errors[21]),
    .I4(ctrl_storage_full_5_1328),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT62_7502 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT64  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(ctrl_bus_errors[5]),
    .I3(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT63_7503 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT65  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT62_7502 ),
    .I3(\interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT63_7503 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT61 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT72  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_14_1323),
    .I3(ctrl_bus_errors[14]),
    .I4(ctrl_bus_errors[30]),
    .I5(ctrl_storage_full_30_1256),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT71 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT73  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_22_1262),
    .I3(ctrl_bus_errors[22]),
    .I4(ctrl_storage_full_6_1327),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT72_7505 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT74  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(ctrl_bus_errors[6]),
    .I3(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT73_7506 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT75  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT72_7505 ),
    .I3(\interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT73_7506 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT71 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT82  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_15_1266),
    .I3(ctrl_bus_errors[15]),
    .I4(ctrl_bus_errors[31]),
    .I5(ctrl_storage_full_31_1255),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT81 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT83  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[2] ),
    .I2(ctrl_storage_full_23_1261),
    .I3(ctrl_bus_errors[23]),
    .I4(ctrl_storage_full_7_1270),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT82_7508 )
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT84  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(ctrl_bus_errors[7]),
    .I3(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT83_7509 )
  );
  LUT6 #(
    .INIT ( 64'h22AA00A822220020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT85  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 ),
    .I1(\interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT82_7508 ),
    .I3(\interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT83_7509 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT81 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  array_muxed9_INV_231_o_SW0 (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(Mmux_array_muxed911),
    .O(N64)
  );
  LUT6 #(
    .INIT ( 64'h40445055C0CCF0FF ))
  array_muxed9_INV_231_o (
    .I0(rhs_array_muxed6),
    .I1(array_muxed10_INV_232_o121),
    .I2(array_muxed10_INV_232_o111),
    .I3(sdram_cmd_payload_ras_757),
    .I4(Mmux_array_muxed912_4291),
    .I5(N64),
    .O(array_muxed9_INV_231_o_2344)
  );
  LUT6 #(
    .INIT ( 64'hCC00A5A5CC000000 ))
  \sdram_choose_req_grant_FSM_FFd2-In41  (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I1(bankmachine3_state_FSM_FFd3_3615),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(Mmux_rhs_array_muxed012_4322),
    .I4(Mmux_rhs_array_muxed612),
    .I5(Mmux_array_muxed8111),
    .O(\sdram_choose_req_grant_FSM_FFd2-In41_3635 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA8AA ))
  \sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .I2(multiplexer_state_FSM_FFd2_3622),
    .I3(multiplexer_state_FSM_FFd3_3621),
    .I4(bankmachine0_state_FSM_FFd1_769),
    .I5(bankmachine0_state_FSM_FFd2_3606),
    .O(\sdram_choose_req_grant_FSM_FFd1-In11_7511 )
  );
  LUT6 #(
    .INIT ( 64'h1010001011110111 ))
  \sdram_choose_req_grant_FSM_FFd1-In14  (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I4(bankmachine0_state_FSM_FFd3_3605),
    .I5(sdram_bankmachine0_cmd_payload_is_read),
    .O(\sdram_choose_req_grant_FSM_FFd1-In14_7513 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF51 ))
  \sdram_choose_req_grant_FSM_FFd1-In15  (
    .I0(bankmachine0_state_FSM_FFd3_3605),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .I2(\sdram_choose_req_grant_FSM_FFd1-In11_7511 ),
    .I3(\sdram_choose_req_grant_FSM_FFd1-In14_7513 ),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In13_7512 ),
    .O(\sdram_choose_req_grant_FSM_FFd1-In1 )
  );
  LUT5 #(
    .INIT ( 32'h81800100 ))
  ddrphy_rddata_en_SW0 (
    .I0(ddrphy_rddata_sr_2_BRB4_8279),
    .I1(ddrphy_rddata_sr_2_BRB5_8280),
    .I2(ddrphy_rddata_sr_2_BRB6_8281),
    .I3(ddrphy_rddata_sr_2_BRB7_8282),
    .I4(ddrphy_rddata_sr_2_BRB8_8283),
    .O(N3471)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  ddrphy_rddata_en (
    .I0(ddrphy_rddata_sr_1_BRB0_8267),
    .I1(ddrphy_rddata_sr_1_BRB1_8268),
    .I2(ddrphy_rddata_sr_1_BRB2_8269),
    .I3(ddrphy_rddata_sr_1_BRB3_8270),
    .O(ddrphy_rddata_sr[1])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  ddrphy_wrdata_en (
    .I0(new_master_wdata_ready_702),
    .I1(sdram_storage_full[0]),
    .I2(N401),
    .I3(ddrphy_rddata_en3),
    .O(ddrphy_wrdata_en_2115)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  _n4893_inv2 (
    .I0(\interface_adr[13] ),
    .I1(interface_dat_w[1]),
    .I2(\interface_adr[12] ),
    .I3(interface_we_766),
    .I4(\interface_adr[11] ),
    .O(_n4893_inv2_7514)
  );
  LUT5 #(
    .INIT ( 32'h80880008 ))
  \sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(sdram_bankmachine1_cmd_valid),
    .I1(sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_313_o1_4269),
    .I2(sdram_choose_req_grant_FSM_FFd1_775),
    .I3(sdram_choose_req_grant_FSM_FFd2_776),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In1 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In2_7516 )
  );
  LUT6 #(
    .INIT ( 64'h0202022202020288 ))
  \sdram_choose_req_grant_FSM_FFd2-In4  (
    .I0(\sdram_choose_req_grant_FSM_FFd2-In2_7516 ),
    .I1(sdram_bankmachine1_cmd_payload_is_read),
    .I2(rhs_array_muxed6),
    .I3(multiplexer_state_FSM_FFd1_3623),
    .I4(multiplexer_state_FSM_FFd2_3622),
    .I5(multiplexer_state_FSM_FFd3_3621),
    .O(\sdram_choose_req_grant_FSM_FFd2-In4_7517 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  uart_tx_fifo_do_read_SW0 (
    .I0(uart_phy_sink_ready_506),
    .I1(uart_tx_fifo_readable_1349),
    .O(N72)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  uart_tx_fifo_do_read (
    .I0(N72),
    .I1(uart_tx_fifo_level0[3]),
    .I2(uart_tx_fifo_level0[1]),
    .I3(uart_tx_fifo_level0[2]),
    .I4(uart_tx_fifo_level0[4]),
    .I5(uart_tx_fifo_level0[0]),
    .O(uart_tx_fifo_do_read_2416)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  roundrobin0_grant_roundrobin3_grant_OR_354_o1 (
    .I0(new_master_rdata_valid3_BRB6_8299),
    .I1(new_master_rdata_valid3_BRB7_8300),
    .I2(new_master_rdata_valid3_BRB8_8301),
    .I3(new_master_rdata_valid3_BRB9_8302),
    .I4(new_master_rdata_valid3_BRB10_8303),
    .O(N390)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_354_o2 (
    .I0(new_master_rdata_valid3_BRB2_8310),
    .I1(new_master_rdata_valid3_BRB16_8311),
    .I2(new_master_rdata_valid3_BRB17_8312),
    .I3(new_master_rdata_valid3_BRB18_8313),
    .I4(new_master_rdata_valid3_BRB19_8314),
    .I5(new_master_rdata_valid3_BRB20_8315),
    .O(N389)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_354_o3 (
    .I0(new_master_rdata_valid3_BRB3_8316),
    .I1(new_master_rdata_valid3_BRB21_8317),
    .I2(new_master_rdata_valid3_BRB22_8318),
    .I3(new_master_rdata_valid3_BRB23_8319),
    .I4(new_master_rdata_valid3_BRB24_8320),
    .I5(new_master_rdata_valid3_BRB25_8321),
    .O(N391)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_354_o4 (
    .I0(new_master_rdata_valid3_BRB4_8304),
    .I1(new_master_rdata_valid3_BRB11_8305),
    .I2(new_master_rdata_valid3_BRB12_8306),
    .I3(new_master_rdata_valid3_BRB13_8307),
    .I4(new_master_rdata_valid3_BRB14_8308),
    .I5(new_master_rdata_valid3_BRB15_8309),
    .O(N388)
  );
  LUT6 #(
    .INIT ( 64'h2222222222222220 ))
  roundrobin0_grant_roundrobin3_grant_OR_354_o5 (
    .I0(new_master_rdata_valid4_BRB0_8285),
    .I1(new_master_rdata_valid4_BRB1_8286),
    .I2(new_master_rdata_valid4_BRB2_8287),
    .I3(new_master_rdata_valid4_BRB3_8288),
    .I4(new_master_rdata_valid4_BRB4_8289),
    .I5(new_master_rdata_valid4_BRB5_8290),
    .O(new_master_rdata_valid4)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA820 ))
  _n4841_inv1 (
    .I0(basesoc_slave_sel[2]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I3(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I4(counter[0]),
    .I5(counter[1]),
    .O(_n4841_inv)
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r101 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[18]),
    .O(Mmux_basesoc_shared_dat_r10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r102 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1066),
    .I3(N1130),
    .I4(N1258),
    .I5(N1194),
    .O(Mmux_basesoc_shared_dat_r101_7520)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r103 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r101_7520),
    .I2(Mmux_basesoc_shared_dat_r10),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[18]),
    .O(basesoc_shared_dat_r[18])
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r110 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(bus_wishbone_dat_r[0]),
    .I2(basesoc_done),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[0]),
    .O(Mmux_basesoc_shared_dat_r1)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r111 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1048),
    .I3(N1112),
    .I4(N1240),
    .I5(N1176),
    .O(Mmux_basesoc_shared_dat_r11)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r112 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r11),
    .I2(Mmux_basesoc_shared_dat_r1),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[0]),
    .O(basesoc_shared_dat_r[0])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r113 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[19]),
    .O(Mmux_basesoc_shared_dat_r111_7523)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r114 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1067),
    .I3(N1131),
    .I4(N1259),
    .I5(N1195),
    .O(Mmux_basesoc_shared_dat_r112_7524)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r115 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r112_7524),
    .I2(Mmux_basesoc_shared_dat_r111_7523),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[19]),
    .O(basesoc_shared_dat_r[19])
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r121 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(bus_wishbone_dat_r[1]),
    .I2(basesoc_done),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[1]),
    .O(Mmux_basesoc_shared_dat_r12)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r122 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1049),
    .I3(N1113),
    .I4(N1241),
    .I5(N1177),
    .O(Mmux_basesoc_shared_dat_r121_7526)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r123 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r121_7526),
    .I2(Mmux_basesoc_shared_dat_r12),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[1]),
    .O(basesoc_shared_dat_r[1])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r131 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[20]),
    .O(Mmux_basesoc_shared_dat_r13)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r132 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1068),
    .I3(N1132),
    .I4(N1260),
    .I5(N1196),
    .O(Mmux_basesoc_shared_dat_r131_7528)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r133 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r131_7528),
    .I2(Mmux_basesoc_shared_dat_r13),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[20]),
    .O(basesoc_shared_dat_r[20])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r141 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[21]),
    .O(Mmux_basesoc_shared_dat_r14)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r142 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1069),
    .I3(N1133),
    .I4(N1261),
    .I5(N1197),
    .O(Mmux_basesoc_shared_dat_r141_7530)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r143 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r141_7530),
    .I2(Mmux_basesoc_shared_dat_r14),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[21]),
    .O(basesoc_shared_dat_r[21])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r151 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[22]),
    .O(Mmux_basesoc_shared_dat_r15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r152 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1070),
    .I3(N1134),
    .I4(N1262),
    .I5(N1198),
    .O(Mmux_basesoc_shared_dat_r151_7532)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r153 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r151_7532),
    .I2(Mmux_basesoc_shared_dat_r15),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[22]),
    .O(basesoc_shared_dat_r[22])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r161 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[23]),
    .O(Mmux_basesoc_shared_dat_r16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r162 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1071),
    .I3(N1135),
    .I4(N1263),
    .I5(N1199),
    .O(Mmux_basesoc_shared_dat_r161_7534)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r163 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r161_7534),
    .I2(Mmux_basesoc_shared_dat_r16),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[23]),
    .O(basesoc_shared_dat_r[23])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r171 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[24]),
    .O(Mmux_basesoc_shared_dat_r17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r172 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1072),
    .I3(N1136),
    .I4(N1264),
    .I5(N1200),
    .O(Mmux_basesoc_shared_dat_r171_7536)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r173 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r171_7536),
    .I2(Mmux_basesoc_shared_dat_r17),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[24]),
    .O(basesoc_shared_dat_r[24])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r181 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[25]),
    .O(Mmux_basesoc_shared_dat_r18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r182 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1073),
    .I3(N1137),
    .I4(N1265),
    .I5(N1201),
    .O(Mmux_basesoc_shared_dat_r181_7538)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r183 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r181_7538),
    .I2(Mmux_basesoc_shared_dat_r18),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[25]),
    .O(basesoc_shared_dat_r[25])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r191 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[26]),
    .O(Mmux_basesoc_shared_dat_r19)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r192 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1074),
    .I3(N1138),
    .I4(N1266),
    .I5(N1202),
    .O(Mmux_basesoc_shared_dat_r191_7540)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r193 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r191_7540),
    .I2(Mmux_basesoc_shared_dat_r19),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[26]),
    .O(basesoc_shared_dat_r[26])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r201 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[27]),
    .O(Mmux_basesoc_shared_dat_r20)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r202 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1075),
    .I3(N1139),
    .I4(N1267),
    .I5(N1203),
    .O(Mmux_basesoc_shared_dat_r201_7542)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r203 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r201_7542),
    .I2(Mmux_basesoc_shared_dat_r20),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[27]),
    .O(basesoc_shared_dat_r[27])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r211 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[28]),
    .O(Mmux_basesoc_shared_dat_r21_7543)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r212 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1076),
    .I3(N1140),
    .I4(N1268),
    .I5(N1204),
    .O(Mmux_basesoc_shared_dat_r211_7544)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r213 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r211_7544),
    .I2(Mmux_basesoc_shared_dat_r21_7543),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[28]),
    .O(basesoc_shared_dat_r[28])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r21 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[10]),
    .O(Mmux_basesoc_shared_dat_r2)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r210 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1058),
    .I3(N1122),
    .I4(N1250),
    .I5(N1186),
    .O(Mmux_basesoc_shared_dat_r22)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r214 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r22),
    .I2(Mmux_basesoc_shared_dat_r2),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[10]),
    .O(basesoc_shared_dat_r[10])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r221 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[29]),
    .O(Mmux_basesoc_shared_dat_r221_7547)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r222 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1077),
    .I3(N1141),
    .I4(N1269),
    .I5(N1205),
    .O(Mmux_basesoc_shared_dat_r222_7548)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r223 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r222_7548),
    .I2(Mmux_basesoc_shared_dat_r221_7547),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[29]),
    .O(basesoc_shared_dat_r[29])
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r231 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(bus_wishbone_dat_r[2]),
    .I2(basesoc_done),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[2]),
    .O(Mmux_basesoc_shared_dat_r23)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r232 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1050),
    .I3(N1114),
    .I4(N1242),
    .I5(N1178),
    .O(Mmux_basesoc_shared_dat_r231_7550)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r233 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r231_7550),
    .I2(Mmux_basesoc_shared_dat_r23),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[2]),
    .O(basesoc_shared_dat_r[2])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r241 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[30]),
    .O(Mmux_basesoc_shared_dat_r24)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r242 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1078),
    .I3(N1142),
    .I4(N1270),
    .I5(N1206),
    .O(Mmux_basesoc_shared_dat_r241_7552)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r243 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r241_7552),
    .I2(Mmux_basesoc_shared_dat_r24),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[30]),
    .O(basesoc_shared_dat_r[30])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r251 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[31]),
    .O(Mmux_basesoc_shared_dat_r25)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r252 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1079),
    .I3(N1143),
    .I4(N1271),
    .I5(N1207),
    .O(Mmux_basesoc_shared_dat_r251_7554)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r253 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r251_7554),
    .I2(Mmux_basesoc_shared_dat_r25),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[31]),
    .O(basesoc_shared_dat_r[31])
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r261 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(bus_wishbone_dat_r[3]),
    .I2(basesoc_done),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[3]),
    .O(Mmux_basesoc_shared_dat_r26)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r262 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1051),
    .I3(N1115),
    .I4(N1243),
    .I5(N1179),
    .O(Mmux_basesoc_shared_dat_r261_7556)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r263 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r261_7556),
    .I2(Mmux_basesoc_shared_dat_r26),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[3]),
    .O(basesoc_shared_dat_r[3])
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r271 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(bus_wishbone_dat_r[4]),
    .I2(basesoc_done),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[4]),
    .O(Mmux_basesoc_shared_dat_r27)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r272 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1052),
    .I3(N1116),
    .I4(N1244),
    .I5(N1180),
    .O(Mmux_basesoc_shared_dat_r271_7558)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r273 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r271_7558),
    .I2(Mmux_basesoc_shared_dat_r27),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[4]),
    .O(basesoc_shared_dat_r[4])
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r281 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(bus_wishbone_dat_r[5]),
    .I2(basesoc_done),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[5]),
    .O(Mmux_basesoc_shared_dat_r28)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r282 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1053),
    .I3(N1117),
    .I4(N1245),
    .I5(N1181),
    .O(Mmux_basesoc_shared_dat_r281_7560)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r283 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r281_7560),
    .I2(Mmux_basesoc_shared_dat_r28),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[5]),
    .O(basesoc_shared_dat_r[5])
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r291 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(bus_wishbone_dat_r[6]),
    .I2(basesoc_done),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[6]),
    .O(Mmux_basesoc_shared_dat_r29)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r292 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1054),
    .I3(N1118),
    .I4(N1246),
    .I5(N1182),
    .O(Mmux_basesoc_shared_dat_r291_7562)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r293 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r291_7562),
    .I2(Mmux_basesoc_shared_dat_r29),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[6]),
    .O(basesoc_shared_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r301 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(bus_wishbone_dat_r[7]),
    .I2(basesoc_done),
    .I3(basesoc_slave_sel_r[0]),
    .I4(rom_bus_dat_r[7]),
    .O(Mmux_basesoc_shared_dat_r30)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r302 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1055),
    .I3(N1119),
    .I4(N1247),
    .I5(N1183),
    .O(Mmux_basesoc_shared_dat_r301_7564)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r303 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r301_7564),
    .I2(Mmux_basesoc_shared_dat_r30),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[7]),
    .O(basesoc_shared_dat_r[7])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r311 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[8]),
    .O(Mmux_basesoc_shared_dat_r31_7565)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r312 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1056),
    .I3(N1120),
    .I4(N1248),
    .I5(N1184),
    .O(Mmux_basesoc_shared_dat_r311_7566)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r313 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r311_7566),
    .I2(Mmux_basesoc_shared_dat_r31_7565),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[8]),
    .O(basesoc_shared_dat_r[8])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r321 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[9]),
    .O(Mmux_basesoc_shared_dat_r32_7567)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r322 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1057),
    .I3(N1121),
    .I4(N1249),
    .I5(N1185),
    .O(Mmux_basesoc_shared_dat_r321_7568)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r323 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r321_7568),
    .I2(Mmux_basesoc_shared_dat_r32_7567),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[9]),
    .O(basesoc_shared_dat_r[9])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r31 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[11]),
    .O(Mmux_basesoc_shared_dat_r3)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r32 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1059),
    .I3(N1123),
    .I4(N1251),
    .I5(N1187),
    .O(Mmux_basesoc_shared_dat_r33_7570)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r33 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r33_7570),
    .I2(Mmux_basesoc_shared_dat_r3),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[11]),
    .O(basesoc_shared_dat_r[11])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r41 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[12]),
    .O(Mmux_basesoc_shared_dat_r4)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r42 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1060),
    .I3(N1124),
    .I4(N1252),
    .I5(N1188),
    .O(Mmux_basesoc_shared_dat_r41_7572)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r43 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r41_7572),
    .I2(Mmux_basesoc_shared_dat_r4),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[12]),
    .O(basesoc_shared_dat_r[12])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r51 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[13]),
    .O(Mmux_basesoc_shared_dat_r5)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r52 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1061),
    .I3(N1125),
    .I4(N1253),
    .I5(N1189),
    .O(Mmux_basesoc_shared_dat_r51_7574)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r53 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r51_7574),
    .I2(Mmux_basesoc_shared_dat_r5),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[13]),
    .O(basesoc_shared_dat_r[13])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r61 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[14]),
    .O(Mmux_basesoc_shared_dat_r6)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r62 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1062),
    .I3(N1126),
    .I4(N1254),
    .I5(N1190),
    .O(Mmux_basesoc_shared_dat_r61_7576)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r63 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r61_7576),
    .I2(Mmux_basesoc_shared_dat_r6),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[14]),
    .O(basesoc_shared_dat_r[14])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r71 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[15]),
    .O(Mmux_basesoc_shared_dat_r7)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r72 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1063),
    .I3(N1127),
    .I4(N1255),
    .I5(N1191),
    .O(Mmux_basesoc_shared_dat_r71_7578)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r73 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r71_7578),
    .I2(Mmux_basesoc_shared_dat_r7),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[15]),
    .O(basesoc_shared_dat_r[15])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r81 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[16]),
    .O(Mmux_basesoc_shared_dat_r8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r82 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1064),
    .I3(N1128),
    .I4(N1256),
    .I5(N1192),
    .O(Mmux_basesoc_shared_dat_r81_7580)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r83 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r81_7580),
    .I2(Mmux_basesoc_shared_dat_r8),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[16]),
    .O(basesoc_shared_dat_r[16])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  Mmux_basesoc_shared_dat_r91 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[0]),
    .I2(rom_bus_dat_r[17]),
    .O(Mmux_basesoc_shared_dat_r9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r92 (
    .I0(\interface_adr[0] ),
    .I1(inst_LPM_FF_2_3440),
    .I2(N1065),
    .I3(N1129),
    .I4(N1257),
    .I5(N1193),
    .O(Mmux_basesoc_shared_dat_r91_7582)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  Mmux_basesoc_shared_dat_r93 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r91_7582),
    .I2(Mmux_basesoc_shared_dat_r9),
    .I3(basesoc_slave_sel_r[1]),
    .I4(sram_bus_dat_r[17]),
    .O(basesoc_shared_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \bankmachine3_state_FSM_FFd2-In2  (
    .I0(\bankmachine3_state_FSM_FFd2-In1_7583 ),
    .I1(sdram_bankmachine3_row_opened_1361),
    .I2(\sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_250_o ),
    .I3(sdram_bankmachine3_row_hit),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd2-In2_7584 )
  );
  LUT5 #(
    .INIT ( 32'h2FCF2CCC ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine3_twtpcon_ready_1363),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(sdram_bankmachine3_cmd_ready),
    .I4(\bankmachine3_state_FSM_FFd2-In2_7584 ),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h00020202 ))
  \bankmachine3_state_FSM_FFd3-In_SW0  (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .I1(refresher_state_FSM_FFd2_767),
    .I2(bankmachine3_state_FSM_FFd1_772),
    .I3(sdram_bankmachine3_row_opened_1361),
    .I4(sdram_bankmachine3_row_hit),
    .O(N78)
  );
  LUT6 #(
    .INIT ( 64'h3B383838FBF8F8F8 ))
  \bankmachine3_state_FSM_FFd3-In  (
    .I0(sdram_bankmachine3_twtpcon_ready_1363),
    .I1(bankmachine3_state_FSM_FFd2_3616),
    .I2(bankmachine3_state_FSM_FFd3_3615),
    .I3(Mmux_rhs_array_muxed611_4283),
    .I4(N78),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd3-In_3613 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  sdram_bankmachine2_cmd_buffer_pipe_ce_SW0 (
    .I0(refresher_state_FSM_FFd2_767),
    .I1(sdram_bankmachine2_row_opened_1358),
    .O(N80)
  );
  LUT6 #(
    .INIT ( 64'h555555D555555555 ))
  sdram_bankmachine2_cmd_buffer_pipe_ce (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I1(sdram_bankmachine2_row_hit),
    .I2(Mmux_rhs_array_muxed611_4283),
    .I3(n0503),
    .I4(N80),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(sdram_bankmachine2_cmd_buffer_pipe_ce_2271)
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \bankmachine0_state_FSM_FFd2-In2  (
    .I0(\bankmachine0_state_FSM_FFd2-In1_7587 ),
    .I1(sdram_bankmachine0_row_opened_1352),
    .I2(\sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_103_o ),
    .I3(sdram_bankmachine0_row_hit),
    .I4(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I5(sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd2-In2_7588 )
  );
  LUT5 #(
    .INIT ( 32'h2FCF2CCC ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine0_twtpcon_ready_1354),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(sdram_bankmachine0_cmd_ready),
    .I4(\bankmachine0_state_FSM_FFd2-In2_7588 ),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'h00020202 ))
  \bankmachine0_state_FSM_FFd3-In_SW0  (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I1(refresher_state_FSM_FFd2_767),
    .I2(bankmachine0_state_FSM_FFd1_769),
    .I3(sdram_bankmachine0_row_hit),
    .I4(sdram_bankmachine0_row_opened_1352),
    .O(N821)
  );
  LUT6 #(
    .INIT ( 64'h3B383838FBF8F8F8 ))
  \bankmachine0_state_FSM_FFd3-In  (
    .I0(sdram_bankmachine0_twtpcon_ready_1354),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(Mmux_rhs_array_muxed611_4283),
    .I4(N821),
    .I5(sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd3-In_3603 )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \bankmachine2_state_FSM_FFd2-In2  (
    .I0(\bankmachine2_state_FSM_FFd2-In1_7590 ),
    .I1(sdram_bankmachine2_row_opened_1358),
    .I2(\sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_201_o ),
    .I3(sdram_bankmachine2_row_hit),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd2-In2_7591 )
  );
  LUT5 #(
    .INIT ( 32'h00020202 ))
  \bankmachine2_state_FSM_FFd3-In_SW0  (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I1(bankmachine2_state_FSM_FFd1_771),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(sdram_bankmachine2_row_hit),
    .I4(sdram_bankmachine2_row_opened_1358),
    .O(N8610)
  );
  LUT6 #(
    .INIT ( 64'h2F2C2C2CEFECECEC ))
  \bankmachine2_state_FSM_FFd3-In  (
    .I0(sdram_bankmachine2_twtpcon_ready_1360),
    .I1(bankmachine2_state_FSM_FFd3_3600),
    .I2(bankmachine2_state_FSM_FFd2_3601),
    .I3(Mmux_rhs_array_muxed611_4283),
    .I4(N8610),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd3-In_3598 )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  rom_bus_cyc_rom_bus_ack_AND_477_o1 (
    .I0(rom_bus_cyc_rom_bus_ack_AND_477_o2),
    .I1(rhs_array_muxed32[22]),
    .I2(rom_bus_ack_478),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I5(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .O(rom_bus_cyc_rom_bus_ack_AND_477_o)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n4903_inv_SW0 (
    .I0(sdram_generator_counter[1]),
    .I1(sdram_generator_counter[0]),
    .O(N882)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAEAA ))
  _n4903_inv (
    .I0(sdram_generator_counter[2]),
    .I1(refresher_state_FSM_FFd2_767),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(multiplexer_state_FSM_FFd1_3623),
    .I5(N882),
    .O(_n4903_inv_2479)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \cache_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1835),
    .I1(new_master_wdata_ready_702),
    .I2(litedramwishbone2native_state_FSM_FFd2_1836),
    .I3(new_master_rdata_valid5_704),
    .O(\cache_state_FSM_FFd3-In1_7594 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(_n3701[21]),
    .I1(\tag_do_tag[20]_GND_1_o_equal_409_o ),
    .I2(cache_state_FSM_FFd3_3446),
    .O(\cache_state_FSM_FFd3-In2_7595 )
  );
  LUT6 #(
    .INIT ( 64'hDFDFCFCE55550100 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(cache_state_FSM_FFd2_3447),
    .I1(cache_state_FSM_FFd1_777),
    .I2(cache_state_FSM_FFd3_3446),
    .I3(\cache_state_FSM_FFd3-In21 ),
    .I4(\cache_state_FSM_FFd3-In2_7595 ),
    .I5(\cache_state_FSM_FFd3-In1_7594 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \cache_state_FSM_FFd1-In_SW0  (
    .I0(litedramwishbone2native_state_FSM_FFd2_1836),
    .I1(new_master_rdata_valid5_704),
    .O(N901)
  );
  LUT6 #(
    .INIT ( 64'hFFFF022202220222 ))
  \cache_state_FSM_FFd1-In  (
    .I0(cache_state_FSM_FFd1_777),
    .I1(N901),
    .I2(litedramwishbone2native_state_FSM_FFd1_1835),
    .I3(new_master_wdata_ready_702),
    .I4(cache_state_FSM_FFd2_3447),
    .I5(cache_state_FSM_FFd3_3446),
    .O(\cache_state_FSM_FFd1-In_3445 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  basesoc_wait_inv_SW0 (
    .I0(rom_bus_ack_478),
    .I1(bus_wishbone_ack_826),
    .I2(basesoc_done),
    .O(N9210)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEFEEEFFF ))
  basesoc_wait_inv (
    .I0(N9210),
    .I1(sram_bus_ack_479),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I5(Mmux_tag_di_dirty11_4397),
    .O(basesoc_wait_inv_2784)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  basesoc_csrbankarray_csrbank0_scratch0_re_SW0 (
    .I0(\interface_adr[10] ),
    .I1(interface_we_766),
    .O(N946)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  basesoc_csrbankarray_csrbank0_scratch0_re (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(sys_rst_lm32_reset_OR_515_o1_4327),
    .I3(\interface_adr[3] ),
    .I4(\interface_adr[2] ),
    .I5(N946),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re_2119)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .O(N961)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_718),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I5(N961),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_csrcon_dat_r<2>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .O(N9810)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_718),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I5(N9810),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_csrcon_dat_r<0>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .O(N10010)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>  (
    .I0(basesoc_csrbankarray_sel_r_718),
    .I1(memadr_2[2]),
    .I2(memadr_2[1]),
    .I3(memadr_2[0]),
    .I4(N10010),
    .I5(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hF111F000FFFFF000 ))
  \sdram_choose_req_grant_FSM_FFd1-In43  (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(N1021),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(\sdram_choose_req_grant_FSM_FFd2-In41_3635 ),
    .I5(rhs_array_muxed6),
    .O(\sdram_choose_req_grant_FSM_FFd1-In43_4410 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AFF7FFF7FFF7F ))
  Mmux_array_muxed811_SW0 (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(Mmux_array_muxed81131),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I3(n0409),
    .I4(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .I5(Mmux_array_muxed121121),
    .O(N1041)
  );
  LUT5 #(
    .INIT ( 32'hA808FD5D ))
  Mmux_array_muxed811 (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(Mmux_array_muxed8112),
    .I2(sdram_choose_req_grant_FSM_FFd2_776),
    .I3(Mmux_array_muxed8111),
    .I4(N1041),
    .O(Mmux_array_muxed811_4294)
  );
  LUT6 #(
    .INIT ( 64'hAA2AFF7FFF7FFF7F ))
  Mmux_array_muxed812_SW0 (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(Mmux_array_muxed81131),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I3(n0409),
    .I4(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .I5(Mmux_array_muxed121121),
    .O(N10610)
  );
  LUT5 #(
    .INIT ( 32'hA808FD5D ))
  Mmux_array_muxed812 (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(Mmux_array_muxed8112),
    .I2(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I3(Mmux_array_muxed8111),
    .I4(N10610),
    .O(Mmux_array_muxed812_4299)
  );
  LUT5 #(
    .INIT ( 32'hA800A8A8 ))
  port_cmd_ready1 (
    .I0(port_cmd_ready7),
    .I1(inst_LPM_DECODE112),
    .I2(inst_LPM_DECODE113),
    .I3(port_cmd_ready321),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(port_cmd_ready1_7607)
  );
  LUT5 #(
    .INIT ( 32'h55545555 ))
  port_cmd_ready2 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(port_cmd_ready2_7608)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA02020200 ))
  port_cmd_ready4 (
    .I0(port_cmd_ready8),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I3(port_cmd_ready611_4398),
    .I4(port_cmd_ready3_7609),
    .I5(port_cmd_ready1_7607),
    .O(port_cmd_ready4_7610)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA2 ))
  port_cmd_ready5 (
    .I0(port_cmd_ready9_4403),
    .I1(litedramwishbone2native_state_FSM_FFd3_1837),
    .I2(inst_LPM_DECODE02),
    .I3(inst_LPM_DECODE01_4335),
    .I4(port_cmd_ready4_7610),
    .O(port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h01000101FC02FCFC ))
  Mmux_rhs_array_muxed611 (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .I2(multiplexer_state_FSM_FFd2_3622),
    .I3(n0409),
    .I4(GND_1_o_GND_1_o_MUX_150_o),
    .I5(sdram_bankmachine1_cmd_payload_is_read),
    .O(Mmux_rhs_array_muxed61)
  );
  LUT6 #(
    .INIT ( 64'hFDDD7555A8882000 ))
  Mmux_rhs_array_muxed617 (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(Mmux_rhs_array_muxed61),
    .I3(sdram_bankmachine1_cmd_valid),
    .I4(\sdram_choose_req_grant_FSM_FFd2-In41_3635 ),
    .I5(Mmux_rhs_array_muxed619),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h050005008D880500 ))
  Mmux_rhs_array_muxed014 (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_bankmachine1_cmd_valid),
    .I2(sdram_bankmachine0_cmd_payload_is_read),
    .I3(Mmux_rhs_array_muxed613),
    .I4(Mmux_rhs_array_muxed016),
    .I5(sdram_bankmachine1_cmd_payload_is_read),
    .O(Mmux_rhs_array_muxed017)
  );
  LUT6 #(
    .INIT ( 64'h6A6262626A222222 ))
  \sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(sdram_choose_cmd_ce),
    .I2(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I3(bankmachine3_state_FSM_FFd3_3615),
    .I4(Mmux_rhs_array_muxed012_4322),
    .I5(Mmux_rhs_array_muxed61711),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In1_7618 )
  );
  LUT6 #(
    .INIT ( 64'hFF33EC20CC00CC00 ))
  \sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd3_3615),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(Mmux_rhs_array_muxed012_4322),
    .I3(\sdram_choose_cmd_grant_FSM_FFd2-In4_4310 ),
    .I4(Mmux_rhs_array_muxed61711),
    .I5(sdram_choose_cmd_ce),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In2_7619 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF73FFFF0000 ))
  \sdram_choose_cmd_grant_FSM_FFd1-In3  (
    .I0(n0409),
    .I1(sdram_bankmachine1_cmd_valid),
    .I2(GND_1_o_GND_1_o_MUX_150_o),
    .I3(sdram_bankmachine1_cmd_payload_is_read),
    .I4(\sdram_choose_cmd_grant_FSM_FFd1-In1_7618 ),
    .I5(\sdram_choose_cmd_grant_FSM_FFd1-In2_7619 ),
    .O(\sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6131_SW0  (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[3] ),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'h1111111011111111 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6131  (
    .I0(_n5420),
    .I1(_n5425),
    .I2(N114),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[0] ),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1122 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_data_port_we<6>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .O(N116)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00008000 ))
  \Mmux_data_port_we<6>1  (
    .I0(Mmux_tag_di_dirty11_4397),
    .I1(\cache_state_FSM_FFd3-In21 ),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(N116),
    .I5(\Mmux_data_port_we<0>11 ),
    .O(data_port_we[6])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_data_port_we<7>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00008000 ))
  \Mmux_data_port_we<7>1  (
    .I0(Mmux_tag_di_dirty11_4397),
    .I1(\cache_state_FSM_FFd3-In21 ),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(N118),
    .I5(\Mmux_data_port_we<0>11 ),
    .O(data_port_we[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_data_port_we<3>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \Mmux_data_port_we<3>1  (
    .I0(Mmux_tag_di_dirty11_4397),
    .I1(\cache_state_FSM_FFd3-In21 ),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(N120),
    .I5(\Mmux_data_port_we<0>11 ),
    .O(data_port_we[3])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_data_port_we<4>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .O(N122)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00008000 ))
  \Mmux_data_port_we<4>1  (
    .I0(Mmux_tag_di_dirty11_4397),
    .I1(\cache_state_FSM_FFd3-In21 ),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(N122),
    .I5(\Mmux_data_port_we<0>11 ),
    .O(data_port_we[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_data_port_we<0>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(N124)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \Mmux_data_port_we<0>1  (
    .I0(Mmux_tag_di_dirty11_4397),
    .I1(\cache_state_FSM_FFd3-In21 ),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(N124),
    .I5(\Mmux_data_port_we<0>11 ),
    .O(data_port_we[0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_data_port_we<5>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .O(N126)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00008000 ))
  \Mmux_data_port_we<5>1  (
    .I0(Mmux_tag_di_dirty11_4397),
    .I1(\cache_state_FSM_FFd3-In21 ),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(N126),
    .I5(\Mmux_data_port_we<0>11 ),
    .O(data_port_we[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_data_port_we<1>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \Mmux_data_port_we<1>1  (
    .I0(Mmux_tag_di_dirty11_4397),
    .I1(\cache_state_FSM_FFd3-In21 ),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(N128),
    .I5(\Mmux_data_port_we<0>11 ),
    .O(data_port_we[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_data_port_we<2>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \Mmux_data_port_we<2>1  (
    .I0(Mmux_tag_di_dirty11_4397),
    .I1(\cache_state_FSM_FFd3-In21 ),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(N130),
    .I5(\Mmux_data_port_we<0>11 ),
    .O(data_port_we[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \lm32_cpu/Mmux_x_result272_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_add_x_5327 ),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'h2020202220202000 ))
  \lm32_cpu/Mmux_x_result272  (
    .I0(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I1(N132),
    .I2(\lm32_cpu/operand_0_x [15]),
    .I3(\lm32_cpu/condition_x [1]),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result272_4411 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result932  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/operand_1_x [8]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result931 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result933  (
    .I0(\lm32_cpu/operand_0_x [8]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result932_7632 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result934  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [8]),
    .I4(\lm32_cpu/Mmux_x_result931 ),
    .I5(\lm32_cpu/Mmux_x_result932_7632 ),
    .O(\lm32_cpu/Mmux_x_result933_7633 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result961  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/operand_1_x [9]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result96 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result962  (
    .I0(\lm32_cpu/operand_0_x [9]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result961_7635 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result963  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [9]),
    .I4(\lm32_cpu/Mmux_x_result96 ),
    .I5(\lm32_cpu/Mmux_x_result961_7635 ),
    .O(\lm32_cpu/Mmux_x_result962_7636 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result964  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [9]),
    .I5(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mmux_x_result963_7637 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result965  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result963_7637 ),
    .I2(\lm32_cpu/eba [9]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result962_7636 ),
    .I5(\lm32_cpu/adder_result_x[9] ),
    .O(\lm32_cpu/x_result [9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result91  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/operand_1_x [11]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result9 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result92  (
    .I0(\lm32_cpu/operand_0_x [11]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result91_7639 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result93  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [11]),
    .I4(\lm32_cpu/Mmux_x_result9 ),
    .I5(\lm32_cpu/Mmux_x_result91_7639 ),
    .O(\lm32_cpu/Mmux_x_result92_7640 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result94  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [11]),
    .I5(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mmux_x_result94_7641 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result95  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result94_7641 ),
    .I2(\lm32_cpu/eba [11]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result92_7640 ),
    .I5(\lm32_cpu/adder_result_x[11] ),
    .O(\lm32_cpu/x_result [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result61  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/operand_1_x [10]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result6 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result62  (
    .I0(\lm32_cpu/operand_0_x [10]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result61_7643 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result64  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [10]),
    .I4(\lm32_cpu/Mmux_x_result6 ),
    .I5(\lm32_cpu/Mmux_x_result61_7643 ),
    .O(\lm32_cpu/Mmux_x_result62_7644 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result65  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [10]),
    .I5(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mmux_x_result63 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \lm32_cpu/Mmux_x_result67  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result63 ),
    .I2(\lm32_cpu/eba [10]),
    .I3(\lm32_cpu/Mmux_x_result113 ),
    .I4(\lm32_cpu/Mmux_x_result62_7644 ),
    .I5(\lm32_cpu/adder_result_x[10] ),
    .O(\lm32_cpu/x_result [10])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result181  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [14]),
    .I5(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mmux_x_result18 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result183  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/operand_1_x [14]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result182_7648 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result184  (
    .I0(\lm32_cpu/operand_0_x [14]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result183_7649 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result185  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [14]),
    .I4(\lm32_cpu/Mmux_x_result182_7648 ),
    .I5(\lm32_cpu/Mmux_x_result183_7649 ),
    .O(\lm32_cpu/Mmux_x_result184_7650 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result186  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [14]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [14]),
    .I4(\lm32_cpu/Mmux_x_result181_7647 ),
    .I5(\lm32_cpu/Mmux_x_result184_7650 ),
    .O(\lm32_cpu/x_result [14])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result151  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [13]),
    .I5(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mmux_x_result15 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result153  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/operand_1_x [13]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result152_7653 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result154  (
    .I0(\lm32_cpu/operand_0_x [13]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result153_7654 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result155  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [13]),
    .I4(\lm32_cpu/Mmux_x_result152_7653 ),
    .I5(\lm32_cpu/Mmux_x_result153_7654 ),
    .O(\lm32_cpu/Mmux_x_result154_7655 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result156  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [13]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [13]),
    .I4(\lm32_cpu/Mmux_x_result151_7652 ),
    .I5(\lm32_cpu/Mmux_x_result154_7655 ),
    .O(\lm32_cpu/x_result [13])
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result121  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [12]),
    .I5(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mmux_x_result12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result123  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/operand_1_x [12]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result122_7658 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \lm32_cpu/Mmux_x_result124  (
    .I0(\lm32_cpu/operand_0_x [12]),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/operand_0_x [7]),
    .O(\lm32_cpu/Mmux_x_result123_7659 )
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \lm32_cpu/Mmux_x_result125  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/mc_arithmetic/result_x [12]),
    .I4(\lm32_cpu/Mmux_x_result122_7658 ),
    .I5(\lm32_cpu/Mmux_x_result123_7659 ),
    .O(\lm32_cpu/Mmux_x_result124_7660 )
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result126  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [12]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [12]),
    .I4(\lm32_cpu/Mmux_x_result121_7657 ),
    .I5(\lm32_cpu/Mmux_x_result124_7660 ),
    .O(\lm32_cpu/x_result [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_193  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_191_7662 ),
    .I2(\lm32_cpu/x_result [17]),
    .O(\lm32_cpu/bypass_data_1 [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_183  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_181_7665 ),
    .I2(\lm32_cpu/x_result [16]),
    .O(\lm32_cpu/bypass_data_1 [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_173  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_171_7668 ),
    .I2(\lm32_cpu/x_result [15]),
    .O(\lm32_cpu/bypass_data_1 [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_163  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_161_7671 ),
    .I2(\lm32_cpu/x_result [14]),
    .O(\lm32_cpu/bypass_data_1 [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_153  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_151_7674 ),
    .I2(\lm32_cpu/x_result [13]),
    .O(\lm32_cpu/bypass_data_1 [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_143  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_141_7677 ),
    .I2(\lm32_cpu/x_result [12]),
    .O(\lm32_cpu/bypass_data_1 [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1323  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1321_7680 ),
    .I2(\lm32_cpu/x_result [9]),
    .O(\lm32_cpu/bypass_data_1 [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1313  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1311_7683 ),
    .I2(\lm32_cpu/x_result [8]),
    .O(\lm32_cpu/bypass_data_1 [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_133  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_133_7686 ),
    .I2(\lm32_cpu/x_result [11]),
    .O(\lm32_cpu/bypass_data_1 [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1303  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1301_7689 ),
    .I2(\lm32_cpu/x_result [7]),
    .O(\lm32_cpu/bypass_data_1 [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1293  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1291_7692 ),
    .I2(\lm32_cpu/x_result [6]),
    .O(\lm32_cpu/bypass_data_1 [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1283  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1281_7695 ),
    .I2(\lm32_cpu/x_result [5]),
    .O(\lm32_cpu/bypass_data_1 [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1273  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1271_7698 ),
    .I2(\lm32_cpu/x_result [4]),
    .O(\lm32_cpu/bypass_data_1 [4])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1253  (
    .I0(\lm32_cpu/x_result [31]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1251_7701 ),
    .O(\lm32_cpu/bypass_data_1 [31])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1243  (
    .I0(\lm32_cpu/x_result [30]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1241_7704 ),
    .O(\lm32_cpu/bypass_data_1 [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1263  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1261_7707 ),
    .I2(\lm32_cpu/x_result [3]),
    .O(\lm32_cpu/bypass_data_1 [3])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1223  (
    .I0(\lm32_cpu/x_result [29]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1221_7710 ),
    .O(\lm32_cpu/bypass_data_1 [29])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1213  (
    .I0(\lm32_cpu/x_result [28]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1211_7713 ),
    .O(\lm32_cpu/bypass_data_1 [28])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1203  (
    .I0(\lm32_cpu/x_result [27]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1201_7716 ),
    .O(\lm32_cpu/bypass_data_1 [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_124  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_123 ),
    .I2(\lm32_cpu/x_result [10]),
    .O(\lm32_cpu/bypass_data_1 [10])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1193  (
    .I0(\lm32_cpu/x_result [26]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1191_7722 ),
    .O(\lm32_cpu/bypass_data_1 [26])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1183  (
    .I0(\lm32_cpu/x_result [25]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1181_7725 ),
    .O(\lm32_cpu/bypass_data_1 [25])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1173  (
    .I0(\lm32_cpu/x_result [24]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1171_7728 ),
    .O(\lm32_cpu/bypass_data_1 [24])
  );
  LUT3 #(
    .INIT ( 8'hB8 ))
  \lm32_cpu/Mmux_bypass_data_1163  (
    .I0(\lm32_cpu/x_result [23]),
    .I1(\lm32_cpu/raw_x_1_4792 ),
    .I2(\lm32_cpu/Mmux_bypass_data_1161_7731 ),
    .O(\lm32_cpu/bypass_data_1 [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1153  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1151_7734 ),
    .I2(\lm32_cpu/x_result [22]),
    .O(\lm32_cpu/bypass_data_1 [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1143  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1141_7737 ),
    .I2(\lm32_cpu/x_result [21]),
    .O(\lm32_cpu/bypass_data_1 [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1133  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1131_7740 ),
    .I2(\lm32_cpu/x_result [20]),
    .O(\lm32_cpu/bypass_data_1 [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1233  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1232_7743 ),
    .I2(\lm32_cpu/x_result [2]),
    .O(\lm32_cpu/bypass_data_1 [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1113  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1111_7746 ),
    .I2(\lm32_cpu/x_result [19]),
    .O(\lm32_cpu/bypass_data_1 [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1123  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1121 ),
    .I2(\lm32_cpu/x_result [1]),
    .O(\lm32_cpu/bypass_data_1 [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_1103  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_1101_7752 ),
    .I2(\lm32_cpu/x_result [18]),
    .O(\lm32_cpu/bypass_data_1 [18])
  );
  LUT6 #(
    .INIT ( 64'h7FBFDFEFF7FBFDFE ))
  \lm32_cpu/raw_x_1_SW0  (
    .I0(\lm32_cpu/write_idx_x [2]),
    .I1(\lm32_cpu/write_idx_x [1]),
    .I2(\lm32_cpu/write_idx_x [0]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N136),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_1_4792 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \lm32_cpu/raw_x_0_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I1(\lm32_cpu/write_idx_x [0]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I3(\lm32_cpu/write_idx_x [1]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_x [2]),
    .O(N138)
  );
  LUT6 #(
    .INIT ( 64'h2002000000002002 ))
  \lm32_cpu/raw_x_0  (
    .I0(\lm32_cpu/write_enable_q_x ),
    .I1(N138),
    .I2(\lm32_cpu/write_idx_x [3]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(\lm32_cpu/write_idx_x [4]),
    .O(\lm32_cpu/raw_x_0_4793 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result751  (
    .I0(\lm32_cpu/operand_0_x [31]),
    .I1(\lm32_cpu/operand_1_x [31]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result75 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result752  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result75 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [31]),
    .O(\lm32_cpu/Mmux_x_result751_7757 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result753  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [31]),
    .I5(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mmux_x_result752_7758 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result721  (
    .I0(\lm32_cpu/operand_0_x [30]),
    .I1(\lm32_cpu/operand_1_x [30]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result72 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result722  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result72 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [30]),
    .O(\lm32_cpu/Mmux_x_result721_7760 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result723  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [30]),
    .I5(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mmux_x_result722_7761 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result724  (
    .I0(\lm32_cpu/eba [30]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result722_7761 ),
    .I3(\lm32_cpu/Mmux_x_result721_7760 ),
    .O(\lm32_cpu/Mmux_x_result723_7762 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result725  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [30]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [30]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result723_7762 ),
    .O(\lm32_cpu/x_result [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result661  (
    .I0(\lm32_cpu/operand_0_x [29]),
    .I1(\lm32_cpu/operand_1_x [29]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result66 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result662  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result66 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [29]),
    .O(\lm32_cpu/Mmux_x_result661_7764 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result663  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [29]),
    .I5(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mmux_x_result662_7765 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result664  (
    .I0(\lm32_cpu/eba [29]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result662_7765 ),
    .I3(\lm32_cpu/Mmux_x_result661_7764 ),
    .O(\lm32_cpu/Mmux_x_result663_7766 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result665  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [29]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [29]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result663_7766 ),
    .O(\lm32_cpu/x_result [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result631  (
    .I0(\lm32_cpu/operand_0_x [28]),
    .I1(\lm32_cpu/operand_1_x [28]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result631_7767 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result632  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result631_7767 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [28]),
    .O(\lm32_cpu/Mmux_x_result632_7768 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result633  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [28]),
    .I5(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mmux_x_result633_7769 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result634  (
    .I0(\lm32_cpu/eba [28]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result633_7769 ),
    .I3(\lm32_cpu/Mmux_x_result632_7768 ),
    .O(\lm32_cpu/Mmux_x_result634_7770 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result635  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [28]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [28]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result634_7770 ),
    .O(\lm32_cpu/x_result [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result571  (
    .I0(\lm32_cpu/operand_0_x [26]),
    .I1(\lm32_cpu/operand_1_x [26]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result57 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result572  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result57 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [26]),
    .O(\lm32_cpu/Mmux_x_result571_7772 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result573  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [26]),
    .I5(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mmux_x_result572_7773 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result574  (
    .I0(\lm32_cpu/eba [26]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result572_7773 ),
    .I3(\lm32_cpu/Mmux_x_result571_7772 ),
    .O(\lm32_cpu/Mmux_x_result573_7774 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result575  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [26]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [26]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result573_7774 ),
    .O(\lm32_cpu/x_result [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result541  (
    .I0(\lm32_cpu/operand_0_x [25]),
    .I1(\lm32_cpu/operand_1_x [25]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result54 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result542  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result54 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [25]),
    .O(\lm32_cpu/Mmux_x_result541_7776 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result543  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [25]),
    .I5(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mmux_x_result542_7777 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result544  (
    .I0(\lm32_cpu/eba [25]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result542_7777 ),
    .I3(\lm32_cpu/Mmux_x_result541_7776 ),
    .O(\lm32_cpu/Mmux_x_result543_7778 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result545  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [25]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [25]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result543_7778 ),
    .O(\lm32_cpu/x_result [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result511  (
    .I0(\lm32_cpu/operand_0_x [24]),
    .I1(\lm32_cpu/operand_1_x [24]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result51 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result512  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result51 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [24]),
    .O(\lm32_cpu/Mmux_x_result511_7780 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result513  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [24]),
    .I5(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mmux_x_result512_7781 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result514  (
    .I0(\lm32_cpu/eba [24]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result512_7781 ),
    .I3(\lm32_cpu/Mmux_x_result511_7780 ),
    .O(\lm32_cpu/Mmux_x_result513_7782 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result515  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [24]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [24]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result513_7782 ),
    .O(\lm32_cpu/x_result [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result481  (
    .I0(\lm32_cpu/operand_0_x [23]),
    .I1(\lm32_cpu/operand_1_x [23]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result48 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result482  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result48 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [23]),
    .O(\lm32_cpu/Mmux_x_result481_7784 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result483  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [23]),
    .I5(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mmux_x_result482_7785 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result484  (
    .I0(\lm32_cpu/eba [23]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result482_7785 ),
    .I3(\lm32_cpu/Mmux_x_result481_7784 ),
    .O(\lm32_cpu/Mmux_x_result483_7786 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result485  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [23]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [23]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result483_7786 ),
    .O(\lm32_cpu/x_result [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result451  (
    .I0(\lm32_cpu/operand_0_x [22]),
    .I1(\lm32_cpu/operand_1_x [22]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result45 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result452  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result45 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [22]),
    .O(\lm32_cpu/Mmux_x_result451_7788 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result453  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [22]),
    .I5(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mmux_x_result452_7789 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result454  (
    .I0(\lm32_cpu/eba [22]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result452_7789 ),
    .I3(\lm32_cpu/Mmux_x_result451_7788 ),
    .O(\lm32_cpu/Mmux_x_result453_7790 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result455  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [22]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [22]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result453_7790 ),
    .O(\lm32_cpu/x_result [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result421  (
    .I0(\lm32_cpu/operand_0_x [21]),
    .I1(\lm32_cpu/operand_1_x [21]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result42 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result422  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result42 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [21]),
    .O(\lm32_cpu/Mmux_x_result421_7792 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result423  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [21]),
    .I5(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mmux_x_result422_7793 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result424  (
    .I0(\lm32_cpu/eba [21]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result422_7793 ),
    .I3(\lm32_cpu/Mmux_x_result421_7792 ),
    .O(\lm32_cpu/Mmux_x_result423_7794 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result425  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [21]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [21]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result423_7794 ),
    .O(\lm32_cpu/x_result [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result391  (
    .I0(\lm32_cpu/operand_0_x [20]),
    .I1(\lm32_cpu/operand_1_x [20]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result39 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result392  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result39 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [20]),
    .O(\lm32_cpu/Mmux_x_result391_7796 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result393  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [20]),
    .I5(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mmux_x_result392_7797 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result394  (
    .I0(\lm32_cpu/eba [20]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result392_7797 ),
    .I3(\lm32_cpu/Mmux_x_result391_7796 ),
    .O(\lm32_cpu/Mmux_x_result393_7798 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result395  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [20]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [20]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result393_7798 ),
    .O(\lm32_cpu/x_result [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result331  (
    .I0(\lm32_cpu/operand_0_x [19]),
    .I1(\lm32_cpu/operand_1_x [19]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result33_7799 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result332  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result33_7799 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [19]),
    .O(\lm32_cpu/Mmux_x_result331_7800 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result333  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [19]),
    .I5(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mmux_x_result332_7801 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result334  (
    .I0(\lm32_cpu/eba [19]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result332_7801 ),
    .I3(\lm32_cpu/Mmux_x_result331_7800 ),
    .O(\lm32_cpu/Mmux_x_result333_7802 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result335  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [19]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [19]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result333_7802 ),
    .O(\lm32_cpu/x_result [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result301  (
    .I0(\lm32_cpu/operand_0_x [18]),
    .I1(\lm32_cpu/operand_1_x [18]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result30 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result302  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result30 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [18]),
    .O(\lm32_cpu/Mmux_x_result301_7804 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result303  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [18]),
    .I5(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mmux_x_result302_7805 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result304  (
    .I0(\lm32_cpu/eba [18]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result302_7805 ),
    .I3(\lm32_cpu/Mmux_x_result301_7804 ),
    .O(\lm32_cpu/Mmux_x_result303_7806 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result305  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [18]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [18]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result303_7806 ),
    .O(\lm32_cpu/x_result [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result241  (
    .I0(\lm32_cpu/operand_0_x [16]),
    .I1(\lm32_cpu/operand_1_x [16]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result24 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result242  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result24 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [16]),
    .O(\lm32_cpu/Mmux_x_result241_7808 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result243  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [16]),
    .I5(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mmux_x_result242_7809 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result244  (
    .I0(\lm32_cpu/eba [16]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result242_7809 ),
    .I3(\lm32_cpu/Mmux_x_result241_7808 ),
    .O(\lm32_cpu/Mmux_x_result243_7810 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result245  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [16]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [16]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result243_7810 ),
    .O(\lm32_cpu/x_result [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result211  (
    .I0(\lm32_cpu/operand_0_x [15]),
    .I1(\lm32_cpu/operand_1_x [15]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result21 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result212  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/Mmux_x_result21 ),
    .I4(\lm32_cpu/mc_arithmetic/result_x [15]),
    .O(\lm32_cpu/Mmux_x_result211_7812 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result213  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [15]),
    .I5(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mmux_x_result212_7813 )
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result214  (
    .I0(\lm32_cpu/eba [15]),
    .I1(\lm32_cpu/Mmux_x_result113 ),
    .I2(\lm32_cpu/Mmux_x_result212_7813 ),
    .I3(\lm32_cpu/Mmux_x_result211_7812 ),
    .O(\lm32_cpu/Mmux_x_result213_7814 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result215  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [15]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [15]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result213_7814 ),
    .O(\lm32_cpu/x_result [15])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_11  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [17]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_11_7815 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_12  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_5501 ),
    .I5(\lm32_cpu/write_enable_w_5461 ),
    .O(\lm32_cpu/raw_w_12_7816 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_13  (
    .I0(\lm32_cpu/raw_w_11_7815 ),
    .I1(\lm32_cpu/raw_w_12_7816 ),
    .O(\lm32_cpu/raw_w_1 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \lm32_cpu/raw_w_01  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I1(\lm32_cpu/write_idx_w [1]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/write_idx_w [0]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I5(\lm32_cpu/write_idx_w [2]),
    .O(\lm32_cpu/raw_w_01_7817 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \lm32_cpu/raw_w_02  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I1(\lm32_cpu/write_idx_w [4]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/write_idx_w [3]),
    .I4(\lm32_cpu/valid_w_5501 ),
    .I5(\lm32_cpu/write_enable_w_5461 ),
    .O(\lm32_cpu/raw_w_02_7818 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_w_03  (
    .I0(\lm32_cpu/raw_w_01_7817 ),
    .I1(\lm32_cpu/raw_w_02_7818 ),
    .O(\lm32_cpu/raw_w_0 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \lm32_cpu/raw_m_11  (
    .I0(\lm32_cpu/write_idx_m [2]),
    .I1(\lm32_cpu/write_idx_m [0]),
    .I2(\lm32_cpu/write_idx_m [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [16]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/raw_m_11_7819 )
  );
  LUT6 #(
    .INIT ( 64'h8000400020001000 ))
  \lm32_cpu/raw_m_12  (
    .I0(\lm32_cpu/write_idx_m [3]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/write_enable_m_5195 ),
    .I3(\lm32_cpu/valid_m_5457 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/raw_m_12_7820 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \lm32_cpu/raw_m_01  (
    .I0(\lm32_cpu/write_idx_m [2]),
    .I1(\lm32_cpu/write_idx_m [0]),
    .I2(\lm32_cpu/write_idx_m [1]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/raw_m_01_7821 )
  );
  LUT6 #(
    .INIT ( 64'h8000400020001000 ))
  \lm32_cpu/raw_m_02  (
    .I0(\lm32_cpu/write_idx_m [3]),
    .I1(\lm32_cpu/write_idx_m [4]),
    .I2(\lm32_cpu/write_enable_m_5195 ),
    .I3(\lm32_cpu/valid_m_5457 ),
    .I4(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/raw_m_02_7822 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/raw_m_03  (
    .I0(\lm32_cpu/raw_m_02_7822 ),
    .I1(\lm32_cpu/raw_m_01_7821 ),
    .O(\lm32_cpu/raw_m_0 )
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result601  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [27]),
    .I3(\lm32_cpu/eba [27]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [27]),
    .O(\lm32_cpu/Mmux_x_result60 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result602  (
    .I0(\lm32_cpu/operand_0_x [27]),
    .I1(\lm32_cpu/operand_1_x [27]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result601_7824 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result603  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I1(\lm32_cpu/Mmux_x_result601_7824 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [27]),
    .O(\lm32_cpu/Mmux_x_result602_7825 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result604  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I2(\lm32_cpu/Mmux_x_result60 ),
    .I3(\lm32_cpu/Mmux_x_result602_7825 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .O(\lm32_cpu/Mmux_x_result603_7826 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result605  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [27]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [27]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result603_7826 ),
    .O(\lm32_cpu/x_result [27])
  );
  LUT6 #(
    .INIT ( 64'hB931A820A820A820 ))
  \lm32_cpu/Mmux_x_result271  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/cc [17]),
    .I3(\lm32_cpu/eba [17]),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/im [17]),
    .O(\lm32_cpu/Mmux_x_result27 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/Mmux_x_result273  (
    .I0(\lm32_cpu/operand_0_x [17]),
    .I1(\lm32_cpu/operand_1_x [17]),
    .I2(\lm32_cpu/condition_x [1]),
    .I3(\lm32_cpu/direction_x_5309 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/condition_x [0]),
    .O(\lm32_cpu/Mmux_x_result271_7828 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result274  (
    .I0(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I1(\lm32_cpu/Mmux_x_result271_7828 ),
    .I2(\lm32_cpu/mc_arithmetic/result_x [17]),
    .O(\lm32_cpu/Mmux_x_result273_7829 )
  );
  LUT5 #(
    .INIT ( 32'hEAEAFBEA ))
  \lm32_cpu/Mmux_x_result275  (
    .I0(\lm32_cpu/Mmux_x_result262 ),
    .I1(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I2(\lm32_cpu/Mmux_x_result27 ),
    .I3(\lm32_cpu/Mmux_x_result273_7829 ),
    .I4(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .O(\lm32_cpu/Mmux_x_result274_7830 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result276  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [17]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [17]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(\lm32_cpu/Mmux_x_result274_7830 ),
    .O(\lm32_cpu/x_result [17])
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \lm32_cpu/stall_m1  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_1_8403 ),
    .I1(\lm32_cpu/branch_m_5232 ),
    .I2(\lm32_cpu/exception_m_1_8372 ),
    .O(\lm32_cpu/stall_m1_7831 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFBFFFFFF ))
  \lm32_cpu/stall_m2  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_8420 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_8419 ),
    .I2(\lm32_cpu/load_store_unit/stall_wb_load_5631 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I5(\lm32_cpu/stall_m1_7831 ),
    .O(\lm32_cpu/stall_m2_7832 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/stall_m3  (
    .I0(\lm32_cpu/load_m_5228 ),
    .I1(\lm32_cpu/load_x_5312 ),
    .I2(\lm32_cpu/store_m_5227 ),
    .O(\lm32_cpu/stall_m3_7833 )
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4  (
    .I0(\lm32_cpu/store_x_5311 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I2(\lm32_cpu/stall_m3_7833 ),
    .I3(\lm32_cpu/stall_m2_7832 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m )
  );
  LUT6 #(
    .INIT ( 64'h5444545510001011 ))
  \lm32_cpu/Mmux_d_result_02  (
    .I0(\lm32_cpu/d_result_sel_0_d ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .I3(\lm32_cpu/raw_m_0 ),
    .I4(N140),
    .I5(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/d_result_0 [0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \lm32_cpu/branch_taken_m_SW0  (
    .I0(\lm32_cpu/branch_predict_taken_m_5230 ),
    .I1(\lm32_cpu/condition_met_m_5221 ),
    .O(N142)
  );
  LUT6 #(
    .INIT ( 64'h00000000FF88FF08 ))
  \lm32_cpu/branch_taken_m  (
    .I0(\lm32_cpu/branch_m_5232 ),
    .I1(\lm32_cpu/valid_m_5457 ),
    .I2(N142),
    .I3(\lm32_cpu/exception_m_5229 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/branch_taken_m_4754 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result814  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [4]),
    .I4(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mmux_x_result813_7837 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_x_result815  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result813_7837 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I3(\lm32_cpu/Mmux_x_result812 ),
    .I4(\lm32_cpu/adder_result_x[4] ),
    .O(\lm32_cpu/x_result [4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result901  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/operand_1_x [7]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result90 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result902  (
    .I0(\lm32_cpu/operand_1_x [7]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .O(\lm32_cpu/Mmux_x_result901_7839 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result903  (
    .I0(\lm32_cpu/operand_0_x [7]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/Mmux_x_result901_7839 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I4(\lm32_cpu/Mmux_x_result90 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [7]),
    .O(\lm32_cpu/Mmux_x_result902_7840 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result904  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [7]),
    .I4(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mmux_x_result903_7841 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result905  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result902_7840 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result903_7841 ),
    .I5(\lm32_cpu/adder_result_x[7] ),
    .O(\lm32_cpu/x_result [7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result871  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/operand_1_x [6]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result87 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result872  (
    .I0(\lm32_cpu/operand_1_x [6]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .O(\lm32_cpu/Mmux_x_result871_7843 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result873  (
    .I0(\lm32_cpu/operand_0_x [6]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/Mmux_x_result871_7843 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I4(\lm32_cpu/Mmux_x_result87 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [6]),
    .O(\lm32_cpu/Mmux_x_result872_7844 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result874  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [6]),
    .I4(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mmux_x_result873_7845 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result875  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result872_7844 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result873_7845 ),
    .I5(\lm32_cpu/adder_result_x[6] ),
    .O(\lm32_cpu/x_result [6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result841  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/operand_1_x [5]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result84 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result842  (
    .I0(\lm32_cpu/operand_1_x [5]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .O(\lm32_cpu/Mmux_x_result841_7847 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result843  (
    .I0(\lm32_cpu/operand_0_x [5]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/Mmux_x_result841_7847 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I4(\lm32_cpu/Mmux_x_result84 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [5]),
    .O(\lm32_cpu/Mmux_x_result842_7848 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result844  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [5]),
    .I4(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mmux_x_result843_7849 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result845  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result842_7848 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result843_7849 ),
    .I5(\lm32_cpu/adder_result_x[5] ),
    .O(\lm32_cpu/x_result [5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result781  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result78 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result782  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .O(\lm32_cpu/Mmux_x_result781_7851 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result783  (
    .I0(\lm32_cpu/operand_0_x [3]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/Mmux_x_result781_7851 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I4(\lm32_cpu/Mmux_x_result78 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [3]),
    .O(\lm32_cpu/Mmux_x_result782_7852 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result784  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [3]),
    .I4(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mmux_x_result783_7853 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result785  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result782_7852 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result783_7853 ),
    .I5(\lm32_cpu/adder_result_x[3] ),
    .O(\lm32_cpu/x_result [3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result691  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result69 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result692  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .O(\lm32_cpu/Mmux_x_result691_7855 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result693  (
    .I0(\lm32_cpu/operand_0_x [2]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/Mmux_x_result691_7855 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I4(\lm32_cpu/Mmux_x_result69 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [2]),
    .O(\lm32_cpu/Mmux_x_result692_7856 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \lm32_cpu/Mmux_x_result694  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [2]),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/im [2]),
    .I4(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mmux_x_result693_7857 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result695  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result692_7856 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result693_7857 ),
    .I5(\lm32_cpu/adder_result_x[2] ),
    .O(\lm32_cpu/x_result [2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result361  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result36_7858 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result362  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .O(\lm32_cpu/Mmux_x_result361_7859 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result363  (
    .I0(\lm32_cpu/operand_0_x [1]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/Mmux_x_result361_7859 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I4(\lm32_cpu/Mmux_x_result36_7858 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [1]),
    .O(\lm32_cpu/Mmux_x_result362_7860 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result366  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result362_7860 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result364 ),
    .I5(\lm32_cpu/adder_result_x[1] ),
    .O(\lm32_cpu/x_result [1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \lm32_cpu/Mmux_x_result31  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/condition_x [0]),
    .I4(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/Mmux_x_result3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result32  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .O(\lm32_cpu/Mmux_x_result31_7863 )
  );
  LUT6 #(
    .INIT ( 64'hBBFFBBA888FF88A8 ))
  \lm32_cpu/Mmux_x_result33  (
    .I0(\lm32_cpu/operand_0_x [0]),
    .I1(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I2(\lm32_cpu/Mmux_x_result31_7863 ),
    .I3(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I4(\lm32_cpu/Mmux_x_result3 ),
    .I5(\lm32_cpu/mc_arithmetic/result_x [0]),
    .O(\lm32_cpu/Mmux_x_result32_7864 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_x_result34  (
    .I0(\lm32_cpu/csr_x [0]),
    .I1(\lm32_cpu/interrupt_unit/ie_5744 ),
    .I2(\lm32_cpu/interrupt_unit/im [0]),
    .O(\lm32_cpu/Mmux_x_result34_7865 )
  );
  LUT5 #(
    .INIT ( 32'h5E0E5404 ))
  \lm32_cpu/Mmux_x_result35  (
    .I0(\lm32_cpu/csr_x [2]),
    .I1(\lm32_cpu/Mmux_x_result34_7865 ),
    .I2(\lm32_cpu/csr_x [1]),
    .I3(uart_irq),
    .I4(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mmux_x_result35_7866 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFAE55545504 ))
  \lm32_cpu/Mmux_x_result36  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/Mmux_x_result32_7864 ),
    .I2(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I3(\lm32_cpu/Mmux_x_result262 ),
    .I4(\lm32_cpu/Mmux_x_result35_7866 ),
    .I5(\lm32_cpu/adder_result_x[0] ),
    .O(\lm32_cpu/x_result [0])
  );
  LUT6 #(
    .INIT ( 64'hFF54FF44FF50FF00 ))
  \lm32_cpu/stall_a2  (
    .I0(\lm32_cpu/x_bypass_enable_x_5323 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/stall_a1_7867 ),
    .I4(\lm32_cpu/raw_x_01 ),
    .I5(\lm32_cpu/raw_x_11 ),
    .O(\lm32_cpu/stall_a2_7868 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/stall_a3  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_q_m ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_q_x ),
    .O(\lm32_cpu/stall_a3_7869 )
  );
  LUT6 #(
    .INIT ( 64'hFFF0FFF000008880 ))
  \lm32_cpu/stall_a4  (
    .I0(\lm32_cpu/store_x_5311 ),
    .I1(\lm32_cpu/valid_x_5458 ),
    .I2(\lm32_cpu/scall_d ),
    .I3(\lm32_cpu/eret_d ),
    .I4(\lm32_cpu/kill_x ),
    .I5(\lm32_cpu/stall_a3_7869 ),
    .O(\lm32_cpu/stall_a4_7870 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF8FFF8FFF8F8 ))
  \lm32_cpu/stall_a5  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_7868 ),
    .I5(\lm32_cpu/stall_a4_7870 ),
    .O(\lm32_cpu/stall_a )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/m_result_sel_compare_m1_SW0  (
    .I0(\lm32_cpu/shifter/direction_m_6818 ),
    .I1(\lm32_cpu/shifter/right_shift_result [0]),
    .I2(\lm32_cpu/shifter/right_shift_result [31]),
    .O(N144)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/m_result_sel_compare_m1  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(N144),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(\lm32_cpu/condition_met_m_5221 ),
    .O(\lm32_cpu/m_result_sel_compare_m_mmx_out )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result110  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [24]),
    .I2(\lm32_cpu/load_store_unit/data_w [8]),
    .O(\lm32_cpu/Mmux_w_result1 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result111  (
    .I0(\lm32_cpu/load_store_unit/data_w [0]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result1 ),
    .I5(\lm32_cpu/load_store_unit/data_w [16]),
    .O(\lm32_cpu/Mmux_w_result11 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result112  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [16]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [0]),
    .I5(\lm32_cpu/Mmux_w_result11 ),
    .O(\lm32_cpu/Mmux_w_result12 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result113  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/multiplier/result [0]),
    .I2(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I3(\lm32_cpu/operand_w [0]),
    .I4(\lm32_cpu/Mmux_w_result12 ),
    .O(\lm32_cpu/w_result [0])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result2_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [10]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [26]),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result2  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .I2(N1461),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [10]),
    .I5(\lm32_cpu/operand_w [10]),
    .O(\lm32_cpu/w_result [10])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result3_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [11]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [27]),
    .O(N1481)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result3  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .I2(N1481),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [11]),
    .I5(\lm32_cpu/operand_w [11]),
    .O(\lm32_cpu/w_result [11])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result4_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [12]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [28]),
    .O(N1501)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result4  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .I2(N1501),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [12]),
    .I5(\lm32_cpu/operand_w [12]),
    .O(\lm32_cpu/w_result [12])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result5_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [13]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [29]),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result5  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .I2(N1521),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [13]),
    .I5(\lm32_cpu/operand_w [13]),
    .O(\lm32_cpu/w_result [13])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result6_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [14]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [30]),
    .O(N1541)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result6  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .I2(N1541),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [14]),
    .I5(\lm32_cpu/operand_w [14]),
    .O(\lm32_cpu/w_result [14])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result7_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [15]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [31]),
    .O(N1561)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result7  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .I2(N1561),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [15]),
    .I5(\lm32_cpu/operand_w [15]),
    .O(\lm32_cpu/w_result [15])
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/Mmux_w_result81  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [16]),
    .O(\lm32_cpu/Mmux_w_result8 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result82  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result8 ),
    .O(\lm32_cpu/Mmux_w_result81_7882 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result84  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/Mmux_w_result102_7887 ),
    .I2(\lm32_cpu/Mmux_w_result81_7882 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [16]),
    .I5(\lm32_cpu/operand_w [16]),
    .O(\lm32_cpu/w_result [16])
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/Mmux_w_result91  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [17]),
    .O(\lm32_cpu/Mmux_w_result9 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result92  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result9 ),
    .O(\lm32_cpu/Mmux_w_result91_7884 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result94  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/Mmux_w_result102_7887 ),
    .I2(\lm32_cpu/Mmux_w_result91_7884 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [17]),
    .I5(\lm32_cpu/operand_w [17]),
    .O(\lm32_cpu/w_result [17])
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/Mmux_w_result101  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [18]),
    .O(\lm32_cpu/Mmux_w_result10 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result102  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result10 ),
    .O(\lm32_cpu/Mmux_w_result101_7886 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result104  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/Mmux_w_result102_7887 ),
    .I2(\lm32_cpu/Mmux_w_result101_7886 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [18]),
    .I5(\lm32_cpu/operand_w [18]),
    .O(\lm32_cpu/w_result [18])
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/Mmux_w_result114  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [19]),
    .O(\lm32_cpu/Mmux_w_result111_7888 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result115  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result111_7888 ),
    .O(\lm32_cpu/Mmux_w_result112_7889 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result117  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/Mmux_w_result102_7887 ),
    .I2(\lm32_cpu/Mmux_w_result112_7889 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [19]),
    .I5(\lm32_cpu/operand_w [19]),
    .O(\lm32_cpu/w_result [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result121  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [25]),
    .I2(\lm32_cpu/load_store_unit/data_w [9]),
    .O(\lm32_cpu/Mmux_w_result121_7890 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result122  (
    .I0(\lm32_cpu/load_store_unit/data_w [1]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result121_7890 ),
    .I5(\lm32_cpu/load_store_unit/data_w [17]),
    .O(\lm32_cpu/Mmux_w_result122_7891 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result123  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [17]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [1]),
    .I5(\lm32_cpu/Mmux_w_result122_7891 ),
    .O(\lm32_cpu/Mmux_w_result123_7892 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result124  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/multiplier/result [1]),
    .I2(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/Mmux_w_result123_7892 ),
    .O(\lm32_cpu/w_result [1])
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/Mmux_w_result131  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [20]),
    .O(\lm32_cpu/Mmux_w_result13 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result132  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result13 ),
    .O(\lm32_cpu/Mmux_w_result131_7894 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result134  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/Mmux_w_result102_7887 ),
    .I2(\lm32_cpu/Mmux_w_result131_7894 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [20]),
    .I5(\lm32_cpu/operand_w [20]),
    .O(\lm32_cpu/w_result [20])
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/Mmux_w_result141  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [21]),
    .O(\lm32_cpu/Mmux_w_result14 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result142  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result14 ),
    .O(\lm32_cpu/Mmux_w_result141_7896 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result144  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/Mmux_w_result102_7887 ),
    .I2(\lm32_cpu/Mmux_w_result141_7896 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [21]),
    .I5(\lm32_cpu/operand_w [21]),
    .O(\lm32_cpu/w_result [21])
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \lm32_cpu/Mmux_w_result151  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/size_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [22]),
    .O(\lm32_cpu/Mmux_w_result15 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \lm32_cpu/Mmux_w_result152  (
    .I0(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I1(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I2(\lm32_cpu/load_store_unit/_n0410 [0]),
    .I3(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I4(\lm32_cpu/Mmux_w_result15 ),
    .O(\lm32_cpu/Mmux_w_result151_7898 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result154  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/Mmux_w_result102_7887 ),
    .I2(\lm32_cpu/Mmux_w_result151_7898 ),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [22]),
    .I5(\lm32_cpu/operand_w [22]),
    .O(\lm32_cpu/w_result [22])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result16_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [23]),
    .I2(\lm32_cpu/multiplier/result [23]),
    .O(N1581)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result16  (
    .I0(\lm32_cpu/load_store_unit/data_w [23]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1581),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [23])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result17_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [24]),
    .I2(\lm32_cpu/multiplier/result [24]),
    .O(N1601)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result17  (
    .I0(\lm32_cpu/load_store_unit/data_w [24]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1601),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [24])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result18_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [25]),
    .I2(\lm32_cpu/multiplier/result [25]),
    .O(N1621)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result18  (
    .I0(\lm32_cpu/load_store_unit/data_w [25]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1621),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [25])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result19_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [26]),
    .I2(\lm32_cpu/multiplier/result [26]),
    .O(N1641)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result19  (
    .I0(\lm32_cpu/load_store_unit/data_w [26]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1641),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [26])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result20_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [27]),
    .I2(\lm32_cpu/multiplier/result [27]),
    .O(N1661)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result20  (
    .I0(\lm32_cpu/load_store_unit/data_w [27]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1661),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [27])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result21_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [28]),
    .I2(\lm32_cpu/multiplier/result [28]),
    .O(N1681)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result21  (
    .I0(\lm32_cpu/load_store_unit/data_w [28]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1681),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result22_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [29]),
    .I2(\lm32_cpu/multiplier/result [29]),
    .O(N1701)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result22  (
    .I0(\lm32_cpu/load_store_unit/data_w [29]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1701),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result231  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [26]),
    .I2(\lm32_cpu/load_store_unit/data_w [10]),
    .O(\lm32_cpu/Mmux_w_result23 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result232  (
    .I0(\lm32_cpu/load_store_unit/data_w [2]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result23 ),
    .I5(\lm32_cpu/load_store_unit/data_w [18]),
    .O(\lm32_cpu/Mmux_w_result231_7907 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result233  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [18]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [2]),
    .I5(\lm32_cpu/Mmux_w_result231_7907 ),
    .O(\lm32_cpu/Mmux_w_result232_7908 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result234  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/multiplier/result [2]),
    .I2(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I3(\lm32_cpu/operand_w [2]),
    .I4(\lm32_cpu/Mmux_w_result232_7908 ),
    .O(\lm32_cpu/w_result [2])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result24_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [30]),
    .I2(\lm32_cpu/multiplier/result [30]),
    .O(N1721)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result24  (
    .I0(\lm32_cpu/load_store_unit/data_w [30]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1721),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [30])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/Mmux_w_result25_SW0  (
    .I0(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I1(\lm32_cpu/operand_w [31]),
    .I2(\lm32_cpu/multiplier/result [31]),
    .O(N1741)
  );
  LUT6 #(
    .INIT ( 64'hCCCCFFFF08003B33 ))
  \lm32_cpu/Mmux_w_result25  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(N1741),
    .I5(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 ),
    .O(\lm32_cpu/w_result [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result261  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [27]),
    .I2(\lm32_cpu/load_store_unit/data_w [11]),
    .O(\lm32_cpu/Mmux_w_result26 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result262  (
    .I0(\lm32_cpu/load_store_unit/data_w [3]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result26 ),
    .I5(\lm32_cpu/load_store_unit/data_w [19]),
    .O(\lm32_cpu/Mmux_w_result261_7912 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result263  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [19]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [3]),
    .I5(\lm32_cpu/Mmux_w_result261_7912 ),
    .O(\lm32_cpu/Mmux_w_result262_7913 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result264  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/multiplier/result [3]),
    .I2(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I3(\lm32_cpu/operand_w [3]),
    .I4(\lm32_cpu/Mmux_w_result262_7913 ),
    .O(\lm32_cpu/w_result [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result271  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [28]),
    .I2(\lm32_cpu/load_store_unit/data_w [12]),
    .O(\lm32_cpu/Mmux_w_result27 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result272  (
    .I0(\lm32_cpu/load_store_unit/data_w [4]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result27 ),
    .I5(\lm32_cpu/load_store_unit/data_w [20]),
    .O(\lm32_cpu/Mmux_w_result271_7915 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result273  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [20]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [4]),
    .I5(\lm32_cpu/Mmux_w_result271_7915 ),
    .O(\lm32_cpu/Mmux_w_result272_7916 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result274  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/multiplier/result [4]),
    .I2(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I3(\lm32_cpu/operand_w [4]),
    .I4(\lm32_cpu/Mmux_w_result272_7916 ),
    .O(\lm32_cpu/w_result [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result281  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [29]),
    .I2(\lm32_cpu/load_store_unit/data_w [13]),
    .O(\lm32_cpu/Mmux_w_result28 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result282  (
    .I0(\lm32_cpu/load_store_unit/data_w [5]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result28 ),
    .I5(\lm32_cpu/load_store_unit/data_w [21]),
    .O(\lm32_cpu/Mmux_w_result281_7918 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result283  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [21]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [5]),
    .I5(\lm32_cpu/Mmux_w_result281_7918 ),
    .O(\lm32_cpu/Mmux_w_result282_7919 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result284  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/multiplier/result [5]),
    .I2(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I3(\lm32_cpu/operand_w [5]),
    .I4(\lm32_cpu/Mmux_w_result282_7919 ),
    .O(\lm32_cpu/w_result [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result291  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [30]),
    .I2(\lm32_cpu/load_store_unit/data_w [14]),
    .O(\lm32_cpu/Mmux_w_result29 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result292  (
    .I0(\lm32_cpu/load_store_unit/data_w [6]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result29 ),
    .I5(\lm32_cpu/load_store_unit/data_w [22]),
    .O(\lm32_cpu/Mmux_w_result291_7921 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result293  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [22]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [6]),
    .I5(\lm32_cpu/Mmux_w_result291_7921 ),
    .O(\lm32_cpu/Mmux_w_result292_7922 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result294  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/multiplier/result [6]),
    .I2(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I3(\lm32_cpu/operand_w [6]),
    .I4(\lm32_cpu/Mmux_w_result292_7922 ),
    .O(\lm32_cpu/w_result [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_w_result301  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [31]),
    .I2(\lm32_cpu/load_store_unit/data_w [15]),
    .O(\lm32_cpu/Mmux_w_result30 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/Mmux_w_result302  (
    .I0(\lm32_cpu/load_store_unit/data_w [7]),
    .I1(\lm32_cpu/operand_w [0]),
    .I2(\lm32_cpu/operand_w [1]),
    .I3(\lm32_cpu/load_store_unit/size_w [1]),
    .I4(\lm32_cpu/Mmux_w_result30 ),
    .I5(\lm32_cpu/load_store_unit/data_w [23]),
    .O(\lm32_cpu/Mmux_w_result301_7924 )
  );
  LUT6 #(
    .INIT ( 64'hA8FF20FFA8882000 ))
  \lm32_cpu/Mmux_w_result303  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/data_w [23]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/data_w [7]),
    .I5(\lm32_cpu/Mmux_w_result301_7924 ),
    .O(\lm32_cpu/Mmux_w_result302_7925 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/Mmux_w_result304  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/multiplier/result [7]),
    .I2(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I3(\lm32_cpu/operand_w [7]),
    .I4(\lm32_cpu/Mmux_w_result302_7925 ),
    .O(\lm32_cpu/w_result [7])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result31_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [8]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [24]),
    .O(N1761)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result31  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .I2(N1761),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [8]),
    .I5(\lm32_cpu/operand_w [8]),
    .O(\lm32_cpu/w_result [8])
  );
  LUT5 #(
    .INIT ( 32'h88A88808 ))
  \lm32_cpu/Mmux_w_result32_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [1]),
    .I1(\lm32_cpu/load_store_unit/data_w [9]),
    .I2(\lm32_cpu/load_store_unit/size_w [0]),
    .I3(\lm32_cpu/operand_w [1]),
    .I4(\lm32_cpu/load_store_unit/data_w [25]),
    .O(N178)
  );
  LUT6 #(
    .INIT ( 64'hFDFDA8FDFDA8A8A8 ))
  \lm32_cpu/Mmux_w_result32  (
    .I0(\lm32_cpu/w_result_sel_load_w_5468 ),
    .I1(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .I2(N178),
    .I3(\lm32_cpu/w_result_sel_mul_w_5467 ),
    .I4(\lm32_cpu/multiplier/result [9]),
    .I5(\lm32_cpu/operand_w [9]),
    .O(\lm32_cpu/w_result [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/Mmux_bypass_data_112  (
    .I0(\lm32_cpu/raw_x_1_4792 ),
    .I1(\lm32_cpu/Mmux_bypass_data_11 ),
    .I2(\lm32_cpu/x_result [0]),
    .O(\lm32_cpu/bypass_data_1 [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \lm32_cpu/iflush_SW0  (
    .I0(\lm32_cpu/valid_d_5459 ),
    .I1(\lm32_cpu/stall_a5_8406 ),
    .O(N180)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \lm32_cpu/iflush  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/csr_write_enable_d ),
    .I4(\lm32_cpu/kill_d ),
    .I5(N180),
    .O(\lm32_cpu/iflush_5046 )
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux1011  (
    .I0(\lm32_cpu/instruction_unit/pc_x [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/branch_target_d [2]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux101 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux1015  (
    .I0(\lm32_cpu/instruction_unit/mux1011_7931 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<0> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [2]),
    .I5(\lm32_cpu/instruction_unit/mux101 ),
    .O(\lm32_cpu/instruction_unit/pc_a [2])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101101  (
    .I0(\lm32_cpu/instruction_unit/pc_x [5]),
    .I1(\lm32_cpu/instruction_unit/pc_f [5]),
    .I2(\lm32_cpu/branch_target_d [5]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101103  (
    .I0(\lm32_cpu/instruction_unit/mux101101_7933 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<3> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [5]),
    .I5(\lm32_cpu/instruction_unit/mux10110 ),
    .O(\lm32_cpu/instruction_unit/pc_a [5])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101121  (
    .I0(\lm32_cpu/instruction_unit/pc_x [6]),
    .I1(\lm32_cpu/instruction_unit/pc_f [6]),
    .I2(\lm32_cpu/branch_target_d [6]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10112 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101123  (
    .I0(\lm32_cpu/instruction_unit/mux101121_7935 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<4> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [6]),
    .I5(\lm32_cpu/instruction_unit/mux10112 ),
    .O(\lm32_cpu/instruction_unit/pc_a [6])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101141  (
    .I0(\lm32_cpu/instruction_unit/pc_x [7]),
    .I1(\lm32_cpu/instruction_unit/pc_f [7]),
    .I2(\lm32_cpu/branch_target_d [7]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10114 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101143  (
    .I0(\lm32_cpu/instruction_unit/mux101141_7937 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<5> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [7]),
    .I5(\lm32_cpu/instruction_unit/mux10114 ),
    .O(\lm32_cpu/instruction_unit/pc_a [7])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101161  (
    .I0(\lm32_cpu/instruction_unit/pc_x [8]),
    .I1(\lm32_cpu/instruction_unit/pc_f [8]),
    .I2(\lm32_cpu/branch_target_d [8]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10116 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101163  (
    .I0(\lm32_cpu/instruction_unit/mux101161_7939 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<6> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [8]),
    .I5(\lm32_cpu/instruction_unit/mux10116 ),
    .O(\lm32_cpu/instruction_unit/pc_a [8])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux101181  (
    .I0(\lm32_cpu/instruction_unit/pc_x [9]),
    .I1(\lm32_cpu/instruction_unit/pc_f [9]),
    .I2(\lm32_cpu/branch_target_d [9]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux10118 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux101183  (
    .I0(\lm32_cpu/instruction_unit/mux101181_7941 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<7> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [9]),
    .I5(\lm32_cpu/instruction_unit/mux10118 ),
    .O(\lm32_cpu/instruction_unit/pc_a [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10121  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [30]),
    .I3(\lm32_cpu/instruction_unit/pc_f [30]),
    .I4(\lm32_cpu/instruction_unit/pc_x [30]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1012 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux10123  (
    .I0(\lm32_cpu/instruction_unit/mux10121_7943 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<28> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [30]),
    .I5(\lm32_cpu/instruction_unit/mux1012 ),
    .O(\lm32_cpu/instruction_unit/pc_a [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux10141  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [31]),
    .I3(\lm32_cpu/instruction_unit/pc_f [31]),
    .I4(\lm32_cpu/instruction_unit/pc_x [31]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux1014 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux10143  (
    .I0(\lm32_cpu/instruction_unit/mux10141_7945 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<29> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [31]),
    .I5(\lm32_cpu/instruction_unit/mux1014 ),
    .O(\lm32_cpu/instruction_unit/pc_a [31])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux10161  (
    .I0(\lm32_cpu/instruction_unit/pc_x [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/branch_target_d [3]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux1016 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux10163  (
    .I0(\lm32_cpu/instruction_unit/mux10161_7947 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<1> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [3]),
    .I5(\lm32_cpu/instruction_unit/mux1016 ),
    .O(\lm32_cpu/instruction_unit/pc_a [3])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux10181  (
    .I0(\lm32_cpu/instruction_unit/pc_x [4]),
    .I1(\lm32_cpu/instruction_unit/pc_f [4]),
    .I2(\lm32_cpu/branch_target_d [4]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux1018 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux10183  (
    .I0(\lm32_cpu/instruction_unit/mux10181_7949 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<2> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [4]),
    .I5(\lm32_cpu/instruction_unit/mux1018 ),
    .O(\lm32_cpu/instruction_unit/pc_a [4])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux3111  (
    .I0(\lm32_cpu/instruction_unit/pc_x [10]),
    .I1(\lm32_cpu/instruction_unit/pc_f [10]),
    .I2(\lm32_cpu/branch_target_d [10]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux311 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3113  (
    .I0(\lm32_cpu/instruction_unit/mux3111_7951 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<8> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [10]),
    .I5(\lm32_cpu/instruction_unit/mux311 ),
    .O(\lm32_cpu/instruction_unit/pc_a [10])
  );
  LUT6 #(
    .INIT ( 64'hFAEEF0CCAAAA0000 ))
  \lm32_cpu/instruction_unit/mux3311  (
    .I0(\lm32_cpu/instruction_unit/pc_x [11]),
    .I1(\lm32_cpu/instruction_unit/pc_f [11]),
    .I2(\lm32_cpu/branch_target_d [11]),
    .I3(\lm32_cpu/branch_predict_taken_d ),
    .I4(\lm32_cpu/instruction_unit/mux1019 ),
    .I5(\lm32_cpu/instruction_unit/mux1017 ),
    .O(\lm32_cpu/instruction_unit/mux331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3313  (
    .I0(\lm32_cpu/instruction_unit/mux3311_7953 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<9> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [11]),
    .I5(\lm32_cpu/instruction_unit/mux331 ),
    .O(\lm32_cpu/instruction_unit/pc_a [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [12]),
    .I3(\lm32_cpu/instruction_unit/pc_f [12]),
    .I4(\lm32_cpu/instruction_unit/pc_x [12]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3513  (
    .I0(\lm32_cpu/instruction_unit/mux3511_7955 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<10> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [12]),
    .I5(\lm32_cpu/instruction_unit/mux351 ),
    .O(\lm32_cpu/instruction_unit/pc_a [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [13]),
    .I3(\lm32_cpu/instruction_unit/pc_f [13]),
    .I4(\lm32_cpu/instruction_unit/pc_x [13]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux371 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3713  (
    .I0(\lm32_cpu/instruction_unit/mux3711_7957 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<11> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [13]),
    .I5(\lm32_cpu/instruction_unit/mux371 ),
    .O(\lm32_cpu/instruction_unit/pc_a [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux3911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [14]),
    .I3(\lm32_cpu/instruction_unit/pc_f [14]),
    .I4(\lm32_cpu/instruction_unit/pc_x [14]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux391 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux3913  (
    .I0(\lm32_cpu/instruction_unit/mux3911_7959 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<12> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [14]),
    .I5(\lm32_cpu/instruction_unit/mux391 ),
    .O(\lm32_cpu/instruction_unit/pc_a [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [15]),
    .I3(\lm32_cpu/instruction_unit/pc_f [15]),
    .I4(\lm32_cpu/instruction_unit/pc_x [15]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux411 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4113  (
    .I0(\lm32_cpu/instruction_unit/mux4111_7961 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<13> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [15]),
    .I5(\lm32_cpu/instruction_unit/mux411 ),
    .O(\lm32_cpu/instruction_unit/pc_a [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [16]),
    .I3(\lm32_cpu/instruction_unit/pc_f [16]),
    .I4(\lm32_cpu/instruction_unit/pc_x [16]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux431 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4313  (
    .I0(\lm32_cpu/instruction_unit/mux4311_7963 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<14> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [16]),
    .I5(\lm32_cpu/instruction_unit/mux431 ),
    .O(\lm32_cpu/instruction_unit/pc_a [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [17]),
    .I3(\lm32_cpu/instruction_unit/pc_f [17]),
    .I4(\lm32_cpu/instruction_unit/pc_x [17]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux451 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4513  (
    .I0(\lm32_cpu/instruction_unit/mux4511_7965 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<15> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [17]),
    .I5(\lm32_cpu/instruction_unit/mux451 ),
    .O(\lm32_cpu/instruction_unit/pc_a [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [18]),
    .I3(\lm32_cpu/instruction_unit/pc_f [18]),
    .I4(\lm32_cpu/instruction_unit/pc_x [18]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux471 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4713  (
    .I0(\lm32_cpu/instruction_unit/mux4711_7967 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<16> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [18]),
    .I5(\lm32_cpu/instruction_unit/mux471 ),
    .O(\lm32_cpu/instruction_unit/pc_a [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux4911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [19]),
    .I3(\lm32_cpu/instruction_unit/pc_f [19]),
    .I4(\lm32_cpu/instruction_unit/pc_x [19]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux491 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux4913  (
    .I0(\lm32_cpu/instruction_unit/mux4911_7969 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<17> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [19]),
    .I5(\lm32_cpu/instruction_unit/mux491 ),
    .O(\lm32_cpu/instruction_unit/pc_a [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5111  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [20]),
    .I3(\lm32_cpu/instruction_unit/pc_f [20]),
    .I4(\lm32_cpu/instruction_unit/pc_x [20]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux511 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5113  (
    .I0(\lm32_cpu/instruction_unit/mux5111_7971 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<18> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [20]),
    .I5(\lm32_cpu/instruction_unit/mux511 ),
    .O(\lm32_cpu/instruction_unit/pc_a [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5311  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [21]),
    .I3(\lm32_cpu/instruction_unit/pc_f [21]),
    .I4(\lm32_cpu/instruction_unit/pc_x [21]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux531 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5313  (
    .I0(\lm32_cpu/instruction_unit/mux5311_7973 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<19> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [21]),
    .I5(\lm32_cpu/instruction_unit/mux531 ),
    .O(\lm32_cpu/instruction_unit/pc_a [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5511  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [22]),
    .I3(\lm32_cpu/instruction_unit/pc_f [22]),
    .I4(\lm32_cpu/instruction_unit/pc_x [22]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux551 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5513  (
    .I0(\lm32_cpu/instruction_unit/mux5511_7975 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<20> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [22]),
    .I5(\lm32_cpu/instruction_unit/mux551 ),
    .O(\lm32_cpu/instruction_unit/pc_a [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5711  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [23]),
    .I3(\lm32_cpu/instruction_unit/pc_f [23]),
    .I4(\lm32_cpu/instruction_unit/pc_x [23]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux571 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5713  (
    .I0(\lm32_cpu/instruction_unit/mux5711_7977 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<21> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [23]),
    .I5(\lm32_cpu/instruction_unit/mux571 ),
    .O(\lm32_cpu/instruction_unit/pc_a [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux5911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [24]),
    .I3(\lm32_cpu/instruction_unit/pc_f [24]),
    .I4(\lm32_cpu/instruction_unit/pc_x [24]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux591 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux5913  (
    .I0(\lm32_cpu/instruction_unit/mux5911_7979 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<22> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [24]),
    .I5(\lm32_cpu/instruction_unit/mux591 ),
    .O(\lm32_cpu/instruction_unit/pc_a [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux911  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [25]),
    .I3(\lm32_cpu/instruction_unit/pc_f [25]),
    .I4(\lm32_cpu/instruction_unit/pc_x [25]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux91 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux913  (
    .I0(\lm32_cpu/instruction_unit/mux911_7981 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<23> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [25]),
    .I5(\lm32_cpu/instruction_unit/mux91 ),
    .O(\lm32_cpu/instruction_unit/pc_a [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux931  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [26]),
    .I3(\lm32_cpu/instruction_unit/pc_f [26]),
    .I4(\lm32_cpu/instruction_unit/pc_x [26]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux93 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux933  (
    .I0(\lm32_cpu/instruction_unit/mux931_7983 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<24> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [26]),
    .I5(\lm32_cpu/instruction_unit/mux93 ),
    .O(\lm32_cpu/instruction_unit/pc_a [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux951  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [27]),
    .I3(\lm32_cpu/instruction_unit/pc_f [27]),
    .I4(\lm32_cpu/instruction_unit/pc_x [27]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux95 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux953  (
    .I0(\lm32_cpu/instruction_unit/mux951_7985 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<25> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [27]),
    .I5(\lm32_cpu/instruction_unit/mux95 ),
    .O(\lm32_cpu/instruction_unit/pc_a [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux971  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [28]),
    .I3(\lm32_cpu/instruction_unit/pc_f [28]),
    .I4(\lm32_cpu/instruction_unit/pc_x [28]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux97 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux973  (
    .I0(\lm32_cpu/instruction_unit/mux971_7987 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<26> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [28]),
    .I5(\lm32_cpu/instruction_unit/mux97 ),
    .O(\lm32_cpu/instruction_unit/pc_a [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \lm32_cpu/instruction_unit/mux991  (
    .I0(\lm32_cpu/instruction_unit/mux1017 ),
    .I1(\lm32_cpu/branch_predict_taken_d ),
    .I2(\lm32_cpu/branch_target_d [29]),
    .I3(\lm32_cpu/instruction_unit/pc_f [29]),
    .I4(\lm32_cpu/instruction_unit/pc_x [29]),
    .I5(\lm32_cpu/instruction_unit/mux1019 ),
    .O(\lm32_cpu/instruction_unit/mux99 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \lm32_cpu/instruction_unit/mux993  (
    .I0(\lm32_cpu/instruction_unit/mux991_7989 ),
    .I1(\lm32_cpu/instruction_unit/mux10111 ),
    .I2(\lm32_cpu/instruction_unit/pc_f[31]_GND_4_o_add_11_OUT<27> ),
    .I3(\lm32_cpu/instruction_unit/mux1015_5780 ),
    .I4(\lm32_cpu/instruction_unit/restart_address [29]),
    .I5(\lm32_cpu/instruction_unit/mux99 ),
    .O(\lm32_cpu/instruction_unit/pc_a [29])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_5998 ),
    .I1(\lm32_cpu/instruction_unit/icache/refill_offset [2]),
    .O(N182)
  );
  LUT6 #(
    .INIT ( 64'h2A1A2A1A2A1AAA9A ))
  \lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_offset [3]),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I3(N182),
    .I4(\lm32_cpu/instruction_unit/icache/miss ),
    .I5(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/state[3]_refill_offset[3]_select_64_OUT<1>_6167 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o<7>_SW0  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o<7>  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .I1(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .I3(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .I4(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .I5(N184),
    .O(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1_SW0  (
    .I0(\lm32_cpu/load_store_unit/size_w [0]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_6386 ),
    .O(N186)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8000 ))
  \lm32_cpu/load_store_unit/load_data_w<1>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/size_w [1]),
    .I3(N186),
    .I4(\lm32_cpu/load_store_unit/_n0414 [0]),
    .I5(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 ),
    .O(\lm32_cpu/load_store_unit/load_data_w<1>1_6264 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2_SW0  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_6386 ),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF80 ))
  \lm32_cpu/load_store_unit/load_data_w<17>2  (
    .I0(\lm32_cpu/operand_w [1]),
    .I1(N188),
    .I2(\lm32_cpu/load_store_unit/load_data_w<25>31 ),
    .I3(\lm32_cpu/load_store_unit/_n0404 [0]),
    .I4(\lm32_cpu/load_store_unit/_n0408 [0]),
    .I5(\lm32_cpu/load_store_unit/_n0410 [0]),
    .O(\lm32_cpu/load_store_unit/load_data_w<17>2_6265 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/mux32125_SW0  (
    .I0(\lm32_cpu/load_store_unit/d_adr_o [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/refilling_5632 ),
    .O(N190)
  );
  LUT6 #(
    .INIT ( 64'hAA80FFD5AA80AA80 ))
  \lm32_cpu/load_store_unit/mux32125  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(lm32_dbus_ack),
    .I2(N190),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I5(\lm32_cpu/operand_m [3]),
    .O(\lm32_cpu/load_store_unit/d_adr_o[31]_d_adr_o[31]_mux_56_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_SW0  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_offset [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_offset [2]),
    .O(N192)
  );
  LUT6 #(
    .INIT ( 64'hFF8AAA8AAA8AAA8A ))
  \lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/stall_a ),
    .I2(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I4(\lm32_cpu/load_store_unit/dcache_refill_ready_6421 ),
    .I5(N192),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_restart_request_Select_54_o_6606 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .I1(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .I2(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .I3(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_7996 )
  );
  LUT6 #(
    .INIT ( 64'hAEAEAEAEAEAEBFAE ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I2(\lm32_cpu/dflush_m_5220 ),
    .I3(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In11_7996 ),
    .I4(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .I5(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_7997 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/shifter/Sh30_SW0  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_0_x [31]),
    .I2(\lm32_cpu/operand_0_x [0]),
    .O(N194)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \lm32_cpu/shifter/Sh30  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(N194),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(\lm32_cpu/shifter/Sh30_6779 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1281  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_0_x [31]),
    .I3(\lm32_cpu/operand_0_x [29]),
    .I4(\lm32_cpu/operand_0_x [2]),
    .I5(\lm32_cpu/operand_0_x [0]),
    .O(\lm32_cpu/shifter/Sh1281_7999 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1282  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [3]),
    .I2(\lm32_cpu/shifter/Sh110 ),
    .I3(\lm32_cpu/shifter/Sh810 ),
    .I4(\lm32_cpu/shifter/Sh710 ),
    .I5(\lm32_cpu/shifter/Sh1281_7999 ),
    .O(\lm32_cpu/shifter/Sh1282_8000 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh1283  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh641 ),
    .I3(\lm32_cpu/shifter/Sh801 ),
    .I4(\lm32_cpu/shifter/Sh761 ),
    .I5(\lm32_cpu/shifter/Sh1282_8000 ),
    .O(\lm32_cpu/shifter/Sh128 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh142  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh781 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N198),
    .I5(\lm32_cpu/shifter/Sh741 ),
    .O(\lm32_cpu/shifter/Sh142_6757 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh141  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh771 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N200),
    .I5(\lm32_cpu/shifter/Sh731 ),
    .O(\lm32_cpu/shifter/Sh141_6758 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \lm32_cpu/shifter/Sh140  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/operand_1_x [4]),
    .I2(\lm32_cpu/shifter/Sh761 ),
    .I3(\lm32_cpu/shifter/Sh100 ),
    .I4(N202),
    .I5(\lm32_cpu/shifter/Sh721 ),
    .O(\lm32_cpu/shifter/Sh140_6759 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh139_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh31 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh27 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N204)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh139  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh751 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh711 ),
    .I4(N204),
    .O(\lm32_cpu/shifter/Sh139_6760 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh138_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh30_6779 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh26 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N206)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh138  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh741 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh701 ),
    .I4(N206),
    .O(\lm32_cpu/shifter/Sh138_6761 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh129_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh810 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh102 ),
    .I4(\lm32_cpu/shifter/Sh111 ),
    .I5(\lm32_cpu/shifter/Sh110 ),
    .O(N208)
  );
  LUT6 #(
    .INIT ( 64'hF858A808FD5DAD0D ))
  \lm32_cpu/shifter/Sh129  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh771 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh811 ),
    .I4(\lm32_cpu/shifter/Sh651 ),
    .I5(N208),
    .O(\lm32_cpu/shifter/Sh129_6770 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh137_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh29 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh25 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N2101)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh137  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh731 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh691 ),
    .I4(N2101),
    .O(\lm32_cpu/shifter/Sh137_6762 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh131_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh101 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh112 ),
    .I4(\lm32_cpu/shifter/Sh32 ),
    .I5(\lm32_cpu/shifter/Sh210 ),
    .O(N2121)
  );
  LUT6 #(
    .INIT ( 64'hF858A808FD5DAD0D ))
  \lm32_cpu/shifter/Sh131  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh791 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh831 ),
    .I4(\lm32_cpu/shifter/Sh671 ),
    .I5(N2121),
    .O(\lm32_cpu/shifter/Sh131_6768 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \lm32_cpu/shifter/Sh130_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh102 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh101 ),
    .I4(\lm32_cpu/shifter/Sh210 ),
    .I5(\lm32_cpu/shifter/Sh111 ),
    .O(N2141)
  );
  LUT6 #(
    .INIT ( 64'hF858A808FD5DAD0D ))
  \lm32_cpu/shifter/Sh130  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh781 ),
    .I2(\lm32_cpu/operand_1_x [2]),
    .I3(\lm32_cpu/shifter/Sh821 ),
    .I4(\lm32_cpu/shifter/Sh661 ),
    .I5(N2141),
    .O(\lm32_cpu/shifter/Sh130_6769 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I2(\lm32_cpu/mc_arithmetic/cycles [4]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .O(N2161)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8FFFFFFFFFF ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<5>1  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [5]),
    .I1(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I2(N2161),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles5 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010911  (
    .I0(\lm32_cpu/mc_arithmetic/b [25]),
    .I1(\lm32_cpu/mc_arithmetic/b [26]),
    .I2(\lm32_cpu/mc_arithmetic/b [24]),
    .I3(\lm32_cpu/mc_arithmetic/b [23]),
    .I4(\lm32_cpu/mc_arithmetic/b [22]),
    .I5(\lm32_cpu/mc_arithmetic/b [21]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n01091 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010912  (
    .I0(\lm32_cpu/mc_arithmetic/b [1]),
    .I1(\lm32_cpu/mc_arithmetic/b [20]),
    .I2(\lm32_cpu/mc_arithmetic/b [19]),
    .I3(\lm32_cpu/mc_arithmetic/b [18]),
    .I4(\lm32_cpu/mc_arithmetic/b [17]),
    .I5(\lm32_cpu/mc_arithmetic/b [16]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010911_8012 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010913  (
    .I0(\lm32_cpu/mc_arithmetic/b [14]),
    .I1(\lm32_cpu/mc_arithmetic/b [15]),
    .I2(\lm32_cpu/mc_arithmetic/b [13]),
    .I3(\lm32_cpu/mc_arithmetic/b [12]),
    .I4(\lm32_cpu/mc_arithmetic/b [11]),
    .I5(\lm32_cpu/mc_arithmetic/b [10]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010912_8013 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010914  (
    .I0(\lm32_cpu/mc_arithmetic/b [0]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux__n010911_8012 ),
    .I2(\lm32_cpu/mc_arithmetic/Mmux__n010912_8013 ),
    .I3(\lm32_cpu/mc_arithmetic/Mmux__n01091 ),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010913_8014 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010915  (
    .I0(\lm32_cpu/mc_arithmetic/b [7]),
    .I1(\lm32_cpu/mc_arithmetic/b [8]),
    .I2(\lm32_cpu/mc_arithmetic/b [6]),
    .I3(\lm32_cpu/mc_arithmetic/b [5]),
    .I4(\lm32_cpu/mc_arithmetic/b [4]),
    .I5(\lm32_cpu/mc_arithmetic/b [3]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010914_8015 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010916  (
    .I0(\lm32_cpu/mc_arithmetic/b [30]),
    .I1(\lm32_cpu/mc_arithmetic/b [31]),
    .I2(\lm32_cpu/mc_arithmetic/b [2]),
    .I3(\lm32_cpu/mc_arithmetic/b [29]),
    .I4(\lm32_cpu/mc_arithmetic/b [28]),
    .I5(\lm32_cpu/mc_arithmetic/b [27]),
    .O(\lm32_cpu/mc_arithmetic/Mmux__n010915_8016 )
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In2  (
    .I0(\lm32_cpu/valid_d_5459 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFFFFFFFFFF ))
  \lm32_cpu/decoder/eret_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(N2201)
  );
  LUT6 #(
    .INIT ( 64'h0000000008000000 ))
  \lm32_cpu/decoder/eret  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I5(N2201),
    .O(\lm32_cpu/eret_d )
  );
  LUT5 #(
    .INIT ( 32'hDED6FEF7 ))
  \lm32_cpu/decoder/Mmux_immediate102_SW0  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(N2241)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \lm32_cpu/decoder/Mmux_immediate102  (
    .I0(\lm32_cpu/decoder/Mmux_immediate101 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(N2241),
    .O(\lm32_cpu/decoder/Mmux_immediate102_7277 )
  );
  IBUF   serial_rx_IBUF (
    .I(serial_rx),
    .O(serial_rx_IBUF_0)
  );
  IBUF   user_btn0_IBUF (
    .I(user_btn0),
    .O(user_btn0_IBUF_2)
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_184),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_185),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_186),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_187),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_188),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_189),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_190),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_191),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_192),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_193),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_194),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_195),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_196),
    .O(ddram_a[0])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_197),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_198),
    .O(ddram_ba[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_83),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_82),
    .O(ddram_dm[0])
  );
  OBUF   serial_tx_OBUF (
    .I(serial_tx_OBUF_1346),
    .O(serial_tx)
  );
  OBUF   ddram_clock_p_OBUF (
    .I(ddram_clock_p_OBUF_213),
    .O(ddram_clock_p)
  );
  OBUF   ddram_clock_n_OBUF (
    .I(ddram_clock_n_OBUF_215),
    .O(ddram_clock_n)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_199),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_200),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_201),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_202),
    .O(ddram_we_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_rx_busy (
    .C(sys_clk),
    .D(uart_phy_rx_busy_glue_set_8046),
    .R(sys_rst),
    .Q(uart_phy_rx_busy_41)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(sdram_cmd_payload_ras_glue_set_8047),
    .R(sys_rst),
    .Q(sdram_cmd_payload_ras_757)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_phy_tx_busy (
    .C(sys_clk),
    .D(uart_phy_tx_busy_glue_set_8048),
    .R(sys_rst),
    .Q(uart_phy_tx_busy_1345)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_pending (
    .C(sys_clk),
    .D(uart_tx_pending_glue_set_8049),
    .R(sys_rst),
    .Q(uart_tx_pending_1347)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_pending (
    .C(sys_clk),
    .D(uart_rx_pending_glue_set_8050),
    .R(sys_rst),
    .Q(uart_rx_pending_1348)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_zero_pending (
    .C(sys_clk),
    .D(timer0_zero_pending_glue_set_8051),
    .R(sys_rst),
    .Q(timer0_zero_pending_1351)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_rx_fifo_readable (
    .C(sys_clk),
    .D(uart_rx_fifo_readable_glue_set_8052),
    .R(sys_rst),
    .Q(uart_rx_fifo_readable_1350)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine0_row_opened_glue_set_8053),
    .R(sys_rst),
    .Q(sdram_bankmachine0_row_opened_1352)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine0_twtpcon_ready_glue_rst_8054),
    .S(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_ready_1354)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine2_row_opened_glue_set_8055),
    .R(sys_rst),
    .Q(sdram_bankmachine2_row_opened_1358)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine1_row_opened_glue_set_8056),
    .R(sys_rst),
    .Q(sdram_bankmachine1_row_opened_1355)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine1_twtpcon_ready_glue_rst_8057),
    .S(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_ready_1357)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine3_twtpcon_ready_glue_rst_8058),
    .S(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_ready_1363)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(sdram_bankmachine2_twtpcon_ready_glue_rst_8059),
    .S(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_ready_1360)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(sdram_bankmachine3_row_opened_glue_set_8060),
    .R(sys_rst),
    .Q(sdram_bankmachine3_row_opened_1361)
  );
  FDS #(
    .INIT ( 1'b1 ))
  sdram_twtrcon_ready (
    .C(sys_clk),
    .D(sdram_twtrcon_ready_glue_rst_8061),
    .S(sys_rst),
    .Q(sdram_twtrcon_ready_1372)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_8062),
    .R(sys_rst),
    .Q(basesoc_grant_1373)
  );
  FDR #(
    .INIT ( 1'b0 ))
  uart_tx_fifo_readable (
    .C(sys_clk),
    .D(uart_tx_fifo_readable_glue_set_8063),
    .R(sys_rst),
    .Q(uart_tx_fifo_readable_1349)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record0_cke_glue_set (
    .I0(ddrphy_record0_cke_BRB0_8244),
    .I1(ddrphy_record0_cke_BRB1_8245),
    .O(ddrphy_record0_cke)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record0_ras_n_glue_set (
    .I0(ddrphy_record0_ras_n_BRB0_8229),
    .I1(ddrphy_record0_ras_n_BRB1_8230),
    .O(ddrphy_record0_ras_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record0_cas_n_glue_set (
    .I0(ddrphy_record0_cas_n_BRB0_8231),
    .I1(ddrphy_record0_ras_n_BRB1_8230),
    .O(ddrphy_record0_cas_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record0_we_n_glue_set (
    .I0(ddrphy_record0_we_n_BRB0_8232),
    .I1(ddrphy_record0_ras_n_BRB1_8230),
    .O(ddrphy_record0_we_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record1_cas_n_glue_set (
    .I0(ddrphy_record1_cas_n_BRB0_8233),
    .I1(ddrphy_record1_cas_n_BRB1_8234),
    .O(ddrphy_record1_cas_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record1_ras_n_glue_set (
    .I0(ddrphy_record1_ras_n_BRB0_8235),
    .I1(ddrphy_record1_cas_n_BRB1_8234),
    .O(ddrphy_record1_ras_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record1_we_n_glue_set (
    .I0(ddrphy_record1_we_n_BRB0_8236),
    .I1(ddrphy_record1_cas_n_BRB1_8234),
    .O(ddrphy_record1_we_n)
  );
  FDS   serial_tx_6230 (
    .C(sys_clk),
    .D(serial_tx_glue_rst_8064),
    .S(sys_rst),
    .Q(serial_tx_OBUF_1346)
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine0_twtpcon_count_0_glue_set_8065),
    .R(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine0_twtpcon_count_1_glue_set_8066),
    .R(sys_rst),
    .Q(sdram_bankmachine0_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine1_twtpcon_count_0_glue_set_8067),
    .R(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine1_twtpcon_count_1_glue_set_8068),
    .R(sys_rst),
    .Q(sdram_bankmachine1_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine3_twtpcon_count_0_glue_set_8069),
    .R(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine3_twtpcon_count_1_glue_set_8070),
    .R(sys_rst),
    .Q(sdram_bankmachine3_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .D(sdram_bankmachine2_twtpcon_count_0_glue_set_8071),
    .R(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .D(sdram_bankmachine2_twtpcon_count_1_glue_set_8073),
    .R(sys_rst),
    .Q(sdram_bankmachine2_twtpcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_twtrcon_count_0 (
    .C(sys_clk),
    .D(sdram_twtrcon_count_0_glue_set_8074),
    .R(sys_rst),
    .Q(sdram_twtrcon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_twtrcon_count_1 (
    .C(sys_clk),
    .D(sdram_twtrcon_count_1_glue_set_8075),
    .R(sys_rst),
    .Q(sdram_twtrcon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_0 (
    .C(sys_clk),
    .D(sdram_time0_0_glue_set_8076),
    .R(sys_rst),
    .Q(sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_1 (
    .C(sys_clk),
    .D(sdram_time0_1_glue_set_8077),
    .R(sys_rst),
    .Q(sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_2 (
    .C(sys_clk),
    .D(sdram_time0_2_glue_set_8078),
    .R(sys_rst),
    .Q(sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_3 (
    .C(sys_clk),
    .D(sdram_time0_3_glue_set_8079),
    .R(sys_rst),
    .Q(sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time0_4 (
    .C(sys_clk),
    .D(sdram_time0_4_glue_set_8080),
    .R(sys_rst),
    .Q(sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_0 (
    .C(sys_clk),
    .D(sdram_time1_0_glue_set_8081),
    .R(sys_rst),
    .Q(sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_1 (
    .C(sys_clk),
    .D(sdram_time1_1_glue_set_8082),
    .R(sys_rst),
    .Q(sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_2 (
    .C(sys_clk),
    .D(sdram_time1_2_glue_set_8083),
    .R(sys_rst),
    .Q(sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  sdram_time1_3 (
    .C(sys_clk),
    .D(sdram_time1_3_glue_set_8084),
    .R(sys_rst),
    .Q(sdram_time1[3])
  );
  FDR   \lm32_cpu/write_enable_m  (
    .C(sys_clk),
    .D(\lm32_cpu/write_enable_m_glue_set_8085 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/write_enable_m_5195 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_8086 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_312 )
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_3  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_8087 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [3])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_2  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_8088 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [2])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_8089 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [1])
  );
  FDR   \lm32_cpu/load_store_unit/d_sel_o_0  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_8090 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_sel_o [0])
  );
  FDR   \lm32_cpu/load_store_unit/d_cyc_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_8092 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_cyc_o_313 )
  );
  FDR   \lm32_cpu/load_store_unit/stall_wb_load  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_8094 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/stall_wb_load_5631 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/_n0361_inv ),
    .I1(\lm32_cpu/load_store_unit/stall_wb_load_5631 ),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_8093 )
  );
  FDR   \lm32_cpu/load_store_unit/d_we_o  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/d_we_o_glue_set_8095 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/d_we_o_314 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_rt  (
    .I0(timer0_value[0]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_cy<0>_rt_8096 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<1>_rt  (
    .I0(sdram_bandwidth_counter_0_1416),
    .O(\Madd_n3531_cy<1>_rt_8097 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<2>_rt  (
    .I0(sdram_bandwidth_counter_1_1415),
    .O(\Madd_n3531_cy<2>_rt_8098 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<3>_rt  (
    .I0(sdram_bandwidth_counter_2_1414),
    .O(\Madd_n3531_cy<3>_rt_8099 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<4>_rt  (
    .I0(sdram_bandwidth_counter_3_1413),
    .O(\Madd_n3531_cy<4>_rt_8100 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<5>_rt  (
    .I0(sdram_bandwidth_counter_4_1412),
    .O(\Madd_n3531_cy<5>_rt_8101 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<6>_rt  (
    .I0(sdram_bandwidth_counter_5_1411),
    .O(\Madd_n3531_cy<6>_rt_8102 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<7>_rt  (
    .I0(sdram_bandwidth_counter_6_1410),
    .O(\Madd_n3531_cy<7>_rt_8103 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<8>_rt  (
    .I0(sdram_bandwidth_counter_7_1409),
    .O(\Madd_n3531_cy<8>_rt_8104 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<9>_rt  (
    .I0(sdram_bandwidth_counter_8_1408),
    .O(\Madd_n3531_cy<9>_rt_8105 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<10>_rt  (
    .I0(sdram_bandwidth_counter_9_1407),
    .O(\Madd_n3531_cy<10>_rt_8106 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<11>_rt  (
    .I0(sdram_bandwidth_counter_10_1406),
    .O(\Madd_n3531_cy<11>_rt_8107 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<12>_rt  (
    .I0(sdram_bandwidth_counter_11_1405),
    .O(\Madd_n3531_cy<12>_rt_8108 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<13>_rt  (
    .I0(sdram_bandwidth_counter_12_1404),
    .O(\Madd_n3531_cy<13>_rt_8109 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<14>_rt  (
    .I0(sdram_bandwidth_counter_13_1403),
    .O(\Madd_n3531_cy<14>_rt_8110 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<15>_rt  (
    .I0(sdram_bandwidth_counter_14_1402),
    .O(\Madd_n3531_cy<15>_rt_8111 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<16>_rt  (
    .I0(sdram_bandwidth_counter_15_1401),
    .O(\Madd_n3531_cy<16>_rt_8112 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<17>_rt  (
    .I0(sdram_bandwidth_counter_16_1400),
    .O(\Madd_n3531_cy<17>_rt_8113 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<18>_rt  (
    .I0(sdram_bandwidth_counter_17_1399),
    .O(\Madd_n3531_cy<18>_rt_8114 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<19>_rt  (
    .I0(sdram_bandwidth_counter_18_1398),
    .O(\Madd_n3531_cy<19>_rt_8115 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<20>_rt  (
    .I0(sdram_bandwidth_counter_19_1397),
    .O(\Madd_n3531_cy<20>_rt_8116 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<21>_rt  (
    .I0(sdram_bandwidth_counter_20_1396),
    .O(\Madd_n3531_cy<21>_rt_8117 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<22>_rt  (
    .I0(sdram_bandwidth_counter_21_1395),
    .O(\Madd_n3531_cy<22>_rt_8118 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3531_cy<23>_rt  (
    .I0(sdram_bandwidth_counter_22_1394),
    .O(\Madd_n3531_cy<23>_rt_8119 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_8120 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<1>_rt  (
    .I0(ctrl_bus_errors[1]),
    .O(\Mcount_ctrl_bus_errors_cy<1>_rt_8121 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<2>_rt  (
    .I0(ctrl_bus_errors[2]),
    .O(\Mcount_ctrl_bus_errors_cy<2>_rt_8122 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<3>_rt  (
    .I0(ctrl_bus_errors[3]),
    .O(\Mcount_ctrl_bus_errors_cy<3>_rt_8123 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<4>_rt  (
    .I0(ctrl_bus_errors[4]),
    .O(\Mcount_ctrl_bus_errors_cy<4>_rt_8124 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<5>_rt  (
    .I0(ctrl_bus_errors[5]),
    .O(\Mcount_ctrl_bus_errors_cy<5>_rt_8125 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<6>_rt  (
    .I0(ctrl_bus_errors[6]),
    .O(\Mcount_ctrl_bus_errors_cy<6>_rt_8126 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<7>_rt  (
    .I0(ctrl_bus_errors[7]),
    .O(\Mcount_ctrl_bus_errors_cy<7>_rt_8127 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<8>_rt  (
    .I0(ctrl_bus_errors[8]),
    .O(\Mcount_ctrl_bus_errors_cy<8>_rt_8128 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<9>_rt  (
    .I0(ctrl_bus_errors[9]),
    .O(\Mcount_ctrl_bus_errors_cy<9>_rt_8129 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<10>_rt  (
    .I0(ctrl_bus_errors[10]),
    .O(\Mcount_ctrl_bus_errors_cy<10>_rt_8130 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<11>_rt  (
    .I0(ctrl_bus_errors[11]),
    .O(\Mcount_ctrl_bus_errors_cy<11>_rt_8131 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<12>_rt  (
    .I0(ctrl_bus_errors[12]),
    .O(\Mcount_ctrl_bus_errors_cy<12>_rt_8132 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<13>_rt  (
    .I0(ctrl_bus_errors[13]),
    .O(\Mcount_ctrl_bus_errors_cy<13>_rt_8133 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<14>_rt  (
    .I0(ctrl_bus_errors[14]),
    .O(\Mcount_ctrl_bus_errors_cy<14>_rt_8134 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<15>_rt  (
    .I0(ctrl_bus_errors[15]),
    .O(\Mcount_ctrl_bus_errors_cy<15>_rt_8135 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<16>_rt  (
    .I0(ctrl_bus_errors[16]),
    .O(\Mcount_ctrl_bus_errors_cy<16>_rt_8136 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<17>_rt  (
    .I0(ctrl_bus_errors[17]),
    .O(\Mcount_ctrl_bus_errors_cy<17>_rt_8137 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<18>_rt  (
    .I0(ctrl_bus_errors[18]),
    .O(\Mcount_ctrl_bus_errors_cy<18>_rt_8138 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<19>_rt  (
    .I0(ctrl_bus_errors[19]),
    .O(\Mcount_ctrl_bus_errors_cy<19>_rt_8139 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<20>_rt  (
    .I0(ctrl_bus_errors[20]),
    .O(\Mcount_ctrl_bus_errors_cy<20>_rt_8140 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<21>_rt  (
    .I0(ctrl_bus_errors[21]),
    .O(\Mcount_ctrl_bus_errors_cy<21>_rt_8141 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<22>_rt  (
    .I0(ctrl_bus_errors[22]),
    .O(\Mcount_ctrl_bus_errors_cy<22>_rt_8142 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<23>_rt  (
    .I0(ctrl_bus_errors[23]),
    .O(\Mcount_ctrl_bus_errors_cy<23>_rt_8143 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<24>_rt  (
    .I0(ctrl_bus_errors[24]),
    .O(\Mcount_ctrl_bus_errors_cy<24>_rt_8144 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<25>_rt  (
    .I0(ctrl_bus_errors[25]),
    .O(\Mcount_ctrl_bus_errors_cy<25>_rt_8145 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<26>_rt  (
    .I0(ctrl_bus_errors[26]),
    .O(\Mcount_ctrl_bus_errors_cy<26>_rt_8146 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<27>_rt  (
    .I0(ctrl_bus_errors[27]),
    .O(\Mcount_ctrl_bus_errors_cy<27>_rt_8147 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<28>_rt  (
    .I0(ctrl_bus_errors[28]),
    .O(\Mcount_ctrl_bus_errors_cy<28>_rt_8148 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<29>_rt  (
    .I0(ctrl_bus_errors[29]),
    .O(\Mcount_ctrl_bus_errors_cy<29>_rt_8149 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_cy<30>_rt  (
    .I0(ctrl_bus_errors[30]),
    .O(\Mcount_ctrl_bus_errors_cy<30>_rt_8150 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<30>_rt  (
    .I0(\lm32_cpu/cc [30]),
    .O(\lm32_cpu/Mcount_cc_cy<30>_rt_8151 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<29>_rt  (
    .I0(\lm32_cpu/cc [29]),
    .O(\lm32_cpu/Mcount_cc_cy<29>_rt_8152 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<28>_rt  (
    .I0(\lm32_cpu/cc [28]),
    .O(\lm32_cpu/Mcount_cc_cy<28>_rt_8153 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<27>_rt  (
    .I0(\lm32_cpu/cc [27]),
    .O(\lm32_cpu/Mcount_cc_cy<27>_rt_8154 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<26>_rt  (
    .I0(\lm32_cpu/cc [26]),
    .O(\lm32_cpu/Mcount_cc_cy<26>_rt_8155 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<25>_rt  (
    .I0(\lm32_cpu/cc [25]),
    .O(\lm32_cpu/Mcount_cc_cy<25>_rt_8156 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<24>_rt  (
    .I0(\lm32_cpu/cc [24]),
    .O(\lm32_cpu/Mcount_cc_cy<24>_rt_8157 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<23>_rt  (
    .I0(\lm32_cpu/cc [23]),
    .O(\lm32_cpu/Mcount_cc_cy<23>_rt_8158 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<22>_rt  (
    .I0(\lm32_cpu/cc [22]),
    .O(\lm32_cpu/Mcount_cc_cy<22>_rt_8159 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<21>_rt  (
    .I0(\lm32_cpu/cc [21]),
    .O(\lm32_cpu/Mcount_cc_cy<21>_rt_8160 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<20>_rt  (
    .I0(\lm32_cpu/cc [20]),
    .O(\lm32_cpu/Mcount_cc_cy<20>_rt_8161 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<19>_rt  (
    .I0(\lm32_cpu/cc [19]),
    .O(\lm32_cpu/Mcount_cc_cy<19>_rt_8162 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<18>_rt  (
    .I0(\lm32_cpu/cc [18]),
    .O(\lm32_cpu/Mcount_cc_cy<18>_rt_8163 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<17>_rt  (
    .I0(\lm32_cpu/cc [17]),
    .O(\lm32_cpu/Mcount_cc_cy<17>_rt_8164 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<16>_rt  (
    .I0(\lm32_cpu/cc [16]),
    .O(\lm32_cpu/Mcount_cc_cy<16>_rt_8165 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<15>_rt  (
    .I0(\lm32_cpu/cc [15]),
    .O(\lm32_cpu/Mcount_cc_cy<15>_rt_8166 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<14>_rt  (
    .I0(\lm32_cpu/cc [14]),
    .O(\lm32_cpu/Mcount_cc_cy<14>_rt_8167 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<13>_rt  (
    .I0(\lm32_cpu/cc [13]),
    .O(\lm32_cpu/Mcount_cc_cy<13>_rt_8168 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<12>_rt  (
    .I0(\lm32_cpu/cc [12]),
    .O(\lm32_cpu/Mcount_cc_cy<12>_rt_8169 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<11>_rt  (
    .I0(\lm32_cpu/cc [11]),
    .O(\lm32_cpu/Mcount_cc_cy<11>_rt_8170 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<10>_rt  (
    .I0(\lm32_cpu/cc [10]),
    .O(\lm32_cpu/Mcount_cc_cy<10>_rt_8171 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<9>_rt  (
    .I0(\lm32_cpu/cc [9]),
    .O(\lm32_cpu/Mcount_cc_cy<9>_rt_8172 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<8>_rt  (
    .I0(\lm32_cpu/cc [8]),
    .O(\lm32_cpu/Mcount_cc_cy<8>_rt_8173 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<7>_rt  (
    .I0(\lm32_cpu/cc [7]),
    .O(\lm32_cpu/Mcount_cc_cy<7>_rt_8174 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<6>_rt  (
    .I0(\lm32_cpu/cc [6]),
    .O(\lm32_cpu/Mcount_cc_cy<6>_rt_8175 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<5>_rt  (
    .I0(\lm32_cpu/cc [5]),
    .O(\lm32_cpu/Mcount_cc_cy<5>_rt_8176 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<4>_rt  (
    .I0(\lm32_cpu/cc [4]),
    .O(\lm32_cpu/Mcount_cc_cy<4>_rt_8177 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<3>_rt  (
    .I0(\lm32_cpu/cc [3]),
    .O(\lm32_cpu/Mcount_cc_cy<3>_rt_8178 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<2>_rt  (
    .I0(\lm32_cpu/cc [2]),
    .O(\lm32_cpu/Mcount_cc_cy<2>_rt_8179 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_cy<1>_rt  (
    .I0(\lm32_cpu/cc [1]),
    .O(\lm32_cpu/Mcount_cc_cy<1>_rt_8180 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<28>_rt_8181 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<27>_rt_8182 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<26>_rt_8183 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<25>_rt_8184 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<24>_rt_8185 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<23>_rt_8186 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<22>_rt_8187 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<21>_rt_8188 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<20>_rt_8189 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<19>_rt_8190 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<18>_rt_8191 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<17>_rt_8192 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<16>_rt_8193 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<15>_rt_8194 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<14>_rt_8195 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<13>_rt_8196 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<12>_rt_8197 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<11>_rt_8198 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<10>_rt_8199 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<9>_rt_8200 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<8>_rt_8201 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<7>_rt_8202 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<6>_rt_8203 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<5>_rt_8204 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<4>_rt_8205 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<3>_rt_8206 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<2>_rt_8207 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_cy<1>_rt_8208 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/instruction_unit/icache/flush_set [0]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>_rt_8209 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt  (
    .I0(\lm32_cpu/load_store_unit/dcache/flush_set [0]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>_rt_8210 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_ctrl_bus_errors_xor<31>_rt  (
    .I0(ctrl_bus_errors[31]),
    .O(\Mcount_ctrl_bus_errors_xor<31>_rt_8211 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/Mcount_cc_xor<31>_rt  (
    .I0(\lm32_cpu/cc [31]),
    .O(\lm32_cpu/Mcount_cc_xor<31>_rt_8212 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt  (
    .I0(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_xor<29>_rt_8213 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  bus_wishbone_ack (
    .C(sys_clk),
    .D(bus_wishbone_ack_rstpot_8214),
    .R(sys_rst),
    .Q(bus_wishbone_ack_826)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  timer0_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank2_en0_re),
    .I1(timer0_en_storage_full_1304),
    .I2(interface_dat_w[0]),
    .O(timer0_en_storage_full_rstpot_8215)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_en_storage_full (
    .C(sys_clk),
    .D(timer0_en_storage_full_rstpot_8215),
    .R(sys_rst),
    .Q(timer0_en_storage_full_1304)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  timer0_eventmanager_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank2_ev_enable0_re),
    .I1(timer0_eventmanager_storage_full_1305),
    .I2(interface_dat_w[0]),
    .O(timer0_eventmanager_storage_full_rstpot_8216)
  );
  FDR #(
    .INIT ( 1'b0 ))
  timer0_eventmanager_storage_full (
    .C(sys_clk),
    .D(timer0_eventmanager_storage_full_rstpot_8216),
    .R(sys_rst),
    .Q(timer0_eventmanager_storage_full_1305)
  );
  FDR   \lm32_cpu/valid_m  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_m_rstpot_8217 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/valid_m_5457 )
  );
  FDR   \lm32_cpu/valid_d  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_d_rstpot_8218 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/valid_d_5459 )
  );
  FDR   \lm32_cpu/valid_x  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_x_rstpot_8219 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/valid_x_5458 )
  );
  FDR   \lm32_cpu/interrupt_unit/ie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/ie_rstpot_8220 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/ie_5744 )
  );
  FDR   \lm32_cpu/interrupt_unit/eie  (
    .C(sys_clk),
    .D(\lm32_cpu/interrupt_unit/eie_rstpot_8221 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/interrupt_unit/eie_5745 )
  );
  FDR   \lm32_cpu/load_store_unit/wb_load_complete  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_8222 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/wb_load_complete_6385 )
  );
  FDR   \lm32_cpu/valid_f  (
    .C(sys_clk),
    .D(\lm32_cpu/valid_f_rstpot_8223 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/valid_f_5196 )
  );
  FD #(
    .INIT ( 1'b0 ))
  sram_bus_ack (
    .C(sys_clk),
    .D(sram_bus_ack_rstpot_8224),
    .Q(sram_bus_ack_479)
  );
  FD #(
    .INIT ( 1'b0 ))
  sdram_cmd_payload_we (
    .C(sys_clk),
    .D(sdram_cmd_payload_we_rstpot_8225),
    .Q(sdram_cmd_payload_we_666)
  );
  FD #(
    .INIT ( 1'b0 ))
  interface_we (
    .C(sys_clk),
    .D(interface_we_rstpot_8226),
    .Q(interface_we_766)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sel (
    .C(sdram_half_clk),
    .D(ddrphy_phase_sel_rstpot_8227),
    .Q(ddrphy_phase_sel_205)
  );
  FD   \lm32_cpu/dflush_m  (
    .C(sys_clk),
    .D(\lm32_cpu/dflush_m_rstpot1_8228 ),
    .Q(\lm32_cpu/dflush_m_5220 )
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_ras_n_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_ras_n),
    .Q(ddrphy_record0_ras_n_BRB0_8229)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(_n4793),
    .Q(ddrphy_record0_ras_n_BRB1_8230)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_cas_n),
    .Q(ddrphy_record0_cas_n_BRB0_8231)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_we_n_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_master_p0_we_n),
    .Q(ddrphy_record0_we_n_BRB0_8232)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_cas_n),
    .Q(ddrphy_record1_cas_n_BRB0_8233)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(_n4802),
    .Q(ddrphy_record1_cas_n_BRB1_8234)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_ras_n_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_ras_n),
    .Q(ddrphy_record1_ras_n_BRB0_8235)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_we_n_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_master_p1_we_n),
    .Q(ddrphy_record1_we_n_BRB0_8236)
  );
  FD   ddram_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(ddrphy_phase_sel_205),
    .Q(ddram_cas_n_BRB0_8237)
  );
  FD   ddram_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(ddrphy_record0_cas_n),
    .Q(ddram_cas_n_BRB1_8238)
  );
  FD   ddram_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(ddrphy_record1_cas_n),
    .Q(ddram_cas_n_BRB2_8239)
  );
  FD   ddram_ras_n_BRB1 (
    .C(sdram_half_clk),
    .D(ddrphy_record0_ras_n),
    .Q(ddram_ras_n_BRB1_8240)
  );
  FD   ddram_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(ddrphy_record1_ras_n),
    .Q(ddram_ras_n_BRB2_8241)
  );
  FD   ddram_we_n_BRB1 (
    .C(sdram_half_clk),
    .D(ddrphy_record0_we_n),
    .Q(ddram_we_n_BRB1_8242)
  );
  FD   ddram_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(ddrphy_record1_we_n),
    .Q(ddram_we_n_BRB2_8243)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(sdram_storage_full[1]),
    .Q(ddrphy_record0_cke_BRB0_8244)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB1 (
    .C(sdram_half_clk),
    .D(sdram_storage_full[0]),
    .Q(ddrphy_record0_cke_BRB1_8245)
  );
  FDSE   \lm32_cpu/w_result_sel_mul_m_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x ),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB0_8246 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/w_result_sel_mul_x ),
    .Q(\lm32_cpu/w_result_sel_mul_m_BRB1_8247 )
  );
  FDE   \lm32_cpu/w_result_sel_load_m_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/load_x_5312 ),
    .Q(\lm32_cpu/w_result_sel_load_m_BRB1_8248 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_unconditional ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_predict_x_BRB0_8249 )
  );
  FDRE   \lm32_cpu/branch_predict_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/bi_conditional ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_predict_x_BRB1_8250 )
  );
  FDSE   \lm32_cpu/m_result_sel_shift_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB0_8251 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB1_8252 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [28]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB2_8253 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB3  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [27]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB3_8254 )
  );
  FDE   \lm32_cpu/m_result_sel_shift_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [29]),
    .Q(\lm32_cpu/m_result_sel_shift_x_BRB4_8255 )
  );
  FDE   \lm32_cpu/m_result_sel_compare_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .Q(\lm32_cpu/m_result_sel_compare_x_BRB1_8256 )
  );
  FDRE   \lm32_cpu/branch_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [30]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/branch_x_BRB0_8257 )
  );
  FDE   \lm32_cpu/branch_x_BRB1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .Q(\lm32_cpu/branch_x_BRB1_8258 )
  );
  FDRE   \lm32_cpu/m_bypass_enable_x_BRB4  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [31]),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/m_bypass_enable_x_BRB4_8259 )
  );
  FDSE   \lm32_cpu/w_result_sel_mul_x_BRB0  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/instruction_unit/instruction_d [26]),
    .S(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB0_8260 )
  );
  FDE   \lm32_cpu/w_result_sel_mul_x_BRB2  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_x_inv ),
    .D(\lm32_cpu/decoder/load1_7275 ),
    .Q(\lm32_cpu/w_result_sel_mul_x_BRB2_8261 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_4_BRB4 (
    .C(sys_clk),
    .D(\interface_adr[2] ),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_4_BRB4_8264)
  );
  FDS #(
    .INIT ( 1'b1 ))
  ddrphy_rddata_sr_4_BRB5 (
    .C(sys_clk),
    .D(\interface_adr[0] ),
    .S(sys_rst),
    .Q(ddrphy_rddata_sr_4_BRB5_8265)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_4_BRB2 (
    .C(sys_clk),
    .D(sdram_bandwidth_cmd_is_read_700),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_4_BRB2_8266)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB0 (
    .C(sys_clk),
    .D(N3451),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB0_8267)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB2 (
    .C(sys_clk),
    .D(N3471),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB2_8269)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_3_BRB4 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_4_BRB4_8264),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_3_BRB4_8271)
  );
  FDS #(
    .INIT ( 1'b1 ))
  ddrphy_rddata_sr_3_BRB5 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_4_BRB5_8265),
    .S(sys_rst),
    .Q(ddrphy_rddata_sr_3_BRB5_8272)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_3_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_4_BRB2_8266),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_3_BRB2_8277)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_2_BRB4 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_3_BRB4_8271),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_2_BRB4_8279)
  );
  FDS #(
    .INIT ( 1'b1 ))
  ddrphy_rddata_sr_2_BRB5 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_3_BRB5_8272),
    .S(sys_rst),
    .Q(ddrphy_rddata_sr_2_BRB5_8280)
  );
  FD   new_master_rdata_valid4_BRB2 (
    .C(sys_clk),
    .D(N388),
    .Q(new_master_rdata_valid4_BRB2_8287)
  );
  FD   new_master_rdata_valid4_BRB3 (
    .C(sys_clk),
    .D(N389),
    .Q(new_master_rdata_valid4_BRB3_8288)
  );
  FD   new_master_rdata_valid4_BRB4 (
    .C(sys_clk),
    .D(N390),
    .Q(new_master_rdata_valid4_BRB4_8289)
  );
  FD   new_master_rdata_valid4_BRB5 (
    .C(sys_clk),
    .D(N391),
    .Q(new_master_rdata_valid4_BRB5_8290)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_2_BRB2 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_3_BRB2_8277),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_2_BRB2_8291)
  );
  FD   ddrphy_rddata_sr_2_BRB12 (
    .C(sys_clk),
    .D(N396),
    .Q(ddrphy_rddata_sr_2_BRB12_8295)
  );
  FD   new_master_rdata_valid3_BRB8 (
    .C(sys_clk),
    .D(new_master_rdata_valid2_BRB8_8284),
    .Q(new_master_rdata_valid3_BRB8_8301)
  );
  FD   ddrphy_rddata_sr_3_BRB14 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_4_BRB14_8297),
    .Q(ddrphy_rddata_sr_3_BRB14_8323)
  );
  FD   ddrphy_rddata_sr_3_BRB18 (
    .C(sys_clk),
    .D(N4611),
    .Q(ddrphy_rddata_sr_3_BRB18_8326)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT6 #(
    .INIT ( 64'hAA00AAAAC000C0C0 ))
  Mmux_rhs_array_muxed617121 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I1(bankmachine2_state_FSM_FFd3_3600),
    .I2(Mmux_rhs_array_muxed011),
    .I3(n0503),
    .I4(GND_1_o_GND_1_o_MUX_186_o),
    .I5(Mmux_array_muxed8112),
    .O(Mmux_rhs_array_muxed61711)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  _n478411 (
    .I0(bankmachine1_state_FSM_FFd1_770),
    .I1(bankmachine1_state_FSM_FFd3_3610),
    .I2(bankmachine1_state_FSM_FFd2_3611),
    .I3(sdram_bankmachine1_cmd_valid),
    .I4(GND_1_o_GND_1_o_MUX_150_o),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(sdram_bankmachine1_twtpcon_valid)
  );
  LUT6 #(
    .INIT ( 64'h2000755520002000 ))
  \lm32_cpu/valid_x_rstpot  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/valid_x_5458 ),
    .I4(\lm32_cpu/kill_d ),
    .I5(\lm32_cpu/valid_d_5459 ),
    .O(\lm32_cpu/valid_x_rstpot_8219 )
  );
  LUT6 #(
    .INIT ( 64'hF7A2F7F7F7A2F7A2 ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_ce  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(lm32_dbus_ack),
    .I2(\lm32_cpu/load_store_unit/dcache_refilling_last_word_AND_566_o ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_569_o ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/store_q_m ),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_8091 )
  );
  LUT5 #(
    .INIT ( 32'h0888A888 ))
  \lm32_cpu/load_store_unit/wb_load_complete_rstpot  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/wb_load_complete_6385 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I3(lm32_dbus_ack),
    .I4(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .O(\lm32_cpu/load_store_unit/wb_load_complete_rstpot_8222 )
  );
  LUT6 #(
    .INIT ( 64'h5151510040404000 ))
  \lm32_cpu/dflush_m_rstpot1  (
    .I0(sys_rst_lm32_reset_OR_515_o),
    .I1(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I2(\lm32_cpu/csr_x[2]_PWR_10_o_equal_186_o ),
    .I3(\lm32_cpu/csr_write_enable_k_q_x ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/dflush_m_5220 ),
    .O(\lm32_cpu/dflush_m_rstpot1_8228 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/write_enable_m_glue_set  (
    .I0(\lm32_cpu/instruction_unit/stall_m_inv ),
    .I1(\lm32_cpu/write_enable_x_5321 ),
    .I2(\lm32_cpu/write_enable_m_5195 ),
    .I3(\lm32_cpu/exception_x ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/write_enable_m_glue_set_8085 )
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  uart_tx_pending_glue_set (
    .I0(uart_tx_old_trigger_574),
    .I1(uart_tx_fifo_wrport_we1),
    .I2(uart_tx_pending_1347),
    .I3(uart_tx_clear),
    .O(uart_tx_pending_glue_set_8049)
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  uart_rx_pending_glue_set (
    .I0(uart_rx_old_trigger_575),
    .I1(uart_rx_fifo_readable_1350),
    .I2(uart_rx_pending_1348),
    .I3(uart_rx_clear),
    .O(uart_rx_pending_glue_set_8050)
  );
  LUT4 #(
    .INIT ( 16'h88F8 ))
  timer0_zero_pending_glue_set (
    .I0(timer0_zero_trigger_INV_207_o),
    .I1(timer0_zero_old_trigger_608),
    .I2(timer0_zero_pending_1351),
    .I3(timer0_zero_clear),
    .O(timer0_zero_pending_glue_set_8051)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  ddrphy_phase_sel_rstpot (
    .I0(ddrphy_phase_sel_205),
    .I1(ddrphy_phase_sys_609),
    .I2(ddrphy_phase_half_153),
    .O(ddrphy_phase_sel_rstpot_8227)
  );
  LUT6 #(
    .INIT ( 64'hFA32FAFAFAFAFAFA ))
  sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(sdram_bankmachine3_twtpcon_ready_1363),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I2(_n5243_inv),
    .I3(sys_rst),
    .I4(Mmux_array_muxed8111),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_twtpcon_ready_glue_rst_8058)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \lm32_cpu/valid_d_rstpot_SW0  (
    .I0(\lm32_cpu/valid_f_5196 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I2(\lm32_cpu/kill_f ),
    .O(N499)
  );
  LUT6 #(
    .INIT ( 64'h2020202020202075 ))
  \lm32_cpu/valid_d_rstpot  (
    .I0(\lm32_cpu/stall_a ),
    .I1(\lm32_cpu/kill_d ),
    .I2(\lm32_cpu/valid_d_5459 ),
    .I3(\lm32_cpu/branch_taken_m_4754 ),
    .I4(\lm32_cpu/icache_refill_request ),
    .I5(N499),
    .O(\lm32_cpu/valid_d_rstpot_8218 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_3_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_3_glue_set_8087 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_2_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_2_glue_set_8088 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_1_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_1_glue_set_8089 )
  );
  LUT5 #(
    .INIT ( 32'hD8D8FFD8 ))
  \lm32_cpu/load_store_unit/d_sel_o_0_glue_set  (
    .I0(\lm32_cpu/load_store_unit/_n0343_inv ),
    .I1(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I2(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .O(\lm32_cpu/load_store_unit/d_sel_o_0_glue_set_8090 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  sram_bus_ack_rstpot_SW0 (
    .I0(sram_bus_ack_479),
    .I1(sys_rst),
    .O(N501)
  );
  LUT6 #(
    .INIT ( 64'h4040004040000000 ))
  sram_bus_ack_rstpot (
    .I0(N501),
    .I1(rom_bus_cyc_rom_bus_ack_AND_477_o2),
    .I2(rhs_array_muxed32[22]),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I5(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .O(sram_bus_ack_rstpot_8224)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  sdram_time0_4_glue_set (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(sdram_max_time0_inv),
    .I4(sdram_time0[4]),
    .I5(\Result<4>4 ),
    .O(sdram_time0_4_glue_set_8080)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  sdram_time0_2_glue_set (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(sdram_max_time0_inv),
    .I4(sdram_time0[2]),
    .I5(\Result<2>21 ),
    .O(sdram_time0_2_glue_set_8078)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFEFFFEFE ))
  sdram_time0_3_glue_set (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(sdram_max_time0_inv),
    .I4(sdram_time0[3]),
    .I5(\Result<3>13 ),
    .O(sdram_time0_3_glue_set_8079)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  sdram_time1_2_glue_set (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(sdram_max_time1_inv),
    .I4(sdram_time1[2]),
    .I5(\Result<2>22 ),
    .O(sdram_time1_2_glue_set_8083)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  sdram_time1_3_glue_set (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(sdram_max_time1_inv),
    .I4(sdram_time1[3]),
    .I5(\Result<3>14 ),
    .O(sdram_time1_3_glue_set_8084)
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  sdram_bankmachine2_twtpcon_count_1_glue_ce (
    .I0(sdram_bankmachine2_twtpcon_count[1]),
    .I1(sdram_bankmachine2_twtpcon_count[0]),
    .I2(sdram_bankmachine2_twtpcon_ready_1360),
    .O(sdram_bankmachine2_twtpcon_count_1_glue_ce_8072)
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  \lm32_cpu/decoder/Mmux_x_result_sel_mc_arith1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [27]),
    .O(\lm32_cpu/x_result_sel_mc_arith_d )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  interface_we_rstpot (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I2(counter[1]),
    .I3(sys_rst),
    .I4(counter[0]),
    .O(interface_we_rstpot_8226)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/interrupt_unit/eie_rstpot  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/eie_5745 ),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I4(\lm32_cpu/eret_k_q_x ),
    .I5(\lm32_cpu/interrupt_unit/eie_ie_MUX_1474_o ),
    .O(\lm32_cpu/interrupt_unit/eie_rstpot_8221 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAEAAAA ))
  \lm32_cpu/load_store_unit/stall_wb_load_glue_set  (
    .I0(\lm32_cpu/load_store_unit/stall_wb_load_glue_ce_8093 ),
    .I1(\lm32_cpu/adder_result_x[31] ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I4(\lm32_cpu/load_q_x ),
    .I5(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/load_store_unit/stall_wb_load_glue_set_8094 )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<16>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [18]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [16]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<17>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [19]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [17]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<18>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [20]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [18]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<19>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<20>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [22]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [20]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<21>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [23]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [21]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<22>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [24]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [22]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<23>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [25]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [23]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<24>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [24]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  sdram_cmd_payload_ras_glue_set (
    .I0(\sdram_generator_start_sdram_generator_counter[2]_AND_492_o1 ),
    .I1(refresher_state_FSM_FFd2_767),
    .I2(multiplexer_state_FSM_FFd2_3622),
    .I3(multiplexer_state_FSM_FFd1_3623),
    .I4(multiplexer_state_FSM_FFd3_3621),
    .I5(\sdram_generator_counter[2]_GND_1_o_equal_972_o ),
    .O(sdram_cmd_payload_ras_glue_set_8047)
  );
  LUT5 #(
    .INIT ( 32'hAAE020E0 ))
  \sdram_choose_req_grant_FSM_FFd2-In6_SW0  (
    .I0(\sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I1(sdram_choose_req_grant_FSM_FFd1_775),
    .I2(\sdram_choose_req_grant_FSM_FFd2-In41_3635 ),
    .I3(sdram_choose_req_grant_FSM_FFd2_776),
    .I4(\sdram_choose_req_grant_FSM_FFd1-In1 ),
    .O(N503)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDDDF8880 ))
  \sdram_choose_req_grant_FSM_FFd2-In6  (
    .I0(rhs_array_muxed6),
    .I1(sdram_choose_req_grant_FSM_FFd2_776),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(N503),
    .I5(\sdram_choose_req_grant_FSM_FFd2-In4_7517 ),
    .O(\sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5216  (
    .I0(sdram_phaseinjector0_status[12]),
    .I1(sdram_phaseinjector0_status[4]),
    .I2(_n5319),
    .I3(_n5325),
    .I4(N505),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5215 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6113  (
    .I0(sdram_phaseinjector0_status[13]),
    .I1(sdram_phaseinjector0_status[5]),
    .I2(_n5319),
    .I3(_n5325),
    .I4(N507),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6112 )
  );
  LUT6 #(
    .INIT ( 64'h0100000001010101 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1112  (
    .I0(_n5319),
    .I1(_n5325),
    .I2(_n5330),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT118 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111121 ),
    .I5(N509),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1111 )
  );
  LUT6 #(
    .INIT ( 64'h0100000001010101 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2212  (
    .I0(_n5319),
    .I1(_n5325),
    .I2(_n5330),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT228 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111121 ),
    .I5(N511),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2211 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \rhs_array_muxed8<1>123_SW0  (
    .I0(\rhs_array_muxed8<1>102 ),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I2(\rhs_array_muxed8<1>103_4366 ),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I4(\rhs_array_muxed8<1>104 ),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(N513)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \rhs_array_muxed8<1>123  (
    .I0(bankmachine0_state_FSM_FFd2_3606),
    .I1(bankmachine0_state_FSM_FFd3_3605),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(sdram_choose_req_grant_FSM_FFd2_776),
    .I5(N513),
    .O(\rhs_array_muxed8<1>_mmx_out9 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \rhs_array_muxed8<1>103_SW0  (
    .I0(\rhs_array_muxed8<1>102 ),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I2(\rhs_array_muxed8<1>103_4366 ),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(\rhs_array_muxed8<1>104 ),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(N515)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \rhs_array_muxed8<1>103  (
    .I0(bankmachine0_state_FSM_FFd2_3606),
    .I1(bankmachine0_state_FSM_FFd3_3605),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(sdram_choose_req_grant_FSM_FFd2_776),
    .I5(N515),
    .O(\rhs_array_muxed8<1>_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \rhs_array_muxed8<1>113_SW0  (
    .I0(\rhs_array_muxed8<1>102 ),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(\rhs_array_muxed8<1>103_4366 ),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I4(\rhs_array_muxed8<1>104 ),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(N517)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \rhs_array_muxed8<1>113  (
    .I0(bankmachine0_state_FSM_FFd2_3606),
    .I1(bankmachine0_state_FSM_FFd3_3605),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(sdram_choose_req_grant_FSM_FFd2_776),
    .I5(N517),
    .O(\rhs_array_muxed8<1>_mmx_out8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \rhs_array_muxed8<1>23_SW0  (
    .I0(\rhs_array_muxed8<1>102 ),
    .I1(sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I2(\rhs_array_muxed8<1>103_4366 ),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(\rhs_array_muxed8<1>104 ),
    .I5(sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(N519)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \rhs_array_muxed8<1>23  (
    .I0(bankmachine0_state_FSM_FFd2_3606),
    .I1(bankmachine0_state_FSM_FFd3_3605),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I3(sdram_choose_req_grant_FSM_FFd1_775),
    .I4(sdram_choose_req_grant_FSM_FFd2_776),
    .I5(N519),
    .O(\rhs_array_muxed8<1>_mmx_out10 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7014_SW0  (
    .I0(sdram_bandwidth_nwrites_status[14]),
    .I1(interface_adr_3_1_8418),
    .I2(interface_adr_4_1_8433),
    .O(N521)
  );
  LUT6 #(
    .INIT ( 64'hF0A0FCFCF0A0FCF0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7014  (
    .I0(sdram_bandwidth_nreads_status[14]),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[2] ),
    .I3(\interface_adr[1] ),
    .I4(\interface_adr[0] ),
    .I5(N521),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7014_7401 )
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  uart_tx_fifo_readable_glue_set (
    .I0(uart_phy_sink_ready_506),
    .I1(uart_tx_fifo_readable_1349),
    .I2(uart_tx_fifo_do_read_2416),
    .O(uart_tx_fifo_readable_glue_set_8063)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  sdram_cmd_payload_we_rstpot (
    .I0(sys_rst),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(refresher_state_FSM_FFd2_767),
    .I5(\sdram_generator_start_sdram_generator_counter[2]_AND_492_o1 ),
    .O(sdram_cmd_payload_we_rstpot_8225)
  );
  LUT6 #(
    .INIT ( 64'h2000200020002202 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6120  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I1(_n5452),
    .I2(_n5444),
    .I3(sdram_phaseinjector0_command_storage_full[5]),
    .I4(_n5431),
    .I5(N525),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFECFF ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23_SW0  (
    .I0(\lm32_cpu/valid_d_5459 ),
    .I1(\lm32_cpu/instruction_unit/icache/way_match ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache_read_enable_f ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/iflush1 ),
    .O(N527)
  );
  LUT6 #(
    .INIT ( 64'hFFDCDCDC77545454 ))
  \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In23  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I2(\lm32_cpu/instruction_unit/icache/flush_set[7]_GND_5_o_equal_20_o ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 ),
    .I4(\lm32_cpu/instruction_unit/icache_refill_ready_5998 ),
    .I5(N527),
    .O(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In2 )
  );
  LUT3 #(
    .INIT ( 8'hB0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7025_SW0  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_14_1484),
    .I1(_n5396),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7023_7409 ),
    .O(N529)
  );
  LUT6 #(
    .INIT ( 64'hBB008800B8008800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7025  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_30_1468),
    .I1(_n5407),
    .I2(_n5402),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT702_4392 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT703 ),
    .I5(N529),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hBBBB0B0BBBBB0B00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5220_SW0  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_20_1478),
    .I1(_n5402),
    .I2(_n5396),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT525_7382 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT524 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5218_7391 ),
    .O(N5311)
  );
  LUT5 #(
    .INIT ( 32'hACAFA0A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5220  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_28_1470),
    .I1(sdram_phaseinjector1_wrdata_storage_full[4]),
    .I2(_n5407),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5131 ),
    .I4(N5311),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5219_7392 )
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6117_SW0  (
    .I0(sdram_phaseinjector1_status[5]),
    .I1(_n5371),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6115_7469 ),
    .O(N5331)
  );
  LUT6 #(
    .INIT ( 64'hAACFFFFFAAC0FFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6117  (
    .I0(sdram_phaseinjector1_status[21]),
    .I1(sdram_phaseinjector1_status[13]),
    .I2(_n5376),
    .I3(_n5382),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32212 ),
    .I5(N5331),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6116_7470 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7815_SW0  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7812_7376 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7811_7375 ),
    .O(N5351)
  );
  LUT6 #(
    .INIT ( 64'hACAF0000ACA00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7815  (
    .I0(sdram_phaseinjector1_wrdata_storage_full_31_1467),
    .I1(sdram_phaseinjector1_wrdata_storage_full_23_1475),
    .I2(_n5407),
    .I3(_n5402),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT702_4392 ),
    .I5(N5351),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hAFAFACA0ACA0ACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7811  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_31_1427),
    .I1(sdram_phaseinjector0_wrdata_storage_full_23_1435),
    .I2(_n5360),
    .I3(_n5354),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT784_7369 ),
    .I5(N5371),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7810_7374 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8A00CF00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7016_SW0  (
    .I0(sdram_bandwidth_nreads_status[6]),
    .I1(sdram_bandwidth_nreads_status[22]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69112 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7014_7401 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7011_7400 ),
    .O(N5391)
  );
  LUT6 #(
    .INIT ( 64'hBFBFBF0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7016  (
    .I0(sdram_bandwidth_nwrites_status[22]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1111211_4401 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT708_7397 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7010_7399 ),
    .I5(N5391),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7016_7402 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \lm32_cpu/exception_x_stall_x_AND_1676_o1  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I2(\lm32_cpu/valid_x_5458 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I4(\lm32_cpu/exception_x ),
    .I5(\lm32_cpu/mc_stall_request_x ),
    .O(\lm32_cpu/exception_x_stall_x_AND_1676_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAE0002000E000 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In4_SW0  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd2-In3 ),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(Mmux_rhs_array_muxed012_4322),
    .I3(bankmachine3_state_FSM_FFd3_3615),
    .I4(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I5(\sdram_choose_cmd_grant_FSM_FFd2-In4_4310 ),
    .O(N5431)
  );
  LUT6 #(
    .INIT ( 64'hFFFEFFF01110FFF0 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In4  (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .I2(\sdram_choose_cmd_grant_FSM_FFd2-In2_7620 ),
    .I3(N5431),
    .I4(rhs_array_muxed0),
    .I5(sdram_choose_cmd_grant_FSM_FFd2_774),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0181  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0141 ),
    .I3(\lm32_cpu/x_result [23]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [23]),
    .O(\lm32_cpu/d_result_0 [23])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0191  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0151 ),
    .I3(\lm32_cpu/x_result [24]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [24]),
    .O(\lm32_cpu/d_result_0 [24])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0201  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0161 ),
    .I3(\lm32_cpu/x_result [25]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [25]),
    .O(\lm32_cpu/d_result_0 [25])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0211  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0171 ),
    .I3(\lm32_cpu/x_result [26]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [26]),
    .O(\lm32_cpu/d_result_0 [26])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0221  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0181 ),
    .I3(\lm32_cpu/x_result [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [27]),
    .O(\lm32_cpu/d_result_0 [27])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0231  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0191 ),
    .I3(\lm32_cpu/x_result [28]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [28]),
    .O(\lm32_cpu/d_result_0 [28])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0241  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0201 ),
    .I3(\lm32_cpu/x_result [29]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [29]),
    .O(\lm32_cpu/d_result_0 [29])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0261  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0212 ),
    .I3(\lm32_cpu/x_result [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [30]),
    .O(\lm32_cpu/d_result_0 [30])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0271  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0221 ),
    .I3(\lm32_cpu/x_result [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [31]),
    .O(\lm32_cpu/d_result_0 [31])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  Mmux_tag_di_dirty11 (
    .I0(cache_state_FSM_FFd2_3447),
    .I1(basesoc_grant_1373),
    .I2(cache_state_FSM_FFd3_3446),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(\tag_do_tag[20]_GND_1_o_equal_409_o ),
    .O(tag_di_dirty)
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_035  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0281 ),
    .I3(\lm32_cpu/x_result [10]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [10]),
    .O(\lm32_cpu/d_result_0 [10])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_041  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0291 ),
    .I3(\lm32_cpu/x_result [11]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [11]),
    .O(\lm32_cpu/d_result_0 [11])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_051  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_021 ),
    .I3(\lm32_cpu/x_result [12]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [12]),
    .O(\lm32_cpu/d_result_0 [12])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_061  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_031 ),
    .I3(\lm32_cpu/x_result [13]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [13]),
    .O(\lm32_cpu/d_result_0 [13])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_071  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_041 ),
    .I3(\lm32_cpu/x_result [14]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [14]),
    .O(\lm32_cpu/d_result_0 [14])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_081  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_051 ),
    .I3(\lm32_cpu/x_result [15]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [15]),
    .O(\lm32_cpu/d_result_0 [15])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_091  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_061 ),
    .I3(\lm32_cpu/x_result [16]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [16]),
    .O(\lm32_cpu/d_result_0 [16])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0101  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_071 ),
    .I3(\lm32_cpu/x_result [17]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [17]),
    .O(\lm32_cpu/d_result_0 [17])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0111  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_081 ),
    .I3(\lm32_cpu/x_result [18]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [18]),
    .O(\lm32_cpu/d_result_0 [18])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0121  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_091 ),
    .I3(\lm32_cpu/x_result [19]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [19]),
    .O(\lm32_cpu/d_result_0 [19])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0151  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0101 ),
    .I3(\lm32_cpu/x_result [20]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [20]),
    .O(\lm32_cpu/d_result_0 [20])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0161  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_01112_7738 ),
    .I3(\lm32_cpu/x_result [21]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [21]),
    .O(\lm32_cpu/d_result_0 [21])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0171  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0131 ),
    .I3(\lm32_cpu/x_result [22]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [22]),
    .O(\lm32_cpu/d_result_0 [22])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0251  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0110 ),
    .I3(\lm32_cpu/x_result [2]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/d_result_0 [2])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0281  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0111 ),
    .I3(\lm32_cpu/x_result [3]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [3]),
    .O(\lm32_cpu/d_result_0 [3])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0291  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0121 ),
    .I3(\lm32_cpu/x_result [4]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [4]),
    .O(\lm32_cpu/d_result_0 [4])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0301  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0231 ),
    .I3(\lm32_cpu/x_result [5]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [5]),
    .O(\lm32_cpu/d_result_0 [5])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0311  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0241 ),
    .I3(\lm32_cpu/x_result [6]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [6]),
    .O(\lm32_cpu/d_result_0 [6])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0321  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0251 ),
    .I3(\lm32_cpu/x_result [7]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [7]),
    .O(\lm32_cpu/d_result_0 [7])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0331  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0261 ),
    .I3(\lm32_cpu/x_result [8]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [8]),
    .O(\lm32_cpu/d_result_0 [8])
  );
  LUT6 #(
    .INIT ( 64'hFD75FC30A820FC30 ))
  \lm32_cpu/Mmux_d_result_0341  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/raw_x_0_4793 ),
    .I2(\lm32_cpu/raw_x_0271 ),
    .I3(\lm32_cpu/x_result [9]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I5(\lm32_cpu/instruction_unit/pc_f [9]),
    .O(\lm32_cpu/d_result_0 [9])
  );
  LUT5 #(
    .INIT ( 32'hFFF7FFFF ))
  \lm32_cpu/modulus_q_d_SW1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I4(\lm32_cpu/valid_d_5459 ),
    .O(N5451)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \lm32_cpu/modulus_q_d  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/icache_refill_request ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(N5451),
    .O(\lm32_cpu/modulus_q_d_4829 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>9 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>9 )
  );
  LUT5 #(
    .INIT ( 32'h18110C00 ))
  Mmux_rhs_array_muxed614 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(n0503),
    .I3(GND_1_o_GND_1_o_MUX_186_o),
    .I4(Mmux_array_muxed8112),
    .O(Mmux_rhs_array_muxed617_7613)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFDFFFFFFFFF ))
  Mmux_rhs_array_muxed013 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_we_1009),
    .I1(bankmachine1_state_FSM_FFd1_770),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I3(bankmachine1_state_FSM_FFd3_3610),
    .I4(bankmachine1_state_FSM_FFd2_3611),
    .I5(Mmux_array_muxed81131),
    .O(Mmux_rhs_array_muxed016)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  Mmux_rhs_array_muxed012_SW0 (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .O(N5471)
  );
  LUT6 #(
    .INIT ( 64'h08000A0A0C000C00 ))
  Mmux_rhs_array_muxed012 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I1(bankmachine2_state_FSM_FFd3_3600),
    .I2(N5471),
    .I3(Mmux_rhs_array_muxed011),
    .I4(GND_1_o_GND_1_o_MUX_186_o),
    .I5(Mmux_array_muxed8112),
    .O(Mmux_rhs_array_muxed015_7615)
  );
  LUT4 #(
    .INIT ( 16'h01FF ))
  \sdram_choose_req_grant_FSM_FFd1-In13_SW0  (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .I2(multiplexer_state_FSM_FFd2_3622),
    .I3(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .O(N5491)
  );
  LUT6 #(
    .INIT ( 64'h101010101010FF10 ))
  \sdram_choose_req_grant_FSM_FFd1-In13  (
    .I0(bankmachine0_state_FSM_FFd2_3606),
    .I1(sdram_bankmachine0_twtpcon_ready_1354),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331),
    .I4(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I5(N5491),
    .O(\sdram_choose_req_grant_FSM_FFd1-In13_7512 )
  );
  LUT6 #(
    .INIT ( 64'hFBFF5155FBFFFBFF ))
  Mmux_rhs_array_muxed91_SW0 (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I5(Mmux_array_muxed8112),
    .O(N60)
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_uart_tx_fifo_level0_xor<2>11  (
    .I0(uart_tx_fifo_wrport_we),
    .I1(uart_tx_fifo_level0[2]),
    .I2(uart_tx_fifo_level0[0]),
    .I3(uart_tx_fifo_level0[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>13 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>14 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_uart_tx_fifo_level0_xor<1>11  (
    .I0(uart_tx_fifo_wrport_we),
    .I1(uart_tx_fifo_level0[0]),
    .I2(uart_tx_fifo_level0[1]),
    .O(\Result<1>5 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>20 )
  );
  LUT6 #(
    .INIT ( 64'h2222002022222222 ))
  \lm32_cpu/mc_arithmetic/Mmux__n010918  (
    .I0(\lm32_cpu/mc_arithmetic/Mmux__n010913_8014 ),
    .I1(N5511),
    .I2(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .O(\lm32_cpu/mc_arithmetic/_n0109 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  port_cmd_ready9_SW1 (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .O(N5531)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  port_cmd_ready9 (
    .I0(litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111),
    .I1(port_cmd_ready321),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I5(N5531),
    .O(port_cmd_ready9_4403)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAAA ))
  litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11_SW1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I5(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .O(N5551)
  );
  LUT6 #(
    .INIT ( 64'h0040004000400000 ))
  litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(port_cmd_ready321),
    .I1(port_cmd_ready8),
    .I2(litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111),
    .I3(N5551),
    .I4(inst_LPM_DECODE1111_4339),
    .I5(inst_LPM_DECODE1112),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  sdram_bandwidth_update_re1 (
    .I0(\interface_adr[3] ),
    .I1(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I2(\interface_adr[5] ),
    .I3(\interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I5(interface_we_766),
    .O(sdram_bandwidth_update_re)
  );
  LUT6 #(
    .INIT ( 64'h0000800000000000 ))
  \_n5307<5>1  (
    .I0(interface_adr_2_1_8417),
    .I1(interface_adr_0_1_8415),
    .I2(interface_adr_3_1_8418),
    .I3(interface_adr_1_1_8416),
    .I4(interface_adr_5_1_8434),
    .I5(interface_adr_4_1_8433),
    .O(_n5307)
  );
  LUT6 #(
    .INIT ( 64'hF7F7A2F7FFFFFFFF ))
  litedramwishbone2native_state_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11_SW0 (
    .I0(basesoc_grant_1373),
    .I1(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I2(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I5(litedramwishbone2native_state_FSM_FFd3_1837),
    .O(N2210)
  );
  LUT6 #(
    .INIT ( 64'h5545544455555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT31  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_load_storage_full[2]),
    .I4(timer0_load_storage_full_10_1520),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h5545544455555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT41  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_load_storage_full[3]),
    .I4(timer0_load_storage_full_11_1519),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h5545544455555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT51  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_load_storage_full[4]),
    .I4(timer0_load_storage_full_12_1518),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h5545544455555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT61  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_load_storage_full[5]),
    .I4(timer0_load_storage_full_13_1517),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h5545544455555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT71  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_load_storage_full[6]),
    .I4(timer0_load_storage_full_14_1516),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h5545544455555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT81  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_load_storage_full[7]),
    .I4(timer0_load_storage_full_15_1515),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h5545544455555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT16  (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(timer0_load_storage_full[0]),
    .I4(timer0_load_storage_full_8_1522),
    .I5(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT15_7476 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT11  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[16]),
    .I4(timer0_zero_pending_1351),
    .I5(timer0_value_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h5141504011011000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT12  (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[8]),
    .I4(timer0_en_storage_full_1304),
    .I5(timer0_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT11_7474 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7D5 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT23  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_reload_storage_full_17_1545),
    .I3(timer0_reload_storage_full_25_1537),
    .I4(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT22_7334 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7D5 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT33  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_reload_storage_full_18_1544),
    .I3(timer0_reload_storage_full_26_1536),
    .I4(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT32_7339 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7D5 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT43  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_reload_storage_full_19_1543),
    .I3(timer0_reload_storage_full_27_1535),
    .I4(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT42_7344 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7D5 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT53  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_reload_storage_full_20_1542),
    .I3(timer0_reload_storage_full_28_1534),
    .I4(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT52_7349 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7D5 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT63  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_reload_storage_full_21_1541),
    .I3(timer0_reload_storage_full_29_1533),
    .I4(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT62_7354 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7D5 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT73  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_reload_storage_full_22_1540),
    .I3(timer0_reload_storage_full_30_1532),
    .I4(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT72_7359 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFF7D5 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT83  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_reload_storage_full_23_1539),
    .I3(timer0_reload_storage_full_31_1531),
    .I4(\interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT82_7364 )
  );
  LUT6 #(
    .INIT ( 64'h3430242014100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT25  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[25]),
    .I4(timer0_value_status[9]),
    .I5(timer0_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT24_7336 )
  );
  LUT6 #(
    .INIT ( 64'h3430242014100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT35  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[26]),
    .I4(timer0_value_status[10]),
    .I5(timer0_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT34_7341 )
  );
  LUT6 #(
    .INIT ( 64'h3430242014100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT45  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[27]),
    .I4(timer0_value_status[11]),
    .I5(timer0_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT44_7346 )
  );
  LUT6 #(
    .INIT ( 64'h3430242014100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT55  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[28]),
    .I4(timer0_value_status[12]),
    .I5(timer0_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT54_7351 )
  );
  LUT6 #(
    .INIT ( 64'h3430242014100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT65  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[29]),
    .I4(timer0_value_status[13]),
    .I5(timer0_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT64_7356 )
  );
  LUT6 #(
    .INIT ( 64'h3430242014100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT75  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[30]),
    .I4(timer0_value_status[14]),
    .I5(timer0_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT74_7361 )
  );
  LUT6 #(
    .INIT ( 64'h3430242014100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT85  (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[1] ),
    .I2(\interface_adr[2] ),
    .I3(timer0_value_status[31]),
    .I4(timer0_value_status[15]),
    .I5(timer0_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT84_7366 )
  );
  LUT4 #(
    .INIT ( 16'hC444 ))
  sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331),
    .I3(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'h4C444444 ))
  sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I2(n0409),
    .I3(Mmux_array_muxed81131),
    .I4(sdram_bankmachine1_cmd_ready),
    .O(sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'h3BC4BB44 ))
  _n4914_inv1 (
    .I0(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I4(sdram_bankmachine0_cmd_ready),
    .O(_n4914_inv)
  );
  LUT5 #(
    .INIT ( 32'hFBFFFFFF ))
  ddrphy_drive_dq_n0111 (
    .I0(\interface_adr[5] ),
    .I1(interface_we_766),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[1] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT70111 ),
    .O(ddrphy_drive_dq_n011)
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/load_q_x1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/valid_x_5458 ),
    .I2(\lm32_cpu/load_x_5312 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I4(\lm32_cpu/stall_m41 ),
    .O(\lm32_cpu/load_q_x )
  );
  LUT5 #(
    .INIT ( 32'hBAAAAAAA ))
  sdram_bankmachine2_twtpcon_count_1_glue_set (
    .I0(sdram_bankmachine2_twtpcon_count_1_glue_ce_8072),
    .I1(n0503),
    .I2(GND_1_o_GND_1_o_MUX_186_o),
    .I3(sdram_bankmachine2_cmd_valid),
    .I4(sdram_bankmachine2_cmd_ready),
    .O(sdram_bankmachine2_twtpcon_count_1_glue_set_8073)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \lm32_cpu/branch_m_exception_m_OR_482_o1  (
    .I0(\lm32_cpu/branch_m_5232 ),
    .I1(\lm32_cpu/valid_m_5457 ),
    .I2(\lm32_cpu/condition_met_m_5221 ),
    .I3(\lm32_cpu/branch_predict_taken_m_5230 ),
    .I4(\lm32_cpu/branch_predict_m_5231 ),
    .I5(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/branch_m_exception_m_OR_482_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000010000 ))
  \_n5304<5>1  (
    .I0(interface_adr_2_1_8417),
    .I1(interface_adr_1_1_8416),
    .I2(interface_adr_0_1_8415),
    .I3(interface_adr_3_1_8418),
    .I4(interface_adr_5_1_8434),
    .I5(interface_adr_4_1_8433),
    .O(_n5304)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n53141 (
    .I0(interface_adr_2_1_8417),
    .I1(interface_adr_1_1_8416),
    .I2(interface_adr_0_1_8415),
    .I3(interface_adr_3_1_8418),
    .I4(interface_adr_5_1_8434),
    .I5(interface_adr_4_1_8433),
    .O(_n5314)
  );
  LUT6 #(
    .INIT ( 64'h2020202020207520 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd1-In1  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/kill_x ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I3(\lm32_cpu/modulus_q_d_4829 ),
    .I4(\lm32_cpu/stall_a ),
    .I5(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1111211  (
    .I0(\interface_adr[2] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1111211_4401 ),
    .I2(_n5304),
    .I3(_n5297),
    .I4(_n5307),
    .I5(_n5314),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111121 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000040000 ))
  \_n5297<5>1  (
    .I0(interface_adr_2_1_8417),
    .I1(interface_adr_0_1_8415),
    .I2(interface_adr_1_1_8416),
    .I3(interface_adr_3_1_8418),
    .I4(interface_adr_5_1_8434),
    .I5(interface_adr_4_1_8433),
    .O(_n5297)
  );
  LUT6 #(
    .INIT ( 64'hABBBABBBAAAAABBB ))
  array_muxed10_INV_232_o1211 (
    .I0(sdram_choose_req_want_writes_inv),
    .I1(Mmux_rhs_array_muxed015_7615),
    .I2(Mmux_rhs_array_muxed012_4322),
    .I3(Mmux_rhs_array_muxed013_4336),
    .I4(Mmux_rhs_array_muxed017),
    .I5(sdram_choose_cmd_grant_FSM_FFd1_773),
    .O(array_muxed10_INV_232_o121)
  );
  LUT5 #(
    .INIT ( 32'h00002300 ))
  \bankmachine1_state_FSM_FFd2-In21  (
    .I0(sdram_generator_done_667),
    .I1(bankmachine1_state_FSM_FFd1_770),
    .I2(refresher_state_FSM_FFd1_768),
    .I3(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I4(refresher_state_FSM_FFd2_767),
    .O(\bankmachine1_state_FSM_FFd2-In2_4344 )
  );
  LUT6 #(
    .INIT ( 64'h0700070007000707 ))
  \lm32_cpu/instruction_unit/stall_d_inv1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_7868 ),
    .I5(\lm32_cpu/stall_a4_7870 ),
    .O(\lm32_cpu/instruction_unit/icache/enable )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \_n5325<5>1  (
    .I0(interface_adr_2_1_8417),
    .I1(interface_adr_3_1_8418),
    .I2(interface_adr_1_1_8416),
    .I3(interface_adr_0_1_8415),
    .I4(\interface_adr[5] ),
    .I5(\interface_adr[4] ),
    .O(_n5325)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n53491 (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[0] ),
    .O(_n5349)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000008 ))
  \lm32_cpu/load_store_unit/_n0410<0>1  (
    .I0(\lm32_cpu/load_store_unit/data_w [31]),
    .I1(\lm32_cpu/load_store_unit/sign_extend_w_6386 ),
    .I2(\lm32_cpu/operand_w [0]),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/operand_w [1]),
    .I5(\lm32_cpu/load_store_unit/size_w [1]),
    .O(\lm32_cpu/load_store_unit/_n0410 [0])
  );
  LUT5 #(
    .INIT ( 32'h8D888888 ))
  Mmux_array_muxed101111 (
    .I0(bankmachine0_state_FSM_FFd3_3605),
    .I1(sdram_bankmachine0_twtpcon_ready_1354),
    .I2(bankmachine0_state_FSM_FFd1_769),
    .I3(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I4(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .O(Mmux_array_muxed10111)
  );
  LUT5 #(
    .INIT ( 32'h9AAAAAAA ))
  sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_313_o1 (
    .I0(sdram_choose_req_want_writes_inv),
    .I1(n0409),
    .I2(sdram_bankmachine1_cmd_buffer_source_payload_we_1009),
    .I3(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I4(Mmux_array_muxed81131),
    .O(sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_313_o1_4269)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA8080AA80 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(sdram_max_time0_inv),
    .I1(sdram_bankmachine1_cmd_payload_is_read),
    .I2(sdram_bankmachine1_cmd_valid),
    .I3(Mmux_array_muxed8111),
    .I4(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I5(sdram_read_available2_7329),
    .O(N58)
  );
  LUT5 #(
    .INIT ( 32'h04040004 ))
  \sdram_choose_req_grant_FSM_FFd1-In43_SW0  (
    .I0(n0503),
    .I1(GND_1_o_GND_1_o_MUX_186_o),
    .I2(sdram_choose_req_want_writes_inv),
    .I3(Mmux_array_muxed8112),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .O(N1021)
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux1013  (
    .I0(\lm32_cpu/branch_target_m [2]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux1011_7931 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101102  (
    .I0(\lm32_cpu/branch_target_m [5]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux101101_7933 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101122  (
    .I0(\lm32_cpu/branch_target_m [6]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux101121_7935 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101142  (
    .I0(\lm32_cpu/branch_target_m [7]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux101141_7937 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101162  (
    .I0(\lm32_cpu/branch_target_m [8]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux101161_7939 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux101182  (
    .I0(\lm32_cpu/branch_target_m [9]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux101181_7941 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux10162  (
    .I0(\lm32_cpu/branch_target_m [3]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux10161_7947 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux10182  (
    .I0(\lm32_cpu/branch_target_m [4]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux10181_7949 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux3112  (
    .I0(\lm32_cpu/branch_target_m [10]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux3111_7951 )
  );
  LUT5 #(
    .INIT ( 32'h20220000 ))
  \lm32_cpu/instruction_unit/mux3312  (
    .I0(\lm32_cpu/branch_target_m [11]),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux3311_7953 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  uart_tx_fifo_wrport_we2 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .I3(interface_we_766),
    .I4(uart_tx_fifo_wrport_we1),
    .I5(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .O(uart_tx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/csr_write_enable_k_q_x1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/valid_x_5458 ),
    .I2(\lm32_cpu/csr_write_enable_x_5300 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/csr_write_enable_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT141  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [23]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0141 ),
    .I4(\lm32_cpu/branch_target_d [23]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT151  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [24]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0151 ),
    .I4(\lm32_cpu/branch_target_d [24]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT161  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [25]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0161 ),
    .I4(\lm32_cpu/branch_target_d [25]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT171  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [26]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0171 ),
    .I4(\lm32_cpu/branch_target_d [26]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT181  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [27]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0181 ),
    .I4(\lm32_cpu/branch_target_d [27]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT191  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [28]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0191 ),
    .I4(\lm32_cpu/branch_target_d [28]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT201  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [29]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0201 ),
    .I4(\lm32_cpu/branch_target_d [29]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT211  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [30]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0212 ),
    .I4(\lm32_cpu/branch_target_d [30]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT221  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [31]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0221 ),
    .I4(\lm32_cpu/branch_target_d [31]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \lm32_cpu/load_store_unit/dcache/_n0149_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I2(\lm32_cpu/stall_m ),
    .I3(\lm32_cpu/load_q_m ),
    .I4(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .O(\lm32_cpu/load_store_unit/dcache/_n0149_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000080 ))
  \lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In13  (
    .I0(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I1(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .I2(\lm32_cpu/load_q_m ),
    .I3(\lm32_cpu/load_store_unit/dcache/way_match ),
    .I4(\lm32_cpu/stall_m ),
    .I5(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In12_7997 ),
    .O(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2-In1 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEBAAA54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT326  (
    .I0(_n5382),
    .I1(_n5376),
    .I2(_n5371),
    .I3(sdram_phaseinjector1_status[2]),
    .I4(sdram_phaseinjector1_status[10]),
    .I5(sdram_phaseinjector1_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT325_7415 )
  );
  LUT6 #(
    .INIT ( 64'h8000000080000080 ))
  \lm32_cpu/Mmux_w_result83  (
    .I0(\lm32_cpu/load_store_unit/data_w [15]),
    .I1(\lm32_cpu/operand_w [1]),
    .I2(\lm32_cpu/load_store_unit/sign_extend_w_6386 ),
    .I3(\lm32_cpu/load_store_unit/size_w [0]),
    .I4(\lm32_cpu/load_store_unit/size_w [1]),
    .I5(\lm32_cpu/operand_w [0]),
    .O(\lm32_cpu/Mmux_w_result102_7887 )
  );
  LUT6 #(
    .INIT ( 64'h4444444404444444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT51311  (
    .I0(_n5396),
    .I1(_n5391),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69112 ),
    .I3(\interface_adr[4] ),
    .I4(\interface_adr[2] ),
    .I5(\interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5131 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/eret_k_q_x1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/valid_x_5458 ),
    .I2(\lm32_cpu/eret_x_5301 ),
    .I3(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/eret_k_q_x )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT110  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [2]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0110 ),
    .I4(\lm32_cpu/branch_target_d [2]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT210  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [12]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_021 ),
    .I4(\lm32_cpu/branch_target_d [12]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT31  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [13]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_031 ),
    .I4(\lm32_cpu/branch_target_d [13]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT41  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [14]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_041 ),
    .I4(\lm32_cpu/branch_target_d [14]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT51  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [15]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_051 ),
    .I4(\lm32_cpu/branch_target_d [15]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT61  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [16]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_061 ),
    .I4(\lm32_cpu/branch_target_d [16]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT71  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [17]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_071 ),
    .I4(\lm32_cpu/branch_target_d [17]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT81  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [18]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_081 ),
    .I4(\lm32_cpu/branch_target_d [18]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT91  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [19]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_091 ),
    .I4(\lm32_cpu/branch_target_d [19]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT101  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [20]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0101 ),
    .I4(\lm32_cpu/branch_target_d [20]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT111  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [21]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_01112_7738 ),
    .I4(\lm32_cpu/branch_target_d [21]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT121  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [3]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0111 ),
    .I4(\lm32_cpu/branch_target_d [3]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT131  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [22]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0131 ),
    .I4(\lm32_cpu/branch_target_d [22]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT231  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [4]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0121 ),
    .I4(\lm32_cpu/branch_target_d [4]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT241  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [5]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0231 ),
    .I4(\lm32_cpu/branch_target_d [5]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT251  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [6]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0241 ),
    .I4(\lm32_cpu/branch_target_d [6]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT261  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [7]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0251 ),
    .I4(\lm32_cpu/branch_target_d [7]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT271  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [8]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0261 ),
    .I4(\lm32_cpu/branch_target_d [8]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT281  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [9]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0271 ),
    .I4(\lm32_cpu/branch_target_d [9]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT291  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [10]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0281 ),
    .I4(\lm32_cpu/branch_target_d [10]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \lm32_cpu/Mmux_branch_target_d[31]_bypass_data_0[31]_mux_230_OUT301  (
    .I0(\lm32_cpu/branch_reg_d ),
    .I1(\lm32_cpu/x_result [11]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/raw_x_0291 ),
    .I4(\lm32_cpu/branch_target_d [11]),
    .O(\lm32_cpu/branch_target_d[31]_bypass_data_0[31]_mux_230_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux10122  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [30]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux10121_7943 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux10142  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [31]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux10141_7945 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux3512  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [12]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux3511_7955 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux3712  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [13]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux3711_7957 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux3912  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [14]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux3911_7959 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux4112  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [15]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux4111_7961 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux4312  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [16]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux4311_7963 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux4512  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [17]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux4511_7965 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux4712  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [18]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux4711_7967 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux4912  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [19]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux4911_7969 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux5112  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [20]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux5111_7971 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux5312  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [21]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux5311_7973 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux5512  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [22]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux5511_7975 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux5712  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [23]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux5711_7977 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux5912  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [24]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux5911_7979 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux912  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [25]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux911_7981 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux932  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [26]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux931_7983 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux952  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [27]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux951_7985 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux972  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [28]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux971_7987 )
  );
  LUT5 #(
    .INIT ( 32'h40400040 ))
  \lm32_cpu/instruction_unit/mux992  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/branch_taken_m_4754 ),
    .I2(\lm32_cpu/branch_target_m [29]),
    .I3(\lm32_cpu/branch_mispredict_taken_m ),
    .I4(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/instruction_unit/mux991_7989 )
  );
  LUT4 #(
    .INIT ( 16'h5510 ))
  \lm32_cpu/load_store_unit/_n0343_inv1  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/stall_m2_7832 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_569_o ),
    .O(\lm32_cpu/load_store_unit/_n0343_inv )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1481  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh801 ),
    .I5(\lm32_cpu/shifter/Sh24 ),
    .O(\lm32_cpu/shifter/Sh148 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n54521 (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[5] ),
    .O(_n5452)
  );
  LUT6 #(
    .INIT ( 64'h1111111111110111 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11231  (
    .I0(_n5431),
    .I1(_n5425),
    .I2(\interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69112 ),
    .I4(\interface_adr[2] ),
    .I5(\interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1123 )
  );
  LUT5 #(
    .INIT ( 32'h01115555 ))
  \lm32_cpu/stall_m_inv1  (
    .I0(\lm32_cpu/stall_m2_7832 ),
    .I1(\lm32_cpu/stall_m3_7833 ),
    .I2(\lm32_cpu/interrupt_exception ),
    .I3(\lm32_cpu/store_x_5311 ),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .O(\lm32_cpu/instruction_unit/stall_m_inv )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  sdram_read_available1 (
    .I0(bankmachine0_state_FSM_FFd3_3605),
    .I1(bankmachine0_state_FSM_FFd2_3606),
    .I2(sdram_bankmachine0_twtpcon_ready_1354),
    .O(sdram_read_available1_7328)
  );
  LUT6 #(
    .INIT ( 64'h8F88888888888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT525  (
    .I0(_n5396),
    .I1(sdram_phaseinjector1_wrdata_storage_full_12_1486),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[2] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69112 ),
    .I5(\interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT524 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [14]),
    .I4(\lm32_cpu/shifter/right_shift_result [17]),
    .I5(\lm32_cpu/operand_m [17]),
    .O(\lm32_cpu/Mmux_bypass_data_19 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [15]),
    .I4(\lm32_cpu/shifter/right_shift_result [16]),
    .I5(\lm32_cpu/operand_m [16]),
    .O(\lm32_cpu/Mmux_bypass_data_18 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [16]),
    .I4(\lm32_cpu/shifter/right_shift_result [15]),
    .I5(\lm32_cpu/operand_m [15]),
    .O(\lm32_cpu/Mmux_bypass_data_17 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [17]),
    .I4(\lm32_cpu/shifter/right_shift_result [14]),
    .I5(\lm32_cpu/operand_m [14]),
    .O(\lm32_cpu/Mmux_bypass_data_16 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [18]),
    .I4(\lm32_cpu/shifter/right_shift_result [13]),
    .I5(\lm32_cpu/operand_m [13]),
    .O(\lm32_cpu/Mmux_bypass_data_15 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [19]),
    .I4(\lm32_cpu/shifter/right_shift_result [12]),
    .I5(\lm32_cpu/operand_m [12]),
    .O(\lm32_cpu/Mmux_bypass_data_14 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1321  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [22]),
    .I4(\lm32_cpu/shifter/right_shift_result [9]),
    .I5(\lm32_cpu/operand_m [9]),
    .O(\lm32_cpu/Mmux_bypass_data_132_7679 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1311  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [23]),
    .I4(\lm32_cpu/shifter/right_shift_result [8]),
    .I5(\lm32_cpu/operand_m [8]),
    .O(\lm32_cpu/Mmux_bypass_data_131_7682 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [20]),
    .I4(\lm32_cpu/shifter/right_shift_result [11]),
    .I5(\lm32_cpu/operand_m [11]),
    .O(\lm32_cpu/Mmux_bypass_data_13 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1301  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [24]),
    .I4(\lm32_cpu/shifter/right_shift_result [7]),
    .I5(\lm32_cpu/operand_m [7]),
    .O(\lm32_cpu/Mmux_bypass_data_130 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1291  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [25]),
    .I4(\lm32_cpu/shifter/right_shift_result [6]),
    .I5(\lm32_cpu/operand_m [6]),
    .O(\lm32_cpu/Mmux_bypass_data_129 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1281  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [26]),
    .I4(\lm32_cpu/shifter/right_shift_result [5]),
    .I5(\lm32_cpu/operand_m [5]),
    .O(\lm32_cpu/Mmux_bypass_data_128 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1271  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [27]),
    .I4(\lm32_cpu/shifter/right_shift_result [4]),
    .I5(\lm32_cpu/operand_m [4]),
    .O(\lm32_cpu/Mmux_bypass_data_127 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1251  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [0]),
    .I4(\lm32_cpu/shifter/right_shift_result [31]),
    .I5(\lm32_cpu/operand_m [31]),
    .O(\lm32_cpu/Mmux_bypass_data_125 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1241  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [1]),
    .I4(\lm32_cpu/shifter/right_shift_result [30]),
    .I5(\lm32_cpu/operand_m [30]),
    .O(\lm32_cpu/Mmux_bypass_data_124_7703 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1261  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [28]),
    .I4(\lm32_cpu/shifter/right_shift_result [3]),
    .I5(\lm32_cpu/operand_m [3]),
    .O(\lm32_cpu/Mmux_bypass_data_126 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1221  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [2]),
    .I4(\lm32_cpu/shifter/right_shift_result [29]),
    .I5(\lm32_cpu/operand_m [29]),
    .O(\lm32_cpu/Mmux_bypass_data_122_7709 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1211  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [3]),
    .I4(\lm32_cpu/shifter/right_shift_result [28]),
    .I5(\lm32_cpu/operand_m [28]),
    .O(\lm32_cpu/Mmux_bypass_data_121_7712 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1201  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [4]),
    .I4(\lm32_cpu/shifter/right_shift_result [27]),
    .I5(\lm32_cpu/operand_m [27]),
    .O(\lm32_cpu/Mmux_bypass_data_120 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_121  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [21]),
    .I4(\lm32_cpu/shifter/right_shift_result [10]),
    .I5(\lm32_cpu/operand_m [10]),
    .O(\lm32_cpu/Mmux_bypass_data_12 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1191  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [5]),
    .I4(\lm32_cpu/shifter/right_shift_result [26]),
    .I5(\lm32_cpu/operand_m [26]),
    .O(\lm32_cpu/Mmux_bypass_data_119 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1181  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [6]),
    .I4(\lm32_cpu/shifter/right_shift_result [25]),
    .I5(\lm32_cpu/operand_m [25]),
    .O(\lm32_cpu/Mmux_bypass_data_118 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1171  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [7]),
    .I4(\lm32_cpu/shifter/right_shift_result [24]),
    .I5(\lm32_cpu/operand_m [24]),
    .O(\lm32_cpu/Mmux_bypass_data_117 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1161  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [8]),
    .I4(\lm32_cpu/shifter/right_shift_result [23]),
    .I5(\lm32_cpu/operand_m [23]),
    .O(\lm32_cpu/Mmux_bypass_data_116 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1151  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [9]),
    .I4(\lm32_cpu/shifter/right_shift_result [22]),
    .I5(\lm32_cpu/operand_m [22]),
    .O(\lm32_cpu/Mmux_bypass_data_115 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [10]),
    .I4(\lm32_cpu/shifter/right_shift_result [21]),
    .I5(\lm32_cpu/operand_m [21]),
    .O(\lm32_cpu/Mmux_bypass_data_114 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1131  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [11]),
    .I4(\lm32_cpu/shifter/right_shift_result [20]),
    .I5(\lm32_cpu/operand_m [20]),
    .O(\lm32_cpu/Mmux_bypass_data_113 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1231  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [29]),
    .I4(\lm32_cpu/shifter/right_shift_result [2]),
    .I5(\lm32_cpu/operand_m [2]),
    .O(\lm32_cpu/Mmux_bypass_data_1231_7742 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1111  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [12]),
    .I4(\lm32_cpu/shifter/right_shift_result [19]),
    .I5(\lm32_cpu/operand_m [19]),
    .O(\lm32_cpu/Mmux_bypass_data_111_7745 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_bypass_data_1101  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [13]),
    .I4(\lm32_cpu/shifter/right_shift_result [18]),
    .I5(\lm32_cpu/operand_m [18]),
    .O(\lm32_cpu/Mmux_bypass_data_110 )
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \lm32_cpu/Mmux_d_result_0141  (
    .I0(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I1(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I2(\lm32_cpu/shifter/direction_m_6818 ),
    .I3(\lm32_cpu/shifter/right_shift_result [30]),
    .I4(\lm32_cpu/shifter/right_shift_result [1]),
    .I5(\lm32_cpu/operand_m [1]),
    .O(\lm32_cpu/Mmux_bypass_data_112_7749 )
  );
  LUT6 #(
    .INIT ( 64'h1F0F100011011000 ))
  \lm32_cpu/shifter/Sh311  (
    .I0(\lm32_cpu/operand_1_x [0]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/direction_x_5309 ),
    .I3(\lm32_cpu/operand_0_x [0]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/condition_x [2]),
    .O(\lm32_cpu/shifter/Sh31 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEBAAA54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT321  (
    .I0(_n5452),
    .I1(_n5444),
    .I2(_n5437),
    .I3(sdram_phaseinjector0_address_storage_full_10_1286),
    .I4(sdram_phaseinjector0_command_storage_full[2]),
    .I5(sdram_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT32 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1511  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh831 ),
    .I5(\lm32_cpu/shifter/Sh27 ),
    .O(\lm32_cpu/shifter/Sh151 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1501  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh821 ),
    .I5(\lm32_cpu/shifter/Sh26 ),
    .O(\lm32_cpu/shifter/Sh150 )
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh1491  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [2]),
    .I2(\lm32_cpu/operand_1_x [3]),
    .I3(\lm32_cpu/operand_1_x [4]),
    .I4(\lm32_cpu/shifter/Sh811 ),
    .I5(\lm32_cpu/shifter/Sh25 ),
    .O(\lm32_cpu/shifter/Sh149 )
  );
  LUT5 #(
    .INIT ( 32'h8D888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT325  (
    .I0(_n5396),
    .I1(sdram_phaseinjector1_wrdata_storage_full_10_1488),
    .I2(_n5391),
    .I3(_n5386),
    .I4(sdram_phaseinjector1_status[26]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT324_7414 )
  );
  LUT5 #(
    .INIT ( 32'h8D888888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT425  (
    .I0(_n5396),
    .I1(sdram_phaseinjector1_wrdata_storage_full_11_1487),
    .I2(_n5391),
    .I3(_n5386),
    .I4(sdram_phaseinjector1_status[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT424_7428 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  timer0_zero_clear11 (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[10] ),
    .I2(\interface_adr[9] ),
    .I3(\interface_adr[13] ),
    .I4(\interface_adr[11] ),
    .I5(\interface_adr[12] ),
    .O(timer0_zero_clear1_4326)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  uart_tx_clear1 (
    .I0(interface_we_766),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .I3(interface_dat_w[0]),
    .I4(\interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .O(uart_tx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  uart_rx_clear1 (
    .I0(interface_we_766),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[1] ),
    .I3(interface_dat_w[1]),
    .I4(\interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .O(uart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_569_o1  (
    .I0(\lm32_cpu/load_store_unit/wb_load_complete_6385 ),
    .I1(\lm32_cpu/exception_m_5229 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/load_m_5228 ),
    .I4(\lm32_cpu/valid_m_5457 ),
    .I5(\lm32_cpu/load_store_unit/wb_select_m_6346 ),
    .O(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_569_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT322  (
    .I0(_n5431),
    .I1(_n5452),
    .I2(_n5444),
    .I3(_n5437),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT321_7411 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  sdram_write_available1 (
    .I0(bankmachine1_state_FSM_FFd1_770),
    .I1(sdram_bankmachine1_cmd_buffer_source_payload_we_1009),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I4(bankmachine1_state_FSM_FFd2_3611),
    .O(sdram_write_available1_7604)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \lm32_cpu/shifter/Sh140_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/shifter/Sh281_6725 ),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/Sh271_6702 ),
    .I4(\lm32_cpu/shifter/Sh100 ),
    .O(N202)
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<25>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [27]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<26>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [28]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [26])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<27>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [29]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [27])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<28>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [28])
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \lm32_cpu/load_store_unit/dcache_select_x1  (
    .I0(\lm32_cpu/adder_op_x_n_5310 ),
    .I1(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I2(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .O(\lm32_cpu/load_store_unit/dcache_select_x )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEEFE ))
  \lm32_cpu/load_store_unit/_n0299_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I2(\lm32_cpu/store_q_m ),
    .I3(\lm32_cpu/stall_m2_7832 ),
    .I4(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_569_o ),
    .O(\lm32_cpu/load_store_unit/_n0299_inv )
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \lm32_cpu/Madd_branch_target_d_lut<29>  (
    .I0(\lm32_cpu/instruction_unit/pc_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .O(\lm32_cpu/Madd_branch_target_d_lut [29])
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_sdram_time0_xor<4>11  (
    .I0(sdram_time0[4]),
    .I1(sdram_time0[3]),
    .I2(sdram_time0[0]),
    .I3(sdram_time0[1]),
    .I4(sdram_time0[2]),
    .O(\Result<4>4 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEFFFE01001110 ))
  \lm32_cpu/shifter/Sh142_SW0  (
    .I0(\lm32_cpu/operand_1_x [3]),
    .I1(\lm32_cpu/operand_1_x [1]),
    .I2(\lm32_cpu/operand_1_x [0]),
    .I3(\lm32_cpu/shifter/right_shift_operand [30]),
    .I4(N194),
    .I5(\lm32_cpu/shifter/Sh100 ),
    .O(N198)
  );
  LUT6 #(
    .INIT ( 64'hAABFAA8CAAB3AA80 ))
  \lm32_cpu/shifter/Sh141_SW0  (
    .I0(\lm32_cpu/shifter/Sh100 ),
    .I1(\lm32_cpu/operand_1_x [0]),
    .I2(\lm32_cpu/operand_1_x [1]),
    .I3(\lm32_cpu/operand_1_x [3]),
    .I4(\lm32_cpu/shifter/Sh281_6725 ),
    .I5(\lm32_cpu/shifter/right_shift_operand [30]),
    .O(N200)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \basesoc_slave_sel<1><28>1  (
    .I0(rhs_array_muxed32[28]),
    .I1(rhs_array_muxed32[27]),
    .I2(rhs_array_muxed32[13]),
    .I3(rhs_array_muxed32[22]),
    .I4(rom_bus_cyc_rom_bus_ack_AND_477_o22_7296),
    .I5(rom_bus_cyc_rom_bus_ack_AND_477_o21_7295),
    .O(basesoc_slave_sel[1])
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \basesoc_slave_sel<0><28>1  (
    .I0(rhs_array_muxed32[22]),
    .I1(rhs_array_muxed32[28]),
    .I2(rom_bus_cyc_rom_bus_ack_AND_477_o21_7295),
    .I3(rhs_array_muxed32[27]),
    .I4(rom_bus_cyc_rom_bus_ack_AND_477_o22_7296),
    .I5(rhs_array_muxed32[13]),
    .O(basesoc_slave_sel[0])
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  ddrphy_rddata_en31 (
    .I0(sdram_storage_full[0]),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[5] ),
    .I3(interface_we_766),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I5(\interface_adr[1] ),
    .O(ddrphy_rddata_en3)
  );
  LUT5 #(
    .INIT ( 32'h04040004 ))
  \bankmachine3_state_FSM_FFd2-In1  (
    .I0(bankmachine3_state_FSM_FFd1_772),
    .I1(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(refresher_state_FSM_FFd1_768),
    .I4(sdram_generator_done_667),
    .O(\bankmachine3_state_FSM_FFd2-In1_7583 )
  );
  LUT5 #(
    .INIT ( 32'h04040004 ))
  \bankmachine0_state_FSM_FFd2-In1  (
    .I0(bankmachine0_state_FSM_FFd1_769),
    .I1(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(refresher_state_FSM_FFd1_768),
    .I4(sdram_generator_done_667),
    .O(\bankmachine0_state_FSM_FFd2-In1_7587 )
  );
  LUT5 #(
    .INIT ( 32'h04040004 ))
  \bankmachine2_state_FSM_FFd2-In1  (
    .I0(bankmachine2_state_FSM_FFd1_771),
    .I1(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(refresher_state_FSM_FFd1_768),
    .I4(sdram_generator_done_667),
    .O(\bankmachine2_state_FSM_FFd2-In1_7590 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_sdram_timer_count_lut<2>  (
    .I0(sdram_timer_count[2]),
    .I1(sdram_timer_count[0]),
    .I2(sdram_timer_count[1]),
    .I3(sdram_timer_count[3]),
    .I4(sdram_timer_count[5]),
    .I5(N81),
    .O(Mcount_sdram_timer_count_lut[2])
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_551_o1  (
    .I0(\lm32_cpu/store_m_5227 ),
    .I1(\lm32_cpu/valid_m_5457 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I4(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .O(\lm32_cpu/load_store_unit/store_q_m_dcache_select_m_AND_551_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5444),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi0_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi0_address1_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5437),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi0_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi0_baddress0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5431),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi0_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5360),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5354),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata2_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5342),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5425),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi1_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5366),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi1_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi1_baddress0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5413),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi1_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5407),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5396),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5391),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  timer0_zero_trigger1 (
    .I0(timer0_zero_trigger_INV_207_o_12[31]),
    .I1(\timer0_zero_trigger_INV_207_o<31>1_7281 ),
    .I2(\timer0_zero_trigger_INV_207_o<31>2_7282 ),
    .I3(\timer0_zero_trigger_INV_207_o<31>3_7283 ),
    .I4(\timer0_zero_trigger_INV_207_o<31>4_7284 ),
    .I5(\timer0_zero_trigger_INV_207_o<31>5_7285 ),
    .O(timer0_zero_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT101  (
    .I0(\interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .I2(\interface_adr[0] ),
    .I3(memdat_3[7]),
    .I4(\interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT91  (
    .I0(\interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .I2(\interface_adr[0] ),
    .I3(memdat_3[6]),
    .I4(\interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT81  (
    .I0(\interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .I2(\interface_adr[0] ),
    .I3(memdat_3[5]),
    .I4(\interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT71  (
    .I0(\interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .I2(\interface_adr[0] ),
    .I3(memdat_3[4]),
    .I4(\interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT61  (
    .I0(\interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .I2(\interface_adr[0] ),
    .I3(memdat_3[3]),
    .I4(\interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT51  (
    .I0(\interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .I2(\interface_adr[0] ),
    .I3(memdat_3[2]),
    .I4(\interface_adr[1] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h4544555401001110 ))
  \lm32_cpu/Mmux_m_result[31]_pc_m[31]_mux_257_OUT11  (
    .I0(\lm32_cpu/exception_m_5229 ),
    .I1(\lm32_cpu/m_result_sel_compare_m_5237 ),
    .I2(\lm32_cpu/m_result_sel_shift_m_5236 ),
    .I3(\lm32_cpu/operand_m [0]),
    .I4(N144),
    .I5(\lm32_cpu/condition_met_m_5221 ),
    .O(\lm32_cpu/m_result[31]_pc_m[31]_mux_257_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \lm32_cpu/interrupt_unit/Mmux_eie_ie_MUX_1474_o11  (
    .I0(\lm32_cpu/operand_1_x [1]),
    .I1(\lm32_cpu/exception_w_5460 ),
    .I2(\lm32_cpu/valid_w_5501 ),
    .I3(\lm32_cpu/interrupt_unit/ie_5744 ),
    .O(\lm32_cpu/interrupt_unit/eie_ie_MUX_1474_o )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT11  (
    .I0(\interface_adr[10] ),
    .I1(\interface_adr[13] ),
    .I2(\interface_adr[12] ),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[9] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT1 )
  );
  LUT4 #(
    .INIT ( 16'hFF51 ))
  sdram_cmd_valid_01 (
    .I0(refresher_state_FSM_FFd2_767),
    .I1(refresher_state_FSM_FFd1_768),
    .I2(sdram_generator_done_667),
    .I3(sys_rst),
    .O(sdram_cmd_valid_0)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n4853_inv1 (
    .I0(uart_phy_tx_busy_1345),
    .I1(uart_phy_sink_ready_506),
    .I2(uart_tx_fifo_readable_1349),
    .I3(uart_phy_uart_clk_txen_539),
    .O(_n4853_inv)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n4858_inv1 (
    .I0(uart_phy_rx_busy_41),
    .I1(regs1_6),
    .I2(uart_phy_rx_r_10),
    .I3(uart_phy_uart_clk_rxen_573),
    .O(_n4858_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF10 ))
  \lm32_cpu/instruction_unit/_n0204_inv1  (
    .I0(\lm32_cpu/instruction_unit/icache_refill_ready_5998 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I3(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .O(\lm32_cpu/instruction_unit/_n0204_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0100 ))
  \lm32_cpu/instruction_unit/_n0201_inv1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refilling_5632 ),
    .I1(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I4(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .O(\lm32_cpu/instruction_unit/_n0201_inv )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<7>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [10]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [10]),
    .O(\port_cmd_payload_addr[7] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [9]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [9]),
    .O(\port_cmd_payload_addr[6] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [8]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [8]),
    .O(\port_cmd_payload_addr[5] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [7]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [7]),
    .O(\port_cmd_payload_addr[4] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [6]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [6]),
    .O(\port_cmd_payload_addr[3] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [5]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [5]),
    .O(\port_cmd_payload_addr[2] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [4]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [4]),
    .O(\port_cmd_payload_addr[1] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [3]),
    .O(\port_cmd_payload_addr[0] )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mcount_uart_phy_tx_bitcount_xor<0>11  (
    .I0(uart_phy_tx_bitcount[0]),
    .I1(uart_phy_tx_busy_1345),
    .I2(uart_phy_sink_ready_506),
    .I3(uart_tx_fifo_readable_1349),
    .O(Mcount_uart_phy_tx_bitcount)
  );
  LUT4 #(
    .INIT ( 16'h0040 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT81  (
    .I0(uart_phy_sink_ready_506),
    .I1(memdat_1[7]),
    .I2(uart_tx_fifo_readable_1349),
    .I3(uart_phy_tx_busy_1345),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT71  (
    .I0(uart_phy_tx_reg[7]),
    .I1(uart_tx_fifo_readable_1349),
    .I2(uart_phy_sink_ready_506),
    .I3(uart_phy_tx_busy_1345),
    .I4(memdat_1[6]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT61  (
    .I0(uart_phy_tx_reg[6]),
    .I1(uart_tx_fifo_readable_1349),
    .I2(uart_phy_sink_ready_506),
    .I3(uart_phy_tx_busy_1345),
    .I4(memdat_1[5]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT51  (
    .I0(uart_phy_tx_reg[5]),
    .I1(uart_tx_fifo_readable_1349),
    .I2(uart_phy_sink_ready_506),
    .I3(uart_phy_tx_busy_1345),
    .I4(memdat_1[4]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT41  (
    .I0(uart_phy_tx_reg[4]),
    .I1(uart_tx_fifo_readable_1349),
    .I2(uart_phy_sink_ready_506),
    .I3(uart_phy_tx_busy_1345),
    .I4(memdat_1[3]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT31  (
    .I0(uart_phy_tx_reg[3]),
    .I1(uart_tx_fifo_readable_1349),
    .I2(uart_phy_sink_ready_506),
    .I3(uart_phy_tx_busy_1345),
    .I4(memdat_1[2]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT21  (
    .I0(uart_phy_tx_reg[2]),
    .I1(uart_tx_fifo_readable_1349),
    .I2(uart_phy_sink_ready_506),
    .I3(uart_phy_tx_busy_1345),
    .I4(memdat_1[1]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT11  (
    .I0(uart_phy_tx_reg[1]),
    .I1(uart_tx_fifo_readable_1349),
    .I2(uart_phy_sink_ready_506),
    .I3(uart_phy_tx_busy_1345),
    .I4(memdat_1[0]),
    .O(\uart_phy_tx_reg[7]_uart_phy_sink_payload_data[7]_mux_916_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h00FDFD00FD00FD00 ))
  \Mcount_uart_phy_tx_bitcount_xor<2>11  (
    .I0(uart_tx_fifo_readable_1349),
    .I1(uart_phy_sink_ready_506),
    .I2(uart_phy_tx_busy_1345),
    .I3(uart_phy_tx_bitcount[2]),
    .I4(uart_phy_tx_bitcount[0]),
    .I5(uart_phy_tx_bitcount[1]),
    .O(Mcount_uart_phy_tx_bitcount2)
  );
  LUT5 #(
    .INIT ( 32'h00FDFD00 ))
  \Mcount_uart_phy_tx_bitcount_xor<1>11  (
    .I0(uart_tx_fifo_readable_1349),
    .I1(uart_phy_sink_ready_506),
    .I2(uart_phy_tx_busy_1345),
    .I3(uart_phy_tx_bitcount[0]),
    .I4(uart_phy_tx_bitcount[1]),
    .O(Mcount_uart_phy_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h5555D5D7FF55DDD7 ))
  \lm32_cpu/adder_op_d_INV_332_o1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [29]),
    .O(\lm32_cpu/adder_op_d_INV_332_o )
  );
  LUT6 #(
    .INIT ( 64'hE0E0E0E0E0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<3>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [3]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .I5(\lm32_cpu/mc_arithmetic/cycles [2]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles3 )
  );
  LUT5 #(
    .INIT ( 32'hE0E0E00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<2>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [2]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I4(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles2 )
  );
  LUT4 #(
    .INIT ( 16'hE00E ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<1>11  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I3(\lm32_cpu/mc_arithmetic/cycles [1]),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles1 )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \lm32_cpu/mc_arithmetic/Mcount_cycles_xor<0>11  (
    .I0(\lm32_cpu/mc_arithmetic/cycles [0]),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .O(\lm32_cpu/mc_arithmetic/Mcount_cycles )
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  bus_wishbone_ack_rstpot (
    .I0(counter[1]),
    .I1(counter[0]),
    .I2(bus_wishbone_ack_826),
    .O(bus_wishbone_ack_rstpot_8214)
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \lm32_cpu/Mmux_x_result935_SW0  (
    .I0(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/interrupt_unit/im [8]),
    .I5(\lm32_cpu/cc [8]),
    .O(N5571)
  );
  LUT6 #(
    .INIT ( 64'hFD75FD75FD75A820 ))
  \lm32_cpu/Mmux_x_result935  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [8]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [8]),
    .I4(N5571),
    .I5(\lm32_cpu/Mmux_x_result933_7633 ),
    .O(\lm32_cpu/x_result [8])
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  \lm32_cpu/Mmux_x_result755_SW0  (
    .I0(\lm32_cpu/Mmux_x_result113 ),
    .I1(\lm32_cpu/eba [31]),
    .I2(\lm32_cpu/Mmux_x_result752_7758 ),
    .I3(\lm32_cpu/Mmux_x_result751_7757 ),
    .O(N5591)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFD75FFFFA820 ))
  \lm32_cpu/Mmux_x_result755  (
    .I0(\lm32_cpu/x_result_sel_add_x_5327 ),
    .I1(\lm32_cpu/adder_op_x_n_5310 ),
    .I2(\lm32_cpu/adder/addsub/tmp_subResult [31]),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [31]),
    .I4(\lm32_cpu/Mmux_x_result272_4411 ),
    .I5(N5591),
    .O(\lm32_cpu/x_result [31])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55544044000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<4>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_5310 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [0])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00044044 ))
  \lm32_cpu/load_store_unit/byte_enable_x<2>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_5310 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [2])
  );
  LUT6 #(
    .INIT ( 64'hFF5FF55511011000 ))
  \lm32_cpu/load_store_unit/byte_enable_x<3>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_5310 ),
    .I3(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [1])
  );
  LUT6 #(
    .INIT ( 64'h555FF5FF00011011 ))
  \lm32_cpu/load_store_unit/byte_enable_x<1>1  (
    .I0(\lm32_cpu/condition_x [0]),
    .I1(\lm32_cpu/adder_result_x[0] ),
    .I2(\lm32_cpu/adder_op_x_n_5310 ),
    .I3(\lm32_cpu/adder/addsub/tmp_subResult [1]),
    .I4(\lm32_cpu/adder/addsub/tmp_addResult [1]),
    .I5(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/load_store_unit/byte_enable_x [3])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  sdram_write_available3_SW0 (
    .I0(Mmux_array_muxed81131),
    .I1(sdram_bankmachine1_cmd_valid),
    .I2(sdram_write_available1_7604),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I4(Mmux_array_muxed8111),
    .O(N5611)
  );
  LUT5 #(
    .INIT ( 32'hFFF8F8F8 ))
  sdram_write_available3 (
    .I0(roundrobin0_grant_roundrobin3_grant_OR_351_o2),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .I2(N5611),
    .I3(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I4(Mmux_array_muxed8112),
    .O(sdram_write_available)
  );
  LUT5 #(
    .INIT ( 32'h008A0000 ))
  Mmux_array_muxed811311 (
    .I0(sdram_bankmachine1_row_opened_1355),
    .I1(sdram_generator_done_667),
    .I2(refresher_state_FSM_FFd1_768),
    .I3(refresher_state_FSM_FFd2_767),
    .I4(sdram_bankmachine1_row_hit),
    .O(Mmux_array_muxed81131)
  );
  LUT5 #(
    .INIT ( 32'h00040000 ))
  Mmux_rhs_array_muxed61611 (
    .I0(bankmachine0_state_FSM_FFd1_769),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I2(bankmachine0_state_FSM_FFd2_3606),
    .I3(bankmachine0_state_FSM_FFd3_3605),
    .I4(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .O(Mmux_rhs_array_muxed6161)
  );
  LUT6 #(
    .INIT ( 64'hC9CCCCCC05000000 ))
  _n4942_inv1 (
    .I0(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I3(port_cmd_ready8),
    .I4(port_cmd_ready611_4398),
    .I5(sdram_bankmachine2_cmd_buffer_pipe_ce1),
    .O(_n4942_inv)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n4928_inv1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(sdram_bankmachine1_cmd_buffer_pipe_ce1_8426),
    .O(_n4928_inv)
  );
  LUT6 #(
    .INIT ( 64'h008A000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_351_o11 (
    .I0(sdram_bankmachine0_row_opened_1352),
    .I1(sdram_generator_done_667),
    .I2(refresher_state_FSM_FFd1_768),
    .I3(refresher_state_FSM_FFd2_767),
    .I4(Mmux_array_muxed121121),
    .I5(sdram_bankmachine0_row_hit),
    .O(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331)
  );
  LUT6 #(
    .INIT ( 64'h00008A0000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_114_o131 (
    .I0(sdram_bankmachine0_row_opened_1352),
    .I1(sdram_generator_done_667),
    .I2(refresher_state_FSM_FFd1_768),
    .I3(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I4(refresher_state_FSM_FFd2_767),
    .I5(sdram_bankmachine0_row_hit),
    .O(Mmux_GND_1_o_GND_1_o_MUX_114_o13)
  );
  LUT6 #(
    .INIT ( 64'hEAAA0000C0000000 ))
  \lm32_cpu/interrupt_unit/interrupt_exception1  (
    .I0(\lm32_cpu/interrupt_unit/im [0]),
    .I1(\lm32_cpu/interrupt_unit/im [1]),
    .I2(timer0_eventmanager_storage_full_1305),
    .I3(timer0_zero_pending_1351),
    .I4(\lm32_cpu/interrupt_unit/ie_5744 ),
    .I5(uart_irq),
    .O(\lm32_cpu/interrupt_exception )
  );
  LUT5 #(
    .INIT ( 32'h3BF338F0 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(sdram_bankmachine2_twtpcon_ready_1360),
    .I1(bankmachine2_state_FSM_FFd3_3600),
    .I2(bankmachine2_state_FSM_FFd2_3601),
    .I3(sdram_bankmachine2_cmd_ready),
    .I4(\bankmachine2_state_FSM_FFd2-In2_7591 ),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  Mmux_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(sdram_bankmachine1_cmd_buffer_source_payload_we_1009),
    .I1(bankmachine1_state_FSM_FFd1_770),
    .I2(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I3(bankmachine1_state_FSM_FFd3_3610),
    .I4(bankmachine1_state_FSM_FFd2_3611),
    .I5(Mmux_array_muxed81131),
    .O(sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000202200000000 ))
  Mmux_array_muxed81111 (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .I1(bankmachine3_state_FSM_FFd1_772),
    .I2(sdram_generator_done_667),
    .I3(refresher_state_FSM_FFd1_768),
    .I4(refresher_state_FSM_FFd2_767),
    .I5(roundrobin0_grant_roundrobin3_grant_OR_354_o12),
    .O(Mmux_array_muxed8111)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  \lm32_cpu/load_store_unit/d_cyc_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I2(\lm32_cpu/load_store_unit/d_cyc_o_glue_ce_8091 ),
    .O(\lm32_cpu/load_store_unit/d_cyc_o_glue_set_8092 )
  );
  LUT6 #(
    .INIT ( 64'hBAAA3000AAAA3000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT707  (
    .I0(sdram_bandwidth_nwrites_status[6]),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[3] ),
    .I4(_n5297),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_1124_OUT111 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT708_7397 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCEC000000A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3212  (
    .I0(sdram_bandwidth_nwrites_status[10]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3210_7419 ),
    .I2(_n5304),
    .I3(_n5307),
    .I4(_n5314),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111121 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3211_7420 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCEC000000A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4212  (
    .I0(sdram_bandwidth_nwrites_status[11]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4210_7434 ),
    .I2(_n5304),
    .I3(_n5307),
    .I4(_n5314),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111121 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4211_7435 )
  );
  LUT6 #(
    .INIT ( 64'h1010011010010101 ))
  \Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<6>  (
    .I0(_n3701[19]),
    .I1(_n3701[20]),
    .I2(_n3701[18]),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [31]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [31]),
    .O(\Mcompar_tag_do_tag[20]_GND_1_o_equal_409_o_lut<6>_4282 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCAA0FCCCCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3210  (
    .I0(sdram_bandwidth_nwrites_status[18]),
    .I1(sdram_phaseinjector0_address_storage_full[2]),
    .I2(_n5304),
    .I3(_n5307),
    .I4(_n5314),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT328_7417 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT329_7418 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT4210  (
    .I0(_n5314),
    .I1(_n5307),
    .I2(sdram_bandwidth_nwrites_status[19]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT428_7432 ),
    .I4(_n5304),
    .I5(sdram_phaseinjector0_address_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT429_7433 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAFFEAEA ))
  \lm32_cpu/kill_f1  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/valid_d_5459 ),
    .I2(\lm32_cpu/branch_predict_taken_d ),
    .I3(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I4(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I5(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/kill_f )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0222  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [31]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [31]),
    .I5(\lm32_cpu/Mmux_bypass_data_125 ),
    .O(\lm32_cpu/raw_x_0221 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0214  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [30]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [30]),
    .I5(\lm32_cpu/Mmux_bypass_data_124_7703 ),
    .O(\lm32_cpu/raw_x_0212 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0202  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [29]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [29]),
    .I5(\lm32_cpu/Mmux_bypass_data_122_7709 ),
    .O(\lm32_cpu/raw_x_0201 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0192  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [28]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [28]),
    .I5(\lm32_cpu/Mmux_bypass_data_121_7712 ),
    .O(\lm32_cpu/raw_x_0191 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0182  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [27]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [27]),
    .I5(\lm32_cpu/Mmux_bypass_data_120 ),
    .O(\lm32_cpu/raw_x_0181 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0172  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [26]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [26]),
    .I5(\lm32_cpu/Mmux_bypass_data_119 ),
    .O(\lm32_cpu/raw_x_0171 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0162  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [25]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [25]),
    .I5(\lm32_cpu/Mmux_bypass_data_118 ),
    .O(\lm32_cpu/raw_x_0161 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0152  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [24]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [24]),
    .I5(\lm32_cpu/Mmux_bypass_data_117 ),
    .O(\lm32_cpu/raw_x_0151 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0142  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [23]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [23]),
    .I5(\lm32_cpu/Mmux_bypass_data_116 ),
    .O(\lm32_cpu/raw_x_0141 )
  );
  LUT6 #(
    .INIT ( 64'h5450505044000000 ))
  \lm32_cpu/stall_a1  (
    .I0(\lm32_cpu/m_bypass_enable_m_5233 ),
    .I1(\lm32_cpu/read_enable_1_d ),
    .I2(\lm32_cpu/read_enable_0_d ),
    .I3(\lm32_cpu/raw_m_12_7820 ),
    .I4(\lm32_cpu/raw_m_11_7819 ),
    .I5(\lm32_cpu/raw_m_0 ),
    .O(\lm32_cpu/stall_a1_7867 )
  );
  LUT6 #(
    .INIT ( 64'hAAA9FFFFFFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(sdram_bankmachine1_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(multiplexer_state_FSM_FFd2_3622),
    .I3(multiplexer_state_FSM_FFd1_3623),
    .I4(sdram_bankmachine1_cmd_valid),
    .I5(sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_313_o1_4269),
    .O(\sdram_choose_req_grant_FSM_FFd1-In2_7478 )
  );
  LUT6 #(
    .INIT ( 64'h000000000A080A00 ))
  \lm32_cpu/instruction_unit/mux10171  (
    .I0(\lm32_cpu/valid_d_5459 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [15]),
    .I2(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I3(\lm32_cpu/bi_unconditional ),
    .I4(\lm32_cpu/bi_conditional ),
    .I5(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux1017 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \lm32_cpu/instruction_unit/mux10191  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/condition_met_m_5221 ),
    .I2(\lm32_cpu/exception_m_5229 ),
    .I3(\lm32_cpu/branch_predict_taken_m_5230 ),
    .I4(\lm32_cpu/branch_predict_m_5231 ),
    .I5(\lm32_cpu/branch_taken_m_4754 ),
    .O(\lm32_cpu/instruction_unit/mux1019 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl72 (
    .I0(data_port_we[0]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl72_3461)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl73 (
    .I0(data_port_we[1]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl73_3462)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl74 (
    .I0(data_port_we[2]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl74_3463)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl75 (
    .I0(data_port_we[3]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl75_3464)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl76 (
    .I0(data_port_we[4]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl76_3465)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl77 (
    .I0(data_port_we[5]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl77_3466)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl78 (
    .I0(data_port_we[6]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl78_3467)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl79 (
    .I0(data_port_we[7]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl79_3468)
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1252  (
    .I0(\lm32_cpu/reg_data_1 [31]),
    .I1(\lm32_cpu/Mmux_bypass_data_125 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [31]),
    .O(\lm32_cpu/Mmux_bypass_data_1251_7701 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1242  (
    .I0(\lm32_cpu/reg_data_1 [30]),
    .I1(\lm32_cpu/Mmux_bypass_data_124_7703 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [30]),
    .O(\lm32_cpu/Mmux_bypass_data_1241_7704 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1222  (
    .I0(\lm32_cpu/reg_data_1 [29]),
    .I1(\lm32_cpu/Mmux_bypass_data_122_7709 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [29]),
    .O(\lm32_cpu/Mmux_bypass_data_1221_7710 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1212  (
    .I0(\lm32_cpu/reg_data_1 [28]),
    .I1(\lm32_cpu/Mmux_bypass_data_121_7712 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [28]),
    .O(\lm32_cpu/Mmux_bypass_data_1211_7713 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1202  (
    .I0(\lm32_cpu/reg_data_1 [27]),
    .I1(\lm32_cpu/Mmux_bypass_data_120 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [27]),
    .O(\lm32_cpu/Mmux_bypass_data_1201_7716 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1192  (
    .I0(\lm32_cpu/reg_data_1 [26]),
    .I1(\lm32_cpu/Mmux_bypass_data_119 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [26]),
    .O(\lm32_cpu/Mmux_bypass_data_1191_7722 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1182  (
    .I0(\lm32_cpu/reg_data_1 [25]),
    .I1(\lm32_cpu/Mmux_bypass_data_118 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [25]),
    .O(\lm32_cpu/Mmux_bypass_data_1181_7725 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1172  (
    .I0(\lm32_cpu/reg_data_1 [24]),
    .I1(\lm32_cpu/Mmux_bypass_data_117 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [24]),
    .O(\lm32_cpu/Mmux_bypass_data_1171_7728 )
  );
  LUT6 #(
    .INIT ( 64'hCFFFCAAAC000CAAA ))
  \lm32_cpu/Mmux_bypass_data_1162  (
    .I0(\lm32_cpu/reg_data_1 [23]),
    .I1(\lm32_cpu/Mmux_bypass_data_116 ),
    .I2(\lm32_cpu/raw_m_12_7820 ),
    .I3(\lm32_cpu/raw_m_11_7819 ),
    .I4(\lm32_cpu/raw_w_1 ),
    .I5(\lm32_cpu/w_result [23]),
    .O(\lm32_cpu/Mmux_bypass_data_1161_7731 )
  );
  LUT6 #(
    .INIT ( 64'h959595556A6A6AAA ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(litedramwishbone2native_state_FSM_FFd3_1837),
    .I2(port_cmd_ready9_4403),
    .I3(inst_LPM_DECODE01_4335),
    .I4(inst_LPM_DECODE02),
    .I5(\Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 ),
    .O(\Result<3>9 )
  );
  LUT6 #(
    .INIT ( 64'h0002000000020002 ))
  \lm32_cpu/interrupt_unit/_n0092_inv11  (
    .I0(\lm32_cpu/csr_write_enable_k_q_x ),
    .I1(\lm32_cpu/csr_x [1]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/stall_m ),
    .I4(\lm32_cpu/kill_x ),
    .I5(\lm32_cpu/mc_stall_request_x ),
    .O(\lm32_cpu/interrupt_unit/_n0092_inv1 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_072  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [17]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/raw_x_071 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_062  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [16]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/raw_x_061 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_052  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [15]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/raw_x_051 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_042  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [14]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/raw_x_041 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_032  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [13]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/raw_x_031 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0211  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [12]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/raw_x_021 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0272  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [9]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_7679 ),
    .O(\lm32_cpu/raw_x_0271 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0262  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [8]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_7682 ),
    .O(\lm32_cpu/raw_x_0261 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0292  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [11]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/raw_x_0291 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0252  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [7]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/raw_x_0251 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0242  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [6]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/raw_x_0241 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0232  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [5]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/raw_x_0231 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0122  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [4]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/raw_x_0121 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0113  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [3]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/raw_x_0111 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0282  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [10]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/raw_x_0281 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0132  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [22]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/raw_x_0131 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_01112  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [21]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/raw_x_01112_7738 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_0102  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [20]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/raw_x_0101 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_012  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [2]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_7742 ),
    .O(\lm32_cpu/raw_x_0110 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_092  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [19]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_7745 ),
    .O(\lm32_cpu/raw_x_091 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/raw_x_082  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [18]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/raw_x_081 )
  );
  LUT6 #(
    .INIT ( 64'hFF6565FFFFFFFFFF ))
  \sdram_choose_req_grant_FSM_FFd2-In31  (
    .I0(sdram_choose_req_want_writes_inv),
    .I1(n0503),
    .I2(GND_1_o_GND_1_o_MUX_186_o),
    .I3(sdram_choose_req_want_reads_inv),
    .I4(sdram_bankmachine2_cmd_payload_is_read),
    .I5(sdram_bankmachine2_cmd_valid),
    .O(\sdram_choose_req_grant_FSM_FFd2-In3 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  sdram_bankmachine1_row_col_n_addr_sel1021 (
    .I0(bankmachine1_state_FSM_FFd1_770),
    .I1(\sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_152_o ),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I4(bankmachine1_state_FSM_FFd2_3611),
    .O(sdram_bankmachine1_row_col_n_addr_sel102)
  );
  LUT5 #(
    .INIT ( 32'h00404040 ))
  \lm32_cpu/interrupt_unit/_n0082_inv1  (
    .I0(\lm32_cpu/eret_k_q_x ),
    .I1(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I2(\lm32_cpu/csr_x [0]),
    .I3(\lm32_cpu/exception_w_5460 ),
    .I4(\lm32_cpu/valid_w_5501 ),
    .O(\lm32_cpu/interrupt_unit/_n0082_inv )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_182  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [16]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [16]),
    .I5(\lm32_cpu/Mmux_bypass_data_18 ),
    .O(\lm32_cpu/Mmux_bypass_data_181_7665 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_172  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [15]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [15]),
    .I5(\lm32_cpu/Mmux_bypass_data_17 ),
    .O(\lm32_cpu/Mmux_bypass_data_171_7668 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_162  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [14]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [14]),
    .I5(\lm32_cpu/Mmux_bypass_data_16 ),
    .O(\lm32_cpu/Mmux_bypass_data_161_7671 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_152  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [13]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [13]),
    .I5(\lm32_cpu/Mmux_bypass_data_15 ),
    .O(\lm32_cpu/Mmux_bypass_data_151_7674 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_142  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [12]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [12]),
    .I5(\lm32_cpu/Mmux_bypass_data_14 ),
    .O(\lm32_cpu/Mmux_bypass_data_141_7677 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1322  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [9]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [9]),
    .I5(\lm32_cpu/Mmux_bypass_data_132_7679 ),
    .O(\lm32_cpu/Mmux_bypass_data_1321_7680 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1312  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [8]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [8]),
    .I5(\lm32_cpu/Mmux_bypass_data_131_7682 ),
    .O(\lm32_cpu/Mmux_bypass_data_1311_7683 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_132  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [11]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [11]),
    .I5(\lm32_cpu/Mmux_bypass_data_13 ),
    .O(\lm32_cpu/Mmux_bypass_data_133_7686 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1302  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [7]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [7]),
    .I5(\lm32_cpu/Mmux_bypass_data_130 ),
    .O(\lm32_cpu/Mmux_bypass_data_1301_7689 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1292  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [6]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [6]),
    .I5(\lm32_cpu/Mmux_bypass_data_129 ),
    .O(\lm32_cpu/Mmux_bypass_data_1291_7692 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1282  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [5]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [5]),
    .I5(\lm32_cpu/Mmux_bypass_data_128 ),
    .O(\lm32_cpu/Mmux_bypass_data_1281_7695 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1272  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [4]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [4]),
    .I5(\lm32_cpu/Mmux_bypass_data_127 ),
    .O(\lm32_cpu/Mmux_bypass_data_1271_7698 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1262  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [3]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [3]),
    .I5(\lm32_cpu/Mmux_bypass_data_126 ),
    .O(\lm32_cpu/Mmux_bypass_data_1261_7707 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_122  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [10]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [10]),
    .I5(\lm32_cpu/Mmux_bypass_data_12 ),
    .O(\lm32_cpu/Mmux_bypass_data_123 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1232  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [2]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [2]),
    .I5(\lm32_cpu/Mmux_bypass_data_1231_7742 ),
    .O(\lm32_cpu/Mmux_bypass_data_1232_7743 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1122  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [1]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_7749 ),
    .O(\lm32_cpu/Mmux_bypass_data_1121 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_111  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [0]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [0]),
    .I5(\lm32_cpu/m_result_sel_compare_m_mmx_out ),
    .O(\lm32_cpu/Mmux_bypass_data_11 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_192  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [17]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [17]),
    .I5(\lm32_cpu/Mmux_bypass_data_19 ),
    .O(\lm32_cpu/Mmux_bypass_data_191_7662 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1152  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [22]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [22]),
    .I5(\lm32_cpu/Mmux_bypass_data_115 ),
    .O(\lm32_cpu/Mmux_bypass_data_1151_7734 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1142  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [21]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [21]),
    .I5(\lm32_cpu/Mmux_bypass_data_114 ),
    .O(\lm32_cpu/Mmux_bypass_data_1141_7737 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1132  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [20]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [20]),
    .I5(\lm32_cpu/Mmux_bypass_data_113 ),
    .O(\lm32_cpu/Mmux_bypass_data_1131_7740 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1112  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [19]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [19]),
    .I5(\lm32_cpu/Mmux_bypass_data_111_7745 ),
    .O(\lm32_cpu/Mmux_bypass_data_1111_7746 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_bypass_data_1102  (
    .I0(\lm32_cpu/raw_m_11_7819 ),
    .I1(\lm32_cpu/raw_m_12_7820 ),
    .I2(\lm32_cpu/w_result [18]),
    .I3(\lm32_cpu/raw_w_1 ),
    .I4(\lm32_cpu/reg_data_1 [18]),
    .I5(\lm32_cpu/Mmux_bypass_data_110 ),
    .O(\lm32_cpu/Mmux_bypass_data_1101_7752 )
  );
  LUT6 #(
    .INIT ( 64'h55556555AAAA9AAA ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I2(port_cmd_ready8),
    .I3(port_cmd_ready611_4398),
    .I4(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I5(\Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>12 ),
    .O(\Result<3>11 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF88870777000 ))
  \lm32_cpu/Mmux_d_result_0142  (
    .I0(\lm32_cpu/raw_m_01_7821 ),
    .I1(\lm32_cpu/raw_m_02_7822 ),
    .I2(\lm32_cpu/w_result [1]),
    .I3(\lm32_cpu/raw_w_0 ),
    .I4(\lm32_cpu/reg_data_0 [1]),
    .I5(\lm32_cpu/Mmux_bypass_data_112_7749 ),
    .O(\lm32_cpu/Mmux_d_result_0141_7748 )
  );
  LUT5 #(
    .INIT ( 32'hBB0BB000 ))
  \lm32_cpu/Mmux_d_result_0143  (
    .I0(\lm32_cpu/decoder/Mmux_write_idx21 ),
    .I1(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I2(\lm32_cpu/raw_x_0_4793 ),
    .I3(\lm32_cpu/x_result [1]),
    .I4(\lm32_cpu/Mmux_d_result_0141_7748 ),
    .O(\lm32_cpu/d_result_0 [1])
  );
  LUT4 #(
    .INIT ( 16'h15D5 ))
  \lm32_cpu/Mmux_d_result_02_SW0  (
    .I0(\lm32_cpu/reg_data_0 [0]),
    .I1(\lm32_cpu/raw_w_02_7818 ),
    .I2(\lm32_cpu/raw_w_01_7817 ),
    .I3(\lm32_cpu/w_result [0]),
    .O(N140)
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  tag_port_we1 (
    .I0(cache_state_FSM_FFd3_3446),
    .I1(cache_state_FSM_FFd2_3447),
    .I2(basesoc_grant_1373),
    .I3(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I4(\tag_do_tag[20]_GND_1_o_equal_409_o ),
    .O(tag_port_we)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7021  (
    .I0(_n5413),
    .I1(_n5452),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1123 ),
    .I3(_n5444),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I5(_n5437),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT702_4392 )
  );
  LUT6 #(
    .INIT ( 64'h22F2222222222222 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1835),
    .I1(new_master_wdata_ready_702),
    .I2(cache_state_FSM_FFd2_3447),
    .I3(cache_state_FSM_FFd3_3446),
    .I4(port_cmd_ready),
    .I5(litedramwishbone2native_state_FSM_FFd3_1837),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \lm32_cpu/Mmux_x_result182  (
    .I0(\lm32_cpu/eba [14]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I5(\lm32_cpu/Mmux_x_result18 ),
    .O(\lm32_cpu/Mmux_x_result181_7647 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \lm32_cpu/Mmux_x_result152  (
    .I0(\lm32_cpu/eba [13]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I5(\lm32_cpu/Mmux_x_result15 ),
    .O(\lm32_cpu/Mmux_x_result151_7652 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF80000000 ))
  \lm32_cpu/Mmux_x_result122  (
    .I0(\lm32_cpu/eba [12]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/csr_x [2]),
    .I3(\lm32_cpu/csr_x [1]),
    .I4(\lm32_cpu/x_result_sel_csr_x_5330 ),
    .I5(\lm32_cpu/Mmux_x_result12 ),
    .O(\lm32_cpu/Mmux_x_result121_7657 )
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_351_o1 (
    .I0(bankmachine1_state_FSM_FFd1_770),
    .I1(bankmachine1_state_FSM_FFd3_3610),
    .I2(bankmachine1_state_FSM_FFd2_3611),
    .I3(sdram_bankmachine1_cmd_buffer_source_payload_we_1009),
    .I4(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I5(Mmux_array_muxed81131),
    .O(roundrobin0_grant_roundrobin3_grant_OR_351_o3_7603)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT26  (
    .I0(timer0_zero_clear1_4326),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT24_7336 ),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I4(timer0_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT23_7335 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT36  (
    .I0(timer0_zero_clear1_4326),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT34_7341 ),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I4(timer0_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT33_7340 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT46  (
    .I0(timer0_zero_clear1_4326),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT44_7346 ),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I4(timer0_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT43_7345 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT56  (
    .I0(timer0_zero_clear1_4326),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT54_7351 ),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I4(timer0_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT53_7350 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT66  (
    .I0(timer0_zero_clear1_4326),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT64_7356 ),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I4(timer0_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT63_7355 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT76  (
    .I0(timer0_zero_clear1_4326),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT74_7361 ),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I4(timer0_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT73_7360 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA88808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT86  (
    .I0(timer0_zero_clear1_4326),
    .I1(\interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT84_7366 ),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I4(timer0_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT83_7365 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h4E444444 ))
  \lm32_cpu/shifter/Sh1521  (
    .I0(\lm32_cpu/operand_1_x [4]),
    .I1(\lm32_cpu/shifter/Sh88 ),
    .I2(\lm32_cpu/direction_x_5309 ),
    .I3(\lm32_cpu/condition_x [2]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .O(\lm32_cpu/shifter/Sh152 )
  );
  LUT6 #(
    .INIT ( 64'h4044404040404040 ))
  port_cmd_ready3 (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I1(port_cmd_ready2_7608),
    .I2(inst_LPM_DECODE1111_4339),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I5(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .O(port_cmd_ready3_7609)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF008022A2 ))
  _n4893_inv4 (
    .I0(uart_phy_source_valid_540),
    .I1(_n489321),
    .I2(uart_rx_fifo_readable_1350),
    .I3(uart_rx_clear),
    .I4(uart_rx_fifo_level0[4]),
    .I5(_n4893_inv3_7515),
    .O(_n4893_inv)
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129110  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [0]),
    .I4(\lm32_cpu/mc_arithmetic/a [31]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [0])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129210  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [10]),
    .I4(\lm32_cpu/mc_arithmetic/p [9]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [10])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012933  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [11]),
    .I4(\lm32_cpu/mc_arithmetic/p [10]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [11])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012941  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [12]),
    .I4(\lm32_cpu/mc_arithmetic/p [11]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [12])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012951  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [13]),
    .I4(\lm32_cpu/mc_arithmetic/p [12]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [13])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012961  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [14]),
    .I4(\lm32_cpu/mc_arithmetic/p [13]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [14])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012971  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [15]),
    .I4(\lm32_cpu/mc_arithmetic/p [14]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [15])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012981  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [16]),
    .I4(\lm32_cpu/mc_arithmetic/p [15]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [16])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n012991  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [17]),
    .I4(\lm32_cpu/mc_arithmetic/p [16]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [17])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129101  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [18]),
    .I4(\lm32_cpu/mc_arithmetic/p [17]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [18])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129111  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [19]),
    .I4(\lm32_cpu/mc_arithmetic/p [18]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [19])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129121  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [1]),
    .I4(\lm32_cpu/mc_arithmetic/p [0]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [1])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129131  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [20]),
    .I4(\lm32_cpu/mc_arithmetic/p [19]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [20])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129151  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [22]),
    .I4(\lm32_cpu/mc_arithmetic/p [21]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [22])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129141  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [21]),
    .I4(\lm32_cpu/mc_arithmetic/p [20]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [21])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129161  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [23]),
    .I4(\lm32_cpu/mc_arithmetic/p [22]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [23])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129171  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [24]),
    .I4(\lm32_cpu/mc_arithmetic/p [23]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [24])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129181  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [25]),
    .I4(\lm32_cpu/mc_arithmetic/p [24]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [25])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129191  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [26]),
    .I4(\lm32_cpu/mc_arithmetic/p [25]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [26])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129201  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [27]),
    .I4(\lm32_cpu/mc_arithmetic/p [26]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [27])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129211  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [28]),
    .I4(\lm32_cpu/mc_arithmetic/p [27]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [28])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129221  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [29]),
    .I4(\lm32_cpu/mc_arithmetic/p [28]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [29])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129241  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [30]),
    .I4(\lm32_cpu/mc_arithmetic/p [29]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [30])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129231  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [2]),
    .I4(\lm32_cpu/mc_arithmetic/p [1]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [2])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129251  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [31]),
    .I4(\lm32_cpu/mc_arithmetic/p [30]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [31])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129261  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [3]),
    .I4(\lm32_cpu/mc_arithmetic/p [2]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [3])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129271  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [4]),
    .I4(\lm32_cpu/mc_arithmetic/p [3]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [4])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129281  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [5]),
    .I4(\lm32_cpu/mc_arithmetic/p [4]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [5])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129291  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [6]),
    .I4(\lm32_cpu/mc_arithmetic/p [5]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [6])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129301  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [7]),
    .I4(\lm32_cpu/mc_arithmetic/p [6]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [7])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129311  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [8]),
    .I4(\lm32_cpu/mc_arithmetic/p [7]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [8])
  );
  LUT5 #(
    .INIT ( 32'hEEE00E00 ))
  \lm32_cpu/mc_arithmetic/Mmux__n0129321  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I2(\lm32_cpu/mc_arithmetic/t [32]),
    .I3(\lm32_cpu/mc_arithmetic/t [9]),
    .I4(\lm32_cpu/mc_arithmetic/p [8]),
    .O(\lm32_cpu/mc_arithmetic/_n0129 [9])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data110  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [0]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [0]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [0]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [0])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data210  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [10]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [10]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [10]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [10])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data33  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [11]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [11]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [11]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [11])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data41  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [12]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [12]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [12]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [12])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data51  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [13]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [13]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [13]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [13])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data61  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [14]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [14]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [14]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [14])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data71  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [15]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [15]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [15]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [15])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data81  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [16]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [16]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [16]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [16])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data91  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [17]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [17]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [17]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [17])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data101  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [18]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [18]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [18]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [18])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data111  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [19]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [19]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [19]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data121  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [1]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [1]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [1]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [1])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data131  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [20]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [20]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [20]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [20])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data141  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [21]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [21]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [21]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [21])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data151  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [22]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [22]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [22]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [22])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data161  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [23]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [2]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [23]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [23]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [23])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data171  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [24]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [24]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [24]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [24])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data181  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [25]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [25]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [25]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [25])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data191  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [26]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [26]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [26]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [26])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data201  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [27]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [27]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [27]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [27])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data211  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [28]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [28]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [28]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [28])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data221  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [29]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [29]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [29]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [29])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data231  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [2]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [2]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [2]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [2])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data241  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [30]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [30]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [30]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [30])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data251  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [31]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [3]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [31]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [31]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [31])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data261  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [3]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [3]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [3]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [3])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data271  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [4]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [4]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [4]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [4])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data281  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [5]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [5]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [5]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [5])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data291  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [6]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [6]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [6]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [6])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data301  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [7]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [0]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [7]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [7]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [7])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data311  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [8]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [8]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [8]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [8])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \lm32_cpu/load_store_unit/dcache/Mmux_dmem_write_data321  (
    .I0(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_6637 ),
    .I1(\lm32_cpu/load_store_unit/dcache_data_m [9]),
    .I2(\lm32_cpu/load_store_unit/byte_enable_m [1]),
    .I3(\lm32_cpu/load_store_unit/dcache_select_m_6347 ),
    .I4(\lm32_cpu/load_store_unit/store_data_m [9]),
    .I5(\lm32_cpu/load_store_unit/wb_data_m [9]),
    .O(\lm32_cpu/load_store_unit/dcache/dmem_write_data [9])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_control0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5452),
    .O(basesoc_csrbankarray_csrbank1_dfii_control0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5314),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi0_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5349),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi0_wrdata1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi1_address1_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5420),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi1_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re1 (
    .I0(interface_we_766),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5402),
    .O(basesoc_csrbankarray_csrbank1_dfii_pi1_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_csrbankarray_csrbank2_reload2_re1 (
    .I0(\interface_adr[0] ),
    .I1(\interface_adr[3] ),
    .I2(\interface_adr[1] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_zero_clear1_4326),
    .I5(interface_we_766),
    .O(basesoc_csrbankarray_csrbank2_reload2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank2_reload0_re1 (
    .I0(\interface_adr[1] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_zero_clear1_4326),
    .I5(interface_we_766),
    .O(basesoc_csrbankarray_csrbank2_reload0_re)
  );
  LUT6 #(
    .INIT ( 64'h0100000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT23  (
    .I0(\interface_adr[11] ),
    .I1(\interface_adr[13] ),
    .I2(\interface_adr[12] ),
    .I3(\interface_adr[10] ),
    .I4(\interface_adr[9] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT21_7323 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_1135_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_ev_enable0_re1 (
    .I0(\interface_adr[1] ),
    .I1(interface_we_766),
    .I2(basesoc_csrbankarray_csrbank3_ev_enable0_re1_4349),
    .I3(\interface_adr[0] ),
    .I4(\interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_ev_enable0_re)
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1111 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I3(ddrphy_record1_rddata[21]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[53])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1101 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I3(ddrphy_record1_rddata[31]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[63])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1012 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I3(ddrphy_record1_rddata[22]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[54])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1211 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I3(ddrphy_record1_rddata[20]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[52])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1311 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I3(ddrphy_record1_rddata[19]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[51])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1611 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I3(ddrphy_record1_rddata[16]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[48])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1411 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I3(ddrphy_record1_rddata[18]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[50])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1511 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I3(ddrphy_record1_rddata[17]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[49])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1711 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I3(ddrphy_record1_rddata[15]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[47])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1811 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I3(ddrphy_record1_rddata[14]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[46])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2011 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I3(ddrphy_record1_rddata[12]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[44])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w1911 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I3(ddrphy_record1_rddata[13]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[45])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2101 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I3(ddrphy_record1_rddata[30]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[62])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2111 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I3(ddrphy_record1_rddata[11]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[43])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2211 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I3(ddrphy_record1_rddata[10]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[42])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2511 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I3(ddrphy_record1_rddata[7]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[39])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2311 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I3(ddrphy_record1_rddata[9]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[41])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2411 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I3(ddrphy_record1_rddata[8]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[40])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2611 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I3(ddrphy_record1_rddata[6]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[38])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2711 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I3(ddrphy_record1_rddata[5]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[37])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3101 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I3(ddrphy_record1_rddata[29]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[61])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2811 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I3(ddrphy_record1_rddata[4]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[36])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w2911 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I3(ddrphy_record1_rddata[3]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[35])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3011 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I3(ddrphy_record1_rddata[2]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[34])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3111 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I3(ddrphy_record1_rddata[1]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[33])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3411 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [30]),
    .I3(ddrphy_record0_rddata[30]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[30])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3211 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I3(ddrphy_record1_rddata[0]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[32])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3311 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [31]),
    .I3(ddrphy_record0_rddata[31]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[31])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3511 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [29]),
    .I3(ddrphy_record0_rddata[29]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[29])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3611 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I3(ddrphy_record0_rddata[28]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[28])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4101 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [28]),
    .I3(ddrphy_record1_rddata[28]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[60])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3711 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I3(ddrphy_record0_rddata[27]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[27])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3811 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I3(ddrphy_record0_rddata[26]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[26])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w3911 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I3(ddrphy_record0_rddata[25]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[25])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4011 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I3(ddrphy_record0_rddata[24]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[24])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4311 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [21]),
    .I3(ddrphy_record0_rddata[21]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[21])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4111 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I3(ddrphy_record0_rddata[23]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[23])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4211 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [22]),
    .I3(ddrphy_record0_rddata[22]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[22])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4411 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [20]),
    .I3(ddrphy_record0_rddata[20]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[20])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4511 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [19]),
    .I3(ddrphy_record0_rddata[19]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[19])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4811 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [16]),
    .I3(ddrphy_record0_rddata[16]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[16])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4611 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [18]),
    .I3(ddrphy_record0_rddata[18]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[18])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4711 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [17]),
    .I3(ddrphy_record0_rddata[17]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[17])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w4911 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [15]),
    .I3(ddrphy_record0_rddata[15]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[15])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5101 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [27]),
    .I3(ddrphy_record1_rddata[27]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[59])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5211 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [12]),
    .I3(ddrphy_record0_rddata[12]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[12])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5011 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [14]),
    .I3(ddrphy_record0_rddata[14]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[14])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5111 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [13]),
    .I3(ddrphy_record0_rddata[13]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[13])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5511 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [9]),
    .I3(ddrphy_record0_rddata[9]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[9])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5311 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [11]),
    .I3(ddrphy_record0_rddata[11]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[11])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5411 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [10]),
    .I3(ddrphy_record0_rddata[10]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[10])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5811 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [6]),
    .I3(ddrphy_record0_rddata[6]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[6])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5611 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [8]),
    .I3(ddrphy_record0_rddata[8]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[8])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5711 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [7]),
    .I3(ddrphy_record0_rddata[7]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[7])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w5911 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [5]),
    .I3(ddrphy_record0_rddata[5]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[5])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w651 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [26]),
    .I3(ddrphy_record1_rddata[26]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[58])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w6211 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [2]),
    .I3(ddrphy_record0_rddata[2]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[2])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w6011 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [4]),
    .I3(ddrphy_record0_rddata[4]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[4])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w6111 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [3]),
    .I3(ddrphy_record0_rddata[3]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[3])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w6311 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [1]),
    .I3(ddrphy_record0_rddata[1]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[1])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w6411 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [0]),
    .I3(ddrphy_record0_rddata[0]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[0])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w911 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [23]),
    .I3(ddrphy_record1_rddata[23]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[55])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w711 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [25]),
    .I3(ddrphy_record1_rddata[25]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[57])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  Mmux_data_port_dat_w811 (
    .I0(Mmux_data_port_dat_w1011),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/load_store_unit/d_dat_o [24]),
    .I3(ddrphy_record1_rddata[24]),
    .I4(Mmux_data_port_dat_w1012_4323),
    .O(data_port_dat_w[56])
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT8  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(N243),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[10] ),
    .I5(\interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT7  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(N261),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[10] ),
    .I5(\interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT6  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(N2810),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[10] ),
    .I5(\interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT5  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(N306),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[10] ),
    .I5(\interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT4  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(N321),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[10] ),
    .I5(\interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT3  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(N3410),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[10] ),
    .I5(\interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT2  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(N3610),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[10] ),
    .I5(\interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT1  (
    .I0(\interface_adr[13] ),
    .I1(\interface_adr[12] ),
    .I2(N381),
    .I3(\interface_adr[11] ),
    .I4(\interface_adr[10] ),
    .I5(\interface_adr[9] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1138_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hA3A3A3A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1117_SW0  (
    .I0(sdram_phaseinjector0_command_storage_full[0]),
    .I1(_n5437),
    .I2(_n5444),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1117_7451 ),
    .O(N563)
  );
  LUT6 #(
    .INIT ( 64'hE0F0C0F0E0A0C000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1117  (
    .I0(sdram_phaseinjector0_address_storage_full_8_1288),
    .I1(sdram_storage_full[0]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I3(_n5452),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3231 ),
    .I5(N563),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hA3A3A3A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2217_SW0  (
    .I0(sdram_phaseinjector0_command_storage_full[1]),
    .I1(_n5437),
    .I2(_n5444),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT221 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2215_7463 ),
    .O(N565)
  );
  LUT6 #(
    .INIT ( 64'hE0F0C0F0E0A0C000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2217  (
    .I0(sdram_phaseinjector0_address_storage_full_9_1287),
    .I1(sdram_storage_full[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I3(_n5452),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3231 ),
    .I5(N565),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hB0BB ))
  array_muxed10_INV_232_o_SW1 (
    .I0(array_muxed10_INV_232_o111),
    .I1(sdram_cmd_payload_we_666),
    .I2(array_muxed10_INV_232_o121),
    .I3(Mmux_array_muxed1012_4293),
    .O(N567)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  array_muxed10_INV_232_o (
    .I0(N567),
    .I1(Mmux_array_muxed1011_4287),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(multiplexer_state_FSM_FFd3_3621),
    .I5(rhs_array_muxed6),
    .O(array_muxed10_INV_232_o_2345)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAABAAAA ))
  port_cmd_ready611_SW1 (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I5(sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .O(N569)
  );
  LUT6 #(
    .INIT ( 64'h0100454401000100 ))
  port_cmd_ready611 (
    .I0(N569),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [11]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(port_cmd_ready611_4398)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT15_SW0  (
    .I0(\interface_adr[0] ),
    .I1(timer0_reload_storage_full_24_1538),
    .I2(timer0_reload_storage_full_16_1546),
    .O(N571)
  );
  LUT6 #(
    .INIT ( 64'hDFFFDFFA8AFF8AFA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT15  (
    .I0(\interface_adr[1] ),
    .I1(timer0_reload_storage_full[0]),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[2] ),
    .I4(timer0_load_storage_full_24_1506),
    .I5(N571),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT14 )
  );
  LUT4 #(
    .INIT ( 16'h2AAB ))
  \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>122  (
    .I0(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>12 )
  );
  LUT4 #(
    .INIT ( 16'h2AAB ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>122  (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(\Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>12 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF888A ))
  \lm32_cpu/load_store_unit/d_we_o_glue_set  (
    .I0(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/load_store_unit/load_q_m_wb_load_complete_AND_569_o ),
    .I4(\lm32_cpu/load_store_unit/_n0269 ),
    .O(\lm32_cpu/load_store_unit/d_we_o_glue_set_8095 )
  );
  LUT5 #(
    .INIT ( 32'hF8F08800 ))
  roundrobin0_grant_roundrobin3_grant_OR_351_o3_SW0 (
    .I0(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I1(Mmux_array_muxed8112),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_351_o3_7603),
    .I3(sdram_bankmachine2_cmd_ready),
    .I4(sdram_bankmachine1_cmd_ready),
    .O(N573)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFECA0CC00 ))
  roundrobin0_grant_roundrobin3_grant_OR_351_o3 (
    .I0(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_351_o2),
    .I2(Mmux_array_muxed8111),
    .I3(sdram_bankmachine0_cmd_ready),
    .I4(sdram_bankmachine3_cmd_ready),
    .I5(N573),
    .O(roundrobin0_grant_roundrobin3_grant_OR_351_o)
  );
  LUT3 #(
    .INIT ( 8'hF9 ))
  sdram_bankmachine1_twtpcon_count_0_glue_set (
    .I0(sdram_bankmachine1_twtpcon_count[0]),
    .I1(sdram_bankmachine1_twtpcon_ready_1357),
    .I2(sdram_bankmachine1_twtpcon_valid),
    .O(sdram_bankmachine1_twtpcon_count_0_glue_set_8067)
  );
  LUT4 #(
    .INIT ( 16'hFFA9 ))
  sdram_bankmachine1_twtpcon_count_1_glue_set (
    .I0(sdram_bankmachine1_twtpcon_count[1]),
    .I1(sdram_bankmachine1_twtpcon_count[0]),
    .I2(sdram_bankmachine1_twtpcon_ready_1357),
    .I3(sdram_bankmachine1_twtpcon_valid),
    .O(sdram_bankmachine1_twtpcon_count_1_glue_set_8068)
  );
  LUT5 #(
    .INIT ( 32'hF400F4F4 ))
  sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(sdram_bankmachine1_twtpcon_count[1]),
    .I1(sdram_bankmachine1_twtpcon_count[0]),
    .I2(sdram_bankmachine1_twtpcon_ready_1357),
    .I3(sys_rst),
    .I4(sdram_bankmachine1_twtpcon_valid),
    .O(sdram_bankmachine1_twtpcon_ready_glue_rst_8057)
  );
  LUT6 #(
    .INIT ( 64'h0000000404100000 ))
  \lm32_cpu/decoder/store  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [31]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [29]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I5(\lm32_cpu/instruction_unit/instruction_d [26]),
    .O(\lm32_cpu/store_d )
  );
  LUT3 #(
    .INIT ( 8'hD4 ))
  basesoc_grant_glue_set (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I2(basesoc_grant_1373),
    .O(basesoc_grant_glue_set_8062)
  );
  LUT4 #(
    .INIT ( 16'h8898 ))
  sdram_bankmachine2_row_opened_glue_set (
    .I0(bankmachine2_state_FSM_FFd2_3601),
    .I1(bankmachine2_state_FSM_FFd3_3600),
    .I2(sdram_bankmachine2_row_opened_1358),
    .I3(bankmachine2_state_FSM_FFd1_771),
    .O(sdram_bankmachine2_row_opened_glue_set_8055)
  );
  LUT4 #(
    .INIT ( 16'h8898 ))
  sdram_bankmachine0_row_opened_glue_set (
    .I0(bankmachine0_state_FSM_FFd2_3606),
    .I1(bankmachine0_state_FSM_FFd3_3605),
    .I2(sdram_bankmachine0_row_opened_1352),
    .I3(bankmachine0_state_FSM_FFd1_769),
    .O(sdram_bankmachine0_row_opened_glue_set_8053)
  );
  LUT4 #(
    .INIT ( 16'h8898 ))
  sdram_bankmachine1_row_opened_glue_set (
    .I0(bankmachine1_state_FSM_FFd2_3611),
    .I1(bankmachine1_state_FSM_FFd3_3610),
    .I2(sdram_bankmachine1_row_opened_1355),
    .I3(bankmachine1_state_FSM_FFd1_770),
    .O(sdram_bankmachine1_row_opened_glue_set_8056)
  );
  LUT4 #(
    .INIT ( 16'h8898 ))
  sdram_bankmachine3_row_opened_glue_set (
    .I0(bankmachine3_state_FSM_FFd2_3616),
    .I1(bankmachine3_state_FSM_FFd3_3615),
    .I2(sdram_bankmachine3_row_opened_1361),
    .I3(bankmachine3_state_FSM_FFd1_772),
    .O(sdram_bankmachine3_row_opened_glue_set_8060)
  );
  LUT6 #(
    .INIT ( 64'hBA00BABABABABABA ))
  sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(sdram_bankmachine0_twtpcon_ready_1354),
    .I1(sdram_bankmachine0_twtpcon_count[1]),
    .I2(sdram_bankmachine0_twtpcon_count[0]),
    .I3(sys_rst),
    .I4(Mmux_rhs_array_muxed6161),
    .I5(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_twtpcon_ready_glue_rst_8054)
  );
  LUT6 #(
    .INIT ( 64'hBA00BABABABABABA ))
  sdram_twtrcon_ready_glue_rst (
    .I0(sdram_twtrcon_ready_1372),
    .I1(sdram_twtrcon_count[1]),
    .I2(sdram_twtrcon_count[0]),
    .I3(sys_rst),
    .I4(Mmux_array_muxed12111),
    .I5(Mmux_sdram_bankmachine0_cmd_ready11_4348),
    .O(sdram_twtrcon_ready_glue_rst_8061)
  );
  LUT6 #(
    .INIT ( 64'h2AAA2AAA7FFF2AAA ))
  \lm32_cpu/instruction_unit/i_cyc_o_glue_set  (
    .I0(\lm32_cpu/instruction_unit/i_cyc_o_312 ),
    .I1(lm32_ibus_ack),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [3]),
    .I3(\lm32_cpu/instruction_unit/i_adr_o [2]),
    .I4(\lm32_cpu/icache_refill_request ),
    .I5(\lm32_cpu/instruction_unit/icache_refill_ready_5998 ),
    .O(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_8086 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  uart_phy_rx_busy_glue_set (
    .I0(uart_phy_rx_busy_41),
    .I1(uart_phy_rx_bitcount[3]),
    .I2(uart_phy_rx_bitcount[0]),
    .I3(regs1_6),
    .I4(GND_1_o_GND_1_o_MUX_386_o1_4389),
    .I5(uart_phy_rx_r_10),
    .O(uart_phy_rx_busy_glue_set_8046)
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFE ))
  sdram_time0_0_glue_set (
    .I0(multiplexer_state_FSM_FFd1_3623),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(sdram_max_time0_inv),
    .I3(sdram_time0[0]),
    .I4(multiplexer_state_FSM_FFd3_3621),
    .O(sdram_time0_0_glue_set_8076)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA6 ))
  sdram_time0_1_glue_set (
    .I0(sdram_time0[1]),
    .I1(sdram_max_time0_inv),
    .I2(sdram_time0[0]),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(multiplexer_state_FSM_FFd3_3621),
    .I5(multiplexer_state_FSM_FFd1_3623),
    .O(sdram_time0_1_glue_set_8077)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFB ))
  sdram_time1_0_glue_set (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd3_3621),
    .I2(sdram_max_time1_inv),
    .I3(sdram_time1[0]),
    .I4(multiplexer_state_FSM_FFd1_3623),
    .O(sdram_time1_0_glue_set_8081)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA6FFFF ))
  sdram_time1_1_glue_set (
    .I0(sdram_time1[1]),
    .I1(sdram_max_time1_inv),
    .I2(sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd1_3623),
    .I4(multiplexer_state_FSM_FFd3_3621),
    .I5(multiplexer_state_FSM_FFd2_3622),
    .O(sdram_time1_1_glue_set_8082)
  );
  LUT6 #(
    .INIT ( 64'hEEEEE0000EEE0000 ))
  serial_tx_glue_rst (
    .I0(sys_rst),
    .I1(\Mcount_uart_phy_tx_bitcount_xor<3>11_4285 ),
    .I2(uart_phy_uart_clk_txen_539),
    .I3(uart_phy_tx_busy_1345),
    .I4(serial_tx_OBUF_1346),
    .I5(\uart_phy_tx_reg[0]_PWR_1_o_MUX_367_o ),
    .O(serial_tx_glue_rst_8064)
  );
  LUT5 #(
    .INIT ( 32'hCCDFDFDF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6120_SW0  (
    .I0(sdram_phaseinjector1_command_storage_full[5]),
    .I1(_n5437),
    .I2(_n5425),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1122 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6118_7472 ),
    .O(N525)
  );
  LUT6 #(
    .INIT ( 64'h9F99999999999999 ))
  sdram_bankmachine2_twtpcon_count_0_glue_set (
    .I0(sdram_bankmachine2_twtpcon_count[0]),
    .I1(sdram_bankmachine2_twtpcon_ready_1360),
    .I2(n0503),
    .I3(GND_1_o_GND_1_o_MUX_186_o),
    .I4(sdram_bankmachine2_cmd_valid),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(sdram_bankmachine2_twtpcon_count_0_glue_set_8071)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCAAAA0F00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5216_SW0_SW0  (
    .I0(sdram_bandwidth_nwrites_status[12]),
    .I1(sdram_bandwidth_nwrites_status[4]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77112 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5213 ),
    .I4(_n5304),
    .I5(_n5297),
    .O(N575)
  );
  LUT5 #(
    .INIT ( 32'hCCAFCCA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5216_SW0  (
    .I0(sdram_bandwidth_nwrites_status[20]),
    .I1(sdram_phaseinjector0_address_storage_full[4]),
    .I2(_n5307),
    .I3(_n5314),
    .I4(N575),
    .O(N505)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCCCAAAA0F00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6113_SW0_SW0  (
    .I0(sdram_bandwidth_nwrites_status[13]),
    .I1(sdram_bandwidth_nwrites_status[5]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT77112 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6110 ),
    .I4(_n5304),
    .I5(_n5297),
    .O(N577)
  );
  LUT5 #(
    .INIT ( 32'hCCAFCCA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT6113_SW0  (
    .I0(sdram_bandwidth_nwrites_status[21]),
    .I1(sdram_phaseinjector0_address_storage_full[5]),
    .I2(_n5307),
    .I3(_n5314),
    .I4(N577),
    .O(N507)
  );
  LUT4 #(
    .INIT ( 16'hFFAB ))
  \lm32_cpu/valid_f_rstpot_SW1  (
    .I0(\lm32_cpu/load_store_unit/dcache/restart_request_5633 ),
    .I1(\lm32_cpu/instruction_unit/icache/refilling_5635 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refilling_5632 ),
    .I3(\lm32_cpu/instruction_unit/icache/restart_request_5637 ),
    .O(N579)
  );
  LUT6 #(
    .INIT ( 64'h1010FF1010100010 ))
  \lm32_cpu/valid_f_rstpot  (
    .I0(\lm32_cpu/icache_refill_request ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I2(N579),
    .I3(\lm32_cpu/stall_a ),
    .I4(\lm32_cpu/kill_f ),
    .I5(\lm32_cpu/valid_f_5196 ),
    .O(\lm32_cpu/valid_f_rstpot_8223 )
  );
  LUT6 #(
    .INIT ( 64'hBA00BABABABABABA ))
  sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(sdram_bankmachine2_twtpcon_ready_1360),
    .I1(sdram_bankmachine2_twtpcon_count[1]),
    .I2(sdram_bankmachine2_twtpcon_count[0]),
    .I3(bankmachine2_state_FSM_FFd1_771),
    .I4(GND_1_o_GND_1_o_MUX_186_o),
    .I5(N581),
    .O(sdram_bankmachine2_twtpcon_ready_glue_rst_8059)
  );
  LUT5 #(
    .INIT ( 32'h96965A96 ))
  \Mcount_uart_rx_fifo_level0_xor<3>11  (
    .I0(\Mcount_uart_rx_fifo_level0_xor<4>12 ),
    .I1(uart_phy_source_valid_540),
    .I2(uart_rx_fifo_level0[3]),
    .I3(uart_rx_fifo_level0[4]),
    .I4(_n489321),
    .O(\Result<3>8 )
  );
  LUT6 #(
    .INIT ( 64'h00EF000000FF0000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111131  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .I3(_n5325),
    .I4(_n5319),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11113 )
  );
  LUT6 #(
    .INIT ( 64'h000000000000EFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT111141  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT17 ),
    .I4(_n5325),
    .I5(_n5319),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11114 )
  );
  LUT6 #(
    .INIT ( 64'h8080808880808080 ))
  litedramwishbone2native_state_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_1837),
    .I1(port_cmd_ready9_4403),
    .I2(inst_LPM_DECODE02),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .I4(\lm32_cpu/load_store_unit/d_adr_o [11]),
    .I5(basesoc_grant_1373),
    .O(sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'hB0BB ))
  array_muxed8_INV_230_o_SW1 (
    .I0(array_muxed10_INV_232_o111),
    .I1(sdram_cmd_payload_cas_665),
    .I2(array_muxed10_INV_232_o121),
    .I3(Mmux_array_muxed812_4299),
    .O(N583)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  array_muxed8_INV_230_o (
    .I0(N583),
    .I1(Mmux_array_muxed811_4294),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(multiplexer_state_FSM_FFd3_3621),
    .I5(rhs_array_muxed6),
    .O(array_muxed8_INV_230_o_2343)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1110 ))
  \lm32_cpu/stall_x1  (
    .I0(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I4(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/stall_x )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \_n5382<5>1  (
    .I0(\interface_adr[2] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[1] ),
    .I4(\interface_adr[3] ),
    .I5(\interface_adr[5] ),
    .O(_n5382)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  _n54021 (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[0] ),
    .I2(\interface_adr[4] ),
    .I3(\interface_adr[1] ),
    .I4(\interface_adr[2] ),
    .I5(\interface_adr[5] ),
    .O(_n5402)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n54201 (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[2] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[1] ),
    .I4(\interface_adr[5] ),
    .I5(\interface_adr[3] ),
    .O(_n5420)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \lm32_cpu/decoder/call1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [26]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [30]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [27]),
    .I4(\lm32_cpu/instruction_unit/instruction_d [31]),
    .O(\lm32_cpu/d_result_sel_0_d )
  );
  LUT6 #(
    .INIT ( 64'hFFFFB333FFFF8000 ))
  Mmux_rhs_array_muxed015 (
    .I0(bankmachine3_state_FSM_FFd3_3615),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I3(Mmux_rhs_array_muxed012_4322),
    .I4(Mmux_rhs_array_muxed015_7615),
    .I5(Mmux_rhs_array_muxed017),
    .O(rhs_array_muxed0)
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  Mmux_rhs_array_muxed6151 (
    .I0(bankmachine2_state_FSM_FFd1_771),
    .I1(bankmachine2_state_FSM_FFd3_3600),
    .I2(bankmachine2_state_FSM_FFd2_3601),
    .I3(GND_1_o_GND_1_o_MUX_186_o),
    .O(Mmux_rhs_array_muxed615)
  );
  LUT6 #(
    .INIT ( 64'h3337333333333333 ))
  sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(bankmachine1_state_FSM_FFd1_770),
    .I1(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(bankmachine1_state_FSM_FFd2_3611),
    .I4(Mmux_array_muxed81131),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  sdram_bankmachine2_cmd_valid1 (
    .I0(bankmachine2_state_FSM_FFd3_3600),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(sdram_bankmachine2_twtpcon_ready_1360),
    .I3(Mmux_array_muxed8112),
    .O(sdram_bankmachine2_cmd_valid)
  );
  LUT4 #(
    .INIT ( 16'hFFF4 ))
  \lm32_cpu/kill_d1  (
    .I0(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I1(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/branch_taken_m1 ),
    .O(\lm32_cpu/kill_d )
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  write_ctrl64 (
    .I0(data_port_we[0]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl64_3453)
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  write_ctrl65 (
    .I0(data_port_we[1]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl65_3454)
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  write_ctrl66 (
    .I0(data_port_we[2]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl66_3455)
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  write_ctrl67 (
    .I0(data_port_we[3]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl67_3456)
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  write_ctrl68 (
    .I0(data_port_we[4]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl68_3457)
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  write_ctrl69 (
    .I0(data_port_we[5]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl69_3458)
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  write_ctrl70 (
    .I0(data_port_we[6]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl70_3459)
  );
  LUT4 #(
    .INIT ( 16'h028A ))
  write_ctrl71 (
    .I0(data_port_we[7]),
    .I1(basesoc_grant_1373),
    .I2(\lm32_cpu/instruction_unit/i_adr_o [12]),
    .I3(\lm32_cpu/load_store_unit/d_adr_o [12]),
    .O(write_ctrl71_3460)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  port_cmd_ready71 (
    .I0(litedramwishbone2native_state_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I5(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .O(port_cmd_ready7)
  );
  LUT5 #(
    .INIT ( 32'hA8996EAA ))
  \Mcount_uart_rx_fifo_level0_xor<4>11  (
    .I0(uart_rx_fifo_level0[4]),
    .I1(uart_rx_fifo_level0[3]),
    .I2(_n489321),
    .I3(uart_phy_source_valid_540),
    .I4(\Mcount_uart_rx_fifo_level0_xor<4>12 ),
    .O(\Result<4>3 )
  );
  LUT6 #(
    .INIT ( 64'h6AA96AA96AAD6AA9 ))
  \Mcount_uart_rx_fifo_level0_xor<2>11  (
    .I0(uart_rx_fifo_level0[2]),
    .I1(uart_phy_source_valid_540),
    .I2(uart_rx_fifo_level0[0]),
    .I3(uart_rx_fifo_level0[1]),
    .I4(uart_rx_fifo_level0[4]),
    .I5(uart_rx_fifo_level0[3]),
    .O(\Result<2>8 )
  );
  LUT6 #(
    .INIT ( 64'h4445444400010000 ))
  \lm32_cpu/valid_m_rstpot  (
    .I0(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I1(\lm32_cpu/stall_m ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I3(\lm32_cpu/stall_x ),
    .I4(\lm32_cpu/valid_x_5458 ),
    .I5(\lm32_cpu/valid_m_5457 ),
    .O(\lm32_cpu/valid_m_rstpot_8217 )
  );
  LUT4 #(
    .INIT ( 16'hEFEE ))
  uart_rx_fifo_readable_glue_set (
    .I0(_n489321),
    .I1(uart_rx_fifo_level0[4]),
    .I2(uart_rx_clear),
    .I3(uart_rx_fifo_readable_1350),
    .O(uart_rx_fifo_readable_glue_set_8052)
  );
  LUT6 #(
    .INIT ( 64'h6667666699999999 ))
  \Mcount_uart_rx_fifo_level0_xor<1>11  (
    .I0(uart_rx_fifo_level0[0]),
    .I1(uart_rx_fifo_level0[1]),
    .I2(uart_rx_fifo_level0[2]),
    .I3(uart_rx_fifo_level0[3]),
    .I4(uart_rx_fifo_level0[4]),
    .I5(uart_phy_source_valid_540),
    .O(\Result<1>8 )
  );
  LUT6 #(
    .INIT ( 64'h000100000001FC00 ))
  \sdram_choose_req_grant_FSM_FFd1-In4  (
    .I0(multiplexer_state_FSM_FFd3_3621),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .I2(multiplexer_state_FSM_FFd2_3622),
    .I3(sdram_bankmachine1_cmd_payload_is_read),
    .I4(sdram_bankmachine2_cmd_payload_is_read),
    .I5(rhs_array_muxed6),
    .O(\sdram_choose_req_grant_FSM_FFd1-In4_7480 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \sram_we<0>1  (
    .I0(rom_bus_cyc_rom_bus_ack_AND_477_o2),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [0]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(sram_we[0])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \sram_we<1>1  (
    .I0(rom_bus_cyc_rom_bus_ack_AND_477_o2),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [1]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \sram_we<2>1  (
    .I0(rom_bus_cyc_rom_bus_ack_AND_477_o2),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [2]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(sram_we[2])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \sram_we<3>1  (
    .I0(rom_bus_cyc_rom_bus_ack_AND_477_o2),
    .I1(\lm32_cpu/load_store_unit/d_sel_o [3]),
    .I2(\lm32_cpu/load_store_unit/d_we_o_314 ),
    .I3(basesoc_grant_1373),
    .I4(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I5(\lm32_cpu/load_store_unit/d_adr_o [24]),
    .O(sram_we[3])
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  uart_phy_tx_busy_glue_set (
    .I0(uart_phy_tx_busy_1345),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_375_o11),
    .I2(uart_tx_fifo_readable_1349),
    .I3(uart_phy_sink_ready_506),
    .O(uart_phy_tx_busy_glue_set_8048)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[4] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[5] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<2>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[6] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<2> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<3>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[7] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<3> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<4>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[8] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<4> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<5>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[9] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<5> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<6>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[10] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<6> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/read_address<7>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[11] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra<7> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[2] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<0> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEFEE44444044 ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_01  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/adder_result_x[3] ),
    .I2(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I3(\lm32_cpu/mc_stall_request_x ),
    .I4(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I5(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra<1> ),
    .O(\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \lm32_cpu/load_store_unit/_n02691  (
    .I0(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I2(\lm32_cpu/store_m_5227 ),
    .I3(\lm32_cpu/stall_m2_7832 ),
    .I4(\lm32_cpu/valid_m_5457 ),
    .I5(\lm32_cpu/exception_m_5229 ),
    .O(\lm32_cpu/load_store_unit/_n0269 )
  );
  LUT6 #(
    .INIT ( 64'hFFF00011FFF00000 ))
  Mmux_rhs_array_muxed6131 (
    .I0(bankmachine0_state_FSM_FFd1_769),
    .I1(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I2(sdram_bankmachine0_twtpcon_ready_1354),
    .I3(bankmachine0_state_FSM_FFd2_3606),
    .I4(bankmachine0_state_FSM_FFd3_3605),
    .I5(Mmux_GND_1_o_GND_1_o_MUX_114_o13),
    .O(Mmux_rhs_array_muxed613)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7811_SW0  (
    .I0(sdram_phaseinjector0_status[23]),
    .I1(_n5336),
    .I2(_n5330),
    .I3(_n5349),
    .I4(_n5342),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT789_7373 ),
    .O(N5371)
  );
  LUT6 #(
    .INIT ( 64'hFFBF00400040FFBF ))
  \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I1(port_cmd_ready8),
    .I2(port_cmd_ready611_4398),
    .I3(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I4(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I5(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>14 )
  );
  LUT5 #(
    .INIT ( 32'hBBBFFFFF ))
  \lm32_cpu/mc_arithmetic/Mmux__n010918_SW0  (
    .I0(\lm32_cpu/mc_arithmetic/b [9]),
    .I1(\lm32_cpu/mc_arithmetic/Mmux__n010914_8015 ),
    .I2(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I4(\lm32_cpu/mc_arithmetic/Mmux__n010915_8016 ),
    .O(N5511)
  );
  LUT5 #(
    .INIT ( 32'hAEFFAEAE ))
  \sdram_choose_cmd_grant_FSM_FFd2-In33  (
    .I0(\sdram_choose_cmd_grant_FSM_FFd2-In32_7320 ),
    .I1(Mmux_array_muxed8112),
    .I2(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I3(n0503),
    .I4(GND_1_o_GND_1_o_MUX_186_o),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In3 )
  );
  LUT6 #(
    .INIT ( 64'hBBBBBBBBB8B8B888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3213_SW0  (
    .I0(sdram_phaseinjector0_status[26]),
    .I1(_n5336),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11114 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT329_7418 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3211_7420 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT327 ),
    .O(N585)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3213  (
    .I0(sdram_phaseinjector0_wrdata_storage_full_10_1448),
    .I1(sdram_phaseinjector0_wrdata_storage_full[2]),
    .I2(_n5349),
    .I3(_n5342),
    .I4(N585),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT3212_7421 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0100FFFFFFFF ))
  \sdram_choose_cmd_grant_FSM_FFd2-In2_SW0  (
    .I0(bankmachine1_state_FSM_FFd3_3610),
    .I1(bankmachine1_state_FSM_FFd1_770),
    .I2(bankmachine1_state_FSM_FFd2_3611),
    .I3(GND_1_o_GND_1_o_MUX_150_o),
    .I4(sdram_bankmachine1_cmd_payload_is_read),
    .I5(sdram_bankmachine1_cmd_valid),
    .O(N587)
  );
  LUT6 #(
    .INIT ( 64'h0004444411155555 ))
  \sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(N587),
    .I1(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I2(sdram_bankmachine0_twtpcon_ready_1354),
    .I3(bankmachine0_state_FSM_FFd2_3606),
    .I4(bankmachine0_state_FSM_FFd3_3605),
    .I5(sdram_choose_cmd_grant_FSM_FFd2_774),
    .O(\sdram_choose_cmd_grant_FSM_FFd2-In2_7620 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>12 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I2(sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>10 )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  sdram_bankmachine2_twtpcon_ready_glue_rst_SW1 (
    .I0(bankmachine2_state_FSM_FFd3_3600),
    .I1(bankmachine2_state_FSM_FFd2_3601),
    .I2(sys_rst),
    .I3(Mmux_array_muxed8112),
    .I4(sdram_bankmachine2_cmd_ready),
    .O(N581)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_uart_tx_fifo_level0_xor<3>11  (
    .I0(uart_tx_fifo_level0[3]),
    .I1(uart_tx_fifo_wrport_we),
    .I2(uart_tx_fifo_level0[1]),
    .I3(uart_tx_fifo_level0[0]),
    .I4(uart_tx_fifo_level0[2]),
    .O(\Result<3>5 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAA9 ))
  \Mcount_uart_tx_fifo_level0_xor<4>11  (
    .I0(uart_tx_fifo_level0[4]),
    .I1(uart_tx_fifo_wrport_we),
    .I2(uart_tx_fifo_level0[3]),
    .I3(uart_tx_fifo_level0[1]),
    .I4(uart_tx_fifo_level0[0]),
    .I5(uart_tx_fifo_level0[2]),
    .O(\Result<4>2 )
  );
  LUT6 #(
    .INIT ( 64'h0010000000000000 ))
  \_n5330<5>1  (
    .I0(\interface_adr[5] ),
    .I1(\interface_adr[4] ),
    .I2(\interface_adr[3] ),
    .I3(\interface_adr[2] ),
    .I4(\interface_adr[1] ),
    .I5(\interface_adr[0] ),
    .O(_n5330)
  );
  LUT4 #(
    .INIT ( 16'hF999 ))
  sdram_bankmachine0_twtpcon_count_0_glue_set (
    .I0(sdram_bankmachine0_twtpcon_ready_1354),
    .I1(sdram_bankmachine0_twtpcon_count[0]),
    .I2(Mmux_rhs_array_muxed6161),
    .I3(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_twtpcon_count_0_glue_set_8065)
  );
  LUT5 #(
    .INIT ( 32'hFFA9A9A9 ))
  sdram_bankmachine0_twtpcon_count_1_glue_set (
    .I0(sdram_bankmachine0_twtpcon_count[1]),
    .I1(sdram_bankmachine0_twtpcon_count[0]),
    .I2(sdram_bankmachine0_twtpcon_ready_1354),
    .I3(Mmux_rhs_array_muxed6161),
    .I4(sdram_bankmachine0_cmd_ready),
    .O(sdram_bankmachine0_twtpcon_count_1_glue_set_8066)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  sdram_bankmachine3_twtpcon_count_0_glue_set (
    .I0(sdram_bankmachine3_twtpcon_count[0]),
    .I1(sdram_bankmachine3_twtpcon_ready_1363),
    .I2(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I3(Mmux_array_muxed8111),
    .I4(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_twtpcon_count_0_glue_set_8069)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  sdram_bankmachine3_twtpcon_count_1_glue_set (
    .I0(sdram_bankmachine3_twtpcon_count[1]),
    .I1(sdram_bankmachine3_twtpcon_count[0]),
    .I2(sdram_bankmachine3_twtpcon_ready_1363),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I4(Mmux_array_muxed8111),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_twtpcon_count_1_glue_set_8070)
  );
  LUT5 #(
    .INIT ( 32'hFFA9A9A9 ))
  sdram_twtrcon_count_1_glue_set (
    .I0(sdram_twtrcon_count[1]),
    .I1(sdram_twtrcon_count[0]),
    .I2(sdram_twtrcon_ready_1372),
    .I3(Mmux_sdram_bankmachine0_cmd_ready11_4348),
    .I4(Mmux_array_muxed12111),
    .O(sdram_twtrcon_count_1_glue_set_8075)
  );
  LUT5 #(
    .INIT ( 32'h54545455 ))
  \lm32_cpu/stall_x_inv331  (
    .I0(\lm32_cpu/stall_m ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I3(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I4(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .O(\lm32_cpu/instruction_unit/stall_x_inv )
  );
  LUT6 #(
    .INIT ( 64'h999999F999999999 ))
  sdram_twtrcon_count_0_glue_set (
    .I0(sdram_twtrcon_ready_1372),
    .I1(sdram_twtrcon_count[0]),
    .I2(Mmux_array_muxed12111),
    .I3(multiplexer_state_FSM_FFd2_3622),
    .I4(multiplexer_state_FSM_FFd1_3623),
    .I5(rhs_array_muxed6),
    .O(sdram_twtrcon_count_0_glue_set_8074)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAA8AA ))
  uart_rx_fifo_wrport_we1 (
    .I0(uart_phy_source_valid_540),
    .I1(uart_rx_fifo_level0[1]),
    .I2(uart_rx_fifo_level0[0]),
    .I3(uart_rx_fifo_level0[4]),
    .I4(uart_rx_fifo_level0[2]),
    .I5(uart_rx_fifo_level0[3]),
    .O(uart_rx_fifo_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h2AAB ))
  \Mcount_uart_rx_fifo_level0_xor<4>122  (
    .I0(uart_phy_source_valid_540),
    .I1(uart_rx_fifo_level0[0]),
    .I2(uart_rx_fifo_level0[1]),
    .I3(uart_rx_fifo_level0[2]),
    .O(\Mcount_uart_rx_fifo_level0_xor<4>12 )
  );
  FDRE   \lm32_cpu/exception_m_1  (
    .C(sys_clk),
    .CE(\lm32_cpu/instruction_unit/stall_m_inv ),
    .D(\lm32_cpu/exception_x_stall_x_AND_1676_o ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/exception_m_1_8372 )
  );
  FDR   \lm32_cpu/instruction_unit/i_cyc_o_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/i_cyc_o_glue_set_8086 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/i_cyc_o_1_8403 )
  );
  LUT6 #(
    .INIT ( 64'h0000824100000000 ))
  \lm32_cpu/raw_x_0_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [24]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [25]),
    .I4(N138),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_01 )
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4_1  (
    .I0(\lm32_cpu/store_x_5311 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I2(\lm32_cpu/stall_m3_7833 ),
    .I3(\lm32_cpu/stall_m2_7832 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m4_8405 )
  );
  LUT6 #(
    .INIT ( 64'hF8FFF8FFF8FFF8F8 ))
  \lm32_cpu/stall_a5_1  (
    .I0(\lm32_cpu/csr_write_enable_d ),
    .I1(\lm32_cpu/load_q_x ),
    .I2(\lm32_cpu/stall_x ),
    .I3(\lm32_cpu/kill_d ),
    .I4(\lm32_cpu/stall_a2_7868 ),
    .I5(\lm32_cpu/stall_a4_7870 ),
    .O(\lm32_cpu/stall_a5_8406 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_2_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [2]),
    .I1(\lm32_cpu/instruction_unit/pc_f [2]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_2_dpot_8373 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_3_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [3]),
    .I1(\lm32_cpu/instruction_unit/pc_f [3]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_3_dpot_8374 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_4_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [4]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [4]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_4_dpot_8375 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_5_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [5]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [5]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_5_dpot_8376 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_6_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [6]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [6]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_6_dpot_8377 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_7_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [7]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [7]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_7_dpot_8378 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_8_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [8]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [8]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_8_dpot_8379 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_9_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [9]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [9]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_9_dpot_8380 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_10_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [10]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [10]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_10_dpot_8381 )
  );
  LUT5 #(
    .INIT ( 32'hACACACCC ))
  \lm32_cpu/instruction_unit/icache/refill_address_11_dpot  (
    .I0(\lm32_cpu/instruction_unit/pc_f [11]),
    .I1(\lm32_cpu/instruction_unit/icache/refill_address [11]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_11_dpot_8382 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_12_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [12]),
    .I1(\lm32_cpu/instruction_unit/pc_f [12]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_12_dpot_8383 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_13_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [13]),
    .I1(\lm32_cpu/instruction_unit/pc_f [13]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_13_dpot_8384 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_14_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [14]),
    .I1(\lm32_cpu/instruction_unit/pc_f [14]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_14_dpot_8385 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_15_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [15]),
    .I1(\lm32_cpu/instruction_unit/pc_f [15]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_15_dpot_8386 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_16_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [16]),
    .I1(\lm32_cpu/instruction_unit/pc_f [16]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_16_dpot_8387 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_17_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [17]),
    .I1(\lm32_cpu/instruction_unit/pc_f [17]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_17_dpot_8388 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_18_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [18]),
    .I1(\lm32_cpu/instruction_unit/pc_f [18]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_18_dpot_8389 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_19_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [19]),
    .I1(\lm32_cpu/instruction_unit/pc_f [19]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_19_dpot_8390 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_20_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [20]),
    .I1(\lm32_cpu/instruction_unit/pc_f [20]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_20_dpot_8391 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_21_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [21]),
    .I1(\lm32_cpu/instruction_unit/pc_f [21]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_21_dpot_8392 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_22_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [22]),
    .I1(\lm32_cpu/instruction_unit/pc_f [22]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_22_dpot_8393 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_23_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [23]),
    .I1(\lm32_cpu/instruction_unit/pc_f [23]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_23_dpot_8394 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_24_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [24]),
    .I1(\lm32_cpu/instruction_unit/pc_f [24]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_24_dpot_8395 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_25_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [25]),
    .I1(\lm32_cpu/instruction_unit/pc_f [25]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_25_dpot_8396 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_26_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [26]),
    .I1(\lm32_cpu/instruction_unit/pc_f [26]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_26_dpot_8397 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_27_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [27]),
    .I1(\lm32_cpu/instruction_unit/pc_f [27]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_27_dpot_8398 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_28_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [28]),
    .I1(\lm32_cpu/instruction_unit/pc_f [28]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_28_dpot_8399 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_29_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [29]),
    .I1(\lm32_cpu/instruction_unit/pc_f [29]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_29_dpot_8400 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_30_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [30]),
    .I1(\lm32_cpu/instruction_unit/pc_f [30]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_30_dpot_8401 )
  );
  LUT5 #(
    .INIT ( 32'hCACACAAA ))
  \lm32_cpu/instruction_unit/icache/refill_address_31_dpot  (
    .I0(\lm32_cpu/instruction_unit/icache/refill_address [31]),
    .I1(\lm32_cpu/instruction_unit/pc_f [31]),
    .I2(\lm32_cpu/instruction_unit/icache/state_FSM_FFd2_6154 ),
    .I3(\lm32_cpu/instruction_unit/icache/miss ),
    .I4(\lm32_cpu/iflush_5046 ),
    .O(\lm32_cpu/instruction_unit/icache/refill_address_31_dpot_8402 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot_8407)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot_8407),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(\Result<0>18 ),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_8408)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot_8407),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I2(\Result<1>18 ),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_8409)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot (
    .I0(sdram_bankmachine3_cmd_buffer_lookahead_do_read1_rstpot_8407),
    .I1(sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I2(\Result<2>18 ),
    .O(sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_8410)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot_8411)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_0_dpot (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot_8411),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(\Result<0>17 ),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_consume_0_dpot_8412)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_1_dpot (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot_8411),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I2(\Result<1>17 ),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_consume_1_dpot_8413)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  sdram_bankmachine2_cmd_buffer_lookahead_consume_2_dpot (
    .I0(sdram_bankmachine2_cmd_buffer_lookahead_do_read1_rstpot_8411),
    .I1(sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I2(\Result<2>17 ),
    .O(sdram_bankmachine2_cmd_buffer_lookahead_consume_2_dpot_8414)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_0_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(interface_adr_0_1_8415)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_1_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(interface_adr_1_1_8416)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_2_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(interface_adr_2_1_8417)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_3_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(interface_adr_3_1_8418)
  );
  FDR   \lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1  (
    .C(sys_clk),
    .D(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1-In1 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_1_8419 )
  );
  FDR   \lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1  (
    .C(sys_clk),
    .D(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1-In1 ),
    .R(sys_rst_lm32_reset_OR_515_o),
    .Q(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd1_1_8420 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_1_8421)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_3598 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_1_8422)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT7011_1  (
    .I0(\interface_adr[12] ),
    .I1(\interface_adr[11] ),
    .I2(\interface_adr[10] ),
    .I3(\interface_adr[13] ),
    .I4(\interface_adr[9] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT70111 )
  );
  LUT6 #(
    .INIT ( 64'h00000000FF88FF08 ))
  \lm32_cpu/branch_taken_m_1  (
    .I0(\lm32_cpu/branch_m_5232 ),
    .I1(\lm32_cpu/valid_m_5457 ),
    .I2(N142),
    .I3(\lm32_cpu/exception_m_5229 ),
    .I4(\lm32_cpu/branch_mispredict_taken_m ),
    .I5(\lm32_cpu/stall_m ),
    .O(\lm32_cpu/branch_taken_m1 )
  );
  LUT6 #(
    .INIT ( 64'h0000842100000000 ))
  \lm32_cpu/raw_x_1_1  (
    .I0(\lm32_cpu/write_idx_x [4]),
    .I1(\lm32_cpu/write_idx_x [3]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [20]),
    .I3(\lm32_cpu/instruction_unit/instruction_d [19]),
    .I4(N136),
    .I5(\lm32_cpu/write_enable_q_x ),
    .O(\lm32_cpu/raw_x_11 )
  );
  LUT6 #(
    .INIT ( 64'h3337333333333333 ))
  sdram_bankmachine1_cmd_buffer_pipe_ce1_1 (
    .I0(bankmachine1_state_FSM_FFd1_770),
    .I1(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .I2(bankmachine1_state_FSM_FFd3_3610),
    .I3(bankmachine1_state_FSM_FFd2_3611),
    .I4(Mmux_array_muxed81131),
    .I5(sdram_bankmachine1_cmd_ready),
    .O(sdram_bankmachine1_cmd_buffer_pipe_ce1_8426)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_3603 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_1_8427)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_1_8428)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000800 ))
  \lm32_cpu/iflush_1  (
    .I0(\lm32_cpu/instruction_unit/instruction_d [21]),
    .I1(\lm32_cpu/instruction_unit/instruction_d [22]),
    .I2(\lm32_cpu/instruction_unit/instruction_d [23]),
    .I3(\lm32_cpu/csr_write_enable_d ),
    .I4(\lm32_cpu/kill_d ),
    .I5(N180),
    .O(\lm32_cpu/iflush1 )
  );
  LUT5 #(
    .INIT ( 32'hFFC8FFC0 ))
  \lm32_cpu/stall_m4_2  (
    .I0(\lm32_cpu/store_x_5311 ),
    .I1(\lm32_cpu/load_store_unit/d_cyc_o_313 ),
    .I2(\lm32_cpu/stall_m3_7833 ),
    .I3(\lm32_cpu/stall_m2_7832 ),
    .I4(\lm32_cpu/interrupt_exception ),
    .O(\lm32_cpu/stall_m41 )
  );
  LUT6 #(
    .INIT ( 64'h5755555555555555 ))
  sdram_bankmachine3_cmd_buffer_pipe_ce1_1 (
    .I0(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .I1(bankmachine3_state_FSM_FFd1_772),
    .I2(refresher_state_FSM_FFd2_767),
    .I3(Mmux_rhs_array_muxed611_4283),
    .I4(roundrobin0_grant_roundrobin3_grant_OR_354_o12),
    .I5(sdram_bankmachine3_cmd_ready),
    .O(sdram_bankmachine3_cmd_buffer_pipe_ce1_8431)
  );
  LUT6 #(
    .INIT ( 64'h555555D555555555 ))
  sdram_bankmachine2_cmd_buffer_pipe_ce_1 (
    .I0(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .I1(sdram_bankmachine2_row_hit),
    .I2(Mmux_rhs_array_muxed611_4283),
    .I3(n0503),
    .I4(N80),
    .I5(sdram_bankmachine2_cmd_ready),
    .O(sdram_bankmachine2_cmd_buffer_pipe_ce1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDDDFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT11141  (
    .I0(\interface_adr[4] ),
    .I1(\interface_adr[5] ),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[1] ),
    .I4(\interface_adr[3] ),
    .I5(\interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1114_4353 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_4_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(interface_adr_4_1_8433)
  );
  FDR #(
    .INIT ( 1'b0 ))
  interface_adr_5_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[5]),
    .R(sys_rst),
    .Q(interface_adr_5_1_8434)
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<1>_INV_0  (
    .I(timer0_value[1]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<1> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<2>_INV_0  (
    .I(timer0_value[2]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<2> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<3>_INV_0  (
    .I(timer0_value[3]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<3> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<4>_INV_0  (
    .I(timer0_value[4]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<4> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<5>_INV_0  (
    .I(timer0_value[5]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<5> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<6>_INV_0  (
    .I(timer0_value[6]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<6> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<7>_INV_0  (
    .I(timer0_value[7]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<7> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<8>_INV_0  (
    .I(timer0_value[8]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<8> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<9>_INV_0  (
    .I(timer0_value[9]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<9> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<10>_INV_0  (
    .I(timer0_value[10]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<10> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<11>_INV_0  (
    .I(timer0_value[11]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<11> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<12>_INV_0  (
    .I(timer0_value[12]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<12> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<13>_INV_0  (
    .I(timer0_value[13]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<13> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<14>_INV_0  (
    .I(timer0_value[14]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<14> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<15>_INV_0  (
    .I(timer0_value[15]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<15> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<16>_INV_0  (
    .I(timer0_value[16]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<16> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<17>_INV_0  (
    .I(timer0_value[17]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<17> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<18>_INV_0  (
    .I(timer0_value[18]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<18> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<19>_INV_0  (
    .I(timer0_value[19]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<19> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<20>_INV_0  (
    .I(timer0_value[20]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<20> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<21>_INV_0  (
    .I(timer0_value[21]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<21> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<22>_INV_0  (
    .I(timer0_value[22]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<22> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<23>_INV_0  (
    .I(timer0_value[23]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<23> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<24>_INV_0  (
    .I(timer0_value[24]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<24> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<25>_INV_0  (
    .I(timer0_value[25]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<25> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<26>_INV_0  (
    .I(timer0_value[26]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<26> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<27>_INV_0  (
    .I(timer0_value[27]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<27> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<28>_INV_0  (
    .I(timer0_value[28]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<28> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<29>_INV_0  (
    .I(timer0_value[29]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<29> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<30>_INV_0  (
    .I(timer0_value[30]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<30> )
  );
  INV   \Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<31>_INV_0  (
    .I(timer0_value[31]),
    .O(\Msub_timer0_value[31]_GND_1_o_sub_957_OUT_lut<31> )
  );
  INV   \Madd_n3531_lut<0>_INV_0  (
    .I(sdram_bandwidth_period_1417),
    .O(Madd_n3531_lut[0])
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_ctrl_bus_errors_lut<0>_INV_0  (
    .I(ctrl_bus_errors[0]),
    .O(Mcount_ctrl_bus_errors_lut[0])
  );
  INV   \lm32_cpu/Mcount_cc_lut<0>_INV_0  (
    .I(\lm32_cpu/cc [0]),
    .O(\lm32_cpu/Mcount_cc_lut [0])
  );
  INV   \lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0>_INV_0  (
    .I(\lm32_cpu/instruction_unit/pc_f [2]),
    .O(\lm32_cpu/instruction_unit/Madd_pc_f[31]_GND_4_o_add_11_OUT_lut<0> )
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [7]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [6]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [5]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [4]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [3]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [2]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/flush_set [1]),
    .O(\lm32_cpu/instruction_unit/icache/Mcount_flush_set_lut [1])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<7>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [7]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [7])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<6>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [6]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [6])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<5>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [5]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [5])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<4>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [4]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [4])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<3>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [3]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [3])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<2>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [2]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [2])
  );
  INV   \lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut<1>_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/flush_set [1]),
    .O(\lm32_cpu/load_store_unit/dcache/Mcount_flush_set_lut [1])
  );
  INV   xilinxasyncresetsynchronizerimpl01_INV_0 (
    .I(user_btn0_IBUF_2),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  INV   ddrphy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(ddrphy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_333_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_333_o)
  );
  INV   uart_rx_trigger1_INV_0 (
    .I(uart_rx_fifo_readable_1350),
    .O(uart_rx_trigger)
  );
  INV   ddrphy_dqs_t_d11_INV_0 (
    .I(ddrphy_r_dfi_wrdata_en[1]),
    .O(ddrphy_dqs_t_d1)
  );
  INV   \sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(sdram_bandwidth_counter_23_1418),
    .O(\sdram_bandwidth_counter_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_ddrphy_phase_half_xor<0>11_INV_0  (
    .I(ddrphy_phase_half_153),
    .O(Result)
  );
  INV   \Mcount_uart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(uart_rx_fifo_consume[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_uart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(uart_tx_fifo_consume[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_ddrphy_bitslip_cnt_xor<0>11_INV_0  (
    .I(ddrphy_bitslip_cnt[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_uart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(uart_tx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_uart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(uart_rx_fifo_produce[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>10 )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>19 )
  );
  INV   Mcount_counter1_INV_0 (
    .I(counter[0]),
    .O(Mcount_counter)
  );
  INV   \lm32_cpu/instruction_unit/icache/_n01211_INV_0  (
    .I(\lm32_cpu/instruction_unit/icache/state_FSM_FFd1_6153 ),
    .O(\lm32_cpu/instruction_unit/icache/_n0121 )
  );
  INV   \lm32_cpu/load_store_unit/dcache/state_state[2]_GND_10_o_equal_49_o1_INV_0  (
    .I(\lm32_cpu/load_store_unit/dcache/state_FSM_FFd2_6591 ),
    .O(\lm32_cpu/load_store_unit/dcache/state[2]_GND_10_o_equal_49_o )
  );
  INV   \Mcount_uart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(uart_rx_fifo_level0[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_uart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(uart_tx_fifo_level0[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_sdram_timer_count_lut<0>_INV_0  (
    .I(sdram_timer_count[0]),
    .O(Mcount_sdram_timer_count_lut[0])
  );
  INV   \Mcount_sdram_timer_count_lut<1>_INV_0  (
    .I(sdram_timer_count[1]),
    .O(Mcount_sdram_timer_count_lut[1])
  );
  INV   \Mcount_sdram_timer_count_lut<3>_INV_0  (
    .I(sdram_timer_count[3]),
    .O(Mcount_sdram_timer_count_lut[3])
  );
  MUXF7   \lm32_cpu/Mmux_condition_met_x13  (
    .I0(N589),
    .I1(N590),
    .S(\lm32_cpu/condition_x [1]),
    .O(\lm32_cpu/condition_met_x )
  );
  LUT6 #(
    .INIT ( 64'h7B0B7B7B0B0B0B7B ))
  \lm32_cpu/Mmux_condition_met_x13_F  (
    .I0(\lm32_cpu/cmp_zero ),
    .I1(\lm32_cpu/condition_x [0]),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/adder_op_x_n_5310 ),
    .I4(\lm32_cpu/adder/addsub/tmp_subResult [32]),
    .I5(\lm32_cpu/adder/addsub/Madd_tmp_addResult_Madd_cy [31]),
    .O(N589)
  );
  LUT6 #(
    .INIT ( 64'h2A2A7B2A7B2A7B7B ))
  \lm32_cpu/Mmux_condition_met_x13_G  (
    .I0(\lm32_cpu/condition_x [2]),
    .I1(\lm32_cpu/cmp_zero ),
    .I2(\lm32_cpu/condition_x [0]),
    .I3(\lm32_cpu/operand_1_x [31]),
    .I4(\lm32_cpu/operand_0_x [31]),
    .I5(\lm32_cpu/adder_result_x[31] ),
    .O(N590)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT19  (
    .I0(N591),
    .I1(N592),
    .S(\interface_adr[3] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA800080008000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT19_F  (
    .I0(basesoc_csrbankarray_csrbank2_ev_enable0_re2),
    .I1(\interface_adr[4] ),
    .I2(timer0_eventmanager_storage_full_1305),
    .I3(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT11 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT16_7477 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT14 ),
    .O(N591)
  );
  LUT6 #(
    .INIT ( 64'h2220222022222220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT19_G  (
    .I0(basesoc_csrbankarray_csrbank2_ev_enable0_re2),
    .I1(\interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT11_7474 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT1 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT69114 ),
    .I5(timer0_zero_trigger_INV_207_o),
    .O(N592)
  );
  MUXF7   \lm32_cpu/interrupt_unit/ie_rstpot  (
    .I0(N593),
    .I1(N5941),
    .S(\lm32_cpu/eret_k_q_x ),
    .O(\lm32_cpu/interrupt_unit/ie_rstpot_8220 )
  );
  LUT5 #(
    .INIT ( 32'h44544404 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_F  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/interrupt_unit/ie_5744 ),
    .I2(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I3(\lm32_cpu/csr_x [0]),
    .I4(\lm32_cpu/operand_1_x [0]),
    .O(N593)
  );
  LUT6 #(
    .INIT ( 64'h5151555140400040 ))
  \lm32_cpu/interrupt_unit/ie_rstpot_G  (
    .I0(\lm32_cpu/exception_q_w ),
    .I1(\lm32_cpu/stall_x ),
    .I2(\lm32_cpu/interrupt_unit/ie_5744 ),
    .I3(\lm32_cpu/interrupt_unit/_n0092_inv1 ),
    .I4(\lm32_cpu/csr_x [0]),
    .I5(\lm32_cpu/interrupt_unit/eie_5745 ),
    .O(N5941)
  );
  MUXF7   Mmux_array_muxed9113 (
    .I0(N5951),
    .I1(N5961),
    .S(sdram_choose_req_grant_FSM_FFd2_776),
    .O(Mmux_array_muxed911)
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  Mmux_array_muxed9113_F (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(Mmux_array_muxed9111),
    .I2(bankmachine0_state_FSM_FFd3_3605),
    .I3(bankmachine2_state_FSM_FFd3_3600),
    .I4(Mmux_rhs_array_muxed011),
    .O(N5951)
  );
  LUT6 #(
    .INIT ( 64'hEEEA444044404440 ))
  Mmux_array_muxed9113_G (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(bankmachine1_state_FSM_FFd3_3610),
    .I2(bankmachine1_state_FSM_FFd2_3611),
    .I3(sdram_bankmachine1_twtpcon_ready_1357),
    .I4(bankmachine3_state_FSM_FFd3_3615),
    .I5(Mmux_rhs_array_muxed012_4322),
    .O(N5961)
  );
  MUXF7   Mmux_array_muxed121113 (
    .I0(N5971),
    .I1(N5981),
    .S(sdram_choose_req_grant_FSM_FFd2_776),
    .O(Mmux_array_muxed12111)
  );
  LUT5 #(
    .INIT ( 32'h5D080808 ))
  Mmux_array_muxed121113_F (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(GND_1_o_GND_1_o_MUX_186_o),
    .I2(n0503),
    .I3(Mmux_array_muxed121121),
    .I4(GND_1_o_GND_1_o_MUX_114_o),
    .O(N5971)
  );
  LUT5 #(
    .INIT ( 32'hAE040404 ))
  Mmux_array_muxed121113_G (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(GND_1_o_GND_1_o_MUX_150_o),
    .I2(n0409),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I4(Mmux_array_muxed8111),
    .O(N5981)
  );
  MUXF7   \lm32_cpu/Mmux_x_result813  (
    .I0(N5991),
    .I1(N6001),
    .S(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/Mmux_x_result812 )
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_F  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/condition_x [1]),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I4(\lm32_cpu/condition_x [0]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N5991)
  );
  LUT6 #(
    .INIT ( 64'hAAFDAAF8AA0DAA08 ))
  \lm32_cpu/Mmux_x_result813_G  (
    .I0(\lm32_cpu/operand_0_x [4]),
    .I1(\lm32_cpu/direction_x_5309 ),
    .I2(\lm32_cpu/x_result_sel_mc_arith_x_5329 ),
    .I3(\lm32_cpu/x_result_sel_sext_x_5328 ),
    .I4(\lm32_cpu/condition_x [2]),
    .I5(\lm32_cpu/mc_arithmetic/result_x [4]),
    .O(N6001)
  );
  MUXF7   Mmux_rhs_array_muxed616 (
    .I0(N6011),
    .I1(N6021),
    .S(sdram_choose_req_grant_FSM_FFd1_775),
    .O(Mmux_rhs_array_muxed619)
  );
  LUT6 #(
    .INIT ( 64'h01FE001001EE0000 ))
  Mmux_rhs_array_muxed616_F (
    .I0(multiplexer_state_FSM_FFd2_3622),
    .I1(multiplexer_state_FSM_FFd1_3623),
    .I2(multiplexer_state_FSM_FFd3_3621),
    .I3(sdram_bankmachine0_cmd_payload_is_read),
    .I4(Mmux_rhs_array_muxed613),
    .I5(Mmux_rhs_array_muxed6161),
    .O(N6011)
  );
  LUT5 #(
    .INIT ( 32'hABA8A8A8 ))
  Mmux_rhs_array_muxed616_G (
    .I0(Mmux_rhs_array_muxed61711),
    .I1(multiplexer_state_FSM_FFd2_3622),
    .I2(multiplexer_state_FSM_FFd1_3623),
    .I3(Mmux_rhs_array_muxed617_7613),
    .I4(sdram_bankmachine2_cmd_valid),
    .O(N6021)
  );
  MUXF7   Mmux_array_muxed1011 (
    .I0(N6031),
    .I1(N6041),
    .S(sdram_choose_req_grant_FSM_FFd1_775),
    .O(Mmux_array_muxed1011_4287)
  );
  LUT6 #(
    .INIT ( 64'hAA08FF5DAA08AA08 ))
  Mmux_array_muxed1011_F (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(GND_1_o_GND_1_o_MUX_150_o),
    .I2(n0409),
    .I3(\bankmachine1_state_FSM_FFd2-In4 ),
    .I4(bankmachine0_state_FSM_FFd2_3606),
    .I5(Mmux_array_muxed10111),
    .O(N6031)
  );
  LUT6 #(
    .INIT ( 64'hBFBBBBBB15111111 ))
  Mmux_array_muxed1011_G (
    .I0(sdram_choose_req_grant_FSM_FFd2_776),
    .I1(Mmux_rhs_array_muxed615),
    .I2(bankmachine2_state_FSM_FFd2_3601),
    .I3(sdram_bankmachine2_twtpcon_ready_1360),
    .I4(bankmachine2_state_FSM_FFd3_3600),
    .I5(Mmux_array_muxed10112),
    .O(N6041)
  );
  MUXF7   _n4893_inv3 (
    .I0(N6051),
    .I1(N6061),
    .S(_n489321),
    .O(_n4893_inv3_7515)
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  _n4893_inv3_F (
    .I0(uart_rx_fifo_level0[4]),
    .I1(uart_rx_fifo_readable_1350),
    .I2(\interface_adr[10] ),
    .I3(\interface_adr[9] ),
    .I4(_n4893_inv2_7514),
    .I5(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT141 ),
    .O(N6051)
  );
  LUT6 #(
    .INIT ( 64'h5111111111111111 ))
  _n4893_inv3_G (
    .I0(uart_phy_source_valid_540),
    .I1(uart_rx_fifo_readable_1350),
    .I2(\interface_adr[9] ),
    .I3(_n4893_inv2_7514),
    .I4(\Mmux_basesoc_csrbankarray_interface2_bank_bus_adr[4]_GND_1_o_wide_mux_1132_OUT141 ),
    .I5(\interface_adr[10] ),
    .O(N6061)
  );
  MUXF7   Mmux_array_muxed912 (
    .I0(N6071),
    .I1(N6081),
    .S(sdram_choose_cmd_grant_FSM_FFd2_774),
    .O(Mmux_array_muxed912_4291)
  );
  LUT5 #(
    .INIT ( 32'hEA404040 ))
  Mmux_array_muxed912_F (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(bankmachine0_state_FSM_FFd3_3605),
    .I2(Mmux_array_muxed9111),
    .I3(bankmachine2_state_FSM_FFd3_3600),
    .I4(Mmux_rhs_array_muxed011),
    .O(N6071)
  );
  LUT6 #(
    .INIT ( 64'hEEEA444044404440 ))
  Mmux_array_muxed912_G (
    .I0(sdram_choose_cmd_grant_FSM_FFd1_773),
    .I1(bankmachine1_state_FSM_FFd3_3610),
    .I2(sdram_bankmachine1_twtpcon_ready_1357),
    .I3(bankmachine1_state_FSM_FFd2_3611),
    .I4(bankmachine3_state_FSM_FFd3_3615),
    .I5(Mmux_rhs_array_muxed012_4322),
    .O(N6081)
  );
  MUXF7   \bankmachine1_state_FSM_FFd2-In2  (
    .I0(N6091),
    .I1(N6101),
    .S(bankmachine1_state_FSM_FFd3_3610),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \bankmachine1_state_FSM_FFd2-In2_F  (
    .I0(\bankmachine1_state_FSM_FFd2-In2_4344 ),
    .I1(sdram_bankmachine1_row_opened_1355),
    .I2(sdram_bankmachine1_row_col_n_addr_sel102),
    .I3(sdram_bankmachine1_row_hit),
    .I4(sdram_bankmachine1_cmd_ready),
    .I5(bankmachine1_state_FSM_FFd2_3611),
    .O(N6091)
  );
  LUT3 #(
    .INIT ( 8'h62 ))
  \bankmachine1_state_FSM_FFd2-In2_G  (
    .I0(bankmachine1_state_FSM_FFd2_3611),
    .I1(sdram_bankmachine1_cmd_ready),
    .I2(sdram_bankmachine1_twtpcon_ready_1357),
    .O(N6101)
  );
  MUXF7   Mmux_rhs_array_muxed1012 (
    .I0(N6111),
    .I1(N6121),
    .S(sdram_choose_req_grant_FSM_FFd2_776),
    .O(rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hEAAA400040004000 ))
  Mmux_rhs_array_muxed1012_F (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .I2(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_351_o1_4331),
    .I4(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .I5(Mmux_array_muxed8112),
    .O(N6111)
  );
  LUT5 #(
    .INIT ( 32'hAE040404 ))
  Mmux_rhs_array_muxed1012_G (
    .I0(sdram_choose_req_grant_FSM_FFd1_775),
    .I1(GND_1_o_GND_1_o_MUX_150_o),
    .I2(n0409),
    .I3(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .I4(Mmux_array_muxed8111),
    .O(N6121)
  );
  MUXF7   \lm32_cpu/Mmux_x_result365  (
    .I0(N6131),
    .I1(N6141),
    .S(\lm32_cpu/csr_x [2]),
    .O(\lm32_cpu/Mmux_x_result364 )
  );
  LUT6 #(
    .INIT ( 64'hFBEA514051405140 ))
  \lm32_cpu/Mmux_x_result365_F  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/csr_x [0]),
    .I2(\lm32_cpu/interrupt_unit/im [1]),
    .I3(\lm32_cpu/interrupt_unit/eie_5745 ),
    .I4(timer0_zero_pending_1351),
    .I5(timer0_eventmanager_storage_full_1305),
    .O(N6131)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \lm32_cpu/Mmux_x_result365_G  (
    .I0(\lm32_cpu/csr_x [1]),
    .I1(\lm32_cpu/cc [1]),
    .O(N6141)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5223  (
    .I0(N6151),
    .I1(N6161),
    .S(_n5444),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h4044404000040000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5223_F  (
    .I0(_n5452),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(_n5437),
    .I3(_n5431),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5220_7393 ),
    .I5(sdram_phaseinjector0_address_storage_full_12_1284),
    .O(N6151)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT5223_G  (
    .I0(_n5452),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT701 ),
    .I2(sdram_phaseinjector0_command_storage_full[4]),
    .O(N6161)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT22  (
    .I0(N6171),
    .I1(N6181),
    .S(\interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT21 )
  );
  LUT6 #(
    .INIT ( 64'h5455541110551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT22_F  (
    .I0(\interface_adr[3] ),
    .I1(\interface_adr[0] ),
    .I2(timer0_load_storage_full_9_1521),
    .I3(\interface_adr[1] ),
    .I4(timer0_load_storage_full_17_1513),
    .I5(timer0_load_storage_full[1]),
    .O(N6171)
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[4]_mux_1133_OUT22_G  (
    .I0(\interface_adr[3] ),
    .I1(timer0_reload_storage_full_9_1553),
    .I2(\interface_adr[0] ),
    .I3(\interface_adr[1] ),
    .O(N6181)
  );
  MUXF7   \lm32_cpu/shifter/Sh143  (
    .I0(N6191),
    .I1(N6201),
    .S(\lm32_cpu/operand_1_x [4]),
    .O(\lm32_cpu/shifter/Sh143_6756 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \lm32_cpu/shifter/Sh143_F  (
    .I0(\lm32_cpu/operand_1_x [2]),
    .I1(\lm32_cpu/shifter/Sh751 ),
    .I2(\lm32_cpu/shifter/Sh791 ),
    .O(N6191)
  );
  LUT6 #(
    .INIT ( 64'h404040FF40404000 ))
  \lm32_cpu/shifter/Sh143_G  (
    .I0(\lm32_cpu/direction_x_5309 ),
    .I1(\lm32_cpu/operand_0_x [31]),
    .I2(\lm32_cpu/condition_x [2]),
    .I3(\lm32_cpu/operand_1_x [2]),
    .I4(\lm32_cpu/operand_1_x [3]),
    .I5(\lm32_cpu/shifter/Sh31 ),
    .O(N6201)
  );
  MUXF7   Mmux_array_muxed1012 (
    .I0(N6211),
    .I1(N6221),
    .S(sdram_choose_cmd_grant_FSM_FFd1_773),
    .O(Mmux_array_muxed1012_4293)
  );
  LUT6 #(
    .INIT ( 64'hAA08FF5DAA08AA08 ))
  Mmux_array_muxed1012_F (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(GND_1_o_GND_1_o_MUX_150_o),
    .I2(n0409),
    .I3(\bankmachine1_state_FSM_FFd2-In4 ),
    .I4(bankmachine0_state_FSM_FFd2_3606),
    .I5(Mmux_array_muxed10111),
    .O(N6211)
  );
  LUT6 #(
    .INIT ( 64'hBFBBBBBB15111111 ))
  Mmux_array_muxed1012_G (
    .I0(sdram_choose_cmd_grant_FSM_FFd2_774),
    .I1(Mmux_rhs_array_muxed615),
    .I2(bankmachine2_state_FSM_FFd2_3601),
    .I3(sdram_bankmachine2_twtpcon_ready_1360),
    .I4(bankmachine2_state_FSM_FFd3_3600),
    .I5(Mmux_array_muxed10112),
    .O(N6221)
  );
  MUXF7   \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3  (
    .I0(N6231),
    .I1(N6241),
    .S(\lm32_cpu/mc_arithmetic/state_FSM_FFd2_7139 ),
    .O(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_F  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In4 ),
    .I1(\lm32_cpu/mc_arithmetic/state_FSM_FFd1_7140 ),
    .I2(\lm32_cpu/stall_a ),
    .I3(\lm32_cpu/instruction_unit/instruction_d [28]),
    .I4(\lm32_cpu/kill_d ),
    .I5(\lm32_cpu/modulus_q_d_4829 ),
    .O(N6231)
  );
  LUT4 #(
    .INIT ( 16'h2202 ))
  \lm32_cpu/mc_arithmetic/state_FSM_FFd2-In3_G  (
    .I0(\lm32_cpu/mc_arithmetic/state_FSM_FFd2-In1 ),
    .I1(\lm32_cpu/load_store_unit/dcache/refill_request_5634 ),
    .I2(\lm32_cpu/branch_m_exception_m_OR_482_o ),
    .I3(\lm32_cpu/stall_m ),
    .O(N6241)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1112_SW0  (
    .I0(N6251),
    .I1(N626),
    .S(_n5314),
    .O(N509)
  );
  LUT6 #(
    .INIT ( 64'h01114555ABBBEFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1112_SW0_F  (
    .I0(_n5307),
    .I1(_n5304),
    .I2(_n5297),
    .I3(sdram_bandwidth_nwrites_status[0]),
    .I4(sdram_bandwidth_nwrites_status[8]),
    .I5(sdram_bandwidth_nwrites_status[16]),
    .O(N6251)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2212_SW0  (
    .I0(N627),
    .I1(N628),
    .S(_n5314),
    .O(N511)
  );
  LUT6 #(
    .INIT ( 64'h01114555ABBBEFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2212_SW0_F  (
    .I0(_n5307),
    .I1(_n5304),
    .I2(_n5297),
    .I3(sdram_bandwidth_nwrites_status[1]),
    .I4(sdram_bandwidth_nwrites_status[9]),
    .I5(sdram_bandwidth_nwrites_status[17]),
    .O(N627)
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl11_2874, write_ctrl10_2873, write_ctrl9_2872, write_ctrl8_2871}),
    .DOA({N177, N176, N175, N174, N173, N172, N171, N170, N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, 
N154, N153, N152, N151, N150, N149, N148, N147, N146}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl3_2866, write_ctrl2_2865, write_ctrl1_2864, write_ctrl_2863}),
    .DOA({N49, N48, N47, N46, N45, N44, N43, N42, N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, 
N21, N20, N19, N18}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl7_2870, write_ctrl6_2869, write_ctrl5_2868, write_ctrl4_2867}),
    .DOA({N113, N112, N111, N110, N109, N108, N107, N106, N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, 
N88, N87, N86, N85, N84, N83, N82}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl15_2878, write_ctrl14_2877, write_ctrl13_2876, write_ctrl12_2875}),
    .DOA({N241, N240, N239, N238, N237, N236, N235, N234, N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, 
N218, N217, N216, N215, N214, N213, N212, N211, N210}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl19_2882, write_ctrl18_2881, write_ctrl17_2880, write_ctrl16_2879}),
    .DOA({N305, N304, N303, N302, N301, N300, N299, N298, N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, 
N282, N281, N280, N279, N278, N277, N276, N275, N274}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl23_2886, write_ctrl22_2885, write_ctrl21_2884, write_ctrl20_2883}),
    .DOA({N369, N368, N367, N366, N365, N364, N363, N362, N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, 
N346, N345, N344, N343, N342, N341, N340, N339, N338}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl27_2890, write_ctrl26_2889, write_ctrl25_2888, write_ctrl24_2887}),
    .DOA({N433, N432, N431, N430, N429, N428, N427, N426, N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, 
N410, N409, N408, N407, N406, N405, N404, N403, N402}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl31_2894, write_ctrl30_2893, write_ctrl29_2892, write_ctrl28_2891}),
    .DOA({N497, N496, N495, N494, N493, N492, N491, N490, N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, 
N474, N473, N472, N471, N470, N469, N468, N467, N466}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_19 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_19_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_19_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_19_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_19_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl35_2898, write_ctrl34_2897, write_ctrl33_2896, write_ctrl32_2895}),
    .DOA({N561, N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, 
N538, N537, N536, N535, N534, N533, N532, N531, N530}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_19_DIB<31>_UNCONNECTED , \NLW_Mram_mem_19_DIB<30>_UNCONNECTED , \NLW_Mram_mem_19_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<28>_UNCONNECTED , \NLW_Mram_mem_19_DIB<27>_UNCONNECTED , \NLW_Mram_mem_19_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<25>_UNCONNECTED , \NLW_Mram_mem_19_DIB<24>_UNCONNECTED , \NLW_Mram_mem_19_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<22>_UNCONNECTED , \NLW_Mram_mem_19_DIB<21>_UNCONNECTED , \NLW_Mram_mem_19_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<19>_UNCONNECTED , \NLW_Mram_mem_19_DIB<18>_UNCONNECTED , \NLW_Mram_mem_19_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<16>_UNCONNECTED , \NLW_Mram_mem_19_DIB<15>_UNCONNECTED , \NLW_Mram_mem_19_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<13>_UNCONNECTED , \NLW_Mram_mem_19_DIB<12>_UNCONNECTED , \NLW_Mram_mem_19_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<10>_UNCONNECTED , \NLW_Mram_mem_19_DIB<9>_UNCONNECTED , \NLW_Mram_mem_19_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<7>_UNCONNECTED , \NLW_Mram_mem_19_DIB<6>_UNCONNECTED , \NLW_Mram_mem_19_DIB<5>_UNCONNECTED , \NLW_Mram_mem_19_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DIB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_19_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_19_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_19_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_19_DOB<31>_UNCONNECTED , \NLW_Mram_mem_19_DOB<30>_UNCONNECTED , \NLW_Mram_mem_19_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<28>_UNCONNECTED , \NLW_Mram_mem_19_DOB<27>_UNCONNECTED , \NLW_Mram_mem_19_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<25>_UNCONNECTED , \NLW_Mram_mem_19_DOB<24>_UNCONNECTED , \NLW_Mram_mem_19_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<22>_UNCONNECTED , \NLW_Mram_mem_19_DOB<21>_UNCONNECTED , \NLW_Mram_mem_19_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<19>_UNCONNECTED , \NLW_Mram_mem_19_DOB<18>_UNCONNECTED , \NLW_Mram_mem_19_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<16>_UNCONNECTED , \NLW_Mram_mem_19_DOB<15>_UNCONNECTED , \NLW_Mram_mem_19_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<13>_UNCONNECTED , \NLW_Mram_mem_19_DOB<12>_UNCONNECTED , \NLW_Mram_mem_19_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<10>_UNCONNECTED , \NLW_Mram_mem_19_DOB<9>_UNCONNECTED , \NLW_Mram_mem_19_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<7>_UNCONNECTED , \NLW_Mram_mem_19_DOB<6>_UNCONNECTED , \NLW_Mram_mem_19_DOB<5>_UNCONNECTED , \NLW_Mram_mem_19_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DOB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_19_WEB<3>_UNCONNECTED , \NLW_Mram_mem_19_WEB<2>_UNCONNECTED , \NLW_Mram_mem_19_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_110 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_110_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_110_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_110_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_110_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl39_2902, write_ctrl38_2901, write_ctrl37_2900, write_ctrl36_2899}),
    .DOA({N625, N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, 
N602, N601, N600, N599, N598, N597, N596, N595, N594}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_110_DIB<31>_UNCONNECTED , \NLW_Mram_mem_110_DIB<30>_UNCONNECTED , \NLW_Mram_mem_110_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<28>_UNCONNECTED , \NLW_Mram_mem_110_DIB<27>_UNCONNECTED , \NLW_Mram_mem_110_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<25>_UNCONNECTED , \NLW_Mram_mem_110_DIB<24>_UNCONNECTED , \NLW_Mram_mem_110_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<22>_UNCONNECTED , \NLW_Mram_mem_110_DIB<21>_UNCONNECTED , \NLW_Mram_mem_110_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<19>_UNCONNECTED , \NLW_Mram_mem_110_DIB<18>_UNCONNECTED , \NLW_Mram_mem_110_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<16>_UNCONNECTED , \NLW_Mram_mem_110_DIB<15>_UNCONNECTED , \NLW_Mram_mem_110_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<13>_UNCONNECTED , \NLW_Mram_mem_110_DIB<12>_UNCONNECTED , \NLW_Mram_mem_110_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<10>_UNCONNECTED , \NLW_Mram_mem_110_DIB<9>_UNCONNECTED , \NLW_Mram_mem_110_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<7>_UNCONNECTED , \NLW_Mram_mem_110_DIB<6>_UNCONNECTED , \NLW_Mram_mem_110_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<4>_UNCONNECTED , \NLW_Mram_mem_110_DIB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<1>_UNCONNECTED , \NLW_Mram_mem_110_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_110_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_110_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_110_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_110_DOB<31>_UNCONNECTED , \NLW_Mram_mem_110_DOB<30>_UNCONNECTED , \NLW_Mram_mem_110_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<28>_UNCONNECTED , \NLW_Mram_mem_110_DOB<27>_UNCONNECTED , \NLW_Mram_mem_110_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<25>_UNCONNECTED , \NLW_Mram_mem_110_DOB<24>_UNCONNECTED , \NLW_Mram_mem_110_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<22>_UNCONNECTED , \NLW_Mram_mem_110_DOB<21>_UNCONNECTED , \NLW_Mram_mem_110_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<19>_UNCONNECTED , \NLW_Mram_mem_110_DOB<18>_UNCONNECTED , \NLW_Mram_mem_110_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<16>_UNCONNECTED , \NLW_Mram_mem_110_DOB<15>_UNCONNECTED , \NLW_Mram_mem_110_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<13>_UNCONNECTED , \NLW_Mram_mem_110_DOB<12>_UNCONNECTED , \NLW_Mram_mem_110_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<10>_UNCONNECTED , \NLW_Mram_mem_110_DOB<9>_UNCONNECTED , \NLW_Mram_mem_110_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<7>_UNCONNECTED , \NLW_Mram_mem_110_DOB<6>_UNCONNECTED , \NLW_Mram_mem_110_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<4>_UNCONNECTED , \NLW_Mram_mem_110_DOB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<1>_UNCONNECTED , \NLW_Mram_mem_110_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_110_WEB<3>_UNCONNECTED , \NLW_Mram_mem_110_WEB<2>_UNCONNECTED , \NLW_Mram_mem_110_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_111 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_111_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_111_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_111_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_111_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl43_2906, write_ctrl42_2905, write_ctrl41_2904, write_ctrl40_2903}),
    .DOA({N689, N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, 
N666, N665, N664, N663, N662, N661, N660, N659, N658}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_111_DIB<31>_UNCONNECTED , \NLW_Mram_mem_111_DIB<30>_UNCONNECTED , \NLW_Mram_mem_111_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<28>_UNCONNECTED , \NLW_Mram_mem_111_DIB<27>_UNCONNECTED , \NLW_Mram_mem_111_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<25>_UNCONNECTED , \NLW_Mram_mem_111_DIB<24>_UNCONNECTED , \NLW_Mram_mem_111_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<22>_UNCONNECTED , \NLW_Mram_mem_111_DIB<21>_UNCONNECTED , \NLW_Mram_mem_111_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<19>_UNCONNECTED , \NLW_Mram_mem_111_DIB<18>_UNCONNECTED , \NLW_Mram_mem_111_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<16>_UNCONNECTED , \NLW_Mram_mem_111_DIB<15>_UNCONNECTED , \NLW_Mram_mem_111_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<13>_UNCONNECTED , \NLW_Mram_mem_111_DIB<12>_UNCONNECTED , \NLW_Mram_mem_111_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<10>_UNCONNECTED , \NLW_Mram_mem_111_DIB<9>_UNCONNECTED , \NLW_Mram_mem_111_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<7>_UNCONNECTED , \NLW_Mram_mem_111_DIB<6>_UNCONNECTED , \NLW_Mram_mem_111_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<4>_UNCONNECTED , \NLW_Mram_mem_111_DIB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<1>_UNCONNECTED , \NLW_Mram_mem_111_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_111_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_111_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_111_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_111_DOB<31>_UNCONNECTED , \NLW_Mram_mem_111_DOB<30>_UNCONNECTED , \NLW_Mram_mem_111_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<28>_UNCONNECTED , \NLW_Mram_mem_111_DOB<27>_UNCONNECTED , \NLW_Mram_mem_111_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<25>_UNCONNECTED , \NLW_Mram_mem_111_DOB<24>_UNCONNECTED , \NLW_Mram_mem_111_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<22>_UNCONNECTED , \NLW_Mram_mem_111_DOB<21>_UNCONNECTED , \NLW_Mram_mem_111_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<19>_UNCONNECTED , \NLW_Mram_mem_111_DOB<18>_UNCONNECTED , \NLW_Mram_mem_111_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<16>_UNCONNECTED , \NLW_Mram_mem_111_DOB<15>_UNCONNECTED , \NLW_Mram_mem_111_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<13>_UNCONNECTED , \NLW_Mram_mem_111_DOB<12>_UNCONNECTED , \NLW_Mram_mem_111_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<10>_UNCONNECTED , \NLW_Mram_mem_111_DOB<9>_UNCONNECTED , \NLW_Mram_mem_111_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<7>_UNCONNECTED , \NLW_Mram_mem_111_DOB<6>_UNCONNECTED , \NLW_Mram_mem_111_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<4>_UNCONNECTED , \NLW_Mram_mem_111_DOB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<1>_UNCONNECTED , \NLW_Mram_mem_111_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_111_WEB<3>_UNCONNECTED , \NLW_Mram_mem_111_WEB<2>_UNCONNECTED , \NLW_Mram_mem_111_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_112 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_112_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_112_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_112_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_112_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl47_2910, write_ctrl46_2909, write_ctrl45_2908, write_ctrl44_2907}),
    .DOA({N753, N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, 
N730, N729, N728, N727, N726, N725, N724, N723, N722}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_112_DIB<31>_UNCONNECTED , \NLW_Mram_mem_112_DIB<30>_UNCONNECTED , \NLW_Mram_mem_112_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<28>_UNCONNECTED , \NLW_Mram_mem_112_DIB<27>_UNCONNECTED , \NLW_Mram_mem_112_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<25>_UNCONNECTED , \NLW_Mram_mem_112_DIB<24>_UNCONNECTED , \NLW_Mram_mem_112_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<22>_UNCONNECTED , \NLW_Mram_mem_112_DIB<21>_UNCONNECTED , \NLW_Mram_mem_112_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<19>_UNCONNECTED , \NLW_Mram_mem_112_DIB<18>_UNCONNECTED , \NLW_Mram_mem_112_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<16>_UNCONNECTED , \NLW_Mram_mem_112_DIB<15>_UNCONNECTED , \NLW_Mram_mem_112_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<13>_UNCONNECTED , \NLW_Mram_mem_112_DIB<12>_UNCONNECTED , \NLW_Mram_mem_112_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<10>_UNCONNECTED , \NLW_Mram_mem_112_DIB<9>_UNCONNECTED , \NLW_Mram_mem_112_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<7>_UNCONNECTED , \NLW_Mram_mem_112_DIB<6>_UNCONNECTED , \NLW_Mram_mem_112_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<4>_UNCONNECTED , \NLW_Mram_mem_112_DIB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<1>_UNCONNECTED , \NLW_Mram_mem_112_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_112_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_112_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_112_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_112_DOB<31>_UNCONNECTED , \NLW_Mram_mem_112_DOB<30>_UNCONNECTED , \NLW_Mram_mem_112_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<28>_UNCONNECTED , \NLW_Mram_mem_112_DOB<27>_UNCONNECTED , \NLW_Mram_mem_112_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<25>_UNCONNECTED , \NLW_Mram_mem_112_DOB<24>_UNCONNECTED , \NLW_Mram_mem_112_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<22>_UNCONNECTED , \NLW_Mram_mem_112_DOB<21>_UNCONNECTED , \NLW_Mram_mem_112_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<19>_UNCONNECTED , \NLW_Mram_mem_112_DOB<18>_UNCONNECTED , \NLW_Mram_mem_112_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<16>_UNCONNECTED , \NLW_Mram_mem_112_DOB<15>_UNCONNECTED , \NLW_Mram_mem_112_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<13>_UNCONNECTED , \NLW_Mram_mem_112_DOB<12>_UNCONNECTED , \NLW_Mram_mem_112_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<10>_UNCONNECTED , \NLW_Mram_mem_112_DOB<9>_UNCONNECTED , \NLW_Mram_mem_112_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<7>_UNCONNECTED , \NLW_Mram_mem_112_DOB<6>_UNCONNECTED , \NLW_Mram_mem_112_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<4>_UNCONNECTED , \NLW_Mram_mem_112_DOB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<1>_UNCONNECTED , \NLW_Mram_mem_112_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_112_WEB<3>_UNCONNECTED , \NLW_Mram_mem_112_WEB<2>_UNCONNECTED , \NLW_Mram_mem_112_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_113 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_113_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_113_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_113_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_113_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl51_2914, write_ctrl50_2913, write_ctrl49_2912, write_ctrl48_2911}),
    .DOA({N817, N816, N815, N814, N813, N812, N811, N810, N809, N808, N807, N806, N805, N804, N803, N802, N801, N800, N799, N798, N797, N796, N795, 
N794, N793, N792, N791, N790, N789, N788, N787, N786}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_113_DIB<31>_UNCONNECTED , \NLW_Mram_mem_113_DIB<30>_UNCONNECTED , \NLW_Mram_mem_113_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<28>_UNCONNECTED , \NLW_Mram_mem_113_DIB<27>_UNCONNECTED , \NLW_Mram_mem_113_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<25>_UNCONNECTED , \NLW_Mram_mem_113_DIB<24>_UNCONNECTED , \NLW_Mram_mem_113_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<22>_UNCONNECTED , \NLW_Mram_mem_113_DIB<21>_UNCONNECTED , \NLW_Mram_mem_113_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<19>_UNCONNECTED , \NLW_Mram_mem_113_DIB<18>_UNCONNECTED , \NLW_Mram_mem_113_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<16>_UNCONNECTED , \NLW_Mram_mem_113_DIB<15>_UNCONNECTED , \NLW_Mram_mem_113_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<13>_UNCONNECTED , \NLW_Mram_mem_113_DIB<12>_UNCONNECTED , \NLW_Mram_mem_113_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<10>_UNCONNECTED , \NLW_Mram_mem_113_DIB<9>_UNCONNECTED , \NLW_Mram_mem_113_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<7>_UNCONNECTED , \NLW_Mram_mem_113_DIB<6>_UNCONNECTED , \NLW_Mram_mem_113_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<4>_UNCONNECTED , \NLW_Mram_mem_113_DIB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<1>_UNCONNECTED , \NLW_Mram_mem_113_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_113_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_113_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_113_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_113_DOB<31>_UNCONNECTED , \NLW_Mram_mem_113_DOB<30>_UNCONNECTED , \NLW_Mram_mem_113_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<28>_UNCONNECTED , \NLW_Mram_mem_113_DOB<27>_UNCONNECTED , \NLW_Mram_mem_113_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<25>_UNCONNECTED , \NLW_Mram_mem_113_DOB<24>_UNCONNECTED , \NLW_Mram_mem_113_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<22>_UNCONNECTED , \NLW_Mram_mem_113_DOB<21>_UNCONNECTED , \NLW_Mram_mem_113_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<19>_UNCONNECTED , \NLW_Mram_mem_113_DOB<18>_UNCONNECTED , \NLW_Mram_mem_113_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<16>_UNCONNECTED , \NLW_Mram_mem_113_DOB<15>_UNCONNECTED , \NLW_Mram_mem_113_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<13>_UNCONNECTED , \NLW_Mram_mem_113_DOB<12>_UNCONNECTED , \NLW_Mram_mem_113_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<10>_UNCONNECTED , \NLW_Mram_mem_113_DOB<9>_UNCONNECTED , \NLW_Mram_mem_113_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<7>_UNCONNECTED , \NLW_Mram_mem_113_DOB<6>_UNCONNECTED , \NLW_Mram_mem_113_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<4>_UNCONNECTED , \NLW_Mram_mem_113_DOB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<1>_UNCONNECTED , \NLW_Mram_mem_113_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_113_WEB<3>_UNCONNECTED , \NLW_Mram_mem_113_WEB<2>_UNCONNECTED , \NLW_Mram_mem_113_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_114 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_114_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_114_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_114_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_114_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl55_2918, write_ctrl54_2917, write_ctrl53_2916, write_ctrl52_2915}),
    .DOA({N881, N880, N879, N878, N877, N876, N875, N874, N873, N872, N871, N870, N869, N868, N867, N866, N865, N864, N863, N862, N861, N860, N859, 
N858, N857, N856, N855, N854, N853, N852, N851, N850}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_114_DIB<31>_UNCONNECTED , \NLW_Mram_mem_114_DIB<30>_UNCONNECTED , \NLW_Mram_mem_114_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<28>_UNCONNECTED , \NLW_Mram_mem_114_DIB<27>_UNCONNECTED , \NLW_Mram_mem_114_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<25>_UNCONNECTED , \NLW_Mram_mem_114_DIB<24>_UNCONNECTED , \NLW_Mram_mem_114_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<22>_UNCONNECTED , \NLW_Mram_mem_114_DIB<21>_UNCONNECTED , \NLW_Mram_mem_114_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<19>_UNCONNECTED , \NLW_Mram_mem_114_DIB<18>_UNCONNECTED , \NLW_Mram_mem_114_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<16>_UNCONNECTED , \NLW_Mram_mem_114_DIB<15>_UNCONNECTED , \NLW_Mram_mem_114_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<13>_UNCONNECTED , \NLW_Mram_mem_114_DIB<12>_UNCONNECTED , \NLW_Mram_mem_114_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<10>_UNCONNECTED , \NLW_Mram_mem_114_DIB<9>_UNCONNECTED , \NLW_Mram_mem_114_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<7>_UNCONNECTED , \NLW_Mram_mem_114_DIB<6>_UNCONNECTED , \NLW_Mram_mem_114_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<4>_UNCONNECTED , \NLW_Mram_mem_114_DIB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<1>_UNCONNECTED , \NLW_Mram_mem_114_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_114_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_114_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_114_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_114_DOB<31>_UNCONNECTED , \NLW_Mram_mem_114_DOB<30>_UNCONNECTED , \NLW_Mram_mem_114_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<28>_UNCONNECTED , \NLW_Mram_mem_114_DOB<27>_UNCONNECTED , \NLW_Mram_mem_114_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<25>_UNCONNECTED , \NLW_Mram_mem_114_DOB<24>_UNCONNECTED , \NLW_Mram_mem_114_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<22>_UNCONNECTED , \NLW_Mram_mem_114_DOB<21>_UNCONNECTED , \NLW_Mram_mem_114_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<19>_UNCONNECTED , \NLW_Mram_mem_114_DOB<18>_UNCONNECTED , \NLW_Mram_mem_114_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<16>_UNCONNECTED , \NLW_Mram_mem_114_DOB<15>_UNCONNECTED , \NLW_Mram_mem_114_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<13>_UNCONNECTED , \NLW_Mram_mem_114_DOB<12>_UNCONNECTED , \NLW_Mram_mem_114_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<10>_UNCONNECTED , \NLW_Mram_mem_114_DOB<9>_UNCONNECTED , \NLW_Mram_mem_114_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<7>_UNCONNECTED , \NLW_Mram_mem_114_DOB<6>_UNCONNECTED , \NLW_Mram_mem_114_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<4>_UNCONNECTED , \NLW_Mram_mem_114_DOB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<1>_UNCONNECTED , \NLW_Mram_mem_114_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_114_WEB<3>_UNCONNECTED , \NLW_Mram_mem_114_WEB<2>_UNCONNECTED , \NLW_Mram_mem_114_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_115 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_115_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_115_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_115_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_115_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl59_2922, write_ctrl58_2921, write_ctrl57_2920, write_ctrl56_2919}),
    .DOA({N945, N944, N943, N942, N941, N940, N939, N938, N937, N936, N935, N934, N933, N932, N931, N930, N929, N928, N927, N926, N925, N924, N923, 
N922, N921, N920, N919, N918, N917, N916, N915, N914}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_115_DIB<31>_UNCONNECTED , \NLW_Mram_mem_115_DIB<30>_UNCONNECTED , \NLW_Mram_mem_115_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<28>_UNCONNECTED , \NLW_Mram_mem_115_DIB<27>_UNCONNECTED , \NLW_Mram_mem_115_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<25>_UNCONNECTED , \NLW_Mram_mem_115_DIB<24>_UNCONNECTED , \NLW_Mram_mem_115_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<22>_UNCONNECTED , \NLW_Mram_mem_115_DIB<21>_UNCONNECTED , \NLW_Mram_mem_115_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<19>_UNCONNECTED , \NLW_Mram_mem_115_DIB<18>_UNCONNECTED , \NLW_Mram_mem_115_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<16>_UNCONNECTED , \NLW_Mram_mem_115_DIB<15>_UNCONNECTED , \NLW_Mram_mem_115_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<13>_UNCONNECTED , \NLW_Mram_mem_115_DIB<12>_UNCONNECTED , \NLW_Mram_mem_115_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<10>_UNCONNECTED , \NLW_Mram_mem_115_DIB<9>_UNCONNECTED , \NLW_Mram_mem_115_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<7>_UNCONNECTED , \NLW_Mram_mem_115_DIB<6>_UNCONNECTED , \NLW_Mram_mem_115_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<4>_UNCONNECTED , \NLW_Mram_mem_115_DIB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<1>_UNCONNECTED , \NLW_Mram_mem_115_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_115_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_115_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_115_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_115_DOB<31>_UNCONNECTED , \NLW_Mram_mem_115_DOB<30>_UNCONNECTED , \NLW_Mram_mem_115_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<28>_UNCONNECTED , \NLW_Mram_mem_115_DOB<27>_UNCONNECTED , \NLW_Mram_mem_115_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<25>_UNCONNECTED , \NLW_Mram_mem_115_DOB<24>_UNCONNECTED , \NLW_Mram_mem_115_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<22>_UNCONNECTED , \NLW_Mram_mem_115_DOB<21>_UNCONNECTED , \NLW_Mram_mem_115_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<19>_UNCONNECTED , \NLW_Mram_mem_115_DOB<18>_UNCONNECTED , \NLW_Mram_mem_115_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<16>_UNCONNECTED , \NLW_Mram_mem_115_DOB<15>_UNCONNECTED , \NLW_Mram_mem_115_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<13>_UNCONNECTED , \NLW_Mram_mem_115_DOB<12>_UNCONNECTED , \NLW_Mram_mem_115_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<10>_UNCONNECTED , \NLW_Mram_mem_115_DOB<9>_UNCONNECTED , \NLW_Mram_mem_115_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<7>_UNCONNECTED , \NLW_Mram_mem_115_DOB<6>_UNCONNECTED , \NLW_Mram_mem_115_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<4>_UNCONNECTED , \NLW_Mram_mem_115_DOB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<1>_UNCONNECTED , \NLW_Mram_mem_115_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_115_WEB<3>_UNCONNECTED , \NLW_Mram_mem_115_WEB<2>_UNCONNECTED , \NLW_Mram_mem_115_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_116 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_116_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_116_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_116_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_116_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl63_2926, write_ctrl62_2925, write_ctrl61_2924, write_ctrl60_2923}),
    .DOA({N1009, N1008, N1007, N1006, N1005, N1004, N1003, N1002, N1001, N1000, N999, N998, N997, N996, N995, N994, N993, N992, N991, N990, N989, N988
, N987, N986, N985, N984, N983, N982, N981, N980, N979, N978}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_116_DIB<31>_UNCONNECTED , \NLW_Mram_mem_116_DIB<30>_UNCONNECTED , \NLW_Mram_mem_116_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<28>_UNCONNECTED , \NLW_Mram_mem_116_DIB<27>_UNCONNECTED , \NLW_Mram_mem_116_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<25>_UNCONNECTED , \NLW_Mram_mem_116_DIB<24>_UNCONNECTED , \NLW_Mram_mem_116_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<22>_UNCONNECTED , \NLW_Mram_mem_116_DIB<21>_UNCONNECTED , \NLW_Mram_mem_116_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<19>_UNCONNECTED , \NLW_Mram_mem_116_DIB<18>_UNCONNECTED , \NLW_Mram_mem_116_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<16>_UNCONNECTED , \NLW_Mram_mem_116_DIB<15>_UNCONNECTED , \NLW_Mram_mem_116_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<13>_UNCONNECTED , \NLW_Mram_mem_116_DIB<12>_UNCONNECTED , \NLW_Mram_mem_116_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<10>_UNCONNECTED , \NLW_Mram_mem_116_DIB<9>_UNCONNECTED , \NLW_Mram_mem_116_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<7>_UNCONNECTED , \NLW_Mram_mem_116_DIB<6>_UNCONNECTED , \NLW_Mram_mem_116_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<4>_UNCONNECTED , \NLW_Mram_mem_116_DIB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<1>_UNCONNECTED , \NLW_Mram_mem_116_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_116_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_116_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_116_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_116_DOB<31>_UNCONNECTED , \NLW_Mram_mem_116_DOB<30>_UNCONNECTED , \NLW_Mram_mem_116_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<28>_UNCONNECTED , \NLW_Mram_mem_116_DOB<27>_UNCONNECTED , \NLW_Mram_mem_116_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<25>_UNCONNECTED , \NLW_Mram_mem_116_DOB<24>_UNCONNECTED , \NLW_Mram_mem_116_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<22>_UNCONNECTED , \NLW_Mram_mem_116_DOB<21>_UNCONNECTED , \NLW_Mram_mem_116_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<19>_UNCONNECTED , \NLW_Mram_mem_116_DOB<18>_UNCONNECTED , \NLW_Mram_mem_116_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<16>_UNCONNECTED , \NLW_Mram_mem_116_DOB<15>_UNCONNECTED , \NLW_Mram_mem_116_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<13>_UNCONNECTED , \NLW_Mram_mem_116_DOB<12>_UNCONNECTED , \NLW_Mram_mem_116_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<10>_UNCONNECTED , \NLW_Mram_mem_116_DOB<9>_UNCONNECTED , \NLW_Mram_mem_116_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<7>_UNCONNECTED , \NLW_Mram_mem_116_DOB<6>_UNCONNECTED , \NLW_Mram_mem_116_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<4>_UNCONNECTED , \NLW_Mram_mem_116_DOB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<1>_UNCONNECTED , \NLW_Mram_mem_116_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_116_WEB<3>_UNCONNECTED , \NLW_Mram_mem_116_WEB<2>_UNCONNECTED , \NLW_Mram_mem_116_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED , rhs_array_muxed32[28], rhs_array_muxed32[27]}),
    .WEA({tag_port_we, tag_port_we, tag_port_we, tag_port_we}),
    .DOA({\NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED , _n3701[15], _n3701[14], _n3701[13], _n3701[12], _n3701[11], _n3701[10], _n3701[9], _n3701[8], _n3701[7], 
_n3701[6], _n3701[5], _n3701[4], _n3701[3], _n3701[2], _n3701[1], _n3701[0]}),
    .ADDRA({rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], 
rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED , _n3701[17], _n3701[16]}),
    .DIPB({\NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED , rhs_array_muxed32[26], rhs_array_muxed32[25], rhs_array_muxed32[24], rhs_array_muxed32[23], 
rhs_array_muxed32[22], rhs_array_muxed32[21], rhs_array_muxed32[20], rhs_array_muxed32[19], rhs_array_muxed32[18], rhs_array_muxed32[17], 
rhs_array_muxed32[16], rhs_array_muxed32[15], rhs_array_muxed32[14], rhs_array_muxed32[13], rhs_array_muxed32[12], rhs_array_muxed32[11]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl67_3456, write_ctrl66_3455, write_ctrl65_3454, write_ctrl64_3453}),
    .DOA({N1079, N1078, N1077, N1076, N1075, N1074, N1073, N1072, N1071, N1070, N1069, N1068, N1067, N1066, N1065, N1064, N1063, N1062, N1061, N1060, 
N1059, N1058, N1057, N1056, N1055, N1054, N1053, N1052, N1051, N1050, N1049, N1048}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({data_port_dat_w[31], data_port_dat_w[30], data_port_dat_w[29], data_port_dat_w[28], data_port_dat_w[27], data_port_dat_w[26], 
data_port_dat_w[25], data_port_dat_w[24], data_port_dat_w[23], data_port_dat_w[22], data_port_dat_w[21], data_port_dat_w[20], data_port_dat_w[19], 
data_port_dat_w[18], data_port_dat_w[17], data_port_dat_w[16], data_port_dat_w[15], data_port_dat_w[14], data_port_dat_w[13], data_port_dat_w[12], 
data_port_dat_w[11], data_port_dat_w[10], data_port_dat_w[9], data_port_dat_w[8], data_port_dat_w[7], data_port_dat_w[6], data_port_dat_w[5], 
data_port_dat_w[4], data_port_dat_w[3], data_port_dat_w[2], data_port_dat_w[1], data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl75_3464, write_ctrl74_3463, write_ctrl73_3462, write_ctrl72_3461}),
    .DOA({N1143, N1142, N1141, N1140, N1139, N1138, N1137, N1136, N1135, N1134, N1133, N1132, N1131, N1130, N1129, N1128, N1127, N1126, N1125, N1124, 
N1123, N1122, N1121, N1120, N1119, N1118, N1117, N1116, N1115, N1114, N1113, N1112}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({data_port_dat_w[31], data_port_dat_w[30], data_port_dat_w[29], data_port_dat_w[28], data_port_dat_w[27], data_port_dat_w[26], 
data_port_dat_w[25], data_port_dat_w[24], data_port_dat_w[23], data_port_dat_w[22], data_port_dat_w[21], data_port_dat_w[20], data_port_dat_w[19], 
data_port_dat_w[18], data_port_dat_w[17], data_port_dat_w[16], data_port_dat_w[15], data_port_dat_w[14], data_port_dat_w[13], data_port_dat_w[12], 
data_port_dat_w[11], data_port_dat_w[10], data_port_dat_w[9], data_port_dat_w[8], data_port_dat_w[7], data_port_dat_w[6], data_port_dat_w[5], 
data_port_dat_w[4], data_port_dat_w[3], data_port_dat_w[2], data_port_dat_w[1], data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl71_3460, write_ctrl70_3459, write_ctrl69_3458, write_ctrl68_3457}),
    .DOA({N1207, N1206, N1205, N1204, N1203, N1202, N1201, N1200, N1199, N1198, N1197, N1196, N1195, N1194, N1193, N1192, N1191, N1190, N1189, N1188, 
N1187, N1186, N1185, N1184, N1183, N1182, N1181, N1180, N1179, N1178, N1177, N1176}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({data_port_dat_w[63], data_port_dat_w[62], data_port_dat_w[61], data_port_dat_w[60], data_port_dat_w[59], data_port_dat_w[58], 
data_port_dat_w[57], data_port_dat_w[56], data_port_dat_w[55], data_port_dat_w[54], data_port_dat_w[53], data_port_dat_w[52], data_port_dat_w[51], 
data_port_dat_w[50], data_port_dat_w[49], data_port_dat_w[48], data_port_dat_w[47], data_port_dat_w[46], data_port_dat_w[45], data_port_dat_w[44], 
data_port_dat_w[43], data_port_dat_w[42], data_port_dat_w[41], data_port_dat_w[40], data_port_dat_w[39], data_port_dat_w[38], data_port_dat_w[37], 
data_port_dat_w[36], data_port_dat_w[35], data_port_dat_w[34], data_port_dat_w[33], data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({write_ctrl79_3468, write_ctrl78_3467, write_ctrl77_3466, write_ctrl76_3465}),
    .DOA({N1271, N1270, N1269, N1268, N1267, N1266, N1265, N1264, N1263, N1262, N1261, N1260, N1259, N1258, N1257, N1256, N1255, N1254, N1253, N1252, 
N1251, N1250, N1249, N1248, N1247, N1246, N1245, N1244, N1243, N1242, N1241, N1240}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({data_port_dat_w[63], data_port_dat_w[62], data_port_dat_w[61], data_port_dat_w[60], data_port_dat_w[59], data_port_dat_w[58], 
data_port_dat_w[57], data_port_dat_w[56], data_port_dat_w[55], data_port_dat_w[54], data_port_dat_w[53], data_port_dat_w[52], data_port_dat_w[51], 
data_port_dat_w[50], data_port_dat_w[49], data_port_dat_w[48], data_port_dat_w[47], data_port_dat_w[46], data_port_dat_w[45], data_port_dat_w[44], 
data_port_dat_w[43], data_port_dat_w[42], data_port_dat_w[41], data_port_dat_w[40], data_port_dat_w[39], data_port_dat_w[38], data_port_dat_w[37], 
data_port_dat_w[36], data_port_dat_w[35], data_port_dat_w[34], data_port_dat_w[33], data_port_dat_w[32]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 4 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  Mram_tag_mem2 (
    .RSTBRST(NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED),
    .ENBRDEN(NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENAWREN(sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED),
    .REGCEBREGCE(NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WEAWEL({tag_port_we, tag_port_we}),
    .DOADO({\NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED , _n3701[21], _n3701[20], 
_n3701[19], _n3701[18]}),
    .DOPADOP({\NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED , \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[2], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
\NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED }),
    .DIADI({\NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED , tag_di_dirty, 
Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], rhs_array_muxed32[29]}),
    .ADDRBRDADDR({\NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED }),
    .DIPADIP({\NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(sdram_tccdcon_ready),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_5998 , \lm32_cpu/instruction_unit/icache_refill_ready_5998 , 
\lm32_cpu/instruction_unit/icache_refill_ready_5998 , \lm32_cpu/instruction_unit/icache_refill_ready_5998 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [31], 
\lm32_cpu/instruction_unit/icache/way_data<0> [30], \lm32_cpu/instruction_unit/icache/way_data<0> [29], 
\lm32_cpu/instruction_unit/icache/way_data<0> [28], \lm32_cpu/instruction_unit/icache/way_data<0> [27], 
\lm32_cpu/instruction_unit/icache/way_data<0> [26], \lm32_cpu/instruction_unit/icache/way_data<0> [25], 
\lm32_cpu/instruction_unit/icache/way_data<0> [24], \lm32_cpu/instruction_unit/icache/way_data<0> [23], 
\lm32_cpu/instruction_unit/icache/way_data<0> [22], \lm32_cpu/instruction_unit/icache/way_data<0> [21], 
\lm32_cpu/instruction_unit/icache/way_data<0> [20], \lm32_cpu/instruction_unit/icache/way_data<0> [19], 
\lm32_cpu/instruction_unit/icache/way_data<0> [18]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], \lm32_cpu/instruction_unit/icache_refill_data [31], \lm32_cpu/instruction_unit/icache_refill_data [30], 
\lm32_cpu/instruction_unit/icache_refill_data [29], \lm32_cpu/instruction_unit/icache_refill_data [28], 
\lm32_cpu/instruction_unit/icache_refill_data [27], \lm32_cpu/instruction_unit/icache_refill_data [26], 
\lm32_cpu/instruction_unit/icache_refill_data [25], \lm32_cpu/instruction_unit/icache_refill_data [24], 
\lm32_cpu/instruction_unit/icache_refill_data [23], \lm32_cpu/instruction_unit/icache_refill_data [22], 
\lm32_cpu/instruction_unit/icache_refill_data [21], \lm32_cpu/instruction_unit/icache_refill_data [20], 
\lm32_cpu/instruction_unit/icache_refill_data [19], \lm32_cpu/instruction_unit/icache_refill_data [18]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(sdram_tccdcon_ready),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [17], 
\lm32_cpu/instruction_unit/icache_refill_data [16]}),
    .WEA({\lm32_cpu/instruction_unit/icache_refill_ready_5998 , \lm32_cpu/instruction_unit/icache_refill_ready_5998 , 
\lm32_cpu/instruction_unit/icache_refill_ready_5998 , \lm32_cpu/instruction_unit/icache_refill_ready_5998 }),
    .DOA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/instruction_unit/icache/refill_address [11], \lm32_cpu/instruction_unit/icache/refill_address [10], 
\lm32_cpu/instruction_unit/icache/refill_address [9], \lm32_cpu/instruction_unit/icache/refill_address [8], 
\lm32_cpu/instruction_unit/icache/refill_address [7], \lm32_cpu/instruction_unit/icache/refill_address [6], 
\lm32_cpu/instruction_unit/icache/refill_address [5], \lm32_cpu/instruction_unit/icache/refill_address [4], 
\lm32_cpu/instruction_unit/icache/refill_offset [3], \lm32_cpu/instruction_unit/icache/refill_offset [2], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [17], 
\lm32_cpu/instruction_unit/icache/way_data<0> [16]}),
    .DOB({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/way_data<0> [15], 
\lm32_cpu/instruction_unit/icache/way_data<0> [14], \lm32_cpu/instruction_unit/icache/way_data<0> [13], 
\lm32_cpu/instruction_unit/icache/way_data<0> [12], \lm32_cpu/instruction_unit/icache/way_data<0> [11], 
\lm32_cpu/instruction_unit/icache/way_data<0> [10], \lm32_cpu/instruction_unit/icache/way_data<0> [9], 
\lm32_cpu/instruction_unit/icache/way_data<0> [8], \lm32_cpu/instruction_unit/icache/way_data<0> [7], 
\lm32_cpu/instruction_unit/icache/way_data<0> [6], \lm32_cpu/instruction_unit/icache/way_data<0> [5], 
\lm32_cpu/instruction_unit/icache/way_data<0> [4], \lm32_cpu/instruction_unit/icache/way_data<0> [3], 
\lm32_cpu/instruction_unit/icache/way_data<0> [2], \lm32_cpu/instruction_unit/icache/way_data<0> [1], 
\lm32_cpu/instruction_unit/icache/way_data<0> [0]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DIA({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , \lm32_cpu/instruction_unit/icache_refill_data [15], 
\lm32_cpu/instruction_unit/icache_refill_data [14], \lm32_cpu/instruction_unit/icache_refill_data [13], 
\lm32_cpu/instruction_unit/icache_refill_data [12], \lm32_cpu/instruction_unit/icache_refill_data [11], 
\lm32_cpu/instruction_unit/icache_refill_data [10], \lm32_cpu/instruction_unit/icache_refill_data [9], 
\lm32_cpu/instruction_unit/icache_refill_data [8], \lm32_cpu/instruction_unit/icache_refill_data [7], 
\lm32_cpu/instruction_unit/icache_refill_data [6], \lm32_cpu/instruction_unit/icache_refill_data [5], 
\lm32_cpu/instruction_unit/icache_refill_data [4], \lm32_cpu/instruction_unit/icache_refill_data [3], 
\lm32_cpu/instruction_unit/icache_refill_data [2], \lm32_cpu/instruction_unit/icache_refill_data [1], 
\lm32_cpu/instruction_unit/icache_refill_data [0]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENBRDEN(sdram_tccdcon_ready),
    .REGCEA(sdram_tccdcon_ready),
    .ENAWREN(sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WEAWEL({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_355_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_355_o }),
    .DOADO({\lm32_cpu/instruction_unit/icache/n0078[20:0]<15> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<14> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<13> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<12> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<11> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<10> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<9> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<8> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<7> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<6> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<5> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<4> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<3> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<2> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<1> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<0> }),
    .DOPADOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_355_o , \lm32_cpu/instruction_unit/icache/way_mem_we[0]_flushing_OR_355_o }),
    .ADDRAWRADDR({\lm32_cpu/instruction_unit/icache/tmem_write_address [7], \lm32_cpu/instruction_unit/icache/tmem_write_address [6], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [5], \lm32_cpu/instruction_unit/icache/tmem_write_address [4], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [3], \lm32_cpu/instruction_unit/icache/tmem_write_address [2], 
\lm32_cpu/instruction_unit/icache/tmem_write_address [1], \lm32_cpu/instruction_unit/icache/tmem_write_address [0], 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/refill_address [31]
, \lm32_cpu/instruction_unit/icache/refill_address [30], \lm32_cpu/instruction_unit/icache/refill_address [29], 
\lm32_cpu/instruction_unit/icache/refill_address [28], \lm32_cpu/instruction_unit/icache/refill_address [27]}),
    .DIADI({\lm32_cpu/instruction_unit/icache/refill_address [26], \lm32_cpu/instruction_unit/icache/refill_address [25], 
\lm32_cpu/instruction_unit/icache/refill_address [24], \lm32_cpu/instruction_unit/icache/refill_address [23], 
\lm32_cpu/instruction_unit/icache/refill_address [22], \lm32_cpu/instruction_unit/icache/refill_address [21], 
\lm32_cpu/instruction_unit/icache/refill_address [20], \lm32_cpu/instruction_unit/icache/refill_address [19], 
\lm32_cpu/instruction_unit/icache/refill_address [18], \lm32_cpu/instruction_unit/icache/refill_address [17], 
\lm32_cpu/instruction_unit/icache/refill_address [16], \lm32_cpu/instruction_unit/icache/refill_address [15], 
\lm32_cpu/instruction_unit/icache/refill_address [14], \lm32_cpu/instruction_unit/icache/refill_address [13], 
\lm32_cpu/instruction_unit/icache/refill_address [12], \lm32_cpu/instruction_unit/icache/state_FSM_FFd2-In221 }),
    .ADDRBRDADDR({\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/instruction_unit/icache/n0078[20:0]<20> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<19> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<18> , 
\lm32_cpu/instruction_unit/icache/n0078[20:0]<17> , \lm32_cpu/instruction_unit/icache/n0078[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENBRDEN(sdram_tccdcon_ready),
    .REGCEA(sdram_tccdcon_ready),
    .ENAWREN(sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .WEAWEL({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .DOADO({\lm32_cpu/load_store_unit/dcache/n0095[20:0]<15> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<14> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<13> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<12> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<11> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<10> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<9> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<8> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<7> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<6> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<5> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<4> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<3> 
, \lm32_cpu/load_store_unit/dcache/n0095[20:0]<2> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<1> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<0> 
}),
    .DOPADOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\lm32_cpu/load_store_unit/dcache/way_tmem_we , \lm32_cpu/load_store_unit/dcache/way_tmem_we }),
    .ADDRAWRADDR({\lm32_cpu/load_store_unit/dcache/tmem_write_address [7], \lm32_cpu/load_store_unit/dcache/tmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [5], \lm32_cpu/load_store_unit/dcache/tmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [3], \lm32_cpu/load_store_unit/dcache/tmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/tmem_write_address [1], \lm32_cpu/load_store_unit/dcache/tmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIBDI<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/refill_address [31], 
\lm32_cpu/load_store_unit/dcache/refill_address [30], \lm32_cpu/load_store_unit/dcache/refill_address [29], 
\lm32_cpu/load_store_unit/dcache/refill_address [28], \lm32_cpu/load_store_unit/dcache/refill_address [27]}),
    .DIADI({\lm32_cpu/load_store_unit/dcache/refill_address [26], \lm32_cpu/load_store_unit/dcache/refill_address [25], 
\lm32_cpu/load_store_unit/dcache/refill_address [24], \lm32_cpu/load_store_unit/dcache/refill_address [23], 
\lm32_cpu/load_store_unit/dcache/refill_address [22], \lm32_cpu/load_store_unit/dcache/refill_address [21], 
\lm32_cpu/load_store_unit/dcache/refill_address [20], \lm32_cpu/load_store_unit/dcache/refill_address [19], 
\lm32_cpu/load_store_unit/dcache/refill_address [18], \lm32_cpu/load_store_unit/dcache/refill_address [17], 
\lm32_cpu/load_store_unit/dcache/refill_address [16], \lm32_cpu/load_store_unit/dcache/refill_address [15], 
\lm32_cpu/load_store_unit/dcache/refill_address [14], \lm32_cpu/load_store_unit/dcache/refill_address [13], 
\lm32_cpu/load_store_unit/dcache/refill_address [12], \lm32_cpu/load_store_unit/dcache/tmem_write_data [0]}),
    .ADDRBRDADDR({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DOBDO<5>_UNCONNECTED , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<20> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<19> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<18> , 
\lm32_cpu/load_store_unit/dcache/n0095[20:0]<17> , \lm32_cpu/load_store_unit/dcache/n0095[20:0]<16> }),
    .DIPADIP({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Mram_mem_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(sdram_tccdcon_ready),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPA<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [17], \lm32_cpu/load_store_unit/dcache/dmem_write_data [16]}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOPB<2>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [17], \lm32_cpu/load_store_unit/dcache_data_m [16]}),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DOB<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [15], \lm32_cpu/load_store_unit/dcache_data_m [14], \lm32_cpu/load_store_unit/dcache_data_m [13], 
\lm32_cpu/load_store_unit/dcache_data_m [12], \lm32_cpu/load_store_unit/dcache_data_m [11], \lm32_cpu/load_store_unit/dcache_data_m [10], 
\lm32_cpu/load_store_unit/dcache_data_m [9], \lm32_cpu/load_store_unit/dcache_data_m [8], \lm32_cpu/load_store_unit/dcache_data_m [7], 
\lm32_cpu/load_store_unit/dcache_data_m [6], \lm32_cpu/load_store_unit/dcache_data_m [5], \lm32_cpu/load_store_unit/dcache_data_m [4], 
\lm32_cpu/load_store_unit/dcache_data_m [3], \lm32_cpu/load_store_unit/dcache_data_m [2], \lm32_cpu/load_store_unit/dcache_data_m [1], 
\lm32_cpu/load_store_unit/dcache_data_m [0]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem1_DIA<16>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [15], \lm32_cpu/load_store_unit/dcache/dmem_write_data [14], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [13], \lm32_cpu/load_store_unit/dcache/dmem_write_data [12], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [11], \lm32_cpu/load_store_unit/dcache/dmem_write_data [10], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [9], \lm32_cpu/load_store_unit/dcache/dmem_write_data [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [7], \lm32_cpu/load_store_unit/dcache/dmem_write_data [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [5], \lm32_cpu/load_store_unit/dcache/dmem_write_data [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [3], \lm32_cpu/load_store_unit/dcache/dmem_write_data [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [1], \lm32_cpu/load_store_unit/dcache/dmem_write_data [0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(sdram_tccdcon_ready),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .WEA({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/write_enable_enable_write_AND_526_o }),
    .DOA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOA<0>_UNCONNECTED }),
    .ADDRA({\lm32_cpu/load_store_unit/dcache/dmem_write_address [9], \lm32_cpu/load_store_unit/dcache/dmem_write_address [8], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [7], \lm32_cpu/load_store_unit/dcache/dmem_write_address [6], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [5], \lm32_cpu/load_store_unit/dcache/dmem_write_address [4], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [3], \lm32_cpu/load_store_unit/dcache/dmem_write_address [2], 
\lm32_cpu/load_store_unit/dcache/dmem_write_address [1], \lm32_cpu/load_store_unit/dcache/dmem_write_address [0], 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<9>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<8>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<7>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<6>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<5>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<4>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<3>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<2>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<1>_0_0 , 
\lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/read_address<0>_0_0 , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<14>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<12>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<11>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<10>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<8>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<7>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<6>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<4>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<3>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<2>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<16>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<15>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DOB<14>_UNCONNECTED , 
\lm32_cpu/load_store_unit/dcache_data_m [31], \lm32_cpu/load_store_unit/dcache_data_m [30], \lm32_cpu/load_store_unit/dcache_data_m [29], 
\lm32_cpu/load_store_unit/dcache_data_m [28], \lm32_cpu/load_store_unit/dcache_data_m [27], \lm32_cpu/load_store_unit/dcache_data_m [26], 
\lm32_cpu/load_store_unit/dcache_data_m [25], \lm32_cpu/load_store_unit/dcache_data_m [24], \lm32_cpu/load_store_unit/dcache_data_m [23], 
\lm32_cpu/load_store_unit/dcache_data_m [22], \lm32_cpu/load_store_unit/dcache_data_m [21], \lm32_cpu/load_store_unit/dcache_data_m [20], 
\lm32_cpu/load_store_unit/dcache_data_m [19], \lm32_cpu/load_store_unit/dcache_data_m [18]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DIA({\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<31>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<30>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<28>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<27>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<26>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<24>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<23>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<22>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<20>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<19>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<18>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/Mram_mem2_DIA<16>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2], \lm32_cpu/load_store_unit/dcache/dmem_write_data [31], \lm32_cpu/load_store_unit/dcache/dmem_write_data [30], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [29], \lm32_cpu/load_store_unit/dcache/dmem_write_data [28], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [27], \lm32_cpu/load_store_unit/dcache/dmem_write_data [26], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [25], \lm32_cpu/load_store_unit/dcache/dmem_write_data [24], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [23], \lm32_cpu/load_store_unit/dcache/dmem_write_data [22], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [21], \lm32_cpu/load_store_unit/dcache/dmem_write_data [20], 
\lm32_cpu/load_store_unit/dcache/dmem_write_data [19], \lm32_cpu/load_store_unit/dcache/dmem_write_data [18]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h444D0F0D12AC000000345555553C5111000300FD000300030003000300030F1E ),
    .INIT_01 ( 256'h000305E2810178A04813415553E0711150503054B0C0C1C4455154C3051130C1 ),
    .INIT_02 ( 256'h10111105C000000003054B0C15555555554FB1115400C54B09544B0C0305654C ),
    .INIT_03 ( 256'h0A144A0345C701C0701C0701C0701C0705E18005041010101010000D15511110 ),
    .INIT_04 ( 256'h0780541111F4511411107D1445531C145450044444444514C3C154C400A14440 ),
    .INIT_05 ( 256'h445504454C14451D101555554CC16C00C215042040F4604390541894407D6251 ),
    .INIT_06 ( 256'h707070707070707CC55555555303009B870953000000FF4553155C5155571545 ),
    .INIT_07 ( 256'h01000055005C1C1C17C1707052F070741C0701C0701C1C1C1C1E05F004707070 ),
    .INIT_08 ( 256'h86CC14005C81512C25C0843C152E045B2C781C4C201F257C1E21C21C5511C00C ),
    .INIT_09 ( 256'h8C556CB2C781C58144B811512C8C54B0B0556CB2C781CEFB3BB993906399E18E ),
    .INIT_0A ( 256'h07DE0745E07DE0701C781F21E512E052C2C556CB1E0741A0C54B811512C2512C ),
    .INIT_0B ( 256'h781FC781FC781FACB1E07C781F781F781FC781F070707070707070707070705E ),
    .INIT_0C ( 256'h1C9051230CCC011665DF3C582080044441405144455514507070555554F1781F ),
    .INIT_0D ( 256'h76B406C7152EC51C5CC75330713C0BFF3C1E070C1CC4903000000C55F30F5F05 ),
    .INIT_0E ( 256'hD30DADC66C4B351E58B17DAC00452E9533D6C501926740526C5B66C4B46C5B04 ),
    .INIT_0F ( 256'h11198B0404651324605011850521E4712C0009CAB1EBA7A9554CD09B26909C26 ),
    .INIT_10 ( 256'h630C4C1304CA4014415C9804440D404102101409554C913464207F0F114C04D5 ),
    .INIT_11 ( 256'h075561530D5514C01E5307061C002172A42B49C1EBE0670705014CAF819C1DA0 ),
    .INIT_12 ( 256'hA480A4808798808605A01C881E022077281CF3F05341D8101C355425530D2930 ),
    .INIT_13 ( 256'h165330F405D3C05D3037054C02E407A1534141D07880A480A090A480A4809880 ),
    .INIT_14 ( 256'h44D24100C11024404105044D0044D0473C03C355545302E28C294CF016533C03 ),
    .INIT_15 ( 256'h4441411111107534F2414113891060007C0017435081448106D0161041100441 ),
    .INIT_16 ( 256'h11110456112961506C465140B11955400C14C02041049AA5555555554D0041F2 ),
    .INIT_17 ( 256'hC1C00000000315442847A010C690407A4EA0432103104334410CCCCC5C150050 ),
    .INIT_18 ( 256'h544555CCE7041312310CE4C31D33A368A004C1C19BAD1EA192D0A4DC1E931A90 ),
    .INIT_19 ( 256'h01400001102A8000000000004555504554115145541544515554550155555115 ),
    .INIT_1A ( 256'h4041010404105041050005500155514101454015000550501415014040400500 ),
    .INIT_1B ( 256'h1511445555555454551115400015155455010001500055400550015550015400 ),
    .INIT_1C ( 256'h0000055554551555550155151505510555450405540455015501555515555550 ),
    .INIT_1D ( 256'h0001514001400011554451451555115000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000020000000400040002000015540155401400055550 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h4B4B4B4B4B400000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'hB4B4B4B4B4BE1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1B4B4B4B4B4B4B4B4B4B4B ),
    .INIT_22 ( 256'h000000000001E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E4B4B4B4B4B4B4B4B4B4B4 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000020000000000001000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , rom_bus_dat_r[31], rom_bus_dat_r[30]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h7F71F0EDCA53AAAAAA86555555EB4FFFFFFEFFBDFFFEFFFEFFFEFFFEFFFEF9F5 ),
    .INIT_01 ( 256'hAAABBCFBFFEF3EFFFEFC3D555EFBFDDD7E7CABC2FF3AEFF7757D173BBDFDCEEF ),
    .INIT_02 ( 256'hFFFFFFF53AAAAAAAABBC2FFAF4555555557BFDDD5F2BBC2FFC13EFF3ABBD3573 ),
    .INIT_03 ( 256'hFD82FFFB75BFEFFBFEFFBFEFFBFEFFBFBDFCFFBDF3BFBFBFBFBFBBEDD57FFFFF ),
    .INIT_04 ( 256'hFFFBC7CBFFF77FF7CBFFFDDFFD5EF3975F7CA7777777F7D2FEEF47B7FFD82F7F ),
    .INIT_05 ( 256'h7757F7F57FDF77DFFEF555557BEF73ABFBF1F2BFFFF77FFFFBC7CE3FFFFD7CFF ),
    .INIT_06 ( 256'hFBFBFBFBFBFBFBF7755555555EECEADFE7ED5CEAAAAAFF755FD55F5D5557D575 ),
    .INIT_07 ( 256'hEFAAFFFFAFFEFEFEF3EF3BFBCFFBFBFEFFBFEFFBFEFEFEFEFEFFBDCAEFFBFBFB ),
    .INIT_08 ( 256'hF3BAF3AFFFEF4FBFF0BBFFEEF0BFF3CFFF7EFF7FFBFBF12EFFBFBFCF04CCFFFF ),
    .INIT_09 ( 256'hFBD03FFFF7EFB4FD3EFFCC4FBFFBC2FFEBD03FFFF7EFBFBEFECDDFDB3FDDFCFF ),
    .INIT_0A ( 256'hBEDFBE7DFBEDFBEEFF7EFBBFF4FBFF4BFFBD03FFDFBE78FFBC2FFCC4FBFF4FBF ),
    .INIT_0B ( 256'h7EFBF7EFBF7EFBFFFDFBEF7EFB7EFB7EFBF7EFBBFBFBFBFBFBFBFBFBFBFBFBDF ),
    .INIT_0C ( 256'hCFCF0CFFFFFFFDD37ACEFBDFBEFAFFFFFDFBDDF77557DF4BFBFBD555576F3EFB ),
    .INIT_0D ( 256'h07C7F3B0D0BBB4C34BB04AFBECEFFFF5FEFFBFBBCBF3CF8EAAAABF40BEFE6BBD ),
    .INIT_0E ( 256'h1EF1F0333B7EC4CB0FEC01F3AB70BFD5EC1334FCDF307F1F3B1C3337C7730EF3 ),
    .INIT_0F ( 256'hC88CF2F7B231DEF63F1EC8F1F4BFB30DB3AAADFFED3FF3FD557B1FCEF3CF9BF3 ),
    .INIT_10 ( 256'h3CFB7BCAF2BF2FD73D02CFF772F03B79FECAF6BF557BC1C632FBECE3DC7BB211 ),
    .INIT_11 ( 256'hB7557D5CED55D73ADF5EF6F3D3AABC0FF7FC3C3DBE3F30F6F1FD7BF8FCC3D93F ),
    .INIT_12 ( 256'h52CE52CE7096CE73BCF313FEF9BBDC00FEF208BBDC6F1CBEF3B55FF55CEFFDCE ),
    .INIT_13 ( 256'hD35ECED2BDDE6BC48EB3BD73AB72BFF95C6F6F1BE6CE52CE52CE52CE52CE46CE ),
    .INIT_14 ( 256'h7F9F68BA398AFFFBEFBCAF71FEFF1EFCD3FD3B55575CEBFFFFFD7BCE935EF3AF ),
    .INIT_15 ( 256'h7F69F9F9F9FBE7C69F6F2BD9B48BDBABCEABFC7A4BEF22EFBD9B939A2BFEEFEF ),
    .INIT_16 ( 256'hCDDCB747DCFEBA8B3F231D3EFC8C107BFBD3BFFBEFBF9FF15555555571ABEF1D ),
    .INIT_17 ( 256'hBD3AAAAAAAA8D127BF30FF9F33CF3F6F6BFE7CBDEEDB7EC379FBBBBB4BD0EF4F ),
    .INIT_18 ( 256'hC4EFB1BBB1A6CE9EE9FBB7BED9CAFB7FFEF7BDBCDEF0C3FCCF0FF303DBDB9FDB ),
    .INIT_19 ( 256'h476AA4699A400000000000022E08FAAA3EAA83AAA23F8EB3EEF8EB23B3FA93BA ),
    .INIT_1A ( 256'hB612AC4AD52A54A0A46FF69FE2BFBBEBAEE863B18FFE982BEEAABEEB6A69E5AA ),
    .INIT_1B ( 256'hCAFE8EFEEAFEEAA8BE3AAAAAAC3C2F9AAA36DBFD87F8BA2FFBEBE2AACBE6B5F8 ),
    .INIT_1C ( 256'h00000AA2BCBB2FFEFEAA8BAB3EABABAEBAEEEEAAEEA8FBAABAAAAA842AEEBCE3 ),
    .INIT_1D ( 256'h0002826FE61FEFAAB2EAFA4BAA6DAA8000000000000000000000000000000000 ),
    .INIT_1E ( 256'h000000000000000000005556000040014001405600801403F3EABF30000AB830 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h9396C6C6C6C00000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h393C6C6C6C6393939396C6C6C6CC6C6C6C693939393C6C6C6C69393939339393 ),
    .INIT_22 ( 256'h0000000000093939393C6C6C6C66C6C6C6C393939396C6C6C6C3939393993939 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000020000000000000C00 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , rom_bus_dat_r[29], rom_bus_dat_r[28]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h9A93506A5001AAAAAA8AAAAAAA419AAA5554552A5554555455545554555450A2 ),
    .INIT_01 ( 256'hAAAAABA976AAEA5DAAA696AAA4AAA666A8A80A92A51AAA999AAB291AAA6A46AA ),
    .INIT_02 ( 256'h696AAA9A1AAAAAAAAAA92A52ACAAAAAAAA92A666AA01292A5932AA51AAAB2A91 ),
    .INIT_03 ( 256'h0A02AA5A9A2A6A9AA6A9AA6A9AA6A9AAABA455AB58A8A8A8A8A8886A6AAAAAA9 ),
    .INIT_04 ( 256'h9A9A9D5AAAADAAAD5AA9AB6AAAA4A1A9AAA809999999AAB294AAC91D50A02AD5 ),
    .INIT_05 ( 256'h99AA99AA996A9AAAAAAAAAAA91AAD1A99AA7549DA5AD9DA6AA9D56AAA5AB96AA ),
    .INIT_06 ( 256'hAAAAAAAAAAAAAAA11AAAAAAAA4606AA6AE6AA46AAAAAEA9AA66AA9A6AAAA6A9A ),
    .INIT_07 ( 256'h6AAAAAAAAAAAAAAAA6AA6AAA96AAAAAAA9AA6A9AA6AAAAAAAAAAABAAAAAAAAAA ),
    .INIT_08 ( 256'h9E12A9AAA9AACAA9640A584AA4AA568A69EAA99819A2674AAAAA114955109519 ),
    .INIT_09 ( 256'h92B129A69EAA19772AA954CAA99292A58AB129A69EAA1A286867B68116BBA45A ),
    .INIT_0A ( 256'hA8BAA89BAA8BAA86A9EAA2AAACAAA5CA962B129A7AA8995D292A954CAA96CAA9 ),
    .INIT_0B ( 256'hEAA29EAA29EAA2A9A7AA89EAA2EAA2EAA29EAA2AAAAAAAAAAAAAAAAAAAAAAABA ),
    .INIT_0C ( 256'h598D246248895771E59862BBAEBA5AAAA6AAA6A99AAAAACAAAAAAAAAA98A6AA2 ),
    .INIT_0D ( 256'h0E4C521471121C51C114C06A85495AA06AAAAA9041994586AAAA99D4244892AB ),
    .INIT_0E ( 256'h3413919111D84C5245850B91A9141AAA44B20D147624C5362172111D8DC90854 ),
    .INIT_0F ( 256'h5104585D1413746C153450535CAA250711AAAB9A849AA6AAAA91314411554051 ),
    .INIT_10 ( 256'h1551D1505416444D5058B91DD45B51D15452AE2AAA914A4C126A886A74911425 ),
    .INIT_11 ( 256'h96AAA6A46AAA691A5AA4404141AA97A59D669A901895EA404044D16257A900E1 ),
    .INIT_12 ( 256'hA24CA24C907A4C91A95B195AA23DE40A5AA0002AA4AA26AAA1AAAA6AA46AAA46 ),
    .INIT_13 ( 256'h72A446E6ABA4AA9986A6AA91AAA6AAA2A4AAAA2A8A4CA24CA24CA24CA24C8A4C ),
    .INIT_14 ( 256'h9A21A91A1B126AAAAAA92A9316AA36A841541AAAA9A46AA1996A9186B2A461A6 ),
    .INIT_15 ( 256'h9A8AAAAAAAAA8A8E01AA4AB8119A818A8EAAA8D8816A66AAA821A1B26AAAAAAA ),
    .INIT_16 ( 256'h555499CE65696149E9412716A50554995105156AAAA94A9AAAAAAAAA93AAAA08 ),
    .INIT_17 ( 256'h101AAAAAAAAA0729A5DA648599B5940AC2A6D49D4469D4AD9B522222D1046116 ),
    .INIT_18 ( 256'h72445C10272C54B44B5129180268AAA9A66D1010449A6997A5A569A901BA2AB9 ),
    .INIT_19 ( 256'hABF80A8330800000000000030AB704C1C13178551D14A4492148141951498919 ),
    .INIT_1A ( 256'h6BE10384A2108A4308BFFBEFF3D9514201080200081780C0280B0280FFC20F30 ),
    .INIT_1B ( 256'h09CC20521C12407CD29313DC4213B4BC4FBAAFFECBFEDFFFC073FAC33FCA02FC ),
    .INIT_1C ( 256'h000005C1C04411130901F130010CB00644410000180C05030503773B2C324660 ),
    .INIT_1D ( 256'h0001437FCBEFF813550C43640F30E18000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000001500AAAA139241392410000E4D60 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'hE4B1E4BE1B400000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h1B4E1B41E4B1E4BE1B4E1B41E4BB4E14B1E4B1EB4E14B1EB4E1B4E14B1EE1B41 ),
    .INIT_22 ( 256'h00000000000E1B41E4B1E4BE1B44B1EB4E1B4E14B1EB4E14B1E4B1EB4E11E4BE ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000003C00 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , rom_bus_dat_r[27], rom_bus_dat_r[26]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00FC0FF3C00FFFFFFFFFFFFFFFCC000C00000003000000000000000000000000 ),
    .INIT_01 ( 256'hFFFC011051004414840103FFFF103000010070030CFF00C000003FFC0003FF00 ),
    .INIT_02 ( 256'h1012110FFFFFFFFFFC0030C000FFFFFFFFFF70000054C030C440303FFC000FFF ),
    .INIT_03 ( 256'h014000FFC5C00000000000000000000001143003370303030303BB2D19622220 ),
    .INIT_04 ( 256'h00401040000000004000000003FF0FC000000000000000030C000FC000000000 ),
    .INIT_05 ( 256'h845508854C004511100FFFFFFC005FFC00000000000000004010400000000000 ),
    .INIT_06 ( 256'h00000000000000000FFFFFFFFF13FF545003FFFFFFFF3F4953195C6156571945 ),
    .INIT_07 ( 256'h00000000000000000000400010C0000000000000000000000001010000000000 ),
    .INIT_08 ( 256'h89CC0400008000C311D0313000C1C013CF000FF1430C54300100D0F3004D00C0 ),
    .INIT_09 ( 256'h8C048F3CF040C0000304C180C34C030CB0048F3CF040E2CB8B9A58B020A51883 ),
    .INIT_0A ( 256'h030103001030103C03040C00100C1C0C31C044F3C1030060C0304C180C3100C3 ),
    .INIT_0B ( 256'h040FF040FF040F4F3C103C040F040F040FF040C0000000000000000000000001 ),
    .INIT_0C ( 256'h5374C71CF33002820003400041050444414000000000001000003FFFFF30040F ),
    .INIT_0D ( 256'h303000C3000CC00C0CC30300314C0400000100CC1C0130FFFFFFC003C3534001 ),
    .INIT_0E ( 256'hC30C0C00000330000030300FFC005C3FF300C000000300000C0000C030000300 ),
    .INIT_0F ( 256'h1100000000000000000000000000C0300FFFF4D541534303FFFCC00300000C00 ),
    .INIT_10 ( 256'h543C0C0300050510554014C00400000100000110FFFC003000003FF300FC00C0 ),
    .INIT_11 ( 256'hD4FFCFFFF3FFFFFF50FF0301CFFFC00005044400D710000354510C5C40040D00 ),
    .INIT_12 ( 256'h1000100003000000000004000C000030000CF3003F00C0000FCFF0CFFFF003FF ),
    .INIT_13 ( 256'h04FF3F00003F00007FC003FFFD100043FF0000C0301010000400100000100400 ),
    .INIT_14 ( 256'h00C11000FC000400000000FC0000C0030C00FFFFFFFFFDC03F03FDFFC4FF7FF3 ),
    .INIT_15 ( 256'h00000000000030300000000000000000300003000000000000C0000000000000 ),
    .INIT_16 ( 256'h0000CC003000000C0F0230033C0800CC0150002000001003FFFFFFFFFC0000C0 ),
    .INIT_17 ( 256'hC0FFFFFFFFFD583CC1014555050100055255003003740345C40DDDDD01407441 ),
    .INIT_18 ( 256'hDE0F37CDC0110340044CCCC75C574FD45514C0C04714015000014040015F74D5 ),
    .INIT_19 ( 256'hECF00EC330EA8000000000024975E40579005A16951264389C24C31B27250830 ),
    .INIT_1A ( 256'h2D7000C0BF00EE000FD55EF551C143000107C03F0947701204172040FFC30F30 ),
    .INIT_1B ( 256'hB1A3E849C9C93C14099015584219A258552DF557FD56D7954D115996954D4354 ),
    .INIT_1C ( 256'h0000029D6C330FFFF5014437390E60017502C00DC4043001700114700DF8B110 ),
    .INIT_1D ( 256'h000073154F355033D78C31242FFC926000000000000000000000000100000000 ),
    .INIT_1E ( 256'h000000000000AAAA5555000000002AA81554000000003FFC03FFC004500F3CE0 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h63939C6936C00000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h36C6C93C63939C6936C6C93C639C6396C93936C39C6936C39C6C6396C936C93C ),
    .INIT_22 ( 256'h555555555556C93C63939C6936C936C39C6C6396C93C6396C93936C39C639C69 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000020000000000000155 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , rom_bus_dat_r[25], rom_bus_dat_r[24]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00A80AA2801EAAAAAAAAAAAAAA8C040800000002000000000000000000000300 ),
    .INIT_01 ( 256'hAAA852305314CC28040202AAAB1530000150750208AA14C000012AA85002AA14 ),
    .INIT_02 ( 256'h2020330AAAAAAAAAA850208144AAAAAAAAAFB0000054D0208881202AA8511AAA ),
    .INIT_03 ( 256'hF43E81AB8AD01405014050140501405051246001160202020202AA1E23F32210 ),
    .INIT_04 ( 256'h004A1061100011006110000442AB4A8000A004444444451608144AE9247C68BE ),
    .INIT_05 ( 256'h08BF000ACC008A32314AAAAAAC145AA808814554800050808A25810880014422 ),
    .INIT_06 ( 256'h050A05050A0505000AAAAAAAAB12AA989002AAAAAAAA3FC2B332BCC2BCAF328F ),
    .INIT_07 ( 256'h14252500220141428014450A10C5050280502805028141428141511691050A05 ),
    .INIT_08 ( 256'h8DCD44990094088211D52231408281238E028EA19A8C74314188D1A2009A0080 ),
    .INIT_09 ( 256'h4D084E38E040D99022048184828D02087A084E38E054D3C34399A44120DA3480 ),
    .INIT_0A ( 256'hA301530010301A3942040C882048180822E048E381531994D020481888220482 ),
    .INIT_0B ( 256'h054FE040FE068F4E38153C040F068F054FE040CA05050A05050A05050A050501 ),
    .INIT_0C ( 256'h62A99E28A220015450034100820F088CC14510400000141005052AAAAAB4068F ),
    .INIT_0D ( 256'h682954C6204DC9688CC64705314C04000141508E2C0664AAAAAA8002C3B34051 ),
    .INIT_0E ( 256'h93AA0BE120432EB1A436650AA8046D2AB654AAA5BA8669654ECB13882A19639A ),
    .INIT_0F ( 256'h8CFE24200AB81020388015E80488E8204AAAA4E782D34352AAACAA278D785E89 ),
    .INIT_10 ( 256'h912E8C8F2300F008C04BC0868F210C0C0B0C00C0AAAD61A569053EA330AEAF95 ),
    .INIT_11 ( 256'h94AA9AAAA2AAAAAA51AB575C9AAA82B0000102C0C388AB0304008C0E22B80E50 ),
    .INIT_12 ( 256'h8ADA8ADAAA4A9A80A18A60028F4658A52148A2052A5490500A8AA49AAAA116AA ),
    .INIT_13 ( 256'h04AB2A15502B05006A8002AAA9645082AA14689536CA8ADA91E549E569C562DA ),
    .INIT_14 ( 256'h00D88A0EA94300C5145140A9054480422801ABAAAAAAA9D12E06ADEA84AB7AA3 ),
    .INIT_15 ( 256'h004444444445352E0A7CAA28C3BF06452515428045288A0850D07241E5314000 ),
    .INIT_16 ( 256'h1111895A25041A98CE562102395801980150001000003902AAAAAAAAA9511480 ),
    .INIT_17 ( 256'hD5AAAAAAAAA95428A609559A49425006F0BA014517A843CA980FFFFF01546453 ),
    .INIT_18 ( 256'h045541CFC4230390088CD8CF5D9B0BB4BA38D5DAA7582950010260A9517BEB6A ),
    .INIT_19 ( 256'h4414044050400000000000005555145545155115541144505114510014155155 ),
    .INIT_1A ( 256'h4551044415101451014001400145155411441110400544541515415155414010 ),
    .INIT_1B ( 256'h1115454511455054451515500015114555051000540055401510011550055500 ),
    .INIT_1C ( 256'h0000015544511445515140551545554115541505110455414441515115554110 ),
    .INIT_1D ( 256'h0000514005500555145555455451155000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000500050000000015540155401400015100 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'hFAAAAFF550000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h5000055FFAAAAFF55000055FFAAFFAA00555500AAFF5500AAFFFFAA00550055F ),
    .INIT_22 ( 256'h000000000000055FFAAAAFF55005500AAFFFFAA0055FFAA00555500AAFFAAFF5 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000400 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , rom_bus_dat_r[23], rom_bus_dat_r[22]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h885A8A516A81540000205000004EA88500000001000000000000000000000280 ),
    .INIT_01 ( 256'h4004020AA2000AE85A800140072A3222A2A2BA28809100C88AA0919402216500 ),
    .INIT_02 ( 256'h614160109555554004A2880002555555001F3222A8A8C2880228080904008419 ),
    .INIT_03 ( 256'h282288030DC0280A0280A0280A0280A0A22A00A238A0A0A0A0A0802F13357575 ),
    .INIT_04 ( 256'h00802A88200A820A882002A081070968A802A88888888000000025CCA28228CA ),
    .INIT_05 ( 256'h508A05535C680802000555001C00A90402082AA0800A08000000288800002202 ),
    .INIT_06 ( 256'h00000A00000A00008555554007AA41202829065550013F8483248C9489372482 ),
    .INIT_07 ( 256'h00DC8800880280000828800022CA000000A0000A000280000282A2002200000A ),
    .INIT_08 ( 256'h02CC09720100A0202AE082328A20080B2C880C02A00C8BF00220EA00FA821510 ),
    .INIT_09 ( 256'h8C22ACB2C8A8E26380883238200C2880B022ACB2C8A8F2CBC32B1C28B4B12ED0 ),
    .INIT_0A ( 256'h0322A3822A322032808A8C200A8220A200C2A2CB22A3A228C38883230200A820 ),
    .INIT_0B ( 256'h8A8FC8A8FC880FACB22A3C8A8F880F8A8FC8A8C00A00000A00000A00000A0022 ),
    .INIT_0C ( 256'hA0880000000053C10A23822A2AA25080868402888AAA00AA0A0015500130880F ),
    .INIT_0D ( 256'h22A282EA0AACEAA82CEAA300328C08020002A00C8C080025540040BCC383F0A2 ),
    .INIT_0E ( 256'hA308AA88A08BA00088B8AAA904A28C90722282000AAA802AAEA28888A8A80B08 ),
    .INIT_0F ( 256'h80088808AAA2202AA022AA820AA8CAA229001AC880ABAB09001C88A3A8808E28 ),
    .INIT_10 ( 256'h2A0E0CAB2A00A000002A280A0222888A022A8AA8001C0A2022203E53825EA082 ),
    .INIT_11 ( 256'h6800004650000591A047ABA829002202AA22882AC388A0AB0A000C0E2282ACAA ),
    .INIT_12 ( 256'hA22AA22A82A0A02A0020208A8CAAA2280A8AAA0016288A228940000016500964 ),
    .INIT_13 ( 256'h2A472500A217A02AA448A1190602002906A8808A3A2AA22AAA0AA22AA22A8A2A ),
    .INIT_14 ( 256'h88EA02A89028200A28A22818A080AA0208029700001646C88C211EE46A47B913 ),
    .INIT_15 ( 256'h882202020200302020800022880A02A020A20208A08022A800CA0A2A8202A228 ),
    .INIT_16 ( 256'h22200080022AA0002C028A80B2AAE80002A8154E38E0A0A055555500188800AA ),
    .INIT_17 ( 256'hC49555554007AA82080AAAA802000B88020B80AA2B8A83020A0CCCCCF28A88A0 ),
    .INIT_18 ( 256'hA0EAA8CEE2E823C20A8CC2C3ACBB23280A00C4C28BA20AA2A0208808428308AA ),
    .INIT_19 ( 256'h4696A46A5A400000000000001A8E3AAB8EAAE2AAFB2B8BA2E3B8EA32A8BAB3AA ),
    .INIT_1A ( 256'h2510AB42950AC400AD6FFE3FE3AFAAB6AEAA83BA0FEAA0E3FCAB3FCAD569BA9A ),
    .INIT_1B ( 256'hDEABCAEE3BEE6FE8EE27FBE0CF2E2B89EFA7DBFFA7F8EAAFEB87E2BAEBF6A9F8 ),
    .INIT_1C ( 256'h000002AB88A2288BBABB8ABA3BEEBAAA3EAACEAEBAA8BAEBAEEBEADA2EBA8E23 ),
    .INIT_1D ( 256'h0000A3AFF69FEFBFBCEEAA8AAE3BAFA000000000000000000000000000000000 ),
    .INIT_1E ( 256'h000000000000000000005555000040004000405500A01503F3FABF28000240F0 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h5FFFF55AA0000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'hA0000AA55FFFF55AA0000AA55FF55FF00AAAA00FF55AA00FF5555FF00AA00AA5 ),
    .INIT_22 ( 256'h0000000000000AA55FFFF55AA00AA00FF5555FF00AA55FF00AAAA00FF55FF55A ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000003000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , rom_bus_dat_r[21], rom_bus_dat_r[20]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00F000F3C003FEA55000FA9540CC000F00000003000000000000000000000000 ),
    .INIT_01 ( 256'h3FEC0203CFF0C033030C2F3FEF00300000003000003B00C000003B3C0003CF00 ),
    .INIT_02 ( 256'h3E3C3FE03A95403FEC00000000EA5500FFBF300020A3C00000000003EC000FB3 ),
    .INIT_03 ( 256'h88A2500740C00000000000000000000003088EC0240000000000004E22155542 ),
    .INIT_04 ( 256'h40014084000000008402000003EF03C0001405555550000000000FD414451555 ),
    .INIT_05 ( 256'h000BE0004C4003C3FC0D00FFBC0033EC00510011500010500140D54553001115 ),
    .INIT_06 ( 256'h00014000014000000E95403FEF30FB003003ECD00FFB3F8003200C800807200A ),
    .INIT_07 ( 256'h80031010F11000005000000140C0000050000500005000005000000844000140 ),
    .INIT_08 ( 256'h38EC02644100050000C08030000000030C005C00E05C81300005E2005F001503 ),
    .INIT_09 ( 256'h0C000C30C000CC1114001010000C000031400C30C000C0C303FD000000100000 ),
    .INIT_0A ( 256'h170003000030017000000C050000000000D400C300034454C100010150000000 ),
    .INIT_0B ( 256'h000FC000FC005F0C30003C000F005F000FC000C1400001400001400001400000 ),
    .INIT_0C ( 256'h8030FCC0C00308000003800000000FFFF0A00000000000080000300FFB30005F ),
    .INIT_0D ( 256'h400104C4040CC1101CC00300338C00000000008C0E03000C03FEC000C3C30003 ),
    .INIT_0E ( 256'h171001555053015010304003ECC88C3EF0000051044004004D01550101001341 ),
    .INIT_0F ( 256'h4895501501415400040000111045C14003FFB0F00BC30303FFBD055755550D55 ),
    .INIT_10 ( 256'hF98D0E4390101800280012010390233228020222FFBC000001043CF315FD5111 ),
    .INIT_11 ( 256'hC09505ECF2545F3B00EF131683FF940516420204D355003380000F4D5400CD4C ),
    .INIT_12 ( 256'h0645064514014504541555015C041441010000003C00000003C950443CF003CE ),
    .INIT_13 ( 256'h00EF0F00003F00000EC083B3EC00000FEC000500386586452810921061208245 ),
    .INIT_14 ( 256'h00E9240438008A58104000B04100000000003F95403CECC00C03BECEC0EFB3B3 ),
    .INIT_15 ( 256'h00000000000030011115155550454040000000040005100500C0000004151000 ),
    .INIT_16 ( 256'h00000040000411110C000010300180013230194820430000EA5500FFB0000000 ),
    .INIT_17 ( 256'hC73A95403FEC30000AE0C037F03001C03008040003C413F30CCFFFFF523000C7 ),
    .INIT_18 ( 256'h040341CCC0000300008DC0DF3CC30B8108F0C7C53303030001710C007303C00C ),
    .INIT_19 ( 256'h8B3F0880F080000000000002C8E18554615413144430CF50380C1100020D0001 ),
    .INIT_1A ( 256'h88220C88222038C300BFF10FF001E246596C02800287C04C10B6410BFFF2FBF0 ),
    .INIT_1B ( 256'h8F1004038143FF004339C540083910E610092FFCFBFC77FFF50BF31E9FFBE6FC ),
    .INIT_1C ( 256'h00000BFC445104455300401D0D055B4101B0040000000541000030421757E912 ),
    .INIT_1D ( 256'h0002C1BFF9AFFA01184190CF3000C0F000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000001500AAAA24E6424E641000093A50 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'hEE1E11E4BB400000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h44B4BB4E11EB44B1EE1E11E4BB44BB4E11E1EE1B44B4BB4E11E1EE1B44BB44B1 ),
    .INIT_22 ( 256'h000000000001EE1B44B4BB4E11EE11E4BB4B44B1EE1E11E4BB4B44B1EE11EE1B ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000030000000000003C00 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , rom_bus_dat_r[19], rom_bus_dat_r[18]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hA54040110600E64E4E45E939390D3F5000000001000000000000000000000150 ),
    .INIT_01 ( 256'h39346B0B17EA4206035171393307F6A8967D77C50B0D1ADAA0149C046A95011A ),
    .INIT_02 ( 256'h94403EB00D393939347C50B1A274E4E4E4CF36A8B5F8E850B04690E0346884C0 ),
    .INIT_03 ( 256'h371C509319E89F27C9F27C9F27C9F27C7C0EE355715555555555551D433E943D ),
    .INIT_04 ( 256'h583409F2BD09EBD9F2BF427AF533A06F35417000000AF28A381A24CE5BFBE5AD ),
    .INIT_05 ( 256'h550FFA033D25200169A4E4E4CD1A003534009BDC590D4B04340E2635048349C1 ),
    .INIT_06 ( 256'hC68407C68407C6855539393933400D140091300E4E4D7FD447780DE80E33745F ),
    .INIT_07 ( 256'hDA934E4E9441F1A1001F068414C7C689027C9027C901F1A101F07D1D23C68407 ),
    .INIT_08 ( 256'h0CFDA1C3321A1042C1C6D971F140B2934D020D50370CC0F1A040FBE190162430 ),
    .INIT_09 ( 256'h3E844D34D025F2CC4103890F423E850B34044D34D02FF0C3C3023C15BC230EF0 ),
    .INIT_0A ( 256'h8300BFA409700839F1025C4001F40B142CC044D340BF3203E8503890042C1F42 ),
    .INIT_0B ( 256'h02FFD025FD020F0D340BFD025F020F02FFD025C407C68407C68407C68407C680 ),
    .INIT_0C ( 256'hD1565A4411134DDB3E03C3C9A699905AFDF297FFF0014A1D47C69E4E4C3A020F ),
    .INIT_0D ( 256'h4CC0E0D042ECD1C10DD0BB46B7CDB00541A07CDF7F14798393935111C753B07F ),
    .INIT_0E ( 256'h03833288C1034210153C0620351EDC13384C0C49C48032CC4D001D1D000ED321 ),
    .INIT_0F ( 256'h40254445515554C1537D4F55D1C5C847B0E4D0C00D130301E4CC3823DD001E08 ),
    .INIT_10 ( 256'h045D5E47913C31650A0D2151529C251665475351E4CD5A82A846BC17564D5201 ),
    .INIT_11 ( 256'h5439C07010E7040D5073FBFD20E4D43D0985D15ED304015B16565F4E9805EC01 ),
    .INIT_12 ( 256'hF575F575C42C30D2409133B25FFBE38061F10406906F1D7E50439A0390128103 ),
    .INIT_13 ( 256'h44734142BC1316804340D5C034026801309F701BF7557575D7DF5DDF5DDF7D75 ),
    .INIT_14 ( 256'hA5ED75550C8580A7FF3CE5C318FA27A400000739369034C12D81CFC34473F0D7 ),
    .INIT_15 ( 256'hA554A4A4A4A6B68A358A0002A283CA5E8667B8909A90812568D555455FE8DD65 ),
    .INIT_16 ( 256'hAAAB9A3CFC75D5CA0D2BEAE934F43D58E37A038D5557102B74E4E4E4C1B69A14 ),
    .INIT_17 ( 256'hE30D3939393630554F320D70010624C02001A0BEBF59AB81A33EEEEEE3F395E2 ),
    .INIT_18 ( 256'h00B740DCC05EEB7E862CC5CBFF6B03000325E3E5BB2498282909825A300FB007 ),
    .INIT_19 ( 256'hCF3F0CC0F0C000000000000275BDA1636859D30176228840AA28C0001E2862D5 ),
    .INIT_1A ( 256'hCE7306CC3B303C4100D552D553801D7170402030864E08240B0D44B130F347F0 ),
    .INIT_1B ( 256'hAA16858AA00A78FC4A2D33F0001532AFCA0C75543D5457D5552D5001555E0754 ),
    .INIT_1C ( 256'h00000BEF40402003016340813C8144000C34B70B230C71C3C882D1B110442800 ),
    .INIT_1D ( 256'h000211555E75506000195DC0F8E29EB000000000000000000000000000000000 ),
    .INIT_1E ( 256'h000000000000AAAA5555000000002AAA1555000000000001500015180009C9E0 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h693C693396C00000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h693C693396C93C66C396C3993C6396CC693C693396C93C66C396C3993C6396CC ),
    .INIT_22 ( 256'h0000000000093C66C396C3993C6396CC693C693396C93C66C396C3993C6396CC ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000010000000000002800 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , rom_bus_dat_r[17], rom_bus_dat_r[16]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0933C000C00000000000000000CC000400000000000000000000000000000000 ),
    .INIT_01 ( 256'h000003004240C010940100000F0033302724F000400000CCC02403000024C000 ),
    .INIT_02 ( 256'h24266640000000000000040000000000003F3330093FC0040030040000001030 ),
    .INIT_03 ( 256'h0000900300C00000000000000000000003000003002424242424000C00266664 ),
    .INIT_04 ( 256'h44000C01150C115C01284304A40F003C0924F00000009240000003CC000009C0 ),
    .INIT_05 ( 256'h000240900D090242640000003C00D00000030300400C0040000C00131043C04C ),
    .INIT_06 ( 256'h0000000000000000000000000F00000000040C0000003F0003000C0000030000 ),
    .INIT_07 ( 256'h00000000000000000000000001C0000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h01CC00000080001000F04030002000071C040C03100CCF300000C00030300000 ),
    .INIT_09 ( 256'h0C001C72C000C303000000C0100C008030001C72C000C0C30398B003000B0000 ),
    .INIT_0A ( 256'h030003080030003000000C000C0000C100C001C700030300C000000C0100C020 ),
    .INIT_0B ( 256'h000FC000FC000F0C70003F000F000F000FC000C0000000000000000000000000 ),
    .INIT_0C ( 256'h004000100000000000030000000008888080030DCC020800000000000330C00F ),
    .INIT_0D ( 256'h000F00CC000CCC300CC00300330C00000000000C0C000C0000000000C3030000 ),
    .INIT_0E ( 256'h03C0030000030C000033000000F00D40F0000CC03000F0300CF000000C000300 ),
    .INIT_0F ( 256'hC0000000300000000000C0000000CC00000003F000571344003C3003000C0C00 ),
    .INIT_10 ( 256'h110FCCF33000000000000003003000000CC00004003F000000003C03003F3003 ),
    .INIT_11 ( 256'h3000100C00000300C10F03000000000003C00300C31C0C030000CC4C70300F1C ),
    .INIT_12 ( 256'h0C000C0000300000100C00704CC0000000030C000C000004000007000C01C0C0 ),
    .INIT_13 ( 256'h010F0000100F013300001030000010100C04040130001C0000301C000C003400 ),
    .INIT_14 ( 256'h08C000000000088104100833C088305400000300000C00C04C003CC0010F3003 ),
    .INIT_15 ( 256'h080080404041320C0004020033010001000140C00004C00410C00030C2204104 ),
    .INIT_16 ( 256'h0000000000C000000C0000307000000000000011041386900000000033010400 ),
    .INIT_17 ( 256'hC000000000000300170040004103F000000000030F00C31C03CCCCCCC0000000 ),
    .INIT_18 ( 256'h545555CFECCC3300C00CD3C33C0353000003C0C0035000100103403000030040 ),
    .INIT_19 ( 256'h0150001000154000000000001545115544555141551545515154110054545155 ),
    .INIT_1A ( 256'h4141000404105040050005100054155414555015400054500544405405100010 ),
    .INIT_1B ( 256'h1115455515551140551554000511154550014001500045000154015510015400 ),
    .INIT_1C ( 256'h1000015544511444451145451441554115551505550044405540154511444111 ),
    .INIT_1D ( 256'h0000514001400055545555455505155000000000000000000000000000000000 ),
    .INIT_1E ( 256'h5403FEA954000000000000000000000500050000000015550155501400014150 ),
    .INIT_1F ( 256'hFEA95403FEAAABFC0156ABFC0156ABFC0156ABFC0157FEA95403FEA95403FEA9 ),
    .INIT_20 ( 256'hF5005FAAF5040156ABFC0156ABFC0156ABFC0156ABFD5403FEA95403FEA95403 ),
    .INIT_21 ( 256'h5FAAF5005FA50AFFA0550AFFA0550AFFA0550AFFA0505FAAF5005FAAF5005FAA ),
    .INIT_22 ( 256'h00000000000FA0550AFFA0550AFFA0550AFFA0550AFAF5005FAAF5005FAAF500 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000010000000000050400 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , rom_bus_dat_r[15], rom_bus_dat_r[14]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C000C01000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h00003300400CC02008C100000F1333300300F30040000CCCC00003003000C00C ),
    .INIT_02 ( 256'h000000000000000000300400C0000000003F3330003FF0080033040000302030 ),
    .INIT_03 ( 256'h05000F0300F00C0300C0300C0300C03033000033000000000000000C00000000 ),
    .INIT_04 ( 256'h80430C00140C014C00280300A00FC03C0000F00000000000000C03CC005000C0 ),
    .INIT_05 ( 256'h000000000C00000000C000003C0CD00021C30312000C1200430C000F2003C03C ),
    .INIT_06 ( 256'h0303030303030300000000000F00000000040C0000003F0003000C0000030000 ),
    .INIT_07 ( 256'h0C00FF000F00C0C0C00C030301C30300C0300C0300C0C0C0C0C13010C3030303 ),
    .INIT_08 ( 256'h42CCC00F008C0C1000F34030C02003072C04CC0310CCCF30C11CC00030300000 ),
    .INIT_09 ( 256'h0F001CB1C00CC383304000CC200F004033001CB1C00CC0C30398700300070000 ),
    .INIT_0A ( 256'h3300330003300330C000CC1C0CC100C200F001CB00330380F004000CC200CC10 ),
    .INIT_0B ( 256'h00CFC00CFC00CF1C70033F00CF00CF00CFC00CC3030303030303030303030300 ),
    .INIT_0C ( 256'h008000300000000110030300000002222023033FCC00820303030000033CC0CF ),
    .INIT_0D ( 256'h024F01CC001DCC300CC00303330C080000C1300C0C008C0000000000C3030030 ),
    .INIT_0E ( 256'h03C09300000B0C020873005000F00D80F0010CC07220F0321CF20000CC040B00 ),
    .INIT_0F ( 256'hC00C0000302000200000C040002CCC00100003F1407B23C4003C308B238CCC22 ),
    .INIT_10 ( 256'h220FCCF3300C000000084403003400000FC0C030003F400010133C03003F3003 ),
    .INIT_11 ( 256'h3000100C00000300C10F03030000002343D00B80F38C2E030000CC8E30FC0F6C ),
    .INIT_12 ( 256'h9C809C8080348081004C08380CC1100118C30C030C0C0038C0000F100C03D8C0 ),
    .INIT_13 ( 256'h010F0000000F003300000030000000100C00000034808C8090704C406C407080 ),
    .INIT_14 ( 256'h01C200000000111000000133C022300000000300000C00C04C183CC0010F3003 ),
    .INIT_15 ( 256'h010010000000304C02000040FF003000000000C00000C04002C00030C0440000 ),
    .INIT_16 ( 256'h0000000000D420003C010030B004000000000010000349700000000033000000 ),
    .INIT_17 ( 256'hC000000000000300270250008103F00101B000130F00C32C03CCCCCCC0000000 ),
    .INIT_18 ( 256'hE4AEF9CFCCCC3301C00CD3C33C139310B003C0C08B940A50424350B802430180 ),
    .INIT_19 ( 256'hCDDAACDAAAC03FFFFFFFFFFC8A8E2AAB8AABE3AEFB3A8EF0A2A8FF32FCE8E2BF ),
    .INIT_1A ( 256'h2C30ADC2B30A8C23A9CFFAABF2BAAAB8EEAA02AC0FBAE0BBEA8ABEA8659B1E9A ),
    .INIT_1B ( 256'h82FA8EBA2AAA3BE0BA3AFA00CF3A3A8EE80EB3FEAFFCAB8FE6E7F2ABA3FEEFFC ),
    .INIT_1C ( 256'h0FFFF3EB8CF33CCCCEBB87AB2AAAEAAA2EAE9EAAEAA8AEEABAAAEAA322CBCA23 ),
    .INIT_1D ( 256'hFFFCA38FFEBFF2EEA8AFEA8EAEA62AAFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF ),
    .INIT_1E ( 256'hC6C793939393000000005555000040004000505500201500F3FAAF2B0FF2308F ),
    .INIT_1F ( 256'h9392C6C6C6C46C6C6C6D3939393AC6C6C6C7939393906C6C6C6D3939393AC6C6 ),
    .INIT_20 ( 256'h9396C6C6C6C1393939386C6C6C6F93939392C6C6C6C5393939386C6C6C6F9393 ),
    .INIT_21 ( 256'h9396C6C6C6C93939393C6C6C6C6393939396C6C6C6C93939393C6C6C6C639393 ),
    .INIT_22 ( 256'h0000000000093939393C6C6C6C6393939396C6C6C6C93939393C6C6C6C639393 ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000000000000ABBAFEABAAE0C400 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , rom_bus_dat_r[13], rom_bus_dat_r[12]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C008C28000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h000203A28000E8A0080200000F8033300300F000900080CCC00003020000C080 ),
    .INIT_02 ( 256'h00000000000000000200090000000000003FB330003FC0010830090002000030 ),
    .INIT_03 ( 256'h0A00080300C20080200802008020080203A08003000000000000000C00000000 ),
    .INIT_04 ( 256'h41000C00145C014C00281700A00F003C0000F00000000000408003CC00A000C0 ),
    .INIT_05 ( 256'h000000001F000004000000003C40E00040030320005C0001000C088C1017E230 ),
    .INIT_06 ( 256'h1212121212121210000000000F00008880080C000000BF0003000C0000030000 ),
    .INIT_07 ( 256'h0800AA000A0484848048121202D2121084210842108484848484204082121212 ),
    .INIT_08 ( 256'h00CC800A0488082020F280348002020B0C088C07208DEF348428C20430304004 ),
    .INIT_09 ( 256'h8E002C32C088C303200800C8008E0080B2002C32C088C6DB1B28B183218B6086 ),
    .INIT_0A ( 256'h230223002234223084088D082C8020C002E002C302230320E000800C8002C820 ),
    .INIT_0B ( 256'h088FC088EC088E8CB0223B088E088E088EC088D2121212121212121212121202 ),
    .INIT_0C ( 256'h008000010444000000471308208002222022031DCC008202121200000338C88F ),
    .INIT_0D ( 256'h008F02CC000ECC300CC00303330C00001080210C0C400C0000000400D3070020 ),
    .INIT_0E ( 256'h03C02382200B0C0000B3088000F02E00F0800CC0B020F0302CF822000C280300 ),
    .INIT_0F ( 256'hC0008800302000002000C080000CEC0020000BF880A3A328003C308B228C0C22 ),
    .INIT_10 ( 256'h000FCCF33002000000088803003800000EC0C030003F000000233C0B003F3003 ),
    .INIT_11 ( 256'h3000200C00000300C20F030200002000A3EA0300CB8C0C030000CC2E30300F8C ),
    .INIT_12 ( 256'hAC80AC8080B80000002C08300EC2200200C30C030C0C0810C0000F200C03E0C0 ),
    .INIT_13 ( 256'h020F0080100F013300001030022010A00C0404013880AC80A0B0AC80AC80B880 ),
    .INIT_14 ( 256'h02C200000000222104100233C010300000000300000C02E28C203CC0020F3003 ),
    .INIT_15 ( 256'h020020404041308C000400803B010001080140C00084C08410C00230C0884104 ),
    .INIT_16 ( 256'h0000000200E820000C000030300800000000002104138A200000000033010402 ),
    .INIT_17 ( 256'hC0000000000203002B0280000283F00802A000230F00C30C03CCCCCCC0000000 ),
    .INIT_18 ( 256'h70F11CCFEECC3300C00CE3C33C23A208A003C0C083A002200003803002020880 ),
    .INIT_19 ( 256'h03F800300000000020008000DFA73145CC51707A1E1104014110CC01141213C0 ),
    .INIT_1A ( 256'h00800A000000F0800D2FFF33F3C43FEA381522508400484C4B2BC0B2BFF0AC3C ),
    .INIT_1B ( 256'h09C4010412949040541144000A031D071081EBFF73FCC52FC93BF1693BF210FC ),
    .INIT_1C ( 256'h1550215DC00010000711C1C03040248101500701130000004440803130004112 ),
    .INIT_1D ( 256'hABE8F1EFF14FF94124804FC9F401B77AAAAAAA6AAAA955515551555455555555 ),
    .INIT_1E ( 256'h0000000000030000000000000000000000000500AAAA24E4424E441F0FF2D12A ),
    .INIT_1F ( 256'h000000000003FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAA955555555555555540000 ),
    .INIT_20 ( 256'h500FFAA55003FFFFFFFFFFFFFFFEAAAAAAAAAAAAAAA955555555555555540000 ),
    .INIT_21 ( 256'h500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5 ),
    .INIT_22 ( 256'h00000000000FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5 ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000000000003FCCF03FCFF35C400 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , rom_bus_dat_r[11], rom_bus_dat_r[10]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0833C004C00000000000000000FC051D00000000000000000000000000000000 ),
    .INIT_01 ( 256'h00013340020CD00080C000000F4333302320F30030004CCCC02003013020C04C ),
    .INIT_02 ( 256'h202222000000000000300200C0000000003F3330083FF0020033020001300030 ),
    .INIT_03 ( 256'h0000800200F00C0300C0300C0300C03033000033002020202020000800222220 ),
    .INIT_04 ( 256'h83130C0094FC094C00A83F02A00FC03C0820F00000008200400C03CC000008C0 ),
    .INIT_05 ( 256'h000200800608020E20C000003CCCC000C0C3030000FC0003030C0003203FC00C ),
    .INIT_06 ( 256'h2121212121212130000000000B00000303000C00000035000100040000010010 ),
    .INIT_07 ( 256'h0800AA000A0888488288212200E2212088220882208888888848204041212121 ),
    .INIT_08 ( 256'h00CC400A0408080C00E11034800C020208208C06014DCF388808C00430304008 ),
    .INIT_09 ( 256'h0E0008208208C303202000C8080E0030320008208208C4D31300310301034004 ),
    .INIT_0A ( 256'h220422084220423080108808CC8080C080E0008204230200E002000C8080C808 ),
    .INIT_0B ( 256'h10C84108B4108B0410422B108A108A108A410882020202020202020202020204 ),
    .INIT_0C ( 256'h080000000000000000030000000008888083031FCC02080303030000022C4084 ),
    .INIT_0D ( 256'h000F00CC000CCC300CC00330330C03F00CCC300C0C000C0400000000C3030330 ),
    .INIT_0E ( 256'h03C0030000030C000033000000F00C00F0000CC03000F0300CF000000C000300 ),
    .INIT_0F ( 256'hC0000000300000000000C0000000CC00000003F000030300003C3003000C0C00 ),
    .INIT_10 ( 256'h000FCCF33000000000000003003000000CC00000003F000000003C03003F3003 ),
    .INIT_11 ( 256'h3200000C08000300C80F03000000000003C00300C30C0C030000CC0C30300F0C ),
    .INIT_12 ( 256'h0C000C0000300000100C00304CC0000000430C000C00002800100F000C0BC0C0 ),
    .INIT_13 ( 256'h000F0000100F013300001030000010000C04040130000C0000300C000C003000 ),
    .INIT_14 ( 256'h08C000000000088104100833C088300000000300000C40C008402CC0000F3003 ),
    .INIT_15 ( 256'h080080808081320C0004020033010001000140C00004C00410C00030C2204104 ),
    .INIT_16 ( 256'h0000000000C00000000000300000000000000002082300040000000033020800 ),
    .INIT_17 ( 256'hC000000000000300030000000003F000000000030F00C30C03CCCCCCC0000000 ),
    .INIT_18 ( 256'h68FA9ACFCCCC3300C00CC3C22C0303000003C0C0030000000003003000030000 ),
    .INIT_19 ( 256'h4334043000403EAABAAAEA94886130104C041279C40DC3A0715CA221809E93EA ),
    .INIT_1A ( 256'h81520B48052054030565571152042C5230D6D1534A202435C7E5987EFFF1B83C ),
    .INIT_1B ( 256'h3B33CCF715479300670DB000800101C0C0015955655480254DFD51941951D954 ),
    .INIT_1C ( 256'h200FF10448A2188883104ECA3C4291411C69230DD700C88075409E48028A4110 ),
    .INIT_1D ( 256'hFC3C206552955919946EBEC5F10587F5555554000003FFFBFFFAAF78AA955550 ),
    .INIT_1E ( 256'hAAA955540001AAAA5555000000002AAA1555000000001555A1555A0C000350DF ),
    .INIT_1F ( 256'hFFFC00015557FFFEAAA955540003FFFEAAA955540003FFFEAAA955540003FFFE ),
    .INIT_20 ( 256'h050505050506AAABFFFC00015556AAABFFFC00015556AAABFFFC00015556AAAB ),
    .INIT_21 ( 256'hFAFAFAFAFAF05050505050505050505050505050505505050505050505050505 ),
    .INIT_22 ( 256'h00000000000FAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAAFAFAFAFAFAFAFAFAFAFA ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000000000000A98A16A9AA6A0400 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , rom_bus_dat_r[9], rom_bus_dat_r[8]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C00CC00000000000000000CC000C00000000000000000000000000000000 ),
    .INIT_01 ( 256'h000013000044D000004000000F4123300300F100000084CCC00003021000C084 ),
    .INIT_02 ( 256'h00000005100000005310114040000000016E1330003FD0020031020000100030 ),
    .INIT_03 ( 256'h00C0005640510441104411044110441113401013810505050501110C00040000 ),
    .INIT_04 ( 256'h02020C0014FC014C00283F00A00F803C0104F000000000008008038C000C01C0 ),
    .INIT_05 ( 256'h0000000008000004008000003C48C0004083030000AC0002020C0005002BC014 ),
    .INIT_06 ( 256'h2323232323233320000000001700000302000C0000000530010004000001C000 ),
    .INIT_07 ( 256'h04005500050404C40040131000101310040100401008080808C80280C3232323 ),
    .INIT_08 ( 256'h00CCC1050804448600F3202C408481034D70415F02CFCF100000C06E3138C180 ),
    .INIT_09 ( 256'h060005145008C003223080488E090208210009249104C8E32300320F02038008 ),
    .INIT_0A ( 256'h22882200822C82388E208B08C0488888A0A000104C2303006022080888A0488E ),
    .INIT_0B ( 256'h0000100C1500C00514030F00C200C210C3510C53131313131313131313131208 ),
    .INIT_0C ( 256'h080000000000000041471000000000000003036CDC000003030300000310F0CD ),
    .INIT_0D ( 256'h000F00CC00CCCC300CC00F103604015014C4301C08100C0000000100C7031230 ),
    .INIT_0E ( 256'h03C0030000030C000033000000F0CC00F0000CC03000F0300CF000000C000300 ),
    .INIT_0F ( 256'hC0400001F00000010007C0000000CC00C00003B000020200003C3003000C0C00 ),
    .INIT_10 ( 256'h000FCCF33040400000000003003000020CC00040002F000000003802003FF003 ),
    .INIT_11 ( 256'h3000000C00000300C00F03000100000003C00300C20C0C030000CC0C30300F0C ),
    .INIT_12 ( 256'h0C030C0300300300200C00308CC0000000830C310C00020C00300F000C03C0C0 ),
    .INIT_13 ( 256'h000F000030CF0233003320300000230C0C08080220030C0300330C030C033003 ),
    .INIT_14 ( 256'h00C00040000C00030C300033C000300000000300000C00C008003C80000F2002 ),
    .INIT_15 ( 256'h003000000003300C000C3000330304330003C0C0040CC00C30C4003CC000C30C ),
    .INIT_16 ( 256'h7044540050C14D44094010313501544408008000000300050000000163000000 ),
    .INIT_17 ( 256'hC010000000502114430000000003F000080090033A10820842C88888840C1001 ),
    .INIT_18 ( 256'h5455154744CC7504C0148743380207400003C0C0020000000003003000051000 ),
    .INIT_19 ( 256'h44100454405103E59695503C1541141445051141040541515154151154545154 ),
    .INIT_1A ( 256'h0550014015000440004000500055551410555015400114040505405055511040 ),
    .INIT_1B ( 256'h0154055515551500151444004005154510054000140054400550015550051500 ),
    .INIT_1C ( 256'h294F910444511444455045451541154111045500550055401540154511444110 ),
    .INIT_1D ( 256'h9400504004500015545155015151051EAAA543E94003FEA95007F54CA43EA90E ),
    .INIT_1E ( 256'hE943E943E9420000000000000000000100010000000015550155500505A1505F ),
    .INIT_1F ( 256'h43E943E943E943E943E943E943E816BC16BC16BC16BEBC16BC16BC16BC17E943 ),
    .INIT_20 ( 256'hDDD88888888BE943E943E943E942BC16BC16BC16BC1416BC16BC16BC16BD43E9 ),
    .INIT_21 ( 256'hDDD8888888888888888DDDDDDDD77777777222222222222222277777777DDDDD ),
    .INIT_22 ( 256'h80AA80A800088888888DDDDDDDD77777777222222222222222277777777DDDDD ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000000000000C100D00100708402 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , rom_bus_dat_r[7], rom_bus_dat_r[6]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0033C008C003FAA5500BFA95400C0C0C000000B4000000000000000000000C00 ),
    .INIT_01 ( 256'h055313C00044C00020400005594133300700F1001000004CC00103010000C080 ),
    .INIT_02 ( 256'h028044051055AAFF00310300800156ABFC250338003FA0124032131101200031 ),
    .INIT_03 ( 256'h00C0205000B00C0300C4310C4310C832338010310D090909050D11080008CC88 ),
    .INIT_04 ( 256'h02000C00145C014C00282B00A00D003D0000FDDDD00010608200034C000C01C0 ),
    .INIT_05 ( 256'h00000000020000404040156A9C44C00080430300005C0000000C0029403FC0A5 ),
    .INIT_06 ( 256'h222132323231010000156ABFCF00000301800C8156A829000D00080000020030 ),
    .INIT_07 ( 256'h040050000000C040C30C111300122120882388E134404040004400C0C3132123 ),
    .INIT_08 ( 256'h1084410F0508480804410024800C0E030C8040040046CA300000C00C74300300 ),
    .INIT_09 ( 256'h0C0000000D00C101002000C00C0A0000130000000D0CC0C20100310E01138008 ),
    .INIT_0A ( 256'h304030004314423088208908C080000000100000241301004003000840C00400 ),
    .INIT_0B ( 256'h0001C10C0010C50410832F30CB308F008DC00802000111101111202020203330 ),
    .INIT_0C ( 256'h1E20920AAAEC0220C524280000000332202303DFFC0042C202020055A920F00C ),
    .INIT_0D ( 256'h000F00CC00CCCC300CC00C10070003F008CC30CC0C402CC8156A08E672043630 ),
    .INIT_0E ( 256'h03C0030000030C000033000000F0CC00F0000CC03000F0300CF000000C000300 ),
    .INIT_0F ( 256'h40000001E000C404010780023408CC00C10543F000010500056C3003000C1C00 ),
    .INIT_10 ( 256'h001746D1B03010CC0031007B92B202302CC4C030016D000000023C03083CE003 ),
    .INIT_11 ( 256'h3195050849540200CC0E02004101404807C00300C30C0C00080C1E003030070C ),
    .INIT_12 ( 256'h0C030C0300300300200C10308CC0000000830C300C0C0018C2395F040803C0C8 ),
    .INIT_13 ( 256'h000F0000000F0333000130300000330C0C0C080220030C0300330C030C033003 ),
    .INIT_14 ( 256'h018000C0010C000000010133C0003000000022A5500400800C003C80000F3003 ),
    .INIT_15 ( 256'h0130100000033008000C300033130C33000280C00C08C00810CC001C40004104 ),
    .INIT_16 ( 256'h5B8C000080C107800C000038000100028802AB82081300040156ABFC33010000 ),
    .INIT_17 ( 256'h400055AAFF000100030800000003F000500084017700CA4803EA889CC4000234 ),
    .INIT_18 ( 256'hA0ABA8CF00CCBD04502403822401020100038080030000000003003000104000 ),
    .INIT_19 ( 256'h8A9AA8966A85AB79C1390E749ACB3AEECEBAB3EAAC0A8EF1A3A82B32A8A8A2AA ),
    .INIT_1A ( 256'h2820A982A20AD8E32D8FF997F0BABAB8FAFA40E903F8B023BB8CBBB8755A1A6A ),
    .INIT_1B ( 256'hB3BA0EAA3AAA27F02A1BBF00CA3A2A8AFC0BB3FE7AFCAA8FF6AFF2AEA3FBBABC ),
    .INIT_1C ( 256'h062D82A8CCF32C8CCBAAC2AA3BEA2BEA2BAE8AA8FBA8BAAA3EAA2AA23288CA20 ),
    .INIT_1D ( 256'h7060A08FFAEBF3AAA8ABBB8BBACB2EB3E90D20623A5392074F8BD0F8872342C7 ),
    .INIT_1E ( 256'hDDDE22222222040004005555000010005000505500201500F3FAAF2C07A38344 ),
    .INIT_1F ( 256'hDDDE222222237777777488888889DDDDDDDE222222237777777488888889DDDD ),
    .INIT_20 ( 256'hB4E4E1BB1E4B7777777488888889DDDDDDDE222222237777777488888889DDDD ),
    .INIT_21 ( 256'h1E4E4B11B4EB1E44E1B1B4EE4B1B1E44E1B1B4EE4B1E4B11B4E4E1BB1E4E4B11 ),
    .INIT_22 ( 256'h956A55980411B4EE4B1B1E44E1B1B4EE4B1B1E44E1B4E1BB1E4E4B11B4E4E1BB ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000024000A80000368155 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , rom_bus_dat_r[5], rom_bus_dat_r[4]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h3073C051D0024E4E4E4E4939398D1008000000A8000000000000000000000800 ),
    .INIT_01 ( 256'hB1B4324000C88000208001B1B7C10E19030EC0132C390C3CA90D19162001C544 ),
    .INIT_02 ( 256'h094440CE3B1B1B1B170231C8C46C6C6C6C550F2643BF610203010100B70206C3 ),
    .INIT_03 ( 256'h00C02029B0600C4320C0310C8330C43222C028122D0905010C040004C00C80C8 ),
    .INIT_04 ( 256'hC3021D00145D014D00282B40A1B442654102FC840840309289C04684150D4341 ),
    .INIT_05 ( 256'h30008210084030480C86C6C6D4C483B4800E0300105C00122319000FB017C43E ),
    .INIT_06 ( 256'h233202112033021006C6C6C6CD00ED020E01B4EC6C6D00200240010C00038000 ),
    .INIT_07 ( 256'h08004E000400C48884C4C210103302108E1000432C804408CC800180C2310210 ),
    .INIT_08 ( 256'h00D887040C0C48860C5210E84C8C800149E0C169018CC3688C0400AA6538A7BA ),
    .INIT_09 ( 256'h0B1001045E0882031230A0C08A0D1218031001045A0804122203213C03020008 ),
    .INIT_0A ( 256'h200C12014008C3088AA04500C0880848A03100116822020091200B0C48E08086 ),
    .INIT_0B ( 256'h1003D40CF960870516811B400E20C5008E970490233302132130031221300304 ),
    .INIT_0C ( 256'h0F38C30FFF310010083E2C1208203103201003595390000322311B1B193470CA ),
    .INIT_0D ( 256'h000F008C00C84C3088800C11050003901CC022241C643D0EC6C64A8382002113 ),
    .INIT_0E ( 256'h03C0010008010C1040230003B4F4C01B600008C0300CF03004A0000008000200 ),
    .INIT_0F ( 256'h15400102C0023381002B000088088C00C2B1917010000101B1AC2002003C0800 ),
    .INIT_10 ( 256'h002BA4EBB58040064060008B44F140010CC044006C600801000330521C76C001 ),
    .INIT_11 ( 256'h7039C060D392F529C06A0200926C400003C00300430C0C010000C4083030020C ),
    .INIT_12 ( 256'h08230823201023001308113040E0020000030C101C0C002880539FC39057C1C2 ),
    .INIT_13 ( 256'hA06B0500029C03120A4721A3B400120DB4000C0210230C2308330C230C232023 ),
    .INIT_14 ( 256'h00C001C0141C002308100073C40034000000144E4BDCA4403F01A88A50691293 ),
    .INIT_15 ( 256'h013000804003200C0008F05033110C30000380410C04CC00300C002CC0404200 ),
    .INIT_16 ( 256'h8428FC44F2C2CD8C0B90333F2F40ECCC800580C1003300036C6C6C6C53000C00 ),
    .INIT_17 ( 256'h803B1B1B1B14213CC30000040003F010040930007C708B0DC1E8ADC090083110 ),
    .INIT_18 ( 256'hF0F53C478CC49508C07E8F23304109800483C0801000300030030030040A2001 ),
    .INIT_19 ( 256'hCF30CCFCC0FBB3942BA4A590C64107A041E81013042CCF00304C9021D8CC43D4 ),
    .INIT_1A ( 256'h9FF242C93F24AC900ACFF28BF2411F049D643210C8001C8DC485AC48BFF323F0 ),
    .INIT_1B ( 256'h41C4017307D338F0833F3300812724C9CC0EC3FC8CFC580FFB73F13AB3FD0B3C ),
    .INIT_1C ( 256'h074DE30C4400108004FC46FE043316330004C7C004C044B001303F89038C0732 ),
    .INIT_1D ( 256'h9E88424FFC73F03DF0FC5E0DD050331761DF01502DCA309C383526FC7A6C639B ),
    .INIT_1E ( 256'h5403FEA954010000000000000000800000000500AAAA24E4424E44315200D1AB ),
    .INIT_1F ( 256'hFEA95403FEAAABFC0156ABFC0156ABFC0156ABFC0157FEA95403FEA95403FEA9 ),
    .INIT_20 ( 256'hBE11EB41EB480156ABFC0156ABFC0156ABFC0156ABFD5403FEA95403FEA95403 ),
    .INIT_21 ( 256'hBE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14 ),
    .INIT_22 ( 256'h36C4F972E2CE14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000027ECF07FDFF660D9B ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , rom_bus_dat_r[3], rom_bus_dat_r[2]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h2002C00434000000000000000034000000000008000000000000000000000C00 ),
    .INIT_01 ( 256'h000102802C00B00B0008C40000800C440300D010200080F13000000100400080 ),
    .INIT_02 ( 256'h41400000000000000100000C0400000000010C44003F01000010000001020000 ),
    .INIT_03 ( 256'h00C00002304100903001010090300101028400030F02010003021004C0000001 ),
    .INIT_04 ( 256'h410030601488014060283600A00200030000F3210321000043808095400C0054 ),
    .INIT_05 ( 256'h3200130004002000000000000180800080055B08008108010038600B5034002D ),
    .INIT_06 ( 256'h303030303030301100000000024000000100000000003A000A00040400020020 ),
    .INIT_07 ( 256'h00000000000000000480F03014F03034000100803C000000000000C000303030 ),
    .INIT_08 ( 256'h08400E000000800C048000600C0C0C01007000000009C8C0000010009B10CF52 ),
    .INIT_09 ( 256'h0C0300308100D021002034400C0C0020301300308D0050B27100053C01338400 ),
    .INIT_0A ( 256'h00700011802380200C300D00CC0040004080308100011008400000400040400C ),
    .INIT_0B ( 256'hF00C850040700E00328023300FF00EF00C850070303030303030303030303020 ),
    .INIT_0C ( 256'h6721740C2D4D93400D52583000006000000004C1300000C0303000000020700D ),
    .INIT_0D ( 256'h0803505C33CCD4704CDC8F30054801E0200003347035000000001B0B9C7C2501 ),
    .INIT_0E ( 256'h20D2031000C1445CC02503000070CC0034300FD4140835140110000C05C10158 ),
    .INIT_0F ( 256'h21001028CE0713080883381780004503C00003B03300000000043101001C2440 ),
    .INIT_10 ( 256'h04038CE0F0008434D2012106C070488728B00000000C084800000C00740DCE09 ),
    .INIT_11 ( 256'h3A00000004000000E40248401000028007C08012400C804A9743C0083201200D ),
    .INIT_12 ( 256'h080B040B00300B100303F3300CC8840800030C300000011400000F000007C000 ),
    .INIT_13 ( 256'h8000400C0383002000290000000C030C00000000300B0C0B002B040B000B300B ),
    .INIT_14 ( 256'h104002D0006C800000038000D000200000000200000000800000018010017005 ),
    .INIT_15 ( 256'h3030000000000000C000302023200D30000000400D00C000008D003C80000000 ),
    .INIT_16 ( 256'h0590021807C20C00888045381200CD13C925C040000330040000000003000004 ),
    .INIT_17 ( 256'h5200000000002C01038C0431182334808000C00B7702880C20E080818A6C41C0 ),
    .INIT_18 ( 256'hB4242D8FC4C23238C30403E828030200001F92D0030220023023080120320020 ),
    .INIT_19 ( 256'h4730C47CC040000000000000AD00279809E50390002FCBA1F33C9600D4FCF090 ),
    .INIT_1A ( 256'h959243491524B4920B45537D526D98340101B206C8011C816C4096C4CFF131F0 ),
    .INIT_1B ( 256'h70300C7F339F2E809F1E6800012307C1A0042154F45424855E75507971542514 ),
    .INIT_1C ( 256'h000002040CA2280C866409DD24D325D23200F540304075500C502C45034CC622 ),
    .INIT_1D ( 256'h000072455511501CECB259084213290000000000000000000000000000000000 ),
    .INIT_1E ( 256'hC6C793939390A2AA9155000000000AAA0555000000002AAAF2AAAF2800024240 ),
    .INIT_1F ( 256'hC6C7939393906C6C6C6D3939393AC6C6C6C7939393906C6C6C6D3939393AC6C6 ),
    .INIT_20 ( 256'hD887722DD8806C6C6C6D3939393AC6C6C6C7939393906C6C6C6D3939393AC6C6 ),
    .INIT_21 ( 256'hD887722DD887722DD887722DD887722DD887722DD887722DD887722DD887722D ),
    .INIT_22 ( 256'h000000000007722DD887722DD887722DD887722DD887722DD887722DD887722D ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000010000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .ENA(sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2], Mcount_ddrphy_bitslip_cnt_lut[2]}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , rom_bus_dat_r[1], rom_bus_dat_r[0]}),
    .ADDRA({rhs_array_muxed32[12], rhs_array_muxed32[11], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
rhs_array_muxed32[0], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[2], 
Mcount_ddrphy_bitslip_cnt_lut[2]})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB3 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(ddrphy_rddata_en3),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB3_8475),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB3 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB3_8475),
    .Q(ddrphy_rddata_sr_1_BRB3_8270)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_r_dfi_wrdata_en_1 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sdram_half_clk),
    .D(ddrphy_wrdata_en_d_661),
    .Q(Mshreg_ddrphy_r_dfi_wrdata_en_1_8476),
    .Q15(NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_r_dfi_wrdata_en_1 (
    .C(sdram_half_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_r_dfi_wrdata_en_1_8476),
    .Q(ddrphy_r_dfi_wrdata_en[1])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB1 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_storage_full[0]),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB1_8477),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB1 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB1_8477),
    .Q(ddrphy_rddata_sr_1_BRB1_8268)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB8 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB8_8478),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB8 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB8_8478),
    .Q(ddrphy_rddata_sr_2_BRB8_8283)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB6 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(\interface_adr[3] ),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB6_8479),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB6 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB6_8479),
    .Q(ddrphy_rddata_sr_2_BRB6_8281)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB7 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB7_8480),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB7 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB7_8480),
    .Q(ddrphy_rddata_sr_2_BRB7_8282)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid4_BRB1 (
    .A0(sdram_tccdcon_ready),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(refresher_state_FSM_FFd2_767),
    .Q(Mshreg_new_master_rdata_valid4_BRB1_8481),
    .Q15(NLW_Mshreg_new_master_rdata_valid4_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid4_BRB1 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid4_BRB1_8481),
    .Q(new_master_rdata_valid4_BRB1_8286)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB8 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine3_cmd_buffer_source_payload_we_1089),
    .Q(Mshreg_new_master_rdata_valid2_BRB8_8482),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB8_8482),
    .Q(new_master_rdata_valid2_BRB8_8284)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid4_BRB0 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(Mmux_rhs_array_muxed611_4283),
    .Q(Mshreg_new_master_rdata_valid4_BRB0_8483),
    .Q15(NLW_Mshreg_new_master_rdata_valid4_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4_BRB01 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid4_BRB0_8483),
    .Q(new_master_rdata_valid4_BRB01_8484)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB9 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_choose_req_want_reads_inv),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB9_8485),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB9_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB9 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB9_8485),
    .Q(ddrphy_rddata_sr_2_BRB9_8292)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB10 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(rhs_array_muxed6),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB10_8486),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB10_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB10 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB10_8486),
    .Q(ddrphy_rddata_sr_2_BRB10_8293)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_4_BRB14 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_choose_cmd_grant_FSM_FFd1_773),
    .Q(Mshreg_ddrphy_rddata_sr_4_BRB14_8487),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_4_BRB14_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_4_BRB14 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_4_BRB14_8487),
    .Q(ddrphy_rddata_sr_4_BRB14_8297)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB11 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(rhs_array_muxed0),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB11_8488),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB11_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_2_BRB111 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB11_8488),
    .Q(ddrphy_rddata_sr_2_BRB111_8489)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB13 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_choose_req_want_writes_inv),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB13_8490),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB13_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB13 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB13_8490),
    .Q(ddrphy_rddata_sr_2_BRB13_8296)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB6 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine3_cmd_buffer_valid_n_1088),
    .Q(Mshreg_new_master_rdata_valid3_BRB6_8491),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB6 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB6_8491),
    .Q(new_master_rdata_valid3_BRB6_8299)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB7 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid3_BRB7_8492),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB7_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB7 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB7_8492),
    .Q(new_master_rdata_valid3_BRB7_8300)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB4 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_cmd_buffer_valid_n_1048),
    .Q(Mshreg_new_master_rdata_valid3_BRB4_8493),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB4_8493),
    .Q(new_master_rdata_valid3_BRB4_8304)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB9 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(bankmachine3_state_FSM_FFd1_772),
    .Q(Mshreg_new_master_rdata_valid3_BRB9_8494),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB9_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB9 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB9_8494),
    .Q(new_master_rdata_valid3_BRB9_8302)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB10 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_354_o12),
    .Q(Mshreg_new_master_rdata_valid3_BRB10_8495),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB10 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB10_8495),
    .Q(new_master_rdata_valid3_BRB10_8303)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB11 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_cmd_buffer_source_payload_we_1049),
    .Q(Mshreg_new_master_rdata_valid3_BRB11_8496),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB11_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB11 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB11_8496),
    .Q(new_master_rdata_valid3_BRB11_8305)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB12 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(n0503),
    .Q(Mshreg_new_master_rdata_valid3_BRB12_8497),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB12_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB12 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB12_8497),
    .Q(new_master_rdata_valid3_BRB12_8306)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB15 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_row_hit),
    .Q(Mshreg_new_master_rdata_valid3_BRB15_8498),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB15_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB15 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB15_8498),
    .Q(new_master_rdata_valid3_BRB15_8309)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB13 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_row_opened_1358),
    .Q(Mshreg_new_master_rdata_valid3_BRB13_8499),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB13_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB13 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB13_8499),
    .Q(new_master_rdata_valid3_BRB13_8307)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB14 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid3_BRB14_8500),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB14_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB14 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB14_8500),
    .Q(new_master_rdata_valid3_BRB14_8308)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB2 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(Mmux_array_muxed121121),
    .Q(Mshreg_new_master_rdata_valid3_BRB2_8501),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB2_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB2_8501),
    .Q(new_master_rdata_valid3_BRB2_8310)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB16 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_row_hit),
    .Q(Mshreg_new_master_rdata_valid3_BRB16_8502),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB16_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB16 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB16_8502),
    .Q(new_master_rdata_valid3_BRB16_8311)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB19 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_row_opened_1352),
    .Q(Mshreg_new_master_rdata_valid3_BRB19_8503),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB19_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB19 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB19_8503),
    .Q(new_master_rdata_valid3_BRB19_8314)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB17 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_cmd_buffer_source_payload_we_969),
    .Q(Mshreg_new_master_rdata_valid3_BRB17_8504),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB17_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB17 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB17_8504),
    .Q(new_master_rdata_valid3_BRB17_8312)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB18 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_cmd_buffer_valid_n_968),
    .Q(Mshreg_new_master_rdata_valid3_BRB18_8505),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB18_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB18 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB18_8505),
    .Q(new_master_rdata_valid3_BRB18_8313)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB20 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid3_BRB20_8506),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB20_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB20 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB20_8506),
    .Q(new_master_rdata_valid3_BRB20_8315)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB3 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_cmd_buffer_valid_n_1008),
    .Q(Mshreg_new_master_rdata_valid3_BRB3_8507),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB3_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB3_8507),
    .Q(new_master_rdata_valid3_BRB3_8316)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB23 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_row_opened_1355),
    .Q(Mshreg_new_master_rdata_valid3_BRB23_8508),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB23_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB23 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB23_8508),
    .Q(new_master_rdata_valid3_BRB23_8319)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB21 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_cmd_buffer_source_payload_we_1009),
    .Q(Mshreg_new_master_rdata_valid3_BRB21_8509),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB21_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB21 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB21_8509),
    .Q(new_master_rdata_valid3_BRB21_8317)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB22 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(n0409),
    .Q(Mshreg_new_master_rdata_valid3_BRB22_8510),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB22_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB22 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB22_8510),
    .Q(new_master_rdata_valid3_BRB22_8318)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB24 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid3_BRB24_8511),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB24_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB24 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB24_8511),
    .Q(new_master_rdata_valid3_BRB24_8320)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB25 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_row_hit),
    .Q(Mshreg_new_master_rdata_valid3_BRB25_8512),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB25_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB25 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB25_8512),
    .Q(new_master_rdata_valid3_BRB25_8321)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB16 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(Mmux_array_muxed8111),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB16_8513),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB16_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB16 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB16_8513),
    .Q(ddrphy_rddata_sr_3_BRB16_8325)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB0 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_choose_cmd_grant_FSM_FFd2_774),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB0_8514),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB0_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB0 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB0_8514),
    .Q(ddrphy_rddata_sr_3_BRB0_8322)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB15 (
    .A0(sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine1_cmd_payload_is_read),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB15_8515),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB15_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB15 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB15_8515),
    .Q(ddrphy_rddata_sr_3_BRB15_8324)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_4_BRB17 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine0_cmd_payload_is_read),
    .Q(Mshreg_ddrphy_rddata_sr_4_BRB17_8516),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_4_BRB17_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_4_BRB17 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_4_BRB17_8516),
    .Q(ddrphy_rddata_sr_4_BRB17_8327)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_4_BRB19 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[2]),
    .CE(sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(sdram_bankmachine2_cmd_payload_is_read),
    .Q(Mshreg_ddrphy_rddata_sr_4_BRB19_8517),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_4_BRB19_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_4_BRB19 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_4_BRB19_8517),
    .Q(ddrphy_rddata_sr_4_BRB19_8328)
  );
  INV   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT1112_SW0_G_INV_0  (
    .I(sdram_phaseinjector0_address_storage_full[0]),
    .O(N626)
  );
  INV   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[5]_mux_1126_OUT2212_SW0_G_INV_0  (
    .I(sdram_phaseinjector0_address_storage_full[1]),
    .O(N628)
  );
  FDRE   sys_rst_shift1 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(sys_rst_shift1_8518)
  );
  FDRE   sys_rst_shift2 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(sys_rst_shift1_8518),
    .R(sys_rst),
    .Q(sys_rst_shift2_8519)
  );
  FDRE   sys_rst_shift3 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(sys_rst_shift2_8519),
    .R(sys_rst),
    .Q(sys_rst_shift3_8520)
  );
  FDRE   sys_rst_shift4 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(sys_rst_shift3_8520),
    .R(sys_rst),
    .Q(sys_rst_shift4_8521)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  ddrphy_rddata_sr_2_BRB1111 (
    .I0(ddrphy_rddata_sr_2_BRB111_8489),
    .I1(sys_rst_shift3_8520),
    .O(ddrphy_rddata_sr_2_BRB1111_8522)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_2_BRB11 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(ddrphy_rddata_sr_2_BRB1111_8522),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_2_BRB11_8294)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid4_BRB011 (
    .I0(new_master_rdata_valid4_BRB01_8484),
    .I1(sys_rst_shift4_8521),
    .O(new_master_rdata_valid4_BRB011_8523)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4_BRB0 (
    .C(sys_clk),
    .CE(sdram_tccdcon_ready),
    .D(new_master_rdata_valid4_BRB011_8523),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_BRB0_8285)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

