// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module CompressUnit(
  input        io_in_0_valid,
  input        io_in_0_bits_exceptionVec_0,
  input        io_in_0_bits_exceptionVec_1,
  input        io_in_0_bits_exceptionVec_2,
  input        io_in_0_bits_exceptionVec_3,
  input        io_in_0_bits_exceptionVec_4,
  input        io_in_0_bits_exceptionVec_5,
  input        io_in_0_bits_exceptionVec_6,
  input        io_in_0_bits_exceptionVec_7,
  input        io_in_0_bits_exceptionVec_8,
  input        io_in_0_bits_exceptionVec_9,
  input        io_in_0_bits_exceptionVec_10,
  input        io_in_0_bits_exceptionVec_11,
  input        io_in_0_bits_exceptionVec_12,
  input        io_in_0_bits_exceptionVec_13,
  input        io_in_0_bits_exceptionVec_14,
  input        io_in_0_bits_exceptionVec_15,
  input        io_in_0_bits_exceptionVec_16,
  input        io_in_0_bits_exceptionVec_17,
  input        io_in_0_bits_exceptionVec_18,
  input        io_in_0_bits_exceptionVec_19,
  input        io_in_0_bits_exceptionVec_20,
  input        io_in_0_bits_exceptionVec_21,
  input        io_in_0_bits_exceptionVec_22,
  input        io_in_0_bits_exceptionVec_23,
  input  [3:0] io_in_0_bits_trigger,
  input        io_in_0_bits_canRobCompress,
  input        io_in_0_bits_lastUop,
  input  [2:0] io_in_0_bits_commitType,
  input        io_in_1_valid,
  input        io_in_1_bits_exceptionVec_0,
  input        io_in_1_bits_exceptionVec_1,
  input        io_in_1_bits_exceptionVec_2,
  input        io_in_1_bits_exceptionVec_3,
  input        io_in_1_bits_exceptionVec_4,
  input        io_in_1_bits_exceptionVec_5,
  input        io_in_1_bits_exceptionVec_6,
  input        io_in_1_bits_exceptionVec_7,
  input        io_in_1_bits_exceptionVec_8,
  input        io_in_1_bits_exceptionVec_9,
  input        io_in_1_bits_exceptionVec_10,
  input        io_in_1_bits_exceptionVec_11,
  input        io_in_1_bits_exceptionVec_12,
  input        io_in_1_bits_exceptionVec_13,
  input        io_in_1_bits_exceptionVec_14,
  input        io_in_1_bits_exceptionVec_15,
  input        io_in_1_bits_exceptionVec_16,
  input        io_in_1_bits_exceptionVec_17,
  input        io_in_1_bits_exceptionVec_18,
  input        io_in_1_bits_exceptionVec_19,
  input        io_in_1_bits_exceptionVec_20,
  input        io_in_1_bits_exceptionVec_21,
  input        io_in_1_bits_exceptionVec_22,
  input        io_in_1_bits_exceptionVec_23,
  input  [3:0] io_in_1_bits_trigger,
  input        io_in_1_bits_canRobCompress,
  input        io_in_1_bits_lastUop,
  input  [2:0] io_in_1_bits_commitType,
  input        io_in_2_valid,
  input        io_in_2_bits_exceptionVec_0,
  input        io_in_2_bits_exceptionVec_1,
  input        io_in_2_bits_exceptionVec_2,
  input        io_in_2_bits_exceptionVec_3,
  input        io_in_2_bits_exceptionVec_4,
  input        io_in_2_bits_exceptionVec_5,
  input        io_in_2_bits_exceptionVec_6,
  input        io_in_2_bits_exceptionVec_7,
  input        io_in_2_bits_exceptionVec_8,
  input        io_in_2_bits_exceptionVec_9,
  input        io_in_2_bits_exceptionVec_10,
  input        io_in_2_bits_exceptionVec_11,
  input        io_in_2_bits_exceptionVec_12,
  input        io_in_2_bits_exceptionVec_13,
  input        io_in_2_bits_exceptionVec_14,
  input        io_in_2_bits_exceptionVec_15,
  input        io_in_2_bits_exceptionVec_16,
  input        io_in_2_bits_exceptionVec_17,
  input        io_in_2_bits_exceptionVec_18,
  input        io_in_2_bits_exceptionVec_19,
  input        io_in_2_bits_exceptionVec_20,
  input        io_in_2_bits_exceptionVec_21,
  input        io_in_2_bits_exceptionVec_22,
  input        io_in_2_bits_exceptionVec_23,
  input  [3:0] io_in_2_bits_trigger,
  input        io_in_2_bits_canRobCompress,
  input        io_in_2_bits_lastUop,
  input  [2:0] io_in_2_bits_commitType,
  input        io_in_3_valid,
  input        io_in_3_bits_exceptionVec_0,
  input        io_in_3_bits_exceptionVec_1,
  input        io_in_3_bits_exceptionVec_2,
  input        io_in_3_bits_exceptionVec_3,
  input        io_in_3_bits_exceptionVec_4,
  input        io_in_3_bits_exceptionVec_5,
  input        io_in_3_bits_exceptionVec_6,
  input        io_in_3_bits_exceptionVec_7,
  input        io_in_3_bits_exceptionVec_8,
  input        io_in_3_bits_exceptionVec_9,
  input        io_in_3_bits_exceptionVec_10,
  input        io_in_3_bits_exceptionVec_11,
  input        io_in_3_bits_exceptionVec_12,
  input        io_in_3_bits_exceptionVec_13,
  input        io_in_3_bits_exceptionVec_14,
  input        io_in_3_bits_exceptionVec_15,
  input        io_in_3_bits_exceptionVec_16,
  input        io_in_3_bits_exceptionVec_17,
  input        io_in_3_bits_exceptionVec_18,
  input        io_in_3_bits_exceptionVec_19,
  input        io_in_3_bits_exceptionVec_20,
  input        io_in_3_bits_exceptionVec_21,
  input        io_in_3_bits_exceptionVec_22,
  input        io_in_3_bits_exceptionVec_23,
  input  [3:0] io_in_3_bits_trigger,
  input        io_in_3_bits_canRobCompress,
  input        io_in_3_bits_lastUop,
  input  [2:0] io_in_3_bits_commitType,
  input        io_in_4_valid,
  input        io_in_4_bits_exceptionVec_0,
  input        io_in_4_bits_exceptionVec_1,
  input        io_in_4_bits_exceptionVec_2,
  input        io_in_4_bits_exceptionVec_3,
  input        io_in_4_bits_exceptionVec_4,
  input        io_in_4_bits_exceptionVec_5,
  input        io_in_4_bits_exceptionVec_6,
  input        io_in_4_bits_exceptionVec_7,
  input        io_in_4_bits_exceptionVec_8,
  input        io_in_4_bits_exceptionVec_9,
  input        io_in_4_bits_exceptionVec_10,
  input        io_in_4_bits_exceptionVec_11,
  input        io_in_4_bits_exceptionVec_12,
  input        io_in_4_bits_exceptionVec_13,
  input        io_in_4_bits_exceptionVec_14,
  input        io_in_4_bits_exceptionVec_15,
  input        io_in_4_bits_exceptionVec_16,
  input        io_in_4_bits_exceptionVec_17,
  input        io_in_4_bits_exceptionVec_18,
  input        io_in_4_bits_exceptionVec_19,
  input        io_in_4_bits_exceptionVec_20,
  input        io_in_4_bits_exceptionVec_21,
  input        io_in_4_bits_exceptionVec_22,
  input        io_in_4_bits_exceptionVec_23,
  input  [3:0] io_in_4_bits_trigger,
  input        io_in_4_bits_canRobCompress,
  input        io_in_4_bits_lastUop,
  input  [2:0] io_in_4_bits_commitType,
  input        io_in_5_valid,
  input        io_in_5_bits_exceptionVec_0,
  input        io_in_5_bits_exceptionVec_1,
  input        io_in_5_bits_exceptionVec_2,
  input        io_in_5_bits_exceptionVec_3,
  input        io_in_5_bits_exceptionVec_4,
  input        io_in_5_bits_exceptionVec_5,
  input        io_in_5_bits_exceptionVec_6,
  input        io_in_5_bits_exceptionVec_7,
  input        io_in_5_bits_exceptionVec_8,
  input        io_in_5_bits_exceptionVec_9,
  input        io_in_5_bits_exceptionVec_10,
  input        io_in_5_bits_exceptionVec_11,
  input        io_in_5_bits_exceptionVec_12,
  input        io_in_5_bits_exceptionVec_13,
  input        io_in_5_bits_exceptionVec_14,
  input        io_in_5_bits_exceptionVec_15,
  input        io_in_5_bits_exceptionVec_16,
  input        io_in_5_bits_exceptionVec_17,
  input        io_in_5_bits_exceptionVec_18,
  input        io_in_5_bits_exceptionVec_19,
  input        io_in_5_bits_exceptionVec_20,
  input        io_in_5_bits_exceptionVec_21,
  input        io_in_5_bits_exceptionVec_22,
  input        io_in_5_bits_exceptionVec_23,
  input  [3:0] io_in_5_bits_trigger,
  input        io_in_5_bits_canRobCompress,
  input        io_in_5_bits_lastUop,
  input  [2:0] io_in_5_bits_commitType,
  output       io_out_needRobFlags_0,
  output       io_out_needRobFlags_1,
  output       io_out_needRobFlags_2,
  output       io_out_needRobFlags_3,
  output       io_out_needRobFlags_4,
  output       io_out_needRobFlags_5,
  output [2:0] io_out_instrSizes_0,
  output [2:0] io_out_instrSizes_1,
  output [2:0] io_out_instrSizes_2,
  output [2:0] io_out_instrSizes_3,
  output [2:0] io_out_instrSizes_4,
  output [2:0] io_out_instrSizes_5,
  output [5:0] io_out_masks_0,
  output [5:0] io_out_masks_1,
  output [5:0] io_out_masks_2,
  output [5:0] io_out_masks_3,
  output [5:0] io_out_masks_4,
  output [5:0] io_out_masks_5,
  output       io_out_canCompressVec_0,
  output       io_out_canCompressVec_1,
  output       io_out_canCompressVec_2,
  output       io_out_canCompressVec_3,
  output       io_out_canCompressVec_4,
  output       io_out_canCompressVec_5
);

  wire       canCompress_0 =
    io_in_0_valid & ~(io_in_0_bits_commitType[2]) & io_in_0_bits_lastUop
    & {io_in_0_bits_exceptionVec_23,
       io_in_0_bits_exceptionVec_22,
       io_in_0_bits_exceptionVec_21,
       io_in_0_bits_exceptionVec_20,
       io_in_0_bits_exceptionVec_19,
       io_in_0_bits_exceptionVec_18,
       io_in_0_bits_exceptionVec_17,
       io_in_0_bits_exceptionVec_16,
       io_in_0_bits_exceptionVec_15,
       io_in_0_bits_exceptionVec_14,
       io_in_0_bits_exceptionVec_13,
       io_in_0_bits_exceptionVec_12,
       io_in_0_bits_exceptionVec_11,
       io_in_0_bits_exceptionVec_10,
       io_in_0_bits_exceptionVec_9,
       io_in_0_bits_exceptionVec_8,
       io_in_0_bits_exceptionVec_7,
       io_in_0_bits_exceptionVec_6,
       io_in_0_bits_exceptionVec_5,
       io_in_0_bits_exceptionVec_4,
       io_in_0_bits_exceptionVec_3,
       io_in_0_bits_exceptionVec_2,
       io_in_0_bits_exceptionVec_1,
       io_in_0_bits_exceptionVec_0} == 24'h0 & io_in_0_bits_trigger != 4'h1
    & io_in_0_bits_canRobCompress;
  wire       canCompress_1 =
    io_in_1_valid & ~(io_in_1_bits_commitType[2]) & io_in_1_bits_lastUop
    & {io_in_1_bits_exceptionVec_23,
       io_in_1_bits_exceptionVec_22,
       io_in_1_bits_exceptionVec_21,
       io_in_1_bits_exceptionVec_20,
       io_in_1_bits_exceptionVec_19,
       io_in_1_bits_exceptionVec_18,
       io_in_1_bits_exceptionVec_17,
       io_in_1_bits_exceptionVec_16,
       io_in_1_bits_exceptionVec_15,
       io_in_1_bits_exceptionVec_14,
       io_in_1_bits_exceptionVec_13,
       io_in_1_bits_exceptionVec_12,
       io_in_1_bits_exceptionVec_11,
       io_in_1_bits_exceptionVec_10,
       io_in_1_bits_exceptionVec_9,
       io_in_1_bits_exceptionVec_8,
       io_in_1_bits_exceptionVec_7,
       io_in_1_bits_exceptionVec_6,
       io_in_1_bits_exceptionVec_5,
       io_in_1_bits_exceptionVec_4,
       io_in_1_bits_exceptionVec_3,
       io_in_1_bits_exceptionVec_2,
       io_in_1_bits_exceptionVec_1,
       io_in_1_bits_exceptionVec_0} == 24'h0 & io_in_1_bits_trigger != 4'h1
    & io_in_1_bits_canRobCompress;
  wire       canCompress_2 =
    io_in_2_valid & ~(io_in_2_bits_commitType[2]) & io_in_2_bits_lastUop
    & {io_in_2_bits_exceptionVec_23,
       io_in_2_bits_exceptionVec_22,
       io_in_2_bits_exceptionVec_21,
       io_in_2_bits_exceptionVec_20,
       io_in_2_bits_exceptionVec_19,
       io_in_2_bits_exceptionVec_18,
       io_in_2_bits_exceptionVec_17,
       io_in_2_bits_exceptionVec_16,
       io_in_2_bits_exceptionVec_15,
       io_in_2_bits_exceptionVec_14,
       io_in_2_bits_exceptionVec_13,
       io_in_2_bits_exceptionVec_12,
       io_in_2_bits_exceptionVec_11,
       io_in_2_bits_exceptionVec_10,
       io_in_2_bits_exceptionVec_9,
       io_in_2_bits_exceptionVec_8,
       io_in_2_bits_exceptionVec_7,
       io_in_2_bits_exceptionVec_6,
       io_in_2_bits_exceptionVec_5,
       io_in_2_bits_exceptionVec_4,
       io_in_2_bits_exceptionVec_3,
       io_in_2_bits_exceptionVec_2,
       io_in_2_bits_exceptionVec_1,
       io_in_2_bits_exceptionVec_0} == 24'h0 & io_in_2_bits_trigger != 4'h1
    & io_in_2_bits_canRobCompress;
  wire       canCompress_3 =
    io_in_3_valid & ~(io_in_3_bits_commitType[2]) & io_in_3_bits_lastUop
    & {io_in_3_bits_exceptionVec_23,
       io_in_3_bits_exceptionVec_22,
       io_in_3_bits_exceptionVec_21,
       io_in_3_bits_exceptionVec_20,
       io_in_3_bits_exceptionVec_19,
       io_in_3_bits_exceptionVec_18,
       io_in_3_bits_exceptionVec_17,
       io_in_3_bits_exceptionVec_16,
       io_in_3_bits_exceptionVec_15,
       io_in_3_bits_exceptionVec_14,
       io_in_3_bits_exceptionVec_13,
       io_in_3_bits_exceptionVec_12,
       io_in_3_bits_exceptionVec_11,
       io_in_3_bits_exceptionVec_10,
       io_in_3_bits_exceptionVec_9,
       io_in_3_bits_exceptionVec_8,
       io_in_3_bits_exceptionVec_7,
       io_in_3_bits_exceptionVec_6,
       io_in_3_bits_exceptionVec_5,
       io_in_3_bits_exceptionVec_4,
       io_in_3_bits_exceptionVec_3,
       io_in_3_bits_exceptionVec_2,
       io_in_3_bits_exceptionVec_1,
       io_in_3_bits_exceptionVec_0} == 24'h0 & io_in_3_bits_trigger != 4'h1
    & io_in_3_bits_canRobCompress;
  wire       canCompress_4 =
    io_in_4_valid & ~(io_in_4_bits_commitType[2]) & io_in_4_bits_lastUop
    & {io_in_4_bits_exceptionVec_23,
       io_in_4_bits_exceptionVec_22,
       io_in_4_bits_exceptionVec_21,
       io_in_4_bits_exceptionVec_20,
       io_in_4_bits_exceptionVec_19,
       io_in_4_bits_exceptionVec_18,
       io_in_4_bits_exceptionVec_17,
       io_in_4_bits_exceptionVec_16,
       io_in_4_bits_exceptionVec_15,
       io_in_4_bits_exceptionVec_14,
       io_in_4_bits_exceptionVec_13,
       io_in_4_bits_exceptionVec_12,
       io_in_4_bits_exceptionVec_11,
       io_in_4_bits_exceptionVec_10,
       io_in_4_bits_exceptionVec_9,
       io_in_4_bits_exceptionVec_8,
       io_in_4_bits_exceptionVec_7,
       io_in_4_bits_exceptionVec_6,
       io_in_4_bits_exceptionVec_5,
       io_in_4_bits_exceptionVec_4,
       io_in_4_bits_exceptionVec_3,
       io_in_4_bits_exceptionVec_2,
       io_in_4_bits_exceptionVec_1,
       io_in_4_bits_exceptionVec_0} == 24'h0 & io_in_4_bits_trigger != 4'h1
    & io_in_4_bits_canRobCompress;
  wire       canCompress_5 =
    io_in_5_valid & ~(io_in_5_bits_commitType[2]) & io_in_5_bits_lastUop
    & {io_in_5_bits_exceptionVec_23,
       io_in_5_bits_exceptionVec_22,
       io_in_5_bits_exceptionVec_21,
       io_in_5_bits_exceptionVec_20,
       io_in_5_bits_exceptionVec_19,
       io_in_5_bits_exceptionVec_18,
       io_in_5_bits_exceptionVec_17,
       io_in_5_bits_exceptionVec_16,
       io_in_5_bits_exceptionVec_15,
       io_in_5_bits_exceptionVec_14,
       io_in_5_bits_exceptionVec_13,
       io_in_5_bits_exceptionVec_12,
       io_in_5_bits_exceptionVec_11,
       io_in_5_bits_exceptionVec_10,
       io_in_5_bits_exceptionVec_9,
       io_in_5_bits_exceptionVec_8,
       io_in_5_bits_exceptionVec_7,
       io_in_5_bits_exceptionVec_6,
       io_in_5_bits_exceptionVec_5,
       io_in_5_bits_exceptionVec_4,
       io_in_5_bits_exceptionVec_3,
       io_in_5_bits_exceptionVec_2,
       io_in_5_bits_exceptionVec_1,
       io_in_5_bits_exceptionVec_0} == 24'h0 & io_in_5_bits_trigger != 4'h1
    & io_in_5_bits_canRobCompress;
  wire [5:0] decoder_decoded_invInputs =
    ~{canCompress_5,
      canCompress_4,
      canCompress_3,
      canCompress_2,
      canCompress_1,
      canCompress_0};
  wire [1:0] _decoder_decoded_andMatrixOutputs_T_6 = {canCompress_0, canCompress_1};
  wire [2:0] _decoder_decoded_andMatrixOutputs_T_7 =
    {canCompress_0, canCompress_1, decoder_decoded_invInputs[2]};
  wire [1:0] _decoder_decoded_andMatrixOutputs_T_13 = {canCompress_1, canCompress_2};
  wire [2:0] _decoder_decoded_andMatrixOutputs_T_14 =
    {canCompress_1, canCompress_2, decoder_decoded_invInputs[3]};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_15 =
    {decoder_decoded_invInputs[0],
     canCompress_1,
     canCompress_2,
     decoder_decoded_invInputs[4]};
  wire [2:0] _decoder_decoded_andMatrixOutputs_T_16 =
    {canCompress_0, canCompress_1, canCompress_2};
  wire [1:0] _decoder_decoded_andMatrixOutputs_T_21 = {canCompress_2, canCompress_3};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_23 =
    {decoder_decoded_invInputs[1],
     canCompress_2,
     canCompress_3,
     decoder_decoded_invInputs[4]};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_24 =
    {decoder_decoded_invInputs[1],
     canCompress_2,
     canCompress_3,
     decoder_decoded_invInputs[5]};
  wire [2:0] _decoder_decoded_andMatrixOutputs_T_25 =
    {canCompress_1, canCompress_2, canCompress_3};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_26 =
    {canCompress_0, canCompress_1, canCompress_2, canCompress_3};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_31 =
    {canCompress_0, canCompress_2, canCompress_4, decoder_decoded_invInputs[5]};
  wire [1:0] _decoder_decoded_andMatrixOutputs_T_32 = {canCompress_3, canCompress_4};
  wire [2:0] _decoder_decoded_andMatrixOutputs_T_33 =
    {decoder_decoded_invInputs[2], canCompress_3, canCompress_4};
  wire [2:0] _decoder_decoded_andMatrixOutputs_T_35 =
    {canCompress_2, canCompress_3, canCompress_4};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_36 =
    {canCompress_1, canCompress_2, canCompress_3, canCompress_4};
  wire [4:0] _decoder_decoded_andMatrixOutputs_T_37 =
    {canCompress_0, canCompress_1, canCompress_2, canCompress_3, canCompress_4};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_42 =
    {decoder_decoded_invInputs[0], canCompress_1, canCompress_3, canCompress_5};
  wire [1:0] _decoder_decoded_andMatrixOutputs_T_43 = {canCompress_4, canCompress_5};
  wire [2:0] _decoder_decoded_andMatrixOutputs_T_45 =
    {decoder_decoded_invInputs[3], canCompress_4, canCompress_5};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_46 =
    {canCompress_0, canCompress_1, canCompress_4, canCompress_5};
  wire [2:0] _decoder_decoded_andMatrixOutputs_T_48 =
    {canCompress_3, canCompress_4, canCompress_5};
  wire [3:0] _decoder_decoded_andMatrixOutputs_T_50 =
    {canCompress_2, canCompress_3, canCompress_4, canCompress_5};
  wire [4:0] _decoder_decoded_andMatrixOutputs_T_51 =
    {canCompress_1, canCompress_2, canCompress_3, canCompress_4, canCompress_5};
  wire [5:0] _decoder_decoded_andMatrixOutputs_T_52 =
    {canCompress_0,
     canCompress_1,
     canCompress_2,
     canCompress_3,
     canCompress_4,
     canCompress_5};
  assign io_out_needRobFlags_0 =
    |{decoder_decoded_invInputs[0], decoder_decoded_invInputs[1]};
  assign io_out_needRobFlags_1 =
    |{decoder_decoded_invInputs[1], decoder_decoded_invInputs[2]};
  assign io_out_needRobFlags_2 =
    |{decoder_decoded_invInputs[2], decoder_decoded_invInputs[3]};
  assign io_out_needRobFlags_3 =
    |{decoder_decoded_invInputs[3], decoder_decoded_invInputs[4]};
  assign io_out_needRobFlags_4 =
    |{decoder_decoded_invInputs[4], decoder_decoded_invInputs[5]};
  assign io_out_needRobFlags_5 = 1'h1;
  assign io_out_instrSizes_0 =
    {&_decoder_decoded_andMatrixOutputs_T_26,
     |{&_decoder_decoded_andMatrixOutputs_T_7,
       &{canCompress_0, canCompress_1, decoder_decoded_invInputs[3]},
       &_decoder_decoded_andMatrixOutputs_T_46},
     |{decoder_decoded_invInputs[0],
       decoder_decoded_invInputs[1],
       &{canCompress_2, decoder_decoded_invInputs[3]},
       &{canCompress_2, canCompress_4, decoder_decoded_invInputs[5]}}};
  assign io_out_instrSizes_1 =
    {|{&_decoder_decoded_andMatrixOutputs_T_26, &_decoder_decoded_andMatrixOutputs_T_36},
     |{&_decoder_decoded_andMatrixOutputs_T_7,
       &_decoder_decoded_andMatrixOutputs_T_14,
       &_decoder_decoded_andMatrixOutputs_T_15,
       &_decoder_decoded_andMatrixOutputs_T_46},
     |{decoder_decoded_invInputs[1],
       &{decoder_decoded_invInputs[0], decoder_decoded_invInputs[2]},
       &{canCompress_0, canCompress_2, decoder_decoded_invInputs[3]},
       &{decoder_decoded_invInputs[0], canCompress_3, decoder_decoded_invInputs[4]},
       &_decoder_decoded_andMatrixOutputs_T_31,
       &{decoder_decoded_invInputs[0], canCompress_3, canCompress_5}}};
  assign io_out_instrSizes_2 =
    {|{&_decoder_decoded_andMatrixOutputs_T_26,
       &_decoder_decoded_andMatrixOutputs_T_36,
       &_decoder_decoded_andMatrixOutputs_T_50},
     |{&_decoder_decoded_andMatrixOutputs_T_14,
       &_decoder_decoded_andMatrixOutputs_T_15,
       &_decoder_decoded_andMatrixOutputs_T_23,
       &_decoder_decoded_andMatrixOutputs_T_24,
       &{canCompress_0, canCompress_1, canCompress_2, canCompress_4, canCompress_5}},
     |{decoder_decoded_invInputs[2],
       &{decoder_decoded_invInputs[1], decoder_decoded_invInputs[3]},
       &{canCompress_0, decoder_decoded_invInputs[3]},
       &{decoder_decoded_invInputs[0],
         canCompress_1,
         canCompress_3,
         decoder_decoded_invInputs[4]},
       &{decoder_decoded_invInputs[1], canCompress_4, decoder_decoded_invInputs[5]},
       &{canCompress_0, canCompress_4, decoder_decoded_invInputs[5]},
       &_decoder_decoded_andMatrixOutputs_T_42}};
  assign io_out_instrSizes_3 =
    {|{&_decoder_decoded_andMatrixOutputs_T_26,
       &_decoder_decoded_andMatrixOutputs_T_36,
       &_decoder_decoded_andMatrixOutputs_T_50},
     |{&{decoder_decoded_invInputs[0],
         canCompress_2,
         canCompress_3,
         decoder_decoded_invInputs[4]},
       &_decoder_decoded_andMatrixOutputs_T_23,
       &_decoder_decoded_andMatrixOutputs_T_24,
       &_decoder_decoded_andMatrixOutputs_T_33,
       &{canCompress_0, canCompress_1, canCompress_3, canCompress_4, canCompress_5}},
     |{decoder_decoded_invInputs[3],
       &{decoder_decoded_invInputs[2], decoder_decoded_invInputs[4]},
       &{decoder_decoded_invInputs[0], canCompress_1, decoder_decoded_invInputs[4]},
       &{decoder_decoded_invInputs[1],
         canCompress_2,
         canCompress_4,
         decoder_decoded_invInputs[5]},
       &_decoder_decoded_andMatrixOutputs_T_31,
       &{decoder_decoded_invInputs[2], canCompress_5},
       &{decoder_decoded_invInputs[0], canCompress_1, canCompress_5}}};
  assign io_out_instrSizes_4 =
    {|{&_decoder_decoded_andMatrixOutputs_T_36, &_decoder_decoded_andMatrixOutputs_T_50},
     |{&_decoder_decoded_andMatrixOutputs_T_33,
       &{decoder_decoded_invInputs[1],
         canCompress_3,
         canCompress_4,
         decoder_decoded_invInputs[5]},
       &_decoder_decoded_andMatrixOutputs_T_45,
       &_decoder_decoded_andMatrixOutputs_T_46},
     |{decoder_decoded_invInputs[4],
       &{decoder_decoded_invInputs[3], decoder_decoded_invInputs[5]},
       &{decoder_decoded_invInputs[1], canCompress_2, decoder_decoded_invInputs[5]},
       &{canCompress_0, canCompress_2, decoder_decoded_invInputs[5]},
       &{decoder_decoded_invInputs[2], canCompress_3, canCompress_5},
       &_decoder_decoded_andMatrixOutputs_T_42}};
  assign io_out_instrSizes_5 =
    {&_decoder_decoded_andMatrixOutputs_T_50,
     |{&{decoder_decoded_invInputs[2], canCompress_4, canCompress_5},
       &_decoder_decoded_andMatrixOutputs_T_45,
       &_decoder_decoded_andMatrixOutputs_T_46},
     |{decoder_decoded_invInputs[4],
       decoder_decoded_invInputs[5],
       &{decoder_decoded_invInputs[2], canCompress_3},
       &{decoder_decoded_invInputs[0], canCompress_1, canCompress_3}}};
  assign io_out_masks_0 =
    {&_decoder_decoded_andMatrixOutputs_T_52,
     &_decoder_decoded_andMatrixOutputs_T_37,
     &_decoder_decoded_andMatrixOutputs_T_26,
     &_decoder_decoded_andMatrixOutputs_T_16,
     &_decoder_decoded_andMatrixOutputs_T_6,
     1'h1};
  assign io_out_masks_1 =
    {&_decoder_decoded_andMatrixOutputs_T_51,
     &_decoder_decoded_andMatrixOutputs_T_36,
     &_decoder_decoded_andMatrixOutputs_T_25,
     &_decoder_decoded_andMatrixOutputs_T_13,
     1'h1,
     &_decoder_decoded_andMatrixOutputs_T_6};
  assign io_out_masks_2 =
    {&_decoder_decoded_andMatrixOutputs_T_50,
     &_decoder_decoded_andMatrixOutputs_T_35,
     &_decoder_decoded_andMatrixOutputs_T_21,
     1'h1,
     &_decoder_decoded_andMatrixOutputs_T_13,
     &_decoder_decoded_andMatrixOutputs_T_16};
  assign io_out_masks_3 =
    {&_decoder_decoded_andMatrixOutputs_T_48,
     &_decoder_decoded_andMatrixOutputs_T_32,
     1'h1,
     &_decoder_decoded_andMatrixOutputs_T_21,
     &_decoder_decoded_andMatrixOutputs_T_25,
     &_decoder_decoded_andMatrixOutputs_T_26};
  assign io_out_masks_4 =
    {&_decoder_decoded_andMatrixOutputs_T_43,
     1'h1,
     &_decoder_decoded_andMatrixOutputs_T_32,
     &_decoder_decoded_andMatrixOutputs_T_35,
     &_decoder_decoded_andMatrixOutputs_T_36,
     &_decoder_decoded_andMatrixOutputs_T_37};
  assign io_out_masks_5 =
    {1'h1,
     &_decoder_decoded_andMatrixOutputs_T_43,
     &_decoder_decoded_andMatrixOutputs_T_48,
     &_decoder_decoded_andMatrixOutputs_T_50,
     &_decoder_decoded_andMatrixOutputs_T_51,
     &_decoder_decoded_andMatrixOutputs_T_52};
  assign io_out_canCompressVec_0 = canCompress_0;
  assign io_out_canCompressVec_1 = canCompress_1;
  assign io_out_canCompressVec_2 = canCompress_2;
  assign io_out_canCompressVec_3 = canCompress_3;
  assign io_out_canCompressVec_4 = canCompress_4;
  assign io_out_canCompressVec_5 = canCompress_5;
endmodule

