// Seed: 575601264
module module_0;
endmodule
program module_1;
  if (id_15(1, 1))
    if (1) begin : LABEL_0
      tri1 id_17 = 1;
    end
  module_0 modCall_1 ();
  always_ff @(*) begin : LABEL_0
    for (id_15 = 1'b0; id_3 + 1; id_12 = id_4)
    @(posedge 1'b0) begin : LABEL_0
      id_14 <= id_16;
    end
    @(id_13);
    disable id_18;
    disable id_19;
  end
endprogram : SymbolIdentifier
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = 1 - id_5;
  module_0 modCall_1 ();
endmodule
