Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Apr 11 22:22:26 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       20          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        4           
TIMING-16  Warning           Large setup violation                                             11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (7)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.351      -27.105                     72                 3337        0.146        0.000                      0                 3337        3.000        0.000                       0                  1743  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
pll/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.351      -27.105                     72                 3285        0.146        0.000                      0                 3285        9.020        0.000                       0                  1737  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                 8.382        0.000                      0                    2        0.239        0.000                      0                    2        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.370        0.000                      0                   50        8.181        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in1
  To Clock:  pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           72  Failing Endpoints,  Worst Slack       -1.351ns,  Total Violation      -27.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.351ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.478ns  (logic 1.882ns (22.200%)  route 6.596ns (77.800%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.442ns = ( 16.558 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.667    10.839    CPU/dx/ir/dff_loop[30].dff/q_reg_55
    SLICE_X10Y144        LUT6 (Prop_lut6_I1_O)        0.124    10.963 r  CPU/dx/ir/dff_loop[30].dff/q_i_6__57/O
                         net (fo=3, routed)           1.007    11.971    CPU/dx/ir/dff_loop[26].dff/q_reg_53
    SLICE_X11Y146        LUT6 (Prop_lut6_I5_O)        0.124    12.095 f  CPU/dx/ir/dff_loop[26].dff/q_i_3__122/O
                         net (fo=35, routed)          0.498    12.592    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.124    12.716 r  CPU/dx/ir/dff_loop[26].dff/q_i_2__189/O
                         net (fo=1, routed)           0.314    13.030    CPU/dx/ir/dff_loop[14].dff/q_reg_149
    SLICE_X13Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.154 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__279/O
                         net (fo=2, routed)           0.166    13.320    CPU/dx/ir/dff_loop[14].dff/q_reg_55
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.444 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__173/O
                         net (fo=53, routed)          0.714    14.158    CPU/dx/ir/dff_loop[14].dff/q_reg_1
    SLICE_X15Y145        LUT4 (Prop_lut4_I0_O)        0.124    14.282 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__93/O
                         net (fo=7, routed)           0.772    15.054    CPU/dx/ir/dff_loop[14].dff/q_i_2__93_n_0
    SLICE_X13Y142        LUT5 (Prop_lut5_I3_O)        0.124    15.178 f  CPU/dx/ir/dff_loop[14].dff/q_i_6__77/O
                         net (fo=1, routed)           0.457    15.635    CPU/dx/ir/dff_loop[14].dff/q_i_6__77_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I0_O)        0.124    15.759 f  CPU/dx/ir/dff_loop[14].dff/q_i_3__159/O
                         net (fo=3, routed)           0.856    16.615    CPU/dx/ir/dff_loop[14].dff/q_i_3__159_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I1_O)        0.124    16.739 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__300/O
                         net (fo=3, routed)           0.436    17.175    CPU/dx/ir/dff_loop[14].dff/q_i_2__100_0
    SLICE_X14Y144        LUT3 (Prop_lut3_I2_O)        0.124    17.299 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__460/O
                         net (fo=1, routed)           0.000    17.299    CPU/md/divider/r_divisor/dff_loop[27].dff/wDiv_B[0]
    SLICE_X14Y144        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.508    16.558    CPU/md/divider/r_divisor/dff_loop[27].dff/clk_out1
    SLICE_X14Y144        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg/C
                         clock pessimism             -0.579    15.979    
                         clock uncertainty           -0.108    15.871    
    SLICE_X14Y144        FDRE (Setup_fdre_C_D)        0.077    15.948    CPU/md/divider/r_divisor/dff_loop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                         -17.299    
  -------------------------------------------------------------------
                         slack                                 -1.351    

Slack (VIOLATED) :        -1.302ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.470ns  (logic 1.874ns (22.126%)  route 6.596ns (77.874%))
  Logic Levels:           11  (LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.442ns = ( 16.558 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.667    10.839    CPU/dx/ir/dff_loop[30].dff/q_reg_55
    SLICE_X10Y144        LUT6 (Prop_lut6_I1_O)        0.124    10.963 r  CPU/dx/ir/dff_loop[30].dff/q_i_6__57/O
                         net (fo=3, routed)           1.007    11.971    CPU/dx/ir/dff_loop[26].dff/q_reg_53
    SLICE_X11Y146        LUT6 (Prop_lut6_I5_O)        0.124    12.095 f  CPU/dx/ir/dff_loop[26].dff/q_i_3__122/O
                         net (fo=35, routed)          0.498    12.592    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.124    12.716 r  CPU/dx/ir/dff_loop[26].dff/q_i_2__189/O
                         net (fo=1, routed)           0.314    13.030    CPU/dx/ir/dff_loop[14].dff/q_reg_149
    SLICE_X13Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.154 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__279/O
                         net (fo=2, routed)           0.166    13.320    CPU/dx/ir/dff_loop[14].dff/q_reg_55
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.444 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__173/O
                         net (fo=53, routed)          0.714    14.158    CPU/dx/ir/dff_loop[14].dff/q_reg_1
    SLICE_X15Y145        LUT4 (Prop_lut4_I0_O)        0.124    14.282 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__93/O
                         net (fo=7, routed)           0.772    15.054    CPU/dx/ir/dff_loop[14].dff/q_i_2__93_n_0
    SLICE_X13Y142        LUT5 (Prop_lut5_I3_O)        0.124    15.178 f  CPU/dx/ir/dff_loop[14].dff/q_i_6__77/O
                         net (fo=1, routed)           0.457    15.635    CPU/dx/ir/dff_loop[14].dff/q_i_6__77_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I0_O)        0.124    15.759 f  CPU/dx/ir/dff_loop[14].dff/q_i_3__159/O
                         net (fo=3, routed)           0.856    16.615    CPU/dx/ir/dff_loop[14].dff/q_i_3__159_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I1_O)        0.124    16.739 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__300/O
                         net (fo=3, routed)           0.436    17.175    CPU/dx/ir/dff_loop[14].dff/q_i_2__100_0
    SLICE_X14Y144        LUT4 (Prop_lut4_I3_O)        0.116    17.291 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__461/O
                         net (fo=1, routed)           0.000    17.291    CPU/md/divider/r_divisor/dff_loop[28].dff/wDiv_B[0]
    SLICE_X14Y144        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.508    16.558    CPU/md/divider/r_divisor/dff_loop[28].dff/clk_out1
    SLICE_X14Y144        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.579    15.979    
                         clock uncertainty           -0.108    15.871    
    SLICE_X14Y144        FDRE (Setup_fdre_C_D)        0.118    15.989    CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.989    
                         arrival time                         -17.291    
  -------------------------------------------------------------------
                         slack                                 -1.302    

Slack (VIOLATED) :        -1.259ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.385ns  (logic 1.634ns (19.487%)  route 6.751ns (80.513%))
  Logic Levels:           9  (LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.443ns = ( 16.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.473    10.645    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124    10.769 f  CPU/dx/ir/dff_loop[26].dff/q_i_5__77/O
                         net (fo=2, routed)           1.011    11.780    CPU/dx/ir/dff_loop[26].dff/q_i_5__77_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I1_O)        0.124    11.904 f  CPU/dx/ir/dff_loop[26].dff/q_i_4__103/O
                         net (fo=35, routed)          0.931    12.836    CPU/dx/ir/dff_loop[26].dff/q_i_4__103_n_0
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.960 r  CPU/dx/ir/dff_loop[26].dff/q_i_3__106/O
                         net (fo=4, routed)           0.659    13.618    CPU/dx/ir/dff_loop[25].dff/q_reg_96
    SLICE_X11Y143        LUT5 (Prop_lut5_I4_O)        0.124    13.742 r  CPU/dx/ir/dff_loop[25].dff/q_i_1__283/O
                         net (fo=7, routed)           0.607    14.349    CPU/dx/ir/dff_loop[14].dff/q_reg_178
    SLICE_X15Y144        LUT4 (Prop_lut4_I3_O)        0.124    14.473 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__90/O
                         net (fo=4, routed)           0.794    15.268    CPU/dx/ir/dff_loop[14].dff/q_i_2__90_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I3_O)        0.124    15.392 f  CPU/dx/ir/dff_loop[14].dff/q_i_3__25/O
                         net (fo=7, routed)           0.691    16.082    CPU/dx/ir/dff_loop[14].dff/q_i_3__25_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I4_O)        0.124    16.206 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__160_comp_1/O
                         net (fo=8, routed)           0.876    17.082    CPU/dx/ir/dff_loop[30].dff/q_i_3__160_n_0_alias
    SLICE_X14Y142        LUT6 (Prop_lut6_I3_O)        0.124    17.206 r  CPU/dx/ir/dff_loop[30].dff/q_i_1__58_comp/O
                         net (fo=1, routed)           0.000    17.206    CPU/md/divider/r_divisor/dff_loop[30].dff/wDiv_B[0]
    SLICE_X14Y142        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.507    16.557    CPU/md/divider/r_divisor/dff_loop[30].dff/clk_out1
    SLICE_X14Y142        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.579    15.978    
                         clock uncertainty           -0.108    15.870    
    SLICE_X14Y142        FDRE (Setup_fdre_C_D)        0.077    15.947    CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.947    
                         arrival time                         -17.206    
  -------------------------------------------------------------------
                         slack                                 -1.259    

Slack (VIOLATED) :        -1.125ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[19].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.205ns  (logic 1.634ns (19.915%)  route 6.571ns (80.085%))
  Logic Levels:           9  (LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.443ns = ( 16.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.473    10.645    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124    10.769 f  CPU/dx/ir/dff_loop[26].dff/q_i_5__77/O
                         net (fo=2, routed)           1.011    11.780    CPU/dx/ir/dff_loop[26].dff/q_i_5__77_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I1_O)        0.124    11.904 f  CPU/dx/ir/dff_loop[26].dff/q_i_4__103/O
                         net (fo=35, routed)          0.931    12.836    CPU/dx/ir/dff_loop[26].dff/q_i_4__103_n_0
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.960 r  CPU/dx/ir/dff_loop[26].dff/q_i_3__106/O
                         net (fo=4, routed)           0.659    13.618    CPU/dx/ir/dff_loop[25].dff/q_reg_96
    SLICE_X11Y143        LUT5 (Prop_lut5_I4_O)        0.124    13.742 r  CPU/dx/ir/dff_loop[25].dff/q_i_1__283/O
                         net (fo=7, routed)           0.607    14.349    CPU/dx/ir/dff_loop[14].dff/q_reg_178
    SLICE_X15Y144        LUT4 (Prop_lut4_I3_O)        0.124    14.473 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__90/O
                         net (fo=4, routed)           0.794    15.268    CPU/dx/ir/dff_loop[14].dff/q_i_2__90_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I3_O)        0.124    15.392 f  CPU/dx/ir/dff_loop[14].dff/q_i_3__25/O
                         net (fo=7, routed)           0.691    16.082    CPU/dx/ir/dff_loop[14].dff/q_i_3__25_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I4_O)        0.124    16.206 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__160_comp_1/O
                         net (fo=8, routed)           0.696    16.902    CPU/dx/ir/dff_loop[14].dff/q_i_3__160_n_0
    SLICE_X15Y142        LUT4 (Prop_lut4_I2_O)        0.124    17.026 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__456/O
                         net (fo=1, routed)           0.000    17.026    CPU/md/divider/r_divisor/dff_loop[19].dff/wDiv_B[0]
    SLICE_X15Y142        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.507    16.557    CPU/md/divider/r_divisor/dff_loop[19].dff/clk_out1
    SLICE_X15Y142        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[19].dff/q_reg/C
                         clock pessimism             -0.579    15.978    
                         clock uncertainty           -0.108    15.870    
    SLICE_X15Y142        FDRE (Setup_fdre_C_D)        0.031    15.901    CPU/md/divider/r_divisor/dff_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -17.026    
  -------------------------------------------------------------------
                         slack                                 -1.125    

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.241ns  (logic 1.634ns (19.827%)  route 6.607ns (80.173%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.443ns = ( 16.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.473    10.645    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124    10.769 f  CPU/dx/ir/dff_loop[26].dff/q_i_5__77/O
                         net (fo=2, routed)           1.011    11.780    CPU/dx/ir/dff_loop[26].dff/q_i_5__77_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I1_O)        0.124    11.904 f  CPU/dx/ir/dff_loop[26].dff/q_i_4__103/O
                         net (fo=35, routed)          0.931    12.836    CPU/dx/ir/dff_loop[26].dff/q_i_4__103_n_0
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.960 r  CPU/dx/ir/dff_loop[26].dff/q_i_3__106/O
                         net (fo=4, routed)           0.659    13.618    CPU/dx/ir/dff_loop[25].dff/q_reg_96
    SLICE_X11Y143        LUT5 (Prop_lut5_I4_O)        0.124    13.742 r  CPU/dx/ir/dff_loop[25].dff/q_i_1__283/O
                         net (fo=7, routed)           0.607    14.349    CPU/dx/ir/dff_loop[14].dff/q_reg_178
    SLICE_X15Y144        LUT4 (Prop_lut4_I3_O)        0.124    14.473 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__90/O
                         net (fo=4, routed)           0.794    15.268    CPU/dx/ir/dff_loop[14].dff/q_i_2__90_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I3_O)        0.124    15.392 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__25/O
                         net (fo=7, routed)           0.861    16.252    CPU/dx/ir/dff_loop[14].dff/q_i_3__25_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I2_O)        0.124    16.376 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__24_comp_4/O
                         net (fo=2, routed)           0.562    16.938    CPU/dx/ir/dff_loop[14].dff/q_i_3__24_n_0
    SLICE_X12Y141        LUT3 (Prop_lut3_I1_O)        0.124    17.062 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__453/O
                         net (fo=1, routed)           0.000    17.062    CPU/md/divider/r_divisor/dff_loop[23].dff/wDiv_B[0]
    SLICE_X12Y141        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.507    16.557    CPU/md/divider/r_divisor/dff_loop[23].dff/clk_out1
    SLICE_X12Y141        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/C
                         clock pessimism             -0.579    15.978    
                         clock uncertainty           -0.108    15.870    
    SLICE_X12Y141        FDRE (Setup_fdre_C_D)        0.079    15.949    CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.949    
                         arrival time                         -17.062    
  -------------------------------------------------------------------
                         slack                                 -1.113    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.234ns  (logic 1.663ns (20.197%)  route 6.571ns (79.803%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.443ns = ( 16.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.473    10.645    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124    10.769 f  CPU/dx/ir/dff_loop[26].dff/q_i_5__77/O
                         net (fo=2, routed)           1.011    11.780    CPU/dx/ir/dff_loop[26].dff/q_i_5__77_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I1_O)        0.124    11.904 f  CPU/dx/ir/dff_loop[26].dff/q_i_4__103/O
                         net (fo=35, routed)          0.931    12.836    CPU/dx/ir/dff_loop[26].dff/q_i_4__103_n_0
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.960 r  CPU/dx/ir/dff_loop[26].dff/q_i_3__106/O
                         net (fo=4, routed)           0.659    13.618    CPU/dx/ir/dff_loop[25].dff/q_reg_96
    SLICE_X11Y143        LUT5 (Prop_lut5_I4_O)        0.124    13.742 r  CPU/dx/ir/dff_loop[25].dff/q_i_1__283/O
                         net (fo=7, routed)           0.607    14.349    CPU/dx/ir/dff_loop[14].dff/q_reg_178
    SLICE_X15Y144        LUT4 (Prop_lut4_I3_O)        0.124    14.473 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__90/O
                         net (fo=4, routed)           0.794    15.268    CPU/dx/ir/dff_loop[14].dff/q_i_2__90_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I3_O)        0.124    15.392 f  CPU/dx/ir/dff_loop[14].dff/q_i_3__25/O
                         net (fo=7, routed)           0.691    16.082    CPU/dx/ir/dff_loop[14].dff/q_i_3__25_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I4_O)        0.124    16.206 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__160_comp_1/O
                         net (fo=8, routed)           0.696    16.902    CPU/dx/ir/dff_loop[14].dff/q_i_3__160_n_0
    SLICE_X15Y142        LUT5 (Prop_lut5_I1_O)        0.153    17.055 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__455/O
                         net (fo=1, routed)           0.000    17.055    CPU/md/divider/r_divisor/dff_loop[20].dff/wDiv_B[0]
    SLICE_X15Y142        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.507    16.557    CPU/md/divider/r_divisor/dff_loop[20].dff/clk_out1
    SLICE_X15Y142        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg/C
                         clock pessimism             -0.579    15.978    
                         clock uncertainty           -0.108    15.870    
    SLICE_X15Y142        FDRE (Setup_fdre_C_D)        0.075    15.945    CPU/md/divider/r_divisor/dff_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.945    
                         arrival time                         -17.055    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.085ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.216ns  (logic 1.882ns (22.908%)  route 6.334ns (77.092%))
  Logic Levels:           11  (LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.442ns = ( 16.558 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.667    10.839    CPU/dx/ir/dff_loop[30].dff/q_reg_55
    SLICE_X10Y144        LUT6 (Prop_lut6_I1_O)        0.124    10.963 r  CPU/dx/ir/dff_loop[30].dff/q_i_6__57/O
                         net (fo=3, routed)           1.007    11.971    CPU/dx/ir/dff_loop[26].dff/q_reg_53
    SLICE_X11Y146        LUT6 (Prop_lut6_I5_O)        0.124    12.095 f  CPU/dx/ir/dff_loop[26].dff/q_i_3__122/O
                         net (fo=35, routed)          0.498    12.592    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_n_0
    SLICE_X11Y145        LUT4 (Prop_lut4_I0_O)        0.124    12.716 r  CPU/dx/ir/dff_loop[26].dff/q_i_2__189/O
                         net (fo=1, routed)           0.314    13.030    CPU/dx/ir/dff_loop[14].dff/q_reg_149
    SLICE_X13Y145        LUT6 (Prop_lut6_I5_O)        0.124    13.154 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__279/O
                         net (fo=2, routed)           0.166    13.320    CPU/dx/ir/dff_loop[14].dff/q_reg_55
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.444 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__173/O
                         net (fo=53, routed)          0.714    14.158    CPU/dx/ir/dff_loop[14].dff/q_reg_1
    SLICE_X15Y145        LUT4 (Prop_lut4_I0_O)        0.124    14.282 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__93/O
                         net (fo=7, routed)           0.772    15.054    CPU/dx/ir/dff_loop[14].dff/q_i_2__93_n_0
    SLICE_X13Y142        LUT5 (Prop_lut5_I3_O)        0.124    15.178 f  CPU/dx/ir/dff_loop[14].dff/q_i_6__77/O
                         net (fo=1, routed)           0.457    15.635    CPU/dx/ir/dff_loop[14].dff/q_i_6__77_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I0_O)        0.124    15.759 f  CPU/dx/ir/dff_loop[14].dff/q_i_3__159/O
                         net (fo=3, routed)           0.856    16.615    CPU/dx/ir/dff_loop[14].dff/q_i_3__159_n_0
    SLICE_X14Y144        LUT6 (Prop_lut6_I1_O)        0.124    16.739 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__300/O
                         net (fo=3, routed)           0.174    16.913    CPU/dx/ir/dff_loop[30].dff/q_reg_187
    SLICE_X14Y144        LUT5 (Prop_lut5_I3_O)        0.124    17.037 r  CPU/dx/ir/dff_loop[30].dff/q_i_1__52/O
                         net (fo=1, routed)           0.000    17.037    CPU/md/divider/r_divisor/dff_loop[29].dff/wDiv_B[0]
    SLICE_X14Y144        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.508    16.558    CPU/md/divider/r_divisor/dff_loop[29].dff/clk_out1
    SLICE_X14Y144        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.579    15.979    
                         clock uncertainty           -0.108    15.871    
    SLICE_X14Y144        FDRE (Setup_fdre_C_D)        0.081    15.952    CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.952    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                 -1.085    

Slack (VIOLATED) :        -1.069ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.236ns  (logic 1.629ns (19.779%)  route 6.607ns (80.221%))
  Logic Levels:           9  (LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.443ns = ( 16.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.473    10.645    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124    10.769 f  CPU/dx/ir/dff_loop[26].dff/q_i_5__77/O
                         net (fo=2, routed)           1.011    11.780    CPU/dx/ir/dff_loop[26].dff/q_i_5__77_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I1_O)        0.124    11.904 f  CPU/dx/ir/dff_loop[26].dff/q_i_4__103/O
                         net (fo=35, routed)          0.931    12.836    CPU/dx/ir/dff_loop[26].dff/q_i_4__103_n_0
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.960 r  CPU/dx/ir/dff_loop[26].dff/q_i_3__106/O
                         net (fo=4, routed)           0.659    13.618    CPU/dx/ir/dff_loop[25].dff/q_reg_96
    SLICE_X11Y143        LUT5 (Prop_lut5_I4_O)        0.124    13.742 r  CPU/dx/ir/dff_loop[25].dff/q_i_1__283/O
                         net (fo=7, routed)           0.607    14.349    CPU/dx/ir/dff_loop[14].dff/q_reg_178
    SLICE_X15Y144        LUT4 (Prop_lut4_I3_O)        0.124    14.473 r  CPU/dx/ir/dff_loop[14].dff/q_i_2__90/O
                         net (fo=4, routed)           0.794    15.268    CPU/dx/ir/dff_loop[14].dff/q_i_2__90_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I3_O)        0.124    15.392 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__25/O
                         net (fo=7, routed)           0.861    16.252    CPU/dx/ir/dff_loop[14].dff/q_i_3__25_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I2_O)        0.124    16.376 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__24_comp_4/O
                         net (fo=2, routed)           0.562    16.938    CPU/dx/ir/dff_loop[14].dff/q_i_3__24_n_0
    SLICE_X12Y141        LUT5 (Prop_lut5_I1_O)        0.119    17.057 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__497/O
                         net (fo=1, routed)           0.000    17.057    CPU/md/divider/r_divisor/dff_loop[25].dff/wDiv_B[0]
    SLICE_X12Y141        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.507    16.557    CPU/md/divider/r_divisor/dff_loop[25].dff/clk_out1
    SLICE_X12Y141        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg/C
                         clock pessimism             -0.579    15.978    
                         clock uncertainty           -0.108    15.870    
    SLICE_X12Y141        FDRE (Setup_fdre_C_D)        0.118    15.988    CPU/md/divider/r_divisor/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.988    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                 -1.069    

Slack (VIOLATED) :        -1.052ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[18].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.131ns  (logic 1.634ns (20.096%)  route 6.497ns (79.904%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.442ns = ( 16.558 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.473    10.645    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124    10.769 f  CPU/dx/ir/dff_loop[26].dff/q_i_5__77/O
                         net (fo=2, routed)           1.011    11.780    CPU/dx/ir/dff_loop[26].dff/q_i_5__77_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I1_O)        0.124    11.904 f  CPU/dx/ir/dff_loop[26].dff/q_i_4__103/O
                         net (fo=35, routed)          0.931    12.836    CPU/dx/ir/dff_loop[26].dff/q_i_4__103_n_0
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.960 r  CPU/dx/ir/dff_loop[26].dff/q_i_3__106/O
                         net (fo=4, routed)           0.659    13.618    CPU/dx/ir/dff_loop[25].dff/q_reg_96
    SLICE_X11Y143        LUT5 (Prop_lut5_I4_O)        0.124    13.742 r  CPU/dx/ir/dff_loop[25].dff/q_i_1__283/O
                         net (fo=7, routed)           0.607    14.349    CPU/dx/ir/dff_loop[14].dff/q_reg_178
    SLICE_X15Y144        LUT4 (Prop_lut4_I3_O)        0.124    14.473 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__90/O
                         net (fo=4, routed)           0.794    15.268    CPU/dx/ir/dff_loop[14].dff/q_i_2__90_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I3_O)        0.124    15.392 f  CPU/dx/ir/dff_loop[14].dff/q_i_3__25/O
                         net (fo=7, routed)           0.691    16.082    CPU/dx/ir/dff_loop[14].dff/q_i_3__25_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I4_O)        0.124    16.206 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__160_comp_1/O
                         net (fo=8, routed)           0.622    16.828    CPU/dx/ir/dff_loop[14].dff/q_i_3__160_n_0
    SLICE_X15Y144        LUT3 (Prop_lut3_I0_O)        0.124    16.952 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__498/O
                         net (fo=1, routed)           0.000    16.952    CPU/md/divider/r_divisor/dff_loop[18].dff/wDiv_B[0]
    SLICE_X15Y144        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.508    16.558    CPU/md/divider/r_divisor/dff_loop[18].dff/clk_out1
    SLICE_X15Y144        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[18].dff/q_reg/C
                         clock pessimism             -0.579    15.979    
                         clock uncertainty           -0.108    15.871    
    SLICE_X15Y144        FDRE (Setup_fdre_C_D)        0.029    15.900    CPU/md/divider/r_divisor/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.900    
                         arrival time                         -16.952    
  -------------------------------------------------------------------
                         slack                                 -1.052    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.149ns  (logic 1.634ns (20.052%)  route 6.515ns (79.948%))
  Logic Levels:           9  (LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -2.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.443ns = ( 16.557 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[30].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[30].dff/q_reg/Q
                         net (fo=39, routed)          0.709    10.048    CPU/dx/ir/dff_loop[30].dff/q_reg_0
    SLICE_X9Y146         LUT4 (Prop_lut4_I0_O)        0.124    10.172 r  CPU/dx/ir/dff_loop[30].dff/q_i_12__14/O
                         net (fo=12, routed)          0.473    10.645    CPU/dx/ir/dff_loop[26].dff/q_i_3__122_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I1_O)        0.124    10.769 f  CPU/dx/ir/dff_loop[26].dff/q_i_5__77/O
                         net (fo=2, routed)           1.011    11.780    CPU/dx/ir/dff_loop[26].dff/q_i_5__77_n_0
    SLICE_X11Y145        LUT6 (Prop_lut6_I1_O)        0.124    11.904 f  CPU/dx/ir/dff_loop[26].dff/q_i_4__103/O
                         net (fo=35, routed)          0.931    12.836    CPU/dx/ir/dff_loop[26].dff/q_i_4__103_n_0
    SLICE_X10Y143        LUT4 (Prop_lut4_I0_O)        0.124    12.960 r  CPU/dx/ir/dff_loop[26].dff/q_i_3__106/O
                         net (fo=4, routed)           0.659    13.618    CPU/dx/ir/dff_loop[25].dff/q_reg_96
    SLICE_X11Y143        LUT5 (Prop_lut5_I4_O)        0.124    13.742 r  CPU/dx/ir/dff_loop[25].dff/q_i_1__283/O
                         net (fo=7, routed)           0.607    14.349    CPU/dx/ir/dff_loop[14].dff/q_reg_178
    SLICE_X15Y144        LUT4 (Prop_lut4_I3_O)        0.124    14.473 f  CPU/dx/ir/dff_loop[14].dff/q_i_2__90/O
                         net (fo=4, routed)           0.794    15.268    CPU/dx/ir/dff_loop[14].dff/q_i_2__90_n_0
    SLICE_X15Y143        LUT6 (Prop_lut6_I3_O)        0.124    15.392 f  CPU/dx/ir/dff_loop[14].dff/q_i_3__25/O
                         net (fo=7, routed)           0.691    16.082    CPU/dx/ir/dff_loop[14].dff/q_i_3__25_n_0
    SLICE_X14Y142        LUT6 (Prop_lut6_I4_O)        0.124    16.206 r  CPU/dx/ir/dff_loop[14].dff/q_i_3__160_comp_1/O
                         net (fo=8, routed)           0.640    16.846    CPU/dx/ir/dff_loop[14].dff/q_i_3__160_n_0
    SLICE_X14Y141        LUT6 (Prop_lut6_I4_O)        0.124    16.970 r  CPU/dx/ir/dff_loop[14].dff/q_i_1__56_comp/O
                         net (fo=1, routed)           0.000    16.970    CPU/md/divider/r_divisor/dff_loop[22].dff/wDiv_B[0]
    SLICE_X14Y141        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.507    16.557    CPU/md/divider/r_divisor/dff_loop[22].dff/clk_out1
    SLICE_X14Y141        FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/C
                         clock pessimism             -0.579    15.978    
                         clock uncertainty           -0.108    15.870    
    SLICE_X14Y141        FDRE (Setup_fdre_C_D)        0.077    15.947    CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.947    
                         arrival time                         -16.970    
  -------------------------------------------------------------------
                         slack                                 -1.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CPU/xm/o/dff_loop[31].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/o/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.658%)  route 0.254ns (64.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.536ns = ( 10.536 - 10.000 ) 
    Source Clock Delay      (SCD):    0.249ns = ( 10.249 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.654    10.249    CPU/xm/o/dff_loop[31].dff/nClock
    SLICE_X11Y151        FDRE                                         r  CPU/xm/o/dff_loop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDRE (Prop_fdre_C_Q)         0.141    10.390 r  CPU/xm/o/dff_loop[31].dff/q_reg/Q
                         net (fo=4, routed)           0.254    10.644    CPU/mw/o/dff_loop[31].dff/q_reg_0
    SLICE_X13Y148        FDRE                                         r  CPU/mw/o/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.843    10.536    CPU/mw/o/dff_loop[31].dff/nClock
    SLICE_X13Y148        FDRE                                         r  CPU/mw/o/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.104    10.432    
    SLICE_X13Y148        FDRE (Hold_fdre_C_D)         0.066    10.498    CPU/mw/o/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.498    
                         arrival time                          10.644    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[0].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.646%)  route 0.117ns (45.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.620ns = ( 10.620 - 10.000 ) 
    Source Clock Delay      (SCD):    0.246ns = ( 10.246 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.651    10.246    CPU/fd/pc/dff_loop[0].dff/nClock
    SLICE_X9Y160         FDRE                                         r  CPU/fd/pc/dff_loop[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y160         FDRE (Prop_fdre_C_Q)         0.141    10.387 r  CPU/fd/pc/dff_loop[0].dff/q_reg/Q
                         net (fo=1, routed)           0.117    10.504    CPU/dx/pc/dff_loop[0].dff/q_reg_1
    SLICE_X10Y160        FDRE                                         r  CPU/dx/pc/dff_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.926    10.620    CPU/dx/pc/dff_loop[0].dff/nClock
    SLICE_X10Y160        FDRE                                         r  CPU/dx/pc/dff_loop[0].dff/q_reg/C
                         clock pessimism             -0.337    10.283    
    SLICE_X10Y160        FDRE (Hold_fdre_C_D)         0.075    10.358    CPU/dx/pc/dff_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.358    
                         arrival time                          10.504    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[30].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.733%)  route 0.117ns (45.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns = ( 10.617 - 10.000 ) 
    Source Clock Delay      (SCD):    0.244ns = ( 10.244 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.649    10.244    CPU/fd/pc/dff_loop[30].dff/nClock
    SLICE_X23Y162        FDRE                                         r  CPU/fd/pc/dff_loop[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y162        FDRE (Prop_fdre_C_Q)         0.141    10.385 r  CPU/fd/pc/dff_loop[30].dff/q_reg/Q
                         net (fo=1, routed)           0.117    10.502    CPU/dx/pc/dff_loop[30].dff/q_reg_0
    SLICE_X25Y162        FDRE                                         r  CPU/dx/pc/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.923    10.617    CPU/dx/pc/dff_loop[30].dff/nClock
    SLICE_X25Y162        FDRE                                         r  CPU/dx/pc/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.337    10.280    
    SLICE_X25Y162        FDRE (Hold_fdre_C_D)         0.066    10.346    CPU/dx/pc/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.346    
                         arrival time                          10.502    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/xm/ir/dff_loop[0].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/mw/ir/dff_loop[0].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.968%)  route 0.251ns (64.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.536ns = ( 10.536 - 10.000 ) 
    Source Clock Delay      (SCD):    0.248ns = ( 10.248 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.653    10.248    CPU/xm/ir/dff_loop[0].dff/nClock
    SLICE_X11Y153        FDRE                                         r  CPU/xm/ir/dff_loop[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_fdre_C_Q)         0.141    10.389 r  CPU/xm/ir/dff_loop[0].dff/q_reg/Q
                         net (fo=3, routed)           0.251    10.640    CPU/mw/ir/dff_loop[0].dff/q_reg_1
    SLICE_X12Y149        FDRE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.843    10.536    CPU/mw/ir/dff_loop[0].dff/nClock
    SLICE_X12Y149        FDRE                                         r  CPU/mw/ir/dff_loop[0].dff/q_reg/C
                         clock pessimism             -0.104    10.432    
    SLICE_X12Y149        FDRE (Hold_fdre_C_D)         0.052    10.484    CPU/mw/ir/dff_loop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.484    
                         arrival time                          10.640    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[25].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[25].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    0.244ns = ( 10.244 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.649    10.244    CPU/fd/pc/dff_loop[25].dff/nClock
    SLICE_X25Y160        FDRE                                         r  CPU/fd/pc/dff_loop[25].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y160        FDRE (Prop_fdre_C_Q)         0.141    10.385 r  CPU/fd/pc/dff_loop[25].dff/q_reg/Q
                         net (fo=1, routed)           0.112    10.497    CPU/dx/pc/dff_loop[25].dff/q_reg_1
    SLICE_X25Y161        FDRE                                         r  CPU/dx/pc/dff_loop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.925    10.619    CPU/dx/pc/dff_loop[25].dff/nClock
    SLICE_X25Y161        FDRE                                         r  CPU/dx/pc/dff_loop[25].dff/q_reg/C
                         clock pessimism             -0.359    10.260    
    SLICE_X25Y161        FDRE (Hold_fdre_C_D)         0.075    10.335    CPU/dx/pc/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.335    
                         arrival time                          10.497    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[11].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[11].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 10.618 - 10.000 ) 
    Source Clock Delay      (SCD):    0.244ns = ( 10.244 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.649    10.244    CPU/fd/pc/dff_loop[11].dff/nClock
    SLICE_X19Y162        FDRE                                         r  CPU/fd/pc/dff_loop[11].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y162        FDRE (Prop_fdre_C_Q)         0.141    10.385 r  CPU/fd/pc/dff_loop[11].dff/q_reg/Q
                         net (fo=1, routed)           0.107    10.492    CPU/dx/pc/dff_loop[11].dff/q_reg_2
    SLICE_X16Y162        FDRE                                         r  CPU/dx/pc/dff_loop[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.924    10.618    CPU/dx/pc/dff_loop[11].dff/nClock
    SLICE_X16Y162        FDRE                                         r  CPU/dx/pc/dff_loop[11].dff/q_reg/C
                         clock pessimism             -0.359    10.259    
    SLICE_X16Y162        FDRE (Hold_fdre_C_D)         0.070    10.329    CPU/dx/pc/dff_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.329    
                         arrival time                          10.492    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[19].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[19].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns = ( 10.617 - 10.000 ) 
    Source Clock Delay      (SCD):    0.243ns = ( 10.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.648    10.243    CPU/fd/pc/dff_loop[19].dff/nClock
    SLICE_X21Y163        FDRE                                         r  CPU/fd/pc/dff_loop[19].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y163        FDRE (Prop_fdre_C_Q)         0.141    10.384 r  CPU/fd/pc/dff_loop[19].dff/q_reg/Q
                         net (fo=1, routed)           0.110    10.494    CPU/dx/pc/dff_loop[19].dff/q_reg_2
    SLICE_X20Y163        FDRE                                         r  CPU/dx/pc/dff_loop[19].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.923    10.617    CPU/dx/pc/dff_loop[19].dff/nClock
    SLICE_X20Y163        FDRE                                         r  CPU/dx/pc/dff_loop[19].dff/q_reg/C
                         clock pessimism             -0.361    10.256    
    SLICE_X20Y163        FDRE (Hold_fdre_C_D)         0.070    10.326    CPU/dx/pc/dff_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.326    
                         arrival time                          10.494    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[26].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[26].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    0.244ns = ( 10.244 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.649    10.244    CPU/fd/pc/dff_loop[26].dff/nClock
    SLICE_X24Y160        FDRE                                         r  CPU/fd/pc/dff_loop[26].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y160        FDRE (Prop_fdre_C_Q)         0.141    10.385 r  CPU/fd/pc/dff_loop[26].dff/q_reg/Q
                         net (fo=1, routed)           0.113    10.498    CPU/dx/pc/dff_loop[26].dff/q_reg_1
    SLICE_X24Y161        FDRE                                         r  CPU/dx/pc/dff_loop[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.925    10.619    CPU/dx/pc/dff_loop[26].dff/nClock
    SLICE_X24Y161        FDRE                                         r  CPU/dx/pc/dff_loop[26].dff/q_reg/C
                         clock pessimism             -0.359    10.260    
    SLICE_X24Y161        FDRE (Hold_fdre_C_D)         0.066    10.326    CPU/dx/pc/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.326    
                         arrival time                          10.498    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[9].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[9].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 10.618 - 10.000 ) 
    Source Clock Delay      (SCD):    0.243ns = ( 10.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.648    10.243    CPU/fd/pc/dff_loop[9].dff/nClock
    SLICE_X16Y163        FDRE                                         r  CPU/fd/pc/dff_loop[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.141    10.384 r  CPU/fd/pc/dff_loop[9].dff/q_reg/Q
                         net (fo=1, routed)           0.120    10.504    CPU/dx/pc/dff_loop[9].dff/q_reg_3
    SLICE_X16Y162        FDRE                                         r  CPU/dx/pc/dff_loop[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.924    10.618    CPU/dx/pc/dff_loop[9].dff/nClock
    SLICE_X16Y162        FDRE                                         r  CPU/dx/pc/dff_loop[9].dff/q_reg/C
                         clock pessimism             -0.359    10.259    
    SLICE_X16Y162        FDRE (Hold_fdre_C_D)         0.070    10.329    CPU/dx/pc/dff_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.329    
                         arrival time                          10.504    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CPU/dx/pc/dff_loop[17].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/xm/pc/dff_loop[17].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.364%)  route 0.139ns (49.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns = ( 10.618 - 10.000 ) 
    Source Clock Delay      (SCD):    0.243ns = ( 10.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.617     9.256    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.301 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.569    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.595 r  q_reg_i_3/O
                         net (fo=496, routed)         0.648    10.243    CPU/dx/pc/dff_loop[17].dff/nClock
    SLICE_X20Y163        FDRE                                         r  CPU/dx/pc/dff_loop[17].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163        FDRE (Prop_fdre_C_Q)         0.141    10.384 r  CPU/dx/pc/dff_loop[17].dff/q_reg/Q
                         net (fo=8, routed)           0.139    10.523    CPU/xm/pc/dff_loop[17].dff/dx_pc_out[0]
    SLICE_X18Y162        FDRE                                         r  CPU/xm/pc/dff_loop[17].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        0.896     9.307    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.363 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.665    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.694 r  q_reg_i_3/O
                         net (fo=496, routed)         0.924    10.618    CPU/xm/pc/dff_loop[17].dff/nClock
    SLICE_X18Y162        FDRE                                         r  CPU/xm/pc/dff_loop[17].dff/q_reg/C
                         clock pessimism             -0.337    10.281    
    SLICE_X18Y162        FDRE (Hold_fdre_C_D)         0.066    10.347    CPU/xm/pc/dff_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.347    
                         arrival time                          10.523    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y29    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y30    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y31    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y32    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   q_reg_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y145    LED_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X14Y155   LED_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X13Y161   LED_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y166   state_reg[6]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y166   state_reg[6]_srl10/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y145    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y145    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y155   LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y155   LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y161   LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y161   LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y164   LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y164   LED_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y166   state_reg[6]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y166   state_reg[6]_srl10/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y145    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y145    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y155   LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y155   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y161   LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y161   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y164   LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y164   LED_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.382ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.382ns  (required time - arrival time)
  Source:                 pixCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.795ns (46.737%)  route 0.906ns (53.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 13.344 - 10.000 ) 
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.261     3.743    clk_100mhz_IBUF
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.478     4.221 r  pixCounter_reg[1]/Q
                         net (fo=21, routed)          0.906     5.127    clk25
    SLICE_X46Y137        LUT2 (Prop_lut2_I1_O)        0.317     5.444 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.444    p_0_in[1]
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.932    13.344    clk_100mhz_IBUF
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[1]/C
                         clock pessimism              0.400    13.743    
                         clock uncertainty           -0.035    13.708    
    SLICE_X46Y137        FDRE (Setup_fdre_C_D)        0.118    13.826    pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                          -5.444    
  -------------------------------------------------------------------
                         slack                                  8.382    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.642ns (55.197%)  route 0.521ns (44.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 13.344 - 10.000 ) 
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           2.261     3.743    clk_100mhz_IBUF
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.518     4.261 f  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.521     4.782    pixCounter_reg_n_0_[0]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.124     4.906 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.906    p_0_in[0]
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.932    13.344    clk_100mhz_IBUF
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[0]/C
                         clock pessimism              0.400    13.743    
                         clock uncertainty           -0.035    13.708    
    SLICE_X46Y137        FDRE (Setup_fdre_C_D)        0.077    13.785    pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.785    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  8.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.925     1.175    clk_100mhz_IBUF
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.164     1.339 r  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.163     1.502    pixCounter_reg_n_0_[0]
    SLICE_X46Y137        LUT2 (Prop_lut2_I0_O)        0.043     1.545 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.545    p_0_in[1]
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.076     1.514    clk_100mhz_IBUF
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[1]/C
                         clock pessimism             -0.339     1.175    
    SLICE_X46Y137        FDRE (Hold_fdre_C_D)         0.131     1.306    pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.925     1.175    clk_100mhz_IBUF
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y137        FDRE (Prop_fdre_C_Q)         0.164     1.339 f  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.163     1.502    pixCounter_reg_n_0_[0]
    SLICE_X46Y137        LUT1 (Prop_lut1_I0_O)        0.045     1.547 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.547    p_0_in[0]
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.076     1.514    clk_100mhz_IBUF
    SLICE_X46Y137        FDRE                                         r  pixCounter_reg[0]/C
                         clock pessimism             -0.339     1.175    
    SLICE_X46Y137        FDRE (Hold_fdre_C_D)         0.120     1.295    pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y137  pixCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y137  pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137  pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137  pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137  pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137  pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137  pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137  pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137  pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y137  pixCounter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.048ns  (logic 1.236ns (20.437%)  route 4.812ns (79.563%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.445ns = ( 16.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[27].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[27].dff/q_reg/Q
                         net (fo=39, routed)          1.701    11.040    CPU/dx/ir/dff_loop[6].dff/q_reg_13
    SLICE_X26Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__191/O
                         net (fo=6, routed)           0.483    11.647    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X26Y158        LUT3 (Prop_lut3_I0_O)        0.124    11.771 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__301/O
                         net (fo=12, routed)          1.006    12.777    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.116    12.893 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__372/O
                         net (fo=103, routed)         0.941    13.834    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X30Y149        LUT2 (Prop_lut2_I1_O)        0.354    14.188 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.681    14.869    CPU/md/count/t0/dff/wClear
    SLICE_X32Y149        FDCE                                         f  CPU/md/count/t0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.505    16.555    CPU/md/count/t0/dff/clk_out1
    SLICE_X32Y149        FDCE                                         r  CPU/md/count/t0/dff/q_reg/C
                         clock pessimism             -0.579    15.976    
                         clock uncertainty           -0.108    15.868    
    SLICE_X32Y149        FDCE (Recov_fdce_C_CLR)     -0.629    15.239    CPU/md/count/t0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.048ns  (logic 1.236ns (20.437%)  route 4.812ns (79.563%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.445ns = ( 16.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[27].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[27].dff/q_reg/Q
                         net (fo=39, routed)          1.701    11.040    CPU/dx/ir/dff_loop[6].dff/q_reg_13
    SLICE_X26Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__191/O
                         net (fo=6, routed)           0.483    11.647    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X26Y158        LUT3 (Prop_lut3_I0_O)        0.124    11.771 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__301/O
                         net (fo=12, routed)          1.006    12.777    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.116    12.893 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__372/O
                         net (fo=103, routed)         0.941    13.834    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X30Y149        LUT2 (Prop_lut2_I1_O)        0.354    14.188 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.681    14.869    CPU/md/count/t1/dff/wClear
    SLICE_X32Y149        FDCE                                         f  CPU/md/count/t1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.505    16.555    CPU/md/count/t1/dff/clk_out1
    SLICE_X32Y149        FDCE                                         r  CPU/md/count/t1/dff/q_reg/C
                         clock pessimism             -0.579    15.976    
                         clock uncertainty           -0.108    15.868    
    SLICE_X32Y149        FDCE (Recov_fdce_C_CLR)     -0.629    15.239    CPU/md/count/t1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.048ns  (logic 1.236ns (20.437%)  route 4.812ns (79.563%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.445ns = ( 16.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[27].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[27].dff/q_reg/Q
                         net (fo=39, routed)          1.701    11.040    CPU/dx/ir/dff_loop[6].dff/q_reg_13
    SLICE_X26Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__191/O
                         net (fo=6, routed)           0.483    11.647    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X26Y158        LUT3 (Prop_lut3_I0_O)        0.124    11.771 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__301/O
                         net (fo=12, routed)          1.006    12.777    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.116    12.893 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__372/O
                         net (fo=103, routed)         0.941    13.834    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X30Y149        LUT2 (Prop_lut2_I1_O)        0.354    14.188 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.681    14.869    CPU/md/count/t2/dff/wClear
    SLICE_X32Y149        FDCE                                         f  CPU/md/count/t2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.505    16.555    CPU/md/count/t2/dff/clk_out1
    SLICE_X32Y149        FDCE                                         r  CPU/md/count/t2/dff/q_reg/C
                         clock pessimism             -0.579    15.976    
                         clock uncertainty           -0.108    15.868    
    SLICE_X32Y149        FDCE (Recov_fdce_C_CLR)     -0.629    15.239    CPU/md/count/t2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        6.048ns  (logic 1.236ns (20.437%)  route 4.812ns (79.563%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.445ns = ( 16.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[27].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[27].dff/q_reg/Q
                         net (fo=39, routed)          1.701    11.040    CPU/dx/ir/dff_loop[6].dff/q_reg_13
    SLICE_X26Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__191/O
                         net (fo=6, routed)           0.483    11.647    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X26Y158        LUT3 (Prop_lut3_I0_O)        0.124    11.771 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__301/O
                         net (fo=12, routed)          1.006    12.777    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.116    12.893 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__372/O
                         net (fo=103, routed)         0.941    13.834    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X30Y149        LUT2 (Prop_lut2_I1_O)        0.354    14.188 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.681    14.869    CPU/md/count/t3/dff/wClear
    SLICE_X32Y149        FDCE                                         f  CPU/md/count/t3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.505    16.555    CPU/md/count/t3/dff/clk_out1
    SLICE_X32Y149        FDCE                                         r  CPU/md/count/t3/dff/q_reg/C
                         clock pessimism             -0.579    15.976    
                         clock uncertainty           -0.108    15.868    
    SLICE_X32Y149        FDCE (Recov_fdce_C_CLR)     -0.629    15.239    CPU/md/count/t3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.911ns  (logic 1.236ns (20.912%)  route 4.675ns (79.088%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.445ns = ( 16.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[27].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[27].dff/q_reg/Q
                         net (fo=39, routed)          1.701    11.040    CPU/dx/ir/dff_loop[6].dff/q_reg_13
    SLICE_X26Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__191/O
                         net (fo=6, routed)           0.483    11.647    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X26Y158        LUT3 (Prop_lut3_I0_O)        0.124    11.771 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__301/O
                         net (fo=12, routed)          1.006    12.777    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.116    12.893 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__372/O
                         net (fo=103, routed)         0.941    13.834    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X30Y149        LUT2 (Prop_lut2_I1_O)        0.354    14.188 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.543    14.732    CPU/md/count/t4/dff/wClear
    SLICE_X31Y149        FDCE                                         f  CPU/md/count/t4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.505    16.555    CPU/md/count/t4/dff/clk_out1
    SLICE_X31Y149        FDCE                                         r  CPU/md/count/t4/dff/q_reg/C
                         clock pessimism             -0.579    15.976    
                         clock uncertainty           -0.108    15.868    
    SLICE_X31Y149        FDCE (Recov_fdce_C_CLR)     -0.629    15.239    CPU/md/count/t4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -14.732    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.911ns  (logic 1.236ns (20.912%)  route 4.675ns (79.088%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.445ns = ( 16.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[27].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[27].dff/q_reg/Q
                         net (fo=39, routed)          1.701    11.040    CPU/dx/ir/dff_loop[6].dff/q_reg_13
    SLICE_X26Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__191/O
                         net (fo=6, routed)           0.483    11.647    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X26Y158        LUT3 (Prop_lut3_I0_O)        0.124    11.771 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__301/O
                         net (fo=12, routed)          1.006    12.777    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.116    12.893 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__372/O
                         net (fo=103, routed)         0.941    13.834    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X30Y149        LUT2 (Prop_lut2_I1_O)        0.354    14.188 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.543    14.732    CPU/md/count/t5/dff/wClear
    SLICE_X31Y149        FDCE                                         f  CPU/md/count/t5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.505    16.555    CPU/md/count/t5/dff/clk_out1
    SLICE_X31Y149        FDCE                                         r  CPU/md/count/t5/dff/q_reg/C
                         clock pessimism             -0.579    15.976    
                         clock uncertainty           -0.108    15.868    
    SLICE_X31Y149        FDCE (Recov_fdce_C_CLR)     -0.629    15.239    CPU/md/count/t5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -14.732    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/mult_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.963ns  (logic 1.210ns (20.293%)  route 4.753ns (79.707%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.445ns = ( 16.555 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[27].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[27].dff/q_reg/Q
                         net (fo=39, routed)          1.701    11.040    CPU/dx/ir/dff_loop[6].dff/q_reg_13
    SLICE_X26Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__191/O
                         net (fo=6, routed)           0.483    11.647    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X26Y158        LUT3 (Prop_lut3_I0_O)        0.124    11.771 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__301/O
                         net (fo=12, routed)          1.006    12.777    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.116    12.893 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__372/O
                         net (fo=103, routed)         0.941    13.834    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.328    14.162 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__371/O
                         net (fo=1, routed)           0.621    14.784    CPU/md/mult_enable/q_reg_0
    SLICE_X30Y149        FDCE                                         f  CPU/md/mult_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.505    16.555    CPU/md/mult_enable/clk_out1
    SLICE_X30Y149        FDCE                                         r  CPU/md/mult_enable/q_reg/C
                         clock pessimism             -0.579    15.976    
                         clock uncertainty           -0.108    15.868    
    SLICE_X30Y149        FDCE (Recov_fdce_C_CLR)     -0.319    15.549    CPU/md/mult_enable/q_reg
  -------------------------------------------------------------------
                         required time                         15.549    
                         arrival time                         -14.784    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[27].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/div_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.465ns  (logic 1.014ns (18.556%)  route 4.451ns (81.444%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.270ns = ( 16.730 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.179ns = ( 8.821 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.632     8.821    CPU/dx/ir/dff_loop[27].dff/nClock
    SLICE_X8Y146         FDRE                                         r  CPU/dx/ir/dff_loop[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y146         FDRE (Prop_fdre_C_Q)         0.518     9.339 r  CPU/dx/ir/dff_loop[27].dff/q_reg/Q
                         net (fo=39, routed)          1.701    11.040    CPU/dx/ir/dff_loop[6].dff/q_reg_13
    SLICE_X26Y158        LUT6 (Prop_lut6_I2_O)        0.124    11.164 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__191/O
                         net (fo=6, routed)           0.483    11.647    CPU/dx/ir/dff_loop[6].dff/q_reg_6
    SLICE_X26Y158        LUT3 (Prop_lut3_I0_O)        0.124    11.771 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__301/O
                         net (fo=12, routed)          1.006    12.777    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X30Y149        LUT2 (Prop_lut2_I0_O)        0.124    12.901 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__299/O
                         net (fo=99, routed)          0.733    13.634    CPU/dx/ir/dff_loop[6].dff/q_reg_4
    SLICE_X31Y151        LUT2 (Prop_lut2_I0_O)        0.124    13.758 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__373/O
                         net (fo=1, routed)           0.528    14.286    CPU/md/div_enable/q_reg_1
    SLICE_X31Y151        FDCE                                         f  CPU/md/div_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.680    16.730    CPU/md/div_enable/clk_out1
    SLICE_X31Y151        FDCE                                         r  CPU/md/div_enable/q_reg/C
                         clock pessimism             -0.579    16.151    
                         clock uncertainty           -0.108    16.044    
    SLICE_X31Y151        FDCE (Recov_fdce_C_CLR)     -0.405    15.639    CPU/md/div_enable/q_reg
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                         -14.286    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             8.514ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[18].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.456ns (13.452%)  route 2.934ns (86.548%))
  Logic Levels:           0  
  Clock Path Skew:        2.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 9.193 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.716ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.812    -3.716    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.456    -3.260 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          2.934    -0.327    CPU/pw/p/dff_loop[18].dff/q_reg_0
    SLICE_X10Y154        FDCE                                         f  CPU/pw/p/dff_loop[18].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.623     6.673    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     6.773 r  q_reg_i_6/O
                         net (fo=1, routed)           0.640     7.413    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.504 r  q_reg_i_3/O
                         net (fo=496, routed)         1.689     9.193    CPU/pw/p/dff_loop[18].dff/nClock
    SLICE_X10Y154        FDCE                                         r  CPU/pw/p/dff_loop[18].dff/q_reg/C
                         clock pessimism             -0.579     8.614    
                         clock uncertainty           -0.108     8.507    
    SLICE_X10Y154        FDCE (Recov_fdce_C_CLR)     -0.319     8.188    CPU/pw/p/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                          8.188    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  8.514    

Slack (MET) :             8.885ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/data_ready/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.456ns (16.532%)  route 2.302ns (83.468%))
  Logic Levels:           0  
  Clock Path Skew:        2.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 9.019 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.716ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.812    -3.716    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.456    -3.260 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          2.302    -0.958    CPU/pw/data_ready/q_reg_5
    SLICE_X11Y149        FDCE                                         f  CPU/pw/data_ready/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.623     6.673    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     6.773 r  q_reg_i_6/O
                         net (fo=1, routed)           0.640     7.413    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.504 r  q_reg_i_3/O
                         net (fo=496, routed)         1.515     9.019    CPU/pw/data_ready/nClock
    SLICE_X11Y149        FDCE                                         r  CPU/pw/data_ready/q_reg/C
                         clock pessimism             -0.579     8.440    
                         clock uncertainty           -0.108     8.332    
    SLICE_X11Y149        FDCE (Recov_fdce_C_CLR)     -0.405     7.927    CPU/pw/data_ready/q_reg
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  8.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.181ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.933ns  (logic 0.367ns (39.338%)  route 0.566ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.566    17.664    CPU/pw/ir/dff_loop[22].dff/q_reg_2
    SLICE_X25Y151        FDCE                                         f  CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.815     9.005    CPU/pw/ir/dff_loop[22].dff/nClock
    SLICE_X25Y151        FDCE                                         r  CPU/pw/ir/dff_loop[22].dff/q_reg/C
                         clock pessimism              0.579     9.584    
                         clock uncertainty            0.108     9.691    
    SLICE_X25Y151        FDCE (Remov_fdce_C_CLR)     -0.208     9.483    CPU/pw/ir/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.483    
                         arrival time                          17.664    
  -------------------------------------------------------------------
                         slack                                  8.181    

Slack (MET) :             8.225ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[20].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.976ns  (logic 0.367ns (37.605%)  route 0.609ns (62.395%))
  Logic Levels:           0  
  Clock Path Skew:        2.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 9.004 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.609    17.707    CPU/pw/p/dff_loop[20].dff/q_reg_0
    SLICE_X22Y155        FDCE                                         f  CPU/pw/p/dff_loop[20].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.814     9.004    CPU/pw/p/dff_loop[20].dff/nClock
    SLICE_X22Y155        FDCE                                         r  CPU/pw/p/dff_loop[20].dff/q_reg/C
                         clock pessimism              0.579     9.583    
                         clock uncertainty            0.108     9.690    
    SLICE_X22Y155        FDCE (Remov_fdce_C_CLR)     -0.208     9.482    CPU/pw/p/dff_loop[20].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.482    
                         arrival time                          17.707    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.322ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.070ns  (logic 0.367ns (34.306%)  route 0.703ns (65.694%))
  Logic Levels:           0  
  Clock Path Skew:        2.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 9.001 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.703    17.801    CPU/pw/p/dff_loop[26].dff/q_reg_0
    SLICE_X28Y155        FDCE                                         f  CPU/pw/p/dff_loop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.811     9.001    CPU/pw/p/dff_loop[26].dff/nClock
    SLICE_X28Y155        FDCE                                         r  CPU/pw/p/dff_loop[26].dff/q_reg/C
                         clock pessimism              0.579     9.580    
                         clock uncertainty            0.108     9.687    
    SLICE_X28Y155        FDCE (Remov_fdce_C_CLR)     -0.208     9.479    CPU/pw/p/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.479    
                         arrival time                          17.801    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.346ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.099ns  (logic 0.367ns (33.397%)  route 0.732ns (66.603%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.732    17.830    CPU/pw/p/dff_loop[3].dff/q_reg_0
    SLICE_X18Y151        FDCE                                         f  CPU/pw/p/dff_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.816     9.006    CPU/pw/p/dff_loop[3].dff/nClock
    SLICE_X18Y151        FDCE                                         r  CPU/pw/p/dff_loop[3].dff/q_reg/C
                         clock pessimism              0.579     9.585    
                         clock uncertainty            0.108     9.692    
    SLICE_X18Y151        FDCE (Remov_fdce_C_CLR)     -0.208     9.484    CPU/pw/p/dff_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.484    
                         arrival time                          17.830    
  -------------------------------------------------------------------
                         slack                                  8.346    

Slack (MET) :             8.346ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.099ns  (logic 0.367ns (33.397%)  route 0.732ns (66.603%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.732    17.830    CPU/pw/p/dff_loop[8].dff/q_reg_0
    SLICE_X18Y151        FDCE                                         f  CPU/pw/p/dff_loop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.816     9.006    CPU/pw/p/dff_loop[8].dff/nClock
    SLICE_X18Y151        FDCE                                         r  CPU/pw/p/dff_loop[8].dff/q_reg/C
                         clock pessimism              0.579     9.585    
                         clock uncertainty            0.108     9.692    
    SLICE_X18Y151        FDCE (Remov_fdce_C_CLR)     -0.208     9.484    CPU/pw/p/dff_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.484    
                         arrival time                          17.830    
  -------------------------------------------------------------------
                         slack                                  8.346    

Slack (MET) :             8.362ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.114ns  (logic 0.367ns (32.942%)  route 0.747ns (67.058%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.747    17.845    CPU/pw/p/dff_loop[14].dff/q_reg_1
    SLICE_X18Y155        FDCE                                         f  CPU/pw/p/dff_loop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.815     9.005    CPU/pw/p/dff_loop[14].dff/nClock
    SLICE_X18Y155        FDCE                                         r  CPU/pw/p/dff_loop[14].dff/q_reg/C
                         clock pessimism              0.579     9.584    
                         clock uncertainty            0.108     9.691    
    SLICE_X18Y155        FDCE (Remov_fdce_C_CLR)     -0.208     9.483    CPU/pw/p/dff_loop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.483    
                         arrival time                          17.845    
  -------------------------------------------------------------------
                         slack                                  8.362    

Slack (MET) :             8.386ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[17].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.138ns  (logic 0.367ns (32.258%)  route 0.771ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.771    17.869    CPU/pw/p/dff_loop[17].dff/q_reg_0
    SLICE_X24Y152        FDCE                                         f  CPU/pw/p/dff_loop[17].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.815     9.005    CPU/pw/p/dff_loop[17].dff/nClock
    SLICE_X24Y152        FDCE                                         r  CPU/pw/p/dff_loop[17].dff/q_reg/C
                         clock pessimism              0.579     9.584    
                         clock uncertainty            0.108     9.691    
    SLICE_X24Y152        FDCE (Remov_fdce_C_CLR)     -0.208     9.483    CPU/pw/p/dff_loop[17].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.483    
                         arrival time                          17.869    
  -------------------------------------------------------------------
                         slack                                  8.386    

Slack (MET) :             8.406ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.212ns  (logic 0.367ns (30.276%)  route 0.845ns (69.724%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.845    17.943    CPU/pw/p/dff_loop[16].dff/q_reg_0
    SLICE_X14Y154        FDCE                                         f  CPU/pw/p/dff_loop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.816     9.006    CPU/pw/p/dff_loop[16].dff/nClock
    SLICE_X14Y154        FDCE                                         r  CPU/pw/p/dff_loop[16].dff/q_reg/C
                         clock pessimism              0.579     9.585    
                         clock uncertainty            0.108     9.692    
    SLICE_X14Y154        FDCE (Remov_fdce_C_CLR)     -0.155     9.537    CPU/pw/p/dff_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.537    
                         arrival time                          17.943    
  -------------------------------------------------------------------
                         slack                                  8.406    

Slack (MET) :             8.406ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.212ns  (logic 0.367ns (30.276%)  route 0.845ns (69.724%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.994ns = ( 9.006 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.845    17.943    CPU/pw/p/dff_loop[19].dff/q_reg_0
    SLICE_X14Y154        FDCE                                         f  CPU/pw/p/dff_loop[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.816     9.006    CPU/pw/p/dff_loop[19].dff/nClock
    SLICE_X14Y154        FDCE                                         r  CPU/pw/p/dff_loop[19].dff/q_reg/C
                         clock pessimism              0.579     9.585    
                         clock uncertainty            0.108     9.692    
    SLICE_X14Y154        FDCE (Remov_fdce_C_CLR)     -0.155     9.537    CPU/pw/p/dff_loop[19].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.537    
                         arrival time                          17.943    
  -------------------------------------------------------------------
                         slack                                  8.406    

Slack (MET) :             8.417ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.169ns  (logic 0.367ns (31.381%)  route 0.802ns (68.619%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 9.005 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.269ns = ( 16.731 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.681    16.731    CPU/pw/r/clk_out1
    SLICE_X25Y155        FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y155        FDRE (Prop_fdre_C_Q)         0.367    17.098 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.802    17.901    CPU/pw/p/dff_loop[6].dff/q_reg_0
    SLICE_X22Y151        FDCE                                         f  CPU/pw/p/dff_loop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1239, routed)        1.776     6.247    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.371 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.093    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.189 r  q_reg_i_3/O
                         net (fo=496, routed)         1.815     9.005    CPU/pw/p/dff_loop[6].dff/nClock
    SLICE_X22Y151        FDCE                                         r  CPU/pw/p/dff_loop[6].dff/q_reg/C
                         clock pessimism              0.579     9.584    
                         clock uncertainty            0.108     9.691    
    SLICE_X22Y151        FDCE (Remov_fdce_C_CLR)     -0.208     9.483    CPU/pw/p/dff_loop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.483    
                         arrival time                          17.901    
  -------------------------------------------------------------------
                         slack                                  8.417    





