

================================================================
== Vivado HLS Report for 'savekeyvalues0'
================================================================
* Date:           Mon Jul 27 23:31:04 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  520|  520|  520|  520|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SAVEKEYVALUES_LOOP  |  513|  513|         3|          1|          1|   512|    yes   |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%offset_kvs_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %offset_kvs)"   --->   Operation 11 'read' 'offset_kvs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kvdram_V_offset_read = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %kvdram_V_offset)"   --->   Operation 12 'read' 'kvdram_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.66ns)   --->   "%add_ln2504 = add i32 %offset_kvs_read, 35950592" [../kernels/acts.cpp:2504]   --->   Operation 13 'add' 'add_ln2504' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i32 %add_ln2504 to i33" [../kernels/acts.cpp:2504]   --->   Operation 14 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln321_4 = zext i26 %kvdram_V_offset_read to i33" [../kernels/acts.cpp:2504]   --->   Operation 15 'zext' 'zext_ln321_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.66ns)   --->   "%add_ln321 = add i33 %zext_ln321, %zext_ln321_4" [../kernels/acts.cpp:2504]   --->   Operation 16 'add' 'add_ln321' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([512 x i512]* %buffer_V)"   --->   Operation 17 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %kvdram_V, [6 x i8]* @p_str47, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str48, [6 x i8]* @p_str49, [1 x i8]* @p_str, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln321_5 = zext i33 %add_ln321 to i64" [../kernels/acts.cpp:2504]   --->   Operation 19 'zext' 'zext_ln321_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%kvdram_V_addr = getelementptr i512* %kvdram_V, i64 %zext_ln321_5" [../kernels/acts.cpp:2504]   --->   Operation 20 'getelementptr' 'kvdram_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (8.75ns)   --->   "%kvdram_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %kvdram_V_addr, i32 512)" [../kernels/acts.cpp:2504]   --->   Operation 21 'writereq' 'kvdram_V_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 22 [1/1] (0.60ns)   --->   "br label %1" [../kernels/acts.cpp:2501]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i10 [ 0, %0 ], [ %i, %SAVEKEYVALUES_LOOP ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.60ns)   --->   "%icmp_ln2501 = icmp eq i10 %i_0, -512" [../kernels/acts.cpp:2501]   --->   Operation 24 'icmp' 'icmp_ln2501' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 25 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.54ns)   --->   "%i = add i10 %i_0, 1" [../kernels/acts.cpp:2501]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2501, label %2, label %SAVEKEYVALUES_LOOP" [../kernels/acts.cpp:2501]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln2504 = zext i10 %i_0 to i64" [../kernels/acts.cpp:2504]   --->   Operation 28 'zext' 'zext_ln2504' <Predicate = (!icmp_ln2501)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_V_addr = getelementptr [512 x i512]* %buffer_V, i64 0, i64 %zext_ln2504" [../kernels/acts.cpp:2504]   --->   Operation 29 'getelementptr' 'buffer_V_addr' <Predicate = (!icmp_ln2501)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.15ns)   --->   "%buffer_V_load = load i512* %buffer_V_addr, align 64" [../kernels/acts.cpp:2504]   --->   Operation 30 'load' 'buffer_V_load' <Predicate = (!icmp_ln2501)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 31 [1/2] (1.15ns)   --->   "%buffer_V_load = load i512* %buffer_V_addr, align 64" [../kernels/acts.cpp:2504]   --->   Operation 31 'load' 'buffer_V_load' <Predicate = (!icmp_ln2501)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 512> <RAM>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str20) nounwind" [../kernels/acts.cpp:2501]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln2501)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str20)" [../kernels/acts.cpp:2501]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = (!icmp_ln2501)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [../kernels/acts.cpp:2502]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln2501)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i512P(i512* %kvdram_V_addr, i512 %buffer_V_load, i64 -1)" [../kernels/acts.cpp:2504]   --->   Operation 35 'write' <Predicate = (!icmp_ln2501)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str20, i32 %tmp)" [../kernels/acts.cpp:2508]   --->   Operation 36 'specregionend' 'empty' <Predicate = (!icmp_ln2501)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [../kernels/acts.cpp:2501]   --->   Operation 37 'br' <Predicate = (!icmp_ln2501)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.75>
ST_6 : Operation 38 [5/5] (8.75ns)   --->   "%kvdram_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)" [../kernels/acts.cpp:2504]   --->   Operation 38 'writeresp' 'kvdram_V_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 8.75>
ST_7 : Operation 39 [4/5] (8.75ns)   --->   "%kvdram_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)" [../kernels/acts.cpp:2504]   --->   Operation 39 'writeresp' 'kvdram_V_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 8.75>
ST_8 : Operation 40 [3/5] (8.75ns)   --->   "%kvdram_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)" [../kernels/acts.cpp:2504]   --->   Operation 40 'writeresp' 'kvdram_V_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 8.75>
ST_9 : Operation 41 [2/5] (8.75ns)   --->   "%kvdram_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)" [../kernels/acts.cpp:2504]   --->   Operation 41 'writeresp' 'kvdram_V_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 8.75>
ST_10 : Operation 42 [1/5] (8.75ns)   --->   "%kvdram_V_addr_wr_res = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %kvdram_V_addr)" [../kernels/acts.cpp:2504]   --->   Operation 42 'writeresp' 'kvdram_V_addr_wr_res' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [../kernels/acts.cpp:2509]   --->   Operation 43 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.34ns
The critical path consists of the following:
	wire read on port 'offset_kvs' [6]  (0 ns)
	'add' operation ('add_ln2504', ../kernels/acts.cpp:2504) [9]  (0.669 ns)
	'add' operation ('add_ln321', ../kernels/acts.cpp:2504) [12]  (0.669 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('kvdram_V_addr', ../kernels/acts.cpp:2504) [14]  (0 ns)
	bus request on port 'kvdram_V' (../kernels/acts.cpp:2504) [15]  (8.75 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../kernels/acts.cpp:2501) [18]  (0 ns)
	'getelementptr' operation ('buffer_V_addr', ../kernels/acts.cpp:2504) [28]  (0 ns)
	'load' operation ('buffer_V_load', ../kernels/acts.cpp:2504) on array 'buffer_V' [29]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'load' operation ('buffer_V_load', ../kernels/acts.cpp:2504) on array 'buffer_V' [29]  (1.16 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus write on port 'kvdram_V' (../kernels/acts.cpp:2504) [30]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'kvdram_V' (../kernels/acts.cpp:2504) [34]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'kvdram_V' (../kernels/acts.cpp:2504) [34]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'kvdram_V' (../kernels/acts.cpp:2504) [34]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'kvdram_V' (../kernels/acts.cpp:2504) [34]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'kvdram_V' (../kernels/acts.cpp:2504) [34]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
