###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         1122   # Number of WRITE/WRITEP commands
num_reads_done                 =       327136   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       289449   # Number of read row buffer hits
num_read_cmds                  =       327136   # Number of READ/READP commands
num_writes_done                =         1124   # Number of read requests issued
num_write_row_hits             =          464   # Number of write row buffer hits
num_act_cmds                   =        38439   # Number of ACT commands
num_pre_cmds                   =        38416   # Number of PRE commands
num_ondemand_pres              =        23552   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8921251   # Cyles of rank active rank.0
rank_active_cycles.1           =      8505324   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1078749   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1494676   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       295920   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2447   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          703   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          920   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1757   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3154   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6179   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          947   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          103   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          119   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16011   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =            5   # Write cmd latency (cycles)
write_latency[100-119]         =            6   # Write cmd latency (cycles)
write_latency[120-139]         =            9   # Write cmd latency (cycles)
write_latency[140-159]         =            9   # Write cmd latency (cycles)
write_latency[160-179]         =           11   # Write cmd latency (cycles)
write_latency[180-199]         =            9   # Write cmd latency (cycles)
write_latency[200-]            =         1071   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       182065   # Read request latency (cycles)
read_latency[40-59]            =        56358   # Read request latency (cycles)
read_latency[60-79]            =        28078   # Read request latency (cycles)
read_latency[80-99]            =        10583   # Read request latency (cycles)
read_latency[100-119]          =         8159   # Read request latency (cycles)
read_latency[120-139]          =         7619   # Read request latency (cycles)
read_latency[140-159]          =         4604   # Read request latency (cycles)
read_latency[160-179]          =         3405   # Read request latency (cycles)
read_latency[180-199]          =         2830   # Read request latency (cycles)
read_latency[200-]             =        23435   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.60102e+06   # Write energy
read_energy                    =  1.31901e+09   # Read energy
act_energy                     =  1.05169e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    5.178e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.17444e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.56686e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.30732e+09   # Active standby energy rank.1
average_read_latency           =      71.9233   # Average read request latency (cycles)
average_interarrival           =      30.4632   # Average request interarrival latency (cycles)
total_energy                   =  1.42439e+10   # Total energy (pJ)
average_power                  =      1424.39   # Average power (mW)
average_bandwidth              =      2.80115   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         1899   # Number of WRITE/WRITEP commands
num_reads_done                 =       390000   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       338161   # Number of read row buffer hits
num_read_cmds                  =       390000   # Number of READ/READP commands
num_writes_done                =         1905   # Number of read requests issued
num_write_row_hits             =          657   # Number of write row buffer hits
num_act_cmds                   =        53213   # Number of ACT commands
num_pre_cmds                   =        53193   # Number of PRE commands
num_ondemand_pres              =        35916   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8621244   # Cyles of rank active rank.0
rank_active_cycles.1           =      8625967   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1378756   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1374033   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       360046   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2172   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          584   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          913   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1811   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3245   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         6147   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          816   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           96   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          136   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15939   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            7   # Write cmd latency (cycles)
write_latency[80-99]           =           10   # Write cmd latency (cycles)
write_latency[100-119]         =           17   # Write cmd latency (cycles)
write_latency[120-139]         =           11   # Write cmd latency (cycles)
write_latency[140-159]         =           20   # Write cmd latency (cycles)
write_latency[160-179]         =           26   # Write cmd latency (cycles)
write_latency[180-199]         =           23   # Write cmd latency (cycles)
write_latency[200-]            =         1783   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       185205   # Read request latency (cycles)
read_latency[40-59]            =        71288   # Read request latency (cycles)
read_latency[60-79]            =        44491   # Read request latency (cycles)
read_latency[80-99]            =        15671   # Read request latency (cycles)
read_latency[100-119]          =        12106   # Read request latency (cycles)
read_latency[120-139]          =        11610   # Read request latency (cycles)
read_latency[140-159]          =         6422   # Read request latency (cycles)
read_latency[160-179]          =         4576   # Read request latency (cycles)
read_latency[180-199]          =         3650   # Read request latency (cycles)
read_latency[200-]             =        34981   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.47981e+06   # Write energy
read_energy                    =  1.57248e+09   # Read energy
act_energy                     =  1.45591e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.61803e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.59536e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.37966e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.3826e+09   # Active standby energy rank.1
average_read_latency           =      85.8297   # Average read request latency (cycles)
average_interarrival           =       25.516   # Average request interarrival latency (cycles)
total_energy                   =  1.45158e+10   # Total energy (pJ)
average_power                  =      1451.58   # Average power (mW)
average_bandwidth              =      3.34426   # Average bandwidth
