//cpu system begin
#ifndef _CPU_SUBSYS_CTRL_H_
#define _CPU_SUBSYS_CTRL_H_
#define CPU_SUBSYS_CTRL_AA64NAA32_OFFSET_REG 0x0
#define CPU_SUBSYS_CTRL_AA64NAA32_RESET_VALUE_REG 0x0000003f
#define CPU_SUBSYS_CTRL_AA64NAA32_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_AA64NAA32_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_AA64NAA32_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_AA64NAA32_AA64NAA32_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_AA64NAA32_AA64NAA32_WIDTH_FIELD 0x6
#define CPU_SUBSYS_CTRL_AA64NAA32_AA64NAA32_RESET_VALUE_FIELD 0x3f
#define CPU_SUBSYS_CTRL_AA64NAA32_AA64NAA32_RESET_MASK_FIELD 0x3f
#define CPU_SUBSYS_CTRL_AA64NAA32_AA64NAA32_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_AA64NAA32_AA64NAA32_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_AA64NAA32_AA64NAA32_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CFGEND_OFFSET_REG 0x4
#define CPU_SUBSYS_CTRL_CFGEND_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CFGEND_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CFGEND_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CFGEND_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_WIDTH_FIELD 0x6
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_RESET_MASK_FIELD 0x3f
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CFGEND_CFGEND_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CFGTE_OFFSET_REG 0x8
#define CPU_SUBSYS_CTRL_CFGTE_RESET_VALUE_REG 0x0000003f
#define CPU_SUBSYS_CTRL_CFGTE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CFGTE_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CFGTE_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_WIDTH_FIELD 0x6
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_RESET_VALUE_FIELD 0x3f
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_RESET_MASK_FIELD 0x3f
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CFGTE_CFGTE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_OFFSET_REG 0xc
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTERIDAFF_CLUSTERIDAFF2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_VINITHI_OFFSET_REG 0x10
#define CPU_SUBSYS_CTRL_VINITHI_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_VINITHI_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_VINITHI_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_VINITHI_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_WIDTH_FIELD 0x6
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_RESET_MASK_FIELD 0x3f
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_VINITHI_VINITHI_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR0L_OFFSET_REG 0x14
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR0L_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR0L_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_WIDTH_FIELD 0x1e
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR0L_RVBARADDR0L_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR0H_OFFSET_REG 0x18
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR0H_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR0H_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR0H_RVBARADDR0H_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR1L_OFFSET_REG 0x1c
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR1L_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR1L_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_WIDTH_FIELD 0x1e
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR1L_RVBARADDR1L_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR1H_OFFSET_REG 0x20
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR1H_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR1H_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR1H_RVBARADDR1H_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR2L_OFFSET_REG 0x24
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR2L_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR2L_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_WIDTH_FIELD 0x1e
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR2L_RVBARADDR2L_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR2H_OFFSET_REG 0x28
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR2H_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR2H_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR2H_RVBARADDR2H_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR3L_OFFSET_REG 0x2c
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR3L_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR3L_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_WIDTH_FIELD 0x1e
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR3L_RVBARADDR3L_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR3H_OFFSET_REG 0x30
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR3H_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR3H_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR3H_RVBARADDR3H_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR4L_OFFSET_REG 0x34
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR4L_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR4L_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RVBARADDR4L_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RVBARADDR4L_WIDTH_FIELD 0x1e
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RVBARADDR4L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RVBARADDR4L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RVBARADDR4L_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RVBARADDR4L_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR4L_RVBARADDR4L_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR4H_OFFSET_REG 0x38
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR4H_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR4H_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RVBARADDR4H_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RVBARADDR4H_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RVBARADDR4H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RVBARADDR4H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RVBARADDR4H_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RVBARADDR4H_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR4H_RVBARADDR4H_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR5L_OFFSET_REG 0x3c
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR5L_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR5L_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RVBARADDR5L_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RVBARADDR5L_WIDTH_FIELD 0x1e
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RVBARADDR5L_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RVBARADDR5L_RESET_MASK_FIELD 0x3fffffff
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RVBARADDR5L_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RVBARADDR5L_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR5L_RVBARADDR5L_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR5H_OFFSET_REG 0x40
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_RVBARADDR5H_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR5H_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RVBARADDR5H_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RVBARADDR5H_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RVBARADDR5H_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RVBARADDR5H_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RVBARADDR5H_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RVBARADDR5H_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_RVBARADDR5H_RVBARADDR5H_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBGCONNECTED_OFFSET_REG 0x44
#define CPU_SUBSYS_CTRL_DBGCONNECTED_RESET_VALUE_REG 0x00000001
#define CPU_SUBSYS_CTRL_DBGCONNECTED_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_DBGCONNECTED_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBGCONNECTED_DBGCONNECTED_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_ASTARTMP_OFFSET_REG 0x48
#define CPU_SUBSYS_CTRL_ASTARTMP_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_ASTARTMP_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_ASTARTMP_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_ASTARTMP_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_WIDTH_FIELD 0x14
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_RESET_VALUE_FIELD 0x00000
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_RESET_MASK_FIELD 0xfffff
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_ASTARTMP_ASTARTMP_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_AENDMP_OFFSET_REG 0x4c
#define CPU_SUBSYS_CTRL_AENDMP_RESET_VALUE_REG 0x000fffff
#define CPU_SUBSYS_CTRL_AENDMP_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_AENDMP_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_AENDMP_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_WIDTH_FIELD 0x14
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_RESET_VALUE_FIELD 0xfffff
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_RESET_MASK_FIELD 0xfffff
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_AENDMP_AENDMP_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_COREINSTRRET_OFFSET_REG 0x50
#define CPU_SUBSYS_CTRL_COREINSTRRET_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_COREINSTRRET_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_COREINSTRRET_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_COREINSTRRET_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_WIDTH_FIELD 0x6
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_RESET_MASK_FIELD 0x3f
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_COREINSTRRET_COREINSTRRET_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_COREINSTRRUN_OFFSET_REG 0x54
#define CPU_SUBSYS_CTRL_COREINSTRRUN_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_COREINSTRRUN_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_COREINSTRRUN_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_COREINSTRRUN_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_WIDTH_FIELD 0x6
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_RESET_MASK_FIELD 0x3f
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_COREINSTRRUN_COREINSTRRUN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_OFFSET_REG 0x58
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTPERSIST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTOUTER_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINTPOU_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BROADCASTCACHE_BROADCASTCACHEMAINT_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_OFFSET_REG 0x70
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_M_BITOFFSET_FIELD 0x1d
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_M_BITOFFSET_FIELD 0x1b
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_M_BITOFFSET_FIELD 0x1a
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_M_BITOFFSET_FIELD 0x19
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_BITOFFSET_FIELD 0xd
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CPUPOR_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CPUPOR_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CPUPOR_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_BITOFFSET_FIELD 0xa
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CPUPOR_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CPUPOR_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CPUPOR_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE5_CORE_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE4_CORE_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE3_CORE_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE2_CORE_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE1_CORE_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_0_CORE0_CORE_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_OFFSET_REG 0x74
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_M_BITOFFSET_FIELD 0x17
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_MBIST_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_DEBUGBLOCK_P_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_PERI_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_GIC_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_AT_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_S_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_SPOR_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPURSTCTRL_1_CLUSTER_P_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_OFFSET_REG 0x78
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_RESET_VALUE_REG 0x00000006
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_M_BITOFFSET_FIELD 0x1f
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_M_BITOFFSET_FIELD 0x1e
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_M_BITOFFSET_FIELD 0x1d
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_M_BITOFFSET_FIELD 0x1b
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_M_BITOFFSET_FIELD 0x1a
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_M_BITOFFSET_FIELD 0x19
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_M_BITOFFSET_FIELD 0x17
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_BITOFFSET_FIELD 0xf
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_CNT_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_BITOFFSET_FIELD 0xe
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_P_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_BITOFFSET_FIELD 0xd
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GT_C_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_PRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_SYSTIMER_CNT_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_BITOFFSET_FIELD 0xa
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_UARTRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART1_PRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_UARTRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_UART0_PRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_DBGRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_GIC_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TSGEN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_STM_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_TPIU_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_PRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL0_CS_TOP_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_OFFSET_REG 0x7c
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_M_BITOFFSET_FIELD 0x1f
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_M_BITOFFSET_FIELD 0x1e
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_M_BITOFFSET_FIELD 0x1d
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_M_BITOFFSET_FIELD 0x1b
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_M_BITOFFSET_FIELD 0x1a
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_M_BITOFFSET_FIELD 0x19
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_M_BITOFFSET_FIELD 0x17
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_BITOFFSET_FIELD 0xf
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_WDT_PRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_BITOFFSET_FIELD 0xe
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_SCLK_QCHN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_BITOFFSET_FIELD 0xd
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_PCLK_QCHN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GICCLK_QCHN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GIC600_QCHN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_BITOFFSET_FIELD 0xa
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_DBGCLK_QCHN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_QCHN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_CS_STM_AXI_QCHN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ATCLK_QCHN_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_ACP_BRIDGE_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_B_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_TOP_G_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_B_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_G2B_CPU_CLUSTER_G_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_B_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_OTHERRSTCTRL1_GTS_B2G_CPU_CLUSTER_G_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_OFFSET_REG 0x80
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_M_BITOFFSET_FIELD 0x1b
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_M_BITOFFSET_FIELD 0x1a
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_M_BITOFFSET_FIELD 0x19
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_M_BITOFFSET_FIELD 0x17
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_BLC_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_BITOFFSET_FIELD 0xa
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_AP_DDR_DWC_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW1_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPU_BW0_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_SYS0_RESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_SRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_NOC_ADB_MRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_SRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_CS_ADB_MRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_SRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_AP_ADB_MRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSRSTCTRL_CPUSYS_MSTBUS_MAINRESETN_I_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_TARGETID_OFFSET_REG 0x90
#define CPU_SUBSYS_CTRL_TARGETID_RESET_VALUE_REG 0x0000ffff
#define CPU_SUBSYS_CTRL_TARGETID_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_TARGETID_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TARGETID_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TARGETID_CS_TARGETID_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_TARGETID_CS_TARGETID_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_TARGETID_CS_TARGETID_RESET_VALUE_FIELD 0x0000ffff
#define CPU_SUBSYS_CTRL_TARGETID_CS_TARGETID_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_TARGETID_CS_TARGETID_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TARGETID_CS_TARGETID_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TARGETID_CS_TARGETID_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_OFFSET_REG 0xa0
#define CPU_SUBSYS_CTRL_BUSQOS0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_BUSQOS0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BUSQOS0_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_AXIAP_DDR_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_AXIAP_DDR_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_AXIAP_DDR_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_AXIAP_DDR_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_AXIAP_DDR_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_AXIAP_DDR_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_AXIAP_DDR_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_AXIAP_DDR_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_AXIAP_DDR_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_AXIAP_DDR_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_AXIAP_DDR_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_AXIAP_DDR_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_AXIAP_DDR_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_AXIAP_DDR_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV1_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV1_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV1_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV1_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV0_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV0_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CPU_SLV0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV0_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV0_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CPU_SLV0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CS_SLV_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CS_SLV_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CS_SLV_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CS_SLV_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CS_SLV_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CS_SLV_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_ARQOS_CS_SLV_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CS_SLV_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CS_SLV_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CS_SLV_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CS_SLV_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CS_SLV_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CS_SLV_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS0_MSTBUS_AWQOS_CS_SLV_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_OFFSET_REG 0xa4
#define CPU_SUBSYS_CTRL_BUSQOS1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_BUSQOS1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BUSQOS1_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_AXIAP_CFG_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_AXIAP_CFG_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_AXIAP_CFG_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_AXIAP_CFG_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_AXIAP_CFG_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_AXIAP_CFG_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_AXIAP_CFG_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_AXIAP_CFG_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_AXIAP_CFG_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_AXIAP_CFG_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_AXIAP_CFG_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_AXIAP_CFG_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_AXIAP_CFG_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_AXIAP_CFG_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_CPU_PERISLV_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_CPU_PERISLV_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_CPU_PERISLV_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_CPU_PERISLV_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_CPU_PERISLV_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_CPU_PERISLV_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_ARQOS_CPU_PERISLV_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_CPU_PERISLV_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_CPU_PERISLV_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_CPU_PERISLV_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_CPU_PERISLV_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_CPU_PERISLV_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_CPU_PERISLV_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSQOS1_CFGBUS_AWQOS_CPU_PERISLV_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_OFFSET_REG 0xc0
#define CPU_SUBSYS_CTRL_LPCENABLE_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_LPCENABLE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_LPCENABLE_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GIC600_LPC_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_DBGCLK_LPC_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_SCLK_LPC_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_PCLK_LPC_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_GICCLK_LPC_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_ATCLK_LPC_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_LPCENABLE_CS_STM_LPC_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_OFFSET_REG 0xe0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVNETO_ACK_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_GEN_CPU_EVENTI_REQ_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_OFFSET_REG 0xe4
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVNETO_REQ_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_EVENT_ST_CPU_EVENTI_ACK_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_OFFSET_REG 0x100
#define CPU_SUBSYS_CTRL_CBWBYPASS_RESET_VALUE_REG 0x00000003
#define CPU_SUBSYS_CTRL_CBWBYPASS_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBWBYPASS_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW1_CBW_BYPASS_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBWBYPASS_BW0_CBW_BYPASS_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSIDLE_OFFSET_REG 0x104
#define CPU_SUBSYS_CTRL_BUSIDLE_RESET_VALUE_REG 0x0000000b
#define CPU_SUBSYS_CTRL_BUSIDLE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_BUSIDLE_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_ETR_AXIBUS_IDLE_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_BUSIDLE_ETR_AXIBUS_IDLE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_ETR_AXIBUS_IDLE_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_ETR_AXIBUS_IDLE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_ETR_AXIBUS_IDLE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_ETR_AXIBUS_IDLE_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSIDLE_ETR_AXIBUS_IDLE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSIDLE_BW1_BUS_IDLE_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW1_BUS_IDLE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW1_BUS_IDLE_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW1_BUS_IDLE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW1_BUS_IDLE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW1_BUS_IDLE_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSIDLE_BW1_BUS_IDLE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSIDLE_BW0_BUS_IDLE_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSIDLE_BW0_BUS_IDLE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW0_BUS_IDLE_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW0_BUS_IDLE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW0_BUS_IDLE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_BUSIDLE_BW0_BUS_IDLE_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_BUSIDLE_BW0_BUS_IDLE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_OFFSET_REG 0x108
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW1_BUS_CLEAR_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_BUS_CLEAR_CBW0_BUS_CLEAR_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_OFFSET_REG 0x10c
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_RESET_VALUE_REG 0x00000003
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW1_EXCLUSIVE_SWITCH_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW1_EXCLUSIVE_SWITCH_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW1_EXCLUSIVE_SWITCH_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW1_EXCLUSIVE_SWITCH_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW1_EXCLUSIVE_SWITCH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW1_EXCLUSIVE_SWITCH_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW1_EXCLUSIVE_SWITCH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW0_EXCLUSIVE_SWITCH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW0_EXCLUSIVE_SWITCH_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW0_EXCLUSIVE_SWITCH_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW0_EXCLUSIVE_SWITCH_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW0_EXCLUSIVE_SWITCH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW0_EXCLUSIVE_SWITCH_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_SWITCH_CBW0_EXCLUSIVE_SWITCH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_OFFSET_REG 0x110
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW1_EXCLUSIVE_CLEAR_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW1_EXCLUSIVE_CLEAR_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW1_EXCLUSIVE_CLEAR_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW1_EXCLUSIVE_CLEAR_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW1_EXCLUSIVE_CLEAR_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW1_EXCLUSIVE_CLEAR_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW1_EXCLUSIVE_CLEAR_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW0_EXCLUSIVE_CLEAR_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW0_EXCLUSIVE_CLEAR_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW0_EXCLUSIVE_CLEAR_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW0_EXCLUSIVE_CLEAR_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW0_EXCLUSIVE_CLEAR_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW0_EXCLUSIVE_CLEAR_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_CLEAR_CBW0_EXCLUSIVE_CLEAR_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_OFFSET_REG 0x114
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_CBW0_EXCLUSIVE_ADDR_LOW_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_CBW0_EXCLUSIVE_ADDR_LOW_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_CBW0_EXCLUSIVE_ADDR_LOW_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_CBW0_EXCLUSIVE_ADDR_LOW_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_CBW0_EXCLUSIVE_ADDR_LOW_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_CBW0_EXCLUSIVE_ADDR_LOW_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO0_CBW0_EXCLUSIVE_ADDR_LOW_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_OFFSET_REG 0x118
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_TYPE_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_TYPE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_TYPE_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_TYPE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_TYPE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_TYPE_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_TYPE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_CPUID_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_CPUID_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_CPUID_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_CPUID_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_CPUID_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_CPUID_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_CPUID_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_ADDR_HIGH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_ADDR_HIGH_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_ADDR_HIGH_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_ADDR_HIGH_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_ADDR_HIGH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_ADDR_HIGH_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW0_EXCL_INFO1_CBW0_EXCLUSIVE_ADDR_HIGH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_OFFSET_REG 0x11c
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_CBW1_EXCLUSIVE_ADDR_LOW_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_CBW1_EXCLUSIVE_ADDR_LOW_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_CBW1_EXCLUSIVE_ADDR_LOW_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_CBW1_EXCLUSIVE_ADDR_LOW_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_CBW1_EXCLUSIVE_ADDR_LOW_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_CBW1_EXCLUSIVE_ADDR_LOW_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO0_CBW1_EXCLUSIVE_ADDR_LOW_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_OFFSET_REG 0x120
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_TYPE_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_TYPE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_TYPE_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_TYPE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_TYPE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_TYPE_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_TYPE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_CPUID_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_CPUID_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_CPUID_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_CPUID_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_CPUID_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_CPUID_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_CPUID_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_ADDR_HIGH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_ADDR_HIGH_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_ADDR_HIGH_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_ADDR_HIGH_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_ADDR_HIGH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_ADDR_HIGH_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW1_EXCL_INFO1_CBW1_EXCLUSIVE_ADDR_HIGH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_OFFSET_REG 0x140
#define CPU_SUBSYS_CTRL_CRGREGEN0_RESET_VALUE_REG 0x00001f3f
#define CPU_SUBSYS_CTRL_CRGREGEN0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN0_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_M_BITOFFSET_FIELD 0x1b
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_M_BITOFFSET_FIELD 0x1a
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_M_BITOFFSET_FIELD 0x19
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_DAP_PCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_PERI_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_BITOFFSET_FIELD 0xa
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_GIC_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_CS_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CPU_SCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE5_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE4_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE3_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE2_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE1_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN0_CORE0_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_OFFSET_REG 0x144
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_RESET_VALUE_REG 0x00001f3f
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_DAP_PCLK_ST_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_DAP_PCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_DAP_PCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_DAP_PCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_DAP_PCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_DAP_PCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_DAP_PCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_PERI_CLK_ST_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_PERI_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_PERI_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_PERI_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_PERI_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_PERI_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_PERI_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_GIC_CLK_ST_BITOFFSET_FIELD 0xa
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_GIC_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_GIC_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_GIC_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_GIC_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_GIC_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_GIC_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_CS_CLK_ST_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_CS_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_CS_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_CS_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_CS_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_CS_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_CS_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_SCLK_ST_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_SCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_SCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_SCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_SCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_SCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CPU_SCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE5_CLK_ST_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE5_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE5_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE5_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE5_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE5_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE5_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE4_CLK_ST_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE4_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE4_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE4_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE4_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE4_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE4_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE3_CLK_ST_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE3_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE3_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE3_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE3_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE3_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE3_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE2_CLK_ST_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE2_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE2_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE2_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE2_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE2_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE2_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE1_CLK_ST_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE1_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE1_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE1_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE1_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE1_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE1_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE0_CLK_ST_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE0_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE0_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE0_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE0_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE0_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST0_CORE0_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_OFFSET_REG 0x148
#define CPU_SUBSYS_CTRL_CRGREGEN1_RESET_VALUE_REG 0x0000ffff
#define CPU_SUBSYS_CTRL_CRGREGEN1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN1_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_M_BITOFFSET_FIELD 0x1f
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_M_BITOFFSET_FIELD 0x1e
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_M_BITOFFSET_FIELD 0x1d
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_M_BITOFFSET_FIELD 0x1b
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_M_BITOFFSET_FIELD 0x1a
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_M_BITOFFSET_FIELD 0x19
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_M_BITOFFSET_FIELD 0x17
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_BITOFFSET_FIELD 0xf
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS2_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_BITOFFSET_FIELD 0xe
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_SYS1_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_BITOFFSET_FIELD 0xd
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CNT_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_CCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GENERIC_TIMER_PCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_BITOFFSET_FIELD 0xa
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_CNT_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_SYSTIMER_PCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_UARTCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART1_PCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_UARTCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_UART0_PCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GIC600_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_GTS_GEN_CNT_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_TRACEIN_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN1_CS_TOP_PCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_OFFSET_REG 0x14c
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_RESET_VALUE_REG 0x0000ffff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS2_CLK_ST_BITOFFSET_FIELD 0xf
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS2_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS2_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS2_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS2_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS2_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS2_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS1_CLK_ST_BITOFFSET_FIELD 0xe
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS1_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS1_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS1_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS1_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS1_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_SYS1_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CNT_CLK_ST_BITOFFSET_FIELD 0xd
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CNT_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CNT_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CNT_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CNT_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CNT_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CNT_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CCLK_ST_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_CCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_PCLK_ST_BITOFFSET_FIELD 0xb
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_PCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_PCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_PCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_PCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_PCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GENERIC_TIMER_PCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_BITOFFSET_FIELD 0xa
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_CNT_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_SYSTIMER_PCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_UARTCLK_ST_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_UARTCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_UARTCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_UARTCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_UARTCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_UARTCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_UARTCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_PCLK_ST_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_PCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_PCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_PCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_PCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_PCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART1_PCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_UARTCLK_ST_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_UARTCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_UARTCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_UARTCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_UARTCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_UARTCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_UARTCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_PCLK_ST_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_PCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_PCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_PCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_PCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_PCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_UART0_PCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GIC600_CLK_ST_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GIC600_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GIC600_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GIC600_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GIC600_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GIC600_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GIC600_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_GEN_CNT_CLK_ST_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_GEN_CNT_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_GEN_CNT_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_GEN_CNT_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_GEN_CNT_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_GEN_CNT_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_GTS_GEN_CNT_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_TRACEIN_CLK_ST_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_TRACEIN_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_TRACEIN_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_TRACEIN_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_TRACEIN_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_TRACEIN_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_TRACEIN_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_CLK_ST_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_PCLK_ST_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_PCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_PCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_PCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_PCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_PCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST1_CS_TOP_PCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_OFFSET_REG 0x150
#define CPU_SUBSYS_CTRL_CRGREGEN2_RESET_VALUE_REG 0x000001ff
#define CPU_SUBSYS_CTRL_CRGREGEN2_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN2_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_M_BITOFFSET_FIELD 0x17
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_WDT_PCLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_SYS1_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CFG_BUS_CPU_SYS_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS1_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_SYS0_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_DATA_BUS_CPU_SYS_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_CPU_SUBSYS_LPC_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_SYS0_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN2_ACP_CPU_SYS_CLK_REG_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_OFFSET_REG 0x154
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_RESET_VALUE_REG 0x000001ff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_WDT_PCLK_ST_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_WDT_PCLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_WDT_PCLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_WDT_PCLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_WDT_PCLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_WDT_PCLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_WDT_PCLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_SYS1_CLK_ST_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_SYS1_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_SYS1_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_SYS1_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_SYS1_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_SYS1_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_SYS1_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_CPU_SYS_CLK_ST_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_CPU_SYS_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_CPU_SYS_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_CPU_SYS_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_CPU_SYS_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_CPU_SYS_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CFG_BUS_CPU_SYS_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS1_CLK_ST_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS1_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS1_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS1_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS1_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS1_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS1_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS0_CLK_ST_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS0_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS0_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS0_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS0_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS0_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_SYS0_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_CPU_SYS_CLK_ST_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_CPU_SYS_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_CPU_SYS_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_CPU_SYS_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_CPU_SYS_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_CPU_SYS_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_DATA_BUS_CPU_SYS_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CPU_SUBSYS_LPC_CLK_ST_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CPU_SUBSYS_LPC_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CPU_SUBSYS_LPC_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CPU_SUBSYS_LPC_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CPU_SUBSYS_LPC_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CPU_SUBSYS_LPC_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_CPU_SUBSYS_LPC_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_SYS0_CLK_ST_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_SYS0_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_SYS0_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_SYS0_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_SYS0_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_SYS0_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_SYS0_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_CPU_SYS_CLK_ST_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_CPU_SYS_CLK_ST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_CPU_SYS_CLK_ST_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_CPU_SYS_CLK_ST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_CPU_SYS_CLK_ST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_CPU_SYS_CLK_ST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CRGREGEN_ST2_ACP_CPU_SYS_CLK_ST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_OFFSET_REG 0x160
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SYS_TIME_CFG_SYS_TIMER_HALTON_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_OFFSET_REG 0x170
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_WIDTH_FIELD 0x6
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_RESET_MASK_FIELD 0x3f
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_WIDTH_FIELD 0x6
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_RESET_MASK_FIELD 0x3f
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_INNTER_ST_CPU_WFI_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_OFFSET_REG 0x180
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCL_CORE0_PCL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_OFFSET_REG 0x184
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE0_PCH_CORE0_PCH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_OFFSET_REG 0x188
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCL_CORE1_PCL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_OFFSET_REG 0x18c
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE1_PCH_CORE1_PCH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_OFFSET_REG 0x190
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCL_CORE2_PCL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_OFFSET_REG 0x194
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE2_PCH_CORE2_PCH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_OFFSET_REG 0x198
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCL_CORE3_PCL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_OFFSET_REG 0x19c
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE3_PCH_CORE3_PCH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_OFFSET_REG 0x1a0
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCL_CORE4_PCL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_OFFSET_REG 0x1a4
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE4_PCH_CORE4_PCH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_OFFSET_REG 0x1a8
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCL_CORE5_PCL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_OFFSET_REG 0x1ac
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CPU_CORE5_PCH_CORE5_PCH_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_OFFSET_REG 0x1c0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_M_BITOFFSET_FIELD 0x17
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_ARCACHE_M0_BYP_DOMAIN0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_CLUSTER_AWCACHE_M0_BYP_DOMAIN0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_OFFSET_REG 0x1c4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_RESET_VALUE_REG 0x0000fff2
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_CLUSTER_AWCACHE_M0_CFG_DOMAIN0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_OFFSET_REG 0x1c8
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_RESET_VALUE_REG 0x0000fff2
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_CLUSTER_ARCACHE_M0_CFG_DOMAIN0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_OFFSET_REG 0x1cc
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_M_BITOFFSET_FIELD 0x17
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_M_BITOFFSET_FIELD 0x13
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_M_BITOFFSET_FIELD 0x12
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_BITOFFSET_FIELD 0x7
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_ARCACHE_M1_BYP_DOMAIN0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_BITOFFSET_FIELD 0x3
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_BITOFFSET_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_CLUSTER_AWCACHE_M1_BYP_DOMAIN0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_OFFSET_REG 0x1d0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_RESET_VALUE_REG 0x0000fff2
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_CLUSTER_AWCACHE_M1_CFG_DOMAIN0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_OFFSET_REG 0x1d4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_RESET_VALUE_REG 0x0000fff2
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN3_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN2_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_RESET_VALUE_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN1_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_CLUSTER_ARCACHE_M1_CFG_DOMAIN0_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_ECC_IRQ_OFFSET_REG 0x1e0
#define CPU_SUBSYS_CTRL_ECC_IRQ_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_ECC_IRQ_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_ECC_IRQ_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_ECC_IRQ_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_WIDTH_FIELD 0x7
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_RESET_MASK_FIELD 0x7f
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_ECC_IRQ_ERRIRQ_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_OFFSET_REG 0x1e4
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_M_WIDTH_FIELD 0x7
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_M_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_M_RESET_MASK_FIELD 0x7f
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_WIDTH_FIELD 0x7
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_RESET_MASK_FIELD 0x7f
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_ECC_IRQ_MASK_ERRIRQ_MASK_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_FAULT_IRQ_OFFSET_REG 0x1e8
#define CPU_SUBSYS_CTRL_FAULT_IRQ_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_FAULT_IRQ_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_FAULT_IRQ_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_FAULT_IRQ_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_FAULT_IRQ_FAULTIRQ_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_FAULT_IRQ_FAULTIRQ_WIDTH_FIELD 0x7
#define CPU_SUBSYS_CTRL_FAULT_IRQ_FAULTIRQ_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_FAULT_IRQ_FAULTIRQ_RESET_MASK_FIELD 0x7f
#define CPU_SUBSYS_CTRL_FAULT_IRQ_FAULTIRQ_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_FAULT_IRQ_FAULTIRQ_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_FAULT_IRQ_FAULTIRQ_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_OFFSET_REG 0x1ec
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_M_WIDTH_FIELD 0x7
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_M_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_M_RESET_MASK_FIELD 0x7f
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_WIDTH_FIELD 0x7
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_RESET_MASK_FIELD 0x7f
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_FAULT_IRQ_MASK_FAULTIRQ_MASK_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_OFFSET_REG 0x1f0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_ERR_IRQ_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_ERR_IRQ_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_ERR_IRQ_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_ERR_IRQ_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_ERR_IRQ_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_ERR_IRQ_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_ERR_IRQ_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_FAULT_IRQ_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_FAULT_IRQ_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_FAULT_IRQ_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_FAULT_IRQ_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_FAULT_IRQ_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_FAULT_IRQ_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_GIC_FAULT_IRQ_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_OFFSET_REG 0x1f4
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_ERR_IRQ_MASK_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_GIC600_ERR_FAULT_MASK_GIC_FAULT_IRQ_MASK_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_OFFSET_REG 0x1f8
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW1_EXCLUSIVE_IRQ_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW1_EXCLUSIVE_IRQ_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW1_EXCLUSIVE_IRQ_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW1_EXCLUSIVE_IRQ_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW1_EXCLUSIVE_IRQ_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW1_EXCLUSIVE_IRQ_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW1_EXCLUSIVE_IRQ_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW0_EXCLUSIVE_IRQ_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW0_EXCLUSIVE_IRQ_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW0_EXCLUSIVE_IRQ_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW0_EXCLUSIVE_IRQ_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW0_EXCLUSIVE_IRQ_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW0_EXCLUSIVE_IRQ_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_CBW0_EXCLUSIVE_IRQ_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_OFFSET_REG 0x1fc
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW1_EXCLUSIVE_IRQ_MASK_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_CBW_EXCL_IRQ_MASK_CBW0_EXCLUSIVE_IRQ_MASK_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_OFFSET_REG 0x200
#define CPU_SUBSYS_CTRL_USER_CFG_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_USER_CFG_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_USER_CFG_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_M_BITOFFSET_FIELD 0x16
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_M_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_M_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_BITOFFSET_FIELD 0x6
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_READ_ACCESS_TYPE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_COMPRESS_TYPE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_WRITE_ACCESS_TYPE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_WIDTH_FIELD 0x4
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_RESET_MASK_FIELD 0xf
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_DOMAIN_ID_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_START_OFFSET_REG 0x204
#define CPU_SUBSYS_CTRL_USER_CFG_START_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_USER_CFG_START_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_USER_CFG_START_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_START_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_START_USER_CFG_START_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_START_USER_CFG_START_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_START_USER_CFG_START_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_USER_CFG_START_USER_CFG_START_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_START_USER_CFG_START_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_START_USER_CFG_START_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_USER_CFG_START_USER_CFG_START_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_OFFSET_REG 0x220
#define CPU_SUBSYS_CTRL_WDT_CTRL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_WDT_CTRL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_WDT_CTRL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_SPEED_UP_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_CTRL_WDT_PAUSE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_OFFSET_REG 0x224
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_WDT_SYS_RST_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_WDT_SYS_RST_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_WDT_SYS_RST_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_WDT_SYS_RST_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_WDT_SYS_RST_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_WDT_SYS_RST_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_WDT_RST_STATUS_WDT_SYS_RST_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_OFFSET_REG 0x240
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_M_BITOFFSET_FIELD 0x1d
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_M_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_M_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_M_BITOFFSET_FIELD 0x1c
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_M_BITOFFSET_FIELD 0x19
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_M_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_M_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_M_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_M_BITOFFSET_FIELD 0x15
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_M_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_M_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_M_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_M_BITOFFSET_FIELD 0x11
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_M_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_M_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_M_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_M_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_M_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_M_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_M_IS_READABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_M_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_M_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_BITOFFSET_FIELD 0xd
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_SEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_ACP_DBG_CNT_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_BITOFFSET_FIELD 0x9
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_SEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_S_DBG_CNT_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_BITOFFSET_FIELD 0x5
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_SEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_CFG_M_DBG_CNT_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_BITOFFSET_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_SEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_CTRL_CPU_M_DBG_CNT_EN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_OFFSET_REG 0x244
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_ACP_DBG_CNT_BITOFFSET_FIELD 0x18
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_ACP_DBG_CNT_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_ACP_DBG_CNT_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_ACP_DBG_CNT_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_ACP_DBG_CNT_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_ACP_DBG_CNT_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_ACP_DBG_CNT_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_S_DBG_CNT_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_S_DBG_CNT_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_S_DBG_CNT_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_S_DBG_CNT_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_S_DBG_CNT_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_S_DBG_CNT_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_S_DBG_CNT_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_M_DBG_CNT_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_M_DBG_CNT_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_M_DBG_CNT_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_M_DBG_CNT_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_M_DBG_CNT_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_M_DBG_CNT_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_CFG_M_DBG_CNT_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_M_DBG_CNT_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_M_DBG_CNT_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_M_DBG_CNT_RESET_VALUE_FIELD 0x00
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_M_DBG_CNT_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_M_DBG_CNT_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_M_DBG_CNT_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_DBG_AXI_CNT_RD_CPU_M_DBG_CNT_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_OFFSET_REG 0x300
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLPLV_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLPLV_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLPLV_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLPLV_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLPLV_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLPLV_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLPLV_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLP_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLP_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLP_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLP_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLP_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLP_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_DSLP_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_SD_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_SD_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_SD_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_SD_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_SD_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_SD_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_COMMON_PORT_SD_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_OFFSET_REG 0x304
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RESET_VALUE_REG 0x00000012
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_WTSEL_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_WTSEL_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_WTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_WTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_WTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_WTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_WTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RTSEL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RTSEL_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RTSEL_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_SINGLE_PORT_RTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_2PRF_OFFSET_REG 0x308
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RESET_VALUE_REG 0x00000112
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_SRAM_2PRF_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RCT_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RCT_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RCT_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RCT_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RCT_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RCT_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_RCT_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_2PRF_WCT_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_SRAM_2PRF_WCT_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_2PRF_WCT_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_WCT_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_2PRF_WCT_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_WCT_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_WCT_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_2PRF_KP_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_2PRF_KP_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_2PRF_KP_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_2PRF_KP_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_2PRF_KP_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_KP_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_2PRF_KP_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_OFFSET_REG 0x30c
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RESET_VALUE_REG 0x00000112
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_MTSEL_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_MTSEL_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_MTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_MTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_MTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_MTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_MTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_WTSEL_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_WTSEL_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_WTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_WTSEL_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_WTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_WTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_WTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RTSEL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RTSEL_WIDTH_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RTSEL_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RTSEL_RESET_MASK_FIELD 0x7
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_UHD2PRF_RTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_OFFSET_REG 0x310
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RESET_VALUE_REG 0x00011003
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_SAPW_BITOFFSET_FIELD 0x14
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_SAPW_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_SAPW_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_SAPW_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_SAPW_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_SAPW_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_SAPW_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_WTSEL_BITOFFSET_FIELD 0x10
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_WTSEL_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_WTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_WTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_WTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_WTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_WTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RTSEL_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RTSEL_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_RTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_TURBO_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_TURBO_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_TURBO_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_TURBO_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_TURBO_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_TURBO_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_TURBO_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_ECEB_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_ECEB_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_ECEB_RESET_VALUE_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_ECEB_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_ECEB_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_ECEB_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_ECEB_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_LREN_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_LREN_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_LREN_RESET_VALUE_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_LREN_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_LREN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_LREN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_L1CACHE_LREN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_HD_OFFSET_REG 0x314
#define CPU_SUBSYS_CTRL_SRAM_HD_RESET_VALUE_REG 0x00001112
#define CPU_SUBSYS_CTRL_SRAM_HD_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_SRAM_HD_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASSEL_BITOFFSET_FIELD 0xc
#define CPU_SUBSYS_CTRL_SRAM_HD_WASSEL_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_HD_WASSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_HD_WASSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_HD_WASEN_BITOFFSET_FIELD 0x8
#define CPU_SUBSYS_CTRL_SRAM_HD_WASEN_WIDTH_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASEN_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASEN_RESET_MASK_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASEN_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASEN_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WASEN_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_HD_WTSEL_BITOFFSET_FIELD 0x4
#define CPU_SUBSYS_CTRL_SRAM_HD_WTSEL_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_HD_WTSEL_RESET_VALUE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_HD_WTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_WTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_HD_RTSEL_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_SRAM_HD_RTSEL_WIDTH_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_HD_RTSEL_RESET_VALUE_FIELD 0x2
#define CPU_SUBSYS_CTRL_SRAM_HD_RTSEL_RESET_MASK_FIELD 0x3
#define CPU_SUBSYS_CTRL_SRAM_HD_RTSEL_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_RTSEL_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_SRAM_HD_RTSEL_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_ID_REG_OFFSET_REG 0x320
#define CPU_SUBSYS_CTRL_ID_REG_RESET_VALUE_REG 0x00000001
#define CPU_SUBSYS_CTRL_ID_REG_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_ID_REG_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_ID_REG_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_ID_REG_VALUE_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_ID_REG_VALUE_WIDTH_FIELD 0x8
#define CPU_SUBSYS_CTRL_ID_REG_VALUE_RESET_VALUE_FIELD 0x01
#define CPU_SUBSYS_CTRL_ID_REG_VALUE_RESET_MASK_FIELD 0xff
#define CPU_SUBSYS_CTRL_ID_REG_VALUE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_ID_REG_VALUE_IS_WRITABLE_FIELD 0x0
#define CPU_SUBSYS_CTRL_ID_REG_VALUE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_TEST_REG0_OFFSET_REG 0x324
#define CPU_SUBSYS_CTRL_TEST_REG0_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_TEST_REG0_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG0_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TEST_REG0_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TEST_REG0_VALUE_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_TEST_REG0_VALUE_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_TEST_REG0_VALUE_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_TEST_REG0_VALUE_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG0_VALUE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TEST_REG0_VALUE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TEST_REG0_VALUE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_TEST_REG1_OFFSET_REG 0x328
#define CPU_SUBSYS_CTRL_TEST_REG1_RESET_VALUE_REG 0x00000000
#define CPU_SUBSYS_CTRL_TEST_REG1_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG1_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TEST_REG1_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TEST_REG1_VALUE_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_TEST_REG1_VALUE_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_TEST_REG1_VALUE_RESET_VALUE_FIELD 0x00000000
#define CPU_SUBSYS_CTRL_TEST_REG1_VALUE_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG1_VALUE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TEST_REG1_VALUE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TEST_REG1_VALUE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_TEST_REG2_OFFSET_REG 0x32c
#define CPU_SUBSYS_CTRL_TEST_REG2_RESET_VALUE_REG 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG2_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG2_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TEST_REG2_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TEST_REG2_VALUE_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_TEST_REG2_VALUE_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_TEST_REG2_VALUE_RESET_VALUE_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG2_VALUE_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG2_VALUE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TEST_REG2_VALUE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TEST_REG2_VALUE_IS_RESERVED_FIELD 0x0
#define CPU_SUBSYS_CTRL_TEST_REG3_OFFSET_REG 0x330
#define CPU_SUBSYS_CTRL_TEST_REG3_RESET_VALUE_REG 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG3_RESET_MASK_REG 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG3_IS_READABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TEST_REG3_IS_WRITABLE_REG 0x1
#define CPU_SUBSYS_CTRL_TEST_REG3_VALUE_BITOFFSET_FIELD 0x0
#define CPU_SUBSYS_CTRL_TEST_REG3_VALUE_WIDTH_FIELD 0x20
#define CPU_SUBSYS_CTRL_TEST_REG3_VALUE_RESET_VALUE_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG3_VALUE_RESET_MASK_FIELD 0xffffffff
#define CPU_SUBSYS_CTRL_TEST_REG3_VALUE_IS_READABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TEST_REG3_VALUE_IS_WRITABLE_FIELD 0x1
#define CPU_SUBSYS_CTRL_TEST_REG3_VALUE_IS_RESERVED_FIELD 0x0



//bring up register
#define CTRL_BASE_ADDR		(0x00800000)

#define RVBARADDR0H              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR0H_OFFSET_REG)
#define RVBARADDR0L              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR0L_OFFSET_REG)
#define RVBARADDR1H              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR1H_OFFSET_REG)
#define RVBARADDR1L              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR1L_OFFSET_REG)
#define RVBARADDR2H              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR2H_OFFSET_REG)
#define RVBARADDR2L              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR2L_OFFSET_REG)
#define RVBARADDR3H              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR3H_OFFSET_REG)
#define RVBARADDR3L              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR3L_OFFSET_REG)
#define RVBARADDR4H              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR4H_OFFSET_REG)
#define RVBARADDR4L              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR4L_OFFSET_REG)
#define RVBARADDR5H              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR5H_OFFSET_REG)
#define RVBARADDR5L              (CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_RVBARADDR5L_OFFSET_REG)

#define ASTARTMP		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_ASTARTMP_OFFSET_REG)
#define AENDMP			(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_AENDMP_OFFSET_REG)

#define CBWBYPASS		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CBWBYPASS_OFFSET_REG)

#define	BUSRSTCTRL		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_BUSRSTCTRL_OFFSET_REG)
#define OTHERRSTCTRL0		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_OTHERRSTCTRL0_OFFSET_REG)
#define OTHERRSTCTRL1		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_OTHERRSTCTRL1_OFFSET_REG)

#define CLUSTER_CACHE_M0_BYP	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_CACHE_M0_BYP_OFFSET_REG)
#define CLUSTER_AWCACHE_M0_VAL	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M0_VAL_OFFSET_REG)
#define ARCACHE_M0_VAL		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M0_VAL_OFFSET_REG)
#define CLUSTER_CACHE_M1_BYP	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_CACHE_M1_BYP_OFFSET_REG)
#define CLUSTER_AWCACHE_M1_VAL	(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_AWCACHE_M1_VAL_OFFSET_REG)
#define	ARCACHE_M1_VAL		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CLUSTER_ARCACHE_M1_VAL_OFFSET_REG)

#define CPURSTCTRL_1		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CPURSTCTRL_1_OFFSET_REG)
#define CPURSTCTRL_0		(CTRL_BASE_ADDR + CPU_SUBSYS_CTRL_CPURSTCTRL_0_OFFSET_REG)
//cpu system end

#endif

//reset register begin
#define TOP_SOURTH_0_CSR		0x00400000
#define TOP_SOUTH_0_DATA_MHR_REQ	(TOP_SOURTH_0_CSR + 0x20)
#define TOP_SOUTH_0_CFG_MHR_REQ		(TOP_SOURTH_0_CSR + 0x24)
#define	TOP_SOUTH_0_DATA_MHR_IDLE	(TOP_SOURTH_0_CSR + 0x18)
#define	TOP_SOUTH_0_CFG_MHR_IDLE	(TOP_SOURTH_0_CSR + 0x1C)
#define TOP_SOUTH_0_DATA_RESET_PROC	(TOP_SOURTH_0_CSR + 0x10)
#define TOP_SOUTH_0_CFG_RESET_PROC	(TOP_SOURTH_0_CSR + 0x14)

#define C50S_RESET_SW_CTRL			0x002A0000
#define C50S_CPU_ROOT_RESETN			(C50S_RESET_SW_CTRL + 0x438)

//reset register begin
#define TOP_SOURTH_1_CSR                0x00947000
#define TOP_SOUTH_1_DATA_MHR_REQ        (TOP_SOURTH_1_CSR + 0x20)
#define TOP_SOUTH_1_CFG_MHR_REQ         (TOP_SOURTH_1_CSR + 0x24)
#define TOP_SOUTH_1_DATA_MHR_IDLE       (TOP_SOURTH_1_CSR + 0x18)
#define TOP_SOUTH_1_CFG_MHR_IDLE        (TOP_SOURTH_1_CSR + 0x1C)
#define TOP_SOUTH_1_DATA_RESET_PROC     (TOP_SOURTH_1_CSR + 0x10)
#define TOP_SOUTH_1_CFG_RESET_PROC      (TOP_SOURTH_1_CSR + 0x14)

//mlu590-E reset register begin
#define TOP_SOURTH_0_CSR_M2              0x00946000
#define TOP_SOUTH_0_DATA_MHR_REQ_M2      (TOP_SOURTH_0_CSR_M2 + 0x10)
#define TOP_SOUTH_0_CFG_MHR_REQ_M2       (TOP_SOURTH_0_CSR_M2 + 0x1C)
#define TOP_SOUTH_0_DATA_MHR_IDLE_M2     (TOP_SOURTH_0_CSR_M2 + 0x0C)
#define TOP_SOUTH_0_CFG_MHR_IDLE_M2      (TOP_SOURTH_0_CSR_M2 + 0x14)
#define TOP_SOUTH_0_DATA_RESET_PROC_M2   (TOP_SOURTH_0_CSR_M2 + 0x04)
#define TOP_SOUTH_0_CFG_RESET_PROC_M2    (TOP_SOURTH_0_CSR_M2 + 0x08)


#define RESET_SW_CTRL			0x00915400
#define CPU_ROOT_RESETN			(RESET_SW_CTRL + 0x5C)
//reset register end
