Analysis & Synthesis report for Quartus_version
Tue Jul 12 22:48:37 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |ALU
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages
 15. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 12 22:48:37 2022       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; Quartus_version                             ;
; Top-level Entity Name              ; ALU                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 158                                         ;
;     Total combinational functions  ; 158                                         ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 53                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; ALU                ; Quartus_version    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                              ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                ; Library ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+
; ../processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v ; yes             ; User Verilog HDL File  ; D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v ;         ;
+---------------------------------------------------------------------------------------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimated Total logic elements              ; 158              ;
;                                             ;                  ;
; Total combinational functions               ; 158              ;
; Logic element usage by number of LUT inputs ;                  ;
;     -- 4 input functions                    ; 84               ;
;     -- 3 input functions                    ; 53               ;
;     -- <=2 input functions                  ; 21               ;
;                                             ;                  ;
; Logic elements by mode                      ;                  ;
;     -- normal mode                          ; 128              ;
;     -- arithmetic mode                      ; 30               ;
;                                             ;                  ;
; Total registers                             ; 0                ;
;     -- Dedicated logic registers            ; 0                ;
;     -- I/O registers                        ; 0                ;
;                                             ;                  ;
; I/O pins                                    ; 53               ;
;                                             ;                  ;
; Embedded Multiplier 9-bit elements          ; 0                ;
;                                             ;                  ;
; Maximum fan-out node                        ; op_code[0]~input ;
; Maximum fan-out                             ; 41               ;
; Total fan-out                               ; 607              ;
; Average fan-out                             ; 2.30             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
; |ALU                       ; 158 (158)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 53   ; 0            ; 0          ; |ALU                ; ALU         ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; c_bus[0]$latch                                      ; Mux16               ; yes                    ;
; c_bus[1]$latch                                      ; Mux16               ; yes                    ;
; c_bus[2]$latch                                      ; Mux16               ; yes                    ;
; c_bus[3]$latch                                      ; Mux16               ; yes                    ;
; c_bus[4]$latch                                      ; Mux16               ; yes                    ;
; c_bus[5]$latch                                      ; Mux16               ; yes                    ;
; c_bus[6]$latch                                      ; Mux16               ; yes                    ;
; c_bus[7]$latch                                      ; Mux16               ; yes                    ;
; c_bus[8]$latch                                      ; Mux16               ; yes                    ;
; c_bus[9]$latch                                      ; Mux16               ; yes                    ;
; c_bus[10]$latch                                     ; Mux16               ; yes                    ;
; c_bus[11]$latch                                     ; Mux16               ; yes                    ;
; c_bus[12]$latch                                     ; Mux16               ; yes                    ;
; c_bus[13]$latch                                     ; Mux16               ; yes                    ;
; c_bus[14]$latch                                     ; Mux16               ; yes                    ;
; c_bus[15]$latch                                     ; Mux16               ; yes                    ;
; z_flag$latch                                        ; Decoder0            ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |ALU|Mux4                  ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |ALU|Mux12                 ;
; 10:1               ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |ALU|Mux2                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ALU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ADD            ; 0000  ; Unsigned Binary                            ;
; SUB            ; 0001  ; Unsigned Binary                            ;
; RESET          ; 0010  ; Unsigned Binary                            ;
; PASSA          ; 0011  ; Unsigned Binary                            ;
; PASSB          ; 0100  ; Unsigned Binary                            ;
; INC            ; 0101  ; Unsigned Binary                            ;
; DEC            ; 0110  ; Unsigned Binary                            ;
; LSHIFT1        ; 0111  ; Unsigned Binary                            ;
; LSHIFT2        ; 1000  ; Unsigned Binary                            ;
; RSHIFT4        ; 1001  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 53                          ;
; cycloneiii_lcell_comb ; 158                         ;
;     arith             ; 30                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 29                          ;
;     normal            ; 128                         ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 84                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 6.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Jul 12 22:47:57 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Quartus_version -c Quartus_version
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v
    Info (12023): Found entity 1: uart File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v Line: 23
    Info (12023): Found entity 2: uart_tb File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v Line: 139
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v
    Info (12023): Found entity 1: top_module File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v Line: 5
    Info (12023): Found entity 2: top_module_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/top_module.v Line: 85
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/register_mux.v
    Info (12023): Found entity 1: Register_MUX File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Register_MUX.v Line: 5
    Info (12023): Found entity 2: Register_MUX_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Register_MUX.v Line: 38
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v
    Info (12023): Found entity 1: reg_16bit File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v Line: 5
    Info (12023): Found entity 2: reg_16bit_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/reg_16bit.v Line: 29
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v
    Info (12023): Found entity 1: processor File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v Line: 5
    Info (12023): Found entity 2: processor_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/processor.v Line: 152
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/pc.v
    Info (12023): Found entity 1: PC File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/PC.v Line: 5
    Info (12023): Found entity 2: PC_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/PC.v Line: 28
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ir.v
    Info (12023): Found entity 1: IR File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/IR.v Line: 5
    Info (12023): Found entity 2: IR_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/IR.v Line: 24
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/instruction_rom.v
    Info (12023): Found entity 1: Instruction_Rom File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Instruction_Rom.v Line: 5
    Info (12023): Found entity 2: Instruction_Rom_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Instruction_Rom.v Line: 149
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/dram_out_select.v
    Info (12023): Found entity 1: DRam_out_select File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_out_select.v Line: 4
    Info (12023): Found entity 2: DRam_out_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_out_select.v Line: 18
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/dram_in_select.v
    Info (12023): Found entity 1: DRam_in_select File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_in_select.v Line: 5
    Info (12023): Found entity 2: DRam_in_select_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/DRam_in_select.v Line: 37
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/data_ram.v
    Info (12023): Found entity 1: Data_Ram File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Data_Ram.v Line: 5
    Info (12023): Found entity 2: Data_Ram_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Data_Ram.v Line: 27
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/control_unit.v
    Info (12023): Found entity 1: Control_Unit File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Control_Unit.v Line: 5
    Info (12023): Found entity 2: Control_Unit_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/Control_Unit.v Line: 419
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v
    Info (12023): Found entity 1: clock_divider File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v Line: 5
    Info (12023): Found entity 2: clock_divider_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/clock_divider.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ar.v
    Info (12023): Found entity 1: AR File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/AR.v Line: 4
    Info (12023): Found entity 2: AR_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/AR.v Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file /systemverilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/alu.v
    Info (12023): Found entity 1: ALU File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 5
    Info (12023): Found entity 2: ALU_tb File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: D:/SystemVerilog/Final/DE10_LITE_Golden_Top.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at uart.v(52): created implicit net for "clock" File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart.v Line: 52
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(35): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v Line: 35
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(36): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(37): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(38): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v Line: 38
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(39): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_tx.v Line: 39
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(34): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v Line: 34
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(35): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v Line: 35
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(36): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v Line: 36
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(37): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v Line: 37
Warning (10222): Verilog HDL Parameter Declaration warning at uart_rx.v(38): Parameter Declaration in module "uart_rx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/SystemVerilog/processor_design_verilog_latest__/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/uart_rx.v Line: 38
Info (12127): Elaborating entity "ALU" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at ALU.v(27): incomplete case statement has no default case item File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 27
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "c_bus", which holds its previous value in one or more paths through the always construct File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "z_flag", which holds its previous value in one or more paths through the always construct File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "z_flag" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[0]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[1]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[2]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[3]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[4]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[5]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[6]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[7]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[8]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[9]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[10]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[11]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[12]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[13]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[14]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Info (10041): Inferred latch for "c_bus[15]" at ALU.v(25) File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
Warning (13012): Latch c_bus[0]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[1]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[2]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[3]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[4]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[5]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[6]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[7]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[8]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[9]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[10]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[11]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[3] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[12]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[1] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[13]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[1] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[14]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[1] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Warning (13012): Latch c_bus[15]$latch has unsafe behavior File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal op_code[1] File: D:/SystemVerilog/processor_design_verilog_latest/processor_design_verilog/processor_design_verilog.srcs/sources_1/new/ALU.v Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/SystemVerilog/Final/output_files/Quartus_version.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 211 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 158 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4787 megabytes
    Info: Processing ended: Tue Jul 12 22:48:37 2022
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/SystemVerilog/Final/output_files/Quartus_version.map.smsg.


