DECL|AAR_ENABLE_ENABLE_Disabled|macro|AAR_ENABLE_ENABLE_Disabled
DECL|AAR_ENABLE_ENABLE_Enabled|macro|AAR_ENABLE_ENABLE_Enabled
DECL|AAR_ENABLE_ENABLE_Msk|macro|AAR_ENABLE_ENABLE_Msk
DECL|AAR_ENABLE_ENABLE_Pos|macro|AAR_ENABLE_ENABLE_Pos
DECL|AAR_INTENCLR_END_Clear|macro|AAR_INTENCLR_END_Clear
DECL|AAR_INTENCLR_END_Disabled|macro|AAR_INTENCLR_END_Disabled
DECL|AAR_INTENCLR_END_Enabled|macro|AAR_INTENCLR_END_Enabled
DECL|AAR_INTENCLR_END_Msk|macro|AAR_INTENCLR_END_Msk
DECL|AAR_INTENCLR_END_Pos|macro|AAR_INTENCLR_END_Pos
DECL|AAR_INTENCLR_NOTRESOLVED_Clear|macro|AAR_INTENCLR_NOTRESOLVED_Clear
DECL|AAR_INTENCLR_NOTRESOLVED_Disabled|macro|AAR_INTENCLR_NOTRESOLVED_Disabled
DECL|AAR_INTENCLR_NOTRESOLVED_Enabled|macro|AAR_INTENCLR_NOTRESOLVED_Enabled
DECL|AAR_INTENCLR_NOTRESOLVED_Msk|macro|AAR_INTENCLR_NOTRESOLVED_Msk
DECL|AAR_INTENCLR_NOTRESOLVED_Pos|macro|AAR_INTENCLR_NOTRESOLVED_Pos
DECL|AAR_INTENCLR_RESOLVED_Clear|macro|AAR_INTENCLR_RESOLVED_Clear
DECL|AAR_INTENCLR_RESOLVED_Disabled|macro|AAR_INTENCLR_RESOLVED_Disabled
DECL|AAR_INTENCLR_RESOLVED_Enabled|macro|AAR_INTENCLR_RESOLVED_Enabled
DECL|AAR_INTENCLR_RESOLVED_Msk|macro|AAR_INTENCLR_RESOLVED_Msk
DECL|AAR_INTENCLR_RESOLVED_Pos|macro|AAR_INTENCLR_RESOLVED_Pos
DECL|AAR_INTENSET_END_Disabled|macro|AAR_INTENSET_END_Disabled
DECL|AAR_INTENSET_END_Enabled|macro|AAR_INTENSET_END_Enabled
DECL|AAR_INTENSET_END_Msk|macro|AAR_INTENSET_END_Msk
DECL|AAR_INTENSET_END_Pos|macro|AAR_INTENSET_END_Pos
DECL|AAR_INTENSET_END_Set|macro|AAR_INTENSET_END_Set
DECL|AAR_INTENSET_NOTRESOLVED_Disabled|macro|AAR_INTENSET_NOTRESOLVED_Disabled
DECL|AAR_INTENSET_NOTRESOLVED_Enabled|macro|AAR_INTENSET_NOTRESOLVED_Enabled
DECL|AAR_INTENSET_NOTRESOLVED_Msk|macro|AAR_INTENSET_NOTRESOLVED_Msk
DECL|AAR_INTENSET_NOTRESOLVED_Pos|macro|AAR_INTENSET_NOTRESOLVED_Pos
DECL|AAR_INTENSET_NOTRESOLVED_Set|macro|AAR_INTENSET_NOTRESOLVED_Set
DECL|AAR_INTENSET_RESOLVED_Disabled|macro|AAR_INTENSET_RESOLVED_Disabled
DECL|AAR_INTENSET_RESOLVED_Enabled|macro|AAR_INTENSET_RESOLVED_Enabled
DECL|AAR_INTENSET_RESOLVED_Msk|macro|AAR_INTENSET_RESOLVED_Msk
DECL|AAR_INTENSET_RESOLVED_Pos|macro|AAR_INTENSET_RESOLVED_Pos
DECL|AAR_INTENSET_RESOLVED_Set|macro|AAR_INTENSET_RESOLVED_Set
DECL|AAR_NIRK_NIRK_Msk|macro|AAR_NIRK_NIRK_Msk
DECL|AAR_NIRK_NIRK_Pos|macro|AAR_NIRK_NIRK_Pos
DECL|AAR_POWER_POWER_Disabled|macro|AAR_POWER_POWER_Disabled
DECL|AAR_POWER_POWER_Enabled|macro|AAR_POWER_POWER_Enabled
DECL|AAR_POWER_POWER_Msk|macro|AAR_POWER_POWER_Msk
DECL|AAR_POWER_POWER_Pos|macro|AAR_POWER_POWER_Pos
DECL|AAR_STATUS_STATUS_Msk|macro|AAR_STATUS_STATUS_Msk
DECL|AAR_STATUS_STATUS_Pos|macro|AAR_STATUS_STATUS_Pos
DECL|ADC_BUSY_BUSY_Busy|macro|ADC_BUSY_BUSY_Busy
DECL|ADC_BUSY_BUSY_Msk|macro|ADC_BUSY_BUSY_Msk
DECL|ADC_BUSY_BUSY_Pos|macro|ADC_BUSY_BUSY_Pos
DECL|ADC_BUSY_BUSY_Ready|macro|ADC_BUSY_BUSY_Ready
DECL|ADC_CONFIG_EXTREFSEL_AnalogReference0|macro|ADC_CONFIG_EXTREFSEL_AnalogReference0
DECL|ADC_CONFIG_EXTREFSEL_AnalogReference1|macro|ADC_CONFIG_EXTREFSEL_AnalogReference1
DECL|ADC_CONFIG_EXTREFSEL_Msk|macro|ADC_CONFIG_EXTREFSEL_Msk
DECL|ADC_CONFIG_EXTREFSEL_None|macro|ADC_CONFIG_EXTREFSEL_None
DECL|ADC_CONFIG_EXTREFSEL_Pos|macro|ADC_CONFIG_EXTREFSEL_Pos
DECL|ADC_CONFIG_INPSEL_AnalogInputNoPrescaling|macro|ADC_CONFIG_INPSEL_AnalogInputNoPrescaling
DECL|ADC_CONFIG_INPSEL_AnalogInputOneThirdPrescaling|macro|ADC_CONFIG_INPSEL_AnalogInputOneThirdPrescaling
DECL|ADC_CONFIG_INPSEL_AnalogInputTwoThirdsPrescaling|macro|ADC_CONFIG_INPSEL_AnalogInputTwoThirdsPrescaling
DECL|ADC_CONFIG_INPSEL_Msk|macro|ADC_CONFIG_INPSEL_Msk
DECL|ADC_CONFIG_INPSEL_Pos|macro|ADC_CONFIG_INPSEL_Pos
DECL|ADC_CONFIG_INPSEL_SupplyOneThirdPrescaling|macro|ADC_CONFIG_INPSEL_SupplyOneThirdPrescaling
DECL|ADC_CONFIG_INPSEL_SupplyTwoThirdsPrescaling|macro|ADC_CONFIG_INPSEL_SupplyTwoThirdsPrescaling
DECL|ADC_CONFIG_PSEL_AnalogInput0|macro|ADC_CONFIG_PSEL_AnalogInput0
DECL|ADC_CONFIG_PSEL_AnalogInput1|macro|ADC_CONFIG_PSEL_AnalogInput1
DECL|ADC_CONFIG_PSEL_AnalogInput2|macro|ADC_CONFIG_PSEL_AnalogInput2
DECL|ADC_CONFIG_PSEL_AnalogInput3|macro|ADC_CONFIG_PSEL_AnalogInput3
DECL|ADC_CONFIG_PSEL_AnalogInput4|macro|ADC_CONFIG_PSEL_AnalogInput4
DECL|ADC_CONFIG_PSEL_AnalogInput5|macro|ADC_CONFIG_PSEL_AnalogInput5
DECL|ADC_CONFIG_PSEL_AnalogInput6|macro|ADC_CONFIG_PSEL_AnalogInput6
DECL|ADC_CONFIG_PSEL_AnalogInput7|macro|ADC_CONFIG_PSEL_AnalogInput7
DECL|ADC_CONFIG_PSEL_Disabled|macro|ADC_CONFIG_PSEL_Disabled
DECL|ADC_CONFIG_PSEL_Msk|macro|ADC_CONFIG_PSEL_Msk
DECL|ADC_CONFIG_PSEL_Pos|macro|ADC_CONFIG_PSEL_Pos
DECL|ADC_CONFIG_REFSEL_External|macro|ADC_CONFIG_REFSEL_External
DECL|ADC_CONFIG_REFSEL_Msk|macro|ADC_CONFIG_REFSEL_Msk
DECL|ADC_CONFIG_REFSEL_Pos|macro|ADC_CONFIG_REFSEL_Pos
DECL|ADC_CONFIG_REFSEL_SupplyOneHalfPrescaling|macro|ADC_CONFIG_REFSEL_SupplyOneHalfPrescaling
DECL|ADC_CONFIG_REFSEL_SupplyOneThirdPrescaling|macro|ADC_CONFIG_REFSEL_SupplyOneThirdPrescaling
DECL|ADC_CONFIG_REFSEL_VBG|macro|ADC_CONFIG_REFSEL_VBG
DECL|ADC_CONFIG_RES_10bit|macro|ADC_CONFIG_RES_10bit
DECL|ADC_CONFIG_RES_8bit|macro|ADC_CONFIG_RES_8bit
DECL|ADC_CONFIG_RES_9bit|macro|ADC_CONFIG_RES_9bit
DECL|ADC_CONFIG_RES_Msk|macro|ADC_CONFIG_RES_Msk
DECL|ADC_CONFIG_RES_Pos|macro|ADC_CONFIG_RES_Pos
DECL|ADC_ENABLE_ENABLE_Disabled|macro|ADC_ENABLE_ENABLE_Disabled
DECL|ADC_ENABLE_ENABLE_Enabled|macro|ADC_ENABLE_ENABLE_Enabled
DECL|ADC_ENABLE_ENABLE_Msk|macro|ADC_ENABLE_ENABLE_Msk
DECL|ADC_ENABLE_ENABLE_Pos|macro|ADC_ENABLE_ENABLE_Pos
DECL|ADC_INTENCLR_END_Clear|macro|ADC_INTENCLR_END_Clear
DECL|ADC_INTENCLR_END_Disabled|macro|ADC_INTENCLR_END_Disabled
DECL|ADC_INTENCLR_END_Enabled|macro|ADC_INTENCLR_END_Enabled
DECL|ADC_INTENCLR_END_Msk|macro|ADC_INTENCLR_END_Msk
DECL|ADC_INTENCLR_END_Pos|macro|ADC_INTENCLR_END_Pos
DECL|ADC_INTENSET_END_Disabled|macro|ADC_INTENSET_END_Disabled
DECL|ADC_INTENSET_END_Enabled|macro|ADC_INTENSET_END_Enabled
DECL|ADC_INTENSET_END_Msk|macro|ADC_INTENSET_END_Msk
DECL|ADC_INTENSET_END_Pos|macro|ADC_INTENSET_END_Pos
DECL|ADC_INTENSET_END_Set|macro|ADC_INTENSET_END_Set
DECL|ADC_POWER_POWER_Disabled|macro|ADC_POWER_POWER_Disabled
DECL|ADC_POWER_POWER_Enabled|macro|ADC_POWER_POWER_Enabled
DECL|ADC_POWER_POWER_Msk|macro|ADC_POWER_POWER_Msk
DECL|ADC_POWER_POWER_Pos|macro|ADC_POWER_POWER_Pos
DECL|ADC_RESULT_RESULT_Msk|macro|ADC_RESULT_RESULT_Msk
DECL|ADC_RESULT_RESULT_Pos|macro|ADC_RESULT_RESULT_Pos
DECL|AMLI_RAMPRI_AAR_RAM0_Msk|macro|AMLI_RAMPRI_AAR_RAM0_Msk
DECL|AMLI_RAMPRI_AAR_RAM0_Pos|macro|AMLI_RAMPRI_AAR_RAM0_Pos
DECL|AMLI_RAMPRI_AAR_RAM0_Pri0|macro|AMLI_RAMPRI_AAR_RAM0_Pri0
DECL|AMLI_RAMPRI_AAR_RAM0_Pri10|macro|AMLI_RAMPRI_AAR_RAM0_Pri10
DECL|AMLI_RAMPRI_AAR_RAM0_Pri12|macro|AMLI_RAMPRI_AAR_RAM0_Pri12
DECL|AMLI_RAMPRI_AAR_RAM0_Pri14|macro|AMLI_RAMPRI_AAR_RAM0_Pri14
DECL|AMLI_RAMPRI_AAR_RAM0_Pri2|macro|AMLI_RAMPRI_AAR_RAM0_Pri2
DECL|AMLI_RAMPRI_AAR_RAM0_Pri4|macro|AMLI_RAMPRI_AAR_RAM0_Pri4
DECL|AMLI_RAMPRI_AAR_RAM0_Pri6|macro|AMLI_RAMPRI_AAR_RAM0_Pri6
DECL|AMLI_RAMPRI_AAR_RAM0_Pri8|macro|AMLI_RAMPRI_AAR_RAM0_Pri8
DECL|AMLI_RAMPRI_AAR_RAM1_Msk|macro|AMLI_RAMPRI_AAR_RAM1_Msk
DECL|AMLI_RAMPRI_AAR_RAM1_Pos|macro|AMLI_RAMPRI_AAR_RAM1_Pos
DECL|AMLI_RAMPRI_AAR_RAM1_Pri0|macro|AMLI_RAMPRI_AAR_RAM1_Pri0
DECL|AMLI_RAMPRI_AAR_RAM1_Pri10|macro|AMLI_RAMPRI_AAR_RAM1_Pri10
DECL|AMLI_RAMPRI_AAR_RAM1_Pri12|macro|AMLI_RAMPRI_AAR_RAM1_Pri12
DECL|AMLI_RAMPRI_AAR_RAM1_Pri14|macro|AMLI_RAMPRI_AAR_RAM1_Pri14
DECL|AMLI_RAMPRI_AAR_RAM1_Pri2|macro|AMLI_RAMPRI_AAR_RAM1_Pri2
DECL|AMLI_RAMPRI_AAR_RAM1_Pri4|macro|AMLI_RAMPRI_AAR_RAM1_Pri4
DECL|AMLI_RAMPRI_AAR_RAM1_Pri6|macro|AMLI_RAMPRI_AAR_RAM1_Pri6
DECL|AMLI_RAMPRI_AAR_RAM1_Pri8|macro|AMLI_RAMPRI_AAR_RAM1_Pri8
DECL|AMLI_RAMPRI_AAR_RAM2_Msk|macro|AMLI_RAMPRI_AAR_RAM2_Msk
DECL|AMLI_RAMPRI_AAR_RAM2_Pos|macro|AMLI_RAMPRI_AAR_RAM2_Pos
DECL|AMLI_RAMPRI_AAR_RAM2_Pri0|macro|AMLI_RAMPRI_AAR_RAM2_Pri0
DECL|AMLI_RAMPRI_AAR_RAM2_Pri10|macro|AMLI_RAMPRI_AAR_RAM2_Pri10
DECL|AMLI_RAMPRI_AAR_RAM2_Pri12|macro|AMLI_RAMPRI_AAR_RAM2_Pri12
DECL|AMLI_RAMPRI_AAR_RAM2_Pri14|macro|AMLI_RAMPRI_AAR_RAM2_Pri14
DECL|AMLI_RAMPRI_AAR_RAM2_Pri2|macro|AMLI_RAMPRI_AAR_RAM2_Pri2
DECL|AMLI_RAMPRI_AAR_RAM2_Pri4|macro|AMLI_RAMPRI_AAR_RAM2_Pri4
DECL|AMLI_RAMPRI_AAR_RAM2_Pri6|macro|AMLI_RAMPRI_AAR_RAM2_Pri6
DECL|AMLI_RAMPRI_AAR_RAM2_Pri8|macro|AMLI_RAMPRI_AAR_RAM2_Pri8
DECL|AMLI_RAMPRI_AAR_RAM3_Msk|macro|AMLI_RAMPRI_AAR_RAM3_Msk
DECL|AMLI_RAMPRI_AAR_RAM3_Pos|macro|AMLI_RAMPRI_AAR_RAM3_Pos
DECL|AMLI_RAMPRI_AAR_RAM3_Pri0|macro|AMLI_RAMPRI_AAR_RAM3_Pri0
DECL|AMLI_RAMPRI_AAR_RAM3_Pri10|macro|AMLI_RAMPRI_AAR_RAM3_Pri10
DECL|AMLI_RAMPRI_AAR_RAM3_Pri12|macro|AMLI_RAMPRI_AAR_RAM3_Pri12
DECL|AMLI_RAMPRI_AAR_RAM3_Pri14|macro|AMLI_RAMPRI_AAR_RAM3_Pri14
DECL|AMLI_RAMPRI_AAR_RAM3_Pri2|macro|AMLI_RAMPRI_AAR_RAM3_Pri2
DECL|AMLI_RAMPRI_AAR_RAM3_Pri4|macro|AMLI_RAMPRI_AAR_RAM3_Pri4
DECL|AMLI_RAMPRI_AAR_RAM3_Pri6|macro|AMLI_RAMPRI_AAR_RAM3_Pri6
DECL|AMLI_RAMPRI_AAR_RAM3_Pri8|macro|AMLI_RAMPRI_AAR_RAM3_Pri8
DECL|AMLI_RAMPRI_AAR_RAM4_Msk|macro|AMLI_RAMPRI_AAR_RAM4_Msk
DECL|AMLI_RAMPRI_AAR_RAM4_Pos|macro|AMLI_RAMPRI_AAR_RAM4_Pos
DECL|AMLI_RAMPRI_AAR_RAM4_Pri0|macro|AMLI_RAMPRI_AAR_RAM4_Pri0
DECL|AMLI_RAMPRI_AAR_RAM4_Pri10|macro|AMLI_RAMPRI_AAR_RAM4_Pri10
DECL|AMLI_RAMPRI_AAR_RAM4_Pri12|macro|AMLI_RAMPRI_AAR_RAM4_Pri12
DECL|AMLI_RAMPRI_AAR_RAM4_Pri14|macro|AMLI_RAMPRI_AAR_RAM4_Pri14
DECL|AMLI_RAMPRI_AAR_RAM4_Pri2|macro|AMLI_RAMPRI_AAR_RAM4_Pri2
DECL|AMLI_RAMPRI_AAR_RAM4_Pri4|macro|AMLI_RAMPRI_AAR_RAM4_Pri4
DECL|AMLI_RAMPRI_AAR_RAM4_Pri6|macro|AMLI_RAMPRI_AAR_RAM4_Pri6
DECL|AMLI_RAMPRI_AAR_RAM4_Pri8|macro|AMLI_RAMPRI_AAR_RAM4_Pri8
DECL|AMLI_RAMPRI_AAR_RAM5_Msk|macro|AMLI_RAMPRI_AAR_RAM5_Msk
DECL|AMLI_RAMPRI_AAR_RAM5_Pos|macro|AMLI_RAMPRI_AAR_RAM5_Pos
DECL|AMLI_RAMPRI_AAR_RAM5_Pri0|macro|AMLI_RAMPRI_AAR_RAM5_Pri0
DECL|AMLI_RAMPRI_AAR_RAM5_Pri10|macro|AMLI_RAMPRI_AAR_RAM5_Pri10
DECL|AMLI_RAMPRI_AAR_RAM5_Pri12|macro|AMLI_RAMPRI_AAR_RAM5_Pri12
DECL|AMLI_RAMPRI_AAR_RAM5_Pri14|macro|AMLI_RAMPRI_AAR_RAM5_Pri14
DECL|AMLI_RAMPRI_AAR_RAM5_Pri2|macro|AMLI_RAMPRI_AAR_RAM5_Pri2
DECL|AMLI_RAMPRI_AAR_RAM5_Pri4|macro|AMLI_RAMPRI_AAR_RAM5_Pri4
DECL|AMLI_RAMPRI_AAR_RAM5_Pri6|macro|AMLI_RAMPRI_AAR_RAM5_Pri6
DECL|AMLI_RAMPRI_AAR_RAM5_Pri8|macro|AMLI_RAMPRI_AAR_RAM5_Pri8
DECL|AMLI_RAMPRI_AAR_RAM6_Msk|macro|AMLI_RAMPRI_AAR_RAM6_Msk
DECL|AMLI_RAMPRI_AAR_RAM6_Pos|macro|AMLI_RAMPRI_AAR_RAM6_Pos
DECL|AMLI_RAMPRI_AAR_RAM6_Pri0|macro|AMLI_RAMPRI_AAR_RAM6_Pri0
DECL|AMLI_RAMPRI_AAR_RAM6_Pri10|macro|AMLI_RAMPRI_AAR_RAM6_Pri10
DECL|AMLI_RAMPRI_AAR_RAM6_Pri12|macro|AMLI_RAMPRI_AAR_RAM6_Pri12
DECL|AMLI_RAMPRI_AAR_RAM6_Pri14|macro|AMLI_RAMPRI_AAR_RAM6_Pri14
DECL|AMLI_RAMPRI_AAR_RAM6_Pri2|macro|AMLI_RAMPRI_AAR_RAM6_Pri2
DECL|AMLI_RAMPRI_AAR_RAM6_Pri4|macro|AMLI_RAMPRI_AAR_RAM6_Pri4
DECL|AMLI_RAMPRI_AAR_RAM6_Pri6|macro|AMLI_RAMPRI_AAR_RAM6_Pri6
DECL|AMLI_RAMPRI_AAR_RAM6_Pri8|macro|AMLI_RAMPRI_AAR_RAM6_Pri8
DECL|AMLI_RAMPRI_AAR_RAM7_Msk|macro|AMLI_RAMPRI_AAR_RAM7_Msk
DECL|AMLI_RAMPRI_AAR_RAM7_Pos|macro|AMLI_RAMPRI_AAR_RAM7_Pos
DECL|AMLI_RAMPRI_AAR_RAM7_Pri0|macro|AMLI_RAMPRI_AAR_RAM7_Pri0
DECL|AMLI_RAMPRI_AAR_RAM7_Pri10|macro|AMLI_RAMPRI_AAR_RAM7_Pri10
DECL|AMLI_RAMPRI_AAR_RAM7_Pri12|macro|AMLI_RAMPRI_AAR_RAM7_Pri12
DECL|AMLI_RAMPRI_AAR_RAM7_Pri14|macro|AMLI_RAMPRI_AAR_RAM7_Pri14
DECL|AMLI_RAMPRI_AAR_RAM7_Pri2|macro|AMLI_RAMPRI_AAR_RAM7_Pri2
DECL|AMLI_RAMPRI_AAR_RAM7_Pri4|macro|AMLI_RAMPRI_AAR_RAM7_Pri4
DECL|AMLI_RAMPRI_AAR_RAM7_Pri6|macro|AMLI_RAMPRI_AAR_RAM7_Pri6
DECL|AMLI_RAMPRI_AAR_RAM7_Pri8|macro|AMLI_RAMPRI_AAR_RAM7_Pri8
DECL|AMLI_RAMPRI_CCM_RAM0_Msk|macro|AMLI_RAMPRI_CCM_RAM0_Msk
DECL|AMLI_RAMPRI_CCM_RAM0_Pos|macro|AMLI_RAMPRI_CCM_RAM0_Pos
DECL|AMLI_RAMPRI_CCM_RAM0_Pri0|macro|AMLI_RAMPRI_CCM_RAM0_Pri0
DECL|AMLI_RAMPRI_CCM_RAM0_Pri10|macro|AMLI_RAMPRI_CCM_RAM0_Pri10
DECL|AMLI_RAMPRI_CCM_RAM0_Pri12|macro|AMLI_RAMPRI_CCM_RAM0_Pri12
DECL|AMLI_RAMPRI_CCM_RAM0_Pri14|macro|AMLI_RAMPRI_CCM_RAM0_Pri14
DECL|AMLI_RAMPRI_CCM_RAM0_Pri2|macro|AMLI_RAMPRI_CCM_RAM0_Pri2
DECL|AMLI_RAMPRI_CCM_RAM0_Pri4|macro|AMLI_RAMPRI_CCM_RAM0_Pri4
DECL|AMLI_RAMPRI_CCM_RAM0_Pri6|macro|AMLI_RAMPRI_CCM_RAM0_Pri6
DECL|AMLI_RAMPRI_CCM_RAM0_Pri8|macro|AMLI_RAMPRI_CCM_RAM0_Pri8
DECL|AMLI_RAMPRI_CCM_RAM1_Msk|macro|AMLI_RAMPRI_CCM_RAM1_Msk
DECL|AMLI_RAMPRI_CCM_RAM1_Pos|macro|AMLI_RAMPRI_CCM_RAM1_Pos
DECL|AMLI_RAMPRI_CCM_RAM1_Pri0|macro|AMLI_RAMPRI_CCM_RAM1_Pri0
DECL|AMLI_RAMPRI_CCM_RAM1_Pri10|macro|AMLI_RAMPRI_CCM_RAM1_Pri10
DECL|AMLI_RAMPRI_CCM_RAM1_Pri12|macro|AMLI_RAMPRI_CCM_RAM1_Pri12
DECL|AMLI_RAMPRI_CCM_RAM1_Pri14|macro|AMLI_RAMPRI_CCM_RAM1_Pri14
DECL|AMLI_RAMPRI_CCM_RAM1_Pri2|macro|AMLI_RAMPRI_CCM_RAM1_Pri2
DECL|AMLI_RAMPRI_CCM_RAM1_Pri4|macro|AMLI_RAMPRI_CCM_RAM1_Pri4
DECL|AMLI_RAMPRI_CCM_RAM1_Pri6|macro|AMLI_RAMPRI_CCM_RAM1_Pri6
DECL|AMLI_RAMPRI_CCM_RAM1_Pri8|macro|AMLI_RAMPRI_CCM_RAM1_Pri8
DECL|AMLI_RAMPRI_CCM_RAM2_Msk|macro|AMLI_RAMPRI_CCM_RAM2_Msk
DECL|AMLI_RAMPRI_CCM_RAM2_Pos|macro|AMLI_RAMPRI_CCM_RAM2_Pos
DECL|AMLI_RAMPRI_CCM_RAM2_Pri0|macro|AMLI_RAMPRI_CCM_RAM2_Pri0
DECL|AMLI_RAMPRI_CCM_RAM2_Pri10|macro|AMLI_RAMPRI_CCM_RAM2_Pri10
DECL|AMLI_RAMPRI_CCM_RAM2_Pri12|macro|AMLI_RAMPRI_CCM_RAM2_Pri12
DECL|AMLI_RAMPRI_CCM_RAM2_Pri14|macro|AMLI_RAMPRI_CCM_RAM2_Pri14
DECL|AMLI_RAMPRI_CCM_RAM2_Pri2|macro|AMLI_RAMPRI_CCM_RAM2_Pri2
DECL|AMLI_RAMPRI_CCM_RAM2_Pri4|macro|AMLI_RAMPRI_CCM_RAM2_Pri4
DECL|AMLI_RAMPRI_CCM_RAM2_Pri6|macro|AMLI_RAMPRI_CCM_RAM2_Pri6
DECL|AMLI_RAMPRI_CCM_RAM2_Pri8|macro|AMLI_RAMPRI_CCM_RAM2_Pri8
DECL|AMLI_RAMPRI_CCM_RAM3_Msk|macro|AMLI_RAMPRI_CCM_RAM3_Msk
DECL|AMLI_RAMPRI_CCM_RAM3_Pos|macro|AMLI_RAMPRI_CCM_RAM3_Pos
DECL|AMLI_RAMPRI_CCM_RAM3_Pri0|macro|AMLI_RAMPRI_CCM_RAM3_Pri0
DECL|AMLI_RAMPRI_CCM_RAM3_Pri10|macro|AMLI_RAMPRI_CCM_RAM3_Pri10
DECL|AMLI_RAMPRI_CCM_RAM3_Pri12|macro|AMLI_RAMPRI_CCM_RAM3_Pri12
DECL|AMLI_RAMPRI_CCM_RAM3_Pri14|macro|AMLI_RAMPRI_CCM_RAM3_Pri14
DECL|AMLI_RAMPRI_CCM_RAM3_Pri2|macro|AMLI_RAMPRI_CCM_RAM3_Pri2
DECL|AMLI_RAMPRI_CCM_RAM3_Pri4|macro|AMLI_RAMPRI_CCM_RAM3_Pri4
DECL|AMLI_RAMPRI_CCM_RAM3_Pri6|macro|AMLI_RAMPRI_CCM_RAM3_Pri6
DECL|AMLI_RAMPRI_CCM_RAM3_Pri8|macro|AMLI_RAMPRI_CCM_RAM3_Pri8
DECL|AMLI_RAMPRI_CCM_RAM4_Msk|macro|AMLI_RAMPRI_CCM_RAM4_Msk
DECL|AMLI_RAMPRI_CCM_RAM4_Pos|macro|AMLI_RAMPRI_CCM_RAM4_Pos
DECL|AMLI_RAMPRI_CCM_RAM4_Pri0|macro|AMLI_RAMPRI_CCM_RAM4_Pri0
DECL|AMLI_RAMPRI_CCM_RAM4_Pri10|macro|AMLI_RAMPRI_CCM_RAM4_Pri10
DECL|AMLI_RAMPRI_CCM_RAM4_Pri12|macro|AMLI_RAMPRI_CCM_RAM4_Pri12
DECL|AMLI_RAMPRI_CCM_RAM4_Pri14|macro|AMLI_RAMPRI_CCM_RAM4_Pri14
DECL|AMLI_RAMPRI_CCM_RAM4_Pri2|macro|AMLI_RAMPRI_CCM_RAM4_Pri2
DECL|AMLI_RAMPRI_CCM_RAM4_Pri4|macro|AMLI_RAMPRI_CCM_RAM4_Pri4
DECL|AMLI_RAMPRI_CCM_RAM4_Pri6|macro|AMLI_RAMPRI_CCM_RAM4_Pri6
DECL|AMLI_RAMPRI_CCM_RAM4_Pri8|macro|AMLI_RAMPRI_CCM_RAM4_Pri8
DECL|AMLI_RAMPRI_CCM_RAM5_Msk|macro|AMLI_RAMPRI_CCM_RAM5_Msk
DECL|AMLI_RAMPRI_CCM_RAM5_Pos|macro|AMLI_RAMPRI_CCM_RAM5_Pos
DECL|AMLI_RAMPRI_CCM_RAM5_Pri0|macro|AMLI_RAMPRI_CCM_RAM5_Pri0
DECL|AMLI_RAMPRI_CCM_RAM5_Pri10|macro|AMLI_RAMPRI_CCM_RAM5_Pri10
DECL|AMLI_RAMPRI_CCM_RAM5_Pri12|macro|AMLI_RAMPRI_CCM_RAM5_Pri12
DECL|AMLI_RAMPRI_CCM_RAM5_Pri14|macro|AMLI_RAMPRI_CCM_RAM5_Pri14
DECL|AMLI_RAMPRI_CCM_RAM5_Pri2|macro|AMLI_RAMPRI_CCM_RAM5_Pri2
DECL|AMLI_RAMPRI_CCM_RAM5_Pri4|macro|AMLI_RAMPRI_CCM_RAM5_Pri4
DECL|AMLI_RAMPRI_CCM_RAM5_Pri6|macro|AMLI_RAMPRI_CCM_RAM5_Pri6
DECL|AMLI_RAMPRI_CCM_RAM5_Pri8|macro|AMLI_RAMPRI_CCM_RAM5_Pri8
DECL|AMLI_RAMPRI_CCM_RAM6_Msk|macro|AMLI_RAMPRI_CCM_RAM6_Msk
DECL|AMLI_RAMPRI_CCM_RAM6_Pos|macro|AMLI_RAMPRI_CCM_RAM6_Pos
DECL|AMLI_RAMPRI_CCM_RAM6_Pri0|macro|AMLI_RAMPRI_CCM_RAM6_Pri0
DECL|AMLI_RAMPRI_CCM_RAM6_Pri10|macro|AMLI_RAMPRI_CCM_RAM6_Pri10
DECL|AMLI_RAMPRI_CCM_RAM6_Pri12|macro|AMLI_RAMPRI_CCM_RAM6_Pri12
DECL|AMLI_RAMPRI_CCM_RAM6_Pri14|macro|AMLI_RAMPRI_CCM_RAM6_Pri14
DECL|AMLI_RAMPRI_CCM_RAM6_Pri2|macro|AMLI_RAMPRI_CCM_RAM6_Pri2
DECL|AMLI_RAMPRI_CCM_RAM6_Pri4|macro|AMLI_RAMPRI_CCM_RAM6_Pri4
DECL|AMLI_RAMPRI_CCM_RAM6_Pri6|macro|AMLI_RAMPRI_CCM_RAM6_Pri6
DECL|AMLI_RAMPRI_CCM_RAM6_Pri8|macro|AMLI_RAMPRI_CCM_RAM6_Pri8
DECL|AMLI_RAMPRI_CCM_RAM7_Msk|macro|AMLI_RAMPRI_CCM_RAM7_Msk
DECL|AMLI_RAMPRI_CCM_RAM7_Pos|macro|AMLI_RAMPRI_CCM_RAM7_Pos
DECL|AMLI_RAMPRI_CCM_RAM7_Pri0|macro|AMLI_RAMPRI_CCM_RAM7_Pri0
DECL|AMLI_RAMPRI_CCM_RAM7_Pri10|macro|AMLI_RAMPRI_CCM_RAM7_Pri10
DECL|AMLI_RAMPRI_CCM_RAM7_Pri12|macro|AMLI_RAMPRI_CCM_RAM7_Pri12
DECL|AMLI_RAMPRI_CCM_RAM7_Pri14|macro|AMLI_RAMPRI_CCM_RAM7_Pri14
DECL|AMLI_RAMPRI_CCM_RAM7_Pri2|macro|AMLI_RAMPRI_CCM_RAM7_Pri2
DECL|AMLI_RAMPRI_CCM_RAM7_Pri4|macro|AMLI_RAMPRI_CCM_RAM7_Pri4
DECL|AMLI_RAMPRI_CCM_RAM7_Pri6|macro|AMLI_RAMPRI_CCM_RAM7_Pri6
DECL|AMLI_RAMPRI_CCM_RAM7_Pri8|macro|AMLI_RAMPRI_CCM_RAM7_Pri8
DECL|AMLI_RAMPRI_CPU0_RAM0_Msk|macro|AMLI_RAMPRI_CPU0_RAM0_Msk
DECL|AMLI_RAMPRI_CPU0_RAM0_Pos|macro|AMLI_RAMPRI_CPU0_RAM0_Pos
DECL|AMLI_RAMPRI_CPU0_RAM0_Pri0|macro|AMLI_RAMPRI_CPU0_RAM0_Pri0
DECL|AMLI_RAMPRI_CPU0_RAM0_Pri10|macro|AMLI_RAMPRI_CPU0_RAM0_Pri10
DECL|AMLI_RAMPRI_CPU0_RAM0_Pri12|macro|AMLI_RAMPRI_CPU0_RAM0_Pri12
DECL|AMLI_RAMPRI_CPU0_RAM0_Pri14|macro|AMLI_RAMPRI_CPU0_RAM0_Pri14
DECL|AMLI_RAMPRI_CPU0_RAM0_Pri2|macro|AMLI_RAMPRI_CPU0_RAM0_Pri2
DECL|AMLI_RAMPRI_CPU0_RAM0_Pri4|macro|AMLI_RAMPRI_CPU0_RAM0_Pri4
DECL|AMLI_RAMPRI_CPU0_RAM0_Pri6|macro|AMLI_RAMPRI_CPU0_RAM0_Pri6
DECL|AMLI_RAMPRI_CPU0_RAM0_Pri8|macro|AMLI_RAMPRI_CPU0_RAM0_Pri8
DECL|AMLI_RAMPRI_CPU0_RAM1_Msk|macro|AMLI_RAMPRI_CPU0_RAM1_Msk
DECL|AMLI_RAMPRI_CPU0_RAM1_Pos|macro|AMLI_RAMPRI_CPU0_RAM1_Pos
DECL|AMLI_RAMPRI_CPU0_RAM1_Pri0|macro|AMLI_RAMPRI_CPU0_RAM1_Pri0
DECL|AMLI_RAMPRI_CPU0_RAM1_Pri10|macro|AMLI_RAMPRI_CPU0_RAM1_Pri10
DECL|AMLI_RAMPRI_CPU0_RAM1_Pri12|macro|AMLI_RAMPRI_CPU0_RAM1_Pri12
DECL|AMLI_RAMPRI_CPU0_RAM1_Pri14|macro|AMLI_RAMPRI_CPU0_RAM1_Pri14
DECL|AMLI_RAMPRI_CPU0_RAM1_Pri2|macro|AMLI_RAMPRI_CPU0_RAM1_Pri2
DECL|AMLI_RAMPRI_CPU0_RAM1_Pri4|macro|AMLI_RAMPRI_CPU0_RAM1_Pri4
DECL|AMLI_RAMPRI_CPU0_RAM1_Pri6|macro|AMLI_RAMPRI_CPU0_RAM1_Pri6
DECL|AMLI_RAMPRI_CPU0_RAM1_Pri8|macro|AMLI_RAMPRI_CPU0_RAM1_Pri8
DECL|AMLI_RAMPRI_CPU0_RAM2_Msk|macro|AMLI_RAMPRI_CPU0_RAM2_Msk
DECL|AMLI_RAMPRI_CPU0_RAM2_Pos|macro|AMLI_RAMPRI_CPU0_RAM2_Pos
DECL|AMLI_RAMPRI_CPU0_RAM2_Pri0|macro|AMLI_RAMPRI_CPU0_RAM2_Pri0
DECL|AMLI_RAMPRI_CPU0_RAM2_Pri10|macro|AMLI_RAMPRI_CPU0_RAM2_Pri10
DECL|AMLI_RAMPRI_CPU0_RAM2_Pri12|macro|AMLI_RAMPRI_CPU0_RAM2_Pri12
DECL|AMLI_RAMPRI_CPU0_RAM2_Pri14|macro|AMLI_RAMPRI_CPU0_RAM2_Pri14
DECL|AMLI_RAMPRI_CPU0_RAM2_Pri2|macro|AMLI_RAMPRI_CPU0_RAM2_Pri2
DECL|AMLI_RAMPRI_CPU0_RAM2_Pri4|macro|AMLI_RAMPRI_CPU0_RAM2_Pri4
DECL|AMLI_RAMPRI_CPU0_RAM2_Pri6|macro|AMLI_RAMPRI_CPU0_RAM2_Pri6
DECL|AMLI_RAMPRI_CPU0_RAM2_Pri8|macro|AMLI_RAMPRI_CPU0_RAM2_Pri8
DECL|AMLI_RAMPRI_CPU0_RAM3_Msk|macro|AMLI_RAMPRI_CPU0_RAM3_Msk
DECL|AMLI_RAMPRI_CPU0_RAM3_Pos|macro|AMLI_RAMPRI_CPU0_RAM3_Pos
DECL|AMLI_RAMPRI_CPU0_RAM3_Pri0|macro|AMLI_RAMPRI_CPU0_RAM3_Pri0
DECL|AMLI_RAMPRI_CPU0_RAM3_Pri10|macro|AMLI_RAMPRI_CPU0_RAM3_Pri10
DECL|AMLI_RAMPRI_CPU0_RAM3_Pri12|macro|AMLI_RAMPRI_CPU0_RAM3_Pri12
DECL|AMLI_RAMPRI_CPU0_RAM3_Pri14|macro|AMLI_RAMPRI_CPU0_RAM3_Pri14
DECL|AMLI_RAMPRI_CPU0_RAM3_Pri2|macro|AMLI_RAMPRI_CPU0_RAM3_Pri2
DECL|AMLI_RAMPRI_CPU0_RAM3_Pri4|macro|AMLI_RAMPRI_CPU0_RAM3_Pri4
DECL|AMLI_RAMPRI_CPU0_RAM3_Pri6|macro|AMLI_RAMPRI_CPU0_RAM3_Pri6
DECL|AMLI_RAMPRI_CPU0_RAM3_Pri8|macro|AMLI_RAMPRI_CPU0_RAM3_Pri8
DECL|AMLI_RAMPRI_CPU0_RAM4_Msk|macro|AMLI_RAMPRI_CPU0_RAM4_Msk
DECL|AMLI_RAMPRI_CPU0_RAM4_Pos|macro|AMLI_RAMPRI_CPU0_RAM4_Pos
DECL|AMLI_RAMPRI_CPU0_RAM4_Pri0|macro|AMLI_RAMPRI_CPU0_RAM4_Pri0
DECL|AMLI_RAMPRI_CPU0_RAM4_Pri10|macro|AMLI_RAMPRI_CPU0_RAM4_Pri10
DECL|AMLI_RAMPRI_CPU0_RAM4_Pri12|macro|AMLI_RAMPRI_CPU0_RAM4_Pri12
DECL|AMLI_RAMPRI_CPU0_RAM4_Pri14|macro|AMLI_RAMPRI_CPU0_RAM4_Pri14
DECL|AMLI_RAMPRI_CPU0_RAM4_Pri2|macro|AMLI_RAMPRI_CPU0_RAM4_Pri2
DECL|AMLI_RAMPRI_CPU0_RAM4_Pri4|macro|AMLI_RAMPRI_CPU0_RAM4_Pri4
DECL|AMLI_RAMPRI_CPU0_RAM4_Pri6|macro|AMLI_RAMPRI_CPU0_RAM4_Pri6
DECL|AMLI_RAMPRI_CPU0_RAM4_Pri8|macro|AMLI_RAMPRI_CPU0_RAM4_Pri8
DECL|AMLI_RAMPRI_CPU0_RAM5_Msk|macro|AMLI_RAMPRI_CPU0_RAM5_Msk
DECL|AMLI_RAMPRI_CPU0_RAM5_Pos|macro|AMLI_RAMPRI_CPU0_RAM5_Pos
DECL|AMLI_RAMPRI_CPU0_RAM5_Pri0|macro|AMLI_RAMPRI_CPU0_RAM5_Pri0
DECL|AMLI_RAMPRI_CPU0_RAM5_Pri10|macro|AMLI_RAMPRI_CPU0_RAM5_Pri10
DECL|AMLI_RAMPRI_CPU0_RAM5_Pri12|macro|AMLI_RAMPRI_CPU0_RAM5_Pri12
DECL|AMLI_RAMPRI_CPU0_RAM5_Pri14|macro|AMLI_RAMPRI_CPU0_RAM5_Pri14
DECL|AMLI_RAMPRI_CPU0_RAM5_Pri2|macro|AMLI_RAMPRI_CPU0_RAM5_Pri2
DECL|AMLI_RAMPRI_CPU0_RAM5_Pri4|macro|AMLI_RAMPRI_CPU0_RAM5_Pri4
DECL|AMLI_RAMPRI_CPU0_RAM5_Pri6|macro|AMLI_RAMPRI_CPU0_RAM5_Pri6
DECL|AMLI_RAMPRI_CPU0_RAM5_Pri8|macro|AMLI_RAMPRI_CPU0_RAM5_Pri8
DECL|AMLI_RAMPRI_CPU0_RAM6_Msk|macro|AMLI_RAMPRI_CPU0_RAM6_Msk
DECL|AMLI_RAMPRI_CPU0_RAM6_Pos|macro|AMLI_RAMPRI_CPU0_RAM6_Pos
DECL|AMLI_RAMPRI_CPU0_RAM6_Pri0|macro|AMLI_RAMPRI_CPU0_RAM6_Pri0
DECL|AMLI_RAMPRI_CPU0_RAM6_Pri10|macro|AMLI_RAMPRI_CPU0_RAM6_Pri10
DECL|AMLI_RAMPRI_CPU0_RAM6_Pri12|macro|AMLI_RAMPRI_CPU0_RAM6_Pri12
DECL|AMLI_RAMPRI_CPU0_RAM6_Pri14|macro|AMLI_RAMPRI_CPU0_RAM6_Pri14
DECL|AMLI_RAMPRI_CPU0_RAM6_Pri2|macro|AMLI_RAMPRI_CPU0_RAM6_Pri2
DECL|AMLI_RAMPRI_CPU0_RAM6_Pri4|macro|AMLI_RAMPRI_CPU0_RAM6_Pri4
DECL|AMLI_RAMPRI_CPU0_RAM6_Pri6|macro|AMLI_RAMPRI_CPU0_RAM6_Pri6
DECL|AMLI_RAMPRI_CPU0_RAM6_Pri8|macro|AMLI_RAMPRI_CPU0_RAM6_Pri8
DECL|AMLI_RAMPRI_CPU0_RAM7_Msk|macro|AMLI_RAMPRI_CPU0_RAM7_Msk
DECL|AMLI_RAMPRI_CPU0_RAM7_Pos|macro|AMLI_RAMPRI_CPU0_RAM7_Pos
DECL|AMLI_RAMPRI_CPU0_RAM7_Pri0|macro|AMLI_RAMPRI_CPU0_RAM7_Pri0
DECL|AMLI_RAMPRI_CPU0_RAM7_Pri10|macro|AMLI_RAMPRI_CPU0_RAM7_Pri10
DECL|AMLI_RAMPRI_CPU0_RAM7_Pri12|macro|AMLI_RAMPRI_CPU0_RAM7_Pri12
DECL|AMLI_RAMPRI_CPU0_RAM7_Pri14|macro|AMLI_RAMPRI_CPU0_RAM7_Pri14
DECL|AMLI_RAMPRI_CPU0_RAM7_Pri2|macro|AMLI_RAMPRI_CPU0_RAM7_Pri2
DECL|AMLI_RAMPRI_CPU0_RAM7_Pri4|macro|AMLI_RAMPRI_CPU0_RAM7_Pri4
DECL|AMLI_RAMPRI_CPU0_RAM7_Pri6|macro|AMLI_RAMPRI_CPU0_RAM7_Pri6
DECL|AMLI_RAMPRI_CPU0_RAM7_Pri8|macro|AMLI_RAMPRI_CPU0_RAM7_Pri8
DECL|AMLI_RAMPRI_ECB_RAM0_Msk|macro|AMLI_RAMPRI_ECB_RAM0_Msk
DECL|AMLI_RAMPRI_ECB_RAM0_Pos|macro|AMLI_RAMPRI_ECB_RAM0_Pos
DECL|AMLI_RAMPRI_ECB_RAM0_Pri0|macro|AMLI_RAMPRI_ECB_RAM0_Pri0
DECL|AMLI_RAMPRI_ECB_RAM0_Pri10|macro|AMLI_RAMPRI_ECB_RAM0_Pri10
DECL|AMLI_RAMPRI_ECB_RAM0_Pri12|macro|AMLI_RAMPRI_ECB_RAM0_Pri12
DECL|AMLI_RAMPRI_ECB_RAM0_Pri14|macro|AMLI_RAMPRI_ECB_RAM0_Pri14
DECL|AMLI_RAMPRI_ECB_RAM0_Pri2|macro|AMLI_RAMPRI_ECB_RAM0_Pri2
DECL|AMLI_RAMPRI_ECB_RAM0_Pri4|macro|AMLI_RAMPRI_ECB_RAM0_Pri4
DECL|AMLI_RAMPRI_ECB_RAM0_Pri6|macro|AMLI_RAMPRI_ECB_RAM0_Pri6
DECL|AMLI_RAMPRI_ECB_RAM0_Pri8|macro|AMLI_RAMPRI_ECB_RAM0_Pri8
DECL|AMLI_RAMPRI_ECB_RAM1_Msk|macro|AMLI_RAMPRI_ECB_RAM1_Msk
DECL|AMLI_RAMPRI_ECB_RAM1_Pos|macro|AMLI_RAMPRI_ECB_RAM1_Pos
DECL|AMLI_RAMPRI_ECB_RAM1_Pri0|macro|AMLI_RAMPRI_ECB_RAM1_Pri0
DECL|AMLI_RAMPRI_ECB_RAM1_Pri10|macro|AMLI_RAMPRI_ECB_RAM1_Pri10
DECL|AMLI_RAMPRI_ECB_RAM1_Pri12|macro|AMLI_RAMPRI_ECB_RAM1_Pri12
DECL|AMLI_RAMPRI_ECB_RAM1_Pri14|macro|AMLI_RAMPRI_ECB_RAM1_Pri14
DECL|AMLI_RAMPRI_ECB_RAM1_Pri2|macro|AMLI_RAMPRI_ECB_RAM1_Pri2
DECL|AMLI_RAMPRI_ECB_RAM1_Pri4|macro|AMLI_RAMPRI_ECB_RAM1_Pri4
DECL|AMLI_RAMPRI_ECB_RAM1_Pri6|macro|AMLI_RAMPRI_ECB_RAM1_Pri6
DECL|AMLI_RAMPRI_ECB_RAM1_Pri8|macro|AMLI_RAMPRI_ECB_RAM1_Pri8
DECL|AMLI_RAMPRI_ECB_RAM2_Msk|macro|AMLI_RAMPRI_ECB_RAM2_Msk
DECL|AMLI_RAMPRI_ECB_RAM2_Pos|macro|AMLI_RAMPRI_ECB_RAM2_Pos
DECL|AMLI_RAMPRI_ECB_RAM2_Pri0|macro|AMLI_RAMPRI_ECB_RAM2_Pri0
DECL|AMLI_RAMPRI_ECB_RAM2_Pri10|macro|AMLI_RAMPRI_ECB_RAM2_Pri10
DECL|AMLI_RAMPRI_ECB_RAM2_Pri12|macro|AMLI_RAMPRI_ECB_RAM2_Pri12
DECL|AMLI_RAMPRI_ECB_RAM2_Pri14|macro|AMLI_RAMPRI_ECB_RAM2_Pri14
DECL|AMLI_RAMPRI_ECB_RAM2_Pri2|macro|AMLI_RAMPRI_ECB_RAM2_Pri2
DECL|AMLI_RAMPRI_ECB_RAM2_Pri4|macro|AMLI_RAMPRI_ECB_RAM2_Pri4
DECL|AMLI_RAMPRI_ECB_RAM2_Pri6|macro|AMLI_RAMPRI_ECB_RAM2_Pri6
DECL|AMLI_RAMPRI_ECB_RAM2_Pri8|macro|AMLI_RAMPRI_ECB_RAM2_Pri8
DECL|AMLI_RAMPRI_ECB_RAM3_Msk|macro|AMLI_RAMPRI_ECB_RAM3_Msk
DECL|AMLI_RAMPRI_ECB_RAM3_Pos|macro|AMLI_RAMPRI_ECB_RAM3_Pos
DECL|AMLI_RAMPRI_ECB_RAM3_Pri0|macro|AMLI_RAMPRI_ECB_RAM3_Pri0
DECL|AMLI_RAMPRI_ECB_RAM3_Pri10|macro|AMLI_RAMPRI_ECB_RAM3_Pri10
DECL|AMLI_RAMPRI_ECB_RAM3_Pri12|macro|AMLI_RAMPRI_ECB_RAM3_Pri12
DECL|AMLI_RAMPRI_ECB_RAM3_Pri14|macro|AMLI_RAMPRI_ECB_RAM3_Pri14
DECL|AMLI_RAMPRI_ECB_RAM3_Pri2|macro|AMLI_RAMPRI_ECB_RAM3_Pri2
DECL|AMLI_RAMPRI_ECB_RAM3_Pri4|macro|AMLI_RAMPRI_ECB_RAM3_Pri4
DECL|AMLI_RAMPRI_ECB_RAM3_Pri6|macro|AMLI_RAMPRI_ECB_RAM3_Pri6
DECL|AMLI_RAMPRI_ECB_RAM3_Pri8|macro|AMLI_RAMPRI_ECB_RAM3_Pri8
DECL|AMLI_RAMPRI_ECB_RAM4_Msk|macro|AMLI_RAMPRI_ECB_RAM4_Msk
DECL|AMLI_RAMPRI_ECB_RAM4_Pos|macro|AMLI_RAMPRI_ECB_RAM4_Pos
DECL|AMLI_RAMPRI_ECB_RAM4_Pri0|macro|AMLI_RAMPRI_ECB_RAM4_Pri0
DECL|AMLI_RAMPRI_ECB_RAM4_Pri10|macro|AMLI_RAMPRI_ECB_RAM4_Pri10
DECL|AMLI_RAMPRI_ECB_RAM4_Pri12|macro|AMLI_RAMPRI_ECB_RAM4_Pri12
DECL|AMLI_RAMPRI_ECB_RAM4_Pri14|macro|AMLI_RAMPRI_ECB_RAM4_Pri14
DECL|AMLI_RAMPRI_ECB_RAM4_Pri2|macro|AMLI_RAMPRI_ECB_RAM4_Pri2
DECL|AMLI_RAMPRI_ECB_RAM4_Pri4|macro|AMLI_RAMPRI_ECB_RAM4_Pri4
DECL|AMLI_RAMPRI_ECB_RAM4_Pri6|macro|AMLI_RAMPRI_ECB_RAM4_Pri6
DECL|AMLI_RAMPRI_ECB_RAM4_Pri8|macro|AMLI_RAMPRI_ECB_RAM4_Pri8
DECL|AMLI_RAMPRI_ECB_RAM5_Msk|macro|AMLI_RAMPRI_ECB_RAM5_Msk
DECL|AMLI_RAMPRI_ECB_RAM5_Pos|macro|AMLI_RAMPRI_ECB_RAM5_Pos
DECL|AMLI_RAMPRI_ECB_RAM5_Pri0|macro|AMLI_RAMPRI_ECB_RAM5_Pri0
DECL|AMLI_RAMPRI_ECB_RAM5_Pri10|macro|AMLI_RAMPRI_ECB_RAM5_Pri10
DECL|AMLI_RAMPRI_ECB_RAM5_Pri12|macro|AMLI_RAMPRI_ECB_RAM5_Pri12
DECL|AMLI_RAMPRI_ECB_RAM5_Pri14|macro|AMLI_RAMPRI_ECB_RAM5_Pri14
DECL|AMLI_RAMPRI_ECB_RAM5_Pri2|macro|AMLI_RAMPRI_ECB_RAM5_Pri2
DECL|AMLI_RAMPRI_ECB_RAM5_Pri4|macro|AMLI_RAMPRI_ECB_RAM5_Pri4
DECL|AMLI_RAMPRI_ECB_RAM5_Pri6|macro|AMLI_RAMPRI_ECB_RAM5_Pri6
DECL|AMLI_RAMPRI_ECB_RAM5_Pri8|macro|AMLI_RAMPRI_ECB_RAM5_Pri8
DECL|AMLI_RAMPRI_ECB_RAM6_Msk|macro|AMLI_RAMPRI_ECB_RAM6_Msk
DECL|AMLI_RAMPRI_ECB_RAM6_Pos|macro|AMLI_RAMPRI_ECB_RAM6_Pos
DECL|AMLI_RAMPRI_ECB_RAM6_Pri0|macro|AMLI_RAMPRI_ECB_RAM6_Pri0
DECL|AMLI_RAMPRI_ECB_RAM6_Pri10|macro|AMLI_RAMPRI_ECB_RAM6_Pri10
DECL|AMLI_RAMPRI_ECB_RAM6_Pri12|macro|AMLI_RAMPRI_ECB_RAM6_Pri12
DECL|AMLI_RAMPRI_ECB_RAM6_Pri14|macro|AMLI_RAMPRI_ECB_RAM6_Pri14
DECL|AMLI_RAMPRI_ECB_RAM6_Pri2|macro|AMLI_RAMPRI_ECB_RAM6_Pri2
DECL|AMLI_RAMPRI_ECB_RAM6_Pri4|macro|AMLI_RAMPRI_ECB_RAM6_Pri4
DECL|AMLI_RAMPRI_ECB_RAM6_Pri6|macro|AMLI_RAMPRI_ECB_RAM6_Pri6
DECL|AMLI_RAMPRI_ECB_RAM6_Pri8|macro|AMLI_RAMPRI_ECB_RAM6_Pri8
DECL|AMLI_RAMPRI_ECB_RAM7_Msk|macro|AMLI_RAMPRI_ECB_RAM7_Msk
DECL|AMLI_RAMPRI_ECB_RAM7_Pos|macro|AMLI_RAMPRI_ECB_RAM7_Pos
DECL|AMLI_RAMPRI_ECB_RAM7_Pri0|macro|AMLI_RAMPRI_ECB_RAM7_Pri0
DECL|AMLI_RAMPRI_ECB_RAM7_Pri10|macro|AMLI_RAMPRI_ECB_RAM7_Pri10
DECL|AMLI_RAMPRI_ECB_RAM7_Pri12|macro|AMLI_RAMPRI_ECB_RAM7_Pri12
DECL|AMLI_RAMPRI_ECB_RAM7_Pri14|macro|AMLI_RAMPRI_ECB_RAM7_Pri14
DECL|AMLI_RAMPRI_ECB_RAM7_Pri2|macro|AMLI_RAMPRI_ECB_RAM7_Pri2
DECL|AMLI_RAMPRI_ECB_RAM7_Pri4|macro|AMLI_RAMPRI_ECB_RAM7_Pri4
DECL|AMLI_RAMPRI_ECB_RAM7_Pri6|macro|AMLI_RAMPRI_ECB_RAM7_Pri6
DECL|AMLI_RAMPRI_ECB_RAM7_Pri8|macro|AMLI_RAMPRI_ECB_RAM7_Pri8
DECL|AMLI_RAMPRI_RADIO_RAM0_Msk|macro|AMLI_RAMPRI_RADIO_RAM0_Msk
DECL|AMLI_RAMPRI_RADIO_RAM0_Pos|macro|AMLI_RAMPRI_RADIO_RAM0_Pos
DECL|AMLI_RAMPRI_RADIO_RAM0_Pri0|macro|AMLI_RAMPRI_RADIO_RAM0_Pri0
DECL|AMLI_RAMPRI_RADIO_RAM0_Pri10|macro|AMLI_RAMPRI_RADIO_RAM0_Pri10
DECL|AMLI_RAMPRI_RADIO_RAM0_Pri12|macro|AMLI_RAMPRI_RADIO_RAM0_Pri12
DECL|AMLI_RAMPRI_RADIO_RAM0_Pri14|macro|AMLI_RAMPRI_RADIO_RAM0_Pri14
DECL|AMLI_RAMPRI_RADIO_RAM0_Pri2|macro|AMLI_RAMPRI_RADIO_RAM0_Pri2
DECL|AMLI_RAMPRI_RADIO_RAM0_Pri4|macro|AMLI_RAMPRI_RADIO_RAM0_Pri4
DECL|AMLI_RAMPRI_RADIO_RAM0_Pri6|macro|AMLI_RAMPRI_RADIO_RAM0_Pri6
DECL|AMLI_RAMPRI_RADIO_RAM0_Pri8|macro|AMLI_RAMPRI_RADIO_RAM0_Pri8
DECL|AMLI_RAMPRI_RADIO_RAM1_Msk|macro|AMLI_RAMPRI_RADIO_RAM1_Msk
DECL|AMLI_RAMPRI_RADIO_RAM1_Pos|macro|AMLI_RAMPRI_RADIO_RAM1_Pos
DECL|AMLI_RAMPRI_RADIO_RAM1_Pri0|macro|AMLI_RAMPRI_RADIO_RAM1_Pri0
DECL|AMLI_RAMPRI_RADIO_RAM1_Pri10|macro|AMLI_RAMPRI_RADIO_RAM1_Pri10
DECL|AMLI_RAMPRI_RADIO_RAM1_Pri12|macro|AMLI_RAMPRI_RADIO_RAM1_Pri12
DECL|AMLI_RAMPRI_RADIO_RAM1_Pri14|macro|AMLI_RAMPRI_RADIO_RAM1_Pri14
DECL|AMLI_RAMPRI_RADIO_RAM1_Pri2|macro|AMLI_RAMPRI_RADIO_RAM1_Pri2
DECL|AMLI_RAMPRI_RADIO_RAM1_Pri4|macro|AMLI_RAMPRI_RADIO_RAM1_Pri4
DECL|AMLI_RAMPRI_RADIO_RAM1_Pri6|macro|AMLI_RAMPRI_RADIO_RAM1_Pri6
DECL|AMLI_RAMPRI_RADIO_RAM1_Pri8|macro|AMLI_RAMPRI_RADIO_RAM1_Pri8
DECL|AMLI_RAMPRI_RADIO_RAM2_Msk|macro|AMLI_RAMPRI_RADIO_RAM2_Msk
DECL|AMLI_RAMPRI_RADIO_RAM2_Pos|macro|AMLI_RAMPRI_RADIO_RAM2_Pos
DECL|AMLI_RAMPRI_RADIO_RAM2_Pri0|macro|AMLI_RAMPRI_RADIO_RAM2_Pri0
DECL|AMLI_RAMPRI_RADIO_RAM2_Pri10|macro|AMLI_RAMPRI_RADIO_RAM2_Pri10
DECL|AMLI_RAMPRI_RADIO_RAM2_Pri12|macro|AMLI_RAMPRI_RADIO_RAM2_Pri12
DECL|AMLI_RAMPRI_RADIO_RAM2_Pri14|macro|AMLI_RAMPRI_RADIO_RAM2_Pri14
DECL|AMLI_RAMPRI_RADIO_RAM2_Pri2|macro|AMLI_RAMPRI_RADIO_RAM2_Pri2
DECL|AMLI_RAMPRI_RADIO_RAM2_Pri4|macro|AMLI_RAMPRI_RADIO_RAM2_Pri4
DECL|AMLI_RAMPRI_RADIO_RAM2_Pri6|macro|AMLI_RAMPRI_RADIO_RAM2_Pri6
DECL|AMLI_RAMPRI_RADIO_RAM2_Pri8|macro|AMLI_RAMPRI_RADIO_RAM2_Pri8
DECL|AMLI_RAMPRI_RADIO_RAM3_Msk|macro|AMLI_RAMPRI_RADIO_RAM3_Msk
DECL|AMLI_RAMPRI_RADIO_RAM3_Pos|macro|AMLI_RAMPRI_RADIO_RAM3_Pos
DECL|AMLI_RAMPRI_RADIO_RAM3_Pri0|macro|AMLI_RAMPRI_RADIO_RAM3_Pri0
DECL|AMLI_RAMPRI_RADIO_RAM3_Pri10|macro|AMLI_RAMPRI_RADIO_RAM3_Pri10
DECL|AMLI_RAMPRI_RADIO_RAM3_Pri12|macro|AMLI_RAMPRI_RADIO_RAM3_Pri12
DECL|AMLI_RAMPRI_RADIO_RAM3_Pri14|macro|AMLI_RAMPRI_RADIO_RAM3_Pri14
DECL|AMLI_RAMPRI_RADIO_RAM3_Pri2|macro|AMLI_RAMPRI_RADIO_RAM3_Pri2
DECL|AMLI_RAMPRI_RADIO_RAM3_Pri4|macro|AMLI_RAMPRI_RADIO_RAM3_Pri4
DECL|AMLI_RAMPRI_RADIO_RAM3_Pri6|macro|AMLI_RAMPRI_RADIO_RAM3_Pri6
DECL|AMLI_RAMPRI_RADIO_RAM3_Pri8|macro|AMLI_RAMPRI_RADIO_RAM3_Pri8
DECL|AMLI_RAMPRI_RADIO_RAM4_Msk|macro|AMLI_RAMPRI_RADIO_RAM4_Msk
DECL|AMLI_RAMPRI_RADIO_RAM4_Pos|macro|AMLI_RAMPRI_RADIO_RAM4_Pos
DECL|AMLI_RAMPRI_RADIO_RAM4_Pri0|macro|AMLI_RAMPRI_RADIO_RAM4_Pri0
DECL|AMLI_RAMPRI_RADIO_RAM4_Pri10|macro|AMLI_RAMPRI_RADIO_RAM4_Pri10
DECL|AMLI_RAMPRI_RADIO_RAM4_Pri12|macro|AMLI_RAMPRI_RADIO_RAM4_Pri12
DECL|AMLI_RAMPRI_RADIO_RAM4_Pri14|macro|AMLI_RAMPRI_RADIO_RAM4_Pri14
DECL|AMLI_RAMPRI_RADIO_RAM4_Pri2|macro|AMLI_RAMPRI_RADIO_RAM4_Pri2
DECL|AMLI_RAMPRI_RADIO_RAM4_Pri4|macro|AMLI_RAMPRI_RADIO_RAM4_Pri4
DECL|AMLI_RAMPRI_RADIO_RAM4_Pri6|macro|AMLI_RAMPRI_RADIO_RAM4_Pri6
DECL|AMLI_RAMPRI_RADIO_RAM4_Pri8|macro|AMLI_RAMPRI_RADIO_RAM4_Pri8
DECL|AMLI_RAMPRI_RADIO_RAM5_Msk|macro|AMLI_RAMPRI_RADIO_RAM5_Msk
DECL|AMLI_RAMPRI_RADIO_RAM5_Pos|macro|AMLI_RAMPRI_RADIO_RAM5_Pos
DECL|AMLI_RAMPRI_RADIO_RAM5_Pri0|macro|AMLI_RAMPRI_RADIO_RAM5_Pri0
DECL|AMLI_RAMPRI_RADIO_RAM5_Pri10|macro|AMLI_RAMPRI_RADIO_RAM5_Pri10
DECL|AMLI_RAMPRI_RADIO_RAM5_Pri12|macro|AMLI_RAMPRI_RADIO_RAM5_Pri12
DECL|AMLI_RAMPRI_RADIO_RAM5_Pri14|macro|AMLI_RAMPRI_RADIO_RAM5_Pri14
DECL|AMLI_RAMPRI_RADIO_RAM5_Pri2|macro|AMLI_RAMPRI_RADIO_RAM5_Pri2
DECL|AMLI_RAMPRI_RADIO_RAM5_Pri4|macro|AMLI_RAMPRI_RADIO_RAM5_Pri4
DECL|AMLI_RAMPRI_RADIO_RAM5_Pri6|macro|AMLI_RAMPRI_RADIO_RAM5_Pri6
DECL|AMLI_RAMPRI_RADIO_RAM5_Pri8|macro|AMLI_RAMPRI_RADIO_RAM5_Pri8
DECL|AMLI_RAMPRI_RADIO_RAM6_Msk|macro|AMLI_RAMPRI_RADIO_RAM6_Msk
DECL|AMLI_RAMPRI_RADIO_RAM6_Pos|macro|AMLI_RAMPRI_RADIO_RAM6_Pos
DECL|AMLI_RAMPRI_RADIO_RAM6_Pri0|macro|AMLI_RAMPRI_RADIO_RAM6_Pri0
DECL|AMLI_RAMPRI_RADIO_RAM6_Pri10|macro|AMLI_RAMPRI_RADIO_RAM6_Pri10
DECL|AMLI_RAMPRI_RADIO_RAM6_Pri12|macro|AMLI_RAMPRI_RADIO_RAM6_Pri12
DECL|AMLI_RAMPRI_RADIO_RAM6_Pri14|macro|AMLI_RAMPRI_RADIO_RAM6_Pri14
DECL|AMLI_RAMPRI_RADIO_RAM6_Pri2|macro|AMLI_RAMPRI_RADIO_RAM6_Pri2
DECL|AMLI_RAMPRI_RADIO_RAM6_Pri4|macro|AMLI_RAMPRI_RADIO_RAM6_Pri4
DECL|AMLI_RAMPRI_RADIO_RAM6_Pri6|macro|AMLI_RAMPRI_RADIO_RAM6_Pri6
DECL|AMLI_RAMPRI_RADIO_RAM6_Pri8|macro|AMLI_RAMPRI_RADIO_RAM6_Pri8
DECL|AMLI_RAMPRI_RADIO_RAM7_Msk|macro|AMLI_RAMPRI_RADIO_RAM7_Msk
DECL|AMLI_RAMPRI_RADIO_RAM7_Pos|macro|AMLI_RAMPRI_RADIO_RAM7_Pos
DECL|AMLI_RAMPRI_RADIO_RAM7_Pri0|macro|AMLI_RAMPRI_RADIO_RAM7_Pri0
DECL|AMLI_RAMPRI_RADIO_RAM7_Pri10|macro|AMLI_RAMPRI_RADIO_RAM7_Pri10
DECL|AMLI_RAMPRI_RADIO_RAM7_Pri12|macro|AMLI_RAMPRI_RADIO_RAM7_Pri12
DECL|AMLI_RAMPRI_RADIO_RAM7_Pri14|macro|AMLI_RAMPRI_RADIO_RAM7_Pri14
DECL|AMLI_RAMPRI_RADIO_RAM7_Pri2|macro|AMLI_RAMPRI_RADIO_RAM7_Pri2
DECL|AMLI_RAMPRI_RADIO_RAM7_Pri4|macro|AMLI_RAMPRI_RADIO_RAM7_Pri4
DECL|AMLI_RAMPRI_RADIO_RAM7_Pri6|macro|AMLI_RAMPRI_RADIO_RAM7_Pri6
DECL|AMLI_RAMPRI_RADIO_RAM7_Pri8|macro|AMLI_RAMPRI_RADIO_RAM7_Pri8
DECL|AMLI_RAMPRI_SPIS1_RAM0_Msk|macro|AMLI_RAMPRI_SPIS1_RAM0_Msk
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pos|macro|AMLI_RAMPRI_SPIS1_RAM0_Pos
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pri0|macro|AMLI_RAMPRI_SPIS1_RAM0_Pri0
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pri10|macro|AMLI_RAMPRI_SPIS1_RAM0_Pri10
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pri12|macro|AMLI_RAMPRI_SPIS1_RAM0_Pri12
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pri14|macro|AMLI_RAMPRI_SPIS1_RAM0_Pri14
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pri2|macro|AMLI_RAMPRI_SPIS1_RAM0_Pri2
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pri4|macro|AMLI_RAMPRI_SPIS1_RAM0_Pri4
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pri6|macro|AMLI_RAMPRI_SPIS1_RAM0_Pri6
DECL|AMLI_RAMPRI_SPIS1_RAM0_Pri8|macro|AMLI_RAMPRI_SPIS1_RAM0_Pri8
DECL|AMLI_RAMPRI_SPIS1_RAM1_Msk|macro|AMLI_RAMPRI_SPIS1_RAM1_Msk
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pos|macro|AMLI_RAMPRI_SPIS1_RAM1_Pos
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pri0|macro|AMLI_RAMPRI_SPIS1_RAM1_Pri0
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pri10|macro|AMLI_RAMPRI_SPIS1_RAM1_Pri10
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pri12|macro|AMLI_RAMPRI_SPIS1_RAM1_Pri12
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pri14|macro|AMLI_RAMPRI_SPIS1_RAM1_Pri14
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pri2|macro|AMLI_RAMPRI_SPIS1_RAM1_Pri2
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pri4|macro|AMLI_RAMPRI_SPIS1_RAM1_Pri4
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pri6|macro|AMLI_RAMPRI_SPIS1_RAM1_Pri6
DECL|AMLI_RAMPRI_SPIS1_RAM1_Pri8|macro|AMLI_RAMPRI_SPIS1_RAM1_Pri8
DECL|AMLI_RAMPRI_SPIS1_RAM2_Msk|macro|AMLI_RAMPRI_SPIS1_RAM2_Msk
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pos|macro|AMLI_RAMPRI_SPIS1_RAM2_Pos
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pri0|macro|AMLI_RAMPRI_SPIS1_RAM2_Pri0
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pri10|macro|AMLI_RAMPRI_SPIS1_RAM2_Pri10
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pri12|macro|AMLI_RAMPRI_SPIS1_RAM2_Pri12
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pri14|macro|AMLI_RAMPRI_SPIS1_RAM2_Pri14
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pri2|macro|AMLI_RAMPRI_SPIS1_RAM2_Pri2
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pri4|macro|AMLI_RAMPRI_SPIS1_RAM2_Pri4
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pri6|macro|AMLI_RAMPRI_SPIS1_RAM2_Pri6
DECL|AMLI_RAMPRI_SPIS1_RAM2_Pri8|macro|AMLI_RAMPRI_SPIS1_RAM2_Pri8
DECL|AMLI_RAMPRI_SPIS1_RAM3_Msk|macro|AMLI_RAMPRI_SPIS1_RAM3_Msk
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pos|macro|AMLI_RAMPRI_SPIS1_RAM3_Pos
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pri0|macro|AMLI_RAMPRI_SPIS1_RAM3_Pri0
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pri10|macro|AMLI_RAMPRI_SPIS1_RAM3_Pri10
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pri12|macro|AMLI_RAMPRI_SPIS1_RAM3_Pri12
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pri14|macro|AMLI_RAMPRI_SPIS1_RAM3_Pri14
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pri2|macro|AMLI_RAMPRI_SPIS1_RAM3_Pri2
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pri4|macro|AMLI_RAMPRI_SPIS1_RAM3_Pri4
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pri6|macro|AMLI_RAMPRI_SPIS1_RAM3_Pri6
DECL|AMLI_RAMPRI_SPIS1_RAM3_Pri8|macro|AMLI_RAMPRI_SPIS1_RAM3_Pri8
DECL|AMLI_RAMPRI_SPIS1_RAM4_Msk|macro|AMLI_RAMPRI_SPIS1_RAM4_Msk
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pos|macro|AMLI_RAMPRI_SPIS1_RAM4_Pos
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pri0|macro|AMLI_RAMPRI_SPIS1_RAM4_Pri0
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pri10|macro|AMLI_RAMPRI_SPIS1_RAM4_Pri10
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pri12|macro|AMLI_RAMPRI_SPIS1_RAM4_Pri12
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pri14|macro|AMLI_RAMPRI_SPIS1_RAM4_Pri14
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pri2|macro|AMLI_RAMPRI_SPIS1_RAM4_Pri2
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pri4|macro|AMLI_RAMPRI_SPIS1_RAM4_Pri4
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pri6|macro|AMLI_RAMPRI_SPIS1_RAM4_Pri6
DECL|AMLI_RAMPRI_SPIS1_RAM4_Pri8|macro|AMLI_RAMPRI_SPIS1_RAM4_Pri8
DECL|AMLI_RAMPRI_SPIS1_RAM5_Msk|macro|AMLI_RAMPRI_SPIS1_RAM5_Msk
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pos|macro|AMLI_RAMPRI_SPIS1_RAM5_Pos
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pri0|macro|AMLI_RAMPRI_SPIS1_RAM5_Pri0
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pri10|macro|AMLI_RAMPRI_SPIS1_RAM5_Pri10
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pri12|macro|AMLI_RAMPRI_SPIS1_RAM5_Pri12
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pri14|macro|AMLI_RAMPRI_SPIS1_RAM5_Pri14
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pri2|macro|AMLI_RAMPRI_SPIS1_RAM5_Pri2
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pri4|macro|AMLI_RAMPRI_SPIS1_RAM5_Pri4
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pri6|macro|AMLI_RAMPRI_SPIS1_RAM5_Pri6
DECL|AMLI_RAMPRI_SPIS1_RAM5_Pri8|macro|AMLI_RAMPRI_SPIS1_RAM5_Pri8
DECL|AMLI_RAMPRI_SPIS1_RAM6_Msk|macro|AMLI_RAMPRI_SPIS1_RAM6_Msk
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pos|macro|AMLI_RAMPRI_SPIS1_RAM6_Pos
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pri0|macro|AMLI_RAMPRI_SPIS1_RAM6_Pri0
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pri10|macro|AMLI_RAMPRI_SPIS1_RAM6_Pri10
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pri12|macro|AMLI_RAMPRI_SPIS1_RAM6_Pri12
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pri14|macro|AMLI_RAMPRI_SPIS1_RAM6_Pri14
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pri2|macro|AMLI_RAMPRI_SPIS1_RAM6_Pri2
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pri4|macro|AMLI_RAMPRI_SPIS1_RAM6_Pri4
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pri6|macro|AMLI_RAMPRI_SPIS1_RAM6_Pri6
DECL|AMLI_RAMPRI_SPIS1_RAM6_Pri8|macro|AMLI_RAMPRI_SPIS1_RAM6_Pri8
DECL|AMLI_RAMPRI_SPIS1_RAM7_Msk|macro|AMLI_RAMPRI_SPIS1_RAM7_Msk
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pos|macro|AMLI_RAMPRI_SPIS1_RAM7_Pos
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pri0|macro|AMLI_RAMPRI_SPIS1_RAM7_Pri0
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pri10|macro|AMLI_RAMPRI_SPIS1_RAM7_Pri10
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pri12|macro|AMLI_RAMPRI_SPIS1_RAM7_Pri12
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pri14|macro|AMLI_RAMPRI_SPIS1_RAM7_Pri14
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pri2|macro|AMLI_RAMPRI_SPIS1_RAM7_Pri2
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pri4|macro|AMLI_RAMPRI_SPIS1_RAM7_Pri4
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pri6|macro|AMLI_RAMPRI_SPIS1_RAM7_Pri6
DECL|AMLI_RAMPRI_SPIS1_RAM7_Pri8|macro|AMLI_RAMPRI_SPIS1_RAM7_Pri8
DECL|CCM_ENABLE_ENABLE_Disabled|macro|CCM_ENABLE_ENABLE_Disabled
DECL|CCM_ENABLE_ENABLE_Enabled|macro|CCM_ENABLE_ENABLE_Enabled
DECL|CCM_ENABLE_ENABLE_Msk|macro|CCM_ENABLE_ENABLE_Msk
DECL|CCM_ENABLE_ENABLE_Pos|macro|CCM_ENABLE_ENABLE_Pos
DECL|CCM_INTENCLR_ENDCRYPT_Clear|macro|CCM_INTENCLR_ENDCRYPT_Clear
DECL|CCM_INTENCLR_ENDCRYPT_Disabled|macro|CCM_INTENCLR_ENDCRYPT_Disabled
DECL|CCM_INTENCLR_ENDCRYPT_Enabled|macro|CCM_INTENCLR_ENDCRYPT_Enabled
DECL|CCM_INTENCLR_ENDCRYPT_Msk|macro|CCM_INTENCLR_ENDCRYPT_Msk
DECL|CCM_INTENCLR_ENDCRYPT_Pos|macro|CCM_INTENCLR_ENDCRYPT_Pos
DECL|CCM_INTENCLR_ENDKSGEN_Clear|macro|CCM_INTENCLR_ENDKSGEN_Clear
DECL|CCM_INTENCLR_ENDKSGEN_Disabled|macro|CCM_INTENCLR_ENDKSGEN_Disabled
DECL|CCM_INTENCLR_ENDKSGEN_Enabled|macro|CCM_INTENCLR_ENDKSGEN_Enabled
DECL|CCM_INTENCLR_ENDKSGEN_Msk|macro|CCM_INTENCLR_ENDKSGEN_Msk
DECL|CCM_INTENCLR_ENDKSGEN_Pos|macro|CCM_INTENCLR_ENDKSGEN_Pos
DECL|CCM_INTENCLR_ERROR_Clear|macro|CCM_INTENCLR_ERROR_Clear
DECL|CCM_INTENCLR_ERROR_Disabled|macro|CCM_INTENCLR_ERROR_Disabled
DECL|CCM_INTENCLR_ERROR_Enabled|macro|CCM_INTENCLR_ERROR_Enabled
DECL|CCM_INTENCLR_ERROR_Msk|macro|CCM_INTENCLR_ERROR_Msk
DECL|CCM_INTENCLR_ERROR_Pos|macro|CCM_INTENCLR_ERROR_Pos
DECL|CCM_INTENSET_ENDCRYPT_Disabled|macro|CCM_INTENSET_ENDCRYPT_Disabled
DECL|CCM_INTENSET_ENDCRYPT_Enabled|macro|CCM_INTENSET_ENDCRYPT_Enabled
DECL|CCM_INTENSET_ENDCRYPT_Msk|macro|CCM_INTENSET_ENDCRYPT_Msk
DECL|CCM_INTENSET_ENDCRYPT_Pos|macro|CCM_INTENSET_ENDCRYPT_Pos
DECL|CCM_INTENSET_ENDCRYPT_Set|macro|CCM_INTENSET_ENDCRYPT_Set
DECL|CCM_INTENSET_ENDKSGEN_Disabled|macro|CCM_INTENSET_ENDKSGEN_Disabled
DECL|CCM_INTENSET_ENDKSGEN_Enabled|macro|CCM_INTENSET_ENDKSGEN_Enabled
DECL|CCM_INTENSET_ENDKSGEN_Msk|macro|CCM_INTENSET_ENDKSGEN_Msk
DECL|CCM_INTENSET_ENDKSGEN_Pos|macro|CCM_INTENSET_ENDKSGEN_Pos
DECL|CCM_INTENSET_ENDKSGEN_Set|macro|CCM_INTENSET_ENDKSGEN_Set
DECL|CCM_INTENSET_ERROR_Disabled|macro|CCM_INTENSET_ERROR_Disabled
DECL|CCM_INTENSET_ERROR_Enabled|macro|CCM_INTENSET_ERROR_Enabled
DECL|CCM_INTENSET_ERROR_Msk|macro|CCM_INTENSET_ERROR_Msk
DECL|CCM_INTENSET_ERROR_Pos|macro|CCM_INTENSET_ERROR_Pos
DECL|CCM_INTENSET_ERROR_Set|macro|CCM_INTENSET_ERROR_Set
DECL|CCM_MICSTATUS_MICSTATUS_CheckFailed|macro|CCM_MICSTATUS_MICSTATUS_CheckFailed
DECL|CCM_MICSTATUS_MICSTATUS_CheckPassed|macro|CCM_MICSTATUS_MICSTATUS_CheckPassed
DECL|CCM_MICSTATUS_MICSTATUS_Msk|macro|CCM_MICSTATUS_MICSTATUS_Msk
DECL|CCM_MICSTATUS_MICSTATUS_Pos|macro|CCM_MICSTATUS_MICSTATUS_Pos
DECL|CCM_MODE_MODE_Decryption|macro|CCM_MODE_MODE_Decryption
DECL|CCM_MODE_MODE_Encryption|macro|CCM_MODE_MODE_Encryption
DECL|CCM_MODE_MODE_Msk|macro|CCM_MODE_MODE_Msk
DECL|CCM_MODE_MODE_Pos|macro|CCM_MODE_MODE_Pos
DECL|CCM_POWER_POWER_Disabled|macro|CCM_POWER_POWER_Disabled
DECL|CCM_POWER_POWER_Enabled|macro|CCM_POWER_POWER_Enabled
DECL|CCM_POWER_POWER_Msk|macro|CCM_POWER_POWER_Msk
DECL|CCM_POWER_POWER_Pos|macro|CCM_POWER_POWER_Pos
DECL|CCM_SHORTS_ENDKSGEN_CRYPT_Disabled|macro|CCM_SHORTS_ENDKSGEN_CRYPT_Disabled
DECL|CCM_SHORTS_ENDKSGEN_CRYPT_Enabled|macro|CCM_SHORTS_ENDKSGEN_CRYPT_Enabled
DECL|CCM_SHORTS_ENDKSGEN_CRYPT_Msk|macro|CCM_SHORTS_ENDKSGEN_CRYPT_Msk
DECL|CCM_SHORTS_ENDKSGEN_CRYPT_Pos|macro|CCM_SHORTS_ENDKSGEN_CRYPT_Pos
DECL|CLOCK_CTIV_CTIV_Msk|macro|CLOCK_CTIV_CTIV_Msk
DECL|CLOCK_CTIV_CTIV_Pos|macro|CLOCK_CTIV_CTIV_Pos
DECL|CLOCK_HFCLKRUN_STATUS_Msk|macro|CLOCK_HFCLKRUN_STATUS_Msk
DECL|CLOCK_HFCLKRUN_STATUS_NotTriggered|macro|CLOCK_HFCLKRUN_STATUS_NotTriggered
DECL|CLOCK_HFCLKRUN_STATUS_Pos|macro|CLOCK_HFCLKRUN_STATUS_Pos
DECL|CLOCK_HFCLKRUN_STATUS_Triggered|macro|CLOCK_HFCLKRUN_STATUS_Triggered
DECL|CLOCK_HFCLKSTAT_SRC_Msk|macro|CLOCK_HFCLKSTAT_SRC_Msk
DECL|CLOCK_HFCLKSTAT_SRC_Pos|macro|CLOCK_HFCLKSTAT_SRC_Pos
DECL|CLOCK_HFCLKSTAT_SRC_RC|macro|CLOCK_HFCLKSTAT_SRC_RC
DECL|CLOCK_HFCLKSTAT_SRC_Xtal|macro|CLOCK_HFCLKSTAT_SRC_Xtal
DECL|CLOCK_HFCLKSTAT_STATE_Msk|macro|CLOCK_HFCLKSTAT_STATE_Msk
DECL|CLOCK_HFCLKSTAT_STATE_NotRunning|macro|CLOCK_HFCLKSTAT_STATE_NotRunning
DECL|CLOCK_HFCLKSTAT_STATE_Pos|macro|CLOCK_HFCLKSTAT_STATE_Pos
DECL|CLOCK_HFCLKSTAT_STATE_Running|macro|CLOCK_HFCLKSTAT_STATE_Running
DECL|CLOCK_INTENCLR_CTTO_Clear|macro|CLOCK_INTENCLR_CTTO_Clear
DECL|CLOCK_INTENCLR_CTTO_Disabled|macro|CLOCK_INTENCLR_CTTO_Disabled
DECL|CLOCK_INTENCLR_CTTO_Enabled|macro|CLOCK_INTENCLR_CTTO_Enabled
DECL|CLOCK_INTENCLR_CTTO_Msk|macro|CLOCK_INTENCLR_CTTO_Msk
DECL|CLOCK_INTENCLR_CTTO_Pos|macro|CLOCK_INTENCLR_CTTO_Pos
DECL|CLOCK_INTENCLR_DONE_Clear|macro|CLOCK_INTENCLR_DONE_Clear
DECL|CLOCK_INTENCLR_DONE_Disabled|macro|CLOCK_INTENCLR_DONE_Disabled
DECL|CLOCK_INTENCLR_DONE_Enabled|macro|CLOCK_INTENCLR_DONE_Enabled
DECL|CLOCK_INTENCLR_DONE_Msk|macro|CLOCK_INTENCLR_DONE_Msk
DECL|CLOCK_INTENCLR_DONE_Pos|macro|CLOCK_INTENCLR_DONE_Pos
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Clear|macro|CLOCK_INTENCLR_HFCLKSTARTED_Clear
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Disabled|macro|CLOCK_INTENCLR_HFCLKSTARTED_Disabled
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Enabled|macro|CLOCK_INTENCLR_HFCLKSTARTED_Enabled
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Msk|macro|CLOCK_INTENCLR_HFCLKSTARTED_Msk
DECL|CLOCK_INTENCLR_HFCLKSTARTED_Pos|macro|CLOCK_INTENCLR_HFCLKSTARTED_Pos
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Clear|macro|CLOCK_INTENCLR_LFCLKSTARTED_Clear
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Disabled|macro|CLOCK_INTENCLR_LFCLKSTARTED_Disabled
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Enabled|macro|CLOCK_INTENCLR_LFCLKSTARTED_Enabled
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Msk|macro|CLOCK_INTENCLR_LFCLKSTARTED_Msk
DECL|CLOCK_INTENCLR_LFCLKSTARTED_Pos|macro|CLOCK_INTENCLR_LFCLKSTARTED_Pos
DECL|CLOCK_INTENSET_CTTO_Disabled|macro|CLOCK_INTENSET_CTTO_Disabled
DECL|CLOCK_INTENSET_CTTO_Enabled|macro|CLOCK_INTENSET_CTTO_Enabled
DECL|CLOCK_INTENSET_CTTO_Msk|macro|CLOCK_INTENSET_CTTO_Msk
DECL|CLOCK_INTENSET_CTTO_Pos|macro|CLOCK_INTENSET_CTTO_Pos
DECL|CLOCK_INTENSET_CTTO_Set|macro|CLOCK_INTENSET_CTTO_Set
DECL|CLOCK_INTENSET_DONE_Disabled|macro|CLOCK_INTENSET_DONE_Disabled
DECL|CLOCK_INTENSET_DONE_Enabled|macro|CLOCK_INTENSET_DONE_Enabled
DECL|CLOCK_INTENSET_DONE_Msk|macro|CLOCK_INTENSET_DONE_Msk
DECL|CLOCK_INTENSET_DONE_Pos|macro|CLOCK_INTENSET_DONE_Pos
DECL|CLOCK_INTENSET_DONE_Set|macro|CLOCK_INTENSET_DONE_Set
DECL|CLOCK_INTENSET_HFCLKSTARTED_Disabled|macro|CLOCK_INTENSET_HFCLKSTARTED_Disabled
DECL|CLOCK_INTENSET_HFCLKSTARTED_Enabled|macro|CLOCK_INTENSET_HFCLKSTARTED_Enabled
DECL|CLOCK_INTENSET_HFCLKSTARTED_Msk|macro|CLOCK_INTENSET_HFCLKSTARTED_Msk
DECL|CLOCK_INTENSET_HFCLKSTARTED_Pos|macro|CLOCK_INTENSET_HFCLKSTARTED_Pos
DECL|CLOCK_INTENSET_HFCLKSTARTED_Set|macro|CLOCK_INTENSET_HFCLKSTARTED_Set
DECL|CLOCK_INTENSET_LFCLKSTARTED_Disabled|macro|CLOCK_INTENSET_LFCLKSTARTED_Disabled
DECL|CLOCK_INTENSET_LFCLKSTARTED_Enabled|macro|CLOCK_INTENSET_LFCLKSTARTED_Enabled
DECL|CLOCK_INTENSET_LFCLKSTARTED_Msk|macro|CLOCK_INTENSET_LFCLKSTARTED_Msk
DECL|CLOCK_INTENSET_LFCLKSTARTED_Pos|macro|CLOCK_INTENSET_LFCLKSTARTED_Pos
DECL|CLOCK_INTENSET_LFCLKSTARTED_Set|macro|CLOCK_INTENSET_LFCLKSTARTED_Set
DECL|CLOCK_LFCLKRUN_STATUS_Msk|macro|CLOCK_LFCLKRUN_STATUS_Msk
DECL|CLOCK_LFCLKRUN_STATUS_NotTriggered|macro|CLOCK_LFCLKRUN_STATUS_NotTriggered
DECL|CLOCK_LFCLKRUN_STATUS_Pos|macro|CLOCK_LFCLKRUN_STATUS_Pos
DECL|CLOCK_LFCLKRUN_STATUS_Triggered|macro|CLOCK_LFCLKRUN_STATUS_Triggered
DECL|CLOCK_LFCLKSRCCOPY_SRC_Msk|macro|CLOCK_LFCLKSRCCOPY_SRC_Msk
DECL|CLOCK_LFCLKSRCCOPY_SRC_Pos|macro|CLOCK_LFCLKSRCCOPY_SRC_Pos
DECL|CLOCK_LFCLKSRCCOPY_SRC_RC|macro|CLOCK_LFCLKSRCCOPY_SRC_RC
DECL|CLOCK_LFCLKSRCCOPY_SRC_Synth|macro|CLOCK_LFCLKSRCCOPY_SRC_Synth
DECL|CLOCK_LFCLKSRCCOPY_SRC_Xtal|macro|CLOCK_LFCLKSRCCOPY_SRC_Xtal
DECL|CLOCK_LFCLKSRC_SRC_Msk|macro|CLOCK_LFCLKSRC_SRC_Msk
DECL|CLOCK_LFCLKSRC_SRC_Pos|macro|CLOCK_LFCLKSRC_SRC_Pos
DECL|CLOCK_LFCLKSRC_SRC_RC|macro|CLOCK_LFCLKSRC_SRC_RC
DECL|CLOCK_LFCLKSRC_SRC_Synth|macro|CLOCK_LFCLKSRC_SRC_Synth
DECL|CLOCK_LFCLKSRC_SRC_Xtal|macro|CLOCK_LFCLKSRC_SRC_Xtal
DECL|CLOCK_LFCLKSTAT_SRC_Msk|macro|CLOCK_LFCLKSTAT_SRC_Msk
DECL|CLOCK_LFCLKSTAT_SRC_Pos|macro|CLOCK_LFCLKSTAT_SRC_Pos
DECL|CLOCK_LFCLKSTAT_SRC_RC|macro|CLOCK_LFCLKSTAT_SRC_RC
DECL|CLOCK_LFCLKSTAT_SRC_Synth|macro|CLOCK_LFCLKSTAT_SRC_Synth
DECL|CLOCK_LFCLKSTAT_SRC_Xtal|macro|CLOCK_LFCLKSTAT_SRC_Xtal
DECL|CLOCK_LFCLKSTAT_STATE_Msk|macro|CLOCK_LFCLKSTAT_STATE_Msk
DECL|CLOCK_LFCLKSTAT_STATE_NotRunning|macro|CLOCK_LFCLKSTAT_STATE_NotRunning
DECL|CLOCK_LFCLKSTAT_STATE_Pos|macro|CLOCK_LFCLKSTAT_STATE_Pos
DECL|CLOCK_LFCLKSTAT_STATE_Running|macro|CLOCK_LFCLKSTAT_STATE_Running
DECL|CLOCK_XTALFREQ_XTALFREQ_16MHz|macro|CLOCK_XTALFREQ_XTALFREQ_16MHz
DECL|CLOCK_XTALFREQ_XTALFREQ_32MHz|macro|CLOCK_XTALFREQ_XTALFREQ_32MHz
DECL|CLOCK_XTALFREQ_XTALFREQ_Msk|macro|CLOCK_XTALFREQ_XTALFREQ_Msk
DECL|CLOCK_XTALFREQ_XTALFREQ_Pos|macro|CLOCK_XTALFREQ_XTALFREQ_Pos
DECL|ECB_INTENCLR_ENDECB_Clear|macro|ECB_INTENCLR_ENDECB_Clear
DECL|ECB_INTENCLR_ENDECB_Disabled|macro|ECB_INTENCLR_ENDECB_Disabled
DECL|ECB_INTENCLR_ENDECB_Enabled|macro|ECB_INTENCLR_ENDECB_Enabled
DECL|ECB_INTENCLR_ENDECB_Msk|macro|ECB_INTENCLR_ENDECB_Msk
DECL|ECB_INTENCLR_ENDECB_Pos|macro|ECB_INTENCLR_ENDECB_Pos
DECL|ECB_INTENCLR_ERRORECB_Clear|macro|ECB_INTENCLR_ERRORECB_Clear
DECL|ECB_INTENCLR_ERRORECB_Disabled|macro|ECB_INTENCLR_ERRORECB_Disabled
DECL|ECB_INTENCLR_ERRORECB_Enabled|macro|ECB_INTENCLR_ERRORECB_Enabled
DECL|ECB_INTENCLR_ERRORECB_Msk|macro|ECB_INTENCLR_ERRORECB_Msk
DECL|ECB_INTENCLR_ERRORECB_Pos|macro|ECB_INTENCLR_ERRORECB_Pos
DECL|ECB_INTENSET_ENDECB_Disabled|macro|ECB_INTENSET_ENDECB_Disabled
DECL|ECB_INTENSET_ENDECB_Enabled|macro|ECB_INTENSET_ENDECB_Enabled
DECL|ECB_INTENSET_ENDECB_Msk|macro|ECB_INTENSET_ENDECB_Msk
DECL|ECB_INTENSET_ENDECB_Pos|macro|ECB_INTENSET_ENDECB_Pos
DECL|ECB_INTENSET_ENDECB_Set|macro|ECB_INTENSET_ENDECB_Set
DECL|ECB_INTENSET_ERRORECB_Disabled|macro|ECB_INTENSET_ERRORECB_Disabled
DECL|ECB_INTENSET_ERRORECB_Enabled|macro|ECB_INTENSET_ERRORECB_Enabled
DECL|ECB_INTENSET_ERRORECB_Msk|macro|ECB_INTENSET_ERRORECB_Msk
DECL|ECB_INTENSET_ERRORECB_Pos|macro|ECB_INTENSET_ERRORECB_Pos
DECL|ECB_INTENSET_ERRORECB_Set|macro|ECB_INTENSET_ERRORECB_Set
DECL|ECB_POWER_POWER_Disabled|macro|ECB_POWER_POWER_Disabled
DECL|ECB_POWER_POWER_Enabled|macro|ECB_POWER_POWER_Enabled
DECL|ECB_POWER_POWER_Msk|macro|ECB_POWER_POWER_Msk
DECL|ECB_POWER_POWER_Pos|macro|ECB_POWER_POWER_Pos
DECL|FICR_CONFIGID_FWID_Msk|macro|FICR_CONFIGID_FWID_Msk
DECL|FICR_CONFIGID_FWID_Pos|macro|FICR_CONFIGID_FWID_Pos
DECL|FICR_CONFIGID_HWID_Msk|macro|FICR_CONFIGID_HWID_Msk
DECL|FICR_CONFIGID_HWID_Pos|macro|FICR_CONFIGID_HWID_Pos
DECL|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk|macro|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk
DECL|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos|macro|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
DECL|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public|macro|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public
DECL|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random|macro|FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random
DECL|FICR_OVERRIDEEN_BLE_1MBIT_Msk|macro|FICR_OVERRIDEEN_BLE_1MBIT_Msk
DECL|FICR_OVERRIDEEN_BLE_1MBIT_NotOverride|macro|FICR_OVERRIDEEN_BLE_1MBIT_NotOverride
DECL|FICR_OVERRIDEEN_BLE_1MBIT_Override|macro|FICR_OVERRIDEEN_BLE_1MBIT_Override
DECL|FICR_OVERRIDEEN_BLE_1MBIT_Pos|macro|FICR_OVERRIDEEN_BLE_1MBIT_Pos
DECL|FICR_OVERRIDEEN_NRF_1MBIT_Msk|macro|FICR_OVERRIDEEN_NRF_1MBIT_Msk
DECL|FICR_OVERRIDEEN_NRF_1MBIT_NotOverride|macro|FICR_OVERRIDEEN_NRF_1MBIT_NotOverride
DECL|FICR_OVERRIDEEN_NRF_1MBIT_Override|macro|FICR_OVERRIDEEN_NRF_1MBIT_Override
DECL|FICR_OVERRIDEEN_NRF_1MBIT_Pos|macro|FICR_OVERRIDEEN_NRF_1MBIT_Pos
DECL|FICR_PPFC_PPFC_Msk|macro|FICR_PPFC_PPFC_Msk
DECL|FICR_PPFC_PPFC_NotPresent|macro|FICR_PPFC_PPFC_NotPresent
DECL|FICR_PPFC_PPFC_Pos|macro|FICR_PPFC_PPFC_Pos
DECL|FICR_PPFC_PPFC_Present|macro|FICR_PPFC_PPFC_Present
DECL|GPIOTE_CONFIG_MODE_Disabled|macro|GPIOTE_CONFIG_MODE_Disabled
DECL|GPIOTE_CONFIG_MODE_Event|macro|GPIOTE_CONFIG_MODE_Event
DECL|GPIOTE_CONFIG_MODE_Msk|macro|GPIOTE_CONFIG_MODE_Msk
DECL|GPIOTE_CONFIG_MODE_Pos|macro|GPIOTE_CONFIG_MODE_Pos
DECL|GPIOTE_CONFIG_MODE_Task|macro|GPIOTE_CONFIG_MODE_Task
DECL|GPIOTE_CONFIG_OUTINIT_High|macro|GPIOTE_CONFIG_OUTINIT_High
DECL|GPIOTE_CONFIG_OUTINIT_Low|macro|GPIOTE_CONFIG_OUTINIT_Low
DECL|GPIOTE_CONFIG_OUTINIT_Msk|macro|GPIOTE_CONFIG_OUTINIT_Msk
DECL|GPIOTE_CONFIG_OUTINIT_Pos|macro|GPIOTE_CONFIG_OUTINIT_Pos
DECL|GPIOTE_CONFIG_POLARITY_HiToLo|macro|GPIOTE_CONFIG_POLARITY_HiToLo
DECL|GPIOTE_CONFIG_POLARITY_LoToHi|macro|GPIOTE_CONFIG_POLARITY_LoToHi
DECL|GPIOTE_CONFIG_POLARITY_Msk|macro|GPIOTE_CONFIG_POLARITY_Msk
DECL|GPIOTE_CONFIG_POLARITY_None|macro|GPIOTE_CONFIG_POLARITY_None
DECL|GPIOTE_CONFIG_POLARITY_Pos|macro|GPIOTE_CONFIG_POLARITY_Pos
DECL|GPIOTE_CONFIG_POLARITY_Toggle|macro|GPIOTE_CONFIG_POLARITY_Toggle
DECL|GPIOTE_CONFIG_PSEL_Msk|macro|GPIOTE_CONFIG_PSEL_Msk
DECL|GPIOTE_CONFIG_PSEL_Pos|macro|GPIOTE_CONFIG_PSEL_Pos
DECL|GPIOTE_INTENCLR_IN0_Clear|macro|GPIOTE_INTENCLR_IN0_Clear
DECL|GPIOTE_INTENCLR_IN0_Disabled|macro|GPIOTE_INTENCLR_IN0_Disabled
DECL|GPIOTE_INTENCLR_IN0_Enabled|macro|GPIOTE_INTENCLR_IN0_Enabled
DECL|GPIOTE_INTENCLR_IN0_Msk|macro|GPIOTE_INTENCLR_IN0_Msk
DECL|GPIOTE_INTENCLR_IN0_Pos|macro|GPIOTE_INTENCLR_IN0_Pos
DECL|GPIOTE_INTENCLR_IN1_Clear|macro|GPIOTE_INTENCLR_IN1_Clear
DECL|GPIOTE_INTENCLR_IN1_Disabled|macro|GPIOTE_INTENCLR_IN1_Disabled
DECL|GPIOTE_INTENCLR_IN1_Enabled|macro|GPIOTE_INTENCLR_IN1_Enabled
DECL|GPIOTE_INTENCLR_IN1_Msk|macro|GPIOTE_INTENCLR_IN1_Msk
DECL|GPIOTE_INTENCLR_IN1_Pos|macro|GPIOTE_INTENCLR_IN1_Pos
DECL|GPIOTE_INTENCLR_IN2_Clear|macro|GPIOTE_INTENCLR_IN2_Clear
DECL|GPIOTE_INTENCLR_IN2_Disabled|macro|GPIOTE_INTENCLR_IN2_Disabled
DECL|GPIOTE_INTENCLR_IN2_Enabled|macro|GPIOTE_INTENCLR_IN2_Enabled
DECL|GPIOTE_INTENCLR_IN2_Msk|macro|GPIOTE_INTENCLR_IN2_Msk
DECL|GPIOTE_INTENCLR_IN2_Pos|macro|GPIOTE_INTENCLR_IN2_Pos
DECL|GPIOTE_INTENCLR_IN3_Clear|macro|GPIOTE_INTENCLR_IN3_Clear
DECL|GPIOTE_INTENCLR_IN3_Disabled|macro|GPIOTE_INTENCLR_IN3_Disabled
DECL|GPIOTE_INTENCLR_IN3_Enabled|macro|GPIOTE_INTENCLR_IN3_Enabled
DECL|GPIOTE_INTENCLR_IN3_Msk|macro|GPIOTE_INTENCLR_IN3_Msk
DECL|GPIOTE_INTENCLR_IN3_Pos|macro|GPIOTE_INTENCLR_IN3_Pos
DECL|GPIOTE_INTENCLR_PORT_Clear|macro|GPIOTE_INTENCLR_PORT_Clear
DECL|GPIOTE_INTENCLR_PORT_Disabled|macro|GPIOTE_INTENCLR_PORT_Disabled
DECL|GPIOTE_INTENCLR_PORT_Enabled|macro|GPIOTE_INTENCLR_PORT_Enabled
DECL|GPIOTE_INTENCLR_PORT_Msk|macro|GPIOTE_INTENCLR_PORT_Msk
DECL|GPIOTE_INTENCLR_PORT_Pos|macro|GPIOTE_INTENCLR_PORT_Pos
DECL|GPIOTE_INTENSET_IN0_Disabled|macro|GPIOTE_INTENSET_IN0_Disabled
DECL|GPIOTE_INTENSET_IN0_Enabled|macro|GPIOTE_INTENSET_IN0_Enabled
DECL|GPIOTE_INTENSET_IN0_Msk|macro|GPIOTE_INTENSET_IN0_Msk
DECL|GPIOTE_INTENSET_IN0_Pos|macro|GPIOTE_INTENSET_IN0_Pos
DECL|GPIOTE_INTENSET_IN0_Set|macro|GPIOTE_INTENSET_IN0_Set
DECL|GPIOTE_INTENSET_IN1_Disabled|macro|GPIOTE_INTENSET_IN1_Disabled
DECL|GPIOTE_INTENSET_IN1_Enabled|macro|GPIOTE_INTENSET_IN1_Enabled
DECL|GPIOTE_INTENSET_IN1_Msk|macro|GPIOTE_INTENSET_IN1_Msk
DECL|GPIOTE_INTENSET_IN1_Pos|macro|GPIOTE_INTENSET_IN1_Pos
DECL|GPIOTE_INTENSET_IN1_Set|macro|GPIOTE_INTENSET_IN1_Set
DECL|GPIOTE_INTENSET_IN2_Disabled|macro|GPIOTE_INTENSET_IN2_Disabled
DECL|GPIOTE_INTENSET_IN2_Enabled|macro|GPIOTE_INTENSET_IN2_Enabled
DECL|GPIOTE_INTENSET_IN2_Msk|macro|GPIOTE_INTENSET_IN2_Msk
DECL|GPIOTE_INTENSET_IN2_Pos|macro|GPIOTE_INTENSET_IN2_Pos
DECL|GPIOTE_INTENSET_IN2_Set|macro|GPIOTE_INTENSET_IN2_Set
DECL|GPIOTE_INTENSET_IN3_Disabled|macro|GPIOTE_INTENSET_IN3_Disabled
DECL|GPIOTE_INTENSET_IN3_Enabled|macro|GPIOTE_INTENSET_IN3_Enabled
DECL|GPIOTE_INTENSET_IN3_Msk|macro|GPIOTE_INTENSET_IN3_Msk
DECL|GPIOTE_INTENSET_IN3_Pos|macro|GPIOTE_INTENSET_IN3_Pos
DECL|GPIOTE_INTENSET_IN3_Set|macro|GPIOTE_INTENSET_IN3_Set
DECL|GPIOTE_INTENSET_PORT_Disabled|macro|GPIOTE_INTENSET_PORT_Disabled
DECL|GPIOTE_INTENSET_PORT_Enabled|macro|GPIOTE_INTENSET_PORT_Enabled
DECL|GPIOTE_INTENSET_PORT_Msk|macro|GPIOTE_INTENSET_PORT_Msk
DECL|GPIOTE_INTENSET_PORT_Pos|macro|GPIOTE_INTENSET_PORT_Pos
DECL|GPIOTE_INTENSET_PORT_Set|macro|GPIOTE_INTENSET_PORT_Set
DECL|GPIOTE_POWER_POWER_Disabled|macro|GPIOTE_POWER_POWER_Disabled
DECL|GPIOTE_POWER_POWER_Enabled|macro|GPIOTE_POWER_POWER_Enabled
DECL|GPIOTE_POWER_POWER_Msk|macro|GPIOTE_POWER_POWER_Msk
DECL|GPIOTE_POWER_POWER_Pos|macro|GPIOTE_POWER_POWER_Pos
DECL|GPIO_DIRCLR_PIN0_Clear|macro|GPIO_DIRCLR_PIN0_Clear
DECL|GPIO_DIRCLR_PIN0_Input|macro|GPIO_DIRCLR_PIN0_Input
DECL|GPIO_DIRCLR_PIN0_Msk|macro|GPIO_DIRCLR_PIN0_Msk
DECL|GPIO_DIRCLR_PIN0_Output|macro|GPIO_DIRCLR_PIN0_Output
DECL|GPIO_DIRCLR_PIN0_Pos|macro|GPIO_DIRCLR_PIN0_Pos
DECL|GPIO_DIRCLR_PIN10_Clear|macro|GPIO_DIRCLR_PIN10_Clear
DECL|GPIO_DIRCLR_PIN10_Input|macro|GPIO_DIRCLR_PIN10_Input
DECL|GPIO_DIRCLR_PIN10_Msk|macro|GPIO_DIRCLR_PIN10_Msk
DECL|GPIO_DIRCLR_PIN10_Output|macro|GPIO_DIRCLR_PIN10_Output
DECL|GPIO_DIRCLR_PIN10_Pos|macro|GPIO_DIRCLR_PIN10_Pos
DECL|GPIO_DIRCLR_PIN11_Clear|macro|GPIO_DIRCLR_PIN11_Clear
DECL|GPIO_DIRCLR_PIN11_Input|macro|GPIO_DIRCLR_PIN11_Input
DECL|GPIO_DIRCLR_PIN11_Msk|macro|GPIO_DIRCLR_PIN11_Msk
DECL|GPIO_DIRCLR_PIN11_Output|macro|GPIO_DIRCLR_PIN11_Output
DECL|GPIO_DIRCLR_PIN11_Pos|macro|GPIO_DIRCLR_PIN11_Pos
DECL|GPIO_DIRCLR_PIN12_Clear|macro|GPIO_DIRCLR_PIN12_Clear
DECL|GPIO_DIRCLR_PIN12_Input|macro|GPIO_DIRCLR_PIN12_Input
DECL|GPIO_DIRCLR_PIN12_Msk|macro|GPIO_DIRCLR_PIN12_Msk
DECL|GPIO_DIRCLR_PIN12_Output|macro|GPIO_DIRCLR_PIN12_Output
DECL|GPIO_DIRCLR_PIN12_Pos|macro|GPIO_DIRCLR_PIN12_Pos
DECL|GPIO_DIRCLR_PIN13_Clear|macro|GPIO_DIRCLR_PIN13_Clear
DECL|GPIO_DIRCLR_PIN13_Input|macro|GPIO_DIRCLR_PIN13_Input
DECL|GPIO_DIRCLR_PIN13_Msk|macro|GPIO_DIRCLR_PIN13_Msk
DECL|GPIO_DIRCLR_PIN13_Output|macro|GPIO_DIRCLR_PIN13_Output
DECL|GPIO_DIRCLR_PIN13_Pos|macro|GPIO_DIRCLR_PIN13_Pos
DECL|GPIO_DIRCLR_PIN14_Clear|macro|GPIO_DIRCLR_PIN14_Clear
DECL|GPIO_DIRCLR_PIN14_Input|macro|GPIO_DIRCLR_PIN14_Input
DECL|GPIO_DIRCLR_PIN14_Msk|macro|GPIO_DIRCLR_PIN14_Msk
DECL|GPIO_DIRCLR_PIN14_Output|macro|GPIO_DIRCLR_PIN14_Output
DECL|GPIO_DIRCLR_PIN14_Pos|macro|GPIO_DIRCLR_PIN14_Pos
DECL|GPIO_DIRCLR_PIN15_Clear|macro|GPIO_DIRCLR_PIN15_Clear
DECL|GPIO_DIRCLR_PIN15_Input|macro|GPIO_DIRCLR_PIN15_Input
DECL|GPIO_DIRCLR_PIN15_Msk|macro|GPIO_DIRCLR_PIN15_Msk
DECL|GPIO_DIRCLR_PIN15_Output|macro|GPIO_DIRCLR_PIN15_Output
DECL|GPIO_DIRCLR_PIN15_Pos|macro|GPIO_DIRCLR_PIN15_Pos
DECL|GPIO_DIRCLR_PIN16_Clear|macro|GPIO_DIRCLR_PIN16_Clear
DECL|GPIO_DIRCLR_PIN16_Input|macro|GPIO_DIRCLR_PIN16_Input
DECL|GPIO_DIRCLR_PIN16_Msk|macro|GPIO_DIRCLR_PIN16_Msk
DECL|GPIO_DIRCLR_PIN16_Output|macro|GPIO_DIRCLR_PIN16_Output
DECL|GPIO_DIRCLR_PIN16_Pos|macro|GPIO_DIRCLR_PIN16_Pos
DECL|GPIO_DIRCLR_PIN17_Clear|macro|GPIO_DIRCLR_PIN17_Clear
DECL|GPIO_DIRCLR_PIN17_Input|macro|GPIO_DIRCLR_PIN17_Input
DECL|GPIO_DIRCLR_PIN17_Msk|macro|GPIO_DIRCLR_PIN17_Msk
DECL|GPIO_DIRCLR_PIN17_Output|macro|GPIO_DIRCLR_PIN17_Output
DECL|GPIO_DIRCLR_PIN17_Pos|macro|GPIO_DIRCLR_PIN17_Pos
DECL|GPIO_DIRCLR_PIN18_Clear|macro|GPIO_DIRCLR_PIN18_Clear
DECL|GPIO_DIRCLR_PIN18_Input|macro|GPIO_DIRCLR_PIN18_Input
DECL|GPIO_DIRCLR_PIN18_Msk|macro|GPIO_DIRCLR_PIN18_Msk
DECL|GPIO_DIRCLR_PIN18_Output|macro|GPIO_DIRCLR_PIN18_Output
DECL|GPIO_DIRCLR_PIN18_Pos|macro|GPIO_DIRCLR_PIN18_Pos
DECL|GPIO_DIRCLR_PIN19_Clear|macro|GPIO_DIRCLR_PIN19_Clear
DECL|GPIO_DIRCLR_PIN19_Input|macro|GPIO_DIRCLR_PIN19_Input
DECL|GPIO_DIRCLR_PIN19_Msk|macro|GPIO_DIRCLR_PIN19_Msk
DECL|GPIO_DIRCLR_PIN19_Output|macro|GPIO_DIRCLR_PIN19_Output
DECL|GPIO_DIRCLR_PIN19_Pos|macro|GPIO_DIRCLR_PIN19_Pos
DECL|GPIO_DIRCLR_PIN1_Clear|macro|GPIO_DIRCLR_PIN1_Clear
DECL|GPIO_DIRCLR_PIN1_Input|macro|GPIO_DIRCLR_PIN1_Input
DECL|GPIO_DIRCLR_PIN1_Msk|macro|GPIO_DIRCLR_PIN1_Msk
DECL|GPIO_DIRCLR_PIN1_Output|macro|GPIO_DIRCLR_PIN1_Output
DECL|GPIO_DIRCLR_PIN1_Pos|macro|GPIO_DIRCLR_PIN1_Pos
DECL|GPIO_DIRCLR_PIN20_Clear|macro|GPIO_DIRCLR_PIN20_Clear
DECL|GPIO_DIRCLR_PIN20_Input|macro|GPIO_DIRCLR_PIN20_Input
DECL|GPIO_DIRCLR_PIN20_Msk|macro|GPIO_DIRCLR_PIN20_Msk
DECL|GPIO_DIRCLR_PIN20_Output|macro|GPIO_DIRCLR_PIN20_Output
DECL|GPIO_DIRCLR_PIN20_Pos|macro|GPIO_DIRCLR_PIN20_Pos
DECL|GPIO_DIRCLR_PIN21_Clear|macro|GPIO_DIRCLR_PIN21_Clear
DECL|GPIO_DIRCLR_PIN21_Input|macro|GPIO_DIRCLR_PIN21_Input
DECL|GPIO_DIRCLR_PIN21_Msk|macro|GPIO_DIRCLR_PIN21_Msk
DECL|GPIO_DIRCLR_PIN21_Output|macro|GPIO_DIRCLR_PIN21_Output
DECL|GPIO_DIRCLR_PIN21_Pos|macro|GPIO_DIRCLR_PIN21_Pos
DECL|GPIO_DIRCLR_PIN22_Clear|macro|GPIO_DIRCLR_PIN22_Clear
DECL|GPIO_DIRCLR_PIN22_Input|macro|GPIO_DIRCLR_PIN22_Input
DECL|GPIO_DIRCLR_PIN22_Msk|macro|GPIO_DIRCLR_PIN22_Msk
DECL|GPIO_DIRCLR_PIN22_Output|macro|GPIO_DIRCLR_PIN22_Output
DECL|GPIO_DIRCLR_PIN22_Pos|macro|GPIO_DIRCLR_PIN22_Pos
DECL|GPIO_DIRCLR_PIN23_Clear|macro|GPIO_DIRCLR_PIN23_Clear
DECL|GPIO_DIRCLR_PIN23_Input|macro|GPIO_DIRCLR_PIN23_Input
DECL|GPIO_DIRCLR_PIN23_Msk|macro|GPIO_DIRCLR_PIN23_Msk
DECL|GPIO_DIRCLR_PIN23_Output|macro|GPIO_DIRCLR_PIN23_Output
DECL|GPIO_DIRCLR_PIN23_Pos|macro|GPIO_DIRCLR_PIN23_Pos
DECL|GPIO_DIRCLR_PIN24_Clear|macro|GPIO_DIRCLR_PIN24_Clear
DECL|GPIO_DIRCLR_PIN24_Input|macro|GPIO_DIRCLR_PIN24_Input
DECL|GPIO_DIRCLR_PIN24_Msk|macro|GPIO_DIRCLR_PIN24_Msk
DECL|GPIO_DIRCLR_PIN24_Output|macro|GPIO_DIRCLR_PIN24_Output
DECL|GPIO_DIRCLR_PIN24_Pos|macro|GPIO_DIRCLR_PIN24_Pos
DECL|GPIO_DIRCLR_PIN25_Clear|macro|GPIO_DIRCLR_PIN25_Clear
DECL|GPIO_DIRCLR_PIN25_Input|macro|GPIO_DIRCLR_PIN25_Input
DECL|GPIO_DIRCLR_PIN25_Msk|macro|GPIO_DIRCLR_PIN25_Msk
DECL|GPIO_DIRCLR_PIN25_Output|macro|GPIO_DIRCLR_PIN25_Output
DECL|GPIO_DIRCLR_PIN25_Pos|macro|GPIO_DIRCLR_PIN25_Pos
DECL|GPIO_DIRCLR_PIN26_Clear|macro|GPIO_DIRCLR_PIN26_Clear
DECL|GPIO_DIRCLR_PIN26_Input|macro|GPIO_DIRCLR_PIN26_Input
DECL|GPIO_DIRCLR_PIN26_Msk|macro|GPIO_DIRCLR_PIN26_Msk
DECL|GPIO_DIRCLR_PIN26_Output|macro|GPIO_DIRCLR_PIN26_Output
DECL|GPIO_DIRCLR_PIN26_Pos|macro|GPIO_DIRCLR_PIN26_Pos
DECL|GPIO_DIRCLR_PIN27_Clear|macro|GPIO_DIRCLR_PIN27_Clear
DECL|GPIO_DIRCLR_PIN27_Input|macro|GPIO_DIRCLR_PIN27_Input
DECL|GPIO_DIRCLR_PIN27_Msk|macro|GPIO_DIRCLR_PIN27_Msk
DECL|GPIO_DIRCLR_PIN27_Output|macro|GPIO_DIRCLR_PIN27_Output
DECL|GPIO_DIRCLR_PIN27_Pos|macro|GPIO_DIRCLR_PIN27_Pos
DECL|GPIO_DIRCLR_PIN28_Clear|macro|GPIO_DIRCLR_PIN28_Clear
DECL|GPIO_DIRCLR_PIN28_Input|macro|GPIO_DIRCLR_PIN28_Input
DECL|GPIO_DIRCLR_PIN28_Msk|macro|GPIO_DIRCLR_PIN28_Msk
DECL|GPIO_DIRCLR_PIN28_Output|macro|GPIO_DIRCLR_PIN28_Output
DECL|GPIO_DIRCLR_PIN28_Pos|macro|GPIO_DIRCLR_PIN28_Pos
DECL|GPIO_DIRCLR_PIN29_Clear|macro|GPIO_DIRCLR_PIN29_Clear
DECL|GPIO_DIRCLR_PIN29_Input|macro|GPIO_DIRCLR_PIN29_Input
DECL|GPIO_DIRCLR_PIN29_Msk|macro|GPIO_DIRCLR_PIN29_Msk
DECL|GPIO_DIRCLR_PIN29_Output|macro|GPIO_DIRCLR_PIN29_Output
DECL|GPIO_DIRCLR_PIN29_Pos|macro|GPIO_DIRCLR_PIN29_Pos
DECL|GPIO_DIRCLR_PIN2_Clear|macro|GPIO_DIRCLR_PIN2_Clear
DECL|GPIO_DIRCLR_PIN2_Input|macro|GPIO_DIRCLR_PIN2_Input
DECL|GPIO_DIRCLR_PIN2_Msk|macro|GPIO_DIRCLR_PIN2_Msk
DECL|GPIO_DIRCLR_PIN2_Output|macro|GPIO_DIRCLR_PIN2_Output
DECL|GPIO_DIRCLR_PIN2_Pos|macro|GPIO_DIRCLR_PIN2_Pos
DECL|GPIO_DIRCLR_PIN30_Clear|macro|GPIO_DIRCLR_PIN30_Clear
DECL|GPIO_DIRCLR_PIN30_Input|macro|GPIO_DIRCLR_PIN30_Input
DECL|GPIO_DIRCLR_PIN30_Msk|macro|GPIO_DIRCLR_PIN30_Msk
DECL|GPIO_DIRCLR_PIN30_Output|macro|GPIO_DIRCLR_PIN30_Output
DECL|GPIO_DIRCLR_PIN30_Pos|macro|GPIO_DIRCLR_PIN30_Pos
DECL|GPIO_DIRCLR_PIN31_Clear|macro|GPIO_DIRCLR_PIN31_Clear
DECL|GPIO_DIRCLR_PIN31_Input|macro|GPIO_DIRCLR_PIN31_Input
DECL|GPIO_DIRCLR_PIN31_Msk|macro|GPIO_DIRCLR_PIN31_Msk
DECL|GPIO_DIRCLR_PIN31_Output|macro|GPIO_DIRCLR_PIN31_Output
DECL|GPIO_DIRCLR_PIN31_Pos|macro|GPIO_DIRCLR_PIN31_Pos
DECL|GPIO_DIRCLR_PIN3_Clear|macro|GPIO_DIRCLR_PIN3_Clear
DECL|GPIO_DIRCLR_PIN3_Input|macro|GPIO_DIRCLR_PIN3_Input
DECL|GPIO_DIRCLR_PIN3_Msk|macro|GPIO_DIRCLR_PIN3_Msk
DECL|GPIO_DIRCLR_PIN3_Output|macro|GPIO_DIRCLR_PIN3_Output
DECL|GPIO_DIRCLR_PIN3_Pos|macro|GPIO_DIRCLR_PIN3_Pos
DECL|GPIO_DIRCLR_PIN4_Clear|macro|GPIO_DIRCLR_PIN4_Clear
DECL|GPIO_DIRCLR_PIN4_Input|macro|GPIO_DIRCLR_PIN4_Input
DECL|GPIO_DIRCLR_PIN4_Msk|macro|GPIO_DIRCLR_PIN4_Msk
DECL|GPIO_DIRCLR_PIN4_Output|macro|GPIO_DIRCLR_PIN4_Output
DECL|GPIO_DIRCLR_PIN4_Pos|macro|GPIO_DIRCLR_PIN4_Pos
DECL|GPIO_DIRCLR_PIN5_Clear|macro|GPIO_DIRCLR_PIN5_Clear
DECL|GPIO_DIRCLR_PIN5_Input|macro|GPIO_DIRCLR_PIN5_Input
DECL|GPIO_DIRCLR_PIN5_Msk|macro|GPIO_DIRCLR_PIN5_Msk
DECL|GPIO_DIRCLR_PIN5_Output|macro|GPIO_DIRCLR_PIN5_Output
DECL|GPIO_DIRCLR_PIN5_Pos|macro|GPIO_DIRCLR_PIN5_Pos
DECL|GPIO_DIRCLR_PIN6_Clear|macro|GPIO_DIRCLR_PIN6_Clear
DECL|GPIO_DIRCLR_PIN6_Input|macro|GPIO_DIRCLR_PIN6_Input
DECL|GPIO_DIRCLR_PIN6_Msk|macro|GPIO_DIRCLR_PIN6_Msk
DECL|GPIO_DIRCLR_PIN6_Output|macro|GPIO_DIRCLR_PIN6_Output
DECL|GPIO_DIRCLR_PIN6_Pos|macro|GPIO_DIRCLR_PIN6_Pos
DECL|GPIO_DIRCLR_PIN7_Clear|macro|GPIO_DIRCLR_PIN7_Clear
DECL|GPIO_DIRCLR_PIN7_Input|macro|GPIO_DIRCLR_PIN7_Input
DECL|GPIO_DIRCLR_PIN7_Msk|macro|GPIO_DIRCLR_PIN7_Msk
DECL|GPIO_DIRCLR_PIN7_Output|macro|GPIO_DIRCLR_PIN7_Output
DECL|GPIO_DIRCLR_PIN7_Pos|macro|GPIO_DIRCLR_PIN7_Pos
DECL|GPIO_DIRCLR_PIN8_Clear|macro|GPIO_DIRCLR_PIN8_Clear
DECL|GPIO_DIRCLR_PIN8_Input|macro|GPIO_DIRCLR_PIN8_Input
DECL|GPIO_DIRCLR_PIN8_Msk|macro|GPIO_DIRCLR_PIN8_Msk
DECL|GPIO_DIRCLR_PIN8_Output|macro|GPIO_DIRCLR_PIN8_Output
DECL|GPIO_DIRCLR_PIN8_Pos|macro|GPIO_DIRCLR_PIN8_Pos
DECL|GPIO_DIRCLR_PIN9_Clear|macro|GPIO_DIRCLR_PIN9_Clear
DECL|GPIO_DIRCLR_PIN9_Input|macro|GPIO_DIRCLR_PIN9_Input
DECL|GPIO_DIRCLR_PIN9_Msk|macro|GPIO_DIRCLR_PIN9_Msk
DECL|GPIO_DIRCLR_PIN9_Output|macro|GPIO_DIRCLR_PIN9_Output
DECL|GPIO_DIRCLR_PIN9_Pos|macro|GPIO_DIRCLR_PIN9_Pos
DECL|GPIO_DIRSET_PIN0_Input|macro|GPIO_DIRSET_PIN0_Input
DECL|GPIO_DIRSET_PIN0_Msk|macro|GPIO_DIRSET_PIN0_Msk
DECL|GPIO_DIRSET_PIN0_Output|macro|GPIO_DIRSET_PIN0_Output
DECL|GPIO_DIRSET_PIN0_Pos|macro|GPIO_DIRSET_PIN0_Pos
DECL|GPIO_DIRSET_PIN0_Set|macro|GPIO_DIRSET_PIN0_Set
DECL|GPIO_DIRSET_PIN10_Input|macro|GPIO_DIRSET_PIN10_Input
DECL|GPIO_DIRSET_PIN10_Msk|macro|GPIO_DIRSET_PIN10_Msk
DECL|GPIO_DIRSET_PIN10_Output|macro|GPIO_DIRSET_PIN10_Output
DECL|GPIO_DIRSET_PIN10_Pos|macro|GPIO_DIRSET_PIN10_Pos
DECL|GPIO_DIRSET_PIN10_Set|macro|GPIO_DIRSET_PIN10_Set
DECL|GPIO_DIRSET_PIN11_Input|macro|GPIO_DIRSET_PIN11_Input
DECL|GPIO_DIRSET_PIN11_Msk|macro|GPIO_DIRSET_PIN11_Msk
DECL|GPIO_DIRSET_PIN11_Output|macro|GPIO_DIRSET_PIN11_Output
DECL|GPIO_DIRSET_PIN11_Pos|macro|GPIO_DIRSET_PIN11_Pos
DECL|GPIO_DIRSET_PIN11_Set|macro|GPIO_DIRSET_PIN11_Set
DECL|GPIO_DIRSET_PIN12_Input|macro|GPIO_DIRSET_PIN12_Input
DECL|GPIO_DIRSET_PIN12_Msk|macro|GPIO_DIRSET_PIN12_Msk
DECL|GPIO_DIRSET_PIN12_Output|macro|GPIO_DIRSET_PIN12_Output
DECL|GPIO_DIRSET_PIN12_Pos|macro|GPIO_DIRSET_PIN12_Pos
DECL|GPIO_DIRSET_PIN12_Set|macro|GPIO_DIRSET_PIN12_Set
DECL|GPIO_DIRSET_PIN13_Input|macro|GPIO_DIRSET_PIN13_Input
DECL|GPIO_DIRSET_PIN13_Msk|macro|GPIO_DIRSET_PIN13_Msk
DECL|GPIO_DIRSET_PIN13_Output|macro|GPIO_DIRSET_PIN13_Output
DECL|GPIO_DIRSET_PIN13_Pos|macro|GPIO_DIRSET_PIN13_Pos
DECL|GPIO_DIRSET_PIN13_Set|macro|GPIO_DIRSET_PIN13_Set
DECL|GPIO_DIRSET_PIN14_Input|macro|GPIO_DIRSET_PIN14_Input
DECL|GPIO_DIRSET_PIN14_Msk|macro|GPIO_DIRSET_PIN14_Msk
DECL|GPIO_DIRSET_PIN14_Output|macro|GPIO_DIRSET_PIN14_Output
DECL|GPIO_DIRSET_PIN14_Pos|macro|GPIO_DIRSET_PIN14_Pos
DECL|GPIO_DIRSET_PIN14_Set|macro|GPIO_DIRSET_PIN14_Set
DECL|GPIO_DIRSET_PIN15_Input|macro|GPIO_DIRSET_PIN15_Input
DECL|GPIO_DIRSET_PIN15_Msk|macro|GPIO_DIRSET_PIN15_Msk
DECL|GPIO_DIRSET_PIN15_Output|macro|GPIO_DIRSET_PIN15_Output
DECL|GPIO_DIRSET_PIN15_Pos|macro|GPIO_DIRSET_PIN15_Pos
DECL|GPIO_DIRSET_PIN15_Set|macro|GPIO_DIRSET_PIN15_Set
DECL|GPIO_DIRSET_PIN16_Input|macro|GPIO_DIRSET_PIN16_Input
DECL|GPIO_DIRSET_PIN16_Msk|macro|GPIO_DIRSET_PIN16_Msk
DECL|GPIO_DIRSET_PIN16_Output|macro|GPIO_DIRSET_PIN16_Output
DECL|GPIO_DIRSET_PIN16_Pos|macro|GPIO_DIRSET_PIN16_Pos
DECL|GPIO_DIRSET_PIN16_Set|macro|GPIO_DIRSET_PIN16_Set
DECL|GPIO_DIRSET_PIN17_Input|macro|GPIO_DIRSET_PIN17_Input
DECL|GPIO_DIRSET_PIN17_Msk|macro|GPIO_DIRSET_PIN17_Msk
DECL|GPIO_DIRSET_PIN17_Output|macro|GPIO_DIRSET_PIN17_Output
DECL|GPIO_DIRSET_PIN17_Pos|macro|GPIO_DIRSET_PIN17_Pos
DECL|GPIO_DIRSET_PIN17_Set|macro|GPIO_DIRSET_PIN17_Set
DECL|GPIO_DIRSET_PIN18_Input|macro|GPIO_DIRSET_PIN18_Input
DECL|GPIO_DIRSET_PIN18_Msk|macro|GPIO_DIRSET_PIN18_Msk
DECL|GPIO_DIRSET_PIN18_Output|macro|GPIO_DIRSET_PIN18_Output
DECL|GPIO_DIRSET_PIN18_Pos|macro|GPIO_DIRSET_PIN18_Pos
DECL|GPIO_DIRSET_PIN18_Set|macro|GPIO_DIRSET_PIN18_Set
DECL|GPIO_DIRSET_PIN19_Input|macro|GPIO_DIRSET_PIN19_Input
DECL|GPIO_DIRSET_PIN19_Msk|macro|GPIO_DIRSET_PIN19_Msk
DECL|GPIO_DIRSET_PIN19_Output|macro|GPIO_DIRSET_PIN19_Output
DECL|GPIO_DIRSET_PIN19_Pos|macro|GPIO_DIRSET_PIN19_Pos
DECL|GPIO_DIRSET_PIN19_Set|macro|GPIO_DIRSET_PIN19_Set
DECL|GPIO_DIRSET_PIN1_Input|macro|GPIO_DIRSET_PIN1_Input
DECL|GPIO_DIRSET_PIN1_Msk|macro|GPIO_DIRSET_PIN1_Msk
DECL|GPIO_DIRSET_PIN1_Output|macro|GPIO_DIRSET_PIN1_Output
DECL|GPIO_DIRSET_PIN1_Pos|macro|GPIO_DIRSET_PIN1_Pos
DECL|GPIO_DIRSET_PIN1_Set|macro|GPIO_DIRSET_PIN1_Set
DECL|GPIO_DIRSET_PIN20_Input|macro|GPIO_DIRSET_PIN20_Input
DECL|GPIO_DIRSET_PIN20_Msk|macro|GPIO_DIRSET_PIN20_Msk
DECL|GPIO_DIRSET_PIN20_Output|macro|GPIO_DIRSET_PIN20_Output
DECL|GPIO_DIRSET_PIN20_Pos|macro|GPIO_DIRSET_PIN20_Pos
DECL|GPIO_DIRSET_PIN20_Set|macro|GPIO_DIRSET_PIN20_Set
DECL|GPIO_DIRSET_PIN21_Input|macro|GPIO_DIRSET_PIN21_Input
DECL|GPIO_DIRSET_PIN21_Msk|macro|GPIO_DIRSET_PIN21_Msk
DECL|GPIO_DIRSET_PIN21_Output|macro|GPIO_DIRSET_PIN21_Output
DECL|GPIO_DIRSET_PIN21_Pos|macro|GPIO_DIRSET_PIN21_Pos
DECL|GPIO_DIRSET_PIN21_Set|macro|GPIO_DIRSET_PIN21_Set
DECL|GPIO_DIRSET_PIN22_Input|macro|GPIO_DIRSET_PIN22_Input
DECL|GPIO_DIRSET_PIN22_Msk|macro|GPIO_DIRSET_PIN22_Msk
DECL|GPIO_DIRSET_PIN22_Output|macro|GPIO_DIRSET_PIN22_Output
DECL|GPIO_DIRSET_PIN22_Pos|macro|GPIO_DIRSET_PIN22_Pos
DECL|GPIO_DIRSET_PIN22_Set|macro|GPIO_DIRSET_PIN22_Set
DECL|GPIO_DIRSET_PIN23_Input|macro|GPIO_DIRSET_PIN23_Input
DECL|GPIO_DIRSET_PIN23_Msk|macro|GPIO_DIRSET_PIN23_Msk
DECL|GPIO_DIRSET_PIN23_Output|macro|GPIO_DIRSET_PIN23_Output
DECL|GPIO_DIRSET_PIN23_Pos|macro|GPIO_DIRSET_PIN23_Pos
DECL|GPIO_DIRSET_PIN23_Set|macro|GPIO_DIRSET_PIN23_Set
DECL|GPIO_DIRSET_PIN24_Input|macro|GPIO_DIRSET_PIN24_Input
DECL|GPIO_DIRSET_PIN24_Msk|macro|GPIO_DIRSET_PIN24_Msk
DECL|GPIO_DIRSET_PIN24_Output|macro|GPIO_DIRSET_PIN24_Output
DECL|GPIO_DIRSET_PIN24_Pos|macro|GPIO_DIRSET_PIN24_Pos
DECL|GPIO_DIRSET_PIN24_Set|macro|GPIO_DIRSET_PIN24_Set
DECL|GPIO_DIRSET_PIN25_Input|macro|GPIO_DIRSET_PIN25_Input
DECL|GPIO_DIRSET_PIN25_Msk|macro|GPIO_DIRSET_PIN25_Msk
DECL|GPIO_DIRSET_PIN25_Output|macro|GPIO_DIRSET_PIN25_Output
DECL|GPIO_DIRSET_PIN25_Pos|macro|GPIO_DIRSET_PIN25_Pos
DECL|GPIO_DIRSET_PIN25_Set|macro|GPIO_DIRSET_PIN25_Set
DECL|GPIO_DIRSET_PIN26_Input|macro|GPIO_DIRSET_PIN26_Input
DECL|GPIO_DIRSET_PIN26_Msk|macro|GPIO_DIRSET_PIN26_Msk
DECL|GPIO_DIRSET_PIN26_Output|macro|GPIO_DIRSET_PIN26_Output
DECL|GPIO_DIRSET_PIN26_Pos|macro|GPIO_DIRSET_PIN26_Pos
DECL|GPIO_DIRSET_PIN26_Set|macro|GPIO_DIRSET_PIN26_Set
DECL|GPIO_DIRSET_PIN27_Input|macro|GPIO_DIRSET_PIN27_Input
DECL|GPIO_DIRSET_PIN27_Msk|macro|GPIO_DIRSET_PIN27_Msk
DECL|GPIO_DIRSET_PIN27_Output|macro|GPIO_DIRSET_PIN27_Output
DECL|GPIO_DIRSET_PIN27_Pos|macro|GPIO_DIRSET_PIN27_Pos
DECL|GPIO_DIRSET_PIN27_Set|macro|GPIO_DIRSET_PIN27_Set
DECL|GPIO_DIRSET_PIN28_Input|macro|GPIO_DIRSET_PIN28_Input
DECL|GPIO_DIRSET_PIN28_Msk|macro|GPIO_DIRSET_PIN28_Msk
DECL|GPIO_DIRSET_PIN28_Output|macro|GPIO_DIRSET_PIN28_Output
DECL|GPIO_DIRSET_PIN28_Pos|macro|GPIO_DIRSET_PIN28_Pos
DECL|GPIO_DIRSET_PIN28_Set|macro|GPIO_DIRSET_PIN28_Set
DECL|GPIO_DIRSET_PIN29_Input|macro|GPIO_DIRSET_PIN29_Input
DECL|GPIO_DIRSET_PIN29_Msk|macro|GPIO_DIRSET_PIN29_Msk
DECL|GPIO_DIRSET_PIN29_Output|macro|GPIO_DIRSET_PIN29_Output
DECL|GPIO_DIRSET_PIN29_Pos|macro|GPIO_DIRSET_PIN29_Pos
DECL|GPIO_DIRSET_PIN29_Set|macro|GPIO_DIRSET_PIN29_Set
DECL|GPIO_DIRSET_PIN2_Input|macro|GPIO_DIRSET_PIN2_Input
DECL|GPIO_DIRSET_PIN2_Msk|macro|GPIO_DIRSET_PIN2_Msk
DECL|GPIO_DIRSET_PIN2_Output|macro|GPIO_DIRSET_PIN2_Output
DECL|GPIO_DIRSET_PIN2_Pos|macro|GPIO_DIRSET_PIN2_Pos
DECL|GPIO_DIRSET_PIN2_Set|macro|GPIO_DIRSET_PIN2_Set
DECL|GPIO_DIRSET_PIN30_Input|macro|GPIO_DIRSET_PIN30_Input
DECL|GPIO_DIRSET_PIN30_Msk|macro|GPIO_DIRSET_PIN30_Msk
DECL|GPIO_DIRSET_PIN30_Output|macro|GPIO_DIRSET_PIN30_Output
DECL|GPIO_DIRSET_PIN30_Pos|macro|GPIO_DIRSET_PIN30_Pos
DECL|GPIO_DIRSET_PIN30_Set|macro|GPIO_DIRSET_PIN30_Set
DECL|GPIO_DIRSET_PIN31_Input|macro|GPIO_DIRSET_PIN31_Input
DECL|GPIO_DIRSET_PIN31_Msk|macro|GPIO_DIRSET_PIN31_Msk
DECL|GPIO_DIRSET_PIN31_Output|macro|GPIO_DIRSET_PIN31_Output
DECL|GPIO_DIRSET_PIN31_Pos|macro|GPIO_DIRSET_PIN31_Pos
DECL|GPIO_DIRSET_PIN31_Set|macro|GPIO_DIRSET_PIN31_Set
DECL|GPIO_DIRSET_PIN3_Input|macro|GPIO_DIRSET_PIN3_Input
DECL|GPIO_DIRSET_PIN3_Msk|macro|GPIO_DIRSET_PIN3_Msk
DECL|GPIO_DIRSET_PIN3_Output|macro|GPIO_DIRSET_PIN3_Output
DECL|GPIO_DIRSET_PIN3_Pos|macro|GPIO_DIRSET_PIN3_Pos
DECL|GPIO_DIRSET_PIN3_Set|macro|GPIO_DIRSET_PIN3_Set
DECL|GPIO_DIRSET_PIN4_Input|macro|GPIO_DIRSET_PIN4_Input
DECL|GPIO_DIRSET_PIN4_Msk|macro|GPIO_DIRSET_PIN4_Msk
DECL|GPIO_DIRSET_PIN4_Output|macro|GPIO_DIRSET_PIN4_Output
DECL|GPIO_DIRSET_PIN4_Pos|macro|GPIO_DIRSET_PIN4_Pos
DECL|GPIO_DIRSET_PIN4_Set|macro|GPIO_DIRSET_PIN4_Set
DECL|GPIO_DIRSET_PIN5_Input|macro|GPIO_DIRSET_PIN5_Input
DECL|GPIO_DIRSET_PIN5_Msk|macro|GPIO_DIRSET_PIN5_Msk
DECL|GPIO_DIRSET_PIN5_Output|macro|GPIO_DIRSET_PIN5_Output
DECL|GPIO_DIRSET_PIN5_Pos|macro|GPIO_DIRSET_PIN5_Pos
DECL|GPIO_DIRSET_PIN5_Set|macro|GPIO_DIRSET_PIN5_Set
DECL|GPIO_DIRSET_PIN6_Input|macro|GPIO_DIRSET_PIN6_Input
DECL|GPIO_DIRSET_PIN6_Msk|macro|GPIO_DIRSET_PIN6_Msk
DECL|GPIO_DIRSET_PIN6_Output|macro|GPIO_DIRSET_PIN6_Output
DECL|GPIO_DIRSET_PIN6_Pos|macro|GPIO_DIRSET_PIN6_Pos
DECL|GPIO_DIRSET_PIN6_Set|macro|GPIO_DIRSET_PIN6_Set
DECL|GPIO_DIRSET_PIN7_Input|macro|GPIO_DIRSET_PIN7_Input
DECL|GPIO_DIRSET_PIN7_Msk|macro|GPIO_DIRSET_PIN7_Msk
DECL|GPIO_DIRSET_PIN7_Output|macro|GPIO_DIRSET_PIN7_Output
DECL|GPIO_DIRSET_PIN7_Pos|macro|GPIO_DIRSET_PIN7_Pos
DECL|GPIO_DIRSET_PIN7_Set|macro|GPIO_DIRSET_PIN7_Set
DECL|GPIO_DIRSET_PIN8_Input|macro|GPIO_DIRSET_PIN8_Input
DECL|GPIO_DIRSET_PIN8_Msk|macro|GPIO_DIRSET_PIN8_Msk
DECL|GPIO_DIRSET_PIN8_Output|macro|GPIO_DIRSET_PIN8_Output
DECL|GPIO_DIRSET_PIN8_Pos|macro|GPIO_DIRSET_PIN8_Pos
DECL|GPIO_DIRSET_PIN8_Set|macro|GPIO_DIRSET_PIN8_Set
DECL|GPIO_DIRSET_PIN9_Input|macro|GPIO_DIRSET_PIN9_Input
DECL|GPIO_DIRSET_PIN9_Msk|macro|GPIO_DIRSET_PIN9_Msk
DECL|GPIO_DIRSET_PIN9_Output|macro|GPIO_DIRSET_PIN9_Output
DECL|GPIO_DIRSET_PIN9_Pos|macro|GPIO_DIRSET_PIN9_Pos
DECL|GPIO_DIRSET_PIN9_Set|macro|GPIO_DIRSET_PIN9_Set
DECL|GPIO_DIR_PIN0_Input|macro|GPIO_DIR_PIN0_Input
DECL|GPIO_DIR_PIN0_Msk|macro|GPIO_DIR_PIN0_Msk
DECL|GPIO_DIR_PIN0_Output|macro|GPIO_DIR_PIN0_Output
DECL|GPIO_DIR_PIN0_Pos|macro|GPIO_DIR_PIN0_Pos
DECL|GPIO_DIR_PIN10_Input|macro|GPIO_DIR_PIN10_Input
DECL|GPIO_DIR_PIN10_Msk|macro|GPIO_DIR_PIN10_Msk
DECL|GPIO_DIR_PIN10_Output|macro|GPIO_DIR_PIN10_Output
DECL|GPIO_DIR_PIN10_Pos|macro|GPIO_DIR_PIN10_Pos
DECL|GPIO_DIR_PIN11_Input|macro|GPIO_DIR_PIN11_Input
DECL|GPIO_DIR_PIN11_Msk|macro|GPIO_DIR_PIN11_Msk
DECL|GPIO_DIR_PIN11_Output|macro|GPIO_DIR_PIN11_Output
DECL|GPIO_DIR_PIN11_Pos|macro|GPIO_DIR_PIN11_Pos
DECL|GPIO_DIR_PIN12_Input|macro|GPIO_DIR_PIN12_Input
DECL|GPIO_DIR_PIN12_Msk|macro|GPIO_DIR_PIN12_Msk
DECL|GPIO_DIR_PIN12_Output|macro|GPIO_DIR_PIN12_Output
DECL|GPIO_DIR_PIN12_Pos|macro|GPIO_DIR_PIN12_Pos
DECL|GPIO_DIR_PIN13_Input|macro|GPIO_DIR_PIN13_Input
DECL|GPIO_DIR_PIN13_Msk|macro|GPIO_DIR_PIN13_Msk
DECL|GPIO_DIR_PIN13_Output|macro|GPIO_DIR_PIN13_Output
DECL|GPIO_DIR_PIN13_Pos|macro|GPIO_DIR_PIN13_Pos
DECL|GPIO_DIR_PIN14_Input|macro|GPIO_DIR_PIN14_Input
DECL|GPIO_DIR_PIN14_Msk|macro|GPIO_DIR_PIN14_Msk
DECL|GPIO_DIR_PIN14_Output|macro|GPIO_DIR_PIN14_Output
DECL|GPIO_DIR_PIN14_Pos|macro|GPIO_DIR_PIN14_Pos
DECL|GPIO_DIR_PIN15_Input|macro|GPIO_DIR_PIN15_Input
DECL|GPIO_DIR_PIN15_Msk|macro|GPIO_DIR_PIN15_Msk
DECL|GPIO_DIR_PIN15_Output|macro|GPIO_DIR_PIN15_Output
DECL|GPIO_DIR_PIN15_Pos|macro|GPIO_DIR_PIN15_Pos
DECL|GPIO_DIR_PIN16_Input|macro|GPIO_DIR_PIN16_Input
DECL|GPIO_DIR_PIN16_Msk|macro|GPIO_DIR_PIN16_Msk
DECL|GPIO_DIR_PIN16_Output|macro|GPIO_DIR_PIN16_Output
DECL|GPIO_DIR_PIN16_Pos|macro|GPIO_DIR_PIN16_Pos
DECL|GPIO_DIR_PIN17_Input|macro|GPIO_DIR_PIN17_Input
DECL|GPIO_DIR_PIN17_Msk|macro|GPIO_DIR_PIN17_Msk
DECL|GPIO_DIR_PIN17_Output|macro|GPIO_DIR_PIN17_Output
DECL|GPIO_DIR_PIN17_Pos|macro|GPIO_DIR_PIN17_Pos
DECL|GPIO_DIR_PIN18_Input|macro|GPIO_DIR_PIN18_Input
DECL|GPIO_DIR_PIN18_Msk|macro|GPIO_DIR_PIN18_Msk
DECL|GPIO_DIR_PIN18_Output|macro|GPIO_DIR_PIN18_Output
DECL|GPIO_DIR_PIN18_Pos|macro|GPIO_DIR_PIN18_Pos
DECL|GPIO_DIR_PIN19_Input|macro|GPIO_DIR_PIN19_Input
DECL|GPIO_DIR_PIN19_Msk|macro|GPIO_DIR_PIN19_Msk
DECL|GPIO_DIR_PIN19_Output|macro|GPIO_DIR_PIN19_Output
DECL|GPIO_DIR_PIN19_Pos|macro|GPIO_DIR_PIN19_Pos
DECL|GPIO_DIR_PIN1_Input|macro|GPIO_DIR_PIN1_Input
DECL|GPIO_DIR_PIN1_Msk|macro|GPIO_DIR_PIN1_Msk
DECL|GPIO_DIR_PIN1_Output|macro|GPIO_DIR_PIN1_Output
DECL|GPIO_DIR_PIN1_Pos|macro|GPIO_DIR_PIN1_Pos
DECL|GPIO_DIR_PIN20_Input|macro|GPIO_DIR_PIN20_Input
DECL|GPIO_DIR_PIN20_Msk|macro|GPIO_DIR_PIN20_Msk
DECL|GPIO_DIR_PIN20_Output|macro|GPIO_DIR_PIN20_Output
DECL|GPIO_DIR_PIN20_Pos|macro|GPIO_DIR_PIN20_Pos
DECL|GPIO_DIR_PIN21_Input|macro|GPIO_DIR_PIN21_Input
DECL|GPIO_DIR_PIN21_Msk|macro|GPIO_DIR_PIN21_Msk
DECL|GPIO_DIR_PIN21_Output|macro|GPIO_DIR_PIN21_Output
DECL|GPIO_DIR_PIN21_Pos|macro|GPIO_DIR_PIN21_Pos
DECL|GPIO_DIR_PIN22_Input|macro|GPIO_DIR_PIN22_Input
DECL|GPIO_DIR_PIN22_Msk|macro|GPIO_DIR_PIN22_Msk
DECL|GPIO_DIR_PIN22_Output|macro|GPIO_DIR_PIN22_Output
DECL|GPIO_DIR_PIN22_Pos|macro|GPIO_DIR_PIN22_Pos
DECL|GPIO_DIR_PIN23_Input|macro|GPIO_DIR_PIN23_Input
DECL|GPIO_DIR_PIN23_Msk|macro|GPIO_DIR_PIN23_Msk
DECL|GPIO_DIR_PIN23_Output|macro|GPIO_DIR_PIN23_Output
DECL|GPIO_DIR_PIN23_Pos|macro|GPIO_DIR_PIN23_Pos
DECL|GPIO_DIR_PIN24_Input|macro|GPIO_DIR_PIN24_Input
DECL|GPIO_DIR_PIN24_Msk|macro|GPIO_DIR_PIN24_Msk
DECL|GPIO_DIR_PIN24_Output|macro|GPIO_DIR_PIN24_Output
DECL|GPIO_DIR_PIN24_Pos|macro|GPIO_DIR_PIN24_Pos
DECL|GPIO_DIR_PIN25_Input|macro|GPIO_DIR_PIN25_Input
DECL|GPIO_DIR_PIN25_Msk|macro|GPIO_DIR_PIN25_Msk
DECL|GPIO_DIR_PIN25_Output|macro|GPIO_DIR_PIN25_Output
DECL|GPIO_DIR_PIN25_Pos|macro|GPIO_DIR_PIN25_Pos
DECL|GPIO_DIR_PIN26_Input|macro|GPIO_DIR_PIN26_Input
DECL|GPIO_DIR_PIN26_Msk|macro|GPIO_DIR_PIN26_Msk
DECL|GPIO_DIR_PIN26_Output|macro|GPIO_DIR_PIN26_Output
DECL|GPIO_DIR_PIN26_Pos|macro|GPIO_DIR_PIN26_Pos
DECL|GPIO_DIR_PIN27_Input|macro|GPIO_DIR_PIN27_Input
DECL|GPIO_DIR_PIN27_Msk|macro|GPIO_DIR_PIN27_Msk
DECL|GPIO_DIR_PIN27_Output|macro|GPIO_DIR_PIN27_Output
DECL|GPIO_DIR_PIN27_Pos|macro|GPIO_DIR_PIN27_Pos
DECL|GPIO_DIR_PIN28_Input|macro|GPIO_DIR_PIN28_Input
DECL|GPIO_DIR_PIN28_Msk|macro|GPIO_DIR_PIN28_Msk
DECL|GPIO_DIR_PIN28_Output|macro|GPIO_DIR_PIN28_Output
DECL|GPIO_DIR_PIN28_Pos|macro|GPIO_DIR_PIN28_Pos
DECL|GPIO_DIR_PIN29_Input|macro|GPIO_DIR_PIN29_Input
DECL|GPIO_DIR_PIN29_Msk|macro|GPIO_DIR_PIN29_Msk
DECL|GPIO_DIR_PIN29_Output|macro|GPIO_DIR_PIN29_Output
DECL|GPIO_DIR_PIN29_Pos|macro|GPIO_DIR_PIN29_Pos
DECL|GPIO_DIR_PIN2_Input|macro|GPIO_DIR_PIN2_Input
DECL|GPIO_DIR_PIN2_Msk|macro|GPIO_DIR_PIN2_Msk
DECL|GPIO_DIR_PIN2_Output|macro|GPIO_DIR_PIN2_Output
DECL|GPIO_DIR_PIN2_Pos|macro|GPIO_DIR_PIN2_Pos
DECL|GPIO_DIR_PIN30_Input|macro|GPIO_DIR_PIN30_Input
DECL|GPIO_DIR_PIN30_Msk|macro|GPIO_DIR_PIN30_Msk
DECL|GPIO_DIR_PIN30_Output|macro|GPIO_DIR_PIN30_Output
DECL|GPIO_DIR_PIN30_Pos|macro|GPIO_DIR_PIN30_Pos
DECL|GPIO_DIR_PIN31_Input|macro|GPIO_DIR_PIN31_Input
DECL|GPIO_DIR_PIN31_Msk|macro|GPIO_DIR_PIN31_Msk
DECL|GPIO_DIR_PIN31_Output|macro|GPIO_DIR_PIN31_Output
DECL|GPIO_DIR_PIN31_Pos|macro|GPIO_DIR_PIN31_Pos
DECL|GPIO_DIR_PIN3_Input|macro|GPIO_DIR_PIN3_Input
DECL|GPIO_DIR_PIN3_Msk|macro|GPIO_DIR_PIN3_Msk
DECL|GPIO_DIR_PIN3_Output|macro|GPIO_DIR_PIN3_Output
DECL|GPIO_DIR_PIN3_Pos|macro|GPIO_DIR_PIN3_Pos
DECL|GPIO_DIR_PIN4_Input|macro|GPIO_DIR_PIN4_Input
DECL|GPIO_DIR_PIN4_Msk|macro|GPIO_DIR_PIN4_Msk
DECL|GPIO_DIR_PIN4_Output|macro|GPIO_DIR_PIN4_Output
DECL|GPIO_DIR_PIN4_Pos|macro|GPIO_DIR_PIN4_Pos
DECL|GPIO_DIR_PIN5_Input|macro|GPIO_DIR_PIN5_Input
DECL|GPIO_DIR_PIN5_Msk|macro|GPIO_DIR_PIN5_Msk
DECL|GPIO_DIR_PIN5_Output|macro|GPIO_DIR_PIN5_Output
DECL|GPIO_DIR_PIN5_Pos|macro|GPIO_DIR_PIN5_Pos
DECL|GPIO_DIR_PIN6_Input|macro|GPIO_DIR_PIN6_Input
DECL|GPIO_DIR_PIN6_Msk|macro|GPIO_DIR_PIN6_Msk
DECL|GPIO_DIR_PIN6_Output|macro|GPIO_DIR_PIN6_Output
DECL|GPIO_DIR_PIN6_Pos|macro|GPIO_DIR_PIN6_Pos
DECL|GPIO_DIR_PIN7_Input|macro|GPIO_DIR_PIN7_Input
DECL|GPIO_DIR_PIN7_Msk|macro|GPIO_DIR_PIN7_Msk
DECL|GPIO_DIR_PIN7_Output|macro|GPIO_DIR_PIN7_Output
DECL|GPIO_DIR_PIN7_Pos|macro|GPIO_DIR_PIN7_Pos
DECL|GPIO_DIR_PIN8_Input|macro|GPIO_DIR_PIN8_Input
DECL|GPIO_DIR_PIN8_Msk|macro|GPIO_DIR_PIN8_Msk
DECL|GPIO_DIR_PIN8_Output|macro|GPIO_DIR_PIN8_Output
DECL|GPIO_DIR_PIN8_Pos|macro|GPIO_DIR_PIN8_Pos
DECL|GPIO_DIR_PIN9_Input|macro|GPIO_DIR_PIN9_Input
DECL|GPIO_DIR_PIN9_Msk|macro|GPIO_DIR_PIN9_Msk
DECL|GPIO_DIR_PIN9_Output|macro|GPIO_DIR_PIN9_Output
DECL|GPIO_DIR_PIN9_Pos|macro|GPIO_DIR_PIN9_Pos
DECL|GPIO_IN_PIN0_High|macro|GPIO_IN_PIN0_High
DECL|GPIO_IN_PIN0_Low|macro|GPIO_IN_PIN0_Low
DECL|GPIO_IN_PIN0_Msk|macro|GPIO_IN_PIN0_Msk
DECL|GPIO_IN_PIN0_Pos|macro|GPIO_IN_PIN0_Pos
DECL|GPIO_IN_PIN10_High|macro|GPIO_IN_PIN10_High
DECL|GPIO_IN_PIN10_Low|macro|GPIO_IN_PIN10_Low
DECL|GPIO_IN_PIN10_Msk|macro|GPIO_IN_PIN10_Msk
DECL|GPIO_IN_PIN10_Pos|macro|GPIO_IN_PIN10_Pos
DECL|GPIO_IN_PIN11_High|macro|GPIO_IN_PIN11_High
DECL|GPIO_IN_PIN11_Low|macro|GPIO_IN_PIN11_Low
DECL|GPIO_IN_PIN11_Msk|macro|GPIO_IN_PIN11_Msk
DECL|GPIO_IN_PIN11_Pos|macro|GPIO_IN_PIN11_Pos
DECL|GPIO_IN_PIN12_High|macro|GPIO_IN_PIN12_High
DECL|GPIO_IN_PIN12_Low|macro|GPIO_IN_PIN12_Low
DECL|GPIO_IN_PIN12_Msk|macro|GPIO_IN_PIN12_Msk
DECL|GPIO_IN_PIN12_Pos|macro|GPIO_IN_PIN12_Pos
DECL|GPIO_IN_PIN13_High|macro|GPIO_IN_PIN13_High
DECL|GPIO_IN_PIN13_Low|macro|GPIO_IN_PIN13_Low
DECL|GPIO_IN_PIN13_Msk|macro|GPIO_IN_PIN13_Msk
DECL|GPIO_IN_PIN13_Pos|macro|GPIO_IN_PIN13_Pos
DECL|GPIO_IN_PIN14_High|macro|GPIO_IN_PIN14_High
DECL|GPIO_IN_PIN14_Low|macro|GPIO_IN_PIN14_Low
DECL|GPIO_IN_PIN14_Msk|macro|GPIO_IN_PIN14_Msk
DECL|GPIO_IN_PIN14_Pos|macro|GPIO_IN_PIN14_Pos
DECL|GPIO_IN_PIN15_High|macro|GPIO_IN_PIN15_High
DECL|GPIO_IN_PIN15_Low|macro|GPIO_IN_PIN15_Low
DECL|GPIO_IN_PIN15_Msk|macro|GPIO_IN_PIN15_Msk
DECL|GPIO_IN_PIN15_Pos|macro|GPIO_IN_PIN15_Pos
DECL|GPIO_IN_PIN16_High|macro|GPIO_IN_PIN16_High
DECL|GPIO_IN_PIN16_Low|macro|GPIO_IN_PIN16_Low
DECL|GPIO_IN_PIN16_Msk|macro|GPIO_IN_PIN16_Msk
DECL|GPIO_IN_PIN16_Pos|macro|GPIO_IN_PIN16_Pos
DECL|GPIO_IN_PIN17_High|macro|GPIO_IN_PIN17_High
DECL|GPIO_IN_PIN17_Low|macro|GPIO_IN_PIN17_Low
DECL|GPIO_IN_PIN17_Msk|macro|GPIO_IN_PIN17_Msk
DECL|GPIO_IN_PIN17_Pos|macro|GPIO_IN_PIN17_Pos
DECL|GPIO_IN_PIN18_High|macro|GPIO_IN_PIN18_High
DECL|GPIO_IN_PIN18_Low|macro|GPIO_IN_PIN18_Low
DECL|GPIO_IN_PIN18_Msk|macro|GPIO_IN_PIN18_Msk
DECL|GPIO_IN_PIN18_Pos|macro|GPIO_IN_PIN18_Pos
DECL|GPIO_IN_PIN19_High|macro|GPIO_IN_PIN19_High
DECL|GPIO_IN_PIN19_Low|macro|GPIO_IN_PIN19_Low
DECL|GPIO_IN_PIN19_Msk|macro|GPIO_IN_PIN19_Msk
DECL|GPIO_IN_PIN19_Pos|macro|GPIO_IN_PIN19_Pos
DECL|GPIO_IN_PIN1_High|macro|GPIO_IN_PIN1_High
DECL|GPIO_IN_PIN1_Low|macro|GPIO_IN_PIN1_Low
DECL|GPIO_IN_PIN1_Msk|macro|GPIO_IN_PIN1_Msk
DECL|GPIO_IN_PIN1_Pos|macro|GPIO_IN_PIN1_Pos
DECL|GPIO_IN_PIN20_High|macro|GPIO_IN_PIN20_High
DECL|GPIO_IN_PIN20_Low|macro|GPIO_IN_PIN20_Low
DECL|GPIO_IN_PIN20_Msk|macro|GPIO_IN_PIN20_Msk
DECL|GPIO_IN_PIN20_Pos|macro|GPIO_IN_PIN20_Pos
DECL|GPIO_IN_PIN21_High|macro|GPIO_IN_PIN21_High
DECL|GPIO_IN_PIN21_Low|macro|GPIO_IN_PIN21_Low
DECL|GPIO_IN_PIN21_Msk|macro|GPIO_IN_PIN21_Msk
DECL|GPIO_IN_PIN21_Pos|macro|GPIO_IN_PIN21_Pos
DECL|GPIO_IN_PIN22_High|macro|GPIO_IN_PIN22_High
DECL|GPIO_IN_PIN22_Low|macro|GPIO_IN_PIN22_Low
DECL|GPIO_IN_PIN22_Msk|macro|GPIO_IN_PIN22_Msk
DECL|GPIO_IN_PIN22_Pos|macro|GPIO_IN_PIN22_Pos
DECL|GPIO_IN_PIN23_High|macro|GPIO_IN_PIN23_High
DECL|GPIO_IN_PIN23_Low|macro|GPIO_IN_PIN23_Low
DECL|GPIO_IN_PIN23_Msk|macro|GPIO_IN_PIN23_Msk
DECL|GPIO_IN_PIN23_Pos|macro|GPIO_IN_PIN23_Pos
DECL|GPIO_IN_PIN24_High|macro|GPIO_IN_PIN24_High
DECL|GPIO_IN_PIN24_Low|macro|GPIO_IN_PIN24_Low
DECL|GPIO_IN_PIN24_Msk|macro|GPIO_IN_PIN24_Msk
DECL|GPIO_IN_PIN24_Pos|macro|GPIO_IN_PIN24_Pos
DECL|GPIO_IN_PIN25_High|macro|GPIO_IN_PIN25_High
DECL|GPIO_IN_PIN25_Low|macro|GPIO_IN_PIN25_Low
DECL|GPIO_IN_PIN25_Msk|macro|GPIO_IN_PIN25_Msk
DECL|GPIO_IN_PIN25_Pos|macro|GPIO_IN_PIN25_Pos
DECL|GPIO_IN_PIN26_High|macro|GPIO_IN_PIN26_High
DECL|GPIO_IN_PIN26_Low|macro|GPIO_IN_PIN26_Low
DECL|GPIO_IN_PIN26_Msk|macro|GPIO_IN_PIN26_Msk
DECL|GPIO_IN_PIN26_Pos|macro|GPIO_IN_PIN26_Pos
DECL|GPIO_IN_PIN27_High|macro|GPIO_IN_PIN27_High
DECL|GPIO_IN_PIN27_Low|macro|GPIO_IN_PIN27_Low
DECL|GPIO_IN_PIN27_Msk|macro|GPIO_IN_PIN27_Msk
DECL|GPIO_IN_PIN27_Pos|macro|GPIO_IN_PIN27_Pos
DECL|GPIO_IN_PIN28_High|macro|GPIO_IN_PIN28_High
DECL|GPIO_IN_PIN28_Low|macro|GPIO_IN_PIN28_Low
DECL|GPIO_IN_PIN28_Msk|macro|GPIO_IN_PIN28_Msk
DECL|GPIO_IN_PIN28_Pos|macro|GPIO_IN_PIN28_Pos
DECL|GPIO_IN_PIN29_High|macro|GPIO_IN_PIN29_High
DECL|GPIO_IN_PIN29_Low|macro|GPIO_IN_PIN29_Low
DECL|GPIO_IN_PIN29_Msk|macro|GPIO_IN_PIN29_Msk
DECL|GPIO_IN_PIN29_Pos|macro|GPIO_IN_PIN29_Pos
DECL|GPIO_IN_PIN2_High|macro|GPIO_IN_PIN2_High
DECL|GPIO_IN_PIN2_Low|macro|GPIO_IN_PIN2_Low
DECL|GPIO_IN_PIN2_Msk|macro|GPIO_IN_PIN2_Msk
DECL|GPIO_IN_PIN2_Pos|macro|GPIO_IN_PIN2_Pos
DECL|GPIO_IN_PIN30_High|macro|GPIO_IN_PIN30_High
DECL|GPIO_IN_PIN30_Low|macro|GPIO_IN_PIN30_Low
DECL|GPIO_IN_PIN30_Msk|macro|GPIO_IN_PIN30_Msk
DECL|GPIO_IN_PIN30_Pos|macro|GPIO_IN_PIN30_Pos
DECL|GPIO_IN_PIN31_High|macro|GPIO_IN_PIN31_High
DECL|GPIO_IN_PIN31_Low|macro|GPIO_IN_PIN31_Low
DECL|GPIO_IN_PIN31_Msk|macro|GPIO_IN_PIN31_Msk
DECL|GPIO_IN_PIN31_Pos|macro|GPIO_IN_PIN31_Pos
DECL|GPIO_IN_PIN3_High|macro|GPIO_IN_PIN3_High
DECL|GPIO_IN_PIN3_Low|macro|GPIO_IN_PIN3_Low
DECL|GPIO_IN_PIN3_Msk|macro|GPIO_IN_PIN3_Msk
DECL|GPIO_IN_PIN3_Pos|macro|GPIO_IN_PIN3_Pos
DECL|GPIO_IN_PIN4_High|macro|GPIO_IN_PIN4_High
DECL|GPIO_IN_PIN4_Low|macro|GPIO_IN_PIN4_Low
DECL|GPIO_IN_PIN4_Msk|macro|GPIO_IN_PIN4_Msk
DECL|GPIO_IN_PIN4_Pos|macro|GPIO_IN_PIN4_Pos
DECL|GPIO_IN_PIN5_High|macro|GPIO_IN_PIN5_High
DECL|GPIO_IN_PIN5_Low|macro|GPIO_IN_PIN5_Low
DECL|GPIO_IN_PIN5_Msk|macro|GPIO_IN_PIN5_Msk
DECL|GPIO_IN_PIN5_Pos|macro|GPIO_IN_PIN5_Pos
DECL|GPIO_IN_PIN6_High|macro|GPIO_IN_PIN6_High
DECL|GPIO_IN_PIN6_Low|macro|GPIO_IN_PIN6_Low
DECL|GPIO_IN_PIN6_Msk|macro|GPIO_IN_PIN6_Msk
DECL|GPIO_IN_PIN6_Pos|macro|GPIO_IN_PIN6_Pos
DECL|GPIO_IN_PIN7_High|macro|GPIO_IN_PIN7_High
DECL|GPIO_IN_PIN7_Low|macro|GPIO_IN_PIN7_Low
DECL|GPIO_IN_PIN7_Msk|macro|GPIO_IN_PIN7_Msk
DECL|GPIO_IN_PIN7_Pos|macro|GPIO_IN_PIN7_Pos
DECL|GPIO_IN_PIN8_High|macro|GPIO_IN_PIN8_High
DECL|GPIO_IN_PIN8_Low|macro|GPIO_IN_PIN8_Low
DECL|GPIO_IN_PIN8_Msk|macro|GPIO_IN_PIN8_Msk
DECL|GPIO_IN_PIN8_Pos|macro|GPIO_IN_PIN8_Pos
DECL|GPIO_IN_PIN9_High|macro|GPIO_IN_PIN9_High
DECL|GPIO_IN_PIN9_Low|macro|GPIO_IN_PIN9_Low
DECL|GPIO_IN_PIN9_Msk|macro|GPIO_IN_PIN9_Msk
DECL|GPIO_IN_PIN9_Pos|macro|GPIO_IN_PIN9_Pos
DECL|GPIO_OUTCLR_PIN0_Clear|macro|GPIO_OUTCLR_PIN0_Clear
DECL|GPIO_OUTCLR_PIN0_High|macro|GPIO_OUTCLR_PIN0_High
DECL|GPIO_OUTCLR_PIN0_Low|macro|GPIO_OUTCLR_PIN0_Low
DECL|GPIO_OUTCLR_PIN0_Msk|macro|GPIO_OUTCLR_PIN0_Msk
DECL|GPIO_OUTCLR_PIN0_Pos|macro|GPIO_OUTCLR_PIN0_Pos
DECL|GPIO_OUTCLR_PIN10_Clear|macro|GPIO_OUTCLR_PIN10_Clear
DECL|GPIO_OUTCLR_PIN10_High|macro|GPIO_OUTCLR_PIN10_High
DECL|GPIO_OUTCLR_PIN10_Low|macro|GPIO_OUTCLR_PIN10_Low
DECL|GPIO_OUTCLR_PIN10_Msk|macro|GPIO_OUTCLR_PIN10_Msk
DECL|GPIO_OUTCLR_PIN10_Pos|macro|GPIO_OUTCLR_PIN10_Pos
DECL|GPIO_OUTCLR_PIN11_Clear|macro|GPIO_OUTCLR_PIN11_Clear
DECL|GPIO_OUTCLR_PIN11_High|macro|GPIO_OUTCLR_PIN11_High
DECL|GPIO_OUTCLR_PIN11_Low|macro|GPIO_OUTCLR_PIN11_Low
DECL|GPIO_OUTCLR_PIN11_Msk|macro|GPIO_OUTCLR_PIN11_Msk
DECL|GPIO_OUTCLR_PIN11_Pos|macro|GPIO_OUTCLR_PIN11_Pos
DECL|GPIO_OUTCLR_PIN12_Clear|macro|GPIO_OUTCLR_PIN12_Clear
DECL|GPIO_OUTCLR_PIN12_High|macro|GPIO_OUTCLR_PIN12_High
DECL|GPIO_OUTCLR_PIN12_Low|macro|GPIO_OUTCLR_PIN12_Low
DECL|GPIO_OUTCLR_PIN12_Msk|macro|GPIO_OUTCLR_PIN12_Msk
DECL|GPIO_OUTCLR_PIN12_Pos|macro|GPIO_OUTCLR_PIN12_Pos
DECL|GPIO_OUTCLR_PIN13_Clear|macro|GPIO_OUTCLR_PIN13_Clear
DECL|GPIO_OUTCLR_PIN13_High|macro|GPIO_OUTCLR_PIN13_High
DECL|GPIO_OUTCLR_PIN13_Low|macro|GPIO_OUTCLR_PIN13_Low
DECL|GPIO_OUTCLR_PIN13_Msk|macro|GPIO_OUTCLR_PIN13_Msk
DECL|GPIO_OUTCLR_PIN13_Pos|macro|GPIO_OUTCLR_PIN13_Pos
DECL|GPIO_OUTCLR_PIN14_Clear|macro|GPIO_OUTCLR_PIN14_Clear
DECL|GPIO_OUTCLR_PIN14_High|macro|GPIO_OUTCLR_PIN14_High
DECL|GPIO_OUTCLR_PIN14_Low|macro|GPIO_OUTCLR_PIN14_Low
DECL|GPIO_OUTCLR_PIN14_Msk|macro|GPIO_OUTCLR_PIN14_Msk
DECL|GPIO_OUTCLR_PIN14_Pos|macro|GPIO_OUTCLR_PIN14_Pos
DECL|GPIO_OUTCLR_PIN15_Clear|macro|GPIO_OUTCLR_PIN15_Clear
DECL|GPIO_OUTCLR_PIN15_High|macro|GPIO_OUTCLR_PIN15_High
DECL|GPIO_OUTCLR_PIN15_Low|macro|GPIO_OUTCLR_PIN15_Low
DECL|GPIO_OUTCLR_PIN15_Msk|macro|GPIO_OUTCLR_PIN15_Msk
DECL|GPIO_OUTCLR_PIN15_Pos|macro|GPIO_OUTCLR_PIN15_Pos
DECL|GPIO_OUTCLR_PIN16_Clear|macro|GPIO_OUTCLR_PIN16_Clear
DECL|GPIO_OUTCLR_PIN16_High|macro|GPIO_OUTCLR_PIN16_High
DECL|GPIO_OUTCLR_PIN16_Low|macro|GPIO_OUTCLR_PIN16_Low
DECL|GPIO_OUTCLR_PIN16_Msk|macro|GPIO_OUTCLR_PIN16_Msk
DECL|GPIO_OUTCLR_PIN16_Pos|macro|GPIO_OUTCLR_PIN16_Pos
DECL|GPIO_OUTCLR_PIN17_Clear|macro|GPIO_OUTCLR_PIN17_Clear
DECL|GPIO_OUTCLR_PIN17_High|macro|GPIO_OUTCLR_PIN17_High
DECL|GPIO_OUTCLR_PIN17_Low|macro|GPIO_OUTCLR_PIN17_Low
DECL|GPIO_OUTCLR_PIN17_Msk|macro|GPIO_OUTCLR_PIN17_Msk
DECL|GPIO_OUTCLR_PIN17_Pos|macro|GPIO_OUTCLR_PIN17_Pos
DECL|GPIO_OUTCLR_PIN18_Clear|macro|GPIO_OUTCLR_PIN18_Clear
DECL|GPIO_OUTCLR_PIN18_High|macro|GPIO_OUTCLR_PIN18_High
DECL|GPIO_OUTCLR_PIN18_Low|macro|GPIO_OUTCLR_PIN18_Low
DECL|GPIO_OUTCLR_PIN18_Msk|macro|GPIO_OUTCLR_PIN18_Msk
DECL|GPIO_OUTCLR_PIN18_Pos|macro|GPIO_OUTCLR_PIN18_Pos
DECL|GPIO_OUTCLR_PIN19_Clear|macro|GPIO_OUTCLR_PIN19_Clear
DECL|GPIO_OUTCLR_PIN19_High|macro|GPIO_OUTCLR_PIN19_High
DECL|GPIO_OUTCLR_PIN19_Low|macro|GPIO_OUTCLR_PIN19_Low
DECL|GPIO_OUTCLR_PIN19_Msk|macro|GPIO_OUTCLR_PIN19_Msk
DECL|GPIO_OUTCLR_PIN19_Pos|macro|GPIO_OUTCLR_PIN19_Pos
DECL|GPIO_OUTCLR_PIN1_Clear|macro|GPIO_OUTCLR_PIN1_Clear
DECL|GPIO_OUTCLR_PIN1_High|macro|GPIO_OUTCLR_PIN1_High
DECL|GPIO_OUTCLR_PIN1_Low|macro|GPIO_OUTCLR_PIN1_Low
DECL|GPIO_OUTCLR_PIN1_Msk|macro|GPIO_OUTCLR_PIN1_Msk
DECL|GPIO_OUTCLR_PIN1_Pos|macro|GPIO_OUTCLR_PIN1_Pos
DECL|GPIO_OUTCLR_PIN20_Clear|macro|GPIO_OUTCLR_PIN20_Clear
DECL|GPIO_OUTCLR_PIN20_High|macro|GPIO_OUTCLR_PIN20_High
DECL|GPIO_OUTCLR_PIN20_Low|macro|GPIO_OUTCLR_PIN20_Low
DECL|GPIO_OUTCLR_PIN20_Msk|macro|GPIO_OUTCLR_PIN20_Msk
DECL|GPIO_OUTCLR_PIN20_Pos|macro|GPIO_OUTCLR_PIN20_Pos
DECL|GPIO_OUTCLR_PIN21_Clear|macro|GPIO_OUTCLR_PIN21_Clear
DECL|GPIO_OUTCLR_PIN21_High|macro|GPIO_OUTCLR_PIN21_High
DECL|GPIO_OUTCLR_PIN21_Low|macro|GPIO_OUTCLR_PIN21_Low
DECL|GPIO_OUTCLR_PIN21_Msk|macro|GPIO_OUTCLR_PIN21_Msk
DECL|GPIO_OUTCLR_PIN21_Pos|macro|GPIO_OUTCLR_PIN21_Pos
DECL|GPIO_OUTCLR_PIN22_Clear|macro|GPIO_OUTCLR_PIN22_Clear
DECL|GPIO_OUTCLR_PIN22_High|macro|GPIO_OUTCLR_PIN22_High
DECL|GPIO_OUTCLR_PIN22_Low|macro|GPIO_OUTCLR_PIN22_Low
DECL|GPIO_OUTCLR_PIN22_Msk|macro|GPIO_OUTCLR_PIN22_Msk
DECL|GPIO_OUTCLR_PIN22_Pos|macro|GPIO_OUTCLR_PIN22_Pos
DECL|GPIO_OUTCLR_PIN23_Clear|macro|GPIO_OUTCLR_PIN23_Clear
DECL|GPIO_OUTCLR_PIN23_High|macro|GPIO_OUTCLR_PIN23_High
DECL|GPIO_OUTCLR_PIN23_Low|macro|GPIO_OUTCLR_PIN23_Low
DECL|GPIO_OUTCLR_PIN23_Msk|macro|GPIO_OUTCLR_PIN23_Msk
DECL|GPIO_OUTCLR_PIN23_Pos|macro|GPIO_OUTCLR_PIN23_Pos
DECL|GPIO_OUTCLR_PIN24_Clear|macro|GPIO_OUTCLR_PIN24_Clear
DECL|GPIO_OUTCLR_PIN24_High|macro|GPIO_OUTCLR_PIN24_High
DECL|GPIO_OUTCLR_PIN24_Low|macro|GPIO_OUTCLR_PIN24_Low
DECL|GPIO_OUTCLR_PIN24_Msk|macro|GPIO_OUTCLR_PIN24_Msk
DECL|GPIO_OUTCLR_PIN24_Pos|macro|GPIO_OUTCLR_PIN24_Pos
DECL|GPIO_OUTCLR_PIN25_Clear|macro|GPIO_OUTCLR_PIN25_Clear
DECL|GPIO_OUTCLR_PIN25_High|macro|GPIO_OUTCLR_PIN25_High
DECL|GPIO_OUTCLR_PIN25_Low|macro|GPIO_OUTCLR_PIN25_Low
DECL|GPIO_OUTCLR_PIN25_Msk|macro|GPIO_OUTCLR_PIN25_Msk
DECL|GPIO_OUTCLR_PIN25_Pos|macro|GPIO_OUTCLR_PIN25_Pos
DECL|GPIO_OUTCLR_PIN26_Clear|macro|GPIO_OUTCLR_PIN26_Clear
DECL|GPIO_OUTCLR_PIN26_High|macro|GPIO_OUTCLR_PIN26_High
DECL|GPIO_OUTCLR_PIN26_Low|macro|GPIO_OUTCLR_PIN26_Low
DECL|GPIO_OUTCLR_PIN26_Msk|macro|GPIO_OUTCLR_PIN26_Msk
DECL|GPIO_OUTCLR_PIN26_Pos|macro|GPIO_OUTCLR_PIN26_Pos
DECL|GPIO_OUTCLR_PIN27_Clear|macro|GPIO_OUTCLR_PIN27_Clear
DECL|GPIO_OUTCLR_PIN27_High|macro|GPIO_OUTCLR_PIN27_High
DECL|GPIO_OUTCLR_PIN27_Low|macro|GPIO_OUTCLR_PIN27_Low
DECL|GPIO_OUTCLR_PIN27_Msk|macro|GPIO_OUTCLR_PIN27_Msk
DECL|GPIO_OUTCLR_PIN27_Pos|macro|GPIO_OUTCLR_PIN27_Pos
DECL|GPIO_OUTCLR_PIN28_Clear|macro|GPIO_OUTCLR_PIN28_Clear
DECL|GPIO_OUTCLR_PIN28_High|macro|GPIO_OUTCLR_PIN28_High
DECL|GPIO_OUTCLR_PIN28_Low|macro|GPIO_OUTCLR_PIN28_Low
DECL|GPIO_OUTCLR_PIN28_Msk|macro|GPIO_OUTCLR_PIN28_Msk
DECL|GPIO_OUTCLR_PIN28_Pos|macro|GPIO_OUTCLR_PIN28_Pos
DECL|GPIO_OUTCLR_PIN29_Clear|macro|GPIO_OUTCLR_PIN29_Clear
DECL|GPIO_OUTCLR_PIN29_High|macro|GPIO_OUTCLR_PIN29_High
DECL|GPIO_OUTCLR_PIN29_Low|macro|GPIO_OUTCLR_PIN29_Low
DECL|GPIO_OUTCLR_PIN29_Msk|macro|GPIO_OUTCLR_PIN29_Msk
DECL|GPIO_OUTCLR_PIN29_Pos|macro|GPIO_OUTCLR_PIN29_Pos
DECL|GPIO_OUTCLR_PIN2_Clear|macro|GPIO_OUTCLR_PIN2_Clear
DECL|GPIO_OUTCLR_PIN2_High|macro|GPIO_OUTCLR_PIN2_High
DECL|GPIO_OUTCLR_PIN2_Low|macro|GPIO_OUTCLR_PIN2_Low
DECL|GPIO_OUTCLR_PIN2_Msk|macro|GPIO_OUTCLR_PIN2_Msk
DECL|GPIO_OUTCLR_PIN2_Pos|macro|GPIO_OUTCLR_PIN2_Pos
DECL|GPIO_OUTCLR_PIN30_Clear|macro|GPIO_OUTCLR_PIN30_Clear
DECL|GPIO_OUTCLR_PIN30_High|macro|GPIO_OUTCLR_PIN30_High
DECL|GPIO_OUTCLR_PIN30_Low|macro|GPIO_OUTCLR_PIN30_Low
DECL|GPIO_OUTCLR_PIN30_Msk|macro|GPIO_OUTCLR_PIN30_Msk
DECL|GPIO_OUTCLR_PIN30_Pos|macro|GPIO_OUTCLR_PIN30_Pos
DECL|GPIO_OUTCLR_PIN31_Clear|macro|GPIO_OUTCLR_PIN31_Clear
DECL|GPIO_OUTCLR_PIN31_High|macro|GPIO_OUTCLR_PIN31_High
DECL|GPIO_OUTCLR_PIN31_Low|macro|GPIO_OUTCLR_PIN31_Low
DECL|GPIO_OUTCLR_PIN31_Msk|macro|GPIO_OUTCLR_PIN31_Msk
DECL|GPIO_OUTCLR_PIN31_Pos|macro|GPIO_OUTCLR_PIN31_Pos
DECL|GPIO_OUTCLR_PIN3_Clear|macro|GPIO_OUTCLR_PIN3_Clear
DECL|GPIO_OUTCLR_PIN3_High|macro|GPIO_OUTCLR_PIN3_High
DECL|GPIO_OUTCLR_PIN3_Low|macro|GPIO_OUTCLR_PIN3_Low
DECL|GPIO_OUTCLR_PIN3_Msk|macro|GPIO_OUTCLR_PIN3_Msk
DECL|GPIO_OUTCLR_PIN3_Pos|macro|GPIO_OUTCLR_PIN3_Pos
DECL|GPIO_OUTCLR_PIN4_Clear|macro|GPIO_OUTCLR_PIN4_Clear
DECL|GPIO_OUTCLR_PIN4_High|macro|GPIO_OUTCLR_PIN4_High
DECL|GPIO_OUTCLR_PIN4_Low|macro|GPIO_OUTCLR_PIN4_Low
DECL|GPIO_OUTCLR_PIN4_Msk|macro|GPIO_OUTCLR_PIN4_Msk
DECL|GPIO_OUTCLR_PIN4_Pos|macro|GPIO_OUTCLR_PIN4_Pos
DECL|GPIO_OUTCLR_PIN5_Clear|macro|GPIO_OUTCLR_PIN5_Clear
DECL|GPIO_OUTCLR_PIN5_High|macro|GPIO_OUTCLR_PIN5_High
DECL|GPIO_OUTCLR_PIN5_Low|macro|GPIO_OUTCLR_PIN5_Low
DECL|GPIO_OUTCLR_PIN5_Msk|macro|GPIO_OUTCLR_PIN5_Msk
DECL|GPIO_OUTCLR_PIN5_Pos|macro|GPIO_OUTCLR_PIN5_Pos
DECL|GPIO_OUTCLR_PIN6_Clear|macro|GPIO_OUTCLR_PIN6_Clear
DECL|GPIO_OUTCLR_PIN6_High|macro|GPIO_OUTCLR_PIN6_High
DECL|GPIO_OUTCLR_PIN6_Low|macro|GPIO_OUTCLR_PIN6_Low
DECL|GPIO_OUTCLR_PIN6_Msk|macro|GPIO_OUTCLR_PIN6_Msk
DECL|GPIO_OUTCLR_PIN6_Pos|macro|GPIO_OUTCLR_PIN6_Pos
DECL|GPIO_OUTCLR_PIN7_Clear|macro|GPIO_OUTCLR_PIN7_Clear
DECL|GPIO_OUTCLR_PIN7_High|macro|GPIO_OUTCLR_PIN7_High
DECL|GPIO_OUTCLR_PIN7_Low|macro|GPIO_OUTCLR_PIN7_Low
DECL|GPIO_OUTCLR_PIN7_Msk|macro|GPIO_OUTCLR_PIN7_Msk
DECL|GPIO_OUTCLR_PIN7_Pos|macro|GPIO_OUTCLR_PIN7_Pos
DECL|GPIO_OUTCLR_PIN8_Clear|macro|GPIO_OUTCLR_PIN8_Clear
DECL|GPIO_OUTCLR_PIN8_High|macro|GPIO_OUTCLR_PIN8_High
DECL|GPIO_OUTCLR_PIN8_Low|macro|GPIO_OUTCLR_PIN8_Low
DECL|GPIO_OUTCLR_PIN8_Msk|macro|GPIO_OUTCLR_PIN8_Msk
DECL|GPIO_OUTCLR_PIN8_Pos|macro|GPIO_OUTCLR_PIN8_Pos
DECL|GPIO_OUTCLR_PIN9_Clear|macro|GPIO_OUTCLR_PIN9_Clear
DECL|GPIO_OUTCLR_PIN9_High|macro|GPIO_OUTCLR_PIN9_High
DECL|GPIO_OUTCLR_PIN9_Low|macro|GPIO_OUTCLR_PIN9_Low
DECL|GPIO_OUTCLR_PIN9_Msk|macro|GPIO_OUTCLR_PIN9_Msk
DECL|GPIO_OUTCLR_PIN9_Pos|macro|GPIO_OUTCLR_PIN9_Pos
DECL|GPIO_OUTSET_PIN0_High|macro|GPIO_OUTSET_PIN0_High
DECL|GPIO_OUTSET_PIN0_Low|macro|GPIO_OUTSET_PIN0_Low
DECL|GPIO_OUTSET_PIN0_Msk|macro|GPIO_OUTSET_PIN0_Msk
DECL|GPIO_OUTSET_PIN0_Pos|macro|GPIO_OUTSET_PIN0_Pos
DECL|GPIO_OUTSET_PIN0_Set|macro|GPIO_OUTSET_PIN0_Set
DECL|GPIO_OUTSET_PIN10_High|macro|GPIO_OUTSET_PIN10_High
DECL|GPIO_OUTSET_PIN10_Low|macro|GPIO_OUTSET_PIN10_Low
DECL|GPIO_OUTSET_PIN10_Msk|macro|GPIO_OUTSET_PIN10_Msk
DECL|GPIO_OUTSET_PIN10_Pos|macro|GPIO_OUTSET_PIN10_Pos
DECL|GPIO_OUTSET_PIN10_Set|macro|GPIO_OUTSET_PIN10_Set
DECL|GPIO_OUTSET_PIN11_High|macro|GPIO_OUTSET_PIN11_High
DECL|GPIO_OUTSET_PIN11_Low|macro|GPIO_OUTSET_PIN11_Low
DECL|GPIO_OUTSET_PIN11_Msk|macro|GPIO_OUTSET_PIN11_Msk
DECL|GPIO_OUTSET_PIN11_Pos|macro|GPIO_OUTSET_PIN11_Pos
DECL|GPIO_OUTSET_PIN11_Set|macro|GPIO_OUTSET_PIN11_Set
DECL|GPIO_OUTSET_PIN12_High|macro|GPIO_OUTSET_PIN12_High
DECL|GPIO_OUTSET_PIN12_Low|macro|GPIO_OUTSET_PIN12_Low
DECL|GPIO_OUTSET_PIN12_Msk|macro|GPIO_OUTSET_PIN12_Msk
DECL|GPIO_OUTSET_PIN12_Pos|macro|GPIO_OUTSET_PIN12_Pos
DECL|GPIO_OUTSET_PIN12_Set|macro|GPIO_OUTSET_PIN12_Set
DECL|GPIO_OUTSET_PIN13_High|macro|GPIO_OUTSET_PIN13_High
DECL|GPIO_OUTSET_PIN13_Low|macro|GPIO_OUTSET_PIN13_Low
DECL|GPIO_OUTSET_PIN13_Msk|macro|GPIO_OUTSET_PIN13_Msk
DECL|GPIO_OUTSET_PIN13_Pos|macro|GPIO_OUTSET_PIN13_Pos
DECL|GPIO_OUTSET_PIN13_Set|macro|GPIO_OUTSET_PIN13_Set
DECL|GPIO_OUTSET_PIN14_High|macro|GPIO_OUTSET_PIN14_High
DECL|GPIO_OUTSET_PIN14_Low|macro|GPIO_OUTSET_PIN14_Low
DECL|GPIO_OUTSET_PIN14_Msk|macro|GPIO_OUTSET_PIN14_Msk
DECL|GPIO_OUTSET_PIN14_Pos|macro|GPIO_OUTSET_PIN14_Pos
DECL|GPIO_OUTSET_PIN14_Set|macro|GPIO_OUTSET_PIN14_Set
DECL|GPIO_OUTSET_PIN15_High|macro|GPIO_OUTSET_PIN15_High
DECL|GPIO_OUTSET_PIN15_Low|macro|GPIO_OUTSET_PIN15_Low
DECL|GPIO_OUTSET_PIN15_Msk|macro|GPIO_OUTSET_PIN15_Msk
DECL|GPIO_OUTSET_PIN15_Pos|macro|GPIO_OUTSET_PIN15_Pos
DECL|GPIO_OUTSET_PIN15_Set|macro|GPIO_OUTSET_PIN15_Set
DECL|GPIO_OUTSET_PIN16_High|macro|GPIO_OUTSET_PIN16_High
DECL|GPIO_OUTSET_PIN16_Low|macro|GPIO_OUTSET_PIN16_Low
DECL|GPIO_OUTSET_PIN16_Msk|macro|GPIO_OUTSET_PIN16_Msk
DECL|GPIO_OUTSET_PIN16_Pos|macro|GPIO_OUTSET_PIN16_Pos
DECL|GPIO_OUTSET_PIN16_Set|macro|GPIO_OUTSET_PIN16_Set
DECL|GPIO_OUTSET_PIN17_High|macro|GPIO_OUTSET_PIN17_High
DECL|GPIO_OUTSET_PIN17_Low|macro|GPIO_OUTSET_PIN17_Low
DECL|GPIO_OUTSET_PIN17_Msk|macro|GPIO_OUTSET_PIN17_Msk
DECL|GPIO_OUTSET_PIN17_Pos|macro|GPIO_OUTSET_PIN17_Pos
DECL|GPIO_OUTSET_PIN17_Set|macro|GPIO_OUTSET_PIN17_Set
DECL|GPIO_OUTSET_PIN18_High|macro|GPIO_OUTSET_PIN18_High
DECL|GPIO_OUTSET_PIN18_Low|macro|GPIO_OUTSET_PIN18_Low
DECL|GPIO_OUTSET_PIN18_Msk|macro|GPIO_OUTSET_PIN18_Msk
DECL|GPIO_OUTSET_PIN18_Pos|macro|GPIO_OUTSET_PIN18_Pos
DECL|GPIO_OUTSET_PIN18_Set|macro|GPIO_OUTSET_PIN18_Set
DECL|GPIO_OUTSET_PIN19_High|macro|GPIO_OUTSET_PIN19_High
DECL|GPIO_OUTSET_PIN19_Low|macro|GPIO_OUTSET_PIN19_Low
DECL|GPIO_OUTSET_PIN19_Msk|macro|GPIO_OUTSET_PIN19_Msk
DECL|GPIO_OUTSET_PIN19_Pos|macro|GPIO_OUTSET_PIN19_Pos
DECL|GPIO_OUTSET_PIN19_Set|macro|GPIO_OUTSET_PIN19_Set
DECL|GPIO_OUTSET_PIN1_High|macro|GPIO_OUTSET_PIN1_High
DECL|GPIO_OUTSET_PIN1_Low|macro|GPIO_OUTSET_PIN1_Low
DECL|GPIO_OUTSET_PIN1_Msk|macro|GPIO_OUTSET_PIN1_Msk
DECL|GPIO_OUTSET_PIN1_Pos|macro|GPIO_OUTSET_PIN1_Pos
DECL|GPIO_OUTSET_PIN1_Set|macro|GPIO_OUTSET_PIN1_Set
DECL|GPIO_OUTSET_PIN20_High|macro|GPIO_OUTSET_PIN20_High
DECL|GPIO_OUTSET_PIN20_Low|macro|GPIO_OUTSET_PIN20_Low
DECL|GPIO_OUTSET_PIN20_Msk|macro|GPIO_OUTSET_PIN20_Msk
DECL|GPIO_OUTSET_PIN20_Pos|macro|GPIO_OUTSET_PIN20_Pos
DECL|GPIO_OUTSET_PIN20_Set|macro|GPIO_OUTSET_PIN20_Set
DECL|GPIO_OUTSET_PIN21_High|macro|GPIO_OUTSET_PIN21_High
DECL|GPIO_OUTSET_PIN21_Low|macro|GPIO_OUTSET_PIN21_Low
DECL|GPIO_OUTSET_PIN21_Msk|macro|GPIO_OUTSET_PIN21_Msk
DECL|GPIO_OUTSET_PIN21_Pos|macro|GPIO_OUTSET_PIN21_Pos
DECL|GPIO_OUTSET_PIN21_Set|macro|GPIO_OUTSET_PIN21_Set
DECL|GPIO_OUTSET_PIN22_High|macro|GPIO_OUTSET_PIN22_High
DECL|GPIO_OUTSET_PIN22_Low|macro|GPIO_OUTSET_PIN22_Low
DECL|GPIO_OUTSET_PIN22_Msk|macro|GPIO_OUTSET_PIN22_Msk
DECL|GPIO_OUTSET_PIN22_Pos|macro|GPIO_OUTSET_PIN22_Pos
DECL|GPIO_OUTSET_PIN22_Set|macro|GPIO_OUTSET_PIN22_Set
DECL|GPIO_OUTSET_PIN23_High|macro|GPIO_OUTSET_PIN23_High
DECL|GPIO_OUTSET_PIN23_Low|macro|GPIO_OUTSET_PIN23_Low
DECL|GPIO_OUTSET_PIN23_Msk|macro|GPIO_OUTSET_PIN23_Msk
DECL|GPIO_OUTSET_PIN23_Pos|macro|GPIO_OUTSET_PIN23_Pos
DECL|GPIO_OUTSET_PIN23_Set|macro|GPIO_OUTSET_PIN23_Set
DECL|GPIO_OUTSET_PIN24_High|macro|GPIO_OUTSET_PIN24_High
DECL|GPIO_OUTSET_PIN24_Low|macro|GPIO_OUTSET_PIN24_Low
DECL|GPIO_OUTSET_PIN24_Msk|macro|GPIO_OUTSET_PIN24_Msk
DECL|GPIO_OUTSET_PIN24_Pos|macro|GPIO_OUTSET_PIN24_Pos
DECL|GPIO_OUTSET_PIN24_Set|macro|GPIO_OUTSET_PIN24_Set
DECL|GPIO_OUTSET_PIN25_High|macro|GPIO_OUTSET_PIN25_High
DECL|GPIO_OUTSET_PIN25_Low|macro|GPIO_OUTSET_PIN25_Low
DECL|GPIO_OUTSET_PIN25_Msk|macro|GPIO_OUTSET_PIN25_Msk
DECL|GPIO_OUTSET_PIN25_Pos|macro|GPIO_OUTSET_PIN25_Pos
DECL|GPIO_OUTSET_PIN25_Set|macro|GPIO_OUTSET_PIN25_Set
DECL|GPIO_OUTSET_PIN26_High|macro|GPIO_OUTSET_PIN26_High
DECL|GPIO_OUTSET_PIN26_Low|macro|GPIO_OUTSET_PIN26_Low
DECL|GPIO_OUTSET_PIN26_Msk|macro|GPIO_OUTSET_PIN26_Msk
DECL|GPIO_OUTSET_PIN26_Pos|macro|GPIO_OUTSET_PIN26_Pos
DECL|GPIO_OUTSET_PIN26_Set|macro|GPIO_OUTSET_PIN26_Set
DECL|GPIO_OUTSET_PIN27_High|macro|GPIO_OUTSET_PIN27_High
DECL|GPIO_OUTSET_PIN27_Low|macro|GPIO_OUTSET_PIN27_Low
DECL|GPIO_OUTSET_PIN27_Msk|macro|GPIO_OUTSET_PIN27_Msk
DECL|GPIO_OUTSET_PIN27_Pos|macro|GPIO_OUTSET_PIN27_Pos
DECL|GPIO_OUTSET_PIN27_Set|macro|GPIO_OUTSET_PIN27_Set
DECL|GPIO_OUTSET_PIN28_High|macro|GPIO_OUTSET_PIN28_High
DECL|GPIO_OUTSET_PIN28_Low|macro|GPIO_OUTSET_PIN28_Low
DECL|GPIO_OUTSET_PIN28_Msk|macro|GPIO_OUTSET_PIN28_Msk
DECL|GPIO_OUTSET_PIN28_Pos|macro|GPIO_OUTSET_PIN28_Pos
DECL|GPIO_OUTSET_PIN28_Set|macro|GPIO_OUTSET_PIN28_Set
DECL|GPIO_OUTSET_PIN29_High|macro|GPIO_OUTSET_PIN29_High
DECL|GPIO_OUTSET_PIN29_Low|macro|GPIO_OUTSET_PIN29_Low
DECL|GPIO_OUTSET_PIN29_Msk|macro|GPIO_OUTSET_PIN29_Msk
DECL|GPIO_OUTSET_PIN29_Pos|macro|GPIO_OUTSET_PIN29_Pos
DECL|GPIO_OUTSET_PIN29_Set|macro|GPIO_OUTSET_PIN29_Set
DECL|GPIO_OUTSET_PIN2_High|macro|GPIO_OUTSET_PIN2_High
DECL|GPIO_OUTSET_PIN2_Low|macro|GPIO_OUTSET_PIN2_Low
DECL|GPIO_OUTSET_PIN2_Msk|macro|GPIO_OUTSET_PIN2_Msk
DECL|GPIO_OUTSET_PIN2_Pos|macro|GPIO_OUTSET_PIN2_Pos
DECL|GPIO_OUTSET_PIN2_Set|macro|GPIO_OUTSET_PIN2_Set
DECL|GPIO_OUTSET_PIN30_High|macro|GPIO_OUTSET_PIN30_High
DECL|GPIO_OUTSET_PIN30_Low|macro|GPIO_OUTSET_PIN30_Low
DECL|GPIO_OUTSET_PIN30_Msk|macro|GPIO_OUTSET_PIN30_Msk
DECL|GPIO_OUTSET_PIN30_Pos|macro|GPIO_OUTSET_PIN30_Pos
DECL|GPIO_OUTSET_PIN30_Set|macro|GPIO_OUTSET_PIN30_Set
DECL|GPIO_OUTSET_PIN31_High|macro|GPIO_OUTSET_PIN31_High
DECL|GPIO_OUTSET_PIN31_Low|macro|GPIO_OUTSET_PIN31_Low
DECL|GPIO_OUTSET_PIN31_Msk|macro|GPIO_OUTSET_PIN31_Msk
DECL|GPIO_OUTSET_PIN31_Pos|macro|GPIO_OUTSET_PIN31_Pos
DECL|GPIO_OUTSET_PIN31_Set|macro|GPIO_OUTSET_PIN31_Set
DECL|GPIO_OUTSET_PIN3_High|macro|GPIO_OUTSET_PIN3_High
DECL|GPIO_OUTSET_PIN3_Low|macro|GPIO_OUTSET_PIN3_Low
DECL|GPIO_OUTSET_PIN3_Msk|macro|GPIO_OUTSET_PIN3_Msk
DECL|GPIO_OUTSET_PIN3_Pos|macro|GPIO_OUTSET_PIN3_Pos
DECL|GPIO_OUTSET_PIN3_Set|macro|GPIO_OUTSET_PIN3_Set
DECL|GPIO_OUTSET_PIN4_High|macro|GPIO_OUTSET_PIN4_High
DECL|GPIO_OUTSET_PIN4_Low|macro|GPIO_OUTSET_PIN4_Low
DECL|GPIO_OUTSET_PIN4_Msk|macro|GPIO_OUTSET_PIN4_Msk
DECL|GPIO_OUTSET_PIN4_Pos|macro|GPIO_OUTSET_PIN4_Pos
DECL|GPIO_OUTSET_PIN4_Set|macro|GPIO_OUTSET_PIN4_Set
DECL|GPIO_OUTSET_PIN5_High|macro|GPIO_OUTSET_PIN5_High
DECL|GPIO_OUTSET_PIN5_Low|macro|GPIO_OUTSET_PIN5_Low
DECL|GPIO_OUTSET_PIN5_Msk|macro|GPIO_OUTSET_PIN5_Msk
DECL|GPIO_OUTSET_PIN5_Pos|macro|GPIO_OUTSET_PIN5_Pos
DECL|GPIO_OUTSET_PIN5_Set|macro|GPIO_OUTSET_PIN5_Set
DECL|GPIO_OUTSET_PIN6_High|macro|GPIO_OUTSET_PIN6_High
DECL|GPIO_OUTSET_PIN6_Low|macro|GPIO_OUTSET_PIN6_Low
DECL|GPIO_OUTSET_PIN6_Msk|macro|GPIO_OUTSET_PIN6_Msk
DECL|GPIO_OUTSET_PIN6_Pos|macro|GPIO_OUTSET_PIN6_Pos
DECL|GPIO_OUTSET_PIN6_Set|macro|GPIO_OUTSET_PIN6_Set
DECL|GPIO_OUTSET_PIN7_High|macro|GPIO_OUTSET_PIN7_High
DECL|GPIO_OUTSET_PIN7_Low|macro|GPIO_OUTSET_PIN7_Low
DECL|GPIO_OUTSET_PIN7_Msk|macro|GPIO_OUTSET_PIN7_Msk
DECL|GPIO_OUTSET_PIN7_Pos|macro|GPIO_OUTSET_PIN7_Pos
DECL|GPIO_OUTSET_PIN7_Set|macro|GPIO_OUTSET_PIN7_Set
DECL|GPIO_OUTSET_PIN8_High|macro|GPIO_OUTSET_PIN8_High
DECL|GPIO_OUTSET_PIN8_Low|macro|GPIO_OUTSET_PIN8_Low
DECL|GPIO_OUTSET_PIN8_Msk|macro|GPIO_OUTSET_PIN8_Msk
DECL|GPIO_OUTSET_PIN8_Pos|macro|GPIO_OUTSET_PIN8_Pos
DECL|GPIO_OUTSET_PIN8_Set|macro|GPIO_OUTSET_PIN8_Set
DECL|GPIO_OUTSET_PIN9_High|macro|GPIO_OUTSET_PIN9_High
DECL|GPIO_OUTSET_PIN9_Low|macro|GPIO_OUTSET_PIN9_Low
DECL|GPIO_OUTSET_PIN9_Msk|macro|GPIO_OUTSET_PIN9_Msk
DECL|GPIO_OUTSET_PIN9_Pos|macro|GPIO_OUTSET_PIN9_Pos
DECL|GPIO_OUTSET_PIN9_Set|macro|GPIO_OUTSET_PIN9_Set
DECL|GPIO_OUT_PIN0_High|macro|GPIO_OUT_PIN0_High
DECL|GPIO_OUT_PIN0_Low|macro|GPIO_OUT_PIN0_Low
DECL|GPIO_OUT_PIN0_Msk|macro|GPIO_OUT_PIN0_Msk
DECL|GPIO_OUT_PIN0_Pos|macro|GPIO_OUT_PIN0_Pos
DECL|GPIO_OUT_PIN10_High|macro|GPIO_OUT_PIN10_High
DECL|GPIO_OUT_PIN10_Low|macro|GPIO_OUT_PIN10_Low
DECL|GPIO_OUT_PIN10_Msk|macro|GPIO_OUT_PIN10_Msk
DECL|GPIO_OUT_PIN10_Pos|macro|GPIO_OUT_PIN10_Pos
DECL|GPIO_OUT_PIN11_High|macro|GPIO_OUT_PIN11_High
DECL|GPIO_OUT_PIN11_Low|macro|GPIO_OUT_PIN11_Low
DECL|GPIO_OUT_PIN11_Msk|macro|GPIO_OUT_PIN11_Msk
DECL|GPIO_OUT_PIN11_Pos|macro|GPIO_OUT_PIN11_Pos
DECL|GPIO_OUT_PIN12_High|macro|GPIO_OUT_PIN12_High
DECL|GPIO_OUT_PIN12_Low|macro|GPIO_OUT_PIN12_Low
DECL|GPIO_OUT_PIN12_Msk|macro|GPIO_OUT_PIN12_Msk
DECL|GPIO_OUT_PIN12_Pos|macro|GPIO_OUT_PIN12_Pos
DECL|GPIO_OUT_PIN13_High|macro|GPIO_OUT_PIN13_High
DECL|GPIO_OUT_PIN13_Low|macro|GPIO_OUT_PIN13_Low
DECL|GPIO_OUT_PIN13_Msk|macro|GPIO_OUT_PIN13_Msk
DECL|GPIO_OUT_PIN13_Pos|macro|GPIO_OUT_PIN13_Pos
DECL|GPIO_OUT_PIN14_High|macro|GPIO_OUT_PIN14_High
DECL|GPIO_OUT_PIN14_Low|macro|GPIO_OUT_PIN14_Low
DECL|GPIO_OUT_PIN14_Msk|macro|GPIO_OUT_PIN14_Msk
DECL|GPIO_OUT_PIN14_Pos|macro|GPIO_OUT_PIN14_Pos
DECL|GPIO_OUT_PIN15_High|macro|GPIO_OUT_PIN15_High
DECL|GPIO_OUT_PIN15_Low|macro|GPIO_OUT_PIN15_Low
DECL|GPIO_OUT_PIN15_Msk|macro|GPIO_OUT_PIN15_Msk
DECL|GPIO_OUT_PIN15_Pos|macro|GPIO_OUT_PIN15_Pos
DECL|GPIO_OUT_PIN16_High|macro|GPIO_OUT_PIN16_High
DECL|GPIO_OUT_PIN16_Low|macro|GPIO_OUT_PIN16_Low
DECL|GPIO_OUT_PIN16_Msk|macro|GPIO_OUT_PIN16_Msk
DECL|GPIO_OUT_PIN16_Pos|macro|GPIO_OUT_PIN16_Pos
DECL|GPIO_OUT_PIN17_High|macro|GPIO_OUT_PIN17_High
DECL|GPIO_OUT_PIN17_Low|macro|GPIO_OUT_PIN17_Low
DECL|GPIO_OUT_PIN17_Msk|macro|GPIO_OUT_PIN17_Msk
DECL|GPIO_OUT_PIN17_Pos|macro|GPIO_OUT_PIN17_Pos
DECL|GPIO_OUT_PIN18_High|macro|GPIO_OUT_PIN18_High
DECL|GPIO_OUT_PIN18_Low|macro|GPIO_OUT_PIN18_Low
DECL|GPIO_OUT_PIN18_Msk|macro|GPIO_OUT_PIN18_Msk
DECL|GPIO_OUT_PIN18_Pos|macro|GPIO_OUT_PIN18_Pos
DECL|GPIO_OUT_PIN19_High|macro|GPIO_OUT_PIN19_High
DECL|GPIO_OUT_PIN19_Low|macro|GPIO_OUT_PIN19_Low
DECL|GPIO_OUT_PIN19_Msk|macro|GPIO_OUT_PIN19_Msk
DECL|GPIO_OUT_PIN19_Pos|macro|GPIO_OUT_PIN19_Pos
DECL|GPIO_OUT_PIN1_High|macro|GPIO_OUT_PIN1_High
DECL|GPIO_OUT_PIN1_Low|macro|GPIO_OUT_PIN1_Low
DECL|GPIO_OUT_PIN1_Msk|macro|GPIO_OUT_PIN1_Msk
DECL|GPIO_OUT_PIN1_Pos|macro|GPIO_OUT_PIN1_Pos
DECL|GPIO_OUT_PIN20_High|macro|GPIO_OUT_PIN20_High
DECL|GPIO_OUT_PIN20_Low|macro|GPIO_OUT_PIN20_Low
DECL|GPIO_OUT_PIN20_Msk|macro|GPIO_OUT_PIN20_Msk
DECL|GPIO_OUT_PIN20_Pos|macro|GPIO_OUT_PIN20_Pos
DECL|GPIO_OUT_PIN21_High|macro|GPIO_OUT_PIN21_High
DECL|GPIO_OUT_PIN21_Low|macro|GPIO_OUT_PIN21_Low
DECL|GPIO_OUT_PIN21_Msk|macro|GPIO_OUT_PIN21_Msk
DECL|GPIO_OUT_PIN21_Pos|macro|GPIO_OUT_PIN21_Pos
DECL|GPIO_OUT_PIN22_High|macro|GPIO_OUT_PIN22_High
DECL|GPIO_OUT_PIN22_Low|macro|GPIO_OUT_PIN22_Low
DECL|GPIO_OUT_PIN22_Msk|macro|GPIO_OUT_PIN22_Msk
DECL|GPIO_OUT_PIN22_Pos|macro|GPIO_OUT_PIN22_Pos
DECL|GPIO_OUT_PIN23_High|macro|GPIO_OUT_PIN23_High
DECL|GPIO_OUT_PIN23_Low|macro|GPIO_OUT_PIN23_Low
DECL|GPIO_OUT_PIN23_Msk|macro|GPIO_OUT_PIN23_Msk
DECL|GPIO_OUT_PIN23_Pos|macro|GPIO_OUT_PIN23_Pos
DECL|GPIO_OUT_PIN24_High|macro|GPIO_OUT_PIN24_High
DECL|GPIO_OUT_PIN24_Low|macro|GPIO_OUT_PIN24_Low
DECL|GPIO_OUT_PIN24_Msk|macro|GPIO_OUT_PIN24_Msk
DECL|GPIO_OUT_PIN24_Pos|macro|GPIO_OUT_PIN24_Pos
DECL|GPIO_OUT_PIN25_High|macro|GPIO_OUT_PIN25_High
DECL|GPIO_OUT_PIN25_Low|macro|GPIO_OUT_PIN25_Low
DECL|GPIO_OUT_PIN25_Msk|macro|GPIO_OUT_PIN25_Msk
DECL|GPIO_OUT_PIN25_Pos|macro|GPIO_OUT_PIN25_Pos
DECL|GPIO_OUT_PIN26_High|macro|GPIO_OUT_PIN26_High
DECL|GPIO_OUT_PIN26_Low|macro|GPIO_OUT_PIN26_Low
DECL|GPIO_OUT_PIN26_Msk|macro|GPIO_OUT_PIN26_Msk
DECL|GPIO_OUT_PIN26_Pos|macro|GPIO_OUT_PIN26_Pos
DECL|GPIO_OUT_PIN27_High|macro|GPIO_OUT_PIN27_High
DECL|GPIO_OUT_PIN27_Low|macro|GPIO_OUT_PIN27_Low
DECL|GPIO_OUT_PIN27_Msk|macro|GPIO_OUT_PIN27_Msk
DECL|GPIO_OUT_PIN27_Pos|macro|GPIO_OUT_PIN27_Pos
DECL|GPIO_OUT_PIN28_High|macro|GPIO_OUT_PIN28_High
DECL|GPIO_OUT_PIN28_Low|macro|GPIO_OUT_PIN28_Low
DECL|GPIO_OUT_PIN28_Msk|macro|GPIO_OUT_PIN28_Msk
DECL|GPIO_OUT_PIN28_Pos|macro|GPIO_OUT_PIN28_Pos
DECL|GPIO_OUT_PIN29_High|macro|GPIO_OUT_PIN29_High
DECL|GPIO_OUT_PIN29_Low|macro|GPIO_OUT_PIN29_Low
DECL|GPIO_OUT_PIN29_Msk|macro|GPIO_OUT_PIN29_Msk
DECL|GPIO_OUT_PIN29_Pos|macro|GPIO_OUT_PIN29_Pos
DECL|GPIO_OUT_PIN2_High|macro|GPIO_OUT_PIN2_High
DECL|GPIO_OUT_PIN2_Low|macro|GPIO_OUT_PIN2_Low
DECL|GPIO_OUT_PIN2_Msk|macro|GPIO_OUT_PIN2_Msk
DECL|GPIO_OUT_PIN2_Pos|macro|GPIO_OUT_PIN2_Pos
DECL|GPIO_OUT_PIN30_High|macro|GPIO_OUT_PIN30_High
DECL|GPIO_OUT_PIN30_Low|macro|GPIO_OUT_PIN30_Low
DECL|GPIO_OUT_PIN30_Msk|macro|GPIO_OUT_PIN30_Msk
DECL|GPIO_OUT_PIN30_Pos|macro|GPIO_OUT_PIN30_Pos
DECL|GPIO_OUT_PIN31_High|macro|GPIO_OUT_PIN31_High
DECL|GPIO_OUT_PIN31_Low|macro|GPIO_OUT_PIN31_Low
DECL|GPIO_OUT_PIN31_Msk|macro|GPIO_OUT_PIN31_Msk
DECL|GPIO_OUT_PIN31_Pos|macro|GPIO_OUT_PIN31_Pos
DECL|GPIO_OUT_PIN3_High|macro|GPIO_OUT_PIN3_High
DECL|GPIO_OUT_PIN3_Low|macro|GPIO_OUT_PIN3_Low
DECL|GPIO_OUT_PIN3_Msk|macro|GPIO_OUT_PIN3_Msk
DECL|GPIO_OUT_PIN3_Pos|macro|GPIO_OUT_PIN3_Pos
DECL|GPIO_OUT_PIN4_High|macro|GPIO_OUT_PIN4_High
DECL|GPIO_OUT_PIN4_Low|macro|GPIO_OUT_PIN4_Low
DECL|GPIO_OUT_PIN4_Msk|macro|GPIO_OUT_PIN4_Msk
DECL|GPIO_OUT_PIN4_Pos|macro|GPIO_OUT_PIN4_Pos
DECL|GPIO_OUT_PIN5_High|macro|GPIO_OUT_PIN5_High
DECL|GPIO_OUT_PIN5_Low|macro|GPIO_OUT_PIN5_Low
DECL|GPIO_OUT_PIN5_Msk|macro|GPIO_OUT_PIN5_Msk
DECL|GPIO_OUT_PIN5_Pos|macro|GPIO_OUT_PIN5_Pos
DECL|GPIO_OUT_PIN6_High|macro|GPIO_OUT_PIN6_High
DECL|GPIO_OUT_PIN6_Low|macro|GPIO_OUT_PIN6_Low
DECL|GPIO_OUT_PIN6_Msk|macro|GPIO_OUT_PIN6_Msk
DECL|GPIO_OUT_PIN6_Pos|macro|GPIO_OUT_PIN6_Pos
DECL|GPIO_OUT_PIN7_High|macro|GPIO_OUT_PIN7_High
DECL|GPIO_OUT_PIN7_Low|macro|GPIO_OUT_PIN7_Low
DECL|GPIO_OUT_PIN7_Msk|macro|GPIO_OUT_PIN7_Msk
DECL|GPIO_OUT_PIN7_Pos|macro|GPIO_OUT_PIN7_Pos
DECL|GPIO_OUT_PIN8_High|macro|GPIO_OUT_PIN8_High
DECL|GPIO_OUT_PIN8_Low|macro|GPIO_OUT_PIN8_Low
DECL|GPIO_OUT_PIN8_Msk|macro|GPIO_OUT_PIN8_Msk
DECL|GPIO_OUT_PIN8_Pos|macro|GPIO_OUT_PIN8_Pos
DECL|GPIO_OUT_PIN9_High|macro|GPIO_OUT_PIN9_High
DECL|GPIO_OUT_PIN9_Low|macro|GPIO_OUT_PIN9_Low
DECL|GPIO_OUT_PIN9_Msk|macro|GPIO_OUT_PIN9_Msk
DECL|GPIO_OUT_PIN9_Pos|macro|GPIO_OUT_PIN9_Pos
DECL|GPIO_PIN_CNF_DIR_Input|macro|GPIO_PIN_CNF_DIR_Input
DECL|GPIO_PIN_CNF_DIR_Msk|macro|GPIO_PIN_CNF_DIR_Msk
DECL|GPIO_PIN_CNF_DIR_Output|macro|GPIO_PIN_CNF_DIR_Output
DECL|GPIO_PIN_CNF_DIR_Pos|macro|GPIO_PIN_CNF_DIR_Pos
DECL|GPIO_PIN_CNF_DRIVE_D0H1|macro|GPIO_PIN_CNF_DRIVE_D0H1
DECL|GPIO_PIN_CNF_DRIVE_D0S1|macro|GPIO_PIN_CNF_DRIVE_D0S1
DECL|GPIO_PIN_CNF_DRIVE_H0D1|macro|GPIO_PIN_CNF_DRIVE_H0D1
DECL|GPIO_PIN_CNF_DRIVE_H0H1|macro|GPIO_PIN_CNF_DRIVE_H0H1
DECL|GPIO_PIN_CNF_DRIVE_H0S1|macro|GPIO_PIN_CNF_DRIVE_H0S1
DECL|GPIO_PIN_CNF_DRIVE_Msk|macro|GPIO_PIN_CNF_DRIVE_Msk
DECL|GPIO_PIN_CNF_DRIVE_Pos|macro|GPIO_PIN_CNF_DRIVE_Pos
DECL|GPIO_PIN_CNF_DRIVE_S0D1|macro|GPIO_PIN_CNF_DRIVE_S0D1
DECL|GPIO_PIN_CNF_DRIVE_S0H1|macro|GPIO_PIN_CNF_DRIVE_S0H1
DECL|GPIO_PIN_CNF_DRIVE_S0S1|macro|GPIO_PIN_CNF_DRIVE_S0S1
DECL|GPIO_PIN_CNF_INPUT_Connect|macro|GPIO_PIN_CNF_INPUT_Connect
DECL|GPIO_PIN_CNF_INPUT_Disconnect|macro|GPIO_PIN_CNF_INPUT_Disconnect
DECL|GPIO_PIN_CNF_INPUT_Msk|macro|GPIO_PIN_CNF_INPUT_Msk
DECL|GPIO_PIN_CNF_INPUT_Pos|macro|GPIO_PIN_CNF_INPUT_Pos
DECL|GPIO_PIN_CNF_PULL_Disabled|macro|GPIO_PIN_CNF_PULL_Disabled
DECL|GPIO_PIN_CNF_PULL_Msk|macro|GPIO_PIN_CNF_PULL_Msk
DECL|GPIO_PIN_CNF_PULL_Pos|macro|GPIO_PIN_CNF_PULL_Pos
DECL|GPIO_PIN_CNF_PULL_Pulldown|macro|GPIO_PIN_CNF_PULL_Pulldown
DECL|GPIO_PIN_CNF_PULL_Pullup|macro|GPIO_PIN_CNF_PULL_Pullup
DECL|GPIO_PIN_CNF_SENSE_Disabled|macro|GPIO_PIN_CNF_SENSE_Disabled
DECL|GPIO_PIN_CNF_SENSE_High|macro|GPIO_PIN_CNF_SENSE_High
DECL|GPIO_PIN_CNF_SENSE_Low|macro|GPIO_PIN_CNF_SENSE_Low
DECL|GPIO_PIN_CNF_SENSE_Msk|macro|GPIO_PIN_CNF_SENSE_Msk
DECL|GPIO_PIN_CNF_SENSE_Pos|macro|GPIO_PIN_CNF_SENSE_Pos
DECL|LPCOMP_ANADETECT_ANADETECT_Cross|macro|LPCOMP_ANADETECT_ANADETECT_Cross
DECL|LPCOMP_ANADETECT_ANADETECT_Down|macro|LPCOMP_ANADETECT_ANADETECT_Down
DECL|LPCOMP_ANADETECT_ANADETECT_Msk|macro|LPCOMP_ANADETECT_ANADETECT_Msk
DECL|LPCOMP_ANADETECT_ANADETECT_Pos|macro|LPCOMP_ANADETECT_ANADETECT_Pos
DECL|LPCOMP_ANADETECT_ANADETECT_Up|macro|LPCOMP_ANADETECT_ANADETECT_Up
DECL|LPCOMP_ENABLE_ENABLE_Disabled|macro|LPCOMP_ENABLE_ENABLE_Disabled
DECL|LPCOMP_ENABLE_ENABLE_Enabled|macro|LPCOMP_ENABLE_ENABLE_Enabled
DECL|LPCOMP_ENABLE_ENABLE_Msk|macro|LPCOMP_ENABLE_ENABLE_Msk
DECL|LPCOMP_ENABLE_ENABLE_Pos|macro|LPCOMP_ENABLE_ENABLE_Pos
DECL|LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0|macro|LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0
DECL|LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1|macro|LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1
DECL|LPCOMP_EXTREFSEL_EXTREFSEL_Msk|macro|LPCOMP_EXTREFSEL_EXTREFSEL_Msk
DECL|LPCOMP_EXTREFSEL_EXTREFSEL_Pos|macro|LPCOMP_EXTREFSEL_EXTREFSEL_Pos
DECL|LPCOMP_INTENCLR_CROSS_Clear|macro|LPCOMP_INTENCLR_CROSS_Clear
DECL|LPCOMP_INTENCLR_CROSS_Disabled|macro|LPCOMP_INTENCLR_CROSS_Disabled
DECL|LPCOMP_INTENCLR_CROSS_Enabled|macro|LPCOMP_INTENCLR_CROSS_Enabled
DECL|LPCOMP_INTENCLR_CROSS_Msk|macro|LPCOMP_INTENCLR_CROSS_Msk
DECL|LPCOMP_INTENCLR_CROSS_Pos|macro|LPCOMP_INTENCLR_CROSS_Pos
DECL|LPCOMP_INTENCLR_DOWN_Clear|macro|LPCOMP_INTENCLR_DOWN_Clear
DECL|LPCOMP_INTENCLR_DOWN_Disabled|macro|LPCOMP_INTENCLR_DOWN_Disabled
DECL|LPCOMP_INTENCLR_DOWN_Enabled|macro|LPCOMP_INTENCLR_DOWN_Enabled
DECL|LPCOMP_INTENCLR_DOWN_Msk|macro|LPCOMP_INTENCLR_DOWN_Msk
DECL|LPCOMP_INTENCLR_DOWN_Pos|macro|LPCOMP_INTENCLR_DOWN_Pos
DECL|LPCOMP_INTENCLR_READY_Clear|macro|LPCOMP_INTENCLR_READY_Clear
DECL|LPCOMP_INTENCLR_READY_Disabled|macro|LPCOMP_INTENCLR_READY_Disabled
DECL|LPCOMP_INTENCLR_READY_Enabled|macro|LPCOMP_INTENCLR_READY_Enabled
DECL|LPCOMP_INTENCLR_READY_Msk|macro|LPCOMP_INTENCLR_READY_Msk
DECL|LPCOMP_INTENCLR_READY_Pos|macro|LPCOMP_INTENCLR_READY_Pos
DECL|LPCOMP_INTENCLR_UP_Clear|macro|LPCOMP_INTENCLR_UP_Clear
DECL|LPCOMP_INTENCLR_UP_Disabled|macro|LPCOMP_INTENCLR_UP_Disabled
DECL|LPCOMP_INTENCLR_UP_Enabled|macro|LPCOMP_INTENCLR_UP_Enabled
DECL|LPCOMP_INTENCLR_UP_Msk|macro|LPCOMP_INTENCLR_UP_Msk
DECL|LPCOMP_INTENCLR_UP_Pos|macro|LPCOMP_INTENCLR_UP_Pos
DECL|LPCOMP_INTENSET_CROSS_Disabled|macro|LPCOMP_INTENSET_CROSS_Disabled
DECL|LPCOMP_INTENSET_CROSS_Enabled|macro|LPCOMP_INTENSET_CROSS_Enabled
DECL|LPCOMP_INTENSET_CROSS_Msk|macro|LPCOMP_INTENSET_CROSS_Msk
DECL|LPCOMP_INTENSET_CROSS_Pos|macro|LPCOMP_INTENSET_CROSS_Pos
DECL|LPCOMP_INTENSET_CROSS_Set|macro|LPCOMP_INTENSET_CROSS_Set
DECL|LPCOMP_INTENSET_DOWN_Disabled|macro|LPCOMP_INTENSET_DOWN_Disabled
DECL|LPCOMP_INTENSET_DOWN_Enabled|macro|LPCOMP_INTENSET_DOWN_Enabled
DECL|LPCOMP_INTENSET_DOWN_Msk|macro|LPCOMP_INTENSET_DOWN_Msk
DECL|LPCOMP_INTENSET_DOWN_Pos|macro|LPCOMP_INTENSET_DOWN_Pos
DECL|LPCOMP_INTENSET_DOWN_Set|macro|LPCOMP_INTENSET_DOWN_Set
DECL|LPCOMP_INTENSET_READY_Disabled|macro|LPCOMP_INTENSET_READY_Disabled
DECL|LPCOMP_INTENSET_READY_Enabled|macro|LPCOMP_INTENSET_READY_Enabled
DECL|LPCOMP_INTENSET_READY_Msk|macro|LPCOMP_INTENSET_READY_Msk
DECL|LPCOMP_INTENSET_READY_Pos|macro|LPCOMP_INTENSET_READY_Pos
DECL|LPCOMP_INTENSET_READY_Set|macro|LPCOMP_INTENSET_READY_Set
DECL|LPCOMP_INTENSET_UP_Disabled|macro|LPCOMP_INTENSET_UP_Disabled
DECL|LPCOMP_INTENSET_UP_Enabled|macro|LPCOMP_INTENSET_UP_Enabled
DECL|LPCOMP_INTENSET_UP_Msk|macro|LPCOMP_INTENSET_UP_Msk
DECL|LPCOMP_INTENSET_UP_Pos|macro|LPCOMP_INTENSET_UP_Pos
DECL|LPCOMP_INTENSET_UP_Set|macro|LPCOMP_INTENSET_UP_Set
DECL|LPCOMP_POWER_POWER_Disabled|macro|LPCOMP_POWER_POWER_Disabled
DECL|LPCOMP_POWER_POWER_Enabled|macro|LPCOMP_POWER_POWER_Enabled
DECL|LPCOMP_POWER_POWER_Msk|macro|LPCOMP_POWER_POWER_Msk
DECL|LPCOMP_POWER_POWER_Pos|macro|LPCOMP_POWER_POWER_Pos
DECL|LPCOMP_PSEL_PSEL_AnalogInput0|macro|LPCOMP_PSEL_PSEL_AnalogInput0
DECL|LPCOMP_PSEL_PSEL_AnalogInput1|macro|LPCOMP_PSEL_PSEL_AnalogInput1
DECL|LPCOMP_PSEL_PSEL_AnalogInput2|macro|LPCOMP_PSEL_PSEL_AnalogInput2
DECL|LPCOMP_PSEL_PSEL_AnalogInput3|macro|LPCOMP_PSEL_PSEL_AnalogInput3
DECL|LPCOMP_PSEL_PSEL_AnalogInput4|macro|LPCOMP_PSEL_PSEL_AnalogInput4
DECL|LPCOMP_PSEL_PSEL_AnalogInput5|macro|LPCOMP_PSEL_PSEL_AnalogInput5
DECL|LPCOMP_PSEL_PSEL_AnalogInput6|macro|LPCOMP_PSEL_PSEL_AnalogInput6
DECL|LPCOMP_PSEL_PSEL_AnalogInput7|macro|LPCOMP_PSEL_PSEL_AnalogInput7
DECL|LPCOMP_PSEL_PSEL_Msk|macro|LPCOMP_PSEL_PSEL_Msk
DECL|LPCOMP_PSEL_PSEL_Pos|macro|LPCOMP_PSEL_PSEL_Pos
DECL|LPCOMP_REFSEL_REFSEL_ARef|macro|LPCOMP_REFSEL_REFSEL_ARef
DECL|LPCOMP_REFSEL_REFSEL_Msk|macro|LPCOMP_REFSEL_REFSEL_Msk
DECL|LPCOMP_REFSEL_REFSEL_Pos|macro|LPCOMP_REFSEL_REFSEL_Pos
DECL|LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling
DECL|LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling|macro|LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling
DECL|LPCOMP_RESULT_RESULT_Above|macro|LPCOMP_RESULT_RESULT_Above
DECL|LPCOMP_RESULT_RESULT_Bellow|macro|LPCOMP_RESULT_RESULT_Bellow
DECL|LPCOMP_RESULT_RESULT_Msk|macro|LPCOMP_RESULT_RESULT_Msk
DECL|LPCOMP_RESULT_RESULT_Pos|macro|LPCOMP_RESULT_RESULT_Pos
DECL|LPCOMP_SHORTS_CROSS_STOP_Disabled|macro|LPCOMP_SHORTS_CROSS_STOP_Disabled
DECL|LPCOMP_SHORTS_CROSS_STOP_Enabled|macro|LPCOMP_SHORTS_CROSS_STOP_Enabled
DECL|LPCOMP_SHORTS_CROSS_STOP_Msk|macro|LPCOMP_SHORTS_CROSS_STOP_Msk
DECL|LPCOMP_SHORTS_CROSS_STOP_Pos|macro|LPCOMP_SHORTS_CROSS_STOP_Pos
DECL|LPCOMP_SHORTS_DOWN_STOP_Disabled|macro|LPCOMP_SHORTS_DOWN_STOP_Disabled
DECL|LPCOMP_SHORTS_DOWN_STOP_Enabled|macro|LPCOMP_SHORTS_DOWN_STOP_Enabled
DECL|LPCOMP_SHORTS_DOWN_STOP_Msk|macro|LPCOMP_SHORTS_DOWN_STOP_Msk
DECL|LPCOMP_SHORTS_DOWN_STOP_Pos|macro|LPCOMP_SHORTS_DOWN_STOP_Pos
DECL|LPCOMP_SHORTS_READY_SAMPLE_Disabled|macro|LPCOMP_SHORTS_READY_SAMPLE_Disabled
DECL|LPCOMP_SHORTS_READY_SAMPLE_Enabled|macro|LPCOMP_SHORTS_READY_SAMPLE_Enabled
DECL|LPCOMP_SHORTS_READY_SAMPLE_Msk|macro|LPCOMP_SHORTS_READY_SAMPLE_Msk
DECL|LPCOMP_SHORTS_READY_SAMPLE_Pos|macro|LPCOMP_SHORTS_READY_SAMPLE_Pos
DECL|LPCOMP_SHORTS_READY_STOP_Disabled|macro|LPCOMP_SHORTS_READY_STOP_Disabled
DECL|LPCOMP_SHORTS_READY_STOP_Enabled|macro|LPCOMP_SHORTS_READY_STOP_Enabled
DECL|LPCOMP_SHORTS_READY_STOP_Msk|macro|LPCOMP_SHORTS_READY_STOP_Msk
DECL|LPCOMP_SHORTS_READY_STOP_Pos|macro|LPCOMP_SHORTS_READY_STOP_Pos
DECL|LPCOMP_SHORTS_UP_STOP_Disabled|macro|LPCOMP_SHORTS_UP_STOP_Disabled
DECL|LPCOMP_SHORTS_UP_STOP_Enabled|macro|LPCOMP_SHORTS_UP_STOP_Enabled
DECL|LPCOMP_SHORTS_UP_STOP_Msk|macro|LPCOMP_SHORTS_UP_STOP_Msk
DECL|LPCOMP_SHORTS_UP_STOP_Pos|macro|LPCOMP_SHORTS_UP_STOP_Pos
DECL|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled|macro|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled
DECL|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled|macro|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled
DECL|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk|macro|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk
DECL|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos|macro|MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
DECL|MPU_PERR0_ADC_InRegion0|macro|MPU_PERR0_ADC_InRegion0
DECL|MPU_PERR0_ADC_InRegion1|macro|MPU_PERR0_ADC_InRegion1
DECL|MPU_PERR0_ADC_Msk|macro|MPU_PERR0_ADC_Msk
DECL|MPU_PERR0_ADC_Pos|macro|MPU_PERR0_ADC_Pos
DECL|MPU_PERR0_CCM_AAR_InRegion0|macro|MPU_PERR0_CCM_AAR_InRegion0
DECL|MPU_PERR0_CCM_AAR_InRegion1|macro|MPU_PERR0_CCM_AAR_InRegion1
DECL|MPU_PERR0_CCM_AAR_Msk|macro|MPU_PERR0_CCM_AAR_Msk
DECL|MPU_PERR0_CCM_AAR_Pos|macro|MPU_PERR0_CCM_AAR_Pos
DECL|MPU_PERR0_ECB_InRegion0|macro|MPU_PERR0_ECB_InRegion0
DECL|MPU_PERR0_ECB_InRegion1|macro|MPU_PERR0_ECB_InRegion1
DECL|MPU_PERR0_ECB_Msk|macro|MPU_PERR0_ECB_Msk
DECL|MPU_PERR0_ECB_Pos|macro|MPU_PERR0_ECB_Pos
DECL|MPU_PERR0_GPIOTE_InRegion0|macro|MPU_PERR0_GPIOTE_InRegion0
DECL|MPU_PERR0_GPIOTE_InRegion1|macro|MPU_PERR0_GPIOTE_InRegion1
DECL|MPU_PERR0_GPIOTE_Msk|macro|MPU_PERR0_GPIOTE_Msk
DECL|MPU_PERR0_GPIOTE_Pos|macro|MPU_PERR0_GPIOTE_Pos
DECL|MPU_PERR0_LPCOMP_InRegion0|macro|MPU_PERR0_LPCOMP_InRegion0
DECL|MPU_PERR0_LPCOMP_InRegion1|macro|MPU_PERR0_LPCOMP_InRegion1
DECL|MPU_PERR0_LPCOMP_Msk|macro|MPU_PERR0_LPCOMP_Msk
DECL|MPU_PERR0_LPCOMP_Pos|macro|MPU_PERR0_LPCOMP_Pos
DECL|MPU_PERR0_NVMC_InRegion0|macro|MPU_PERR0_NVMC_InRegion0
DECL|MPU_PERR0_NVMC_InRegion1|macro|MPU_PERR0_NVMC_InRegion1
DECL|MPU_PERR0_NVMC_Msk|macro|MPU_PERR0_NVMC_Msk
DECL|MPU_PERR0_NVMC_Pos|macro|MPU_PERR0_NVMC_Pos
DECL|MPU_PERR0_POWER_CLOCK_InRegion0|macro|MPU_PERR0_POWER_CLOCK_InRegion0
DECL|MPU_PERR0_POWER_CLOCK_InRegion1|macro|MPU_PERR0_POWER_CLOCK_InRegion1
DECL|MPU_PERR0_POWER_CLOCK_Msk|macro|MPU_PERR0_POWER_CLOCK_Msk
DECL|MPU_PERR0_POWER_CLOCK_Pos|macro|MPU_PERR0_POWER_CLOCK_Pos
DECL|MPU_PERR0_PPI_InRegion0|macro|MPU_PERR0_PPI_InRegion0
DECL|MPU_PERR0_PPI_InRegion1|macro|MPU_PERR0_PPI_InRegion1
DECL|MPU_PERR0_PPI_Msk|macro|MPU_PERR0_PPI_Msk
DECL|MPU_PERR0_PPI_Pos|macro|MPU_PERR0_PPI_Pos
DECL|MPU_PERR0_QDEC_InRegion0|macro|MPU_PERR0_QDEC_InRegion0
DECL|MPU_PERR0_QDEC_InRegion1|macro|MPU_PERR0_QDEC_InRegion1
DECL|MPU_PERR0_QDEC_Msk|macro|MPU_PERR0_QDEC_Msk
DECL|MPU_PERR0_QDEC_Pos|macro|MPU_PERR0_QDEC_Pos
DECL|MPU_PERR0_RADIO_InRegion0|macro|MPU_PERR0_RADIO_InRegion0
DECL|MPU_PERR0_RADIO_InRegion1|macro|MPU_PERR0_RADIO_InRegion1
DECL|MPU_PERR0_RADIO_Msk|macro|MPU_PERR0_RADIO_Msk
DECL|MPU_PERR0_RADIO_Pos|macro|MPU_PERR0_RADIO_Pos
DECL|MPU_PERR0_RNG_InRegion0|macro|MPU_PERR0_RNG_InRegion0
DECL|MPU_PERR0_RNG_InRegion1|macro|MPU_PERR0_RNG_InRegion1
DECL|MPU_PERR0_RNG_Msk|macro|MPU_PERR0_RNG_Msk
DECL|MPU_PERR0_RNG_Pos|macro|MPU_PERR0_RNG_Pos
DECL|MPU_PERR0_RTC0_InRegion0|macro|MPU_PERR0_RTC0_InRegion0
DECL|MPU_PERR0_RTC0_InRegion1|macro|MPU_PERR0_RTC0_InRegion1
DECL|MPU_PERR0_RTC0_Msk|macro|MPU_PERR0_RTC0_Msk
DECL|MPU_PERR0_RTC0_Pos|macro|MPU_PERR0_RTC0_Pos
DECL|MPU_PERR0_RTC1_InRegion0|macro|MPU_PERR0_RTC1_InRegion0
DECL|MPU_PERR0_RTC1_InRegion1|macro|MPU_PERR0_RTC1_InRegion1
DECL|MPU_PERR0_RTC1_Msk|macro|MPU_PERR0_RTC1_Msk
DECL|MPU_PERR0_RTC1_Pos|macro|MPU_PERR0_RTC1_Pos
DECL|MPU_PERR0_SPI0_TWI0_InRegion0|macro|MPU_PERR0_SPI0_TWI0_InRegion0
DECL|MPU_PERR0_SPI0_TWI0_InRegion1|macro|MPU_PERR0_SPI0_TWI0_InRegion1
DECL|MPU_PERR0_SPI0_TWI0_Msk|macro|MPU_PERR0_SPI0_TWI0_Msk
DECL|MPU_PERR0_SPI0_TWI0_Pos|macro|MPU_PERR0_SPI0_TWI0_Pos
DECL|MPU_PERR0_SPI1_TWI1_InRegion0|macro|MPU_PERR0_SPI1_TWI1_InRegion0
DECL|MPU_PERR0_SPI1_TWI1_InRegion1|macro|MPU_PERR0_SPI1_TWI1_InRegion1
DECL|MPU_PERR0_SPI1_TWI1_Msk|macro|MPU_PERR0_SPI1_TWI1_Msk
DECL|MPU_PERR0_SPI1_TWI1_Pos|macro|MPU_PERR0_SPI1_TWI1_Pos
DECL|MPU_PERR0_TEMP_InRegion0|macro|MPU_PERR0_TEMP_InRegion0
DECL|MPU_PERR0_TEMP_InRegion1|macro|MPU_PERR0_TEMP_InRegion1
DECL|MPU_PERR0_TEMP_Msk|macro|MPU_PERR0_TEMP_Msk
DECL|MPU_PERR0_TEMP_Pos|macro|MPU_PERR0_TEMP_Pos
DECL|MPU_PERR0_TIMER0_InRegion0|macro|MPU_PERR0_TIMER0_InRegion0
DECL|MPU_PERR0_TIMER0_InRegion1|macro|MPU_PERR0_TIMER0_InRegion1
DECL|MPU_PERR0_TIMER0_Msk|macro|MPU_PERR0_TIMER0_Msk
DECL|MPU_PERR0_TIMER0_Pos|macro|MPU_PERR0_TIMER0_Pos
DECL|MPU_PERR0_TIMER1_InRegion0|macro|MPU_PERR0_TIMER1_InRegion0
DECL|MPU_PERR0_TIMER1_InRegion1|macro|MPU_PERR0_TIMER1_InRegion1
DECL|MPU_PERR0_TIMER1_Msk|macro|MPU_PERR0_TIMER1_Msk
DECL|MPU_PERR0_TIMER1_Pos|macro|MPU_PERR0_TIMER1_Pos
DECL|MPU_PERR0_TIMER2_InRegion0|macro|MPU_PERR0_TIMER2_InRegion0
DECL|MPU_PERR0_TIMER2_InRegion1|macro|MPU_PERR0_TIMER2_InRegion1
DECL|MPU_PERR0_TIMER2_Msk|macro|MPU_PERR0_TIMER2_Msk
DECL|MPU_PERR0_TIMER2_Pos|macro|MPU_PERR0_TIMER2_Pos
DECL|MPU_PERR0_UART0_InRegion0|macro|MPU_PERR0_UART0_InRegion0
DECL|MPU_PERR0_UART0_InRegion1|macro|MPU_PERR0_UART0_InRegion1
DECL|MPU_PERR0_UART0_Msk|macro|MPU_PERR0_UART0_Msk
DECL|MPU_PERR0_UART0_Pos|macro|MPU_PERR0_UART0_Pos
DECL|MPU_PERR0_WDT_InRegion0|macro|MPU_PERR0_WDT_InRegion0
DECL|MPU_PERR0_WDT_InRegion1|macro|MPU_PERR0_WDT_InRegion1
DECL|MPU_PERR0_WDT_Msk|macro|MPU_PERR0_WDT_Msk
DECL|MPU_PERR0_WDT_Pos|macro|MPU_PERR0_WDT_Pos
DECL|MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k|macro|MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k
DECL|MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk|macro|MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk
DECL|MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos|macro|MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
DECL|MPU_PROTENSET0_PROTREG0_Disabled|macro|MPU_PROTENSET0_PROTREG0_Disabled
DECL|MPU_PROTENSET0_PROTREG0_Enabled|macro|MPU_PROTENSET0_PROTREG0_Enabled
DECL|MPU_PROTENSET0_PROTREG0_Msk|macro|MPU_PROTENSET0_PROTREG0_Msk
DECL|MPU_PROTENSET0_PROTREG0_Pos|macro|MPU_PROTENSET0_PROTREG0_Pos
DECL|MPU_PROTENSET0_PROTREG0_Set|macro|MPU_PROTENSET0_PROTREG0_Set
DECL|MPU_PROTENSET0_PROTREG10_Disabled|macro|MPU_PROTENSET0_PROTREG10_Disabled
DECL|MPU_PROTENSET0_PROTREG10_Enabled|macro|MPU_PROTENSET0_PROTREG10_Enabled
DECL|MPU_PROTENSET0_PROTREG10_Msk|macro|MPU_PROTENSET0_PROTREG10_Msk
DECL|MPU_PROTENSET0_PROTREG10_Pos|macro|MPU_PROTENSET0_PROTREG10_Pos
DECL|MPU_PROTENSET0_PROTREG10_Set|macro|MPU_PROTENSET0_PROTREG10_Set
DECL|MPU_PROTENSET0_PROTREG11_Disabled|macro|MPU_PROTENSET0_PROTREG11_Disabled
DECL|MPU_PROTENSET0_PROTREG11_Enabled|macro|MPU_PROTENSET0_PROTREG11_Enabled
DECL|MPU_PROTENSET0_PROTREG11_Msk|macro|MPU_PROTENSET0_PROTREG11_Msk
DECL|MPU_PROTENSET0_PROTREG11_Pos|macro|MPU_PROTENSET0_PROTREG11_Pos
DECL|MPU_PROTENSET0_PROTREG11_Set|macro|MPU_PROTENSET0_PROTREG11_Set
DECL|MPU_PROTENSET0_PROTREG12_Disabled|macro|MPU_PROTENSET0_PROTREG12_Disabled
DECL|MPU_PROTENSET0_PROTREG12_Enabled|macro|MPU_PROTENSET0_PROTREG12_Enabled
DECL|MPU_PROTENSET0_PROTREG12_Msk|macro|MPU_PROTENSET0_PROTREG12_Msk
DECL|MPU_PROTENSET0_PROTREG12_Pos|macro|MPU_PROTENSET0_PROTREG12_Pos
DECL|MPU_PROTENSET0_PROTREG12_Set|macro|MPU_PROTENSET0_PROTREG12_Set
DECL|MPU_PROTENSET0_PROTREG13_Disabled|macro|MPU_PROTENSET0_PROTREG13_Disabled
DECL|MPU_PROTENSET0_PROTREG13_Enabled|macro|MPU_PROTENSET0_PROTREG13_Enabled
DECL|MPU_PROTENSET0_PROTREG13_Msk|macro|MPU_PROTENSET0_PROTREG13_Msk
DECL|MPU_PROTENSET0_PROTREG13_Pos|macro|MPU_PROTENSET0_PROTREG13_Pos
DECL|MPU_PROTENSET0_PROTREG13_Set|macro|MPU_PROTENSET0_PROTREG13_Set
DECL|MPU_PROTENSET0_PROTREG14_Disabled|macro|MPU_PROTENSET0_PROTREG14_Disabled
DECL|MPU_PROTENSET0_PROTREG14_Enabled|macro|MPU_PROTENSET0_PROTREG14_Enabled
DECL|MPU_PROTENSET0_PROTREG14_Msk|macro|MPU_PROTENSET0_PROTREG14_Msk
DECL|MPU_PROTENSET0_PROTREG14_Pos|macro|MPU_PROTENSET0_PROTREG14_Pos
DECL|MPU_PROTENSET0_PROTREG14_Set|macro|MPU_PROTENSET0_PROTREG14_Set
DECL|MPU_PROTENSET0_PROTREG15_Disabled|macro|MPU_PROTENSET0_PROTREG15_Disabled
DECL|MPU_PROTENSET0_PROTREG15_Enabled|macro|MPU_PROTENSET0_PROTREG15_Enabled
DECL|MPU_PROTENSET0_PROTREG15_Msk|macro|MPU_PROTENSET0_PROTREG15_Msk
DECL|MPU_PROTENSET0_PROTREG15_Pos|macro|MPU_PROTENSET0_PROTREG15_Pos
DECL|MPU_PROTENSET0_PROTREG15_Set|macro|MPU_PROTENSET0_PROTREG15_Set
DECL|MPU_PROTENSET0_PROTREG16_Disabled|macro|MPU_PROTENSET0_PROTREG16_Disabled
DECL|MPU_PROTENSET0_PROTREG16_Enabled|macro|MPU_PROTENSET0_PROTREG16_Enabled
DECL|MPU_PROTENSET0_PROTREG16_Msk|macro|MPU_PROTENSET0_PROTREG16_Msk
DECL|MPU_PROTENSET0_PROTREG16_Pos|macro|MPU_PROTENSET0_PROTREG16_Pos
DECL|MPU_PROTENSET0_PROTREG16_Set|macro|MPU_PROTENSET0_PROTREG16_Set
DECL|MPU_PROTENSET0_PROTREG17_Disabled|macro|MPU_PROTENSET0_PROTREG17_Disabled
DECL|MPU_PROTENSET0_PROTREG17_Enabled|macro|MPU_PROTENSET0_PROTREG17_Enabled
DECL|MPU_PROTENSET0_PROTREG17_Msk|macro|MPU_PROTENSET0_PROTREG17_Msk
DECL|MPU_PROTENSET0_PROTREG17_Pos|macro|MPU_PROTENSET0_PROTREG17_Pos
DECL|MPU_PROTENSET0_PROTREG17_Set|macro|MPU_PROTENSET0_PROTREG17_Set
DECL|MPU_PROTENSET0_PROTREG18_Disabled|macro|MPU_PROTENSET0_PROTREG18_Disabled
DECL|MPU_PROTENSET0_PROTREG18_Enabled|macro|MPU_PROTENSET0_PROTREG18_Enabled
DECL|MPU_PROTENSET0_PROTREG18_Msk|macro|MPU_PROTENSET0_PROTREG18_Msk
DECL|MPU_PROTENSET0_PROTREG18_Pos|macro|MPU_PROTENSET0_PROTREG18_Pos
DECL|MPU_PROTENSET0_PROTREG18_Set|macro|MPU_PROTENSET0_PROTREG18_Set
DECL|MPU_PROTENSET0_PROTREG19_Disabled|macro|MPU_PROTENSET0_PROTREG19_Disabled
DECL|MPU_PROTENSET0_PROTREG19_Enabled|macro|MPU_PROTENSET0_PROTREG19_Enabled
DECL|MPU_PROTENSET0_PROTREG19_Msk|macro|MPU_PROTENSET0_PROTREG19_Msk
DECL|MPU_PROTENSET0_PROTREG19_Pos|macro|MPU_PROTENSET0_PROTREG19_Pos
DECL|MPU_PROTENSET0_PROTREG19_Set|macro|MPU_PROTENSET0_PROTREG19_Set
DECL|MPU_PROTENSET0_PROTREG1_Disabled|macro|MPU_PROTENSET0_PROTREG1_Disabled
DECL|MPU_PROTENSET0_PROTREG1_Enabled|macro|MPU_PROTENSET0_PROTREG1_Enabled
DECL|MPU_PROTENSET0_PROTREG1_Msk|macro|MPU_PROTENSET0_PROTREG1_Msk
DECL|MPU_PROTENSET0_PROTREG1_Pos|macro|MPU_PROTENSET0_PROTREG1_Pos
DECL|MPU_PROTENSET0_PROTREG1_Set|macro|MPU_PROTENSET0_PROTREG1_Set
DECL|MPU_PROTENSET0_PROTREG20_Disabled|macro|MPU_PROTENSET0_PROTREG20_Disabled
DECL|MPU_PROTENSET0_PROTREG20_Enabled|macro|MPU_PROTENSET0_PROTREG20_Enabled
DECL|MPU_PROTENSET0_PROTREG20_Msk|macro|MPU_PROTENSET0_PROTREG20_Msk
DECL|MPU_PROTENSET0_PROTREG20_Pos|macro|MPU_PROTENSET0_PROTREG20_Pos
DECL|MPU_PROTENSET0_PROTREG20_Set|macro|MPU_PROTENSET0_PROTREG20_Set
DECL|MPU_PROTENSET0_PROTREG21_Disabled|macro|MPU_PROTENSET0_PROTREG21_Disabled
DECL|MPU_PROTENSET0_PROTREG21_Enabled|macro|MPU_PROTENSET0_PROTREG21_Enabled
DECL|MPU_PROTENSET0_PROTREG21_Msk|macro|MPU_PROTENSET0_PROTREG21_Msk
DECL|MPU_PROTENSET0_PROTREG21_Pos|macro|MPU_PROTENSET0_PROTREG21_Pos
DECL|MPU_PROTENSET0_PROTREG21_Set|macro|MPU_PROTENSET0_PROTREG21_Set
DECL|MPU_PROTENSET0_PROTREG22_Disabled|macro|MPU_PROTENSET0_PROTREG22_Disabled
DECL|MPU_PROTENSET0_PROTREG22_Enabled|macro|MPU_PROTENSET0_PROTREG22_Enabled
DECL|MPU_PROTENSET0_PROTREG22_Msk|macro|MPU_PROTENSET0_PROTREG22_Msk
DECL|MPU_PROTENSET0_PROTREG22_Pos|macro|MPU_PROTENSET0_PROTREG22_Pos
DECL|MPU_PROTENSET0_PROTREG22_Set|macro|MPU_PROTENSET0_PROTREG22_Set
DECL|MPU_PROTENSET0_PROTREG23_Disabled|macro|MPU_PROTENSET0_PROTREG23_Disabled
DECL|MPU_PROTENSET0_PROTREG23_Enabled|macro|MPU_PROTENSET0_PROTREG23_Enabled
DECL|MPU_PROTENSET0_PROTREG23_Msk|macro|MPU_PROTENSET0_PROTREG23_Msk
DECL|MPU_PROTENSET0_PROTREG23_Pos|macro|MPU_PROTENSET0_PROTREG23_Pos
DECL|MPU_PROTENSET0_PROTREG23_Set|macro|MPU_PROTENSET0_PROTREG23_Set
DECL|MPU_PROTENSET0_PROTREG24_Disabled|macro|MPU_PROTENSET0_PROTREG24_Disabled
DECL|MPU_PROTENSET0_PROTREG24_Enabled|macro|MPU_PROTENSET0_PROTREG24_Enabled
DECL|MPU_PROTENSET0_PROTREG24_Msk|macro|MPU_PROTENSET0_PROTREG24_Msk
DECL|MPU_PROTENSET0_PROTREG24_Pos|macro|MPU_PROTENSET0_PROTREG24_Pos
DECL|MPU_PROTENSET0_PROTREG24_Set|macro|MPU_PROTENSET0_PROTREG24_Set
DECL|MPU_PROTENSET0_PROTREG25_Disabled|macro|MPU_PROTENSET0_PROTREG25_Disabled
DECL|MPU_PROTENSET0_PROTREG25_Enabled|macro|MPU_PROTENSET0_PROTREG25_Enabled
DECL|MPU_PROTENSET0_PROTREG25_Msk|macro|MPU_PROTENSET0_PROTREG25_Msk
DECL|MPU_PROTENSET0_PROTREG25_Pos|macro|MPU_PROTENSET0_PROTREG25_Pos
DECL|MPU_PROTENSET0_PROTREG25_Set|macro|MPU_PROTENSET0_PROTREG25_Set
DECL|MPU_PROTENSET0_PROTREG26_Disabled|macro|MPU_PROTENSET0_PROTREG26_Disabled
DECL|MPU_PROTENSET0_PROTREG26_Enabled|macro|MPU_PROTENSET0_PROTREG26_Enabled
DECL|MPU_PROTENSET0_PROTREG26_Msk|macro|MPU_PROTENSET0_PROTREG26_Msk
DECL|MPU_PROTENSET0_PROTREG26_Pos|macro|MPU_PROTENSET0_PROTREG26_Pos
DECL|MPU_PROTENSET0_PROTREG26_Set|macro|MPU_PROTENSET0_PROTREG26_Set
DECL|MPU_PROTENSET0_PROTREG27_Disabled|macro|MPU_PROTENSET0_PROTREG27_Disabled
DECL|MPU_PROTENSET0_PROTREG27_Enabled|macro|MPU_PROTENSET0_PROTREG27_Enabled
DECL|MPU_PROTENSET0_PROTREG27_Msk|macro|MPU_PROTENSET0_PROTREG27_Msk
DECL|MPU_PROTENSET0_PROTREG27_Pos|macro|MPU_PROTENSET0_PROTREG27_Pos
DECL|MPU_PROTENSET0_PROTREG27_Set|macro|MPU_PROTENSET0_PROTREG27_Set
DECL|MPU_PROTENSET0_PROTREG28_Disabled|macro|MPU_PROTENSET0_PROTREG28_Disabled
DECL|MPU_PROTENSET0_PROTREG28_Enabled|macro|MPU_PROTENSET0_PROTREG28_Enabled
DECL|MPU_PROTENSET0_PROTREG28_Msk|macro|MPU_PROTENSET0_PROTREG28_Msk
DECL|MPU_PROTENSET0_PROTREG28_Pos|macro|MPU_PROTENSET0_PROTREG28_Pos
DECL|MPU_PROTENSET0_PROTREG28_Set|macro|MPU_PROTENSET0_PROTREG28_Set
DECL|MPU_PROTENSET0_PROTREG29_Disabled|macro|MPU_PROTENSET0_PROTREG29_Disabled
DECL|MPU_PROTENSET0_PROTREG29_Enabled|macro|MPU_PROTENSET0_PROTREG29_Enabled
DECL|MPU_PROTENSET0_PROTREG29_Msk|macro|MPU_PROTENSET0_PROTREG29_Msk
DECL|MPU_PROTENSET0_PROTREG29_Pos|macro|MPU_PROTENSET0_PROTREG29_Pos
DECL|MPU_PROTENSET0_PROTREG29_Set|macro|MPU_PROTENSET0_PROTREG29_Set
DECL|MPU_PROTENSET0_PROTREG2_Disabled|macro|MPU_PROTENSET0_PROTREG2_Disabled
DECL|MPU_PROTENSET0_PROTREG2_Enabled|macro|MPU_PROTENSET0_PROTREG2_Enabled
DECL|MPU_PROTENSET0_PROTREG2_Msk|macro|MPU_PROTENSET0_PROTREG2_Msk
DECL|MPU_PROTENSET0_PROTREG2_Pos|macro|MPU_PROTENSET0_PROTREG2_Pos
DECL|MPU_PROTENSET0_PROTREG2_Set|macro|MPU_PROTENSET0_PROTREG2_Set
DECL|MPU_PROTENSET0_PROTREG30_Disabled|macro|MPU_PROTENSET0_PROTREG30_Disabled
DECL|MPU_PROTENSET0_PROTREG30_Enabled|macro|MPU_PROTENSET0_PROTREG30_Enabled
DECL|MPU_PROTENSET0_PROTREG30_Msk|macro|MPU_PROTENSET0_PROTREG30_Msk
DECL|MPU_PROTENSET0_PROTREG30_Pos|macro|MPU_PROTENSET0_PROTREG30_Pos
DECL|MPU_PROTENSET0_PROTREG30_Set|macro|MPU_PROTENSET0_PROTREG30_Set
DECL|MPU_PROTENSET0_PROTREG31_Disabled|macro|MPU_PROTENSET0_PROTREG31_Disabled
DECL|MPU_PROTENSET0_PROTREG31_Enabled|macro|MPU_PROTENSET0_PROTREG31_Enabled
DECL|MPU_PROTENSET0_PROTREG31_Msk|macro|MPU_PROTENSET0_PROTREG31_Msk
DECL|MPU_PROTENSET0_PROTREG31_Pos|macro|MPU_PROTENSET0_PROTREG31_Pos
DECL|MPU_PROTENSET0_PROTREG31_Set|macro|MPU_PROTENSET0_PROTREG31_Set
DECL|MPU_PROTENSET0_PROTREG3_Disabled|macro|MPU_PROTENSET0_PROTREG3_Disabled
DECL|MPU_PROTENSET0_PROTREG3_Enabled|macro|MPU_PROTENSET0_PROTREG3_Enabled
DECL|MPU_PROTENSET0_PROTREG3_Msk|macro|MPU_PROTENSET0_PROTREG3_Msk
DECL|MPU_PROTENSET0_PROTREG3_Pos|macro|MPU_PROTENSET0_PROTREG3_Pos
DECL|MPU_PROTENSET0_PROTREG3_Set|macro|MPU_PROTENSET0_PROTREG3_Set
DECL|MPU_PROTENSET0_PROTREG4_Disabled|macro|MPU_PROTENSET0_PROTREG4_Disabled
DECL|MPU_PROTENSET0_PROTREG4_Enabled|macro|MPU_PROTENSET0_PROTREG4_Enabled
DECL|MPU_PROTENSET0_PROTREG4_Msk|macro|MPU_PROTENSET0_PROTREG4_Msk
DECL|MPU_PROTENSET0_PROTREG4_Pos|macro|MPU_PROTENSET0_PROTREG4_Pos
DECL|MPU_PROTENSET0_PROTREG4_Set|macro|MPU_PROTENSET0_PROTREG4_Set
DECL|MPU_PROTENSET0_PROTREG5_Disabled|macro|MPU_PROTENSET0_PROTREG5_Disabled
DECL|MPU_PROTENSET0_PROTREG5_Enabled|macro|MPU_PROTENSET0_PROTREG5_Enabled
DECL|MPU_PROTENSET0_PROTREG5_Msk|macro|MPU_PROTENSET0_PROTREG5_Msk
DECL|MPU_PROTENSET0_PROTREG5_Pos|macro|MPU_PROTENSET0_PROTREG5_Pos
DECL|MPU_PROTENSET0_PROTREG5_Set|macro|MPU_PROTENSET0_PROTREG5_Set
DECL|MPU_PROTENSET0_PROTREG6_Disabled|macro|MPU_PROTENSET0_PROTREG6_Disabled
DECL|MPU_PROTENSET0_PROTREG6_Enabled|macro|MPU_PROTENSET0_PROTREG6_Enabled
DECL|MPU_PROTENSET0_PROTREG6_Msk|macro|MPU_PROTENSET0_PROTREG6_Msk
DECL|MPU_PROTENSET0_PROTREG6_Pos|macro|MPU_PROTENSET0_PROTREG6_Pos
DECL|MPU_PROTENSET0_PROTREG6_Set|macro|MPU_PROTENSET0_PROTREG6_Set
DECL|MPU_PROTENSET0_PROTREG7_Disabled|macro|MPU_PROTENSET0_PROTREG7_Disabled
DECL|MPU_PROTENSET0_PROTREG7_Enabled|macro|MPU_PROTENSET0_PROTREG7_Enabled
DECL|MPU_PROTENSET0_PROTREG7_Msk|macro|MPU_PROTENSET0_PROTREG7_Msk
DECL|MPU_PROTENSET0_PROTREG7_Pos|macro|MPU_PROTENSET0_PROTREG7_Pos
DECL|MPU_PROTENSET0_PROTREG7_Set|macro|MPU_PROTENSET0_PROTREG7_Set
DECL|MPU_PROTENSET0_PROTREG8_Disabled|macro|MPU_PROTENSET0_PROTREG8_Disabled
DECL|MPU_PROTENSET0_PROTREG8_Enabled|macro|MPU_PROTENSET0_PROTREG8_Enabled
DECL|MPU_PROTENSET0_PROTREG8_Msk|macro|MPU_PROTENSET0_PROTREG8_Msk
DECL|MPU_PROTENSET0_PROTREG8_Pos|macro|MPU_PROTENSET0_PROTREG8_Pos
DECL|MPU_PROTENSET0_PROTREG8_Set|macro|MPU_PROTENSET0_PROTREG8_Set
DECL|MPU_PROTENSET0_PROTREG9_Disabled|macro|MPU_PROTENSET0_PROTREG9_Disabled
DECL|MPU_PROTENSET0_PROTREG9_Enabled|macro|MPU_PROTENSET0_PROTREG9_Enabled
DECL|MPU_PROTENSET0_PROTREG9_Msk|macro|MPU_PROTENSET0_PROTREG9_Msk
DECL|MPU_PROTENSET0_PROTREG9_Pos|macro|MPU_PROTENSET0_PROTREG9_Pos
DECL|MPU_PROTENSET0_PROTREG9_Set|macro|MPU_PROTENSET0_PROTREG9_Set
DECL|MPU_PROTENSET1_PROTREG32_Disabled|macro|MPU_PROTENSET1_PROTREG32_Disabled
DECL|MPU_PROTENSET1_PROTREG32_Enabled|macro|MPU_PROTENSET1_PROTREG32_Enabled
DECL|MPU_PROTENSET1_PROTREG32_Msk|macro|MPU_PROTENSET1_PROTREG32_Msk
DECL|MPU_PROTENSET1_PROTREG32_Pos|macro|MPU_PROTENSET1_PROTREG32_Pos
DECL|MPU_PROTENSET1_PROTREG32_Set|macro|MPU_PROTENSET1_PROTREG32_Set
DECL|MPU_PROTENSET1_PROTREG33_Disabled|macro|MPU_PROTENSET1_PROTREG33_Disabled
DECL|MPU_PROTENSET1_PROTREG33_Enabled|macro|MPU_PROTENSET1_PROTREG33_Enabled
DECL|MPU_PROTENSET1_PROTREG33_Msk|macro|MPU_PROTENSET1_PROTREG33_Msk
DECL|MPU_PROTENSET1_PROTREG33_Pos|macro|MPU_PROTENSET1_PROTREG33_Pos
DECL|MPU_PROTENSET1_PROTREG33_Set|macro|MPU_PROTENSET1_PROTREG33_Set
DECL|MPU_PROTENSET1_PROTREG34_Disabled|macro|MPU_PROTENSET1_PROTREG34_Disabled
DECL|MPU_PROTENSET1_PROTREG34_Enabled|macro|MPU_PROTENSET1_PROTREG34_Enabled
DECL|MPU_PROTENSET1_PROTREG34_Msk|macro|MPU_PROTENSET1_PROTREG34_Msk
DECL|MPU_PROTENSET1_PROTREG34_Pos|macro|MPU_PROTENSET1_PROTREG34_Pos
DECL|MPU_PROTENSET1_PROTREG34_Set|macro|MPU_PROTENSET1_PROTREG34_Set
DECL|MPU_PROTENSET1_PROTREG35_Disabled|macro|MPU_PROTENSET1_PROTREG35_Disabled
DECL|MPU_PROTENSET1_PROTREG35_Enabled|macro|MPU_PROTENSET1_PROTREG35_Enabled
DECL|MPU_PROTENSET1_PROTREG35_Msk|macro|MPU_PROTENSET1_PROTREG35_Msk
DECL|MPU_PROTENSET1_PROTREG35_Pos|macro|MPU_PROTENSET1_PROTREG35_Pos
DECL|MPU_PROTENSET1_PROTREG35_Set|macro|MPU_PROTENSET1_PROTREG35_Set
DECL|MPU_PROTENSET1_PROTREG36_Disabled|macro|MPU_PROTENSET1_PROTREG36_Disabled
DECL|MPU_PROTENSET1_PROTREG36_Enabled|macro|MPU_PROTENSET1_PROTREG36_Enabled
DECL|MPU_PROTENSET1_PROTREG36_Msk|macro|MPU_PROTENSET1_PROTREG36_Msk
DECL|MPU_PROTENSET1_PROTREG36_Pos|macro|MPU_PROTENSET1_PROTREG36_Pos
DECL|MPU_PROTENSET1_PROTREG36_Set|macro|MPU_PROTENSET1_PROTREG36_Set
DECL|MPU_PROTENSET1_PROTREG37_Disabled|macro|MPU_PROTENSET1_PROTREG37_Disabled
DECL|MPU_PROTENSET1_PROTREG37_Enabled|macro|MPU_PROTENSET1_PROTREG37_Enabled
DECL|MPU_PROTENSET1_PROTREG37_Msk|macro|MPU_PROTENSET1_PROTREG37_Msk
DECL|MPU_PROTENSET1_PROTREG37_Pos|macro|MPU_PROTENSET1_PROTREG37_Pos
DECL|MPU_PROTENSET1_PROTREG37_Set|macro|MPU_PROTENSET1_PROTREG37_Set
DECL|MPU_PROTENSET1_PROTREG38_Disabled|macro|MPU_PROTENSET1_PROTREG38_Disabled
DECL|MPU_PROTENSET1_PROTREG38_Enabled|macro|MPU_PROTENSET1_PROTREG38_Enabled
DECL|MPU_PROTENSET1_PROTREG38_Msk|macro|MPU_PROTENSET1_PROTREG38_Msk
DECL|MPU_PROTENSET1_PROTREG38_Pos|macro|MPU_PROTENSET1_PROTREG38_Pos
DECL|MPU_PROTENSET1_PROTREG38_Set|macro|MPU_PROTENSET1_PROTREG38_Set
DECL|MPU_PROTENSET1_PROTREG39_Disabled|macro|MPU_PROTENSET1_PROTREG39_Disabled
DECL|MPU_PROTENSET1_PROTREG39_Enabled|macro|MPU_PROTENSET1_PROTREG39_Enabled
DECL|MPU_PROTENSET1_PROTREG39_Msk|macro|MPU_PROTENSET1_PROTREG39_Msk
DECL|MPU_PROTENSET1_PROTREG39_Pos|macro|MPU_PROTENSET1_PROTREG39_Pos
DECL|MPU_PROTENSET1_PROTREG39_Set|macro|MPU_PROTENSET1_PROTREG39_Set
DECL|MPU_PROTENSET1_PROTREG40_Disabled|macro|MPU_PROTENSET1_PROTREG40_Disabled
DECL|MPU_PROTENSET1_PROTREG40_Enabled|macro|MPU_PROTENSET1_PROTREG40_Enabled
DECL|MPU_PROTENSET1_PROTREG40_Msk|macro|MPU_PROTENSET1_PROTREG40_Msk
DECL|MPU_PROTENSET1_PROTREG40_Pos|macro|MPU_PROTENSET1_PROTREG40_Pos
DECL|MPU_PROTENSET1_PROTREG40_Set|macro|MPU_PROTENSET1_PROTREG40_Set
DECL|MPU_PROTENSET1_PROTREG41_Disabled|macro|MPU_PROTENSET1_PROTREG41_Disabled
DECL|MPU_PROTENSET1_PROTREG41_Enabled|macro|MPU_PROTENSET1_PROTREG41_Enabled
DECL|MPU_PROTENSET1_PROTREG41_Msk|macro|MPU_PROTENSET1_PROTREG41_Msk
DECL|MPU_PROTENSET1_PROTREG41_Pos|macro|MPU_PROTENSET1_PROTREG41_Pos
DECL|MPU_PROTENSET1_PROTREG41_Set|macro|MPU_PROTENSET1_PROTREG41_Set
DECL|MPU_PROTENSET1_PROTREG42_Disabled|macro|MPU_PROTENSET1_PROTREG42_Disabled
DECL|MPU_PROTENSET1_PROTREG42_Enabled|macro|MPU_PROTENSET1_PROTREG42_Enabled
DECL|MPU_PROTENSET1_PROTREG42_Msk|macro|MPU_PROTENSET1_PROTREG42_Msk
DECL|MPU_PROTENSET1_PROTREG42_Pos|macro|MPU_PROTENSET1_PROTREG42_Pos
DECL|MPU_PROTENSET1_PROTREG42_Set|macro|MPU_PROTENSET1_PROTREG42_Set
DECL|MPU_PROTENSET1_PROTREG43_Disabled|macro|MPU_PROTENSET1_PROTREG43_Disabled
DECL|MPU_PROTENSET1_PROTREG43_Enabled|macro|MPU_PROTENSET1_PROTREG43_Enabled
DECL|MPU_PROTENSET1_PROTREG43_Msk|macro|MPU_PROTENSET1_PROTREG43_Msk
DECL|MPU_PROTENSET1_PROTREG43_Pos|macro|MPU_PROTENSET1_PROTREG43_Pos
DECL|MPU_PROTENSET1_PROTREG43_Set|macro|MPU_PROTENSET1_PROTREG43_Set
DECL|MPU_PROTENSET1_PROTREG44_Disabled|macro|MPU_PROTENSET1_PROTREG44_Disabled
DECL|MPU_PROTENSET1_PROTREG44_Enabled|macro|MPU_PROTENSET1_PROTREG44_Enabled
DECL|MPU_PROTENSET1_PROTREG44_Msk|macro|MPU_PROTENSET1_PROTREG44_Msk
DECL|MPU_PROTENSET1_PROTREG44_Pos|macro|MPU_PROTENSET1_PROTREG44_Pos
DECL|MPU_PROTENSET1_PROTREG44_Set|macro|MPU_PROTENSET1_PROTREG44_Set
DECL|MPU_PROTENSET1_PROTREG45_Disabled|macro|MPU_PROTENSET1_PROTREG45_Disabled
DECL|MPU_PROTENSET1_PROTREG45_Enabled|macro|MPU_PROTENSET1_PROTREG45_Enabled
DECL|MPU_PROTENSET1_PROTREG45_Msk|macro|MPU_PROTENSET1_PROTREG45_Msk
DECL|MPU_PROTENSET1_PROTREG45_Pos|macro|MPU_PROTENSET1_PROTREG45_Pos
DECL|MPU_PROTENSET1_PROTREG45_Set|macro|MPU_PROTENSET1_PROTREG45_Set
DECL|MPU_PROTENSET1_PROTREG46_Disabled|macro|MPU_PROTENSET1_PROTREG46_Disabled
DECL|MPU_PROTENSET1_PROTREG46_Enabled|macro|MPU_PROTENSET1_PROTREG46_Enabled
DECL|MPU_PROTENSET1_PROTREG46_Msk|macro|MPU_PROTENSET1_PROTREG46_Msk
DECL|MPU_PROTENSET1_PROTREG46_Pos|macro|MPU_PROTENSET1_PROTREG46_Pos
DECL|MPU_PROTENSET1_PROTREG46_Set|macro|MPU_PROTENSET1_PROTREG46_Set
DECL|MPU_PROTENSET1_PROTREG47_Disabled|macro|MPU_PROTENSET1_PROTREG47_Disabled
DECL|MPU_PROTENSET1_PROTREG47_Enabled|macro|MPU_PROTENSET1_PROTREG47_Enabled
DECL|MPU_PROTENSET1_PROTREG47_Msk|macro|MPU_PROTENSET1_PROTREG47_Msk
DECL|MPU_PROTENSET1_PROTREG47_Pos|macro|MPU_PROTENSET1_PROTREG47_Pos
DECL|MPU_PROTENSET1_PROTREG47_Set|macro|MPU_PROTENSET1_PROTREG47_Set
DECL|MPU_PROTENSET1_PROTREG48_Disabled|macro|MPU_PROTENSET1_PROTREG48_Disabled
DECL|MPU_PROTENSET1_PROTREG48_Enabled|macro|MPU_PROTENSET1_PROTREG48_Enabled
DECL|MPU_PROTENSET1_PROTREG48_Msk|macro|MPU_PROTENSET1_PROTREG48_Msk
DECL|MPU_PROTENSET1_PROTREG48_Pos|macro|MPU_PROTENSET1_PROTREG48_Pos
DECL|MPU_PROTENSET1_PROTREG48_Set|macro|MPU_PROTENSET1_PROTREG48_Set
DECL|MPU_PROTENSET1_PROTREG49_Disabled|macro|MPU_PROTENSET1_PROTREG49_Disabled
DECL|MPU_PROTENSET1_PROTREG49_Enabled|macro|MPU_PROTENSET1_PROTREG49_Enabled
DECL|MPU_PROTENSET1_PROTREG49_Msk|macro|MPU_PROTENSET1_PROTREG49_Msk
DECL|MPU_PROTENSET1_PROTREG49_Pos|macro|MPU_PROTENSET1_PROTREG49_Pos
DECL|MPU_PROTENSET1_PROTREG49_Set|macro|MPU_PROTENSET1_PROTREG49_Set
DECL|MPU_PROTENSET1_PROTREG50_Disabled|macro|MPU_PROTENSET1_PROTREG50_Disabled
DECL|MPU_PROTENSET1_PROTREG50_Enabled|macro|MPU_PROTENSET1_PROTREG50_Enabled
DECL|MPU_PROTENSET1_PROTREG50_Msk|macro|MPU_PROTENSET1_PROTREG50_Msk
DECL|MPU_PROTENSET1_PROTREG50_Pos|macro|MPU_PROTENSET1_PROTREG50_Pos
DECL|MPU_PROTENSET1_PROTREG50_Set|macro|MPU_PROTENSET1_PROTREG50_Set
DECL|MPU_PROTENSET1_PROTREG51_Disabled|macro|MPU_PROTENSET1_PROTREG51_Disabled
DECL|MPU_PROTENSET1_PROTREG51_Enabled|macro|MPU_PROTENSET1_PROTREG51_Enabled
DECL|MPU_PROTENSET1_PROTREG51_Msk|macro|MPU_PROTENSET1_PROTREG51_Msk
DECL|MPU_PROTENSET1_PROTREG51_Pos|macro|MPU_PROTENSET1_PROTREG51_Pos
DECL|MPU_PROTENSET1_PROTREG51_Set|macro|MPU_PROTENSET1_PROTREG51_Set
DECL|MPU_PROTENSET1_PROTREG52_Disabled|macro|MPU_PROTENSET1_PROTREG52_Disabled
DECL|MPU_PROTENSET1_PROTREG52_Enabled|macro|MPU_PROTENSET1_PROTREG52_Enabled
DECL|MPU_PROTENSET1_PROTREG52_Msk|macro|MPU_PROTENSET1_PROTREG52_Msk
DECL|MPU_PROTENSET1_PROTREG52_Pos|macro|MPU_PROTENSET1_PROTREG52_Pos
DECL|MPU_PROTENSET1_PROTREG52_Set|macro|MPU_PROTENSET1_PROTREG52_Set
DECL|MPU_PROTENSET1_PROTREG53_Disabled|macro|MPU_PROTENSET1_PROTREG53_Disabled
DECL|MPU_PROTENSET1_PROTREG53_Enabled|macro|MPU_PROTENSET1_PROTREG53_Enabled
DECL|MPU_PROTENSET1_PROTREG53_Msk|macro|MPU_PROTENSET1_PROTREG53_Msk
DECL|MPU_PROTENSET1_PROTREG53_Pos|macro|MPU_PROTENSET1_PROTREG53_Pos
DECL|MPU_PROTENSET1_PROTREG53_Set|macro|MPU_PROTENSET1_PROTREG53_Set
DECL|MPU_PROTENSET1_PROTREG54_Disabled|macro|MPU_PROTENSET1_PROTREG54_Disabled
DECL|MPU_PROTENSET1_PROTREG54_Enabled|macro|MPU_PROTENSET1_PROTREG54_Enabled
DECL|MPU_PROTENSET1_PROTREG54_Msk|macro|MPU_PROTENSET1_PROTREG54_Msk
DECL|MPU_PROTENSET1_PROTREG54_Pos|macro|MPU_PROTENSET1_PROTREG54_Pos
DECL|MPU_PROTENSET1_PROTREG54_Set|macro|MPU_PROTENSET1_PROTREG54_Set
DECL|MPU_PROTENSET1_PROTREG55_Disabled|macro|MPU_PROTENSET1_PROTREG55_Disabled
DECL|MPU_PROTENSET1_PROTREG55_Enabled|macro|MPU_PROTENSET1_PROTREG55_Enabled
DECL|MPU_PROTENSET1_PROTREG55_Msk|macro|MPU_PROTENSET1_PROTREG55_Msk
DECL|MPU_PROTENSET1_PROTREG55_Pos|macro|MPU_PROTENSET1_PROTREG55_Pos
DECL|MPU_PROTENSET1_PROTREG55_Set|macro|MPU_PROTENSET1_PROTREG55_Set
DECL|MPU_PROTENSET1_PROTREG56_Disabled|macro|MPU_PROTENSET1_PROTREG56_Disabled
DECL|MPU_PROTENSET1_PROTREG56_Enabled|macro|MPU_PROTENSET1_PROTREG56_Enabled
DECL|MPU_PROTENSET1_PROTREG56_Msk|macro|MPU_PROTENSET1_PROTREG56_Msk
DECL|MPU_PROTENSET1_PROTREG56_Pos|macro|MPU_PROTENSET1_PROTREG56_Pos
DECL|MPU_PROTENSET1_PROTREG56_Set|macro|MPU_PROTENSET1_PROTREG56_Set
DECL|MPU_PROTENSET1_PROTREG57_Disabled|macro|MPU_PROTENSET1_PROTREG57_Disabled
DECL|MPU_PROTENSET1_PROTREG57_Enabled|macro|MPU_PROTENSET1_PROTREG57_Enabled
DECL|MPU_PROTENSET1_PROTREG57_Msk|macro|MPU_PROTENSET1_PROTREG57_Msk
DECL|MPU_PROTENSET1_PROTREG57_Pos|macro|MPU_PROTENSET1_PROTREG57_Pos
DECL|MPU_PROTENSET1_PROTREG57_Set|macro|MPU_PROTENSET1_PROTREG57_Set
DECL|MPU_PROTENSET1_PROTREG58_Disabled|macro|MPU_PROTENSET1_PROTREG58_Disabled
DECL|MPU_PROTENSET1_PROTREG58_Enabled|macro|MPU_PROTENSET1_PROTREG58_Enabled
DECL|MPU_PROTENSET1_PROTREG58_Msk|macro|MPU_PROTENSET1_PROTREG58_Msk
DECL|MPU_PROTENSET1_PROTREG58_Pos|macro|MPU_PROTENSET1_PROTREG58_Pos
DECL|MPU_PROTENSET1_PROTREG58_Set|macro|MPU_PROTENSET1_PROTREG58_Set
DECL|MPU_PROTENSET1_PROTREG59_Disabled|macro|MPU_PROTENSET1_PROTREG59_Disabled
DECL|MPU_PROTENSET1_PROTREG59_Enabled|macro|MPU_PROTENSET1_PROTREG59_Enabled
DECL|MPU_PROTENSET1_PROTREG59_Msk|macro|MPU_PROTENSET1_PROTREG59_Msk
DECL|MPU_PROTENSET1_PROTREG59_Pos|macro|MPU_PROTENSET1_PROTREG59_Pos
DECL|MPU_PROTENSET1_PROTREG59_Set|macro|MPU_PROTENSET1_PROTREG59_Set
DECL|MPU_PROTENSET1_PROTREG60_Disabled|macro|MPU_PROTENSET1_PROTREG60_Disabled
DECL|MPU_PROTENSET1_PROTREG60_Enabled|macro|MPU_PROTENSET1_PROTREG60_Enabled
DECL|MPU_PROTENSET1_PROTREG60_Msk|macro|MPU_PROTENSET1_PROTREG60_Msk
DECL|MPU_PROTENSET1_PROTREG60_Pos|macro|MPU_PROTENSET1_PROTREG60_Pos
DECL|MPU_PROTENSET1_PROTREG60_Set|macro|MPU_PROTENSET1_PROTREG60_Set
DECL|MPU_PROTENSET1_PROTREG61_Disabled|macro|MPU_PROTENSET1_PROTREG61_Disabled
DECL|MPU_PROTENSET1_PROTREG61_Enabled|macro|MPU_PROTENSET1_PROTREG61_Enabled
DECL|MPU_PROTENSET1_PROTREG61_Msk|macro|MPU_PROTENSET1_PROTREG61_Msk
DECL|MPU_PROTENSET1_PROTREG61_Pos|macro|MPU_PROTENSET1_PROTREG61_Pos
DECL|MPU_PROTENSET1_PROTREG61_Set|macro|MPU_PROTENSET1_PROTREG61_Set
DECL|MPU_PROTENSET1_PROTREG62_Disabled|macro|MPU_PROTENSET1_PROTREG62_Disabled
DECL|MPU_PROTENSET1_PROTREG62_Enabled|macro|MPU_PROTENSET1_PROTREG62_Enabled
DECL|MPU_PROTENSET1_PROTREG62_Msk|macro|MPU_PROTENSET1_PROTREG62_Msk
DECL|MPU_PROTENSET1_PROTREG62_Pos|macro|MPU_PROTENSET1_PROTREG62_Pos
DECL|MPU_PROTENSET1_PROTREG62_Set|macro|MPU_PROTENSET1_PROTREG62_Set
DECL|MPU_PROTENSET1_PROTREG63_Disabled|macro|MPU_PROTENSET1_PROTREG63_Disabled
DECL|MPU_PROTENSET1_PROTREG63_Enabled|macro|MPU_PROTENSET1_PROTREG63_Enabled
DECL|MPU_PROTENSET1_PROTREG63_Msk|macro|MPU_PROTENSET1_PROTREG63_Msk
DECL|MPU_PROTENSET1_PROTREG63_Pos|macro|MPU_PROTENSET1_PROTREG63_Pos
DECL|MPU_PROTENSET1_PROTREG63_Set|macro|MPU_PROTENSET1_PROTREG63_Set
DECL|NVMC_CONFIG_WEN_Een|macro|NVMC_CONFIG_WEN_Een
DECL|NVMC_CONFIG_WEN_Msk|macro|NVMC_CONFIG_WEN_Msk
DECL|NVMC_CONFIG_WEN_Pos|macro|NVMC_CONFIG_WEN_Pos
DECL|NVMC_CONFIG_WEN_Ren|macro|NVMC_CONFIG_WEN_Ren
DECL|NVMC_CONFIG_WEN_Wen|macro|NVMC_CONFIG_WEN_Wen
DECL|NVMC_ERASEALL_ERASEALL_Erase|macro|NVMC_ERASEALL_ERASEALL_Erase
DECL|NVMC_ERASEALL_ERASEALL_Msk|macro|NVMC_ERASEALL_ERASEALL_Msk
DECL|NVMC_ERASEALL_ERASEALL_NoOperation|macro|NVMC_ERASEALL_ERASEALL_NoOperation
DECL|NVMC_ERASEALL_ERASEALL_Pos|macro|NVMC_ERASEALL_ERASEALL_Pos
DECL|NVMC_ERASEUICR_ERASEUICR_Erase|macro|NVMC_ERASEUICR_ERASEUICR_Erase
DECL|NVMC_ERASEUICR_ERASEUICR_Msk|macro|NVMC_ERASEUICR_ERASEUICR_Msk
DECL|NVMC_ERASEUICR_ERASEUICR_NoOperation|macro|NVMC_ERASEUICR_ERASEUICR_NoOperation
DECL|NVMC_ERASEUICR_ERASEUICR_Pos|macro|NVMC_ERASEUICR_ERASEUICR_Pos
DECL|NVMC_READY_READY_Busy|macro|NVMC_READY_READY_Busy
DECL|NVMC_READY_READY_Msk|macro|NVMC_READY_READY_Msk
DECL|NVMC_READY_READY_Pos|macro|NVMC_READY_READY_Pos
DECL|NVMC_READY_READY_Ready|macro|NVMC_READY_READY_Ready
DECL|POWER_DCDCEN_DCDCEN_Disabled|macro|POWER_DCDCEN_DCDCEN_Disabled
DECL|POWER_DCDCEN_DCDCEN_Enabled|macro|POWER_DCDCEN_DCDCEN_Enabled
DECL|POWER_DCDCEN_DCDCEN_Msk|macro|POWER_DCDCEN_DCDCEN_Msk
DECL|POWER_DCDCEN_DCDCEN_Pos|macro|POWER_DCDCEN_DCDCEN_Pos
DECL|POWER_DCDCFORCE_FORCEOFF_Force|macro|POWER_DCDCFORCE_FORCEOFF_Force
DECL|POWER_DCDCFORCE_FORCEOFF_Msk|macro|POWER_DCDCFORCE_FORCEOFF_Msk
DECL|POWER_DCDCFORCE_FORCEOFF_NoForce|macro|POWER_DCDCFORCE_FORCEOFF_NoForce
DECL|POWER_DCDCFORCE_FORCEOFF_Pos|macro|POWER_DCDCFORCE_FORCEOFF_Pos
DECL|POWER_DCDCFORCE_FORCEON_Force|macro|POWER_DCDCFORCE_FORCEON_Force
DECL|POWER_DCDCFORCE_FORCEON_Msk|macro|POWER_DCDCFORCE_FORCEON_Msk
DECL|POWER_DCDCFORCE_FORCEON_NoForce|macro|POWER_DCDCFORCE_FORCEON_NoForce
DECL|POWER_DCDCFORCE_FORCEON_Pos|macro|POWER_DCDCFORCE_FORCEON_Pos
DECL|POWER_GPREGRET_GPREGRET_Msk|macro|POWER_GPREGRET_GPREGRET_Msk
DECL|POWER_GPREGRET_GPREGRET_Pos|macro|POWER_GPREGRET_GPREGRET_Pos
DECL|POWER_INTENCLR_POFWARN_Clear|macro|POWER_INTENCLR_POFWARN_Clear
DECL|POWER_INTENCLR_POFWARN_Disabled|macro|POWER_INTENCLR_POFWARN_Disabled
DECL|POWER_INTENCLR_POFWARN_Enabled|macro|POWER_INTENCLR_POFWARN_Enabled
DECL|POWER_INTENCLR_POFWARN_Msk|macro|POWER_INTENCLR_POFWARN_Msk
DECL|POWER_INTENCLR_POFWARN_Pos|macro|POWER_INTENCLR_POFWARN_Pos
DECL|POWER_INTENSET_POFWARN_Disabled|macro|POWER_INTENSET_POFWARN_Disabled
DECL|POWER_INTENSET_POFWARN_Enabled|macro|POWER_INTENSET_POFWARN_Enabled
DECL|POWER_INTENSET_POFWARN_Msk|macro|POWER_INTENSET_POFWARN_Msk
DECL|POWER_INTENSET_POFWARN_Pos|macro|POWER_INTENSET_POFWARN_Pos
DECL|POWER_INTENSET_POFWARN_Set|macro|POWER_INTENSET_POFWARN_Set
DECL|POWER_POFCON_POF_Disabled|macro|POWER_POFCON_POF_Disabled
DECL|POWER_POFCON_POF_Enabled|macro|POWER_POFCON_POF_Enabled
DECL|POWER_POFCON_POF_Msk|macro|POWER_POFCON_POF_Msk
DECL|POWER_POFCON_POF_Pos|macro|POWER_POFCON_POF_Pos
DECL|POWER_POFCON_THRESHOLD_Msk|macro|POWER_POFCON_THRESHOLD_Msk
DECL|POWER_POFCON_THRESHOLD_Pos|macro|POWER_POFCON_THRESHOLD_Pos
DECL|POWER_POFCON_THRESHOLD_V21|macro|POWER_POFCON_THRESHOLD_V21
DECL|POWER_POFCON_THRESHOLD_V23|macro|POWER_POFCON_THRESHOLD_V23
DECL|POWER_POFCON_THRESHOLD_V25|macro|POWER_POFCON_THRESHOLD_V25
DECL|POWER_POFCON_THRESHOLD_V27|macro|POWER_POFCON_THRESHOLD_V27
DECL|POWER_RAMONB_OFFRAM2_Msk|macro|POWER_RAMONB_OFFRAM2_Msk
DECL|POWER_RAMONB_OFFRAM2_Pos|macro|POWER_RAMONB_OFFRAM2_Pos
DECL|POWER_RAMONB_OFFRAM2_RAM2Off|macro|POWER_RAMONB_OFFRAM2_RAM2Off
DECL|POWER_RAMONB_OFFRAM2_RAM2On|macro|POWER_RAMONB_OFFRAM2_RAM2On
DECL|POWER_RAMONB_OFFRAM3_Msk|macro|POWER_RAMONB_OFFRAM3_Msk
DECL|POWER_RAMONB_OFFRAM3_Pos|macro|POWER_RAMONB_OFFRAM3_Pos
DECL|POWER_RAMONB_OFFRAM3_RAM3Off|macro|POWER_RAMONB_OFFRAM3_RAM3Off
DECL|POWER_RAMONB_OFFRAM3_RAM3On|macro|POWER_RAMONB_OFFRAM3_RAM3On
DECL|POWER_RAMONB_ONRAM2_Msk|macro|POWER_RAMONB_ONRAM2_Msk
DECL|POWER_RAMONB_ONRAM2_Pos|macro|POWER_RAMONB_ONRAM2_Pos
DECL|POWER_RAMONB_ONRAM2_RAM2Off|macro|POWER_RAMONB_ONRAM2_RAM2Off
DECL|POWER_RAMONB_ONRAM2_RAM2On|macro|POWER_RAMONB_ONRAM2_RAM2On
DECL|POWER_RAMONB_ONRAM3_Msk|macro|POWER_RAMONB_ONRAM3_Msk
DECL|POWER_RAMONB_ONRAM3_Pos|macro|POWER_RAMONB_ONRAM3_Pos
DECL|POWER_RAMONB_ONRAM3_RAM3Off|macro|POWER_RAMONB_ONRAM3_RAM3Off
DECL|POWER_RAMONB_ONRAM3_RAM3On|macro|POWER_RAMONB_ONRAM3_RAM3On
DECL|POWER_RAMON_OFFRAM0_Msk|macro|POWER_RAMON_OFFRAM0_Msk
DECL|POWER_RAMON_OFFRAM0_Pos|macro|POWER_RAMON_OFFRAM0_Pos
DECL|POWER_RAMON_OFFRAM0_RAM0Off|macro|POWER_RAMON_OFFRAM0_RAM0Off
DECL|POWER_RAMON_OFFRAM0_RAM0On|macro|POWER_RAMON_OFFRAM0_RAM0On
DECL|POWER_RAMON_OFFRAM1_Msk|macro|POWER_RAMON_OFFRAM1_Msk
DECL|POWER_RAMON_OFFRAM1_Pos|macro|POWER_RAMON_OFFRAM1_Pos
DECL|POWER_RAMON_OFFRAM1_RAM1Off|macro|POWER_RAMON_OFFRAM1_RAM1Off
DECL|POWER_RAMON_OFFRAM1_RAM1On|macro|POWER_RAMON_OFFRAM1_RAM1On
DECL|POWER_RAMON_ONRAM0_Msk|macro|POWER_RAMON_ONRAM0_Msk
DECL|POWER_RAMON_ONRAM0_Pos|macro|POWER_RAMON_ONRAM0_Pos
DECL|POWER_RAMON_ONRAM0_RAM0Off|macro|POWER_RAMON_ONRAM0_RAM0Off
DECL|POWER_RAMON_ONRAM0_RAM0On|macro|POWER_RAMON_ONRAM0_RAM0On
DECL|POWER_RAMON_ONRAM1_Msk|macro|POWER_RAMON_ONRAM1_Msk
DECL|POWER_RAMON_ONRAM1_Pos|macro|POWER_RAMON_ONRAM1_Pos
DECL|POWER_RAMON_ONRAM1_RAM1Off|macro|POWER_RAMON_ONRAM1_RAM1Off
DECL|POWER_RAMON_ONRAM1_RAM1On|macro|POWER_RAMON_ONRAM1_RAM1On
DECL|POWER_RAMSTATUS_RAMBLOCK0_Msk|macro|POWER_RAMSTATUS_RAMBLOCK0_Msk
DECL|POWER_RAMSTATUS_RAMBLOCK0_Off|macro|POWER_RAMSTATUS_RAMBLOCK0_Off
DECL|POWER_RAMSTATUS_RAMBLOCK0_On|macro|POWER_RAMSTATUS_RAMBLOCK0_On
DECL|POWER_RAMSTATUS_RAMBLOCK0_Pos|macro|POWER_RAMSTATUS_RAMBLOCK0_Pos
DECL|POWER_RAMSTATUS_RAMBLOCK1_Msk|macro|POWER_RAMSTATUS_RAMBLOCK1_Msk
DECL|POWER_RAMSTATUS_RAMBLOCK1_Off|macro|POWER_RAMSTATUS_RAMBLOCK1_Off
DECL|POWER_RAMSTATUS_RAMBLOCK1_On|macro|POWER_RAMSTATUS_RAMBLOCK1_On
DECL|POWER_RAMSTATUS_RAMBLOCK1_Pos|macro|POWER_RAMSTATUS_RAMBLOCK1_Pos
DECL|POWER_RAMSTATUS_RAMBLOCK2_Msk|macro|POWER_RAMSTATUS_RAMBLOCK2_Msk
DECL|POWER_RAMSTATUS_RAMBLOCK2_Off|macro|POWER_RAMSTATUS_RAMBLOCK2_Off
DECL|POWER_RAMSTATUS_RAMBLOCK2_On|macro|POWER_RAMSTATUS_RAMBLOCK2_On
DECL|POWER_RAMSTATUS_RAMBLOCK2_Pos|macro|POWER_RAMSTATUS_RAMBLOCK2_Pos
DECL|POWER_RAMSTATUS_RAMBLOCK3_Msk|macro|POWER_RAMSTATUS_RAMBLOCK3_Msk
DECL|POWER_RAMSTATUS_RAMBLOCK3_Off|macro|POWER_RAMSTATUS_RAMBLOCK3_Off
DECL|POWER_RAMSTATUS_RAMBLOCK3_On|macro|POWER_RAMSTATUS_RAMBLOCK3_On
DECL|POWER_RAMSTATUS_RAMBLOCK3_Pos|macro|POWER_RAMSTATUS_RAMBLOCK3_Pos
DECL|POWER_RESETREAS_DIF_Detected|macro|POWER_RESETREAS_DIF_Detected
DECL|POWER_RESETREAS_DIF_Msk|macro|POWER_RESETREAS_DIF_Msk
DECL|POWER_RESETREAS_DIF_NotDetected|macro|POWER_RESETREAS_DIF_NotDetected
DECL|POWER_RESETREAS_DIF_Pos|macro|POWER_RESETREAS_DIF_Pos
DECL|POWER_RESETREAS_DOG_Detected|macro|POWER_RESETREAS_DOG_Detected
DECL|POWER_RESETREAS_DOG_Msk|macro|POWER_RESETREAS_DOG_Msk
DECL|POWER_RESETREAS_DOG_NotDetected|macro|POWER_RESETREAS_DOG_NotDetected
DECL|POWER_RESETREAS_DOG_Pos|macro|POWER_RESETREAS_DOG_Pos
DECL|POWER_RESETREAS_LOCKUP_Detected|macro|POWER_RESETREAS_LOCKUP_Detected
DECL|POWER_RESETREAS_LOCKUP_Msk|macro|POWER_RESETREAS_LOCKUP_Msk
DECL|POWER_RESETREAS_LOCKUP_NotDetected|macro|POWER_RESETREAS_LOCKUP_NotDetected
DECL|POWER_RESETREAS_LOCKUP_Pos|macro|POWER_RESETREAS_LOCKUP_Pos
DECL|POWER_RESETREAS_LPCOMP_Detected|macro|POWER_RESETREAS_LPCOMP_Detected
DECL|POWER_RESETREAS_LPCOMP_Msk|macro|POWER_RESETREAS_LPCOMP_Msk
DECL|POWER_RESETREAS_LPCOMP_NotDetected|macro|POWER_RESETREAS_LPCOMP_NotDetected
DECL|POWER_RESETREAS_LPCOMP_Pos|macro|POWER_RESETREAS_LPCOMP_Pos
DECL|POWER_RESETREAS_OFF_Detected|macro|POWER_RESETREAS_OFF_Detected
DECL|POWER_RESETREAS_OFF_Msk|macro|POWER_RESETREAS_OFF_Msk
DECL|POWER_RESETREAS_OFF_NotDetected|macro|POWER_RESETREAS_OFF_NotDetected
DECL|POWER_RESETREAS_OFF_Pos|macro|POWER_RESETREAS_OFF_Pos
DECL|POWER_RESETREAS_RESETPIN_Detected|macro|POWER_RESETREAS_RESETPIN_Detected
DECL|POWER_RESETREAS_RESETPIN_Msk|macro|POWER_RESETREAS_RESETPIN_Msk
DECL|POWER_RESETREAS_RESETPIN_NotDetected|macro|POWER_RESETREAS_RESETPIN_NotDetected
DECL|POWER_RESETREAS_RESETPIN_Pos|macro|POWER_RESETREAS_RESETPIN_Pos
DECL|POWER_RESETREAS_SREQ_Detected|macro|POWER_RESETREAS_SREQ_Detected
DECL|POWER_RESETREAS_SREQ_Msk|macro|POWER_RESETREAS_SREQ_Msk
DECL|POWER_RESETREAS_SREQ_NotDetected|macro|POWER_RESETREAS_SREQ_NotDetected
DECL|POWER_RESETREAS_SREQ_Pos|macro|POWER_RESETREAS_SREQ_Pos
DECL|POWER_RESET_RESET_Disabled|macro|POWER_RESET_RESET_Disabled
DECL|POWER_RESET_RESET_Enabled|macro|POWER_RESET_RESET_Enabled
DECL|POWER_RESET_RESET_Msk|macro|POWER_RESET_RESET_Msk
DECL|POWER_RESET_RESET_Pos|macro|POWER_RESET_RESET_Pos
DECL|POWER_SYSTEMOFF_SYSTEMOFF_Enter|macro|POWER_SYSTEMOFF_SYSTEMOFF_Enter
DECL|POWER_SYSTEMOFF_SYSTEMOFF_Msk|macro|POWER_SYSTEMOFF_SYSTEMOFF_Msk
DECL|POWER_SYSTEMOFF_SYSTEMOFF_Pos|macro|POWER_SYSTEMOFF_SYSTEMOFF_Pos
DECL|PPI_CHENCLR_CH0_Clear|macro|PPI_CHENCLR_CH0_Clear
DECL|PPI_CHENCLR_CH0_Disabled|macro|PPI_CHENCLR_CH0_Disabled
DECL|PPI_CHENCLR_CH0_Enabled|macro|PPI_CHENCLR_CH0_Enabled
DECL|PPI_CHENCLR_CH0_Msk|macro|PPI_CHENCLR_CH0_Msk
DECL|PPI_CHENCLR_CH0_Pos|macro|PPI_CHENCLR_CH0_Pos
DECL|PPI_CHENCLR_CH10_Clear|macro|PPI_CHENCLR_CH10_Clear
DECL|PPI_CHENCLR_CH10_Disabled|macro|PPI_CHENCLR_CH10_Disabled
DECL|PPI_CHENCLR_CH10_Enabled|macro|PPI_CHENCLR_CH10_Enabled
DECL|PPI_CHENCLR_CH10_Msk|macro|PPI_CHENCLR_CH10_Msk
DECL|PPI_CHENCLR_CH10_Pos|macro|PPI_CHENCLR_CH10_Pos
DECL|PPI_CHENCLR_CH11_Clear|macro|PPI_CHENCLR_CH11_Clear
DECL|PPI_CHENCLR_CH11_Disabled|macro|PPI_CHENCLR_CH11_Disabled
DECL|PPI_CHENCLR_CH11_Enabled|macro|PPI_CHENCLR_CH11_Enabled
DECL|PPI_CHENCLR_CH11_Msk|macro|PPI_CHENCLR_CH11_Msk
DECL|PPI_CHENCLR_CH11_Pos|macro|PPI_CHENCLR_CH11_Pos
DECL|PPI_CHENCLR_CH12_Clear|macro|PPI_CHENCLR_CH12_Clear
DECL|PPI_CHENCLR_CH12_Disabled|macro|PPI_CHENCLR_CH12_Disabled
DECL|PPI_CHENCLR_CH12_Enabled|macro|PPI_CHENCLR_CH12_Enabled
DECL|PPI_CHENCLR_CH12_Msk|macro|PPI_CHENCLR_CH12_Msk
DECL|PPI_CHENCLR_CH12_Pos|macro|PPI_CHENCLR_CH12_Pos
DECL|PPI_CHENCLR_CH13_Clear|macro|PPI_CHENCLR_CH13_Clear
DECL|PPI_CHENCLR_CH13_Disabled|macro|PPI_CHENCLR_CH13_Disabled
DECL|PPI_CHENCLR_CH13_Enabled|macro|PPI_CHENCLR_CH13_Enabled
DECL|PPI_CHENCLR_CH13_Msk|macro|PPI_CHENCLR_CH13_Msk
DECL|PPI_CHENCLR_CH13_Pos|macro|PPI_CHENCLR_CH13_Pos
DECL|PPI_CHENCLR_CH14_Clear|macro|PPI_CHENCLR_CH14_Clear
DECL|PPI_CHENCLR_CH14_Disabled|macro|PPI_CHENCLR_CH14_Disabled
DECL|PPI_CHENCLR_CH14_Enabled|macro|PPI_CHENCLR_CH14_Enabled
DECL|PPI_CHENCLR_CH14_Msk|macro|PPI_CHENCLR_CH14_Msk
DECL|PPI_CHENCLR_CH14_Pos|macro|PPI_CHENCLR_CH14_Pos
DECL|PPI_CHENCLR_CH15_Clear|macro|PPI_CHENCLR_CH15_Clear
DECL|PPI_CHENCLR_CH15_Disabled|macro|PPI_CHENCLR_CH15_Disabled
DECL|PPI_CHENCLR_CH15_Enabled|macro|PPI_CHENCLR_CH15_Enabled
DECL|PPI_CHENCLR_CH15_Msk|macro|PPI_CHENCLR_CH15_Msk
DECL|PPI_CHENCLR_CH15_Pos|macro|PPI_CHENCLR_CH15_Pos
DECL|PPI_CHENCLR_CH1_Clear|macro|PPI_CHENCLR_CH1_Clear
DECL|PPI_CHENCLR_CH1_Disabled|macro|PPI_CHENCLR_CH1_Disabled
DECL|PPI_CHENCLR_CH1_Enabled|macro|PPI_CHENCLR_CH1_Enabled
DECL|PPI_CHENCLR_CH1_Msk|macro|PPI_CHENCLR_CH1_Msk
DECL|PPI_CHENCLR_CH1_Pos|macro|PPI_CHENCLR_CH1_Pos
DECL|PPI_CHENCLR_CH20_Clear|macro|PPI_CHENCLR_CH20_Clear
DECL|PPI_CHENCLR_CH20_Disabled|macro|PPI_CHENCLR_CH20_Disabled
DECL|PPI_CHENCLR_CH20_Enabled|macro|PPI_CHENCLR_CH20_Enabled
DECL|PPI_CHENCLR_CH20_Msk|macro|PPI_CHENCLR_CH20_Msk
DECL|PPI_CHENCLR_CH20_Pos|macro|PPI_CHENCLR_CH20_Pos
DECL|PPI_CHENCLR_CH21_Clear|macro|PPI_CHENCLR_CH21_Clear
DECL|PPI_CHENCLR_CH21_Disabled|macro|PPI_CHENCLR_CH21_Disabled
DECL|PPI_CHENCLR_CH21_Enabled|macro|PPI_CHENCLR_CH21_Enabled
DECL|PPI_CHENCLR_CH21_Msk|macro|PPI_CHENCLR_CH21_Msk
DECL|PPI_CHENCLR_CH21_Pos|macro|PPI_CHENCLR_CH21_Pos
DECL|PPI_CHENCLR_CH22_Clear|macro|PPI_CHENCLR_CH22_Clear
DECL|PPI_CHENCLR_CH22_Disabled|macro|PPI_CHENCLR_CH22_Disabled
DECL|PPI_CHENCLR_CH22_Enabled|macro|PPI_CHENCLR_CH22_Enabled
DECL|PPI_CHENCLR_CH22_Msk|macro|PPI_CHENCLR_CH22_Msk
DECL|PPI_CHENCLR_CH22_Pos|macro|PPI_CHENCLR_CH22_Pos
DECL|PPI_CHENCLR_CH23_Clear|macro|PPI_CHENCLR_CH23_Clear
DECL|PPI_CHENCLR_CH23_Disabled|macro|PPI_CHENCLR_CH23_Disabled
DECL|PPI_CHENCLR_CH23_Enabled|macro|PPI_CHENCLR_CH23_Enabled
DECL|PPI_CHENCLR_CH23_Msk|macro|PPI_CHENCLR_CH23_Msk
DECL|PPI_CHENCLR_CH23_Pos|macro|PPI_CHENCLR_CH23_Pos
DECL|PPI_CHENCLR_CH24_Clear|macro|PPI_CHENCLR_CH24_Clear
DECL|PPI_CHENCLR_CH24_Disabled|macro|PPI_CHENCLR_CH24_Disabled
DECL|PPI_CHENCLR_CH24_Enabled|macro|PPI_CHENCLR_CH24_Enabled
DECL|PPI_CHENCLR_CH24_Msk|macro|PPI_CHENCLR_CH24_Msk
DECL|PPI_CHENCLR_CH24_Pos|macro|PPI_CHENCLR_CH24_Pos
DECL|PPI_CHENCLR_CH25_Clear|macro|PPI_CHENCLR_CH25_Clear
DECL|PPI_CHENCLR_CH25_Disabled|macro|PPI_CHENCLR_CH25_Disabled
DECL|PPI_CHENCLR_CH25_Enabled|macro|PPI_CHENCLR_CH25_Enabled
DECL|PPI_CHENCLR_CH25_Msk|macro|PPI_CHENCLR_CH25_Msk
DECL|PPI_CHENCLR_CH25_Pos|macro|PPI_CHENCLR_CH25_Pos
DECL|PPI_CHENCLR_CH26_Clear|macro|PPI_CHENCLR_CH26_Clear
DECL|PPI_CHENCLR_CH26_Disabled|macro|PPI_CHENCLR_CH26_Disabled
DECL|PPI_CHENCLR_CH26_Enabled|macro|PPI_CHENCLR_CH26_Enabled
DECL|PPI_CHENCLR_CH26_Msk|macro|PPI_CHENCLR_CH26_Msk
DECL|PPI_CHENCLR_CH26_Pos|macro|PPI_CHENCLR_CH26_Pos
DECL|PPI_CHENCLR_CH27_Clear|macro|PPI_CHENCLR_CH27_Clear
DECL|PPI_CHENCLR_CH27_Disabled|macro|PPI_CHENCLR_CH27_Disabled
DECL|PPI_CHENCLR_CH27_Enabled|macro|PPI_CHENCLR_CH27_Enabled
DECL|PPI_CHENCLR_CH27_Msk|macro|PPI_CHENCLR_CH27_Msk
DECL|PPI_CHENCLR_CH27_Pos|macro|PPI_CHENCLR_CH27_Pos
DECL|PPI_CHENCLR_CH28_Clear|macro|PPI_CHENCLR_CH28_Clear
DECL|PPI_CHENCLR_CH28_Disabled|macro|PPI_CHENCLR_CH28_Disabled
DECL|PPI_CHENCLR_CH28_Enabled|macro|PPI_CHENCLR_CH28_Enabled
DECL|PPI_CHENCLR_CH28_Msk|macro|PPI_CHENCLR_CH28_Msk
DECL|PPI_CHENCLR_CH28_Pos|macro|PPI_CHENCLR_CH28_Pos
DECL|PPI_CHENCLR_CH29_Clear|macro|PPI_CHENCLR_CH29_Clear
DECL|PPI_CHENCLR_CH29_Disabled|macro|PPI_CHENCLR_CH29_Disabled
DECL|PPI_CHENCLR_CH29_Enabled|macro|PPI_CHENCLR_CH29_Enabled
DECL|PPI_CHENCLR_CH29_Msk|macro|PPI_CHENCLR_CH29_Msk
DECL|PPI_CHENCLR_CH29_Pos|macro|PPI_CHENCLR_CH29_Pos
DECL|PPI_CHENCLR_CH2_Clear|macro|PPI_CHENCLR_CH2_Clear
DECL|PPI_CHENCLR_CH2_Disabled|macro|PPI_CHENCLR_CH2_Disabled
DECL|PPI_CHENCLR_CH2_Enabled|macro|PPI_CHENCLR_CH2_Enabled
DECL|PPI_CHENCLR_CH2_Msk|macro|PPI_CHENCLR_CH2_Msk
DECL|PPI_CHENCLR_CH2_Pos|macro|PPI_CHENCLR_CH2_Pos
DECL|PPI_CHENCLR_CH30_Clear|macro|PPI_CHENCLR_CH30_Clear
DECL|PPI_CHENCLR_CH30_Disabled|macro|PPI_CHENCLR_CH30_Disabled
DECL|PPI_CHENCLR_CH30_Enabled|macro|PPI_CHENCLR_CH30_Enabled
DECL|PPI_CHENCLR_CH30_Msk|macro|PPI_CHENCLR_CH30_Msk
DECL|PPI_CHENCLR_CH30_Pos|macro|PPI_CHENCLR_CH30_Pos
DECL|PPI_CHENCLR_CH31_Clear|macro|PPI_CHENCLR_CH31_Clear
DECL|PPI_CHENCLR_CH31_Disabled|macro|PPI_CHENCLR_CH31_Disabled
DECL|PPI_CHENCLR_CH31_Enabled|macro|PPI_CHENCLR_CH31_Enabled
DECL|PPI_CHENCLR_CH31_Msk|macro|PPI_CHENCLR_CH31_Msk
DECL|PPI_CHENCLR_CH31_Pos|macro|PPI_CHENCLR_CH31_Pos
DECL|PPI_CHENCLR_CH3_Clear|macro|PPI_CHENCLR_CH3_Clear
DECL|PPI_CHENCLR_CH3_Disabled|macro|PPI_CHENCLR_CH3_Disabled
DECL|PPI_CHENCLR_CH3_Enabled|macro|PPI_CHENCLR_CH3_Enabled
DECL|PPI_CHENCLR_CH3_Msk|macro|PPI_CHENCLR_CH3_Msk
DECL|PPI_CHENCLR_CH3_Pos|macro|PPI_CHENCLR_CH3_Pos
DECL|PPI_CHENCLR_CH4_Clear|macro|PPI_CHENCLR_CH4_Clear
DECL|PPI_CHENCLR_CH4_Disabled|macro|PPI_CHENCLR_CH4_Disabled
DECL|PPI_CHENCLR_CH4_Enabled|macro|PPI_CHENCLR_CH4_Enabled
DECL|PPI_CHENCLR_CH4_Msk|macro|PPI_CHENCLR_CH4_Msk
DECL|PPI_CHENCLR_CH4_Pos|macro|PPI_CHENCLR_CH4_Pos
DECL|PPI_CHENCLR_CH5_Clear|macro|PPI_CHENCLR_CH5_Clear
DECL|PPI_CHENCLR_CH5_Disabled|macro|PPI_CHENCLR_CH5_Disabled
DECL|PPI_CHENCLR_CH5_Enabled|macro|PPI_CHENCLR_CH5_Enabled
DECL|PPI_CHENCLR_CH5_Msk|macro|PPI_CHENCLR_CH5_Msk
DECL|PPI_CHENCLR_CH5_Pos|macro|PPI_CHENCLR_CH5_Pos
DECL|PPI_CHENCLR_CH6_Clear|macro|PPI_CHENCLR_CH6_Clear
DECL|PPI_CHENCLR_CH6_Disabled|macro|PPI_CHENCLR_CH6_Disabled
DECL|PPI_CHENCLR_CH6_Enabled|macro|PPI_CHENCLR_CH6_Enabled
DECL|PPI_CHENCLR_CH6_Msk|macro|PPI_CHENCLR_CH6_Msk
DECL|PPI_CHENCLR_CH6_Pos|macro|PPI_CHENCLR_CH6_Pos
DECL|PPI_CHENCLR_CH7_Clear|macro|PPI_CHENCLR_CH7_Clear
DECL|PPI_CHENCLR_CH7_Disabled|macro|PPI_CHENCLR_CH7_Disabled
DECL|PPI_CHENCLR_CH7_Enabled|macro|PPI_CHENCLR_CH7_Enabled
DECL|PPI_CHENCLR_CH7_Msk|macro|PPI_CHENCLR_CH7_Msk
DECL|PPI_CHENCLR_CH7_Pos|macro|PPI_CHENCLR_CH7_Pos
DECL|PPI_CHENCLR_CH8_Clear|macro|PPI_CHENCLR_CH8_Clear
DECL|PPI_CHENCLR_CH8_Disabled|macro|PPI_CHENCLR_CH8_Disabled
DECL|PPI_CHENCLR_CH8_Enabled|macro|PPI_CHENCLR_CH8_Enabled
DECL|PPI_CHENCLR_CH8_Msk|macro|PPI_CHENCLR_CH8_Msk
DECL|PPI_CHENCLR_CH8_Pos|macro|PPI_CHENCLR_CH8_Pos
DECL|PPI_CHENCLR_CH9_Clear|macro|PPI_CHENCLR_CH9_Clear
DECL|PPI_CHENCLR_CH9_Disabled|macro|PPI_CHENCLR_CH9_Disabled
DECL|PPI_CHENCLR_CH9_Enabled|macro|PPI_CHENCLR_CH9_Enabled
DECL|PPI_CHENCLR_CH9_Msk|macro|PPI_CHENCLR_CH9_Msk
DECL|PPI_CHENCLR_CH9_Pos|macro|PPI_CHENCLR_CH9_Pos
DECL|PPI_CHENSET_CH0_Disabled|macro|PPI_CHENSET_CH0_Disabled
DECL|PPI_CHENSET_CH0_Enabled|macro|PPI_CHENSET_CH0_Enabled
DECL|PPI_CHENSET_CH0_Msk|macro|PPI_CHENSET_CH0_Msk
DECL|PPI_CHENSET_CH0_Pos|macro|PPI_CHENSET_CH0_Pos
DECL|PPI_CHENSET_CH0_Set|macro|PPI_CHENSET_CH0_Set
DECL|PPI_CHENSET_CH10_Disabled|macro|PPI_CHENSET_CH10_Disabled
DECL|PPI_CHENSET_CH10_Enabled|macro|PPI_CHENSET_CH10_Enabled
DECL|PPI_CHENSET_CH10_Msk|macro|PPI_CHENSET_CH10_Msk
DECL|PPI_CHENSET_CH10_Pos|macro|PPI_CHENSET_CH10_Pos
DECL|PPI_CHENSET_CH10_Set|macro|PPI_CHENSET_CH10_Set
DECL|PPI_CHENSET_CH11_Disabled|macro|PPI_CHENSET_CH11_Disabled
DECL|PPI_CHENSET_CH11_Enabled|macro|PPI_CHENSET_CH11_Enabled
DECL|PPI_CHENSET_CH11_Msk|macro|PPI_CHENSET_CH11_Msk
DECL|PPI_CHENSET_CH11_Pos|macro|PPI_CHENSET_CH11_Pos
DECL|PPI_CHENSET_CH11_Set|macro|PPI_CHENSET_CH11_Set
DECL|PPI_CHENSET_CH12_Disabled|macro|PPI_CHENSET_CH12_Disabled
DECL|PPI_CHENSET_CH12_Enabled|macro|PPI_CHENSET_CH12_Enabled
DECL|PPI_CHENSET_CH12_Msk|macro|PPI_CHENSET_CH12_Msk
DECL|PPI_CHENSET_CH12_Pos|macro|PPI_CHENSET_CH12_Pos
DECL|PPI_CHENSET_CH12_Set|macro|PPI_CHENSET_CH12_Set
DECL|PPI_CHENSET_CH13_Disabled|macro|PPI_CHENSET_CH13_Disabled
DECL|PPI_CHENSET_CH13_Enabled|macro|PPI_CHENSET_CH13_Enabled
DECL|PPI_CHENSET_CH13_Msk|macro|PPI_CHENSET_CH13_Msk
DECL|PPI_CHENSET_CH13_Pos|macro|PPI_CHENSET_CH13_Pos
DECL|PPI_CHENSET_CH13_Set|macro|PPI_CHENSET_CH13_Set
DECL|PPI_CHENSET_CH14_Disabled|macro|PPI_CHENSET_CH14_Disabled
DECL|PPI_CHENSET_CH14_Enabled|macro|PPI_CHENSET_CH14_Enabled
DECL|PPI_CHENSET_CH14_Msk|macro|PPI_CHENSET_CH14_Msk
DECL|PPI_CHENSET_CH14_Pos|macro|PPI_CHENSET_CH14_Pos
DECL|PPI_CHENSET_CH14_Set|macro|PPI_CHENSET_CH14_Set
DECL|PPI_CHENSET_CH15_Disabled|macro|PPI_CHENSET_CH15_Disabled
DECL|PPI_CHENSET_CH15_Enabled|macro|PPI_CHENSET_CH15_Enabled
DECL|PPI_CHENSET_CH15_Msk|macro|PPI_CHENSET_CH15_Msk
DECL|PPI_CHENSET_CH15_Pos|macro|PPI_CHENSET_CH15_Pos
DECL|PPI_CHENSET_CH15_Set|macro|PPI_CHENSET_CH15_Set
DECL|PPI_CHENSET_CH1_Disabled|macro|PPI_CHENSET_CH1_Disabled
DECL|PPI_CHENSET_CH1_Enabled|macro|PPI_CHENSET_CH1_Enabled
DECL|PPI_CHENSET_CH1_Msk|macro|PPI_CHENSET_CH1_Msk
DECL|PPI_CHENSET_CH1_Pos|macro|PPI_CHENSET_CH1_Pos
DECL|PPI_CHENSET_CH1_Set|macro|PPI_CHENSET_CH1_Set
DECL|PPI_CHENSET_CH20_Disabled|macro|PPI_CHENSET_CH20_Disabled
DECL|PPI_CHENSET_CH20_Enabled|macro|PPI_CHENSET_CH20_Enabled
DECL|PPI_CHENSET_CH20_Msk|macro|PPI_CHENSET_CH20_Msk
DECL|PPI_CHENSET_CH20_Pos|macro|PPI_CHENSET_CH20_Pos
DECL|PPI_CHENSET_CH20_Set|macro|PPI_CHENSET_CH20_Set
DECL|PPI_CHENSET_CH21_Disabled|macro|PPI_CHENSET_CH21_Disabled
DECL|PPI_CHENSET_CH21_Enabled|macro|PPI_CHENSET_CH21_Enabled
DECL|PPI_CHENSET_CH21_Msk|macro|PPI_CHENSET_CH21_Msk
DECL|PPI_CHENSET_CH21_Pos|macro|PPI_CHENSET_CH21_Pos
DECL|PPI_CHENSET_CH21_Set|macro|PPI_CHENSET_CH21_Set
DECL|PPI_CHENSET_CH22_Disabled|macro|PPI_CHENSET_CH22_Disabled
DECL|PPI_CHENSET_CH22_Enabled|macro|PPI_CHENSET_CH22_Enabled
DECL|PPI_CHENSET_CH22_Msk|macro|PPI_CHENSET_CH22_Msk
DECL|PPI_CHENSET_CH22_Pos|macro|PPI_CHENSET_CH22_Pos
DECL|PPI_CHENSET_CH22_Set|macro|PPI_CHENSET_CH22_Set
DECL|PPI_CHENSET_CH23_Disabled|macro|PPI_CHENSET_CH23_Disabled
DECL|PPI_CHENSET_CH23_Enabled|macro|PPI_CHENSET_CH23_Enabled
DECL|PPI_CHENSET_CH23_Msk|macro|PPI_CHENSET_CH23_Msk
DECL|PPI_CHENSET_CH23_Pos|macro|PPI_CHENSET_CH23_Pos
DECL|PPI_CHENSET_CH23_Set|macro|PPI_CHENSET_CH23_Set
DECL|PPI_CHENSET_CH24_Disabled|macro|PPI_CHENSET_CH24_Disabled
DECL|PPI_CHENSET_CH24_Enabled|macro|PPI_CHENSET_CH24_Enabled
DECL|PPI_CHENSET_CH24_Msk|macro|PPI_CHENSET_CH24_Msk
DECL|PPI_CHENSET_CH24_Pos|macro|PPI_CHENSET_CH24_Pos
DECL|PPI_CHENSET_CH24_Set|macro|PPI_CHENSET_CH24_Set
DECL|PPI_CHENSET_CH25_Disabled|macro|PPI_CHENSET_CH25_Disabled
DECL|PPI_CHENSET_CH25_Enabled|macro|PPI_CHENSET_CH25_Enabled
DECL|PPI_CHENSET_CH25_Msk|macro|PPI_CHENSET_CH25_Msk
DECL|PPI_CHENSET_CH25_Pos|macro|PPI_CHENSET_CH25_Pos
DECL|PPI_CHENSET_CH25_Set|macro|PPI_CHENSET_CH25_Set
DECL|PPI_CHENSET_CH26_Disabled|macro|PPI_CHENSET_CH26_Disabled
DECL|PPI_CHENSET_CH26_Enabled|macro|PPI_CHENSET_CH26_Enabled
DECL|PPI_CHENSET_CH26_Msk|macro|PPI_CHENSET_CH26_Msk
DECL|PPI_CHENSET_CH26_Pos|macro|PPI_CHENSET_CH26_Pos
DECL|PPI_CHENSET_CH26_Set|macro|PPI_CHENSET_CH26_Set
DECL|PPI_CHENSET_CH27_Disabled|macro|PPI_CHENSET_CH27_Disabled
DECL|PPI_CHENSET_CH27_Enabled|macro|PPI_CHENSET_CH27_Enabled
DECL|PPI_CHENSET_CH27_Msk|macro|PPI_CHENSET_CH27_Msk
DECL|PPI_CHENSET_CH27_Pos|macro|PPI_CHENSET_CH27_Pos
DECL|PPI_CHENSET_CH27_Set|macro|PPI_CHENSET_CH27_Set
DECL|PPI_CHENSET_CH28_Disabled|macro|PPI_CHENSET_CH28_Disabled
DECL|PPI_CHENSET_CH28_Enabled|macro|PPI_CHENSET_CH28_Enabled
DECL|PPI_CHENSET_CH28_Msk|macro|PPI_CHENSET_CH28_Msk
DECL|PPI_CHENSET_CH28_Pos|macro|PPI_CHENSET_CH28_Pos
DECL|PPI_CHENSET_CH28_Set|macro|PPI_CHENSET_CH28_Set
DECL|PPI_CHENSET_CH29_Disabled|macro|PPI_CHENSET_CH29_Disabled
DECL|PPI_CHENSET_CH29_Enabled|macro|PPI_CHENSET_CH29_Enabled
DECL|PPI_CHENSET_CH29_Msk|macro|PPI_CHENSET_CH29_Msk
DECL|PPI_CHENSET_CH29_Pos|macro|PPI_CHENSET_CH29_Pos
DECL|PPI_CHENSET_CH29_Set|macro|PPI_CHENSET_CH29_Set
DECL|PPI_CHENSET_CH2_Disabled|macro|PPI_CHENSET_CH2_Disabled
DECL|PPI_CHENSET_CH2_Enabled|macro|PPI_CHENSET_CH2_Enabled
DECL|PPI_CHENSET_CH2_Msk|macro|PPI_CHENSET_CH2_Msk
DECL|PPI_CHENSET_CH2_Pos|macro|PPI_CHENSET_CH2_Pos
DECL|PPI_CHENSET_CH2_Set|macro|PPI_CHENSET_CH2_Set
DECL|PPI_CHENSET_CH30_Disabled|macro|PPI_CHENSET_CH30_Disabled
DECL|PPI_CHENSET_CH30_Enabled|macro|PPI_CHENSET_CH30_Enabled
DECL|PPI_CHENSET_CH30_Msk|macro|PPI_CHENSET_CH30_Msk
DECL|PPI_CHENSET_CH30_Pos|macro|PPI_CHENSET_CH30_Pos
DECL|PPI_CHENSET_CH30_Set|macro|PPI_CHENSET_CH30_Set
DECL|PPI_CHENSET_CH31_Disabled|macro|PPI_CHENSET_CH31_Disabled
DECL|PPI_CHENSET_CH31_Enabled|macro|PPI_CHENSET_CH31_Enabled
DECL|PPI_CHENSET_CH31_Msk|macro|PPI_CHENSET_CH31_Msk
DECL|PPI_CHENSET_CH31_Pos|macro|PPI_CHENSET_CH31_Pos
DECL|PPI_CHENSET_CH31_Set|macro|PPI_CHENSET_CH31_Set
DECL|PPI_CHENSET_CH3_Disabled|macro|PPI_CHENSET_CH3_Disabled
DECL|PPI_CHENSET_CH3_Enabled|macro|PPI_CHENSET_CH3_Enabled
DECL|PPI_CHENSET_CH3_Msk|macro|PPI_CHENSET_CH3_Msk
DECL|PPI_CHENSET_CH3_Pos|macro|PPI_CHENSET_CH3_Pos
DECL|PPI_CHENSET_CH3_Set|macro|PPI_CHENSET_CH3_Set
DECL|PPI_CHENSET_CH4_Disabled|macro|PPI_CHENSET_CH4_Disabled
DECL|PPI_CHENSET_CH4_Enabled|macro|PPI_CHENSET_CH4_Enabled
DECL|PPI_CHENSET_CH4_Msk|macro|PPI_CHENSET_CH4_Msk
DECL|PPI_CHENSET_CH4_Pos|macro|PPI_CHENSET_CH4_Pos
DECL|PPI_CHENSET_CH4_Set|macro|PPI_CHENSET_CH4_Set
DECL|PPI_CHENSET_CH5_Disabled|macro|PPI_CHENSET_CH5_Disabled
DECL|PPI_CHENSET_CH5_Enabled|macro|PPI_CHENSET_CH5_Enabled
DECL|PPI_CHENSET_CH5_Msk|macro|PPI_CHENSET_CH5_Msk
DECL|PPI_CHENSET_CH5_Pos|macro|PPI_CHENSET_CH5_Pos
DECL|PPI_CHENSET_CH5_Set|macro|PPI_CHENSET_CH5_Set
DECL|PPI_CHENSET_CH6_Disabled|macro|PPI_CHENSET_CH6_Disabled
DECL|PPI_CHENSET_CH6_Enabled|macro|PPI_CHENSET_CH6_Enabled
DECL|PPI_CHENSET_CH6_Msk|macro|PPI_CHENSET_CH6_Msk
DECL|PPI_CHENSET_CH6_Pos|macro|PPI_CHENSET_CH6_Pos
DECL|PPI_CHENSET_CH6_Set|macro|PPI_CHENSET_CH6_Set
DECL|PPI_CHENSET_CH7_Disabled|macro|PPI_CHENSET_CH7_Disabled
DECL|PPI_CHENSET_CH7_Enabled|macro|PPI_CHENSET_CH7_Enabled
DECL|PPI_CHENSET_CH7_Msk|macro|PPI_CHENSET_CH7_Msk
DECL|PPI_CHENSET_CH7_Pos|macro|PPI_CHENSET_CH7_Pos
DECL|PPI_CHENSET_CH7_Set|macro|PPI_CHENSET_CH7_Set
DECL|PPI_CHENSET_CH8_Disabled|macro|PPI_CHENSET_CH8_Disabled
DECL|PPI_CHENSET_CH8_Enabled|macro|PPI_CHENSET_CH8_Enabled
DECL|PPI_CHENSET_CH8_Msk|macro|PPI_CHENSET_CH8_Msk
DECL|PPI_CHENSET_CH8_Pos|macro|PPI_CHENSET_CH8_Pos
DECL|PPI_CHENSET_CH8_Set|macro|PPI_CHENSET_CH8_Set
DECL|PPI_CHENSET_CH9_Disabled|macro|PPI_CHENSET_CH9_Disabled
DECL|PPI_CHENSET_CH9_Enabled|macro|PPI_CHENSET_CH9_Enabled
DECL|PPI_CHENSET_CH9_Msk|macro|PPI_CHENSET_CH9_Msk
DECL|PPI_CHENSET_CH9_Pos|macro|PPI_CHENSET_CH9_Pos
DECL|PPI_CHENSET_CH9_Set|macro|PPI_CHENSET_CH9_Set
DECL|PPI_CHEN_CH0_Disabled|macro|PPI_CHEN_CH0_Disabled
DECL|PPI_CHEN_CH0_Enabled|macro|PPI_CHEN_CH0_Enabled
DECL|PPI_CHEN_CH0_Msk|macro|PPI_CHEN_CH0_Msk
DECL|PPI_CHEN_CH0_Pos|macro|PPI_CHEN_CH0_Pos
DECL|PPI_CHEN_CH10_Disabled|macro|PPI_CHEN_CH10_Disabled
DECL|PPI_CHEN_CH10_Enabled|macro|PPI_CHEN_CH10_Enabled
DECL|PPI_CHEN_CH10_Msk|macro|PPI_CHEN_CH10_Msk
DECL|PPI_CHEN_CH10_Pos|macro|PPI_CHEN_CH10_Pos
DECL|PPI_CHEN_CH11_Disabled|macro|PPI_CHEN_CH11_Disabled
DECL|PPI_CHEN_CH11_Enabled|macro|PPI_CHEN_CH11_Enabled
DECL|PPI_CHEN_CH11_Msk|macro|PPI_CHEN_CH11_Msk
DECL|PPI_CHEN_CH11_Pos|macro|PPI_CHEN_CH11_Pos
DECL|PPI_CHEN_CH12_Disabled|macro|PPI_CHEN_CH12_Disabled
DECL|PPI_CHEN_CH12_Enabled|macro|PPI_CHEN_CH12_Enabled
DECL|PPI_CHEN_CH12_Msk|macro|PPI_CHEN_CH12_Msk
DECL|PPI_CHEN_CH12_Pos|macro|PPI_CHEN_CH12_Pos
DECL|PPI_CHEN_CH13_Disabled|macro|PPI_CHEN_CH13_Disabled
DECL|PPI_CHEN_CH13_Enabled|macro|PPI_CHEN_CH13_Enabled
DECL|PPI_CHEN_CH13_Msk|macro|PPI_CHEN_CH13_Msk
DECL|PPI_CHEN_CH13_Pos|macro|PPI_CHEN_CH13_Pos
DECL|PPI_CHEN_CH14_Disabled|macro|PPI_CHEN_CH14_Disabled
DECL|PPI_CHEN_CH14_Enabled|macro|PPI_CHEN_CH14_Enabled
DECL|PPI_CHEN_CH14_Msk|macro|PPI_CHEN_CH14_Msk
DECL|PPI_CHEN_CH14_Pos|macro|PPI_CHEN_CH14_Pos
DECL|PPI_CHEN_CH15_Disabled|macro|PPI_CHEN_CH15_Disabled
DECL|PPI_CHEN_CH15_Enabled|macro|PPI_CHEN_CH15_Enabled
DECL|PPI_CHEN_CH15_Msk|macro|PPI_CHEN_CH15_Msk
DECL|PPI_CHEN_CH15_Pos|macro|PPI_CHEN_CH15_Pos
DECL|PPI_CHEN_CH1_Disabled|macro|PPI_CHEN_CH1_Disabled
DECL|PPI_CHEN_CH1_Enabled|macro|PPI_CHEN_CH1_Enabled
DECL|PPI_CHEN_CH1_Msk|macro|PPI_CHEN_CH1_Msk
DECL|PPI_CHEN_CH1_Pos|macro|PPI_CHEN_CH1_Pos
DECL|PPI_CHEN_CH20_Disabled|macro|PPI_CHEN_CH20_Disabled
DECL|PPI_CHEN_CH20_Enabled|macro|PPI_CHEN_CH20_Enabled
DECL|PPI_CHEN_CH20_Msk|macro|PPI_CHEN_CH20_Msk
DECL|PPI_CHEN_CH20_Pos|macro|PPI_CHEN_CH20_Pos
DECL|PPI_CHEN_CH21_Disabled|macro|PPI_CHEN_CH21_Disabled
DECL|PPI_CHEN_CH21_Enabled|macro|PPI_CHEN_CH21_Enabled
DECL|PPI_CHEN_CH21_Msk|macro|PPI_CHEN_CH21_Msk
DECL|PPI_CHEN_CH21_Pos|macro|PPI_CHEN_CH21_Pos
DECL|PPI_CHEN_CH22_Disabled|macro|PPI_CHEN_CH22_Disabled
DECL|PPI_CHEN_CH22_Enabled|macro|PPI_CHEN_CH22_Enabled
DECL|PPI_CHEN_CH22_Msk|macro|PPI_CHEN_CH22_Msk
DECL|PPI_CHEN_CH22_Pos|macro|PPI_CHEN_CH22_Pos
DECL|PPI_CHEN_CH23_Disabled|macro|PPI_CHEN_CH23_Disabled
DECL|PPI_CHEN_CH23_Enabled|macro|PPI_CHEN_CH23_Enabled
DECL|PPI_CHEN_CH23_Msk|macro|PPI_CHEN_CH23_Msk
DECL|PPI_CHEN_CH23_Pos|macro|PPI_CHEN_CH23_Pos
DECL|PPI_CHEN_CH24_Disabled|macro|PPI_CHEN_CH24_Disabled
DECL|PPI_CHEN_CH24_Enabled|macro|PPI_CHEN_CH24_Enabled
DECL|PPI_CHEN_CH24_Msk|macro|PPI_CHEN_CH24_Msk
DECL|PPI_CHEN_CH24_Pos|macro|PPI_CHEN_CH24_Pos
DECL|PPI_CHEN_CH25_Disabled|macro|PPI_CHEN_CH25_Disabled
DECL|PPI_CHEN_CH25_Enabled|macro|PPI_CHEN_CH25_Enabled
DECL|PPI_CHEN_CH25_Msk|macro|PPI_CHEN_CH25_Msk
DECL|PPI_CHEN_CH25_Pos|macro|PPI_CHEN_CH25_Pos
DECL|PPI_CHEN_CH26_Disabled|macro|PPI_CHEN_CH26_Disabled
DECL|PPI_CHEN_CH26_Enabled|macro|PPI_CHEN_CH26_Enabled
DECL|PPI_CHEN_CH26_Msk|macro|PPI_CHEN_CH26_Msk
DECL|PPI_CHEN_CH26_Pos|macro|PPI_CHEN_CH26_Pos
DECL|PPI_CHEN_CH27_Disabled|macro|PPI_CHEN_CH27_Disabled
DECL|PPI_CHEN_CH27_Enabled|macro|PPI_CHEN_CH27_Enabled
DECL|PPI_CHEN_CH27_Msk|macro|PPI_CHEN_CH27_Msk
DECL|PPI_CHEN_CH27_Pos|macro|PPI_CHEN_CH27_Pos
DECL|PPI_CHEN_CH28_Disabled|macro|PPI_CHEN_CH28_Disabled
DECL|PPI_CHEN_CH28_Enabled|macro|PPI_CHEN_CH28_Enabled
DECL|PPI_CHEN_CH28_Msk|macro|PPI_CHEN_CH28_Msk
DECL|PPI_CHEN_CH28_Pos|macro|PPI_CHEN_CH28_Pos
DECL|PPI_CHEN_CH29_Disabled|macro|PPI_CHEN_CH29_Disabled
DECL|PPI_CHEN_CH29_Enabled|macro|PPI_CHEN_CH29_Enabled
DECL|PPI_CHEN_CH29_Msk|macro|PPI_CHEN_CH29_Msk
DECL|PPI_CHEN_CH29_Pos|macro|PPI_CHEN_CH29_Pos
DECL|PPI_CHEN_CH2_Disabled|macro|PPI_CHEN_CH2_Disabled
DECL|PPI_CHEN_CH2_Enabled|macro|PPI_CHEN_CH2_Enabled
DECL|PPI_CHEN_CH2_Msk|macro|PPI_CHEN_CH2_Msk
DECL|PPI_CHEN_CH2_Pos|macro|PPI_CHEN_CH2_Pos
DECL|PPI_CHEN_CH30_Disabled|macro|PPI_CHEN_CH30_Disabled
DECL|PPI_CHEN_CH30_Enabled|macro|PPI_CHEN_CH30_Enabled
DECL|PPI_CHEN_CH30_Msk|macro|PPI_CHEN_CH30_Msk
DECL|PPI_CHEN_CH30_Pos|macro|PPI_CHEN_CH30_Pos
DECL|PPI_CHEN_CH31_Disabled|macro|PPI_CHEN_CH31_Disabled
DECL|PPI_CHEN_CH31_Enabled|macro|PPI_CHEN_CH31_Enabled
DECL|PPI_CHEN_CH31_Msk|macro|PPI_CHEN_CH31_Msk
DECL|PPI_CHEN_CH31_Pos|macro|PPI_CHEN_CH31_Pos
DECL|PPI_CHEN_CH3_Disabled|macro|PPI_CHEN_CH3_Disabled
DECL|PPI_CHEN_CH3_Enabled|macro|PPI_CHEN_CH3_Enabled
DECL|PPI_CHEN_CH3_Msk|macro|PPI_CHEN_CH3_Msk
DECL|PPI_CHEN_CH3_Pos|macro|PPI_CHEN_CH3_Pos
DECL|PPI_CHEN_CH4_Disabled|macro|PPI_CHEN_CH4_Disabled
DECL|PPI_CHEN_CH4_Enabled|macro|PPI_CHEN_CH4_Enabled
DECL|PPI_CHEN_CH4_Msk|macro|PPI_CHEN_CH4_Msk
DECL|PPI_CHEN_CH4_Pos|macro|PPI_CHEN_CH4_Pos
DECL|PPI_CHEN_CH5_Disabled|macro|PPI_CHEN_CH5_Disabled
DECL|PPI_CHEN_CH5_Enabled|macro|PPI_CHEN_CH5_Enabled
DECL|PPI_CHEN_CH5_Msk|macro|PPI_CHEN_CH5_Msk
DECL|PPI_CHEN_CH5_Pos|macro|PPI_CHEN_CH5_Pos
DECL|PPI_CHEN_CH6_Disabled|macro|PPI_CHEN_CH6_Disabled
DECL|PPI_CHEN_CH6_Enabled|macro|PPI_CHEN_CH6_Enabled
DECL|PPI_CHEN_CH6_Msk|macro|PPI_CHEN_CH6_Msk
DECL|PPI_CHEN_CH6_Pos|macro|PPI_CHEN_CH6_Pos
DECL|PPI_CHEN_CH7_Disabled|macro|PPI_CHEN_CH7_Disabled
DECL|PPI_CHEN_CH7_Enabled|macro|PPI_CHEN_CH7_Enabled
DECL|PPI_CHEN_CH7_Msk|macro|PPI_CHEN_CH7_Msk
DECL|PPI_CHEN_CH7_Pos|macro|PPI_CHEN_CH7_Pos
DECL|PPI_CHEN_CH8_Disabled|macro|PPI_CHEN_CH8_Disabled
DECL|PPI_CHEN_CH8_Enabled|macro|PPI_CHEN_CH8_Enabled
DECL|PPI_CHEN_CH8_Msk|macro|PPI_CHEN_CH8_Msk
DECL|PPI_CHEN_CH8_Pos|macro|PPI_CHEN_CH8_Pos
DECL|PPI_CHEN_CH9_Disabled|macro|PPI_CHEN_CH9_Disabled
DECL|PPI_CHEN_CH9_Enabled|macro|PPI_CHEN_CH9_Enabled
DECL|PPI_CHEN_CH9_Msk|macro|PPI_CHEN_CH9_Msk
DECL|PPI_CHEN_CH9_Pos|macro|PPI_CHEN_CH9_Pos
DECL|PPI_CHG_CH0_Excluded|macro|PPI_CHG_CH0_Excluded
DECL|PPI_CHG_CH0_Included|macro|PPI_CHG_CH0_Included
DECL|PPI_CHG_CH0_Msk|macro|PPI_CHG_CH0_Msk
DECL|PPI_CHG_CH0_Pos|macro|PPI_CHG_CH0_Pos
DECL|PPI_CHG_CH10_Excluded|macro|PPI_CHG_CH10_Excluded
DECL|PPI_CHG_CH10_Included|macro|PPI_CHG_CH10_Included
DECL|PPI_CHG_CH10_Msk|macro|PPI_CHG_CH10_Msk
DECL|PPI_CHG_CH10_Pos|macro|PPI_CHG_CH10_Pos
DECL|PPI_CHG_CH11_Excluded|macro|PPI_CHG_CH11_Excluded
DECL|PPI_CHG_CH11_Included|macro|PPI_CHG_CH11_Included
DECL|PPI_CHG_CH11_Msk|macro|PPI_CHG_CH11_Msk
DECL|PPI_CHG_CH11_Pos|macro|PPI_CHG_CH11_Pos
DECL|PPI_CHG_CH12_Excluded|macro|PPI_CHG_CH12_Excluded
DECL|PPI_CHG_CH12_Included|macro|PPI_CHG_CH12_Included
DECL|PPI_CHG_CH12_Msk|macro|PPI_CHG_CH12_Msk
DECL|PPI_CHG_CH12_Pos|macro|PPI_CHG_CH12_Pos
DECL|PPI_CHG_CH13_Excluded|macro|PPI_CHG_CH13_Excluded
DECL|PPI_CHG_CH13_Included|macro|PPI_CHG_CH13_Included
DECL|PPI_CHG_CH13_Msk|macro|PPI_CHG_CH13_Msk
DECL|PPI_CHG_CH13_Pos|macro|PPI_CHG_CH13_Pos
DECL|PPI_CHG_CH14_Excluded|macro|PPI_CHG_CH14_Excluded
DECL|PPI_CHG_CH14_Included|macro|PPI_CHG_CH14_Included
DECL|PPI_CHG_CH14_Msk|macro|PPI_CHG_CH14_Msk
DECL|PPI_CHG_CH14_Pos|macro|PPI_CHG_CH14_Pos
DECL|PPI_CHG_CH15_Excluded|macro|PPI_CHG_CH15_Excluded
DECL|PPI_CHG_CH15_Included|macro|PPI_CHG_CH15_Included
DECL|PPI_CHG_CH15_Msk|macro|PPI_CHG_CH15_Msk
DECL|PPI_CHG_CH15_Pos|macro|PPI_CHG_CH15_Pos
DECL|PPI_CHG_CH1_Excluded|macro|PPI_CHG_CH1_Excluded
DECL|PPI_CHG_CH1_Included|macro|PPI_CHG_CH1_Included
DECL|PPI_CHG_CH1_Msk|macro|PPI_CHG_CH1_Msk
DECL|PPI_CHG_CH1_Pos|macro|PPI_CHG_CH1_Pos
DECL|PPI_CHG_CH20_Excluded|macro|PPI_CHG_CH20_Excluded
DECL|PPI_CHG_CH20_Included|macro|PPI_CHG_CH20_Included
DECL|PPI_CHG_CH20_Msk|macro|PPI_CHG_CH20_Msk
DECL|PPI_CHG_CH20_Pos|macro|PPI_CHG_CH20_Pos
DECL|PPI_CHG_CH21_Excluded|macro|PPI_CHG_CH21_Excluded
DECL|PPI_CHG_CH21_Included|macro|PPI_CHG_CH21_Included
DECL|PPI_CHG_CH21_Msk|macro|PPI_CHG_CH21_Msk
DECL|PPI_CHG_CH21_Pos|macro|PPI_CHG_CH21_Pos
DECL|PPI_CHG_CH22_Excluded|macro|PPI_CHG_CH22_Excluded
DECL|PPI_CHG_CH22_Included|macro|PPI_CHG_CH22_Included
DECL|PPI_CHG_CH22_Msk|macro|PPI_CHG_CH22_Msk
DECL|PPI_CHG_CH22_Pos|macro|PPI_CHG_CH22_Pos
DECL|PPI_CHG_CH23_Excluded|macro|PPI_CHG_CH23_Excluded
DECL|PPI_CHG_CH23_Included|macro|PPI_CHG_CH23_Included
DECL|PPI_CHG_CH23_Msk|macro|PPI_CHG_CH23_Msk
DECL|PPI_CHG_CH23_Pos|macro|PPI_CHG_CH23_Pos
DECL|PPI_CHG_CH24_Excluded|macro|PPI_CHG_CH24_Excluded
DECL|PPI_CHG_CH24_Included|macro|PPI_CHG_CH24_Included
DECL|PPI_CHG_CH24_Msk|macro|PPI_CHG_CH24_Msk
DECL|PPI_CHG_CH24_Pos|macro|PPI_CHG_CH24_Pos
DECL|PPI_CHG_CH25_Excluded|macro|PPI_CHG_CH25_Excluded
DECL|PPI_CHG_CH25_Included|macro|PPI_CHG_CH25_Included
DECL|PPI_CHG_CH25_Msk|macro|PPI_CHG_CH25_Msk
DECL|PPI_CHG_CH25_Pos|macro|PPI_CHG_CH25_Pos
DECL|PPI_CHG_CH26_Excluded|macro|PPI_CHG_CH26_Excluded
DECL|PPI_CHG_CH26_Included|macro|PPI_CHG_CH26_Included
DECL|PPI_CHG_CH26_Msk|macro|PPI_CHG_CH26_Msk
DECL|PPI_CHG_CH26_Pos|macro|PPI_CHG_CH26_Pos
DECL|PPI_CHG_CH27_Excluded|macro|PPI_CHG_CH27_Excluded
DECL|PPI_CHG_CH27_Included|macro|PPI_CHG_CH27_Included
DECL|PPI_CHG_CH27_Msk|macro|PPI_CHG_CH27_Msk
DECL|PPI_CHG_CH27_Pos|macro|PPI_CHG_CH27_Pos
DECL|PPI_CHG_CH28_Excluded|macro|PPI_CHG_CH28_Excluded
DECL|PPI_CHG_CH28_Included|macro|PPI_CHG_CH28_Included
DECL|PPI_CHG_CH28_Msk|macro|PPI_CHG_CH28_Msk
DECL|PPI_CHG_CH28_Pos|macro|PPI_CHG_CH28_Pos
DECL|PPI_CHG_CH29_Excluded|macro|PPI_CHG_CH29_Excluded
DECL|PPI_CHG_CH29_Included|macro|PPI_CHG_CH29_Included
DECL|PPI_CHG_CH29_Msk|macro|PPI_CHG_CH29_Msk
DECL|PPI_CHG_CH29_Pos|macro|PPI_CHG_CH29_Pos
DECL|PPI_CHG_CH2_Excluded|macro|PPI_CHG_CH2_Excluded
DECL|PPI_CHG_CH2_Included|macro|PPI_CHG_CH2_Included
DECL|PPI_CHG_CH2_Msk|macro|PPI_CHG_CH2_Msk
DECL|PPI_CHG_CH2_Pos|macro|PPI_CHG_CH2_Pos
DECL|PPI_CHG_CH30_Excluded|macro|PPI_CHG_CH30_Excluded
DECL|PPI_CHG_CH30_Included|macro|PPI_CHG_CH30_Included
DECL|PPI_CHG_CH30_Msk|macro|PPI_CHG_CH30_Msk
DECL|PPI_CHG_CH30_Pos|macro|PPI_CHG_CH30_Pos
DECL|PPI_CHG_CH31_Excluded|macro|PPI_CHG_CH31_Excluded
DECL|PPI_CHG_CH31_Included|macro|PPI_CHG_CH31_Included
DECL|PPI_CHG_CH31_Msk|macro|PPI_CHG_CH31_Msk
DECL|PPI_CHG_CH31_Pos|macro|PPI_CHG_CH31_Pos
DECL|PPI_CHG_CH3_Excluded|macro|PPI_CHG_CH3_Excluded
DECL|PPI_CHG_CH3_Included|macro|PPI_CHG_CH3_Included
DECL|PPI_CHG_CH3_Msk|macro|PPI_CHG_CH3_Msk
DECL|PPI_CHG_CH3_Pos|macro|PPI_CHG_CH3_Pos
DECL|PPI_CHG_CH4_Excluded|macro|PPI_CHG_CH4_Excluded
DECL|PPI_CHG_CH4_Included|macro|PPI_CHG_CH4_Included
DECL|PPI_CHG_CH4_Msk|macro|PPI_CHG_CH4_Msk
DECL|PPI_CHG_CH4_Pos|macro|PPI_CHG_CH4_Pos
DECL|PPI_CHG_CH5_Excluded|macro|PPI_CHG_CH5_Excluded
DECL|PPI_CHG_CH5_Included|macro|PPI_CHG_CH5_Included
DECL|PPI_CHG_CH5_Msk|macro|PPI_CHG_CH5_Msk
DECL|PPI_CHG_CH5_Pos|macro|PPI_CHG_CH5_Pos
DECL|PPI_CHG_CH6_Excluded|macro|PPI_CHG_CH6_Excluded
DECL|PPI_CHG_CH6_Included|macro|PPI_CHG_CH6_Included
DECL|PPI_CHG_CH6_Msk|macro|PPI_CHG_CH6_Msk
DECL|PPI_CHG_CH6_Pos|macro|PPI_CHG_CH6_Pos
DECL|PPI_CHG_CH7_Excluded|macro|PPI_CHG_CH7_Excluded
DECL|PPI_CHG_CH7_Included|macro|PPI_CHG_CH7_Included
DECL|PPI_CHG_CH7_Msk|macro|PPI_CHG_CH7_Msk
DECL|PPI_CHG_CH7_Pos|macro|PPI_CHG_CH7_Pos
DECL|PPI_CHG_CH8_Excluded|macro|PPI_CHG_CH8_Excluded
DECL|PPI_CHG_CH8_Included|macro|PPI_CHG_CH8_Included
DECL|PPI_CHG_CH8_Msk|macro|PPI_CHG_CH8_Msk
DECL|PPI_CHG_CH8_Pos|macro|PPI_CHG_CH8_Pos
DECL|PPI_CHG_CH9_Excluded|macro|PPI_CHG_CH9_Excluded
DECL|PPI_CHG_CH9_Included|macro|PPI_CHG_CH9_Included
DECL|PPI_CHG_CH9_Msk|macro|PPI_CHG_CH9_Msk
DECL|PPI_CHG_CH9_Pos|macro|PPI_CHG_CH9_Pos
DECL|QDEC_ACCDBLREAD_ACCDBLREAD_Msk|macro|QDEC_ACCDBLREAD_ACCDBLREAD_Msk
DECL|QDEC_ACCDBLREAD_ACCDBLREAD_Pos|macro|QDEC_ACCDBLREAD_ACCDBLREAD_Pos
DECL|QDEC_ACCDBL_ACCDBL_Msk|macro|QDEC_ACCDBL_ACCDBL_Msk
DECL|QDEC_ACCDBL_ACCDBL_Pos|macro|QDEC_ACCDBL_ACCDBL_Pos
DECL|QDEC_DBFEN_DBFEN_Disabled|macro|QDEC_DBFEN_DBFEN_Disabled
DECL|QDEC_DBFEN_DBFEN_Enabled|macro|QDEC_DBFEN_DBFEN_Enabled
DECL|QDEC_DBFEN_DBFEN_Msk|macro|QDEC_DBFEN_DBFEN_Msk
DECL|QDEC_DBFEN_DBFEN_Pos|macro|QDEC_DBFEN_DBFEN_Pos
DECL|QDEC_ENABLE_ENABLE_Disabled|macro|QDEC_ENABLE_ENABLE_Disabled
DECL|QDEC_ENABLE_ENABLE_Enabled|macro|QDEC_ENABLE_ENABLE_Enabled
DECL|QDEC_ENABLE_ENABLE_Msk|macro|QDEC_ENABLE_ENABLE_Msk
DECL|QDEC_ENABLE_ENABLE_Pos|macro|QDEC_ENABLE_ENABLE_Pos
DECL|QDEC_INTENCLR_ACCOF_Clear|macro|QDEC_INTENCLR_ACCOF_Clear
DECL|QDEC_INTENCLR_ACCOF_Disabled|macro|QDEC_INTENCLR_ACCOF_Disabled
DECL|QDEC_INTENCLR_ACCOF_Enabled|macro|QDEC_INTENCLR_ACCOF_Enabled
DECL|QDEC_INTENCLR_ACCOF_Msk|macro|QDEC_INTENCLR_ACCOF_Msk
DECL|QDEC_INTENCLR_ACCOF_Pos|macro|QDEC_INTENCLR_ACCOF_Pos
DECL|QDEC_INTENCLR_REPORTRDY_Clear|macro|QDEC_INTENCLR_REPORTRDY_Clear
DECL|QDEC_INTENCLR_REPORTRDY_Disabled|macro|QDEC_INTENCLR_REPORTRDY_Disabled
DECL|QDEC_INTENCLR_REPORTRDY_Enabled|macro|QDEC_INTENCLR_REPORTRDY_Enabled
DECL|QDEC_INTENCLR_REPORTRDY_Msk|macro|QDEC_INTENCLR_REPORTRDY_Msk
DECL|QDEC_INTENCLR_REPORTRDY_Pos|macro|QDEC_INTENCLR_REPORTRDY_Pos
DECL|QDEC_INTENCLR_SAMPLERDY_Clear|macro|QDEC_INTENCLR_SAMPLERDY_Clear
DECL|QDEC_INTENCLR_SAMPLERDY_Disabled|macro|QDEC_INTENCLR_SAMPLERDY_Disabled
DECL|QDEC_INTENCLR_SAMPLERDY_Enabled|macro|QDEC_INTENCLR_SAMPLERDY_Enabled
DECL|QDEC_INTENCLR_SAMPLERDY_Msk|macro|QDEC_INTENCLR_SAMPLERDY_Msk
DECL|QDEC_INTENCLR_SAMPLERDY_Pos|macro|QDEC_INTENCLR_SAMPLERDY_Pos
DECL|QDEC_INTENSET_ACCOF_Disabled|macro|QDEC_INTENSET_ACCOF_Disabled
DECL|QDEC_INTENSET_ACCOF_Enabled|macro|QDEC_INTENSET_ACCOF_Enabled
DECL|QDEC_INTENSET_ACCOF_Msk|macro|QDEC_INTENSET_ACCOF_Msk
DECL|QDEC_INTENSET_ACCOF_Pos|macro|QDEC_INTENSET_ACCOF_Pos
DECL|QDEC_INTENSET_ACCOF_Set|macro|QDEC_INTENSET_ACCOF_Set
DECL|QDEC_INTENSET_REPORTRDY_Disabled|macro|QDEC_INTENSET_REPORTRDY_Disabled
DECL|QDEC_INTENSET_REPORTRDY_Enabled|macro|QDEC_INTENSET_REPORTRDY_Enabled
DECL|QDEC_INTENSET_REPORTRDY_Msk|macro|QDEC_INTENSET_REPORTRDY_Msk
DECL|QDEC_INTENSET_REPORTRDY_Pos|macro|QDEC_INTENSET_REPORTRDY_Pos
DECL|QDEC_INTENSET_REPORTRDY_Set|macro|QDEC_INTENSET_REPORTRDY_Set
DECL|QDEC_INTENSET_SAMPLERDY_Disabled|macro|QDEC_INTENSET_SAMPLERDY_Disabled
DECL|QDEC_INTENSET_SAMPLERDY_Enabled|macro|QDEC_INTENSET_SAMPLERDY_Enabled
DECL|QDEC_INTENSET_SAMPLERDY_Msk|macro|QDEC_INTENSET_SAMPLERDY_Msk
DECL|QDEC_INTENSET_SAMPLERDY_Pos|macro|QDEC_INTENSET_SAMPLERDY_Pos
DECL|QDEC_INTENSET_SAMPLERDY_Set|macro|QDEC_INTENSET_SAMPLERDY_Set
DECL|QDEC_LEDPOL_LEDPOL_ActiveHigh|macro|QDEC_LEDPOL_LEDPOL_ActiveHigh
DECL|QDEC_LEDPOL_LEDPOL_ActiveLow|macro|QDEC_LEDPOL_LEDPOL_ActiveLow
DECL|QDEC_LEDPOL_LEDPOL_Msk|macro|QDEC_LEDPOL_LEDPOL_Msk
DECL|QDEC_LEDPOL_LEDPOL_Pos|macro|QDEC_LEDPOL_LEDPOL_Pos
DECL|QDEC_LEDPRE_LEDPRE_Msk|macro|QDEC_LEDPRE_LEDPRE_Msk
DECL|QDEC_LEDPRE_LEDPRE_Pos|macro|QDEC_LEDPRE_LEDPRE_Pos
DECL|QDEC_POWER_POWER_Disabled|macro|QDEC_POWER_POWER_Disabled
DECL|QDEC_POWER_POWER_Enabled|macro|QDEC_POWER_POWER_Enabled
DECL|QDEC_POWER_POWER_Msk|macro|QDEC_POWER_POWER_Msk
DECL|QDEC_POWER_POWER_Pos|macro|QDEC_POWER_POWER_Pos
DECL|QDEC_REPORTPER_REPORTPER_10Smpl|macro|QDEC_REPORTPER_REPORTPER_10Smpl
DECL|QDEC_REPORTPER_REPORTPER_120Smpl|macro|QDEC_REPORTPER_REPORTPER_120Smpl
DECL|QDEC_REPORTPER_REPORTPER_160Smpl|macro|QDEC_REPORTPER_REPORTPER_160Smpl
DECL|QDEC_REPORTPER_REPORTPER_200Smpl|macro|QDEC_REPORTPER_REPORTPER_200Smpl
DECL|QDEC_REPORTPER_REPORTPER_240Smpl|macro|QDEC_REPORTPER_REPORTPER_240Smpl
DECL|QDEC_REPORTPER_REPORTPER_280Smpl|macro|QDEC_REPORTPER_REPORTPER_280Smpl
DECL|QDEC_REPORTPER_REPORTPER_40Smpl|macro|QDEC_REPORTPER_REPORTPER_40Smpl
DECL|QDEC_REPORTPER_REPORTPER_80Smpl|macro|QDEC_REPORTPER_REPORTPER_80Smpl
DECL|QDEC_REPORTPER_REPORTPER_Msk|macro|QDEC_REPORTPER_REPORTPER_Msk
DECL|QDEC_REPORTPER_REPORTPER_Pos|macro|QDEC_REPORTPER_REPORTPER_Pos
DECL|QDEC_SAMPLEPER_SAMPLEPER_1024us|macro|QDEC_SAMPLEPER_SAMPLEPER_1024us
DECL|QDEC_SAMPLEPER_SAMPLEPER_128us|macro|QDEC_SAMPLEPER_SAMPLEPER_128us
DECL|QDEC_SAMPLEPER_SAMPLEPER_16384us|macro|QDEC_SAMPLEPER_SAMPLEPER_16384us
DECL|QDEC_SAMPLEPER_SAMPLEPER_2048us|macro|QDEC_SAMPLEPER_SAMPLEPER_2048us
DECL|QDEC_SAMPLEPER_SAMPLEPER_256us|macro|QDEC_SAMPLEPER_SAMPLEPER_256us
DECL|QDEC_SAMPLEPER_SAMPLEPER_4096us|macro|QDEC_SAMPLEPER_SAMPLEPER_4096us
DECL|QDEC_SAMPLEPER_SAMPLEPER_512us|macro|QDEC_SAMPLEPER_SAMPLEPER_512us
DECL|QDEC_SAMPLEPER_SAMPLEPER_8192us|macro|QDEC_SAMPLEPER_SAMPLEPER_8192us
DECL|QDEC_SAMPLEPER_SAMPLEPER_Msk|macro|QDEC_SAMPLEPER_SAMPLEPER_Msk
DECL|QDEC_SAMPLEPER_SAMPLEPER_Pos|macro|QDEC_SAMPLEPER_SAMPLEPER_Pos
DECL|QDEC_SAMPLE_SAMPLE_Msk|macro|QDEC_SAMPLE_SAMPLE_Msk
DECL|QDEC_SAMPLE_SAMPLE_Pos|macro|QDEC_SAMPLE_SAMPLE_Pos
DECL|QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled|macro|QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled
DECL|QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled|macro|QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled
DECL|QDEC_SHORTS_REPORTRDY_READCLRACC_Msk|macro|QDEC_SHORTS_REPORTRDY_READCLRACC_Msk
DECL|QDEC_SHORTS_REPORTRDY_READCLRACC_Pos|macro|QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
DECL|QDEC_SHORTS_SAMPLERDY_STOP_Disabled|macro|QDEC_SHORTS_SAMPLERDY_STOP_Disabled
DECL|QDEC_SHORTS_SAMPLERDY_STOP_Enabled|macro|QDEC_SHORTS_SAMPLERDY_STOP_Enabled
DECL|QDEC_SHORTS_SAMPLERDY_STOP_Msk|macro|QDEC_SHORTS_SAMPLERDY_STOP_Msk
DECL|QDEC_SHORTS_SAMPLERDY_STOP_Pos|macro|QDEC_SHORTS_SAMPLERDY_STOP_Pos
DECL|RADIO_CRCCNF_LEN_Disabled|macro|RADIO_CRCCNF_LEN_Disabled
DECL|RADIO_CRCCNF_LEN_Msk|macro|RADIO_CRCCNF_LEN_Msk
DECL|RADIO_CRCCNF_LEN_One|macro|RADIO_CRCCNF_LEN_One
DECL|RADIO_CRCCNF_LEN_Pos|macro|RADIO_CRCCNF_LEN_Pos
DECL|RADIO_CRCCNF_LEN_Three|macro|RADIO_CRCCNF_LEN_Three
DECL|RADIO_CRCCNF_LEN_Two|macro|RADIO_CRCCNF_LEN_Two
DECL|RADIO_CRCCNF_SKIPADDR_Include|macro|RADIO_CRCCNF_SKIPADDR_Include
DECL|RADIO_CRCCNF_SKIPADDR_Msk|macro|RADIO_CRCCNF_SKIPADDR_Msk
DECL|RADIO_CRCCNF_SKIPADDR_Pos|macro|RADIO_CRCCNF_SKIPADDR_Pos
DECL|RADIO_CRCCNF_SKIPADDR_Skip|macro|RADIO_CRCCNF_SKIPADDR_Skip
DECL|RADIO_CRCINIT_CRCINIT_Msk|macro|RADIO_CRCINIT_CRCINIT_Msk
DECL|RADIO_CRCINIT_CRCINIT_Pos|macro|RADIO_CRCINIT_CRCINIT_Pos
DECL|RADIO_CRCPOLY_CRCPOLY_Msk|macro|RADIO_CRCPOLY_CRCPOLY_Msk
DECL|RADIO_CRCPOLY_CRCPOLY_Pos|macro|RADIO_CRCPOLY_CRCPOLY_Pos
DECL|RADIO_CRCSTATUS_CRCSTATUS_CRCError|macro|RADIO_CRCSTATUS_CRCSTATUS_CRCError
DECL|RADIO_CRCSTATUS_CRCSTATUS_CRCOk|macro|RADIO_CRCSTATUS_CRCSTATUS_CRCOk
DECL|RADIO_CRCSTATUS_CRCSTATUS_Msk|macro|RADIO_CRCSTATUS_CRCSTATUS_Msk
DECL|RADIO_CRCSTATUS_CRCSTATUS_Pos|macro|RADIO_CRCSTATUS_CRCSTATUS_Pos
DECL|RADIO_DACNF_ENA0_Disabled|macro|RADIO_DACNF_ENA0_Disabled
DECL|RADIO_DACNF_ENA0_Enabled|macro|RADIO_DACNF_ENA0_Enabled
DECL|RADIO_DACNF_ENA0_Msk|macro|RADIO_DACNF_ENA0_Msk
DECL|RADIO_DACNF_ENA0_Pos|macro|RADIO_DACNF_ENA0_Pos
DECL|RADIO_DACNF_ENA1_Disabled|macro|RADIO_DACNF_ENA1_Disabled
DECL|RADIO_DACNF_ENA1_Enabled|macro|RADIO_DACNF_ENA1_Enabled
DECL|RADIO_DACNF_ENA1_Msk|macro|RADIO_DACNF_ENA1_Msk
DECL|RADIO_DACNF_ENA1_Pos|macro|RADIO_DACNF_ENA1_Pos
DECL|RADIO_DACNF_ENA2_Disabled|macro|RADIO_DACNF_ENA2_Disabled
DECL|RADIO_DACNF_ENA2_Enabled|macro|RADIO_DACNF_ENA2_Enabled
DECL|RADIO_DACNF_ENA2_Msk|macro|RADIO_DACNF_ENA2_Msk
DECL|RADIO_DACNF_ENA2_Pos|macro|RADIO_DACNF_ENA2_Pos
DECL|RADIO_DACNF_ENA3_Disabled|macro|RADIO_DACNF_ENA3_Disabled
DECL|RADIO_DACNF_ENA3_Enabled|macro|RADIO_DACNF_ENA3_Enabled
DECL|RADIO_DACNF_ENA3_Msk|macro|RADIO_DACNF_ENA3_Msk
DECL|RADIO_DACNF_ENA3_Pos|macro|RADIO_DACNF_ENA3_Pos
DECL|RADIO_DACNF_ENA4_Disabled|macro|RADIO_DACNF_ENA4_Disabled
DECL|RADIO_DACNF_ENA4_Enabled|macro|RADIO_DACNF_ENA4_Enabled
DECL|RADIO_DACNF_ENA4_Msk|macro|RADIO_DACNF_ENA4_Msk
DECL|RADIO_DACNF_ENA4_Pos|macro|RADIO_DACNF_ENA4_Pos
DECL|RADIO_DACNF_ENA5_Disabled|macro|RADIO_DACNF_ENA5_Disabled
DECL|RADIO_DACNF_ENA5_Enabled|macro|RADIO_DACNF_ENA5_Enabled
DECL|RADIO_DACNF_ENA5_Msk|macro|RADIO_DACNF_ENA5_Msk
DECL|RADIO_DACNF_ENA5_Pos|macro|RADIO_DACNF_ENA5_Pos
DECL|RADIO_DACNF_ENA6_Disabled|macro|RADIO_DACNF_ENA6_Disabled
DECL|RADIO_DACNF_ENA6_Enabled|macro|RADIO_DACNF_ENA6_Enabled
DECL|RADIO_DACNF_ENA6_Msk|macro|RADIO_DACNF_ENA6_Msk
DECL|RADIO_DACNF_ENA6_Pos|macro|RADIO_DACNF_ENA6_Pos
DECL|RADIO_DACNF_ENA7_Disabled|macro|RADIO_DACNF_ENA7_Disabled
DECL|RADIO_DACNF_ENA7_Enabled|macro|RADIO_DACNF_ENA7_Enabled
DECL|RADIO_DACNF_ENA7_Msk|macro|RADIO_DACNF_ENA7_Msk
DECL|RADIO_DACNF_ENA7_Pos|macro|RADIO_DACNF_ENA7_Pos
DECL|RADIO_DACNF_TXADD0_Msk|macro|RADIO_DACNF_TXADD0_Msk
DECL|RADIO_DACNF_TXADD0_Pos|macro|RADIO_DACNF_TXADD0_Pos
DECL|RADIO_DACNF_TXADD1_Msk|macro|RADIO_DACNF_TXADD1_Msk
DECL|RADIO_DACNF_TXADD1_Pos|macro|RADIO_DACNF_TXADD1_Pos
DECL|RADIO_DACNF_TXADD2_Msk|macro|RADIO_DACNF_TXADD2_Msk
DECL|RADIO_DACNF_TXADD2_Pos|macro|RADIO_DACNF_TXADD2_Pos
DECL|RADIO_DACNF_TXADD3_Msk|macro|RADIO_DACNF_TXADD3_Msk
DECL|RADIO_DACNF_TXADD3_Pos|macro|RADIO_DACNF_TXADD3_Pos
DECL|RADIO_DACNF_TXADD4_Msk|macro|RADIO_DACNF_TXADD4_Msk
DECL|RADIO_DACNF_TXADD4_Pos|macro|RADIO_DACNF_TXADD4_Pos
DECL|RADIO_DACNF_TXADD5_Msk|macro|RADIO_DACNF_TXADD5_Msk
DECL|RADIO_DACNF_TXADD5_Pos|macro|RADIO_DACNF_TXADD5_Pos
DECL|RADIO_DACNF_TXADD6_Msk|macro|RADIO_DACNF_TXADD6_Msk
DECL|RADIO_DACNF_TXADD6_Pos|macro|RADIO_DACNF_TXADD6_Pos
DECL|RADIO_DACNF_TXADD7_Msk|macro|RADIO_DACNF_TXADD7_Msk
DECL|RADIO_DACNF_TXADD7_Pos|macro|RADIO_DACNF_TXADD7_Pos
DECL|RADIO_DAI_DAI_Msk|macro|RADIO_DAI_DAI_Msk
DECL|RADIO_DAI_DAI_Pos|macro|RADIO_DAI_DAI_Pos
DECL|RADIO_DAP_DAP_Msk|macro|RADIO_DAP_DAP_Msk
DECL|RADIO_DAP_DAP_Pos|macro|RADIO_DAP_DAP_Pos
DECL|RADIO_DATAWHITEIV_DATAWHITEIV_Msk|macro|RADIO_DATAWHITEIV_DATAWHITEIV_Msk
DECL|RADIO_DATAWHITEIV_DATAWHITEIV_Pos|macro|RADIO_DATAWHITEIV_DATAWHITEIV_Pos
DECL|RADIO_FREQUENCY_FREQUENCY_Msk|macro|RADIO_FREQUENCY_FREQUENCY_Msk
DECL|RADIO_FREQUENCY_FREQUENCY_Pos|macro|RADIO_FREQUENCY_FREQUENCY_Pos
DECL|RADIO_INTENCLR_ADDRESS_Clear|macro|RADIO_INTENCLR_ADDRESS_Clear
DECL|RADIO_INTENCLR_ADDRESS_Disabled|macro|RADIO_INTENCLR_ADDRESS_Disabled
DECL|RADIO_INTENCLR_ADDRESS_Enabled|macro|RADIO_INTENCLR_ADDRESS_Enabled
DECL|RADIO_INTENCLR_ADDRESS_Msk|macro|RADIO_INTENCLR_ADDRESS_Msk
DECL|RADIO_INTENCLR_ADDRESS_Pos|macro|RADIO_INTENCLR_ADDRESS_Pos
DECL|RADIO_INTENCLR_BCMATCH_Clear|macro|RADIO_INTENCLR_BCMATCH_Clear
DECL|RADIO_INTENCLR_BCMATCH_Disabled|macro|RADIO_INTENCLR_BCMATCH_Disabled
DECL|RADIO_INTENCLR_BCMATCH_Enabled|macro|RADIO_INTENCLR_BCMATCH_Enabled
DECL|RADIO_INTENCLR_BCMATCH_Msk|macro|RADIO_INTENCLR_BCMATCH_Msk
DECL|RADIO_INTENCLR_BCMATCH_Pos|macro|RADIO_INTENCLR_BCMATCH_Pos
DECL|RADIO_INTENCLR_DEVMATCH_Clear|macro|RADIO_INTENCLR_DEVMATCH_Clear
DECL|RADIO_INTENCLR_DEVMATCH_Disabled|macro|RADIO_INTENCLR_DEVMATCH_Disabled
DECL|RADIO_INTENCLR_DEVMATCH_Enabled|macro|RADIO_INTENCLR_DEVMATCH_Enabled
DECL|RADIO_INTENCLR_DEVMATCH_Msk|macro|RADIO_INTENCLR_DEVMATCH_Msk
DECL|RADIO_INTENCLR_DEVMATCH_Pos|macro|RADIO_INTENCLR_DEVMATCH_Pos
DECL|RADIO_INTENCLR_DEVMISS_Clear|macro|RADIO_INTENCLR_DEVMISS_Clear
DECL|RADIO_INTENCLR_DEVMISS_Disabled|macro|RADIO_INTENCLR_DEVMISS_Disabled
DECL|RADIO_INTENCLR_DEVMISS_Enabled|macro|RADIO_INTENCLR_DEVMISS_Enabled
DECL|RADIO_INTENCLR_DEVMISS_Msk|macro|RADIO_INTENCLR_DEVMISS_Msk
DECL|RADIO_INTENCLR_DEVMISS_Pos|macro|RADIO_INTENCLR_DEVMISS_Pos
DECL|RADIO_INTENCLR_DISABLED_Clear|macro|RADIO_INTENCLR_DISABLED_Clear
DECL|RADIO_INTENCLR_DISABLED_Disabled|macro|RADIO_INTENCLR_DISABLED_Disabled
DECL|RADIO_INTENCLR_DISABLED_Enabled|macro|RADIO_INTENCLR_DISABLED_Enabled
DECL|RADIO_INTENCLR_DISABLED_Msk|macro|RADIO_INTENCLR_DISABLED_Msk
DECL|RADIO_INTENCLR_DISABLED_Pos|macro|RADIO_INTENCLR_DISABLED_Pos
DECL|RADIO_INTENCLR_END_Clear|macro|RADIO_INTENCLR_END_Clear
DECL|RADIO_INTENCLR_END_Disabled|macro|RADIO_INTENCLR_END_Disabled
DECL|RADIO_INTENCLR_END_Enabled|macro|RADIO_INTENCLR_END_Enabled
DECL|RADIO_INTENCLR_END_Msk|macro|RADIO_INTENCLR_END_Msk
DECL|RADIO_INTENCLR_END_Pos|macro|RADIO_INTENCLR_END_Pos
DECL|RADIO_INTENCLR_PAYLOAD_Clear|macro|RADIO_INTENCLR_PAYLOAD_Clear
DECL|RADIO_INTENCLR_PAYLOAD_Disabled|macro|RADIO_INTENCLR_PAYLOAD_Disabled
DECL|RADIO_INTENCLR_PAYLOAD_Enabled|macro|RADIO_INTENCLR_PAYLOAD_Enabled
DECL|RADIO_INTENCLR_PAYLOAD_Msk|macro|RADIO_INTENCLR_PAYLOAD_Msk
DECL|RADIO_INTENCLR_PAYLOAD_Pos|macro|RADIO_INTENCLR_PAYLOAD_Pos
DECL|RADIO_INTENCLR_READY_Clear|macro|RADIO_INTENCLR_READY_Clear
DECL|RADIO_INTENCLR_READY_Disabled|macro|RADIO_INTENCLR_READY_Disabled
DECL|RADIO_INTENCLR_READY_Enabled|macro|RADIO_INTENCLR_READY_Enabled
DECL|RADIO_INTENCLR_READY_Msk|macro|RADIO_INTENCLR_READY_Msk
DECL|RADIO_INTENCLR_READY_Pos|macro|RADIO_INTENCLR_READY_Pos
DECL|RADIO_INTENCLR_RSSIEND_Clear|macro|RADIO_INTENCLR_RSSIEND_Clear
DECL|RADIO_INTENCLR_RSSIEND_Disabled|macro|RADIO_INTENCLR_RSSIEND_Disabled
DECL|RADIO_INTENCLR_RSSIEND_Enabled|macro|RADIO_INTENCLR_RSSIEND_Enabled
DECL|RADIO_INTENCLR_RSSIEND_Msk|macro|RADIO_INTENCLR_RSSIEND_Msk
DECL|RADIO_INTENCLR_RSSIEND_Pos|macro|RADIO_INTENCLR_RSSIEND_Pos
DECL|RADIO_INTENSET_ADDRESS_Disabled|macro|RADIO_INTENSET_ADDRESS_Disabled
DECL|RADIO_INTENSET_ADDRESS_Enabled|macro|RADIO_INTENSET_ADDRESS_Enabled
DECL|RADIO_INTENSET_ADDRESS_Msk|macro|RADIO_INTENSET_ADDRESS_Msk
DECL|RADIO_INTENSET_ADDRESS_Pos|macro|RADIO_INTENSET_ADDRESS_Pos
DECL|RADIO_INTENSET_ADDRESS_Set|macro|RADIO_INTENSET_ADDRESS_Set
DECL|RADIO_INTENSET_BCMATCH_Disabled|macro|RADIO_INTENSET_BCMATCH_Disabled
DECL|RADIO_INTENSET_BCMATCH_Enabled|macro|RADIO_INTENSET_BCMATCH_Enabled
DECL|RADIO_INTENSET_BCMATCH_Msk|macro|RADIO_INTENSET_BCMATCH_Msk
DECL|RADIO_INTENSET_BCMATCH_Pos|macro|RADIO_INTENSET_BCMATCH_Pos
DECL|RADIO_INTENSET_BCMATCH_Set|macro|RADIO_INTENSET_BCMATCH_Set
DECL|RADIO_INTENSET_DEVMATCH_Disabled|macro|RADIO_INTENSET_DEVMATCH_Disabled
DECL|RADIO_INTENSET_DEVMATCH_Enabled|macro|RADIO_INTENSET_DEVMATCH_Enabled
DECL|RADIO_INTENSET_DEVMATCH_Msk|macro|RADIO_INTENSET_DEVMATCH_Msk
DECL|RADIO_INTENSET_DEVMATCH_Pos|macro|RADIO_INTENSET_DEVMATCH_Pos
DECL|RADIO_INTENSET_DEVMATCH_Set|macro|RADIO_INTENSET_DEVMATCH_Set
DECL|RADIO_INTENSET_DEVMISS_Disabled|macro|RADIO_INTENSET_DEVMISS_Disabled
DECL|RADIO_INTENSET_DEVMISS_Enabled|macro|RADIO_INTENSET_DEVMISS_Enabled
DECL|RADIO_INTENSET_DEVMISS_Msk|macro|RADIO_INTENSET_DEVMISS_Msk
DECL|RADIO_INTENSET_DEVMISS_Pos|macro|RADIO_INTENSET_DEVMISS_Pos
DECL|RADIO_INTENSET_DEVMISS_Set|macro|RADIO_INTENSET_DEVMISS_Set
DECL|RADIO_INTENSET_DISABLED_Disabled|macro|RADIO_INTENSET_DISABLED_Disabled
DECL|RADIO_INTENSET_DISABLED_Enabled|macro|RADIO_INTENSET_DISABLED_Enabled
DECL|RADIO_INTENSET_DISABLED_Msk|macro|RADIO_INTENSET_DISABLED_Msk
DECL|RADIO_INTENSET_DISABLED_Pos|macro|RADIO_INTENSET_DISABLED_Pos
DECL|RADIO_INTENSET_DISABLED_Set|macro|RADIO_INTENSET_DISABLED_Set
DECL|RADIO_INTENSET_END_Disabled|macro|RADIO_INTENSET_END_Disabled
DECL|RADIO_INTENSET_END_Enabled|macro|RADIO_INTENSET_END_Enabled
DECL|RADIO_INTENSET_END_Msk|macro|RADIO_INTENSET_END_Msk
DECL|RADIO_INTENSET_END_Pos|macro|RADIO_INTENSET_END_Pos
DECL|RADIO_INTENSET_END_Set|macro|RADIO_INTENSET_END_Set
DECL|RADIO_INTENSET_PAYLOAD_Disabled|macro|RADIO_INTENSET_PAYLOAD_Disabled
DECL|RADIO_INTENSET_PAYLOAD_Enabled|macro|RADIO_INTENSET_PAYLOAD_Enabled
DECL|RADIO_INTENSET_PAYLOAD_Msk|macro|RADIO_INTENSET_PAYLOAD_Msk
DECL|RADIO_INTENSET_PAYLOAD_Pos|macro|RADIO_INTENSET_PAYLOAD_Pos
DECL|RADIO_INTENSET_PAYLOAD_Set|macro|RADIO_INTENSET_PAYLOAD_Set
DECL|RADIO_INTENSET_READY_Disabled|macro|RADIO_INTENSET_READY_Disabled
DECL|RADIO_INTENSET_READY_Enabled|macro|RADIO_INTENSET_READY_Enabled
DECL|RADIO_INTENSET_READY_Msk|macro|RADIO_INTENSET_READY_Msk
DECL|RADIO_INTENSET_READY_Pos|macro|RADIO_INTENSET_READY_Pos
DECL|RADIO_INTENSET_READY_Set|macro|RADIO_INTENSET_READY_Set
DECL|RADIO_INTENSET_RSSIEND_Disabled|macro|RADIO_INTENSET_RSSIEND_Disabled
DECL|RADIO_INTENSET_RSSIEND_Enabled|macro|RADIO_INTENSET_RSSIEND_Enabled
DECL|RADIO_INTENSET_RSSIEND_Msk|macro|RADIO_INTENSET_RSSIEND_Msk
DECL|RADIO_INTENSET_RSSIEND_Pos|macro|RADIO_INTENSET_RSSIEND_Pos
DECL|RADIO_INTENSET_RSSIEND_Set|macro|RADIO_INTENSET_RSSIEND_Set
DECL|RADIO_MODE_MODE_Ble_1Mbit|macro|RADIO_MODE_MODE_Ble_1Mbit
DECL|RADIO_MODE_MODE_Msk|macro|RADIO_MODE_MODE_Msk
DECL|RADIO_MODE_MODE_Nrf_1Mbit|macro|RADIO_MODE_MODE_Nrf_1Mbit
DECL|RADIO_MODE_MODE_Nrf_250Kbit|macro|RADIO_MODE_MODE_Nrf_250Kbit
DECL|RADIO_MODE_MODE_Nrf_2Mbit|macro|RADIO_MODE_MODE_Nrf_2Mbit
DECL|RADIO_MODE_MODE_Pos|macro|RADIO_MODE_MODE_Pos
DECL|RADIO_OVERRIDE0_OVERRIDE0_Msk|macro|RADIO_OVERRIDE0_OVERRIDE0_Msk
DECL|RADIO_OVERRIDE0_OVERRIDE0_Pos|macro|RADIO_OVERRIDE0_OVERRIDE0_Pos
DECL|RADIO_OVERRIDE1_OVERRIDE1_Msk|macro|RADIO_OVERRIDE1_OVERRIDE1_Msk
DECL|RADIO_OVERRIDE1_OVERRIDE1_Pos|macro|RADIO_OVERRIDE1_OVERRIDE1_Pos
DECL|RADIO_OVERRIDE2_OVERRIDE2_Msk|macro|RADIO_OVERRIDE2_OVERRIDE2_Msk
DECL|RADIO_OVERRIDE2_OVERRIDE2_Pos|macro|RADIO_OVERRIDE2_OVERRIDE2_Pos
DECL|RADIO_OVERRIDE3_OVERRIDE3_Msk|macro|RADIO_OVERRIDE3_OVERRIDE3_Msk
DECL|RADIO_OVERRIDE3_OVERRIDE3_Pos|macro|RADIO_OVERRIDE3_OVERRIDE3_Pos
DECL|RADIO_OVERRIDE4_ENABLE_Disabled|macro|RADIO_OVERRIDE4_ENABLE_Disabled
DECL|RADIO_OVERRIDE4_ENABLE_Enabled|macro|RADIO_OVERRIDE4_ENABLE_Enabled
DECL|RADIO_OVERRIDE4_ENABLE_Msk|macro|RADIO_OVERRIDE4_ENABLE_Msk
DECL|RADIO_OVERRIDE4_ENABLE_Pos|macro|RADIO_OVERRIDE4_ENABLE_Pos
DECL|RADIO_OVERRIDE4_OVERRIDE4_Msk|macro|RADIO_OVERRIDE4_OVERRIDE4_Msk
DECL|RADIO_OVERRIDE4_OVERRIDE4_Pos|macro|RADIO_OVERRIDE4_OVERRIDE4_Pos
DECL|RADIO_PCNF0_LFLEN_Msk|macro|RADIO_PCNF0_LFLEN_Msk
DECL|RADIO_PCNF0_LFLEN_Pos|macro|RADIO_PCNF0_LFLEN_Pos
DECL|RADIO_PCNF0_S0LEN_Msk|macro|RADIO_PCNF0_S0LEN_Msk
DECL|RADIO_PCNF0_S0LEN_Pos|macro|RADIO_PCNF0_S0LEN_Pos
DECL|RADIO_PCNF0_S1LEN_Msk|macro|RADIO_PCNF0_S1LEN_Msk
DECL|RADIO_PCNF0_S1LEN_Pos|macro|RADIO_PCNF0_S1LEN_Pos
DECL|RADIO_PCNF1_BALEN_Msk|macro|RADIO_PCNF1_BALEN_Msk
DECL|RADIO_PCNF1_BALEN_Pos|macro|RADIO_PCNF1_BALEN_Pos
DECL|RADIO_PCNF1_ENDIAN_Big|macro|RADIO_PCNF1_ENDIAN_Big
DECL|RADIO_PCNF1_ENDIAN_Little|macro|RADIO_PCNF1_ENDIAN_Little
DECL|RADIO_PCNF1_ENDIAN_Msk|macro|RADIO_PCNF1_ENDIAN_Msk
DECL|RADIO_PCNF1_ENDIAN_Pos|macro|RADIO_PCNF1_ENDIAN_Pos
DECL|RADIO_PCNF1_MAXLEN_Msk|macro|RADIO_PCNF1_MAXLEN_Msk
DECL|RADIO_PCNF1_MAXLEN_Pos|macro|RADIO_PCNF1_MAXLEN_Pos
DECL|RADIO_PCNF1_STATLEN_Msk|macro|RADIO_PCNF1_STATLEN_Msk
DECL|RADIO_PCNF1_STATLEN_Pos|macro|RADIO_PCNF1_STATLEN_Pos
DECL|RADIO_PCNF1_WHITEEN_Disabled|macro|RADIO_PCNF1_WHITEEN_Disabled
DECL|RADIO_PCNF1_WHITEEN_Enabled|macro|RADIO_PCNF1_WHITEEN_Enabled
DECL|RADIO_PCNF1_WHITEEN_Msk|macro|RADIO_PCNF1_WHITEEN_Msk
DECL|RADIO_PCNF1_WHITEEN_Pos|macro|RADIO_PCNF1_WHITEEN_Pos
DECL|RADIO_POWER_POWER_Disabled|macro|RADIO_POWER_POWER_Disabled
DECL|RADIO_POWER_POWER_Enabled|macro|RADIO_POWER_POWER_Enabled
DECL|RADIO_POWER_POWER_Msk|macro|RADIO_POWER_POWER_Msk
DECL|RADIO_POWER_POWER_Pos|macro|RADIO_POWER_POWER_Pos
DECL|RADIO_PREFIX0_AP0_Msk|macro|RADIO_PREFIX0_AP0_Msk
DECL|RADIO_PREFIX0_AP0_Pos|macro|RADIO_PREFIX0_AP0_Pos
DECL|RADIO_PREFIX0_AP1_Msk|macro|RADIO_PREFIX0_AP1_Msk
DECL|RADIO_PREFIX0_AP1_Pos|macro|RADIO_PREFIX0_AP1_Pos
DECL|RADIO_PREFIX0_AP2_Msk|macro|RADIO_PREFIX0_AP2_Msk
DECL|RADIO_PREFIX0_AP2_Pos|macro|RADIO_PREFIX0_AP2_Pos
DECL|RADIO_PREFIX0_AP3_Msk|macro|RADIO_PREFIX0_AP3_Msk
DECL|RADIO_PREFIX0_AP3_Pos|macro|RADIO_PREFIX0_AP3_Pos
DECL|RADIO_PREFIX1_AP4_Msk|macro|RADIO_PREFIX1_AP4_Msk
DECL|RADIO_PREFIX1_AP4_Pos|macro|RADIO_PREFIX1_AP4_Pos
DECL|RADIO_PREFIX1_AP5_Msk|macro|RADIO_PREFIX1_AP5_Msk
DECL|RADIO_PREFIX1_AP5_Pos|macro|RADIO_PREFIX1_AP5_Pos
DECL|RADIO_PREFIX1_AP6_Msk|macro|RADIO_PREFIX1_AP6_Msk
DECL|RADIO_PREFIX1_AP6_Pos|macro|RADIO_PREFIX1_AP6_Pos
DECL|RADIO_PREFIX1_AP7_Msk|macro|RADIO_PREFIX1_AP7_Msk
DECL|RADIO_PREFIX1_AP7_Pos|macro|RADIO_PREFIX1_AP7_Pos
DECL|RADIO_RSSISAMPLE_RSSISAMPLE_Msk|macro|RADIO_RSSISAMPLE_RSSISAMPLE_Msk
DECL|RADIO_RSSISAMPLE_RSSISAMPLE_Pos|macro|RADIO_RSSISAMPLE_RSSISAMPLE_Pos
DECL|RADIO_RXADDRESSES_ADDR0_Disabled|macro|RADIO_RXADDRESSES_ADDR0_Disabled
DECL|RADIO_RXADDRESSES_ADDR0_Enabled|macro|RADIO_RXADDRESSES_ADDR0_Enabled
DECL|RADIO_RXADDRESSES_ADDR0_Msk|macro|RADIO_RXADDRESSES_ADDR0_Msk
DECL|RADIO_RXADDRESSES_ADDR0_Pos|macro|RADIO_RXADDRESSES_ADDR0_Pos
DECL|RADIO_RXADDRESSES_ADDR1_Disabled|macro|RADIO_RXADDRESSES_ADDR1_Disabled
DECL|RADIO_RXADDRESSES_ADDR1_Enabled|macro|RADIO_RXADDRESSES_ADDR1_Enabled
DECL|RADIO_RXADDRESSES_ADDR1_Msk|macro|RADIO_RXADDRESSES_ADDR1_Msk
DECL|RADIO_RXADDRESSES_ADDR1_Pos|macro|RADIO_RXADDRESSES_ADDR1_Pos
DECL|RADIO_RXADDRESSES_ADDR2_Disabled|macro|RADIO_RXADDRESSES_ADDR2_Disabled
DECL|RADIO_RXADDRESSES_ADDR2_Enabled|macro|RADIO_RXADDRESSES_ADDR2_Enabled
DECL|RADIO_RXADDRESSES_ADDR2_Msk|macro|RADIO_RXADDRESSES_ADDR2_Msk
DECL|RADIO_RXADDRESSES_ADDR2_Pos|macro|RADIO_RXADDRESSES_ADDR2_Pos
DECL|RADIO_RXADDRESSES_ADDR3_Disabled|macro|RADIO_RXADDRESSES_ADDR3_Disabled
DECL|RADIO_RXADDRESSES_ADDR3_Enabled|macro|RADIO_RXADDRESSES_ADDR3_Enabled
DECL|RADIO_RXADDRESSES_ADDR3_Msk|macro|RADIO_RXADDRESSES_ADDR3_Msk
DECL|RADIO_RXADDRESSES_ADDR3_Pos|macro|RADIO_RXADDRESSES_ADDR3_Pos
DECL|RADIO_RXADDRESSES_ADDR4_Disabled|macro|RADIO_RXADDRESSES_ADDR4_Disabled
DECL|RADIO_RXADDRESSES_ADDR4_Enabled|macro|RADIO_RXADDRESSES_ADDR4_Enabled
DECL|RADIO_RXADDRESSES_ADDR4_Msk|macro|RADIO_RXADDRESSES_ADDR4_Msk
DECL|RADIO_RXADDRESSES_ADDR4_Pos|macro|RADIO_RXADDRESSES_ADDR4_Pos
DECL|RADIO_RXADDRESSES_ADDR5_Disabled|macro|RADIO_RXADDRESSES_ADDR5_Disabled
DECL|RADIO_RXADDRESSES_ADDR5_Enabled|macro|RADIO_RXADDRESSES_ADDR5_Enabled
DECL|RADIO_RXADDRESSES_ADDR5_Msk|macro|RADIO_RXADDRESSES_ADDR5_Msk
DECL|RADIO_RXADDRESSES_ADDR5_Pos|macro|RADIO_RXADDRESSES_ADDR5_Pos
DECL|RADIO_RXADDRESSES_ADDR6_Disabled|macro|RADIO_RXADDRESSES_ADDR6_Disabled
DECL|RADIO_RXADDRESSES_ADDR6_Enabled|macro|RADIO_RXADDRESSES_ADDR6_Enabled
DECL|RADIO_RXADDRESSES_ADDR6_Msk|macro|RADIO_RXADDRESSES_ADDR6_Msk
DECL|RADIO_RXADDRESSES_ADDR6_Pos|macro|RADIO_RXADDRESSES_ADDR6_Pos
DECL|RADIO_RXADDRESSES_ADDR7_Disabled|macro|RADIO_RXADDRESSES_ADDR7_Disabled
DECL|RADIO_RXADDRESSES_ADDR7_Enabled|macro|RADIO_RXADDRESSES_ADDR7_Enabled
DECL|RADIO_RXADDRESSES_ADDR7_Msk|macro|RADIO_RXADDRESSES_ADDR7_Msk
DECL|RADIO_RXADDRESSES_ADDR7_Pos|macro|RADIO_RXADDRESSES_ADDR7_Pos
DECL|RADIO_RXCRC_RXCRC_Msk|macro|RADIO_RXCRC_RXCRC_Msk
DECL|RADIO_RXCRC_RXCRC_Pos|macro|RADIO_RXCRC_RXCRC_Pos
DECL|RADIO_RXMATCH_RXMATCH_Msk|macro|RADIO_RXMATCH_RXMATCH_Msk
DECL|RADIO_RXMATCH_RXMATCH_Pos|macro|RADIO_RXMATCH_RXMATCH_Pos
DECL|RADIO_SHORTS_ADDRESS_BCSTART_Disabled|macro|RADIO_SHORTS_ADDRESS_BCSTART_Disabled
DECL|RADIO_SHORTS_ADDRESS_BCSTART_Enabled|macro|RADIO_SHORTS_ADDRESS_BCSTART_Enabled
DECL|RADIO_SHORTS_ADDRESS_BCSTART_Msk|macro|RADIO_SHORTS_ADDRESS_BCSTART_Msk
DECL|RADIO_SHORTS_ADDRESS_BCSTART_Pos|macro|RADIO_SHORTS_ADDRESS_BCSTART_Pos
DECL|RADIO_SHORTS_ADDRESS_RSSISTART_Disabled|macro|RADIO_SHORTS_ADDRESS_RSSISTART_Disabled
DECL|RADIO_SHORTS_ADDRESS_RSSISTART_Enabled|macro|RADIO_SHORTS_ADDRESS_RSSISTART_Enabled
DECL|RADIO_SHORTS_ADDRESS_RSSISTART_Msk|macro|RADIO_SHORTS_ADDRESS_RSSISTART_Msk
DECL|RADIO_SHORTS_ADDRESS_RSSISTART_Pos|macro|RADIO_SHORTS_ADDRESS_RSSISTART_Pos
DECL|RADIO_SHORTS_DISABLED_RSSISTOP_Disabled|macro|RADIO_SHORTS_DISABLED_RSSISTOP_Disabled
DECL|RADIO_SHORTS_DISABLED_RSSISTOP_Enabled|macro|RADIO_SHORTS_DISABLED_RSSISTOP_Enabled
DECL|RADIO_SHORTS_DISABLED_RSSISTOP_Msk|macro|RADIO_SHORTS_DISABLED_RSSISTOP_Msk
DECL|RADIO_SHORTS_DISABLED_RSSISTOP_Pos|macro|RADIO_SHORTS_DISABLED_RSSISTOP_Pos
DECL|RADIO_SHORTS_DISABLED_RXEN_Disabled|macro|RADIO_SHORTS_DISABLED_RXEN_Disabled
DECL|RADIO_SHORTS_DISABLED_RXEN_Enabled|macro|RADIO_SHORTS_DISABLED_RXEN_Enabled
DECL|RADIO_SHORTS_DISABLED_RXEN_Msk|macro|RADIO_SHORTS_DISABLED_RXEN_Msk
DECL|RADIO_SHORTS_DISABLED_RXEN_Pos|macro|RADIO_SHORTS_DISABLED_RXEN_Pos
DECL|RADIO_SHORTS_DISABLED_TXEN_Disabled|macro|RADIO_SHORTS_DISABLED_TXEN_Disabled
DECL|RADIO_SHORTS_DISABLED_TXEN_Enabled|macro|RADIO_SHORTS_DISABLED_TXEN_Enabled
DECL|RADIO_SHORTS_DISABLED_TXEN_Msk|macro|RADIO_SHORTS_DISABLED_TXEN_Msk
DECL|RADIO_SHORTS_DISABLED_TXEN_Pos|macro|RADIO_SHORTS_DISABLED_TXEN_Pos
DECL|RADIO_SHORTS_END_DISABLE_Disabled|macro|RADIO_SHORTS_END_DISABLE_Disabled
DECL|RADIO_SHORTS_END_DISABLE_Enabled|macro|RADIO_SHORTS_END_DISABLE_Enabled
DECL|RADIO_SHORTS_END_DISABLE_Msk|macro|RADIO_SHORTS_END_DISABLE_Msk
DECL|RADIO_SHORTS_END_DISABLE_Pos|macro|RADIO_SHORTS_END_DISABLE_Pos
DECL|RADIO_SHORTS_END_START_Disabled|macro|RADIO_SHORTS_END_START_Disabled
DECL|RADIO_SHORTS_END_START_Enabled|macro|RADIO_SHORTS_END_START_Enabled
DECL|RADIO_SHORTS_END_START_Msk|macro|RADIO_SHORTS_END_START_Msk
DECL|RADIO_SHORTS_END_START_Pos|macro|RADIO_SHORTS_END_START_Pos
DECL|RADIO_SHORTS_READY_START_Disabled|macro|RADIO_SHORTS_READY_START_Disabled
DECL|RADIO_SHORTS_READY_START_Enabled|macro|RADIO_SHORTS_READY_START_Enabled
DECL|RADIO_SHORTS_READY_START_Msk|macro|RADIO_SHORTS_READY_START_Msk
DECL|RADIO_SHORTS_READY_START_Pos|macro|RADIO_SHORTS_READY_START_Pos
DECL|RADIO_STATE_STATE_Disabled|macro|RADIO_STATE_STATE_Disabled
DECL|RADIO_STATE_STATE_Msk|macro|RADIO_STATE_STATE_Msk
DECL|RADIO_STATE_STATE_Pos|macro|RADIO_STATE_STATE_Pos
DECL|RADIO_STATE_STATE_RxDisable|macro|RADIO_STATE_STATE_RxDisable
DECL|RADIO_STATE_STATE_RxIdle|macro|RADIO_STATE_STATE_RxIdle
DECL|RADIO_STATE_STATE_RxRu|macro|RADIO_STATE_STATE_RxRu
DECL|RADIO_STATE_STATE_Rx|macro|RADIO_STATE_STATE_Rx
DECL|RADIO_STATE_STATE_TxDisable|macro|RADIO_STATE_STATE_TxDisable
DECL|RADIO_STATE_STATE_TxIdle|macro|RADIO_STATE_STATE_TxIdle
DECL|RADIO_STATE_STATE_TxRu|macro|RADIO_STATE_STATE_TxRu
DECL|RADIO_STATE_STATE_Tx|macro|RADIO_STATE_STATE_Tx
DECL|RADIO_TEST_CONSTCARRIER_Disabled|macro|RADIO_TEST_CONSTCARRIER_Disabled
DECL|RADIO_TEST_CONSTCARRIER_Enabled|macro|RADIO_TEST_CONSTCARRIER_Enabled
DECL|RADIO_TEST_CONSTCARRIER_Msk|macro|RADIO_TEST_CONSTCARRIER_Msk
DECL|RADIO_TEST_CONSTCARRIER_Pos|macro|RADIO_TEST_CONSTCARRIER_Pos
DECL|RADIO_TEST_PLLLOCK_Disabled|macro|RADIO_TEST_PLLLOCK_Disabled
DECL|RADIO_TEST_PLLLOCK_Enabled|macro|RADIO_TEST_PLLLOCK_Enabled
DECL|RADIO_TEST_PLLLOCK_Msk|macro|RADIO_TEST_PLLLOCK_Msk
DECL|RADIO_TEST_PLLLOCK_Pos|macro|RADIO_TEST_PLLLOCK_Pos
DECL|RADIO_TIFS_TIFS_Msk|macro|RADIO_TIFS_TIFS_Msk
DECL|RADIO_TIFS_TIFS_Pos|macro|RADIO_TIFS_TIFS_Pos
DECL|RADIO_TXADDRESS_TXADDRESS_Msk|macro|RADIO_TXADDRESS_TXADDRESS_Msk
DECL|RADIO_TXADDRESS_TXADDRESS_Pos|macro|RADIO_TXADDRESS_TXADDRESS_Pos
DECL|RADIO_TXPOWER_TXPOWER_0dBm|macro|RADIO_TXPOWER_TXPOWER_0dBm
DECL|RADIO_TXPOWER_TXPOWER_Msk|macro|RADIO_TXPOWER_TXPOWER_Msk
DECL|RADIO_TXPOWER_TXPOWER_Neg12dBm|macro|RADIO_TXPOWER_TXPOWER_Neg12dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg16dBm|macro|RADIO_TXPOWER_TXPOWER_Neg16dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg20dBm|macro|RADIO_TXPOWER_TXPOWER_Neg20dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg30dBm|macro|RADIO_TXPOWER_TXPOWER_Neg30dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg4dBm|macro|RADIO_TXPOWER_TXPOWER_Neg4dBm
DECL|RADIO_TXPOWER_TXPOWER_Neg8dBm|macro|RADIO_TXPOWER_TXPOWER_Neg8dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos4dBm|macro|RADIO_TXPOWER_TXPOWER_Pos4dBm
DECL|RADIO_TXPOWER_TXPOWER_Pos|macro|RADIO_TXPOWER_TXPOWER_Pos
DECL|RNG_CONFIG_DERCEN_Disabled|macro|RNG_CONFIG_DERCEN_Disabled
DECL|RNG_CONFIG_DERCEN_Enabled|macro|RNG_CONFIG_DERCEN_Enabled
DECL|RNG_CONFIG_DERCEN_Msk|macro|RNG_CONFIG_DERCEN_Msk
DECL|RNG_CONFIG_DERCEN_Pos|macro|RNG_CONFIG_DERCEN_Pos
DECL|RNG_INTENCLR_VALRDY_Clear|macro|RNG_INTENCLR_VALRDY_Clear
DECL|RNG_INTENCLR_VALRDY_Disabled|macro|RNG_INTENCLR_VALRDY_Disabled
DECL|RNG_INTENCLR_VALRDY_Enabled|macro|RNG_INTENCLR_VALRDY_Enabled
DECL|RNG_INTENCLR_VALRDY_Msk|macro|RNG_INTENCLR_VALRDY_Msk
DECL|RNG_INTENCLR_VALRDY_Pos|macro|RNG_INTENCLR_VALRDY_Pos
DECL|RNG_INTENSET_VALRDY_Disabled|macro|RNG_INTENSET_VALRDY_Disabled
DECL|RNG_INTENSET_VALRDY_Enabled|macro|RNG_INTENSET_VALRDY_Enabled
DECL|RNG_INTENSET_VALRDY_Msk|macro|RNG_INTENSET_VALRDY_Msk
DECL|RNG_INTENSET_VALRDY_Pos|macro|RNG_INTENSET_VALRDY_Pos
DECL|RNG_INTENSET_VALRDY_Set|macro|RNG_INTENSET_VALRDY_Set
DECL|RNG_POWER_POWER_Disabled|macro|RNG_POWER_POWER_Disabled
DECL|RNG_POWER_POWER_Enabled|macro|RNG_POWER_POWER_Enabled
DECL|RNG_POWER_POWER_Msk|macro|RNG_POWER_POWER_Msk
DECL|RNG_POWER_POWER_Pos|macro|RNG_POWER_POWER_Pos
DECL|RNG_SHORTS_VALRDY_STOP_Disabled|macro|RNG_SHORTS_VALRDY_STOP_Disabled
DECL|RNG_SHORTS_VALRDY_STOP_Enabled|macro|RNG_SHORTS_VALRDY_STOP_Enabled
DECL|RNG_SHORTS_VALRDY_STOP_Msk|macro|RNG_SHORTS_VALRDY_STOP_Msk
DECL|RNG_SHORTS_VALRDY_STOP_Pos|macro|RNG_SHORTS_VALRDY_STOP_Pos
DECL|RNG_VALUE_VALUE_Msk|macro|RNG_VALUE_VALUE_Msk
DECL|RNG_VALUE_VALUE_Pos|macro|RNG_VALUE_VALUE_Pos
DECL|RTC_CC_COMPARE_Msk|macro|RTC_CC_COMPARE_Msk
DECL|RTC_CC_COMPARE_Pos|macro|RTC_CC_COMPARE_Pos
DECL|RTC_COUNTER_COUNTER_Msk|macro|RTC_COUNTER_COUNTER_Msk
DECL|RTC_COUNTER_COUNTER_Pos|macro|RTC_COUNTER_COUNTER_Pos
DECL|RTC_EVTENCLR_COMPARE0_Clear|macro|RTC_EVTENCLR_COMPARE0_Clear
DECL|RTC_EVTENCLR_COMPARE0_Disabled|macro|RTC_EVTENCLR_COMPARE0_Disabled
DECL|RTC_EVTENCLR_COMPARE0_Enabled|macro|RTC_EVTENCLR_COMPARE0_Enabled
DECL|RTC_EVTENCLR_COMPARE0_Msk|macro|RTC_EVTENCLR_COMPARE0_Msk
DECL|RTC_EVTENCLR_COMPARE0_Pos|macro|RTC_EVTENCLR_COMPARE0_Pos
DECL|RTC_EVTENCLR_COMPARE1_Clear|macro|RTC_EVTENCLR_COMPARE1_Clear
DECL|RTC_EVTENCLR_COMPARE1_Disabled|macro|RTC_EVTENCLR_COMPARE1_Disabled
DECL|RTC_EVTENCLR_COMPARE1_Enabled|macro|RTC_EVTENCLR_COMPARE1_Enabled
DECL|RTC_EVTENCLR_COMPARE1_Msk|macro|RTC_EVTENCLR_COMPARE1_Msk
DECL|RTC_EVTENCLR_COMPARE1_Pos|macro|RTC_EVTENCLR_COMPARE1_Pos
DECL|RTC_EVTENCLR_COMPARE2_Clear|macro|RTC_EVTENCLR_COMPARE2_Clear
DECL|RTC_EVTENCLR_COMPARE2_Disabled|macro|RTC_EVTENCLR_COMPARE2_Disabled
DECL|RTC_EVTENCLR_COMPARE2_Enabled|macro|RTC_EVTENCLR_COMPARE2_Enabled
DECL|RTC_EVTENCLR_COMPARE2_Msk|macro|RTC_EVTENCLR_COMPARE2_Msk
DECL|RTC_EVTENCLR_COMPARE2_Pos|macro|RTC_EVTENCLR_COMPARE2_Pos
DECL|RTC_EVTENCLR_COMPARE3_Clear|macro|RTC_EVTENCLR_COMPARE3_Clear
DECL|RTC_EVTENCLR_COMPARE3_Disabled|macro|RTC_EVTENCLR_COMPARE3_Disabled
DECL|RTC_EVTENCLR_COMPARE3_Enabled|macro|RTC_EVTENCLR_COMPARE3_Enabled
DECL|RTC_EVTENCLR_COMPARE3_Msk|macro|RTC_EVTENCLR_COMPARE3_Msk
DECL|RTC_EVTENCLR_COMPARE3_Pos|macro|RTC_EVTENCLR_COMPARE3_Pos
DECL|RTC_EVTENCLR_OVRFLW_Clear|macro|RTC_EVTENCLR_OVRFLW_Clear
DECL|RTC_EVTENCLR_OVRFLW_Disabled|macro|RTC_EVTENCLR_OVRFLW_Disabled
DECL|RTC_EVTENCLR_OVRFLW_Enabled|macro|RTC_EVTENCLR_OVRFLW_Enabled
DECL|RTC_EVTENCLR_OVRFLW_Msk|macro|RTC_EVTENCLR_OVRFLW_Msk
DECL|RTC_EVTENCLR_OVRFLW_Pos|macro|RTC_EVTENCLR_OVRFLW_Pos
DECL|RTC_EVTENCLR_TICK_Clear|macro|RTC_EVTENCLR_TICK_Clear
DECL|RTC_EVTENCLR_TICK_Disabled|macro|RTC_EVTENCLR_TICK_Disabled
DECL|RTC_EVTENCLR_TICK_Enabled|macro|RTC_EVTENCLR_TICK_Enabled
DECL|RTC_EVTENCLR_TICK_Msk|macro|RTC_EVTENCLR_TICK_Msk
DECL|RTC_EVTENCLR_TICK_Pos|macro|RTC_EVTENCLR_TICK_Pos
DECL|RTC_EVTENSET_COMPARE0_Disabled|macro|RTC_EVTENSET_COMPARE0_Disabled
DECL|RTC_EVTENSET_COMPARE0_Enabled|macro|RTC_EVTENSET_COMPARE0_Enabled
DECL|RTC_EVTENSET_COMPARE0_Msk|macro|RTC_EVTENSET_COMPARE0_Msk
DECL|RTC_EVTENSET_COMPARE0_Pos|macro|RTC_EVTENSET_COMPARE0_Pos
DECL|RTC_EVTENSET_COMPARE0_Set|macro|RTC_EVTENSET_COMPARE0_Set
DECL|RTC_EVTENSET_COMPARE1_Disabled|macro|RTC_EVTENSET_COMPARE1_Disabled
DECL|RTC_EVTENSET_COMPARE1_Enabled|macro|RTC_EVTENSET_COMPARE1_Enabled
DECL|RTC_EVTENSET_COMPARE1_Msk|macro|RTC_EVTENSET_COMPARE1_Msk
DECL|RTC_EVTENSET_COMPARE1_Pos|macro|RTC_EVTENSET_COMPARE1_Pos
DECL|RTC_EVTENSET_COMPARE1_Set|macro|RTC_EVTENSET_COMPARE1_Set
DECL|RTC_EVTENSET_COMPARE2_Disabled|macro|RTC_EVTENSET_COMPARE2_Disabled
DECL|RTC_EVTENSET_COMPARE2_Enabled|macro|RTC_EVTENSET_COMPARE2_Enabled
DECL|RTC_EVTENSET_COMPARE2_Msk|macro|RTC_EVTENSET_COMPARE2_Msk
DECL|RTC_EVTENSET_COMPARE2_Pos|macro|RTC_EVTENSET_COMPARE2_Pos
DECL|RTC_EVTENSET_COMPARE2_Set|macro|RTC_EVTENSET_COMPARE2_Set
DECL|RTC_EVTENSET_COMPARE3_Disabled|macro|RTC_EVTENSET_COMPARE3_Disabled
DECL|RTC_EVTENSET_COMPARE3_Enabled|macro|RTC_EVTENSET_COMPARE3_Enabled
DECL|RTC_EVTENSET_COMPARE3_Msk|macro|RTC_EVTENSET_COMPARE3_Msk
DECL|RTC_EVTENSET_COMPARE3_Pos|macro|RTC_EVTENSET_COMPARE3_Pos
DECL|RTC_EVTENSET_COMPARE3_Set|macro|RTC_EVTENSET_COMPARE3_Set
DECL|RTC_EVTENSET_OVRFLW_Disabled|macro|RTC_EVTENSET_OVRFLW_Disabled
DECL|RTC_EVTENSET_OVRFLW_Enabled|macro|RTC_EVTENSET_OVRFLW_Enabled
DECL|RTC_EVTENSET_OVRFLW_Msk|macro|RTC_EVTENSET_OVRFLW_Msk
DECL|RTC_EVTENSET_OVRFLW_Pos|macro|RTC_EVTENSET_OVRFLW_Pos
DECL|RTC_EVTENSET_OVRFLW_Set|macro|RTC_EVTENSET_OVRFLW_Set
DECL|RTC_EVTENSET_TICK_Disabled|macro|RTC_EVTENSET_TICK_Disabled
DECL|RTC_EVTENSET_TICK_Enabled|macro|RTC_EVTENSET_TICK_Enabled
DECL|RTC_EVTENSET_TICK_Msk|macro|RTC_EVTENSET_TICK_Msk
DECL|RTC_EVTENSET_TICK_Pos|macro|RTC_EVTENSET_TICK_Pos
DECL|RTC_EVTENSET_TICK_Set|macro|RTC_EVTENSET_TICK_Set
DECL|RTC_EVTEN_COMPARE0_Disabled|macro|RTC_EVTEN_COMPARE0_Disabled
DECL|RTC_EVTEN_COMPARE0_Enabled|macro|RTC_EVTEN_COMPARE0_Enabled
DECL|RTC_EVTEN_COMPARE0_Msk|macro|RTC_EVTEN_COMPARE0_Msk
DECL|RTC_EVTEN_COMPARE0_Pos|macro|RTC_EVTEN_COMPARE0_Pos
DECL|RTC_EVTEN_COMPARE1_Disabled|macro|RTC_EVTEN_COMPARE1_Disabled
DECL|RTC_EVTEN_COMPARE1_Enabled|macro|RTC_EVTEN_COMPARE1_Enabled
DECL|RTC_EVTEN_COMPARE1_Msk|macro|RTC_EVTEN_COMPARE1_Msk
DECL|RTC_EVTEN_COMPARE1_Pos|macro|RTC_EVTEN_COMPARE1_Pos
DECL|RTC_EVTEN_COMPARE2_Disabled|macro|RTC_EVTEN_COMPARE2_Disabled
DECL|RTC_EVTEN_COMPARE2_Enabled|macro|RTC_EVTEN_COMPARE2_Enabled
DECL|RTC_EVTEN_COMPARE2_Msk|macro|RTC_EVTEN_COMPARE2_Msk
DECL|RTC_EVTEN_COMPARE2_Pos|macro|RTC_EVTEN_COMPARE2_Pos
DECL|RTC_EVTEN_COMPARE3_Disabled|macro|RTC_EVTEN_COMPARE3_Disabled
DECL|RTC_EVTEN_COMPARE3_Enabled|macro|RTC_EVTEN_COMPARE3_Enabled
DECL|RTC_EVTEN_COMPARE3_Msk|macro|RTC_EVTEN_COMPARE3_Msk
DECL|RTC_EVTEN_COMPARE3_Pos|macro|RTC_EVTEN_COMPARE3_Pos
DECL|RTC_EVTEN_OVRFLW_Disabled|macro|RTC_EVTEN_OVRFLW_Disabled
DECL|RTC_EVTEN_OVRFLW_Enabled|macro|RTC_EVTEN_OVRFLW_Enabled
DECL|RTC_EVTEN_OVRFLW_Msk|macro|RTC_EVTEN_OVRFLW_Msk
DECL|RTC_EVTEN_OVRFLW_Pos|macro|RTC_EVTEN_OVRFLW_Pos
DECL|RTC_EVTEN_TICK_Disabled|macro|RTC_EVTEN_TICK_Disabled
DECL|RTC_EVTEN_TICK_Enabled|macro|RTC_EVTEN_TICK_Enabled
DECL|RTC_EVTEN_TICK_Msk|macro|RTC_EVTEN_TICK_Msk
DECL|RTC_EVTEN_TICK_Pos|macro|RTC_EVTEN_TICK_Pos
DECL|RTC_INTENCLR_COMPARE0_Clear|macro|RTC_INTENCLR_COMPARE0_Clear
DECL|RTC_INTENCLR_COMPARE0_Disabled|macro|RTC_INTENCLR_COMPARE0_Disabled
DECL|RTC_INTENCLR_COMPARE0_Enabled|macro|RTC_INTENCLR_COMPARE0_Enabled
DECL|RTC_INTENCLR_COMPARE0_Msk|macro|RTC_INTENCLR_COMPARE0_Msk
DECL|RTC_INTENCLR_COMPARE0_Pos|macro|RTC_INTENCLR_COMPARE0_Pos
DECL|RTC_INTENCLR_COMPARE1_Clear|macro|RTC_INTENCLR_COMPARE1_Clear
DECL|RTC_INTENCLR_COMPARE1_Disabled|macro|RTC_INTENCLR_COMPARE1_Disabled
DECL|RTC_INTENCLR_COMPARE1_Enabled|macro|RTC_INTENCLR_COMPARE1_Enabled
DECL|RTC_INTENCLR_COMPARE1_Msk|macro|RTC_INTENCLR_COMPARE1_Msk
DECL|RTC_INTENCLR_COMPARE1_Pos|macro|RTC_INTENCLR_COMPARE1_Pos
DECL|RTC_INTENCLR_COMPARE2_Clear|macro|RTC_INTENCLR_COMPARE2_Clear
DECL|RTC_INTENCLR_COMPARE2_Disabled|macro|RTC_INTENCLR_COMPARE2_Disabled
DECL|RTC_INTENCLR_COMPARE2_Enabled|macro|RTC_INTENCLR_COMPARE2_Enabled
DECL|RTC_INTENCLR_COMPARE2_Msk|macro|RTC_INTENCLR_COMPARE2_Msk
DECL|RTC_INTENCLR_COMPARE2_Pos|macro|RTC_INTENCLR_COMPARE2_Pos
DECL|RTC_INTENCLR_COMPARE3_Clear|macro|RTC_INTENCLR_COMPARE3_Clear
DECL|RTC_INTENCLR_COMPARE3_Disabled|macro|RTC_INTENCLR_COMPARE3_Disabled
DECL|RTC_INTENCLR_COMPARE3_Enabled|macro|RTC_INTENCLR_COMPARE3_Enabled
DECL|RTC_INTENCLR_COMPARE3_Msk|macro|RTC_INTENCLR_COMPARE3_Msk
DECL|RTC_INTENCLR_COMPARE3_Pos|macro|RTC_INTENCLR_COMPARE3_Pos
DECL|RTC_INTENCLR_OVRFLW_Clear|macro|RTC_INTENCLR_OVRFLW_Clear
DECL|RTC_INTENCLR_OVRFLW_Disabled|macro|RTC_INTENCLR_OVRFLW_Disabled
DECL|RTC_INTENCLR_OVRFLW_Enabled|macro|RTC_INTENCLR_OVRFLW_Enabled
DECL|RTC_INTENCLR_OVRFLW_Msk|macro|RTC_INTENCLR_OVRFLW_Msk
DECL|RTC_INTENCLR_OVRFLW_Pos|macro|RTC_INTENCLR_OVRFLW_Pos
DECL|RTC_INTENCLR_TICK_Clear|macro|RTC_INTENCLR_TICK_Clear
DECL|RTC_INTENCLR_TICK_Disabled|macro|RTC_INTENCLR_TICK_Disabled
DECL|RTC_INTENCLR_TICK_Enabled|macro|RTC_INTENCLR_TICK_Enabled
DECL|RTC_INTENCLR_TICK_Msk|macro|RTC_INTENCLR_TICK_Msk
DECL|RTC_INTENCLR_TICK_Pos|macro|RTC_INTENCLR_TICK_Pos
DECL|RTC_INTENSET_COMPARE0_Disabled|macro|RTC_INTENSET_COMPARE0_Disabled
DECL|RTC_INTENSET_COMPARE0_Enabled|macro|RTC_INTENSET_COMPARE0_Enabled
DECL|RTC_INTENSET_COMPARE0_Msk|macro|RTC_INTENSET_COMPARE0_Msk
DECL|RTC_INTENSET_COMPARE0_Pos|macro|RTC_INTENSET_COMPARE0_Pos
DECL|RTC_INTENSET_COMPARE0_Set|macro|RTC_INTENSET_COMPARE0_Set
DECL|RTC_INTENSET_COMPARE1_Disabled|macro|RTC_INTENSET_COMPARE1_Disabled
DECL|RTC_INTENSET_COMPARE1_Enabled|macro|RTC_INTENSET_COMPARE1_Enabled
DECL|RTC_INTENSET_COMPARE1_Msk|macro|RTC_INTENSET_COMPARE1_Msk
DECL|RTC_INTENSET_COMPARE1_Pos|macro|RTC_INTENSET_COMPARE1_Pos
DECL|RTC_INTENSET_COMPARE1_Set|macro|RTC_INTENSET_COMPARE1_Set
DECL|RTC_INTENSET_COMPARE2_Disabled|macro|RTC_INTENSET_COMPARE2_Disabled
DECL|RTC_INTENSET_COMPARE2_Enabled|macro|RTC_INTENSET_COMPARE2_Enabled
DECL|RTC_INTENSET_COMPARE2_Msk|macro|RTC_INTENSET_COMPARE2_Msk
DECL|RTC_INTENSET_COMPARE2_Pos|macro|RTC_INTENSET_COMPARE2_Pos
DECL|RTC_INTENSET_COMPARE2_Set|macro|RTC_INTENSET_COMPARE2_Set
DECL|RTC_INTENSET_COMPARE3_Disabled|macro|RTC_INTENSET_COMPARE3_Disabled
DECL|RTC_INTENSET_COMPARE3_Enabled|macro|RTC_INTENSET_COMPARE3_Enabled
DECL|RTC_INTENSET_COMPARE3_Msk|macro|RTC_INTENSET_COMPARE3_Msk
DECL|RTC_INTENSET_COMPARE3_Pos|macro|RTC_INTENSET_COMPARE3_Pos
DECL|RTC_INTENSET_COMPARE3_Set|macro|RTC_INTENSET_COMPARE3_Set
DECL|RTC_INTENSET_OVRFLW_Disabled|macro|RTC_INTENSET_OVRFLW_Disabled
DECL|RTC_INTENSET_OVRFLW_Enabled|macro|RTC_INTENSET_OVRFLW_Enabled
DECL|RTC_INTENSET_OVRFLW_Msk|macro|RTC_INTENSET_OVRFLW_Msk
DECL|RTC_INTENSET_OVRFLW_Pos|macro|RTC_INTENSET_OVRFLW_Pos
DECL|RTC_INTENSET_OVRFLW_Set|macro|RTC_INTENSET_OVRFLW_Set
DECL|RTC_INTENSET_TICK_Disabled|macro|RTC_INTENSET_TICK_Disabled
DECL|RTC_INTENSET_TICK_Enabled|macro|RTC_INTENSET_TICK_Enabled
DECL|RTC_INTENSET_TICK_Msk|macro|RTC_INTENSET_TICK_Msk
DECL|RTC_INTENSET_TICK_Pos|macro|RTC_INTENSET_TICK_Pos
DECL|RTC_INTENSET_TICK_Set|macro|RTC_INTENSET_TICK_Set
DECL|RTC_POWER_POWER_Disabled|macro|RTC_POWER_POWER_Disabled
DECL|RTC_POWER_POWER_Enabled|macro|RTC_POWER_POWER_Enabled
DECL|RTC_POWER_POWER_Msk|macro|RTC_POWER_POWER_Msk
DECL|RTC_POWER_POWER_Pos|macro|RTC_POWER_POWER_Pos
DECL|RTC_PRESCALER_PRESCALER_Msk|macro|RTC_PRESCALER_PRESCALER_Msk
DECL|RTC_PRESCALER_PRESCALER_Pos|macro|RTC_PRESCALER_PRESCALER_Pos
DECL|SPIS_AMOUNTRX_AMOUNTRX_Msk|macro|SPIS_AMOUNTRX_AMOUNTRX_Msk
DECL|SPIS_AMOUNTRX_AMOUNTRX_Pos|macro|SPIS_AMOUNTRX_AMOUNTRX_Pos
DECL|SPIS_AMOUNTTX_AMOUNTTX_Msk|macro|SPIS_AMOUNTTX_AMOUNTTX_Msk
DECL|SPIS_AMOUNTTX_AMOUNTTX_Pos|macro|SPIS_AMOUNTTX_AMOUNTTX_Pos
DECL|SPIS_CONFIG_CPHA_Leading|macro|SPIS_CONFIG_CPHA_Leading
DECL|SPIS_CONFIG_CPHA_Msk|macro|SPIS_CONFIG_CPHA_Msk
DECL|SPIS_CONFIG_CPHA_Pos|macro|SPIS_CONFIG_CPHA_Pos
DECL|SPIS_CONFIG_CPHA_Trailing|macro|SPIS_CONFIG_CPHA_Trailing
DECL|SPIS_CONFIG_CPOL_ActiveHigh|macro|SPIS_CONFIG_CPOL_ActiveHigh
DECL|SPIS_CONFIG_CPOL_ActiveLow|macro|SPIS_CONFIG_CPOL_ActiveLow
DECL|SPIS_CONFIG_CPOL_Msk|macro|SPIS_CONFIG_CPOL_Msk
DECL|SPIS_CONFIG_CPOL_Pos|macro|SPIS_CONFIG_CPOL_Pos
DECL|SPIS_CONFIG_ORDER_LsbFirst|macro|SPIS_CONFIG_ORDER_LsbFirst
DECL|SPIS_CONFIG_ORDER_MsbFirst|macro|SPIS_CONFIG_ORDER_MsbFirst
DECL|SPIS_CONFIG_ORDER_Msk|macro|SPIS_CONFIG_ORDER_Msk
DECL|SPIS_CONFIG_ORDER_Pos|macro|SPIS_CONFIG_ORDER_Pos
DECL|SPIS_DEF_DEF_Msk|macro|SPIS_DEF_DEF_Msk
DECL|SPIS_DEF_DEF_Pos|macro|SPIS_DEF_DEF_Pos
DECL|SPIS_ENABLE_ENABLE_Disabled|macro|SPIS_ENABLE_ENABLE_Disabled
DECL|SPIS_ENABLE_ENABLE_Enabled|macro|SPIS_ENABLE_ENABLE_Enabled
DECL|SPIS_ENABLE_ENABLE_Msk|macro|SPIS_ENABLE_ENABLE_Msk
DECL|SPIS_ENABLE_ENABLE_Pos|macro|SPIS_ENABLE_ENABLE_Pos
DECL|SPIS_INTENCLR_ACQUIRED_Clear|macro|SPIS_INTENCLR_ACQUIRED_Clear
DECL|SPIS_INTENCLR_ACQUIRED_Disabled|macro|SPIS_INTENCLR_ACQUIRED_Disabled
DECL|SPIS_INTENCLR_ACQUIRED_Enabled|macro|SPIS_INTENCLR_ACQUIRED_Enabled
DECL|SPIS_INTENCLR_ACQUIRED_Msk|macro|SPIS_INTENCLR_ACQUIRED_Msk
DECL|SPIS_INTENCLR_ACQUIRED_Pos|macro|SPIS_INTENCLR_ACQUIRED_Pos
DECL|SPIS_INTENCLR_ENDRX_Clear|macro|SPIS_INTENCLR_ENDRX_Clear
DECL|SPIS_INTENCLR_ENDRX_Disabled|macro|SPIS_INTENCLR_ENDRX_Disabled
DECL|SPIS_INTENCLR_ENDRX_Enabled|macro|SPIS_INTENCLR_ENDRX_Enabled
DECL|SPIS_INTENCLR_ENDRX_Msk|macro|SPIS_INTENCLR_ENDRX_Msk
DECL|SPIS_INTENCLR_ENDRX_Pos|macro|SPIS_INTENCLR_ENDRX_Pos
DECL|SPIS_INTENCLR_END_Clear|macro|SPIS_INTENCLR_END_Clear
DECL|SPIS_INTENCLR_END_Disabled|macro|SPIS_INTENCLR_END_Disabled
DECL|SPIS_INTENCLR_END_Enabled|macro|SPIS_INTENCLR_END_Enabled
DECL|SPIS_INTENCLR_END_Msk|macro|SPIS_INTENCLR_END_Msk
DECL|SPIS_INTENCLR_END_Pos|macro|SPIS_INTENCLR_END_Pos
DECL|SPIS_INTENSET_ACQUIRED_Disabled|macro|SPIS_INTENSET_ACQUIRED_Disabled
DECL|SPIS_INTENSET_ACQUIRED_Enabled|macro|SPIS_INTENSET_ACQUIRED_Enabled
DECL|SPIS_INTENSET_ACQUIRED_Msk|macro|SPIS_INTENSET_ACQUIRED_Msk
DECL|SPIS_INTENSET_ACQUIRED_Pos|macro|SPIS_INTENSET_ACQUIRED_Pos
DECL|SPIS_INTENSET_ACQUIRED_Set|macro|SPIS_INTENSET_ACQUIRED_Set
DECL|SPIS_INTENSET_ENDRX_Disabled|macro|SPIS_INTENSET_ENDRX_Disabled
DECL|SPIS_INTENSET_ENDRX_Enabled|macro|SPIS_INTENSET_ENDRX_Enabled
DECL|SPIS_INTENSET_ENDRX_Msk|macro|SPIS_INTENSET_ENDRX_Msk
DECL|SPIS_INTENSET_ENDRX_Pos|macro|SPIS_INTENSET_ENDRX_Pos
DECL|SPIS_INTENSET_ENDRX_Set|macro|SPIS_INTENSET_ENDRX_Set
DECL|SPIS_INTENSET_END_Disabled|macro|SPIS_INTENSET_END_Disabled
DECL|SPIS_INTENSET_END_Enabled|macro|SPIS_INTENSET_END_Enabled
DECL|SPIS_INTENSET_END_Msk|macro|SPIS_INTENSET_END_Msk
DECL|SPIS_INTENSET_END_Pos|macro|SPIS_INTENSET_END_Pos
DECL|SPIS_INTENSET_END_Set|macro|SPIS_INTENSET_END_Set
DECL|SPIS_MAXRX_MAXRX_Msk|macro|SPIS_MAXRX_MAXRX_Msk
DECL|SPIS_MAXRX_MAXRX_Pos|macro|SPIS_MAXRX_MAXRX_Pos
DECL|SPIS_MAXTX_MAXTX_Msk|macro|SPIS_MAXTX_MAXTX_Msk
DECL|SPIS_MAXTX_MAXTX_Pos|macro|SPIS_MAXTX_MAXTX_Pos
DECL|SPIS_ORC_ORC_Msk|macro|SPIS_ORC_ORC_Msk
DECL|SPIS_ORC_ORC_Pos|macro|SPIS_ORC_ORC_Pos
DECL|SPIS_POWER_POWER_Disabled|macro|SPIS_POWER_POWER_Disabled
DECL|SPIS_POWER_POWER_Enabled|macro|SPIS_POWER_POWER_Enabled
DECL|SPIS_POWER_POWER_Msk|macro|SPIS_POWER_POWER_Msk
DECL|SPIS_POWER_POWER_Pos|macro|SPIS_POWER_POWER_Pos
DECL|SPIS_SEMSTAT_SEMSTAT_CPUPending|macro|SPIS_SEMSTAT_SEMSTAT_CPUPending
DECL|SPIS_SEMSTAT_SEMSTAT_CPU|macro|SPIS_SEMSTAT_SEMSTAT_CPU
DECL|SPIS_SEMSTAT_SEMSTAT_Free|macro|SPIS_SEMSTAT_SEMSTAT_Free
DECL|SPIS_SEMSTAT_SEMSTAT_Msk|macro|SPIS_SEMSTAT_SEMSTAT_Msk
DECL|SPIS_SEMSTAT_SEMSTAT_Pos|macro|SPIS_SEMSTAT_SEMSTAT_Pos
DECL|SPIS_SEMSTAT_SEMSTAT_SPIS|macro|SPIS_SEMSTAT_SEMSTAT_SPIS
DECL|SPIS_SHORTS_END_ACQUIRE_Disabled|macro|SPIS_SHORTS_END_ACQUIRE_Disabled
DECL|SPIS_SHORTS_END_ACQUIRE_Enabled|macro|SPIS_SHORTS_END_ACQUIRE_Enabled
DECL|SPIS_SHORTS_END_ACQUIRE_Msk|macro|SPIS_SHORTS_END_ACQUIRE_Msk
DECL|SPIS_SHORTS_END_ACQUIRE_Pos|macro|SPIS_SHORTS_END_ACQUIRE_Pos
DECL|SPIS_STATUS_OVERFLOW_Clear|macro|SPIS_STATUS_OVERFLOW_Clear
DECL|SPIS_STATUS_OVERFLOW_Msk|macro|SPIS_STATUS_OVERFLOW_Msk
DECL|SPIS_STATUS_OVERFLOW_NotPresent|macro|SPIS_STATUS_OVERFLOW_NotPresent
DECL|SPIS_STATUS_OVERFLOW_Pos|macro|SPIS_STATUS_OVERFLOW_Pos
DECL|SPIS_STATUS_OVERFLOW_Present|macro|SPIS_STATUS_OVERFLOW_Present
DECL|SPIS_STATUS_OVERREAD_Clear|macro|SPIS_STATUS_OVERREAD_Clear
DECL|SPIS_STATUS_OVERREAD_Msk|macro|SPIS_STATUS_OVERREAD_Msk
DECL|SPIS_STATUS_OVERREAD_NotPresent|macro|SPIS_STATUS_OVERREAD_NotPresent
DECL|SPIS_STATUS_OVERREAD_Pos|macro|SPIS_STATUS_OVERREAD_Pos
DECL|SPIS_STATUS_OVERREAD_Present|macro|SPIS_STATUS_OVERREAD_Present
DECL|SPI_CONFIG_CPHA_Leading|macro|SPI_CONFIG_CPHA_Leading
DECL|SPI_CONFIG_CPHA_Msk|macro|SPI_CONFIG_CPHA_Msk
DECL|SPI_CONFIG_CPHA_Pos|macro|SPI_CONFIG_CPHA_Pos
DECL|SPI_CONFIG_CPHA_Trailing|macro|SPI_CONFIG_CPHA_Trailing
DECL|SPI_CONFIG_CPOL_ActiveHigh|macro|SPI_CONFIG_CPOL_ActiveHigh
DECL|SPI_CONFIG_CPOL_ActiveLow|macro|SPI_CONFIG_CPOL_ActiveLow
DECL|SPI_CONFIG_CPOL_Msk|macro|SPI_CONFIG_CPOL_Msk
DECL|SPI_CONFIG_CPOL_Pos|macro|SPI_CONFIG_CPOL_Pos
DECL|SPI_CONFIG_ORDER_LsbFirst|macro|SPI_CONFIG_ORDER_LsbFirst
DECL|SPI_CONFIG_ORDER_MsbFirst|macro|SPI_CONFIG_ORDER_MsbFirst
DECL|SPI_CONFIG_ORDER_Msk|macro|SPI_CONFIG_ORDER_Msk
DECL|SPI_CONFIG_ORDER_Pos|macro|SPI_CONFIG_ORDER_Pos
DECL|SPI_ENABLE_ENABLE_Disabled|macro|SPI_ENABLE_ENABLE_Disabled
DECL|SPI_ENABLE_ENABLE_Enabled|macro|SPI_ENABLE_ENABLE_Enabled
DECL|SPI_ENABLE_ENABLE_Msk|macro|SPI_ENABLE_ENABLE_Msk
DECL|SPI_ENABLE_ENABLE_Pos|macro|SPI_ENABLE_ENABLE_Pos
DECL|SPI_FREQUENCY_FREQUENCY_K125|macro|SPI_FREQUENCY_FREQUENCY_K125
DECL|SPI_FREQUENCY_FREQUENCY_K250|macro|SPI_FREQUENCY_FREQUENCY_K250
DECL|SPI_FREQUENCY_FREQUENCY_K500|macro|SPI_FREQUENCY_FREQUENCY_K500
DECL|SPI_FREQUENCY_FREQUENCY_M1|macro|SPI_FREQUENCY_FREQUENCY_M1
DECL|SPI_FREQUENCY_FREQUENCY_M2|macro|SPI_FREQUENCY_FREQUENCY_M2
DECL|SPI_FREQUENCY_FREQUENCY_M4|macro|SPI_FREQUENCY_FREQUENCY_M4
DECL|SPI_FREQUENCY_FREQUENCY_M8|macro|SPI_FREQUENCY_FREQUENCY_M8
DECL|SPI_FREQUENCY_FREQUENCY_Msk|macro|SPI_FREQUENCY_FREQUENCY_Msk
DECL|SPI_FREQUENCY_FREQUENCY_Pos|macro|SPI_FREQUENCY_FREQUENCY_Pos
DECL|SPI_INTENCLR_READY_Clear|macro|SPI_INTENCLR_READY_Clear
DECL|SPI_INTENCLR_READY_Disabled|macro|SPI_INTENCLR_READY_Disabled
DECL|SPI_INTENCLR_READY_Enabled|macro|SPI_INTENCLR_READY_Enabled
DECL|SPI_INTENCLR_READY_Msk|macro|SPI_INTENCLR_READY_Msk
DECL|SPI_INTENCLR_READY_Pos|macro|SPI_INTENCLR_READY_Pos
DECL|SPI_INTENSET_READY_Disabled|macro|SPI_INTENSET_READY_Disabled
DECL|SPI_INTENSET_READY_Enabled|macro|SPI_INTENSET_READY_Enabled
DECL|SPI_INTENSET_READY_Msk|macro|SPI_INTENSET_READY_Msk
DECL|SPI_INTENSET_READY_Pos|macro|SPI_INTENSET_READY_Pos
DECL|SPI_INTENSET_READY_Set|macro|SPI_INTENSET_READY_Set
DECL|SPI_POWER_POWER_Disabled|macro|SPI_POWER_POWER_Disabled
DECL|SPI_POWER_POWER_Enabled|macro|SPI_POWER_POWER_Enabled
DECL|SPI_POWER_POWER_Msk|macro|SPI_POWER_POWER_Msk
DECL|SPI_POWER_POWER_Pos|macro|SPI_POWER_POWER_Pos
DECL|SPI_RXD_RXD_Msk|macro|SPI_RXD_RXD_Msk
DECL|SPI_RXD_RXD_Pos|macro|SPI_RXD_RXD_Pos
DECL|SPI_TXD_TXD_Msk|macro|SPI_TXD_TXD_Msk
DECL|SPI_TXD_TXD_Pos|macro|SPI_TXD_TXD_Pos
DECL|TEMP_INTENCLR_DATARDY_Clear|macro|TEMP_INTENCLR_DATARDY_Clear
DECL|TEMP_INTENCLR_DATARDY_Disabled|macro|TEMP_INTENCLR_DATARDY_Disabled
DECL|TEMP_INTENCLR_DATARDY_Enabled|macro|TEMP_INTENCLR_DATARDY_Enabled
DECL|TEMP_INTENCLR_DATARDY_Msk|macro|TEMP_INTENCLR_DATARDY_Msk
DECL|TEMP_INTENCLR_DATARDY_Pos|macro|TEMP_INTENCLR_DATARDY_Pos
DECL|TEMP_INTENSET_DATARDY_Disabled|macro|TEMP_INTENSET_DATARDY_Disabled
DECL|TEMP_INTENSET_DATARDY_Enabled|macro|TEMP_INTENSET_DATARDY_Enabled
DECL|TEMP_INTENSET_DATARDY_Msk|macro|TEMP_INTENSET_DATARDY_Msk
DECL|TEMP_INTENSET_DATARDY_Pos|macro|TEMP_INTENSET_DATARDY_Pos
DECL|TEMP_INTENSET_DATARDY_Set|macro|TEMP_INTENSET_DATARDY_Set
DECL|TEMP_POWER_POWER_Disabled|macro|TEMP_POWER_POWER_Disabled
DECL|TEMP_POWER_POWER_Enabled|macro|TEMP_POWER_POWER_Enabled
DECL|TEMP_POWER_POWER_Msk|macro|TEMP_POWER_POWER_Msk
DECL|TEMP_POWER_POWER_Pos|macro|TEMP_POWER_POWER_Pos
DECL|TIMER_BITMODE_BITMODE_08Bit|macro|TIMER_BITMODE_BITMODE_08Bit
DECL|TIMER_BITMODE_BITMODE_16Bit|macro|TIMER_BITMODE_BITMODE_16Bit
DECL|TIMER_BITMODE_BITMODE_24Bit|macro|TIMER_BITMODE_BITMODE_24Bit
DECL|TIMER_BITMODE_BITMODE_32Bit|macro|TIMER_BITMODE_BITMODE_32Bit
DECL|TIMER_BITMODE_BITMODE_Msk|macro|TIMER_BITMODE_BITMODE_Msk
DECL|TIMER_BITMODE_BITMODE_Pos|macro|TIMER_BITMODE_BITMODE_Pos
DECL|TIMER_INTENCLR_COMPARE0_Clear|macro|TIMER_INTENCLR_COMPARE0_Clear
DECL|TIMER_INTENCLR_COMPARE0_Disabled|macro|TIMER_INTENCLR_COMPARE0_Disabled
DECL|TIMER_INTENCLR_COMPARE0_Enabled|macro|TIMER_INTENCLR_COMPARE0_Enabled
DECL|TIMER_INTENCLR_COMPARE0_Msk|macro|TIMER_INTENCLR_COMPARE0_Msk
DECL|TIMER_INTENCLR_COMPARE0_Pos|macro|TIMER_INTENCLR_COMPARE0_Pos
DECL|TIMER_INTENCLR_COMPARE1_Clear|macro|TIMER_INTENCLR_COMPARE1_Clear
DECL|TIMER_INTENCLR_COMPARE1_Disabled|macro|TIMER_INTENCLR_COMPARE1_Disabled
DECL|TIMER_INTENCLR_COMPARE1_Enabled|macro|TIMER_INTENCLR_COMPARE1_Enabled
DECL|TIMER_INTENCLR_COMPARE1_Msk|macro|TIMER_INTENCLR_COMPARE1_Msk
DECL|TIMER_INTENCLR_COMPARE1_Pos|macro|TIMER_INTENCLR_COMPARE1_Pos
DECL|TIMER_INTENCLR_COMPARE2_Clear|macro|TIMER_INTENCLR_COMPARE2_Clear
DECL|TIMER_INTENCLR_COMPARE2_Disabled|macro|TIMER_INTENCLR_COMPARE2_Disabled
DECL|TIMER_INTENCLR_COMPARE2_Enabled|macro|TIMER_INTENCLR_COMPARE2_Enabled
DECL|TIMER_INTENCLR_COMPARE2_Msk|macro|TIMER_INTENCLR_COMPARE2_Msk
DECL|TIMER_INTENCLR_COMPARE2_Pos|macro|TIMER_INTENCLR_COMPARE2_Pos
DECL|TIMER_INTENCLR_COMPARE3_Clear|macro|TIMER_INTENCLR_COMPARE3_Clear
DECL|TIMER_INTENCLR_COMPARE3_Disabled|macro|TIMER_INTENCLR_COMPARE3_Disabled
DECL|TIMER_INTENCLR_COMPARE3_Enabled|macro|TIMER_INTENCLR_COMPARE3_Enabled
DECL|TIMER_INTENCLR_COMPARE3_Msk|macro|TIMER_INTENCLR_COMPARE3_Msk
DECL|TIMER_INTENCLR_COMPARE3_Pos|macro|TIMER_INTENCLR_COMPARE3_Pos
DECL|TIMER_INTENSET_COMPARE0_Disabled|macro|TIMER_INTENSET_COMPARE0_Disabled
DECL|TIMER_INTENSET_COMPARE0_Enabled|macro|TIMER_INTENSET_COMPARE0_Enabled
DECL|TIMER_INTENSET_COMPARE0_Msk|macro|TIMER_INTENSET_COMPARE0_Msk
DECL|TIMER_INTENSET_COMPARE0_Pos|macro|TIMER_INTENSET_COMPARE0_Pos
DECL|TIMER_INTENSET_COMPARE0_Set|macro|TIMER_INTENSET_COMPARE0_Set
DECL|TIMER_INTENSET_COMPARE1_Disabled|macro|TIMER_INTENSET_COMPARE1_Disabled
DECL|TIMER_INTENSET_COMPARE1_Enabled|macro|TIMER_INTENSET_COMPARE1_Enabled
DECL|TIMER_INTENSET_COMPARE1_Msk|macro|TIMER_INTENSET_COMPARE1_Msk
DECL|TIMER_INTENSET_COMPARE1_Pos|macro|TIMER_INTENSET_COMPARE1_Pos
DECL|TIMER_INTENSET_COMPARE1_Set|macro|TIMER_INTENSET_COMPARE1_Set
DECL|TIMER_INTENSET_COMPARE2_Disabled|macro|TIMER_INTENSET_COMPARE2_Disabled
DECL|TIMER_INTENSET_COMPARE2_Enabled|macro|TIMER_INTENSET_COMPARE2_Enabled
DECL|TIMER_INTENSET_COMPARE2_Msk|macro|TIMER_INTENSET_COMPARE2_Msk
DECL|TIMER_INTENSET_COMPARE2_Pos|macro|TIMER_INTENSET_COMPARE2_Pos
DECL|TIMER_INTENSET_COMPARE2_Set|macro|TIMER_INTENSET_COMPARE2_Set
DECL|TIMER_INTENSET_COMPARE3_Disabled|macro|TIMER_INTENSET_COMPARE3_Disabled
DECL|TIMER_INTENSET_COMPARE3_Enabled|macro|TIMER_INTENSET_COMPARE3_Enabled
DECL|TIMER_INTENSET_COMPARE3_Msk|macro|TIMER_INTENSET_COMPARE3_Msk
DECL|TIMER_INTENSET_COMPARE3_Pos|macro|TIMER_INTENSET_COMPARE3_Pos
DECL|TIMER_INTENSET_COMPARE3_Set|macro|TIMER_INTENSET_COMPARE3_Set
DECL|TIMER_MODE_MODE_Counter|macro|TIMER_MODE_MODE_Counter
DECL|TIMER_MODE_MODE_Msk|macro|TIMER_MODE_MODE_Msk
DECL|TIMER_MODE_MODE_Pos|macro|TIMER_MODE_MODE_Pos
DECL|TIMER_MODE_MODE_Timer|macro|TIMER_MODE_MODE_Timer
DECL|TIMER_POWER_POWER_Disabled|macro|TIMER_POWER_POWER_Disabled
DECL|TIMER_POWER_POWER_Enabled|macro|TIMER_POWER_POWER_Enabled
DECL|TIMER_POWER_POWER_Msk|macro|TIMER_POWER_POWER_Msk
DECL|TIMER_POWER_POWER_Pos|macro|TIMER_POWER_POWER_Pos
DECL|TIMER_PRESCALER_PRESCALER_Msk|macro|TIMER_PRESCALER_PRESCALER_Msk
DECL|TIMER_PRESCALER_PRESCALER_Pos|macro|TIMER_PRESCALER_PRESCALER_Pos
DECL|TIMER_SHORTS_COMPARE0_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE0_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE0_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE0_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE0_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE0_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE0_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE0_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE0_STOP_Disabled|macro|TIMER_SHORTS_COMPARE0_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE0_STOP_Enabled|macro|TIMER_SHORTS_COMPARE0_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE0_STOP_Msk|macro|TIMER_SHORTS_COMPARE0_STOP_Msk
DECL|TIMER_SHORTS_COMPARE0_STOP_Pos|macro|TIMER_SHORTS_COMPARE0_STOP_Pos
DECL|TIMER_SHORTS_COMPARE1_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE1_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE1_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE1_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE1_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE1_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE1_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE1_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE1_STOP_Disabled|macro|TIMER_SHORTS_COMPARE1_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE1_STOP_Enabled|macro|TIMER_SHORTS_COMPARE1_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE1_STOP_Msk|macro|TIMER_SHORTS_COMPARE1_STOP_Msk
DECL|TIMER_SHORTS_COMPARE1_STOP_Pos|macro|TIMER_SHORTS_COMPARE1_STOP_Pos
DECL|TIMER_SHORTS_COMPARE2_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE2_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE2_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE2_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE2_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE2_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE2_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE2_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE2_STOP_Disabled|macro|TIMER_SHORTS_COMPARE2_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE2_STOP_Enabled|macro|TIMER_SHORTS_COMPARE2_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE2_STOP_Msk|macro|TIMER_SHORTS_COMPARE2_STOP_Msk
DECL|TIMER_SHORTS_COMPARE2_STOP_Pos|macro|TIMER_SHORTS_COMPARE2_STOP_Pos
DECL|TIMER_SHORTS_COMPARE3_CLEAR_Disabled|macro|TIMER_SHORTS_COMPARE3_CLEAR_Disabled
DECL|TIMER_SHORTS_COMPARE3_CLEAR_Enabled|macro|TIMER_SHORTS_COMPARE3_CLEAR_Enabled
DECL|TIMER_SHORTS_COMPARE3_CLEAR_Msk|macro|TIMER_SHORTS_COMPARE3_CLEAR_Msk
DECL|TIMER_SHORTS_COMPARE3_CLEAR_Pos|macro|TIMER_SHORTS_COMPARE3_CLEAR_Pos
DECL|TIMER_SHORTS_COMPARE3_STOP_Disabled|macro|TIMER_SHORTS_COMPARE3_STOP_Disabled
DECL|TIMER_SHORTS_COMPARE3_STOP_Enabled|macro|TIMER_SHORTS_COMPARE3_STOP_Enabled
DECL|TIMER_SHORTS_COMPARE3_STOP_Msk|macro|TIMER_SHORTS_COMPARE3_STOP_Msk
DECL|TIMER_SHORTS_COMPARE3_STOP_Pos|macro|TIMER_SHORTS_COMPARE3_STOP_Pos
DECL|TWI_ADDRESS_ADDRESS_Msk|macro|TWI_ADDRESS_ADDRESS_Msk
DECL|TWI_ADDRESS_ADDRESS_Pos|macro|TWI_ADDRESS_ADDRESS_Pos
DECL|TWI_ENABLE_ENABLE_Disabled|macro|TWI_ENABLE_ENABLE_Disabled
DECL|TWI_ENABLE_ENABLE_Enabled|macro|TWI_ENABLE_ENABLE_Enabled
DECL|TWI_ENABLE_ENABLE_Msk|macro|TWI_ENABLE_ENABLE_Msk
DECL|TWI_ENABLE_ENABLE_Pos|macro|TWI_ENABLE_ENABLE_Pos
DECL|TWI_ERRORSRC_ANACK_Clear|macro|TWI_ERRORSRC_ANACK_Clear
DECL|TWI_ERRORSRC_ANACK_Msk|macro|TWI_ERRORSRC_ANACK_Msk
DECL|TWI_ERRORSRC_ANACK_NotPresent|macro|TWI_ERRORSRC_ANACK_NotPresent
DECL|TWI_ERRORSRC_ANACK_Pos|macro|TWI_ERRORSRC_ANACK_Pos
DECL|TWI_ERRORSRC_ANACK_Present|macro|TWI_ERRORSRC_ANACK_Present
DECL|TWI_ERRORSRC_DNACK_Clear|macro|TWI_ERRORSRC_DNACK_Clear
DECL|TWI_ERRORSRC_DNACK_Msk|macro|TWI_ERRORSRC_DNACK_Msk
DECL|TWI_ERRORSRC_DNACK_NotPresent|macro|TWI_ERRORSRC_DNACK_NotPresent
DECL|TWI_ERRORSRC_DNACK_Pos|macro|TWI_ERRORSRC_DNACK_Pos
DECL|TWI_ERRORSRC_DNACK_Present|macro|TWI_ERRORSRC_DNACK_Present
DECL|TWI_ERRORSRC_OVERRUN_Clear|macro|TWI_ERRORSRC_OVERRUN_Clear
DECL|TWI_ERRORSRC_OVERRUN_Msk|macro|TWI_ERRORSRC_OVERRUN_Msk
DECL|TWI_ERRORSRC_OVERRUN_NotPresent|macro|TWI_ERRORSRC_OVERRUN_NotPresent
DECL|TWI_ERRORSRC_OVERRUN_Pos|macro|TWI_ERRORSRC_OVERRUN_Pos
DECL|TWI_ERRORSRC_OVERRUN_Present|macro|TWI_ERRORSRC_OVERRUN_Present
DECL|TWI_FREQUENCY_FREQUENCY_K100|macro|TWI_FREQUENCY_FREQUENCY_K100
DECL|TWI_FREQUENCY_FREQUENCY_K250|macro|TWI_FREQUENCY_FREQUENCY_K250
DECL|TWI_FREQUENCY_FREQUENCY_K400|macro|TWI_FREQUENCY_FREQUENCY_K400
DECL|TWI_FREQUENCY_FREQUENCY_Msk|macro|TWI_FREQUENCY_FREQUENCY_Msk
DECL|TWI_FREQUENCY_FREQUENCY_Pos|macro|TWI_FREQUENCY_FREQUENCY_Pos
DECL|TWI_INTENCLR_BB_Clear|macro|TWI_INTENCLR_BB_Clear
DECL|TWI_INTENCLR_BB_Disabled|macro|TWI_INTENCLR_BB_Disabled
DECL|TWI_INTENCLR_BB_Enabled|macro|TWI_INTENCLR_BB_Enabled
DECL|TWI_INTENCLR_BB_Msk|macro|TWI_INTENCLR_BB_Msk
DECL|TWI_INTENCLR_BB_Pos|macro|TWI_INTENCLR_BB_Pos
DECL|TWI_INTENCLR_ERROR_Clear|macro|TWI_INTENCLR_ERROR_Clear
DECL|TWI_INTENCLR_ERROR_Disabled|macro|TWI_INTENCLR_ERROR_Disabled
DECL|TWI_INTENCLR_ERROR_Enabled|macro|TWI_INTENCLR_ERROR_Enabled
DECL|TWI_INTENCLR_ERROR_Msk|macro|TWI_INTENCLR_ERROR_Msk
DECL|TWI_INTENCLR_ERROR_Pos|macro|TWI_INTENCLR_ERROR_Pos
DECL|TWI_INTENCLR_RXDREADY_Clear|macro|TWI_INTENCLR_RXDREADY_Clear
DECL|TWI_INTENCLR_RXDREADY_Disabled|macro|TWI_INTENCLR_RXDREADY_Disabled
DECL|TWI_INTENCLR_RXDREADY_Enabled|macro|TWI_INTENCLR_RXDREADY_Enabled
DECL|TWI_INTENCLR_RXDREADY_Msk|macro|TWI_INTENCLR_RXDREADY_Msk
DECL|TWI_INTENCLR_RXDREADY_Pos|macro|TWI_INTENCLR_RXDREADY_Pos
DECL|TWI_INTENCLR_STOPPED_Clear|macro|TWI_INTENCLR_STOPPED_Clear
DECL|TWI_INTENCLR_STOPPED_Disabled|macro|TWI_INTENCLR_STOPPED_Disabled
DECL|TWI_INTENCLR_STOPPED_Enabled|macro|TWI_INTENCLR_STOPPED_Enabled
DECL|TWI_INTENCLR_STOPPED_Msk|macro|TWI_INTENCLR_STOPPED_Msk
DECL|TWI_INTENCLR_STOPPED_Pos|macro|TWI_INTENCLR_STOPPED_Pos
DECL|TWI_INTENCLR_SUSPENDED_Clear|macro|TWI_INTENCLR_SUSPENDED_Clear
DECL|TWI_INTENCLR_SUSPENDED_Disabled|macro|TWI_INTENCLR_SUSPENDED_Disabled
DECL|TWI_INTENCLR_SUSPENDED_Enabled|macro|TWI_INTENCLR_SUSPENDED_Enabled
DECL|TWI_INTENCLR_SUSPENDED_Msk|macro|TWI_INTENCLR_SUSPENDED_Msk
DECL|TWI_INTENCLR_SUSPENDED_Pos|macro|TWI_INTENCLR_SUSPENDED_Pos
DECL|TWI_INTENCLR_TXDSENT_Clear|macro|TWI_INTENCLR_TXDSENT_Clear
DECL|TWI_INTENCLR_TXDSENT_Disabled|macro|TWI_INTENCLR_TXDSENT_Disabled
DECL|TWI_INTENCLR_TXDSENT_Enabled|macro|TWI_INTENCLR_TXDSENT_Enabled
DECL|TWI_INTENCLR_TXDSENT_Msk|macro|TWI_INTENCLR_TXDSENT_Msk
DECL|TWI_INTENCLR_TXDSENT_Pos|macro|TWI_INTENCLR_TXDSENT_Pos
DECL|TWI_INTENSET_BB_Disabled|macro|TWI_INTENSET_BB_Disabled
DECL|TWI_INTENSET_BB_Enabled|macro|TWI_INTENSET_BB_Enabled
DECL|TWI_INTENSET_BB_Msk|macro|TWI_INTENSET_BB_Msk
DECL|TWI_INTENSET_BB_Pos|macro|TWI_INTENSET_BB_Pos
DECL|TWI_INTENSET_BB_Set|macro|TWI_INTENSET_BB_Set
DECL|TWI_INTENSET_ERROR_Disabled|macro|TWI_INTENSET_ERROR_Disabled
DECL|TWI_INTENSET_ERROR_Enabled|macro|TWI_INTENSET_ERROR_Enabled
DECL|TWI_INTENSET_ERROR_Msk|macro|TWI_INTENSET_ERROR_Msk
DECL|TWI_INTENSET_ERROR_Pos|macro|TWI_INTENSET_ERROR_Pos
DECL|TWI_INTENSET_ERROR_Set|macro|TWI_INTENSET_ERROR_Set
DECL|TWI_INTENSET_RXDREADY_Disabled|macro|TWI_INTENSET_RXDREADY_Disabled
DECL|TWI_INTENSET_RXDREADY_Enabled|macro|TWI_INTENSET_RXDREADY_Enabled
DECL|TWI_INTENSET_RXDREADY_Msk|macro|TWI_INTENSET_RXDREADY_Msk
DECL|TWI_INTENSET_RXDREADY_Pos|macro|TWI_INTENSET_RXDREADY_Pos
DECL|TWI_INTENSET_RXDREADY_Set|macro|TWI_INTENSET_RXDREADY_Set
DECL|TWI_INTENSET_STOPPED_Disabled|macro|TWI_INTENSET_STOPPED_Disabled
DECL|TWI_INTENSET_STOPPED_Enabled|macro|TWI_INTENSET_STOPPED_Enabled
DECL|TWI_INTENSET_STOPPED_Msk|macro|TWI_INTENSET_STOPPED_Msk
DECL|TWI_INTENSET_STOPPED_Pos|macro|TWI_INTENSET_STOPPED_Pos
DECL|TWI_INTENSET_STOPPED_Set|macro|TWI_INTENSET_STOPPED_Set
DECL|TWI_INTENSET_SUSPENDED_Disabled|macro|TWI_INTENSET_SUSPENDED_Disabled
DECL|TWI_INTENSET_SUSPENDED_Enabled|macro|TWI_INTENSET_SUSPENDED_Enabled
DECL|TWI_INTENSET_SUSPENDED_Msk|macro|TWI_INTENSET_SUSPENDED_Msk
DECL|TWI_INTENSET_SUSPENDED_Pos|macro|TWI_INTENSET_SUSPENDED_Pos
DECL|TWI_INTENSET_SUSPENDED_Set|macro|TWI_INTENSET_SUSPENDED_Set
DECL|TWI_INTENSET_TXDSENT_Disabled|macro|TWI_INTENSET_TXDSENT_Disabled
DECL|TWI_INTENSET_TXDSENT_Enabled|macro|TWI_INTENSET_TXDSENT_Enabled
DECL|TWI_INTENSET_TXDSENT_Msk|macro|TWI_INTENSET_TXDSENT_Msk
DECL|TWI_INTENSET_TXDSENT_Pos|macro|TWI_INTENSET_TXDSENT_Pos
DECL|TWI_INTENSET_TXDSENT_Set|macro|TWI_INTENSET_TXDSENT_Set
DECL|TWI_POWER_POWER_Disabled|macro|TWI_POWER_POWER_Disabled
DECL|TWI_POWER_POWER_Enabled|macro|TWI_POWER_POWER_Enabled
DECL|TWI_POWER_POWER_Msk|macro|TWI_POWER_POWER_Msk
DECL|TWI_POWER_POWER_Pos|macro|TWI_POWER_POWER_Pos
DECL|TWI_RXD_RXD_Msk|macro|TWI_RXD_RXD_Msk
DECL|TWI_RXD_RXD_Pos|macro|TWI_RXD_RXD_Pos
DECL|TWI_SHORTS_BB_STOP_Disabled|macro|TWI_SHORTS_BB_STOP_Disabled
DECL|TWI_SHORTS_BB_STOP_Enabled|macro|TWI_SHORTS_BB_STOP_Enabled
DECL|TWI_SHORTS_BB_STOP_Msk|macro|TWI_SHORTS_BB_STOP_Msk
DECL|TWI_SHORTS_BB_STOP_Pos|macro|TWI_SHORTS_BB_STOP_Pos
DECL|TWI_SHORTS_BB_SUSPEND_Disabled|macro|TWI_SHORTS_BB_SUSPEND_Disabled
DECL|TWI_SHORTS_BB_SUSPEND_Enabled|macro|TWI_SHORTS_BB_SUSPEND_Enabled
DECL|TWI_SHORTS_BB_SUSPEND_Msk|macro|TWI_SHORTS_BB_SUSPEND_Msk
DECL|TWI_SHORTS_BB_SUSPEND_Pos|macro|TWI_SHORTS_BB_SUSPEND_Pos
DECL|TWI_TXD_TXD_Msk|macro|TWI_TXD_TXD_Msk
DECL|TWI_TXD_TXD_Pos|macro|TWI_TXD_TXD_Pos
DECL|UART_BAUDRATE_BAUDRATE_Baud115200|macro|UART_BAUDRATE_BAUDRATE_Baud115200
DECL|UART_BAUDRATE_BAUDRATE_Baud1200|macro|UART_BAUDRATE_BAUDRATE_Baud1200
DECL|UART_BAUDRATE_BAUDRATE_Baud14400|macro|UART_BAUDRATE_BAUDRATE_Baud14400
DECL|UART_BAUDRATE_BAUDRATE_Baud19200|macro|UART_BAUDRATE_BAUDRATE_Baud19200
DECL|UART_BAUDRATE_BAUDRATE_Baud1M|macro|UART_BAUDRATE_BAUDRATE_Baud1M
DECL|UART_BAUDRATE_BAUDRATE_Baud230400|macro|UART_BAUDRATE_BAUDRATE_Baud230400
DECL|UART_BAUDRATE_BAUDRATE_Baud2400|macro|UART_BAUDRATE_BAUDRATE_Baud2400
DECL|UART_BAUDRATE_BAUDRATE_Baud250000|macro|UART_BAUDRATE_BAUDRATE_Baud250000
DECL|UART_BAUDRATE_BAUDRATE_Baud28800|macro|UART_BAUDRATE_BAUDRATE_Baud28800
DECL|UART_BAUDRATE_BAUDRATE_Baud38400|macro|UART_BAUDRATE_BAUDRATE_Baud38400
DECL|UART_BAUDRATE_BAUDRATE_Baud460800|macro|UART_BAUDRATE_BAUDRATE_Baud460800
DECL|UART_BAUDRATE_BAUDRATE_Baud4800|macro|UART_BAUDRATE_BAUDRATE_Baud4800
DECL|UART_BAUDRATE_BAUDRATE_Baud57600|macro|UART_BAUDRATE_BAUDRATE_Baud57600
DECL|UART_BAUDRATE_BAUDRATE_Baud76800|macro|UART_BAUDRATE_BAUDRATE_Baud76800
DECL|UART_BAUDRATE_BAUDRATE_Baud921600|macro|UART_BAUDRATE_BAUDRATE_Baud921600
DECL|UART_BAUDRATE_BAUDRATE_Baud9600|macro|UART_BAUDRATE_BAUDRATE_Baud9600
DECL|UART_BAUDRATE_BAUDRATE_Msk|macro|UART_BAUDRATE_BAUDRATE_Msk
DECL|UART_BAUDRATE_BAUDRATE_Pos|macro|UART_BAUDRATE_BAUDRATE_Pos
DECL|UART_CONFIG_HWFC_Disabled|macro|UART_CONFIG_HWFC_Disabled
DECL|UART_CONFIG_HWFC_Enabled|macro|UART_CONFIG_HWFC_Enabled
DECL|UART_CONFIG_HWFC_Msk|macro|UART_CONFIG_HWFC_Msk
DECL|UART_CONFIG_HWFC_Pos|macro|UART_CONFIG_HWFC_Pos
DECL|UART_CONFIG_PARITY_Excluded|macro|UART_CONFIG_PARITY_Excluded
DECL|UART_CONFIG_PARITY_Included|macro|UART_CONFIG_PARITY_Included
DECL|UART_CONFIG_PARITY_Msk|macro|UART_CONFIG_PARITY_Msk
DECL|UART_CONFIG_PARITY_Pos|macro|UART_CONFIG_PARITY_Pos
DECL|UART_ENABLE_ENABLE_Disabled|macro|UART_ENABLE_ENABLE_Disabled
DECL|UART_ENABLE_ENABLE_Enabled|macro|UART_ENABLE_ENABLE_Enabled
DECL|UART_ENABLE_ENABLE_Msk|macro|UART_ENABLE_ENABLE_Msk
DECL|UART_ENABLE_ENABLE_Pos|macro|UART_ENABLE_ENABLE_Pos
DECL|UART_ERRORSRC_BREAK_Clear|macro|UART_ERRORSRC_BREAK_Clear
DECL|UART_ERRORSRC_BREAK_Msk|macro|UART_ERRORSRC_BREAK_Msk
DECL|UART_ERRORSRC_BREAK_NotPresent|macro|UART_ERRORSRC_BREAK_NotPresent
DECL|UART_ERRORSRC_BREAK_Pos|macro|UART_ERRORSRC_BREAK_Pos
DECL|UART_ERRORSRC_BREAK_Present|macro|UART_ERRORSRC_BREAK_Present
DECL|UART_ERRORSRC_FRAMING_Clear|macro|UART_ERRORSRC_FRAMING_Clear
DECL|UART_ERRORSRC_FRAMING_Msk|macro|UART_ERRORSRC_FRAMING_Msk
DECL|UART_ERRORSRC_FRAMING_NotPresent|macro|UART_ERRORSRC_FRAMING_NotPresent
DECL|UART_ERRORSRC_FRAMING_Pos|macro|UART_ERRORSRC_FRAMING_Pos
DECL|UART_ERRORSRC_FRAMING_Present|macro|UART_ERRORSRC_FRAMING_Present
DECL|UART_ERRORSRC_OVERRUN_Clear|macro|UART_ERRORSRC_OVERRUN_Clear
DECL|UART_ERRORSRC_OVERRUN_Msk|macro|UART_ERRORSRC_OVERRUN_Msk
DECL|UART_ERRORSRC_OVERRUN_NotPresent|macro|UART_ERRORSRC_OVERRUN_NotPresent
DECL|UART_ERRORSRC_OVERRUN_Pos|macro|UART_ERRORSRC_OVERRUN_Pos
DECL|UART_ERRORSRC_OVERRUN_Present|macro|UART_ERRORSRC_OVERRUN_Present
DECL|UART_ERRORSRC_PARITY_Clear|macro|UART_ERRORSRC_PARITY_Clear
DECL|UART_ERRORSRC_PARITY_Msk|macro|UART_ERRORSRC_PARITY_Msk
DECL|UART_ERRORSRC_PARITY_NotPresent|macro|UART_ERRORSRC_PARITY_NotPresent
DECL|UART_ERRORSRC_PARITY_Pos|macro|UART_ERRORSRC_PARITY_Pos
DECL|UART_ERRORSRC_PARITY_Present|macro|UART_ERRORSRC_PARITY_Present
DECL|UART_INTENCLR_CTS_Clear|macro|UART_INTENCLR_CTS_Clear
DECL|UART_INTENCLR_CTS_Disabled|macro|UART_INTENCLR_CTS_Disabled
DECL|UART_INTENCLR_CTS_Enabled|macro|UART_INTENCLR_CTS_Enabled
DECL|UART_INTENCLR_CTS_Msk|macro|UART_INTENCLR_CTS_Msk
DECL|UART_INTENCLR_CTS_Pos|macro|UART_INTENCLR_CTS_Pos
DECL|UART_INTENCLR_ERROR_Clear|macro|UART_INTENCLR_ERROR_Clear
DECL|UART_INTENCLR_ERROR_Disabled|macro|UART_INTENCLR_ERROR_Disabled
DECL|UART_INTENCLR_ERROR_Enabled|macro|UART_INTENCLR_ERROR_Enabled
DECL|UART_INTENCLR_ERROR_Msk|macro|UART_INTENCLR_ERROR_Msk
DECL|UART_INTENCLR_ERROR_Pos|macro|UART_INTENCLR_ERROR_Pos
DECL|UART_INTENCLR_NCTS_Clear|macro|UART_INTENCLR_NCTS_Clear
DECL|UART_INTENCLR_NCTS_Disabled|macro|UART_INTENCLR_NCTS_Disabled
DECL|UART_INTENCLR_NCTS_Enabled|macro|UART_INTENCLR_NCTS_Enabled
DECL|UART_INTENCLR_NCTS_Msk|macro|UART_INTENCLR_NCTS_Msk
DECL|UART_INTENCLR_NCTS_Pos|macro|UART_INTENCLR_NCTS_Pos
DECL|UART_INTENCLR_RXDRDY_Clear|macro|UART_INTENCLR_RXDRDY_Clear
DECL|UART_INTENCLR_RXDRDY_Disabled|macro|UART_INTENCLR_RXDRDY_Disabled
DECL|UART_INTENCLR_RXDRDY_Enabled|macro|UART_INTENCLR_RXDRDY_Enabled
DECL|UART_INTENCLR_RXDRDY_Msk|macro|UART_INTENCLR_RXDRDY_Msk
DECL|UART_INTENCLR_RXDRDY_Pos|macro|UART_INTENCLR_RXDRDY_Pos
DECL|UART_INTENCLR_RXTO_Clear|macro|UART_INTENCLR_RXTO_Clear
DECL|UART_INTENCLR_RXTO_Disabled|macro|UART_INTENCLR_RXTO_Disabled
DECL|UART_INTENCLR_RXTO_Enabled|macro|UART_INTENCLR_RXTO_Enabled
DECL|UART_INTENCLR_RXTO_Msk|macro|UART_INTENCLR_RXTO_Msk
DECL|UART_INTENCLR_RXTO_Pos|macro|UART_INTENCLR_RXTO_Pos
DECL|UART_INTENCLR_TXDRDY_Clear|macro|UART_INTENCLR_TXDRDY_Clear
DECL|UART_INTENCLR_TXDRDY_Disabled|macro|UART_INTENCLR_TXDRDY_Disabled
DECL|UART_INTENCLR_TXDRDY_Enabled|macro|UART_INTENCLR_TXDRDY_Enabled
DECL|UART_INTENCLR_TXDRDY_Msk|macro|UART_INTENCLR_TXDRDY_Msk
DECL|UART_INTENCLR_TXDRDY_Pos|macro|UART_INTENCLR_TXDRDY_Pos
DECL|UART_INTENSET_CTS_Disabled|macro|UART_INTENSET_CTS_Disabled
DECL|UART_INTENSET_CTS_Enabled|macro|UART_INTENSET_CTS_Enabled
DECL|UART_INTENSET_CTS_Msk|macro|UART_INTENSET_CTS_Msk
DECL|UART_INTENSET_CTS_Pos|macro|UART_INTENSET_CTS_Pos
DECL|UART_INTENSET_CTS_Set|macro|UART_INTENSET_CTS_Set
DECL|UART_INTENSET_ERROR_Disabled|macro|UART_INTENSET_ERROR_Disabled
DECL|UART_INTENSET_ERROR_Enabled|macro|UART_INTENSET_ERROR_Enabled
DECL|UART_INTENSET_ERROR_Msk|macro|UART_INTENSET_ERROR_Msk
DECL|UART_INTENSET_ERROR_Pos|macro|UART_INTENSET_ERROR_Pos
DECL|UART_INTENSET_ERROR_Set|macro|UART_INTENSET_ERROR_Set
DECL|UART_INTENSET_NCTS_Disabled|macro|UART_INTENSET_NCTS_Disabled
DECL|UART_INTENSET_NCTS_Enabled|macro|UART_INTENSET_NCTS_Enabled
DECL|UART_INTENSET_NCTS_Msk|macro|UART_INTENSET_NCTS_Msk
DECL|UART_INTENSET_NCTS_Pos|macro|UART_INTENSET_NCTS_Pos
DECL|UART_INTENSET_NCTS_Set|macro|UART_INTENSET_NCTS_Set
DECL|UART_INTENSET_RXDRDY_Disabled|macro|UART_INTENSET_RXDRDY_Disabled
DECL|UART_INTENSET_RXDRDY_Enabled|macro|UART_INTENSET_RXDRDY_Enabled
DECL|UART_INTENSET_RXDRDY_Msk|macro|UART_INTENSET_RXDRDY_Msk
DECL|UART_INTENSET_RXDRDY_Pos|macro|UART_INTENSET_RXDRDY_Pos
DECL|UART_INTENSET_RXDRDY_Set|macro|UART_INTENSET_RXDRDY_Set
DECL|UART_INTENSET_RXTO_Disabled|macro|UART_INTENSET_RXTO_Disabled
DECL|UART_INTENSET_RXTO_Enabled|macro|UART_INTENSET_RXTO_Enabled
DECL|UART_INTENSET_RXTO_Msk|macro|UART_INTENSET_RXTO_Msk
DECL|UART_INTENSET_RXTO_Pos|macro|UART_INTENSET_RXTO_Pos
DECL|UART_INTENSET_RXTO_Set|macro|UART_INTENSET_RXTO_Set
DECL|UART_INTENSET_TXDRDY_Disabled|macro|UART_INTENSET_TXDRDY_Disabled
DECL|UART_INTENSET_TXDRDY_Enabled|macro|UART_INTENSET_TXDRDY_Enabled
DECL|UART_INTENSET_TXDRDY_Msk|macro|UART_INTENSET_TXDRDY_Msk
DECL|UART_INTENSET_TXDRDY_Pos|macro|UART_INTENSET_TXDRDY_Pos
DECL|UART_INTENSET_TXDRDY_Set|macro|UART_INTENSET_TXDRDY_Set
DECL|UART_POWER_POWER_Disabled|macro|UART_POWER_POWER_Disabled
DECL|UART_POWER_POWER_Enabled|macro|UART_POWER_POWER_Enabled
DECL|UART_POWER_POWER_Msk|macro|UART_POWER_POWER_Msk
DECL|UART_POWER_POWER_Pos|macro|UART_POWER_POWER_Pos
DECL|UART_RXD_RXD_Msk|macro|UART_RXD_RXD_Msk
DECL|UART_RXD_RXD_Pos|macro|UART_RXD_RXD_Pos
DECL|UART_SHORTS_CTS_STARTRX_Disabled|macro|UART_SHORTS_CTS_STARTRX_Disabled
DECL|UART_SHORTS_CTS_STARTRX_Enabled|macro|UART_SHORTS_CTS_STARTRX_Enabled
DECL|UART_SHORTS_CTS_STARTRX_Msk|macro|UART_SHORTS_CTS_STARTRX_Msk
DECL|UART_SHORTS_CTS_STARTRX_Pos|macro|UART_SHORTS_CTS_STARTRX_Pos
DECL|UART_SHORTS_NCTS_STOPRX_Disabled|macro|UART_SHORTS_NCTS_STOPRX_Disabled
DECL|UART_SHORTS_NCTS_STOPRX_Enabled|macro|UART_SHORTS_NCTS_STOPRX_Enabled
DECL|UART_SHORTS_NCTS_STOPRX_Msk|macro|UART_SHORTS_NCTS_STOPRX_Msk
DECL|UART_SHORTS_NCTS_STOPRX_Pos|macro|UART_SHORTS_NCTS_STOPRX_Pos
DECL|UART_TXD_TXD_Msk|macro|UART_TXD_TXD_Msk
DECL|UART_TXD_TXD_Pos|macro|UART_TXD_TXD_Pos
DECL|UICR_FWID_FWID_Msk|macro|UICR_FWID_FWID_Msk
DECL|UICR_FWID_FWID_Pos|macro|UICR_FWID_FWID_Pos
DECL|UICR_RBPCONF_PALL_Disabled|macro|UICR_RBPCONF_PALL_Disabled
DECL|UICR_RBPCONF_PALL_Enabled|macro|UICR_RBPCONF_PALL_Enabled
DECL|UICR_RBPCONF_PALL_Msk|macro|UICR_RBPCONF_PALL_Msk
DECL|UICR_RBPCONF_PALL_Pos|macro|UICR_RBPCONF_PALL_Pos
DECL|UICR_RBPCONF_PR0_Disabled|macro|UICR_RBPCONF_PR0_Disabled
DECL|UICR_RBPCONF_PR0_Enabled|macro|UICR_RBPCONF_PR0_Enabled
DECL|UICR_RBPCONF_PR0_Msk|macro|UICR_RBPCONF_PR0_Msk
DECL|UICR_RBPCONF_PR0_Pos|macro|UICR_RBPCONF_PR0_Pos
DECL|UICR_XTALFREQ_XTALFREQ_16MHz|macro|UICR_XTALFREQ_XTALFREQ_16MHz
DECL|UICR_XTALFREQ_XTALFREQ_32MHz|macro|UICR_XTALFREQ_XTALFREQ_32MHz
DECL|UICR_XTALFREQ_XTALFREQ_Msk|macro|UICR_XTALFREQ_XTALFREQ_Msk
DECL|UICR_XTALFREQ_XTALFREQ_Pos|macro|UICR_XTALFREQ_XTALFREQ_Pos
DECL|WDT_CONFIG_HALT_Msk|macro|WDT_CONFIG_HALT_Msk
DECL|WDT_CONFIG_HALT_Pause|macro|WDT_CONFIG_HALT_Pause
DECL|WDT_CONFIG_HALT_Pos|macro|WDT_CONFIG_HALT_Pos
DECL|WDT_CONFIG_HALT_Run|macro|WDT_CONFIG_HALT_Run
DECL|WDT_CONFIG_SLEEP_Msk|macro|WDT_CONFIG_SLEEP_Msk
DECL|WDT_CONFIG_SLEEP_Pause|macro|WDT_CONFIG_SLEEP_Pause
DECL|WDT_CONFIG_SLEEP_Pos|macro|WDT_CONFIG_SLEEP_Pos
DECL|WDT_CONFIG_SLEEP_Run|macro|WDT_CONFIG_SLEEP_Run
DECL|WDT_INTENCLR_TIMEOUT_Clear|macro|WDT_INTENCLR_TIMEOUT_Clear
DECL|WDT_INTENCLR_TIMEOUT_Disabled|macro|WDT_INTENCLR_TIMEOUT_Disabled
DECL|WDT_INTENCLR_TIMEOUT_Enabled|macro|WDT_INTENCLR_TIMEOUT_Enabled
DECL|WDT_INTENCLR_TIMEOUT_Msk|macro|WDT_INTENCLR_TIMEOUT_Msk
DECL|WDT_INTENCLR_TIMEOUT_Pos|macro|WDT_INTENCLR_TIMEOUT_Pos
DECL|WDT_INTENSET_TIMEOUT_Disabled|macro|WDT_INTENSET_TIMEOUT_Disabled
DECL|WDT_INTENSET_TIMEOUT_Enabled|macro|WDT_INTENSET_TIMEOUT_Enabled
DECL|WDT_INTENSET_TIMEOUT_Msk|macro|WDT_INTENSET_TIMEOUT_Msk
DECL|WDT_INTENSET_TIMEOUT_Pos|macro|WDT_INTENSET_TIMEOUT_Pos
DECL|WDT_INTENSET_TIMEOUT_Set|macro|WDT_INTENSET_TIMEOUT_Set
DECL|WDT_POWER_POWER_Disabled|macro|WDT_POWER_POWER_Disabled
DECL|WDT_POWER_POWER_Enabled|macro|WDT_POWER_POWER_Enabled
DECL|WDT_POWER_POWER_Msk|macro|WDT_POWER_POWER_Msk
DECL|WDT_POWER_POWER_Pos|macro|WDT_POWER_POWER_Pos
DECL|WDT_REQSTATUS_RR0_DisabledOrRequested|macro|WDT_REQSTATUS_RR0_DisabledOrRequested
DECL|WDT_REQSTATUS_RR0_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR0_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR0_Msk|macro|WDT_REQSTATUS_RR0_Msk
DECL|WDT_REQSTATUS_RR0_Pos|macro|WDT_REQSTATUS_RR0_Pos
DECL|WDT_REQSTATUS_RR1_DisabledOrRequested|macro|WDT_REQSTATUS_RR1_DisabledOrRequested
DECL|WDT_REQSTATUS_RR1_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR1_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR1_Msk|macro|WDT_REQSTATUS_RR1_Msk
DECL|WDT_REQSTATUS_RR1_Pos|macro|WDT_REQSTATUS_RR1_Pos
DECL|WDT_REQSTATUS_RR2_DisabledOrRequested|macro|WDT_REQSTATUS_RR2_DisabledOrRequested
DECL|WDT_REQSTATUS_RR2_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR2_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR2_Msk|macro|WDT_REQSTATUS_RR2_Msk
DECL|WDT_REQSTATUS_RR2_Pos|macro|WDT_REQSTATUS_RR2_Pos
DECL|WDT_REQSTATUS_RR3_DisabledOrRequested|macro|WDT_REQSTATUS_RR3_DisabledOrRequested
DECL|WDT_REQSTATUS_RR3_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR3_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR3_Msk|macro|WDT_REQSTATUS_RR3_Msk
DECL|WDT_REQSTATUS_RR3_Pos|macro|WDT_REQSTATUS_RR3_Pos
DECL|WDT_REQSTATUS_RR4_DisabledOrRequested|macro|WDT_REQSTATUS_RR4_DisabledOrRequested
DECL|WDT_REQSTATUS_RR4_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR4_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR4_Msk|macro|WDT_REQSTATUS_RR4_Msk
DECL|WDT_REQSTATUS_RR4_Pos|macro|WDT_REQSTATUS_RR4_Pos
DECL|WDT_REQSTATUS_RR5_DisabledOrRequested|macro|WDT_REQSTATUS_RR5_DisabledOrRequested
DECL|WDT_REQSTATUS_RR5_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR5_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR5_Msk|macro|WDT_REQSTATUS_RR5_Msk
DECL|WDT_REQSTATUS_RR5_Pos|macro|WDT_REQSTATUS_RR5_Pos
DECL|WDT_REQSTATUS_RR6_DisabledOrRequested|macro|WDT_REQSTATUS_RR6_DisabledOrRequested
DECL|WDT_REQSTATUS_RR6_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR6_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR6_Msk|macro|WDT_REQSTATUS_RR6_Msk
DECL|WDT_REQSTATUS_RR6_Pos|macro|WDT_REQSTATUS_RR6_Pos
DECL|WDT_REQSTATUS_RR7_DisabledOrRequested|macro|WDT_REQSTATUS_RR7_DisabledOrRequested
DECL|WDT_REQSTATUS_RR7_EnabledAndUnrequested|macro|WDT_REQSTATUS_RR7_EnabledAndUnrequested
DECL|WDT_REQSTATUS_RR7_Msk|macro|WDT_REQSTATUS_RR7_Msk
DECL|WDT_REQSTATUS_RR7_Pos|macro|WDT_REQSTATUS_RR7_Pos
DECL|WDT_RREN_RR0_Disabled|macro|WDT_RREN_RR0_Disabled
DECL|WDT_RREN_RR0_Enabled|macro|WDT_RREN_RR0_Enabled
DECL|WDT_RREN_RR0_Msk|macro|WDT_RREN_RR0_Msk
DECL|WDT_RREN_RR0_Pos|macro|WDT_RREN_RR0_Pos
DECL|WDT_RREN_RR1_Disabled|macro|WDT_RREN_RR1_Disabled
DECL|WDT_RREN_RR1_Enabled|macro|WDT_RREN_RR1_Enabled
DECL|WDT_RREN_RR1_Msk|macro|WDT_RREN_RR1_Msk
DECL|WDT_RREN_RR1_Pos|macro|WDT_RREN_RR1_Pos
DECL|WDT_RREN_RR2_Disabled|macro|WDT_RREN_RR2_Disabled
DECL|WDT_RREN_RR2_Enabled|macro|WDT_RREN_RR2_Enabled
DECL|WDT_RREN_RR2_Msk|macro|WDT_RREN_RR2_Msk
DECL|WDT_RREN_RR2_Pos|macro|WDT_RREN_RR2_Pos
DECL|WDT_RREN_RR3_Disabled|macro|WDT_RREN_RR3_Disabled
DECL|WDT_RREN_RR3_Enabled|macro|WDT_RREN_RR3_Enabled
DECL|WDT_RREN_RR3_Msk|macro|WDT_RREN_RR3_Msk
DECL|WDT_RREN_RR3_Pos|macro|WDT_RREN_RR3_Pos
DECL|WDT_RREN_RR4_Disabled|macro|WDT_RREN_RR4_Disabled
DECL|WDT_RREN_RR4_Enabled|macro|WDT_RREN_RR4_Enabled
DECL|WDT_RREN_RR4_Msk|macro|WDT_RREN_RR4_Msk
DECL|WDT_RREN_RR4_Pos|macro|WDT_RREN_RR4_Pos
DECL|WDT_RREN_RR5_Disabled|macro|WDT_RREN_RR5_Disabled
DECL|WDT_RREN_RR5_Enabled|macro|WDT_RREN_RR5_Enabled
DECL|WDT_RREN_RR5_Msk|macro|WDT_RREN_RR5_Msk
DECL|WDT_RREN_RR5_Pos|macro|WDT_RREN_RR5_Pos
DECL|WDT_RREN_RR6_Disabled|macro|WDT_RREN_RR6_Disabled
DECL|WDT_RREN_RR6_Enabled|macro|WDT_RREN_RR6_Enabled
DECL|WDT_RREN_RR6_Msk|macro|WDT_RREN_RR6_Msk
DECL|WDT_RREN_RR6_Pos|macro|WDT_RREN_RR6_Pos
DECL|WDT_RREN_RR7_Disabled|macro|WDT_RREN_RR7_Disabled
DECL|WDT_RREN_RR7_Enabled|macro|WDT_RREN_RR7_Enabled
DECL|WDT_RREN_RR7_Msk|macro|WDT_RREN_RR7_Msk
DECL|WDT_RREN_RR7_Pos|macro|WDT_RREN_RR7_Pos
DECL|WDT_RR_RR_Msk|macro|WDT_RR_RR_Msk
DECL|WDT_RR_RR_Pos|macro|WDT_RR_RR_Pos
DECL|WDT_RR_RR_Reload|macro|WDT_RR_RR_Reload
DECL|WDT_RUNSTATUS_RUNSTATUS_Msk|macro|WDT_RUNSTATUS_RUNSTATUS_Msk
DECL|WDT_RUNSTATUS_RUNSTATUS_NotRunning|macro|WDT_RUNSTATUS_RUNSTATUS_NotRunning
DECL|WDT_RUNSTATUS_RUNSTATUS_Pos|macro|WDT_RUNSTATUS_RUNSTATUS_Pos
DECL|WDT_RUNSTATUS_RUNSTATUS_Running|macro|WDT_RUNSTATUS_RUNSTATUS_Running
DECL|__NRF51_BITS_H|macro|__NRF51_BITS_H
