# Generated by Yosys 0.9 (git sha1 1979e0b)

.model microsd
.inputs CLK CMD
.outputs SD_CLK LED CMD DAT[0] DAT[1] DAT[2] DAT[3]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$32840$new_n853_ I1=$abc$32840$new_n411_ I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28723_new_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32655
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=sd_cmd_ptr[4] O=$abc$32840$new_n392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I1=$abc$32840$new_n397_ I2=$abc$32840$new_n394_ I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716 O=$abc$32840$new_n393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$32840$new_n396_ I1=$abc$32840$new_n395_ I2=sd_cmd_ptr[4] I3=$false O=$abc$32840$new_n394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n395_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 O=$abc$32840$new_n396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=sd_cmd_ptr[4] O=$abc$32840$new_n397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$32840$new_n409_ I1=$abc$32840$new_n408_ I2=sd_cmd_ptr[4] I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716 O=$abc$32840$new_n407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 O=$abc$32840$new_n408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 O=$abc$32840$new_n409_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32712 I1=sd_clk I2=$false I3=$false O=$abc$32840$new_n410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n421_ I1=$abc$32840$new_n412_ I2=$abc$32840$new_n430_ I3=$abc$32840$new_n431_ O=$abc$32840$new_n411_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][0]_new_inv_ I1=$abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][0]_new_inv_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716 O=$abc$32840$new_n412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32840$new_n414_ I1=$abc$32840$new_n415_ I2=sd_cmd_ptr[4] I3=$abc$32840$new_n416_ O=$abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n414_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 O=$abc$32840$new_n415_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=sd_cmd_ptr[4] O=$abc$32840$new_n416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32840$new_n419_ I1=$abc$32840$new_n420_ I2=sd_cmd_ptr[4] I3=$abc$32840$new_n418_ O=$abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=sd_cmd_ptr[4] O=$abc$32840$new_n418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 O=$abc$32840$new_n420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][2]_new_inv_ I1=$abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][2]_new_inv_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 O=$abc$32840$new_n421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=$abc$32840$new_n423_ I1=$abc$32840$new_n424_ I2=sd_cmd_ptr[4] I3=$abc$32840$new_n425_ O=$abc$32840$techmap$shiftx$microsd.v:347$82.$7\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[10] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 O=$abc$32840$new_n424_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=sd_cmd_ptr[4] O=$abc$32840$new_n425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32840$new_n428_ I1=$abc$32840$new_n429_ I2=sd_cmd_ptr[4] I3=$abc$32840$new_n427_ O=$abc$32840$techmap$shiftx$microsd.v:347$82.$11\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=sd_cmd_ptr[4] O=$abc$32840$new_n427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 O=$abc$32840$new_n429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32712 I1=sd_clk I2=$false I3=$false O=$abc$32840$new_n430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32656 I1=sd_clk I2=$false I3=$false O=$abc$32840$new_n431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I2=CMD I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28723_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111100000
.gate SB_LUT4 I0=sd_mem_state[0] I1=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[3] I2=sd_mem_state[2] I3=$false O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[3] I2=sd_mem_state[2] I3=sd_mem_state[1] O=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_mem_state[2] I1=sd_mem_state[3] I2=sd_mem_state[0] I3=sd_mem_state[1] O=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32660 I1=$abc$32840$new_n444_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I3=$abc$32840$new_n439_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32659
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32708 I2=$abc$32840$new_n442_ I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32660 O=$abc$32840$new_n439_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000100000000111
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[43] I2=$abc$32840$new_n441_ I3=$false O=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[44] I2=sd_cmd[45] I3=sd_cmd[41] O=$abc$32840$new_n441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I2=sd_mem_state[0] I3=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 O=$abc$32840$new_n442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001111111111
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32656 I1=CMD I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I2=sd_mem_state[0] I3=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 O=$abc$32840$new_n444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:406$91_Y[2] I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_ I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32663
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24814[0]_new_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32840$new_n448_ I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32664 I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32668 I3=$false O=$abc$32840$auto$wreduce.cc:455:run$24814[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=resp_delay[1] I1=resp_delay[3] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32672 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32680 O=$abc$32840$new_n448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:406$91_Y[4] I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_ I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:406$91_Y[5] I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_ I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32671
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$procmux$24684.B_AND_S[18]_new_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29586_new_inv_ I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32676 I1=$abc$32840$sub$microsd.v:416$93_Y[2] I2=$abc$32840$new_n453_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ O=$abc$32840$procmux$24684.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I2=$false I3=$false O=$abc$32840$new_n453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:416$93_Y[2] I1=$abc$32840$new_n455_ I2=$abc$32840$new_n458_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29586_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$new_n457_ I1=$abc$32840$new_n456_ I2=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I3=sd_clk O=$abc$32840$new_n455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=sd_cmd_resp_ptr_r2[3] I1=sd_cmd_resp_ptr_r2[4] I2=sd_cmd_resp_ptr_r2[5] I3=sd_cmd_resp_ptr_r2[6] O=$abc$32840$new_n456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32660 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32676 I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32684 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32708 O=$abc$32840$new_n457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=sd_clk I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32676 I3=$abc$32840$procmux$24523.B_AND_S[10]_new_ O=$abc$32840$new_n458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 I1=sd_mem_state[0] I2=$false I3=$false O=$abc$32840$procmux$24523.B_AND_S[10]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:406$91_Y[0] I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_ I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32679
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$procmux$24684.B_AND_S[23]_new_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29613_new_inv_ I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32684 I1=$abc$32840$sub$microsd.v:416$93_Y[7] I2=$abc$32840$new_n453_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ O=$abc$32840$procmux$24684.B_AND_S[23]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:416$93_Y[7] I1=$abc$32840$new_n455_ I2=$abc$32840$new_n464_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29613_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=sd_clk I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32684 I3=$abc$32840$procmux$24523.B_AND_S[10]_new_ O=$abc$32840$new_n464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24816[0] I1=$abc$32840$new_n474_ I2=$abc$32840$procmux$24645.B_AND_S[6]_new_ I3=$abc$32840$new_n472_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32687
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688 I1=$abc$32840$new_n467_ I2=$abc$32840$new_n468_ I3=$abc$32840$procmux$24523.B_AND_S[10]_new_ O=$abc$32840$procmux$24645.B_AND_S[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=sd_clk I2=$false I3=$false O=$abc$32840$new_n467_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$wreduce.cc:455:run$24811[1]_new_ I2=$abc$32840$auto$wreduce.cc:455:run$24816[0] I3=sd_clk O=$abc$32840$new_n468_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_cmd_resp_ptr[4] I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_ O=$abc$32840$auto$wreduce.cc:455:run$24811[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32696 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32700 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32692 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688 I1=$abc$32840$new_n473_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I3=$false O=$abc$32840$new_n472_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I1=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I3=$false O=$abc$32840$new_n473_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I3=$false O=$abc$32840$new_n474_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32692 I1=$abc$32840$new_n476_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I3=$abc$32840$new_n477_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[10]_new_ I1=$abc$32840$new_n467_ I2=$abc$32840$new_n473_ I3=$false O=$abc$32840$new_n476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$new_n442_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32692 O=$abc$32840$new_n477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000001
.gate SB_LUT4 I0=$abc$32840$procmux$24645.B_AND_S[8]_new_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I2=$abc$32840$procmux$24645.B_AND_S[14]_new_inv_ I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32695
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32696 I1=$abc$32840$new_n467_ I2=$abc$32840$new_n480_ I3=$abc$32840$procmux$24523.B_AND_S[10]_new_ O=$abc$32840$procmux$24645.B_AND_S[8]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$wreduce.cc:455:run$24811[1]_new_ I2=$abc$32840$auto$wreduce.cc:455:run$24816[2] I3=sd_clk O=$abc$32840$new_n480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32696 I1=$abc$32840$new_n473_ I2=$abc$32840$new_n474_ I3=$abc$32840$auto$wreduce.cc:455:run$24816[2] O=$abc$32840$procmux$24645.B_AND_S[14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24816[3] I1=$abc$32840$new_n474_ I2=$abc$32840$procmux$24645.B_AND_S[9]_new_ I3=$abc$32840$new_n485_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32700 I1=$abc$32840$new_n467_ I2=$abc$32840$new_n484_ I3=$abc$32840$procmux$24523.B_AND_S[10]_new_ O=$abc$32840$procmux$24645.B_AND_S[9]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$wreduce.cc:455:run$24811[1]_new_ I2=$abc$32840$auto$wreduce.cc:455:run$24816[3] I3=sd_clk O=$abc$32840$new_n484_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32700 I1=$abc$32840$new_n473_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I3=$false O=$abc$32840$new_n485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24816[5] I1=$abc$32840$new_n474_ I2=$abc$32840$procmux$24645.B_AND_S[11]_new_ I3=$abc$32840$new_n489_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32703
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I1=$abc$32840$new_n467_ I2=$abc$32840$new_n488_ I3=$abc$32840$procmux$24523.B_AND_S[10]_new_ O=$abc$32840$procmux$24645.B_AND_S[11]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$wreduce.cc:455:run$24811[1]_new_ I2=$abc$32840$auto$wreduce.cc:455:run$24816[5] I3=sd_clk O=$abc$32840$new_n488_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I1=$abc$32840$new_n473_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I3=$false O=$abc$32840$new_n489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32840$procmux$24684.B_AND_S[16]_new_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29578_new_inv_ I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32707
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32708 I1=$abc$32840$sub$microsd.v:416$93_Y[0] I2=$abc$32840$new_n453_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ O=$abc$32840$procmux$24684.B_AND_S[16]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100010100000000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:416$93_Y[0] I1=$abc$32840$new_n455_ I2=$abc$32840$new_n493_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29578_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=sd_clk I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32708 I3=$abc$32840$procmux$24523.B_AND_S[10]_new_ O=$abc$32840$new_n493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:355$84_Y[0] I1=$abc$32840$new_n497_ I2=$abc$32840$new_n500_ I3=$abc$32840$procmux$24600.B_AND_S[0]_new_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32711
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32712 I1=$abc$32840$new_n496_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I3=$false O=$abc$32840$procmux$24600.B_AND_S[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I1=sd_clk I2=$abc$32840$auto$wreduce.cc:455:run$24814[0]_new_ I3=$false O=$abc$32840$new_n496_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32840$eq$microsd.v:348$83_Y_new_ I1=sd_clk I2=$false I3=$false O=$abc$32840$new_n497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n499_ I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I3=$false O=$abc$32840$eq$microsd.v:348$83_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd_cmd_ptr[4] I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716 I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32712 O=$abc$32840$new_n499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32712 I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I3=$false O=$abc$32840$new_n500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32840$new_n496_ I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716 I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I3=$abc$32840$procmux$24600.B_AND_S[7]_new_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$new_n430_ I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716 I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I3=$false O=$abc$32840$procmux$24600.B_AND_S[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:355$84_Y[2] I1=$abc$32840$new_n497_ I2=$abc$32840$new_n505_ I3=$abc$32840$procmux$24600.B_AND_S[2]_new_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32719
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I1=$abc$32840$new_n496_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I3=$false O=$abc$32840$procmux$24600.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I3=$false O=$abc$32840$new_n505_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:355$84_Y[3] I1=$abc$32840$new_n497_ I2=$abc$32840$new_n508_ I3=$abc$32840$procmux$24600.B_AND_S[3]_new_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I1=$abc$32840$new_n496_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I3=$false O=$abc$32840$procmux$24600.B_AND_S[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I3=$false O=$abc$32840$new_n508_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:355$84_Y[5] I1=$abc$32840$new_n497_ I2=$abc$32840$new_n511_ I3=$abc$32840$procmux$24600.B_AND_S[5]_new_ O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32727
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I1=$abc$32840$new_n496_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I3=$false O=$abc$32840$procmux$24600.B_AND_S[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I3=$false O=$abc$32840$new_n511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32732 I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28310_new_inv_ I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$32840$new_n514_ I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32732 I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32748 I3=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28310_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111101
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24807[2]_new_ I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_ I2=$false I3=$false O=$abc$32840$new_n514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=data_ptr[6] I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$abc$32840$new_n516_ O=$abc$32840$auto$wreduce.cc:455:run$24807[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32748 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32732 O=$abc$32840$new_n516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ I1=crc_state[0] I2=crc_state[1] I3=$false O=$abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_state[2] I1=crc_state[3] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=crc_state[3] I3=crc_state[2] O=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ I3=$false O=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:312$78_Y[2] I1=$abc$32840$new_n514_ I2=$abc$32840$new_n522_ I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32735
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I3=$false O=$abc$32840$new_n522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:312$78_Y[3] I1=$abc$32840$new_n514_ I2=$abc$32840$new_n524_ I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32739
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I3=$false O=$abc$32840$new_n524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:312$78_Y[5] I1=$abc$32840$new_n514_ I2=$abc$32840$new_n526_ I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32743
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:254$62_Y[5] I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I3=$false O=$abc$32840$new_n526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:312$78_Y[0] I1=$abc$32840$new_n514_ I2=$abc$32840$new_n528_ I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32747
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:254$62_Y[0] I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I3=$false O=$abc$32840$new_n528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_ I3=$abc$32840$new_n530_ O=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32840$procmux$24470_CMP_new_ I1=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ O=$abc$32840$new_n530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_ I1=$abc$32840$new_n533_ I2=$false I3=$false O=$abc$32840$procmux$24470_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cb_rd_addr[0] I1=cb_rd_addr[1] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cb_rd_addr[4] I1=cb_rd_addr[3] I2=cb_rd_addr[2] I3=$false O=$abc$32840$new_n533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32840$new_n535_ I1=cb_rd_addr[4] I2=$false I3=$false O=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=cb_rd_addr[1] I1=cb_rd_addr[2] I2=cb_rd_addr[3] I3=cb_rd_addr[0] O=$abc$32840$new_n535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110011111111111
.gate SB_LUT4 I0=cb_rd_addr[4] I1=cb_rd_addr[2] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$26716[0]_new_inv_ I3=cb_rd_addr[3] O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cb_rd_addr[0] I1=$abc$32840$new_n533_ I2=cb_rd_addr[1] I3=$false O=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=cb_rd_addr[4] I1=cb_rd_addr[2] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_ I3=cb_rd_addr[3] O=$abc$32840$procmux$24399_CMP_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=cb_rd_addr[0] I1=cb_rd_addr[1] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=cb_rd_addr[4] I1=cb_rd_addr[2] I2=cb_rd_addr[3] I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$26649[0]_new_inv_ O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cb_rd_addr[4] I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$27181_new_inv_ I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=cb_rd_addr[1] I1=cb_rd_addr[2] I2=cb_rd_addr[3] I3=cb_rd_addr[0] O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$27181_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$24936[0]_new_inv_ I1=clkdiv[4] I2=clkdiv[5] I3=clkdiv[6] O=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=clkdiv[3] I1=clkdiv[0] I2=clkdiv[1] I3=clkdiv[2] O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$24936[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I1=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[1] I3=sd_mem_state[3] O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001101101101
.gate SB_LUT4 I0=$abc$32840$new_n548_ I1=sd_cmd_ptr[4] I2=$abc$32840$new_n549_ I3=$false O=$0\sd_cmd_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I2=$abc$32840$new_n496_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ O=$abc$32840$new_n548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$32840$new_n497_ I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I2=$abc$32840$sub$microsd.v:355$84_Y[4] I3=$false O=$abc$32840$new_n549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_ I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[1] O=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[2] I2=sd_mem_state[3] I3=sd_mem_state[0] O=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525 I1=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124 I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[10]_new_ I1=$abc$32840$new_n555_ I2=$abc$32840$new_n568_ I3=$abc$32840$new_n556_ O=$0\sd_mem_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0010111111111111
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24811[1]_new_ I1=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I2=$abc$32840$new_n455_ I3=sd_clk O=$abc$32840$new_n555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[28]_new_ I1=$abc$32840$procmux$24523.B_AND_S[32]_new_ I2=$abc$32840$procmux$24523.B_AND_S[24]_new_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$27934[0]_new_inv_ O=$abc$32840$new_n556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=cmd_bram_inst.valid_out I1=$abc$32840$procmux$24399_CMP_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_ I3=$false O=$abc$32840$procmux$24523.B_AND_S[28]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_ I2=$false I3=$false O=$abc$32840$procmux$24523.B_AND_S[32]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n560_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$24951[0]_new_inv_ I2=$abc$32840$new_n562_ I3=$abc$32840$new_n563_ O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32752 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32756 I2=$false I3=$false O=$abc$32840$new_n560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=init_delay[0] I1=init_delay[1] I2=init_delay[2] I3=init_delay[3] O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$24951[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[10] I1=init_delay[11] I2=init_delay[12] I3=init_delay[13] O=$abc$32840$new_n562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=init_delay[5] I1=init_delay[7] I2=init_delay[8] I3=init_delay[9] O=$abc$32840$new_n563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd_mem_state[0] I1=sd_mem_state[1] I2=sd_mem_state[2] I3=sd_mem_state[3] O=$abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_ I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$27934[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd_mem_state[1] I1=sd_mem_state[2] I2=sd_mem_state[0] I3=sd_mem_state[3] O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I2=$false I3=$false O=$abc$32840$procmux$24523.B_AND_S[24]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I1=$abc$32840$new_n569_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_ I3=$false O=$abc$32840$new_n568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$wreduce.cc:455:run$24814[0]_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I3=$false O=$abc$32840$new_n569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32840$eq$microsd.v:348$83_Y_new_ I1=sd_clk I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[10]_new_ I1=$abc$32840$new_n555_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[2]_new_inv_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[3]_new_inv_ O=$0\sd_mem_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111111111111
.gate SB_LUT4 I0=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519 I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28238[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30494[1]_new_inv_ I1=cmd_bram_inst.valid_out I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I1=$abc$32840$new_n496_ I2=$abc$32840$procmux$24523.B_AND_S[10]_new_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_ O=$0\sd_mem_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$eq$microsd.v:348$83_Y_new_ I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I3=$abc$32840$new_n577_ O=$0\sd_mem_state[3:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000011111111
.gate SB_LUT4 I0=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 I1=$abc$32840$procmux$24399_CMP_new_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28267[0]_new_ I3=$false O=$abc$32840$new_n577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32840$new_n514_ I1=$abc$32840$sub$microsd.v:312$78_Y[4] I2=$abc$32840$procmux$24514.B_AND_S[18]_new_ I3=$false O=$0\data_ptr[6:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I1=data_ptr[4] I2=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I3=$false O=$abc$32840$procmux$24514.B_AND_S[18]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I1=$abc$32840$sub$microsd.v:254$62_Y[6] I2=$abc$32840$new_n514_ I3=$abc$32840$sub$microsd.v:312$78_Y[6] O=$0\data_ptr[6:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_ I1=$abc$32840$new_n583_ I2=$false I3=$false O=$0\crc_state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24807[2]_new_ I1=crc_state[0] I2=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ I3=crc_state[1] O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24807[2]_new_ I1=crc_buffer[7] I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$26195_new_ I3=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ O=$abc$32840$new_n583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24807[2]_new_ I1=$abc$32840$new_n585_ I2=$false I3=$false O=$0\crc_state[3:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=crc_buffer[7] I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ I2=crc_state[1] I3=crc_state[0] O=$abc$32840$new_n585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011001100111111
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32840$auto$wreduce.cc:455:run$24807[2]_new_ I3=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ O=$0\crc_state[3:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110000000000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_ I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=cb_rd_en I1=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 I2=$abc$32840$auto$simplemap.cc:168:logic_reduce$26698_new_inv_ I3=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ O=$0\cb_rd_en[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$32840$new_n609_ I1=$abc$32840$new_n590_ I2=$abc$32840$new_n630_ I3=$abc$32840$procmux$24433.B_AND_S[3]_new_ O=$0\crc_buffer[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111110010
.gate SB_LUT4 I0=$abc$32840$new_n591_ I1=$abc$32840$new_n600_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32732 I3=$false O=$abc$32840$new_n590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][1]_new_ I1=$abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][5]_new_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32748 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 O=$abc$32840$new_n591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$32840$new_n594_ I2=$abc$32840$new_n595_ I3=$abc$32840$new_n593_ O=$abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=sd_cmd[29] I1=sd_cmd[21] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=data_ptr[4] O=$abc$32840$new_n593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[45] I1=sd_cmd[13] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 O=$abc$32840$new_n594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[37] I1=sd_cmd[5] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n595_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$32840$new_n598_ I2=$abc$32840$new_n599_ I3=$abc$32840$new_n597_ O=$abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111110
.gate SB_LUT4 I0=sd_cmd[25] I1=sd_cmd[17] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=data_ptr[4] O=$abc$32840$new_n597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 O=$abc$32840$new_n598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][0]_new_ I1=$abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][4]_new_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32748 O=$abc$32840$new_n600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32840$new_n603_ I1=$abc$32840$new_n602_ I2=data_ptr[4] I3=$abc$32840$new_n604_ O=$abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][4]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=sd_cmd[44] I1=sd_cmd[12] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 O=$abc$32840$new_n602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[36] I1=sd_cmd[4] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[28] I1=sd_cmd[20] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=data_ptr[4] O=$abc$32840$new_n604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32840$new_n607_ I1=$abc$32840$new_n608_ I2=$abc$32840$new_n606_ I3=data_ptr[4] O=$abc$32840$techmap$shiftx$microsd.v:311$77.$10\buffer[47:0][0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=sd_cmd[24] I1=sd_cmd[16] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=$false O=$abc$32840$new_n606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[8] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 O=$abc$32840$new_n607_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[32] I1=sd_cmd[0] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32732 I1=$abc$32840$new_n860_ I2=$abc$32840$new_n620_ I3=$abc$32840$new_n514_ O=$abc$32840$new_n609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$32840$new_n619_ I1=$abc$32840$new_n618_ I2=data_ptr[4] I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32748 O=$abc$32840$new_n617_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=sd_cmd[27] I1=sd_cmd[19] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 O=$abc$32840$new_n618_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[31] I1=sd_cmd[23] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=data_ptr[4] I1=$abc$32840$new_n624_ I2=$abc$32840$new_n621_ I3=$abc$32840$new_n627_ O=$abc$32840$new_n620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=$abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][14]_new_inv_ I1=$abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][6]_new_inv_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n621_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[38] I1=sd_cmd[6] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$false O=$abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][6]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[46] I1=sd_cmd[14] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$false O=$abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][14]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][10]_new_inv_ I1=$abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][2]_new_inv_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 O=$abc$32840$new_n624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=sd_cmd[34] I1=sd_cmd[2] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$false O=$abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[10] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I3=$false O=$abc$32840$techmap$shiftx$microsd.v:311$77.$4\buffer[47:0][10]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$32840$new_n629_ I1=$abc$32840$new_n628_ I2=data_ptr[4] I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32748 O=$abc$32840$new_n627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=sd_cmd[26] I1=sd_cmd[18] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 O=$abc$32840$new_n628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=sd_cmd[30] I1=sd_cmd[22] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 O=$abc$32840$new_n629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$32840$new_n631_ I1=crc_buffer[7] I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_ I3=crc_buffer[0] O=$abc$32840$new_n630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101011000000
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24807[2]_new_ I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ I2=crc_state[1] I3=$false O=$abc$32840$new_n631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ I3=$false O=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I1=sd_cmd[40] I2=$false I3=$false O=$abc$32840$procmux$24433.B_AND_S[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[24]_new_ I1=sd_cmd[5] I2=$abc$32840$new_n635_ I3=$false O=$0\sd_cmd[47:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[4] I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I3=$abc$32840$procmux$24523.B_AND_S[28]_new_ O=$abc$32840$new_n635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[24]_new_ I1=sd_cmd[1] I2=$abc$32840$new_n637_ I3=$false O=$0\sd_cmd[47:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[0] I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I3=$abc$32840$procmux$24523.B_AND_S[28]_new_ O=$abc$32840$new_n637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[24]_new_ I1=sd_cmd[2] I2=$abc$32840$new_n639_ I3=$false O=$0\sd_cmd[47:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[1] I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I3=$abc$32840$procmux$24523.B_AND_S[28]_new_ O=$abc$32840$new_n639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[24]_new_ I1=sd_cmd[3] I2=$abc$32840$new_n641_ I3=$false O=$0\sd_cmd[47:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I3=$abc$32840$procmux$24523.B_AND_S[28]_new_ O=$abc$32840$new_n641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[24]_new_ I1=sd_cmd[4] I2=$abc$32840$new_n643_ I3=$false O=$0\sd_cmd[47:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[3] I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I3=$abc$32840$procmux$24523.B_AND_S[28]_new_ O=$abc$32840$new_n643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[24]_new_ I1=sd_cmd[6] I2=$abc$32840$new_n645_ I3=$false O=$0\sd_cmd[47:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[5] I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I3=$abc$32840$procmux$24523.B_AND_S[28]_new_ O=$abc$32840$new_n645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[24]_new_ I1=sd_cmd[7] I2=$abc$32840$new_n647_ I3=$false O=$0\sd_cmd[47:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=crc_buffer[6] I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I3=$abc$32840$procmux$24523.B_AND_S[28]_new_ O=$abc$32840$new_n647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327 I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_ I3=$false O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I1=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25413_new_ I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_cmd[9] I1=$abc$32840$procmux$24399_CMP_new_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29107[1]_new_ O=$abc$32840$procmux$24710.Y_B[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[11] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_ I3=$false O=$abc$32840$procmux$24710.Y_B[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[13] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_ I3=$false O=$abc$32840$procmux$24710.Y_B[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[15] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_ I3=$false O=$abc$32840$procmux$24710.Y_B[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[16] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29111[1]_new_ I3=$false O=$abc$32840$procmux$24710.Y_B[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[0] I2=$abc$32840$new_n656_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29246[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[23] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[24] O=$abc$32840$new_n656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[1] I2=$abc$32840$new_n658_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29255[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[24] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[25] O=$abc$32840$new_n658_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[2] I2=$abc$32840$new_n660_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29265[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[25] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[26] O=$abc$32840$new_n660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[3] I2=$abc$32840$new_n662_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29274[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[26] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[27] O=$abc$32840$new_n662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd_rca[4] I1=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_ I3=$abc$32840$new_n664_ O=$abc$32840$procmux$24710.Y_B[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=sd_cmd_resp[27] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[28] O=$abc$32840$new_n664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[5] I2=$abc$32840$new_n666_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29294[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[28] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[29] O=$abc$32840$new_n666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[6] I2=$abc$32840$new_n668_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29304[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[29] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[30] O=$abc$32840$new_n668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[7] I2=$abc$32840$new_n670_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29314[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[30] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[31] O=$abc$32840$new_n670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[8] I2=$abc$32840$new_n672_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29325[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[31] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[32] O=$abc$32840$new_n672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[9] I2=$abc$32840$new_n674_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29334[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[32] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[33] O=$abc$32840$new_n674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[10] I2=$abc$32840$new_n676_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29343[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[33] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[34] O=$abc$32840$new_n676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[11] I2=$abc$32840$new_n678_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29352[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[34] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[35] O=$abc$32840$new_n678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[12] I2=$abc$32840$new_n680_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29361[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[35] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[36] O=$abc$32840$new_n680_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[13] I2=$abc$32840$new_n682_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29370[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[36] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[37] O=$abc$32840$new_n682_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd_rca[14] I1=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29279[2]_new_ I3=$abc$32840$new_n684_ O=$abc$32840$procmux$24710.Y_B[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=sd_cmd_resp[37] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[38] O=$abc$32840$new_n684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$opt_reduce.cc:132:opt_mux$24799_new_ I1=sd_rca[15] I2=$abc$32840$new_n686_ I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29388[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=sd_cmd_resp[38] I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I2=$abc$32840$procmux$24399_CMP_new_ I3=sd_cmd[39] O=$abc$32840$new_n686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$new_n444_ I1=sd_cmd_resp[23] I2=$abc$32840$procmux$1172_Y_new_inv_ I3=$abc$32840$new_n442_ O=$0\sd_cmd_resp[47:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[23] I2=$abc$32840$new_n689_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_ O=$abc$32840$procmux$1172_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I3=sd_cmd_resp_ptr[4] O=$abc$32840$new_n689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32692 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32696 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32700 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n697_ I1=sd_cmd_resp[24] I2=$abc$32840$new_n696_ I3=$false O=$0\sd_cmd_resp[47:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I3=sd_cmd_resp_ptr[4] O=$abc$32840$new_n694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32700 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32696 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n694_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_ I2=$abc$32840$new_n442_ I3=$abc$32840$new_n444_ O=$abc$32840$new_n696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$32840$new_n442_ I1=CMD I2=$false I3=$false O=$abc$32840$new_n697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n697_ I1=sd_cmd_resp[25] I2=$abc$32840$new_n701_ I3=$false O=$0\sd_cmd_resp[47:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32692 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n694_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_ I2=$abc$32840$new_n442_ I3=$abc$32840$new_n444_ O=$abc$32840$new_n701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$32840$new_n444_ I1=sd_cmd_resp[26] I2=$abc$32840$new_n442_ I3=$abc$32840$procmux$1007_Y_new_ O=$0\sd_cmd_resp[47:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[26] I2=$abc$32840$new_n694_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_ O=$abc$32840$procmux$1007_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32692 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n444_ I1=sd_cmd_resp[27] I2=$abc$32840$procmux$916_Y_new_inv_ I3=$abc$32840$new_n442_ O=$0\sd_cmd_resp[47:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[27] I2=$abc$32840$new_n689_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25380[1]_new_inv_ O=$abc$32840$procmux$916_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$32840$new_n697_ I1=sd_cmd_resp[28] I2=$abc$32840$new_n711_ I3=$false O=$0\sd_cmd_resp[47:0][28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_ I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I3=sd_cmd_resp_ptr[4] O=$abc$32840$new_n709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32696 I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32700 I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32840$new_n709_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_ I2=$abc$32840$new_n442_ I3=$abc$32840$new_n444_ O=$abc$32840$new_n711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$32840$new_n444_ I1=sd_cmd_resp[29] I2=$abc$32840$new_n442_ I3=$abc$32840$procmux$800_Y_new_ O=$0\sd_cmd_resp[47:0][29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[29] I2=$abc$32840$new_n709_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_ O=$abc$32840$procmux$800_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$32840$new_n444_ I1=sd_cmd_resp[30] I2=$abc$32840$new_n442_ I3=$abc$32840$procmux$745_Y_new_ O=$0\sd_cmd_resp[47:0][30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[30] I2=$abc$32840$new_n709_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_ O=$abc$32840$procmux$745_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$32840$new_n697_ I1=sd_cmd_resp[31] I2=$abc$32840$new_n718_ I3=$false O=$0\sd_cmd_resp[47:0][31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32840$new_n689_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[1]_new_inv_ I2=$abc$32840$new_n442_ I3=$abc$32840$new_n444_ O=$abc$32840$new_n718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$32840$new_n697_ I1=sd_cmd_resp[32] I2=$abc$32840$new_n733_ I3=$false O=$0\sd_cmd_resp[47:0][32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32840$new_n734_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_ I2=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 I3=$abc$32840$new_n444_ O=$abc$32840$new_n733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I2=sd_cmd_resp_ptr[4] I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25594[1]_new_inv_ O=$abc$32840$new_n734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32840$new_n697_ I1=sd_cmd_resp[33] I2=$abc$32840$new_n737_ I3=$false O=$0\sd_cmd_resp[47:0][33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$32840$new_n734_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_ I2=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 I3=$abc$32840$new_n444_ O=$abc$32840$new_n737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$32840$new_n444_ I1=sd_cmd_resp[34] I2=$abc$32840$procmux$545_Y_new_inv_ I3=$abc$32840$new_n442_ O=$0\sd_cmd_resp[47:0][34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[34] I2=$abc$32840$new_n734_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_ O=$abc$32840$procmux$545_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$32840$new_n444_ I1=sd_cmd_resp[35] I2=$abc$32840$procmux$500_Y_new_inv_ I3=$abc$32840$new_n442_ O=$0\sd_cmd_resp[47:0][35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010001001111
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[35] I2=$abc$32840$new_n734_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25238[0]_new_inv_ O=$abc$32840$procmux$500_Y_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100110011
.gate SB_LUT4 I0=$abc$32840$new_n744_ I1=$abc$32840$auto$wreduce.cc:455:run$24816[4] I2=$abc$32840$new_n476_ I3=sd_cmd_resp_ptr[4] O=$0\sd_cmd_resp_ptr[5:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24811[1]_new_ I1=$abc$32840$procmux$24523.B_AND_S[10]_new_ I2=$abc$32840$new_n467_ I3=$abc$32840$new_n474_ O=$abc$32840$new_n744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$32840$new_n697_ I1=$abc$32840$new_n444_ I2=sd_cmd_resp[36] I3=$abc$32840$new_n748_ O=$0\sd_cmd_resp[47:0][36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:256:simplemap_eqne$25169_new_inv_ I1=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I2=sd_cmd_resp_ptr[4] I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25498[1]_new_inv_ O=$abc$32840$new_n747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25334[0]_new_inv_ I1=$abc$32840$new_n747_ I2=$abc$32840$new_n442_ I3=$false O=$abc$32840$new_n748_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32840$new_n697_ I1=$abc$32840$new_n444_ I2=sd_cmd_resp[37] I3=$abc$32840$new_n753_ O=$0\sd_cmd_resp[47:0][37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000010111010
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25291[0]_new_inv_ I1=$abc$32840$new_n747_ I2=$abc$32840$new_n442_ I3=$false O=$abc$32840$new_n753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_ I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I3=$false O=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$32840$new_n444_ I1=sd_cmd_resp[38] I2=$abc$32840$new_n442_ I3=$abc$32840$procmux$377_Y_new_ O=$0\sd_cmd_resp[47:0][38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111101000100
.gate SB_LUT4 I0=CMD I1=sd_cmd_resp[38] I2=$abc$32840$new_n747_ I3=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$25267[0]_new_inv_ O=$abc$32840$procmux$377_Y_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001100
.gate SB_LUT4 I0=$abc$32840$procmux$24638.B_AND_S[2]_new_ I1=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488 I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28255[1]_new_ I3=$false O=$0\cmd_read[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25321_new_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I2=cmd_read I3=$false O=$abc$32840$procmux$24638.B_AND_S[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sd_cmd[42] I1=sd_cmd[43] I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30475[1]_new_inv_ I3=$abc$32840$new_n761_ O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=sd_cmd[40] I1=sd_cmd[44] I2=sd_cmd[45] I3=sd_cmd[41] O=$abc$32840$new_n761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$32840$new_n763_ I1=crc_buffer[1] I2=$abc$32840$new_n764_ I3=$false O=$0\crc_buffer[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=crc_state[0] I1=$abc$32840$new_n631_ I2=$abc$32840$auto$simplemap.cc:309:simplemap_lut$25362_new_ I3=$false O=$abc$32840$new_n763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I1=sd_cmd[41] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_ I3=crc_buffer[0] O=$abc$32840$new_n764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$new_n763_ I1=crc_buffer[2] I2=$abc$32840$new_n766_ I3=$false O=$0\crc_buffer[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd[42] I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_ I3=crc_buffer[1] O=$abc$32840$new_n766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$new_n763_ I1=crc_buffer[4] I2=$abc$32840$new_n773_ I3=$false O=$0\crc_buffer[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd[44] I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_ I3=crc_buffer[3] O=$abc$32840$new_n773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$new_n763_ I1=crc_buffer[5] I2=$abc$32840$new_n775_ I3=$false O=$0\crc_buffer[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=sd_cmd[45] I1=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_ I3=crc_buffer[4] O=$abc$32840$new_n775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$new_n763_ I1=crc_buffer[6] I2=$abc$32840$new_n777_ I3=$false O=$0\crc_buffer[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I1=sd_cmd[46] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_ I3=crc_buffer[5] O=$abc$32840$new_n777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=crc_state[0] I1=$abc$32840$new_n631_ I2=crc_buffer[7] I3=$abc$32840$new_n779_ O=$0\crc_buffer[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:168:logic_reduce$26691_new_inv_ I1=sd_cmd[47] I2=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_ I3=crc_buffer[6] O=$abc$32840$new_n779_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32680 I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$30168[1]_new_inv_ I2=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154 I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30193
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=sd_clk I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145 I2=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$30138[2]_new_inv_ I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31365[0]_new_ I1=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[0] I1=crc_state[1] I2=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063 I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=$abc$32840$procmux$24523.B_AND_S[24]_new_ I1=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139 I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ I1=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$31917[1]_new_inv_ I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=crc_state[1] I1=crc_state[0] I2=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139 I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=init_delay[0] I1=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 I2=$false I3=$false O=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32398
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n789_ I1=$abc$32840$add$microsd.v:199$60_Y[0] I2=$false I3=$false O=$0\cb_rd_addr[4:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=sd_cmd_resp[38] I1=$abc$32840$procmux$24470_CMP_new_ I2=$false I3=$false O=$abc$32840$new_n789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n789_ I1=cb_rd_addr[0] I2=cb_rd_addr[1] I3=$false O=$0\cb_rd_addr[4:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111110
.gate SB_LUT4 I0=$abc$32840$new_n789_ I1=$abc$32840$add$microsd.v:199$60_Y[2] I2=$false I3=$false O=$0\cb_rd_addr[4:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n789_ I1=$abc$32840$add$microsd.v:199$60_Y[3] I2=$false I3=$false O=$0\cb_rd_addr[4:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n789_ I1=$abc$32840$add$microsd.v:199$60_Y[4] I2=$false I3=$false O=$0\cb_rd_addr[4:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24814[0]_new_ I1=resp_delay[1] I2=$false I3=$false O=$abc$32840$procmux$24732_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24814[0]_new_ I1=$abc$32840$sub$microsd.v:406$91_Y[3] I2=$false I3=$false O=$abc$32840$procmux$24732_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$32840$new_n789_ I1=cmd_bram_inst.data_out[0] I2=sd_cmd[40] I3=$abc$32840$procmux$24399_CMP_new_ O=$0\sd_cmd[47:0][40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=cmd_bram_inst.data_out[1] I1=sd_cmd[41] I2=$abc$32840$new_n789_ I3=$abc$32840$procmux$24399_CMP_new_ O=$0\sd_cmd[47:0][41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=cmd_bram_inst.data_out[2] I1=sd_cmd[42] I2=$abc$32840$new_n789_ I3=$abc$32840$procmux$24399_CMP_new_ O=$0\sd_cmd[47:0][42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$32840$new_n789_ I1=cmd_bram_inst.data_out[3] I2=sd_cmd[43] I3=$abc$32840$procmux$24399_CMP_new_ O=$0\sd_cmd[47:0][43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=cmd_bram_inst.data_out[4] I1=sd_cmd[44] I2=$abc$32840$new_n789_ I3=$abc$32840$procmux$24399_CMP_new_ O=$0\sd_cmd[47:0][44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=cmd_bram_inst.data_out[5] I1=sd_cmd[45] I2=$abc$32840$new_n789_ I3=$abc$32840$procmux$24399_CMP_new_ O=$0\sd_cmd[47:0][45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=cmd_bram_inst.data_out[6] I1=sd_cmd[46] I2=$abc$32840$new_n789_ I3=$abc$32840$procmux$24399_CMP_new_ O=$0\sd_cmd[47:0][46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011111010
.gate SB_LUT4 I0=$abc$32840$new_n789_ I1=cmd_bram_inst.data_out[7] I2=sd_cmd[47] I3=$abc$32840$procmux$24399_CMP_new_ O=$0\sd_cmd[47:0][47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[8] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29098[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[10] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29116[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[12] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29134[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[14] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29152[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[17] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29179[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[18] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29188[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[19] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29197[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[20] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29206[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[21] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29215[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[22] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29224[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$32840$procmux$24399_CMP_new_ I1=sd_cmd[23] I2=$false I3=$false O=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29233[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\init_delay[13:0][4] I1=$false I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32751
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\init_delay[13:0][6] I1=$false I2=$false I3=$false O=$abc$32840$auto$ice40_ffinit.cc:140:execute$32755
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32656 I1=$false I2=$false I3=$false O=cmd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32660 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32664 I1=$false I2=$false I3=$false O=resp_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32668 I1=$false I2=$false I3=$false O=resp_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32672 I1=$false I2=$false I3=$false O=resp_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32676 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32680 I1=$false I2=$false I3=$false O=resp_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32684 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32692 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32696 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32700 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32708 I1=$false I2=$false I3=$false O=sd_cmd_resp_ptr_r2[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32712 I1=$false I2=$false I3=$false O=sd_cmd_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716 I1=$false I2=$false I3=$false O=sd_cmd_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I1=$false I2=$false I3=$false O=sd_cmd_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I1=$false I2=$false I3=$false O=sd_cmd_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 I1=$false I2=$false I3=$false O=sd_cmd_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32732 I1=$false I2=$false I3=$false O=data_ptr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I1=$false I2=$false I3=$false O=data_ptr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I1=$false I2=$false I3=$false O=data_ptr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 I1=$false I2=$false I3=$false O=data_ptr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32748 I1=$false I2=$false I3=$false O=data_ptr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32752 I1=$false I2=$false I3=$false O=init_delay[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32756 I1=$false I2=$false I3=$false O=init_delay[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clkdiv[1] I1=$false I2=$false I3=$false O=$abc$32840$add$microsd.v:146$50_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=init_delay[1] I1=$false I2=$false I3=$false O=$0\init_delay[13:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=dat_read I1=$false I2=$false I3=$false O=$abc$32840$auto$rtlil.cc:1832:Not$24789
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd_clk I1=$false I2=$false I3=$false O=$0\sd_clk[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=cmd_read I1=$false I2=$false I3=$false O=$abc$32840$auto$rtlil.cc:1832:Not$24797
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$32840$new_n856_ I1=$abc$32840$new_n393_ I2=$abc$32840$new_n875_ I3=$abc$32840$new_n410_ O=$abc$32840$new_n853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=sd_cmd[33] I1=sd_cmd[1] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[41] I1=sd_cmd[9] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I3=$abc$32840$new_n854_ O=$abc$32840$new_n855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=sd_cmd_ptr[4] I1=$abc$32840$new_n855_ I2=$abc$32840$new_n392_ I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 O=$abc$32840$new_n856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$32840$new_n613_ I1=$abc$32840$new_n616_ I2=data_ptr[4] I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 O=$abc$32840$new_n857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[43] I1=sd_cmd[11] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744 O=$abc$32840$new_n858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[47] I1=sd_cmd[15] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736 I3=$abc$32840$new_n858_ O=$abc$32840$new_n859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740 I1=$abc$32840$new_n859_ I2=$abc$32840$new_n857_ I3=$abc$32840$new_n617_ O=$abc$32840$new_n860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$32840$new_n453_ I1=$abc$32840$new_n455_ I2=sd_mem_state[0] I3=$false O=$abc$32840$new_n861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:416$93_Y[3] I1=sd_cmd_resp_ptr_r2[3] I2=$abc$32840$new_n861_ I3=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 O=$0\sd_cmd_resp_ptr_r2[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32840$new_n453_ I1=$abc$32840$new_n455_ I2=sd_mem_state[0] I3=$false O=$abc$32840$new_n863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:416$93_Y[4] I1=sd_cmd_resp_ptr_r2[4] I2=$abc$32840$new_n863_ I3=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 O=$0\sd_cmd_resp_ptr_r2[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32840$new_n453_ I1=$abc$32840$new_n455_ I2=sd_mem_state[0] I3=$false O=$abc$32840$new_n865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:416$93_Y[5] I1=sd_cmd_resp_ptr_r2[5] I2=$abc$32840$new_n865_ I3=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 O=$0\sd_cmd_resp_ptr_r2[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32840$new_n453_ I1=$abc$32840$new_n455_ I2=sd_mem_state[0] I3=$false O=$abc$32840$new_n867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$32840$sub$microsd.v:416$93_Y[6] I1=sd_cmd_resp_ptr_r2[6] I2=$abc$32840$new_n867_ I3=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 O=$0\sd_cmd_resp_ptr_r2[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110000000000
.gate SB_LUT4 I0=$abc$32840$new_n400_ I1=$abc$32840$new_n404_ I2=sd_cmd_ptr[4] I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 O=$abc$32840$new_n872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001100000101
.gate SB_LUT4 I0=sd_cmd[35] I1=sd_cmd[3] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I3=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728 O=$abc$32840$new_n873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=sd_cmd[39] I1=sd_cmd[7] I2=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720 I3=$abc$32840$new_n873_ O=$abc$32840$new_n874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724 I1=$abc$32840$new_n874_ I2=$abc$32840$new_n872_ I3=$abc$32840$new_n407_ O=$abc$32840$new_n875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=$abc$32840$auto$wreduce.cc:455:run$24807[2]_new_ I1=crc_buffer[7] I2=crc_state[0] I3=crc_buffer[3] O=$abc$32840$new_n876_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011000000
.gate SB_LUT4 I0=sd_cmd[43] I1=$abc$32840$new_n876_ I2=crc_state[0] I3=crc_state[1] O=$abc$32840$new_n877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110011001010
.gate SB_LUT4 I0=crc_buffer[2] I1=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$28384[1]_new_ I2=$abc$32840$new_n877_ I3=$abc$32840$auto$simplemap.cc:168:logic_reduce$26688[1]_new_inv_ O=$0\crc_buffer[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$false I1=$true I2=clkdiv[0] I3=$false O=$add$microsd.v:146$50_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=clkdiv[0] CO=$auto$alumacc.cc:474:replace_alu$24837.C[2] I0=$false I1=clkdiv[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[2] I3=$auto$alumacc.cc:474:replace_alu$24837.C[2] O=$add$microsd.v:146$50_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24837.C[2] CO=$auto$alumacc.cc:474:replace_alu$24837.C[3] I0=$false I1=clkdiv[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[3] I3=$auto$alumacc.cc:474:replace_alu$24837.C[3] O=$add$microsd.v:146$50_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24837.C[3] CO=$auto$alumacc.cc:474:replace_alu$24837.C[4] I0=$false I1=clkdiv[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[4] I3=$auto$alumacc.cc:474:replace_alu$24837.C[4] O=$add$microsd.v:146$50_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24837.C[4] CO=$auto$alumacc.cc:474:replace_alu$24837.C[5] I0=$false I1=clkdiv[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[5] I3=$auto$alumacc.cc:474:replace_alu$24837.C[5] O=$add$microsd.v:146$50_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24837.C[5] CO=$auto$alumacc.cc:474:replace_alu$24837.C[6] I0=$false I1=clkdiv[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=clkdiv[6] I3=$auto$alumacc.cc:474:replace_alu$24837.C[6] O=$add$microsd.v:146$50_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:146|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=cb_rd_addr[0] I3=$false O=$abc$32840$add$microsd.v:199$60_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:199|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=cb_rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$24840.C[2] I0=$false I1=cb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:199|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$24840.C[2] O=$abc$32840$add$microsd.v:199$60_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:199|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24840.C[2] CO=$auto$alumacc.cc:474:replace_alu$24840.C[3] I0=$false I1=cb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:199|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$24840.C[3] O=$abc$32840$add$microsd.v:199$60_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:199|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24840.C[3] CO=$auto$alumacc.cc:474:replace_alu$24840.C[4] I0=$false I1=cb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:199|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=cb_rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$24840.C[4] O=$abc$32840$add$microsd.v:199$60_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:199|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[0] I2=$false I3=$true O=$0\init_delay[13:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=init_delay[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[10] O=$0\init_delay[13:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[10] CO=$auto$alumacc.cc:474:replace_alu$24843.C[11] I0=init_delay[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[11] O=$0\init_delay[13:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[11] CO=$auto$alumacc.cc:474:replace_alu$24843.C[12] I0=init_delay[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[12] O=$0\init_delay[13:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[12] CO=$auto$alumacc.cc:474:replace_alu$24843.C[13] I0=init_delay[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[13] O=$0\init_delay[13:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=init_delay[0] CO=$auto$alumacc.cc:474:replace_alu$24843.C[2] I0=init_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[2] O=$0\init_delay[13:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[2] CO=$auto$alumacc.cc:474:replace_alu$24843.C[3] I0=init_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[3] O=$0\init_delay[13:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[3] CO=$auto$alumacc.cc:474:replace_alu$24843.C[4] I0=init_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[4] O=$0\init_delay[13:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[4] CO=$auto$alumacc.cc:474:replace_alu$24843.C[5] I0=init_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[5] O=$0\init_delay[13:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[5] CO=$auto$alumacc.cc:474:replace_alu$24843.C[6] I0=init_delay[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[6] O=$0\init_delay[13:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[6] CO=$auto$alumacc.cc:474:replace_alu$24843.C[7] I0=init_delay[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[7] O=$0\init_delay[13:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[7] CO=$auto$alumacc.cc:474:replace_alu$24843.C[8] I0=init_delay[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[8] O=$0\init_delay[13:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[8] CO=$auto$alumacc.cc:474:replace_alu$24843.C[9] I0=init_delay[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=init_delay[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24843.C[9] O=$0\init_delay[13:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24843.C[9] CO=$auto$alumacc.cc:474:replace_alu$24843.C[10] I0=init_delay[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:158|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$true I3=$true O=$abc$32840$sub$microsd.v:254$62_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[3] CO=$auto$alumacc.cc:474:replace_alu$24846.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24846.C[5] O=$abc$32840$sub$microsd.v:254$62_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24846.C[5] CO=$auto$alumacc.cc:474:replace_alu$24846.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24846.C[6] O=$abc$32840$sub$microsd.v:254$62_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:254|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=data_ptr[0] I2=$false I3=$true O=$abc$32840$sub$microsd.v:312$78_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=data_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24849.C[2] I0=data_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24849.C[2] O=$abc$32840$sub$microsd.v:312$78_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24849.C[2] CO=$auto$alumacc.cc:474:replace_alu$24849.C[3] I0=data_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24849.C[3] O=$abc$32840$sub$microsd.v:312$78_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24849.C[3] CO=$auto$alumacc.cc:474:replace_alu$24849.C[4] I0=data_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24849.C[4] O=$abc$32840$sub$microsd.v:312$78_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24849.C[4] CO=$auto$alumacc.cc:474:replace_alu$24849.C[5] I0=data_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24849.C[5] O=$abc$32840$sub$microsd.v:312$78_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24849.C[5] CO=$auto$alumacc.cc:474:replace_alu$24849.C[6] I0=data_ptr[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=data_ptr[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24849.C[6] O=$abc$32840$sub$microsd.v:312$78_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:312|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[0] I2=$false I3=$true O=$abc$32840$sub$microsd.v:355$84_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24852.C[2] I0=sd_cmd_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24852.C[2] O=$abc$32840$sub$microsd.v:355$84_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24852.C[2] CO=$auto$alumacc.cc:474:replace_alu$24852.C[3] I0=sd_cmd_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24852.C[3] O=$abc$32840$sub$microsd.v:355$84_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24852.C[3] CO=$auto$alumacc.cc:474:replace_alu$24852.C[4] I0=sd_cmd_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24852.C[4] O=$abc$32840$sub$microsd.v:355$84_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24852.C[4] CO=$auto$alumacc.cc:474:replace_alu$24852.C[5] I0=sd_cmd_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24852.C[5] O=$abc$32840$sub$microsd.v:355$84_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:355|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=resp_delay[0] I2=$false I3=$true O=$abc$32840$sub$microsd.v:406$91_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=resp_delay[0] CO=$auto$alumacc.cc:474:replace_alu$24855.C[2] I0=resp_delay[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24855.C[2] O=$abc$32840$sub$microsd.v:406$91_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24855.C[2] CO=$auto$alumacc.cc:474:replace_alu$24855.C[3] I0=resp_delay[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24855.C[3] O=$abc$32840$sub$microsd.v:406$91_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24855.C[3] CO=$auto$alumacc.cc:474:replace_alu$24855.C[4] I0=resp_delay[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24855.C[4] O=$abc$32840$sub$microsd.v:406$91_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24855.C[4] CO=$auto$alumacc.cc:474:replace_alu$24855.C[5] I0=resp_delay[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=resp_delay[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24855.C[5] O=$abc$32840$sub$microsd.v:406$91_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:406|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[0] I2=$false I3=$true O=$abc$32840$sub$microsd.v:416$93_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr_r2[0] CO=$auto$alumacc.cc:474:replace_alu$24858.C[2] I0=sd_cmd_resp_ptr_r2[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24858.C[2] O=$abc$32840$sub$microsd.v:416$93_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24858.C[2] CO=$auto$alumacc.cc:474:replace_alu$24858.C[3] I0=sd_cmd_resp_ptr_r2[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24858.C[3] O=$abc$32840$sub$microsd.v:416$93_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24858.C[3] CO=$auto$alumacc.cc:474:replace_alu$24858.C[4] I0=sd_cmd_resp_ptr_r2[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24858.C[4] O=$abc$32840$sub$microsd.v:416$93_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24858.C[4] CO=$auto$alumacc.cc:474:replace_alu$24858.C[5] I0=sd_cmd_resp_ptr_r2[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24858.C[5] O=$abc$32840$sub$microsd.v:416$93_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24858.C[5] CO=$auto$alumacc.cc:474:replace_alu$24858.C[6] I0=sd_cmd_resp_ptr_r2[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24858.C[6] O=$abc$32840$sub$microsd.v:416$93_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24858.C[6] CO=$auto$alumacc.cc:474:replace_alu$24858.C[7] I0=sd_cmd_resp_ptr_r2[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr_r2[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24858.C[7] O=$abc$32840$sub$microsd.v:416$93_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:416|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[0] I2=$false I3=$true O=$abc$32840$auto$wreduce.cc:455:run$24816[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd_cmd_resp_ptr[0] CO=$auto$alumacc.cc:474:replace_alu$24861.C[2] I0=sd_cmd_resp_ptr[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24861.C[2] O=$abc$32840$auto$wreduce.cc:455:run$24816[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24861.C[2] CO=$auto$alumacc.cc:474:replace_alu$24861.C[3] I0=sd_cmd_resp_ptr[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24861.C[3] O=$abc$32840$auto$wreduce.cc:455:run$24816[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24861.C[3] CO=$auto$alumacc.cc:474:replace_alu$24861.C[4] I0=sd_cmd_resp_ptr[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24861.C[4] O=$abc$32840$auto$wreduce.cc:455:run$24816[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$24861.C[4] CO=$auto$alumacc.cc:474:replace_alu$24861.C[5] I0=sd_cmd_resp_ptr[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=sd_cmd_resp_ptr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$24861.C[5] O=$abc$32840$auto$wreduce.cc:455:run$24816[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:421|/usr/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate $_TBUF_ A=cmd E=$abc$32840$auto$rtlil.cc:1832:Not$24797 Y=CMD
.attr src "microsd.v:497"
.gate $_TBUF_ A=$true E=$abc$32840$auto$rtlil.cc:1832:Not$24789 Y=DAT[3]
.attr src "microsd.v:498"
.gate $_TBUF_ A=$true E=$abc$32840$auto$rtlil.cc:1832:Not$24789 Y=DAT[2]
.attr src "microsd.v:499"
.gate $_TBUF_ A=$true E=$abc$32840$auto$rtlil.cc:1832:Not$24789 Y=DAT[1]
.attr src "microsd.v:500"
.gate $_TBUF_ A=$true E=$abc$32840$auto$rtlil.cc:1832:Not$24789 Y=DAT[0]
.attr src "microsd.v:501"
.gate SB_DFFE C=CLK D=$0\sd_clk[0:0] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30124 Q=sd_clk
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32655 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30130 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32656
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32679 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32680
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24732_Y[1] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30193 Q=resp_delay[1] R=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32663 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32664
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24732_Y[3] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154 Q=resp_delay[3] R=$abc$32840$auto$simplemap.cc:250:simplemap_eqne$25145
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32667 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32668
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32671 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30154 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32672
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32707 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32708
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32659 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32660
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32675 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32676
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][3] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=sd_cmd_resp_ptr_r2[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][4] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=sd_cmd_resp_ptr_r2[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][5] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=sd_cmd_resp_ptr_r2[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr_r2[7:0][6] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=sd_cmd_resp_ptr_r2[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32683 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32684
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][23] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][24] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][25] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][26] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][27] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][28] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[28]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][29] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[29]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][30] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[30]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][31] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[31]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][32] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[32]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][33] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[33]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][34] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[34]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][35] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[35]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][36] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[36]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][37] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[37]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp[47:0][38] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30335 Q=sd_cmd_resp[38]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32687 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32688
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32691 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32692
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32695 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32696
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32699 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32700
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_resp_ptr[5:0][4] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=sd_cmd_resp_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32703 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30287 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32704
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cmd_read[0:0] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30467 Q=cmd_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30488 Q=dat_read
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30519 Q=sd_cmd[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][1] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525 Q=sd_cmd[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][2] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525 Q=sd_cmd[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][3] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525 Q=sd_cmd[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][4] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525 Q=sd_cmd[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][5] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525 Q=sd_cmd[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][6] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525 Q=sd_cmd[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][7] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$30525 Q=sd_cmd[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29098[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[8] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24710.Y_B[1] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[9] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29116[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[10] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24710.Y_B[3] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[11] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29134[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[12] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24710.Y_B[5] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[13] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29152[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[14] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24710.Y_B[7] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[15] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24710.Y_B[8] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[16] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29179[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[17] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29188[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[18] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29197[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[19] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29206[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[20] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29215[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[21] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29224[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[22] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29233[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[23] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29246[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[24] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29255[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[25] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29265[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[26] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29274[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[27] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24710.Y_B[20] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[28] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29294[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[29] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29304[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[30] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29314[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[31] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29325[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[32] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29334[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[33] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29343[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[34] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29352[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[35] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29361[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[36] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29370[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[37] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$procmux$24710.Y_B[30] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[38] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$32840$auto$simplemap.cc:127:simplemap_reduce$29388[0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[39] R=$abc$32840$auto$rtlil.cc:1969:NotGate$32760
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][40] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[40]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][41] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[41]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][42] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[42]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][43] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[43]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][44] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[44]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][45] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[45]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][46] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[46]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd[47:0][47] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=sd_cmd[47]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32711 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32712
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32715 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32716
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32719 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32720
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32723 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32724
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_cmd_ptr[5:0][4] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327 Q=sd_cmd_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32727 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31327 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32728
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[23] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[24] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[25] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[26] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[27] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[28] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[29] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[30] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[31] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[32] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[33] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[34] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[35] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[36] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[37] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd_cmd_resp[38] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31390 Q=sd_rca[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][0] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891 Q=sd_mem_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][1] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891 Q=sd_mem_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][2] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891 Q=sd_mem_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\sd_mem_state[3:0][3] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$31891 Q=sd_mem_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32747 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32748
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32731 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32732
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32735 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32736
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32739 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32740
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][4] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930 Q=data_ptr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32743 E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32744
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\data_ptr[6:0][6] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$31930 Q=data_ptr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063 Q=crc_state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][1] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063 Q=crc_state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_state[3:0][2] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063 Q=crc_state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32063 Q=crc_state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32139 Q=crc_buffer[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][1] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158 Q=crc_buffer[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][2] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158 Q=crc_buffer[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][3] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158 Q=crc_buffer[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][4] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158 Q=crc_buffer[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][5] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158 Q=crc_buffer[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][6] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158 Q=crc_buffer[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\crc_buffer[7:0][7] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32158 Q=crc_buffer[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_en[0:0] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32276 Q=cb_rd_en
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][0] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=cb_rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][1] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=cb_rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][2] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=cb_rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][3] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=cb_rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$0\cb_rd_addr[4:0][4] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$30582 Q=cb_rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:165|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][0] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][1] E=$abc$32840$auto$dff2dffe.cc:175:make_patterns_logic$32398 Q=init_delay[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][2] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][3] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32751 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32752
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][5] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$abc$32840$auto$ice40_ffinit.cc:140:execute$32755 E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=$abc$32840$auto$ice40_ffinit.cc:141:execute$32756
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][7] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][8] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][9] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][10] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][11] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][12] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=one_hundredkhz D=$0\init_delay[13:0][13] E=$abc$32840$auto$dff2dffe.cc:158:make_patterns_logic$32377 Q=init_delay[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:153|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:146$50_Y[0] Q=clkdiv[0] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$32840$add$microsd.v:146$50_Y[1] E=clkdiv[0] Q=clkdiv[1] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$add$microsd.v:146$50_Y[2] Q=clkdiv[2] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:146$50_Y[3] Q=clkdiv[3] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:146$50_Y[4] Q=clkdiv[4] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:146$50_Y[5] Q=clkdiv[5] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$add$microsd.v:146$50_Y[6] Q=clkdiv[6] R=$0\one_hundredkhz[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\one_hundredkhz[0:0] Q=one_hundredkhz
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:137|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=cb_rd_en Q=cmd_bram_inst.valid_out
.attr module_not_derived 00000000000000000000000000000001
.attr src "microsd.v:92|cmd_bram.v:45|/usr/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=cb_rd_addr[0] RADDR[1]=cb_rd_addr[1] RADDR[2]=cb_rd_addr[2] RADDR[3]=cb_rd_addr[3] RADDR[4]=cb_rd_addr[4] RADDR[5]=$false RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=cb_rd_en RDATA[0]=cmd_bram_inst.data_out[0] RDATA[1]=$techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[1] RDATA[2]=cmd_bram_inst.data_out[1] RDATA[3]=$techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[3] RDATA[4]=cmd_bram_inst.data_out[2] RDATA[5]=$techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[5] RDATA[6]=cmd_bram_inst.data_out[3] RDATA[7]=$techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[7] RDATA[8]=cmd_bram_inst.data_out[4] RDATA[9]=$techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[9] RDATA[10]=cmd_bram_inst.data_out[5] RDATA[11]=$techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[11] RDATA[12]=cmd_bram_inst.data_out[6] RDATA[13]=$techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[13] RDATA[14]=cmd_bram_inst.data_out[7] RDATA[15]=$techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$false WDATA[1]=$undef WDATA[2]=$false WDATA[3]=$undef WDATA[4]=$false WDATA[5]=$undef WDATA[6]=$false WDATA[7]=$undef WDATA[8]=$false WDATA[9]=$undef WDATA[10]=$false WDATA[11]=$undef WDATA[12]=$false WDATA[13]=$undef WDATA[14]=$false WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/bin/../share/yosys/ice40/brams_map.v:277|/usr/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0x1x1x1x0x0x1x1x0x1x1x1x0x1x1x1x0x1x0x0x0x1x1x0x0x1x1x1x0x1x1x1x0x1x0x0x0x1x1x1x0x1x0x0x0x0x1x1x0x1x0x0x0x0x1x0x0x1x1x0x1x0x0x1x0x1x1x1x0x1x1x1x0x1x0x0x1x0x0x0x0x1x0x0x0x0x0x0
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 01
.param WRITE_MODE 01
.names $false $0\crc_state[3:0][3]
1 1
.names $true $0\sd_cmd[47:0][0]
1 1
.names $abc$32840$add$microsd.v:146$50_Y[1] $add$microsd.v:146$50_Y[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$24837.C[0]
1 1
.names clkdiv[0] $auto$alumacc.cc:474:replace_alu$24837.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$24840.C[0]
1 1
.names cb_rd_addr[0] $auto$alumacc.cc:474:replace_alu$24840.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24843.C[0]
1 1
.names init_delay[0] $auto$alumacc.cc:474:replace_alu$24843.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24846.C[0]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24846.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24846.C[2]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24846.C[3]
1 1
.names data_ptr[3] $auto$alumacc.cc:474:replace_alu$24846.C[4]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24849.C[0]
1 1
.names data_ptr[0] $auto$alumacc.cc:474:replace_alu$24849.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24852.C[0]
1 1
.names sd_cmd_ptr[0] $auto$alumacc.cc:474:replace_alu$24852.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24855.C[0]
1 1
.names resp_delay[0] $auto$alumacc.cc:474:replace_alu$24855.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24858.C[0]
1 1
.names sd_cmd_resp_ptr_r2[0] $auto$alumacc.cc:474:replace_alu$24858.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$24861.C[0]
1 1
.names sd_cmd_resp_ptr[0] $auto$alumacc.cc:474:replace_alu$24861.C[1]
1 1
.names cmd_bram_inst.data_out[0] $techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[0]
1 1
.names cmd_bram_inst.data_out[1] $techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[2]
1 1
.names cmd_bram_inst.data_out[2] $techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[4]
1 1
.names cmd_bram_inst.data_out[3] $techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[6]
1 1
.names cmd_bram_inst.data_out[4] $techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[8]
1 1
.names cmd_bram_inst.data_out[5] $techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[10]
1 1
.names cmd_bram_inst.data_out[6] $techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[12]
1 1
.names cmd_bram_inst.data_out[7] $techmap24871\cmd_bram_inst.cmd_memory.0.0.0.A1DATA_16[14]
1 1
.names $false LED
1 1
.names sd_clk SD_CLK
1 1
.names cmd_bram_inst.data_out[0] cb_data_out[0]
1 1
.names cmd_bram_inst.data_out[1] cb_data_out[1]
1 1
.names cmd_bram_inst.data_out[2] cb_data_out[2]
1 1
.names cmd_bram_inst.data_out[3] cb_data_out[3]
1 1
.names cmd_bram_inst.data_out[4] cb_data_out[4]
1 1
.names cmd_bram_inst.data_out[5] cb_data_out[5]
1 1
.names cmd_bram_inst.data_out[6] cb_data_out[6]
1 1
.names cmd_bram_inst.data_out[7] cb_data_out[7]
1 1
.names cmd_bram_inst.valid_out cb_valid
1 1
.names CLK cmd_bram_inst.clk
1 1
.names cb_rd_addr[0] cmd_bram_inst.rd_addr[0]
1 1
.names cb_rd_addr[1] cmd_bram_inst.rd_addr[1]
1 1
.names cb_rd_addr[2] cmd_bram_inst.rd_addr[2]
1 1
.names cb_rd_addr[3] cmd_bram_inst.rd_addr[3]
1 1
.names cb_rd_addr[4] cmd_bram_inst.rd_addr[4]
1 1
.names cb_rd_en cmd_bram_inst.rd_en
1 1
.names $false crc_counter[0]
1 1
.names $false crc_counter[1]
1 1
.names $false crc_counter[2]
1 1
.names $false crc_counter[3]
1 1
.names $false crc_counter[4]
1 1
.names $false crc_counter[5]
1 1
.names $false crc_counter[6]
1 1
.names $false crc_counter[7]
1 1
.names $true dat[0]
1 1
.names $true dat[1]
1 1
.names $true dat[2]
1 1
.names $true dat[3]
1 1
.names $false led
1 1
.names $false sd_cmd_resp[0]
1 1
.names $false sd_cmd_resp[1]
1 1
.names $false sd_cmd_resp[2]
1 1
.names $false sd_cmd_resp[3]
1 1
.names $false sd_cmd_resp[4]
1 1
.names $false sd_cmd_resp[5]
1 1
.names $false sd_cmd_resp[6]
1 1
.names $false sd_cmd_resp[7]
1 1
.names $false sd_cmd_resp[8]
1 1
.names $false sd_cmd_resp[9]
1 1
.names $false sd_cmd_resp[10]
1 1
.names $false sd_cmd_resp[11]
1 1
.names $false sd_cmd_resp[12]
1 1
.names $false sd_cmd_resp[13]
1 1
.names $false sd_cmd_resp[14]
1 1
.names $false sd_cmd_resp[15]
1 1
.names $false sd_cmd_resp[16]
1 1
.names $false sd_cmd_resp[17]
1 1
.names $false sd_cmd_resp[18]
1 1
.names $false sd_cmd_resp[19]
1 1
.names $false sd_cmd_resp[20]
1 1
.names $false sd_cmd_resp[21]
1 1
.names $false sd_cmd_resp[22]
1 1
.names $false sd_cmd_resp[39]
1 1
.names $false sd_cmd_resp[40]
1 1
.names $false sd_cmd_resp[41]
1 1
.names $false sd_cmd_resp[42]
1 1
.names $false sd_cmd_resp[43]
1 1
.names $false sd_cmd_resp[44]
1 1
.names $false sd_cmd_resp[45]
1 1
.names $false sd_cmd_resp[46]
1 1
.names $false sd_cmd_resp[47]
1 1
.names $false sd_cmd_resp_r2[0]
1 1
.names $false sd_cmd_resp_r2[1]
1 1
.names $false sd_cmd_resp_r2[2]
1 1
.names $false sd_cmd_resp_r2[3]
1 1
.names $false sd_cmd_resp_r2[4]
1 1
.names $false sd_cmd_resp_r2[5]
1 1
.names $false sd_cmd_resp_r2[6]
1 1
.names $false sd_cmd_resp_r2[7]
1 1
.names $false sd_cmd_resp_r2[8]
1 1
.names $false sd_cmd_resp_r2[9]
1 1
.names $false sd_cmd_resp_r2[10]
1 1
.names $false sd_cmd_resp_r2[11]
1 1
.names $false sd_cmd_resp_r2[12]
1 1
.names $false sd_cmd_resp_r2[13]
1 1
.names $false sd_cmd_resp_r2[14]
1 1
.names $false sd_cmd_resp_r2[15]
1 1
.names $false sd_cmd_resp_r2[16]
1 1
.names $false sd_cmd_resp_r2[17]
1 1
.names $false sd_cmd_resp_r2[18]
1 1
.names $false sd_cmd_resp_r2[19]
1 1
.names $false sd_cmd_resp_r2[20]
1 1
.names $false sd_cmd_resp_r2[21]
1 1
.names $false sd_cmd_resp_r2[22]
1 1
.names $false sd_cmd_resp_r2[23]
1 1
.names $false sd_cmd_resp_r2[24]
1 1
.names $false sd_cmd_resp_r2[25]
1 1
.names $false sd_cmd_resp_r2[26]
1 1
.names $false sd_cmd_resp_r2[27]
1 1
.names $false sd_cmd_resp_r2[28]
1 1
.names $false sd_cmd_resp_r2[29]
1 1
.names $false sd_cmd_resp_r2[30]
1 1
.names $false sd_cmd_resp_r2[31]
1 1
.names $false sd_cmd_resp_r2[32]
1 1
.names $false sd_cmd_resp_r2[33]
1 1
.names $false sd_cmd_resp_r2[34]
1 1
.names $false sd_cmd_resp_r2[35]
1 1
.names $false sd_cmd_resp_r2[36]
1 1
.names $false sd_cmd_resp_r2[37]
1 1
.names $false sd_cmd_resp_r2[38]
1 1
.names $false sd_cmd_resp_r2[39]
1 1
.names $false sd_cmd_resp_r2[40]
1 1
.names $false sd_cmd_resp_r2[41]
1 1
.names $false sd_cmd_resp_r2[42]
1 1
.names $false sd_cmd_resp_r2[43]
1 1
.names $false sd_cmd_resp_r2[44]
1 1
.names $false sd_cmd_resp_r2[45]
1 1
.names $false sd_cmd_resp_r2[46]
1 1
.names $false sd_cmd_resp_r2[47]
1 1
.names $false sd_cmd_resp_r2[48]
1 1
.names $false sd_cmd_resp_r2[49]
1 1
.names $false sd_cmd_resp_r2[50]
1 1
.names $false sd_cmd_resp_r2[51]
1 1
.names $false sd_cmd_resp_r2[52]
1 1
.names $false sd_cmd_resp_r2[53]
1 1
.names $false sd_cmd_resp_r2[54]
1 1
.names $false sd_cmd_resp_r2[55]
1 1
.names $false sd_cmd_resp_r2[56]
1 1
.names $false sd_cmd_resp_r2[57]
1 1
.names $false sd_cmd_resp_r2[58]
1 1
.names $false sd_cmd_resp_r2[59]
1 1
.names $false sd_cmd_resp_r2[60]
1 1
.names $false sd_cmd_resp_r2[61]
1 1
.names $false sd_cmd_resp_r2[62]
1 1
.names $false sd_cmd_resp_r2[63]
1 1
.names $false sd_cmd_resp_r2[64]
1 1
.names $false sd_cmd_resp_r2[65]
1 1
.names $false sd_cmd_resp_r2[66]
1 1
.names $false sd_cmd_resp_r2[67]
1 1
.names $false sd_cmd_resp_r2[68]
1 1
.names $false sd_cmd_resp_r2[69]
1 1
.names $false sd_cmd_resp_r2[70]
1 1
.names $false sd_cmd_resp_r2[71]
1 1
.names $false sd_cmd_resp_r2[72]
1 1
.names $false sd_cmd_resp_r2[73]
1 1
.names $false sd_cmd_resp_r2[74]
1 1
.names $false sd_cmd_resp_r2[75]
1 1
.names $false sd_cmd_resp_r2[76]
1 1
.names $false sd_cmd_resp_r2[77]
1 1
.names $false sd_cmd_resp_r2[78]
1 1
.names $false sd_cmd_resp_r2[79]
1 1
.names $false sd_cmd_resp_r2[80]
1 1
.names $false sd_cmd_resp_r2[81]
1 1
.names $false sd_cmd_resp_r2[82]
1 1
.names $false sd_cmd_resp_r2[83]
1 1
.names $false sd_cmd_resp_r2[84]
1 1
.names $false sd_cmd_resp_r2[85]
1 1
.names $false sd_cmd_resp_r2[86]
1 1
.names $false sd_cmd_resp_r2[87]
1 1
.names $false sd_cmd_resp_r2[88]
1 1
.names $false sd_cmd_resp_r2[89]
1 1
.names $false sd_cmd_resp_r2[90]
1 1
.names $false sd_cmd_resp_r2[91]
1 1
.names $false sd_cmd_resp_r2[92]
1 1
.names $false sd_cmd_resp_r2[93]
1 1
.names $false sd_cmd_resp_r2[94]
1 1
.names $false sd_cmd_resp_r2[95]
1 1
.names $false sd_cmd_resp_r2[96]
1 1
.names $false sd_cmd_resp_r2[97]
1 1
.names $false sd_cmd_resp_r2[98]
1 1
.names $false sd_cmd_resp_r2[99]
1 1
.names $false sd_cmd_resp_r2[100]
1 1
.names $false sd_cmd_resp_r2[101]
1 1
.names $false sd_cmd_resp_r2[102]
1 1
.names $false sd_cmd_resp_r2[103]
1 1
.names $false sd_cmd_resp_r2[104]
1 1
.names $false sd_cmd_resp_r2[105]
1 1
.names $false sd_cmd_resp_r2[106]
1 1
.names $false sd_cmd_resp_r2[107]
1 1
.names $false sd_cmd_resp_r2[108]
1 1
.names $false sd_cmd_resp_r2[109]
1 1
.names $false sd_cmd_resp_r2[110]
1 1
.names $false sd_cmd_resp_r2[111]
1 1
.names $false sd_cmd_resp_r2[112]
1 1
.names $false sd_cmd_resp_r2[113]
1 1
.names $false sd_cmd_resp_r2[114]
1 1
.names $false sd_cmd_resp_r2[115]
1 1
.names $false sd_cmd_resp_r2[116]
1 1
.names $false sd_cmd_resp_r2[117]
1 1
.names $false sd_cmd_resp_r2[118]
1 1
.names $false sd_cmd_resp_r2[119]
1 1
.names $false sd_cmd_resp_r2[120]
1 1
.names $false sd_cmd_resp_r2[121]
1 1
.names $false sd_cmd_resp_r2[122]
1 1
.names $false sd_cmd_resp_r2[123]
1 1
.names $false sd_cmd_resp_r2[124]
1 1
.names $false sd_cmd_resp_r2[125]
1 1
.names $false sd_cmd_resp_r2[126]
1 1
.names $false sd_cmd_resp_r2[127]
1 1
.names $false sd_cmd_resp_r2[128]
1 1
.names $false sd_cmd_resp_r2[129]
1 1
.names $false sd_cmd_resp_r2[130]
1 1
.names $false sd_cmd_resp_r2[131]
1 1
.names $false sd_cmd_resp_r2[132]
1 1
.names $false sd_cmd_resp_r2[133]
1 1
.names $false sd_cmd_resp_r2[134]
1 1
.names $false sd_cmd_resp_r2[135]
1 1
.end
