# EE-463-Hardware-Project
## Analog Gate Driver ver 1.0
![Image](https://github.com/nailtosun/EE-463-Hardware-Project/blob/master/Gate%20Drivers/Analog%20Gate%20Driver/Schematic_Gate-Driver-ver1.png)
### Test procedure
#### 555 Timer
R = 220 ohm C = 47nF testing 10 usec pulse with external trigger
#### Comparators
Decreasing the grid voltage [5,-5] volt and compare it with V_ref and -V_ref
#### Fault Handling 
Testing of inverter and NOR gate (avoiding opening 2 tyristor at the same leg) 
## Digital Gate Driver ver 1.0
