# traffic_light_controller

- Designing in VHDL a Finite State Machine (Moore), to perform a 4-way traffic light controller operation by changing state at particular time delay for each state.
- Test bench and simulation using modelsim.- 
