/*
 * Copyright (C) 2021 Texas Instruments Incorporated
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 *   Redistributions of source code must retain the above copyright
 *   notice, this list of conditions and the following disclaimer.
 *
 *   Redistributions in binary form must reproduce the above copyright
 *   notice, this list of conditions and the following disclaimer in the
 *   documentation and/or other materials provided with the
 *   distribution.
 *
 *   Neither the name of Texas Instruments Incorporated nor the names of
 *   its contributors may be used to endorse or promote products derived
 *   from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _PRU_CTRL_H_
#define _PRU_CTRL_H_

#ifdef __cplusplus
extern "C"
{
#endif


/* PRU CTRL register set */
typedef struct
{

    /* PRU_CTRL_CTRL register bit field */
    union
    {
        volatile uint32_t CTRL;

        volatile struct
        {
            uint32_t SOFT_RST_N : 1; // 0
            uint32_t ENABLE : 1; // 1
            uint32_t SLEEPING : 1; // 2
            uint32_t COUNTER_ENABLE : 1; // 3
            uint32_t rsvd4 : 4; // 7:4
            uint32_t SINGLE_STEP : 1; // 8
            uint32_t rsvd9 : 6; // 14:9
            uint32_t RUNSTATE : 1; // 15
            uint32_t PCOUNTER_RST_VAL : 16; // 31:16
        } CTRL_bit;
    }; // 0x0

    /* PRU_CTRL_STS register bit field */
    union
    {
        volatile uint32_t STS;

        volatile struct
        {
            uint32_t PCOUNTER : 16; // 15:0
            uint32_t rsvd16 : 16; // 31:16
        } STS_bit;
    }; // 0x4

    /* PRU_CTRL_WAKEUP_EN register bit field */
    union
    {
        volatile uint32_t WAKEUP_EN;

        volatile struct
        {
            uint32_t BITWISE_ENABLES : 32; // 31:0
        } WAKEUP_EN_bit;
    }; // 0x8

    /* PRU_CTRL_CYCLE register bit field */
    union
    {
        volatile uint32_t CYCLE;

        volatile struct
        {
            uint32_t CYCLECOUNT : 32; // 31:0
        } CYCLE_bit;
    }; // 0xc

    /* PRU_CTRL_STALL register bit field */
    union
    {
        volatile uint32_t STALL;

        volatile struct
        {
            uint32_t STALLCOUNT : 32; // 31:0
        } STALL_bit;
    }; // 0x10

    uint8_t rsvd14[12]; // 0x14 - 0x1f

    /* PRU_CTRL_CTBIR0 register bit field */
    union
    {
        volatile uint32_t CTBIR0;

        volatile struct
        {
            uint32_t C24_BLK_INDEX : 8; // 7:0
            uint32_t rsvd8 : 8; // 15:8
            uint32_t C25_BLK_INDEX : 8; // 23:16
            uint32_t rsvd24 : 8; // 31:24
        } CTBIR0_bit;
    }; // 0x20

    /* PRU_CTRL_CTBIR1 register bit field */
    union
    {
        volatile uint32_t CTBIR1;

        volatile struct
        {
            uint32_t C26_BLK_INDEX : 8; // 7:0
            uint32_t rsvd8 : 8; // 15:8
            uint32_t C27_BLK_INDEX : 8; // 23:16
            uint32_t rsvd24 : 8; // 31:24
        } CTBIR1_bit;
    }; // 0x24

    /* PRU_CTRL_CTPPR0 register bit field */
    union
    {
        volatile uint32_t CTPPR0;

        volatile struct
        {
            uint32_t C28_POINTER : 16; // 15:0
            uint32_t C29_POINTER : 16; // 31:16
        } CTPPR0_bit;
    }; // 0x28

    /* PRU_CTRL_CTPPR1 register bit field */
    union
    {
        volatile uint32_t CTPPR1;

        volatile struct
        {
            uint32_t C30_POINTER : 16; // 15:0
            uint32_t C31_POINTER : 16; // 31:16
        } CTPPR1_bit;
    }; // 0x2c

} pruCtrl;

/* Definition of control register structures. */
#define PRU0_CTRL (*((volatile pruCtrl*)0x22000))
#define PRU1_CTRL (*((volatile pruCtrl*)0x24000))


#ifdef __cplusplus
}
#endif

#endif /* _PRU_CTRL_H_ */
