# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../VendingMachine.srcs/sources_1/new/Vending.vhd" \
"../../../../VendingMachine.srcs/sim_1/new/Vending_TB.vhd" \

# Do not sort compile order
nosort
