INFO: [VRFC 10-2263] Analyzing Verilog file "C:/hlocal/TOC_PR3/TOC_PR3.sim/sim_1/impl/timing/xsim/tb_mult8_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult8b
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/hlocal/TOC_PR3/TOC_PR3.srcs/sources_1/new/mult8b_numeric_std.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mult8b_numeric_std'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/hlocal/TOC_PR3/TOC_PR3.srcs/sim_1/new/testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_mult8'
