$date
	Wed Feb 15 13:39:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module RS_FlipFlop_tb $end
$var wire 1 ! Q_out $end
$var wire 1 " QB_out $end
$var reg 1 # CLK_in $end
$var reg 1 $ R_in $end
$var reg 1 % S_in $end
$scope module RSFF1 $end
$var wire 1 # CLK $end
$var wire 1 $ R $end
$var wire 1 % S $end
$var reg 1 ! Q $end
$var reg 1 " QB $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
1#
x"
1!
$end
#1
0#
#2
0"
1#
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
0!
1#
1$
#11
0#
#12
1"
1#
#13
0#
#14
1#
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
#20
1#
0%
#21
0#
#22
1#
#23
0#
#24
1#
#25
0#
#26
1#
#27
0#
#28
1#
#29
0#
#30
1#
1%
#31
0#
#32
1#
#33
0#
#34
1#
#35
0#
#36
1#
#37
0#
#38
1#
#39
0#
#40
1#
0$
0%
#41
0#
#42
1#
#43
0#
#44
1#
#45
0#
#46
1#
#47
0#
#48
1#
#49
0#
#50
1#
