Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Nov 29 23:56:17 2021
| Host         : DESKTOP-A6NE7RQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            6 |
| No           | No                    | Yes                    |              47 |           12 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                Enable Signal                |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------+-----------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                             | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 | design_1_i/Segment_Controller_0/inst/sel    | design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                             |                                                                 |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1 |                                             | design_1_i/Segment_Controller_0/inst/refresh_counter[0]_i_2_n_0 |               12 |             47 |
+-------------------------------------------------+---------------------------------------------+-----------------------------------------------------------------+------------------+----------------+


