\subsection{arch Architecture Reference}
\label{classFPGA__LED2__ctrl_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{dc/d2f/classFPGA__LED2__ctrl_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+268}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf last\+\_\+val} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+g\+\_\+def} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+r\+\_\+def} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+g\+\_\+ovr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf led\+\_\+r\+\_\+ovr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 36} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.



\subsubsection{Member Function Documentation}
\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+268@{P\+R\+O\+C\+E\+S\+S\+\_\+268}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+268@{P\+R\+O\+C\+E\+S\+S\+\_\+268}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+268reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+268(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classFPGA__LED2__ctrl_1_1arch_ac96805f02a8ed600585ce65025af77dc}


Definition at line {\bf 47} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.



\subsubsection{Member Data Documentation}
\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}!last\+\_\+val@{last\+\_\+val}}
\index{last\+\_\+val@{last\+\_\+val}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}}
\paragraph[{last\+\_\+val}]{\setlength{\rightskip}{0pt plus 5cm}{\bf last\+\_\+val} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED2__ctrl_1_1arch_aeec102d98ab5c3a94d5396cbe8290910}


Definition at line {\bf 38} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}!led\+\_\+g\+\_\+def@{led\+\_\+g\+\_\+def}}
\index{led\+\_\+g\+\_\+def@{led\+\_\+g\+\_\+def}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}}
\paragraph[{led\+\_\+g\+\_\+def}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+g\+\_\+def} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED2__ctrl_1_1arch_a93ec7192d5d6335618d8e2f574ab8c9e}


Definition at line {\bf 39} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}!led\+\_\+g\+\_\+ovr@{led\+\_\+g\+\_\+ovr}}
\index{led\+\_\+g\+\_\+ovr@{led\+\_\+g\+\_\+ovr}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}}
\paragraph[{led\+\_\+g\+\_\+ovr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+g\+\_\+ovr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED2__ctrl_1_1arch_a7ba595bc9859b6f571034efb9039dcef}


Definition at line {\bf 42} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}!led\+\_\+r\+\_\+def@{led\+\_\+r\+\_\+def}}
\index{led\+\_\+r\+\_\+def@{led\+\_\+r\+\_\+def}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}}
\paragraph[{led\+\_\+r\+\_\+def}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+r\+\_\+def} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED2__ctrl_1_1arch_ac2119d6f67fd96b90d590be6b423b877}


Definition at line {\bf 40} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.

\index{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}!led\+\_\+r\+\_\+ovr@{led\+\_\+r\+\_\+ovr}}
\index{led\+\_\+r\+\_\+ovr@{led\+\_\+r\+\_\+ovr}!F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch@{F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl\+::arch}}
\paragraph[{led\+\_\+r\+\_\+ovr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf led\+\_\+r\+\_\+ovr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFPGA__LED2__ctrl_1_1arch_a67886c5045d27f249f9daa43213ebecd}


Definition at line {\bf 43} of file {\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general/{\bf F\+P\+G\+A\+\_\+\+L\+E\+D2\+\_\+ctrl.\+vhd}\end{DoxyCompactItemize}
