(pcb "C:\Users\izne\Documents\KiCad_Projects\PIC12-FTDI-Programmer\PIC12-FTDI-Programmer.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(7.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  114300 -53340  93980 -53340  93980 -35560  114300 -35560
            114300 -53340)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U1 99140.084000 -43057.775000 front 0.000000 (PN "PIC12F1840-IP"))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (place R1 95536.498000 -43067.284000 front -90.000000 (PN 1K))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place J1 111840.084000 -37977.775000 front 0.000000 (PN Conn_01x06_Pin))
    )
    (component Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (place C1 99109.674000 -39488.449000 front 0.000000 (PN "100 nF"))
    )
  )
  (library
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal
      (outline (path signal 120  5730 -920  5730 920))
      (outline (path signal 120  5730 920  1890 920))
      (outline (path signal 120  1890 -920  5730 -920))
      (outline (path signal 120  6680 0  5730 0))
      (outline (path signal 120  1890 920  1890 -920))
      (outline (path signal 120  940 0  1890 0))
      (outline (path signal 50  8570 -1050  8570 1050))
      (outline (path signal 50  -950 -1050  8570 -1050))
      (outline (path signal 50  8570 1050  -950 1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 100  7620 0  5610 0))
      (outline (path signal 100  0 0  2010 0))
      (outline (path signal 100  5610 -800  5610 800))
      (outline (path signal 100  5610 800  2010 800))
      (outline (path signal 100  2010 800  2010 -800))
      (outline (path signal 100  2010 -800  5610 -800))
      (pin Round[A]Pad_1400_um 1 0 0)
      (pin Oval[A]Pad_1400x1400_um 2 7620 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (outline (path signal 120  -570 1170  3070 1170))
      (outline (path signal 120  -570 -1170  3070 -1170))
      (outline (path signal 120  -570 -925  -570 -1170))
      (outline (path signal 120  3070 -925  3070 -1170))
      (outline (path signal 120  3070 1170  3070 925))
      (outline (path signal 120  -570 1170  -570 925))
      (outline (path signal 50  3550 1300  -1050 1300))
      (outline (path signal 50  3550 -1300  3550 1300))
      (outline (path signal 50  -1050 1300  -1050 -1300))
      (outline (path signal 50  -1050 -1300  3550 -1300))
      (outline (path signal 100  2950 1050  -450 1050))
      (outline (path signal 100  2950 -1050  2950 1050))
      (outline (path signal 100  -450 1050  -450 -1050))
      (outline (path signal 100  -450 -1050  2950 -1050))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins U1-1 R1-1 J1-4 C1-1)
    )
    (net "unconnected-(U1-RA5-Pad2)"
      (pins U1-2)
    )
    (net "unconnected-(U1-RA4-Pad3)"
      (pins U1-3)
    )
    (net "/{slash}MCLR"
      (pins U1-4 R1-2 J1-1)
    )
    (net "unconnected-(U1-RA2-Pad5)"
      (pins U1-5)
    )
    (net /ICSPCLK
      (pins U1-6 J1-5)
    )
    (net /ICSPDAT
      (pins U1-7 J1-2 J1-3)
    )
    (net GND
      (pins U1-8 J1-6 C1-2)
    )
    (class kicad_default "" /ICSPCLK /ICSPDAT "/{slash}MCLR" GND VCC "unconnected-(U1-RA2-Pad5)"
      "unconnected-(U1-RA4-Pad3)" "unconnected-(U1-RA5-Pad2)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
