{"sha": "20819a093ee01295ac3e0ec0d21e873a47b22513", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MjA4MTlhMDkzZWUwMTI5NWFjM2UwZWMwZDIxZTg3M2E0N2IyMjUxMw==", "commit": {"author": {"name": "Mark Mitchell", "email": "mark@codesourcery.com", "date": "1999-10-25T06:30:37Z"}, "committer": {"name": "Mark Mitchell", "email": "mmitchel@gcc.gnu.org", "date": "1999-10-25T06:30:37Z"}, "message": "* i386.md (mulsi3): Tweak to work with SCO OSR5 COFF assembler.\n\nFrom-SVN: r30153", "tree": {"sha": "945c1c63be1b0a0e86b8f5c5cd051b4efb824162", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/945c1c63be1b0a0e86b8f5c5cd051b4efb824162"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/20819a093ee01295ac3e0ec0d21e873a47b22513", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/20819a093ee01295ac3e0ec0d21e873a47b22513", "html_url": "https://github.com/Rust-GCC/gccrs/commit/20819a093ee01295ac3e0ec0d21e873a47b22513", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/20819a093ee01295ac3e0ec0d21e873a47b22513/comments", "author": null, "committer": null, "parents": [{"sha": "ad678cb0edb5e83aec891771440bc21b45868172", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ad678cb0edb5e83aec891771440bc21b45868172", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ad678cb0edb5e83aec891771440bc21b45868172"}], "stats": {"total": 20, "additions": 17, "deletions": 3}, "files": [{"sha": "a2713d9aa0c6a05da2957d1d9521b29200094fc2", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/20819a093ee01295ac3e0ec0d21e873a47b22513/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/20819a093ee01295ac3e0ec0d21e873a47b22513/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=20819a093ee01295ac3e0ec0d21e873a47b22513", "patch": "@@ -1,3 +1,7 @@\n+Sun Oct 24 20:52:40 1999  Mark Mitchell  <mark@codesourcery.com>\n+\n+\t* i386.md (mulsi3): Tweak to work with SCO OSR5 COFF assembler.\n+\n Sun Oct 24 21:02:46 1999  Richard Henderson  <rth@cygnus.com>\n \n \t* i386.md (*lea_0): Collapse addsi_0, addsi_lea_[123] into"}, {"sha": "5f903b64c2183aaeb5bc96e0947ec0a89ff8d3aa", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 13, "deletions": 3, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/20819a093ee01295ac3e0ec0d21e873a47b22513/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/20819a093ee01295ac3e0ec0d21e873a47b22513/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=20819a093ee01295ac3e0ec0d21e873a47b22513", "patch": "@@ -3641,11 +3641,21 @@\n \t\t (match_operand:SI 2 \"general_operand\" \"K,i,mr\")))\n    (clobber (reg:CC 17))]\n   \"\"\n-  ; %%% There was a note about \"Assembler has weird restrictions\",\n-  ; concerning alternative 1 when op1 == op0.  True?\n+  ; For the {r,0,i} alternative (i.e., register <- register * immediate),\n+  ; there are two ways of writing the exact same machine instruction\n+  ; in assembly language.  One, for example, is:\n+  ;\n+  ;   imul $12, %eax\n+  ;\n+  ; while the other is:\n+  ;\n+  ;   imul $12, %eax, %eax\n+  ;\n+  ; The first is simply short-hand for the latter.  But, some assemblers,\n+  ; like the SCO OSR5 COFF assembler, don't handle the first form.\n   \"@\n    imul{l}\\\\t{%2, %1, %0|%0, %1, %2}\n-   imul{l}\\\\t{%2, %0|%0, %2}\n+   imul{l}\\\\t{%2, %1, %0|%0, %1, %2}\n    imul{l}\\\\t{%2, %0|%0, %2}\"\n   [(set_attr \"type\" \"imul\")\n    (set_attr \"length\" \"2,3,2\")])"}]}