
This lab was to make a inverse square root tool in VHDL for floating point math.  The word length of the input is 28 bits and the fractional length is 14 bits.
