### Welcome to my Github Page ðŸ˜€

ðŸ‘‹ Hi, Iâ€™m @jogeshsingh
- ðŸ‘€ Interested in RTL and FPGA design engineering . Learning about Computer architecture and Digital System Design , like figuring about different architectures 
in RTL view map , IPs and Digital Logic Modules .Had hands on experince with VIVADO , QUARTUS , MODELSIM , PROTEUS , XILINX ISE 14.7 , VERIOG HDL , SPARTAN-7 mimasV2 FPGA BOARD. 
-  like reading philosophical articles , soliloquizing , conversating and listening to music . 
-  Diving into the world of Learning FPGA'S .
