Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon May 15 10:18:39 2023
| Host         : LAPTOP-8P1599A7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file step_motor_top_timing_summary_routed.rpt -pb step_motor_top_timing_summary_routed.pb -rpx step_motor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : step_motor_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: counter_step/clkout_counter_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.706        0.000                      0                  139        0.255        0.000                      0                  139        3.000        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_sys               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.706        0.000                      0                  139        0.255        0.000                      0                  139        4.500        0.000                       0                   117  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys
  To Clock:  clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_sys }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.240ns  (logic 2.935ns (56.014%)  route 2.305ns (43.986%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  counter_step/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.977    counter_step/counter_reg[12]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  counter_step/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.091    counter_step/counter_reg[16]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.425 r  counter_step/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.425    counter_step/counter_reg[20]_i_1_n_6
    SLICE_X4Y99          FDCE                                         r  counter_step/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y99          FDCE                                         r  counter_step/counter_reg[21]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.425    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 2.914ns (55.837%)  route 2.305ns (44.163%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  counter_step/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.977    counter_step/counter_reg[12]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  counter_step/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.091    counter_step/counter_reg[16]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.404 r  counter_step/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.404    counter_step/counter_reg[20]_i_1_n_4
    SLICE_X4Y99          FDCE                                         r  counter_step/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y99          FDCE                                         r  counter_step/counter_reg[23]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 2.840ns (55.202%)  route 2.305ns (44.798%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  counter_step/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.977    counter_step/counter_reg[12]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  counter_step/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.091    counter_step/counter_reg[16]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.330 r  counter_step/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.330    counter_step/counter_reg[20]_i_1_n_5
    SLICE_X4Y99          FDCE                                         r  counter_step/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y99          FDCE                                         r  counter_step/counter_reg[22]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.330    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 2.824ns (55.062%)  route 2.305ns (44.938%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  counter_step/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.977    counter_step/counter_reg[12]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.091 r  counter_step/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.091    counter_step/counter_reg[16]_i_1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.314 r  counter_step/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.314    counter_step/counter_reg[20]_i_1_n_7
    SLICE_X4Y99          FDCE                                         r  counter_step/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y99          FDCE                                         r  counter_step/counter_reg[20]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y99          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.821ns (55.036%)  route 2.305ns (44.964%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  counter_step/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.977    counter_step/counter_reg[12]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.311 r  counter_step/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.311    counter_step/counter_reg[16]_i_1_n_6
    SLICE_X4Y98          FDCE                                         r  counter_step/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y98          FDCE                                         r  counter_step/counter_reg[17]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.311    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.800ns (54.851%)  route 2.305ns (45.149%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  counter_step/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.977    counter_step/counter_reg[12]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.290 r  counter_step/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.290    counter_step/counter_reg[16]_i_1_n_4
    SLICE_X4Y98          FDCE                                         r  counter_step/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y98          FDCE                                         r  counter_step/counter_reg[19]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.031ns  (logic 2.726ns (54.186%)  route 2.305ns (45.814%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  counter_step/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.977    counter_step/counter_reg[12]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.216 r  counter_step/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.216    counter_step/counter_reg[16]_i_1_n_5
    SLICE_X4Y98          FDCE                                         r  counter_step/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y98          FDCE                                         r  counter_step/counter_reg[18]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.216    
  -------------------------------------------------------------------
                         slack                                  4.915    

Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 2.710ns (54.040%)  route 2.305ns (45.960%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.977 r  counter_step/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.977    counter_step/counter_reg[12]_i_1_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.200 r  counter_step/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.200    counter_step/counter_reg[16]_i_1_n_7
    SLICE_X4Y98          FDCE                                         r  counter_step/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y98          FDCE                                         r  counter_step/counter_reg[16]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 2.707ns (54.013%)  route 2.305ns (45.987%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.197 r  counter_step/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.197    counter_step/counter_reg[12]_i_1_n_6
    SLICE_X4Y97          FDCE                                         r  counter_step/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y97          FDCE                                         r  counter_step/counter_reg[13]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y97          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.197    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.955ns  (required time - arrival time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.991ns  (logic 2.686ns (53.819%)  route 2.305ns (46.181%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.725    -0.815    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.456    -0.359 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           1.111     0.753    counter_step/counter_goal_reg[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I4_O)        0.124     0.877 r  counter_step/eqOp_carry_i_4/O
                         net (fo=1, routed)           0.000     0.877    counter_step/eqOp_carry_i_4_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.409 r  counter_step/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.409    counter_step/eqOp_carry_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.523 r  counter_step/eqOp_carry__0/CO[3]
                         net (fo=2, routed)           0.000     1.523    counter_step/load
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.745 r  counter_step/eqOp_carry__1/O[0]
                         net (fo=25, routed)          1.194     2.938    counter_step/eqOp_carry__1_n_7
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.299     3.237 r  counter_step/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     3.237    counter_step/counter[0]_i_3_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.635 r  counter_step/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.635    counter_step/counter_reg[0]_i_1_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.749 r  counter_step/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.749    counter_step/counter_reg[4]_i_1_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.863 r  counter_step/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.863    counter_step/counter_reg[8]_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.176 r  counter_step/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.176    counter_step/counter_reg[12]_i_1_n_4
    SLICE_X4Y97          FDCE                                         r  counter_step/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         1.604     8.584    counter_step/clk_out1
    SLICE_X4Y97          FDCE                                         r  counter_step/counter_reg[15]/C
                         clock pessimism              0.559     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X4Y97          FDCE (Setup_fdce_C_D)        0.062     9.131    counter_step/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          9.131    
                         arrival time                          -4.176    
  -------------------------------------------------------------------
                         slack                                  4.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 keydown/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keydown/keyout_key_down_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.231ns (64.324%)  route 0.128ns (35.676%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.605    -0.559    keydown/clk_out1
    SLICE_X1Y98          FDCE                                         r  keydown/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  keydown/count_reg[29]/Q
                         net (fo=2, routed)           0.069    -0.349    keydown/count_reg[29]
    SLICE_X0Y98          LUT6 (Prop_lut6_I1_O)        0.045    -0.304 r  keydown/keyout_key_down_i_3/O
                         net (fo=1, routed)           0.059    -0.245    keydown/keyout_key_down_i_3_n_0
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.045    -0.200 r  keydown/keyout_key_down_i_1/O
                         net (fo=1, routed)           0.000    -0.200    keydown/keyout_key_down_i_1_n_0
    SLICE_X0Y98          FDCE                                         r  keydown/keyout_key_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.878    -0.795    keydown/clk_out1
    SLICE_X0Y98          FDCE                                         r  keydown/keyout_key_down_reg/C
                         clock pessimism              0.249    -0.546    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.091    -0.455    keydown/keyout_key_down_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_step/counter_goal_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_step/counter_goal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  counter_step/counter_goal_reg[0]/Q
                         net (fo=2, routed)           0.115    -0.304    keyup/counter_goal_reg[0]
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.189 r  keyup/counter_goal_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.189    counter_step/O[0]
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    counter_step/clk_out1
    SLICE_X3Y94          FDCE                                         r  counter_step/counter_goal_reg[0]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    counter_step/counter_goal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 keyup/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyup/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    keyup/clk_out1
    SLICE_X2Y93          FDCE                                         r  keyup/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  keyup/count_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.248    keyup/count_reg[7]
    SLICE_X2Y93          LUT2 (Prop_lut2_I1_O)        0.045    -0.203 r  keyup/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    keyup/count[4]_i_2_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.139 r  keyup/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    keyup/count_reg[4]_i_1_n_4
    SLICE_X2Y93          FDCE                                         r  keyup/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    keyup/clk_out1
    SLICE_X2Y93          FDCE                                         r  keyup/count_reg[7]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.134    -0.426    keyup/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 keyup/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyup/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    keyup/clk_out1
    SLICE_X2Y94          FDCE                                         r  keyup/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  keyup/count_reg[11]/Q
                         net (fo=2, routed)           0.149    -0.247    keyup/count_reg[11]
    SLICE_X2Y94          LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  keyup/count[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    keyup/count[8]_i_2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.138 r  keyup/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.138    keyup/count_reg[8]_i_1_n_4
    SLICE_X2Y94          FDCE                                         r  keyup/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    keyup/clk_out1
    SLICE_X2Y94          FDCE                                         r  keyup/count_reg[11]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.134    -0.426    keyup/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 keyup/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyup/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    keyup/clk_out1
    SLICE_X2Y95          FDCE                                         r  keyup/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  keyup/count_reg[15]/Q
                         net (fo=2, routed)           0.149    -0.247    keyup/count_reg[15]
    SLICE_X2Y95          LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  keyup/count[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    keyup/count[12]_i_2_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.138 r  keyup/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.138    keyup/count_reg[12]_i_1_n_4
    SLICE_X2Y95          FDCE                                         r  keyup/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    keyup/clk_out1
    SLICE_X2Y95          FDCE                                         r  keyup/count_reg[15]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y95          FDCE (Hold_fdce_C_D)         0.134    -0.426    keyup/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 keyup/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyup/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.603    -0.561    keyup/clk_out1
    SLICE_X2Y92          FDCE                                         r  keyup/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164    -0.397 r  keyup/count_reg[3]/Q
                         net (fo=2, routed)           0.149    -0.248    keyup/count_reg[3]
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.045    -0.203 r  keyup/count[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    keyup/count[0]_i_2_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.139 r  keyup/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.139    keyup/count_reg[0]_i_1_n_4
    SLICE_X2Y92          FDCE                                         r  keyup/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.876    -0.797    keyup/clk_out1
    SLICE_X2Y92          FDCE                                         r  keyup/count_reg[3]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.134    -0.427    keyup/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 keyup/count_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyup/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.605    -0.559    keyup/clk_out1
    SLICE_X2Y98          FDCE                                         r  keyup/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  keyup/count_reg[27]/Q
                         net (fo=2, routed)           0.149    -0.246    keyup/count_reg[27]
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  keyup/count[24]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    keyup/count[24]_i_2_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.137 r  keyup/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    keyup/count_reg[24]_i_1_n_4
    SLICE_X2Y98          FDCE                                         r  keyup/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.878    -0.795    keyup/clk_out1
    SLICE_X2Y98          FDCE                                         r  keyup/count_reg[27]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.134    -0.425    keyup/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 keyup/count_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyup/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.605    -0.559    keyup/clk_out1
    SLICE_X2Y99          FDCE                                         r  keyup/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  keyup/count_reg[31]/Q
                         net (fo=2, routed)           0.149    -0.246    keyup/count_reg[31]
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  keyup/count[28]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    keyup/count[28]_i_2_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.137 r  keyup/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    keyup/count_reg[28]_i_1_n_4
    SLICE_X2Y99          FDCE                                         r  keyup/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.878    -0.795    keyup/clk_out1
    SLICE_X2Y99          FDCE                                         r  keyup/count_reg[31]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.134    -0.425    keyup/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 keyup/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyup/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.604    -0.560    keyup/clk_out1
    SLICE_X2Y96          FDCE                                         r  keyup/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDCE (Prop_fdce_C_Q)         0.164    -0.396 r  keyup/count_reg[19]/Q
                         net (fo=2, routed)           0.149    -0.247    keyup/count_reg[19]
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.045    -0.202 r  keyup/count[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.202    keyup/count[16]_i_2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.138 r  keyup/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.138    keyup/count_reg[16]_i_1_n_4
    SLICE_X2Y96          FDCE                                         r  keyup/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.877    -0.796    keyup/clk_out1
    SLICE_X2Y96          FDCE                                         r  keyup/count_reg[19]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y96          FDCE (Hold_fdce_C_D)         0.134    -0.426    keyup/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 keyup/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyup/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.605    -0.559    keyup/clk_out1
    SLICE_X2Y97          FDCE                                         r  keyup/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164    -0.395 r  keyup/count_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.246    keyup/count_reg[23]
    SLICE_X2Y97          LUT2 (Prop_lut2_I1_O)        0.045    -0.201 r  keyup/count[20]_i_2/O
                         net (fo=1, routed)           0.000    -0.201    keyup/count[20]_i_2_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.137 r  keyup/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.137    keyup/count_reg[20]_i_1_n_4
    SLICE_X2Y97          FDCE                                         r  keyup/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock/inst/clkout1_buf/O
                         net (fo=115, routed)         0.878    -0.795    keyup/clk_out1
    SLICE_X2Y97          FDCE                                         r  keyup/count_reg[23]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.134    -0.425    keyup/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y99      counter_step/clkout_counter_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y94      counter_step/counter_goal_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y96      counter_step/counter_goal_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y96      counter_step/counter_goal_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y97      counter_step/counter_goal_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y97      counter_step/counter_goal_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y97      counter_step/counter_goal_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y95      counter_step/counter_goal_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y99      counter_step/clkout_counter_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y94      counter_step/counter_goal_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y96      counter_step/counter_goal_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y96      counter_step/counter_goal_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y97      counter_step/counter_goal_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y97      counter_step/counter_goal_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y97      counter_step/counter_goal_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y95      counter_step/counter_goal_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y95      counter_step/counter_goal_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y95      counter_step/counter_goal_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      keydown/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      keydown/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      keydown/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      keydown/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      keydown/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y91      keydown/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      keydown/count_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      keydown/count_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      keydown/count_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      keydown/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT



