Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue Mar 28 13:53:32 2023
| Host             : ELIA-LAPTOP running 64-bit major release  (build 9200)
| Command          : report_power -file project_reti_logiche_power_routed.rpt -pb project_reti_logiche_power_summary_routed.pb -rpx project_reti_logiche_power_routed.rpx
| Design           : project_reti_logiche
| Device           : xc7k160tlfbv676-2L
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.100 |
| Dynamic (W)              | 0.001 |
| Device Static (W)        | 0.099 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 99.8  |
| Junction Temperature (C) | 25.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      245 |       --- |             --- |
|   LUT as Logic |    <0.001 |       71 |    101400 |            0.07 |
|   Register     |    <0.001 |      108 |    202800 |            0.05 |
|   Others       |     0.000 |       40 |       --- |             --- |
| Signals        |    <0.001 |      141 |       --- |             --- |
| I/O            |    <0.001 |       63 |       400 |           15.75 |
| Static Power   |     0.099 |          |           |                 |
| Total          |     0.100 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.900 |     0.031 |       0.000 |      0.031 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.900 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clock | i_clk  |           100.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| project_reti_logiche |    <0.001 |
|   azure              |    <0.001 |
|     bit0             |    <0.001 |
|     bit1             |    <0.001 |
|     bit10            |    <0.001 |
|     bit11            |    <0.001 |
|     bit12            |    <0.001 |
|     bit13            |    <0.001 |
|     bit14            |    <0.001 |
|     bit15            |    <0.001 |
|     bit2             |    <0.001 |
|     bit3             |    <0.001 |
|     bit4             |    <0.001 |
|     bit5             |    <0.001 |
|     bit6             |    <0.001 |
|     bit7             |    <0.001 |
|     bit8             |    <0.001 |
|     bit9             |    <0.001 |
|   blue               |    <0.001 |
|     state0           |    <0.001 |
|     state1           |    <0.001 |
|   dealyB             |    <0.001 |
|   delayA             |    <0.001 |
|   delayC             |    <0.001 |
|   delayD             |    <0.001 |
|   delayE             |    <0.001 |
|   delayF             |    <0.001 |
|   green              |    <0.001 |
|     x                |    <0.001 |
|   oZ0                |    <0.001 |
|     r                |    <0.001 |
|     tim              |    <0.001 |
|   oZ1                |    <0.001 |
|     r                |    <0.001 |
|     tim              |    <0.001 |
|   oZ2                |    <0.001 |
|     r                |    <0.001 |
|     tim              |    <0.001 |
|   oZ3                |    <0.001 |
|     r                |    <0.001 |
|     tim              |    <0.001 |
|   violet             |    <0.001 |
|     x0               |    <0.001 |
|     x1               |    <0.001 |
|   yellow             |    <0.001 |
+----------------------+-----------+


