{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668632825179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668632825181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 16:07:04 2022 " "Processing started: Wed Nov 16 16:07:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668632825181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668632825181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668632825181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668632825492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668632825492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 top.sv(25) " "Verilog HDL Declaration information at top.sv(25): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668632837718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 top.sv(26) " "Verilog HDL Declaration information at top.sv(26): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668632837718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 top.sv(27) " "Verilog HDL Declaration information at top.sv(27): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668632837718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 top.sv(28) " "Verilog HDL Declaration information at top.sv(28): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668632837718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 top.sv(29) " "Verilog HDL Declaration information at top.sv(29): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668632837718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 top.sv(30) " "Verilog HDL Declaration information at top.sv(30): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668632837718 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 top.sv(32) " "Verilog HDL Declaration information at top.sv(32): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1668632837718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668632837723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668632837723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668632837723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668632837723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668632837957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 top.sv(60) " "Verilog HDL assignment warning at top.sv(60): truncated value with size 26 to match size of target (24)" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668632837958 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.sv(72) " "Verilog HDL assignment warning at top.sv(72): truncated value with size 32 to match size of target (24)" {  } { { "top.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668632837958 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu.sv 1 1 " "Using design file cpu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/cpu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668632838039 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668632838039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu1\"" {  } { { "top.sv" "cpu1" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668632838041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluop_WB cpu.sv(10) " "Verilog HDL or VHDL warning at cpu.sv(10): object \"aluop_WB\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/cpu.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668632838057 "|top|cpu:cpu1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alusrc_WB cpu.sv(11) " "Verilog HDL or VHDL warning at cpu.sv(11): object \"alusrc_WB\" assigned a value but never read" {  } { { "cpu.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/cpu.sv" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1668632838057 "|top|cpu:cpu1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 4095 cpu.sv(58) " "Verilog HDL warning at cpu.sv(58): number of words (14) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "cpu.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/cpu.sv" 58 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1668632838061 "|top|cpu:cpu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 cpu.sv(80) " "Verilog HDL assignment warning at cpu.sv(80): truncated value with size 13 to match size of target (12)" {  } { { "cpu.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/cpu.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1668632838286 "|top|cpu:cpu1"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "12 11 0 branch_offset_EX cpu.sv(81) " "Verilog HDL error at cpu.sv(81): index 12 cannot fall outside the declared range \[11:0\] for vector \"branch_offset_EX\"" {  } { { "cpu.sv" "" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/cpu.sv" 81 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668632838288 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:cpu1 " "Can't elaborate user hierarchy \"cpu:cpu1\"" {  } { { "top.sv" "cpu1" { Text "/acct/lrlamb/Desktop/611/Project4/lab_jb/2021F_lab_jb/top.sv" 98 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668632838294 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "889 " "Peak virtual memory: 889 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668632838400 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 16 16:07:18 2022 " "Processing ended: Wed Nov 16 16:07:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668632838400 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668632838400 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668632838400 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668632838400 ""}
