Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Dec  8 13:03:49 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file radix_sorter_control_sets_placed.rpt
| Design       : radix_sorter
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             224 |           86 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              61 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | OUT_DATA_VALID_i_1_n_0   |                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | OUT_DATA_LAST_i_1_n_0    |                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | bin_head_r[11]_i_2_n_0   |                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | bin_head_l[11]_i_2_n_0   |                          |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | sort_state[3]_i_1_n_0    |                          |                2 |              4 |         2.00 |
|  CLK_IBUF_BUFG | bin_iteration[3]_i_2_n_0 | bin_iteration[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | bin_head_r[11]_i_2_n_0   | bin_head_r[11]_i_1_n_0   |                6 |             11 |         1.83 |
|  CLK_IBUF_BUFG | bin_head_l[11]_i_2_n_0   | bin_head_l[11]_i_1_n_0   |                3 |             11 |         3.67 |
|  CLK_IBUF_BUFG | j[11]_i_2_n_0            | j[11]_i_1_n_0            |                3 |             11 |         3.67 |
|  CLK_IBUF_BUFG |                          |                          |                7 |             11 |         1.57 |
|  CLK_IBUF_BUFG | right_addr[11]_i_2_n_0   | right_addr[11]_i_1_n_0   |                5 |             12 |         2.40 |
|  CLK_IBUF_BUFG | memory_addr[11]_i_1_n_0  |                          |                6 |             12 |         2.00 |
|  CLK_IBUF_BUFG | left_addr[11]_i_1_n_0    |                          |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG | counter[11]_i_2_n_0      | counter[11]_i_1_n_0      |                4 |             12 |         3.00 |
|  CLK_IBUF_BUFG | right_in                 |                          |               10 |             32 |         3.20 |
|  CLK_IBUF_BUFG | val_to_store             |                          |               15 |             32 |         2.13 |
|  CLK_IBUF_BUFG | out_buffer               |                          |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG | OUT_DATA[31]_i_1_n_0     |                          |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG | memory_in[31]_i_1_n_0    |                          |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG | left_in                  |                          |                6 |             32 |         5.33 |
+----------------+--------------------------+--------------------------+------------------+----------------+--------------+


