
---------- Begin Simulation Statistics ----------
final_tick                               1527682042500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 336971                       # Simulator instruction rate (inst/s)
host_mem_usage                                4426520                       # Number of bytes of host memory used
host_op_rate                                   636876                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4451.42                       # Real time elapsed on the host
host_tick_rate                               87750808                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2835000827                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.390616                       # Number of seconds simulated
sim_ticks                                390615554000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       853804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1707622                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    130957093                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          426                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      8591561                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    141362650                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     54456315                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    130957093                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     76500778                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       153512061                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         4901885                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      6915091                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         602559802                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        314578136                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      8597014                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          110170214                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      35246332                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          667                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    155930382                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      935034654                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    703493830                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.329130                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.205688                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    424718795     60.37%     60.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     79589889     11.31%     71.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     42958324      6.11%     77.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     58985761      8.38%     86.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     26454146      3.76%     89.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     17257275      2.45%     92.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      9485938      1.35%     93.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8797370      1.25%     94.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     35246332      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    703493830                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           47547044                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      4129074                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         902889400                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             110887945                       # Number of loads committed
system.switch_cpus.commit.membars                 142                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass      3546385      0.38%      0.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    723387125     77.36%     77.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       747480      0.08%     77.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      6986611      0.75%     78.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      7857201      0.84%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     79.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1775042      0.19%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       408994      0.04%     79.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       410220      0.04%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      6968419      0.75%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       890671      0.10%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      6385557      0.68%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     99727595     10.67%     91.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     57199797      6.12%     98.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     11160350      1.19%     99.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      7583206      0.81%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    935034653                       # Class of committed instruction
system.switch_cpus.commit.refs              175670948                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             935034653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.562462                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.562462                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     153112622                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1163607001                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        260078758                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         298636331                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        8673270                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       7006685                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           123441520                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                379545                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            70070759                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10675                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           153512061                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         104732918                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             361036331                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes       4510063                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles     43072909                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              682192684                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles      4517081                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles        43634                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        17346540                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.196500                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    310164429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     59358200                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.873228                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    727507673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.764879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.998986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        509048631     69.97%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12408265      1.71%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         15160822      2.08%     73.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         17468465      2.40%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         25802885      3.55%     79.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         20885731      2.87%     82.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         11576503      1.59%     84.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9522270      1.31%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        105634101     14.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    727507673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          65482430                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         40924153                       # number of floating regfile writes
system.switch_cpus.idleCycles                53723435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      9924901                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        115978065                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.319105                       # Inst execution rate
system.switch_cpus.iew.exec_refs            205086713                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           70070740                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        33507805                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     130695325                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        66347                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       515031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     75408467                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1093137701                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     135015973                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     15891589                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1030526215                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         325191                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4026229                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        8673270                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4631794                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1678353                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      7969938                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11292                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        10372                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2210                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     19807361                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     10625460                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        10372                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      8646453                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1278448                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1128746036                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1011852855                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.628080                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         708942788                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.295203                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1015092729                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1504958590                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       799292810                       # number of integer regfile writes
system.switch_cpus.ipc                       0.640015                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.640015                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      5382913      0.51%      0.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     797650745     76.23%     76.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       913449      0.09%     76.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       7555446      0.72%     77.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      8181264      0.78%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     78.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1837600      0.18%     78.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     78.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       409134      0.04%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       413481      0.04%     78.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     78.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     78.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     78.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     78.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     78.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      7071004      0.68%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       895379      0.09%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      6445114      0.62%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    115702006     11.06%     91.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     62580461      5.98%     97.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     22219817      2.12%     99.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      9159993      0.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1046417806                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        61011163                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    122482297                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     50847625                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     59496491                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      980023730                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2709026439                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    961005230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   1191754180                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1092994955                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1046417806                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       142746                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    158102969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     11165453                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       142079                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    249996582                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    727507673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.438360                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.728017                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    393149480     54.04%     54.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     44967440      6.18%     60.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     47531684      6.53%     66.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     61049278      8.39%     75.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    180809791     24.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    727507673                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.339447                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           104781189                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                 48339                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      3249299                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2726201                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    130695325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     75408467                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       440066478                       # number of misc regfile reads
system.switch_cpus.numCycles                781231108                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        40174493                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1067129663                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents        3180935                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        267945621                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         170659                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         39540                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    2945559445                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1140824692                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1309836360                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         297103356                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      108833934                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        8673270                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     113518762                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        242706595                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     68609532                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   1699381644                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        92165                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         5018                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          16251915                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         5364                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           1758344394                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2206034395                       # The number of ROB writes
system.switch_cpus.timesIdled                 7775307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests         1985                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           86                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14015694                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        37237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     27992367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          37323                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             163985                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       724500                       # Transaction distribution
system.membus.trans_dist::CleanEvict           129238                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq            689884                       # Transaction distribution
system.membus.trans_dist::ReadExResp           689884                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        163985                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2561491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2561491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2561491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    101015616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    101015616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               101015616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            853884                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  853884    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              853884                       # Request fanout histogram
system.membus.reqLayer2.occupancy          4944410322                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4519035619                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1527682042500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          13200120                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1607556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12187865                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1034502                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             242                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            242                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           747132                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          747132                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12188097                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1012024                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     36563816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5277950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41841766                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   1560046016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    169101504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1729147520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          883146                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46383552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14859687                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14820278     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39323      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     86      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14859687                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27115512989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2639024158                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       18282429540                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     12164553                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       928588                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13093141                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     12164553                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       928588                       # number of overall hits
system.l2.overall_hits::total                13093141                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst        23301                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       830568                       # number of demand (read+write) misses
system.l2.demand_misses::total                 853869                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst        23301                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       830568                       # number of overall misses
system.l2.overall_misses::total                853869                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   1975080465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  65582999457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      67558079922                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   1975080465                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  65582999457                       # number of overall miss cycles
system.l2.overall_miss_latency::total     67558079922                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     12187854                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1759156                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13947010                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     12187854                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1759156                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13947010                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.001912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.472140                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061222                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.001912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.472140                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061222                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84763.764002                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78961.625607                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79119.958591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84763.764002                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78961.625607                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79119.958591                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          118014850                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    853884                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     138.209464                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              724500                       # number of writebacks
system.l2.writebacks::total                    724500                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst        23301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       830568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            853869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        23301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       830568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           853869                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   1742070465                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  57277319457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  59019389922                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   1742070465                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  57277319457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  59019389922                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.001912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.472140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061222                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.001912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.472140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061222                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74763.764002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68961.625607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69119.958591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74763.764002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68961.625607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69119.958591                       # average overall mshr miss latency
system.l2.replacements                         882903                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       883056                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           883056                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       883056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       883056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12187847                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12187847                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12187847                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12187847                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8153                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8153                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          227                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  227                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.061983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.061983                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       299500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       299500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.061983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.061983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19966.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19966.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        57248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57248                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       689884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              689884                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  54404899660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   54404899660                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       747132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            747132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.923376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.923376                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78860.938448                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78860.938448                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       689884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         689884                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  47506059660                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  47506059660                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.923376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.923376                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68860.938448                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68860.938448                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     12164553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12164553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst        23301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            23301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   1975080465                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1975080465                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     12187854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12187854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.001912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84763.764002                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84763.764002                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        23301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        23301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   1742070465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1742070465                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.001912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001912                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74763.764002                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74763.764002                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       871340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            871340                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       140684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          140684                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  11178099797                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11178099797                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1012024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1012024                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.139013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.139013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79455.373724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79455.373724                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       140684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       140684                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9771259797                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9771259797                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.139013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69455.373724                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69455.373724                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    27915105                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    882903                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     31.617409                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     136.051093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.563893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.831971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   131.469207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   752.083837                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.132862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.128388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.734457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 224036207                       # Number of tag accesses
system.l2.tags.data_accesses                224036207                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst      1491264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     53156352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           54647616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst      1491264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1491264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46368000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46368000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        23301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       830568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              853869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       724500                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             724500                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3817728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    136083552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             139901280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3817728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3817728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118704950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118704950                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118704950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3817728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    136083552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            258606231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    724339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     23301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    822828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001991520500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44737                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44737                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2473899                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             680595                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      853869                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     724500                       # Number of write requests accepted
system.mem_ctrls.readBursts                    853869                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   724500                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   7740                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   161                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             55481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             53854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             58982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             57244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             51770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             52983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             55276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             57638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            46951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             44938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             49437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             49069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             44971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45127                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8042266631                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4230645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23907185381                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9504.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28254.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   710465                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  659070                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                853869                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               724500                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  846129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  44777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  44755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  44743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  44744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       200909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    500.259759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   277.969252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   424.872459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        68573     34.13%     34.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20461     10.18%     44.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11218      5.58%     49.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9226      4.59%     54.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8328      4.15%     58.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5615      2.79%     61.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5165      2.57%     64.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4372      2.18%     66.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67951     33.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       200909                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.913360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.736656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.202069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              66      0.15%      0.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1568      3.50%      3.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         37605     84.06%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1902      4.25%     91.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1601      3.58%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           779      1.74%     97.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           559      1.25%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           310      0.69%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           165      0.37%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            77      0.17%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            46      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            20      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           13      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           12      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44737                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.190670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.180345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.598781                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            40435     90.38%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              374      0.84%     91.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3663      8.19%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              235      0.53%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44737                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               54152256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  495360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                46356608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                54647616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46368000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       138.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    139.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  390615168000                       # Total gap between requests
system.mem_ctrls.avgGap                     247480.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst      1491264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     52660992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     46356608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3817728.159386095591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 134815399.593637287617                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118675786.269381389022                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        23301                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       830568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       724500                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    771849967                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  23135335414                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9317079601982                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33125.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27854.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12860013.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            610791300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            324635685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2897904660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1822249800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30834644880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      66088268100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      94343081280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       196921575705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.131425                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 244355359360                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13043420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 133216774640                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            823748940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            437813970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3143456400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1958711040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30834644880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85623838770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      77891968320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       200714182320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.840732                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 201383583707                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13043420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 176188550293                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1137066488500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   390615554000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1366379560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     92461554                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1458841114                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1366379560                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     92461554                       # number of overall hits
system.cpu.icache.overall_hits::total      1458841114                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      7787285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     12188097                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       19975382                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      7787285                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     12188097                       # number of overall misses
system.cpu.icache.overall_misses::total      19975382                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 165925356529                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 165925356529                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 165925356529                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 165925356529                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1374166845                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    104649651                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1478816496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1374166845                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    104649651                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1478816496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.116466                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013508                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.116466                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013508                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13613.721365                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8306.492288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13613.721365                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8306.492288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    306873778                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          12188097                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.178154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     19974894                       # number of writebacks
system.cpu.icache.writebacks::total          19974894                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     12188097                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12188097                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     12188097                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12188097                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 153737259529                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 153737259529                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 153737259529                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 153737259529                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.116466                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.116466                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008242                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12613.721365                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12613.721365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12613.721365                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12613.721365                       # average overall mshr miss latency
system.cpu.icache.replacements               19974894                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1366379560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     92461554                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1458841114                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      7787285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     12188097                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      19975382                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 165925356529                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 165925356529                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1374166845                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    104649651                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1478816496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.116466                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13613.721365                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8306.492288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     12188097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12188097                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 153737259529                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 153737259529                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.116466                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12613.721365                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12613.721365                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.981381                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1476942020                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          19975126                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             73.939059                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   197.698699                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    58.282682                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.772261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.227667                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2977608374                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2977608374                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    370493329                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    177324873                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        547818202                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    370493550                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    177692418                       # number of overall hits
system.cpu.dcache.overall_hits::total       548185968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       460211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1742655                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2202866                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       460420                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1759398                       # number of overall misses
system.cpu.dcache.overall_misses::total       2219818                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  79100898198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79100898198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  79100898198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79100898198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    370953540                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    179067528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    550021068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    370953970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    179451816                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    550405786                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001241                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009732                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004005                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004033                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 45391.025876                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35908.175167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 44959.070204                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35633.956567                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    157280186                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1759398                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    89.394319                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1093281                       # number of writebacks
system.cpu.dcache.writebacks::total           1093281                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1742655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1742655                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1759398                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1759398                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  77358244198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  77358244198                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  78649691698                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78649691698                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009732                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003168                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003197                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 44391.026450                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44391.026450                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 44702.615155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44702.615155                       # average overall mshr miss latency
system.cpu.dcache.replacements                2219319                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226389997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    113289226                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       339679223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       274513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       995281                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1269794                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  21925204000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21925204000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    226664510                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    114284507                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    340949017                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008709                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 22029.159604                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17266.740904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       995281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       995281                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20929924000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20929924000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008709                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002919                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 21029.160609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21029.160609                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    144103332                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     64035647                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      208138979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       185698                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       747374                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       933072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  57175694198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  57175694198                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    144289030                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     64783021                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    209072051                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001287                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011537                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76502.118348                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61276.829867                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       747374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       747374                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  56428320198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  56428320198                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003575                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75502.118348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75502.118348                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          221                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       367545                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        367766                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          209                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        16743                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16952                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          430                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       384288                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       384718                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.486047                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.043569                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.044063                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        16743                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16743                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   1291447500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1291447500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.043569                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.043520                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 77133.578212                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77133.578212                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1527682042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.997712                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           550393108                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2219319                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.000899                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   190.723898                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    65.273814                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.745015                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.254976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1103031147                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1103031147                       # Number of data accesses

---------- End Simulation Statistics   ----------
