
Fault-Tolerant-RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029b4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002b54  08002b54  00003b54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bc0  08002bc0  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002bc0  08002bc0  00003bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002bc8  08002bc8  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002bc8  08002bc8  00003bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002bcc  08002bcc  00003bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002bd0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012d94  20000010  08002be0  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012da4  08002be0  00004da4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba9d  00000000  00000000  00004040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f4c  00000000  00000000  0000fadd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c98  00000000  00000000  00011a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009c2  00000000  00000000  000126c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017227  00000000  00000000  0001308a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e2cf  00000000  00000000  0002a2b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098502  00000000  00000000  00038580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0a82  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003380  00000000  00000000  000d0ac8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000d3e48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08002b3c 	.word	0x08002b3c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08002b3c 	.word	0x08002b3c

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b988 	b.w	8000508 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	468e      	mov	lr, r1
 8000218:	4604      	mov	r4, r0
 800021a:	4688      	mov	r8, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4617      	mov	r7, r2
 8000224:	d962      	bls.n	80002ec <__udivmoddi4+0xdc>
 8000226:	fab2 f682 	clz	r6, r2
 800022a:	b14e      	cbz	r6, 8000240 <__udivmoddi4+0x30>
 800022c:	f1c6 0320 	rsb	r3, r6, #32
 8000230:	fa01 f806 	lsl.w	r8, r1, r6
 8000234:	fa20 f303 	lsr.w	r3, r0, r3
 8000238:	40b7      	lsls	r7, r6
 800023a:	ea43 0808 	orr.w	r8, r3, r8
 800023e:	40b4      	lsls	r4, r6
 8000240:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000244:	fa1f fc87 	uxth.w	ip, r7
 8000248:	fbb8 f1fe 	udiv	r1, r8, lr
 800024c:	0c23      	lsrs	r3, r4, #16
 800024e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000252:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000256:	fb01 f20c 	mul.w	r2, r1, ip
 800025a:	429a      	cmp	r2, r3
 800025c:	d909      	bls.n	8000272 <__udivmoddi4+0x62>
 800025e:	18fb      	adds	r3, r7, r3
 8000260:	f101 30ff 	add.w	r0, r1, #4294967295
 8000264:	f080 80ea 	bcs.w	800043c <__udivmoddi4+0x22c>
 8000268:	429a      	cmp	r2, r3
 800026a:	f240 80e7 	bls.w	800043c <__udivmoddi4+0x22c>
 800026e:	3902      	subs	r1, #2
 8000270:	443b      	add	r3, r7
 8000272:	1a9a      	subs	r2, r3, r2
 8000274:	b2a3      	uxth	r3, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000282:	fb00 fc0c 	mul.w	ip, r0, ip
 8000286:	459c      	cmp	ip, r3
 8000288:	d909      	bls.n	800029e <__udivmoddi4+0x8e>
 800028a:	18fb      	adds	r3, r7, r3
 800028c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000290:	f080 80d6 	bcs.w	8000440 <__udivmoddi4+0x230>
 8000294:	459c      	cmp	ip, r3
 8000296:	f240 80d3 	bls.w	8000440 <__udivmoddi4+0x230>
 800029a:	443b      	add	r3, r7
 800029c:	3802      	subs	r0, #2
 800029e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a2:	eba3 030c 	sub.w	r3, r3, ip
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11d      	cbz	r5, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40f3      	lsrs	r3, r6
 80002ac:	2200      	movs	r2, #0
 80002ae:	e9c5 3200 	strd	r3, r2, [r5]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d905      	bls.n	80002c6 <__udivmoddi4+0xb6>
 80002ba:	b10d      	cbz	r5, 80002c0 <__udivmoddi4+0xb0>
 80002bc:	e9c5 0100 	strd	r0, r1, [r5]
 80002c0:	2100      	movs	r1, #0
 80002c2:	4608      	mov	r0, r1
 80002c4:	e7f5      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002c6:	fab3 f183 	clz	r1, r3
 80002ca:	2900      	cmp	r1, #0
 80002cc:	d146      	bne.n	800035c <__udivmoddi4+0x14c>
 80002ce:	4573      	cmp	r3, lr
 80002d0:	d302      	bcc.n	80002d8 <__udivmoddi4+0xc8>
 80002d2:	4282      	cmp	r2, r0
 80002d4:	f200 8105 	bhi.w	80004e2 <__udivmoddi4+0x2d2>
 80002d8:	1a84      	subs	r4, r0, r2
 80002da:	eb6e 0203 	sbc.w	r2, lr, r3
 80002de:	2001      	movs	r0, #1
 80002e0:	4690      	mov	r8, r2
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	d0e5      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002e6:	e9c5 4800 	strd	r4, r8, [r5]
 80002ea:	e7e2      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f000 8090 	beq.w	8000412 <__udivmoddi4+0x202>
 80002f2:	fab2 f682 	clz	r6, r2
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	f040 80a4 	bne.w	8000444 <__udivmoddi4+0x234>
 80002fc:	1a8a      	subs	r2, r1, r2
 80002fe:	0c03      	lsrs	r3, r0, #16
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	b280      	uxth	r0, r0
 8000306:	b2bc      	uxth	r4, r7
 8000308:	2101      	movs	r1, #1
 800030a:	fbb2 fcfe 	udiv	ip, r2, lr
 800030e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000312:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000316:	fb04 f20c 	mul.w	r2, r4, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d907      	bls.n	800032e <__udivmoddi4+0x11e>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000324:	d202      	bcs.n	800032c <__udivmoddi4+0x11c>
 8000326:	429a      	cmp	r2, r3
 8000328:	f200 80e0 	bhi.w	80004ec <__udivmoddi4+0x2dc>
 800032c:	46c4      	mov	ip, r8
 800032e:	1a9b      	subs	r3, r3, r2
 8000330:	fbb3 f2fe 	udiv	r2, r3, lr
 8000334:	fb0e 3312 	mls	r3, lr, r2, r3
 8000338:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800033c:	fb02 f404 	mul.w	r4, r2, r4
 8000340:	429c      	cmp	r4, r3
 8000342:	d907      	bls.n	8000354 <__udivmoddi4+0x144>
 8000344:	18fb      	adds	r3, r7, r3
 8000346:	f102 30ff 	add.w	r0, r2, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x142>
 800034c:	429c      	cmp	r4, r3
 800034e:	f200 80ca 	bhi.w	80004e6 <__udivmoddi4+0x2d6>
 8000352:	4602      	mov	r2, r0
 8000354:	1b1b      	subs	r3, r3, r4
 8000356:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800035a:	e7a5      	b.n	80002a8 <__udivmoddi4+0x98>
 800035c:	f1c1 0620 	rsb	r6, r1, #32
 8000360:	408b      	lsls	r3, r1
 8000362:	fa22 f706 	lsr.w	r7, r2, r6
 8000366:	431f      	orrs	r7, r3
 8000368:	fa0e f401 	lsl.w	r4, lr, r1
 800036c:	fa20 f306 	lsr.w	r3, r0, r6
 8000370:	fa2e fe06 	lsr.w	lr, lr, r6
 8000374:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000378:	4323      	orrs	r3, r4
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	fa1f fc87 	uxth.w	ip, r7
 8000382:	fbbe f0f9 	udiv	r0, lr, r9
 8000386:	0c1c      	lsrs	r4, r3, #16
 8000388:	fb09 ee10 	mls	lr, r9, r0, lr
 800038c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000390:	fb00 fe0c 	mul.w	lr, r0, ip
 8000394:	45a6      	cmp	lr, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	d909      	bls.n	80003b0 <__udivmoddi4+0x1a0>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 3aff 	add.w	sl, r0, #4294967295
 80003a2:	f080 809c 	bcs.w	80004de <__udivmoddi4+0x2ce>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f240 8099 	bls.w	80004de <__udivmoddi4+0x2ce>
 80003ac:	3802      	subs	r0, #2
 80003ae:	443c      	add	r4, r7
 80003b0:	eba4 040e 	sub.w	r4, r4, lr
 80003b4:	fa1f fe83 	uxth.w	lr, r3
 80003b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003bc:	fb09 4413 	mls	r4, r9, r3, r4
 80003c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c8:	45a4      	cmp	ip, r4
 80003ca:	d908      	bls.n	80003de <__udivmoddi4+0x1ce>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80003d2:	f080 8082 	bcs.w	80004da <__udivmoddi4+0x2ca>
 80003d6:	45a4      	cmp	ip, r4
 80003d8:	d97f      	bls.n	80004da <__udivmoddi4+0x2ca>
 80003da:	3b02      	subs	r3, #2
 80003dc:	443c      	add	r4, r7
 80003de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003ea:	4564      	cmp	r4, ip
 80003ec:	4673      	mov	r3, lr
 80003ee:	46e1      	mov	r9, ip
 80003f0:	d362      	bcc.n	80004b8 <__udivmoddi4+0x2a8>
 80003f2:	d05f      	beq.n	80004b4 <__udivmoddi4+0x2a4>
 80003f4:	b15d      	cbz	r5, 800040e <__udivmoddi4+0x1fe>
 80003f6:	ebb8 0203 	subs.w	r2, r8, r3
 80003fa:	eb64 0409 	sbc.w	r4, r4, r9
 80003fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000402:	fa22 f301 	lsr.w	r3, r2, r1
 8000406:	431e      	orrs	r6, r3
 8000408:	40cc      	lsrs	r4, r1
 800040a:	e9c5 6400 	strd	r6, r4, [r5]
 800040e:	2100      	movs	r1, #0
 8000410:	e74f      	b.n	80002b2 <__udivmoddi4+0xa2>
 8000412:	fbb1 fcf2 	udiv	ip, r1, r2
 8000416:	0c01      	lsrs	r1, r0, #16
 8000418:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800041c:	b280      	uxth	r0, r0
 800041e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000422:	463b      	mov	r3, r7
 8000424:	4638      	mov	r0, r7
 8000426:	463c      	mov	r4, r7
 8000428:	46b8      	mov	r8, r7
 800042a:	46be      	mov	lr, r7
 800042c:	2620      	movs	r6, #32
 800042e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000432:	eba2 0208 	sub.w	r2, r2, r8
 8000436:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800043a:	e766      	b.n	800030a <__udivmoddi4+0xfa>
 800043c:	4601      	mov	r1, r0
 800043e:	e718      	b.n	8000272 <__udivmoddi4+0x62>
 8000440:	4610      	mov	r0, r2
 8000442:	e72c      	b.n	800029e <__udivmoddi4+0x8e>
 8000444:	f1c6 0220 	rsb	r2, r6, #32
 8000448:	fa2e f302 	lsr.w	r3, lr, r2
 800044c:	40b7      	lsls	r7, r6
 800044e:	40b1      	lsls	r1, r6
 8000450:	fa20 f202 	lsr.w	r2, r0, r2
 8000454:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000458:	430a      	orrs	r2, r1
 800045a:	fbb3 f8fe 	udiv	r8, r3, lr
 800045e:	b2bc      	uxth	r4, r7
 8000460:	fb0e 3318 	mls	r3, lr, r8, r3
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800046a:	fb08 f904 	mul.w	r9, r8, r4
 800046e:	40b0      	lsls	r0, r6
 8000470:	4589      	cmp	r9, r1
 8000472:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000476:	b280      	uxth	r0, r0
 8000478:	d93e      	bls.n	80004f8 <__udivmoddi4+0x2e8>
 800047a:	1879      	adds	r1, r7, r1
 800047c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000480:	d201      	bcs.n	8000486 <__udivmoddi4+0x276>
 8000482:	4589      	cmp	r9, r1
 8000484:	d81f      	bhi.n	80004c6 <__udivmoddi4+0x2b6>
 8000486:	eba1 0109 	sub.w	r1, r1, r9
 800048a:	fbb1 f9fe 	udiv	r9, r1, lr
 800048e:	fb09 f804 	mul.w	r8, r9, r4
 8000492:	fb0e 1119 	mls	r1, lr, r9, r1
 8000496:	b292      	uxth	r2, r2
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	4542      	cmp	r2, r8
 800049e:	d229      	bcs.n	80004f4 <__udivmoddi4+0x2e4>
 80004a0:	18ba      	adds	r2, r7, r2
 80004a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004a6:	d2c4      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d2c2      	bcs.n	8000432 <__udivmoddi4+0x222>
 80004ac:	f1a9 0102 	sub.w	r1, r9, #2
 80004b0:	443a      	add	r2, r7
 80004b2:	e7be      	b.n	8000432 <__udivmoddi4+0x222>
 80004b4:	45f0      	cmp	r8, lr
 80004b6:	d29d      	bcs.n	80003f4 <__udivmoddi4+0x1e4>
 80004b8:	ebbe 0302 	subs.w	r3, lr, r2
 80004bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004c0:	3801      	subs	r0, #1
 80004c2:	46e1      	mov	r9, ip
 80004c4:	e796      	b.n	80003f4 <__udivmoddi4+0x1e4>
 80004c6:	eba7 0909 	sub.w	r9, r7, r9
 80004ca:	4449      	add	r1, r9
 80004cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d4:	fb09 f804 	mul.w	r8, r9, r4
 80004d8:	e7db      	b.n	8000492 <__udivmoddi4+0x282>
 80004da:	4673      	mov	r3, lr
 80004dc:	e77f      	b.n	80003de <__udivmoddi4+0x1ce>
 80004de:	4650      	mov	r0, sl
 80004e0:	e766      	b.n	80003b0 <__udivmoddi4+0x1a0>
 80004e2:	4608      	mov	r0, r1
 80004e4:	e6fd      	b.n	80002e2 <__udivmoddi4+0xd2>
 80004e6:	443b      	add	r3, r7
 80004e8:	3a02      	subs	r2, #2
 80004ea:	e733      	b.n	8000354 <__udivmoddi4+0x144>
 80004ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80004f0:	443b      	add	r3, r7
 80004f2:	e71c      	b.n	800032e <__udivmoddi4+0x11e>
 80004f4:	4649      	mov	r1, r9
 80004f6:	e79c      	b.n	8000432 <__udivmoddi4+0x222>
 80004f8:	eba1 0109 	sub.w	r1, r1, r9
 80004fc:	46c4      	mov	ip, r8
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	e7c4      	b.n	8000492 <__udivmoddi4+0x282>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <SensorTaskHandler>:
#include "app_tasks.h"
#include "stm32f4xx_hal.h"
#include "FreeRTOS.h"
#include "task.h"

void SensorTaskHandler(void *pvParameters ){
 800050c:	b480      	push	{r7}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
    for (;;)
 8000514:	bf00      	nop
 8000516:	e7fd      	b.n	8000514 <SensorTaskHandler+0x8>

08000518 <ControlTaskHandler>:
    {

    }
    vTaskDelete(NULL);
}
void ControlTaskHandler(void *pvParameters ){
 8000518:	b480      	push	{r7}
 800051a:	b083      	sub	sp, #12
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
	for (;;)
 8000520:	bf00      	nop
 8000522:	e7fd      	b.n	8000520 <ControlTaskHandler+0x8>

08000524 <MonitorTaskHandler>:

	}
	vTaskDelete(NULL);

}
void MonitorTaskHandler(void *pvParameters ){
 8000524:	b480      	push	{r7}
 8000526:	b083      	sub	sp, #12
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]
	for (;;)
 800052c:	bf00      	nop
 800052e:	e7fd      	b.n	800052c <MonitorTaskHandler+0x8>

08000530 <ComTaskHandler>:
	{

	}
	vTaskDelete(NULL);
}
void ComTaskHandler(void *pvParameters ){
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
	for (;;)
 8000538:	bf00      	nop
 800053a:	e7fd      	b.n	8000538 <ComTaskHandler+0x8>

0800053c <FaultTaskHandler>:
	{

	}
	vTaskDelete(NULL);
}
void FaultTaskHandler(void *pvParameters ){
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
	for (;;)
 8000544:	bf00      	nop
 8000546:	e7fd      	b.n	8000544 <FaultTaskHandler+0x8>

08000548 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b088      	sub	sp, #32
 800054c:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  uint8_t create_status = 0;
 800054e:	2300      	movs	r3, #0
 8000550:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000552:	f000 fa37 	bl	80009c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000556:	f000 f8ab 	bl	80006b0 <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  create_status = xTaskCreate(SensorTaskHandler, "Sensor Task", SENSOR_TASK_STACK_SIZE, NULL, 3, &SensorTask);
 800055a:	4b46      	ldr	r3, [pc, #280]	@ (8000674 <main+0x12c>)
 800055c:	9301      	str	r3, [sp, #4]
 800055e:	2303      	movs	r3, #3
 8000560:	9300      	str	r3, [sp, #0]
 8000562:	2300      	movs	r3, #0
 8000564:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000568:	4943      	ldr	r1, [pc, #268]	@ (8000678 <main+0x130>)
 800056a:	4844      	ldr	r0, [pc, #272]	@ (800067c <main+0x134>)
 800056c:	f001 fadb 	bl	8001b26 <xTaskCreate>
 8000570:	4603      	mov	r3, r0
 8000572:	75fb      	strb	r3, [r7, #23]
  configASSERT(create_status == pdPASS);
 8000574:	7dfb      	ldrb	r3, [r7, #23]
 8000576:	2b01      	cmp	r3, #1
 8000578:	d00b      	beq.n	8000592 <main+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 800057a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800057e:	f383 8811 	msr	BASEPRI, r3
 8000582:	f3bf 8f6f 	isb	sy
 8000586:	f3bf 8f4f 	dsb	sy
 800058a:	613b      	str	r3, [r7, #16]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800058c:	bf00      	nop
 800058e:	bf00      	nop
 8000590:	e7fd      	b.n	800058e <main+0x46>

  create_status = xTaskCreate(ControlTaskHandler, "Control Task", CONTROL_TASK_STACK_SIZE, NULL, 4, &ControlTask);
 8000592:	4b3b      	ldr	r3, [pc, #236]	@ (8000680 <main+0x138>)
 8000594:	9301      	str	r3, [sp, #4]
 8000596:	2304      	movs	r3, #4
 8000598:	9300      	str	r3, [sp, #0]
 800059a:	2300      	movs	r3, #0
 800059c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005a0:	4938      	ldr	r1, [pc, #224]	@ (8000684 <main+0x13c>)
 80005a2:	4839      	ldr	r0, [pc, #228]	@ (8000688 <main+0x140>)
 80005a4:	f001 fabf 	bl	8001b26 <xTaskCreate>
 80005a8:	4603      	mov	r3, r0
 80005aa:	75fb      	strb	r3, [r7, #23]
  configASSERT(create_status == pdPASS);	  
 80005ac:	7dfb      	ldrb	r3, [r7, #23]
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d00b      	beq.n	80005ca <main+0x82>
    __asm volatile
 80005b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005b6:	f383 8811 	msr	BASEPRI, r3
 80005ba:	f3bf 8f6f 	isb	sy
 80005be:	f3bf 8f4f 	dsb	sy
 80005c2:	60fb      	str	r3, [r7, #12]
}
 80005c4:	bf00      	nop
 80005c6:	bf00      	nop
 80005c8:	e7fd      	b.n	80005c6 <main+0x7e>

  create_status = xTaskCreate(MonitorTaskHandler, "Monitoring Task", MONITOR_TASK_STACK_SIZE, NULL, 1, &MonitorTask);
 80005ca:	4b30      	ldr	r3, [pc, #192]	@ (800068c <main+0x144>)
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	2301      	movs	r3, #1
 80005d0:	9300      	str	r3, [sp, #0]
 80005d2:	2300      	movs	r3, #0
 80005d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80005d8:	492d      	ldr	r1, [pc, #180]	@ (8000690 <main+0x148>)
 80005da:	482e      	ldr	r0, [pc, #184]	@ (8000694 <main+0x14c>)
 80005dc:	f001 faa3 	bl	8001b26 <xTaskCreate>
 80005e0:	4603      	mov	r3, r0
 80005e2:	75fb      	strb	r3, [r7, #23]
  configASSERT(create_status == pdPASS);
 80005e4:	7dfb      	ldrb	r3, [r7, #23]
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d00b      	beq.n	8000602 <main+0xba>
    __asm volatile
 80005ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005ee:	f383 8811 	msr	BASEPRI, r3
 80005f2:	f3bf 8f6f 	isb	sy
 80005f6:	f3bf 8f4f 	dsb	sy
 80005fa:	60bb      	str	r3, [r7, #8]
}
 80005fc:	bf00      	nop
 80005fe:	bf00      	nop
 8000600:	e7fd      	b.n	80005fe <main+0xb6>

  create_status = xTaskCreate(ComTaskHandler, "Communication Task", COM_TASK_STACK_SIZE, NULL, 2, &ComTask);
 8000602:	4b25      	ldr	r3, [pc, #148]	@ (8000698 <main+0x150>)
 8000604:	9301      	str	r3, [sp, #4]
 8000606:	2302      	movs	r3, #2
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2300      	movs	r3, #0
 800060c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000610:	4922      	ldr	r1, [pc, #136]	@ (800069c <main+0x154>)
 8000612:	4823      	ldr	r0, [pc, #140]	@ (80006a0 <main+0x158>)
 8000614:	f001 fa87 	bl	8001b26 <xTaskCreate>
 8000618:	4603      	mov	r3, r0
 800061a:	75fb      	strb	r3, [r7, #23]
  configASSERT(create_status == pdPASS);
 800061c:	7dfb      	ldrb	r3, [r7, #23]
 800061e:	2b01      	cmp	r3, #1
 8000620:	d00b      	beq.n	800063a <main+0xf2>
    __asm volatile
 8000622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000626:	f383 8811 	msr	BASEPRI, r3
 800062a:	f3bf 8f6f 	isb	sy
 800062e:	f3bf 8f4f 	dsb	sy
 8000632:	607b      	str	r3, [r7, #4]
}
 8000634:	bf00      	nop
 8000636:	bf00      	nop
 8000638:	e7fd      	b.n	8000636 <main+0xee>

  create_status = xTaskCreate(FaultTaskHandler, "Fault Handler Task", FAULT_HANDLER_TASK_STACK_SIZE, NULL, 0, &FaultHandlerTask);
 800063a:	4b1a      	ldr	r3, [pc, #104]	@ (80006a4 <main+0x15c>)
 800063c:	9301      	str	r3, [sp, #4]
 800063e:	2300      	movs	r3, #0
 8000640:	9300      	str	r3, [sp, #0]
 8000642:	2300      	movs	r3, #0
 8000644:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000648:	4917      	ldr	r1, [pc, #92]	@ (80006a8 <main+0x160>)
 800064a:	4818      	ldr	r0, [pc, #96]	@ (80006ac <main+0x164>)
 800064c:	f001 fa6b 	bl	8001b26 <xTaskCreate>
 8000650:	4603      	mov	r3, r0
 8000652:	75fb      	strb	r3, [r7, #23]
  configASSERT(create_status == pdPASS);
 8000654:	7dfb      	ldrb	r3, [r7, #23]
 8000656:	2b01      	cmp	r3, #1
 8000658:	d00b      	beq.n	8000672 <main+0x12a>
    __asm volatile
 800065a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800065e:	f383 8811 	msr	BASEPRI, r3
 8000662:	f3bf 8f6f 	isb	sy
 8000666:	f3bf 8f4f 	dsb	sy
 800066a:	603b      	str	r3, [r7, #0]
}
 800066c:	bf00      	nop
 800066e:	bf00      	nop
 8000670:	e7fd      	b.n	800066e <main+0x126>
  
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000672:	e7fe      	b.n	8000672 <main+0x12a>
 8000674:	2000002c 	.word	0x2000002c
 8000678:	08002b54 	.word	0x08002b54
 800067c:	0800050d 	.word	0x0800050d
 8000680:	20000030 	.word	0x20000030
 8000684:	08002b60 	.word	0x08002b60
 8000688:	08000519 	.word	0x08000519
 800068c:	20000034 	.word	0x20000034
 8000690:	08002b70 	.word	0x08002b70
 8000694:	08000525 	.word	0x08000525
 8000698:	20000038 	.word	0x20000038
 800069c:	08002b80 	.word	0x08002b80
 80006a0:	08000531 	.word	0x08000531
 80006a4:	2000003c 	.word	0x2000003c
 80006a8:	08002b94 	.word	0x08002b94
 80006ac:	0800053d 	.word	0x0800053d

080006b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b094      	sub	sp, #80	@ 0x50
 80006b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b6:	f107 0320 	add.w	r3, r7, #32
 80006ba:	2230      	movs	r2, #48	@ 0x30
 80006bc:	2100      	movs	r1, #0
 80006be:	4618      	mov	r0, r3
 80006c0:	f002 fa10 	bl	8002ae4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c4:	f107 030c 	add.w	r3, r7, #12
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
 80006cc:	605a      	str	r2, [r3, #4]
 80006ce:	609a      	str	r2, [r3, #8]
 80006d0:	60da      	str	r2, [r3, #12]
 80006d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d4:	2300      	movs	r3, #0
 80006d6:	60bb      	str	r3, [r7, #8]
 80006d8:	4b29      	ldr	r3, [pc, #164]	@ (8000780 <SystemClock_Config+0xd0>)
 80006da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006dc:	4a28      	ldr	r2, [pc, #160]	@ (8000780 <SystemClock_Config+0xd0>)
 80006de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80006e4:	4b26      	ldr	r3, [pc, #152]	@ (8000780 <SystemClock_Config+0xd0>)
 80006e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ec:	60bb      	str	r3, [r7, #8]
 80006ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006f0:	2300      	movs	r3, #0
 80006f2:	607b      	str	r3, [r7, #4]
 80006f4:	4b23      	ldr	r3, [pc, #140]	@ (8000784 <SystemClock_Config+0xd4>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006fc:	4a21      	ldr	r2, [pc, #132]	@ (8000784 <SystemClock_Config+0xd4>)
 80006fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000702:	6013      	str	r3, [r2, #0]
 8000704:	4b1f      	ldr	r3, [pc, #124]	@ (8000784 <SystemClock_Config+0xd4>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800070c:	607b      	str	r3, [r7, #4]
 800070e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000710:	2302      	movs	r3, #2
 8000712:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000714:	2301      	movs	r3, #1
 8000716:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000718:	2310      	movs	r3, #16
 800071a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800071c:	2302      	movs	r3, #2
 800071e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000720:	2300      	movs	r3, #0
 8000722:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000724:	2310      	movs	r3, #16
 8000726:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000728:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800072c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800072e:	2304      	movs	r3, #4
 8000730:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000732:	2307      	movs	r3, #7
 8000734:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000736:	f107 0320 	add.w	r3, r7, #32
 800073a:	4618      	mov	r0, r3
 800073c:	f000 fa66 	bl	8000c0c <HAL_RCC_OscConfig>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d001      	beq.n	800074a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000746:	f000 f831 	bl	80007ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074a:	230f      	movs	r3, #15
 800074c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800074e:	2302      	movs	r3, #2
 8000750:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000752:	2300      	movs	r3, #0
 8000754:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000756:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800075a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000760:	f107 030c 	add.w	r3, r7, #12
 8000764:	2102      	movs	r1, #2
 8000766:	4618      	mov	r0, r3
 8000768:	f000 fcc8 	bl	80010fc <HAL_RCC_ClockConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000772:	f000 f81b 	bl	80007ac <Error_Handler>
  }
}
 8000776:	bf00      	nop
 8000778:	3750      	adds	r7, #80	@ 0x50
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40023800 	.word	0x40023800
 8000784:	40007000 	.word	0x40007000

08000788 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a04      	ldr	r2, [pc, #16]	@ (80007a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d101      	bne.n	800079e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800079a:	f000 f935 	bl	8000a08 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40000c00 	.word	0x40000c00

080007ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b0:	b672      	cpsid	i
}
 80007b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b4:	bf00      	nop
 80007b6:	e7fd      	b.n	80007b4 <Error_Handler+0x8>

080007b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007be:	2300      	movs	r3, #0
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <HAL_MspInit+0x4c>)
 80007c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000804 <HAL_MspInit+0x4c>)
 80007c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80007ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <HAL_MspInit+0x4c>)
 80007d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007d6:	607b      	str	r3, [r7, #4]
 80007d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <HAL_MspInit+0x4c>)
 80007e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e2:	4a08      	ldr	r2, [pc, #32]	@ (8000804 <HAL_MspInit+0x4c>)
 80007e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80007ea:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <HAL_MspInit+0x4c>)
 80007ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007f2:	603b      	str	r3, [r7, #0]
 80007f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007f6:	bf00      	nop
 80007f8:	370c      	adds	r7, #12
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	40023800 	.word	0x40023800

08000808 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08e      	sub	sp, #56	@ 0x38
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000810:	2300      	movs	r3, #0
 8000812:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000814:	2300      	movs	r3, #0
 8000816:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000818:	2300      	movs	r3, #0
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	4b33      	ldr	r3, [pc, #204]	@ (80008ec <HAL_InitTick+0xe4>)
 800081e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000820:	4a32      	ldr	r2, [pc, #200]	@ (80008ec <HAL_InitTick+0xe4>)
 8000822:	f043 0308 	orr.w	r3, r3, #8
 8000826:	6413      	str	r3, [r2, #64]	@ 0x40
 8000828:	4b30      	ldr	r3, [pc, #192]	@ (80008ec <HAL_InitTick+0xe4>)
 800082a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800082c:	f003 0308 	and.w	r3, r3, #8
 8000830:	60fb      	str	r3, [r7, #12]
 8000832:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000834:	f107 0210 	add.w	r2, r7, #16
 8000838:	f107 0314 	add.w	r3, r7, #20
 800083c:	4611      	mov	r1, r2
 800083e:	4618      	mov	r0, r3
 8000840:	f000 fe68 	bl	8001514 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000844:	6a3b      	ldr	r3, [r7, #32]
 8000846:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800084a:	2b00      	cmp	r3, #0
 800084c:	d103      	bne.n	8000856 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800084e:	f000 fe4d 	bl	80014ec <HAL_RCC_GetPCLK1Freq>
 8000852:	6378      	str	r0, [r7, #52]	@ 0x34
 8000854:	e004      	b.n	8000860 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000856:	f000 fe49 	bl	80014ec <HAL_RCC_GetPCLK1Freq>
 800085a:	4603      	mov	r3, r0
 800085c:	005b      	lsls	r3, r3, #1
 800085e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000862:	4a23      	ldr	r2, [pc, #140]	@ (80008f0 <HAL_InitTick+0xe8>)
 8000864:	fba2 2303 	umull	r2, r3, r2, r3
 8000868:	0c9b      	lsrs	r3, r3, #18
 800086a:	3b01      	subs	r3, #1
 800086c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 800086e:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <HAL_InitTick+0xec>)
 8000870:	4a21      	ldr	r2, [pc, #132]	@ (80008f8 <HAL_InitTick+0xf0>)
 8000872:	601a      	str	r2, [r3, #0]
   * Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8000874:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <HAL_InitTick+0xec>)
 8000876:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800087a:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 800087c:	4a1d      	ldr	r2, [pc, #116]	@ (80008f4 <HAL_InitTick+0xec>)
 800087e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000880:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000882:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <HAL_InitTick+0xec>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000888:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <HAL_InitTick+0xec>)
 800088a:	2200      	movs	r2, #0
 800088c:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800088e:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <HAL_InitTick+0xec>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8000894:	4817      	ldr	r0, [pc, #92]	@ (80008f4 <HAL_InitTick+0xec>)
 8000896:	f000 fe6f 	bl	8001578 <HAL_TIM_Base_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80008a0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d11b      	bne.n	80008e0 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 80008a8:	4812      	ldr	r0, [pc, #72]	@ (80008f4 <HAL_InitTick+0xec>)
 80008aa:	f000 febf 	bl	800162c <HAL_TIM_Base_Start_IT>
 80008ae:	4603      	mov	r3, r0
 80008b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80008b4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d111      	bne.n	80008e0 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80008bc:	2032      	movs	r0, #50	@ 0x32
 80008be:	f000 f997 	bl	8000bf0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	2b0f      	cmp	r3, #15
 80008c6:	d808      	bhi.n	80008da <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 80008c8:	2200      	movs	r2, #0
 80008ca:	6879      	ldr	r1, [r7, #4]
 80008cc:	2032      	movs	r0, #50	@ 0x32
 80008ce:	f000 f973 	bl	8000bb8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008d2:	4a0a      	ldr	r2, [pc, #40]	@ (80008fc <HAL_InitTick+0xf4>)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6013      	str	r3, [r2, #0]
 80008d8:	e002      	b.n	80008e0 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80008da:	2301      	movs	r3, #1
 80008dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80008e0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80008e4:	4618      	mov	r0, r3
 80008e6:	3738      	adds	r7, #56	@ 0x38
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}
 80008ec:	40023800 	.word	0x40023800
 80008f0:	431bde83 	.word	0x431bde83
 80008f4:	20000040 	.word	0x20000040
 80008f8:	40000c00 	.word	0x40000c00
 80008fc:	20000004 	.word	0x20000004

08000900 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <NMI_Handler+0x4>

08000908 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <HardFault_Handler+0x4>

08000910 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <MemManage_Handler+0x4>

08000918 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800091c:	bf00      	nop
 800091e:	e7fd      	b.n	800091c <BusFault_Handler+0x4>

08000920 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000924:	bf00      	nop
 8000926:	e7fd      	b.n	8000924 <UsageFault_Handler+0x4>

08000928 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
	...

08000938 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800093c:	4802      	ldr	r0, [pc, #8]	@ (8000948 <TIM5_IRQHandler+0x10>)
 800093e:	f000 fed7 	bl	80016f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000942:	bf00      	nop
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	20000040 	.word	0x20000040

0800094c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000950:	4b06      	ldr	r3, [pc, #24]	@ (800096c <SystemInit+0x20>)
 8000952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000956:	4a05      	ldr	r2, [pc, #20]	@ (800096c <SystemInit+0x20>)
 8000958:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800095c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000960:	bf00      	nop
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	e000ed00 	.word	0xe000ed00

08000970 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000970:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80009a8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000974:	f7ff ffea 	bl	800094c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000978:	480c      	ldr	r0, [pc, #48]	@ (80009ac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800097a:	490d      	ldr	r1, [pc, #52]	@ (80009b0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800097c:	4a0d      	ldr	r2, [pc, #52]	@ (80009b4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800097e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000980:	e002      	b.n	8000988 <LoopCopyDataInit>

08000982 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000982:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000984:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000986:	3304      	adds	r3, #4

08000988 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000988:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800098a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800098c:	d3f9      	bcc.n	8000982 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800098e:	4a0a      	ldr	r2, [pc, #40]	@ (80009b8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000990:	4c0a      	ldr	r4, [pc, #40]	@ (80009bc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000992:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000994:	e001      	b.n	800099a <LoopFillZerobss>

08000996 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000996:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000998:	3204      	adds	r2, #4

0800099a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800099a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800099c:	d3fb      	bcc.n	8000996 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800099e:	f002 f8a9 	bl	8002af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009a2:	f7ff fdd1 	bl	8000548 <main>
  bx  lr    
 80009a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80009a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80009ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80009b4:	08002bd0 	.word	0x08002bd0
  ldr r2, =_sbss
 80009b8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80009bc:	20012da4 	.word	0x20012da4

080009c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009c0:	e7fe      	b.n	80009c0 <ADC_IRQHandler>
	...

080009c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000a04 <HAL_Init+0x40>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a04 <HAL_Init+0x40>)
 80009ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a04 <HAL_Init+0x40>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000a04 <HAL_Init+0x40>)
 80009da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009e0:	4b08      	ldr	r3, [pc, #32]	@ (8000a04 <HAL_Init+0x40>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a07      	ldr	r2, [pc, #28]	@ (8000a04 <HAL_Init+0x40>)
 80009e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009ec:	2003      	movs	r0, #3
 80009ee:	f000 f8d8 	bl	8000ba2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009f2:	2000      	movs	r0, #0
 80009f4:	f7ff ff08 	bl	8000808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009f8:	f7ff fede 	bl	80007b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009fc:	2300      	movs	r3, #0
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	bf00      	nop
 8000a04:	40023c00 	.word	0x40023c00

08000a08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a0c:	4b06      	ldr	r3, [pc, #24]	@ (8000a28 <HAL_IncTick+0x20>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	461a      	mov	r2, r3
 8000a12:	4b06      	ldr	r3, [pc, #24]	@ (8000a2c <HAL_IncTick+0x24>)
 8000a14:	681b      	ldr	r3, [r3, #0]
 8000a16:	4413      	add	r3, r2
 8000a18:	4a04      	ldr	r2, [pc, #16]	@ (8000a2c <HAL_IncTick+0x24>)
 8000a1a:	6013      	str	r3, [r2, #0]
}
 8000a1c:	bf00      	nop
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	20000008 	.word	0x20000008
 8000a2c:	20000088 	.word	0x20000088

08000a30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  return uwTick;
 8000a34:	4b03      	ldr	r3, [pc, #12]	@ (8000a44 <HAL_GetTick+0x14>)
 8000a36:	681b      	ldr	r3, [r3, #0]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	20000088 	.word	0x20000088

08000a48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f003 0307 	and.w	r3, r3, #7
 8000a56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a58:	4b0c      	ldr	r3, [pc, #48]	@ (8000a8c <__NVIC_SetPriorityGrouping+0x44>)
 8000a5a:	68db      	ldr	r3, [r3, #12]
 8000a5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a5e:	68ba      	ldr	r2, [r7, #8]
 8000a60:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a64:	4013      	ands	r3, r2
 8000a66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a70:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a7a:	4a04      	ldr	r2, [pc, #16]	@ (8000a8c <__NVIC_SetPriorityGrouping+0x44>)
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	60d3      	str	r3, [r2, #12]
}
 8000a80:	bf00      	nop
 8000a82:	3714      	adds	r7, #20
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a94:	4b04      	ldr	r3, [pc, #16]	@ (8000aa8 <__NVIC_GetPriorityGrouping+0x18>)
 8000a96:	68db      	ldr	r3, [r3, #12]
 8000a98:	0a1b      	lsrs	r3, r3, #8
 8000a9a:	f003 0307 	and.w	r3, r3, #7
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr
 8000aa8:	e000ed00 	.word	0xe000ed00

08000aac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aac:	b480      	push	{r7}
 8000aae:	b083      	sub	sp, #12
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	db0b      	blt.n	8000ad6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000abe:	79fb      	ldrb	r3, [r7, #7]
 8000ac0:	f003 021f 	and.w	r2, r3, #31
 8000ac4:	4907      	ldr	r1, [pc, #28]	@ (8000ae4 <__NVIC_EnableIRQ+0x38>)
 8000ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aca:	095b      	lsrs	r3, r3, #5
 8000acc:	2001      	movs	r0, #1
 8000ace:	fa00 f202 	lsl.w	r2, r0, r2
 8000ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ad6:	bf00      	nop
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000e100 	.word	0xe000e100

08000ae8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	4603      	mov	r3, r0
 8000af0:	6039      	str	r1, [r7, #0]
 8000af2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000af4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	db0a      	blt.n	8000b12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	b2da      	uxtb	r2, r3
 8000b00:	490c      	ldr	r1, [pc, #48]	@ (8000b34 <__NVIC_SetPriority+0x4c>)
 8000b02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b06:	0112      	lsls	r2, r2, #4
 8000b08:	b2d2      	uxtb	r2, r2
 8000b0a:	440b      	add	r3, r1
 8000b0c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b10:	e00a      	b.n	8000b28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	4908      	ldr	r1, [pc, #32]	@ (8000b38 <__NVIC_SetPriority+0x50>)
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	f003 030f 	and.w	r3, r3, #15
 8000b1e:	3b04      	subs	r3, #4
 8000b20:	0112      	lsls	r2, r2, #4
 8000b22:	b2d2      	uxtb	r2, r2
 8000b24:	440b      	add	r3, r1
 8000b26:	761a      	strb	r2, [r3, #24]
}
 8000b28:	bf00      	nop
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr
 8000b34:	e000e100 	.word	0xe000e100
 8000b38:	e000ed00 	.word	0xe000ed00

08000b3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b089      	sub	sp, #36	@ 0x24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	60f8      	str	r0, [r7, #12]
 8000b44:	60b9      	str	r1, [r7, #8]
 8000b46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	f003 0307 	and.w	r3, r3, #7
 8000b4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b50:	69fb      	ldr	r3, [r7, #28]
 8000b52:	f1c3 0307 	rsb	r3, r3, #7
 8000b56:	2b04      	cmp	r3, #4
 8000b58:	bf28      	it	cs
 8000b5a:	2304      	movcs	r3, #4
 8000b5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	3304      	adds	r3, #4
 8000b62:	2b06      	cmp	r3, #6
 8000b64:	d902      	bls.n	8000b6c <NVIC_EncodePriority+0x30>
 8000b66:	69fb      	ldr	r3, [r7, #28]
 8000b68:	3b03      	subs	r3, #3
 8000b6a:	e000      	b.n	8000b6e <NVIC_EncodePriority+0x32>
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b70:	f04f 32ff 	mov.w	r2, #4294967295
 8000b74:	69bb      	ldr	r3, [r7, #24]
 8000b76:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7a:	43da      	mvns	r2, r3
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	401a      	ands	r2, r3
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b84:	f04f 31ff 	mov.w	r1, #4294967295
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b8e:	43d9      	mvns	r1, r3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b94:	4313      	orrs	r3, r2
         );
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	3724      	adds	r7, #36	@ 0x24
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba2:	b580      	push	{r7, lr}
 8000ba4:	b082      	sub	sp, #8
 8000ba6:	af00      	add	r7, sp, #0
 8000ba8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f7ff ff4c 	bl	8000a48 <__NVIC_SetPriorityGrouping>
}
 8000bb0:	bf00      	nop
 8000bb2:	3708      	adds	r7, #8
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b086      	sub	sp, #24
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	60b9      	str	r1, [r7, #8]
 8000bc2:	607a      	str	r2, [r7, #4]
 8000bc4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bca:	f7ff ff61 	bl	8000a90 <__NVIC_GetPriorityGrouping>
 8000bce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bd0:	687a      	ldr	r2, [r7, #4]
 8000bd2:	68b9      	ldr	r1, [r7, #8]
 8000bd4:	6978      	ldr	r0, [r7, #20]
 8000bd6:	f7ff ffb1 	bl	8000b3c <NVIC_EncodePriority>
 8000bda:	4602      	mov	r2, r0
 8000bdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000be0:	4611      	mov	r1, r2
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff ff80 	bl	8000ae8 <__NVIC_SetPriority>
}
 8000be8:	bf00      	nop
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b082      	sub	sp, #8
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f7ff ff54 	bl	8000aac <__NVIC_EnableIRQ>
}
 8000c04:	bf00      	nop
 8000c06:	3708      	adds	r7, #8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}

08000c0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d101      	bne.n	8000c1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	e267      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d075      	beq.n	8000d16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000c2a:	4b88      	ldr	r3, [pc, #544]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c2c:	689b      	ldr	r3, [r3, #8]
 8000c2e:	f003 030c 	and.w	r3, r3, #12
 8000c32:	2b04      	cmp	r3, #4
 8000c34:	d00c      	beq.n	8000c50 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000c36:	4b85      	ldr	r3, [pc, #532]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c38:	689b      	ldr	r3, [r3, #8]
 8000c3a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000c3e:	2b08      	cmp	r3, #8
 8000c40:	d112      	bne.n	8000c68 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000c42:	4b82      	ldr	r3, [pc, #520]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c44:	685b      	ldr	r3, [r3, #4]
 8000c46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000c4e:	d10b      	bne.n	8000c68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c50:	4b7e      	ldr	r3, [pc, #504]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d05b      	beq.n	8000d14 <HAL_RCC_OscConfig+0x108>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d157      	bne.n	8000d14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000c64:	2301      	movs	r3, #1
 8000c66:	e242      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c70:	d106      	bne.n	8000c80 <HAL_RCC_OscConfig+0x74>
 8000c72:	4b76      	ldr	r3, [pc, #472]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	4a75      	ldr	r2, [pc, #468]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c7c:	6013      	str	r3, [r2, #0]
 8000c7e:	e01d      	b.n	8000cbc <HAL_RCC_OscConfig+0xb0>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000c88:	d10c      	bne.n	8000ca4 <HAL_RCC_OscConfig+0x98>
 8000c8a:	4b70      	ldr	r3, [pc, #448]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a6f      	ldr	r2, [pc, #444]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	4b6d      	ldr	r3, [pc, #436]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a6c      	ldr	r2, [pc, #432]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000c9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ca0:	6013      	str	r3, [r2, #0]
 8000ca2:	e00b      	b.n	8000cbc <HAL_RCC_OscConfig+0xb0>
 8000ca4:	4b69      	ldr	r3, [pc, #420]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a68      	ldr	r2, [pc, #416]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000caa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cae:	6013      	str	r3, [r2, #0]
 8000cb0:	4b66      	ldr	r3, [pc, #408]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a65      	ldr	r2, [pc, #404]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000cb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d013      	beq.n	8000cec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cc4:	f7ff feb4 	bl	8000a30 <HAL_GetTick>
 8000cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cca:	e008      	b.n	8000cde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ccc:	f7ff feb0 	bl	8000a30 <HAL_GetTick>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	1ad3      	subs	r3, r2, r3
 8000cd6:	2b64      	cmp	r3, #100	@ 0x64
 8000cd8:	d901      	bls.n	8000cde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	e207      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cde:	4b5b      	ldr	r3, [pc, #364]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d0f0      	beq.n	8000ccc <HAL_RCC_OscConfig+0xc0>
 8000cea:	e014      	b.n	8000d16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cec:	f7ff fea0 	bl	8000a30 <HAL_GetTick>
 8000cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cf2:	e008      	b.n	8000d06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cf4:	f7ff fe9c 	bl	8000a30 <HAL_GetTick>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	693b      	ldr	r3, [r7, #16]
 8000cfc:	1ad3      	subs	r3, r2, r3
 8000cfe:	2b64      	cmp	r3, #100	@ 0x64
 8000d00:	d901      	bls.n	8000d06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000d02:	2303      	movs	r3, #3
 8000d04:	e1f3      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d06:	4b51      	ldr	r3, [pc, #324]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d1f0      	bne.n	8000cf4 <HAL_RCC_OscConfig+0xe8>
 8000d12:	e000      	b.n	8000d16 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f003 0302 	and.w	r3, r3, #2
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d063      	beq.n	8000dea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000d22:	4b4a      	ldr	r3, [pc, #296]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000d24:	689b      	ldr	r3, [r3, #8]
 8000d26:	f003 030c 	and.w	r3, r3, #12
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d00b      	beq.n	8000d46 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d2e:	4b47      	ldr	r3, [pc, #284]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000d36:	2b08      	cmp	r3, #8
 8000d38:	d11c      	bne.n	8000d74 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d3a:	4b44      	ldr	r3, [pc, #272]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d116      	bne.n	8000d74 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d46:	4b41      	ldr	r3, [pc, #260]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f003 0302 	and.w	r3, r3, #2
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d005      	beq.n	8000d5e <HAL_RCC_OscConfig+0x152>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	68db      	ldr	r3, [r3, #12]
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d001      	beq.n	8000d5e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	e1c7      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d5e:	4b3b      	ldr	r3, [pc, #236]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	00db      	lsls	r3, r3, #3
 8000d6c:	4937      	ldr	r1, [pc, #220]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d72:	e03a      	b.n	8000dea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d020      	beq.n	8000dbe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d7c:	4b34      	ldr	r3, [pc, #208]	@ (8000e50 <HAL_RCC_OscConfig+0x244>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d82:	f7ff fe55 	bl	8000a30 <HAL_GetTick>
 8000d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d88:	e008      	b.n	8000d9c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d8a:	f7ff fe51 	bl	8000a30 <HAL_GetTick>
 8000d8e:	4602      	mov	r2, r0
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	1ad3      	subs	r3, r2, r3
 8000d94:	2b02      	cmp	r3, #2
 8000d96:	d901      	bls.n	8000d9c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	e1a8      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f003 0302 	and.w	r3, r3, #2
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d0f0      	beq.n	8000d8a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000da8:	4b28      	ldr	r3, [pc, #160]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	691b      	ldr	r3, [r3, #16]
 8000db4:	00db      	lsls	r3, r3, #3
 8000db6:	4925      	ldr	r1, [pc, #148]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000db8:	4313      	orrs	r3, r2
 8000dba:	600b      	str	r3, [r1, #0]
 8000dbc:	e015      	b.n	8000dea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dbe:	4b24      	ldr	r3, [pc, #144]	@ (8000e50 <HAL_RCC_OscConfig+0x244>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dc4:	f7ff fe34 	bl	8000a30 <HAL_GetTick>
 8000dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dca:	e008      	b.n	8000dde <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dcc:	f7ff fe30 	bl	8000a30 <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	693b      	ldr	r3, [r7, #16]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	2b02      	cmp	r3, #2
 8000dd8:	d901      	bls.n	8000dde <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	e187      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dde:	4b1b      	ldr	r3, [pc, #108]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f003 0302 	and.w	r3, r3, #2
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d1f0      	bne.n	8000dcc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f003 0308 	and.w	r3, r3, #8
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d036      	beq.n	8000e64 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d016      	beq.n	8000e2c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dfe:	4b15      	ldr	r3, [pc, #84]	@ (8000e54 <HAL_RCC_OscConfig+0x248>)
 8000e00:	2201      	movs	r2, #1
 8000e02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e04:	f7ff fe14 	bl	8000a30 <HAL_GetTick>
 8000e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e0a:	e008      	b.n	8000e1e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e0c:	f7ff fe10 	bl	8000a30 <HAL_GetTick>
 8000e10:	4602      	mov	r2, r0
 8000e12:	693b      	ldr	r3, [r7, #16]
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d901      	bls.n	8000e1e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000e1a:	2303      	movs	r3, #3
 8000e1c:	e167      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <HAL_RCC_OscConfig+0x240>)
 8000e20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e22:	f003 0302 	and.w	r3, r3, #2
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d0f0      	beq.n	8000e0c <HAL_RCC_OscConfig+0x200>
 8000e2a:	e01b      	b.n	8000e64 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e2c:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <HAL_RCC_OscConfig+0x248>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e32:	f7ff fdfd 	bl	8000a30 <HAL_GetTick>
 8000e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e38:	e00e      	b.n	8000e58 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e3a:	f7ff fdf9 	bl	8000a30 <HAL_GetTick>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	2b02      	cmp	r3, #2
 8000e46:	d907      	bls.n	8000e58 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000e48:	2303      	movs	r3, #3
 8000e4a:	e150      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
 8000e4c:	40023800 	.word	0x40023800
 8000e50:	42470000 	.word	0x42470000
 8000e54:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e58:	4b88      	ldr	r3, [pc, #544]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000e5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e5c:	f003 0302 	and.w	r3, r3, #2
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d1ea      	bne.n	8000e3a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	f003 0304 	and.w	r3, r3, #4
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	f000 8097 	beq.w	8000fa0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e72:	2300      	movs	r3, #0
 8000e74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e76:	4b81      	ldr	r3, [pc, #516]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d10f      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	4b7d      	ldr	r3, [pc, #500]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e8a:	4a7c      	ldr	r2, [pc, #496]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000e8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e92:	4b7a      	ldr	r3, [pc, #488]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e9a:	60bb      	str	r3, [r7, #8]
 8000e9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ea2:	4b77      	ldr	r3, [pc, #476]	@ (8001080 <HAL_RCC_OscConfig+0x474>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d118      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000eae:	4b74      	ldr	r3, [pc, #464]	@ (8001080 <HAL_RCC_OscConfig+0x474>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a73      	ldr	r2, [pc, #460]	@ (8001080 <HAL_RCC_OscConfig+0x474>)
 8000eb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000eb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eba:	f7ff fdb9 	bl	8000a30 <HAL_GetTick>
 8000ebe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ec2:	f7ff fdb5 	bl	8000a30 <HAL_GetTick>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e10c      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ed4:	4b6a      	ldr	r3, [pc, #424]	@ (8001080 <HAL_RCC_OscConfig+0x474>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d0f0      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	689b      	ldr	r3, [r3, #8]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d106      	bne.n	8000ef6 <HAL_RCC_OscConfig+0x2ea>
 8000ee8:	4b64      	ldr	r3, [pc, #400]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000eec:	4a63      	ldr	r2, [pc, #396]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000eee:	f043 0301 	orr.w	r3, r3, #1
 8000ef2:	6713      	str	r3, [r2, #112]	@ 0x70
 8000ef4:	e01c      	b.n	8000f30 <HAL_RCC_OscConfig+0x324>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	689b      	ldr	r3, [r3, #8]
 8000efa:	2b05      	cmp	r3, #5
 8000efc:	d10c      	bne.n	8000f18 <HAL_RCC_OscConfig+0x30c>
 8000efe:	4b5f      	ldr	r3, [pc, #380]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f02:	4a5e      	ldr	r2, [pc, #376]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f04:	f043 0304 	orr.w	r3, r3, #4
 8000f08:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f0a:	4b5c      	ldr	r3, [pc, #368]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f0e:	4a5b      	ldr	r2, [pc, #364]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f16:	e00b      	b.n	8000f30 <HAL_RCC_OscConfig+0x324>
 8000f18:	4b58      	ldr	r3, [pc, #352]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f1c:	4a57      	ldr	r2, [pc, #348]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f1e:	f023 0301 	bic.w	r3, r3, #1
 8000f22:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f24:	4b55      	ldr	r3, [pc, #340]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f28:	4a54      	ldr	r2, [pc, #336]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f2a:	f023 0304 	bic.w	r3, r3, #4
 8000f2e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d015      	beq.n	8000f64 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f38:	f7ff fd7a 	bl	8000a30 <HAL_GetTick>
 8000f3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f3e:	e00a      	b.n	8000f56 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f40:	f7ff fd76 	bl	8000a30 <HAL_GetTick>
 8000f44:	4602      	mov	r2, r0
 8000f46:	693b      	ldr	r3, [r7, #16]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d901      	bls.n	8000f56 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e0cb      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f56:	4b49      	ldr	r3, [pc, #292]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0ee      	beq.n	8000f40 <HAL_RCC_OscConfig+0x334>
 8000f62:	e014      	b.n	8000f8e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f64:	f7ff fd64 	bl	8000a30 <HAL_GetTick>
 8000f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f6a:	e00a      	b.n	8000f82 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f6c:	f7ff fd60 	bl	8000a30 <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	693b      	ldr	r3, [r7, #16]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d901      	bls.n	8000f82 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	e0b5      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f82:	4b3e      	ldr	r3, [pc, #248]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f86:	f003 0302 	and.w	r3, r3, #2
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d1ee      	bne.n	8000f6c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000f8e:	7dfb      	ldrb	r3, [r7, #23]
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d105      	bne.n	8000fa0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f94:	4b39      	ldr	r3, [pc, #228]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f98:	4a38      	ldr	r2, [pc, #224]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000f9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000f9e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	f000 80a1 	beq.w	80010ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000faa:	4b34      	ldr	r3, [pc, #208]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	f003 030c 	and.w	r3, r3, #12
 8000fb2:	2b08      	cmp	r3, #8
 8000fb4:	d05c      	beq.n	8001070 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	2b02      	cmp	r3, #2
 8000fbc:	d141      	bne.n	8001042 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fbe:	4b31      	ldr	r3, [pc, #196]	@ (8001084 <HAL_RCC_OscConfig+0x478>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fc4:	f7ff fd34 	bl	8000a30 <HAL_GetTick>
 8000fc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fca:	e008      	b.n	8000fde <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fcc:	f7ff fd30 	bl	8000a30 <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	2b02      	cmp	r3, #2
 8000fd8:	d901      	bls.n	8000fde <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000fda:	2303      	movs	r3, #3
 8000fdc:	e087      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fde:	4b27      	ldr	r3, [pc, #156]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1f0      	bne.n	8000fcc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	69da      	ldr	r2, [r3, #28]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	6a1b      	ldr	r3, [r3, #32]
 8000ff2:	431a      	orrs	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff8:	019b      	lsls	r3, r3, #6
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001000:	085b      	lsrs	r3, r3, #1
 8001002:	3b01      	subs	r3, #1
 8001004:	041b      	lsls	r3, r3, #16
 8001006:	431a      	orrs	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800100c:	061b      	lsls	r3, r3, #24
 800100e:	491b      	ldr	r1, [pc, #108]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8001010:	4313      	orrs	r3, r2
 8001012:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <HAL_RCC_OscConfig+0x478>)
 8001016:	2201      	movs	r2, #1
 8001018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800101a:	f7ff fd09 	bl	8000a30 <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001020:	e008      	b.n	8001034 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001022:	f7ff fd05 	bl	8000a30 <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	2b02      	cmp	r3, #2
 800102e:	d901      	bls.n	8001034 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e05c      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001034:	4b11      	ldr	r3, [pc, #68]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d0f0      	beq.n	8001022 <HAL_RCC_OscConfig+0x416>
 8001040:	e054      	b.n	80010ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001042:	4b10      	ldr	r3, [pc, #64]	@ (8001084 <HAL_RCC_OscConfig+0x478>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001048:	f7ff fcf2 	bl	8000a30 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001050:	f7ff fcee 	bl	8000a30 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e045      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001062:	4b06      	ldr	r3, [pc, #24]	@ (800107c <HAL_RCC_OscConfig+0x470>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f0      	bne.n	8001050 <HAL_RCC_OscConfig+0x444>
 800106e:	e03d      	b.n	80010ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	699b      	ldr	r3, [r3, #24]
 8001074:	2b01      	cmp	r3, #1
 8001076:	d107      	bne.n	8001088 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e038      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
 800107c:	40023800 	.word	0x40023800
 8001080:	40007000 	.word	0x40007000
 8001084:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001088:	4b1b      	ldr	r3, [pc, #108]	@ (80010f8 <HAL_RCC_OscConfig+0x4ec>)
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	699b      	ldr	r3, [r3, #24]
 8001092:	2b01      	cmp	r3, #1
 8001094:	d028      	beq.n	80010e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d121      	bne.n	80010e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d11a      	bne.n	80010e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80010b8:	4013      	ands	r3, r2
 80010ba:	687a      	ldr	r2, [r7, #4]
 80010bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80010be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d111      	bne.n	80010e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010ce:	085b      	lsrs	r3, r3, #1
 80010d0:	3b01      	subs	r3, #1
 80010d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d107      	bne.n	80010e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d001      	beq.n	80010ec <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e000      	b.n	80010ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80010ec:	2300      	movs	r3, #0
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	3718      	adds	r7, #24
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800

080010fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b084      	sub	sp, #16
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d101      	bne.n	8001110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800110c:	2301      	movs	r3, #1
 800110e:	e0cc      	b.n	80012aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001110:	4b68      	ldr	r3, [pc, #416]	@ (80012b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f003 0307 	and.w	r3, r3, #7
 8001118:	683a      	ldr	r2, [r7, #0]
 800111a:	429a      	cmp	r2, r3
 800111c:	d90c      	bls.n	8001138 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800111e:	4b65      	ldr	r3, [pc, #404]	@ (80012b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001120:	683a      	ldr	r2, [r7, #0]
 8001122:	b2d2      	uxtb	r2, r2
 8001124:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001126:	4b63      	ldr	r3, [pc, #396]	@ (80012b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 0307 	and.w	r3, r3, #7
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	429a      	cmp	r2, r3
 8001132:	d001      	beq.n	8001138 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001134:	2301      	movs	r3, #1
 8001136:	e0b8      	b.n	80012aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f003 0302 	and.w	r3, r3, #2
 8001140:	2b00      	cmp	r3, #0
 8001142:	d020      	beq.n	8001186 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 0304 	and.w	r3, r3, #4
 800114c:	2b00      	cmp	r3, #0
 800114e:	d005      	beq.n	800115c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001150:	4b59      	ldr	r3, [pc, #356]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001152:	689b      	ldr	r3, [r3, #8]
 8001154:	4a58      	ldr	r2, [pc, #352]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001156:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800115a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f003 0308 	and.w	r3, r3, #8
 8001164:	2b00      	cmp	r3, #0
 8001166:	d005      	beq.n	8001174 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001168:	4b53      	ldr	r3, [pc, #332]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	4a52      	ldr	r2, [pc, #328]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 800116e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001172:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001174:	4b50      	ldr	r3, [pc, #320]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	494d      	ldr	r1, [pc, #308]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001182:	4313      	orrs	r3, r2
 8001184:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	2b00      	cmp	r3, #0
 8001190:	d044      	beq.n	800121c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d107      	bne.n	80011aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800119a:	4b47      	ldr	r3, [pc, #284]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d119      	bne.n	80011da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e07f      	b.n	80012aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	2b02      	cmp	r3, #2
 80011b0:	d003      	beq.n	80011ba <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	d107      	bne.n	80011ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011ba:	4b3f      	ldr	r3, [pc, #252]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d109      	bne.n	80011da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
 80011c8:	e06f      	b.n	80012aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ca:	4b3b      	ldr	r3, [pc, #236]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d101      	bne.n	80011da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011d6:	2301      	movs	r3, #1
 80011d8:	e067      	b.n	80012aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011da:	4b37      	ldr	r3, [pc, #220]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f023 0203 	bic.w	r2, r3, #3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	4934      	ldr	r1, [pc, #208]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 80011e8:	4313      	orrs	r3, r2
 80011ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011ec:	f7ff fc20 	bl	8000a30 <HAL_GetTick>
 80011f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011f2:	e00a      	b.n	800120a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011f4:	f7ff fc1c 	bl	8000a30 <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001202:	4293      	cmp	r3, r2
 8001204:	d901      	bls.n	800120a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001206:	2303      	movs	r3, #3
 8001208:	e04f      	b.n	80012aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800120a:	4b2b      	ldr	r3, [pc, #172]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	f003 020c 	and.w	r2, r3, #12
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	429a      	cmp	r2, r3
 800121a:	d1eb      	bne.n	80011f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800121c:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <HAL_RCC_ClockConfig+0x1b8>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f003 0307 	and.w	r3, r3, #7
 8001224:	683a      	ldr	r2, [r7, #0]
 8001226:	429a      	cmp	r2, r3
 8001228:	d20c      	bcs.n	8001244 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800122a:	4b22      	ldr	r3, [pc, #136]	@ (80012b4 <HAL_RCC_ClockConfig+0x1b8>)
 800122c:	683a      	ldr	r2, [r7, #0]
 800122e:	b2d2      	uxtb	r2, r2
 8001230:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f003 0307 	and.w	r3, r3, #7
 800123a:	683a      	ldr	r2, [r7, #0]
 800123c:	429a      	cmp	r2, r3
 800123e:	d001      	beq.n	8001244 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e032      	b.n	80012aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 0304 	and.w	r3, r3, #4
 800124c:	2b00      	cmp	r3, #0
 800124e:	d008      	beq.n	8001262 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001250:	4b19      	ldr	r3, [pc, #100]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001252:	689b      	ldr	r3, [r3, #8]
 8001254:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	4916      	ldr	r1, [pc, #88]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 800125e:	4313      	orrs	r3, r2
 8001260:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d009      	beq.n	8001282 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800126e:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	691b      	ldr	r3, [r3, #16]
 800127a:	00db      	lsls	r3, r3, #3
 800127c:	490e      	ldr	r1, [pc, #56]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 800127e:	4313      	orrs	r3, r2
 8001280:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001282:	f000 f821 	bl	80012c8 <HAL_RCC_GetSysClockFreq>
 8001286:	4602      	mov	r2, r0
 8001288:	4b0b      	ldr	r3, [pc, #44]	@ (80012b8 <HAL_RCC_ClockConfig+0x1bc>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	091b      	lsrs	r3, r3, #4
 800128e:	f003 030f 	and.w	r3, r3, #15
 8001292:	490a      	ldr	r1, [pc, #40]	@ (80012bc <HAL_RCC_ClockConfig+0x1c0>)
 8001294:	5ccb      	ldrb	r3, [r1, r3]
 8001296:	fa22 f303 	lsr.w	r3, r2, r3
 800129a:	4a09      	ldr	r2, [pc, #36]	@ (80012c0 <HAL_RCC_ClockConfig+0x1c4>)
 800129c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800129e:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <HAL_RCC_ClockConfig+0x1c8>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fab0 	bl	8000808 <HAL_InitTick>

  return HAL_OK;
 80012a8:	2300      	movs	r3, #0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40023c00 	.word	0x40023c00
 80012b8:	40023800 	.word	0x40023800
 80012bc:	08002ba8 	.word	0x08002ba8
 80012c0:	20000000 	.word	0x20000000
 80012c4:	20000004 	.word	0x20000004

080012c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012cc:	b094      	sub	sp, #80	@ 0x50
 80012ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80012d0:	2300      	movs	r3, #0
 80012d2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80012d4:	2300      	movs	r3, #0
 80012d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80012d8:	2300      	movs	r3, #0
 80012da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80012dc:	2300      	movs	r3, #0
 80012de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012e0:	4b79      	ldr	r3, [pc, #484]	@ (80014c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	f003 030c 	and.w	r3, r3, #12
 80012e8:	2b08      	cmp	r3, #8
 80012ea:	d00d      	beq.n	8001308 <HAL_RCC_GetSysClockFreq+0x40>
 80012ec:	2b08      	cmp	r3, #8
 80012ee:	f200 80e1 	bhi.w	80014b4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d002      	beq.n	80012fc <HAL_RCC_GetSysClockFreq+0x34>
 80012f6:	2b04      	cmp	r3, #4
 80012f8:	d003      	beq.n	8001302 <HAL_RCC_GetSysClockFreq+0x3a>
 80012fa:	e0db      	b.n	80014b4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80012fc:	4b73      	ldr	r3, [pc, #460]	@ (80014cc <HAL_RCC_GetSysClockFreq+0x204>)
 80012fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001300:	e0db      	b.n	80014ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001302:	4b73      	ldr	r3, [pc, #460]	@ (80014d0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001304:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001306:	e0d8      	b.n	80014ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001308:	4b6f      	ldr	r3, [pc, #444]	@ (80014c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001310:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001312:	4b6d      	ldr	r3, [pc, #436]	@ (80014c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d063      	beq.n	80013e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800131e:	4b6a      	ldr	r3, [pc, #424]	@ (80014c8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	099b      	lsrs	r3, r3, #6
 8001324:	2200      	movs	r2, #0
 8001326:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001328:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800132a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800132c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001330:	633b      	str	r3, [r7, #48]	@ 0x30
 8001332:	2300      	movs	r3, #0
 8001334:	637b      	str	r3, [r7, #52]	@ 0x34
 8001336:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800133a:	4622      	mov	r2, r4
 800133c:	462b      	mov	r3, r5
 800133e:	f04f 0000 	mov.w	r0, #0
 8001342:	f04f 0100 	mov.w	r1, #0
 8001346:	0159      	lsls	r1, r3, #5
 8001348:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800134c:	0150      	lsls	r0, r2, #5
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4621      	mov	r1, r4
 8001354:	1a51      	subs	r1, r2, r1
 8001356:	6139      	str	r1, [r7, #16]
 8001358:	4629      	mov	r1, r5
 800135a:	eb63 0301 	sbc.w	r3, r3, r1
 800135e:	617b      	str	r3, [r7, #20]
 8001360:	f04f 0200 	mov.w	r2, #0
 8001364:	f04f 0300 	mov.w	r3, #0
 8001368:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800136c:	4659      	mov	r1, fp
 800136e:	018b      	lsls	r3, r1, #6
 8001370:	4651      	mov	r1, sl
 8001372:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001376:	4651      	mov	r1, sl
 8001378:	018a      	lsls	r2, r1, #6
 800137a:	4651      	mov	r1, sl
 800137c:	ebb2 0801 	subs.w	r8, r2, r1
 8001380:	4659      	mov	r1, fp
 8001382:	eb63 0901 	sbc.w	r9, r3, r1
 8001386:	f04f 0200 	mov.w	r2, #0
 800138a:	f04f 0300 	mov.w	r3, #0
 800138e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001392:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001396:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800139a:	4690      	mov	r8, r2
 800139c:	4699      	mov	r9, r3
 800139e:	4623      	mov	r3, r4
 80013a0:	eb18 0303 	adds.w	r3, r8, r3
 80013a4:	60bb      	str	r3, [r7, #8]
 80013a6:	462b      	mov	r3, r5
 80013a8:	eb49 0303 	adc.w	r3, r9, r3
 80013ac:	60fb      	str	r3, [r7, #12]
 80013ae:	f04f 0200 	mov.w	r2, #0
 80013b2:	f04f 0300 	mov.w	r3, #0
 80013b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80013ba:	4629      	mov	r1, r5
 80013bc:	024b      	lsls	r3, r1, #9
 80013be:	4621      	mov	r1, r4
 80013c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80013c4:	4621      	mov	r1, r4
 80013c6:	024a      	lsls	r2, r1, #9
 80013c8:	4610      	mov	r0, r2
 80013ca:	4619      	mov	r1, r3
 80013cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80013ce:	2200      	movs	r2, #0
 80013d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80013d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80013d8:	f7fe ff02 	bl	80001e0 <__aeabi_uldivmod>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	4613      	mov	r3, r2
 80013e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80013e4:	e058      	b.n	8001498 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013e6:	4b38      	ldr	r3, [pc, #224]	@ (80014c8 <HAL_RCC_GetSysClockFreq+0x200>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	099b      	lsrs	r3, r3, #6
 80013ec:	2200      	movs	r2, #0
 80013ee:	4618      	mov	r0, r3
 80013f0:	4611      	mov	r1, r2
 80013f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80013f6:	623b      	str	r3, [r7, #32]
 80013f8:	2300      	movs	r3, #0
 80013fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80013fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001400:	4642      	mov	r2, r8
 8001402:	464b      	mov	r3, r9
 8001404:	f04f 0000 	mov.w	r0, #0
 8001408:	f04f 0100 	mov.w	r1, #0
 800140c:	0159      	lsls	r1, r3, #5
 800140e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001412:	0150      	lsls	r0, r2, #5
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	4641      	mov	r1, r8
 800141a:	ebb2 0a01 	subs.w	sl, r2, r1
 800141e:	4649      	mov	r1, r9
 8001420:	eb63 0b01 	sbc.w	fp, r3, r1
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	f04f 0300 	mov.w	r3, #0
 800142c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001430:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001434:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001438:	ebb2 040a 	subs.w	r4, r2, sl
 800143c:	eb63 050b 	sbc.w	r5, r3, fp
 8001440:	f04f 0200 	mov.w	r2, #0
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	00eb      	lsls	r3, r5, #3
 800144a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800144e:	00e2      	lsls	r2, r4, #3
 8001450:	4614      	mov	r4, r2
 8001452:	461d      	mov	r5, r3
 8001454:	4643      	mov	r3, r8
 8001456:	18e3      	adds	r3, r4, r3
 8001458:	603b      	str	r3, [r7, #0]
 800145a:	464b      	mov	r3, r9
 800145c:	eb45 0303 	adc.w	r3, r5, r3
 8001460:	607b      	str	r3, [r7, #4]
 8001462:	f04f 0200 	mov.w	r2, #0
 8001466:	f04f 0300 	mov.w	r3, #0
 800146a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800146e:	4629      	mov	r1, r5
 8001470:	028b      	lsls	r3, r1, #10
 8001472:	4621      	mov	r1, r4
 8001474:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001478:	4621      	mov	r1, r4
 800147a:	028a      	lsls	r2, r1, #10
 800147c:	4610      	mov	r0, r2
 800147e:	4619      	mov	r1, r3
 8001480:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001482:	2200      	movs	r2, #0
 8001484:	61bb      	str	r3, [r7, #24]
 8001486:	61fa      	str	r2, [r7, #28]
 8001488:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800148c:	f7fe fea8 	bl	80001e0 <__aeabi_uldivmod>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4613      	mov	r3, r2
 8001496:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001498:	4b0b      	ldr	r3, [pc, #44]	@ (80014c8 <HAL_RCC_GetSysClockFreq+0x200>)
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	0c1b      	lsrs	r3, r3, #16
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	3301      	adds	r3, #1
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80014a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80014aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80014ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80014b2:	e002      	b.n	80014ba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80014b4:	4b05      	ldr	r3, [pc, #20]	@ (80014cc <HAL_RCC_GetSysClockFreq+0x204>)
 80014b6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80014b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3750      	adds	r7, #80	@ 0x50
 80014c0:	46bd      	mov	sp, r7
 80014c2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80014c6:	bf00      	nop
 80014c8:	40023800 	.word	0x40023800
 80014cc:	00f42400 	.word	0x00f42400
 80014d0:	007a1200 	.word	0x007a1200

080014d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014d8:	4b03      	ldr	r3, [pc, #12]	@ (80014e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80014da:	681b      	ldr	r3, [r3, #0]
}
 80014dc:	4618      	mov	r0, r3
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	20000000 	.word	0x20000000

080014ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014f0:	f7ff fff0 	bl	80014d4 <HAL_RCC_GetHCLKFreq>
 80014f4:	4602      	mov	r2, r0
 80014f6:	4b05      	ldr	r3, [pc, #20]	@ (800150c <HAL_RCC_GetPCLK1Freq+0x20>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	0a9b      	lsrs	r3, r3, #10
 80014fc:	f003 0307 	and.w	r3, r3, #7
 8001500:	4903      	ldr	r1, [pc, #12]	@ (8001510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001502:	5ccb      	ldrb	r3, [r1, r3]
 8001504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001508:	4618      	mov	r0, r3
 800150a:	bd80      	pop	{r7, pc}
 800150c:	40023800 	.word	0x40023800
 8001510:	08002bb8 	.word	0x08002bb8

08001514 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	220f      	movs	r2, #15
 8001522:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001524:	4b12      	ldr	r3, [pc, #72]	@ (8001570 <HAL_RCC_GetClockConfig+0x5c>)
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	f003 0203 	and.w	r2, r3, #3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001530:	4b0f      	ldr	r3, [pc, #60]	@ (8001570 <HAL_RCC_GetClockConfig+0x5c>)
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800153c:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <HAL_RCC_GetClockConfig+0x5c>)
 800153e:	689b      	ldr	r3, [r3, #8]
 8001540:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001548:	4b09      	ldr	r3, [pc, #36]	@ (8001570 <HAL_RCC_GetClockConfig+0x5c>)
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	08db      	lsrs	r3, r3, #3
 800154e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001556:	4b07      	ldr	r3, [pc, #28]	@ (8001574 <HAL_RCC_GetClockConfig+0x60>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0207 	and.w	r2, r3, #7
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	601a      	str	r2, [r3, #0]
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156c:	4770      	bx	lr
 800156e:	bf00      	nop
 8001570:	40023800 	.word	0x40023800
 8001574:	40023c00 	.word	0x40023c00

08001578 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e041      	b.n	800160e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	d106      	bne.n	80015a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800159e:	6878      	ldr	r0, [r7, #4]
 80015a0:	f000 f839 	bl	8001616 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2202      	movs	r2, #2
 80015a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3304      	adds	r3, #4
 80015b4:	4619      	mov	r1, r3
 80015b6:	4610      	mov	r0, r2
 80015b8:	f000 f9b2 	bl	8001920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2201      	movs	r2, #1
 80015c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2201      	movs	r2, #1
 80015d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2201      	movs	r2, #1
 80015d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2201      	movs	r2, #1
 80015e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2201      	movs	r2, #1
 80015e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2201      	movs	r2, #1
 80015f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2201      	movs	r2, #1
 80015f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2201      	movs	r2, #1
 8001608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800160c:	2300      	movs	r3, #0
}
 800160e:	4618      	mov	r0, r3
 8001610:	3708      	adds	r7, #8
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001616:	b480      	push	{r7}
 8001618:	b083      	sub	sp, #12
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800161e:	bf00      	nop
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
	...

0800162c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b01      	cmp	r3, #1
 800163e:	d001      	beq.n	8001644 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e044      	b.n	80016ce <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2202      	movs	r2, #2
 8001648:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	68da      	ldr	r2, [r3, #12]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f042 0201 	orr.w	r2, r2, #1
 800165a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a1e      	ldr	r2, [pc, #120]	@ (80016dc <HAL_TIM_Base_Start_IT+0xb0>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d018      	beq.n	8001698 <HAL_TIM_Base_Start_IT+0x6c>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800166e:	d013      	beq.n	8001698 <HAL_TIM_Base_Start_IT+0x6c>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a1a      	ldr	r2, [pc, #104]	@ (80016e0 <HAL_TIM_Base_Start_IT+0xb4>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d00e      	beq.n	8001698 <HAL_TIM_Base_Start_IT+0x6c>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a19      	ldr	r2, [pc, #100]	@ (80016e4 <HAL_TIM_Base_Start_IT+0xb8>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d009      	beq.n	8001698 <HAL_TIM_Base_Start_IT+0x6c>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4a17      	ldr	r2, [pc, #92]	@ (80016e8 <HAL_TIM_Base_Start_IT+0xbc>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d004      	beq.n	8001698 <HAL_TIM_Base_Start_IT+0x6c>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4a16      	ldr	r2, [pc, #88]	@ (80016ec <HAL_TIM_Base_Start_IT+0xc0>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d111      	bne.n	80016bc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	f003 0307 	and.w	r3, r3, #7
 80016a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2b06      	cmp	r3, #6
 80016a8:	d010      	beq.n	80016cc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f042 0201 	orr.w	r2, r2, #1
 80016b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016ba:	e007      	b.n	80016cc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f042 0201 	orr.w	r2, r2, #1
 80016ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80016cc:	2300      	movs	r3, #0
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3714      	adds	r7, #20
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr
 80016da:	bf00      	nop
 80016dc:	40010000 	.word	0x40010000
 80016e0:	40000400 	.word	0x40000400
 80016e4:	40000800 	.word	0x40000800
 80016e8:	40000c00 	.word	0x40000c00
 80016ec:	40014000 	.word	0x40014000

080016f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	691b      	ldr	r3, [r3, #16]
 8001706:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b00      	cmp	r3, #0
 8001710:	d020      	beq.n	8001754 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	f003 0302 	and.w	r3, r3, #2
 8001718:	2b00      	cmp	r3, #0
 800171a:	d01b      	beq.n	8001754 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f06f 0202 	mvn.w	r2, #2
 8001724:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2201      	movs	r2, #1
 800172a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	699b      	ldr	r3, [r3, #24]
 8001732:	f003 0303 	and.w	r3, r3, #3
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f000 f8d2 	bl	80018e4 <HAL_TIM_IC_CaptureCallback>
 8001740:	e005      	b.n	800174e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f000 f8c4 	bl	80018d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f000 f8d5 	bl	80018f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2200      	movs	r2, #0
 8001752:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	f003 0304 	and.w	r3, r3, #4
 800175a:	2b00      	cmp	r3, #0
 800175c:	d020      	beq.n	80017a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	2b00      	cmp	r3, #0
 8001766:	d01b      	beq.n	80017a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f06f 0204 	mvn.w	r2, #4
 8001770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2202      	movs	r2, #2
 8001776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 f8ac 	bl	80018e4 <HAL_TIM_IC_CaptureCallback>
 800178c:	e005      	b.n	800179a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800178e:	6878      	ldr	r0, [r7, #4]
 8001790:	f000 f89e 	bl	80018d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f000 f8af 	bl	80018f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d020      	beq.n	80017ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	f003 0308 	and.w	r3, r3, #8
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d01b      	beq.n	80017ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f06f 0208 	mvn.w	r2, #8
 80017bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2204      	movs	r2, #4
 80017c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	f003 0303 	and.w	r3, r3, #3
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d003      	beq.n	80017da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f886 	bl	80018e4 <HAL_TIM_IC_CaptureCallback>
 80017d8:	e005      	b.n	80017e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f000 f878 	bl	80018d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f000 f889 	bl	80018f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2200      	movs	r2, #0
 80017ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	f003 0310 	and.w	r3, r3, #16
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d020      	beq.n	8001838 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	f003 0310 	and.w	r3, r3, #16
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d01b      	beq.n	8001838 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f06f 0210 	mvn.w	r2, #16
 8001808:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2208      	movs	r2, #8
 800180e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800181a:	2b00      	cmp	r3, #0
 800181c:	d003      	beq.n	8001826 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f000 f860 	bl	80018e4 <HAL_TIM_IC_CaptureCallback>
 8001824:	e005      	b.n	8001832 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f000 f852 	bl	80018d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f000 f863 	bl	80018f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	f003 0301 	and.w	r3, r3, #1
 800183e:	2b00      	cmp	r3, #0
 8001840:	d00c      	beq.n	800185c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b00      	cmp	r3, #0
 800184a:	d007      	beq.n	800185c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f06f 0201 	mvn.w	r2, #1
 8001854:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001856:	6878      	ldr	r0, [r7, #4]
 8001858:	f7fe ff96 	bl	8000788 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001862:	2b00      	cmp	r3, #0
 8001864:	d00c      	beq.n	8001880 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800186c:	2b00      	cmp	r3, #0
 800186e:	d007      	beq.n	8001880 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001878:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f000 f8e0 	bl	8001a40 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001880:	68bb      	ldr	r3, [r7, #8]
 8001882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001886:	2b00      	cmp	r3, #0
 8001888:	d00c      	beq.n	80018a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001890:	2b00      	cmp	r3, #0
 8001892:	d007      	beq.n	80018a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800189c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f000 f834 	bl	800190c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	f003 0320 	and.w	r3, r3, #32
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d00c      	beq.n	80018c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	f003 0320 	and.w	r3, r3, #32
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d007      	beq.n	80018c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f06f 0220 	mvn.w	r2, #32
 80018c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 f8b2 	bl	8001a2c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80018c8:	bf00      	nop
 80018ca:	3710      	adds	r7, #16
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80018d8:	bf00      	nop
 80018da:	370c      	adds	r7, #12
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr

080018e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80018ec:	bf00      	nop
 80018ee:	370c      	adds	r7, #12
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001900:	bf00      	nop
 8001902:	370c      	adds	r7, #12
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001920:	b480      	push	{r7}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	4a37      	ldr	r2, [pc, #220]	@ (8001a10 <TIM_Base_SetConfig+0xf0>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d00f      	beq.n	8001958 <TIM_Base_SetConfig+0x38>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800193e:	d00b      	beq.n	8001958 <TIM_Base_SetConfig+0x38>
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4a34      	ldr	r2, [pc, #208]	@ (8001a14 <TIM_Base_SetConfig+0xf4>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d007      	beq.n	8001958 <TIM_Base_SetConfig+0x38>
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	4a33      	ldr	r2, [pc, #204]	@ (8001a18 <TIM_Base_SetConfig+0xf8>)
 800194c:	4293      	cmp	r3, r2
 800194e:	d003      	beq.n	8001958 <TIM_Base_SetConfig+0x38>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	4a32      	ldr	r2, [pc, #200]	@ (8001a1c <TIM_Base_SetConfig+0xfc>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d108      	bne.n	800196a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800195e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	68fa      	ldr	r2, [r7, #12]
 8001966:	4313      	orrs	r3, r2
 8001968:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a28      	ldr	r2, [pc, #160]	@ (8001a10 <TIM_Base_SetConfig+0xf0>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d01b      	beq.n	80019aa <TIM_Base_SetConfig+0x8a>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001978:	d017      	beq.n	80019aa <TIM_Base_SetConfig+0x8a>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a25      	ldr	r2, [pc, #148]	@ (8001a14 <TIM_Base_SetConfig+0xf4>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d013      	beq.n	80019aa <TIM_Base_SetConfig+0x8a>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a24      	ldr	r2, [pc, #144]	@ (8001a18 <TIM_Base_SetConfig+0xf8>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d00f      	beq.n	80019aa <TIM_Base_SetConfig+0x8a>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a23      	ldr	r2, [pc, #140]	@ (8001a1c <TIM_Base_SetConfig+0xfc>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d00b      	beq.n	80019aa <TIM_Base_SetConfig+0x8a>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a22      	ldr	r2, [pc, #136]	@ (8001a20 <TIM_Base_SetConfig+0x100>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d007      	beq.n	80019aa <TIM_Base_SetConfig+0x8a>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a21      	ldr	r2, [pc, #132]	@ (8001a24 <TIM_Base_SetConfig+0x104>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d003      	beq.n	80019aa <TIM_Base_SetConfig+0x8a>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a20      	ldr	r2, [pc, #128]	@ (8001a28 <TIM_Base_SetConfig+0x108>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d108      	bne.n	80019bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80019b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	68db      	ldr	r3, [r3, #12]
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	695b      	ldr	r3, [r3, #20]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	689a      	ldr	r2, [r3, #8]
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001a10 <TIM_Base_SetConfig+0xf0>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d103      	bne.n	80019ea <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	691a      	ldr	r2, [r3, #16]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f043 0204 	orr.w	r2, r3, #4
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2201      	movs	r2, #1
 80019fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	601a      	str	r2, [r3, #0]
}
 8001a02:	bf00      	nop
 8001a04:	3714      	adds	r7, #20
 8001a06:	46bd      	mov	sp, r7
 8001a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0c:	4770      	bx	lr
 8001a0e:	bf00      	nop
 8001a10:	40010000 	.word	0x40010000
 8001a14:	40000400 	.word	0x40000400
 8001a18:	40000800 	.word	0x40000800
 8001a1c:	40000c00 	.word	0x40000c00
 8001a20:	40014000 	.word	0x40014000
 8001a24:	40014400 	.word	0x40014400
 8001a28:	40014800 	.word	0x40014800

08001a2c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001a34:	bf00      	nop
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b083      	sub	sp, #12
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	f103 0208 	add.w	r2, r3, #8
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	f04f 32ff 	mov.w	r2, #4294967295
 8001a6c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	f103 0208 	add.w	r2, r3, #8
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f103 0208 	add.w	r2, r3, #8
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8001aa2:	bf00      	nop
 8001aa4:	370c      	adds	r7, #12
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr

08001aae <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b08a      	sub	sp, #40	@ 0x28
 8001ab2:	af04      	add	r7, sp, #16
 8001ab4:	60f8      	str	r0, [r7, #12]
 8001ab6:	60b9      	str	r1, [r7, #8]
 8001ab8:	607a      	str	r2, [r7, #4]
 8001aba:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f000 fd93 	bl	80025ec <pvPortMalloc>
 8001ac6:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d013      	beq.n	8001af6 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8001ace:	2058      	movs	r0, #88	@ 0x58
 8001ad0:	f000 fd8c 	bl	80025ec <pvPortMalloc>
 8001ad4:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d008      	beq.n	8001aee <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8001adc:	2258      	movs	r2, #88	@ 0x58
 8001ade:	2100      	movs	r1, #0
 8001ae0:	6978      	ldr	r0, [r7, #20]
 8001ae2:	f000 ffff 	bl	8002ae4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	693a      	ldr	r2, [r7, #16]
 8001aea:	631a      	str	r2, [r3, #48]	@ 0x30
 8001aec:	e005      	b.n	8001afa <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8001aee:	6938      	ldr	r0, [r7, #16]
 8001af0:	f000 feae 	bl	8002850 <vPortFree>
 8001af4:	e001      	b.n	8001afa <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8001af6:	2300      	movs	r3, #0
 8001af8:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d00d      	beq.n	8001b1c <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001b00:	2300      	movs	r3, #0
 8001b02:	9303      	str	r3, [sp, #12]
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	9302      	str	r3, [sp, #8]
 8001b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b0a:	9301      	str	r3, [sp, #4]
 8001b0c:	6a3b      	ldr	r3, [r7, #32]
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	68b9      	ldr	r1, [r7, #8]
 8001b16:	68f8      	ldr	r0, [r7, #12]
 8001b18:	f000 f828 	bl	8001b6c <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8001b1c:	697b      	ldr	r3, [r7, #20]
    }
 8001b1e:	4618      	mov	r0, r3
 8001b20:	3718      	adds	r7, #24
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b088      	sub	sp, #32
 8001b2a:	af02      	add	r7, sp, #8
 8001b2c:	60f8      	str	r0, [r7, #12]
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
 8001b32:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8001b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b36:	9301      	str	r3, [sp, #4]
 8001b38:	6a3b      	ldr	r3, [r7, #32]
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	68b9      	ldr	r1, [r7, #8]
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	f7ff ffb3 	bl	8001aae <prvCreateTask>
 8001b48:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8001b50:	6938      	ldr	r0, [r7, #16]
 8001b52:	f000 f89b 	bl	8001c8c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001b56:	2301      	movs	r3, #1
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	e002      	b.n	8001b62 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b60:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8001b62:	697b      	ldr	r3, [r7, #20]
    }
 8001b64:	4618      	mov	r0, r3
 8001b66:	3718      	adds	r7, #24
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}

08001b6c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b088      	sub	sp, #32
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
 8001b78:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8001b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b7c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	009b      	lsls	r3, r3, #2
 8001b82:	461a      	mov	r2, r3
 8001b84:	21a5      	movs	r1, #165	@ 0xa5
 8001b86:	f000 ffad 	bl	8002ae4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8001b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001b94:	3b01      	subs	r3, #1
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	4413      	add	r3, r2
 8001b9a:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	f023 0307 	bic.w	r3, r3, #7
 8001ba2:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d00b      	beq.n	8001bc6 <prvInitialiseNewTask+0x5a>
    __asm volatile
 8001bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001bb2:	f383 8811 	msr	BASEPRI, r3
 8001bb6:	f3bf 8f6f 	isb	sy
 8001bba:	f3bf 8f4f 	dsb	sy
 8001bbe:	617b      	str	r3, [r7, #20]
}
 8001bc0:	bf00      	nop
 8001bc2:	bf00      	nop
 8001bc4:	e7fd      	b.n	8001bc2 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001bc6:	68bb      	ldr	r3, [r7, #8]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d01e      	beq.n	8001c0a <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]
 8001bd0:	e012      	b.n	8001bf8 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001bd2:	68ba      	ldr	r2, [r7, #8]
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	7819      	ldrb	r1, [r3, #0]
 8001bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	4413      	add	r3, r2
 8001be0:	3334      	adds	r3, #52	@ 0x34
 8001be2:	460a      	mov	r2, r1
 8001be4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	4413      	add	r3, r2
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d006      	beq.n	8001c00 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	61fb      	str	r3, [r7, #28]
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	2b09      	cmp	r3, #9
 8001bfc:	d9e9      	bls.n	8001bd2 <prvInitialiseNewTask+0x66>
 8001bfe:	e000      	b.n	8001c02 <prvInitialiseNewTask+0x96>
            {
                break;
 8001c00:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8001c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8001c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c0c:	2b04      	cmp	r3, #4
 8001c0e:	d90b      	bls.n	8001c28 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8001c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c14:	f383 8811 	msr	BASEPRI, r3
 8001c18:	f3bf 8f6f 	isb	sy
 8001c1c:	f3bf 8f4f 	dsb	sy
 8001c20:	613b      	str	r3, [r7, #16]
}
 8001c22:	bf00      	nop
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001c28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	d901      	bls.n	8001c32 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001c2e:	2304      	movs	r3, #4
 8001c30:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c36:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8001c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c3c:	649a      	str	r2, [r3, #72]	@ 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c40:	3304      	adds	r3, #4
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff ff26 	bl	8001a94 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c4a:	3318      	adds	r3, #24
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ff21 	bl	8001a94 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c56:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8001c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c5a:	f1c3 0205 	rsb	r2, r3, #5
 8001c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c60:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c66:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001c68:	683a      	ldr	r2, [r7, #0]
 8001c6a:	68f9      	ldr	r1, [r7, #12]
 8001c6c:	69b8      	ldr	r0, [r7, #24]
 8001c6e:	f000 fb8f 	bl	8002390 <pxPortInitialiseStack>
 8001c72:	4602      	mov	r2, r0
 8001c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001c76:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8001c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <prvInitialiseNewTask+0x118>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001c82:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001c84:	bf00      	nop
 8001c86:	3720      	adds	r7, #32
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8001c94:	f000 fbf8 	bl	8002488 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8001c98:	4b41      	ldr	r3, [pc, #260]	@ (8001da0 <prvAddNewTaskToReadyList+0x114>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	4a40      	ldr	r2, [pc, #256]	@ (8001da0 <prvAddNewTaskToReadyList+0x114>)
 8001ca0:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8001ca2:	4b40      	ldr	r3, [pc, #256]	@ (8001da4 <prvAddNewTaskToReadyList+0x118>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d109      	bne.n	8001cbe <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8001caa:	4a3e      	ldr	r2, [pc, #248]	@ (8001da4 <prvAddNewTaskToReadyList+0x118>)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8001da0 <prvAddNewTaskToReadyList+0x114>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d110      	bne.n	8001cda <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8001cb8:	f000 fb0e 	bl	80022d8 <prvInitialiseTaskLists>
 8001cbc:	e00d      	b.n	8001cda <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8001cbe:	4b3a      	ldr	r3, [pc, #232]	@ (8001da8 <prvAddNewTaskToReadyList+0x11c>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d109      	bne.n	8001cda <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001cc6:	4b37      	ldr	r3, [pc, #220]	@ (8001da4 <prvAddNewTaskToReadyList+0x118>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d802      	bhi.n	8001cda <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8001cd4:	4a33      	ldr	r2, [pc, #204]	@ (8001da4 <prvAddNewTaskToReadyList+0x118>)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8001cda:	4b34      	ldr	r3, [pc, #208]	@ (8001dac <prvAddNewTaskToReadyList+0x120>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	4a32      	ldr	r2, [pc, #200]	@ (8001dac <prvAddNewTaskToReadyList+0x120>)
 8001ce2:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001ce4:	4b31      	ldr	r3, [pc, #196]	@ (8001dac <prvAddNewTaskToReadyList+0x120>)
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	641a      	str	r2, [r3, #64]	@ 0x40
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	4b2e      	ldr	r3, [pc, #184]	@ (8001db0 <prvAddNewTaskToReadyList+0x124>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	4a2d      	ldr	r2, [pc, #180]	@ (8001db0 <prvAddNewTaskToReadyList+0x124>)
 8001cfc:	6013      	str	r3, [r2, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d02:	492c      	ldr	r1, [pc, #176]	@ (8001db4 <prvAddNewTaskToReadyList+0x128>)
 8001d04:	4613      	mov	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	4413      	add	r3, r2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	440b      	add	r3, r1
 8001d0e:	3304      	adds	r3, #4
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	609a      	str	r2, [r3, #8]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	689a      	ldr	r2, [r3, #8]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	687a      	ldr	r2, [r7, #4]
 8001d28:	3204      	adds	r2, #4
 8001d2a:	605a      	str	r2, [r3, #4]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	1d1a      	adds	r2, r3, #4
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	609a      	str	r2, [r3, #8]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d38:	4613      	mov	r3, r2
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	4413      	add	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4a1c      	ldr	r2, [pc, #112]	@ (8001db4 <prvAddNewTaskToReadyList+0x128>)
 8001d42:	441a      	add	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	615a      	str	r2, [r3, #20]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d4c:	4919      	ldr	r1, [pc, #100]	@ (8001db4 <prvAddNewTaskToReadyList+0x128>)
 8001d4e:	4613      	mov	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	4413      	add	r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	440b      	add	r3, r1
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001d5e:	1c59      	adds	r1, r3, #1
 8001d60:	4814      	ldr	r0, [pc, #80]	@ (8001db4 <prvAddNewTaskToReadyList+0x128>)
 8001d62:	4613      	mov	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4403      	add	r3, r0
 8001d6c:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8001d6e:	f000 fbbd 	bl	80024ec <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8001d72:	4b0d      	ldr	r3, [pc, #52]	@ (8001da8 <prvAddNewTaskToReadyList+0x11c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00e      	beq.n	8001d98 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <prvAddNewTaskToReadyList+0x118>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d207      	bcs.n	8001d98 <prvAddNewTaskToReadyList+0x10c>
 8001d88:	4b0b      	ldr	r3, [pc, #44]	@ (8001db8 <prvAddNewTaskToReadyList+0x12c>)
 8001d8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	f3bf 8f4f 	dsb	sy
 8001d94:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001d98:	bf00      	nop
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000160 	.word	0x20000160
 8001da4:	2000008c 	.word	0x2000008c
 8001da8:	2000016c 	.word	0x2000016c
 8001dac:	2000017c 	.word	0x2000017c
 8001db0:	20000168 	.word	0x20000168
 8001db4:	20000090 	.word	0x20000090
 8001db8:	e000ed04 	.word	0xe000ed04

08001dbc <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8001dc0:	4b04      	ldr	r3, [pc, #16]	@ (8001dd4 <vTaskSuspendAll+0x18>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	4a03      	ldr	r2, [pc, #12]	@ (8001dd4 <vTaskSuspendAll+0x18>)
 8001dc8:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	20000184 	.word	0x20000184

08001dd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b088      	sub	sp, #32
 8001ddc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001dde:	2300      	movs	r3, #0
 8001de0:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8001de6:	f000 fb4f 	bl	8002488 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8001dea:	2300      	movs	r3, #0
 8001dec:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8001dee:	4b75      	ldr	r3, [pc, #468]	@ (8001fc4 <xTaskResumeAll+0x1ec>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10b      	bne.n	8001e0e <xTaskResumeAll+0x36>
    __asm volatile
 8001df6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dfa:	f383 8811 	msr	BASEPRI, r3
 8001dfe:	f3bf 8f6f 	isb	sy
 8001e02:	f3bf 8f4f 	dsb	sy
 8001e06:	603b      	str	r3, [r7, #0]
}
 8001e08:	bf00      	nop
 8001e0a:	bf00      	nop
 8001e0c:	e7fd      	b.n	8001e0a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8001e0e:	4b6d      	ldr	r3, [pc, #436]	@ (8001fc4 <xTaskResumeAll+0x1ec>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	4a6b      	ldr	r2, [pc, #428]	@ (8001fc4 <xTaskResumeAll+0x1ec>)
 8001e16:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001e18:	4b6a      	ldr	r3, [pc, #424]	@ (8001fc4 <xTaskResumeAll+0x1ec>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	f040 80ca 	bne.w	8001fb6 <xTaskResumeAll+0x1de>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001e22:	4b69      	ldr	r3, [pc, #420]	@ (8001fc8 <xTaskResumeAll+0x1f0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	f000 80c5 	beq.w	8001fb6 <xTaskResumeAll+0x1de>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001e2c:	e08e      	b.n	8001f4c <xTaskResumeAll+0x174>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8001e2e:	4b67      	ldr	r3, [pc, #412]	@ (8001fcc <xTaskResumeAll+0x1f4>)
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	69db      	ldr	r3, [r3, #28]
 8001e40:	69fa      	ldr	r2, [r7, #28]
 8001e42:	6a12      	ldr	r2, [r2, #32]
 8001e44:	609a      	str	r2, [r3, #8]
 8001e46:	69fb      	ldr	r3, [r7, #28]
 8001e48:	6a1b      	ldr	r3, [r3, #32]
 8001e4a:	69fa      	ldr	r2, [r7, #28]
 8001e4c:	69d2      	ldr	r2, [r2, #28]
 8001e4e:	605a      	str	r2, [r3, #4]
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	685a      	ldr	r2, [r3, #4]
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	3318      	adds	r3, #24
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d103      	bne.n	8001e64 <xTaskResumeAll+0x8c>
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	6a1a      	ldr	r2, [r3, #32]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	2200      	movs	r2, #0
 8001e68:	629a      	str	r2, [r3, #40]	@ 0x28
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	1e5a      	subs	r2, r3, #1
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	695b      	ldr	r3, [r3, #20]
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	69fa      	ldr	r2, [r7, #28]
 8001e80:	68d2      	ldr	r2, [r2, #12]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	69fa      	ldr	r2, [r7, #28]
 8001e8a:	6892      	ldr	r2, [r2, #8]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	68bb      	ldr	r3, [r7, #8]
 8001e90:	685a      	ldr	r2, [r3, #4]
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	3304      	adds	r3, #4
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d103      	bne.n	8001ea2 <xTaskResumeAll+0xca>
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	605a      	str	r2, [r3, #4]
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	615a      	str	r2, [r3, #20]
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	1e5a      	subs	r2, r3, #1
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	409a      	lsls	r2, r3
 8001eba:	4b45      	ldr	r3, [pc, #276]	@ (8001fd0 <xTaskResumeAll+0x1f8>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	4a43      	ldr	r2, [pc, #268]	@ (8001fd0 <xTaskResumeAll+0x1f8>)
 8001ec2:	6013      	str	r3, [r2, #0]
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ec8:	4942      	ldr	r1, [pc, #264]	@ (8001fd4 <xTaskResumeAll+0x1fc>)
 8001eca:	4613      	mov	r3, r2
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	4413      	add	r3, r2
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	3304      	adds	r3, #4
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	607b      	str	r3, [r7, #4]
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	609a      	str	r2, [r3, #8]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689a      	ldr	r2, [r3, #8]
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	60da      	str	r2, [r3, #12]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	69fa      	ldr	r2, [r7, #28]
 8001eee:	3204      	adds	r2, #4
 8001ef0:	605a      	str	r2, [r3, #4]
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	1d1a      	adds	r2, r3, #4
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	609a      	str	r2, [r3, #8]
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001efe:	4613      	mov	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	4413      	add	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4a33      	ldr	r2, [pc, #204]	@ (8001fd4 <xTaskResumeAll+0x1fc>)
 8001f08:	441a      	add	r2, r3
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	615a      	str	r2, [r3, #20]
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f12:	4930      	ldr	r1, [pc, #192]	@ (8001fd4 <xTaskResumeAll+0x1fc>)
 8001f14:	4613      	mov	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	69fa      	ldr	r2, [r7, #28]
 8001f22:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001f24:	1c59      	adds	r1, r3, #1
 8001f26:	482b      	ldr	r0, [pc, #172]	@ (8001fd4 <xTaskResumeAll+0x1fc>)
 8001f28:	4613      	mov	r3, r2
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	4413      	add	r3, r2
 8001f2e:	009b      	lsls	r3, r3, #2
 8001f30:	4403      	add	r3, r0
 8001f32:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f38:	4b27      	ldr	r3, [pc, #156]	@ (8001fd8 <xTaskResumeAll+0x200>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f3e:	429a      	cmp	r2, r3
 8001f40:	d904      	bls.n	8001f4c <xTaskResumeAll+0x174>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8001f42:	4a26      	ldr	r2, [pc, #152]	@ (8001fdc <xTaskResumeAll+0x204>)
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	2101      	movs	r1, #1
 8001f48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fcc <xTaskResumeAll+0x1f4>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	f47f af6c 	bne.w	8001e2e <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d001      	beq.n	8001f60 <xTaskResumeAll+0x188>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8001f5c:	f000 f9fc 	bl	8002358 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001f60:	4b1f      	ldr	r3, [pc, #124]	@ (8001fe0 <xTaskResumeAll+0x208>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d012      	beq.n	8001f92 <xTaskResumeAll+0x1ba>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8001f6c:	f000 f83c 	bl	8001fe8 <xTaskIncrementTick>
 8001f70:	4603      	mov	r3, r0
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d004      	beq.n	8001f80 <xTaskResumeAll+0x1a8>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8001f76:	4a19      	ldr	r2, [pc, #100]	@ (8001fdc <xTaskResumeAll+0x204>)
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	3b01      	subs	r3, #1
 8001f84:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d1ef      	bne.n	8001f6c <xTaskResumeAll+0x194>

                            xPendedTicks = 0;
 8001f8c:	4b14      	ldr	r3, [pc, #80]	@ (8001fe0 <xTaskResumeAll+0x208>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8001f92:	4a12      	ldr	r2, [pc, #72]	@ (8001fdc <xTaskResumeAll+0x204>)
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00b      	beq.n	8001fb6 <xTaskResumeAll+0x1de>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8001fa2:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd8 <xTaskResumeAll+0x200>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8001fe4 <xTaskResumeAll+0x20c>)
 8001fa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	f3bf 8f4f 	dsb	sy
 8001fb2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8001fb6:	f000 fa99 	bl	80024ec <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8001fba:	69bb      	ldr	r3, [r7, #24]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3720      	adds	r7, #32
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	20000184 	.word	0x20000184
 8001fc8:	20000160 	.word	0x20000160
 8001fcc:	20000124 	.word	0x20000124
 8001fd0:	20000168 	.word	0x20000168
 8001fd4:	20000090 	.word	0x20000090
 8001fd8:	2000008c 	.word	0x2000008c
 8001fdc:	20000174 	.word	0x20000174
 8001fe0:	20000170 	.word	0x20000170
 8001fe4:	e000ed04 	.word	0xe000ed04

08001fe8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b08a      	sub	sp, #40	@ 0x28
 8001fec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8001ff2:	4b7f      	ldr	r3, [pc, #508]	@ (80021f0 <xTaskIncrementTick+0x208>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f040 80ef 	bne.w	80021da <xTaskIncrementTick+0x1f2>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001ffc:	4b7d      	ldr	r3, [pc, #500]	@ (80021f4 <xTaskIncrementTick+0x20c>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	3301      	adds	r3, #1
 8002002:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002004:	4a7b      	ldr	r2, [pc, #492]	@ (80021f4 <xTaskIncrementTick+0x20c>)
 8002006:	6a3b      	ldr	r3, [r7, #32]
 8002008:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800200a:	6a3b      	ldr	r3, [r7, #32]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d121      	bne.n	8002054 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 8002010:	4b79      	ldr	r3, [pc, #484]	@ (80021f8 <xTaskIncrementTick+0x210>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d00b      	beq.n	8002032 <xTaskIncrementTick+0x4a>
    __asm volatile
 800201a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800201e:	f383 8811 	msr	BASEPRI, r3
 8002022:	f3bf 8f6f 	isb	sy
 8002026:	f3bf 8f4f 	dsb	sy
 800202a:	607b      	str	r3, [r7, #4]
}
 800202c:	bf00      	nop
 800202e:	bf00      	nop
 8002030:	e7fd      	b.n	800202e <xTaskIncrementTick+0x46>
 8002032:	4b71      	ldr	r3, [pc, #452]	@ (80021f8 <xTaskIncrementTick+0x210>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	61fb      	str	r3, [r7, #28]
 8002038:	4b70      	ldr	r3, [pc, #448]	@ (80021fc <xTaskIncrementTick+0x214>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a6e      	ldr	r2, [pc, #440]	@ (80021f8 <xTaskIncrementTick+0x210>)
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	4a6e      	ldr	r2, [pc, #440]	@ (80021fc <xTaskIncrementTick+0x214>)
 8002042:	69fb      	ldr	r3, [r7, #28]
 8002044:	6013      	str	r3, [r2, #0]
 8002046:	4b6e      	ldr	r3, [pc, #440]	@ (8002200 <xTaskIncrementTick+0x218>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	3301      	adds	r3, #1
 800204c:	4a6c      	ldr	r2, [pc, #432]	@ (8002200 <xTaskIncrementTick+0x218>)
 800204e:	6013      	str	r3, [r2, #0]
 8002050:	f000 f982 	bl	8002358 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8002054:	4b6b      	ldr	r3, [pc, #428]	@ (8002204 <xTaskIncrementTick+0x21c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6a3a      	ldr	r2, [r7, #32]
 800205a:	429a      	cmp	r2, r3
 800205c:	f0c0 80a8 	bcc.w	80021b0 <xTaskIncrementTick+0x1c8>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002060:	4b65      	ldr	r3, [pc, #404]	@ (80021f8 <xTaskIncrementTick+0x210>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d104      	bne.n	8002074 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800206a:	4b66      	ldr	r3, [pc, #408]	@ (8002204 <xTaskIncrementTick+0x21c>)
 800206c:	f04f 32ff 	mov.w	r2, #4294967295
 8002070:	601a      	str	r2, [r3, #0]
                    break;
 8002072:	e09d      	b.n	80021b0 <xTaskIncrementTick+0x1c8>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002074:	4b60      	ldr	r3, [pc, #384]	@ (80021f8 <xTaskIncrementTick+0x210>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8002084:	6a3a      	ldr	r2, [r7, #32]
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	429a      	cmp	r2, r3
 800208a:	d203      	bcs.n	8002094 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800208c:	4a5d      	ldr	r2, [pc, #372]	@ (8002204 <xTaskIncrementTick+0x21c>)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	6013      	str	r3, [r2, #0]
                        break;
 8002092:	e08d      	b.n	80021b0 <xTaskIncrementTick+0x1c8>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	613b      	str	r3, [r7, #16]
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	68d2      	ldr	r2, [r2, #12]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	6892      	ldr	r2, [r2, #8]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	685a      	ldr	r2, [r3, #4]
 80020b2:	69bb      	ldr	r3, [r7, #24]
 80020b4:	3304      	adds	r3, #4
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d103      	bne.n	80020c2 <xTaskIncrementTick+0xda>
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	68da      	ldr	r2, [r3, #12]
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	605a      	str	r2, [r3, #4]
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	2200      	movs	r2, #0
 80020c6:	615a      	str	r2, [r3, #20]
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	1e5a      	subs	r2, r3, #1
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d01e      	beq.n	8002118 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80020da:	69bb      	ldr	r3, [r7, #24]
 80020dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	69db      	ldr	r3, [r3, #28]
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	6a12      	ldr	r2, [r2, #32]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	69d2      	ldr	r2, [r2, #28]
 80020f2:	605a      	str	r2, [r3, #4]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	685a      	ldr	r2, [r3, #4]
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	3318      	adds	r3, #24
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d103      	bne.n	8002108 <xTaskIncrementTick+0x120>
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	6a1a      	ldr	r2, [r3, #32]
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	2200      	movs	r2, #0
 800210c:	629a      	str	r2, [r3, #40]	@ 0x28
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	1e5a      	subs	r2, r3, #1
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800211c:	2201      	movs	r2, #1
 800211e:	409a      	lsls	r2, r3
 8002120:	4b39      	ldr	r3, [pc, #228]	@ (8002208 <xTaskIncrementTick+0x220>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4313      	orrs	r3, r2
 8002126:	4a38      	ldr	r2, [pc, #224]	@ (8002208 <xTaskIncrementTick+0x220>)
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800212e:	4937      	ldr	r1, [pc, #220]	@ (800220c <xTaskIncrementTick+0x224>)
 8002130:	4613      	mov	r3, r2
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4413      	add	r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	3304      	adds	r3, #4
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	60bb      	str	r3, [r7, #8]
 8002140:	69bb      	ldr	r3, [r7, #24]
 8002142:	68ba      	ldr	r2, [r7, #8]
 8002144:	609a      	str	r2, [r3, #8]
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	69bb      	ldr	r3, [r7, #24]
 800214c:	60da      	str	r2, [r3, #12]
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	3204      	adds	r2, #4
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	1d1a      	adds	r2, r3, #4
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002164:	4613      	mov	r3, r2
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	4a27      	ldr	r2, [pc, #156]	@ (800220c <xTaskIncrementTick+0x224>)
 800216e:	441a      	add	r2, r3
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	615a      	str	r2, [r3, #20]
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002178:	4924      	ldr	r1, [pc, #144]	@ (800220c <xTaskIncrementTick+0x224>)
 800217a:	4613      	mov	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	4413      	add	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	440b      	add	r3, r1
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800218a:	1c59      	adds	r1, r3, #1
 800218c:	481f      	ldr	r0, [pc, #124]	@ (800220c <xTaskIncrementTick+0x224>)
 800218e:	4613      	mov	r3, r2
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	4403      	add	r3, r0
 8002198:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800219e:	4b1c      	ldr	r3, [pc, #112]	@ (8002210 <xTaskIncrementTick+0x228>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021a4:	429a      	cmp	r2, r3
 80021a6:	f67f af5b 	bls.w	8002060 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 80021aa:	2301      	movs	r3, #1
 80021ac:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021ae:	e757      	b.n	8002060 <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80021b0:	4b17      	ldr	r3, [pc, #92]	@ (8002210 <xTaskIncrementTick+0x228>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021b6:	4915      	ldr	r1, [pc, #84]	@ (800220c <xTaskIncrementTick+0x224>)
 80021b8:	4613      	mov	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	4413      	add	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	440b      	add	r3, r1
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d901      	bls.n	80021cc <xTaskIncrementTick+0x1e4>
                {
                    xSwitchRequired = pdTRUE;
 80021c8:	2301      	movs	r3, #1
 80021ca:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 80021cc:	4b11      	ldr	r3, [pc, #68]	@ (8002214 <xTaskIncrementTick+0x22c>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d007      	beq.n	80021e4 <xTaskIncrementTick+0x1fc>
                {
                    xSwitchRequired = pdTRUE;
 80021d4:	2301      	movs	r3, #1
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80021d8:	e004      	b.n	80021e4 <xTaskIncrementTick+0x1fc>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 80021da:	4b0f      	ldr	r3, [pc, #60]	@ (8002218 <xTaskIncrementTick+0x230>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	3301      	adds	r3, #1
 80021e0:	4a0d      	ldr	r2, [pc, #52]	@ (8002218 <xTaskIncrementTick+0x230>)
 80021e2:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80021e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3728      	adds	r7, #40	@ 0x28
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	20000184 	.word	0x20000184
 80021f4:	20000164 	.word	0x20000164
 80021f8:	2000011c 	.word	0x2000011c
 80021fc:	20000120 	.word	0x20000120
 8002200:	20000178 	.word	0x20000178
 8002204:	20000180 	.word	0x20000180
 8002208:	20000168 	.word	0x20000168
 800220c:	20000090 	.word	0x20000090
 8002210:	2000008c 	.word	0x2000008c
 8002214:	20000174 	.word	0x20000174
 8002218:	20000170 	.word	0x20000170

0800221c <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800221c:	b480      	push	{r7}
 800221e:	b087      	sub	sp, #28
 8002220:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 8002222:	4b28      	ldr	r3, [pc, #160]	@ (80022c4 <vTaskSwitchContext+0xa8>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800222a:	4b27      	ldr	r3, [pc, #156]	@ (80022c8 <vTaskSwitchContext+0xac>)
 800222c:	2201      	movs	r2, #1
 800222e:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8002230:	e041      	b.n	80022b6 <vTaskSwitchContext+0x9a>
            xYieldPendings[ 0 ] = pdFALSE;
 8002232:	4b25      	ldr	r3, [pc, #148]	@ (80022c8 <vTaskSwitchContext+0xac>)
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8002238:	4b24      	ldr	r3, [pc, #144]	@ (80022cc <vTaskSwitchContext+0xb0>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	fab3 f383 	clz	r3, r3
 8002244:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 8002246:	7afb      	ldrb	r3, [r7, #11]
 8002248:	f1c3 031f 	rsb	r3, r3, #31
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	4920      	ldr	r1, [pc, #128]	@ (80022d0 <vTaskSwitchContext+0xb4>)
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	4613      	mov	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	440b      	add	r3, r1
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d10b      	bne.n	800227a <vTaskSwitchContext+0x5e>
    __asm volatile
 8002262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002266:	f383 8811 	msr	BASEPRI, r3
 800226a:	f3bf 8f6f 	isb	sy
 800226e:	f3bf 8f4f 	dsb	sy
 8002272:	607b      	str	r3, [r7, #4]
}
 8002274:	bf00      	nop
 8002276:	bf00      	nop
 8002278:	e7fd      	b.n	8002276 <vTaskSwitchContext+0x5a>
 800227a:	697a      	ldr	r2, [r7, #20]
 800227c:	4613      	mov	r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	4413      	add	r3, r2
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	4a12      	ldr	r2, [pc, #72]	@ (80022d0 <vTaskSwitchContext+0xb4>)
 8002286:	4413      	add	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	685a      	ldr	r2, [r3, #4]
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	605a      	str	r2, [r3, #4]
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	685a      	ldr	r2, [r3, #4]
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	3308      	adds	r3, #8
 800229c:	429a      	cmp	r2, r3
 800229e:	d103      	bne.n	80022a8 <vTaskSwitchContext+0x8c>
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	68da      	ldr	r2, [r3, #12]
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	693b      	ldr	r3, [r7, #16]
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	68db      	ldr	r3, [r3, #12]
 80022ae:	4a09      	ldr	r2, [pc, #36]	@ (80022d4 <vTaskSwitchContext+0xb8>)
 80022b0:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80022b2:	4b08      	ldr	r3, [pc, #32]	@ (80022d4 <vTaskSwitchContext+0xb8>)
 80022b4:	681b      	ldr	r3, [r3, #0]
    }
 80022b6:	bf00      	nop
 80022b8:	371c      	adds	r7, #28
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	20000184 	.word	0x20000184
 80022c8:	20000174 	.word	0x20000174
 80022cc:	20000168 	.word	0x20000168
 80022d0:	20000090 	.word	0x20000090
 80022d4:	2000008c 	.word	0x2000008c

080022d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
 80022e2:	e00c      	b.n	80022fe <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4a12      	ldr	r2, [pc, #72]	@ (8002338 <prvInitialiseTaskLists+0x60>)
 80022f0:	4413      	add	r3, r2
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7ff fbae 	bl	8001a54 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	3301      	adds	r3, #1
 80022fc:	607b      	str	r3, [r7, #4]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2b04      	cmp	r3, #4
 8002302:	d9ef      	bls.n	80022e4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002304:	480d      	ldr	r0, [pc, #52]	@ (800233c <prvInitialiseTaskLists+0x64>)
 8002306:	f7ff fba5 	bl	8001a54 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800230a:	480d      	ldr	r0, [pc, #52]	@ (8002340 <prvInitialiseTaskLists+0x68>)
 800230c:	f7ff fba2 	bl	8001a54 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002310:	480c      	ldr	r0, [pc, #48]	@ (8002344 <prvInitialiseTaskLists+0x6c>)
 8002312:	f7ff fb9f 	bl	8001a54 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8002316:	480c      	ldr	r0, [pc, #48]	@ (8002348 <prvInitialiseTaskLists+0x70>)
 8002318:	f7ff fb9c 	bl	8001a54 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800231c:	480b      	ldr	r0, [pc, #44]	@ (800234c <prvInitialiseTaskLists+0x74>)
 800231e:	f7ff fb99 	bl	8001a54 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002322:	4b0b      	ldr	r3, [pc, #44]	@ (8002350 <prvInitialiseTaskLists+0x78>)
 8002324:	4a05      	ldr	r2, [pc, #20]	@ (800233c <prvInitialiseTaskLists+0x64>)
 8002326:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002328:	4b0a      	ldr	r3, [pc, #40]	@ (8002354 <prvInitialiseTaskLists+0x7c>)
 800232a:	4a05      	ldr	r2, [pc, #20]	@ (8002340 <prvInitialiseTaskLists+0x68>)
 800232c:	601a      	str	r2, [r3, #0]
}
 800232e:	bf00      	nop
 8002330:	3708      	adds	r7, #8
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	20000090 	.word	0x20000090
 800233c:	200000f4 	.word	0x200000f4
 8002340:	20000108 	.word	0x20000108
 8002344:	20000124 	.word	0x20000124
 8002348:	20000138 	.word	0x20000138
 800234c:	2000014c 	.word	0x2000014c
 8002350:	2000011c 	.word	0x2000011c
 8002354:	20000120 	.word	0x20000120

08002358 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800235c:	4b0a      	ldr	r3, [pc, #40]	@ (8002388 <prvResetNextTaskUnblockTime+0x30>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d104      	bne.n	8002370 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002366:	4b09      	ldr	r3, [pc, #36]	@ (800238c <prvResetNextTaskUnblockTime+0x34>)
 8002368:	f04f 32ff 	mov.w	r2, #4294967295
 800236c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800236e:	e005      	b.n	800237c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002370:	4b05      	ldr	r3, [pc, #20]	@ (8002388 <prvResetNextTaskUnblockTime+0x30>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68db      	ldr	r3, [r3, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	4a04      	ldr	r2, [pc, #16]	@ (800238c <prvResetNextTaskUnblockTime+0x34>)
 800237a:	6013      	str	r3, [r2, #0]
}
 800237c:	bf00      	nop
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	2000011c 	.word	0x2000011c
 800238c:	20000180 	.word	0x20000180

08002390 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	3b04      	subs	r3, #4
 80023a0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80023a8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	3b04      	subs	r3, #4
 80023ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	f023 0201 	bic.w	r2, r3, #1
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	3b04      	subs	r3, #4
 80023be:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80023c0:	4a0c      	ldr	r2, [pc, #48]	@ (80023f4 <pxPortInitialiseStack+0x64>)
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	3b14      	subs	r3, #20
 80023ca:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	3b04      	subs	r3, #4
 80023d6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f06f 0202 	mvn.w	r2, #2
 80023de:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	3b20      	subs	r3, #32
 80023e4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80023e6:	68fb      	ldr	r3, [r7, #12]
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3714      	adds	r7, #20
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	080023f9 	.word	0x080023f9

080023f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002402:	4b13      	ldr	r3, [pc, #76]	@ (8002450 <prvTaskExitError+0x58>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800240a:	d00b      	beq.n	8002424 <prvTaskExitError+0x2c>
    __asm volatile
 800240c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002410:	f383 8811 	msr	BASEPRI, r3
 8002414:	f3bf 8f6f 	isb	sy
 8002418:	f3bf 8f4f 	dsb	sy
 800241c:	60fb      	str	r3, [r7, #12]
}
 800241e:	bf00      	nop
 8002420:	bf00      	nop
 8002422:	e7fd      	b.n	8002420 <prvTaskExitError+0x28>
    __asm volatile
 8002424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002428:	f383 8811 	msr	BASEPRI, r3
 800242c:	f3bf 8f6f 	isb	sy
 8002430:	f3bf 8f4f 	dsb	sy
 8002434:	60bb      	str	r3, [r7, #8]
}
 8002436:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002438:	bf00      	nop
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d0fc      	beq.n	800243a <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002440:	bf00      	nop
 8002442:	bf00      	nop
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	2000000c 	.word	0x2000000c
	...

08002460 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002460:	4b07      	ldr	r3, [pc, #28]	@ (8002480 <pxCurrentTCBConst2>)
 8002462:	6819      	ldr	r1, [r3, #0]
 8002464:	6808      	ldr	r0, [r1, #0]
 8002466:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800246a:	f380 8809 	msr	PSP, r0
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f04f 0000 	mov.w	r0, #0
 8002476:	f380 8811 	msr	BASEPRI, r0
 800247a:	4770      	bx	lr
 800247c:	f3af 8000 	nop.w

08002480 <pxCurrentTCBConst2>:
 8002480:	2000008c 	.word	0x2000008c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8002484:	bf00      	nop
 8002486:	bf00      	nop

08002488 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
    __asm volatile
 800248e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002492:	f383 8811 	msr	BASEPRI, r3
 8002496:	f3bf 8f6f 	isb	sy
 800249a:	f3bf 8f4f 	dsb	sy
 800249e:	607b      	str	r3, [r7, #4]
}
 80024a0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80024a2:	4b10      	ldr	r3, [pc, #64]	@ (80024e4 <vPortEnterCritical+0x5c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	3301      	adds	r3, #1
 80024a8:	4a0e      	ldr	r2, [pc, #56]	@ (80024e4 <vPortEnterCritical+0x5c>)
 80024aa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80024ac:	4b0d      	ldr	r3, [pc, #52]	@ (80024e4 <vPortEnterCritical+0x5c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d110      	bne.n	80024d6 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80024b4:	4b0c      	ldr	r3, [pc, #48]	@ (80024e8 <vPortEnterCritical+0x60>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00b      	beq.n	80024d6 <vPortEnterCritical+0x4e>
    __asm volatile
 80024be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024c2:	f383 8811 	msr	BASEPRI, r3
 80024c6:	f3bf 8f6f 	isb	sy
 80024ca:	f3bf 8f4f 	dsb	sy
 80024ce:	603b      	str	r3, [r7, #0]
}
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
 80024d4:	e7fd      	b.n	80024d2 <vPortEnterCritical+0x4a>
    }
}
 80024d6:	bf00      	nop
 80024d8:	370c      	adds	r7, #12
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr
 80024e2:	bf00      	nop
 80024e4:	2000000c 	.word	0x2000000c
 80024e8:	e000ed04 	.word	0xe000ed04

080024ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80024f2:	4b12      	ldr	r3, [pc, #72]	@ (800253c <vPortExitCritical+0x50>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10b      	bne.n	8002512 <vPortExitCritical+0x26>
    __asm volatile
 80024fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024fe:	f383 8811 	msr	BASEPRI, r3
 8002502:	f3bf 8f6f 	isb	sy
 8002506:	f3bf 8f4f 	dsb	sy
 800250a:	607b      	str	r3, [r7, #4]
}
 800250c:	bf00      	nop
 800250e:	bf00      	nop
 8002510:	e7fd      	b.n	800250e <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002512:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <vPortExitCritical+0x50>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	3b01      	subs	r3, #1
 8002518:	4a08      	ldr	r2, [pc, #32]	@ (800253c <vPortExitCritical+0x50>)
 800251a:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800251c:	4b07      	ldr	r3, [pc, #28]	@ (800253c <vPortExitCritical+0x50>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d105      	bne.n	8002530 <vPortExitCritical+0x44>
 8002524:	2300      	movs	r3, #0
 8002526:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 800252e:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002530:	bf00      	nop
 8002532:	370c      	adds	r7, #12
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	2000000c 	.word	0x2000000c

08002540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002540:	f3ef 8009 	mrs	r0, PSP
 8002544:	f3bf 8f6f 	isb	sy
 8002548:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <pxCurrentTCBConst>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	f01e 0f10 	tst.w	lr, #16
 8002550:	bf08      	it	eq
 8002552:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002556:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800255a:	6010      	str	r0, [r2, #0]
 800255c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002560:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002564:	f380 8811 	msr	BASEPRI, r0
 8002568:	f3bf 8f4f 	dsb	sy
 800256c:	f3bf 8f6f 	isb	sy
 8002570:	f7ff fe54 	bl	800221c <vTaskSwitchContext>
 8002574:	f04f 0000 	mov.w	r0, #0
 8002578:	f380 8811 	msr	BASEPRI, r0
 800257c:	bc09      	pop	{r0, r3}
 800257e:	6819      	ldr	r1, [r3, #0]
 8002580:	6808      	ldr	r0, [r1, #0]
 8002582:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002586:	f01e 0f10 	tst.w	lr, #16
 800258a:	bf08      	it	eq
 800258c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002590:	f380 8809 	msr	PSP, r0
 8002594:	f3bf 8f6f 	isb	sy
 8002598:	4770      	bx	lr
 800259a:	bf00      	nop
 800259c:	f3af 8000 	nop.w

080025a0 <pxCurrentTCBConst>:
 80025a0:	2000008c 	.word	0x2000008c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop

080025a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
    __asm volatile
 80025ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025b2:	f383 8811 	msr	BASEPRI, r3
 80025b6:	f3bf 8f6f 	isb	sy
 80025ba:	f3bf 8f4f 	dsb	sy
 80025be:	607b      	str	r3, [r7, #4]
}
 80025c0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80025c2:	f7ff fd11 	bl	8001fe8 <xTaskIncrementTick>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d003      	beq.n	80025d4 <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <SysTick_Handler+0x40>)
 80025ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80025d2:	601a      	str	r2, [r3, #0]
 80025d4:	2300      	movs	r3, #0
 80025d6:	603b      	str	r3, [r7, #0]
    __asm volatile
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	f383 8811 	msr	BASEPRI, r3
}
 80025de:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 80025e0:	bf00      	nop
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	e000ed04 	.word	0xe000ed04

080025ec <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08e      	sub	sp, #56	@ 0x38
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d022      	beq.n	8002644 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 80025fe:	2308      	movs	r3, #8
 8002600:	43db      	mvns	r3, r3
 8002602:	687a      	ldr	r2, [r7, #4]
 8002604:	429a      	cmp	r2, r3
 8002606:	d81b      	bhi.n	8002640 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 8002608:	2208      	movs	r2, #8
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4413      	add	r3, r2
 800260e:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	2b00      	cmp	r3, #0
 8002618:	d014      	beq.n	8002644 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f003 0307 	and.w	r3, r3, #7
 8002620:	f1c3 0308 	rsb	r3, r3, #8
 8002624:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8002626:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002628:	43db      	mvns	r3, r3
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	429a      	cmp	r2, r3
 800262e:	d804      	bhi.n	800263a <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002634:	4413      	add	r3, r2
 8002636:	607b      	str	r3, [r7, #4]
 8002638:	e004      	b.n	8002644 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800263a:	2300      	movs	r3, #0
 800263c:	607b      	str	r3, [r7, #4]
 800263e:	e001      	b.n	8002644 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8002644:	f7ff fbba 	bl	8001dbc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8002648:	4b7a      	ldr	r3, [pc, #488]	@ (8002834 <pvPortMalloc+0x248>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d101      	bne.n	8002654 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 8002650:	f000 f974 	bl	800293c <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f2c0 80d3 	blt.w	8002802 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	f000 80cf 	beq.w	8002802 <pvPortMalloc+0x216>
 8002664:	4b74      	ldr	r3, [pc, #464]	@ (8002838 <pvPortMalloc+0x24c>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	429a      	cmp	r2, r3
 800266c:	f200 80c9 	bhi.w	8002802 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002670:	4b72      	ldr	r3, [pc, #456]	@ (800283c <pvPortMalloc+0x250>)
 8002672:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8002674:	4b71      	ldr	r3, [pc, #452]	@ (800283c <pvPortMalloc+0x250>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800267a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800267c:	4a70      	ldr	r2, [pc, #448]	@ (8002840 <pvPortMalloc+0x254>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d305      	bcc.n	800268e <pvPortMalloc+0xa2>
 8002682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002684:	4a6f      	ldr	r2, [pc, #444]	@ (8002844 <pvPortMalloc+0x258>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d801      	bhi.n	800268e <pvPortMalloc+0xa2>
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <pvPortMalloc+0xa4>
 800268e:	2300      	movs	r3, #0
 8002690:	2b00      	cmp	r3, #0
 8002692:	d129      	bne.n	80026e8 <pvPortMalloc+0xfc>
    __asm volatile
 8002694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002698:	f383 8811 	msr	BASEPRI, r3
 800269c:	f3bf 8f6f 	isb	sy
 80026a0:	f3bf 8f4f 	dsb	sy
 80026a4:	623b      	str	r3, [r7, #32]
}
 80026a6:	bf00      	nop
 80026a8:	bf00      	nop
 80026aa:	e7fd      	b.n	80026a8 <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 80026ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026ae:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 80026b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 80026b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026b8:	4a61      	ldr	r2, [pc, #388]	@ (8002840 <pvPortMalloc+0x254>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d305      	bcc.n	80026ca <pvPortMalloc+0xde>
 80026be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026c0:	4a60      	ldr	r2, [pc, #384]	@ (8002844 <pvPortMalloc+0x258>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d801      	bhi.n	80026ca <pvPortMalloc+0xde>
 80026c6:	2301      	movs	r3, #1
 80026c8:	e000      	b.n	80026cc <pvPortMalloc+0xe0>
 80026ca:	2300      	movs	r3, #0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d10b      	bne.n	80026e8 <pvPortMalloc+0xfc>
    __asm volatile
 80026d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026d4:	f383 8811 	msr	BASEPRI, r3
 80026d8:	f3bf 8f6f 	isb	sy
 80026dc:	f3bf 8f4f 	dsb	sy
 80026e0:	61fb      	str	r3, [r7, #28]
}
 80026e2:	bf00      	nop
 80026e4:	bf00      	nop
 80026e6:	e7fd      	b.n	80026e4 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 80026e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d903      	bls.n	80026fa <pvPortMalloc+0x10e>
 80026f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1d8      	bne.n	80026ac <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80026fa:	4b4e      	ldr	r3, [pc, #312]	@ (8002834 <pvPortMalloc+0x248>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002700:	429a      	cmp	r2, r3
 8002702:	d07e      	beq.n	8002802 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8002704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2208      	movs	r2, #8
 800270a:	4413      	add	r3, r2
 800270c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800270e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002710:	4a4b      	ldr	r2, [pc, #300]	@ (8002840 <pvPortMalloc+0x254>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d305      	bcc.n	8002722 <pvPortMalloc+0x136>
 8002716:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002718:	4a4a      	ldr	r2, [pc, #296]	@ (8002844 <pvPortMalloc+0x258>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d801      	bhi.n	8002722 <pvPortMalloc+0x136>
 800271e:	2301      	movs	r3, #1
 8002720:	e000      	b.n	8002724 <pvPortMalloc+0x138>
 8002722:	2300      	movs	r3, #0
 8002724:	2b00      	cmp	r3, #0
 8002726:	d10b      	bne.n	8002740 <pvPortMalloc+0x154>
    __asm volatile
 8002728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800272c:	f383 8811 	msr	BASEPRI, r3
 8002730:	f3bf 8f6f 	isb	sy
 8002734:	f3bf 8f4f 	dsb	sy
 8002738:	61bb      	str	r3, [r7, #24]
}
 800273a:	bf00      	nop
 800273c:	bf00      	nop
 800273e:	e7fd      	b.n	800273c <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002740:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002746:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 8002748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	429a      	cmp	r2, r3
 8002750:	d90b      	bls.n	800276a <pvPortMalloc+0x17e>
    __asm volatile
 8002752:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002756:	f383 8811 	msr	BASEPRI, r3
 800275a:	f3bf 8f6f 	isb	sy
 800275e:	f3bf 8f4f 	dsb	sy
 8002762:	617b      	str	r3, [r7, #20]
}
 8002764:	bf00      	nop
 8002766:	bf00      	nop
 8002768:	e7fd      	b.n	8002766 <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800276a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	1ad2      	subs	r2, r2, r3
 8002772:	2308      	movs	r3, #8
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	429a      	cmp	r2, r3
 8002778:	d924      	bls.n	80027c4 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800277a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	4413      	add	r3, r2
 8002780:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002784:	f003 0307 	and.w	r3, r3, #7
 8002788:	2b00      	cmp	r3, #0
 800278a:	d00b      	beq.n	80027a4 <pvPortMalloc+0x1b8>
    __asm volatile
 800278c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002790:	f383 8811 	msr	BASEPRI, r3
 8002794:	f3bf 8f6f 	isb	sy
 8002798:	f3bf 8f4f 	dsb	sy
 800279c:	613b      	str	r3, [r7, #16]
}
 800279e:	bf00      	nop
 80027a0:	bf00      	nop
 80027a2:	e7fd      	b.n	80027a0 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80027a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027a6:	685a      	ldr	r2, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	1ad2      	subs	r2, r2, r3
 80027ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ae:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80027b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 80027b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027bc:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 80027be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027c2:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80027c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002838 <pvPortMalloc+0x24c>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	4a1a      	ldr	r2, [pc, #104]	@ (8002838 <pvPortMalloc+0x24c>)
 80027d0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80027d2:	4b19      	ldr	r3, [pc, #100]	@ (8002838 <pvPortMalloc+0x24c>)
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002848 <pvPortMalloc+0x25c>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d203      	bcs.n	80027e6 <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80027de:	4b16      	ldr	r3, [pc, #88]	@ (8002838 <pvPortMalloc+0x24c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a19      	ldr	r2, [pc, #100]	@ (8002848 <pvPortMalloc+0x25c>)
 80027e4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80027e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80027ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027f0:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80027f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80027f8:	4b14      	ldr	r3, [pc, #80]	@ (800284c <pvPortMalloc+0x260>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	3301      	adds	r3, #1
 80027fe:	4a13      	ldr	r2, [pc, #76]	@ (800284c <pvPortMalloc+0x260>)
 8002800:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002802:	f7ff fae9 	bl	8001dd8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002808:	f003 0307 	and.w	r3, r3, #7
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00b      	beq.n	8002828 <pvPortMalloc+0x23c>
    __asm volatile
 8002810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002814:	f383 8811 	msr	BASEPRI, r3
 8002818:	f3bf 8f6f 	isb	sy
 800281c:	f3bf 8f4f 	dsb	sy
 8002820:	60fb      	str	r3, [r7, #12]
}
 8002822:	bf00      	nop
 8002824:	bf00      	nop
 8002826:	e7fd      	b.n	8002824 <pvPortMalloc+0x238>
    return pvReturn;
 8002828:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800282a:	4618      	mov	r0, r3
 800282c:	3738      	adds	r7, #56	@ 0x38
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	20012d90 	.word	0x20012d90
 8002838:	20012d94 	.word	0x20012d94
 800283c:	20012d88 	.word	0x20012d88
 8002840:	20000188 	.word	0x20000188
 8002844:	20012d87 	.word	0x20012d87
 8002848:	20012d98 	.word	0x20012d98
 800284c:	20012d9c 	.word	0x20012d9c

08002850 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b088      	sub	sp, #32
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d060      	beq.n	8002924 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8002862:	2308      	movs	r3, #8
 8002864:	425b      	negs	r3, r3
 8002866:	69fa      	ldr	r2, [r7, #28]
 8002868:	4413      	add	r3, r2
 800286a:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	4a2e      	ldr	r2, [pc, #184]	@ (800292c <vPortFree+0xdc>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d305      	bcc.n	8002884 <vPortFree+0x34>
 8002878:	69bb      	ldr	r3, [r7, #24]
 800287a:	4a2d      	ldr	r2, [pc, #180]	@ (8002930 <vPortFree+0xe0>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d801      	bhi.n	8002884 <vPortFree+0x34>
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <vPortFree+0x36>
 8002884:	2300      	movs	r3, #0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d10b      	bne.n	80028a2 <vPortFree+0x52>
    __asm volatile
 800288a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800288e:	f383 8811 	msr	BASEPRI, r3
 8002892:	f3bf 8f6f 	isb	sy
 8002896:	f3bf 8f4f 	dsb	sy
 800289a:	617b      	str	r3, [r7, #20]
}
 800289c:	bf00      	nop
 800289e:	bf00      	nop
 80028a0:	e7fd      	b.n	800289e <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	db0b      	blt.n	80028c2 <vPortFree+0x72>
    __asm volatile
 80028aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028ae:	f383 8811 	msr	BASEPRI, r3
 80028b2:	f3bf 8f6f 	isb	sy
 80028b6:	f3bf 8f4f 	dsb	sy
 80028ba:	613b      	str	r3, [r7, #16]
}
 80028bc:	bf00      	nop
 80028be:	bf00      	nop
 80028c0:	e7fd      	b.n	80028be <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80028c2:	69bb      	ldr	r3, [r7, #24]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00b      	beq.n	80028e2 <vPortFree+0x92>
    __asm volatile
 80028ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028ce:	f383 8811 	msr	BASEPRI, r3
 80028d2:	f3bf 8f6f 	isb	sy
 80028d6:	f3bf 8f4f 	dsb	sy
 80028da:	60fb      	str	r3, [r7, #12]
}
 80028dc:	bf00      	nop
 80028de:	bf00      	nop
 80028e0:	e7fd      	b.n	80028de <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	da1c      	bge.n	8002924 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d118      	bne.n	8002924 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80028fa:	69bb      	ldr	r3, [r7, #24]
 80028fc:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 80028fe:	f7ff fa5d 	bl	8001dbc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <vPortFree+0xe4>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4413      	add	r3, r2
 800290c:	4a09      	ldr	r2, [pc, #36]	@ (8002934 <vPortFree+0xe4>)
 800290e:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002910:	69b8      	ldr	r0, [r7, #24]
 8002912:	f000 f86d 	bl	80029f0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8002916:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <vPortFree+0xe8>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	3301      	adds	r3, #1
 800291c:	4a06      	ldr	r2, [pc, #24]	@ (8002938 <vPortFree+0xe8>)
 800291e:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002920:	f7ff fa5a 	bl	8001dd8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8002924:	bf00      	nop
 8002926:	3720      	adds	r7, #32
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20000188 	.word	0x20000188
 8002930:	20012d87 	.word	0x20012d87
 8002934:	20012d94 	.word	0x20012d94
 8002938:	20012da0 	.word	0x20012da0

0800293c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002942:	f44f 3396 	mov.w	r3, #76800	@ 0x12c00
 8002946:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8002948:	4b24      	ldr	r3, [pc, #144]	@ (80029dc <prvHeapInit+0xa0>)
 800294a:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00c      	beq.n	8002970 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	3307      	adds	r3, #7
 800295a:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f023 0307 	bic.w	r3, r3, #7
 8002962:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	4a1c      	ldr	r2, [pc, #112]	@ (80029dc <prvHeapInit+0xa0>)
 800296c:	4413      	add	r3, r2
 800296e:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	4a1b      	ldr	r2, [pc, #108]	@ (80029e0 <prvHeapInit+0xa4>)
 8002974:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8002976:	4b1a      	ldr	r3, [pc, #104]	@ (80029e0 <prvHeapInit+0xa4>)
 8002978:	2200      	movs	r2, #0
 800297a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	4413      	add	r3, r2
 8002982:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8002984:	2208      	movs	r2, #8
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	1a9b      	subs	r3, r3, r2
 800298a:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f023 0307 	bic.w	r3, r3, #7
 8002992:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a13      	ldr	r2, [pc, #76]	@ (80029e4 <prvHeapInit+0xa8>)
 8002998:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800299a:	4b12      	ldr	r3, [pc, #72]	@ (80029e4 <prvHeapInit+0xa8>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2200      	movs	r2, #0
 80029a0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 80029a2:	4b10      	ldr	r3, [pc, #64]	@ (80029e4 <prvHeapInit+0xa8>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2200      	movs	r2, #0
 80029a8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	1ad2      	subs	r2, r2, r3
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 80029b8:	4b0a      	ldr	r3, [pc, #40]	@ (80029e4 <prvHeapInit+0xa8>)
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	4a08      	ldr	r2, [pc, #32]	@ (80029e8 <prvHeapInit+0xac>)
 80029c6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	4a07      	ldr	r2, [pc, #28]	@ (80029ec <prvHeapInit+0xb0>)
 80029ce:	6013      	str	r3, [r2, #0]
}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	20000188 	.word	0x20000188
 80029e0:	20012d88 	.word	0x20012d88
 80029e4:	20012d90 	.word	0x20012d90
 80029e8:	20012d98 	.word	0x20012d98
 80029ec:	20012d94 	.word	0x20012d94

080029f0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80029f0:	b480      	push	{r7}
 80029f2:	b087      	sub	sp, #28
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 80029f8:	4b36      	ldr	r3, [pc, #216]	@ (8002ad4 <prvInsertBlockIntoFreeList+0xe4>)
 80029fa:	617b      	str	r3, [r7, #20]
 80029fc:	e002      	b.n	8002a04 <prvInsertBlockIntoFreeList+0x14>
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	617b      	str	r3, [r7, #20]
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	429a      	cmp	r2, r3
 8002a0c:	d8f7      	bhi.n	80029fe <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	4a30      	ldr	r2, [pc, #192]	@ (8002ad4 <prvInsertBlockIntoFreeList+0xe4>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d018      	beq.n	8002a48 <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	4a2f      	ldr	r2, [pc, #188]	@ (8002ad8 <prvInsertBlockIntoFreeList+0xe8>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d305      	bcc.n	8002a2a <prvInsertBlockIntoFreeList+0x3a>
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	4a2e      	ldr	r2, [pc, #184]	@ (8002adc <prvInsertBlockIntoFreeList+0xec>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d801      	bhi.n	8002a2a <prvInsertBlockIntoFreeList+0x3a>
 8002a26:	2301      	movs	r3, #1
 8002a28:	e000      	b.n	8002a2c <prvInsertBlockIntoFreeList+0x3c>
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10b      	bne.n	8002a48 <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8002a30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a34:	f383 8811 	msr	BASEPRI, r3
 8002a38:	f3bf 8f6f 	isb	sy
 8002a3c:	f3bf 8f4f 	dsb	sy
 8002a40:	60fb      	str	r3, [r7, #12]
}
 8002a42:	bf00      	nop
 8002a44:	bf00      	nop
 8002a46:	e7fd      	b.n	8002a44 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	693a      	ldr	r2, [r7, #16]
 8002a52:	4413      	add	r3, r2
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d108      	bne.n	8002a6c <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	685a      	ldr	r2, [r3, #4]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	441a      	add	r2, r3
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	693a      	ldr	r2, [r7, #16]
 8002a76:	441a      	add	r2, r3
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d118      	bne.n	8002ab2 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	4b16      	ldr	r3, [pc, #88]	@ (8002ae0 <prvInsertBlockIntoFreeList+0xf0>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d00d      	beq.n	8002aa8 <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	441a      	add	r2, r3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	e008      	b.n	8002aba <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8002aa8:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae0 <prvInsertBlockIntoFreeList+0xf0>)
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	e003      	b.n	8002aba <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d002      	beq.n	8002ac8 <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002ac8:	bf00      	nop
 8002aca:	371c      	adds	r7, #28
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr
 8002ad4:	20012d88 	.word	0x20012d88
 8002ad8:	20000188 	.word	0x20000188
 8002adc:	20012d87 	.word	0x20012d87
 8002ae0:	20012d90 	.word	0x20012d90

08002ae4 <memset>:
 8002ae4:	4402      	add	r2, r0
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d100      	bne.n	8002aee <memset+0xa>
 8002aec:	4770      	bx	lr
 8002aee:	f803 1b01 	strb.w	r1, [r3], #1
 8002af2:	e7f9      	b.n	8002ae8 <memset+0x4>

08002af4 <__libc_init_array>:
 8002af4:	b570      	push	{r4, r5, r6, lr}
 8002af6:	4d0d      	ldr	r5, [pc, #52]	@ (8002b2c <__libc_init_array+0x38>)
 8002af8:	4c0d      	ldr	r4, [pc, #52]	@ (8002b30 <__libc_init_array+0x3c>)
 8002afa:	1b64      	subs	r4, r4, r5
 8002afc:	10a4      	asrs	r4, r4, #2
 8002afe:	2600      	movs	r6, #0
 8002b00:	42a6      	cmp	r6, r4
 8002b02:	d109      	bne.n	8002b18 <__libc_init_array+0x24>
 8002b04:	4d0b      	ldr	r5, [pc, #44]	@ (8002b34 <__libc_init_array+0x40>)
 8002b06:	4c0c      	ldr	r4, [pc, #48]	@ (8002b38 <__libc_init_array+0x44>)
 8002b08:	f000 f818 	bl	8002b3c <_init>
 8002b0c:	1b64      	subs	r4, r4, r5
 8002b0e:	10a4      	asrs	r4, r4, #2
 8002b10:	2600      	movs	r6, #0
 8002b12:	42a6      	cmp	r6, r4
 8002b14:	d105      	bne.n	8002b22 <__libc_init_array+0x2e>
 8002b16:	bd70      	pop	{r4, r5, r6, pc}
 8002b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b1c:	4798      	blx	r3
 8002b1e:	3601      	adds	r6, #1
 8002b20:	e7ee      	b.n	8002b00 <__libc_init_array+0xc>
 8002b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b26:	4798      	blx	r3
 8002b28:	3601      	adds	r6, #1
 8002b2a:	e7f2      	b.n	8002b12 <__libc_init_array+0x1e>
 8002b2c:	08002bc8 	.word	0x08002bc8
 8002b30:	08002bc8 	.word	0x08002bc8
 8002b34:	08002bc8 	.word	0x08002bc8
 8002b38:	08002bcc 	.word	0x08002bcc

08002b3c <_init>:
 8002b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b3e:	bf00      	nop
 8002b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b42:	bc08      	pop	{r3}
 8002b44:	469e      	mov	lr, r3
 8002b46:	4770      	bx	lr

08002b48 <_fini>:
 8002b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b4a:	bf00      	nop
 8002b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b4e:	bc08      	pop	{r3}
 8002b50:	469e      	mov	lr, r3
 8002b52:	4770      	bx	lr
