

================================================================
== Vitis HLS Report for 'encode'
================================================================
* Date:           Tue Feb 27 17:37:54 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SoC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.265 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    14404|    14404|  0.144 ms|  0.144 ms|  14404|  14404|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |            |         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |  Instance  |  Module |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+
        |castIn_U0   |castIn   |      786|      786|   7.860 us|   7.860 us|    786|    786|       no|
        |conv1_U0    |conv1    |    14403|    14403|   0.144 ms|   0.144 ms|  14403|  14403|       no|
        |pool1_U0    |pool1    |    12547|    12547|   0.125 ms|   0.125 ms|  12547|  12547|       no|
        |conv2_U0    |conv2    |     4119|     4119|  41.190 us|  41.190 us|   4119|   4119|       no|
        |pool2_U0    |pool2    |     1571|     1571|  15.710 us|  15.710 us|   1571|   1571|       no|
        |conv3_U0    |conv3    |      663|      663|   6.630 us|   6.630 us|    663|    663|       no|
        |pool3_U0    |pool3    |      523|      523|   5.230 us|   5.230 us|    523|    523|       no|
        |castOut_U0  |castOut  |      131|      131|   1.310 us|   1.310 us|    131|    131|       no|
        +------------+---------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     693|     469|    -|
|Instance         |        -|  3749|  194849|  225552|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|  3749|  195542|  226023|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|   216|      42|      98|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------+---------+---------+------+--------+--------+-----+
    |  Instance  |  Module | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +------------+---------+---------+------+--------+--------+-----+
    |castIn_U0   |castIn   |        0|     0|      46|      99|    0|
    |castOut_U0  |castOut  |        0|     0|      13|      88|    0|
    |conv1_U0    |conv1    |        0|   290|    9639|   14155|    0|
    |conv2_U0    |conv2    |        0|  2306|  106834|  108444|    0|
    |conv3_U0    |conv3    |        0|  1153|   51214|   59100|    0|
    |pool1_U0    |pool1    |        0|     0|   15938|   28582|    0|
    |pool2_U0    |pool2    |        0|     0|    4403|    5869|    0|
    |pool3_U0    |pool3    |        0|     0|    6762|    9215|    0|
    +------------+---------+---------+------+--------+--------+-----+
    |Total       |         |        0|  3749|  194849|  225552|    0|
    +------------+---------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |conv1_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |conv2_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |conv3_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |full_in_float_U   |        0|  99|   0|    -|     2|   32|       64|
    |full_out_float_U  |        0|  99|   0|    -|     2|   32|       64|
    |pool1_out_U       |        0|  99|   0|    -|     2|   32|       64|
    |pool2_out_U       |        0|  99|   0|    -|     2|   32|       64|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 693|   0|    0|    14|  224|      448|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|full_in_AXI_TDATA    |   in|   32|        axis|   full_in_AXI_V_data_V|       pointer|
|full_in_AXI_TKEEP    |   in|    4|        axis|   full_in_AXI_V_keep_V|       pointer|
|full_in_AXI_TSTRB    |   in|    4|        axis|   full_in_AXI_V_strb_V|       pointer|
|full_in_AXI_TUSER    |   in|    2|        axis|   full_in_AXI_V_user_V|       pointer|
|full_in_AXI_TLAST    |   in|    1|        axis|   full_in_AXI_V_last_V|       pointer|
|full_in_AXI_TID      |   in|    5|        axis|     full_in_AXI_V_id_V|       pointer|
|full_in_AXI_TDEST    |   in|    6|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TVALID   |   in|    1|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_in_AXI_TREADY   |  out|    1|        axis|   full_in_AXI_V_dest_V|       pointer|
|full_out_AXI_TDATA   |  out|   32|        axis|  full_out_AXI_V_data_V|       pointer|
|full_out_AXI_TKEEP   |  out|    4|        axis|  full_out_AXI_V_keep_V|       pointer|
|full_out_AXI_TSTRB   |  out|    4|        axis|  full_out_AXI_V_strb_V|       pointer|
|full_out_AXI_TUSER   |  out|    2|        axis|  full_out_AXI_V_user_V|       pointer|
|full_out_AXI_TLAST   |  out|    1|        axis|  full_out_AXI_V_last_V|       pointer|
|full_out_AXI_TID     |  out|    5|        axis|    full_out_AXI_V_id_V|       pointer|
|full_out_AXI_TDEST   |  out|    6|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TVALID  |  out|    1|        axis|  full_out_AXI_V_dest_V|       pointer|
|full_out_AXI_TREADY  |   in|    1|        axis|  full_out_AXI_V_dest_V|       pointer|
|ap_clk               |   in|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|                 encode|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|                 encode|  return value|
+---------------------+-----+-----+------------+-----------------------+--------------+

