Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 23 01:38:08 2024
| Host         : LAPTOP-OLOKS0CM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 71 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.782        0.000                      0                59667        0.061        0.000                      0                59667        3.000        0.000                       0                  7327  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
clockSeparator/ip_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0                  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clockSeparator/ip_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0                        9.782        0.000                      0                59667        0.061        0.000                      0                59667       23.750        0.000                       0                  7323  
  clkfbout_clk_wiz_0                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clockSeparator/ip_clock/inst/clk_in1
  To Clock:  clockSeparator/ip_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clockSeparator/ip_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockSeparator/ip_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.782ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.280ns  (logic 6.296ns (16.028%)  route 32.984ns (83.972%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 RAMD64E=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 51.504 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.379    30.855    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/A1
    SLICE_X46Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    30.979 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    30.979    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SPO0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    31.220 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/F7.SP/O
                         net (fo=1, routed)           1.296    32.516    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2_n_1
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.298    32.814 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    32.814    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.245    33.059 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.942    34.001    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.298    34.299 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           2.199    36.498    cpu/state/spo[2]
    SLICE_X67Y132        LUT6 (Prop_lut6_I0_O)        0.124    36.622 r  cpu/state/ip_mem_i_123/O
                         net (fo=1, routed)           0.543    37.165    cpu/state/ip_mem_i_123_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    37.289 r  cpu/state/ip_mem_i_42/O
                         net (fo=195, routed)         3.610    40.899    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_2_2/D
    SLICE_X62Y62         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.504    51.504    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_2_2/WCLK
    SLICE_X62Y62         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_2_2/RAMS64E_A/CLK
                         clock pessimism              0.000    51.504    
                         clock uncertainty           -0.098    51.406    
    SLICE_X62Y62         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    50.681    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.681    
                         arrival time                         -40.899    
  -------------------------------------------------------------------
                         slack                                  9.782    

Slack (MET) :             9.857ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.203ns  (logic 6.296ns (16.060%)  route 32.907ns (83.940%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 RAMD64E=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 51.501 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.379    30.855    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/A1
    SLICE_X46Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    30.979 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    30.979    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SPO0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    31.220 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/F7.SP/O
                         net (fo=1, routed)           1.296    32.516    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2_n_1
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.298    32.814 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    32.814    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.245    33.059 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.942    34.001    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.298    34.299 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           2.199    36.498    cpu/state/spo[2]
    SLICE_X67Y132        LUT6 (Prop_lut6_I0_O)        0.124    36.622 r  cpu/state/ip_mem_i_123/O
                         net (fo=1, routed)           0.543    37.165    cpu/state/ip_mem_i_123_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    37.289 r  cpu/state/ip_mem_i_42/O
                         net (fo=195, routed)         3.533    40.822    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_2_2/D
    SLICE_X66Y67         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.501    51.501    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_2_2/WCLK
    SLICE_X66Y67         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_2_2/RAMS64E_A/CLK
                         clock pessimism              0.000    51.501    
                         clock uncertainty           -0.098    51.403    
    SLICE_X66Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    50.678    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.678    
                         arrival time                         -40.822    
  -------------------------------------------------------------------
                         slack                                  9.857    

Slack (MET) :             9.881ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.179ns  (logic 6.264ns (15.988%)  route 32.915ns (84.012%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 RAMD64E=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 51.501 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.770    31.246    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/A1
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    31.370 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    31.370    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/SPO0
    SLICE_X38Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    31.611 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/F7.SP/O
                         net (fo=1, routed)           0.560    32.171    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0_n_1
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.298    32.469 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.469    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_5_n_0
    SLICE_X43Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    32.681 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.137    33.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.299    34.117 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           2.363    36.480    cpu/state/spo[0]
    SLICE_X68Y133        LUT6 (Prop_lut6_I0_O)        0.124    36.604 r  cpu/state/ip_mem_i_127/O
                         net (fo=1, routed)           0.440    37.043    cpu/state/ip_mem_i_127_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    37.167 r  cpu/state/ip_mem_i_44/O
                         net (fo=195, routed)         3.630    40.798    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/D
    SLICE_X38Y77         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.501    51.501    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X38Y77         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.000    51.501    
                         clock uncertainty           -0.098    51.403    
    SLICE_X38Y77         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    50.678    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.678    
                         arrival time                         -40.798    
  -------------------------------------------------------------------
                         slack                                  9.881    

Slack (MET) :             9.890ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_19_19/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.980ns  (logic 6.508ns (16.696%)  route 32.472ns (83.304%))
  Logic Levels:           29  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 51.487 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.284    30.759    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19/A1
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    30.883 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    30.883    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19/SPO0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    31.124 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19/F7.SP/O
                         net (fo=1, routed)           1.205    32.329    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19_n_1
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.298    32.627 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.627    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0_i_12_n_0
    SLICE_X39Y102        MUXF7 (Prop_muxf7_I1_O)      0.245    32.872 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0_i_4/O
                         net (fo=1, routed)           0.788    33.660    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.298    33.958 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           2.224    36.182    cpu/state/spo[19]
    SLICE_X67Y134        LUT6 (Prop_lut6_I0_O)        0.124    36.306 r  cpu/state/ip_mem_i_181/O
                         net (fo=3, routed)           0.651    36.957    cpu/state/ip_mem_i_181_n_0
    SLICE_X65Y141        LUT6 (Prop_lut6_I1_O)        0.124    37.081 r  cpu/state/ip_mem_i_77/O
                         net (fo=1, routed)           0.000    37.081    cpu/state/ip_mem_i_77_n_0
    SLICE_X65Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    37.293 r  cpu/state/ip_mem_i_25/O
                         net (fo=195, routed)         3.306    40.599    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_19_19/D
    SLICE_X54Y77         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_19_19/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.487    51.487    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_19_19/WCLK
    SLICE_X54Y77         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_19_19/RAMS64E_A/CLK
                         clock pessimism              0.000    51.487    
                         clock uncertainty           -0.098    51.389    
    SLICE_X54Y77         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.900    50.489    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.489    
                         arrival time                         -40.599    
  -------------------------------------------------------------------
                         slack                                  9.890    

Slack (MET) :             9.908ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.155ns  (logic 6.264ns (15.998%)  route 32.891ns (84.002%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 RAMD64E=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 51.505 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.770    31.246    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/A1
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    31.370 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    31.370    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/SPO0
    SLICE_X38Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    31.611 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/F7.SP/O
                         net (fo=1, routed)           0.560    32.171    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0_n_1
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.298    32.469 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.469    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_5_n_0
    SLICE_X43Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    32.681 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.137    33.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.299    34.117 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           2.363    36.480    cpu/state/spo[0]
    SLICE_X68Y133        LUT6 (Prop_lut6_I0_O)        0.124    36.604 r  cpu/state/ip_mem_i_127/O
                         net (fo=1, routed)           0.440    37.043    cpu/state/ip_mem_i_127_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    37.167 r  cpu/state/ip_mem_i_44/O
                         net (fo=195, routed)         3.607    40.774    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0/D
    SLICE_X38Y81         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.505    51.505    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0/WCLK
    SLICE_X38Y81         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0/RAMS64E_A/CLK
                         clock pessimism              0.000    51.505    
                         clock uncertainty           -0.098    51.407    
    SLICE_X38Y81         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    50.682    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.682    
                         arrival time                         -40.774    
  -------------------------------------------------------------------
                         slack                                  9.908    

Slack (MET) :             9.939ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.117ns  (logic 6.296ns (16.095%)  route 32.821ns (83.905%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 RAMD64E=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.379    30.855    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/A1
    SLICE_X46Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    30.979 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    30.979    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SPO0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    31.220 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/F7.SP/O
                         net (fo=1, routed)           1.296    32.516    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2_n_1
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.298    32.814 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    32.814    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.245    33.059 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.942    34.001    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.298    34.299 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           2.199    36.498    cpu/state/spo[2]
    SLICE_X67Y132        LUT6 (Prop_lut6_I0_O)        0.124    36.622 r  cpu/state/ip_mem_i_123/O
                         net (fo=1, routed)           0.543    37.165    cpu/state/ip_mem_i_123_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    37.289 r  cpu/state/ip_mem_i_42/O
                         net (fo=195, routed)         3.448    40.736    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/D
    SLICE_X70Y70         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.498    51.498    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/WCLK
    SLICE_X70Y70         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A/CLK
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.098    51.400    
    SLICE_X70Y70         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    50.675    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.675    
                         arrival time                         -40.736    
  -------------------------------------------------------------------
                         slack                                  9.939    

Slack (MET) :             9.953ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.112ns  (logic 6.264ns (16.015%)  route 32.848ns (83.985%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 RAMD64E=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 51.507 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.770    31.246    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/A1
    SLICE_X38Y94         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    31.370 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    31.370    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/SPO0
    SLICE_X38Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    31.611 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0/F7.SP/O
                         net (fo=1, routed)           0.560    32.171    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3072_3199_0_0_n_1
    SLICE_X43Y96         LUT6 (Prop_lut6_I5_O)        0.298    32.469 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    32.469    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_5_n_0
    SLICE_X43Y96         MUXF7 (Prop_muxf7_I0_O)      0.212    32.681 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.137    33.818    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.299    34.117 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           2.363    36.480    cpu/state/spo[0]
    SLICE_X68Y133        LUT6 (Prop_lut6_I0_O)        0.124    36.604 r  cpu/state/ip_mem_i_127/O
                         net (fo=1, routed)           0.440    37.043    cpu/state/ip_mem_i_127_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    37.167 r  cpu/state/ip_mem_i_44/O
                         net (fo=195, routed)         3.564    40.731    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X38Y82         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.507    51.507    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/WCLK
    SLICE_X38Y82         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/CLK
                         clock pessimism              0.000    51.507    
                         clock uncertainty           -0.098    51.409    
    SLICE_X38Y82         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    50.684    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.684    
                         arrival time                         -40.731    
  -------------------------------------------------------------------
                         slack                                  9.953    

Slack (MET) :             9.980ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.078ns  (logic 6.296ns (16.111%)  route 32.782ns (83.889%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 RAMD64E=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.379    30.855    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/A1
    SLICE_X46Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    30.979 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    30.979    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SPO0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    31.220 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/F7.SP/O
                         net (fo=1, routed)           1.296    32.516    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2_n_1
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.298    32.814 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    32.814    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.245    33.059 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.942    34.001    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.298    34.299 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           2.199    36.498    cpu/state/spo[2]
    SLICE_X67Y132        LUT6 (Prop_lut6_I0_O)        0.124    36.622 r  cpu/state/ip_mem_i_123/O
                         net (fo=1, routed)           0.543    37.165    cpu/state/ip_mem_i_123_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    37.289 r  cpu/state/ip_mem_i_42/O
                         net (fo=195, routed)         3.408    40.697    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/D
    SLICE_X62Y67         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.500    51.500    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/WCLK
    SLICE_X62Y67         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_A/CLK
                         clock pessimism              0.000    51.500    
                         clock uncertainty           -0.098    51.402    
    SLICE_X62Y67         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    50.677    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.677    
                         arrival time                         -40.697    
  -------------------------------------------------------------------
                         slack                                  9.980    

Slack (MET) :             9.987ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_19_19/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        38.912ns  (logic 6.508ns (16.725%)  route 32.404ns (83.275%))
  Logic Levels:           29  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=5 RAMD64E=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 51.516 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.284    30.759    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19/A1
    SLICE_X42Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    30.883 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    30.883    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19/SPO0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    31.124 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19/F7.SP/O
                         net (fo=1, routed)           1.205    32.329    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_19_19_n_1
    SLICE_X39Y102        LUT6 (Prop_lut6_I0_O)        0.298    32.627 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    32.627    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0_i_12_n_0
    SLICE_X39Y102        MUXF7 (Prop_muxf7_I1_O)      0.245    32.872 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0_i_4/O
                         net (fo=1, routed)           0.788    33.660    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0_i_4_n_0
    SLICE_X43Y103        LUT6 (Prop_lut6_I5_O)        0.298    33.958 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           2.224    36.182    cpu/state/spo[19]
    SLICE_X67Y134        LUT6 (Prop_lut6_I0_O)        0.124    36.306 r  cpu/state/ip_mem_i_181/O
                         net (fo=3, routed)           0.651    36.957    cpu/state/ip_mem_i_181_n_0
    SLICE_X65Y141        LUT6 (Prop_lut6_I1_O)        0.124    37.081 r  cpu/state/ip_mem_i_77/O
                         net (fo=1, routed)           0.000    37.081    cpu/state/ip_mem_i_77_n_0
    SLICE_X65Y141        MUXF7 (Prop_muxf7_I0_O)      0.212    37.293 r  cpu/state/ip_mem_i_25/O
                         net (fo=195, routed)         3.238    40.531    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_19_19/D
    SLICE_X34Y94         RAMD64E                                      r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_19_19/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.516    51.516    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_19_19/WCLK
    SLICE_X34Y94         RAMD64E                                      r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_19_19/DP.HIGH/CLK
                         clock pessimism              0.000    51.516    
                         clock uncertainty           -0.098    51.418    
    SLICE_X34Y94         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.900    50.518    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3968_4095_19_19/DP.HIGH
  -------------------------------------------------------------------
                         required time                         50.518    
                         arrival time                         -40.531    
  -------------------------------------------------------------------
                         slack                                  9.987    

Slack (MET) :             9.994ns  (required time - arrival time)
  Source:                 cpu/pc/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out2_clk_wiz_0 rise@50.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.066ns  (logic 6.296ns (16.116%)  route 32.770ns (83.884%))
  Logic Levels:           28  (CARRY4=3 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=10 MUXF7=4 RAMD64E=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.807     1.807    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.114 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.096    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.619     1.619    cpu/pc/clk_out2
    SLICE_X63Y148        FDRE                                         r  cpu/pc/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y148        FDRE (Prop_fdre_C_Q)         0.456     2.075 r  cpu/pc/pc_reg[3]/Q
                         net (fo=2054, routed)        4.104     6.179    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPRA1
    SLICE_X38Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.303 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     6.303    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/DPO1
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     6.517 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0/F7.DP/O
                         net (fo=1, routed)           1.028     7.545    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_0_0_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I3_O)        0.297     7.842 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.842    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_6_n_0
    SLICE_X41Y97         MUXF7 (Prop_muxf7_I1_O)      0.217     8.059 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     8.966    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0_i_1_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I0_O)        0.299     9.265 f  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/dpo[0]_INST_0/O
                         net (fo=5, routed)           2.459    11.724    cpu/memory/insRAM/insRAM/memory_io_ins_out[0]
    SLICE_X51Y148        LUT2 (Prop_lut2_I0_O)        0.150    11.874 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_12/O
                         net (fo=49, routed)          1.383    13.257    cpu/memory/insRAM/insRAM/regs_1_reg[16]
    SLICE_X72Y150        LUT6 (Prop_lut6_I4_O)        0.332    13.589 f  cpu/memory/insRAM/insRAM/pc[31]_i_7/O
                         net (fo=67, routed)          1.575    15.164    cpu/memory/insRAM/insRAM/CU_io_nextPC_type[0]
    SLICE_X57Y148        LUT6 (Prop_lut6_I0_O)        0.124    15.288 f  cpu/memory/insRAM/insRAM/regs_31[31]_i_28/O
                         net (fo=20, routed)          0.756    16.045    cpu/memory/insRAM/insRAM/regs_1_reg[21]
    SLICE_X61Y146        LUT2 (Prop_lut2_I1_O)        0.124    16.169 r  cpu/memory/insRAM/insRAM/regs_31[31]_i_30/O
                         net (fo=35, routed)          1.026    17.194    cpu/memory/insRAM/insRAM/regs_31[31]_i_30_n_0
    SLICE_X59Y148        LUT5 (Prop_lut5_I4_O)        0.152    17.346 r  cpu/memory/insRAM/insRAM/regs_31[12]_i_7/O
                         net (fo=3, routed)           0.731    18.077    cpu/operandSelector/immGen_io_real_imm[8]
    SLICE_X57Y150        LUT3 (Prop_lut3_I1_O)        0.326    18.403 r  cpu/operandSelector/ip_ram_i_88/O
                         net (fo=14, routed)          0.658    19.061    cpu/regs/operandSelector_io_operand2[12]
    SLICE_X55Y157        LUT2 (Prop_lut2_I1_O)        0.124    19.185 r  cpu/regs/ip_ram_i_180/O
                         net (fo=1, routed)           0.000    19.185    cpu/regs/ip_ram_i_180_n_0
    SLICE_X55Y157        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.717 r  cpu/regs/ip_ram_i_82/CO[3]
                         net (fo=1, routed)           0.000    19.717    cpu/regs/ip_ram_i_82_n_0
    SLICE_X55Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.831 r  cpu/regs/pc_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.831    cpu/regs/pc_reg[19]_i_16_n_0
    SLICE_X55Y159        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.165 f  cpu/regs/pc_reg[23]_i_16/O[1]
                         net (fo=1, routed)           0.786    20.952    cpu/memory/insRAM/insRAM/data1[21]
    SLICE_X57Y159        LUT6 (Prop_lut6_I3_O)        0.303    21.255 f  cpu/memory/insRAM/insRAM/pc[21]_i_5/O
                         net (fo=2, routed)           0.847    22.102    cpu/memory/insRAM/insRAM/pc[21]_i_5_n_0
    SLICE_X63Y159        LUT5 (Prop_lut5_I4_O)        0.124    22.226 f  cpu/memory/insRAM/insRAM/pc[21]_i_2/O
                         net (fo=5, routed)           1.099    23.325    cpu/state/memInSelector_io_cpu_data_addr[21]
    SLICE_X79Y153        LUT5 (Prop_lut5_I4_O)        0.124    23.449 f  cpu/state/seg7[31]_i_7/O
                         net (fo=3, routed)           1.054    24.503    cpu/state/memory_io_data_addr[21]
    SLICE_X79Y152        LUT4 (Prop_lut4_I0_O)        0.124    24.627 r  cpu/state/ip_mem_i_128/O
                         net (fo=29, routed)          0.619    25.247    cpu/state/ip_mem_i_128_n_0
    SLICE_X79Y149        LUT6 (Prop_lut6_I0_O)        0.124    25.371 r  cpu/state/ip_mem_i_46/O
                         net (fo=120, routed)         0.981    26.352    cpu/state/insRAM_io_write0
    SLICE_X71Y146        LUT4 (Prop_lut4_I0_O)        0.124    26.476 r  cpu/state/ip_mem_i_11/O
                         net (fo=6144, routed)        4.379    30.855    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/A1
    SLICE_X46Y92         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    30.979 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    30.979    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/SPO0
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I0_O)      0.241    31.220 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2/F7.SP/O
                         net (fo=1, routed)           1.296    32.516    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_3712_3839_2_2_n_1
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.298    32.814 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    32.814    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X47Y107        MUXF7 (Prop_muxf7_I1_O)      0.245    33.059 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.942    34.001    cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.298    34.299 r  cpu/memory/insRAM/insRAM/ip_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           2.199    36.498    cpu/state/spo[2]
    SLICE_X67Y132        LUT6 (Prop_lut6_I0_O)        0.124    36.622 r  cpu/state/ip_mem_i_123/O
                         net (fo=1, routed)           0.543    37.165    cpu/state/ip_mem_i_123_n_0
    SLICE_X67Y135        LUT6 (Prop_lut6_I3_O)        0.124    37.289 r  cpu/state/ip_mem_i_42/O
                         net (fo=195, routed)         3.397    40.685    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/D
    SLICE_X62Y65         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.680    51.680    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    47.986 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    49.909    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        1.502    51.502    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/WCLK
    SLICE_X62Y65         RAMS64E                                      r  cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_A/CLK
                         clock pessimism              0.000    51.502    
                         clock uncertainty           -0.098    51.404    
    SLICE_X62Y65         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    50.679    cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         50.679    
                         arrival time                         -40.685    
  -------------------------------------------------------------------
                         slack                                  9.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.104 r  cpu/uartLoader/data_addr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.104    cpu/uartLoader/data_addr_reg[8]_i_1_n_7
    SLICE_X77Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[8]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y150        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.115 r  cpu/uartLoader/data_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.115    cpu/uartLoader/data_addr_reg[8]_i_1_n_5
    SLICE_X77Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[10]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y150        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.140 r  cpu/uartLoader/data_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.140    cpu/uartLoader/data_addr_reg[8]_i_1_n_4
    SLICE_X77Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[11]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y150        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.140 r  cpu/uartLoader/data_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.140    cpu/uartLoader/data_addr_reg[8]_i_1_n_6
    SLICE_X77Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y150        FDSE                                         r  cpu/uartLoader/data_addr_reg[9]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y150        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.431ns (78.506%)  route 0.118ns (21.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.089 r  cpu/uartLoader/data_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.089    cpu/uartLoader/data_addr_reg[8]_i_1_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.143 r  cpu/uartLoader/data_addr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.143    cpu/uartLoader/data_addr_reg[12]_i_1_n_7
    SLICE_X77Y151        FDSE                                         r  cpu/uartLoader/data_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y151        FDSE                                         r  cpu/uartLoader/data_addr_reg[12]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y151        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.442ns (78.929%)  route 0.118ns (21.071%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.089 r  cpu/uartLoader/data_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.089    cpu/uartLoader/data_addr_reg[8]_i_1_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.154 r  cpu/uartLoader/data_addr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.154    cpu/uartLoader/data_addr_reg[12]_i_1_n_5
    SLICE_X77Y151        FDSE                                         r  cpu/uartLoader/data_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y151        FDSE                                         r  cpu/uartLoader/data_addr_reg[14]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y151        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.089 r  cpu/uartLoader/data_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.089    cpu/uartLoader/data_addr_reg[8]_i_1_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.179 r  cpu/uartLoader/data_addr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.179    cpu/uartLoader/data_addr_reg[12]_i_1_n_6
    SLICE_X77Y151        FDSE                                         r  cpu/uartLoader/data_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y151        FDSE                                         r  cpu/uartLoader/data_addr_reg[13]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y151        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.467ns (79.829%)  route 0.118ns (20.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.089 r  cpu/uartLoader/data_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.089    cpu/uartLoader/data_addr_reg[8]_i_1_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.179 r  cpu/uartLoader/data_addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.179    cpu/uartLoader/data_addr_reg[12]_i_1_n_4
    SLICE_X77Y151        FDSE                                         r  cpu/uartLoader/data_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y151        FDSE                                         r  cpu/uartLoader/data_addr_reg[15]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y151        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.470ns (79.932%)  route 0.118ns (20.068%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.089 r  cpu/uartLoader/data_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.089    cpu/uartLoader/data_addr_reg[8]_i_1_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.128 r  cpu/uartLoader/data_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    cpu/uartLoader/data_addr_reg[12]_i_1_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.182 r  cpu/uartLoader/data_addr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.182    cpu/uartLoader/data_addr_reg[16]_i_1_n_7
    SLICE_X77Y152        FDSE                                         r  cpu/uartLoader/data_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y152        FDSE                                         r  cpu/uartLoader/data_addr_reg[16]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y152        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cpu/uartLoader/data_addr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            cpu/uartLoader/data_addr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.481ns (80.300%)  route 0.118ns (19.700%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.622     0.622    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.674 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.026    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.594     0.594    cpu/uartLoader/clk_out2
    SLICE_X77Y149        FDSE                                         r  cpu/uartLoader/data_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y149        FDSE (Prop_fdse_C_Q)         0.141     0.735 r  cpu/uartLoader/data_addr_reg[4]/Q
                         net (fo=2, routed)           0.117     0.852    cpu/uartLoader/io_mem_data_addr[4]
    SLICE_X77Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.049 r  cpu/uartLoader/data_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.050    cpu/uartLoader/data_addr_reg[4]_i_1_n_0
    SLICE_X77Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.089 r  cpu/uartLoader/data_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.089    cpu/uartLoader/data_addr_reg[8]_i_1_n_0
    SLICE_X77Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.128 r  cpu/uartLoader/data_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.128    cpu/uartLoader/data_addr_reg[12]_i_1_n_0
    SLICE_X77Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.193 r  cpu/uartLoader/data_addr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.193    cpu/uartLoader/data_addr_reg[16]_i_1_n_5
    SLICE_X77Y152        FDSE                                         r  cpu/uartLoader/data_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.896     0.896    clockSeparator/ip_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.729 r  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.029    clockSeparator/ip_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clockSeparator/ip_clock/inst/clkout2_buf/O
                         net (fo=7321, routed)        0.943     0.943    cpu/uartLoader/clk_out2
    SLICE_X77Y152        FDSE                                         r  cpu/uartLoader/data_addr_reg[18]/C
                         clock pessimism             -0.005     0.938    
    SLICE_X77Y152        FDSE (Hold_fdse_C_D)         0.105     1.043    cpu/uartLoader/data_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    clockSeparator/ip_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y165    cpu/regs/regs_10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X49Y167    cpu/regs/regs_10_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y155    cpu/regs/regs_10_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y155    cpu/regs/regs_10_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y160    cpu/regs/regs_10_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X42Y160    cpu/regs/regs_10_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X57Y156    cpu/regs/regs_10_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X41Y170    cpu/regs/regs_10_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X66Y65     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_20_20/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X58Y95     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_5_5/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X58Y95     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_5_5/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X58Y95     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_5_5/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X38Y85     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X38Y85     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X38Y85     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_6_6/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X54Y84     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X54Y84     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X54Y84     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X66Y65     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X80Y80     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X80Y80     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X80Y80     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X80Y80     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_21_21/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X58Y95     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_5_5/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X58Y95     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_5_5/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X58Y95     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_5_5/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X38Y85     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X38Y85     cpu/memory/dataRAM/dataRAM/ip_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2304_2559_6_6/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clockSeparator/ip_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clockSeparator/ip_clock/inst/mmcm_adv_inst/CLKFBOUT



