# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe TestTopModule-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module TestTopModule +define+TOP_TYPE=VTestTopModule -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VTestTopModule -include VTestTopModule.h -fPIC -shared -I'/home/phong/.sdkman/candidates/java/8.0.472-tem/include' -I'/home/phong/.sdkman/candidates/java/8.0.472-tem/include/linux' -fvisibility=hidden -Mdir /home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden TestTopModule.sv"
T      4119   180077  1766048413   302206766  1766048413   302206766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule.cpp"
T      3587   180076  1766048413   302206766  1766048413   302206766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule.h"
T      2226   180087  1766048413   313006766  1766048413   313006766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule.mk"
T      4574   180075  1766048413   302206766  1766048413   302206766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule__ConstPool_0.cpp"
T       817   180073  1766048413   302206766  1766048413   302206766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule__Syms.cpp"
T      1002   180074  1766048413   302206766  1766048413   302206766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule__Syms.h"
T     33439   180080  1766048413   309406766  1766048413   309406766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule___024root.h"
T    352513   180085  1766048413   313006766  1766048413   313006766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule___024root__DepSet_h7eedaac6__0.cpp"
T    235067   180083  1766048413   309406766  1766048413   309406766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule___024root__DepSet_h7eedaac6__0__Slow.cpp"
T      2229   180084  1766048413   309406766  1766048413   309406766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule___024root__DepSet_h936f451d__0.cpp"
T       948   180082  1766048413   309406766  1766048413   309406766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule___024root__DepSet_h936f451d__0__Slow.cpp"
T      1528   180081  1766048413   309406766  1766048413   309406766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule___024root__Slow.cpp"
T       734   180079  1766048413   302206766  1766048413   302206766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule__pch.h"
T      2511   180088  1766048413   313006766  1766048413   313006766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule__ver.d"
T         0        0  1766048413   313006766  1766048413   313006766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule__verFiles.dat"
T      1749   180086  1766048413   313006766  1766048413   313006766 "/home/phong/Term-project-CA2025/4-soc/test_run_dir/Debug_Write_Test_should_execute_uart_test_and_verify_memory_writes/verilated/VTestTopModule_classes.mk"
S  10993608    73416  1763195233    31000009  1705136080           0 "/usr/bin/verilator_bin"
S      4942    73577  1763195233    83000068  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S    437165   180071  1766048413    97006766  1766048413    97006766 "TestTopModule.sv"
